Classic Timing Analyzer report for shift_register_4bits_serial
Wed Sep 27 03:24:51 2017
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                              ;
+------------------------------+-------+---------------+------------------------------------------------+-------------------+-------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From              ; To                ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+-------------------+-------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; -0.477 ns                                      ; rst               ; D_FlipFlop:DFF3|Q ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 10.276 ns                                      ; D_FlipFlop:DFF2|Q ; Q[2]              ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.776 ns                                       ; D                 ; D_FlipFlop:DFF0|Q ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; D_FlipFlop:DFF2|Q ; D_FlipFlop:DFF3|Q ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                   ;                   ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+-------------------+-------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C70F896C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                         ;
+-------+------------------------------------------------+-------------------+-------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From              ; To                ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------------+-------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; D_FlipFlop:DFF2|Q ; D_FlipFlop:DFF3|Q ; clk        ; clk      ; None                        ; None                      ; 0.544 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; D_FlipFlop:DFF1|Q ; D_FlipFlop:DFF2|Q ; clk        ; clk      ; None                        ; None                      ; 0.542 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; D_FlipFlop:DFF0|Q ; D_FlipFlop:DFF1|Q ; clk        ; clk      ; None                        ; None                      ; 0.540 ns                ;
+-------+------------------------------------------------+-------------------+-------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------+
; tsu                                                                     ;
+-------+--------------+------------+------+-------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To                ; To Clock ;
+-------+--------------+------------+------+-------------------+----------+
; N/A   ; None         ; -0.477 ns  ; rst  ; D_FlipFlop:DFF3|Q ; clk      ;
; N/A   ; None         ; -0.480 ns  ; rst  ; D_FlipFlop:DFF0|Q ; clk      ;
; N/A   ; None         ; -0.480 ns  ; rst  ; D_FlipFlop:DFF1|Q ; clk      ;
; N/A   ; None         ; -0.480 ns  ; rst  ; D_FlipFlop:DFF2|Q ; clk      ;
; N/A   ; None         ; -0.546 ns  ; D    ; D_FlipFlop:DFF0|Q ; clk      ;
+-------+--------------+------------+------+-------------------+----------+


+------------------------------------------------------------------------------+
; tco                                                                          ;
+-------+--------------+------------+-------------------+---------+------------+
; Slack ; Required tco ; Actual tco ; From              ; To      ; From Clock ;
+-------+--------------+------------+-------------------+---------+------------+
; N/A   ; None         ; 10.276 ns  ; D_FlipFlop:DFF2|Q ; Q[2]    ; clk        ;
; N/A   ; None         ; 10.133 ns  ; D_FlipFlop:DFF0|Q ; Qbar[0] ; clk        ;
; N/A   ; None         ; 10.103 ns  ; D_FlipFlop:DFF0|Q ; Q[0]    ; clk        ;
; N/A   ; None         ; 10.048 ns  ; D_FlipFlop:DFF2|Q ; Qbar[2] ; clk        ;
; N/A   ; None         ; 6.669 ns   ; D_FlipFlop:DFF3|Q ; Q[3]    ; clk        ;
; N/A   ; None         ; 6.661 ns   ; D_FlipFlop:DFF3|Q ; Qbar[3] ; clk        ;
; N/A   ; None         ; 6.655 ns   ; D_FlipFlop:DFF1|Q ; Qbar[1] ; clk        ;
; N/A   ; None         ; 6.655 ns   ; D_FlipFlop:DFF1|Q ; Q[1]    ; clk        ;
+-------+--------------+------------+-------------------+---------+------------+


+-------------------------------------------------------------------------------+
; th                                                                            ;
+---------------+-------------+-----------+------+-------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To                ; To Clock ;
+---------------+-------------+-----------+------+-------------------+----------+
; N/A           ; None        ; 0.776 ns  ; D    ; D_FlipFlop:DFF0|Q ; clk      ;
; N/A           ; None        ; 0.710 ns  ; rst  ; D_FlipFlop:DFF0|Q ; clk      ;
; N/A           ; None        ; 0.710 ns  ; rst  ; D_FlipFlop:DFF1|Q ; clk      ;
; N/A           ; None        ; 0.710 ns  ; rst  ; D_FlipFlop:DFF2|Q ; clk      ;
; N/A           ; None        ; 0.707 ns  ; rst  ; D_FlipFlop:DFF3|Q ; clk      ;
+---------------+-------------+-----------+------+-------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Wed Sep 27 03:24:50 2017
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off shift_register_4bits_serial -c shift_register_4bits_serial --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" Internal fmax is restricted to 420.17 MHz between source register "D_FlipFlop:DFF2|Q" and destination register "D_FlipFlop:DFF3|Q"
    Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.544 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X43_Y47_N13; Fanout = 3; REG Node = 'D_FlipFlop:DFF2|Q'
            Info: 2: + IC(0.310 ns) + CELL(0.150 ns) = 0.460 ns; Loc. = LCCOMB_X43_Y47_N22; Fanout = 1; COMB Node = 'D_FlipFlop:DFF3|Q~0'
            Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.544 ns; Loc. = LCFF_X43_Y47_N23; Fanout = 2; REG Node = 'D_FlipFlop:DFF3|Q'
            Info: Total cell delay = 0.234 ns ( 43.01 % )
            Info: Total interconnect delay = 0.310 ns ( 56.99 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk" to destination register is 2.899 ns
                Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(1.259 ns) + CELL(0.537 ns) = 2.899 ns; Loc. = LCFF_X43_Y47_N23; Fanout = 2; REG Node = 'D_FlipFlop:DFF3|Q'
                Info: Total cell delay = 1.526 ns ( 52.64 % )
                Info: Total interconnect delay = 1.373 ns ( 47.36 % )
            Info: - Longest clock path from clock "clk" to source register is 2.899 ns
                Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(1.259 ns) + CELL(0.537 ns) = 2.899 ns; Loc. = LCFF_X43_Y47_N13; Fanout = 3; REG Node = 'D_FlipFlop:DFF2|Q'
                Info: Total cell delay = 1.526 ns ( 52.64 % )
                Info: Total interconnect delay = 1.373 ns ( 47.36 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "D_FlipFlop:DFF3|Q" (data pin = "rst", clock pin = "clk") is -0.477 ns
    Info: + Longest pin to register delay is 2.458 ns
        Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_H15; Fanout = 4; PIN Node = 'rst'
        Info: 2: + IC(1.140 ns) + CELL(0.275 ns) = 2.374 ns; Loc. = LCCOMB_X43_Y47_N22; Fanout = 1; COMB Node = 'D_FlipFlop:DFF3|Q~0'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.458 ns; Loc. = LCFF_X43_Y47_N23; Fanout = 2; REG Node = 'D_FlipFlop:DFF3|Q'
        Info: Total cell delay = 1.318 ns ( 53.62 % )
        Info: Total interconnect delay = 1.140 ns ( 46.38 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.899 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.259 ns) + CELL(0.537 ns) = 2.899 ns; Loc. = LCFF_X43_Y47_N23; Fanout = 2; REG Node = 'D_FlipFlop:DFF3|Q'
        Info: Total cell delay = 1.526 ns ( 52.64 % )
        Info: Total interconnect delay = 1.373 ns ( 47.36 % )
Info: tco from clock "clk" to destination pin "Q[2]" through register "D_FlipFlop:DFF2|Q" is 10.276 ns
    Info: + Longest clock path from clock "clk" to source register is 2.899 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.259 ns) + CELL(0.537 ns) = 2.899 ns; Loc. = LCFF_X43_Y47_N13; Fanout = 3; REG Node = 'D_FlipFlop:DFF2|Q'
        Info: Total cell delay = 1.526 ns ( 52.64 % )
        Info: Total interconnect delay = 1.373 ns ( 47.36 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 7.127 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X43_Y47_N13; Fanout = 3; REG Node = 'D_FlipFlop:DFF2|Q'
        Info: 2: + IC(4.349 ns) + CELL(2.778 ns) = 7.127 ns; Loc. = PIN_AF14; Fanout = 0; PIN Node = 'Q[2]'
        Info: Total cell delay = 2.778 ns ( 38.98 % )
        Info: Total interconnect delay = 4.349 ns ( 61.02 % )
Info: th for register "D_FlipFlop:DFF0|Q" (data pin = "D", clock pin = "clk") is 0.776 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.899 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.259 ns) + CELL(0.537 ns) = 2.899 ns; Loc. = LCFF_X43_Y47_N1; Fanout = 3; REG Node = 'D_FlipFlop:DFF0|Q'
        Info: Total cell delay = 1.526 ns ( 52.64 % )
        Info: Total interconnect delay = 1.373 ns ( 47.36 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.389 ns
        Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_G15; Fanout = 1; PIN Node = 'D'
        Info: 2: + IC(0.908 ns) + CELL(0.438 ns) = 2.305 ns; Loc. = LCCOMB_X43_Y47_N0; Fanout = 1; COMB Node = 'D_FlipFlop:DFF0|Q~0'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.389 ns; Loc. = LCFF_X43_Y47_N1; Fanout = 3; REG Node = 'D_FlipFlop:DFF0|Q'
        Info: Total cell delay = 1.481 ns ( 61.99 % )
        Info: Total interconnect delay = 0.908 ns ( 38.01 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 197 megabytes
    Info: Processing ended: Wed Sep 27 03:24:51 2017
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


