
32_TheScheduler_Preemption Only.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000089a8  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000044c  08008b78  08008b78  00009b78  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008fc4  08008fc4  0000a1d8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08008fc4  08008fc4  00009fc4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008fcc  08008fcc  0000a1d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008fcc  08008fcc  00009fcc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008fd0  08008fd0  00009fd0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  08008fd4  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004bc4  200001d8  080091ac  0000a1d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20004d9c  080091ac  0000ad9c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a1d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   000176cf  00000000  00000000  0000a208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003504  00000000  00000000  000218d7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001540  00000000  00000000  00024de0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000107c  00000000  00000000  00026320  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00004a32  00000000  00000000  0002739c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000177c3  00000000  00000000  0002bdce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000dd3ef  00000000  00000000  00043591  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00120980  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006b2c  00000000  00000000  001209c4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000073  00000000  00000000  001274f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001d8 	.word	0x200001d8
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08008b60 	.word	0x08008b60

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001dc 	.word	0x200001dc
 800020c:	08008b60 	.word	0x08008b60

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_uldivmod>:
 8000be8:	b953      	cbnz	r3, 8000c00 <__aeabi_uldivmod+0x18>
 8000bea:	b94a      	cbnz	r2, 8000c00 <__aeabi_uldivmod+0x18>
 8000bec:	2900      	cmp	r1, #0
 8000bee:	bf08      	it	eq
 8000bf0:	2800      	cmpeq	r0, #0
 8000bf2:	bf1c      	itt	ne
 8000bf4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bf8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bfc:	f000 b988 	b.w	8000f10 <__aeabi_idiv0>
 8000c00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c08:	f000 f806 	bl	8000c18 <__udivmoddi4>
 8000c0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c14:	b004      	add	sp, #16
 8000c16:	4770      	bx	lr

08000c18 <__udivmoddi4>:
 8000c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c1c:	9d08      	ldr	r5, [sp, #32]
 8000c1e:	468e      	mov	lr, r1
 8000c20:	4604      	mov	r4, r0
 8000c22:	4688      	mov	r8, r1
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	d14a      	bne.n	8000cbe <__udivmoddi4+0xa6>
 8000c28:	428a      	cmp	r2, r1
 8000c2a:	4617      	mov	r7, r2
 8000c2c:	d962      	bls.n	8000cf4 <__udivmoddi4+0xdc>
 8000c2e:	fab2 f682 	clz	r6, r2
 8000c32:	b14e      	cbz	r6, 8000c48 <__udivmoddi4+0x30>
 8000c34:	f1c6 0320 	rsb	r3, r6, #32
 8000c38:	fa01 f806 	lsl.w	r8, r1, r6
 8000c3c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c40:	40b7      	lsls	r7, r6
 8000c42:	ea43 0808 	orr.w	r8, r3, r8
 8000c46:	40b4      	lsls	r4, r6
 8000c48:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c4c:	fa1f fc87 	uxth.w	ip, r7
 8000c50:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c54:	0c23      	lsrs	r3, r4, #16
 8000c56:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c5a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c5e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c62:	429a      	cmp	r2, r3
 8000c64:	d909      	bls.n	8000c7a <__udivmoddi4+0x62>
 8000c66:	18fb      	adds	r3, r7, r3
 8000c68:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c6c:	f080 80ea 	bcs.w	8000e44 <__udivmoddi4+0x22c>
 8000c70:	429a      	cmp	r2, r3
 8000c72:	f240 80e7 	bls.w	8000e44 <__udivmoddi4+0x22c>
 8000c76:	3902      	subs	r1, #2
 8000c78:	443b      	add	r3, r7
 8000c7a:	1a9a      	subs	r2, r3, r2
 8000c7c:	b2a3      	uxth	r3, r4
 8000c7e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c82:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c86:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c8a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c8e:	459c      	cmp	ip, r3
 8000c90:	d909      	bls.n	8000ca6 <__udivmoddi4+0x8e>
 8000c92:	18fb      	adds	r3, r7, r3
 8000c94:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c98:	f080 80d6 	bcs.w	8000e48 <__udivmoddi4+0x230>
 8000c9c:	459c      	cmp	ip, r3
 8000c9e:	f240 80d3 	bls.w	8000e48 <__udivmoddi4+0x230>
 8000ca2:	443b      	add	r3, r7
 8000ca4:	3802      	subs	r0, #2
 8000ca6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000caa:	eba3 030c 	sub.w	r3, r3, ip
 8000cae:	2100      	movs	r1, #0
 8000cb0:	b11d      	cbz	r5, 8000cba <__udivmoddi4+0xa2>
 8000cb2:	40f3      	lsrs	r3, r6
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	e9c5 3200 	strd	r3, r2, [r5]
 8000cba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cbe:	428b      	cmp	r3, r1
 8000cc0:	d905      	bls.n	8000cce <__udivmoddi4+0xb6>
 8000cc2:	b10d      	cbz	r5, 8000cc8 <__udivmoddi4+0xb0>
 8000cc4:	e9c5 0100 	strd	r0, r1, [r5]
 8000cc8:	2100      	movs	r1, #0
 8000cca:	4608      	mov	r0, r1
 8000ccc:	e7f5      	b.n	8000cba <__udivmoddi4+0xa2>
 8000cce:	fab3 f183 	clz	r1, r3
 8000cd2:	2900      	cmp	r1, #0
 8000cd4:	d146      	bne.n	8000d64 <__udivmoddi4+0x14c>
 8000cd6:	4573      	cmp	r3, lr
 8000cd8:	d302      	bcc.n	8000ce0 <__udivmoddi4+0xc8>
 8000cda:	4282      	cmp	r2, r0
 8000cdc:	f200 8105 	bhi.w	8000eea <__udivmoddi4+0x2d2>
 8000ce0:	1a84      	subs	r4, r0, r2
 8000ce2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000ce6:	2001      	movs	r0, #1
 8000ce8:	4690      	mov	r8, r2
 8000cea:	2d00      	cmp	r5, #0
 8000cec:	d0e5      	beq.n	8000cba <__udivmoddi4+0xa2>
 8000cee:	e9c5 4800 	strd	r4, r8, [r5]
 8000cf2:	e7e2      	b.n	8000cba <__udivmoddi4+0xa2>
 8000cf4:	2a00      	cmp	r2, #0
 8000cf6:	f000 8090 	beq.w	8000e1a <__udivmoddi4+0x202>
 8000cfa:	fab2 f682 	clz	r6, r2
 8000cfe:	2e00      	cmp	r6, #0
 8000d00:	f040 80a4 	bne.w	8000e4c <__udivmoddi4+0x234>
 8000d04:	1a8a      	subs	r2, r1, r2
 8000d06:	0c03      	lsrs	r3, r0, #16
 8000d08:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d0c:	b280      	uxth	r0, r0
 8000d0e:	b2bc      	uxth	r4, r7
 8000d10:	2101      	movs	r1, #1
 8000d12:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d16:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d1a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d1e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d22:	429a      	cmp	r2, r3
 8000d24:	d907      	bls.n	8000d36 <__udivmoddi4+0x11e>
 8000d26:	18fb      	adds	r3, r7, r3
 8000d28:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d2c:	d202      	bcs.n	8000d34 <__udivmoddi4+0x11c>
 8000d2e:	429a      	cmp	r2, r3
 8000d30:	f200 80e0 	bhi.w	8000ef4 <__udivmoddi4+0x2dc>
 8000d34:	46c4      	mov	ip, r8
 8000d36:	1a9b      	subs	r3, r3, r2
 8000d38:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d3c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d40:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d44:	fb02 f404 	mul.w	r4, r2, r4
 8000d48:	429c      	cmp	r4, r3
 8000d4a:	d907      	bls.n	8000d5c <__udivmoddi4+0x144>
 8000d4c:	18fb      	adds	r3, r7, r3
 8000d4e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d52:	d202      	bcs.n	8000d5a <__udivmoddi4+0x142>
 8000d54:	429c      	cmp	r4, r3
 8000d56:	f200 80ca 	bhi.w	8000eee <__udivmoddi4+0x2d6>
 8000d5a:	4602      	mov	r2, r0
 8000d5c:	1b1b      	subs	r3, r3, r4
 8000d5e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d62:	e7a5      	b.n	8000cb0 <__udivmoddi4+0x98>
 8000d64:	f1c1 0620 	rsb	r6, r1, #32
 8000d68:	408b      	lsls	r3, r1
 8000d6a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d6e:	431f      	orrs	r7, r3
 8000d70:	fa0e f401 	lsl.w	r4, lr, r1
 8000d74:	fa20 f306 	lsr.w	r3, r0, r6
 8000d78:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d7c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d80:	4323      	orrs	r3, r4
 8000d82:	fa00 f801 	lsl.w	r8, r0, r1
 8000d86:	fa1f fc87 	uxth.w	ip, r7
 8000d8a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d8e:	0c1c      	lsrs	r4, r3, #16
 8000d90:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d94:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d98:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d9c:	45a6      	cmp	lr, r4
 8000d9e:	fa02 f201 	lsl.w	r2, r2, r1
 8000da2:	d909      	bls.n	8000db8 <__udivmoddi4+0x1a0>
 8000da4:	193c      	adds	r4, r7, r4
 8000da6:	f100 3aff 	add.w	sl, r0, #4294967295
 8000daa:	f080 809c 	bcs.w	8000ee6 <__udivmoddi4+0x2ce>
 8000dae:	45a6      	cmp	lr, r4
 8000db0:	f240 8099 	bls.w	8000ee6 <__udivmoddi4+0x2ce>
 8000db4:	3802      	subs	r0, #2
 8000db6:	443c      	add	r4, r7
 8000db8:	eba4 040e 	sub.w	r4, r4, lr
 8000dbc:	fa1f fe83 	uxth.w	lr, r3
 8000dc0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000dc4:	fb09 4413 	mls	r4, r9, r3, r4
 8000dc8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000dcc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000dd0:	45a4      	cmp	ip, r4
 8000dd2:	d908      	bls.n	8000de6 <__udivmoddi4+0x1ce>
 8000dd4:	193c      	adds	r4, r7, r4
 8000dd6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000dda:	f080 8082 	bcs.w	8000ee2 <__udivmoddi4+0x2ca>
 8000dde:	45a4      	cmp	ip, r4
 8000de0:	d97f      	bls.n	8000ee2 <__udivmoddi4+0x2ca>
 8000de2:	3b02      	subs	r3, #2
 8000de4:	443c      	add	r4, r7
 8000de6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dea:	eba4 040c 	sub.w	r4, r4, ip
 8000dee:	fba0 ec02 	umull	lr, ip, r0, r2
 8000df2:	4564      	cmp	r4, ip
 8000df4:	4673      	mov	r3, lr
 8000df6:	46e1      	mov	r9, ip
 8000df8:	d362      	bcc.n	8000ec0 <__udivmoddi4+0x2a8>
 8000dfa:	d05f      	beq.n	8000ebc <__udivmoddi4+0x2a4>
 8000dfc:	b15d      	cbz	r5, 8000e16 <__udivmoddi4+0x1fe>
 8000dfe:	ebb8 0203 	subs.w	r2, r8, r3
 8000e02:	eb64 0409 	sbc.w	r4, r4, r9
 8000e06:	fa04 f606 	lsl.w	r6, r4, r6
 8000e0a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e0e:	431e      	orrs	r6, r3
 8000e10:	40cc      	lsrs	r4, r1
 8000e12:	e9c5 6400 	strd	r6, r4, [r5]
 8000e16:	2100      	movs	r1, #0
 8000e18:	e74f      	b.n	8000cba <__udivmoddi4+0xa2>
 8000e1a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e1e:	0c01      	lsrs	r1, r0, #16
 8000e20:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e24:	b280      	uxth	r0, r0
 8000e26:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e2a:	463b      	mov	r3, r7
 8000e2c:	4638      	mov	r0, r7
 8000e2e:	463c      	mov	r4, r7
 8000e30:	46b8      	mov	r8, r7
 8000e32:	46be      	mov	lr, r7
 8000e34:	2620      	movs	r6, #32
 8000e36:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e3a:	eba2 0208 	sub.w	r2, r2, r8
 8000e3e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e42:	e766      	b.n	8000d12 <__udivmoddi4+0xfa>
 8000e44:	4601      	mov	r1, r0
 8000e46:	e718      	b.n	8000c7a <__udivmoddi4+0x62>
 8000e48:	4610      	mov	r0, r2
 8000e4a:	e72c      	b.n	8000ca6 <__udivmoddi4+0x8e>
 8000e4c:	f1c6 0220 	rsb	r2, r6, #32
 8000e50:	fa2e f302 	lsr.w	r3, lr, r2
 8000e54:	40b7      	lsls	r7, r6
 8000e56:	40b1      	lsls	r1, r6
 8000e58:	fa20 f202 	lsr.w	r2, r0, r2
 8000e5c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e60:	430a      	orrs	r2, r1
 8000e62:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e66:	b2bc      	uxth	r4, r7
 8000e68:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e6c:	0c11      	lsrs	r1, r2, #16
 8000e6e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e72:	fb08 f904 	mul.w	r9, r8, r4
 8000e76:	40b0      	lsls	r0, r6
 8000e78:	4589      	cmp	r9, r1
 8000e7a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e7e:	b280      	uxth	r0, r0
 8000e80:	d93e      	bls.n	8000f00 <__udivmoddi4+0x2e8>
 8000e82:	1879      	adds	r1, r7, r1
 8000e84:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e88:	d201      	bcs.n	8000e8e <__udivmoddi4+0x276>
 8000e8a:	4589      	cmp	r9, r1
 8000e8c:	d81f      	bhi.n	8000ece <__udivmoddi4+0x2b6>
 8000e8e:	eba1 0109 	sub.w	r1, r1, r9
 8000e92:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e96:	fb09 f804 	mul.w	r8, r9, r4
 8000e9a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e9e:	b292      	uxth	r2, r2
 8000ea0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ea4:	4542      	cmp	r2, r8
 8000ea6:	d229      	bcs.n	8000efc <__udivmoddi4+0x2e4>
 8000ea8:	18ba      	adds	r2, r7, r2
 8000eaa:	f109 31ff 	add.w	r1, r9, #4294967295
 8000eae:	d2c4      	bcs.n	8000e3a <__udivmoddi4+0x222>
 8000eb0:	4542      	cmp	r2, r8
 8000eb2:	d2c2      	bcs.n	8000e3a <__udivmoddi4+0x222>
 8000eb4:	f1a9 0102 	sub.w	r1, r9, #2
 8000eb8:	443a      	add	r2, r7
 8000eba:	e7be      	b.n	8000e3a <__udivmoddi4+0x222>
 8000ebc:	45f0      	cmp	r8, lr
 8000ebe:	d29d      	bcs.n	8000dfc <__udivmoddi4+0x1e4>
 8000ec0:	ebbe 0302 	subs.w	r3, lr, r2
 8000ec4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ec8:	3801      	subs	r0, #1
 8000eca:	46e1      	mov	r9, ip
 8000ecc:	e796      	b.n	8000dfc <__udivmoddi4+0x1e4>
 8000ece:	eba7 0909 	sub.w	r9, r7, r9
 8000ed2:	4449      	add	r1, r9
 8000ed4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ed8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000edc:	fb09 f804 	mul.w	r8, r9, r4
 8000ee0:	e7db      	b.n	8000e9a <__udivmoddi4+0x282>
 8000ee2:	4673      	mov	r3, lr
 8000ee4:	e77f      	b.n	8000de6 <__udivmoddi4+0x1ce>
 8000ee6:	4650      	mov	r0, sl
 8000ee8:	e766      	b.n	8000db8 <__udivmoddi4+0x1a0>
 8000eea:	4608      	mov	r0, r1
 8000eec:	e6fd      	b.n	8000cea <__udivmoddi4+0xd2>
 8000eee:	443b      	add	r3, r7
 8000ef0:	3a02      	subs	r2, #2
 8000ef2:	e733      	b.n	8000d5c <__udivmoddi4+0x144>
 8000ef4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ef8:	443b      	add	r3, r7
 8000efa:	e71c      	b.n	8000d36 <__udivmoddi4+0x11e>
 8000efc:	4649      	mov	r1, r9
 8000efe:	e79c      	b.n	8000e3a <__udivmoddi4+0x222>
 8000f00:	eba1 0109 	sub.w	r1, r1, r9
 8000f04:	46c4      	mov	ip, r8
 8000f06:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f0a:	fb09 f804 	mul.w	r8, r9, r4
 8000f0e:	e7c4      	b.n	8000e9a <__udivmoddi4+0x282>

08000f10 <__aeabi_idiv0>:
 8000f10:	4770      	bx	lr
 8000f12:	bf00      	nop

08000f14 <main>:

char msg[100];


int main(void)
{
 8000f14:	b580      	push	{r7, lr}
 8000f16:	b082      	sub	sp, #8
 8000f18:	af02      	add	r7, sp, #8
 	HAL_Init();
 8000f1a:	f000 fb8f 	bl	800163c <HAL_Init>


	SystemClock_Config();
 8000f1e:	f000 f8c5 	bl	80010ac <SystemClock_Config>
	MX_GPIO_Init();
 8000f22:	f000 f94b 	bl	80011bc <MX_GPIO_Init>
	MX_USART2_UART_Init();
 8000f26:	f000 f91f 	bl	8001168 <MX_USART2_UART_Init>
	/*
	 * printf won't work sometimes if you didn't enable newlib for RTOS
	 * */

	snprintf(msg, sizeof(msg), "System is initilized \r\n");
 8000f2a:	4a1e      	ldr	r2, [pc, #120]	@ (8000fa4 <main+0x90>)
 8000f2c:	2164      	movs	r1, #100	@ 0x64
 8000f2e:	481e      	ldr	r0, [pc, #120]	@ (8000fa8 <main+0x94>)
 8000f30:	f005 fccc 	bl	80068cc <sniprintf>
	HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8000f34:	481c      	ldr	r0, [pc, #112]	@ (8000fa8 <main+0x94>)
 8000f36:	f7ff f9bb 	bl	80002b0 <strlen>
 8000f3a:	4603      	mov	r3, r0
 8000f3c:	b29a      	uxth	r2, r3
 8000f3e:	f04f 33ff 	mov.w	r3, #4294967295
 8000f42:	4919      	ldr	r1, [pc, #100]	@ (8000fa8 <main+0x94>)
 8000f44:	4819      	ldr	r0, [pc, #100]	@ (8000fac <main+0x98>)
 8000f46:	f001 feb1 	bl	8002cac <HAL_UART_Transmit>



	xTaskCreate(vOrangeLedController,"Task OrangeLedController",100,NULL,1,NULL);
 8000f4a:	2300      	movs	r3, #0
 8000f4c:	9301      	str	r3, [sp, #4]
 8000f4e:	2301      	movs	r3, #1
 8000f50:	9300      	str	r3, [sp, #0]
 8000f52:	2300      	movs	r3, #0
 8000f54:	2264      	movs	r2, #100	@ 0x64
 8000f56:	4916      	ldr	r1, [pc, #88]	@ (8000fb0 <main+0x9c>)
 8000f58:	4816      	ldr	r0, [pc, #88]	@ (8000fb4 <main+0xa0>)
 8000f5a:	f003 f956 	bl	800420a <xTaskCreate>

	xTaskCreate(vRedLedController,"Task RedLedController",100,NULL,2,NULL);
 8000f5e:	2300      	movs	r3, #0
 8000f60:	9301      	str	r3, [sp, #4]
 8000f62:	2302      	movs	r3, #2
 8000f64:	9300      	str	r3, [sp, #0]
 8000f66:	2300      	movs	r3, #0
 8000f68:	2264      	movs	r2, #100	@ 0x64
 8000f6a:	4913      	ldr	r1, [pc, #76]	@ (8000fb8 <main+0xa4>)
 8000f6c:	4813      	ldr	r0, [pc, #76]	@ (8000fbc <main+0xa8>)
 8000f6e:	f003 f94c 	bl	800420a <xTaskCreate>

	xTaskCreate(vBlueLedController,"Task BlueLedController",100,NULL,2,NULL);
 8000f72:	2300      	movs	r3, #0
 8000f74:	9301      	str	r3, [sp, #4]
 8000f76:	2302      	movs	r3, #2
 8000f78:	9300      	str	r3, [sp, #0]
 8000f7a:	2300      	movs	r3, #0
 8000f7c:	2264      	movs	r2, #100	@ 0x64
 8000f7e:	4910      	ldr	r1, [pc, #64]	@ (8000fc0 <main+0xac>)
 8000f80:	4810      	ldr	r0, [pc, #64]	@ (8000fc4 <main+0xb0>)
 8000f82:	f003 f942 	bl	800420a <xTaskCreate>


	xTaskCreate(vGreenLedController,"Task GreenLedController",100,NULL,1,NULL);
 8000f86:	2300      	movs	r3, #0
 8000f88:	9301      	str	r3, [sp, #4]
 8000f8a:	2301      	movs	r3, #1
 8000f8c:	9300      	str	r3, [sp, #0]
 8000f8e:	2300      	movs	r3, #0
 8000f90:	2264      	movs	r2, #100	@ 0x64
 8000f92:	490d      	ldr	r1, [pc, #52]	@ (8000fc8 <main+0xb4>)
 8000f94:	480d      	ldr	r0, [pc, #52]	@ (8000fcc <main+0xb8>)
 8000f96:	f003 f938 	bl	800420a <xTaskCreate>

	vTaskStartScheduler();
 8000f9a:	f003 fa7b 	bl	8004494 <vTaskStartScheduler>

	while (1)
 8000f9e:	bf00      	nop
 8000fa0:	e7fd      	b.n	8000f9e <main+0x8a>
 8000fa2:	bf00      	nop
 8000fa4:	08008b78 	.word	0x08008b78
 8000fa8:	2000024c 	.word	0x2000024c
 8000fac:	200001f4 	.word	0x200001f4
 8000fb0:	08008b90 	.word	0x08008b90
 8000fb4:	08000fd1 	.word	0x08000fd1
 8000fb8:	08008bac 	.word	0x08008bac
 8000fbc:	08001001 	.word	0x08001001
 8000fc0:	08008bc4 	.word	0x08008bc4
 8000fc4:	08001061 	.word	0x08001061
 8000fc8:	08008bdc 	.word	0x08008bdc
 8000fcc:	08001031 	.word	0x08001031

08000fd0 <vOrangeLedController>:

}


void vOrangeLedController(void *Parameter)
{
 8000fd0:	b480      	push	{r7}
 8000fd2:	b085      	sub	sp, #20
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	6078      	str	r0, [r7, #4]

	while(1)
		{

		Orange_TaksProfiler++;
 8000fd8:	4b07      	ldr	r3, [pc, #28]	@ (8000ff8 <vOrangeLedController+0x28>)
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	3301      	adds	r3, #1
 8000fde:	4a06      	ldr	r2, [pc, #24]	@ (8000ff8 <vOrangeLedController+0x28>)
 8000fe0:	6013      	str	r3, [r2, #0]

		for(int i=0;i<700000 ;i++);
 8000fe2:	2300      	movs	r3, #0
 8000fe4:	60fb      	str	r3, [r7, #12]
 8000fe6:	e002      	b.n	8000fee <vOrangeLedController+0x1e>
 8000fe8:	68fb      	ldr	r3, [r7, #12]
 8000fea:	3301      	adds	r3, #1
 8000fec:	60fb      	str	r3, [r7, #12]
 8000fee:	68fb      	ldr	r3, [r7, #12]
 8000ff0:	4a02      	ldr	r2, [pc, #8]	@ (8000ffc <vOrangeLedController+0x2c>)
 8000ff2:	4293      	cmp	r3, r2
 8000ff4:	ddf8      	ble.n	8000fe8 <vOrangeLedController+0x18>
		Orange_TaksProfiler++;
 8000ff6:	e7ef      	b.n	8000fd8 <vOrangeLedController+0x8>
 8000ff8:	2000023c 	.word	0x2000023c
 8000ffc:	000aae5f 	.word	0x000aae5f

08001000 <vRedLedController>:

		}
}
void vRedLedController(void *Parameter)
{
 8001000:	b480      	push	{r7}
 8001002:	b085      	sub	sp, #20
 8001004:	af00      	add	r7, sp, #0
 8001006:	6078      	str	r0, [r7, #4]

	while(1)
		{

		Red_TaksProfiler++;
 8001008:	4b07      	ldr	r3, [pc, #28]	@ (8001028 <vRedLedController+0x28>)
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	3301      	adds	r3, #1
 800100e:	4a06      	ldr	r2, [pc, #24]	@ (8001028 <vRedLedController+0x28>)
 8001010:	6013      	str	r3, [r2, #0]

		for( int i=0;i<700000 ;i++);
 8001012:	2300      	movs	r3, #0
 8001014:	60fb      	str	r3, [r7, #12]
 8001016:	e002      	b.n	800101e <vRedLedController+0x1e>
 8001018:	68fb      	ldr	r3, [r7, #12]
 800101a:	3301      	adds	r3, #1
 800101c:	60fb      	str	r3, [r7, #12]
 800101e:	68fb      	ldr	r3, [r7, #12]
 8001020:	4a02      	ldr	r2, [pc, #8]	@ (800102c <vRedLedController+0x2c>)
 8001022:	4293      	cmp	r3, r2
 8001024:	ddf8      	ble.n	8001018 <vRedLedController+0x18>
		Red_TaksProfiler++;
 8001026:	e7ef      	b.n	8001008 <vRedLedController+0x8>
 8001028:	20000240 	.word	0x20000240
 800102c:	000aae5f 	.word	0x000aae5f

08001030 <vGreenLedController>:

		}
}
void vGreenLedController(void *Parameter)
{
 8001030:	b480      	push	{r7}
 8001032:	b085      	sub	sp, #20
 8001034:	af00      	add	r7, sp, #0
 8001036:	6078      	str	r0, [r7, #4]

	while(1)
		{

		Green_TaksProfiler++;
 8001038:	4b07      	ldr	r3, [pc, #28]	@ (8001058 <vGreenLedController+0x28>)
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	3301      	adds	r3, #1
 800103e:	4a06      	ldr	r2, [pc, #24]	@ (8001058 <vGreenLedController+0x28>)
 8001040:	6013      	str	r3, [r2, #0]

		for(int i=0;i<700000 ;i++);
 8001042:	2300      	movs	r3, #0
 8001044:	60fb      	str	r3, [r7, #12]
 8001046:	e002      	b.n	800104e <vGreenLedController+0x1e>
 8001048:	68fb      	ldr	r3, [r7, #12]
 800104a:	3301      	adds	r3, #1
 800104c:	60fb      	str	r3, [r7, #12]
 800104e:	68fb      	ldr	r3, [r7, #12]
 8001050:	4a02      	ldr	r2, [pc, #8]	@ (800105c <vGreenLedController+0x2c>)
 8001052:	4293      	cmp	r3, r2
 8001054:	ddf8      	ble.n	8001048 <vGreenLedController+0x18>
		Green_TaksProfiler++;
 8001056:	e7ef      	b.n	8001038 <vGreenLedController+0x8>
 8001058:	20000244 	.word	0x20000244
 800105c:	000aae5f 	.word	0x000aae5f

08001060 <vBlueLedController>:

		}
}
void vBlueLedController(void *Parameter)
{
 8001060:	b480      	push	{r7}
 8001062:	b085      	sub	sp, #20
 8001064:	af00      	add	r7, sp, #0
 8001066:	6078      	str	r0, [r7, #4]

	while(1)
		{

		Blue_TaksProfiler++;
 8001068:	4b07      	ldr	r3, [pc, #28]	@ (8001088 <vBlueLedController+0x28>)
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	3301      	adds	r3, #1
 800106e:	4a06      	ldr	r2, [pc, #24]	@ (8001088 <vBlueLedController+0x28>)
 8001070:	6013      	str	r3, [r2, #0]

		for( int i=0;i<700000 ;i++);
 8001072:	2300      	movs	r3, #0
 8001074:	60fb      	str	r3, [r7, #12]
 8001076:	e002      	b.n	800107e <vBlueLedController+0x1e>
 8001078:	68fb      	ldr	r3, [r7, #12]
 800107a:	3301      	adds	r3, #1
 800107c:	60fb      	str	r3, [r7, #12]
 800107e:	68fb      	ldr	r3, [r7, #12]
 8001080:	4a02      	ldr	r2, [pc, #8]	@ (800108c <vBlueLedController+0x2c>)
 8001082:	4293      	cmp	r3, r2
 8001084:	ddf8      	ble.n	8001078 <vBlueLedController+0x18>
		Blue_TaksProfiler++;
 8001086:	e7ef      	b.n	8001068 <vBlueLedController+0x8>
 8001088:	20000248 	.word	0x20000248
 800108c:	000aae5f 	.word	0x000aae5f

08001090 <vApplicationStackOverflowHook>:


// Add this function anywhere in your main.c file

void vApplicationStackOverflowHook( TaskHandle_t xTask, char *pcTaskName )
{
 8001090:	b580      	push	{r7, lr}
 8001092:	b082      	sub	sp, #8
 8001094:	af00      	add	r7, sp, #0
 8001096:	6078      	str	r0, [r7, #4]
 8001098:	6039      	str	r1, [r7, #0]
	// The pcTaskName parameter holds the name of the task that overflowed.
	// The xTask parameter is the handle of the task that overflowed.

	// You can use these to log the error.
	// WARNING: printf itself uses stack and may not be safe to call here.
	printf("!!! STACK OVERFLOW in task: %s !!!\r\n", pcTaskName);
 800109a:	6839      	ldr	r1, [r7, #0]
 800109c:	4802      	ldr	r0, [pc, #8]	@ (80010a8 <vApplicationStackOverflowHook+0x18>)
 800109e:	f005 fc03 	bl	80068a8 <iprintf>

	// Halt the system. Blinking an LED is a common way to indicate a fault.
	for(;;)
 80010a2:	bf00      	nop
 80010a4:	e7fd      	b.n	80010a2 <vApplicationStackOverflowHook+0x12>
 80010a6:	bf00      	nop
 80010a8:	08008bf4 	.word	0x08008bf4

080010ac <SystemClock_Config>:
	}
}


void SystemClock_Config(void)
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b094      	sub	sp, #80	@ 0x50
 80010b0:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80010b2:	f107 031c 	add.w	r3, r7, #28
 80010b6:	2234      	movs	r2, #52	@ 0x34
 80010b8:	2100      	movs	r1, #0
 80010ba:	4618      	mov	r0, r3
 80010bc:	f005 fc7f 	bl	80069be <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80010c0:	f107 0308 	add.w	r3, r7, #8
 80010c4:	2200      	movs	r2, #0
 80010c6:	601a      	str	r2, [r3, #0]
 80010c8:	605a      	str	r2, [r3, #4]
 80010ca:	609a      	str	r2, [r3, #8]
 80010cc:	60da      	str	r2, [r3, #12]
 80010ce:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 80010d0:	2300      	movs	r3, #0
 80010d2:	607b      	str	r3, [r7, #4]
 80010d4:	4b22      	ldr	r3, [pc, #136]	@ (8001160 <SystemClock_Config+0xb4>)
 80010d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010d8:	4a21      	ldr	r2, [pc, #132]	@ (8001160 <SystemClock_Config+0xb4>)
 80010da:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80010de:	6413      	str	r3, [r2, #64]	@ 0x40
 80010e0:	4b1f      	ldr	r3, [pc, #124]	@ (8001160 <SystemClock_Config+0xb4>)
 80010e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010e4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80010e8:	607b      	str	r3, [r7, #4]
 80010ea:	687b      	ldr	r3, [r7, #4]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80010ec:	2300      	movs	r3, #0
 80010ee:	603b      	str	r3, [r7, #0]
 80010f0:	4b1c      	ldr	r3, [pc, #112]	@ (8001164 <SystemClock_Config+0xb8>)
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	4a1b      	ldr	r2, [pc, #108]	@ (8001164 <SystemClock_Config+0xb8>)
 80010f6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80010fa:	6013      	str	r3, [r2, #0]
 80010fc:	4b19      	ldr	r3, [pc, #100]	@ (8001164 <SystemClock_Config+0xb8>)
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001104:	603b      	str	r3, [r7, #0]
 8001106:	683b      	ldr	r3, [r7, #0]
	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001108:	2302      	movs	r3, #2
 800110a:	61fb      	str	r3, [r7, #28]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800110c:	2301      	movs	r3, #1
 800110e:	62bb      	str	r3, [r7, #40]	@ 0x28
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001110:	2310      	movs	r3, #16
 8001112:	62fb      	str	r3, [r7, #44]	@ 0x2c
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001114:	2300      	movs	r3, #0
 8001116:	637b      	str	r3, [r7, #52]	@ 0x34
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001118:	f107 031c 	add.w	r3, r7, #28
 800111c:	4618      	mov	r0, r3
 800111e:	f001 f83b 	bl	8002198 <HAL_RCC_OscConfig>
 8001122:	4603      	mov	r3, r0
 8001124:	2b00      	cmp	r3, #0
 8001126:	d001      	beq.n	800112c <SystemClock_Config+0x80>
	{
		Error_Handler();
 8001128:	f000 f874 	bl	8001214 <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800112c:	230f      	movs	r3, #15
 800112e:	60bb      	str	r3, [r7, #8]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001130:	2300      	movs	r3, #0
 8001132:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001134:	2300      	movs	r3, #0
 8001136:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001138:	2300      	movs	r3, #0
 800113a:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800113c:	2300      	movs	r3, #0
 800113e:	61bb      	str	r3, [r7, #24]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001140:	f107 0308 	add.w	r3, r7, #8
 8001144:	2100      	movs	r1, #0
 8001146:	4618      	mov	r0, r3
 8001148:	f000 fd30 	bl	8001bac <HAL_RCC_ClockConfig>
 800114c:	4603      	mov	r3, r0
 800114e:	2b00      	cmp	r3, #0
 8001150:	d001      	beq.n	8001156 <SystemClock_Config+0xaa>
	{
		Error_Handler();
 8001152:	f000 f85f 	bl	8001214 <Error_Handler>
	}
}
 8001156:	bf00      	nop
 8001158:	3750      	adds	r7, #80	@ 0x50
 800115a:	46bd      	mov	sp, r7
 800115c:	bd80      	pop	{r7, pc}
 800115e:	bf00      	nop
 8001160:	40023800 	.word	0x40023800
 8001164:	40007000 	.word	0x40007000

08001168 <MX_USART2_UART_Init>:
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void)
{
 8001168:	b580      	push	{r7, lr}
 800116a:	af00      	add	r7, sp, #0
	/* USER CODE END USART2_Init 0 */

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 800116c:	4b11      	ldr	r3, [pc, #68]	@ (80011b4 <MX_USART2_UART_Init+0x4c>)
 800116e:	4a12      	ldr	r2, [pc, #72]	@ (80011b8 <MX_USART2_UART_Init+0x50>)
 8001170:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 8001172:	4b10      	ldr	r3, [pc, #64]	@ (80011b4 <MX_USART2_UART_Init+0x4c>)
 8001174:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001178:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800117a:	4b0e      	ldr	r3, [pc, #56]	@ (80011b4 <MX_USART2_UART_Init+0x4c>)
 800117c:	2200      	movs	r2, #0
 800117e:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8001180:	4b0c      	ldr	r3, [pc, #48]	@ (80011b4 <MX_USART2_UART_Init+0x4c>)
 8001182:	2200      	movs	r2, #0
 8001184:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 8001186:	4b0b      	ldr	r3, [pc, #44]	@ (80011b4 <MX_USART2_UART_Init+0x4c>)
 8001188:	2200      	movs	r2, #0
 800118a:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 800118c:	4b09      	ldr	r3, [pc, #36]	@ (80011b4 <MX_USART2_UART_Init+0x4c>)
 800118e:	220c      	movs	r2, #12
 8001190:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001192:	4b08      	ldr	r3, [pc, #32]	@ (80011b4 <MX_USART2_UART_Init+0x4c>)
 8001194:	2200      	movs	r2, #0
 8001196:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001198:	4b06      	ldr	r3, [pc, #24]	@ (80011b4 <MX_USART2_UART_Init+0x4c>)
 800119a:	2200      	movs	r2, #0
 800119c:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart2) != HAL_OK)
 800119e:	4805      	ldr	r0, [pc, #20]	@ (80011b4 <MX_USART2_UART_Init+0x4c>)
 80011a0:	f001 fd34 	bl	8002c0c <HAL_UART_Init>
 80011a4:	4603      	mov	r3, r0
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d001      	beq.n	80011ae <MX_USART2_UART_Init+0x46>
	{
		Error_Handler();
 80011aa:	f000 f833 	bl	8001214 <Error_Handler>
	}
	/* USER CODE BEGIN USART2_Init 2 */

	/* USER CODE END USART2_Init 2 */

}
 80011ae:	bf00      	nop
 80011b0:	bd80      	pop	{r7, pc}
 80011b2:	bf00      	nop
 80011b4:	200001f4 	.word	0x200001f4
 80011b8:	40004400 	.word	0x40004400

080011bc <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 80011bc:	b480      	push	{r7}
 80011be:	b083      	sub	sp, #12
 80011c0:	af00      	add	r7, sp, #0

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80011c2:	2300      	movs	r3, #0
 80011c4:	607b      	str	r3, [r7, #4]
 80011c6:	4b09      	ldr	r3, [pc, #36]	@ (80011ec <MX_GPIO_Init+0x30>)
 80011c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011ca:	4a08      	ldr	r2, [pc, #32]	@ (80011ec <MX_GPIO_Init+0x30>)
 80011cc:	f043 0301 	orr.w	r3, r3, #1
 80011d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80011d2:	4b06      	ldr	r3, [pc, #24]	@ (80011ec <MX_GPIO_Init+0x30>)
 80011d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011d6:	f003 0301 	and.w	r3, r3, #1
 80011da:	607b      	str	r3, [r7, #4]
 80011dc:	687b      	ldr	r3, [r7, #4]

}
 80011de:	bf00      	nop
 80011e0:	370c      	adds	r7, #12
 80011e2:	46bd      	mov	sp, r7
 80011e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e8:	4770      	bx	lr
 80011ea:	bf00      	nop
 80011ec:	40023800 	.word	0x40023800

080011f0 <HAL_TIM_PeriodElapsedCallback>:
 * a global variable "uwTick" used as application time base.
 * @param  htim : TIM handle
 * @retval None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80011f0:	b580      	push	{r7, lr}
 80011f2:	b082      	sub	sp, #8
 80011f4:	af00      	add	r7, sp, #0
 80011f6:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN Callback 0 */

	/* USER CODE END Callback 0 */
	if (htim->Instance == TIM11) {
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	4a04      	ldr	r2, [pc, #16]	@ (8001210 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80011fe:	4293      	cmp	r3, r2
 8001200:	d101      	bne.n	8001206 <HAL_TIM_PeriodElapsedCallback+0x16>
		HAL_IncTick();
 8001202:	f000 fa3d 	bl	8001680 <HAL_IncTick>
	}
	/* USER CODE BEGIN Callback 1 */

	/* USER CODE END Callback 1 */
}
 8001206:	bf00      	nop
 8001208:	3708      	adds	r7, #8
 800120a:	46bd      	mov	sp, r7
 800120c:	bd80      	pop	{r7, pc}
 800120e:	bf00      	nop
 8001210:	40014800 	.word	0x40014800

08001214 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8001214:	b480      	push	{r7}
 8001216:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001218:	b672      	cpsid	i
}
 800121a:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 800121c:	bf00      	nop
 800121e:	e7fd      	b.n	800121c <Error_Handler+0x8>

08001220 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001220:	b580      	push	{r7, lr}
 8001222:	b082      	sub	sp, #8
 8001224:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001226:	2300      	movs	r3, #0
 8001228:	607b      	str	r3, [r7, #4]
 800122a:	4b12      	ldr	r3, [pc, #72]	@ (8001274 <HAL_MspInit+0x54>)
 800122c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800122e:	4a11      	ldr	r2, [pc, #68]	@ (8001274 <HAL_MspInit+0x54>)
 8001230:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001234:	6453      	str	r3, [r2, #68]	@ 0x44
 8001236:	4b0f      	ldr	r3, [pc, #60]	@ (8001274 <HAL_MspInit+0x54>)
 8001238:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800123a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800123e:	607b      	str	r3, [r7, #4]
 8001240:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001242:	2300      	movs	r3, #0
 8001244:	603b      	str	r3, [r7, #0]
 8001246:	4b0b      	ldr	r3, [pc, #44]	@ (8001274 <HAL_MspInit+0x54>)
 8001248:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800124a:	4a0a      	ldr	r2, [pc, #40]	@ (8001274 <HAL_MspInit+0x54>)
 800124c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001250:	6413      	str	r3, [r2, #64]	@ 0x40
 8001252:	4b08      	ldr	r3, [pc, #32]	@ (8001274 <HAL_MspInit+0x54>)
 8001254:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001256:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800125a:	603b      	str	r3, [r7, #0]
 800125c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800125e:	2200      	movs	r2, #0
 8001260:	210f      	movs	r1, #15
 8001262:	f06f 0001 	mvn.w	r0, #1
 8001266:	f000 fae3 	bl	8001830 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800126a:	bf00      	nop
 800126c:	3708      	adds	r7, #8
 800126e:	46bd      	mov	sp, r7
 8001270:	bd80      	pop	{r7, pc}
 8001272:	bf00      	nop
 8001274:	40023800 	.word	0x40023800

08001278 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001278:	b580      	push	{r7, lr}
 800127a:	b08a      	sub	sp, #40	@ 0x28
 800127c:	af00      	add	r7, sp, #0
 800127e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001280:	f107 0314 	add.w	r3, r7, #20
 8001284:	2200      	movs	r2, #0
 8001286:	601a      	str	r2, [r3, #0]
 8001288:	605a      	str	r2, [r3, #4]
 800128a:	609a      	str	r2, [r3, #8]
 800128c:	60da      	str	r2, [r3, #12]
 800128e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	4a19      	ldr	r2, [pc, #100]	@ (80012fc <HAL_UART_MspInit+0x84>)
 8001296:	4293      	cmp	r3, r2
 8001298:	d12b      	bne.n	80012f2 <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800129a:	2300      	movs	r3, #0
 800129c:	613b      	str	r3, [r7, #16]
 800129e:	4b18      	ldr	r3, [pc, #96]	@ (8001300 <HAL_UART_MspInit+0x88>)
 80012a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012a2:	4a17      	ldr	r2, [pc, #92]	@ (8001300 <HAL_UART_MspInit+0x88>)
 80012a4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80012a8:	6413      	str	r3, [r2, #64]	@ 0x40
 80012aa:	4b15      	ldr	r3, [pc, #84]	@ (8001300 <HAL_UART_MspInit+0x88>)
 80012ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80012b2:	613b      	str	r3, [r7, #16]
 80012b4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012b6:	2300      	movs	r3, #0
 80012b8:	60fb      	str	r3, [r7, #12]
 80012ba:	4b11      	ldr	r3, [pc, #68]	@ (8001300 <HAL_UART_MspInit+0x88>)
 80012bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012be:	4a10      	ldr	r2, [pc, #64]	@ (8001300 <HAL_UART_MspInit+0x88>)
 80012c0:	f043 0301 	orr.w	r3, r3, #1
 80012c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80012c6:	4b0e      	ldr	r3, [pc, #56]	@ (8001300 <HAL_UART_MspInit+0x88>)
 80012c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012ca:	f003 0301 	and.w	r3, r3, #1
 80012ce:	60fb      	str	r3, [r7, #12]
 80012d0:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80012d2:	230c      	movs	r3, #12
 80012d4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012d6:	2302      	movs	r3, #2
 80012d8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012da:	2300      	movs	r3, #0
 80012dc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012de:	2303      	movs	r3, #3
 80012e0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80012e2:	2307      	movs	r3, #7
 80012e4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012e6:	f107 0314 	add.w	r3, r7, #20
 80012ea:	4619      	mov	r1, r3
 80012ec:	4805      	ldr	r0, [pc, #20]	@ (8001304 <HAL_UART_MspInit+0x8c>)
 80012ee:	f000 fac9 	bl	8001884 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 80012f2:	bf00      	nop
 80012f4:	3728      	adds	r7, #40	@ 0x28
 80012f6:	46bd      	mov	sp, r7
 80012f8:	bd80      	pop	{r7, pc}
 80012fa:	bf00      	nop
 80012fc:	40004400 	.word	0x40004400
 8001300:	40023800 	.word	0x40023800
 8001304:	40020000 	.word	0x40020000

08001308 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001308:	b580      	push	{r7, lr}
 800130a:	b08c      	sub	sp, #48	@ 0x30
 800130c:	af00      	add	r7, sp, #0
 800130e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8001310:	2300      	movs	r3, #0
 8001312:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8001314:	2300      	movs	r3, #0
 8001316:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8001318:	2300      	movs	r3, #0
 800131a:	60bb      	str	r3, [r7, #8]
 800131c:	4b2e      	ldr	r3, [pc, #184]	@ (80013d8 <HAL_InitTick+0xd0>)
 800131e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001320:	4a2d      	ldr	r2, [pc, #180]	@ (80013d8 <HAL_InitTick+0xd0>)
 8001322:	f043 0301 	orr.w	r3, r3, #1
 8001326:	6453      	str	r3, [r2, #68]	@ 0x44
 8001328:	4b2b      	ldr	r3, [pc, #172]	@ (80013d8 <HAL_InitTick+0xd0>)
 800132a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800132c:	f003 0301 	and.w	r3, r3, #1
 8001330:	60bb      	str	r3, [r7, #8]
 8001332:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001334:	f107 020c 	add.w	r2, r7, #12
 8001338:	f107 0310 	add.w	r3, r7, #16
 800133c:	4611      	mov	r1, r2
 800133e:	4618      	mov	r0, r3
 8001340:	f000 fd4e 	bl	8001de0 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8001344:	f000 fd38 	bl	8001db8 <HAL_RCC_GetPCLK2Freq>
 8001348:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800134a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800134c:	4a23      	ldr	r2, [pc, #140]	@ (80013dc <HAL_InitTick+0xd4>)
 800134e:	fba2 2303 	umull	r2, r3, r2, r3
 8001352:	0c9b      	lsrs	r3, r3, #18
 8001354:	3b01      	subs	r3, #1
 8001356:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8001358:	4b21      	ldr	r3, [pc, #132]	@ (80013e0 <HAL_InitTick+0xd8>)
 800135a:	4a22      	ldr	r2, [pc, #136]	@ (80013e4 <HAL_InitTick+0xdc>)
 800135c:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 800135e:	4b20      	ldr	r3, [pc, #128]	@ (80013e0 <HAL_InitTick+0xd8>)
 8001360:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001364:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8001366:	4a1e      	ldr	r2, [pc, #120]	@ (80013e0 <HAL_InitTick+0xd8>)
 8001368:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800136a:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 800136c:	4b1c      	ldr	r3, [pc, #112]	@ (80013e0 <HAL_InitTick+0xd8>)
 800136e:	2200      	movs	r2, #0
 8001370:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001372:	4b1b      	ldr	r3, [pc, #108]	@ (80013e0 <HAL_InitTick+0xd8>)
 8001374:	2200      	movs	r2, #0
 8001376:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001378:	4b19      	ldr	r3, [pc, #100]	@ (80013e0 <HAL_InitTick+0xd8>)
 800137a:	2200      	movs	r2, #0
 800137c:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 800137e:	4818      	ldr	r0, [pc, #96]	@ (80013e0 <HAL_InitTick+0xd8>)
 8001380:	f001 f9a8 	bl	80026d4 <HAL_TIM_Base_Init>
 8001384:	4603      	mov	r3, r0
 8001386:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 800138a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800138e:	2b00      	cmp	r3, #0
 8001390:	d11b      	bne.n	80013ca <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8001392:	4813      	ldr	r0, [pc, #76]	@ (80013e0 <HAL_InitTick+0xd8>)
 8001394:	f001 f9f8 	bl	8002788 <HAL_TIM_Base_Start_IT>
 8001398:	4603      	mov	r3, r0
 800139a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 800139e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d111      	bne.n	80013ca <HAL_InitTick+0xc2>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80013a6:	2019      	movs	r0, #25
 80013a8:	f000 fa5e 	bl	8001868 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	2b0f      	cmp	r3, #15
 80013b0:	d808      	bhi.n	80013c4 <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 80013b2:	2200      	movs	r2, #0
 80013b4:	6879      	ldr	r1, [r7, #4]
 80013b6:	2019      	movs	r0, #25
 80013b8:	f000 fa3a 	bl	8001830 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80013bc:	4a0a      	ldr	r2, [pc, #40]	@ (80013e8 <HAL_InitTick+0xe0>)
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	6013      	str	r3, [r2, #0]
 80013c2:	e002      	b.n	80013ca <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 80013c4:	2301      	movs	r3, #1
 80013c6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 80013ca:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80013ce:	4618      	mov	r0, r3
 80013d0:	3730      	adds	r7, #48	@ 0x30
 80013d2:	46bd      	mov	sp, r7
 80013d4:	bd80      	pop	{r7, pc}
 80013d6:	bf00      	nop
 80013d8:	40023800 	.word	0x40023800
 80013dc:	431bde83 	.word	0x431bde83
 80013e0:	200002b0 	.word	0x200002b0
 80013e4:	40010000 	.word	0x40010000
 80013e8:	20000004 	.word	0x20000004

080013ec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80013ec:	b480      	push	{r7}
 80013ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80013f0:	bf00      	nop
 80013f2:	e7fd      	b.n	80013f0 <NMI_Handler+0x4>

080013f4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80013f4:	b480      	push	{r7}
 80013f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80013f8:	bf00      	nop
 80013fa:	e7fd      	b.n	80013f8 <HardFault_Handler+0x4>

080013fc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80013fc:	b480      	push	{r7}
 80013fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001400:	bf00      	nop
 8001402:	e7fd      	b.n	8001400 <MemManage_Handler+0x4>

08001404 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001404:	b480      	push	{r7}
 8001406:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001408:	bf00      	nop
 800140a:	e7fd      	b.n	8001408 <BusFault_Handler+0x4>

0800140c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800140c:	b480      	push	{r7}
 800140e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001410:	bf00      	nop
 8001412:	e7fd      	b.n	8001410 <UsageFault_Handler+0x4>

08001414 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001414:	b480      	push	{r7}
 8001416:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001418:	bf00      	nop
 800141a:	46bd      	mov	sp, r7
 800141c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001420:	4770      	bx	lr
	...

08001424 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8001424:	b580      	push	{r7, lr}
 8001426:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001428:	4802      	ldr	r0, [pc, #8]	@ (8001434 <TIM1_UP_TIM10_IRQHandler+0x10>)
 800142a:	f001 fa1d 	bl	8002868 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 800142e:	bf00      	nop
 8001430:	bd80      	pop	{r7, pc}
 8001432:	bf00      	nop
 8001434:	200002b0 	.word	0x200002b0

08001438 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001438:	b480      	push	{r7}
 800143a:	af00      	add	r7, sp, #0
  return 1;
 800143c:	2301      	movs	r3, #1
}
 800143e:	4618      	mov	r0, r3
 8001440:	46bd      	mov	sp, r7
 8001442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001446:	4770      	bx	lr

08001448 <_kill>:

int _kill(int pid, int sig)
{
 8001448:	b580      	push	{r7, lr}
 800144a:	b082      	sub	sp, #8
 800144c:	af00      	add	r7, sp, #0
 800144e:	6078      	str	r0, [r7, #4]
 8001450:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001452:	f005 fb07 	bl	8006a64 <__errno>
 8001456:	4603      	mov	r3, r0
 8001458:	2216      	movs	r2, #22
 800145a:	601a      	str	r2, [r3, #0]
  return -1;
 800145c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001460:	4618      	mov	r0, r3
 8001462:	3708      	adds	r7, #8
 8001464:	46bd      	mov	sp, r7
 8001466:	bd80      	pop	{r7, pc}

08001468 <_exit>:

void _exit (int status)
{
 8001468:	b580      	push	{r7, lr}
 800146a:	b082      	sub	sp, #8
 800146c:	af00      	add	r7, sp, #0
 800146e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001470:	f04f 31ff 	mov.w	r1, #4294967295
 8001474:	6878      	ldr	r0, [r7, #4]
 8001476:	f7ff ffe7 	bl	8001448 <_kill>
  while (1) {}    /* Make sure we hang here */
 800147a:	bf00      	nop
 800147c:	e7fd      	b.n	800147a <_exit+0x12>

0800147e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800147e:	b580      	push	{r7, lr}
 8001480:	b086      	sub	sp, #24
 8001482:	af00      	add	r7, sp, #0
 8001484:	60f8      	str	r0, [r7, #12]
 8001486:	60b9      	str	r1, [r7, #8]
 8001488:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800148a:	2300      	movs	r3, #0
 800148c:	617b      	str	r3, [r7, #20]
 800148e:	e00a      	b.n	80014a6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001490:	f3af 8000 	nop.w
 8001494:	4601      	mov	r1, r0
 8001496:	68bb      	ldr	r3, [r7, #8]
 8001498:	1c5a      	adds	r2, r3, #1
 800149a:	60ba      	str	r2, [r7, #8]
 800149c:	b2ca      	uxtb	r2, r1
 800149e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80014a0:	697b      	ldr	r3, [r7, #20]
 80014a2:	3301      	adds	r3, #1
 80014a4:	617b      	str	r3, [r7, #20]
 80014a6:	697a      	ldr	r2, [r7, #20]
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	429a      	cmp	r2, r3
 80014ac:	dbf0      	blt.n	8001490 <_read+0x12>
  }

  return len;
 80014ae:	687b      	ldr	r3, [r7, #4]
}
 80014b0:	4618      	mov	r0, r3
 80014b2:	3718      	adds	r7, #24
 80014b4:	46bd      	mov	sp, r7
 80014b6:	bd80      	pop	{r7, pc}

080014b8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80014b8:	b580      	push	{r7, lr}
 80014ba:	b086      	sub	sp, #24
 80014bc:	af00      	add	r7, sp, #0
 80014be:	60f8      	str	r0, [r7, #12]
 80014c0:	60b9      	str	r1, [r7, #8]
 80014c2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80014c4:	2300      	movs	r3, #0
 80014c6:	617b      	str	r3, [r7, #20]
 80014c8:	e009      	b.n	80014de <_write+0x26>
  {
    __io_putchar(*ptr++);
 80014ca:	68bb      	ldr	r3, [r7, #8]
 80014cc:	1c5a      	adds	r2, r3, #1
 80014ce:	60ba      	str	r2, [r7, #8]
 80014d0:	781b      	ldrb	r3, [r3, #0]
 80014d2:	4618      	mov	r0, r3
 80014d4:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80014d8:	697b      	ldr	r3, [r7, #20]
 80014da:	3301      	adds	r3, #1
 80014dc:	617b      	str	r3, [r7, #20]
 80014de:	697a      	ldr	r2, [r7, #20]
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	429a      	cmp	r2, r3
 80014e4:	dbf1      	blt.n	80014ca <_write+0x12>
  }
  return len;
 80014e6:	687b      	ldr	r3, [r7, #4]
}
 80014e8:	4618      	mov	r0, r3
 80014ea:	3718      	adds	r7, #24
 80014ec:	46bd      	mov	sp, r7
 80014ee:	bd80      	pop	{r7, pc}

080014f0 <_close>:

int _close(int file)
{
 80014f0:	b480      	push	{r7}
 80014f2:	b083      	sub	sp, #12
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80014f8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80014fc:	4618      	mov	r0, r3
 80014fe:	370c      	adds	r7, #12
 8001500:	46bd      	mov	sp, r7
 8001502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001506:	4770      	bx	lr

08001508 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001508:	b480      	push	{r7}
 800150a:	b083      	sub	sp, #12
 800150c:	af00      	add	r7, sp, #0
 800150e:	6078      	str	r0, [r7, #4]
 8001510:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001512:	683b      	ldr	r3, [r7, #0]
 8001514:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001518:	605a      	str	r2, [r3, #4]
  return 0;
 800151a:	2300      	movs	r3, #0
}
 800151c:	4618      	mov	r0, r3
 800151e:	370c      	adds	r7, #12
 8001520:	46bd      	mov	sp, r7
 8001522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001526:	4770      	bx	lr

08001528 <_isatty>:

int _isatty(int file)
{
 8001528:	b480      	push	{r7}
 800152a:	b083      	sub	sp, #12
 800152c:	af00      	add	r7, sp, #0
 800152e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001530:	2301      	movs	r3, #1
}
 8001532:	4618      	mov	r0, r3
 8001534:	370c      	adds	r7, #12
 8001536:	46bd      	mov	sp, r7
 8001538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800153c:	4770      	bx	lr

0800153e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800153e:	b480      	push	{r7}
 8001540:	b085      	sub	sp, #20
 8001542:	af00      	add	r7, sp, #0
 8001544:	60f8      	str	r0, [r7, #12]
 8001546:	60b9      	str	r1, [r7, #8]
 8001548:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800154a:	2300      	movs	r3, #0
}
 800154c:	4618      	mov	r0, r3
 800154e:	3714      	adds	r7, #20
 8001550:	46bd      	mov	sp, r7
 8001552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001556:	4770      	bx	lr

08001558 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001558:	b580      	push	{r7, lr}
 800155a:	b086      	sub	sp, #24
 800155c:	af00      	add	r7, sp, #0
 800155e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001560:	4a14      	ldr	r2, [pc, #80]	@ (80015b4 <_sbrk+0x5c>)
 8001562:	4b15      	ldr	r3, [pc, #84]	@ (80015b8 <_sbrk+0x60>)
 8001564:	1ad3      	subs	r3, r2, r3
 8001566:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001568:	697b      	ldr	r3, [r7, #20]
 800156a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800156c:	4b13      	ldr	r3, [pc, #76]	@ (80015bc <_sbrk+0x64>)
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	2b00      	cmp	r3, #0
 8001572:	d102      	bne.n	800157a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001574:	4b11      	ldr	r3, [pc, #68]	@ (80015bc <_sbrk+0x64>)
 8001576:	4a12      	ldr	r2, [pc, #72]	@ (80015c0 <_sbrk+0x68>)
 8001578:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800157a:	4b10      	ldr	r3, [pc, #64]	@ (80015bc <_sbrk+0x64>)
 800157c:	681a      	ldr	r2, [r3, #0]
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	4413      	add	r3, r2
 8001582:	693a      	ldr	r2, [r7, #16]
 8001584:	429a      	cmp	r2, r3
 8001586:	d207      	bcs.n	8001598 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001588:	f005 fa6c 	bl	8006a64 <__errno>
 800158c:	4603      	mov	r3, r0
 800158e:	220c      	movs	r2, #12
 8001590:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001592:	f04f 33ff 	mov.w	r3, #4294967295
 8001596:	e009      	b.n	80015ac <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001598:	4b08      	ldr	r3, [pc, #32]	@ (80015bc <_sbrk+0x64>)
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800159e:	4b07      	ldr	r3, [pc, #28]	@ (80015bc <_sbrk+0x64>)
 80015a0:	681a      	ldr	r2, [r3, #0]
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	4413      	add	r3, r2
 80015a6:	4a05      	ldr	r2, [pc, #20]	@ (80015bc <_sbrk+0x64>)
 80015a8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80015aa:	68fb      	ldr	r3, [r7, #12]
}
 80015ac:	4618      	mov	r0, r3
 80015ae:	3718      	adds	r7, #24
 80015b0:	46bd      	mov	sp, r7
 80015b2:	bd80      	pop	{r7, pc}
 80015b4:	20020000 	.word	0x20020000
 80015b8:	00000400 	.word	0x00000400
 80015bc:	200002f8 	.word	0x200002f8
 80015c0:	20004da0 	.word	0x20004da0

080015c4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80015c4:	b480      	push	{r7}
 80015c6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80015c8:	4b06      	ldr	r3, [pc, #24]	@ (80015e4 <SystemInit+0x20>)
 80015ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80015ce:	4a05      	ldr	r2, [pc, #20]	@ (80015e4 <SystemInit+0x20>)
 80015d0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80015d4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80015d8:	bf00      	nop
 80015da:	46bd      	mov	sp, r7
 80015dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e0:	4770      	bx	lr
 80015e2:	bf00      	nop
 80015e4:	e000ed00 	.word	0xe000ed00

080015e8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80015e8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001620 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80015ec:	f7ff ffea 	bl	80015c4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80015f0:	480c      	ldr	r0, [pc, #48]	@ (8001624 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80015f2:	490d      	ldr	r1, [pc, #52]	@ (8001628 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80015f4:	4a0d      	ldr	r2, [pc, #52]	@ (800162c <LoopFillZerobss+0x1a>)
  movs r3, #0
 80015f6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80015f8:	e002      	b.n	8001600 <LoopCopyDataInit>

080015fa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80015fa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80015fc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80015fe:	3304      	adds	r3, #4

08001600 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001600:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001602:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001604:	d3f9      	bcc.n	80015fa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001606:	4a0a      	ldr	r2, [pc, #40]	@ (8001630 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001608:	4c0a      	ldr	r4, [pc, #40]	@ (8001634 <LoopFillZerobss+0x22>)
  movs r3, #0
 800160a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800160c:	e001      	b.n	8001612 <LoopFillZerobss>

0800160e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800160e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001610:	3204      	adds	r2, #4

08001612 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001612:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001614:	d3fb      	bcc.n	800160e <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001616:	f005 fa2b 	bl	8006a70 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800161a:	f7ff fc7b 	bl	8000f14 <main>
  bx  lr    
 800161e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001620:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001624:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001628:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 800162c:	08008fd4 	.word	0x08008fd4
  ldr r2, =_sbss
 8001630:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8001634:	20004d9c 	.word	0x20004d9c

08001638 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001638:	e7fe      	b.n	8001638 <ADC_IRQHandler>
	...

0800163c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800163c:	b580      	push	{r7, lr}
 800163e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001640:	4b0e      	ldr	r3, [pc, #56]	@ (800167c <HAL_Init+0x40>)
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	4a0d      	ldr	r2, [pc, #52]	@ (800167c <HAL_Init+0x40>)
 8001646:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800164a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800164c:	4b0b      	ldr	r3, [pc, #44]	@ (800167c <HAL_Init+0x40>)
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	4a0a      	ldr	r2, [pc, #40]	@ (800167c <HAL_Init+0x40>)
 8001652:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001656:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001658:	4b08      	ldr	r3, [pc, #32]	@ (800167c <HAL_Init+0x40>)
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	4a07      	ldr	r2, [pc, #28]	@ (800167c <HAL_Init+0x40>)
 800165e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001662:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001664:	2003      	movs	r0, #3
 8001666:	f000 f8d8 	bl	800181a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800166a:	200f      	movs	r0, #15
 800166c:	f7ff fe4c 	bl	8001308 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001670:	f7ff fdd6 	bl	8001220 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001674:	2300      	movs	r3, #0
}
 8001676:	4618      	mov	r0, r3
 8001678:	bd80      	pop	{r7, pc}
 800167a:	bf00      	nop
 800167c:	40023c00 	.word	0x40023c00

08001680 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001680:	b480      	push	{r7}
 8001682:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001684:	4b06      	ldr	r3, [pc, #24]	@ (80016a0 <HAL_IncTick+0x20>)
 8001686:	781b      	ldrb	r3, [r3, #0]
 8001688:	461a      	mov	r2, r3
 800168a:	4b06      	ldr	r3, [pc, #24]	@ (80016a4 <HAL_IncTick+0x24>)
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	4413      	add	r3, r2
 8001690:	4a04      	ldr	r2, [pc, #16]	@ (80016a4 <HAL_IncTick+0x24>)
 8001692:	6013      	str	r3, [r2, #0]
}
 8001694:	bf00      	nop
 8001696:	46bd      	mov	sp, r7
 8001698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800169c:	4770      	bx	lr
 800169e:	bf00      	nop
 80016a0:	20000008 	.word	0x20000008
 80016a4:	200002fc 	.word	0x200002fc

080016a8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80016a8:	b480      	push	{r7}
 80016aa:	af00      	add	r7, sp, #0
  return uwTick;
 80016ac:	4b03      	ldr	r3, [pc, #12]	@ (80016bc <HAL_GetTick+0x14>)
 80016ae:	681b      	ldr	r3, [r3, #0]
}
 80016b0:	4618      	mov	r0, r3
 80016b2:	46bd      	mov	sp, r7
 80016b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b8:	4770      	bx	lr
 80016ba:	bf00      	nop
 80016bc:	200002fc 	.word	0x200002fc

080016c0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80016c0:	b480      	push	{r7}
 80016c2:	b085      	sub	sp, #20
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	f003 0307 	and.w	r3, r3, #7
 80016ce:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80016d0:	4b0c      	ldr	r3, [pc, #48]	@ (8001704 <__NVIC_SetPriorityGrouping+0x44>)
 80016d2:	68db      	ldr	r3, [r3, #12]
 80016d4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80016d6:	68ba      	ldr	r2, [r7, #8]
 80016d8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80016dc:	4013      	ands	r3, r2
 80016de:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80016e0:	68fb      	ldr	r3, [r7, #12]
 80016e2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80016e4:	68bb      	ldr	r3, [r7, #8]
 80016e6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80016e8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80016ec:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80016f0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80016f2:	4a04      	ldr	r2, [pc, #16]	@ (8001704 <__NVIC_SetPriorityGrouping+0x44>)
 80016f4:	68bb      	ldr	r3, [r7, #8]
 80016f6:	60d3      	str	r3, [r2, #12]
}
 80016f8:	bf00      	nop
 80016fa:	3714      	adds	r7, #20
 80016fc:	46bd      	mov	sp, r7
 80016fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001702:	4770      	bx	lr
 8001704:	e000ed00 	.word	0xe000ed00

08001708 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001708:	b480      	push	{r7}
 800170a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800170c:	4b04      	ldr	r3, [pc, #16]	@ (8001720 <__NVIC_GetPriorityGrouping+0x18>)
 800170e:	68db      	ldr	r3, [r3, #12]
 8001710:	0a1b      	lsrs	r3, r3, #8
 8001712:	f003 0307 	and.w	r3, r3, #7
}
 8001716:	4618      	mov	r0, r3
 8001718:	46bd      	mov	sp, r7
 800171a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800171e:	4770      	bx	lr
 8001720:	e000ed00 	.word	0xe000ed00

08001724 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001724:	b480      	push	{r7}
 8001726:	b083      	sub	sp, #12
 8001728:	af00      	add	r7, sp, #0
 800172a:	4603      	mov	r3, r0
 800172c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800172e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001732:	2b00      	cmp	r3, #0
 8001734:	db0b      	blt.n	800174e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001736:	79fb      	ldrb	r3, [r7, #7]
 8001738:	f003 021f 	and.w	r2, r3, #31
 800173c:	4907      	ldr	r1, [pc, #28]	@ (800175c <__NVIC_EnableIRQ+0x38>)
 800173e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001742:	095b      	lsrs	r3, r3, #5
 8001744:	2001      	movs	r0, #1
 8001746:	fa00 f202 	lsl.w	r2, r0, r2
 800174a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800174e:	bf00      	nop
 8001750:	370c      	adds	r7, #12
 8001752:	46bd      	mov	sp, r7
 8001754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001758:	4770      	bx	lr
 800175a:	bf00      	nop
 800175c:	e000e100 	.word	0xe000e100

08001760 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001760:	b480      	push	{r7}
 8001762:	b083      	sub	sp, #12
 8001764:	af00      	add	r7, sp, #0
 8001766:	4603      	mov	r3, r0
 8001768:	6039      	str	r1, [r7, #0]
 800176a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800176c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001770:	2b00      	cmp	r3, #0
 8001772:	db0a      	blt.n	800178a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001774:	683b      	ldr	r3, [r7, #0]
 8001776:	b2da      	uxtb	r2, r3
 8001778:	490c      	ldr	r1, [pc, #48]	@ (80017ac <__NVIC_SetPriority+0x4c>)
 800177a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800177e:	0112      	lsls	r2, r2, #4
 8001780:	b2d2      	uxtb	r2, r2
 8001782:	440b      	add	r3, r1
 8001784:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001788:	e00a      	b.n	80017a0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800178a:	683b      	ldr	r3, [r7, #0]
 800178c:	b2da      	uxtb	r2, r3
 800178e:	4908      	ldr	r1, [pc, #32]	@ (80017b0 <__NVIC_SetPriority+0x50>)
 8001790:	79fb      	ldrb	r3, [r7, #7]
 8001792:	f003 030f 	and.w	r3, r3, #15
 8001796:	3b04      	subs	r3, #4
 8001798:	0112      	lsls	r2, r2, #4
 800179a:	b2d2      	uxtb	r2, r2
 800179c:	440b      	add	r3, r1
 800179e:	761a      	strb	r2, [r3, #24]
}
 80017a0:	bf00      	nop
 80017a2:	370c      	adds	r7, #12
 80017a4:	46bd      	mov	sp, r7
 80017a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017aa:	4770      	bx	lr
 80017ac:	e000e100 	.word	0xe000e100
 80017b0:	e000ed00 	.word	0xe000ed00

080017b4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80017b4:	b480      	push	{r7}
 80017b6:	b089      	sub	sp, #36	@ 0x24
 80017b8:	af00      	add	r7, sp, #0
 80017ba:	60f8      	str	r0, [r7, #12]
 80017bc:	60b9      	str	r1, [r7, #8]
 80017be:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80017c0:	68fb      	ldr	r3, [r7, #12]
 80017c2:	f003 0307 	and.w	r3, r3, #7
 80017c6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80017c8:	69fb      	ldr	r3, [r7, #28]
 80017ca:	f1c3 0307 	rsb	r3, r3, #7
 80017ce:	2b04      	cmp	r3, #4
 80017d0:	bf28      	it	cs
 80017d2:	2304      	movcs	r3, #4
 80017d4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80017d6:	69fb      	ldr	r3, [r7, #28]
 80017d8:	3304      	adds	r3, #4
 80017da:	2b06      	cmp	r3, #6
 80017dc:	d902      	bls.n	80017e4 <NVIC_EncodePriority+0x30>
 80017de:	69fb      	ldr	r3, [r7, #28]
 80017e0:	3b03      	subs	r3, #3
 80017e2:	e000      	b.n	80017e6 <NVIC_EncodePriority+0x32>
 80017e4:	2300      	movs	r3, #0
 80017e6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017e8:	f04f 32ff 	mov.w	r2, #4294967295
 80017ec:	69bb      	ldr	r3, [r7, #24]
 80017ee:	fa02 f303 	lsl.w	r3, r2, r3
 80017f2:	43da      	mvns	r2, r3
 80017f4:	68bb      	ldr	r3, [r7, #8]
 80017f6:	401a      	ands	r2, r3
 80017f8:	697b      	ldr	r3, [r7, #20]
 80017fa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80017fc:	f04f 31ff 	mov.w	r1, #4294967295
 8001800:	697b      	ldr	r3, [r7, #20]
 8001802:	fa01 f303 	lsl.w	r3, r1, r3
 8001806:	43d9      	mvns	r1, r3
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800180c:	4313      	orrs	r3, r2
         );
}
 800180e:	4618      	mov	r0, r3
 8001810:	3724      	adds	r7, #36	@ 0x24
 8001812:	46bd      	mov	sp, r7
 8001814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001818:	4770      	bx	lr

0800181a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800181a:	b580      	push	{r7, lr}
 800181c:	b082      	sub	sp, #8
 800181e:	af00      	add	r7, sp, #0
 8001820:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001822:	6878      	ldr	r0, [r7, #4]
 8001824:	f7ff ff4c 	bl	80016c0 <__NVIC_SetPriorityGrouping>
}
 8001828:	bf00      	nop
 800182a:	3708      	adds	r7, #8
 800182c:	46bd      	mov	sp, r7
 800182e:	bd80      	pop	{r7, pc}

08001830 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001830:	b580      	push	{r7, lr}
 8001832:	b086      	sub	sp, #24
 8001834:	af00      	add	r7, sp, #0
 8001836:	4603      	mov	r3, r0
 8001838:	60b9      	str	r1, [r7, #8]
 800183a:	607a      	str	r2, [r7, #4]
 800183c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800183e:	2300      	movs	r3, #0
 8001840:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001842:	f7ff ff61 	bl	8001708 <__NVIC_GetPriorityGrouping>
 8001846:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001848:	687a      	ldr	r2, [r7, #4]
 800184a:	68b9      	ldr	r1, [r7, #8]
 800184c:	6978      	ldr	r0, [r7, #20]
 800184e:	f7ff ffb1 	bl	80017b4 <NVIC_EncodePriority>
 8001852:	4602      	mov	r2, r0
 8001854:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001858:	4611      	mov	r1, r2
 800185a:	4618      	mov	r0, r3
 800185c:	f7ff ff80 	bl	8001760 <__NVIC_SetPriority>
}
 8001860:	bf00      	nop
 8001862:	3718      	adds	r7, #24
 8001864:	46bd      	mov	sp, r7
 8001866:	bd80      	pop	{r7, pc}

08001868 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001868:	b580      	push	{r7, lr}
 800186a:	b082      	sub	sp, #8
 800186c:	af00      	add	r7, sp, #0
 800186e:	4603      	mov	r3, r0
 8001870:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001872:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001876:	4618      	mov	r0, r3
 8001878:	f7ff ff54 	bl	8001724 <__NVIC_EnableIRQ>
}
 800187c:	bf00      	nop
 800187e:	3708      	adds	r7, #8
 8001880:	46bd      	mov	sp, r7
 8001882:	bd80      	pop	{r7, pc}

08001884 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001884:	b480      	push	{r7}
 8001886:	b089      	sub	sp, #36	@ 0x24
 8001888:	af00      	add	r7, sp, #0
 800188a:	6078      	str	r0, [r7, #4]
 800188c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800188e:	2300      	movs	r3, #0
 8001890:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001892:	2300      	movs	r3, #0
 8001894:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001896:	2300      	movs	r3, #0
 8001898:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800189a:	2300      	movs	r3, #0
 800189c:	61fb      	str	r3, [r7, #28]
 800189e:	e165      	b.n	8001b6c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80018a0:	2201      	movs	r2, #1
 80018a2:	69fb      	ldr	r3, [r7, #28]
 80018a4:	fa02 f303 	lsl.w	r3, r2, r3
 80018a8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80018aa:	683b      	ldr	r3, [r7, #0]
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	697a      	ldr	r2, [r7, #20]
 80018b0:	4013      	ands	r3, r2
 80018b2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80018b4:	693a      	ldr	r2, [r7, #16]
 80018b6:	697b      	ldr	r3, [r7, #20]
 80018b8:	429a      	cmp	r2, r3
 80018ba:	f040 8154 	bne.w	8001b66 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80018be:	683b      	ldr	r3, [r7, #0]
 80018c0:	685b      	ldr	r3, [r3, #4]
 80018c2:	f003 0303 	and.w	r3, r3, #3
 80018c6:	2b01      	cmp	r3, #1
 80018c8:	d005      	beq.n	80018d6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80018ca:	683b      	ldr	r3, [r7, #0]
 80018cc:	685b      	ldr	r3, [r3, #4]
 80018ce:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80018d2:	2b02      	cmp	r3, #2
 80018d4:	d130      	bne.n	8001938 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	689b      	ldr	r3, [r3, #8]
 80018da:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80018dc:	69fb      	ldr	r3, [r7, #28]
 80018de:	005b      	lsls	r3, r3, #1
 80018e0:	2203      	movs	r2, #3
 80018e2:	fa02 f303 	lsl.w	r3, r2, r3
 80018e6:	43db      	mvns	r3, r3
 80018e8:	69ba      	ldr	r2, [r7, #24]
 80018ea:	4013      	ands	r3, r2
 80018ec:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80018ee:	683b      	ldr	r3, [r7, #0]
 80018f0:	68da      	ldr	r2, [r3, #12]
 80018f2:	69fb      	ldr	r3, [r7, #28]
 80018f4:	005b      	lsls	r3, r3, #1
 80018f6:	fa02 f303 	lsl.w	r3, r2, r3
 80018fa:	69ba      	ldr	r2, [r7, #24]
 80018fc:	4313      	orrs	r3, r2
 80018fe:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	69ba      	ldr	r2, [r7, #24]
 8001904:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	685b      	ldr	r3, [r3, #4]
 800190a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800190c:	2201      	movs	r2, #1
 800190e:	69fb      	ldr	r3, [r7, #28]
 8001910:	fa02 f303 	lsl.w	r3, r2, r3
 8001914:	43db      	mvns	r3, r3
 8001916:	69ba      	ldr	r2, [r7, #24]
 8001918:	4013      	ands	r3, r2
 800191a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800191c:	683b      	ldr	r3, [r7, #0]
 800191e:	685b      	ldr	r3, [r3, #4]
 8001920:	091b      	lsrs	r3, r3, #4
 8001922:	f003 0201 	and.w	r2, r3, #1
 8001926:	69fb      	ldr	r3, [r7, #28]
 8001928:	fa02 f303 	lsl.w	r3, r2, r3
 800192c:	69ba      	ldr	r2, [r7, #24]
 800192e:	4313      	orrs	r3, r2
 8001930:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	69ba      	ldr	r2, [r7, #24]
 8001936:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001938:	683b      	ldr	r3, [r7, #0]
 800193a:	685b      	ldr	r3, [r3, #4]
 800193c:	f003 0303 	and.w	r3, r3, #3
 8001940:	2b03      	cmp	r3, #3
 8001942:	d017      	beq.n	8001974 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	68db      	ldr	r3, [r3, #12]
 8001948:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800194a:	69fb      	ldr	r3, [r7, #28]
 800194c:	005b      	lsls	r3, r3, #1
 800194e:	2203      	movs	r2, #3
 8001950:	fa02 f303 	lsl.w	r3, r2, r3
 8001954:	43db      	mvns	r3, r3
 8001956:	69ba      	ldr	r2, [r7, #24]
 8001958:	4013      	ands	r3, r2
 800195a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800195c:	683b      	ldr	r3, [r7, #0]
 800195e:	689a      	ldr	r2, [r3, #8]
 8001960:	69fb      	ldr	r3, [r7, #28]
 8001962:	005b      	lsls	r3, r3, #1
 8001964:	fa02 f303 	lsl.w	r3, r2, r3
 8001968:	69ba      	ldr	r2, [r7, #24]
 800196a:	4313      	orrs	r3, r2
 800196c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	69ba      	ldr	r2, [r7, #24]
 8001972:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001974:	683b      	ldr	r3, [r7, #0]
 8001976:	685b      	ldr	r3, [r3, #4]
 8001978:	f003 0303 	and.w	r3, r3, #3
 800197c:	2b02      	cmp	r3, #2
 800197e:	d123      	bne.n	80019c8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001980:	69fb      	ldr	r3, [r7, #28]
 8001982:	08da      	lsrs	r2, r3, #3
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	3208      	adds	r2, #8
 8001988:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800198c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800198e:	69fb      	ldr	r3, [r7, #28]
 8001990:	f003 0307 	and.w	r3, r3, #7
 8001994:	009b      	lsls	r3, r3, #2
 8001996:	220f      	movs	r2, #15
 8001998:	fa02 f303 	lsl.w	r3, r2, r3
 800199c:	43db      	mvns	r3, r3
 800199e:	69ba      	ldr	r2, [r7, #24]
 80019a0:	4013      	ands	r3, r2
 80019a2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80019a4:	683b      	ldr	r3, [r7, #0]
 80019a6:	691a      	ldr	r2, [r3, #16]
 80019a8:	69fb      	ldr	r3, [r7, #28]
 80019aa:	f003 0307 	and.w	r3, r3, #7
 80019ae:	009b      	lsls	r3, r3, #2
 80019b0:	fa02 f303 	lsl.w	r3, r2, r3
 80019b4:	69ba      	ldr	r2, [r7, #24]
 80019b6:	4313      	orrs	r3, r2
 80019b8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80019ba:	69fb      	ldr	r3, [r7, #28]
 80019bc:	08da      	lsrs	r2, r3, #3
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	3208      	adds	r2, #8
 80019c2:	69b9      	ldr	r1, [r7, #24]
 80019c4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80019ce:	69fb      	ldr	r3, [r7, #28]
 80019d0:	005b      	lsls	r3, r3, #1
 80019d2:	2203      	movs	r2, #3
 80019d4:	fa02 f303 	lsl.w	r3, r2, r3
 80019d8:	43db      	mvns	r3, r3
 80019da:	69ba      	ldr	r2, [r7, #24]
 80019dc:	4013      	ands	r3, r2
 80019de:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80019e0:	683b      	ldr	r3, [r7, #0]
 80019e2:	685b      	ldr	r3, [r3, #4]
 80019e4:	f003 0203 	and.w	r2, r3, #3
 80019e8:	69fb      	ldr	r3, [r7, #28]
 80019ea:	005b      	lsls	r3, r3, #1
 80019ec:	fa02 f303 	lsl.w	r3, r2, r3
 80019f0:	69ba      	ldr	r2, [r7, #24]
 80019f2:	4313      	orrs	r3, r2
 80019f4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	69ba      	ldr	r2, [r7, #24]
 80019fa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80019fc:	683b      	ldr	r3, [r7, #0]
 80019fe:	685b      	ldr	r3, [r3, #4]
 8001a00:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	f000 80ae 	beq.w	8001b66 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a0a:	2300      	movs	r3, #0
 8001a0c:	60fb      	str	r3, [r7, #12]
 8001a0e:	4b5d      	ldr	r3, [pc, #372]	@ (8001b84 <HAL_GPIO_Init+0x300>)
 8001a10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a12:	4a5c      	ldr	r2, [pc, #368]	@ (8001b84 <HAL_GPIO_Init+0x300>)
 8001a14:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001a18:	6453      	str	r3, [r2, #68]	@ 0x44
 8001a1a:	4b5a      	ldr	r3, [pc, #360]	@ (8001b84 <HAL_GPIO_Init+0x300>)
 8001a1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a1e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001a22:	60fb      	str	r3, [r7, #12]
 8001a24:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001a26:	4a58      	ldr	r2, [pc, #352]	@ (8001b88 <HAL_GPIO_Init+0x304>)
 8001a28:	69fb      	ldr	r3, [r7, #28]
 8001a2a:	089b      	lsrs	r3, r3, #2
 8001a2c:	3302      	adds	r3, #2
 8001a2e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a32:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001a34:	69fb      	ldr	r3, [r7, #28]
 8001a36:	f003 0303 	and.w	r3, r3, #3
 8001a3a:	009b      	lsls	r3, r3, #2
 8001a3c:	220f      	movs	r2, #15
 8001a3e:	fa02 f303 	lsl.w	r3, r2, r3
 8001a42:	43db      	mvns	r3, r3
 8001a44:	69ba      	ldr	r2, [r7, #24]
 8001a46:	4013      	ands	r3, r2
 8001a48:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	4a4f      	ldr	r2, [pc, #316]	@ (8001b8c <HAL_GPIO_Init+0x308>)
 8001a4e:	4293      	cmp	r3, r2
 8001a50:	d025      	beq.n	8001a9e <HAL_GPIO_Init+0x21a>
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	4a4e      	ldr	r2, [pc, #312]	@ (8001b90 <HAL_GPIO_Init+0x30c>)
 8001a56:	4293      	cmp	r3, r2
 8001a58:	d01f      	beq.n	8001a9a <HAL_GPIO_Init+0x216>
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	4a4d      	ldr	r2, [pc, #308]	@ (8001b94 <HAL_GPIO_Init+0x310>)
 8001a5e:	4293      	cmp	r3, r2
 8001a60:	d019      	beq.n	8001a96 <HAL_GPIO_Init+0x212>
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	4a4c      	ldr	r2, [pc, #304]	@ (8001b98 <HAL_GPIO_Init+0x314>)
 8001a66:	4293      	cmp	r3, r2
 8001a68:	d013      	beq.n	8001a92 <HAL_GPIO_Init+0x20e>
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	4a4b      	ldr	r2, [pc, #300]	@ (8001b9c <HAL_GPIO_Init+0x318>)
 8001a6e:	4293      	cmp	r3, r2
 8001a70:	d00d      	beq.n	8001a8e <HAL_GPIO_Init+0x20a>
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	4a4a      	ldr	r2, [pc, #296]	@ (8001ba0 <HAL_GPIO_Init+0x31c>)
 8001a76:	4293      	cmp	r3, r2
 8001a78:	d007      	beq.n	8001a8a <HAL_GPIO_Init+0x206>
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	4a49      	ldr	r2, [pc, #292]	@ (8001ba4 <HAL_GPIO_Init+0x320>)
 8001a7e:	4293      	cmp	r3, r2
 8001a80:	d101      	bne.n	8001a86 <HAL_GPIO_Init+0x202>
 8001a82:	2306      	movs	r3, #6
 8001a84:	e00c      	b.n	8001aa0 <HAL_GPIO_Init+0x21c>
 8001a86:	2307      	movs	r3, #7
 8001a88:	e00a      	b.n	8001aa0 <HAL_GPIO_Init+0x21c>
 8001a8a:	2305      	movs	r3, #5
 8001a8c:	e008      	b.n	8001aa0 <HAL_GPIO_Init+0x21c>
 8001a8e:	2304      	movs	r3, #4
 8001a90:	e006      	b.n	8001aa0 <HAL_GPIO_Init+0x21c>
 8001a92:	2303      	movs	r3, #3
 8001a94:	e004      	b.n	8001aa0 <HAL_GPIO_Init+0x21c>
 8001a96:	2302      	movs	r3, #2
 8001a98:	e002      	b.n	8001aa0 <HAL_GPIO_Init+0x21c>
 8001a9a:	2301      	movs	r3, #1
 8001a9c:	e000      	b.n	8001aa0 <HAL_GPIO_Init+0x21c>
 8001a9e:	2300      	movs	r3, #0
 8001aa0:	69fa      	ldr	r2, [r7, #28]
 8001aa2:	f002 0203 	and.w	r2, r2, #3
 8001aa6:	0092      	lsls	r2, r2, #2
 8001aa8:	4093      	lsls	r3, r2
 8001aaa:	69ba      	ldr	r2, [r7, #24]
 8001aac:	4313      	orrs	r3, r2
 8001aae:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001ab0:	4935      	ldr	r1, [pc, #212]	@ (8001b88 <HAL_GPIO_Init+0x304>)
 8001ab2:	69fb      	ldr	r3, [r7, #28]
 8001ab4:	089b      	lsrs	r3, r3, #2
 8001ab6:	3302      	adds	r3, #2
 8001ab8:	69ba      	ldr	r2, [r7, #24]
 8001aba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001abe:	4b3a      	ldr	r3, [pc, #232]	@ (8001ba8 <HAL_GPIO_Init+0x324>)
 8001ac0:	689b      	ldr	r3, [r3, #8]
 8001ac2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001ac4:	693b      	ldr	r3, [r7, #16]
 8001ac6:	43db      	mvns	r3, r3
 8001ac8:	69ba      	ldr	r2, [r7, #24]
 8001aca:	4013      	ands	r3, r2
 8001acc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001ace:	683b      	ldr	r3, [r7, #0]
 8001ad0:	685b      	ldr	r3, [r3, #4]
 8001ad2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d003      	beq.n	8001ae2 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8001ada:	69ba      	ldr	r2, [r7, #24]
 8001adc:	693b      	ldr	r3, [r7, #16]
 8001ade:	4313      	orrs	r3, r2
 8001ae0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001ae2:	4a31      	ldr	r2, [pc, #196]	@ (8001ba8 <HAL_GPIO_Init+0x324>)
 8001ae4:	69bb      	ldr	r3, [r7, #24]
 8001ae6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001ae8:	4b2f      	ldr	r3, [pc, #188]	@ (8001ba8 <HAL_GPIO_Init+0x324>)
 8001aea:	68db      	ldr	r3, [r3, #12]
 8001aec:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001aee:	693b      	ldr	r3, [r7, #16]
 8001af0:	43db      	mvns	r3, r3
 8001af2:	69ba      	ldr	r2, [r7, #24]
 8001af4:	4013      	ands	r3, r2
 8001af6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001af8:	683b      	ldr	r3, [r7, #0]
 8001afa:	685b      	ldr	r3, [r3, #4]
 8001afc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	d003      	beq.n	8001b0c <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8001b04:	69ba      	ldr	r2, [r7, #24]
 8001b06:	693b      	ldr	r3, [r7, #16]
 8001b08:	4313      	orrs	r3, r2
 8001b0a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001b0c:	4a26      	ldr	r2, [pc, #152]	@ (8001ba8 <HAL_GPIO_Init+0x324>)
 8001b0e:	69bb      	ldr	r3, [r7, #24]
 8001b10:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001b12:	4b25      	ldr	r3, [pc, #148]	@ (8001ba8 <HAL_GPIO_Init+0x324>)
 8001b14:	685b      	ldr	r3, [r3, #4]
 8001b16:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b18:	693b      	ldr	r3, [r7, #16]
 8001b1a:	43db      	mvns	r3, r3
 8001b1c:	69ba      	ldr	r2, [r7, #24]
 8001b1e:	4013      	ands	r3, r2
 8001b20:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001b22:	683b      	ldr	r3, [r7, #0]
 8001b24:	685b      	ldr	r3, [r3, #4]
 8001b26:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d003      	beq.n	8001b36 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8001b2e:	69ba      	ldr	r2, [r7, #24]
 8001b30:	693b      	ldr	r3, [r7, #16]
 8001b32:	4313      	orrs	r3, r2
 8001b34:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001b36:	4a1c      	ldr	r2, [pc, #112]	@ (8001ba8 <HAL_GPIO_Init+0x324>)
 8001b38:	69bb      	ldr	r3, [r7, #24]
 8001b3a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001b3c:	4b1a      	ldr	r3, [pc, #104]	@ (8001ba8 <HAL_GPIO_Init+0x324>)
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b42:	693b      	ldr	r3, [r7, #16]
 8001b44:	43db      	mvns	r3, r3
 8001b46:	69ba      	ldr	r2, [r7, #24]
 8001b48:	4013      	ands	r3, r2
 8001b4a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001b4c:	683b      	ldr	r3, [r7, #0]
 8001b4e:	685b      	ldr	r3, [r3, #4]
 8001b50:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d003      	beq.n	8001b60 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001b58:	69ba      	ldr	r2, [r7, #24]
 8001b5a:	693b      	ldr	r3, [r7, #16]
 8001b5c:	4313      	orrs	r3, r2
 8001b5e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001b60:	4a11      	ldr	r2, [pc, #68]	@ (8001ba8 <HAL_GPIO_Init+0x324>)
 8001b62:	69bb      	ldr	r3, [r7, #24]
 8001b64:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001b66:	69fb      	ldr	r3, [r7, #28]
 8001b68:	3301      	adds	r3, #1
 8001b6a:	61fb      	str	r3, [r7, #28]
 8001b6c:	69fb      	ldr	r3, [r7, #28]
 8001b6e:	2b0f      	cmp	r3, #15
 8001b70:	f67f ae96 	bls.w	80018a0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001b74:	bf00      	nop
 8001b76:	bf00      	nop
 8001b78:	3724      	adds	r7, #36	@ 0x24
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b80:	4770      	bx	lr
 8001b82:	bf00      	nop
 8001b84:	40023800 	.word	0x40023800
 8001b88:	40013800 	.word	0x40013800
 8001b8c:	40020000 	.word	0x40020000
 8001b90:	40020400 	.word	0x40020400
 8001b94:	40020800 	.word	0x40020800
 8001b98:	40020c00 	.word	0x40020c00
 8001b9c:	40021000 	.word	0x40021000
 8001ba0:	40021400 	.word	0x40021400
 8001ba4:	40021800 	.word	0x40021800
 8001ba8:	40013c00 	.word	0x40013c00

08001bac <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001bac:	b580      	push	{r7, lr}
 8001bae:	b084      	sub	sp, #16
 8001bb0:	af00      	add	r7, sp, #0
 8001bb2:	6078      	str	r0, [r7, #4]
 8001bb4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d101      	bne.n	8001bc0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001bbc:	2301      	movs	r3, #1
 8001bbe:	e0cc      	b.n	8001d5a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001bc0:	4b68      	ldr	r3, [pc, #416]	@ (8001d64 <HAL_RCC_ClockConfig+0x1b8>)
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	f003 030f 	and.w	r3, r3, #15
 8001bc8:	683a      	ldr	r2, [r7, #0]
 8001bca:	429a      	cmp	r2, r3
 8001bcc:	d90c      	bls.n	8001be8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001bce:	4b65      	ldr	r3, [pc, #404]	@ (8001d64 <HAL_RCC_ClockConfig+0x1b8>)
 8001bd0:	683a      	ldr	r2, [r7, #0]
 8001bd2:	b2d2      	uxtb	r2, r2
 8001bd4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001bd6:	4b63      	ldr	r3, [pc, #396]	@ (8001d64 <HAL_RCC_ClockConfig+0x1b8>)
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	f003 030f 	and.w	r3, r3, #15
 8001bde:	683a      	ldr	r2, [r7, #0]
 8001be0:	429a      	cmp	r2, r3
 8001be2:	d001      	beq.n	8001be8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001be4:	2301      	movs	r3, #1
 8001be6:	e0b8      	b.n	8001d5a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	f003 0302 	and.w	r3, r3, #2
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d020      	beq.n	8001c36 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	f003 0304 	and.w	r3, r3, #4
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d005      	beq.n	8001c0c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001c00:	4b59      	ldr	r3, [pc, #356]	@ (8001d68 <HAL_RCC_ClockConfig+0x1bc>)
 8001c02:	689b      	ldr	r3, [r3, #8]
 8001c04:	4a58      	ldr	r2, [pc, #352]	@ (8001d68 <HAL_RCC_ClockConfig+0x1bc>)
 8001c06:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001c0a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	f003 0308 	and.w	r3, r3, #8
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d005      	beq.n	8001c24 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001c18:	4b53      	ldr	r3, [pc, #332]	@ (8001d68 <HAL_RCC_ClockConfig+0x1bc>)
 8001c1a:	689b      	ldr	r3, [r3, #8]
 8001c1c:	4a52      	ldr	r2, [pc, #328]	@ (8001d68 <HAL_RCC_ClockConfig+0x1bc>)
 8001c1e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001c22:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001c24:	4b50      	ldr	r3, [pc, #320]	@ (8001d68 <HAL_RCC_ClockConfig+0x1bc>)
 8001c26:	689b      	ldr	r3, [r3, #8]
 8001c28:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	689b      	ldr	r3, [r3, #8]
 8001c30:	494d      	ldr	r1, [pc, #308]	@ (8001d68 <HAL_RCC_ClockConfig+0x1bc>)
 8001c32:	4313      	orrs	r3, r2
 8001c34:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	f003 0301 	and.w	r3, r3, #1
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d044      	beq.n	8001ccc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	685b      	ldr	r3, [r3, #4]
 8001c46:	2b01      	cmp	r3, #1
 8001c48:	d107      	bne.n	8001c5a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c4a:	4b47      	ldr	r3, [pc, #284]	@ (8001d68 <HAL_RCC_ClockConfig+0x1bc>)
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d119      	bne.n	8001c8a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001c56:	2301      	movs	r3, #1
 8001c58:	e07f      	b.n	8001d5a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	685b      	ldr	r3, [r3, #4]
 8001c5e:	2b02      	cmp	r3, #2
 8001c60:	d003      	beq.n	8001c6a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001c66:	2b03      	cmp	r3, #3
 8001c68:	d107      	bne.n	8001c7a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001c6a:	4b3f      	ldr	r3, [pc, #252]	@ (8001d68 <HAL_RCC_ClockConfig+0x1bc>)
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d109      	bne.n	8001c8a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001c76:	2301      	movs	r3, #1
 8001c78:	e06f      	b.n	8001d5a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c7a:	4b3b      	ldr	r3, [pc, #236]	@ (8001d68 <HAL_RCC_ClockConfig+0x1bc>)
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	f003 0302 	and.w	r3, r3, #2
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d101      	bne.n	8001c8a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001c86:	2301      	movs	r3, #1
 8001c88:	e067      	b.n	8001d5a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001c8a:	4b37      	ldr	r3, [pc, #220]	@ (8001d68 <HAL_RCC_ClockConfig+0x1bc>)
 8001c8c:	689b      	ldr	r3, [r3, #8]
 8001c8e:	f023 0203 	bic.w	r2, r3, #3
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	685b      	ldr	r3, [r3, #4]
 8001c96:	4934      	ldr	r1, [pc, #208]	@ (8001d68 <HAL_RCC_ClockConfig+0x1bc>)
 8001c98:	4313      	orrs	r3, r2
 8001c9a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001c9c:	f7ff fd04 	bl	80016a8 <HAL_GetTick>
 8001ca0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ca2:	e00a      	b.n	8001cba <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ca4:	f7ff fd00 	bl	80016a8 <HAL_GetTick>
 8001ca8:	4602      	mov	r2, r0
 8001caa:	68fb      	ldr	r3, [r7, #12]
 8001cac:	1ad3      	subs	r3, r2, r3
 8001cae:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001cb2:	4293      	cmp	r3, r2
 8001cb4:	d901      	bls.n	8001cba <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001cb6:	2303      	movs	r3, #3
 8001cb8:	e04f      	b.n	8001d5a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001cba:	4b2b      	ldr	r3, [pc, #172]	@ (8001d68 <HAL_RCC_ClockConfig+0x1bc>)
 8001cbc:	689b      	ldr	r3, [r3, #8]
 8001cbe:	f003 020c 	and.w	r2, r3, #12
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	685b      	ldr	r3, [r3, #4]
 8001cc6:	009b      	lsls	r3, r3, #2
 8001cc8:	429a      	cmp	r2, r3
 8001cca:	d1eb      	bne.n	8001ca4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001ccc:	4b25      	ldr	r3, [pc, #148]	@ (8001d64 <HAL_RCC_ClockConfig+0x1b8>)
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	f003 030f 	and.w	r3, r3, #15
 8001cd4:	683a      	ldr	r2, [r7, #0]
 8001cd6:	429a      	cmp	r2, r3
 8001cd8:	d20c      	bcs.n	8001cf4 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001cda:	4b22      	ldr	r3, [pc, #136]	@ (8001d64 <HAL_RCC_ClockConfig+0x1b8>)
 8001cdc:	683a      	ldr	r2, [r7, #0]
 8001cde:	b2d2      	uxtb	r2, r2
 8001ce0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ce2:	4b20      	ldr	r3, [pc, #128]	@ (8001d64 <HAL_RCC_ClockConfig+0x1b8>)
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	f003 030f 	and.w	r3, r3, #15
 8001cea:	683a      	ldr	r2, [r7, #0]
 8001cec:	429a      	cmp	r2, r3
 8001cee:	d001      	beq.n	8001cf4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001cf0:	2301      	movs	r3, #1
 8001cf2:	e032      	b.n	8001d5a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	f003 0304 	and.w	r3, r3, #4
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d008      	beq.n	8001d12 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001d00:	4b19      	ldr	r3, [pc, #100]	@ (8001d68 <HAL_RCC_ClockConfig+0x1bc>)
 8001d02:	689b      	ldr	r3, [r3, #8]
 8001d04:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	68db      	ldr	r3, [r3, #12]
 8001d0c:	4916      	ldr	r1, [pc, #88]	@ (8001d68 <HAL_RCC_ClockConfig+0x1bc>)
 8001d0e:	4313      	orrs	r3, r2
 8001d10:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	f003 0308 	and.w	r3, r3, #8
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d009      	beq.n	8001d32 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001d1e:	4b12      	ldr	r3, [pc, #72]	@ (8001d68 <HAL_RCC_ClockConfig+0x1bc>)
 8001d20:	689b      	ldr	r3, [r3, #8]
 8001d22:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	691b      	ldr	r3, [r3, #16]
 8001d2a:	00db      	lsls	r3, r3, #3
 8001d2c:	490e      	ldr	r1, [pc, #56]	@ (8001d68 <HAL_RCC_ClockConfig+0x1bc>)
 8001d2e:	4313      	orrs	r3, r2
 8001d30:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001d32:	f000 f887 	bl	8001e44 <HAL_RCC_GetSysClockFreq>
 8001d36:	4602      	mov	r2, r0
 8001d38:	4b0b      	ldr	r3, [pc, #44]	@ (8001d68 <HAL_RCC_ClockConfig+0x1bc>)
 8001d3a:	689b      	ldr	r3, [r3, #8]
 8001d3c:	091b      	lsrs	r3, r3, #4
 8001d3e:	f003 030f 	and.w	r3, r3, #15
 8001d42:	490a      	ldr	r1, [pc, #40]	@ (8001d6c <HAL_RCC_ClockConfig+0x1c0>)
 8001d44:	5ccb      	ldrb	r3, [r1, r3]
 8001d46:	fa22 f303 	lsr.w	r3, r2, r3
 8001d4a:	4a09      	ldr	r2, [pc, #36]	@ (8001d70 <HAL_RCC_ClockConfig+0x1c4>)
 8001d4c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8001d4e:	4b09      	ldr	r3, [pc, #36]	@ (8001d74 <HAL_RCC_ClockConfig+0x1c8>)
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	4618      	mov	r0, r3
 8001d54:	f7ff fad8 	bl	8001308 <HAL_InitTick>

  return HAL_OK;
 8001d58:	2300      	movs	r3, #0
}
 8001d5a:	4618      	mov	r0, r3
 8001d5c:	3710      	adds	r7, #16
 8001d5e:	46bd      	mov	sp, r7
 8001d60:	bd80      	pop	{r7, pc}
 8001d62:	bf00      	nop
 8001d64:	40023c00 	.word	0x40023c00
 8001d68:	40023800 	.word	0x40023800
 8001d6c:	08008c34 	.word	0x08008c34
 8001d70:	20000000 	.word	0x20000000
 8001d74:	20000004 	.word	0x20000004

08001d78 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001d78:	b480      	push	{r7}
 8001d7a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001d7c:	4b03      	ldr	r3, [pc, #12]	@ (8001d8c <HAL_RCC_GetHCLKFreq+0x14>)
 8001d7e:	681b      	ldr	r3, [r3, #0]
}
 8001d80:	4618      	mov	r0, r3
 8001d82:	46bd      	mov	sp, r7
 8001d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d88:	4770      	bx	lr
 8001d8a:	bf00      	nop
 8001d8c:	20000000 	.word	0x20000000

08001d90 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001d90:	b580      	push	{r7, lr}
 8001d92:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001d94:	f7ff fff0 	bl	8001d78 <HAL_RCC_GetHCLKFreq>
 8001d98:	4602      	mov	r2, r0
 8001d9a:	4b05      	ldr	r3, [pc, #20]	@ (8001db0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001d9c:	689b      	ldr	r3, [r3, #8]
 8001d9e:	0a9b      	lsrs	r3, r3, #10
 8001da0:	f003 0307 	and.w	r3, r3, #7
 8001da4:	4903      	ldr	r1, [pc, #12]	@ (8001db4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001da6:	5ccb      	ldrb	r3, [r1, r3]
 8001da8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001dac:	4618      	mov	r0, r3
 8001dae:	bd80      	pop	{r7, pc}
 8001db0:	40023800 	.word	0x40023800
 8001db4:	08008c44 	.word	0x08008c44

08001db8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001db8:	b580      	push	{r7, lr}
 8001dba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001dbc:	f7ff ffdc 	bl	8001d78 <HAL_RCC_GetHCLKFreq>
 8001dc0:	4602      	mov	r2, r0
 8001dc2:	4b05      	ldr	r3, [pc, #20]	@ (8001dd8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001dc4:	689b      	ldr	r3, [r3, #8]
 8001dc6:	0b5b      	lsrs	r3, r3, #13
 8001dc8:	f003 0307 	and.w	r3, r3, #7
 8001dcc:	4903      	ldr	r1, [pc, #12]	@ (8001ddc <HAL_RCC_GetPCLK2Freq+0x24>)
 8001dce:	5ccb      	ldrb	r3, [r1, r3]
 8001dd0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001dd4:	4618      	mov	r0, r3
 8001dd6:	bd80      	pop	{r7, pc}
 8001dd8:	40023800 	.word	0x40023800
 8001ddc:	08008c44 	.word	0x08008c44

08001de0 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001de0:	b480      	push	{r7}
 8001de2:	b083      	sub	sp, #12
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	6078      	str	r0, [r7, #4]
 8001de8:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	220f      	movs	r2, #15
 8001dee:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001df0:	4b12      	ldr	r3, [pc, #72]	@ (8001e3c <HAL_RCC_GetClockConfig+0x5c>)
 8001df2:	689b      	ldr	r3, [r3, #8]
 8001df4:	f003 0203 	and.w	r2, r3, #3
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001dfc:	4b0f      	ldr	r3, [pc, #60]	@ (8001e3c <HAL_RCC_GetClockConfig+0x5c>)
 8001dfe:	689b      	ldr	r3, [r3, #8]
 8001e00:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001e08:	4b0c      	ldr	r3, [pc, #48]	@ (8001e3c <HAL_RCC_GetClockConfig+0x5c>)
 8001e0a:	689b      	ldr	r3, [r3, #8]
 8001e0c:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001e14:	4b09      	ldr	r3, [pc, #36]	@ (8001e3c <HAL_RCC_GetClockConfig+0x5c>)
 8001e16:	689b      	ldr	r3, [r3, #8]
 8001e18:	08db      	lsrs	r3, r3, #3
 8001e1a:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001e22:	4b07      	ldr	r3, [pc, #28]	@ (8001e40 <HAL_RCC_GetClockConfig+0x60>)
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	f003 020f 	and.w	r2, r3, #15
 8001e2a:	683b      	ldr	r3, [r7, #0]
 8001e2c:	601a      	str	r2, [r3, #0]
}
 8001e2e:	bf00      	nop
 8001e30:	370c      	adds	r7, #12
 8001e32:	46bd      	mov	sp, r7
 8001e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e38:	4770      	bx	lr
 8001e3a:	bf00      	nop
 8001e3c:	40023800 	.word	0x40023800
 8001e40:	40023c00 	.word	0x40023c00

08001e44 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001e44:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001e48:	b0a6      	sub	sp, #152	@ 0x98
 8001e4a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001e4c:	2300      	movs	r3, #0
 8001e4e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  uint32_t pllvco = 0U;
 8001e52:	2300      	movs	r3, #0
 8001e54:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  uint32_t pllp = 0U;
 8001e58:	2300      	movs	r3, #0
 8001e5a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  uint32_t pllr = 0U;
 8001e5e:	2300      	movs	r3, #0
 8001e60:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  uint32_t sysclockfreq = 0U;
 8001e64:	2300      	movs	r3, #0
 8001e66:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001e6a:	4bc8      	ldr	r3, [pc, #800]	@ (800218c <HAL_RCC_GetSysClockFreq+0x348>)
 8001e6c:	689b      	ldr	r3, [r3, #8]
 8001e6e:	f003 030c 	and.w	r3, r3, #12
 8001e72:	2b0c      	cmp	r3, #12
 8001e74:	f200 817e 	bhi.w	8002174 <HAL_RCC_GetSysClockFreq+0x330>
 8001e78:	a201      	add	r2, pc, #4	@ (adr r2, 8001e80 <HAL_RCC_GetSysClockFreq+0x3c>)
 8001e7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e7e:	bf00      	nop
 8001e80:	08001eb5 	.word	0x08001eb5
 8001e84:	08002175 	.word	0x08002175
 8001e88:	08002175 	.word	0x08002175
 8001e8c:	08002175 	.word	0x08002175
 8001e90:	08001ebd 	.word	0x08001ebd
 8001e94:	08002175 	.word	0x08002175
 8001e98:	08002175 	.word	0x08002175
 8001e9c:	08002175 	.word	0x08002175
 8001ea0:	08001ec5 	.word	0x08001ec5
 8001ea4:	08002175 	.word	0x08002175
 8001ea8:	08002175 	.word	0x08002175
 8001eac:	08002175 	.word	0x08002175
 8001eb0:	0800202f 	.word	0x0800202f
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001eb4:	4bb6      	ldr	r3, [pc, #728]	@ (8002190 <HAL_RCC_GetSysClockFreq+0x34c>)
 8001eb6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8001eba:	e15f      	b.n	800217c <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001ebc:	4bb5      	ldr	r3, [pc, #724]	@ (8002194 <HAL_RCC_GetSysClockFreq+0x350>)
 8001ebe:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8001ec2:	e15b      	b.n	800217c <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001ec4:	4bb1      	ldr	r3, [pc, #708]	@ (800218c <HAL_RCC_GetSysClockFreq+0x348>)
 8001ec6:	685b      	ldr	r3, [r3, #4]
 8001ec8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001ecc:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001ed0:	4bae      	ldr	r3, [pc, #696]	@ (800218c <HAL_RCC_GetSysClockFreq+0x348>)
 8001ed2:	685b      	ldr	r3, [r3, #4]
 8001ed4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d031      	beq.n	8001f40 <HAL_RCC_GetSysClockFreq+0xfc>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001edc:	4bab      	ldr	r3, [pc, #684]	@ (800218c <HAL_RCC_GetSysClockFreq+0x348>)
 8001ede:	685b      	ldr	r3, [r3, #4]
 8001ee0:	099b      	lsrs	r3, r3, #6
 8001ee2:	2200      	movs	r2, #0
 8001ee4:	66bb      	str	r3, [r7, #104]	@ 0x68
 8001ee6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8001ee8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001eea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001eee:	663b      	str	r3, [r7, #96]	@ 0x60
 8001ef0:	2300      	movs	r3, #0
 8001ef2:	667b      	str	r3, [r7, #100]	@ 0x64
 8001ef4:	4ba7      	ldr	r3, [pc, #668]	@ (8002194 <HAL_RCC_GetSysClockFreq+0x350>)
 8001ef6:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8001efa:	462a      	mov	r2, r5
 8001efc:	fb03 f202 	mul.w	r2, r3, r2
 8001f00:	2300      	movs	r3, #0
 8001f02:	4621      	mov	r1, r4
 8001f04:	fb01 f303 	mul.w	r3, r1, r3
 8001f08:	4413      	add	r3, r2
 8001f0a:	4aa2      	ldr	r2, [pc, #648]	@ (8002194 <HAL_RCC_GetSysClockFreq+0x350>)
 8001f0c:	4621      	mov	r1, r4
 8001f0e:	fba1 1202 	umull	r1, r2, r1, r2
 8001f12:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8001f14:	460a      	mov	r2, r1
 8001f16:	67ba      	str	r2, [r7, #120]	@ 0x78
 8001f18:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8001f1a:	4413      	add	r3, r2
 8001f1c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8001f1e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001f22:	2200      	movs	r2, #0
 8001f24:	65bb      	str	r3, [r7, #88]	@ 0x58
 8001f26:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8001f28:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8001f2c:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 8001f30:	f7fe fe5a 	bl	8000be8 <__aeabi_uldivmod>
 8001f34:	4602      	mov	r2, r0
 8001f36:	460b      	mov	r3, r1
 8001f38:	4613      	mov	r3, r2
 8001f3a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8001f3e:	e064      	b.n	800200a <HAL_RCC_GetSysClockFreq+0x1c6>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001f40:	4b92      	ldr	r3, [pc, #584]	@ (800218c <HAL_RCC_GetSysClockFreq+0x348>)
 8001f42:	685b      	ldr	r3, [r3, #4]
 8001f44:	099b      	lsrs	r3, r3, #6
 8001f46:	2200      	movs	r2, #0
 8001f48:	653b      	str	r3, [r7, #80]	@ 0x50
 8001f4a:	657a      	str	r2, [r7, #84]	@ 0x54
 8001f4c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001f4e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001f52:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001f54:	2300      	movs	r3, #0
 8001f56:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001f58:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	@ 0x48
 8001f5c:	4622      	mov	r2, r4
 8001f5e:	462b      	mov	r3, r5
 8001f60:	f04f 0000 	mov.w	r0, #0
 8001f64:	f04f 0100 	mov.w	r1, #0
 8001f68:	0159      	lsls	r1, r3, #5
 8001f6a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001f6e:	0150      	lsls	r0, r2, #5
 8001f70:	4602      	mov	r2, r0
 8001f72:	460b      	mov	r3, r1
 8001f74:	4621      	mov	r1, r4
 8001f76:	1a51      	subs	r1, r2, r1
 8001f78:	6139      	str	r1, [r7, #16]
 8001f7a:	4629      	mov	r1, r5
 8001f7c:	eb63 0301 	sbc.w	r3, r3, r1
 8001f80:	617b      	str	r3, [r7, #20]
 8001f82:	f04f 0200 	mov.w	r2, #0
 8001f86:	f04f 0300 	mov.w	r3, #0
 8001f8a:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001f8e:	4659      	mov	r1, fp
 8001f90:	018b      	lsls	r3, r1, #6
 8001f92:	4651      	mov	r1, sl
 8001f94:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001f98:	4651      	mov	r1, sl
 8001f9a:	018a      	lsls	r2, r1, #6
 8001f9c:	4651      	mov	r1, sl
 8001f9e:	ebb2 0801 	subs.w	r8, r2, r1
 8001fa2:	4659      	mov	r1, fp
 8001fa4:	eb63 0901 	sbc.w	r9, r3, r1
 8001fa8:	f04f 0200 	mov.w	r2, #0
 8001fac:	f04f 0300 	mov.w	r3, #0
 8001fb0:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001fb4:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001fb8:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001fbc:	4690      	mov	r8, r2
 8001fbe:	4699      	mov	r9, r3
 8001fc0:	4623      	mov	r3, r4
 8001fc2:	eb18 0303 	adds.w	r3, r8, r3
 8001fc6:	60bb      	str	r3, [r7, #8]
 8001fc8:	462b      	mov	r3, r5
 8001fca:	eb49 0303 	adc.w	r3, r9, r3
 8001fce:	60fb      	str	r3, [r7, #12]
 8001fd0:	f04f 0200 	mov.w	r2, #0
 8001fd4:	f04f 0300 	mov.w	r3, #0
 8001fd8:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001fdc:	4629      	mov	r1, r5
 8001fde:	028b      	lsls	r3, r1, #10
 8001fe0:	4621      	mov	r1, r4
 8001fe2:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001fe6:	4621      	mov	r1, r4
 8001fe8:	028a      	lsls	r2, r1, #10
 8001fea:	4610      	mov	r0, r2
 8001fec:	4619      	mov	r1, r3
 8001fee:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001ff2:	2200      	movs	r2, #0
 8001ff4:	643b      	str	r3, [r7, #64]	@ 0x40
 8001ff6:	647a      	str	r2, [r7, #68]	@ 0x44
 8001ff8:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8001ffc:	f7fe fdf4 	bl	8000be8 <__aeabi_uldivmod>
 8002000:	4602      	mov	r2, r0
 8002002:	460b      	mov	r3, r1
 8002004:	4613      	mov	r3, r2
 8002006:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800200a:	4b60      	ldr	r3, [pc, #384]	@ (800218c <HAL_RCC_GetSysClockFreq+0x348>)
 800200c:	685b      	ldr	r3, [r3, #4]
 800200e:	0c1b      	lsrs	r3, r3, #16
 8002010:	f003 0303 	and.w	r3, r3, #3
 8002014:	3301      	adds	r3, #1
 8002016:	005b      	lsls	r3, r3, #1
 8002018:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

      sysclockfreq = pllvco / pllp;
 800201c:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8002020:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002024:	fbb2 f3f3 	udiv	r3, r2, r3
 8002028:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 800202c:	e0a6      	b.n	800217c <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800202e:	4b57      	ldr	r3, [pc, #348]	@ (800218c <HAL_RCC_GetSysClockFreq+0x348>)
 8002030:	685b      	ldr	r3, [r3, #4]
 8002032:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002036:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800203a:	4b54      	ldr	r3, [pc, #336]	@ (800218c <HAL_RCC_GetSysClockFreq+0x348>)
 800203c:	685b      	ldr	r3, [r3, #4]
 800203e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002042:	2b00      	cmp	r3, #0
 8002044:	d02a      	beq.n	800209c <HAL_RCC_GetSysClockFreq+0x258>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002046:	4b51      	ldr	r3, [pc, #324]	@ (800218c <HAL_RCC_GetSysClockFreq+0x348>)
 8002048:	685b      	ldr	r3, [r3, #4]
 800204a:	099b      	lsrs	r3, r3, #6
 800204c:	2200      	movs	r2, #0
 800204e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002050:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8002052:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002054:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8002058:	2100      	movs	r1, #0
 800205a:	4b4e      	ldr	r3, [pc, #312]	@ (8002194 <HAL_RCC_GetSysClockFreq+0x350>)
 800205c:	fb03 f201 	mul.w	r2, r3, r1
 8002060:	2300      	movs	r3, #0
 8002062:	fb00 f303 	mul.w	r3, r0, r3
 8002066:	4413      	add	r3, r2
 8002068:	4a4a      	ldr	r2, [pc, #296]	@ (8002194 <HAL_RCC_GetSysClockFreq+0x350>)
 800206a:	fba0 1202 	umull	r1, r2, r0, r2
 800206e:	677a      	str	r2, [r7, #116]	@ 0x74
 8002070:	460a      	mov	r2, r1
 8002072:	673a      	str	r2, [r7, #112]	@ 0x70
 8002074:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8002076:	4413      	add	r3, r2
 8002078:	677b      	str	r3, [r7, #116]	@ 0x74
 800207a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800207e:	2200      	movs	r2, #0
 8002080:	633b      	str	r3, [r7, #48]	@ 0x30
 8002082:	637a      	str	r2, [r7, #52]	@ 0x34
 8002084:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8002088:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 800208c:	f7fe fdac 	bl	8000be8 <__aeabi_uldivmod>
 8002090:	4602      	mov	r2, r0
 8002092:	460b      	mov	r3, r1
 8002094:	4613      	mov	r3, r2
 8002096:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800209a:	e05b      	b.n	8002154 <HAL_RCC_GetSysClockFreq+0x310>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800209c:	4b3b      	ldr	r3, [pc, #236]	@ (800218c <HAL_RCC_GetSysClockFreq+0x348>)
 800209e:	685b      	ldr	r3, [r3, #4]
 80020a0:	099b      	lsrs	r3, r3, #6
 80020a2:	2200      	movs	r2, #0
 80020a4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80020a6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80020a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80020aa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80020ae:	623b      	str	r3, [r7, #32]
 80020b0:	2300      	movs	r3, #0
 80020b2:	627b      	str	r3, [r7, #36]	@ 0x24
 80020b4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80020b8:	4642      	mov	r2, r8
 80020ba:	464b      	mov	r3, r9
 80020bc:	f04f 0000 	mov.w	r0, #0
 80020c0:	f04f 0100 	mov.w	r1, #0
 80020c4:	0159      	lsls	r1, r3, #5
 80020c6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80020ca:	0150      	lsls	r0, r2, #5
 80020cc:	4602      	mov	r2, r0
 80020ce:	460b      	mov	r3, r1
 80020d0:	4641      	mov	r1, r8
 80020d2:	ebb2 0a01 	subs.w	sl, r2, r1
 80020d6:	4649      	mov	r1, r9
 80020d8:	eb63 0b01 	sbc.w	fp, r3, r1
 80020dc:	f04f 0200 	mov.w	r2, #0
 80020e0:	f04f 0300 	mov.w	r3, #0
 80020e4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80020e8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80020ec:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80020f0:	ebb2 040a 	subs.w	r4, r2, sl
 80020f4:	eb63 050b 	sbc.w	r5, r3, fp
 80020f8:	f04f 0200 	mov.w	r2, #0
 80020fc:	f04f 0300 	mov.w	r3, #0
 8002100:	00eb      	lsls	r3, r5, #3
 8002102:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002106:	00e2      	lsls	r2, r4, #3
 8002108:	4614      	mov	r4, r2
 800210a:	461d      	mov	r5, r3
 800210c:	4643      	mov	r3, r8
 800210e:	18e3      	adds	r3, r4, r3
 8002110:	603b      	str	r3, [r7, #0]
 8002112:	464b      	mov	r3, r9
 8002114:	eb45 0303 	adc.w	r3, r5, r3
 8002118:	607b      	str	r3, [r7, #4]
 800211a:	f04f 0200 	mov.w	r2, #0
 800211e:	f04f 0300 	mov.w	r3, #0
 8002122:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002126:	4629      	mov	r1, r5
 8002128:	028b      	lsls	r3, r1, #10
 800212a:	4621      	mov	r1, r4
 800212c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002130:	4621      	mov	r1, r4
 8002132:	028a      	lsls	r2, r1, #10
 8002134:	4610      	mov	r0, r2
 8002136:	4619      	mov	r1, r3
 8002138:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800213c:	2200      	movs	r2, #0
 800213e:	61bb      	str	r3, [r7, #24]
 8002140:	61fa      	str	r2, [r7, #28]
 8002142:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002146:	f7fe fd4f 	bl	8000be8 <__aeabi_uldivmod>
 800214a:	4602      	mov	r2, r0
 800214c:	460b      	mov	r3, r1
 800214e:	4613      	mov	r3, r2
 8002150:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8002154:	4b0d      	ldr	r3, [pc, #52]	@ (800218c <HAL_RCC_GetSysClockFreq+0x348>)
 8002156:	685b      	ldr	r3, [r3, #4]
 8002158:	0f1b      	lsrs	r3, r3, #28
 800215a:	f003 0307 	and.w	r3, r3, #7
 800215e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

      sysclockfreq = pllvco / pllr;
 8002162:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8002166:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800216a:	fbb2 f3f3 	udiv	r3, r2, r3
 800216e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8002172:	e003      	b.n	800217c <HAL_RCC_GetSysClockFreq+0x338>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002174:	4b06      	ldr	r3, [pc, #24]	@ (8002190 <HAL_RCC_GetSysClockFreq+0x34c>)
 8002176:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 800217a:	bf00      	nop
    }
  }
  return sysclockfreq;
 800217c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
}
 8002180:	4618      	mov	r0, r3
 8002182:	3798      	adds	r7, #152	@ 0x98
 8002184:	46bd      	mov	sp, r7
 8002186:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800218a:	bf00      	nop
 800218c:	40023800 	.word	0x40023800
 8002190:	00f42400 	.word	0x00f42400
 8002194:	017d7840 	.word	0x017d7840

08002198 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002198:	b580      	push	{r7, lr}
 800219a:	b086      	sub	sp, #24
 800219c:	af00      	add	r7, sp, #0
 800219e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d101      	bne.n	80021aa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80021a6:	2301      	movs	r3, #1
 80021a8:	e28d      	b.n	80026c6 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	f003 0301 	and.w	r3, r3, #1
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	f000 8083 	beq.w	80022be <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80021b8:	4b94      	ldr	r3, [pc, #592]	@ (800240c <HAL_RCC_OscConfig+0x274>)
 80021ba:	689b      	ldr	r3, [r3, #8]
 80021bc:	f003 030c 	and.w	r3, r3, #12
 80021c0:	2b04      	cmp	r3, #4
 80021c2:	d019      	beq.n	80021f8 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80021c4:	4b91      	ldr	r3, [pc, #580]	@ (800240c <HAL_RCC_OscConfig+0x274>)
 80021c6:	689b      	ldr	r3, [r3, #8]
 80021c8:	f003 030c 	and.w	r3, r3, #12
        || \
 80021cc:	2b08      	cmp	r3, #8
 80021ce:	d106      	bne.n	80021de <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80021d0:	4b8e      	ldr	r3, [pc, #568]	@ (800240c <HAL_RCC_OscConfig+0x274>)
 80021d2:	685b      	ldr	r3, [r3, #4]
 80021d4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80021d8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80021dc:	d00c      	beq.n	80021f8 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80021de:	4b8b      	ldr	r3, [pc, #556]	@ (800240c <HAL_RCC_OscConfig+0x274>)
 80021e0:	689b      	ldr	r3, [r3, #8]
 80021e2:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80021e6:	2b0c      	cmp	r3, #12
 80021e8:	d112      	bne.n	8002210 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80021ea:	4b88      	ldr	r3, [pc, #544]	@ (800240c <HAL_RCC_OscConfig+0x274>)
 80021ec:	685b      	ldr	r3, [r3, #4]
 80021ee:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80021f2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80021f6:	d10b      	bne.n	8002210 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80021f8:	4b84      	ldr	r3, [pc, #528]	@ (800240c <HAL_RCC_OscConfig+0x274>)
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002200:	2b00      	cmp	r3, #0
 8002202:	d05b      	beq.n	80022bc <HAL_RCC_OscConfig+0x124>
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	685b      	ldr	r3, [r3, #4]
 8002208:	2b00      	cmp	r3, #0
 800220a:	d157      	bne.n	80022bc <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 800220c:	2301      	movs	r3, #1
 800220e:	e25a      	b.n	80026c6 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	685b      	ldr	r3, [r3, #4]
 8002214:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002218:	d106      	bne.n	8002228 <HAL_RCC_OscConfig+0x90>
 800221a:	4b7c      	ldr	r3, [pc, #496]	@ (800240c <HAL_RCC_OscConfig+0x274>)
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	4a7b      	ldr	r2, [pc, #492]	@ (800240c <HAL_RCC_OscConfig+0x274>)
 8002220:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002224:	6013      	str	r3, [r2, #0]
 8002226:	e01d      	b.n	8002264 <HAL_RCC_OscConfig+0xcc>
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	685b      	ldr	r3, [r3, #4]
 800222c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002230:	d10c      	bne.n	800224c <HAL_RCC_OscConfig+0xb4>
 8002232:	4b76      	ldr	r3, [pc, #472]	@ (800240c <HAL_RCC_OscConfig+0x274>)
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	4a75      	ldr	r2, [pc, #468]	@ (800240c <HAL_RCC_OscConfig+0x274>)
 8002238:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800223c:	6013      	str	r3, [r2, #0]
 800223e:	4b73      	ldr	r3, [pc, #460]	@ (800240c <HAL_RCC_OscConfig+0x274>)
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	4a72      	ldr	r2, [pc, #456]	@ (800240c <HAL_RCC_OscConfig+0x274>)
 8002244:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002248:	6013      	str	r3, [r2, #0]
 800224a:	e00b      	b.n	8002264 <HAL_RCC_OscConfig+0xcc>
 800224c:	4b6f      	ldr	r3, [pc, #444]	@ (800240c <HAL_RCC_OscConfig+0x274>)
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	4a6e      	ldr	r2, [pc, #440]	@ (800240c <HAL_RCC_OscConfig+0x274>)
 8002252:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002256:	6013      	str	r3, [r2, #0]
 8002258:	4b6c      	ldr	r3, [pc, #432]	@ (800240c <HAL_RCC_OscConfig+0x274>)
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	4a6b      	ldr	r2, [pc, #428]	@ (800240c <HAL_RCC_OscConfig+0x274>)
 800225e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002262:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	685b      	ldr	r3, [r3, #4]
 8002268:	2b00      	cmp	r3, #0
 800226a:	d013      	beq.n	8002294 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800226c:	f7ff fa1c 	bl	80016a8 <HAL_GetTick>
 8002270:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002272:	e008      	b.n	8002286 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002274:	f7ff fa18 	bl	80016a8 <HAL_GetTick>
 8002278:	4602      	mov	r2, r0
 800227a:	693b      	ldr	r3, [r7, #16]
 800227c:	1ad3      	subs	r3, r2, r3
 800227e:	2b64      	cmp	r3, #100	@ 0x64
 8002280:	d901      	bls.n	8002286 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8002282:	2303      	movs	r3, #3
 8002284:	e21f      	b.n	80026c6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002286:	4b61      	ldr	r3, [pc, #388]	@ (800240c <HAL_RCC_OscConfig+0x274>)
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800228e:	2b00      	cmp	r3, #0
 8002290:	d0f0      	beq.n	8002274 <HAL_RCC_OscConfig+0xdc>
 8002292:	e014      	b.n	80022be <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002294:	f7ff fa08 	bl	80016a8 <HAL_GetTick>
 8002298:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800229a:	e008      	b.n	80022ae <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800229c:	f7ff fa04 	bl	80016a8 <HAL_GetTick>
 80022a0:	4602      	mov	r2, r0
 80022a2:	693b      	ldr	r3, [r7, #16]
 80022a4:	1ad3      	subs	r3, r2, r3
 80022a6:	2b64      	cmp	r3, #100	@ 0x64
 80022a8:	d901      	bls.n	80022ae <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80022aa:	2303      	movs	r3, #3
 80022ac:	e20b      	b.n	80026c6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80022ae:	4b57      	ldr	r3, [pc, #348]	@ (800240c <HAL_RCC_OscConfig+0x274>)
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d1f0      	bne.n	800229c <HAL_RCC_OscConfig+0x104>
 80022ba:	e000      	b.n	80022be <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80022bc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	f003 0302 	and.w	r3, r3, #2
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d06f      	beq.n	80023aa <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80022ca:	4b50      	ldr	r3, [pc, #320]	@ (800240c <HAL_RCC_OscConfig+0x274>)
 80022cc:	689b      	ldr	r3, [r3, #8]
 80022ce:	f003 030c 	and.w	r3, r3, #12
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d017      	beq.n	8002306 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80022d6:	4b4d      	ldr	r3, [pc, #308]	@ (800240c <HAL_RCC_OscConfig+0x274>)
 80022d8:	689b      	ldr	r3, [r3, #8]
 80022da:	f003 030c 	and.w	r3, r3, #12
        || \
 80022de:	2b08      	cmp	r3, #8
 80022e0:	d105      	bne.n	80022ee <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80022e2:	4b4a      	ldr	r3, [pc, #296]	@ (800240c <HAL_RCC_OscConfig+0x274>)
 80022e4:	685b      	ldr	r3, [r3, #4]
 80022e6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d00b      	beq.n	8002306 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80022ee:	4b47      	ldr	r3, [pc, #284]	@ (800240c <HAL_RCC_OscConfig+0x274>)
 80022f0:	689b      	ldr	r3, [r3, #8]
 80022f2:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80022f6:	2b0c      	cmp	r3, #12
 80022f8:	d11c      	bne.n	8002334 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80022fa:	4b44      	ldr	r3, [pc, #272]	@ (800240c <HAL_RCC_OscConfig+0x274>)
 80022fc:	685b      	ldr	r3, [r3, #4]
 80022fe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002302:	2b00      	cmp	r3, #0
 8002304:	d116      	bne.n	8002334 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002306:	4b41      	ldr	r3, [pc, #260]	@ (800240c <HAL_RCC_OscConfig+0x274>)
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	f003 0302 	and.w	r3, r3, #2
 800230e:	2b00      	cmp	r3, #0
 8002310:	d005      	beq.n	800231e <HAL_RCC_OscConfig+0x186>
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	68db      	ldr	r3, [r3, #12]
 8002316:	2b01      	cmp	r3, #1
 8002318:	d001      	beq.n	800231e <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800231a:	2301      	movs	r3, #1
 800231c:	e1d3      	b.n	80026c6 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800231e:	4b3b      	ldr	r3, [pc, #236]	@ (800240c <HAL_RCC_OscConfig+0x274>)
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	691b      	ldr	r3, [r3, #16]
 800232a:	00db      	lsls	r3, r3, #3
 800232c:	4937      	ldr	r1, [pc, #220]	@ (800240c <HAL_RCC_OscConfig+0x274>)
 800232e:	4313      	orrs	r3, r2
 8002330:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002332:	e03a      	b.n	80023aa <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	68db      	ldr	r3, [r3, #12]
 8002338:	2b00      	cmp	r3, #0
 800233a:	d020      	beq.n	800237e <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800233c:	4b34      	ldr	r3, [pc, #208]	@ (8002410 <HAL_RCC_OscConfig+0x278>)
 800233e:	2201      	movs	r2, #1
 8002340:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002342:	f7ff f9b1 	bl	80016a8 <HAL_GetTick>
 8002346:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002348:	e008      	b.n	800235c <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800234a:	f7ff f9ad 	bl	80016a8 <HAL_GetTick>
 800234e:	4602      	mov	r2, r0
 8002350:	693b      	ldr	r3, [r7, #16]
 8002352:	1ad3      	subs	r3, r2, r3
 8002354:	2b02      	cmp	r3, #2
 8002356:	d901      	bls.n	800235c <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8002358:	2303      	movs	r3, #3
 800235a:	e1b4      	b.n	80026c6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800235c:	4b2b      	ldr	r3, [pc, #172]	@ (800240c <HAL_RCC_OscConfig+0x274>)
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	f003 0302 	and.w	r3, r3, #2
 8002364:	2b00      	cmp	r3, #0
 8002366:	d0f0      	beq.n	800234a <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002368:	4b28      	ldr	r3, [pc, #160]	@ (800240c <HAL_RCC_OscConfig+0x274>)
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	691b      	ldr	r3, [r3, #16]
 8002374:	00db      	lsls	r3, r3, #3
 8002376:	4925      	ldr	r1, [pc, #148]	@ (800240c <HAL_RCC_OscConfig+0x274>)
 8002378:	4313      	orrs	r3, r2
 800237a:	600b      	str	r3, [r1, #0]
 800237c:	e015      	b.n	80023aa <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800237e:	4b24      	ldr	r3, [pc, #144]	@ (8002410 <HAL_RCC_OscConfig+0x278>)
 8002380:	2200      	movs	r2, #0
 8002382:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002384:	f7ff f990 	bl	80016a8 <HAL_GetTick>
 8002388:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800238a:	e008      	b.n	800239e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800238c:	f7ff f98c 	bl	80016a8 <HAL_GetTick>
 8002390:	4602      	mov	r2, r0
 8002392:	693b      	ldr	r3, [r7, #16]
 8002394:	1ad3      	subs	r3, r2, r3
 8002396:	2b02      	cmp	r3, #2
 8002398:	d901      	bls.n	800239e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800239a:	2303      	movs	r3, #3
 800239c:	e193      	b.n	80026c6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800239e:	4b1b      	ldr	r3, [pc, #108]	@ (800240c <HAL_RCC_OscConfig+0x274>)
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	f003 0302 	and.w	r3, r3, #2
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d1f0      	bne.n	800238c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	f003 0308 	and.w	r3, r3, #8
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d036      	beq.n	8002424 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	695b      	ldr	r3, [r3, #20]
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d016      	beq.n	80023ec <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80023be:	4b15      	ldr	r3, [pc, #84]	@ (8002414 <HAL_RCC_OscConfig+0x27c>)
 80023c0:	2201      	movs	r2, #1
 80023c2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80023c4:	f7ff f970 	bl	80016a8 <HAL_GetTick>
 80023c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80023ca:	e008      	b.n	80023de <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80023cc:	f7ff f96c 	bl	80016a8 <HAL_GetTick>
 80023d0:	4602      	mov	r2, r0
 80023d2:	693b      	ldr	r3, [r7, #16]
 80023d4:	1ad3      	subs	r3, r2, r3
 80023d6:	2b02      	cmp	r3, #2
 80023d8:	d901      	bls.n	80023de <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 80023da:	2303      	movs	r3, #3
 80023dc:	e173      	b.n	80026c6 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80023de:	4b0b      	ldr	r3, [pc, #44]	@ (800240c <HAL_RCC_OscConfig+0x274>)
 80023e0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80023e2:	f003 0302 	and.w	r3, r3, #2
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d0f0      	beq.n	80023cc <HAL_RCC_OscConfig+0x234>
 80023ea:	e01b      	b.n	8002424 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80023ec:	4b09      	ldr	r3, [pc, #36]	@ (8002414 <HAL_RCC_OscConfig+0x27c>)
 80023ee:	2200      	movs	r2, #0
 80023f0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80023f2:	f7ff f959 	bl	80016a8 <HAL_GetTick>
 80023f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80023f8:	e00e      	b.n	8002418 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80023fa:	f7ff f955 	bl	80016a8 <HAL_GetTick>
 80023fe:	4602      	mov	r2, r0
 8002400:	693b      	ldr	r3, [r7, #16]
 8002402:	1ad3      	subs	r3, r2, r3
 8002404:	2b02      	cmp	r3, #2
 8002406:	d907      	bls.n	8002418 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8002408:	2303      	movs	r3, #3
 800240a:	e15c      	b.n	80026c6 <HAL_RCC_OscConfig+0x52e>
 800240c:	40023800 	.word	0x40023800
 8002410:	42470000 	.word	0x42470000
 8002414:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002418:	4b8a      	ldr	r3, [pc, #552]	@ (8002644 <HAL_RCC_OscConfig+0x4ac>)
 800241a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800241c:	f003 0302 	and.w	r3, r3, #2
 8002420:	2b00      	cmp	r3, #0
 8002422:	d1ea      	bne.n	80023fa <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	f003 0304 	and.w	r3, r3, #4
 800242c:	2b00      	cmp	r3, #0
 800242e:	f000 8097 	beq.w	8002560 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002432:	2300      	movs	r3, #0
 8002434:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002436:	4b83      	ldr	r3, [pc, #524]	@ (8002644 <HAL_RCC_OscConfig+0x4ac>)
 8002438:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800243a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800243e:	2b00      	cmp	r3, #0
 8002440:	d10f      	bne.n	8002462 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002442:	2300      	movs	r3, #0
 8002444:	60bb      	str	r3, [r7, #8]
 8002446:	4b7f      	ldr	r3, [pc, #508]	@ (8002644 <HAL_RCC_OscConfig+0x4ac>)
 8002448:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800244a:	4a7e      	ldr	r2, [pc, #504]	@ (8002644 <HAL_RCC_OscConfig+0x4ac>)
 800244c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002450:	6413      	str	r3, [r2, #64]	@ 0x40
 8002452:	4b7c      	ldr	r3, [pc, #496]	@ (8002644 <HAL_RCC_OscConfig+0x4ac>)
 8002454:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002456:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800245a:	60bb      	str	r3, [r7, #8]
 800245c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800245e:	2301      	movs	r3, #1
 8002460:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002462:	4b79      	ldr	r3, [pc, #484]	@ (8002648 <HAL_RCC_OscConfig+0x4b0>)
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800246a:	2b00      	cmp	r3, #0
 800246c:	d118      	bne.n	80024a0 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800246e:	4b76      	ldr	r3, [pc, #472]	@ (8002648 <HAL_RCC_OscConfig+0x4b0>)
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	4a75      	ldr	r2, [pc, #468]	@ (8002648 <HAL_RCC_OscConfig+0x4b0>)
 8002474:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002478:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800247a:	f7ff f915 	bl	80016a8 <HAL_GetTick>
 800247e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002480:	e008      	b.n	8002494 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002482:	f7ff f911 	bl	80016a8 <HAL_GetTick>
 8002486:	4602      	mov	r2, r0
 8002488:	693b      	ldr	r3, [r7, #16]
 800248a:	1ad3      	subs	r3, r2, r3
 800248c:	2b02      	cmp	r3, #2
 800248e:	d901      	bls.n	8002494 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8002490:	2303      	movs	r3, #3
 8002492:	e118      	b.n	80026c6 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002494:	4b6c      	ldr	r3, [pc, #432]	@ (8002648 <HAL_RCC_OscConfig+0x4b0>)
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800249c:	2b00      	cmp	r3, #0
 800249e:	d0f0      	beq.n	8002482 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	689b      	ldr	r3, [r3, #8]
 80024a4:	2b01      	cmp	r3, #1
 80024a6:	d106      	bne.n	80024b6 <HAL_RCC_OscConfig+0x31e>
 80024a8:	4b66      	ldr	r3, [pc, #408]	@ (8002644 <HAL_RCC_OscConfig+0x4ac>)
 80024aa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80024ac:	4a65      	ldr	r2, [pc, #404]	@ (8002644 <HAL_RCC_OscConfig+0x4ac>)
 80024ae:	f043 0301 	orr.w	r3, r3, #1
 80024b2:	6713      	str	r3, [r2, #112]	@ 0x70
 80024b4:	e01c      	b.n	80024f0 <HAL_RCC_OscConfig+0x358>
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	689b      	ldr	r3, [r3, #8]
 80024ba:	2b05      	cmp	r3, #5
 80024bc:	d10c      	bne.n	80024d8 <HAL_RCC_OscConfig+0x340>
 80024be:	4b61      	ldr	r3, [pc, #388]	@ (8002644 <HAL_RCC_OscConfig+0x4ac>)
 80024c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80024c2:	4a60      	ldr	r2, [pc, #384]	@ (8002644 <HAL_RCC_OscConfig+0x4ac>)
 80024c4:	f043 0304 	orr.w	r3, r3, #4
 80024c8:	6713      	str	r3, [r2, #112]	@ 0x70
 80024ca:	4b5e      	ldr	r3, [pc, #376]	@ (8002644 <HAL_RCC_OscConfig+0x4ac>)
 80024cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80024ce:	4a5d      	ldr	r2, [pc, #372]	@ (8002644 <HAL_RCC_OscConfig+0x4ac>)
 80024d0:	f043 0301 	orr.w	r3, r3, #1
 80024d4:	6713      	str	r3, [r2, #112]	@ 0x70
 80024d6:	e00b      	b.n	80024f0 <HAL_RCC_OscConfig+0x358>
 80024d8:	4b5a      	ldr	r3, [pc, #360]	@ (8002644 <HAL_RCC_OscConfig+0x4ac>)
 80024da:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80024dc:	4a59      	ldr	r2, [pc, #356]	@ (8002644 <HAL_RCC_OscConfig+0x4ac>)
 80024de:	f023 0301 	bic.w	r3, r3, #1
 80024e2:	6713      	str	r3, [r2, #112]	@ 0x70
 80024e4:	4b57      	ldr	r3, [pc, #348]	@ (8002644 <HAL_RCC_OscConfig+0x4ac>)
 80024e6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80024e8:	4a56      	ldr	r2, [pc, #344]	@ (8002644 <HAL_RCC_OscConfig+0x4ac>)
 80024ea:	f023 0304 	bic.w	r3, r3, #4
 80024ee:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	689b      	ldr	r3, [r3, #8]
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d015      	beq.n	8002524 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80024f8:	f7ff f8d6 	bl	80016a8 <HAL_GetTick>
 80024fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80024fe:	e00a      	b.n	8002516 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002500:	f7ff f8d2 	bl	80016a8 <HAL_GetTick>
 8002504:	4602      	mov	r2, r0
 8002506:	693b      	ldr	r3, [r7, #16]
 8002508:	1ad3      	subs	r3, r2, r3
 800250a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800250e:	4293      	cmp	r3, r2
 8002510:	d901      	bls.n	8002516 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8002512:	2303      	movs	r3, #3
 8002514:	e0d7      	b.n	80026c6 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002516:	4b4b      	ldr	r3, [pc, #300]	@ (8002644 <HAL_RCC_OscConfig+0x4ac>)
 8002518:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800251a:	f003 0302 	and.w	r3, r3, #2
 800251e:	2b00      	cmp	r3, #0
 8002520:	d0ee      	beq.n	8002500 <HAL_RCC_OscConfig+0x368>
 8002522:	e014      	b.n	800254e <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002524:	f7ff f8c0 	bl	80016a8 <HAL_GetTick>
 8002528:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800252a:	e00a      	b.n	8002542 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800252c:	f7ff f8bc 	bl	80016a8 <HAL_GetTick>
 8002530:	4602      	mov	r2, r0
 8002532:	693b      	ldr	r3, [r7, #16]
 8002534:	1ad3      	subs	r3, r2, r3
 8002536:	f241 3288 	movw	r2, #5000	@ 0x1388
 800253a:	4293      	cmp	r3, r2
 800253c:	d901      	bls.n	8002542 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800253e:	2303      	movs	r3, #3
 8002540:	e0c1      	b.n	80026c6 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002542:	4b40      	ldr	r3, [pc, #256]	@ (8002644 <HAL_RCC_OscConfig+0x4ac>)
 8002544:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002546:	f003 0302 	and.w	r3, r3, #2
 800254a:	2b00      	cmp	r3, #0
 800254c:	d1ee      	bne.n	800252c <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800254e:	7dfb      	ldrb	r3, [r7, #23]
 8002550:	2b01      	cmp	r3, #1
 8002552:	d105      	bne.n	8002560 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002554:	4b3b      	ldr	r3, [pc, #236]	@ (8002644 <HAL_RCC_OscConfig+0x4ac>)
 8002556:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002558:	4a3a      	ldr	r2, [pc, #232]	@ (8002644 <HAL_RCC_OscConfig+0x4ac>)
 800255a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800255e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	699b      	ldr	r3, [r3, #24]
 8002564:	2b00      	cmp	r3, #0
 8002566:	f000 80ad 	beq.w	80026c4 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800256a:	4b36      	ldr	r3, [pc, #216]	@ (8002644 <HAL_RCC_OscConfig+0x4ac>)
 800256c:	689b      	ldr	r3, [r3, #8]
 800256e:	f003 030c 	and.w	r3, r3, #12
 8002572:	2b08      	cmp	r3, #8
 8002574:	d060      	beq.n	8002638 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	699b      	ldr	r3, [r3, #24]
 800257a:	2b02      	cmp	r3, #2
 800257c:	d145      	bne.n	800260a <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800257e:	4b33      	ldr	r3, [pc, #204]	@ (800264c <HAL_RCC_OscConfig+0x4b4>)
 8002580:	2200      	movs	r2, #0
 8002582:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002584:	f7ff f890 	bl	80016a8 <HAL_GetTick>
 8002588:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800258a:	e008      	b.n	800259e <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800258c:	f7ff f88c 	bl	80016a8 <HAL_GetTick>
 8002590:	4602      	mov	r2, r0
 8002592:	693b      	ldr	r3, [r7, #16]
 8002594:	1ad3      	subs	r3, r2, r3
 8002596:	2b02      	cmp	r3, #2
 8002598:	d901      	bls.n	800259e <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 800259a:	2303      	movs	r3, #3
 800259c:	e093      	b.n	80026c6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800259e:	4b29      	ldr	r3, [pc, #164]	@ (8002644 <HAL_RCC_OscConfig+0x4ac>)
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d1f0      	bne.n	800258c <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	69da      	ldr	r2, [r3, #28]
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	6a1b      	ldr	r3, [r3, #32]
 80025b2:	431a      	orrs	r2, r3
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025b8:	019b      	lsls	r3, r3, #6
 80025ba:	431a      	orrs	r2, r3
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025c0:	085b      	lsrs	r3, r3, #1
 80025c2:	3b01      	subs	r3, #1
 80025c4:	041b      	lsls	r3, r3, #16
 80025c6:	431a      	orrs	r2, r3
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025cc:	061b      	lsls	r3, r3, #24
 80025ce:	431a      	orrs	r2, r3
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025d4:	071b      	lsls	r3, r3, #28
 80025d6:	491b      	ldr	r1, [pc, #108]	@ (8002644 <HAL_RCC_OscConfig+0x4ac>)
 80025d8:	4313      	orrs	r3, r2
 80025da:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80025dc:	4b1b      	ldr	r3, [pc, #108]	@ (800264c <HAL_RCC_OscConfig+0x4b4>)
 80025de:	2201      	movs	r2, #1
 80025e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025e2:	f7ff f861 	bl	80016a8 <HAL_GetTick>
 80025e6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80025e8:	e008      	b.n	80025fc <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80025ea:	f7ff f85d 	bl	80016a8 <HAL_GetTick>
 80025ee:	4602      	mov	r2, r0
 80025f0:	693b      	ldr	r3, [r7, #16]
 80025f2:	1ad3      	subs	r3, r2, r3
 80025f4:	2b02      	cmp	r3, #2
 80025f6:	d901      	bls.n	80025fc <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 80025f8:	2303      	movs	r3, #3
 80025fa:	e064      	b.n	80026c6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80025fc:	4b11      	ldr	r3, [pc, #68]	@ (8002644 <HAL_RCC_OscConfig+0x4ac>)
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002604:	2b00      	cmp	r3, #0
 8002606:	d0f0      	beq.n	80025ea <HAL_RCC_OscConfig+0x452>
 8002608:	e05c      	b.n	80026c4 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800260a:	4b10      	ldr	r3, [pc, #64]	@ (800264c <HAL_RCC_OscConfig+0x4b4>)
 800260c:	2200      	movs	r2, #0
 800260e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002610:	f7ff f84a 	bl	80016a8 <HAL_GetTick>
 8002614:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002616:	e008      	b.n	800262a <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002618:	f7ff f846 	bl	80016a8 <HAL_GetTick>
 800261c:	4602      	mov	r2, r0
 800261e:	693b      	ldr	r3, [r7, #16]
 8002620:	1ad3      	subs	r3, r2, r3
 8002622:	2b02      	cmp	r3, #2
 8002624:	d901      	bls.n	800262a <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8002626:	2303      	movs	r3, #3
 8002628:	e04d      	b.n	80026c6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800262a:	4b06      	ldr	r3, [pc, #24]	@ (8002644 <HAL_RCC_OscConfig+0x4ac>)
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002632:	2b00      	cmp	r3, #0
 8002634:	d1f0      	bne.n	8002618 <HAL_RCC_OscConfig+0x480>
 8002636:	e045      	b.n	80026c4 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	699b      	ldr	r3, [r3, #24]
 800263c:	2b01      	cmp	r3, #1
 800263e:	d107      	bne.n	8002650 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8002640:	2301      	movs	r3, #1
 8002642:	e040      	b.n	80026c6 <HAL_RCC_OscConfig+0x52e>
 8002644:	40023800 	.word	0x40023800
 8002648:	40007000 	.word	0x40007000
 800264c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002650:	4b1f      	ldr	r3, [pc, #124]	@ (80026d0 <HAL_RCC_OscConfig+0x538>)
 8002652:	685b      	ldr	r3, [r3, #4]
 8002654:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	699b      	ldr	r3, [r3, #24]
 800265a:	2b01      	cmp	r3, #1
 800265c:	d030      	beq.n	80026c0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002668:	429a      	cmp	r2, r3
 800266a:	d129      	bne.n	80026c0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002676:	429a      	cmp	r2, r3
 8002678:	d122      	bne.n	80026c0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800267a:	68fa      	ldr	r2, [r7, #12]
 800267c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002680:	4013      	ands	r3, r2
 8002682:	687a      	ldr	r2, [r7, #4]
 8002684:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002686:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002688:	4293      	cmp	r3, r2
 800268a:	d119      	bne.n	80026c0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002696:	085b      	lsrs	r3, r3, #1
 8002698:	3b01      	subs	r3, #1
 800269a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800269c:	429a      	cmp	r2, r3
 800269e:	d10f      	bne.n	80026c0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026aa:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80026ac:	429a      	cmp	r2, r3
 80026ae:	d107      	bne.n	80026c0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026ba:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80026bc:	429a      	cmp	r2, r3
 80026be:	d001      	beq.n	80026c4 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80026c0:	2301      	movs	r3, #1
 80026c2:	e000      	b.n	80026c6 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 80026c4:	2300      	movs	r3, #0
}
 80026c6:	4618      	mov	r0, r3
 80026c8:	3718      	adds	r7, #24
 80026ca:	46bd      	mov	sp, r7
 80026cc:	bd80      	pop	{r7, pc}
 80026ce:	bf00      	nop
 80026d0:	40023800 	.word	0x40023800

080026d4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80026d4:	b580      	push	{r7, lr}
 80026d6:	b082      	sub	sp, #8
 80026d8:	af00      	add	r7, sp, #0
 80026da:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d101      	bne.n	80026e6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80026e2:	2301      	movs	r3, #1
 80026e4:	e041      	b.n	800276a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80026ec:	b2db      	uxtb	r3, r3
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d106      	bne.n	8002700 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	2200      	movs	r2, #0
 80026f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80026fa:	6878      	ldr	r0, [r7, #4]
 80026fc:	f000 f839 	bl	8002772 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	2202      	movs	r2, #2
 8002704:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681a      	ldr	r2, [r3, #0]
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	3304      	adds	r3, #4
 8002710:	4619      	mov	r1, r3
 8002712:	4610      	mov	r0, r2
 8002714:	f000 f9c0 	bl	8002a98 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	2201      	movs	r2, #1
 800271c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	2201      	movs	r2, #1
 8002724:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	2201      	movs	r2, #1
 800272c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	2201      	movs	r2, #1
 8002734:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	2201      	movs	r2, #1
 800273c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	2201      	movs	r2, #1
 8002744:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	2201      	movs	r2, #1
 800274c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	2201      	movs	r2, #1
 8002754:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	2201      	movs	r2, #1
 800275c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	2201      	movs	r2, #1
 8002764:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002768:	2300      	movs	r3, #0
}
 800276a:	4618      	mov	r0, r3
 800276c:	3708      	adds	r7, #8
 800276e:	46bd      	mov	sp, r7
 8002770:	bd80      	pop	{r7, pc}

08002772 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8002772:	b480      	push	{r7}
 8002774:	b083      	sub	sp, #12
 8002776:	af00      	add	r7, sp, #0
 8002778:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800277a:	bf00      	nop
 800277c:	370c      	adds	r7, #12
 800277e:	46bd      	mov	sp, r7
 8002780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002784:	4770      	bx	lr
	...

08002788 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002788:	b480      	push	{r7}
 800278a:	b085      	sub	sp, #20
 800278c:	af00      	add	r7, sp, #0
 800278e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002796:	b2db      	uxtb	r3, r3
 8002798:	2b01      	cmp	r3, #1
 800279a:	d001      	beq.n	80027a0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800279c:	2301      	movs	r3, #1
 800279e:	e04e      	b.n	800283e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	2202      	movs	r2, #2
 80027a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	68da      	ldr	r2, [r3, #12]
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	f042 0201 	orr.w	r2, r2, #1
 80027b6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	4a23      	ldr	r2, [pc, #140]	@ (800284c <HAL_TIM_Base_Start_IT+0xc4>)
 80027be:	4293      	cmp	r3, r2
 80027c0:	d022      	beq.n	8002808 <HAL_TIM_Base_Start_IT+0x80>
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80027ca:	d01d      	beq.n	8002808 <HAL_TIM_Base_Start_IT+0x80>
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	4a1f      	ldr	r2, [pc, #124]	@ (8002850 <HAL_TIM_Base_Start_IT+0xc8>)
 80027d2:	4293      	cmp	r3, r2
 80027d4:	d018      	beq.n	8002808 <HAL_TIM_Base_Start_IT+0x80>
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	4a1e      	ldr	r2, [pc, #120]	@ (8002854 <HAL_TIM_Base_Start_IT+0xcc>)
 80027dc:	4293      	cmp	r3, r2
 80027de:	d013      	beq.n	8002808 <HAL_TIM_Base_Start_IT+0x80>
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	4a1c      	ldr	r2, [pc, #112]	@ (8002858 <HAL_TIM_Base_Start_IT+0xd0>)
 80027e6:	4293      	cmp	r3, r2
 80027e8:	d00e      	beq.n	8002808 <HAL_TIM_Base_Start_IT+0x80>
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	4a1b      	ldr	r2, [pc, #108]	@ (800285c <HAL_TIM_Base_Start_IT+0xd4>)
 80027f0:	4293      	cmp	r3, r2
 80027f2:	d009      	beq.n	8002808 <HAL_TIM_Base_Start_IT+0x80>
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	4a19      	ldr	r2, [pc, #100]	@ (8002860 <HAL_TIM_Base_Start_IT+0xd8>)
 80027fa:	4293      	cmp	r3, r2
 80027fc:	d004      	beq.n	8002808 <HAL_TIM_Base_Start_IT+0x80>
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	4a18      	ldr	r2, [pc, #96]	@ (8002864 <HAL_TIM_Base_Start_IT+0xdc>)
 8002804:	4293      	cmp	r3, r2
 8002806:	d111      	bne.n	800282c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	689b      	ldr	r3, [r3, #8]
 800280e:	f003 0307 	and.w	r3, r3, #7
 8002812:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	2b06      	cmp	r3, #6
 8002818:	d010      	beq.n	800283c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	681a      	ldr	r2, [r3, #0]
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	f042 0201 	orr.w	r2, r2, #1
 8002828:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800282a:	e007      	b.n	800283c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	681a      	ldr	r2, [r3, #0]
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	f042 0201 	orr.w	r2, r2, #1
 800283a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800283c:	2300      	movs	r3, #0
}
 800283e:	4618      	mov	r0, r3
 8002840:	3714      	adds	r7, #20
 8002842:	46bd      	mov	sp, r7
 8002844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002848:	4770      	bx	lr
 800284a:	bf00      	nop
 800284c:	40010000 	.word	0x40010000
 8002850:	40000400 	.word	0x40000400
 8002854:	40000800 	.word	0x40000800
 8002858:	40000c00 	.word	0x40000c00
 800285c:	40010400 	.word	0x40010400
 8002860:	40014000 	.word	0x40014000
 8002864:	40001800 	.word	0x40001800

08002868 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002868:	b580      	push	{r7, lr}
 800286a:	b084      	sub	sp, #16
 800286c:	af00      	add	r7, sp, #0
 800286e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	68db      	ldr	r3, [r3, #12]
 8002876:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	691b      	ldr	r3, [r3, #16]
 800287e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002880:	68bb      	ldr	r3, [r7, #8]
 8002882:	f003 0302 	and.w	r3, r3, #2
 8002886:	2b00      	cmp	r3, #0
 8002888:	d020      	beq.n	80028cc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	f003 0302 	and.w	r3, r3, #2
 8002890:	2b00      	cmp	r3, #0
 8002892:	d01b      	beq.n	80028cc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	f06f 0202 	mvn.w	r2, #2
 800289c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	2201      	movs	r2, #1
 80028a2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	699b      	ldr	r3, [r3, #24]
 80028aa:	f003 0303 	and.w	r3, r3, #3
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d003      	beq.n	80028ba <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80028b2:	6878      	ldr	r0, [r7, #4]
 80028b4:	f000 f8d2 	bl	8002a5c <HAL_TIM_IC_CaptureCallback>
 80028b8:	e005      	b.n	80028c6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80028ba:	6878      	ldr	r0, [r7, #4]
 80028bc:	f000 f8c4 	bl	8002a48 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80028c0:	6878      	ldr	r0, [r7, #4]
 80028c2:	f000 f8d5 	bl	8002a70 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	2200      	movs	r2, #0
 80028ca:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80028cc:	68bb      	ldr	r3, [r7, #8]
 80028ce:	f003 0304 	and.w	r3, r3, #4
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d020      	beq.n	8002918 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	f003 0304 	and.w	r3, r3, #4
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d01b      	beq.n	8002918 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	f06f 0204 	mvn.w	r2, #4
 80028e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	2202      	movs	r2, #2
 80028ee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	699b      	ldr	r3, [r3, #24]
 80028f6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d003      	beq.n	8002906 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80028fe:	6878      	ldr	r0, [r7, #4]
 8002900:	f000 f8ac 	bl	8002a5c <HAL_TIM_IC_CaptureCallback>
 8002904:	e005      	b.n	8002912 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002906:	6878      	ldr	r0, [r7, #4]
 8002908:	f000 f89e 	bl	8002a48 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800290c:	6878      	ldr	r0, [r7, #4]
 800290e:	f000 f8af 	bl	8002a70 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	2200      	movs	r2, #0
 8002916:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002918:	68bb      	ldr	r3, [r7, #8]
 800291a:	f003 0308 	and.w	r3, r3, #8
 800291e:	2b00      	cmp	r3, #0
 8002920:	d020      	beq.n	8002964 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	f003 0308 	and.w	r3, r3, #8
 8002928:	2b00      	cmp	r3, #0
 800292a:	d01b      	beq.n	8002964 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	f06f 0208 	mvn.w	r2, #8
 8002934:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	2204      	movs	r2, #4
 800293a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	69db      	ldr	r3, [r3, #28]
 8002942:	f003 0303 	and.w	r3, r3, #3
 8002946:	2b00      	cmp	r3, #0
 8002948:	d003      	beq.n	8002952 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800294a:	6878      	ldr	r0, [r7, #4]
 800294c:	f000 f886 	bl	8002a5c <HAL_TIM_IC_CaptureCallback>
 8002950:	e005      	b.n	800295e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002952:	6878      	ldr	r0, [r7, #4]
 8002954:	f000 f878 	bl	8002a48 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002958:	6878      	ldr	r0, [r7, #4]
 800295a:	f000 f889 	bl	8002a70 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	2200      	movs	r2, #0
 8002962:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002964:	68bb      	ldr	r3, [r7, #8]
 8002966:	f003 0310 	and.w	r3, r3, #16
 800296a:	2b00      	cmp	r3, #0
 800296c:	d020      	beq.n	80029b0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	f003 0310 	and.w	r3, r3, #16
 8002974:	2b00      	cmp	r3, #0
 8002976:	d01b      	beq.n	80029b0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	f06f 0210 	mvn.w	r2, #16
 8002980:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	2208      	movs	r2, #8
 8002986:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	69db      	ldr	r3, [r3, #28]
 800298e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002992:	2b00      	cmp	r3, #0
 8002994:	d003      	beq.n	800299e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002996:	6878      	ldr	r0, [r7, #4]
 8002998:	f000 f860 	bl	8002a5c <HAL_TIM_IC_CaptureCallback>
 800299c:	e005      	b.n	80029aa <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800299e:	6878      	ldr	r0, [r7, #4]
 80029a0:	f000 f852 	bl	8002a48 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80029a4:	6878      	ldr	r0, [r7, #4]
 80029a6:	f000 f863 	bl	8002a70 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	2200      	movs	r2, #0
 80029ae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80029b0:	68bb      	ldr	r3, [r7, #8]
 80029b2:	f003 0301 	and.w	r3, r3, #1
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d00c      	beq.n	80029d4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	f003 0301 	and.w	r3, r3, #1
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d007      	beq.n	80029d4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	f06f 0201 	mvn.w	r2, #1
 80029cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80029ce:	6878      	ldr	r0, [r7, #4]
 80029d0:	f7fe fc0e 	bl	80011f0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80029d4:	68bb      	ldr	r3, [r7, #8]
 80029d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d00c      	beq.n	80029f8 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d007      	beq.n	80029f8 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80029f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80029f2:	6878      	ldr	r0, [r7, #4]
 80029f4:	f000 f900 	bl	8002bf8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80029f8:	68bb      	ldr	r3, [r7, #8]
 80029fa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d00c      	beq.n	8002a1c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d007      	beq.n	8002a1c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002a14:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002a16:	6878      	ldr	r0, [r7, #4]
 8002a18:	f000 f834 	bl	8002a84 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002a1c:	68bb      	ldr	r3, [r7, #8]
 8002a1e:	f003 0320 	and.w	r3, r3, #32
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d00c      	beq.n	8002a40 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	f003 0320 	and.w	r3, r3, #32
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d007      	beq.n	8002a40 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	f06f 0220 	mvn.w	r2, #32
 8002a38:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002a3a:	6878      	ldr	r0, [r7, #4]
 8002a3c:	f000 f8d2 	bl	8002be4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002a40:	bf00      	nop
 8002a42:	3710      	adds	r7, #16
 8002a44:	46bd      	mov	sp, r7
 8002a46:	bd80      	pop	{r7, pc}

08002a48 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002a48:	b480      	push	{r7}
 8002a4a:	b083      	sub	sp, #12
 8002a4c:	af00      	add	r7, sp, #0
 8002a4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002a50:	bf00      	nop
 8002a52:	370c      	adds	r7, #12
 8002a54:	46bd      	mov	sp, r7
 8002a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a5a:	4770      	bx	lr

08002a5c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002a5c:	b480      	push	{r7}
 8002a5e:	b083      	sub	sp, #12
 8002a60:	af00      	add	r7, sp, #0
 8002a62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002a64:	bf00      	nop
 8002a66:	370c      	adds	r7, #12
 8002a68:	46bd      	mov	sp, r7
 8002a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a6e:	4770      	bx	lr

08002a70 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002a70:	b480      	push	{r7}
 8002a72:	b083      	sub	sp, #12
 8002a74:	af00      	add	r7, sp, #0
 8002a76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002a78:	bf00      	nop
 8002a7a:	370c      	adds	r7, #12
 8002a7c:	46bd      	mov	sp, r7
 8002a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a82:	4770      	bx	lr

08002a84 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002a84:	b480      	push	{r7}
 8002a86:	b083      	sub	sp, #12
 8002a88:	af00      	add	r7, sp, #0
 8002a8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002a8c:	bf00      	nop
 8002a8e:	370c      	adds	r7, #12
 8002a90:	46bd      	mov	sp, r7
 8002a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a96:	4770      	bx	lr

08002a98 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002a98:	b480      	push	{r7}
 8002a9a:	b085      	sub	sp, #20
 8002a9c:	af00      	add	r7, sp, #0
 8002a9e:	6078      	str	r0, [r7, #4]
 8002aa0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	4a43      	ldr	r2, [pc, #268]	@ (8002bb8 <TIM_Base_SetConfig+0x120>)
 8002aac:	4293      	cmp	r3, r2
 8002aae:	d013      	beq.n	8002ad8 <TIM_Base_SetConfig+0x40>
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002ab6:	d00f      	beq.n	8002ad8 <TIM_Base_SetConfig+0x40>
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	4a40      	ldr	r2, [pc, #256]	@ (8002bbc <TIM_Base_SetConfig+0x124>)
 8002abc:	4293      	cmp	r3, r2
 8002abe:	d00b      	beq.n	8002ad8 <TIM_Base_SetConfig+0x40>
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	4a3f      	ldr	r2, [pc, #252]	@ (8002bc0 <TIM_Base_SetConfig+0x128>)
 8002ac4:	4293      	cmp	r3, r2
 8002ac6:	d007      	beq.n	8002ad8 <TIM_Base_SetConfig+0x40>
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	4a3e      	ldr	r2, [pc, #248]	@ (8002bc4 <TIM_Base_SetConfig+0x12c>)
 8002acc:	4293      	cmp	r3, r2
 8002ace:	d003      	beq.n	8002ad8 <TIM_Base_SetConfig+0x40>
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	4a3d      	ldr	r2, [pc, #244]	@ (8002bc8 <TIM_Base_SetConfig+0x130>)
 8002ad4:	4293      	cmp	r3, r2
 8002ad6:	d108      	bne.n	8002aea <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002ade:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002ae0:	683b      	ldr	r3, [r7, #0]
 8002ae2:	685b      	ldr	r3, [r3, #4]
 8002ae4:	68fa      	ldr	r2, [r7, #12]
 8002ae6:	4313      	orrs	r3, r2
 8002ae8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	4a32      	ldr	r2, [pc, #200]	@ (8002bb8 <TIM_Base_SetConfig+0x120>)
 8002aee:	4293      	cmp	r3, r2
 8002af0:	d02b      	beq.n	8002b4a <TIM_Base_SetConfig+0xb2>
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002af8:	d027      	beq.n	8002b4a <TIM_Base_SetConfig+0xb2>
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	4a2f      	ldr	r2, [pc, #188]	@ (8002bbc <TIM_Base_SetConfig+0x124>)
 8002afe:	4293      	cmp	r3, r2
 8002b00:	d023      	beq.n	8002b4a <TIM_Base_SetConfig+0xb2>
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	4a2e      	ldr	r2, [pc, #184]	@ (8002bc0 <TIM_Base_SetConfig+0x128>)
 8002b06:	4293      	cmp	r3, r2
 8002b08:	d01f      	beq.n	8002b4a <TIM_Base_SetConfig+0xb2>
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	4a2d      	ldr	r2, [pc, #180]	@ (8002bc4 <TIM_Base_SetConfig+0x12c>)
 8002b0e:	4293      	cmp	r3, r2
 8002b10:	d01b      	beq.n	8002b4a <TIM_Base_SetConfig+0xb2>
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	4a2c      	ldr	r2, [pc, #176]	@ (8002bc8 <TIM_Base_SetConfig+0x130>)
 8002b16:	4293      	cmp	r3, r2
 8002b18:	d017      	beq.n	8002b4a <TIM_Base_SetConfig+0xb2>
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	4a2b      	ldr	r2, [pc, #172]	@ (8002bcc <TIM_Base_SetConfig+0x134>)
 8002b1e:	4293      	cmp	r3, r2
 8002b20:	d013      	beq.n	8002b4a <TIM_Base_SetConfig+0xb2>
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	4a2a      	ldr	r2, [pc, #168]	@ (8002bd0 <TIM_Base_SetConfig+0x138>)
 8002b26:	4293      	cmp	r3, r2
 8002b28:	d00f      	beq.n	8002b4a <TIM_Base_SetConfig+0xb2>
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	4a29      	ldr	r2, [pc, #164]	@ (8002bd4 <TIM_Base_SetConfig+0x13c>)
 8002b2e:	4293      	cmp	r3, r2
 8002b30:	d00b      	beq.n	8002b4a <TIM_Base_SetConfig+0xb2>
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	4a28      	ldr	r2, [pc, #160]	@ (8002bd8 <TIM_Base_SetConfig+0x140>)
 8002b36:	4293      	cmp	r3, r2
 8002b38:	d007      	beq.n	8002b4a <TIM_Base_SetConfig+0xb2>
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	4a27      	ldr	r2, [pc, #156]	@ (8002bdc <TIM_Base_SetConfig+0x144>)
 8002b3e:	4293      	cmp	r3, r2
 8002b40:	d003      	beq.n	8002b4a <TIM_Base_SetConfig+0xb2>
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	4a26      	ldr	r2, [pc, #152]	@ (8002be0 <TIM_Base_SetConfig+0x148>)
 8002b46:	4293      	cmp	r3, r2
 8002b48:	d108      	bne.n	8002b5c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002b50:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002b52:	683b      	ldr	r3, [r7, #0]
 8002b54:	68db      	ldr	r3, [r3, #12]
 8002b56:	68fa      	ldr	r2, [r7, #12]
 8002b58:	4313      	orrs	r3, r2
 8002b5a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002b62:	683b      	ldr	r3, [r7, #0]
 8002b64:	695b      	ldr	r3, [r3, #20]
 8002b66:	4313      	orrs	r3, r2
 8002b68:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002b6a:	683b      	ldr	r3, [r7, #0]
 8002b6c:	689a      	ldr	r2, [r3, #8]
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002b72:	683b      	ldr	r3, [r7, #0]
 8002b74:	681a      	ldr	r2, [r3, #0]
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	4a0e      	ldr	r2, [pc, #56]	@ (8002bb8 <TIM_Base_SetConfig+0x120>)
 8002b7e:	4293      	cmp	r3, r2
 8002b80:	d003      	beq.n	8002b8a <TIM_Base_SetConfig+0xf2>
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	4a10      	ldr	r2, [pc, #64]	@ (8002bc8 <TIM_Base_SetConfig+0x130>)
 8002b86:	4293      	cmp	r3, r2
 8002b88:	d103      	bne.n	8002b92 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002b8a:	683b      	ldr	r3, [r7, #0]
 8002b8c:	691a      	ldr	r2, [r3, #16]
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	f043 0204 	orr.w	r2, r3, #4
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	2201      	movs	r2, #1
 8002ba2:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	68fa      	ldr	r2, [r7, #12]
 8002ba8:	601a      	str	r2, [r3, #0]
}
 8002baa:	bf00      	nop
 8002bac:	3714      	adds	r7, #20
 8002bae:	46bd      	mov	sp, r7
 8002bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb4:	4770      	bx	lr
 8002bb6:	bf00      	nop
 8002bb8:	40010000 	.word	0x40010000
 8002bbc:	40000400 	.word	0x40000400
 8002bc0:	40000800 	.word	0x40000800
 8002bc4:	40000c00 	.word	0x40000c00
 8002bc8:	40010400 	.word	0x40010400
 8002bcc:	40014000 	.word	0x40014000
 8002bd0:	40014400 	.word	0x40014400
 8002bd4:	40014800 	.word	0x40014800
 8002bd8:	40001800 	.word	0x40001800
 8002bdc:	40001c00 	.word	0x40001c00
 8002be0:	40002000 	.word	0x40002000

08002be4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002be4:	b480      	push	{r7}
 8002be6:	b083      	sub	sp, #12
 8002be8:	af00      	add	r7, sp, #0
 8002bea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002bec:	bf00      	nop
 8002bee:	370c      	adds	r7, #12
 8002bf0:	46bd      	mov	sp, r7
 8002bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf6:	4770      	bx	lr

08002bf8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002bf8:	b480      	push	{r7}
 8002bfa:	b083      	sub	sp, #12
 8002bfc:	af00      	add	r7, sp, #0
 8002bfe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002c00:	bf00      	nop
 8002c02:	370c      	adds	r7, #12
 8002c04:	46bd      	mov	sp, r7
 8002c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c0a:	4770      	bx	lr

08002c0c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002c0c:	b580      	push	{r7, lr}
 8002c0e:	b082      	sub	sp, #8
 8002c10:	af00      	add	r7, sp, #0
 8002c12:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d101      	bne.n	8002c1e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002c1a:	2301      	movs	r3, #1
 8002c1c:	e042      	b.n	8002ca4 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002c24:	b2db      	uxtb	r3, r3
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d106      	bne.n	8002c38 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	2200      	movs	r2, #0
 8002c2e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002c32:	6878      	ldr	r0, [r7, #4]
 8002c34:	f7fe fb20 	bl	8001278 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	2224      	movs	r2, #36	@ 0x24
 8002c3c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	68da      	ldr	r2, [r3, #12]
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002c4e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002c50:	6878      	ldr	r0, [r7, #4]
 8002c52:	f000 f973 	bl	8002f3c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	691a      	ldr	r2, [r3, #16]
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002c64:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	695a      	ldr	r2, [r3, #20]
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002c74:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	68da      	ldr	r2, [r3, #12]
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002c84:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	2200      	movs	r2, #0
 8002c8a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	2220      	movs	r2, #32
 8002c90:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	2220      	movs	r2, #32
 8002c98:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	2200      	movs	r2, #0
 8002ca0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002ca2:	2300      	movs	r3, #0
}
 8002ca4:	4618      	mov	r0, r3
 8002ca6:	3708      	adds	r7, #8
 8002ca8:	46bd      	mov	sp, r7
 8002caa:	bd80      	pop	{r7, pc}

08002cac <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002cac:	b580      	push	{r7, lr}
 8002cae:	b08a      	sub	sp, #40	@ 0x28
 8002cb0:	af02      	add	r7, sp, #8
 8002cb2:	60f8      	str	r0, [r7, #12]
 8002cb4:	60b9      	str	r1, [r7, #8]
 8002cb6:	603b      	str	r3, [r7, #0]
 8002cb8:	4613      	mov	r3, r2
 8002cba:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002cbc:	2300      	movs	r3, #0
 8002cbe:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002cc6:	b2db      	uxtb	r3, r3
 8002cc8:	2b20      	cmp	r3, #32
 8002cca:	d175      	bne.n	8002db8 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002ccc:	68bb      	ldr	r3, [r7, #8]
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d002      	beq.n	8002cd8 <HAL_UART_Transmit+0x2c>
 8002cd2:	88fb      	ldrh	r3, [r7, #6]
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d101      	bne.n	8002cdc <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002cd8:	2301      	movs	r3, #1
 8002cda:	e06e      	b.n	8002dba <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	2200      	movs	r2, #0
 8002ce0:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	2221      	movs	r2, #33	@ 0x21
 8002ce6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002cea:	f7fe fcdd 	bl	80016a8 <HAL_GetTick>
 8002cee:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	88fa      	ldrh	r2, [r7, #6]
 8002cf4:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	88fa      	ldrh	r2, [r7, #6]
 8002cfa:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	689b      	ldr	r3, [r3, #8]
 8002d00:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002d04:	d108      	bne.n	8002d18 <HAL_UART_Transmit+0x6c>
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	691b      	ldr	r3, [r3, #16]
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d104      	bne.n	8002d18 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002d0e:	2300      	movs	r3, #0
 8002d10:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002d12:	68bb      	ldr	r3, [r7, #8]
 8002d14:	61bb      	str	r3, [r7, #24]
 8002d16:	e003      	b.n	8002d20 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002d18:	68bb      	ldr	r3, [r7, #8]
 8002d1a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002d1c:	2300      	movs	r3, #0
 8002d1e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002d20:	e02e      	b.n	8002d80 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002d22:	683b      	ldr	r3, [r7, #0]
 8002d24:	9300      	str	r3, [sp, #0]
 8002d26:	697b      	ldr	r3, [r7, #20]
 8002d28:	2200      	movs	r2, #0
 8002d2a:	2180      	movs	r1, #128	@ 0x80
 8002d2c:	68f8      	ldr	r0, [r7, #12]
 8002d2e:	f000 f848 	bl	8002dc2 <UART_WaitOnFlagUntilTimeout>
 8002d32:	4603      	mov	r3, r0
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d005      	beq.n	8002d44 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	2220      	movs	r2, #32
 8002d3c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8002d40:	2303      	movs	r3, #3
 8002d42:	e03a      	b.n	8002dba <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8002d44:	69fb      	ldr	r3, [r7, #28]
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d10b      	bne.n	8002d62 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002d4a:	69bb      	ldr	r3, [r7, #24]
 8002d4c:	881b      	ldrh	r3, [r3, #0]
 8002d4e:	461a      	mov	r2, r3
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002d58:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002d5a:	69bb      	ldr	r3, [r7, #24]
 8002d5c:	3302      	adds	r3, #2
 8002d5e:	61bb      	str	r3, [r7, #24]
 8002d60:	e007      	b.n	8002d72 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002d62:	69fb      	ldr	r3, [r7, #28]
 8002d64:	781a      	ldrb	r2, [r3, #0]
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002d6c:	69fb      	ldr	r3, [r7, #28]
 8002d6e:	3301      	adds	r3, #1
 8002d70:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002d76:	b29b      	uxth	r3, r3
 8002d78:	3b01      	subs	r3, #1
 8002d7a:	b29a      	uxth	r2, r3
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002d84:	b29b      	uxth	r3, r3
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d1cb      	bne.n	8002d22 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002d8a:	683b      	ldr	r3, [r7, #0]
 8002d8c:	9300      	str	r3, [sp, #0]
 8002d8e:	697b      	ldr	r3, [r7, #20]
 8002d90:	2200      	movs	r2, #0
 8002d92:	2140      	movs	r1, #64	@ 0x40
 8002d94:	68f8      	ldr	r0, [r7, #12]
 8002d96:	f000 f814 	bl	8002dc2 <UART_WaitOnFlagUntilTimeout>
 8002d9a:	4603      	mov	r3, r0
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d005      	beq.n	8002dac <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	2220      	movs	r2, #32
 8002da4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8002da8:	2303      	movs	r3, #3
 8002daa:	e006      	b.n	8002dba <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	2220      	movs	r2, #32
 8002db0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8002db4:	2300      	movs	r3, #0
 8002db6:	e000      	b.n	8002dba <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8002db8:	2302      	movs	r3, #2
  }
}
 8002dba:	4618      	mov	r0, r3
 8002dbc:	3720      	adds	r7, #32
 8002dbe:	46bd      	mov	sp, r7
 8002dc0:	bd80      	pop	{r7, pc}

08002dc2 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002dc2:	b580      	push	{r7, lr}
 8002dc4:	b086      	sub	sp, #24
 8002dc6:	af00      	add	r7, sp, #0
 8002dc8:	60f8      	str	r0, [r7, #12]
 8002dca:	60b9      	str	r1, [r7, #8]
 8002dcc:	603b      	str	r3, [r7, #0]
 8002dce:	4613      	mov	r3, r2
 8002dd0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002dd2:	e03b      	b.n	8002e4c <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002dd4:	6a3b      	ldr	r3, [r7, #32]
 8002dd6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002dda:	d037      	beq.n	8002e4c <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002ddc:	f7fe fc64 	bl	80016a8 <HAL_GetTick>
 8002de0:	4602      	mov	r2, r0
 8002de2:	683b      	ldr	r3, [r7, #0]
 8002de4:	1ad3      	subs	r3, r2, r3
 8002de6:	6a3a      	ldr	r2, [r7, #32]
 8002de8:	429a      	cmp	r2, r3
 8002dea:	d302      	bcc.n	8002df2 <UART_WaitOnFlagUntilTimeout+0x30>
 8002dec:	6a3b      	ldr	r3, [r7, #32]
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d101      	bne.n	8002df6 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002df2:	2303      	movs	r3, #3
 8002df4:	e03a      	b.n	8002e6c <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	68db      	ldr	r3, [r3, #12]
 8002dfc:	f003 0304 	and.w	r3, r3, #4
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d023      	beq.n	8002e4c <UART_WaitOnFlagUntilTimeout+0x8a>
 8002e04:	68bb      	ldr	r3, [r7, #8]
 8002e06:	2b80      	cmp	r3, #128	@ 0x80
 8002e08:	d020      	beq.n	8002e4c <UART_WaitOnFlagUntilTimeout+0x8a>
 8002e0a:	68bb      	ldr	r3, [r7, #8]
 8002e0c:	2b40      	cmp	r3, #64	@ 0x40
 8002e0e:	d01d      	beq.n	8002e4c <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	f003 0308 	and.w	r3, r3, #8
 8002e1a:	2b08      	cmp	r3, #8
 8002e1c:	d116      	bne.n	8002e4c <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8002e1e:	2300      	movs	r3, #0
 8002e20:	617b      	str	r3, [r7, #20]
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	617b      	str	r3, [r7, #20]
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	685b      	ldr	r3, [r3, #4]
 8002e30:	617b      	str	r3, [r7, #20]
 8002e32:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002e34:	68f8      	ldr	r0, [r7, #12]
 8002e36:	f000 f81d 	bl	8002e74 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	2208      	movs	r2, #8
 8002e3e:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	2200      	movs	r2, #0
 8002e44:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002e48:	2301      	movs	r3, #1
 8002e4a:	e00f      	b.n	8002e6c <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	681a      	ldr	r2, [r3, #0]
 8002e52:	68bb      	ldr	r3, [r7, #8]
 8002e54:	4013      	ands	r3, r2
 8002e56:	68ba      	ldr	r2, [r7, #8]
 8002e58:	429a      	cmp	r2, r3
 8002e5a:	bf0c      	ite	eq
 8002e5c:	2301      	moveq	r3, #1
 8002e5e:	2300      	movne	r3, #0
 8002e60:	b2db      	uxtb	r3, r3
 8002e62:	461a      	mov	r2, r3
 8002e64:	79fb      	ldrb	r3, [r7, #7]
 8002e66:	429a      	cmp	r2, r3
 8002e68:	d0b4      	beq.n	8002dd4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002e6a:	2300      	movs	r3, #0
}
 8002e6c:	4618      	mov	r0, r3
 8002e6e:	3718      	adds	r7, #24
 8002e70:	46bd      	mov	sp, r7
 8002e72:	bd80      	pop	{r7, pc}

08002e74 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002e74:	b480      	push	{r7}
 8002e76:	b095      	sub	sp, #84	@ 0x54
 8002e78:	af00      	add	r7, sp, #0
 8002e7a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	330c      	adds	r3, #12
 8002e82:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e84:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002e86:	e853 3f00 	ldrex	r3, [r3]
 8002e8a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002e8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e8e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002e92:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	330c      	adds	r3, #12
 8002e9a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002e9c:	643a      	str	r2, [r7, #64]	@ 0x40
 8002e9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ea0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002ea2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002ea4:	e841 2300 	strex	r3, r2, [r1]
 8002ea8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002eaa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d1e5      	bne.n	8002e7c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	3314      	adds	r3, #20
 8002eb6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002eb8:	6a3b      	ldr	r3, [r7, #32]
 8002eba:	e853 3f00 	ldrex	r3, [r3]
 8002ebe:	61fb      	str	r3, [r7, #28]
   return(result);
 8002ec0:	69fb      	ldr	r3, [r7, #28]
 8002ec2:	f023 0301 	bic.w	r3, r3, #1
 8002ec6:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	3314      	adds	r3, #20
 8002ece:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002ed0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002ed2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ed4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002ed6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002ed8:	e841 2300 	strex	r3, r2, [r1]
 8002edc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002ede:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d1e5      	bne.n	8002eb0 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ee8:	2b01      	cmp	r3, #1
 8002eea:	d119      	bne.n	8002f20 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	330c      	adds	r3, #12
 8002ef2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	e853 3f00 	ldrex	r3, [r3]
 8002efa:	60bb      	str	r3, [r7, #8]
   return(result);
 8002efc:	68bb      	ldr	r3, [r7, #8]
 8002efe:	f023 0310 	bic.w	r3, r3, #16
 8002f02:	647b      	str	r3, [r7, #68]	@ 0x44
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	330c      	adds	r3, #12
 8002f0a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002f0c:	61ba      	str	r2, [r7, #24]
 8002f0e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f10:	6979      	ldr	r1, [r7, #20]
 8002f12:	69ba      	ldr	r2, [r7, #24]
 8002f14:	e841 2300 	strex	r3, r2, [r1]
 8002f18:	613b      	str	r3, [r7, #16]
   return(result);
 8002f1a:	693b      	ldr	r3, [r7, #16]
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d1e5      	bne.n	8002eec <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	2220      	movs	r2, #32
 8002f24:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	2200      	movs	r2, #0
 8002f2c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8002f2e:	bf00      	nop
 8002f30:	3754      	adds	r7, #84	@ 0x54
 8002f32:	46bd      	mov	sp, r7
 8002f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f38:	4770      	bx	lr
	...

08002f3c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002f3c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002f40:	b0c0      	sub	sp, #256	@ 0x100
 8002f42:	af00      	add	r7, sp, #0
 8002f44:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002f48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	691b      	ldr	r3, [r3, #16]
 8002f50:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8002f54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f58:	68d9      	ldr	r1, [r3, #12]
 8002f5a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f5e:	681a      	ldr	r2, [r3, #0]
 8002f60:	ea40 0301 	orr.w	r3, r0, r1
 8002f64:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002f66:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f6a:	689a      	ldr	r2, [r3, #8]
 8002f6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f70:	691b      	ldr	r3, [r3, #16]
 8002f72:	431a      	orrs	r2, r3
 8002f74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f78:	695b      	ldr	r3, [r3, #20]
 8002f7a:	431a      	orrs	r2, r3
 8002f7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f80:	69db      	ldr	r3, [r3, #28]
 8002f82:	4313      	orrs	r3, r2
 8002f84:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002f88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	68db      	ldr	r3, [r3, #12]
 8002f90:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8002f94:	f021 010c 	bic.w	r1, r1, #12
 8002f98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f9c:	681a      	ldr	r2, [r3, #0]
 8002f9e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8002fa2:	430b      	orrs	r3, r1
 8002fa4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002fa6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	695b      	ldr	r3, [r3, #20]
 8002fae:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8002fb2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002fb6:	6999      	ldr	r1, [r3, #24]
 8002fb8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002fbc:	681a      	ldr	r2, [r3, #0]
 8002fbe:	ea40 0301 	orr.w	r3, r0, r1
 8002fc2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002fc4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002fc8:	681a      	ldr	r2, [r3, #0]
 8002fca:	4b8f      	ldr	r3, [pc, #572]	@ (8003208 <UART_SetConfig+0x2cc>)
 8002fcc:	429a      	cmp	r2, r3
 8002fce:	d005      	beq.n	8002fdc <UART_SetConfig+0xa0>
 8002fd0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002fd4:	681a      	ldr	r2, [r3, #0]
 8002fd6:	4b8d      	ldr	r3, [pc, #564]	@ (800320c <UART_SetConfig+0x2d0>)
 8002fd8:	429a      	cmp	r2, r3
 8002fda:	d104      	bne.n	8002fe6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002fdc:	f7fe feec 	bl	8001db8 <HAL_RCC_GetPCLK2Freq>
 8002fe0:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8002fe4:	e003      	b.n	8002fee <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002fe6:	f7fe fed3 	bl	8001d90 <HAL_RCC_GetPCLK1Freq>
 8002fea:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002fee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002ff2:	69db      	ldr	r3, [r3, #28]
 8002ff4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002ff8:	f040 810c 	bne.w	8003214 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002ffc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003000:	2200      	movs	r2, #0
 8003002:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003006:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800300a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800300e:	4622      	mov	r2, r4
 8003010:	462b      	mov	r3, r5
 8003012:	1891      	adds	r1, r2, r2
 8003014:	65b9      	str	r1, [r7, #88]	@ 0x58
 8003016:	415b      	adcs	r3, r3
 8003018:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800301a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800301e:	4621      	mov	r1, r4
 8003020:	eb12 0801 	adds.w	r8, r2, r1
 8003024:	4629      	mov	r1, r5
 8003026:	eb43 0901 	adc.w	r9, r3, r1
 800302a:	f04f 0200 	mov.w	r2, #0
 800302e:	f04f 0300 	mov.w	r3, #0
 8003032:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003036:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800303a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800303e:	4690      	mov	r8, r2
 8003040:	4699      	mov	r9, r3
 8003042:	4623      	mov	r3, r4
 8003044:	eb18 0303 	adds.w	r3, r8, r3
 8003048:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800304c:	462b      	mov	r3, r5
 800304e:	eb49 0303 	adc.w	r3, r9, r3
 8003052:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003056:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800305a:	685b      	ldr	r3, [r3, #4]
 800305c:	2200      	movs	r2, #0
 800305e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003062:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8003066:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800306a:	460b      	mov	r3, r1
 800306c:	18db      	adds	r3, r3, r3
 800306e:	653b      	str	r3, [r7, #80]	@ 0x50
 8003070:	4613      	mov	r3, r2
 8003072:	eb42 0303 	adc.w	r3, r2, r3
 8003076:	657b      	str	r3, [r7, #84]	@ 0x54
 8003078:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800307c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8003080:	f7fd fdb2 	bl	8000be8 <__aeabi_uldivmod>
 8003084:	4602      	mov	r2, r0
 8003086:	460b      	mov	r3, r1
 8003088:	4b61      	ldr	r3, [pc, #388]	@ (8003210 <UART_SetConfig+0x2d4>)
 800308a:	fba3 2302 	umull	r2, r3, r3, r2
 800308e:	095b      	lsrs	r3, r3, #5
 8003090:	011c      	lsls	r4, r3, #4
 8003092:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003096:	2200      	movs	r2, #0
 8003098:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800309c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80030a0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80030a4:	4642      	mov	r2, r8
 80030a6:	464b      	mov	r3, r9
 80030a8:	1891      	adds	r1, r2, r2
 80030aa:	64b9      	str	r1, [r7, #72]	@ 0x48
 80030ac:	415b      	adcs	r3, r3
 80030ae:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80030b0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80030b4:	4641      	mov	r1, r8
 80030b6:	eb12 0a01 	adds.w	sl, r2, r1
 80030ba:	4649      	mov	r1, r9
 80030bc:	eb43 0b01 	adc.w	fp, r3, r1
 80030c0:	f04f 0200 	mov.w	r2, #0
 80030c4:	f04f 0300 	mov.w	r3, #0
 80030c8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80030cc:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80030d0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80030d4:	4692      	mov	sl, r2
 80030d6:	469b      	mov	fp, r3
 80030d8:	4643      	mov	r3, r8
 80030da:	eb1a 0303 	adds.w	r3, sl, r3
 80030de:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80030e2:	464b      	mov	r3, r9
 80030e4:	eb4b 0303 	adc.w	r3, fp, r3
 80030e8:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80030ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80030f0:	685b      	ldr	r3, [r3, #4]
 80030f2:	2200      	movs	r2, #0
 80030f4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80030f8:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80030fc:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003100:	460b      	mov	r3, r1
 8003102:	18db      	adds	r3, r3, r3
 8003104:	643b      	str	r3, [r7, #64]	@ 0x40
 8003106:	4613      	mov	r3, r2
 8003108:	eb42 0303 	adc.w	r3, r2, r3
 800310c:	647b      	str	r3, [r7, #68]	@ 0x44
 800310e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8003112:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8003116:	f7fd fd67 	bl	8000be8 <__aeabi_uldivmod>
 800311a:	4602      	mov	r2, r0
 800311c:	460b      	mov	r3, r1
 800311e:	4611      	mov	r1, r2
 8003120:	4b3b      	ldr	r3, [pc, #236]	@ (8003210 <UART_SetConfig+0x2d4>)
 8003122:	fba3 2301 	umull	r2, r3, r3, r1
 8003126:	095b      	lsrs	r3, r3, #5
 8003128:	2264      	movs	r2, #100	@ 0x64
 800312a:	fb02 f303 	mul.w	r3, r2, r3
 800312e:	1acb      	subs	r3, r1, r3
 8003130:	00db      	lsls	r3, r3, #3
 8003132:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8003136:	4b36      	ldr	r3, [pc, #216]	@ (8003210 <UART_SetConfig+0x2d4>)
 8003138:	fba3 2302 	umull	r2, r3, r3, r2
 800313c:	095b      	lsrs	r3, r3, #5
 800313e:	005b      	lsls	r3, r3, #1
 8003140:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8003144:	441c      	add	r4, r3
 8003146:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800314a:	2200      	movs	r2, #0
 800314c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003150:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8003154:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8003158:	4642      	mov	r2, r8
 800315a:	464b      	mov	r3, r9
 800315c:	1891      	adds	r1, r2, r2
 800315e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003160:	415b      	adcs	r3, r3
 8003162:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003164:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8003168:	4641      	mov	r1, r8
 800316a:	1851      	adds	r1, r2, r1
 800316c:	6339      	str	r1, [r7, #48]	@ 0x30
 800316e:	4649      	mov	r1, r9
 8003170:	414b      	adcs	r3, r1
 8003172:	637b      	str	r3, [r7, #52]	@ 0x34
 8003174:	f04f 0200 	mov.w	r2, #0
 8003178:	f04f 0300 	mov.w	r3, #0
 800317c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8003180:	4659      	mov	r1, fp
 8003182:	00cb      	lsls	r3, r1, #3
 8003184:	4651      	mov	r1, sl
 8003186:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800318a:	4651      	mov	r1, sl
 800318c:	00ca      	lsls	r2, r1, #3
 800318e:	4610      	mov	r0, r2
 8003190:	4619      	mov	r1, r3
 8003192:	4603      	mov	r3, r0
 8003194:	4642      	mov	r2, r8
 8003196:	189b      	adds	r3, r3, r2
 8003198:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800319c:	464b      	mov	r3, r9
 800319e:	460a      	mov	r2, r1
 80031a0:	eb42 0303 	adc.w	r3, r2, r3
 80031a4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80031a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80031ac:	685b      	ldr	r3, [r3, #4]
 80031ae:	2200      	movs	r2, #0
 80031b0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80031b4:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80031b8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80031bc:	460b      	mov	r3, r1
 80031be:	18db      	adds	r3, r3, r3
 80031c0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80031c2:	4613      	mov	r3, r2
 80031c4:	eb42 0303 	adc.w	r3, r2, r3
 80031c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80031ca:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80031ce:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80031d2:	f7fd fd09 	bl	8000be8 <__aeabi_uldivmod>
 80031d6:	4602      	mov	r2, r0
 80031d8:	460b      	mov	r3, r1
 80031da:	4b0d      	ldr	r3, [pc, #52]	@ (8003210 <UART_SetConfig+0x2d4>)
 80031dc:	fba3 1302 	umull	r1, r3, r3, r2
 80031e0:	095b      	lsrs	r3, r3, #5
 80031e2:	2164      	movs	r1, #100	@ 0x64
 80031e4:	fb01 f303 	mul.w	r3, r1, r3
 80031e8:	1ad3      	subs	r3, r2, r3
 80031ea:	00db      	lsls	r3, r3, #3
 80031ec:	3332      	adds	r3, #50	@ 0x32
 80031ee:	4a08      	ldr	r2, [pc, #32]	@ (8003210 <UART_SetConfig+0x2d4>)
 80031f0:	fba2 2303 	umull	r2, r3, r2, r3
 80031f4:	095b      	lsrs	r3, r3, #5
 80031f6:	f003 0207 	and.w	r2, r3, #7
 80031fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	4422      	add	r2, r4
 8003202:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003204:	e106      	b.n	8003414 <UART_SetConfig+0x4d8>
 8003206:	bf00      	nop
 8003208:	40011000 	.word	0x40011000
 800320c:	40011400 	.word	0x40011400
 8003210:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003214:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003218:	2200      	movs	r2, #0
 800321a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800321e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8003222:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8003226:	4642      	mov	r2, r8
 8003228:	464b      	mov	r3, r9
 800322a:	1891      	adds	r1, r2, r2
 800322c:	6239      	str	r1, [r7, #32]
 800322e:	415b      	adcs	r3, r3
 8003230:	627b      	str	r3, [r7, #36]	@ 0x24
 8003232:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003236:	4641      	mov	r1, r8
 8003238:	1854      	adds	r4, r2, r1
 800323a:	4649      	mov	r1, r9
 800323c:	eb43 0501 	adc.w	r5, r3, r1
 8003240:	f04f 0200 	mov.w	r2, #0
 8003244:	f04f 0300 	mov.w	r3, #0
 8003248:	00eb      	lsls	r3, r5, #3
 800324a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800324e:	00e2      	lsls	r2, r4, #3
 8003250:	4614      	mov	r4, r2
 8003252:	461d      	mov	r5, r3
 8003254:	4643      	mov	r3, r8
 8003256:	18e3      	adds	r3, r4, r3
 8003258:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800325c:	464b      	mov	r3, r9
 800325e:	eb45 0303 	adc.w	r3, r5, r3
 8003262:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003266:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800326a:	685b      	ldr	r3, [r3, #4]
 800326c:	2200      	movs	r2, #0
 800326e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003272:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003276:	f04f 0200 	mov.w	r2, #0
 800327a:	f04f 0300 	mov.w	r3, #0
 800327e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003282:	4629      	mov	r1, r5
 8003284:	008b      	lsls	r3, r1, #2
 8003286:	4621      	mov	r1, r4
 8003288:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800328c:	4621      	mov	r1, r4
 800328e:	008a      	lsls	r2, r1, #2
 8003290:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8003294:	f7fd fca8 	bl	8000be8 <__aeabi_uldivmod>
 8003298:	4602      	mov	r2, r0
 800329a:	460b      	mov	r3, r1
 800329c:	4b60      	ldr	r3, [pc, #384]	@ (8003420 <UART_SetConfig+0x4e4>)
 800329e:	fba3 2302 	umull	r2, r3, r3, r2
 80032a2:	095b      	lsrs	r3, r3, #5
 80032a4:	011c      	lsls	r4, r3, #4
 80032a6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80032aa:	2200      	movs	r2, #0
 80032ac:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80032b0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80032b4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80032b8:	4642      	mov	r2, r8
 80032ba:	464b      	mov	r3, r9
 80032bc:	1891      	adds	r1, r2, r2
 80032be:	61b9      	str	r1, [r7, #24]
 80032c0:	415b      	adcs	r3, r3
 80032c2:	61fb      	str	r3, [r7, #28]
 80032c4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80032c8:	4641      	mov	r1, r8
 80032ca:	1851      	adds	r1, r2, r1
 80032cc:	6139      	str	r1, [r7, #16]
 80032ce:	4649      	mov	r1, r9
 80032d0:	414b      	adcs	r3, r1
 80032d2:	617b      	str	r3, [r7, #20]
 80032d4:	f04f 0200 	mov.w	r2, #0
 80032d8:	f04f 0300 	mov.w	r3, #0
 80032dc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80032e0:	4659      	mov	r1, fp
 80032e2:	00cb      	lsls	r3, r1, #3
 80032e4:	4651      	mov	r1, sl
 80032e6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80032ea:	4651      	mov	r1, sl
 80032ec:	00ca      	lsls	r2, r1, #3
 80032ee:	4610      	mov	r0, r2
 80032f0:	4619      	mov	r1, r3
 80032f2:	4603      	mov	r3, r0
 80032f4:	4642      	mov	r2, r8
 80032f6:	189b      	adds	r3, r3, r2
 80032f8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80032fc:	464b      	mov	r3, r9
 80032fe:	460a      	mov	r2, r1
 8003300:	eb42 0303 	adc.w	r3, r2, r3
 8003304:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003308:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800330c:	685b      	ldr	r3, [r3, #4]
 800330e:	2200      	movs	r2, #0
 8003310:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003312:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8003314:	f04f 0200 	mov.w	r2, #0
 8003318:	f04f 0300 	mov.w	r3, #0
 800331c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8003320:	4649      	mov	r1, r9
 8003322:	008b      	lsls	r3, r1, #2
 8003324:	4641      	mov	r1, r8
 8003326:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800332a:	4641      	mov	r1, r8
 800332c:	008a      	lsls	r2, r1, #2
 800332e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8003332:	f7fd fc59 	bl	8000be8 <__aeabi_uldivmod>
 8003336:	4602      	mov	r2, r0
 8003338:	460b      	mov	r3, r1
 800333a:	4611      	mov	r1, r2
 800333c:	4b38      	ldr	r3, [pc, #224]	@ (8003420 <UART_SetConfig+0x4e4>)
 800333e:	fba3 2301 	umull	r2, r3, r3, r1
 8003342:	095b      	lsrs	r3, r3, #5
 8003344:	2264      	movs	r2, #100	@ 0x64
 8003346:	fb02 f303 	mul.w	r3, r2, r3
 800334a:	1acb      	subs	r3, r1, r3
 800334c:	011b      	lsls	r3, r3, #4
 800334e:	3332      	adds	r3, #50	@ 0x32
 8003350:	4a33      	ldr	r2, [pc, #204]	@ (8003420 <UART_SetConfig+0x4e4>)
 8003352:	fba2 2303 	umull	r2, r3, r2, r3
 8003356:	095b      	lsrs	r3, r3, #5
 8003358:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800335c:	441c      	add	r4, r3
 800335e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003362:	2200      	movs	r2, #0
 8003364:	673b      	str	r3, [r7, #112]	@ 0x70
 8003366:	677a      	str	r2, [r7, #116]	@ 0x74
 8003368:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800336c:	4642      	mov	r2, r8
 800336e:	464b      	mov	r3, r9
 8003370:	1891      	adds	r1, r2, r2
 8003372:	60b9      	str	r1, [r7, #8]
 8003374:	415b      	adcs	r3, r3
 8003376:	60fb      	str	r3, [r7, #12]
 8003378:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800337c:	4641      	mov	r1, r8
 800337e:	1851      	adds	r1, r2, r1
 8003380:	6039      	str	r1, [r7, #0]
 8003382:	4649      	mov	r1, r9
 8003384:	414b      	adcs	r3, r1
 8003386:	607b      	str	r3, [r7, #4]
 8003388:	f04f 0200 	mov.w	r2, #0
 800338c:	f04f 0300 	mov.w	r3, #0
 8003390:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003394:	4659      	mov	r1, fp
 8003396:	00cb      	lsls	r3, r1, #3
 8003398:	4651      	mov	r1, sl
 800339a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800339e:	4651      	mov	r1, sl
 80033a0:	00ca      	lsls	r2, r1, #3
 80033a2:	4610      	mov	r0, r2
 80033a4:	4619      	mov	r1, r3
 80033a6:	4603      	mov	r3, r0
 80033a8:	4642      	mov	r2, r8
 80033aa:	189b      	adds	r3, r3, r2
 80033ac:	66bb      	str	r3, [r7, #104]	@ 0x68
 80033ae:	464b      	mov	r3, r9
 80033b0:	460a      	mov	r2, r1
 80033b2:	eb42 0303 	adc.w	r3, r2, r3
 80033b6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80033b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80033bc:	685b      	ldr	r3, [r3, #4]
 80033be:	2200      	movs	r2, #0
 80033c0:	663b      	str	r3, [r7, #96]	@ 0x60
 80033c2:	667a      	str	r2, [r7, #100]	@ 0x64
 80033c4:	f04f 0200 	mov.w	r2, #0
 80033c8:	f04f 0300 	mov.w	r3, #0
 80033cc:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80033d0:	4649      	mov	r1, r9
 80033d2:	008b      	lsls	r3, r1, #2
 80033d4:	4641      	mov	r1, r8
 80033d6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80033da:	4641      	mov	r1, r8
 80033dc:	008a      	lsls	r2, r1, #2
 80033de:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80033e2:	f7fd fc01 	bl	8000be8 <__aeabi_uldivmod>
 80033e6:	4602      	mov	r2, r0
 80033e8:	460b      	mov	r3, r1
 80033ea:	4b0d      	ldr	r3, [pc, #52]	@ (8003420 <UART_SetConfig+0x4e4>)
 80033ec:	fba3 1302 	umull	r1, r3, r3, r2
 80033f0:	095b      	lsrs	r3, r3, #5
 80033f2:	2164      	movs	r1, #100	@ 0x64
 80033f4:	fb01 f303 	mul.w	r3, r1, r3
 80033f8:	1ad3      	subs	r3, r2, r3
 80033fa:	011b      	lsls	r3, r3, #4
 80033fc:	3332      	adds	r3, #50	@ 0x32
 80033fe:	4a08      	ldr	r2, [pc, #32]	@ (8003420 <UART_SetConfig+0x4e4>)
 8003400:	fba2 2303 	umull	r2, r3, r2, r3
 8003404:	095b      	lsrs	r3, r3, #5
 8003406:	f003 020f 	and.w	r2, r3, #15
 800340a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	4422      	add	r2, r4
 8003412:	609a      	str	r2, [r3, #8]
}
 8003414:	bf00      	nop
 8003416:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800341a:	46bd      	mov	sp, r7
 800341c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003420:	51eb851f 	.word	0x51eb851f

08003424 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8003424:	b580      	push	{r7, lr}
 8003426:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8003428:	4b05      	ldr	r3, [pc, #20]	@ (8003440 <SysTick_Handler+0x1c>)
 800342a:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800342c:	f001 fca6 	bl	8004d7c <xTaskGetSchedulerState>
 8003430:	4603      	mov	r3, r0
 8003432:	2b01      	cmp	r3, #1
 8003434:	d001      	beq.n	800343a <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8003436:	f002 fa9f 	bl	8005978 <xPortSysTickHandler>
  }
}
 800343a:	bf00      	nop
 800343c:	bd80      	pop	{r7, pc}
 800343e:	bf00      	nop
 8003440:	e000e010 	.word	0xe000e010

08003444 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8003444:	b480      	push	{r7}
 8003446:	b085      	sub	sp, #20
 8003448:	af00      	add	r7, sp, #0
 800344a:	60f8      	str	r0, [r7, #12]
 800344c:	60b9      	str	r1, [r7, #8]
 800344e:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	4a07      	ldr	r2, [pc, #28]	@ (8003470 <vApplicationGetIdleTaskMemory+0x2c>)
 8003454:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8003456:	68bb      	ldr	r3, [r7, #8]
 8003458:	4a06      	ldr	r2, [pc, #24]	@ (8003474 <vApplicationGetIdleTaskMemory+0x30>)
 800345a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	2280      	movs	r2, #128	@ 0x80
 8003460:	601a      	str	r2, [r3, #0]
}
 8003462:	bf00      	nop
 8003464:	3714      	adds	r7, #20
 8003466:	46bd      	mov	sp, r7
 8003468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800346c:	4770      	bx	lr
 800346e:	bf00      	nop
 8003470:	20000300 	.word	0x20000300
 8003474:	2000035c 	.word	0x2000035c

08003478 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8003478:	b480      	push	{r7}
 800347a:	b085      	sub	sp, #20
 800347c:	af00      	add	r7, sp, #0
 800347e:	60f8      	str	r0, [r7, #12]
 8003480:	60b9      	str	r1, [r7, #8]
 8003482:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	4a07      	ldr	r2, [pc, #28]	@ (80034a4 <vApplicationGetTimerTaskMemory+0x2c>)
 8003488:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800348a:	68bb      	ldr	r3, [r7, #8]
 800348c:	4a06      	ldr	r2, [pc, #24]	@ (80034a8 <vApplicationGetTimerTaskMemory+0x30>)
 800348e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003496:	601a      	str	r2, [r3, #0]
}
 8003498:	bf00      	nop
 800349a:	3714      	adds	r7, #20
 800349c:	46bd      	mov	sp, r7
 800349e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034a2:	4770      	bx	lr
 80034a4:	2000055c 	.word	0x2000055c
 80034a8:	200005b8 	.word	0x200005b8

080034ac <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80034ac:	b480      	push	{r7}
 80034ae:	b083      	sub	sp, #12
 80034b0:	af00      	add	r7, sp, #0
 80034b2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	f103 0208 	add.w	r2, r3, #8
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	f04f 32ff 	mov.w	r2, #4294967295
 80034c4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	f103 0208 	add.w	r2, r3, #8
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	f103 0208 	add.w	r2, r3, #8
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	2200      	movs	r2, #0
 80034de:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80034e0:	bf00      	nop
 80034e2:	370c      	adds	r7, #12
 80034e4:	46bd      	mov	sp, r7
 80034e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ea:	4770      	bx	lr

080034ec <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80034ec:	b480      	push	{r7}
 80034ee:	b083      	sub	sp, #12
 80034f0:	af00      	add	r7, sp, #0
 80034f2:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	2200      	movs	r2, #0
 80034f8:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80034fa:	bf00      	nop
 80034fc:	370c      	adds	r7, #12
 80034fe:	46bd      	mov	sp, r7
 8003500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003504:	4770      	bx	lr

08003506 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003506:	b480      	push	{r7}
 8003508:	b085      	sub	sp, #20
 800350a:	af00      	add	r7, sp, #0
 800350c:	6078      	str	r0, [r7, #4]
 800350e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	685b      	ldr	r3, [r3, #4]
 8003514:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8003516:	683b      	ldr	r3, [r7, #0]
 8003518:	68fa      	ldr	r2, [r7, #12]
 800351a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	689a      	ldr	r2, [r3, #8]
 8003520:	683b      	ldr	r3, [r7, #0]
 8003522:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	689b      	ldr	r3, [r3, #8]
 8003528:	683a      	ldr	r2, [r7, #0]
 800352a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	683a      	ldr	r2, [r7, #0]
 8003530:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8003532:	683b      	ldr	r3, [r7, #0]
 8003534:	687a      	ldr	r2, [r7, #4]
 8003536:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	1c5a      	adds	r2, r3, #1
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	601a      	str	r2, [r3, #0]
}
 8003542:	bf00      	nop
 8003544:	3714      	adds	r7, #20
 8003546:	46bd      	mov	sp, r7
 8003548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800354c:	4770      	bx	lr

0800354e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800354e:	b480      	push	{r7}
 8003550:	b085      	sub	sp, #20
 8003552:	af00      	add	r7, sp, #0
 8003554:	6078      	str	r0, [r7, #4]
 8003556:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8003558:	683b      	ldr	r3, [r7, #0]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800355e:	68bb      	ldr	r3, [r7, #8]
 8003560:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003564:	d103      	bne.n	800356e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	691b      	ldr	r3, [r3, #16]
 800356a:	60fb      	str	r3, [r7, #12]
 800356c:	e00c      	b.n	8003588 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	3308      	adds	r3, #8
 8003572:	60fb      	str	r3, [r7, #12]
 8003574:	e002      	b.n	800357c <vListInsert+0x2e>
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	685b      	ldr	r3, [r3, #4]
 800357a:	60fb      	str	r3, [r7, #12]
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	685b      	ldr	r3, [r3, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	68ba      	ldr	r2, [r7, #8]
 8003584:	429a      	cmp	r2, r3
 8003586:	d2f6      	bcs.n	8003576 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	685a      	ldr	r2, [r3, #4]
 800358c:	683b      	ldr	r3, [r7, #0]
 800358e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003590:	683b      	ldr	r3, [r7, #0]
 8003592:	685b      	ldr	r3, [r3, #4]
 8003594:	683a      	ldr	r2, [r7, #0]
 8003596:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8003598:	683b      	ldr	r3, [r7, #0]
 800359a:	68fa      	ldr	r2, [r7, #12]
 800359c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	683a      	ldr	r2, [r7, #0]
 80035a2:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80035a4:	683b      	ldr	r3, [r7, #0]
 80035a6:	687a      	ldr	r2, [r7, #4]
 80035a8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	1c5a      	adds	r2, r3, #1
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	601a      	str	r2, [r3, #0]
}
 80035b4:	bf00      	nop
 80035b6:	3714      	adds	r7, #20
 80035b8:	46bd      	mov	sp, r7
 80035ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035be:	4770      	bx	lr

080035c0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80035c0:	b480      	push	{r7}
 80035c2:	b085      	sub	sp, #20
 80035c4:	af00      	add	r7, sp, #0
 80035c6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	691b      	ldr	r3, [r3, #16]
 80035cc:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	685b      	ldr	r3, [r3, #4]
 80035d2:	687a      	ldr	r2, [r7, #4]
 80035d4:	6892      	ldr	r2, [r2, #8]
 80035d6:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	689b      	ldr	r3, [r3, #8]
 80035dc:	687a      	ldr	r2, [r7, #4]
 80035de:	6852      	ldr	r2, [r2, #4]
 80035e0:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	685b      	ldr	r3, [r3, #4]
 80035e6:	687a      	ldr	r2, [r7, #4]
 80035e8:	429a      	cmp	r2, r3
 80035ea:	d103      	bne.n	80035f4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	689a      	ldr	r2, [r3, #8]
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	2200      	movs	r2, #0
 80035f8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	1e5a      	subs	r2, r3, #1
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	681b      	ldr	r3, [r3, #0]
}
 8003608:	4618      	mov	r0, r3
 800360a:	3714      	adds	r7, #20
 800360c:	46bd      	mov	sp, r7
 800360e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003612:	4770      	bx	lr

08003614 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8003614:	b580      	push	{r7, lr}
 8003616:	b084      	sub	sp, #16
 8003618:	af00      	add	r7, sp, #0
 800361a:	6078      	str	r0, [r7, #4]
 800361c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	2b00      	cmp	r3, #0
 8003626:	d10b      	bne.n	8003640 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8003628:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800362c:	f383 8811 	msr	BASEPRI, r3
 8003630:	f3bf 8f6f 	isb	sy
 8003634:	f3bf 8f4f 	dsb	sy
 8003638:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800363a:	bf00      	nop
 800363c:	bf00      	nop
 800363e:	e7fd      	b.n	800363c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8003640:	f002 f90a 	bl	8005858 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	681a      	ldr	r2, [r3, #0]
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800364c:	68f9      	ldr	r1, [r7, #12]
 800364e:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8003650:	fb01 f303 	mul.w	r3, r1, r3
 8003654:	441a      	add	r2, r3
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	2200      	movs	r2, #0
 800365e:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	681a      	ldr	r2, [r3, #0]
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	681a      	ldr	r2, [r3, #0]
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003670:	3b01      	subs	r3, #1
 8003672:	68f9      	ldr	r1, [r7, #12]
 8003674:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8003676:	fb01 f303 	mul.w	r3, r1, r3
 800367a:	441a      	add	r2, r3
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	22ff      	movs	r2, #255	@ 0xff
 8003684:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	22ff      	movs	r2, #255	@ 0xff
 800368c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8003690:	683b      	ldr	r3, [r7, #0]
 8003692:	2b00      	cmp	r3, #0
 8003694:	d114      	bne.n	80036c0 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	691b      	ldr	r3, [r3, #16]
 800369a:	2b00      	cmp	r3, #0
 800369c:	d01a      	beq.n	80036d4 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	3310      	adds	r3, #16
 80036a2:	4618      	mov	r0, r3
 80036a4:	f001 f9aa 	bl	80049fc <xTaskRemoveFromEventList>
 80036a8:	4603      	mov	r3, r0
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d012      	beq.n	80036d4 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80036ae:	4b0d      	ldr	r3, [pc, #52]	@ (80036e4 <xQueueGenericReset+0xd0>)
 80036b0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80036b4:	601a      	str	r2, [r3, #0]
 80036b6:	f3bf 8f4f 	dsb	sy
 80036ba:	f3bf 8f6f 	isb	sy
 80036be:	e009      	b.n	80036d4 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	3310      	adds	r3, #16
 80036c4:	4618      	mov	r0, r3
 80036c6:	f7ff fef1 	bl	80034ac <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	3324      	adds	r3, #36	@ 0x24
 80036ce:	4618      	mov	r0, r3
 80036d0:	f7ff feec 	bl	80034ac <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80036d4:	f002 f8f2 	bl	80058bc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80036d8:	2301      	movs	r3, #1
}
 80036da:	4618      	mov	r0, r3
 80036dc:	3710      	adds	r7, #16
 80036de:	46bd      	mov	sp, r7
 80036e0:	bd80      	pop	{r7, pc}
 80036e2:	bf00      	nop
 80036e4:	e000ed04 	.word	0xe000ed04

080036e8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80036e8:	b580      	push	{r7, lr}
 80036ea:	b08e      	sub	sp, #56	@ 0x38
 80036ec:	af02      	add	r7, sp, #8
 80036ee:	60f8      	str	r0, [r7, #12]
 80036f0:	60b9      	str	r1, [r7, #8]
 80036f2:	607a      	str	r2, [r7, #4]
 80036f4:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d10b      	bne.n	8003714 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 80036fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003700:	f383 8811 	msr	BASEPRI, r3
 8003704:	f3bf 8f6f 	isb	sy
 8003708:	f3bf 8f4f 	dsb	sy
 800370c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800370e:	bf00      	nop
 8003710:	bf00      	nop
 8003712:	e7fd      	b.n	8003710 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8003714:	683b      	ldr	r3, [r7, #0]
 8003716:	2b00      	cmp	r3, #0
 8003718:	d10b      	bne.n	8003732 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800371a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800371e:	f383 8811 	msr	BASEPRI, r3
 8003722:	f3bf 8f6f 	isb	sy
 8003726:	f3bf 8f4f 	dsb	sy
 800372a:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800372c:	bf00      	nop
 800372e:	bf00      	nop
 8003730:	e7fd      	b.n	800372e <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	2b00      	cmp	r3, #0
 8003736:	d002      	beq.n	800373e <xQueueGenericCreateStatic+0x56>
 8003738:	68bb      	ldr	r3, [r7, #8]
 800373a:	2b00      	cmp	r3, #0
 800373c:	d001      	beq.n	8003742 <xQueueGenericCreateStatic+0x5a>
 800373e:	2301      	movs	r3, #1
 8003740:	e000      	b.n	8003744 <xQueueGenericCreateStatic+0x5c>
 8003742:	2300      	movs	r3, #0
 8003744:	2b00      	cmp	r3, #0
 8003746:	d10b      	bne.n	8003760 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8003748:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800374c:	f383 8811 	msr	BASEPRI, r3
 8003750:	f3bf 8f6f 	isb	sy
 8003754:	f3bf 8f4f 	dsb	sy
 8003758:	623b      	str	r3, [r7, #32]
}
 800375a:	bf00      	nop
 800375c:	bf00      	nop
 800375e:	e7fd      	b.n	800375c <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	2b00      	cmp	r3, #0
 8003764:	d102      	bne.n	800376c <xQueueGenericCreateStatic+0x84>
 8003766:	68bb      	ldr	r3, [r7, #8]
 8003768:	2b00      	cmp	r3, #0
 800376a:	d101      	bne.n	8003770 <xQueueGenericCreateStatic+0x88>
 800376c:	2301      	movs	r3, #1
 800376e:	e000      	b.n	8003772 <xQueueGenericCreateStatic+0x8a>
 8003770:	2300      	movs	r3, #0
 8003772:	2b00      	cmp	r3, #0
 8003774:	d10b      	bne.n	800378e <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8003776:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800377a:	f383 8811 	msr	BASEPRI, r3
 800377e:	f3bf 8f6f 	isb	sy
 8003782:	f3bf 8f4f 	dsb	sy
 8003786:	61fb      	str	r3, [r7, #28]
}
 8003788:	bf00      	nop
 800378a:	bf00      	nop
 800378c:	e7fd      	b.n	800378a <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800378e:	2354      	movs	r3, #84	@ 0x54
 8003790:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8003792:	697b      	ldr	r3, [r7, #20]
 8003794:	2b54      	cmp	r3, #84	@ 0x54
 8003796:	d00b      	beq.n	80037b0 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8003798:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800379c:	f383 8811 	msr	BASEPRI, r3
 80037a0:	f3bf 8f6f 	isb	sy
 80037a4:	f3bf 8f4f 	dsb	sy
 80037a8:	61bb      	str	r3, [r7, #24]
}
 80037aa:	bf00      	nop
 80037ac:	bf00      	nop
 80037ae:	e7fd      	b.n	80037ac <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80037b0:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80037b2:	683b      	ldr	r3, [r7, #0]
 80037b4:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 80037b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d00d      	beq.n	80037d8 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80037bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80037be:	2201      	movs	r2, #1
 80037c0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80037c4:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80037c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80037ca:	9300      	str	r3, [sp, #0]
 80037cc:	4613      	mov	r3, r2
 80037ce:	687a      	ldr	r2, [r7, #4]
 80037d0:	68b9      	ldr	r1, [r7, #8]
 80037d2:	68f8      	ldr	r0, [r7, #12]
 80037d4:	f000 f805 	bl	80037e2 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80037d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 80037da:	4618      	mov	r0, r3
 80037dc:	3730      	adds	r7, #48	@ 0x30
 80037de:	46bd      	mov	sp, r7
 80037e0:	bd80      	pop	{r7, pc}

080037e2 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80037e2:	b580      	push	{r7, lr}
 80037e4:	b084      	sub	sp, #16
 80037e6:	af00      	add	r7, sp, #0
 80037e8:	60f8      	str	r0, [r7, #12]
 80037ea:	60b9      	str	r1, [r7, #8]
 80037ec:	607a      	str	r2, [r7, #4]
 80037ee:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80037f0:	68bb      	ldr	r3, [r7, #8]
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d103      	bne.n	80037fe <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80037f6:	69bb      	ldr	r3, [r7, #24]
 80037f8:	69ba      	ldr	r2, [r7, #24]
 80037fa:	601a      	str	r2, [r3, #0]
 80037fc:	e002      	b.n	8003804 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80037fe:	69bb      	ldr	r3, [r7, #24]
 8003800:	687a      	ldr	r2, [r7, #4]
 8003802:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8003804:	69bb      	ldr	r3, [r7, #24]
 8003806:	68fa      	ldr	r2, [r7, #12]
 8003808:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800380a:	69bb      	ldr	r3, [r7, #24]
 800380c:	68ba      	ldr	r2, [r7, #8]
 800380e:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8003810:	2101      	movs	r1, #1
 8003812:	69b8      	ldr	r0, [r7, #24]
 8003814:	f7ff fefe 	bl	8003614 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8003818:	69bb      	ldr	r3, [r7, #24]
 800381a:	78fa      	ldrb	r2, [r7, #3]
 800381c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_TRACE_FACILITY */

	#if( configUSE_QUEUE_SETS == 1 )
	{
		pxNewQueue->pxQueueSetContainer = NULL;
 8003820:	69bb      	ldr	r3, [r7, #24]
 8003822:	2200      	movs	r2, #0
 8003824:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8003826:	bf00      	nop
 8003828:	3710      	adds	r7, #16
 800382a:	46bd      	mov	sp, r7
 800382c:	bd80      	pop	{r7, pc}
	...

08003830 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8003830:	b580      	push	{r7, lr}
 8003832:	b08e      	sub	sp, #56	@ 0x38
 8003834:	af00      	add	r7, sp, #0
 8003836:	60f8      	str	r0, [r7, #12]
 8003838:	60b9      	str	r1, [r7, #8]
 800383a:	607a      	str	r2, [r7, #4]
 800383c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800383e:	2300      	movs	r3, #0
 8003840:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8003846:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003848:	2b00      	cmp	r3, #0
 800384a:	d10b      	bne.n	8003864 <xQueueGenericSend+0x34>
	__asm volatile
 800384c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003850:	f383 8811 	msr	BASEPRI, r3
 8003854:	f3bf 8f6f 	isb	sy
 8003858:	f3bf 8f4f 	dsb	sy
 800385c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800385e:	bf00      	nop
 8003860:	bf00      	nop
 8003862:	e7fd      	b.n	8003860 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003864:	68bb      	ldr	r3, [r7, #8]
 8003866:	2b00      	cmp	r3, #0
 8003868:	d103      	bne.n	8003872 <xQueueGenericSend+0x42>
 800386a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800386c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800386e:	2b00      	cmp	r3, #0
 8003870:	d101      	bne.n	8003876 <xQueueGenericSend+0x46>
 8003872:	2301      	movs	r3, #1
 8003874:	e000      	b.n	8003878 <xQueueGenericSend+0x48>
 8003876:	2300      	movs	r3, #0
 8003878:	2b00      	cmp	r3, #0
 800387a:	d10b      	bne.n	8003894 <xQueueGenericSend+0x64>
	__asm volatile
 800387c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003880:	f383 8811 	msr	BASEPRI, r3
 8003884:	f3bf 8f6f 	isb	sy
 8003888:	f3bf 8f4f 	dsb	sy
 800388c:	623b      	str	r3, [r7, #32]
}
 800388e:	bf00      	nop
 8003890:	bf00      	nop
 8003892:	e7fd      	b.n	8003890 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003894:	683b      	ldr	r3, [r7, #0]
 8003896:	2b02      	cmp	r3, #2
 8003898:	d103      	bne.n	80038a2 <xQueueGenericSend+0x72>
 800389a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800389c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800389e:	2b01      	cmp	r3, #1
 80038a0:	d101      	bne.n	80038a6 <xQueueGenericSend+0x76>
 80038a2:	2301      	movs	r3, #1
 80038a4:	e000      	b.n	80038a8 <xQueueGenericSend+0x78>
 80038a6:	2300      	movs	r3, #0
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d10b      	bne.n	80038c4 <xQueueGenericSend+0x94>
	__asm volatile
 80038ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80038b0:	f383 8811 	msr	BASEPRI, r3
 80038b4:	f3bf 8f6f 	isb	sy
 80038b8:	f3bf 8f4f 	dsb	sy
 80038bc:	61fb      	str	r3, [r7, #28]
}
 80038be:	bf00      	nop
 80038c0:	bf00      	nop
 80038c2:	e7fd      	b.n	80038c0 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80038c4:	f001 fa5a 	bl	8004d7c <xTaskGetSchedulerState>
 80038c8:	4603      	mov	r3, r0
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d102      	bne.n	80038d4 <xQueueGenericSend+0xa4>
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d101      	bne.n	80038d8 <xQueueGenericSend+0xa8>
 80038d4:	2301      	movs	r3, #1
 80038d6:	e000      	b.n	80038da <xQueueGenericSend+0xaa>
 80038d8:	2300      	movs	r3, #0
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d10b      	bne.n	80038f6 <xQueueGenericSend+0xc6>
	__asm volatile
 80038de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80038e2:	f383 8811 	msr	BASEPRI, r3
 80038e6:	f3bf 8f6f 	isb	sy
 80038ea:	f3bf 8f4f 	dsb	sy
 80038ee:	61bb      	str	r3, [r7, #24]
}
 80038f0:	bf00      	nop
 80038f2:	bf00      	nop
 80038f4:	e7fd      	b.n	80038f2 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80038f6:	f001 ffaf 	bl	8005858 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80038fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80038fc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80038fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003900:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003902:	429a      	cmp	r2, r3
 8003904:	d302      	bcc.n	800390c <xQueueGenericSend+0xdc>
 8003906:	683b      	ldr	r3, [r7, #0]
 8003908:	2b02      	cmp	r3, #2
 800390a:	d145      	bne.n	8003998 <xQueueGenericSend+0x168>
			{
				traceQUEUE_SEND( pxQueue );

				#if ( configUSE_QUEUE_SETS == 1 )
				{
				const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800390c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800390e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003910:	62fb      	str	r3, [r7, #44]	@ 0x2c

					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003912:	683a      	ldr	r2, [r7, #0]
 8003914:	68b9      	ldr	r1, [r7, #8]
 8003916:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003918:	f000 fa40 	bl	8003d9c <prvCopyDataToQueue>
 800391c:	62b8      	str	r0, [r7, #40]	@ 0x28

					if( pxQueue->pxQueueSetContainer != NULL )
 800391e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003920:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003922:	2b00      	cmp	r3, #0
 8003924:	d014      	beq.n	8003950 <xQueueGenericSend+0x120>
					{
						if( ( xCopyPosition == queueOVERWRITE ) && ( uxPreviousMessagesWaiting != ( UBaseType_t ) 0 ) )
 8003926:	683b      	ldr	r3, [r7, #0]
 8003928:	2b02      	cmp	r3, #2
 800392a:	d102      	bne.n	8003932 <xQueueGenericSend+0x102>
 800392c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800392e:	2b00      	cmp	r3, #0
 8003930:	d12e      	bne.n	8003990 <xQueueGenericSend+0x160>
							/* Do not notify the queue set as an existing item
							was overwritten in the queue so the number of items
							in the queue has not changed. */
							mtCOVERAGE_TEST_MARKER();
						}
						else if( prvNotifyQueueSetContainer( pxQueue ) != pdFALSE )
 8003932:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003934:	f000 fbae 	bl	8004094 <prvNotifyQueueSetContainer>
 8003938:	4603      	mov	r3, r0
 800393a:	2b00      	cmp	r3, #0
 800393c:	d028      	beq.n	8003990 <xQueueGenericSend+0x160>
						{
							/* The queue is a member of a queue set, and posting
							to the queue set caused a higher priority task to
							unblock. A context switch is required. */
							queueYIELD_IF_USING_PREEMPTION();
 800393e:	4b4a      	ldr	r3, [pc, #296]	@ (8003a68 <xQueueGenericSend+0x238>)
 8003940:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003944:	601a      	str	r2, [r3, #0]
 8003946:	f3bf 8f4f 	dsb	sy
 800394a:	f3bf 8f6f 	isb	sy
 800394e:	e01f      	b.n	8003990 <xQueueGenericSend+0x160>
					}
					else
					{
						/* If there was a task waiting for data to arrive on the
						queue then unblock it now. */
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003950:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003952:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003954:	2b00      	cmp	r3, #0
 8003956:	d010      	beq.n	800397a <xQueueGenericSend+0x14a>
						{
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003958:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800395a:	3324      	adds	r3, #36	@ 0x24
 800395c:	4618      	mov	r0, r3
 800395e:	f001 f84d 	bl	80049fc <xTaskRemoveFromEventList>
 8003962:	4603      	mov	r3, r0
 8003964:	2b00      	cmp	r3, #0
 8003966:	d013      	beq.n	8003990 <xQueueGenericSend+0x160>
							{
								/* The unblocked task has a priority higher than
								our own so yield immediately.  Yes it is ok to
								do this from within the critical section - the
								kernel takes care of that. */
								queueYIELD_IF_USING_PREEMPTION();
 8003968:	4b3f      	ldr	r3, [pc, #252]	@ (8003a68 <xQueueGenericSend+0x238>)
 800396a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800396e:	601a      	str	r2, [r3, #0]
 8003970:	f3bf 8f4f 	dsb	sy
 8003974:	f3bf 8f6f 	isb	sy
 8003978:	e00a      	b.n	8003990 <xQueueGenericSend+0x160>
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
						}
						else if( xYieldRequired != pdFALSE )
 800397a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800397c:	2b00      	cmp	r3, #0
 800397e:	d007      	beq.n	8003990 <xQueueGenericSend+0x160>
						{
							/* This path is a special case that will only get
							executed if the task was holding multiple mutexes
							and the mutexes were given back in an order that is
							different to that in which they were taken. */
							queueYIELD_IF_USING_PREEMPTION();
 8003980:	4b39      	ldr	r3, [pc, #228]	@ (8003a68 <xQueueGenericSend+0x238>)
 8003982:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003986:	601a      	str	r2, [r3, #0]
 8003988:	f3bf 8f4f 	dsb	sy
 800398c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8003990:	f001 ff94 	bl	80058bc <vPortExitCritical>
				return pdPASS;
 8003994:	2301      	movs	r3, #1
 8003996:	e063      	b.n	8003a60 <xQueueGenericSend+0x230>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	2b00      	cmp	r3, #0
 800399c:	d103      	bne.n	80039a6 <xQueueGenericSend+0x176>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800399e:	f001 ff8d 	bl	80058bc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80039a2:	2300      	movs	r3, #0
 80039a4:	e05c      	b.n	8003a60 <xQueueGenericSend+0x230>
				}
				else if( xEntryTimeSet == pdFALSE )
 80039a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d106      	bne.n	80039ba <xQueueGenericSend+0x18a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80039ac:	f107 0310 	add.w	r3, r7, #16
 80039b0:	4618      	mov	r0, r3
 80039b2:	f001 f887 	bl	8004ac4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80039b6:	2301      	movs	r3, #1
 80039b8:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80039ba:	f001 ff7f 	bl	80058bc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80039be:	f000 fdd1 	bl	8004564 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80039c2:	f001 ff49 	bl	8005858 <vPortEnterCritical>
 80039c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039c8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80039cc:	b25b      	sxtb	r3, r3
 80039ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80039d2:	d103      	bne.n	80039dc <xQueueGenericSend+0x1ac>
 80039d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039d6:	2200      	movs	r2, #0
 80039d8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80039dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039de:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80039e2:	b25b      	sxtb	r3, r3
 80039e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80039e8:	d103      	bne.n	80039f2 <xQueueGenericSend+0x1c2>
 80039ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039ec:	2200      	movs	r2, #0
 80039ee:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80039f2:	f001 ff63 	bl	80058bc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80039f6:	1d3a      	adds	r2, r7, #4
 80039f8:	f107 0310 	add.w	r3, r7, #16
 80039fc:	4611      	mov	r1, r2
 80039fe:	4618      	mov	r0, r3
 8003a00:	f001 f876 	bl	8004af0 <xTaskCheckForTimeOut>
 8003a04:	4603      	mov	r3, r0
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d124      	bne.n	8003a54 <xQueueGenericSend+0x224>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8003a0a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003a0c:	f000 facb 	bl	8003fa6 <prvIsQueueFull>
 8003a10:	4603      	mov	r3, r0
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d018      	beq.n	8003a48 <xQueueGenericSend+0x218>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8003a16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a18:	3310      	adds	r3, #16
 8003a1a:	687a      	ldr	r2, [r7, #4]
 8003a1c:	4611      	mov	r1, r2
 8003a1e:	4618      	mov	r0, r3
 8003a20:	f000 ff9a 	bl	8004958 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8003a24:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003a26:	f000 fa49 	bl	8003ebc <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8003a2a:	f000 fda9 	bl	8004580 <xTaskResumeAll>
 8003a2e:	4603      	mov	r3, r0
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	f47f af60 	bne.w	80038f6 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8003a36:	4b0c      	ldr	r3, [pc, #48]	@ (8003a68 <xQueueGenericSend+0x238>)
 8003a38:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003a3c:	601a      	str	r2, [r3, #0]
 8003a3e:	f3bf 8f4f 	dsb	sy
 8003a42:	f3bf 8f6f 	isb	sy
 8003a46:	e756      	b.n	80038f6 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8003a48:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003a4a:	f000 fa37 	bl	8003ebc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003a4e:	f000 fd97 	bl	8004580 <xTaskResumeAll>
 8003a52:	e750      	b.n	80038f6 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8003a54:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003a56:	f000 fa31 	bl	8003ebc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003a5a:	f000 fd91 	bl	8004580 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8003a5e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8003a60:	4618      	mov	r0, r3
 8003a62:	3738      	adds	r7, #56	@ 0x38
 8003a64:	46bd      	mov	sp, r7
 8003a66:	bd80      	pop	{r7, pc}
 8003a68:	e000ed04 	.word	0xe000ed04

08003a6c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8003a6c:	b580      	push	{r7, lr}
 8003a6e:	b090      	sub	sp, #64	@ 0x40
 8003a70:	af00      	add	r7, sp, #0
 8003a72:	60f8      	str	r0, [r7, #12]
 8003a74:	60b9      	str	r1, [r7, #8]
 8003a76:	607a      	str	r2, [r7, #4]
 8003a78:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8003a7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d10b      	bne.n	8003a9c <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8003a84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003a88:	f383 8811 	msr	BASEPRI, r3
 8003a8c:	f3bf 8f6f 	isb	sy
 8003a90:	f3bf 8f4f 	dsb	sy
 8003a94:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8003a96:	bf00      	nop
 8003a98:	bf00      	nop
 8003a9a:	e7fd      	b.n	8003a98 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003a9c:	68bb      	ldr	r3, [r7, #8]
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d103      	bne.n	8003aaa <xQueueGenericSendFromISR+0x3e>
 8003aa2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003aa4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d101      	bne.n	8003aae <xQueueGenericSendFromISR+0x42>
 8003aaa:	2301      	movs	r3, #1
 8003aac:	e000      	b.n	8003ab0 <xQueueGenericSendFromISR+0x44>
 8003aae:	2300      	movs	r3, #0
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d10b      	bne.n	8003acc <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8003ab4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ab8:	f383 8811 	msr	BASEPRI, r3
 8003abc:	f3bf 8f6f 	isb	sy
 8003ac0:	f3bf 8f4f 	dsb	sy
 8003ac4:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8003ac6:	bf00      	nop
 8003ac8:	bf00      	nop
 8003aca:	e7fd      	b.n	8003ac8 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003acc:	683b      	ldr	r3, [r7, #0]
 8003ace:	2b02      	cmp	r3, #2
 8003ad0:	d103      	bne.n	8003ada <xQueueGenericSendFromISR+0x6e>
 8003ad2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003ad4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ad6:	2b01      	cmp	r3, #1
 8003ad8:	d101      	bne.n	8003ade <xQueueGenericSendFromISR+0x72>
 8003ada:	2301      	movs	r3, #1
 8003adc:	e000      	b.n	8003ae0 <xQueueGenericSendFromISR+0x74>
 8003ade:	2300      	movs	r3, #0
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d10b      	bne.n	8003afc <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8003ae4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ae8:	f383 8811 	msr	BASEPRI, r3
 8003aec:	f3bf 8f6f 	isb	sy
 8003af0:	f3bf 8f4f 	dsb	sy
 8003af4:	623b      	str	r3, [r7, #32]
}
 8003af6:	bf00      	nop
 8003af8:	bf00      	nop
 8003afa:	e7fd      	b.n	8003af8 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8003afc:	f001 ff8c 	bl	8005a18 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8003b00:	f3ef 8211 	mrs	r2, BASEPRI
 8003b04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003b08:	f383 8811 	msr	BASEPRI, r3
 8003b0c:	f3bf 8f6f 	isb	sy
 8003b10:	f3bf 8f4f 	dsb	sy
 8003b14:	61fa      	str	r2, [r7, #28]
 8003b16:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8003b18:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8003b1a:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003b1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b1e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003b20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b22:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003b24:	429a      	cmp	r2, r3
 8003b26:	d302      	bcc.n	8003b2e <xQueueGenericSendFromISR+0xc2>
 8003b28:	683b      	ldr	r3, [r7, #0]
 8003b2a:	2b02      	cmp	r3, #2
 8003b2c:	d146      	bne.n	8003bbc <xQueueGenericSendFromISR+0x150>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8003b2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b30:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003b34:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003b38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003b3e:	683a      	ldr	r2, [r7, #0]
 8003b40:	68b9      	ldr	r1, [r7, #8]
 8003b42:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8003b44:	f000 f92a 	bl	8003d9c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8003b48:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8003b4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b50:	d129      	bne.n	8003ba6 <xQueueGenericSendFromISR+0x13a>
			{
				#if ( configUSE_QUEUE_SETS == 1 )
				{
					if( pxQueue->pxQueueSetContainer != NULL )
 8003b52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b54:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d012      	beq.n	8003b80 <xQueueGenericSendFromISR+0x114>
					{
						if( ( xCopyPosition == queueOVERWRITE ) && ( uxPreviousMessagesWaiting != ( UBaseType_t ) 0 ) )
 8003b5a:	683b      	ldr	r3, [r7, #0]
 8003b5c:	2b02      	cmp	r3, #2
 8003b5e:	d102      	bne.n	8003b66 <xQueueGenericSendFromISR+0xfa>
 8003b60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d127      	bne.n	8003bb6 <xQueueGenericSendFromISR+0x14a>
							/* Do not notify the queue set as an existing item
							was overwritten in the queue so the number of items
							in the queue has not changed. */
							mtCOVERAGE_TEST_MARKER();
						}
						else if( prvNotifyQueueSetContainer( pxQueue ) != pdFALSE )
 8003b66:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8003b68:	f000 fa94 	bl	8004094 <prvNotifyQueueSetContainer>
 8003b6c:	4603      	mov	r3, r0
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d021      	beq.n	8003bb6 <xQueueGenericSendFromISR+0x14a>
						{
							/* The queue is a member of a queue set, and posting
							to the queue set caused a higher priority task to
							unblock.  A context switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d01e      	beq.n	8003bb6 <xQueueGenericSendFromISR+0x14a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	2201      	movs	r2, #1
 8003b7c:	601a      	str	r2, [r3, #0]
 8003b7e:	e01a      	b.n	8003bb6 <xQueueGenericSendFromISR+0x14a>
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else
					{
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003b80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d016      	beq.n	8003bb6 <xQueueGenericSendFromISR+0x14a>
						{
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003b88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b8a:	3324      	adds	r3, #36	@ 0x24
 8003b8c:	4618      	mov	r0, r3
 8003b8e:	f000 ff35 	bl	80049fc <xTaskRemoveFromEventList>
 8003b92:	4603      	mov	r3, r0
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d00e      	beq.n	8003bb6 <xQueueGenericSendFromISR+0x14a>
							{
								/* The task waiting has a higher priority so
								record that a context switch is required. */
								if( pxHigherPriorityTaskWoken != NULL )
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d00b      	beq.n	8003bb6 <xQueueGenericSendFromISR+0x14a>
								{
									*pxHigherPriorityTaskWoken = pdTRUE;
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	2201      	movs	r2, #1
 8003ba2:	601a      	str	r2, [r3, #0]
 8003ba4:	e007      	b.n	8003bb6 <xQueueGenericSendFromISR+0x14a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8003ba6:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8003baa:	3301      	adds	r3, #1
 8003bac:	b2db      	uxtb	r3, r3
 8003bae:	b25a      	sxtb	r2, r3
 8003bb0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003bb2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8003bb6:	2301      	movs	r3, #1
 8003bb8:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8003bba:	e001      	b.n	8003bc0 <xQueueGenericSendFromISR+0x154>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8003bbc:	2300      	movs	r3, #0
 8003bbe:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003bc0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003bc2:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8003bc4:	697b      	ldr	r3, [r7, #20]
 8003bc6:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8003bca:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8003bcc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8003bce:	4618      	mov	r0, r3
 8003bd0:	3740      	adds	r7, #64	@ 0x40
 8003bd2:	46bd      	mov	sp, r7
 8003bd4:	bd80      	pop	{r7, pc}
	...

08003bd8 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8003bd8:	b580      	push	{r7, lr}
 8003bda:	b08c      	sub	sp, #48	@ 0x30
 8003bdc:	af00      	add	r7, sp, #0
 8003bde:	60f8      	str	r0, [r7, #12]
 8003be0:	60b9      	str	r1, [r7, #8]
 8003be2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8003be4:	2300      	movs	r3, #0
 8003be6:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8003bec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d10b      	bne.n	8003c0a <xQueueReceive+0x32>
	__asm volatile
 8003bf2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003bf6:	f383 8811 	msr	BASEPRI, r3
 8003bfa:	f3bf 8f6f 	isb	sy
 8003bfe:	f3bf 8f4f 	dsb	sy
 8003c02:	623b      	str	r3, [r7, #32]
}
 8003c04:	bf00      	nop
 8003c06:	bf00      	nop
 8003c08:	e7fd      	b.n	8003c06 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003c0a:	68bb      	ldr	r3, [r7, #8]
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d103      	bne.n	8003c18 <xQueueReceive+0x40>
 8003c10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d101      	bne.n	8003c1c <xQueueReceive+0x44>
 8003c18:	2301      	movs	r3, #1
 8003c1a:	e000      	b.n	8003c1e <xQueueReceive+0x46>
 8003c1c:	2300      	movs	r3, #0
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d10b      	bne.n	8003c3a <xQueueReceive+0x62>
	__asm volatile
 8003c22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003c26:	f383 8811 	msr	BASEPRI, r3
 8003c2a:	f3bf 8f6f 	isb	sy
 8003c2e:	f3bf 8f4f 	dsb	sy
 8003c32:	61fb      	str	r3, [r7, #28]
}
 8003c34:	bf00      	nop
 8003c36:	bf00      	nop
 8003c38:	e7fd      	b.n	8003c36 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003c3a:	f001 f89f 	bl	8004d7c <xTaskGetSchedulerState>
 8003c3e:	4603      	mov	r3, r0
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d102      	bne.n	8003c4a <xQueueReceive+0x72>
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d101      	bne.n	8003c4e <xQueueReceive+0x76>
 8003c4a:	2301      	movs	r3, #1
 8003c4c:	e000      	b.n	8003c50 <xQueueReceive+0x78>
 8003c4e:	2300      	movs	r3, #0
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d10b      	bne.n	8003c6c <xQueueReceive+0x94>
	__asm volatile
 8003c54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003c58:	f383 8811 	msr	BASEPRI, r3
 8003c5c:	f3bf 8f6f 	isb	sy
 8003c60:	f3bf 8f4f 	dsb	sy
 8003c64:	61bb      	str	r3, [r7, #24]
}
 8003c66:	bf00      	nop
 8003c68:	bf00      	nop
 8003c6a:	e7fd      	b.n	8003c68 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8003c6c:	f001 fdf4 	bl	8005858 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003c70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c72:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c74:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003c76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d01f      	beq.n	8003cbc <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8003c7c:	68b9      	ldr	r1, [r7, #8]
 8003c7e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003c80:	f000 f8f6 	bl	8003e70 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8003c84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c86:	1e5a      	subs	r2, r3, #1
 8003c88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c8a:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003c8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c8e:	691b      	ldr	r3, [r3, #16]
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d00f      	beq.n	8003cb4 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003c94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c96:	3310      	adds	r3, #16
 8003c98:	4618      	mov	r0, r3
 8003c9a:	f000 feaf 	bl	80049fc <xTaskRemoveFromEventList>
 8003c9e:	4603      	mov	r3, r0
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d007      	beq.n	8003cb4 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8003ca4:	4b3c      	ldr	r3, [pc, #240]	@ (8003d98 <xQueueReceive+0x1c0>)
 8003ca6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003caa:	601a      	str	r2, [r3, #0]
 8003cac:	f3bf 8f4f 	dsb	sy
 8003cb0:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8003cb4:	f001 fe02 	bl	80058bc <vPortExitCritical>
				return pdPASS;
 8003cb8:	2301      	movs	r3, #1
 8003cba:	e069      	b.n	8003d90 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d103      	bne.n	8003cca <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8003cc2:	f001 fdfb 	bl	80058bc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8003cc6:	2300      	movs	r3, #0
 8003cc8:	e062      	b.n	8003d90 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003cca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d106      	bne.n	8003cde <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003cd0:	f107 0310 	add.w	r3, r7, #16
 8003cd4:	4618      	mov	r0, r3
 8003cd6:	f000 fef5 	bl	8004ac4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003cda:	2301      	movs	r3, #1
 8003cdc:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003cde:	f001 fded 	bl	80058bc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003ce2:	f000 fc3f 	bl	8004564 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003ce6:	f001 fdb7 	bl	8005858 <vPortEnterCritical>
 8003cea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003cec:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003cf0:	b25b      	sxtb	r3, r3
 8003cf2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003cf6:	d103      	bne.n	8003d00 <xQueueReceive+0x128>
 8003cf8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003cfa:	2200      	movs	r2, #0
 8003cfc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003d00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d02:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003d06:	b25b      	sxtb	r3, r3
 8003d08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d0c:	d103      	bne.n	8003d16 <xQueueReceive+0x13e>
 8003d0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d10:	2200      	movs	r2, #0
 8003d12:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003d16:	f001 fdd1 	bl	80058bc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003d1a:	1d3a      	adds	r2, r7, #4
 8003d1c:	f107 0310 	add.w	r3, r7, #16
 8003d20:	4611      	mov	r1, r2
 8003d22:	4618      	mov	r0, r3
 8003d24:	f000 fee4 	bl	8004af0 <xTaskCheckForTimeOut>
 8003d28:	4603      	mov	r3, r0
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d123      	bne.n	8003d76 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003d2e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003d30:	f000 f923 	bl	8003f7a <prvIsQueueEmpty>
 8003d34:	4603      	mov	r3, r0
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d017      	beq.n	8003d6a <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8003d3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d3c:	3324      	adds	r3, #36	@ 0x24
 8003d3e:	687a      	ldr	r2, [r7, #4]
 8003d40:	4611      	mov	r1, r2
 8003d42:	4618      	mov	r0, r3
 8003d44:	f000 fe08 	bl	8004958 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8003d48:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003d4a:	f000 f8b7 	bl	8003ebc <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8003d4e:	f000 fc17 	bl	8004580 <xTaskResumeAll>
 8003d52:	4603      	mov	r3, r0
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d189      	bne.n	8003c6c <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8003d58:	4b0f      	ldr	r3, [pc, #60]	@ (8003d98 <xQueueReceive+0x1c0>)
 8003d5a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003d5e:	601a      	str	r2, [r3, #0]
 8003d60:	f3bf 8f4f 	dsb	sy
 8003d64:	f3bf 8f6f 	isb	sy
 8003d68:	e780      	b.n	8003c6c <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8003d6a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003d6c:	f000 f8a6 	bl	8003ebc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003d70:	f000 fc06 	bl	8004580 <xTaskResumeAll>
 8003d74:	e77a      	b.n	8003c6c <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8003d76:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003d78:	f000 f8a0 	bl	8003ebc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003d7c:	f000 fc00 	bl	8004580 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003d80:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003d82:	f000 f8fa 	bl	8003f7a <prvIsQueueEmpty>
 8003d86:	4603      	mov	r3, r0
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	f43f af6f 	beq.w	8003c6c <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8003d8e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8003d90:	4618      	mov	r0, r3
 8003d92:	3730      	adds	r7, #48	@ 0x30
 8003d94:	46bd      	mov	sp, r7
 8003d96:	bd80      	pop	{r7, pc}
 8003d98:	e000ed04 	.word	0xe000ed04

08003d9c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8003d9c:	b580      	push	{r7, lr}
 8003d9e:	b086      	sub	sp, #24
 8003da0:	af00      	add	r7, sp, #0
 8003da2:	60f8      	str	r0, [r7, #12]
 8003da4:	60b9      	str	r1, [r7, #8]
 8003da6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8003da8:	2300      	movs	r3, #0
 8003daa:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003db0:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d10d      	bne.n	8003dd6 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d14d      	bne.n	8003e5e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	689b      	ldr	r3, [r3, #8]
 8003dc6:	4618      	mov	r0, r3
 8003dc8:	f000 fff6 	bl	8004db8 <xTaskPriorityDisinherit>
 8003dcc:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	2200      	movs	r2, #0
 8003dd2:	609a      	str	r2, [r3, #8]
 8003dd4:	e043      	b.n	8003e5e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d119      	bne.n	8003e10 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	6858      	ldr	r0, [r3, #4]
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003de4:	461a      	mov	r2, r3
 8003de6:	68b9      	ldr	r1, [r7, #8]
 8003de8:	f002 fe69 	bl	8006abe <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	685a      	ldr	r2, [r3, #4]
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003df4:	441a      	add	r2, r3
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	685a      	ldr	r2, [r3, #4]
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	689b      	ldr	r3, [r3, #8]
 8003e02:	429a      	cmp	r2, r3
 8003e04:	d32b      	bcc.n	8003e5e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	681a      	ldr	r2, [r3, #0]
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	605a      	str	r2, [r3, #4]
 8003e0e:	e026      	b.n	8003e5e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	68d8      	ldr	r0, [r3, #12]
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e18:	461a      	mov	r2, r3
 8003e1a:	68b9      	ldr	r1, [r7, #8]
 8003e1c:	f002 fe4f 	bl	8006abe <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	68da      	ldr	r2, [r3, #12]
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e28:	425b      	negs	r3, r3
 8003e2a:	441a      	add	r2, r3
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	68da      	ldr	r2, [r3, #12]
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	429a      	cmp	r2, r3
 8003e3a:	d207      	bcs.n	8003e4c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	689a      	ldr	r2, [r3, #8]
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e44:	425b      	negs	r3, r3
 8003e46:	441a      	add	r2, r3
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	2b02      	cmp	r3, #2
 8003e50:	d105      	bne.n	8003e5e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003e52:	693b      	ldr	r3, [r7, #16]
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d002      	beq.n	8003e5e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8003e58:	693b      	ldr	r3, [r7, #16]
 8003e5a:	3b01      	subs	r3, #1
 8003e5c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8003e5e:	693b      	ldr	r3, [r7, #16]
 8003e60:	1c5a      	adds	r2, r3, #1
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8003e66:	697b      	ldr	r3, [r7, #20]
}
 8003e68:	4618      	mov	r0, r3
 8003e6a:	3718      	adds	r7, #24
 8003e6c:	46bd      	mov	sp, r7
 8003e6e:	bd80      	pop	{r7, pc}

08003e70 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8003e70:	b580      	push	{r7, lr}
 8003e72:	b082      	sub	sp, #8
 8003e74:	af00      	add	r7, sp, #0
 8003e76:	6078      	str	r0, [r7, #4]
 8003e78:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d018      	beq.n	8003eb4 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	68da      	ldr	r2, [r3, #12]
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e8a:	441a      	add	r2, r3
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	68da      	ldr	r2, [r3, #12]
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	689b      	ldr	r3, [r3, #8]
 8003e98:	429a      	cmp	r2, r3
 8003e9a:	d303      	bcc.n	8003ea4 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681a      	ldr	r2, [r3, #0]
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	68d9      	ldr	r1, [r3, #12]
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003eac:	461a      	mov	r2, r3
 8003eae:	6838      	ldr	r0, [r7, #0]
 8003eb0:	f002 fe05 	bl	8006abe <memcpy>
	}
}
 8003eb4:	bf00      	nop
 8003eb6:	3708      	adds	r7, #8
 8003eb8:	46bd      	mov	sp, r7
 8003eba:	bd80      	pop	{r7, pc}

08003ebc <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8003ebc:	b580      	push	{r7, lr}
 8003ebe:	b084      	sub	sp, #16
 8003ec0:	af00      	add	r7, sp, #0
 8003ec2:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8003ec4:	f001 fcc8 	bl	8005858 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003ece:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003ed0:	e01e      	b.n	8003f10 <prvUnlockQueue+0x54>
		{
			/* Data was posted while the queue was locked.  Are any tasks
			blocked waiting for data to become available? */
			#if ( configUSE_QUEUE_SETS == 1 )
			{
				if( pxQueue->pxQueueSetContainer != NULL )
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d008      	beq.n	8003eec <prvUnlockQueue+0x30>
				{
					if( prvNotifyQueueSetContainer( pxQueue ) != pdFALSE )
 8003eda:	6878      	ldr	r0, [r7, #4]
 8003edc:	f000 f8da 	bl	8004094 <prvNotifyQueueSetContainer>
 8003ee0:	4603      	mov	r3, r0
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d010      	beq.n	8003f08 <prvUnlockQueue+0x4c>
					{
						/* The queue is a member of a queue set, and posting to
						the queue set caused a higher priority task to unblock.
						A context switch is required. */
						vTaskMissedYield();
 8003ee6:	f000 fe67 	bl	8004bb8 <vTaskMissedYield>
 8003eea:	e00d      	b.n	8003f08 <prvUnlockQueue+0x4c>
				else
				{
					/* Tasks that are removed from the event list will get
					added to the pending ready list as the scheduler is still
					suspended. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d012      	beq.n	8003f1a <prvUnlockQueue+0x5e>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	3324      	adds	r3, #36	@ 0x24
 8003ef8:	4618      	mov	r0, r3
 8003efa:	f000 fd7f 	bl	80049fc <xTaskRemoveFromEventList>
 8003efe:	4603      	mov	r3, r0
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d001      	beq.n	8003f08 <prvUnlockQueue+0x4c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							vTaskMissedYield();
 8003f04:	f000 fe58 	bl	8004bb8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8003f08:	7bfb      	ldrb	r3, [r7, #15]
 8003f0a:	3b01      	subs	r3, #1
 8003f0c:	b2db      	uxtb	r3, r3
 8003f0e:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003f10:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	dcdc      	bgt.n	8003ed2 <prvUnlockQueue+0x16>
 8003f18:	e000      	b.n	8003f1c <prvUnlockQueue+0x60>
						break;
 8003f1a:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	22ff      	movs	r2, #255	@ 0xff
 8003f20:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8003f24:	f001 fcca 	bl	80058bc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8003f28:	f001 fc96 	bl	8005858 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003f32:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003f34:	e011      	b.n	8003f5a <prvUnlockQueue+0x9e>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	691b      	ldr	r3, [r3, #16]
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d012      	beq.n	8003f64 <prvUnlockQueue+0xa8>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	3310      	adds	r3, #16
 8003f42:	4618      	mov	r0, r3
 8003f44:	f000 fd5a 	bl	80049fc <xTaskRemoveFromEventList>
 8003f48:	4603      	mov	r3, r0
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d001      	beq.n	8003f52 <prvUnlockQueue+0x96>
				{
					vTaskMissedYield();
 8003f4e:	f000 fe33 	bl	8004bb8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8003f52:	7bbb      	ldrb	r3, [r7, #14]
 8003f54:	3b01      	subs	r3, #1
 8003f56:	b2db      	uxtb	r3, r3
 8003f58:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003f5a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	dce9      	bgt.n	8003f36 <prvUnlockQueue+0x7a>
 8003f62:	e000      	b.n	8003f66 <prvUnlockQueue+0xaa>
			}
			else
			{
				break;
 8003f64:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	22ff      	movs	r2, #255	@ 0xff
 8003f6a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8003f6e:	f001 fca5 	bl	80058bc <vPortExitCritical>
}
 8003f72:	bf00      	nop
 8003f74:	3710      	adds	r7, #16
 8003f76:	46bd      	mov	sp, r7
 8003f78:	bd80      	pop	{r7, pc}

08003f7a <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8003f7a:	b580      	push	{r7, lr}
 8003f7c:	b084      	sub	sp, #16
 8003f7e:	af00      	add	r7, sp, #0
 8003f80:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003f82:	f001 fc69 	bl	8005858 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d102      	bne.n	8003f94 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8003f8e:	2301      	movs	r3, #1
 8003f90:	60fb      	str	r3, [r7, #12]
 8003f92:	e001      	b.n	8003f98 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8003f94:	2300      	movs	r3, #0
 8003f96:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8003f98:	f001 fc90 	bl	80058bc <vPortExitCritical>

	return xReturn;
 8003f9c:	68fb      	ldr	r3, [r7, #12]
}
 8003f9e:	4618      	mov	r0, r3
 8003fa0:	3710      	adds	r7, #16
 8003fa2:	46bd      	mov	sp, r7
 8003fa4:	bd80      	pop	{r7, pc}

08003fa6 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8003fa6:	b580      	push	{r7, lr}
 8003fa8:	b084      	sub	sp, #16
 8003faa:	af00      	add	r7, sp, #0
 8003fac:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003fae:	f001 fc53 	bl	8005858 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003fba:	429a      	cmp	r2, r3
 8003fbc:	d102      	bne.n	8003fc4 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8003fbe:	2301      	movs	r3, #1
 8003fc0:	60fb      	str	r3, [r7, #12]
 8003fc2:	e001      	b.n	8003fc8 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8003fc4:	2300      	movs	r3, #0
 8003fc6:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8003fc8:	f001 fc78 	bl	80058bc <vPortExitCritical>

	return xReturn;
 8003fcc:	68fb      	ldr	r3, [r7, #12]
}
 8003fce:	4618      	mov	r0, r3
 8003fd0:	3710      	adds	r7, #16
 8003fd2:	46bd      	mov	sp, r7
 8003fd4:	bd80      	pop	{r7, pc}
	...

08003fd8 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8003fd8:	b480      	push	{r7}
 8003fda:	b085      	sub	sp, #20
 8003fdc:	af00      	add	r7, sp, #0
 8003fde:	6078      	str	r0, [r7, #4]
 8003fe0:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003fe2:	2300      	movs	r3, #0
 8003fe4:	60fb      	str	r3, [r7, #12]
 8003fe6:	e014      	b.n	8004012 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8003fe8:	4a0f      	ldr	r2, [pc, #60]	@ (8004028 <vQueueAddToRegistry+0x50>)
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d10b      	bne.n	800400c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8003ff4:	490c      	ldr	r1, [pc, #48]	@ (8004028 <vQueueAddToRegistry+0x50>)
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	683a      	ldr	r2, [r7, #0]
 8003ffa:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8003ffe:	4a0a      	ldr	r2, [pc, #40]	@ (8004028 <vQueueAddToRegistry+0x50>)
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	00db      	lsls	r3, r3, #3
 8004004:	4413      	add	r3, r2
 8004006:	687a      	ldr	r2, [r7, #4]
 8004008:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800400a:	e006      	b.n	800401a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	3301      	adds	r3, #1
 8004010:	60fb      	str	r3, [r7, #12]
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	2b07      	cmp	r3, #7
 8004016:	d9e7      	bls.n	8003fe8 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8004018:	bf00      	nop
 800401a:	bf00      	nop
 800401c:	3714      	adds	r7, #20
 800401e:	46bd      	mov	sp, r7
 8004020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004024:	4770      	bx	lr
 8004026:	bf00      	nop
 8004028:	200009b8 	.word	0x200009b8

0800402c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800402c:	b580      	push	{r7, lr}
 800402e:	b086      	sub	sp, #24
 8004030:	af00      	add	r7, sp, #0
 8004032:	60f8      	str	r0, [r7, #12]
 8004034:	60b9      	str	r1, [r7, #8]
 8004036:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800403c:	f001 fc0c 	bl	8005858 <vPortEnterCritical>
 8004040:	697b      	ldr	r3, [r7, #20]
 8004042:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004046:	b25b      	sxtb	r3, r3
 8004048:	f1b3 3fff 	cmp.w	r3, #4294967295
 800404c:	d103      	bne.n	8004056 <vQueueWaitForMessageRestricted+0x2a>
 800404e:	697b      	ldr	r3, [r7, #20]
 8004050:	2200      	movs	r2, #0
 8004052:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004056:	697b      	ldr	r3, [r7, #20]
 8004058:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800405c:	b25b      	sxtb	r3, r3
 800405e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004062:	d103      	bne.n	800406c <vQueueWaitForMessageRestricted+0x40>
 8004064:	697b      	ldr	r3, [r7, #20]
 8004066:	2200      	movs	r2, #0
 8004068:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800406c:	f001 fc26 	bl	80058bc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8004070:	697b      	ldr	r3, [r7, #20]
 8004072:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004074:	2b00      	cmp	r3, #0
 8004076:	d106      	bne.n	8004086 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8004078:	697b      	ldr	r3, [r7, #20]
 800407a:	3324      	adds	r3, #36	@ 0x24
 800407c:	687a      	ldr	r2, [r7, #4]
 800407e:	68b9      	ldr	r1, [r7, #8]
 8004080:	4618      	mov	r0, r3
 8004082:	f000 fc8f 	bl	80049a4 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8004086:	6978      	ldr	r0, [r7, #20]
 8004088:	f7ff ff18 	bl	8003ebc <prvUnlockQueue>
	}
 800408c:	bf00      	nop
 800408e:	3718      	adds	r7, #24
 8004090:	46bd      	mov	sp, r7
 8004092:	bd80      	pop	{r7, pc}

08004094 <prvNotifyQueueSetContainer>:
/*-----------------------------------------------------------*/

#if ( configUSE_QUEUE_SETS == 1 )

	static BaseType_t prvNotifyQueueSetContainer( const Queue_t * const pxQueue )
	{
 8004094:	b580      	push	{r7, lr}
 8004096:	b088      	sub	sp, #32
 8004098:	af00      	add	r7, sp, #0
 800409a:	6078      	str	r0, [r7, #4]
	Queue_t *pxQueueSetContainer = pxQueue->pxQueueSetContainer;
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80040a0:	61bb      	str	r3, [r7, #24]
	BaseType_t xReturn = pdFALSE;
 80040a2:	2300      	movs	r3, #0
 80040a4:	61fb      	str	r3, [r7, #28]

		/* This function must be called form a critical section. */

		configASSERT( pxQueueSetContainer );
 80040a6:	69bb      	ldr	r3, [r7, #24]
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d10b      	bne.n	80040c4 <prvNotifyQueueSetContainer+0x30>
	__asm volatile
 80040ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80040b0:	f383 8811 	msr	BASEPRI, r3
 80040b4:	f3bf 8f6f 	isb	sy
 80040b8:	f3bf 8f4f 	dsb	sy
 80040bc:	613b      	str	r3, [r7, #16]
}
 80040be:	bf00      	nop
 80040c0:	bf00      	nop
 80040c2:	e7fd      	b.n	80040c0 <prvNotifyQueueSetContainer+0x2c>
		configASSERT( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength );
 80040c4:	69bb      	ldr	r3, [r7, #24]
 80040c6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80040c8:	69bb      	ldr	r3, [r7, #24]
 80040ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80040cc:	429a      	cmp	r2, r3
 80040ce:	d30b      	bcc.n	80040e8 <prvNotifyQueueSetContainer+0x54>
	__asm volatile
 80040d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80040d4:	f383 8811 	msr	BASEPRI, r3
 80040d8:	f3bf 8f6f 	isb	sy
 80040dc:	f3bf 8f4f 	dsb	sy
 80040e0:	60fb      	str	r3, [r7, #12]
}
 80040e2:	bf00      	nop
 80040e4:	bf00      	nop
 80040e6:	e7fd      	b.n	80040e4 <prvNotifyQueueSetContainer+0x50>

		if( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength )
 80040e8:	69bb      	ldr	r3, [r7, #24]
 80040ea:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80040ec:	69bb      	ldr	r3, [r7, #24]
 80040ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80040f0:	429a      	cmp	r2, r3
 80040f2:	d225      	bcs.n	8004140 <prvNotifyQueueSetContainer+0xac>
		{
			const int8_t cTxLock = pxQueueSetContainer->cTxLock;
 80040f4:	69bb      	ldr	r3, [r7, #24]
 80040f6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80040fa:	75fb      	strb	r3, [r7, #23]

			traceQUEUE_SEND( pxQueueSetContainer );

			/* The data copied is the handle of the queue that contains data. */
			xReturn = prvCopyDataToQueue( pxQueueSetContainer, &pxQueue, queueSEND_TO_BACK );
 80040fc:	1d3b      	adds	r3, r7, #4
 80040fe:	2200      	movs	r2, #0
 8004100:	4619      	mov	r1, r3
 8004102:	69b8      	ldr	r0, [r7, #24]
 8004104:	f7ff fe4a 	bl	8003d9c <prvCopyDataToQueue>
 8004108:	61f8      	str	r0, [r7, #28]

			if( cTxLock == queueUNLOCKED )
 800410a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800410e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004112:	d10e      	bne.n	8004132 <prvNotifyQueueSetContainer+0x9e>
			{
				if( listLIST_IS_EMPTY( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) == pdFALSE )
 8004114:	69bb      	ldr	r3, [r7, #24]
 8004116:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004118:	2b00      	cmp	r3, #0
 800411a:	d011      	beq.n	8004140 <prvNotifyQueueSetContainer+0xac>
				{
					if( xTaskRemoveFromEventList( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) != pdFALSE )
 800411c:	69bb      	ldr	r3, [r7, #24]
 800411e:	3324      	adds	r3, #36	@ 0x24
 8004120:	4618      	mov	r0, r3
 8004122:	f000 fc6b 	bl	80049fc <xTaskRemoveFromEventList>
 8004126:	4603      	mov	r3, r0
 8004128:	2b00      	cmp	r3, #0
 800412a:	d009      	beq.n	8004140 <prvNotifyQueueSetContainer+0xac>
					{
						/* The task waiting has a higher priority. */
						xReturn = pdTRUE;
 800412c:	2301      	movs	r3, #1
 800412e:	61fb      	str	r3, [r7, #28]
 8004130:	e006      	b.n	8004140 <prvNotifyQueueSetContainer+0xac>
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else
			{
				pxQueueSetContainer->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8004132:	7dfb      	ldrb	r3, [r7, #23]
 8004134:	3301      	adds	r3, #1
 8004136:	b2db      	uxtb	r3, r3
 8004138:	b25a      	sxtb	r2, r3
 800413a:	69bb      	ldr	r3, [r7, #24]
 800413c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8004140:	69fb      	ldr	r3, [r7, #28]
	}
 8004142:	4618      	mov	r0, r3
 8004144:	3720      	adds	r7, #32
 8004146:	46bd      	mov	sp, r7
 8004148:	bd80      	pop	{r7, pc}

0800414a <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800414a:	b580      	push	{r7, lr}
 800414c:	b08e      	sub	sp, #56	@ 0x38
 800414e:	af04      	add	r7, sp, #16
 8004150:	60f8      	str	r0, [r7, #12]
 8004152:	60b9      	str	r1, [r7, #8]
 8004154:	607a      	str	r2, [r7, #4]
 8004156:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8004158:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800415a:	2b00      	cmp	r3, #0
 800415c:	d10b      	bne.n	8004176 <xTaskCreateStatic+0x2c>
	__asm volatile
 800415e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004162:	f383 8811 	msr	BASEPRI, r3
 8004166:	f3bf 8f6f 	isb	sy
 800416a:	f3bf 8f4f 	dsb	sy
 800416e:	623b      	str	r3, [r7, #32]
}
 8004170:	bf00      	nop
 8004172:	bf00      	nop
 8004174:	e7fd      	b.n	8004172 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8004176:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004178:	2b00      	cmp	r3, #0
 800417a:	d10b      	bne.n	8004194 <xTaskCreateStatic+0x4a>
	__asm volatile
 800417c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004180:	f383 8811 	msr	BASEPRI, r3
 8004184:	f3bf 8f6f 	isb	sy
 8004188:	f3bf 8f4f 	dsb	sy
 800418c:	61fb      	str	r3, [r7, #28]
}
 800418e:	bf00      	nop
 8004190:	bf00      	nop
 8004192:	e7fd      	b.n	8004190 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8004194:	235c      	movs	r3, #92	@ 0x5c
 8004196:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8004198:	693b      	ldr	r3, [r7, #16]
 800419a:	2b5c      	cmp	r3, #92	@ 0x5c
 800419c:	d00b      	beq.n	80041b6 <xTaskCreateStatic+0x6c>
	__asm volatile
 800419e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80041a2:	f383 8811 	msr	BASEPRI, r3
 80041a6:	f3bf 8f6f 	isb	sy
 80041aa:	f3bf 8f4f 	dsb	sy
 80041ae:	61bb      	str	r3, [r7, #24]
}
 80041b0:	bf00      	nop
 80041b2:	bf00      	nop
 80041b4:	e7fd      	b.n	80041b2 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80041b6:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80041b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d01e      	beq.n	80041fc <xTaskCreateStatic+0xb2>
 80041be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d01b      	beq.n	80041fc <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80041c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80041c6:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80041c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041ca:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80041cc:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80041ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041d0:	2202      	movs	r2, #2
 80041d2:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80041d6:	2300      	movs	r3, #0
 80041d8:	9303      	str	r3, [sp, #12]
 80041da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041dc:	9302      	str	r3, [sp, #8]
 80041de:	f107 0314 	add.w	r3, r7, #20
 80041e2:	9301      	str	r3, [sp, #4]
 80041e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80041e6:	9300      	str	r3, [sp, #0]
 80041e8:	683b      	ldr	r3, [r7, #0]
 80041ea:	687a      	ldr	r2, [r7, #4]
 80041ec:	68b9      	ldr	r1, [r7, #8]
 80041ee:	68f8      	ldr	r0, [r7, #12]
 80041f0:	f000 f850 	bl	8004294 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80041f4:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80041f6:	f000 f8dd 	bl	80043b4 <prvAddNewTaskToReadyList>
 80041fa:	e001      	b.n	8004200 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80041fc:	2300      	movs	r3, #0
 80041fe:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8004200:	697b      	ldr	r3, [r7, #20]
	}
 8004202:	4618      	mov	r0, r3
 8004204:	3728      	adds	r7, #40	@ 0x28
 8004206:	46bd      	mov	sp, r7
 8004208:	bd80      	pop	{r7, pc}

0800420a <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800420a:	b580      	push	{r7, lr}
 800420c:	b08c      	sub	sp, #48	@ 0x30
 800420e:	af04      	add	r7, sp, #16
 8004210:	60f8      	str	r0, [r7, #12]
 8004212:	60b9      	str	r1, [r7, #8]
 8004214:	603b      	str	r3, [r7, #0]
 8004216:	4613      	mov	r3, r2
 8004218:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800421a:	88fb      	ldrh	r3, [r7, #6]
 800421c:	009b      	lsls	r3, r3, #2
 800421e:	4618      	mov	r0, r3
 8004220:	f001 fc3c 	bl	8005a9c <pvPortMalloc>
 8004224:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8004226:	697b      	ldr	r3, [r7, #20]
 8004228:	2b00      	cmp	r3, #0
 800422a:	d00e      	beq.n	800424a <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800422c:	205c      	movs	r0, #92	@ 0x5c
 800422e:	f001 fc35 	bl	8005a9c <pvPortMalloc>
 8004232:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8004234:	69fb      	ldr	r3, [r7, #28]
 8004236:	2b00      	cmp	r3, #0
 8004238:	d003      	beq.n	8004242 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800423a:	69fb      	ldr	r3, [r7, #28]
 800423c:	697a      	ldr	r2, [r7, #20]
 800423e:	631a      	str	r2, [r3, #48]	@ 0x30
 8004240:	e005      	b.n	800424e <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8004242:	6978      	ldr	r0, [r7, #20]
 8004244:	f001 fcf8 	bl	8005c38 <vPortFree>
 8004248:	e001      	b.n	800424e <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800424a:	2300      	movs	r3, #0
 800424c:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800424e:	69fb      	ldr	r3, [r7, #28]
 8004250:	2b00      	cmp	r3, #0
 8004252:	d017      	beq.n	8004284 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8004254:	69fb      	ldr	r3, [r7, #28]
 8004256:	2200      	movs	r2, #0
 8004258:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800425c:	88fa      	ldrh	r2, [r7, #6]
 800425e:	2300      	movs	r3, #0
 8004260:	9303      	str	r3, [sp, #12]
 8004262:	69fb      	ldr	r3, [r7, #28]
 8004264:	9302      	str	r3, [sp, #8]
 8004266:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004268:	9301      	str	r3, [sp, #4]
 800426a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800426c:	9300      	str	r3, [sp, #0]
 800426e:	683b      	ldr	r3, [r7, #0]
 8004270:	68b9      	ldr	r1, [r7, #8]
 8004272:	68f8      	ldr	r0, [r7, #12]
 8004274:	f000 f80e 	bl	8004294 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004278:	69f8      	ldr	r0, [r7, #28]
 800427a:	f000 f89b 	bl	80043b4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800427e:	2301      	movs	r3, #1
 8004280:	61bb      	str	r3, [r7, #24]
 8004282:	e002      	b.n	800428a <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004284:	f04f 33ff 	mov.w	r3, #4294967295
 8004288:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800428a:	69bb      	ldr	r3, [r7, #24]
	}
 800428c:	4618      	mov	r0, r3
 800428e:	3720      	adds	r7, #32
 8004290:	46bd      	mov	sp, r7
 8004292:	bd80      	pop	{r7, pc}

08004294 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8004294:	b580      	push	{r7, lr}
 8004296:	b088      	sub	sp, #32
 8004298:	af00      	add	r7, sp, #0
 800429a:	60f8      	str	r0, [r7, #12]
 800429c:	60b9      	str	r1, [r7, #8]
 800429e:	607a      	str	r2, [r7, #4]
 80042a0:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80042a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80042a4:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	009b      	lsls	r3, r3, #2
 80042aa:	461a      	mov	r2, r3
 80042ac:	21a5      	movs	r1, #165	@ 0xa5
 80042ae:	f002 fb86 	bl	80069be <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80042b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80042b4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80042bc:	3b01      	subs	r3, #1
 80042be:	009b      	lsls	r3, r3, #2
 80042c0:	4413      	add	r3, r2
 80042c2:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80042c4:	69bb      	ldr	r3, [r7, #24]
 80042c6:	f023 0307 	bic.w	r3, r3, #7
 80042ca:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80042cc:	69bb      	ldr	r3, [r7, #24]
 80042ce:	f003 0307 	and.w	r3, r3, #7
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d00b      	beq.n	80042ee <prvInitialiseNewTask+0x5a>
	__asm volatile
 80042d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80042da:	f383 8811 	msr	BASEPRI, r3
 80042de:	f3bf 8f6f 	isb	sy
 80042e2:	f3bf 8f4f 	dsb	sy
 80042e6:	617b      	str	r3, [r7, #20]
}
 80042e8:	bf00      	nop
 80042ea:	bf00      	nop
 80042ec:	e7fd      	b.n	80042ea <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80042ee:	68bb      	ldr	r3, [r7, #8]
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d01f      	beq.n	8004334 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80042f4:	2300      	movs	r3, #0
 80042f6:	61fb      	str	r3, [r7, #28]
 80042f8:	e012      	b.n	8004320 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80042fa:	68ba      	ldr	r2, [r7, #8]
 80042fc:	69fb      	ldr	r3, [r7, #28]
 80042fe:	4413      	add	r3, r2
 8004300:	7819      	ldrb	r1, [r3, #0]
 8004302:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004304:	69fb      	ldr	r3, [r7, #28]
 8004306:	4413      	add	r3, r2
 8004308:	3334      	adds	r3, #52	@ 0x34
 800430a:	460a      	mov	r2, r1
 800430c:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800430e:	68ba      	ldr	r2, [r7, #8]
 8004310:	69fb      	ldr	r3, [r7, #28]
 8004312:	4413      	add	r3, r2
 8004314:	781b      	ldrb	r3, [r3, #0]
 8004316:	2b00      	cmp	r3, #0
 8004318:	d006      	beq.n	8004328 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800431a:	69fb      	ldr	r3, [r7, #28]
 800431c:	3301      	adds	r3, #1
 800431e:	61fb      	str	r3, [r7, #28]
 8004320:	69fb      	ldr	r3, [r7, #28]
 8004322:	2b0f      	cmp	r3, #15
 8004324:	d9e9      	bls.n	80042fa <prvInitialiseNewTask+0x66>
 8004326:	e000      	b.n	800432a <prvInitialiseNewTask+0x96>
			{
				break;
 8004328:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800432a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800432c:	2200      	movs	r2, #0
 800432e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004332:	e003      	b.n	800433c <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8004334:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004336:	2200      	movs	r2, #0
 8004338:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800433c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800433e:	2b37      	cmp	r3, #55	@ 0x37
 8004340:	d901      	bls.n	8004346 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8004342:	2337      	movs	r3, #55	@ 0x37
 8004344:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8004346:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004348:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800434a:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800434c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800434e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004350:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8004352:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004354:	2200      	movs	r2, #0
 8004356:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004358:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800435a:	3304      	adds	r3, #4
 800435c:	4618      	mov	r0, r3
 800435e:	f7ff f8c5 	bl	80034ec <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8004362:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004364:	3318      	adds	r3, #24
 8004366:	4618      	mov	r0, r3
 8004368:	f7ff f8c0 	bl	80034ec <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800436c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800436e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004370:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004372:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004374:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8004378:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800437a:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800437c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800437e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004380:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8004382:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004384:	2200      	movs	r2, #0
 8004386:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8004388:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800438a:	2200      	movs	r2, #0
 800438c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004390:	683a      	ldr	r2, [r7, #0]
 8004392:	68f9      	ldr	r1, [r7, #12]
 8004394:	69b8      	ldr	r0, [r7, #24]
 8004396:	f001 f92d 	bl	80055f4 <pxPortInitialiseStack>
 800439a:	4602      	mov	r2, r0
 800439c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800439e:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80043a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d002      	beq.n	80043ac <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80043a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80043a8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80043aa:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80043ac:	bf00      	nop
 80043ae:	3720      	adds	r7, #32
 80043b0:	46bd      	mov	sp, r7
 80043b2:	bd80      	pop	{r7, pc}

080043b4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80043b4:	b580      	push	{r7, lr}
 80043b6:	b082      	sub	sp, #8
 80043b8:	af00      	add	r7, sp, #0
 80043ba:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80043bc:	f001 fa4c 	bl	8005858 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80043c0:	4b2d      	ldr	r3, [pc, #180]	@ (8004478 <prvAddNewTaskToReadyList+0xc4>)
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	3301      	adds	r3, #1
 80043c6:	4a2c      	ldr	r2, [pc, #176]	@ (8004478 <prvAddNewTaskToReadyList+0xc4>)
 80043c8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80043ca:	4b2c      	ldr	r3, [pc, #176]	@ (800447c <prvAddNewTaskToReadyList+0xc8>)
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d109      	bne.n	80043e6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80043d2:	4a2a      	ldr	r2, [pc, #168]	@ (800447c <prvAddNewTaskToReadyList+0xc8>)
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80043d8:	4b27      	ldr	r3, [pc, #156]	@ (8004478 <prvAddNewTaskToReadyList+0xc4>)
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	2b01      	cmp	r3, #1
 80043de:	d110      	bne.n	8004402 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80043e0:	f000 fc0e 	bl	8004c00 <prvInitialiseTaskLists>
 80043e4:	e00d      	b.n	8004402 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80043e6:	4b26      	ldr	r3, [pc, #152]	@ (8004480 <prvAddNewTaskToReadyList+0xcc>)
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d109      	bne.n	8004402 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80043ee:	4b23      	ldr	r3, [pc, #140]	@ (800447c <prvAddNewTaskToReadyList+0xc8>)
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043f8:	429a      	cmp	r2, r3
 80043fa:	d802      	bhi.n	8004402 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80043fc:	4a1f      	ldr	r2, [pc, #124]	@ (800447c <prvAddNewTaskToReadyList+0xc8>)
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8004402:	4b20      	ldr	r3, [pc, #128]	@ (8004484 <prvAddNewTaskToReadyList+0xd0>)
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	3301      	adds	r3, #1
 8004408:	4a1e      	ldr	r2, [pc, #120]	@ (8004484 <prvAddNewTaskToReadyList+0xd0>)
 800440a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800440c:	4b1d      	ldr	r3, [pc, #116]	@ (8004484 <prvAddNewTaskToReadyList+0xd0>)
 800440e:	681a      	ldr	r2, [r3, #0]
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004418:	4b1b      	ldr	r3, [pc, #108]	@ (8004488 <prvAddNewTaskToReadyList+0xd4>)
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	429a      	cmp	r2, r3
 800441e:	d903      	bls.n	8004428 <prvAddNewTaskToReadyList+0x74>
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004424:	4a18      	ldr	r2, [pc, #96]	@ (8004488 <prvAddNewTaskToReadyList+0xd4>)
 8004426:	6013      	str	r3, [r2, #0]
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800442c:	4613      	mov	r3, r2
 800442e:	009b      	lsls	r3, r3, #2
 8004430:	4413      	add	r3, r2
 8004432:	009b      	lsls	r3, r3, #2
 8004434:	4a15      	ldr	r2, [pc, #84]	@ (800448c <prvAddNewTaskToReadyList+0xd8>)
 8004436:	441a      	add	r2, r3
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	3304      	adds	r3, #4
 800443c:	4619      	mov	r1, r3
 800443e:	4610      	mov	r0, r2
 8004440:	f7ff f861 	bl	8003506 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8004444:	f001 fa3a 	bl	80058bc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8004448:	4b0d      	ldr	r3, [pc, #52]	@ (8004480 <prvAddNewTaskToReadyList+0xcc>)
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	2b00      	cmp	r3, #0
 800444e:	d00e      	beq.n	800446e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8004450:	4b0a      	ldr	r3, [pc, #40]	@ (800447c <prvAddNewTaskToReadyList+0xc8>)
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800445a:	429a      	cmp	r2, r3
 800445c:	d207      	bcs.n	800446e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800445e:	4b0c      	ldr	r3, [pc, #48]	@ (8004490 <prvAddNewTaskToReadyList+0xdc>)
 8004460:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004464:	601a      	str	r2, [r3, #0]
 8004466:	f3bf 8f4f 	dsb	sy
 800446a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800446e:	bf00      	nop
 8004470:	3708      	adds	r7, #8
 8004472:	46bd      	mov	sp, r7
 8004474:	bd80      	pop	{r7, pc}
 8004476:	bf00      	nop
 8004478:	20000ecc 	.word	0x20000ecc
 800447c:	200009f8 	.word	0x200009f8
 8004480:	20000ed8 	.word	0x20000ed8
 8004484:	20000ee8 	.word	0x20000ee8
 8004488:	20000ed4 	.word	0x20000ed4
 800448c:	200009fc 	.word	0x200009fc
 8004490:	e000ed04 	.word	0xe000ed04

08004494 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8004494:	b580      	push	{r7, lr}
 8004496:	b08a      	sub	sp, #40	@ 0x28
 8004498:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800449a:	2300      	movs	r3, #0
 800449c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800449e:	2300      	movs	r3, #0
 80044a0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80044a2:	463a      	mov	r2, r7
 80044a4:	1d39      	adds	r1, r7, #4
 80044a6:	f107 0308 	add.w	r3, r7, #8
 80044aa:	4618      	mov	r0, r3
 80044ac:	f7fe ffca 	bl	8003444 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80044b0:	6839      	ldr	r1, [r7, #0]
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	68ba      	ldr	r2, [r7, #8]
 80044b6:	9202      	str	r2, [sp, #8]
 80044b8:	9301      	str	r3, [sp, #4]
 80044ba:	2300      	movs	r3, #0
 80044bc:	9300      	str	r3, [sp, #0]
 80044be:	2300      	movs	r3, #0
 80044c0:	460a      	mov	r2, r1
 80044c2:	4922      	ldr	r1, [pc, #136]	@ (800454c <vTaskStartScheduler+0xb8>)
 80044c4:	4822      	ldr	r0, [pc, #136]	@ (8004550 <vTaskStartScheduler+0xbc>)
 80044c6:	f7ff fe40 	bl	800414a <xTaskCreateStatic>
 80044ca:	4603      	mov	r3, r0
 80044cc:	4a21      	ldr	r2, [pc, #132]	@ (8004554 <vTaskStartScheduler+0xc0>)
 80044ce:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80044d0:	4b20      	ldr	r3, [pc, #128]	@ (8004554 <vTaskStartScheduler+0xc0>)
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d002      	beq.n	80044de <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80044d8:	2301      	movs	r3, #1
 80044da:	617b      	str	r3, [r7, #20]
 80044dc:	e001      	b.n	80044e2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80044de:	2300      	movs	r3, #0
 80044e0:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80044e2:	697b      	ldr	r3, [r7, #20]
 80044e4:	2b01      	cmp	r3, #1
 80044e6:	d102      	bne.n	80044ee <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80044e8:	f000 fd2a 	bl	8004f40 <xTimerCreateTimerTask>
 80044ec:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80044ee:	697b      	ldr	r3, [r7, #20]
 80044f0:	2b01      	cmp	r3, #1
 80044f2:	d116      	bne.n	8004522 <vTaskStartScheduler+0x8e>
	__asm volatile
 80044f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80044f8:	f383 8811 	msr	BASEPRI, r3
 80044fc:	f3bf 8f6f 	isb	sy
 8004500:	f3bf 8f4f 	dsb	sy
 8004504:	613b      	str	r3, [r7, #16]
}
 8004506:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8004508:	4b13      	ldr	r3, [pc, #76]	@ (8004558 <vTaskStartScheduler+0xc4>)
 800450a:	f04f 32ff 	mov.w	r2, #4294967295
 800450e:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8004510:	4b12      	ldr	r3, [pc, #72]	@ (800455c <vTaskStartScheduler+0xc8>)
 8004512:	2201      	movs	r2, #1
 8004514:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8004516:	4b12      	ldr	r3, [pc, #72]	@ (8004560 <vTaskStartScheduler+0xcc>)
 8004518:	2200      	movs	r2, #0
 800451a:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800451c:	f001 f8f8 	bl	8005710 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8004520:	e00f      	b.n	8004542 <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8004522:	697b      	ldr	r3, [r7, #20]
 8004524:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004528:	d10b      	bne.n	8004542 <vTaskStartScheduler+0xae>
	__asm volatile
 800452a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800452e:	f383 8811 	msr	BASEPRI, r3
 8004532:	f3bf 8f6f 	isb	sy
 8004536:	f3bf 8f4f 	dsb	sy
 800453a:	60fb      	str	r3, [r7, #12]
}
 800453c:	bf00      	nop
 800453e:	bf00      	nop
 8004540:	e7fd      	b.n	800453e <vTaskStartScheduler+0xaa>
}
 8004542:	bf00      	nop
 8004544:	3718      	adds	r7, #24
 8004546:	46bd      	mov	sp, r7
 8004548:	bd80      	pop	{r7, pc}
 800454a:	bf00      	nop
 800454c:	08008c1c 	.word	0x08008c1c
 8004550:	08004bd1 	.word	0x08004bd1
 8004554:	20000ef0 	.word	0x20000ef0
 8004558:	20000eec 	.word	0x20000eec
 800455c:	20000ed8 	.word	0x20000ed8
 8004560:	20000ed0 	.word	0x20000ed0

08004564 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8004564:	b480      	push	{r7}
 8004566:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8004568:	4b04      	ldr	r3, [pc, #16]	@ (800457c <vTaskSuspendAll+0x18>)
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	3301      	adds	r3, #1
 800456e:	4a03      	ldr	r2, [pc, #12]	@ (800457c <vTaskSuspendAll+0x18>)
 8004570:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8004572:	bf00      	nop
 8004574:	46bd      	mov	sp, r7
 8004576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800457a:	4770      	bx	lr
 800457c:	20000ef4 	.word	0x20000ef4

08004580 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8004580:	b580      	push	{r7, lr}
 8004582:	b084      	sub	sp, #16
 8004584:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8004586:	2300      	movs	r3, #0
 8004588:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800458a:	2300      	movs	r3, #0
 800458c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800458e:	4b42      	ldr	r3, [pc, #264]	@ (8004698 <xTaskResumeAll+0x118>)
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	2b00      	cmp	r3, #0
 8004594:	d10b      	bne.n	80045ae <xTaskResumeAll+0x2e>
	__asm volatile
 8004596:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800459a:	f383 8811 	msr	BASEPRI, r3
 800459e:	f3bf 8f6f 	isb	sy
 80045a2:	f3bf 8f4f 	dsb	sy
 80045a6:	603b      	str	r3, [r7, #0]
}
 80045a8:	bf00      	nop
 80045aa:	bf00      	nop
 80045ac:	e7fd      	b.n	80045aa <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80045ae:	f001 f953 	bl	8005858 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80045b2:	4b39      	ldr	r3, [pc, #228]	@ (8004698 <xTaskResumeAll+0x118>)
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	3b01      	subs	r3, #1
 80045b8:	4a37      	ldr	r2, [pc, #220]	@ (8004698 <xTaskResumeAll+0x118>)
 80045ba:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80045bc:	4b36      	ldr	r3, [pc, #216]	@ (8004698 <xTaskResumeAll+0x118>)
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d162      	bne.n	800468a <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80045c4:	4b35      	ldr	r3, [pc, #212]	@ (800469c <xTaskResumeAll+0x11c>)
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d05e      	beq.n	800468a <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80045cc:	e02f      	b.n	800462e <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80045ce:	4b34      	ldr	r3, [pc, #208]	@ (80046a0 <xTaskResumeAll+0x120>)
 80045d0:	68db      	ldr	r3, [r3, #12]
 80045d2:	68db      	ldr	r3, [r3, #12]
 80045d4:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	3318      	adds	r3, #24
 80045da:	4618      	mov	r0, r3
 80045dc:	f7fe fff0 	bl	80035c0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	3304      	adds	r3, #4
 80045e4:	4618      	mov	r0, r3
 80045e6:	f7fe ffeb 	bl	80035c0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80045ee:	4b2d      	ldr	r3, [pc, #180]	@ (80046a4 <xTaskResumeAll+0x124>)
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	429a      	cmp	r2, r3
 80045f4:	d903      	bls.n	80045fe <xTaskResumeAll+0x7e>
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045fa:	4a2a      	ldr	r2, [pc, #168]	@ (80046a4 <xTaskResumeAll+0x124>)
 80045fc:	6013      	str	r3, [r2, #0]
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004602:	4613      	mov	r3, r2
 8004604:	009b      	lsls	r3, r3, #2
 8004606:	4413      	add	r3, r2
 8004608:	009b      	lsls	r3, r3, #2
 800460a:	4a27      	ldr	r2, [pc, #156]	@ (80046a8 <xTaskResumeAll+0x128>)
 800460c:	441a      	add	r2, r3
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	3304      	adds	r3, #4
 8004612:	4619      	mov	r1, r3
 8004614:	4610      	mov	r0, r2
 8004616:	f7fe ff76 	bl	8003506 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800461e:	4b23      	ldr	r3, [pc, #140]	@ (80046ac <xTaskResumeAll+0x12c>)
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004624:	429a      	cmp	r2, r3
 8004626:	d302      	bcc.n	800462e <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8004628:	4b21      	ldr	r3, [pc, #132]	@ (80046b0 <xTaskResumeAll+0x130>)
 800462a:	2201      	movs	r2, #1
 800462c:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800462e:	4b1c      	ldr	r3, [pc, #112]	@ (80046a0 <xTaskResumeAll+0x120>)
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	2b00      	cmp	r3, #0
 8004634:	d1cb      	bne.n	80045ce <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	2b00      	cmp	r3, #0
 800463a:	d001      	beq.n	8004640 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800463c:	f000 fb7e 	bl	8004d3c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8004640:	4b1c      	ldr	r3, [pc, #112]	@ (80046b4 <xTaskResumeAll+0x134>)
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	2b00      	cmp	r3, #0
 800464a:	d010      	beq.n	800466e <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800464c:	f000 f846 	bl	80046dc <xTaskIncrementTick>
 8004650:	4603      	mov	r3, r0
 8004652:	2b00      	cmp	r3, #0
 8004654:	d002      	beq.n	800465c <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8004656:	4b16      	ldr	r3, [pc, #88]	@ (80046b0 <xTaskResumeAll+0x130>)
 8004658:	2201      	movs	r2, #1
 800465a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	3b01      	subs	r3, #1
 8004660:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	2b00      	cmp	r3, #0
 8004666:	d1f1      	bne.n	800464c <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8004668:	4b12      	ldr	r3, [pc, #72]	@ (80046b4 <xTaskResumeAll+0x134>)
 800466a:	2200      	movs	r2, #0
 800466c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800466e:	4b10      	ldr	r3, [pc, #64]	@ (80046b0 <xTaskResumeAll+0x130>)
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	2b00      	cmp	r3, #0
 8004674:	d009      	beq.n	800468a <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8004676:	2301      	movs	r3, #1
 8004678:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800467a:	4b0f      	ldr	r3, [pc, #60]	@ (80046b8 <xTaskResumeAll+0x138>)
 800467c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004680:	601a      	str	r2, [r3, #0]
 8004682:	f3bf 8f4f 	dsb	sy
 8004686:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800468a:	f001 f917 	bl	80058bc <vPortExitCritical>

	return xAlreadyYielded;
 800468e:	68bb      	ldr	r3, [r7, #8]
}
 8004690:	4618      	mov	r0, r3
 8004692:	3710      	adds	r7, #16
 8004694:	46bd      	mov	sp, r7
 8004696:	bd80      	pop	{r7, pc}
 8004698:	20000ef4 	.word	0x20000ef4
 800469c:	20000ecc 	.word	0x20000ecc
 80046a0:	20000e8c 	.word	0x20000e8c
 80046a4:	20000ed4 	.word	0x20000ed4
 80046a8:	200009fc 	.word	0x200009fc
 80046ac:	200009f8 	.word	0x200009f8
 80046b0:	20000ee0 	.word	0x20000ee0
 80046b4:	20000edc 	.word	0x20000edc
 80046b8:	e000ed04 	.word	0xe000ed04

080046bc <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80046bc:	b480      	push	{r7}
 80046be:	b083      	sub	sp, #12
 80046c0:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80046c2:	4b05      	ldr	r3, [pc, #20]	@ (80046d8 <xTaskGetTickCount+0x1c>)
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80046c8:	687b      	ldr	r3, [r7, #4]
}
 80046ca:	4618      	mov	r0, r3
 80046cc:	370c      	adds	r7, #12
 80046ce:	46bd      	mov	sp, r7
 80046d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046d4:	4770      	bx	lr
 80046d6:	bf00      	nop
 80046d8:	20000ed0 	.word	0x20000ed0

080046dc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80046dc:	b580      	push	{r7, lr}
 80046de:	b086      	sub	sp, #24
 80046e0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80046e2:	2300      	movs	r3, #0
 80046e4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80046e6:	4b4f      	ldr	r3, [pc, #316]	@ (8004824 <xTaskIncrementTick+0x148>)
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	f040 8090 	bne.w	8004810 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80046f0:	4b4d      	ldr	r3, [pc, #308]	@ (8004828 <xTaskIncrementTick+0x14c>)
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	3301      	adds	r3, #1
 80046f6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80046f8:	4a4b      	ldr	r2, [pc, #300]	@ (8004828 <xTaskIncrementTick+0x14c>)
 80046fa:	693b      	ldr	r3, [r7, #16]
 80046fc:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80046fe:	693b      	ldr	r3, [r7, #16]
 8004700:	2b00      	cmp	r3, #0
 8004702:	d121      	bne.n	8004748 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8004704:	4b49      	ldr	r3, [pc, #292]	@ (800482c <xTaskIncrementTick+0x150>)
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	2b00      	cmp	r3, #0
 800470c:	d00b      	beq.n	8004726 <xTaskIncrementTick+0x4a>
	__asm volatile
 800470e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004712:	f383 8811 	msr	BASEPRI, r3
 8004716:	f3bf 8f6f 	isb	sy
 800471a:	f3bf 8f4f 	dsb	sy
 800471e:	603b      	str	r3, [r7, #0]
}
 8004720:	bf00      	nop
 8004722:	bf00      	nop
 8004724:	e7fd      	b.n	8004722 <xTaskIncrementTick+0x46>
 8004726:	4b41      	ldr	r3, [pc, #260]	@ (800482c <xTaskIncrementTick+0x150>)
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	60fb      	str	r3, [r7, #12]
 800472c:	4b40      	ldr	r3, [pc, #256]	@ (8004830 <xTaskIncrementTick+0x154>)
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	4a3e      	ldr	r2, [pc, #248]	@ (800482c <xTaskIncrementTick+0x150>)
 8004732:	6013      	str	r3, [r2, #0]
 8004734:	4a3e      	ldr	r2, [pc, #248]	@ (8004830 <xTaskIncrementTick+0x154>)
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	6013      	str	r3, [r2, #0]
 800473a:	4b3e      	ldr	r3, [pc, #248]	@ (8004834 <xTaskIncrementTick+0x158>)
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	3301      	adds	r3, #1
 8004740:	4a3c      	ldr	r2, [pc, #240]	@ (8004834 <xTaskIncrementTick+0x158>)
 8004742:	6013      	str	r3, [r2, #0]
 8004744:	f000 fafa 	bl	8004d3c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8004748:	4b3b      	ldr	r3, [pc, #236]	@ (8004838 <xTaskIncrementTick+0x15c>)
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	693a      	ldr	r2, [r7, #16]
 800474e:	429a      	cmp	r2, r3
 8004750:	d349      	bcc.n	80047e6 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004752:	4b36      	ldr	r3, [pc, #216]	@ (800482c <xTaskIncrementTick+0x150>)
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	2b00      	cmp	r3, #0
 800475a:	d104      	bne.n	8004766 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800475c:	4b36      	ldr	r3, [pc, #216]	@ (8004838 <xTaskIncrementTick+0x15c>)
 800475e:	f04f 32ff 	mov.w	r2, #4294967295
 8004762:	601a      	str	r2, [r3, #0]
					break;
 8004764:	e03f      	b.n	80047e6 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004766:	4b31      	ldr	r3, [pc, #196]	@ (800482c <xTaskIncrementTick+0x150>)
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	68db      	ldr	r3, [r3, #12]
 800476c:	68db      	ldr	r3, [r3, #12]
 800476e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8004770:	68bb      	ldr	r3, [r7, #8]
 8004772:	685b      	ldr	r3, [r3, #4]
 8004774:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8004776:	693a      	ldr	r2, [r7, #16]
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	429a      	cmp	r2, r3
 800477c:	d203      	bcs.n	8004786 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800477e:	4a2e      	ldr	r2, [pc, #184]	@ (8004838 <xTaskIncrementTick+0x15c>)
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8004784:	e02f      	b.n	80047e6 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004786:	68bb      	ldr	r3, [r7, #8]
 8004788:	3304      	adds	r3, #4
 800478a:	4618      	mov	r0, r3
 800478c:	f7fe ff18 	bl	80035c0 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8004790:	68bb      	ldr	r3, [r7, #8]
 8004792:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004794:	2b00      	cmp	r3, #0
 8004796:	d004      	beq.n	80047a2 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004798:	68bb      	ldr	r3, [r7, #8]
 800479a:	3318      	adds	r3, #24
 800479c:	4618      	mov	r0, r3
 800479e:	f7fe ff0f 	bl	80035c0 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80047a2:	68bb      	ldr	r3, [r7, #8]
 80047a4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80047a6:	4b25      	ldr	r3, [pc, #148]	@ (800483c <xTaskIncrementTick+0x160>)
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	429a      	cmp	r2, r3
 80047ac:	d903      	bls.n	80047b6 <xTaskIncrementTick+0xda>
 80047ae:	68bb      	ldr	r3, [r7, #8]
 80047b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047b2:	4a22      	ldr	r2, [pc, #136]	@ (800483c <xTaskIncrementTick+0x160>)
 80047b4:	6013      	str	r3, [r2, #0]
 80047b6:	68bb      	ldr	r3, [r7, #8]
 80047b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80047ba:	4613      	mov	r3, r2
 80047bc:	009b      	lsls	r3, r3, #2
 80047be:	4413      	add	r3, r2
 80047c0:	009b      	lsls	r3, r3, #2
 80047c2:	4a1f      	ldr	r2, [pc, #124]	@ (8004840 <xTaskIncrementTick+0x164>)
 80047c4:	441a      	add	r2, r3
 80047c6:	68bb      	ldr	r3, [r7, #8]
 80047c8:	3304      	adds	r3, #4
 80047ca:	4619      	mov	r1, r3
 80047cc:	4610      	mov	r0, r2
 80047ce:	f7fe fe9a 	bl	8003506 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80047d2:	68bb      	ldr	r3, [r7, #8]
 80047d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80047d6:	4b1b      	ldr	r3, [pc, #108]	@ (8004844 <xTaskIncrementTick+0x168>)
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047dc:	429a      	cmp	r2, r3
 80047de:	d3b8      	bcc.n	8004752 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80047e0:	2301      	movs	r3, #1
 80047e2:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80047e4:	e7b5      	b.n	8004752 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80047e6:	4b17      	ldr	r3, [pc, #92]	@ (8004844 <xTaskIncrementTick+0x168>)
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80047ec:	4914      	ldr	r1, [pc, #80]	@ (8004840 <xTaskIncrementTick+0x164>)
 80047ee:	4613      	mov	r3, r2
 80047f0:	009b      	lsls	r3, r3, #2
 80047f2:	4413      	add	r3, r2
 80047f4:	009b      	lsls	r3, r3, #2
 80047f6:	440b      	add	r3, r1
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	2b01      	cmp	r3, #1
 80047fc:	d901      	bls.n	8004802 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 80047fe:	2301      	movs	r3, #1
 8004800:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8004802:	4b11      	ldr	r3, [pc, #68]	@ (8004848 <xTaskIncrementTick+0x16c>)
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	2b00      	cmp	r3, #0
 8004808:	d007      	beq.n	800481a <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800480a:	2301      	movs	r3, #1
 800480c:	617b      	str	r3, [r7, #20]
 800480e:	e004      	b.n	800481a <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8004810:	4b0e      	ldr	r3, [pc, #56]	@ (800484c <xTaskIncrementTick+0x170>)
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	3301      	adds	r3, #1
 8004816:	4a0d      	ldr	r2, [pc, #52]	@ (800484c <xTaskIncrementTick+0x170>)
 8004818:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800481a:	697b      	ldr	r3, [r7, #20]
}
 800481c:	4618      	mov	r0, r3
 800481e:	3718      	adds	r7, #24
 8004820:	46bd      	mov	sp, r7
 8004822:	bd80      	pop	{r7, pc}
 8004824:	20000ef4 	.word	0x20000ef4
 8004828:	20000ed0 	.word	0x20000ed0
 800482c:	20000e84 	.word	0x20000e84
 8004830:	20000e88 	.word	0x20000e88
 8004834:	20000ee4 	.word	0x20000ee4
 8004838:	20000eec 	.word	0x20000eec
 800483c:	20000ed4 	.word	0x20000ed4
 8004840:	200009fc 	.word	0x200009fc
 8004844:	200009f8 	.word	0x200009f8
 8004848:	20000ee0 	.word	0x20000ee0
 800484c:	20000edc 	.word	0x20000edc

08004850 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8004850:	b580      	push	{r7, lr}
 8004852:	b086      	sub	sp, #24
 8004854:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8004856:	4b3b      	ldr	r3, [pc, #236]	@ (8004944 <vTaskSwitchContext+0xf4>)
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	2b00      	cmp	r3, #0
 800485c:	d003      	beq.n	8004866 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800485e:	4b3a      	ldr	r3, [pc, #232]	@ (8004948 <vTaskSwitchContext+0xf8>)
 8004860:	2201      	movs	r2, #1
 8004862:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8004864:	e069      	b.n	800493a <vTaskSwitchContext+0xea>
		xYieldPending = pdFALSE;
 8004866:	4b38      	ldr	r3, [pc, #224]	@ (8004948 <vTaskSwitchContext+0xf8>)
 8004868:	2200      	movs	r2, #0
 800486a:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 800486c:	4b37      	ldr	r3, [pc, #220]	@ (800494c <vTaskSwitchContext+0xfc>)
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004872:	613b      	str	r3, [r7, #16]
 8004874:	f04f 33a5 	mov.w	r3, #2779096485	@ 0xa5a5a5a5
 8004878:	60fb      	str	r3, [r7, #12]
 800487a:	693b      	ldr	r3, [r7, #16]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	68fa      	ldr	r2, [r7, #12]
 8004880:	429a      	cmp	r2, r3
 8004882:	d111      	bne.n	80048a8 <vTaskSwitchContext+0x58>
 8004884:	693b      	ldr	r3, [r7, #16]
 8004886:	3304      	adds	r3, #4
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	68fa      	ldr	r2, [r7, #12]
 800488c:	429a      	cmp	r2, r3
 800488e:	d10b      	bne.n	80048a8 <vTaskSwitchContext+0x58>
 8004890:	693b      	ldr	r3, [r7, #16]
 8004892:	3308      	adds	r3, #8
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	68fa      	ldr	r2, [r7, #12]
 8004898:	429a      	cmp	r2, r3
 800489a:	d105      	bne.n	80048a8 <vTaskSwitchContext+0x58>
 800489c:	693b      	ldr	r3, [r7, #16]
 800489e:	330c      	adds	r3, #12
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	68fa      	ldr	r2, [r7, #12]
 80048a4:	429a      	cmp	r2, r3
 80048a6:	d008      	beq.n	80048ba <vTaskSwitchContext+0x6a>
 80048a8:	4b28      	ldr	r3, [pc, #160]	@ (800494c <vTaskSwitchContext+0xfc>)
 80048aa:	681a      	ldr	r2, [r3, #0]
 80048ac:	4b27      	ldr	r3, [pc, #156]	@ (800494c <vTaskSwitchContext+0xfc>)
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	3334      	adds	r3, #52	@ 0x34
 80048b2:	4619      	mov	r1, r3
 80048b4:	4610      	mov	r0, r2
 80048b6:	f7fc fbeb 	bl	8001090 <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80048ba:	4b25      	ldr	r3, [pc, #148]	@ (8004950 <vTaskSwitchContext+0x100>)
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	617b      	str	r3, [r7, #20]
 80048c0:	e011      	b.n	80048e6 <vTaskSwitchContext+0x96>
 80048c2:	697b      	ldr	r3, [r7, #20]
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d10b      	bne.n	80048e0 <vTaskSwitchContext+0x90>
	__asm volatile
 80048c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80048cc:	f383 8811 	msr	BASEPRI, r3
 80048d0:	f3bf 8f6f 	isb	sy
 80048d4:	f3bf 8f4f 	dsb	sy
 80048d8:	607b      	str	r3, [r7, #4]
}
 80048da:	bf00      	nop
 80048dc:	bf00      	nop
 80048de:	e7fd      	b.n	80048dc <vTaskSwitchContext+0x8c>
 80048e0:	697b      	ldr	r3, [r7, #20]
 80048e2:	3b01      	subs	r3, #1
 80048e4:	617b      	str	r3, [r7, #20]
 80048e6:	491b      	ldr	r1, [pc, #108]	@ (8004954 <vTaskSwitchContext+0x104>)
 80048e8:	697a      	ldr	r2, [r7, #20]
 80048ea:	4613      	mov	r3, r2
 80048ec:	009b      	lsls	r3, r3, #2
 80048ee:	4413      	add	r3, r2
 80048f0:	009b      	lsls	r3, r3, #2
 80048f2:	440b      	add	r3, r1
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d0e3      	beq.n	80048c2 <vTaskSwitchContext+0x72>
 80048fa:	697a      	ldr	r2, [r7, #20]
 80048fc:	4613      	mov	r3, r2
 80048fe:	009b      	lsls	r3, r3, #2
 8004900:	4413      	add	r3, r2
 8004902:	009b      	lsls	r3, r3, #2
 8004904:	4a13      	ldr	r2, [pc, #76]	@ (8004954 <vTaskSwitchContext+0x104>)
 8004906:	4413      	add	r3, r2
 8004908:	60bb      	str	r3, [r7, #8]
 800490a:	68bb      	ldr	r3, [r7, #8]
 800490c:	685b      	ldr	r3, [r3, #4]
 800490e:	685a      	ldr	r2, [r3, #4]
 8004910:	68bb      	ldr	r3, [r7, #8]
 8004912:	605a      	str	r2, [r3, #4]
 8004914:	68bb      	ldr	r3, [r7, #8]
 8004916:	685a      	ldr	r2, [r3, #4]
 8004918:	68bb      	ldr	r3, [r7, #8]
 800491a:	3308      	adds	r3, #8
 800491c:	429a      	cmp	r2, r3
 800491e:	d104      	bne.n	800492a <vTaskSwitchContext+0xda>
 8004920:	68bb      	ldr	r3, [r7, #8]
 8004922:	685b      	ldr	r3, [r3, #4]
 8004924:	685a      	ldr	r2, [r3, #4]
 8004926:	68bb      	ldr	r3, [r7, #8]
 8004928:	605a      	str	r2, [r3, #4]
 800492a:	68bb      	ldr	r3, [r7, #8]
 800492c:	685b      	ldr	r3, [r3, #4]
 800492e:	68db      	ldr	r3, [r3, #12]
 8004930:	4a06      	ldr	r2, [pc, #24]	@ (800494c <vTaskSwitchContext+0xfc>)
 8004932:	6013      	str	r3, [r2, #0]
 8004934:	4a06      	ldr	r2, [pc, #24]	@ (8004950 <vTaskSwitchContext+0x100>)
 8004936:	697b      	ldr	r3, [r7, #20]
 8004938:	6013      	str	r3, [r2, #0]
}
 800493a:	bf00      	nop
 800493c:	3718      	adds	r7, #24
 800493e:	46bd      	mov	sp, r7
 8004940:	bd80      	pop	{r7, pc}
 8004942:	bf00      	nop
 8004944:	20000ef4 	.word	0x20000ef4
 8004948:	20000ee0 	.word	0x20000ee0
 800494c:	200009f8 	.word	0x200009f8
 8004950:	20000ed4 	.word	0x20000ed4
 8004954:	200009fc 	.word	0x200009fc

08004958 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8004958:	b580      	push	{r7, lr}
 800495a:	b084      	sub	sp, #16
 800495c:	af00      	add	r7, sp, #0
 800495e:	6078      	str	r0, [r7, #4]
 8004960:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	2b00      	cmp	r3, #0
 8004966:	d10b      	bne.n	8004980 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8004968:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800496c:	f383 8811 	msr	BASEPRI, r3
 8004970:	f3bf 8f6f 	isb	sy
 8004974:	f3bf 8f4f 	dsb	sy
 8004978:	60fb      	str	r3, [r7, #12]
}
 800497a:	bf00      	nop
 800497c:	bf00      	nop
 800497e:	e7fd      	b.n	800497c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004980:	4b07      	ldr	r3, [pc, #28]	@ (80049a0 <vTaskPlaceOnEventList+0x48>)
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	3318      	adds	r3, #24
 8004986:	4619      	mov	r1, r3
 8004988:	6878      	ldr	r0, [r7, #4]
 800498a:	f7fe fde0 	bl	800354e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800498e:	2101      	movs	r1, #1
 8004990:	6838      	ldr	r0, [r7, #0]
 8004992:	f000 fa81 	bl	8004e98 <prvAddCurrentTaskToDelayedList>
}
 8004996:	bf00      	nop
 8004998:	3710      	adds	r7, #16
 800499a:	46bd      	mov	sp, r7
 800499c:	bd80      	pop	{r7, pc}
 800499e:	bf00      	nop
 80049a0:	200009f8 	.word	0x200009f8

080049a4 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80049a4:	b580      	push	{r7, lr}
 80049a6:	b086      	sub	sp, #24
 80049a8:	af00      	add	r7, sp, #0
 80049aa:	60f8      	str	r0, [r7, #12]
 80049ac:	60b9      	str	r1, [r7, #8]
 80049ae:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d10b      	bne.n	80049ce <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 80049b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80049ba:	f383 8811 	msr	BASEPRI, r3
 80049be:	f3bf 8f6f 	isb	sy
 80049c2:	f3bf 8f4f 	dsb	sy
 80049c6:	617b      	str	r3, [r7, #20]
}
 80049c8:	bf00      	nop
 80049ca:	bf00      	nop
 80049cc:	e7fd      	b.n	80049ca <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80049ce:	4b0a      	ldr	r3, [pc, #40]	@ (80049f8 <vTaskPlaceOnEventListRestricted+0x54>)
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	3318      	adds	r3, #24
 80049d4:	4619      	mov	r1, r3
 80049d6:	68f8      	ldr	r0, [r7, #12]
 80049d8:	f7fe fd95 	bl	8003506 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d002      	beq.n	80049e8 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 80049e2:	f04f 33ff 	mov.w	r3, #4294967295
 80049e6:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80049e8:	6879      	ldr	r1, [r7, #4]
 80049ea:	68b8      	ldr	r0, [r7, #8]
 80049ec:	f000 fa54 	bl	8004e98 <prvAddCurrentTaskToDelayedList>
	}
 80049f0:	bf00      	nop
 80049f2:	3718      	adds	r7, #24
 80049f4:	46bd      	mov	sp, r7
 80049f6:	bd80      	pop	{r7, pc}
 80049f8:	200009f8 	.word	0x200009f8

080049fc <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80049fc:	b580      	push	{r7, lr}
 80049fe:	b086      	sub	sp, #24
 8004a00:	af00      	add	r7, sp, #0
 8004a02:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	68db      	ldr	r3, [r3, #12]
 8004a08:	68db      	ldr	r3, [r3, #12]
 8004a0a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8004a0c:	693b      	ldr	r3, [r7, #16]
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d10b      	bne.n	8004a2a <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8004a12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a16:	f383 8811 	msr	BASEPRI, r3
 8004a1a:	f3bf 8f6f 	isb	sy
 8004a1e:	f3bf 8f4f 	dsb	sy
 8004a22:	60fb      	str	r3, [r7, #12]
}
 8004a24:	bf00      	nop
 8004a26:	bf00      	nop
 8004a28:	e7fd      	b.n	8004a26 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8004a2a:	693b      	ldr	r3, [r7, #16]
 8004a2c:	3318      	adds	r3, #24
 8004a2e:	4618      	mov	r0, r3
 8004a30:	f7fe fdc6 	bl	80035c0 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004a34:	4b1d      	ldr	r3, [pc, #116]	@ (8004aac <xTaskRemoveFromEventList+0xb0>)
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d11d      	bne.n	8004a78 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8004a3c:	693b      	ldr	r3, [r7, #16]
 8004a3e:	3304      	adds	r3, #4
 8004a40:	4618      	mov	r0, r3
 8004a42:	f7fe fdbd 	bl	80035c0 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8004a46:	693b      	ldr	r3, [r7, #16]
 8004a48:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004a4a:	4b19      	ldr	r3, [pc, #100]	@ (8004ab0 <xTaskRemoveFromEventList+0xb4>)
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	429a      	cmp	r2, r3
 8004a50:	d903      	bls.n	8004a5a <xTaskRemoveFromEventList+0x5e>
 8004a52:	693b      	ldr	r3, [r7, #16]
 8004a54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a56:	4a16      	ldr	r2, [pc, #88]	@ (8004ab0 <xTaskRemoveFromEventList+0xb4>)
 8004a58:	6013      	str	r3, [r2, #0]
 8004a5a:	693b      	ldr	r3, [r7, #16]
 8004a5c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004a5e:	4613      	mov	r3, r2
 8004a60:	009b      	lsls	r3, r3, #2
 8004a62:	4413      	add	r3, r2
 8004a64:	009b      	lsls	r3, r3, #2
 8004a66:	4a13      	ldr	r2, [pc, #76]	@ (8004ab4 <xTaskRemoveFromEventList+0xb8>)
 8004a68:	441a      	add	r2, r3
 8004a6a:	693b      	ldr	r3, [r7, #16]
 8004a6c:	3304      	adds	r3, #4
 8004a6e:	4619      	mov	r1, r3
 8004a70:	4610      	mov	r0, r2
 8004a72:	f7fe fd48 	bl	8003506 <vListInsertEnd>
 8004a76:	e005      	b.n	8004a84 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8004a78:	693b      	ldr	r3, [r7, #16]
 8004a7a:	3318      	adds	r3, #24
 8004a7c:	4619      	mov	r1, r3
 8004a7e:	480e      	ldr	r0, [pc, #56]	@ (8004ab8 <xTaskRemoveFromEventList+0xbc>)
 8004a80:	f7fe fd41 	bl	8003506 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8004a84:	693b      	ldr	r3, [r7, #16]
 8004a86:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004a88:	4b0c      	ldr	r3, [pc, #48]	@ (8004abc <xTaskRemoveFromEventList+0xc0>)
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a8e:	429a      	cmp	r2, r3
 8004a90:	d905      	bls.n	8004a9e <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8004a92:	2301      	movs	r3, #1
 8004a94:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8004a96:	4b0a      	ldr	r3, [pc, #40]	@ (8004ac0 <xTaskRemoveFromEventList+0xc4>)
 8004a98:	2201      	movs	r2, #1
 8004a9a:	601a      	str	r2, [r3, #0]
 8004a9c:	e001      	b.n	8004aa2 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8004a9e:	2300      	movs	r3, #0
 8004aa0:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8004aa2:	697b      	ldr	r3, [r7, #20]
}
 8004aa4:	4618      	mov	r0, r3
 8004aa6:	3718      	adds	r7, #24
 8004aa8:	46bd      	mov	sp, r7
 8004aaa:	bd80      	pop	{r7, pc}
 8004aac:	20000ef4 	.word	0x20000ef4
 8004ab0:	20000ed4 	.word	0x20000ed4
 8004ab4:	200009fc 	.word	0x200009fc
 8004ab8:	20000e8c 	.word	0x20000e8c
 8004abc:	200009f8 	.word	0x200009f8
 8004ac0:	20000ee0 	.word	0x20000ee0

08004ac4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8004ac4:	b480      	push	{r7}
 8004ac6:	b083      	sub	sp, #12
 8004ac8:	af00      	add	r7, sp, #0
 8004aca:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8004acc:	4b06      	ldr	r3, [pc, #24]	@ (8004ae8 <vTaskInternalSetTimeOutState+0x24>)
 8004ace:	681a      	ldr	r2, [r3, #0]
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8004ad4:	4b05      	ldr	r3, [pc, #20]	@ (8004aec <vTaskInternalSetTimeOutState+0x28>)
 8004ad6:	681a      	ldr	r2, [r3, #0]
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	605a      	str	r2, [r3, #4]
}
 8004adc:	bf00      	nop
 8004ade:	370c      	adds	r7, #12
 8004ae0:	46bd      	mov	sp, r7
 8004ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ae6:	4770      	bx	lr
 8004ae8:	20000ee4 	.word	0x20000ee4
 8004aec:	20000ed0 	.word	0x20000ed0

08004af0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8004af0:	b580      	push	{r7, lr}
 8004af2:	b088      	sub	sp, #32
 8004af4:	af00      	add	r7, sp, #0
 8004af6:	6078      	str	r0, [r7, #4]
 8004af8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	d10b      	bne.n	8004b18 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8004b00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b04:	f383 8811 	msr	BASEPRI, r3
 8004b08:	f3bf 8f6f 	isb	sy
 8004b0c:	f3bf 8f4f 	dsb	sy
 8004b10:	613b      	str	r3, [r7, #16]
}
 8004b12:	bf00      	nop
 8004b14:	bf00      	nop
 8004b16:	e7fd      	b.n	8004b14 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8004b18:	683b      	ldr	r3, [r7, #0]
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d10b      	bne.n	8004b36 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8004b1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b22:	f383 8811 	msr	BASEPRI, r3
 8004b26:	f3bf 8f6f 	isb	sy
 8004b2a:	f3bf 8f4f 	dsb	sy
 8004b2e:	60fb      	str	r3, [r7, #12]
}
 8004b30:	bf00      	nop
 8004b32:	bf00      	nop
 8004b34:	e7fd      	b.n	8004b32 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8004b36:	f000 fe8f 	bl	8005858 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8004b3a:	4b1d      	ldr	r3, [pc, #116]	@ (8004bb0 <xTaskCheckForTimeOut+0xc0>)
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	685b      	ldr	r3, [r3, #4]
 8004b44:	69ba      	ldr	r2, [r7, #24]
 8004b46:	1ad3      	subs	r3, r2, r3
 8004b48:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8004b4a:	683b      	ldr	r3, [r7, #0]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b52:	d102      	bne.n	8004b5a <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8004b54:	2300      	movs	r3, #0
 8004b56:	61fb      	str	r3, [r7, #28]
 8004b58:	e023      	b.n	8004ba2 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	681a      	ldr	r2, [r3, #0]
 8004b5e:	4b15      	ldr	r3, [pc, #84]	@ (8004bb4 <xTaskCheckForTimeOut+0xc4>)
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	429a      	cmp	r2, r3
 8004b64:	d007      	beq.n	8004b76 <xTaskCheckForTimeOut+0x86>
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	685b      	ldr	r3, [r3, #4]
 8004b6a:	69ba      	ldr	r2, [r7, #24]
 8004b6c:	429a      	cmp	r2, r3
 8004b6e:	d302      	bcc.n	8004b76 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8004b70:	2301      	movs	r3, #1
 8004b72:	61fb      	str	r3, [r7, #28]
 8004b74:	e015      	b.n	8004ba2 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8004b76:	683b      	ldr	r3, [r7, #0]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	697a      	ldr	r2, [r7, #20]
 8004b7c:	429a      	cmp	r2, r3
 8004b7e:	d20b      	bcs.n	8004b98 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8004b80:	683b      	ldr	r3, [r7, #0]
 8004b82:	681a      	ldr	r2, [r3, #0]
 8004b84:	697b      	ldr	r3, [r7, #20]
 8004b86:	1ad2      	subs	r2, r2, r3
 8004b88:	683b      	ldr	r3, [r7, #0]
 8004b8a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8004b8c:	6878      	ldr	r0, [r7, #4]
 8004b8e:	f7ff ff99 	bl	8004ac4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8004b92:	2300      	movs	r3, #0
 8004b94:	61fb      	str	r3, [r7, #28]
 8004b96:	e004      	b.n	8004ba2 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8004b98:	683b      	ldr	r3, [r7, #0]
 8004b9a:	2200      	movs	r2, #0
 8004b9c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8004b9e:	2301      	movs	r3, #1
 8004ba0:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8004ba2:	f000 fe8b 	bl	80058bc <vPortExitCritical>

	return xReturn;
 8004ba6:	69fb      	ldr	r3, [r7, #28]
}
 8004ba8:	4618      	mov	r0, r3
 8004baa:	3720      	adds	r7, #32
 8004bac:	46bd      	mov	sp, r7
 8004bae:	bd80      	pop	{r7, pc}
 8004bb0:	20000ed0 	.word	0x20000ed0
 8004bb4:	20000ee4 	.word	0x20000ee4

08004bb8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8004bb8:	b480      	push	{r7}
 8004bba:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8004bbc:	4b03      	ldr	r3, [pc, #12]	@ (8004bcc <vTaskMissedYield+0x14>)
 8004bbe:	2201      	movs	r2, #1
 8004bc0:	601a      	str	r2, [r3, #0]
}
 8004bc2:	bf00      	nop
 8004bc4:	46bd      	mov	sp, r7
 8004bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bca:	4770      	bx	lr
 8004bcc:	20000ee0 	.word	0x20000ee0

08004bd0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8004bd0:	b580      	push	{r7, lr}
 8004bd2:	b082      	sub	sp, #8
 8004bd4:	af00      	add	r7, sp, #0
 8004bd6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8004bd8:	f000 f852 	bl	8004c80 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8004bdc:	4b06      	ldr	r3, [pc, #24]	@ (8004bf8 <prvIdleTask+0x28>)
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	2b01      	cmp	r3, #1
 8004be2:	d9f9      	bls.n	8004bd8 <prvIdleTask+0x8>
			{
				taskYIELD();
 8004be4:	4b05      	ldr	r3, [pc, #20]	@ (8004bfc <prvIdleTask+0x2c>)
 8004be6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004bea:	601a      	str	r2, [r3, #0]
 8004bec:	f3bf 8f4f 	dsb	sy
 8004bf0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8004bf4:	e7f0      	b.n	8004bd8 <prvIdleTask+0x8>
 8004bf6:	bf00      	nop
 8004bf8:	200009fc 	.word	0x200009fc
 8004bfc:	e000ed04 	.word	0xe000ed04

08004c00 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8004c00:	b580      	push	{r7, lr}
 8004c02:	b082      	sub	sp, #8
 8004c04:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004c06:	2300      	movs	r3, #0
 8004c08:	607b      	str	r3, [r7, #4]
 8004c0a:	e00c      	b.n	8004c26 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8004c0c:	687a      	ldr	r2, [r7, #4]
 8004c0e:	4613      	mov	r3, r2
 8004c10:	009b      	lsls	r3, r3, #2
 8004c12:	4413      	add	r3, r2
 8004c14:	009b      	lsls	r3, r3, #2
 8004c16:	4a12      	ldr	r2, [pc, #72]	@ (8004c60 <prvInitialiseTaskLists+0x60>)
 8004c18:	4413      	add	r3, r2
 8004c1a:	4618      	mov	r0, r3
 8004c1c:	f7fe fc46 	bl	80034ac <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	3301      	adds	r3, #1
 8004c24:	607b      	str	r3, [r7, #4]
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	2b37      	cmp	r3, #55	@ 0x37
 8004c2a:	d9ef      	bls.n	8004c0c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8004c2c:	480d      	ldr	r0, [pc, #52]	@ (8004c64 <prvInitialiseTaskLists+0x64>)
 8004c2e:	f7fe fc3d 	bl	80034ac <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8004c32:	480d      	ldr	r0, [pc, #52]	@ (8004c68 <prvInitialiseTaskLists+0x68>)
 8004c34:	f7fe fc3a 	bl	80034ac <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8004c38:	480c      	ldr	r0, [pc, #48]	@ (8004c6c <prvInitialiseTaskLists+0x6c>)
 8004c3a:	f7fe fc37 	bl	80034ac <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8004c3e:	480c      	ldr	r0, [pc, #48]	@ (8004c70 <prvInitialiseTaskLists+0x70>)
 8004c40:	f7fe fc34 	bl	80034ac <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8004c44:	480b      	ldr	r0, [pc, #44]	@ (8004c74 <prvInitialiseTaskLists+0x74>)
 8004c46:	f7fe fc31 	bl	80034ac <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8004c4a:	4b0b      	ldr	r3, [pc, #44]	@ (8004c78 <prvInitialiseTaskLists+0x78>)
 8004c4c:	4a05      	ldr	r2, [pc, #20]	@ (8004c64 <prvInitialiseTaskLists+0x64>)
 8004c4e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8004c50:	4b0a      	ldr	r3, [pc, #40]	@ (8004c7c <prvInitialiseTaskLists+0x7c>)
 8004c52:	4a05      	ldr	r2, [pc, #20]	@ (8004c68 <prvInitialiseTaskLists+0x68>)
 8004c54:	601a      	str	r2, [r3, #0]
}
 8004c56:	bf00      	nop
 8004c58:	3708      	adds	r7, #8
 8004c5a:	46bd      	mov	sp, r7
 8004c5c:	bd80      	pop	{r7, pc}
 8004c5e:	bf00      	nop
 8004c60:	200009fc 	.word	0x200009fc
 8004c64:	20000e5c 	.word	0x20000e5c
 8004c68:	20000e70 	.word	0x20000e70
 8004c6c:	20000e8c 	.word	0x20000e8c
 8004c70:	20000ea0 	.word	0x20000ea0
 8004c74:	20000eb8 	.word	0x20000eb8
 8004c78:	20000e84 	.word	0x20000e84
 8004c7c:	20000e88 	.word	0x20000e88

08004c80 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8004c80:	b580      	push	{r7, lr}
 8004c82:	b082      	sub	sp, #8
 8004c84:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004c86:	e019      	b.n	8004cbc <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8004c88:	f000 fde6 	bl	8005858 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004c8c:	4b10      	ldr	r3, [pc, #64]	@ (8004cd0 <prvCheckTasksWaitingTermination+0x50>)
 8004c8e:	68db      	ldr	r3, [r3, #12]
 8004c90:	68db      	ldr	r3, [r3, #12]
 8004c92:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	3304      	adds	r3, #4
 8004c98:	4618      	mov	r0, r3
 8004c9a:	f7fe fc91 	bl	80035c0 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8004c9e:	4b0d      	ldr	r3, [pc, #52]	@ (8004cd4 <prvCheckTasksWaitingTermination+0x54>)
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	3b01      	subs	r3, #1
 8004ca4:	4a0b      	ldr	r2, [pc, #44]	@ (8004cd4 <prvCheckTasksWaitingTermination+0x54>)
 8004ca6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8004ca8:	4b0b      	ldr	r3, [pc, #44]	@ (8004cd8 <prvCheckTasksWaitingTermination+0x58>)
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	3b01      	subs	r3, #1
 8004cae:	4a0a      	ldr	r2, [pc, #40]	@ (8004cd8 <prvCheckTasksWaitingTermination+0x58>)
 8004cb0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8004cb2:	f000 fe03 	bl	80058bc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8004cb6:	6878      	ldr	r0, [r7, #4]
 8004cb8:	f000 f810 	bl	8004cdc <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004cbc:	4b06      	ldr	r3, [pc, #24]	@ (8004cd8 <prvCheckTasksWaitingTermination+0x58>)
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d1e1      	bne.n	8004c88 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8004cc4:	bf00      	nop
 8004cc6:	bf00      	nop
 8004cc8:	3708      	adds	r7, #8
 8004cca:	46bd      	mov	sp, r7
 8004ccc:	bd80      	pop	{r7, pc}
 8004cce:	bf00      	nop
 8004cd0:	20000ea0 	.word	0x20000ea0
 8004cd4:	20000ecc 	.word	0x20000ecc
 8004cd8:	20000eb4 	.word	0x20000eb4

08004cdc <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8004cdc:	b580      	push	{r7, lr}
 8004cde:	b084      	sub	sp, #16
 8004ce0:	af00      	add	r7, sp, #0
 8004ce2:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d108      	bne.n	8004d00 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004cf2:	4618      	mov	r0, r3
 8004cf4:	f000 ffa0 	bl	8005c38 <vPortFree>
				vPortFree( pxTCB );
 8004cf8:	6878      	ldr	r0, [r7, #4]
 8004cfa:	f000 ff9d 	bl	8005c38 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8004cfe:	e019      	b.n	8004d34 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8004d06:	2b01      	cmp	r3, #1
 8004d08:	d103      	bne.n	8004d12 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8004d0a:	6878      	ldr	r0, [r7, #4]
 8004d0c:	f000 ff94 	bl	8005c38 <vPortFree>
	}
 8004d10:	e010      	b.n	8004d34 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8004d18:	2b02      	cmp	r3, #2
 8004d1a:	d00b      	beq.n	8004d34 <prvDeleteTCB+0x58>
	__asm volatile
 8004d1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d20:	f383 8811 	msr	BASEPRI, r3
 8004d24:	f3bf 8f6f 	isb	sy
 8004d28:	f3bf 8f4f 	dsb	sy
 8004d2c:	60fb      	str	r3, [r7, #12]
}
 8004d2e:	bf00      	nop
 8004d30:	bf00      	nop
 8004d32:	e7fd      	b.n	8004d30 <prvDeleteTCB+0x54>
	}
 8004d34:	bf00      	nop
 8004d36:	3710      	adds	r7, #16
 8004d38:	46bd      	mov	sp, r7
 8004d3a:	bd80      	pop	{r7, pc}

08004d3c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8004d3c:	b480      	push	{r7}
 8004d3e:	b083      	sub	sp, #12
 8004d40:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004d42:	4b0c      	ldr	r3, [pc, #48]	@ (8004d74 <prvResetNextTaskUnblockTime+0x38>)
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d104      	bne.n	8004d56 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8004d4c:	4b0a      	ldr	r3, [pc, #40]	@ (8004d78 <prvResetNextTaskUnblockTime+0x3c>)
 8004d4e:	f04f 32ff 	mov.w	r2, #4294967295
 8004d52:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8004d54:	e008      	b.n	8004d68 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004d56:	4b07      	ldr	r3, [pc, #28]	@ (8004d74 <prvResetNextTaskUnblockTime+0x38>)
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	68db      	ldr	r3, [r3, #12]
 8004d5c:	68db      	ldr	r3, [r3, #12]
 8004d5e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	685b      	ldr	r3, [r3, #4]
 8004d64:	4a04      	ldr	r2, [pc, #16]	@ (8004d78 <prvResetNextTaskUnblockTime+0x3c>)
 8004d66:	6013      	str	r3, [r2, #0]
}
 8004d68:	bf00      	nop
 8004d6a:	370c      	adds	r7, #12
 8004d6c:	46bd      	mov	sp, r7
 8004d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d72:	4770      	bx	lr
 8004d74:	20000e84 	.word	0x20000e84
 8004d78:	20000eec 	.word	0x20000eec

08004d7c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8004d7c:	b480      	push	{r7}
 8004d7e:	b083      	sub	sp, #12
 8004d80:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8004d82:	4b0b      	ldr	r3, [pc, #44]	@ (8004db0 <xTaskGetSchedulerState+0x34>)
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d102      	bne.n	8004d90 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8004d8a:	2301      	movs	r3, #1
 8004d8c:	607b      	str	r3, [r7, #4]
 8004d8e:	e008      	b.n	8004da2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004d90:	4b08      	ldr	r3, [pc, #32]	@ (8004db4 <xTaskGetSchedulerState+0x38>)
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	d102      	bne.n	8004d9e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8004d98:	2302      	movs	r3, #2
 8004d9a:	607b      	str	r3, [r7, #4]
 8004d9c:	e001      	b.n	8004da2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8004d9e:	2300      	movs	r3, #0
 8004da0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8004da2:	687b      	ldr	r3, [r7, #4]
	}
 8004da4:	4618      	mov	r0, r3
 8004da6:	370c      	adds	r7, #12
 8004da8:	46bd      	mov	sp, r7
 8004daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dae:	4770      	bx	lr
 8004db0:	20000ed8 	.word	0x20000ed8
 8004db4:	20000ef4 	.word	0x20000ef4

08004db8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8004db8:	b580      	push	{r7, lr}
 8004dba:	b086      	sub	sp, #24
 8004dbc:	af00      	add	r7, sp, #0
 8004dbe:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8004dc4:	2300      	movs	r3, #0
 8004dc6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d058      	beq.n	8004e80 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8004dce:	4b2f      	ldr	r3, [pc, #188]	@ (8004e8c <xTaskPriorityDisinherit+0xd4>)
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	693a      	ldr	r2, [r7, #16]
 8004dd4:	429a      	cmp	r2, r3
 8004dd6:	d00b      	beq.n	8004df0 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8004dd8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ddc:	f383 8811 	msr	BASEPRI, r3
 8004de0:	f3bf 8f6f 	isb	sy
 8004de4:	f3bf 8f4f 	dsb	sy
 8004de8:	60fb      	str	r3, [r7, #12]
}
 8004dea:	bf00      	nop
 8004dec:	bf00      	nop
 8004dee:	e7fd      	b.n	8004dec <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8004df0:	693b      	ldr	r3, [r7, #16]
 8004df2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d10b      	bne.n	8004e10 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8004df8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004dfc:	f383 8811 	msr	BASEPRI, r3
 8004e00:	f3bf 8f6f 	isb	sy
 8004e04:	f3bf 8f4f 	dsb	sy
 8004e08:	60bb      	str	r3, [r7, #8]
}
 8004e0a:	bf00      	nop
 8004e0c:	bf00      	nop
 8004e0e:	e7fd      	b.n	8004e0c <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8004e10:	693b      	ldr	r3, [r7, #16]
 8004e12:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004e14:	1e5a      	subs	r2, r3, #1
 8004e16:	693b      	ldr	r3, [r7, #16]
 8004e18:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8004e1a:	693b      	ldr	r3, [r7, #16]
 8004e1c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004e1e:	693b      	ldr	r3, [r7, #16]
 8004e20:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004e22:	429a      	cmp	r2, r3
 8004e24:	d02c      	beq.n	8004e80 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8004e26:	693b      	ldr	r3, [r7, #16]
 8004e28:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d128      	bne.n	8004e80 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004e2e:	693b      	ldr	r3, [r7, #16]
 8004e30:	3304      	adds	r3, #4
 8004e32:	4618      	mov	r0, r3
 8004e34:	f7fe fbc4 	bl	80035c0 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8004e38:	693b      	ldr	r3, [r7, #16]
 8004e3a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004e3c:	693b      	ldr	r3, [r7, #16]
 8004e3e:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004e40:	693b      	ldr	r3, [r7, #16]
 8004e42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e44:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8004e48:	693b      	ldr	r3, [r7, #16]
 8004e4a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8004e4c:	693b      	ldr	r3, [r7, #16]
 8004e4e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004e50:	4b0f      	ldr	r3, [pc, #60]	@ (8004e90 <xTaskPriorityDisinherit+0xd8>)
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	429a      	cmp	r2, r3
 8004e56:	d903      	bls.n	8004e60 <xTaskPriorityDisinherit+0xa8>
 8004e58:	693b      	ldr	r3, [r7, #16]
 8004e5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e5c:	4a0c      	ldr	r2, [pc, #48]	@ (8004e90 <xTaskPriorityDisinherit+0xd8>)
 8004e5e:	6013      	str	r3, [r2, #0]
 8004e60:	693b      	ldr	r3, [r7, #16]
 8004e62:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004e64:	4613      	mov	r3, r2
 8004e66:	009b      	lsls	r3, r3, #2
 8004e68:	4413      	add	r3, r2
 8004e6a:	009b      	lsls	r3, r3, #2
 8004e6c:	4a09      	ldr	r2, [pc, #36]	@ (8004e94 <xTaskPriorityDisinherit+0xdc>)
 8004e6e:	441a      	add	r2, r3
 8004e70:	693b      	ldr	r3, [r7, #16]
 8004e72:	3304      	adds	r3, #4
 8004e74:	4619      	mov	r1, r3
 8004e76:	4610      	mov	r0, r2
 8004e78:	f7fe fb45 	bl	8003506 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8004e7c:	2301      	movs	r3, #1
 8004e7e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8004e80:	697b      	ldr	r3, [r7, #20]
	}
 8004e82:	4618      	mov	r0, r3
 8004e84:	3718      	adds	r7, #24
 8004e86:	46bd      	mov	sp, r7
 8004e88:	bd80      	pop	{r7, pc}
 8004e8a:	bf00      	nop
 8004e8c:	200009f8 	.word	0x200009f8
 8004e90:	20000ed4 	.word	0x20000ed4
 8004e94:	200009fc 	.word	0x200009fc

08004e98 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8004e98:	b580      	push	{r7, lr}
 8004e9a:	b084      	sub	sp, #16
 8004e9c:	af00      	add	r7, sp, #0
 8004e9e:	6078      	str	r0, [r7, #4]
 8004ea0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8004ea2:	4b21      	ldr	r3, [pc, #132]	@ (8004f28 <prvAddCurrentTaskToDelayedList+0x90>)
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004ea8:	4b20      	ldr	r3, [pc, #128]	@ (8004f2c <prvAddCurrentTaskToDelayedList+0x94>)
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	3304      	adds	r3, #4
 8004eae:	4618      	mov	r0, r3
 8004eb0:	f7fe fb86 	bl	80035c0 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004eba:	d10a      	bne.n	8004ed2 <prvAddCurrentTaskToDelayedList+0x3a>
 8004ebc:	683b      	ldr	r3, [r7, #0]
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d007      	beq.n	8004ed2 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004ec2:	4b1a      	ldr	r3, [pc, #104]	@ (8004f2c <prvAddCurrentTaskToDelayedList+0x94>)
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	3304      	adds	r3, #4
 8004ec8:	4619      	mov	r1, r3
 8004eca:	4819      	ldr	r0, [pc, #100]	@ (8004f30 <prvAddCurrentTaskToDelayedList+0x98>)
 8004ecc:	f7fe fb1b 	bl	8003506 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8004ed0:	e026      	b.n	8004f20 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8004ed2:	68fa      	ldr	r2, [r7, #12]
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	4413      	add	r3, r2
 8004ed8:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8004eda:	4b14      	ldr	r3, [pc, #80]	@ (8004f2c <prvAddCurrentTaskToDelayedList+0x94>)
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	68ba      	ldr	r2, [r7, #8]
 8004ee0:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8004ee2:	68ba      	ldr	r2, [r7, #8]
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	429a      	cmp	r2, r3
 8004ee8:	d209      	bcs.n	8004efe <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004eea:	4b12      	ldr	r3, [pc, #72]	@ (8004f34 <prvAddCurrentTaskToDelayedList+0x9c>)
 8004eec:	681a      	ldr	r2, [r3, #0]
 8004eee:	4b0f      	ldr	r3, [pc, #60]	@ (8004f2c <prvAddCurrentTaskToDelayedList+0x94>)
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	3304      	adds	r3, #4
 8004ef4:	4619      	mov	r1, r3
 8004ef6:	4610      	mov	r0, r2
 8004ef8:	f7fe fb29 	bl	800354e <vListInsert>
}
 8004efc:	e010      	b.n	8004f20 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004efe:	4b0e      	ldr	r3, [pc, #56]	@ (8004f38 <prvAddCurrentTaskToDelayedList+0xa0>)
 8004f00:	681a      	ldr	r2, [r3, #0]
 8004f02:	4b0a      	ldr	r3, [pc, #40]	@ (8004f2c <prvAddCurrentTaskToDelayedList+0x94>)
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	3304      	adds	r3, #4
 8004f08:	4619      	mov	r1, r3
 8004f0a:	4610      	mov	r0, r2
 8004f0c:	f7fe fb1f 	bl	800354e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8004f10:	4b0a      	ldr	r3, [pc, #40]	@ (8004f3c <prvAddCurrentTaskToDelayedList+0xa4>)
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	68ba      	ldr	r2, [r7, #8]
 8004f16:	429a      	cmp	r2, r3
 8004f18:	d202      	bcs.n	8004f20 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8004f1a:	4a08      	ldr	r2, [pc, #32]	@ (8004f3c <prvAddCurrentTaskToDelayedList+0xa4>)
 8004f1c:	68bb      	ldr	r3, [r7, #8]
 8004f1e:	6013      	str	r3, [r2, #0]
}
 8004f20:	bf00      	nop
 8004f22:	3710      	adds	r7, #16
 8004f24:	46bd      	mov	sp, r7
 8004f26:	bd80      	pop	{r7, pc}
 8004f28:	20000ed0 	.word	0x20000ed0
 8004f2c:	200009f8 	.word	0x200009f8
 8004f30:	20000eb8 	.word	0x20000eb8
 8004f34:	20000e88 	.word	0x20000e88
 8004f38:	20000e84 	.word	0x20000e84
 8004f3c:	20000eec 	.word	0x20000eec

08004f40 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8004f40:	b580      	push	{r7, lr}
 8004f42:	b08a      	sub	sp, #40	@ 0x28
 8004f44:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8004f46:	2300      	movs	r3, #0
 8004f48:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8004f4a:	f000 fb13 	bl	8005574 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8004f4e:	4b1d      	ldr	r3, [pc, #116]	@ (8004fc4 <xTimerCreateTimerTask+0x84>)
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d021      	beq.n	8004f9a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8004f56:	2300      	movs	r3, #0
 8004f58:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8004f5a:	2300      	movs	r3, #0
 8004f5c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8004f5e:	1d3a      	adds	r2, r7, #4
 8004f60:	f107 0108 	add.w	r1, r7, #8
 8004f64:	f107 030c 	add.w	r3, r7, #12
 8004f68:	4618      	mov	r0, r3
 8004f6a:	f7fe fa85 	bl	8003478 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8004f6e:	6879      	ldr	r1, [r7, #4]
 8004f70:	68bb      	ldr	r3, [r7, #8]
 8004f72:	68fa      	ldr	r2, [r7, #12]
 8004f74:	9202      	str	r2, [sp, #8]
 8004f76:	9301      	str	r3, [sp, #4]
 8004f78:	2302      	movs	r3, #2
 8004f7a:	9300      	str	r3, [sp, #0]
 8004f7c:	2300      	movs	r3, #0
 8004f7e:	460a      	mov	r2, r1
 8004f80:	4911      	ldr	r1, [pc, #68]	@ (8004fc8 <xTimerCreateTimerTask+0x88>)
 8004f82:	4812      	ldr	r0, [pc, #72]	@ (8004fcc <xTimerCreateTimerTask+0x8c>)
 8004f84:	f7ff f8e1 	bl	800414a <xTaskCreateStatic>
 8004f88:	4603      	mov	r3, r0
 8004f8a:	4a11      	ldr	r2, [pc, #68]	@ (8004fd0 <xTimerCreateTimerTask+0x90>)
 8004f8c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8004f8e:	4b10      	ldr	r3, [pc, #64]	@ (8004fd0 <xTimerCreateTimerTask+0x90>)
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d001      	beq.n	8004f9a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8004f96:	2301      	movs	r3, #1
 8004f98:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8004f9a:	697b      	ldr	r3, [r7, #20]
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	d10b      	bne.n	8004fb8 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8004fa0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004fa4:	f383 8811 	msr	BASEPRI, r3
 8004fa8:	f3bf 8f6f 	isb	sy
 8004fac:	f3bf 8f4f 	dsb	sy
 8004fb0:	613b      	str	r3, [r7, #16]
}
 8004fb2:	bf00      	nop
 8004fb4:	bf00      	nop
 8004fb6:	e7fd      	b.n	8004fb4 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8004fb8:	697b      	ldr	r3, [r7, #20]
}
 8004fba:	4618      	mov	r0, r3
 8004fbc:	3718      	adds	r7, #24
 8004fbe:	46bd      	mov	sp, r7
 8004fc0:	bd80      	pop	{r7, pc}
 8004fc2:	bf00      	nop
 8004fc4:	20000f28 	.word	0x20000f28
 8004fc8:	08008c24 	.word	0x08008c24
 8004fcc:	0800510d 	.word	0x0800510d
 8004fd0:	20000f2c 	.word	0x20000f2c

08004fd4 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8004fd4:	b580      	push	{r7, lr}
 8004fd6:	b08a      	sub	sp, #40	@ 0x28
 8004fd8:	af00      	add	r7, sp, #0
 8004fda:	60f8      	str	r0, [r7, #12]
 8004fdc:	60b9      	str	r1, [r7, #8]
 8004fde:	607a      	str	r2, [r7, #4]
 8004fe0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8004fe2:	2300      	movs	r3, #0
 8004fe4:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d10b      	bne.n	8005004 <xTimerGenericCommand+0x30>
	__asm volatile
 8004fec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ff0:	f383 8811 	msr	BASEPRI, r3
 8004ff4:	f3bf 8f6f 	isb	sy
 8004ff8:	f3bf 8f4f 	dsb	sy
 8004ffc:	623b      	str	r3, [r7, #32]
}
 8004ffe:	bf00      	nop
 8005000:	bf00      	nop
 8005002:	e7fd      	b.n	8005000 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8005004:	4b19      	ldr	r3, [pc, #100]	@ (800506c <xTimerGenericCommand+0x98>)
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	2b00      	cmp	r3, #0
 800500a:	d02a      	beq.n	8005062 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800500c:	68bb      	ldr	r3, [r7, #8]
 800500e:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8005018:	68bb      	ldr	r3, [r7, #8]
 800501a:	2b05      	cmp	r3, #5
 800501c:	dc18      	bgt.n	8005050 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800501e:	f7ff fead 	bl	8004d7c <xTaskGetSchedulerState>
 8005022:	4603      	mov	r3, r0
 8005024:	2b02      	cmp	r3, #2
 8005026:	d109      	bne.n	800503c <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8005028:	4b10      	ldr	r3, [pc, #64]	@ (800506c <xTimerGenericCommand+0x98>)
 800502a:	6818      	ldr	r0, [r3, #0]
 800502c:	f107 0110 	add.w	r1, r7, #16
 8005030:	2300      	movs	r3, #0
 8005032:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005034:	f7fe fbfc 	bl	8003830 <xQueueGenericSend>
 8005038:	6278      	str	r0, [r7, #36]	@ 0x24
 800503a:	e012      	b.n	8005062 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800503c:	4b0b      	ldr	r3, [pc, #44]	@ (800506c <xTimerGenericCommand+0x98>)
 800503e:	6818      	ldr	r0, [r3, #0]
 8005040:	f107 0110 	add.w	r1, r7, #16
 8005044:	2300      	movs	r3, #0
 8005046:	2200      	movs	r2, #0
 8005048:	f7fe fbf2 	bl	8003830 <xQueueGenericSend>
 800504c:	6278      	str	r0, [r7, #36]	@ 0x24
 800504e:	e008      	b.n	8005062 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8005050:	4b06      	ldr	r3, [pc, #24]	@ (800506c <xTimerGenericCommand+0x98>)
 8005052:	6818      	ldr	r0, [r3, #0]
 8005054:	f107 0110 	add.w	r1, r7, #16
 8005058:	2300      	movs	r3, #0
 800505a:	683a      	ldr	r2, [r7, #0]
 800505c:	f7fe fd06 	bl	8003a6c <xQueueGenericSendFromISR>
 8005060:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8005062:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8005064:	4618      	mov	r0, r3
 8005066:	3728      	adds	r7, #40	@ 0x28
 8005068:	46bd      	mov	sp, r7
 800506a:	bd80      	pop	{r7, pc}
 800506c:	20000f28 	.word	0x20000f28

08005070 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8005070:	b580      	push	{r7, lr}
 8005072:	b088      	sub	sp, #32
 8005074:	af02      	add	r7, sp, #8
 8005076:	6078      	str	r0, [r7, #4]
 8005078:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800507a:	4b23      	ldr	r3, [pc, #140]	@ (8005108 <prvProcessExpiredTimer+0x98>)
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	68db      	ldr	r3, [r3, #12]
 8005080:	68db      	ldr	r3, [r3, #12]
 8005082:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005084:	697b      	ldr	r3, [r7, #20]
 8005086:	3304      	adds	r3, #4
 8005088:	4618      	mov	r0, r3
 800508a:	f7fe fa99 	bl	80035c0 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800508e:	697b      	ldr	r3, [r7, #20]
 8005090:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005094:	f003 0304 	and.w	r3, r3, #4
 8005098:	2b00      	cmp	r3, #0
 800509a:	d023      	beq.n	80050e4 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800509c:	697b      	ldr	r3, [r7, #20]
 800509e:	699a      	ldr	r2, [r3, #24]
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	18d1      	adds	r1, r2, r3
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	683a      	ldr	r2, [r7, #0]
 80050a8:	6978      	ldr	r0, [r7, #20]
 80050aa:	f000 f8d5 	bl	8005258 <prvInsertTimerInActiveList>
 80050ae:	4603      	mov	r3, r0
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d020      	beq.n	80050f6 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80050b4:	2300      	movs	r3, #0
 80050b6:	9300      	str	r3, [sp, #0]
 80050b8:	2300      	movs	r3, #0
 80050ba:	687a      	ldr	r2, [r7, #4]
 80050bc:	2100      	movs	r1, #0
 80050be:	6978      	ldr	r0, [r7, #20]
 80050c0:	f7ff ff88 	bl	8004fd4 <xTimerGenericCommand>
 80050c4:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80050c6:	693b      	ldr	r3, [r7, #16]
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d114      	bne.n	80050f6 <prvProcessExpiredTimer+0x86>
	__asm volatile
 80050cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050d0:	f383 8811 	msr	BASEPRI, r3
 80050d4:	f3bf 8f6f 	isb	sy
 80050d8:	f3bf 8f4f 	dsb	sy
 80050dc:	60fb      	str	r3, [r7, #12]
}
 80050de:	bf00      	nop
 80050e0:	bf00      	nop
 80050e2:	e7fd      	b.n	80050e0 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80050e4:	697b      	ldr	r3, [r7, #20]
 80050e6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80050ea:	f023 0301 	bic.w	r3, r3, #1
 80050ee:	b2da      	uxtb	r2, r3
 80050f0:	697b      	ldr	r3, [r7, #20]
 80050f2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80050f6:	697b      	ldr	r3, [r7, #20]
 80050f8:	6a1b      	ldr	r3, [r3, #32]
 80050fa:	6978      	ldr	r0, [r7, #20]
 80050fc:	4798      	blx	r3
}
 80050fe:	bf00      	nop
 8005100:	3718      	adds	r7, #24
 8005102:	46bd      	mov	sp, r7
 8005104:	bd80      	pop	{r7, pc}
 8005106:	bf00      	nop
 8005108:	20000f20 	.word	0x20000f20

0800510c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800510c:	b580      	push	{r7, lr}
 800510e:	b084      	sub	sp, #16
 8005110:	af00      	add	r7, sp, #0
 8005112:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005114:	f107 0308 	add.w	r3, r7, #8
 8005118:	4618      	mov	r0, r3
 800511a:	f000 f859 	bl	80051d0 <prvGetNextExpireTime>
 800511e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8005120:	68bb      	ldr	r3, [r7, #8]
 8005122:	4619      	mov	r1, r3
 8005124:	68f8      	ldr	r0, [r7, #12]
 8005126:	f000 f805 	bl	8005134 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800512a:	f000 f8d7 	bl	80052dc <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800512e:	bf00      	nop
 8005130:	e7f0      	b.n	8005114 <prvTimerTask+0x8>
	...

08005134 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8005134:	b580      	push	{r7, lr}
 8005136:	b084      	sub	sp, #16
 8005138:	af00      	add	r7, sp, #0
 800513a:	6078      	str	r0, [r7, #4]
 800513c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800513e:	f7ff fa11 	bl	8004564 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8005142:	f107 0308 	add.w	r3, r7, #8
 8005146:	4618      	mov	r0, r3
 8005148:	f000 f866 	bl	8005218 <prvSampleTimeNow>
 800514c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800514e:	68bb      	ldr	r3, [r7, #8]
 8005150:	2b00      	cmp	r3, #0
 8005152:	d130      	bne.n	80051b6 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8005154:	683b      	ldr	r3, [r7, #0]
 8005156:	2b00      	cmp	r3, #0
 8005158:	d10a      	bne.n	8005170 <prvProcessTimerOrBlockTask+0x3c>
 800515a:	687a      	ldr	r2, [r7, #4]
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	429a      	cmp	r2, r3
 8005160:	d806      	bhi.n	8005170 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8005162:	f7ff fa0d 	bl	8004580 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8005166:	68f9      	ldr	r1, [r7, #12]
 8005168:	6878      	ldr	r0, [r7, #4]
 800516a:	f7ff ff81 	bl	8005070 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800516e:	e024      	b.n	80051ba <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8005170:	683b      	ldr	r3, [r7, #0]
 8005172:	2b00      	cmp	r3, #0
 8005174:	d008      	beq.n	8005188 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8005176:	4b13      	ldr	r3, [pc, #76]	@ (80051c4 <prvProcessTimerOrBlockTask+0x90>)
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	2b00      	cmp	r3, #0
 800517e:	d101      	bne.n	8005184 <prvProcessTimerOrBlockTask+0x50>
 8005180:	2301      	movs	r3, #1
 8005182:	e000      	b.n	8005186 <prvProcessTimerOrBlockTask+0x52>
 8005184:	2300      	movs	r3, #0
 8005186:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8005188:	4b0f      	ldr	r3, [pc, #60]	@ (80051c8 <prvProcessTimerOrBlockTask+0x94>)
 800518a:	6818      	ldr	r0, [r3, #0]
 800518c:	687a      	ldr	r2, [r7, #4]
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	1ad3      	subs	r3, r2, r3
 8005192:	683a      	ldr	r2, [r7, #0]
 8005194:	4619      	mov	r1, r3
 8005196:	f7fe ff49 	bl	800402c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800519a:	f7ff f9f1 	bl	8004580 <xTaskResumeAll>
 800519e:	4603      	mov	r3, r0
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d10a      	bne.n	80051ba <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80051a4:	4b09      	ldr	r3, [pc, #36]	@ (80051cc <prvProcessTimerOrBlockTask+0x98>)
 80051a6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80051aa:	601a      	str	r2, [r3, #0]
 80051ac:	f3bf 8f4f 	dsb	sy
 80051b0:	f3bf 8f6f 	isb	sy
}
 80051b4:	e001      	b.n	80051ba <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80051b6:	f7ff f9e3 	bl	8004580 <xTaskResumeAll>
}
 80051ba:	bf00      	nop
 80051bc:	3710      	adds	r7, #16
 80051be:	46bd      	mov	sp, r7
 80051c0:	bd80      	pop	{r7, pc}
 80051c2:	bf00      	nop
 80051c4:	20000f24 	.word	0x20000f24
 80051c8:	20000f28 	.word	0x20000f28
 80051cc:	e000ed04 	.word	0xe000ed04

080051d0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80051d0:	b480      	push	{r7}
 80051d2:	b085      	sub	sp, #20
 80051d4:	af00      	add	r7, sp, #0
 80051d6:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80051d8:	4b0e      	ldr	r3, [pc, #56]	@ (8005214 <prvGetNextExpireTime+0x44>)
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d101      	bne.n	80051e6 <prvGetNextExpireTime+0x16>
 80051e2:	2201      	movs	r2, #1
 80051e4:	e000      	b.n	80051e8 <prvGetNextExpireTime+0x18>
 80051e6:	2200      	movs	r2, #0
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d105      	bne.n	8005200 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80051f4:	4b07      	ldr	r3, [pc, #28]	@ (8005214 <prvGetNextExpireTime+0x44>)
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	68db      	ldr	r3, [r3, #12]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	60fb      	str	r3, [r7, #12]
 80051fe:	e001      	b.n	8005204 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8005200:	2300      	movs	r3, #0
 8005202:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8005204:	68fb      	ldr	r3, [r7, #12]
}
 8005206:	4618      	mov	r0, r3
 8005208:	3714      	adds	r7, #20
 800520a:	46bd      	mov	sp, r7
 800520c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005210:	4770      	bx	lr
 8005212:	bf00      	nop
 8005214:	20000f20 	.word	0x20000f20

08005218 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8005218:	b580      	push	{r7, lr}
 800521a:	b084      	sub	sp, #16
 800521c:	af00      	add	r7, sp, #0
 800521e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8005220:	f7ff fa4c 	bl	80046bc <xTaskGetTickCount>
 8005224:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8005226:	4b0b      	ldr	r3, [pc, #44]	@ (8005254 <prvSampleTimeNow+0x3c>)
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	68fa      	ldr	r2, [r7, #12]
 800522c:	429a      	cmp	r2, r3
 800522e:	d205      	bcs.n	800523c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8005230:	f000 f93a 	bl	80054a8 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	2201      	movs	r2, #1
 8005238:	601a      	str	r2, [r3, #0]
 800523a:	e002      	b.n	8005242 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	2200      	movs	r2, #0
 8005240:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8005242:	4a04      	ldr	r2, [pc, #16]	@ (8005254 <prvSampleTimeNow+0x3c>)
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8005248:	68fb      	ldr	r3, [r7, #12]
}
 800524a:	4618      	mov	r0, r3
 800524c:	3710      	adds	r7, #16
 800524e:	46bd      	mov	sp, r7
 8005250:	bd80      	pop	{r7, pc}
 8005252:	bf00      	nop
 8005254:	20000f30 	.word	0x20000f30

08005258 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8005258:	b580      	push	{r7, lr}
 800525a:	b086      	sub	sp, #24
 800525c:	af00      	add	r7, sp, #0
 800525e:	60f8      	str	r0, [r7, #12]
 8005260:	60b9      	str	r1, [r7, #8]
 8005262:	607a      	str	r2, [r7, #4]
 8005264:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8005266:	2300      	movs	r3, #0
 8005268:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	68ba      	ldr	r2, [r7, #8]
 800526e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	68fa      	ldr	r2, [r7, #12]
 8005274:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8005276:	68ba      	ldr	r2, [r7, #8]
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	429a      	cmp	r2, r3
 800527c:	d812      	bhi.n	80052a4 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800527e:	687a      	ldr	r2, [r7, #4]
 8005280:	683b      	ldr	r3, [r7, #0]
 8005282:	1ad2      	subs	r2, r2, r3
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	699b      	ldr	r3, [r3, #24]
 8005288:	429a      	cmp	r2, r3
 800528a:	d302      	bcc.n	8005292 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800528c:	2301      	movs	r3, #1
 800528e:	617b      	str	r3, [r7, #20]
 8005290:	e01b      	b.n	80052ca <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8005292:	4b10      	ldr	r3, [pc, #64]	@ (80052d4 <prvInsertTimerInActiveList+0x7c>)
 8005294:	681a      	ldr	r2, [r3, #0]
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	3304      	adds	r3, #4
 800529a:	4619      	mov	r1, r3
 800529c:	4610      	mov	r0, r2
 800529e:	f7fe f956 	bl	800354e <vListInsert>
 80052a2:	e012      	b.n	80052ca <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80052a4:	687a      	ldr	r2, [r7, #4]
 80052a6:	683b      	ldr	r3, [r7, #0]
 80052a8:	429a      	cmp	r2, r3
 80052aa:	d206      	bcs.n	80052ba <prvInsertTimerInActiveList+0x62>
 80052ac:	68ba      	ldr	r2, [r7, #8]
 80052ae:	683b      	ldr	r3, [r7, #0]
 80052b0:	429a      	cmp	r2, r3
 80052b2:	d302      	bcc.n	80052ba <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80052b4:	2301      	movs	r3, #1
 80052b6:	617b      	str	r3, [r7, #20]
 80052b8:	e007      	b.n	80052ca <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80052ba:	4b07      	ldr	r3, [pc, #28]	@ (80052d8 <prvInsertTimerInActiveList+0x80>)
 80052bc:	681a      	ldr	r2, [r3, #0]
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	3304      	adds	r3, #4
 80052c2:	4619      	mov	r1, r3
 80052c4:	4610      	mov	r0, r2
 80052c6:	f7fe f942 	bl	800354e <vListInsert>
		}
	}

	return xProcessTimerNow;
 80052ca:	697b      	ldr	r3, [r7, #20]
}
 80052cc:	4618      	mov	r0, r3
 80052ce:	3718      	adds	r7, #24
 80052d0:	46bd      	mov	sp, r7
 80052d2:	bd80      	pop	{r7, pc}
 80052d4:	20000f24 	.word	0x20000f24
 80052d8:	20000f20 	.word	0x20000f20

080052dc <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80052dc:	b580      	push	{r7, lr}
 80052de:	b08e      	sub	sp, #56	@ 0x38
 80052e0:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80052e2:	e0ce      	b.n	8005482 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	da19      	bge.n	800531e <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80052ea:	1d3b      	adds	r3, r7, #4
 80052ec:	3304      	adds	r3, #4
 80052ee:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80052f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d10b      	bne.n	800530e <prvProcessReceivedCommands+0x32>
	__asm volatile
 80052f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80052fa:	f383 8811 	msr	BASEPRI, r3
 80052fe:	f3bf 8f6f 	isb	sy
 8005302:	f3bf 8f4f 	dsb	sy
 8005306:	61fb      	str	r3, [r7, #28]
}
 8005308:	bf00      	nop
 800530a:	bf00      	nop
 800530c:	e7fd      	b.n	800530a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800530e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005314:	6850      	ldr	r0, [r2, #4]
 8005316:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005318:	6892      	ldr	r2, [r2, #8]
 800531a:	4611      	mov	r1, r2
 800531c:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	2b00      	cmp	r3, #0
 8005322:	f2c0 80ae 	blt.w	8005482 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800532a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800532c:	695b      	ldr	r3, [r3, #20]
 800532e:	2b00      	cmp	r3, #0
 8005330:	d004      	beq.n	800533c <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005332:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005334:	3304      	adds	r3, #4
 8005336:	4618      	mov	r0, r3
 8005338:	f7fe f942 	bl	80035c0 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800533c:	463b      	mov	r3, r7
 800533e:	4618      	mov	r0, r3
 8005340:	f7ff ff6a 	bl	8005218 <prvSampleTimeNow>
 8005344:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	2b09      	cmp	r3, #9
 800534a:	f200 8097 	bhi.w	800547c <prvProcessReceivedCommands+0x1a0>
 800534e:	a201      	add	r2, pc, #4	@ (adr r2, 8005354 <prvProcessReceivedCommands+0x78>)
 8005350:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005354:	0800537d 	.word	0x0800537d
 8005358:	0800537d 	.word	0x0800537d
 800535c:	0800537d 	.word	0x0800537d
 8005360:	080053f3 	.word	0x080053f3
 8005364:	08005407 	.word	0x08005407
 8005368:	08005453 	.word	0x08005453
 800536c:	0800537d 	.word	0x0800537d
 8005370:	0800537d 	.word	0x0800537d
 8005374:	080053f3 	.word	0x080053f3
 8005378:	08005407 	.word	0x08005407
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800537c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800537e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005382:	f043 0301 	orr.w	r3, r3, #1
 8005386:	b2da      	uxtb	r2, r3
 8005388:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800538a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800538e:	68ba      	ldr	r2, [r7, #8]
 8005390:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005392:	699b      	ldr	r3, [r3, #24]
 8005394:	18d1      	adds	r1, r2, r3
 8005396:	68bb      	ldr	r3, [r7, #8]
 8005398:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800539a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800539c:	f7ff ff5c 	bl	8005258 <prvInsertTimerInActiveList>
 80053a0:	4603      	mov	r3, r0
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d06c      	beq.n	8005480 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80053a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80053a8:	6a1b      	ldr	r3, [r3, #32]
 80053aa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80053ac:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80053ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80053b0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80053b4:	f003 0304 	and.w	r3, r3, #4
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	d061      	beq.n	8005480 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80053bc:	68ba      	ldr	r2, [r7, #8]
 80053be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80053c0:	699b      	ldr	r3, [r3, #24]
 80053c2:	441a      	add	r2, r3
 80053c4:	2300      	movs	r3, #0
 80053c6:	9300      	str	r3, [sp, #0]
 80053c8:	2300      	movs	r3, #0
 80053ca:	2100      	movs	r1, #0
 80053cc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80053ce:	f7ff fe01 	bl	8004fd4 <xTimerGenericCommand>
 80053d2:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80053d4:	6a3b      	ldr	r3, [r7, #32]
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d152      	bne.n	8005480 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 80053da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80053de:	f383 8811 	msr	BASEPRI, r3
 80053e2:	f3bf 8f6f 	isb	sy
 80053e6:	f3bf 8f4f 	dsb	sy
 80053ea:	61bb      	str	r3, [r7, #24]
}
 80053ec:	bf00      	nop
 80053ee:	bf00      	nop
 80053f0:	e7fd      	b.n	80053ee <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80053f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80053f4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80053f8:	f023 0301 	bic.w	r3, r3, #1
 80053fc:	b2da      	uxtb	r2, r3
 80053fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005400:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8005404:	e03d      	b.n	8005482 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8005406:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005408:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800540c:	f043 0301 	orr.w	r3, r3, #1
 8005410:	b2da      	uxtb	r2, r3
 8005412:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005414:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8005418:	68ba      	ldr	r2, [r7, #8]
 800541a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800541c:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800541e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005420:	699b      	ldr	r3, [r3, #24]
 8005422:	2b00      	cmp	r3, #0
 8005424:	d10b      	bne.n	800543e <prvProcessReceivedCommands+0x162>
	__asm volatile
 8005426:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800542a:	f383 8811 	msr	BASEPRI, r3
 800542e:	f3bf 8f6f 	isb	sy
 8005432:	f3bf 8f4f 	dsb	sy
 8005436:	617b      	str	r3, [r7, #20]
}
 8005438:	bf00      	nop
 800543a:	bf00      	nop
 800543c:	e7fd      	b.n	800543a <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800543e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005440:	699a      	ldr	r2, [r3, #24]
 8005442:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005444:	18d1      	adds	r1, r2, r3
 8005446:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005448:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800544a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800544c:	f7ff ff04 	bl	8005258 <prvInsertTimerInActiveList>
					break;
 8005450:	e017      	b.n	8005482 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8005452:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005454:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005458:	f003 0302 	and.w	r3, r3, #2
 800545c:	2b00      	cmp	r3, #0
 800545e:	d103      	bne.n	8005468 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8005460:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005462:	f000 fbe9 	bl	8005c38 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8005466:	e00c      	b.n	8005482 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005468:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800546a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800546e:	f023 0301 	bic.w	r3, r3, #1
 8005472:	b2da      	uxtb	r2, r3
 8005474:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005476:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800547a:	e002      	b.n	8005482 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800547c:	bf00      	nop
 800547e:	e000      	b.n	8005482 <prvProcessReceivedCommands+0x1a6>
					break;
 8005480:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8005482:	4b08      	ldr	r3, [pc, #32]	@ (80054a4 <prvProcessReceivedCommands+0x1c8>)
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	1d39      	adds	r1, r7, #4
 8005488:	2200      	movs	r2, #0
 800548a:	4618      	mov	r0, r3
 800548c:	f7fe fba4 	bl	8003bd8 <xQueueReceive>
 8005490:	4603      	mov	r3, r0
 8005492:	2b00      	cmp	r3, #0
 8005494:	f47f af26 	bne.w	80052e4 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8005498:	bf00      	nop
 800549a:	bf00      	nop
 800549c:	3730      	adds	r7, #48	@ 0x30
 800549e:	46bd      	mov	sp, r7
 80054a0:	bd80      	pop	{r7, pc}
 80054a2:	bf00      	nop
 80054a4:	20000f28 	.word	0x20000f28

080054a8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80054a8:	b580      	push	{r7, lr}
 80054aa:	b088      	sub	sp, #32
 80054ac:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80054ae:	e049      	b.n	8005544 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80054b0:	4b2e      	ldr	r3, [pc, #184]	@ (800556c <prvSwitchTimerLists+0xc4>)
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	68db      	ldr	r3, [r3, #12]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80054ba:	4b2c      	ldr	r3, [pc, #176]	@ (800556c <prvSwitchTimerLists+0xc4>)
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	68db      	ldr	r3, [r3, #12]
 80054c0:	68db      	ldr	r3, [r3, #12]
 80054c2:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	3304      	adds	r3, #4
 80054c8:	4618      	mov	r0, r3
 80054ca:	f7fe f879 	bl	80035c0 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	6a1b      	ldr	r3, [r3, #32]
 80054d2:	68f8      	ldr	r0, [r7, #12]
 80054d4:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80054dc:	f003 0304 	and.w	r3, r3, #4
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	d02f      	beq.n	8005544 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	699b      	ldr	r3, [r3, #24]
 80054e8:	693a      	ldr	r2, [r7, #16]
 80054ea:	4413      	add	r3, r2
 80054ec:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80054ee:	68ba      	ldr	r2, [r7, #8]
 80054f0:	693b      	ldr	r3, [r7, #16]
 80054f2:	429a      	cmp	r2, r3
 80054f4:	d90e      	bls.n	8005514 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	68ba      	ldr	r2, [r7, #8]
 80054fa:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	68fa      	ldr	r2, [r7, #12]
 8005500:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8005502:	4b1a      	ldr	r3, [pc, #104]	@ (800556c <prvSwitchTimerLists+0xc4>)
 8005504:	681a      	ldr	r2, [r3, #0]
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	3304      	adds	r3, #4
 800550a:	4619      	mov	r1, r3
 800550c:	4610      	mov	r0, r2
 800550e:	f7fe f81e 	bl	800354e <vListInsert>
 8005512:	e017      	b.n	8005544 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005514:	2300      	movs	r3, #0
 8005516:	9300      	str	r3, [sp, #0]
 8005518:	2300      	movs	r3, #0
 800551a:	693a      	ldr	r2, [r7, #16]
 800551c:	2100      	movs	r1, #0
 800551e:	68f8      	ldr	r0, [r7, #12]
 8005520:	f7ff fd58 	bl	8004fd4 <xTimerGenericCommand>
 8005524:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	2b00      	cmp	r3, #0
 800552a:	d10b      	bne.n	8005544 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800552c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005530:	f383 8811 	msr	BASEPRI, r3
 8005534:	f3bf 8f6f 	isb	sy
 8005538:	f3bf 8f4f 	dsb	sy
 800553c:	603b      	str	r3, [r7, #0]
}
 800553e:	bf00      	nop
 8005540:	bf00      	nop
 8005542:	e7fd      	b.n	8005540 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8005544:	4b09      	ldr	r3, [pc, #36]	@ (800556c <prvSwitchTimerLists+0xc4>)
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	2b00      	cmp	r3, #0
 800554c:	d1b0      	bne.n	80054b0 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800554e:	4b07      	ldr	r3, [pc, #28]	@ (800556c <prvSwitchTimerLists+0xc4>)
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8005554:	4b06      	ldr	r3, [pc, #24]	@ (8005570 <prvSwitchTimerLists+0xc8>)
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	4a04      	ldr	r2, [pc, #16]	@ (800556c <prvSwitchTimerLists+0xc4>)
 800555a:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800555c:	4a04      	ldr	r2, [pc, #16]	@ (8005570 <prvSwitchTimerLists+0xc8>)
 800555e:	697b      	ldr	r3, [r7, #20]
 8005560:	6013      	str	r3, [r2, #0]
}
 8005562:	bf00      	nop
 8005564:	3718      	adds	r7, #24
 8005566:	46bd      	mov	sp, r7
 8005568:	bd80      	pop	{r7, pc}
 800556a:	bf00      	nop
 800556c:	20000f20 	.word	0x20000f20
 8005570:	20000f24 	.word	0x20000f24

08005574 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8005574:	b580      	push	{r7, lr}
 8005576:	b082      	sub	sp, #8
 8005578:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800557a:	f000 f96d 	bl	8005858 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800557e:	4b15      	ldr	r3, [pc, #84]	@ (80055d4 <prvCheckForValidListAndQueue+0x60>)
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	2b00      	cmp	r3, #0
 8005584:	d120      	bne.n	80055c8 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8005586:	4814      	ldr	r0, [pc, #80]	@ (80055d8 <prvCheckForValidListAndQueue+0x64>)
 8005588:	f7fd ff90 	bl	80034ac <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800558c:	4813      	ldr	r0, [pc, #76]	@ (80055dc <prvCheckForValidListAndQueue+0x68>)
 800558e:	f7fd ff8d 	bl	80034ac <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8005592:	4b13      	ldr	r3, [pc, #76]	@ (80055e0 <prvCheckForValidListAndQueue+0x6c>)
 8005594:	4a10      	ldr	r2, [pc, #64]	@ (80055d8 <prvCheckForValidListAndQueue+0x64>)
 8005596:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8005598:	4b12      	ldr	r3, [pc, #72]	@ (80055e4 <prvCheckForValidListAndQueue+0x70>)
 800559a:	4a10      	ldr	r2, [pc, #64]	@ (80055dc <prvCheckForValidListAndQueue+0x68>)
 800559c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800559e:	2300      	movs	r3, #0
 80055a0:	9300      	str	r3, [sp, #0]
 80055a2:	4b11      	ldr	r3, [pc, #68]	@ (80055e8 <prvCheckForValidListAndQueue+0x74>)
 80055a4:	4a11      	ldr	r2, [pc, #68]	@ (80055ec <prvCheckForValidListAndQueue+0x78>)
 80055a6:	2110      	movs	r1, #16
 80055a8:	200a      	movs	r0, #10
 80055aa:	f7fe f89d 	bl	80036e8 <xQueueGenericCreateStatic>
 80055ae:	4603      	mov	r3, r0
 80055b0:	4a08      	ldr	r2, [pc, #32]	@ (80055d4 <prvCheckForValidListAndQueue+0x60>)
 80055b2:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80055b4:	4b07      	ldr	r3, [pc, #28]	@ (80055d4 <prvCheckForValidListAndQueue+0x60>)
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d005      	beq.n	80055c8 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80055bc:	4b05      	ldr	r3, [pc, #20]	@ (80055d4 <prvCheckForValidListAndQueue+0x60>)
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	490b      	ldr	r1, [pc, #44]	@ (80055f0 <prvCheckForValidListAndQueue+0x7c>)
 80055c2:	4618      	mov	r0, r3
 80055c4:	f7fe fd08 	bl	8003fd8 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80055c8:	f000 f978 	bl	80058bc <vPortExitCritical>
}
 80055cc:	bf00      	nop
 80055ce:	46bd      	mov	sp, r7
 80055d0:	bd80      	pop	{r7, pc}
 80055d2:	bf00      	nop
 80055d4:	20000f28 	.word	0x20000f28
 80055d8:	20000ef8 	.word	0x20000ef8
 80055dc:	20000f0c 	.word	0x20000f0c
 80055e0:	20000f20 	.word	0x20000f20
 80055e4:	20000f24 	.word	0x20000f24
 80055e8:	20000fd4 	.word	0x20000fd4
 80055ec:	20000f34 	.word	0x20000f34
 80055f0:	08008c2c 	.word	0x08008c2c

080055f4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80055f4:	b480      	push	{r7}
 80055f6:	b085      	sub	sp, #20
 80055f8:	af00      	add	r7, sp, #0
 80055fa:	60f8      	str	r0, [r7, #12]
 80055fc:	60b9      	str	r1, [r7, #8]
 80055fe:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	3b04      	subs	r3, #4
 8005604:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800560c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	3b04      	subs	r3, #4
 8005612:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8005614:	68bb      	ldr	r3, [r7, #8]
 8005616:	f023 0201 	bic.w	r2, r3, #1
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	3b04      	subs	r3, #4
 8005622:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8005624:	4a0c      	ldr	r2, [pc, #48]	@ (8005658 <pxPortInitialiseStack+0x64>)
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	3b14      	subs	r3, #20
 800562e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8005630:	687a      	ldr	r2, [r7, #4]
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	3b04      	subs	r3, #4
 800563a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	f06f 0202 	mvn.w	r2, #2
 8005642:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	3b20      	subs	r3, #32
 8005648:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800564a:	68fb      	ldr	r3, [r7, #12]
}
 800564c:	4618      	mov	r0, r3
 800564e:	3714      	adds	r7, #20
 8005650:	46bd      	mov	sp, r7
 8005652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005656:	4770      	bx	lr
 8005658:	0800565d 	.word	0x0800565d

0800565c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800565c:	b480      	push	{r7}
 800565e:	b085      	sub	sp, #20
 8005660:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8005662:	2300      	movs	r3, #0
 8005664:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8005666:	4b13      	ldr	r3, [pc, #76]	@ (80056b4 <prvTaskExitError+0x58>)
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800566e:	d00b      	beq.n	8005688 <prvTaskExitError+0x2c>
	__asm volatile
 8005670:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005674:	f383 8811 	msr	BASEPRI, r3
 8005678:	f3bf 8f6f 	isb	sy
 800567c:	f3bf 8f4f 	dsb	sy
 8005680:	60fb      	str	r3, [r7, #12]
}
 8005682:	bf00      	nop
 8005684:	bf00      	nop
 8005686:	e7fd      	b.n	8005684 <prvTaskExitError+0x28>
	__asm volatile
 8005688:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800568c:	f383 8811 	msr	BASEPRI, r3
 8005690:	f3bf 8f6f 	isb	sy
 8005694:	f3bf 8f4f 	dsb	sy
 8005698:	60bb      	str	r3, [r7, #8]
}
 800569a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800569c:	bf00      	nop
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d0fc      	beq.n	800569e <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80056a4:	bf00      	nop
 80056a6:	bf00      	nop
 80056a8:	3714      	adds	r7, #20
 80056aa:	46bd      	mov	sp, r7
 80056ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056b0:	4770      	bx	lr
 80056b2:	bf00      	nop
 80056b4:	2000000c 	.word	0x2000000c
	...

080056c0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80056c0:	4b07      	ldr	r3, [pc, #28]	@ (80056e0 <pxCurrentTCBConst2>)
 80056c2:	6819      	ldr	r1, [r3, #0]
 80056c4:	6808      	ldr	r0, [r1, #0]
 80056c6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80056ca:	f380 8809 	msr	PSP, r0
 80056ce:	f3bf 8f6f 	isb	sy
 80056d2:	f04f 0000 	mov.w	r0, #0
 80056d6:	f380 8811 	msr	BASEPRI, r0
 80056da:	4770      	bx	lr
 80056dc:	f3af 8000 	nop.w

080056e0 <pxCurrentTCBConst2>:
 80056e0:	200009f8 	.word	0x200009f8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80056e4:	bf00      	nop
 80056e6:	bf00      	nop

080056e8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80056e8:	4808      	ldr	r0, [pc, #32]	@ (800570c <prvPortStartFirstTask+0x24>)
 80056ea:	6800      	ldr	r0, [r0, #0]
 80056ec:	6800      	ldr	r0, [r0, #0]
 80056ee:	f380 8808 	msr	MSP, r0
 80056f2:	f04f 0000 	mov.w	r0, #0
 80056f6:	f380 8814 	msr	CONTROL, r0
 80056fa:	b662      	cpsie	i
 80056fc:	b661      	cpsie	f
 80056fe:	f3bf 8f4f 	dsb	sy
 8005702:	f3bf 8f6f 	isb	sy
 8005706:	df00      	svc	0
 8005708:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800570a:	bf00      	nop
 800570c:	e000ed08 	.word	0xe000ed08

08005710 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8005710:	b580      	push	{r7, lr}
 8005712:	b086      	sub	sp, #24
 8005714:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8005716:	4b47      	ldr	r3, [pc, #284]	@ (8005834 <xPortStartScheduler+0x124>)
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	4a47      	ldr	r2, [pc, #284]	@ (8005838 <xPortStartScheduler+0x128>)
 800571c:	4293      	cmp	r3, r2
 800571e:	d10b      	bne.n	8005738 <xPortStartScheduler+0x28>
	__asm volatile
 8005720:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005724:	f383 8811 	msr	BASEPRI, r3
 8005728:	f3bf 8f6f 	isb	sy
 800572c:	f3bf 8f4f 	dsb	sy
 8005730:	60fb      	str	r3, [r7, #12]
}
 8005732:	bf00      	nop
 8005734:	bf00      	nop
 8005736:	e7fd      	b.n	8005734 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8005738:	4b3e      	ldr	r3, [pc, #248]	@ (8005834 <xPortStartScheduler+0x124>)
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	4a3f      	ldr	r2, [pc, #252]	@ (800583c <xPortStartScheduler+0x12c>)
 800573e:	4293      	cmp	r3, r2
 8005740:	d10b      	bne.n	800575a <xPortStartScheduler+0x4a>
	__asm volatile
 8005742:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005746:	f383 8811 	msr	BASEPRI, r3
 800574a:	f3bf 8f6f 	isb	sy
 800574e:	f3bf 8f4f 	dsb	sy
 8005752:	613b      	str	r3, [r7, #16]
}
 8005754:	bf00      	nop
 8005756:	bf00      	nop
 8005758:	e7fd      	b.n	8005756 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800575a:	4b39      	ldr	r3, [pc, #228]	@ (8005840 <xPortStartScheduler+0x130>)
 800575c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800575e:	697b      	ldr	r3, [r7, #20]
 8005760:	781b      	ldrb	r3, [r3, #0]
 8005762:	b2db      	uxtb	r3, r3
 8005764:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8005766:	697b      	ldr	r3, [r7, #20]
 8005768:	22ff      	movs	r2, #255	@ 0xff
 800576a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800576c:	697b      	ldr	r3, [r7, #20]
 800576e:	781b      	ldrb	r3, [r3, #0]
 8005770:	b2db      	uxtb	r3, r3
 8005772:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8005774:	78fb      	ldrb	r3, [r7, #3]
 8005776:	b2db      	uxtb	r3, r3
 8005778:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800577c:	b2da      	uxtb	r2, r3
 800577e:	4b31      	ldr	r3, [pc, #196]	@ (8005844 <xPortStartScheduler+0x134>)
 8005780:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8005782:	4b31      	ldr	r3, [pc, #196]	@ (8005848 <xPortStartScheduler+0x138>)
 8005784:	2207      	movs	r2, #7
 8005786:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005788:	e009      	b.n	800579e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800578a:	4b2f      	ldr	r3, [pc, #188]	@ (8005848 <xPortStartScheduler+0x138>)
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	3b01      	subs	r3, #1
 8005790:	4a2d      	ldr	r2, [pc, #180]	@ (8005848 <xPortStartScheduler+0x138>)
 8005792:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8005794:	78fb      	ldrb	r3, [r7, #3]
 8005796:	b2db      	uxtb	r3, r3
 8005798:	005b      	lsls	r3, r3, #1
 800579a:	b2db      	uxtb	r3, r3
 800579c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800579e:	78fb      	ldrb	r3, [r7, #3]
 80057a0:	b2db      	uxtb	r3, r3
 80057a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80057a6:	2b80      	cmp	r3, #128	@ 0x80
 80057a8:	d0ef      	beq.n	800578a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80057aa:	4b27      	ldr	r3, [pc, #156]	@ (8005848 <xPortStartScheduler+0x138>)
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	f1c3 0307 	rsb	r3, r3, #7
 80057b2:	2b04      	cmp	r3, #4
 80057b4:	d00b      	beq.n	80057ce <xPortStartScheduler+0xbe>
	__asm volatile
 80057b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80057ba:	f383 8811 	msr	BASEPRI, r3
 80057be:	f3bf 8f6f 	isb	sy
 80057c2:	f3bf 8f4f 	dsb	sy
 80057c6:	60bb      	str	r3, [r7, #8]
}
 80057c8:	bf00      	nop
 80057ca:	bf00      	nop
 80057cc:	e7fd      	b.n	80057ca <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80057ce:	4b1e      	ldr	r3, [pc, #120]	@ (8005848 <xPortStartScheduler+0x138>)
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	021b      	lsls	r3, r3, #8
 80057d4:	4a1c      	ldr	r2, [pc, #112]	@ (8005848 <xPortStartScheduler+0x138>)
 80057d6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80057d8:	4b1b      	ldr	r3, [pc, #108]	@ (8005848 <xPortStartScheduler+0x138>)
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80057e0:	4a19      	ldr	r2, [pc, #100]	@ (8005848 <xPortStartScheduler+0x138>)
 80057e2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	b2da      	uxtb	r2, r3
 80057e8:	697b      	ldr	r3, [r7, #20]
 80057ea:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80057ec:	4b17      	ldr	r3, [pc, #92]	@ (800584c <xPortStartScheduler+0x13c>)
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	4a16      	ldr	r2, [pc, #88]	@ (800584c <xPortStartScheduler+0x13c>)
 80057f2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80057f6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80057f8:	4b14      	ldr	r3, [pc, #80]	@ (800584c <xPortStartScheduler+0x13c>)
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	4a13      	ldr	r2, [pc, #76]	@ (800584c <xPortStartScheduler+0x13c>)
 80057fe:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8005802:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8005804:	f000 f8da 	bl	80059bc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8005808:	4b11      	ldr	r3, [pc, #68]	@ (8005850 <xPortStartScheduler+0x140>)
 800580a:	2200      	movs	r2, #0
 800580c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800580e:	f000 f8f9 	bl	8005a04 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8005812:	4b10      	ldr	r3, [pc, #64]	@ (8005854 <xPortStartScheduler+0x144>)
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	4a0f      	ldr	r2, [pc, #60]	@ (8005854 <xPortStartScheduler+0x144>)
 8005818:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800581c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800581e:	f7ff ff63 	bl	80056e8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8005822:	f7ff f815 	bl	8004850 <vTaskSwitchContext>
	prvTaskExitError();
 8005826:	f7ff ff19 	bl	800565c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800582a:	2300      	movs	r3, #0
}
 800582c:	4618      	mov	r0, r3
 800582e:	3718      	adds	r7, #24
 8005830:	46bd      	mov	sp, r7
 8005832:	bd80      	pop	{r7, pc}
 8005834:	e000ed00 	.word	0xe000ed00
 8005838:	410fc271 	.word	0x410fc271
 800583c:	410fc270 	.word	0x410fc270
 8005840:	e000e400 	.word	0xe000e400
 8005844:	20001028 	.word	0x20001028
 8005848:	2000102c 	.word	0x2000102c
 800584c:	e000ed20 	.word	0xe000ed20
 8005850:	2000000c 	.word	0x2000000c
 8005854:	e000ef34 	.word	0xe000ef34

08005858 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8005858:	b480      	push	{r7}
 800585a:	b083      	sub	sp, #12
 800585c:	af00      	add	r7, sp, #0
	__asm volatile
 800585e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005862:	f383 8811 	msr	BASEPRI, r3
 8005866:	f3bf 8f6f 	isb	sy
 800586a:	f3bf 8f4f 	dsb	sy
 800586e:	607b      	str	r3, [r7, #4]
}
 8005870:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8005872:	4b10      	ldr	r3, [pc, #64]	@ (80058b4 <vPortEnterCritical+0x5c>)
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	3301      	adds	r3, #1
 8005878:	4a0e      	ldr	r2, [pc, #56]	@ (80058b4 <vPortEnterCritical+0x5c>)
 800587a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800587c:	4b0d      	ldr	r3, [pc, #52]	@ (80058b4 <vPortEnterCritical+0x5c>)
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	2b01      	cmp	r3, #1
 8005882:	d110      	bne.n	80058a6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8005884:	4b0c      	ldr	r3, [pc, #48]	@ (80058b8 <vPortEnterCritical+0x60>)
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	b2db      	uxtb	r3, r3
 800588a:	2b00      	cmp	r3, #0
 800588c:	d00b      	beq.n	80058a6 <vPortEnterCritical+0x4e>
	__asm volatile
 800588e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005892:	f383 8811 	msr	BASEPRI, r3
 8005896:	f3bf 8f6f 	isb	sy
 800589a:	f3bf 8f4f 	dsb	sy
 800589e:	603b      	str	r3, [r7, #0]
}
 80058a0:	bf00      	nop
 80058a2:	bf00      	nop
 80058a4:	e7fd      	b.n	80058a2 <vPortEnterCritical+0x4a>
	}
}
 80058a6:	bf00      	nop
 80058a8:	370c      	adds	r7, #12
 80058aa:	46bd      	mov	sp, r7
 80058ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058b0:	4770      	bx	lr
 80058b2:	bf00      	nop
 80058b4:	2000000c 	.word	0x2000000c
 80058b8:	e000ed04 	.word	0xe000ed04

080058bc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80058bc:	b480      	push	{r7}
 80058be:	b083      	sub	sp, #12
 80058c0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80058c2:	4b12      	ldr	r3, [pc, #72]	@ (800590c <vPortExitCritical+0x50>)
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d10b      	bne.n	80058e2 <vPortExitCritical+0x26>
	__asm volatile
 80058ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80058ce:	f383 8811 	msr	BASEPRI, r3
 80058d2:	f3bf 8f6f 	isb	sy
 80058d6:	f3bf 8f4f 	dsb	sy
 80058da:	607b      	str	r3, [r7, #4]
}
 80058dc:	bf00      	nop
 80058de:	bf00      	nop
 80058e0:	e7fd      	b.n	80058de <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80058e2:	4b0a      	ldr	r3, [pc, #40]	@ (800590c <vPortExitCritical+0x50>)
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	3b01      	subs	r3, #1
 80058e8:	4a08      	ldr	r2, [pc, #32]	@ (800590c <vPortExitCritical+0x50>)
 80058ea:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80058ec:	4b07      	ldr	r3, [pc, #28]	@ (800590c <vPortExitCritical+0x50>)
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	d105      	bne.n	8005900 <vPortExitCritical+0x44>
 80058f4:	2300      	movs	r3, #0
 80058f6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80058f8:	683b      	ldr	r3, [r7, #0]
 80058fa:	f383 8811 	msr	BASEPRI, r3
}
 80058fe:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8005900:	bf00      	nop
 8005902:	370c      	adds	r7, #12
 8005904:	46bd      	mov	sp, r7
 8005906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800590a:	4770      	bx	lr
 800590c:	2000000c 	.word	0x2000000c

08005910 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8005910:	f3ef 8009 	mrs	r0, PSP
 8005914:	f3bf 8f6f 	isb	sy
 8005918:	4b15      	ldr	r3, [pc, #84]	@ (8005970 <pxCurrentTCBConst>)
 800591a:	681a      	ldr	r2, [r3, #0]
 800591c:	f01e 0f10 	tst.w	lr, #16
 8005920:	bf08      	it	eq
 8005922:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8005926:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800592a:	6010      	str	r0, [r2, #0]
 800592c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8005930:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8005934:	f380 8811 	msr	BASEPRI, r0
 8005938:	f3bf 8f4f 	dsb	sy
 800593c:	f3bf 8f6f 	isb	sy
 8005940:	f7fe ff86 	bl	8004850 <vTaskSwitchContext>
 8005944:	f04f 0000 	mov.w	r0, #0
 8005948:	f380 8811 	msr	BASEPRI, r0
 800594c:	bc09      	pop	{r0, r3}
 800594e:	6819      	ldr	r1, [r3, #0]
 8005950:	6808      	ldr	r0, [r1, #0]
 8005952:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005956:	f01e 0f10 	tst.w	lr, #16
 800595a:	bf08      	it	eq
 800595c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8005960:	f380 8809 	msr	PSP, r0
 8005964:	f3bf 8f6f 	isb	sy
 8005968:	4770      	bx	lr
 800596a:	bf00      	nop
 800596c:	f3af 8000 	nop.w

08005970 <pxCurrentTCBConst>:
 8005970:	200009f8 	.word	0x200009f8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8005974:	bf00      	nop
 8005976:	bf00      	nop

08005978 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005978:	b580      	push	{r7, lr}
 800597a:	b082      	sub	sp, #8
 800597c:	af00      	add	r7, sp, #0
	__asm volatile
 800597e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005982:	f383 8811 	msr	BASEPRI, r3
 8005986:	f3bf 8f6f 	isb	sy
 800598a:	f3bf 8f4f 	dsb	sy
 800598e:	607b      	str	r3, [r7, #4]
}
 8005990:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8005992:	f7fe fea3 	bl	80046dc <xTaskIncrementTick>
 8005996:	4603      	mov	r3, r0
 8005998:	2b00      	cmp	r3, #0
 800599a:	d003      	beq.n	80059a4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800599c:	4b06      	ldr	r3, [pc, #24]	@ (80059b8 <xPortSysTickHandler+0x40>)
 800599e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80059a2:	601a      	str	r2, [r3, #0]
 80059a4:	2300      	movs	r3, #0
 80059a6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80059a8:	683b      	ldr	r3, [r7, #0]
 80059aa:	f383 8811 	msr	BASEPRI, r3
}
 80059ae:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80059b0:	bf00      	nop
 80059b2:	3708      	adds	r7, #8
 80059b4:	46bd      	mov	sp, r7
 80059b6:	bd80      	pop	{r7, pc}
 80059b8:	e000ed04 	.word	0xe000ed04

080059bc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80059bc:	b480      	push	{r7}
 80059be:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80059c0:	4b0b      	ldr	r3, [pc, #44]	@ (80059f0 <vPortSetupTimerInterrupt+0x34>)
 80059c2:	2200      	movs	r2, #0
 80059c4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80059c6:	4b0b      	ldr	r3, [pc, #44]	@ (80059f4 <vPortSetupTimerInterrupt+0x38>)
 80059c8:	2200      	movs	r2, #0
 80059ca:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80059cc:	4b0a      	ldr	r3, [pc, #40]	@ (80059f8 <vPortSetupTimerInterrupt+0x3c>)
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	4a0a      	ldr	r2, [pc, #40]	@ (80059fc <vPortSetupTimerInterrupt+0x40>)
 80059d2:	fba2 2303 	umull	r2, r3, r2, r3
 80059d6:	099b      	lsrs	r3, r3, #6
 80059d8:	4a09      	ldr	r2, [pc, #36]	@ (8005a00 <vPortSetupTimerInterrupt+0x44>)
 80059da:	3b01      	subs	r3, #1
 80059dc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80059de:	4b04      	ldr	r3, [pc, #16]	@ (80059f0 <vPortSetupTimerInterrupt+0x34>)
 80059e0:	2207      	movs	r2, #7
 80059e2:	601a      	str	r2, [r3, #0]
}
 80059e4:	bf00      	nop
 80059e6:	46bd      	mov	sp, r7
 80059e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ec:	4770      	bx	lr
 80059ee:	bf00      	nop
 80059f0:	e000e010 	.word	0xe000e010
 80059f4:	e000e018 	.word	0xe000e018
 80059f8:	20000000 	.word	0x20000000
 80059fc:	10624dd3 	.word	0x10624dd3
 8005a00:	e000e014 	.word	0xe000e014

08005a04 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8005a04:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8005a14 <vPortEnableVFP+0x10>
 8005a08:	6801      	ldr	r1, [r0, #0]
 8005a0a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8005a0e:	6001      	str	r1, [r0, #0]
 8005a10:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8005a12:	bf00      	nop
 8005a14:	e000ed88 	.word	0xe000ed88

08005a18 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8005a18:	b480      	push	{r7}
 8005a1a:	b085      	sub	sp, #20
 8005a1c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8005a1e:	f3ef 8305 	mrs	r3, IPSR
 8005a22:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	2b0f      	cmp	r3, #15
 8005a28:	d915      	bls.n	8005a56 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8005a2a:	4a18      	ldr	r2, [pc, #96]	@ (8005a8c <vPortValidateInterruptPriority+0x74>)
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	4413      	add	r3, r2
 8005a30:	781b      	ldrb	r3, [r3, #0]
 8005a32:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8005a34:	4b16      	ldr	r3, [pc, #88]	@ (8005a90 <vPortValidateInterruptPriority+0x78>)
 8005a36:	781b      	ldrb	r3, [r3, #0]
 8005a38:	7afa      	ldrb	r2, [r7, #11]
 8005a3a:	429a      	cmp	r2, r3
 8005a3c:	d20b      	bcs.n	8005a56 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8005a3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a42:	f383 8811 	msr	BASEPRI, r3
 8005a46:	f3bf 8f6f 	isb	sy
 8005a4a:	f3bf 8f4f 	dsb	sy
 8005a4e:	607b      	str	r3, [r7, #4]
}
 8005a50:	bf00      	nop
 8005a52:	bf00      	nop
 8005a54:	e7fd      	b.n	8005a52 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8005a56:	4b0f      	ldr	r3, [pc, #60]	@ (8005a94 <vPortValidateInterruptPriority+0x7c>)
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8005a5e:	4b0e      	ldr	r3, [pc, #56]	@ (8005a98 <vPortValidateInterruptPriority+0x80>)
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	429a      	cmp	r2, r3
 8005a64:	d90b      	bls.n	8005a7e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8005a66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a6a:	f383 8811 	msr	BASEPRI, r3
 8005a6e:	f3bf 8f6f 	isb	sy
 8005a72:	f3bf 8f4f 	dsb	sy
 8005a76:	603b      	str	r3, [r7, #0]
}
 8005a78:	bf00      	nop
 8005a7a:	bf00      	nop
 8005a7c:	e7fd      	b.n	8005a7a <vPortValidateInterruptPriority+0x62>
	}
 8005a7e:	bf00      	nop
 8005a80:	3714      	adds	r7, #20
 8005a82:	46bd      	mov	sp, r7
 8005a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a88:	4770      	bx	lr
 8005a8a:	bf00      	nop
 8005a8c:	e000e3f0 	.word	0xe000e3f0
 8005a90:	20001028 	.word	0x20001028
 8005a94:	e000ed0c 	.word	0xe000ed0c
 8005a98:	2000102c 	.word	0x2000102c

08005a9c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8005a9c:	b580      	push	{r7, lr}
 8005a9e:	b08a      	sub	sp, #40	@ 0x28
 8005aa0:	af00      	add	r7, sp, #0
 8005aa2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8005aa4:	2300      	movs	r3, #0
 8005aa6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8005aa8:	f7fe fd5c 	bl	8004564 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8005aac:	4b5c      	ldr	r3, [pc, #368]	@ (8005c20 <pvPortMalloc+0x184>)
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	2b00      	cmp	r3, #0
 8005ab2:	d101      	bne.n	8005ab8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8005ab4:	f000 f924 	bl	8005d00 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8005ab8:	4b5a      	ldr	r3, [pc, #360]	@ (8005c24 <pvPortMalloc+0x188>)
 8005aba:	681a      	ldr	r2, [r3, #0]
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	4013      	ands	r3, r2
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	f040 8095 	bne.w	8005bf0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	d01e      	beq.n	8005b0a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8005acc:	2208      	movs	r2, #8
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	4413      	add	r3, r2
 8005ad2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	f003 0307 	and.w	r3, r3, #7
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d015      	beq.n	8005b0a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	f023 0307 	bic.w	r3, r3, #7
 8005ae4:	3308      	adds	r3, #8
 8005ae6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	f003 0307 	and.w	r3, r3, #7
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d00b      	beq.n	8005b0a <pvPortMalloc+0x6e>
	__asm volatile
 8005af2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005af6:	f383 8811 	msr	BASEPRI, r3
 8005afa:	f3bf 8f6f 	isb	sy
 8005afe:	f3bf 8f4f 	dsb	sy
 8005b02:	617b      	str	r3, [r7, #20]
}
 8005b04:	bf00      	nop
 8005b06:	bf00      	nop
 8005b08:	e7fd      	b.n	8005b06 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	d06f      	beq.n	8005bf0 <pvPortMalloc+0x154>
 8005b10:	4b45      	ldr	r3, [pc, #276]	@ (8005c28 <pvPortMalloc+0x18c>)
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	687a      	ldr	r2, [r7, #4]
 8005b16:	429a      	cmp	r2, r3
 8005b18:	d86a      	bhi.n	8005bf0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8005b1a:	4b44      	ldr	r3, [pc, #272]	@ (8005c2c <pvPortMalloc+0x190>)
 8005b1c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8005b1e:	4b43      	ldr	r3, [pc, #268]	@ (8005c2c <pvPortMalloc+0x190>)
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005b24:	e004      	b.n	8005b30 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8005b26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b28:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8005b2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005b30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b32:	685b      	ldr	r3, [r3, #4]
 8005b34:	687a      	ldr	r2, [r7, #4]
 8005b36:	429a      	cmp	r2, r3
 8005b38:	d903      	bls.n	8005b42 <pvPortMalloc+0xa6>
 8005b3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d1f1      	bne.n	8005b26 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8005b42:	4b37      	ldr	r3, [pc, #220]	@ (8005c20 <pvPortMalloc+0x184>)
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005b48:	429a      	cmp	r2, r3
 8005b4a:	d051      	beq.n	8005bf0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8005b4c:	6a3b      	ldr	r3, [r7, #32]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	2208      	movs	r2, #8
 8005b52:	4413      	add	r3, r2
 8005b54:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8005b56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b58:	681a      	ldr	r2, [r3, #0]
 8005b5a:	6a3b      	ldr	r3, [r7, #32]
 8005b5c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8005b5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b60:	685a      	ldr	r2, [r3, #4]
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	1ad2      	subs	r2, r2, r3
 8005b66:	2308      	movs	r3, #8
 8005b68:	005b      	lsls	r3, r3, #1
 8005b6a:	429a      	cmp	r2, r3
 8005b6c:	d920      	bls.n	8005bb0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8005b6e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	4413      	add	r3, r2
 8005b74:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005b76:	69bb      	ldr	r3, [r7, #24]
 8005b78:	f003 0307 	and.w	r3, r3, #7
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d00b      	beq.n	8005b98 <pvPortMalloc+0xfc>
	__asm volatile
 8005b80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b84:	f383 8811 	msr	BASEPRI, r3
 8005b88:	f3bf 8f6f 	isb	sy
 8005b8c:	f3bf 8f4f 	dsb	sy
 8005b90:	613b      	str	r3, [r7, #16]
}
 8005b92:	bf00      	nop
 8005b94:	bf00      	nop
 8005b96:	e7fd      	b.n	8005b94 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8005b98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b9a:	685a      	ldr	r2, [r3, #4]
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	1ad2      	subs	r2, r2, r3
 8005ba0:	69bb      	ldr	r3, [r7, #24]
 8005ba2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8005ba4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ba6:	687a      	ldr	r2, [r7, #4]
 8005ba8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8005baa:	69b8      	ldr	r0, [r7, #24]
 8005bac:	f000 f90a 	bl	8005dc4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8005bb0:	4b1d      	ldr	r3, [pc, #116]	@ (8005c28 <pvPortMalloc+0x18c>)
 8005bb2:	681a      	ldr	r2, [r3, #0]
 8005bb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bb6:	685b      	ldr	r3, [r3, #4]
 8005bb8:	1ad3      	subs	r3, r2, r3
 8005bba:	4a1b      	ldr	r2, [pc, #108]	@ (8005c28 <pvPortMalloc+0x18c>)
 8005bbc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8005bbe:	4b1a      	ldr	r3, [pc, #104]	@ (8005c28 <pvPortMalloc+0x18c>)
 8005bc0:	681a      	ldr	r2, [r3, #0]
 8005bc2:	4b1b      	ldr	r3, [pc, #108]	@ (8005c30 <pvPortMalloc+0x194>)
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	429a      	cmp	r2, r3
 8005bc8:	d203      	bcs.n	8005bd2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8005bca:	4b17      	ldr	r3, [pc, #92]	@ (8005c28 <pvPortMalloc+0x18c>)
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	4a18      	ldr	r2, [pc, #96]	@ (8005c30 <pvPortMalloc+0x194>)
 8005bd0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8005bd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bd4:	685a      	ldr	r2, [r3, #4]
 8005bd6:	4b13      	ldr	r3, [pc, #76]	@ (8005c24 <pvPortMalloc+0x188>)
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	431a      	orrs	r2, r3
 8005bdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bde:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8005be0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005be2:	2200      	movs	r2, #0
 8005be4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8005be6:	4b13      	ldr	r3, [pc, #76]	@ (8005c34 <pvPortMalloc+0x198>)
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	3301      	adds	r3, #1
 8005bec:	4a11      	ldr	r2, [pc, #68]	@ (8005c34 <pvPortMalloc+0x198>)
 8005bee:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8005bf0:	f7fe fcc6 	bl	8004580 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8005bf4:	69fb      	ldr	r3, [r7, #28]
 8005bf6:	f003 0307 	and.w	r3, r3, #7
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	d00b      	beq.n	8005c16 <pvPortMalloc+0x17a>
	__asm volatile
 8005bfe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c02:	f383 8811 	msr	BASEPRI, r3
 8005c06:	f3bf 8f6f 	isb	sy
 8005c0a:	f3bf 8f4f 	dsb	sy
 8005c0e:	60fb      	str	r3, [r7, #12]
}
 8005c10:	bf00      	nop
 8005c12:	bf00      	nop
 8005c14:	e7fd      	b.n	8005c12 <pvPortMalloc+0x176>
	return pvReturn;
 8005c16:	69fb      	ldr	r3, [r7, #28]
}
 8005c18:	4618      	mov	r0, r3
 8005c1a:	3728      	adds	r7, #40	@ 0x28
 8005c1c:	46bd      	mov	sp, r7
 8005c1e:	bd80      	pop	{r7, pc}
 8005c20:	20004c38 	.word	0x20004c38
 8005c24:	20004c4c 	.word	0x20004c4c
 8005c28:	20004c3c 	.word	0x20004c3c
 8005c2c:	20004c30 	.word	0x20004c30
 8005c30:	20004c40 	.word	0x20004c40
 8005c34:	20004c44 	.word	0x20004c44

08005c38 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8005c38:	b580      	push	{r7, lr}
 8005c3a:	b086      	sub	sp, #24
 8005c3c:	af00      	add	r7, sp, #0
 8005c3e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	d04f      	beq.n	8005cea <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8005c4a:	2308      	movs	r3, #8
 8005c4c:	425b      	negs	r3, r3
 8005c4e:	697a      	ldr	r2, [r7, #20]
 8005c50:	4413      	add	r3, r2
 8005c52:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8005c54:	697b      	ldr	r3, [r7, #20]
 8005c56:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8005c58:	693b      	ldr	r3, [r7, #16]
 8005c5a:	685a      	ldr	r2, [r3, #4]
 8005c5c:	4b25      	ldr	r3, [pc, #148]	@ (8005cf4 <vPortFree+0xbc>)
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	4013      	ands	r3, r2
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d10b      	bne.n	8005c7e <vPortFree+0x46>
	__asm volatile
 8005c66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c6a:	f383 8811 	msr	BASEPRI, r3
 8005c6e:	f3bf 8f6f 	isb	sy
 8005c72:	f3bf 8f4f 	dsb	sy
 8005c76:	60fb      	str	r3, [r7, #12]
}
 8005c78:	bf00      	nop
 8005c7a:	bf00      	nop
 8005c7c:	e7fd      	b.n	8005c7a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8005c7e:	693b      	ldr	r3, [r7, #16]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d00b      	beq.n	8005c9e <vPortFree+0x66>
	__asm volatile
 8005c86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c8a:	f383 8811 	msr	BASEPRI, r3
 8005c8e:	f3bf 8f6f 	isb	sy
 8005c92:	f3bf 8f4f 	dsb	sy
 8005c96:	60bb      	str	r3, [r7, #8]
}
 8005c98:	bf00      	nop
 8005c9a:	bf00      	nop
 8005c9c:	e7fd      	b.n	8005c9a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8005c9e:	693b      	ldr	r3, [r7, #16]
 8005ca0:	685a      	ldr	r2, [r3, #4]
 8005ca2:	4b14      	ldr	r3, [pc, #80]	@ (8005cf4 <vPortFree+0xbc>)
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	4013      	ands	r3, r2
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	d01e      	beq.n	8005cea <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8005cac:	693b      	ldr	r3, [r7, #16]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d11a      	bne.n	8005cea <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8005cb4:	693b      	ldr	r3, [r7, #16]
 8005cb6:	685a      	ldr	r2, [r3, #4]
 8005cb8:	4b0e      	ldr	r3, [pc, #56]	@ (8005cf4 <vPortFree+0xbc>)
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	43db      	mvns	r3, r3
 8005cbe:	401a      	ands	r2, r3
 8005cc0:	693b      	ldr	r3, [r7, #16]
 8005cc2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8005cc4:	f7fe fc4e 	bl	8004564 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8005cc8:	693b      	ldr	r3, [r7, #16]
 8005cca:	685a      	ldr	r2, [r3, #4]
 8005ccc:	4b0a      	ldr	r3, [pc, #40]	@ (8005cf8 <vPortFree+0xc0>)
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	4413      	add	r3, r2
 8005cd2:	4a09      	ldr	r2, [pc, #36]	@ (8005cf8 <vPortFree+0xc0>)
 8005cd4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8005cd6:	6938      	ldr	r0, [r7, #16]
 8005cd8:	f000 f874 	bl	8005dc4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8005cdc:	4b07      	ldr	r3, [pc, #28]	@ (8005cfc <vPortFree+0xc4>)
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	3301      	adds	r3, #1
 8005ce2:	4a06      	ldr	r2, [pc, #24]	@ (8005cfc <vPortFree+0xc4>)
 8005ce4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8005ce6:	f7fe fc4b 	bl	8004580 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8005cea:	bf00      	nop
 8005cec:	3718      	adds	r7, #24
 8005cee:	46bd      	mov	sp, r7
 8005cf0:	bd80      	pop	{r7, pc}
 8005cf2:	bf00      	nop
 8005cf4:	20004c4c 	.word	0x20004c4c
 8005cf8:	20004c3c 	.word	0x20004c3c
 8005cfc:	20004c48 	.word	0x20004c48

08005d00 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8005d00:	b480      	push	{r7}
 8005d02:	b085      	sub	sp, #20
 8005d04:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8005d06:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8005d0a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8005d0c:	4b27      	ldr	r3, [pc, #156]	@ (8005dac <prvHeapInit+0xac>)
 8005d0e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	f003 0307 	and.w	r3, r3, #7
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d00c      	beq.n	8005d34 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	3307      	adds	r3, #7
 8005d1e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	f023 0307 	bic.w	r3, r3, #7
 8005d26:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8005d28:	68ba      	ldr	r2, [r7, #8]
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	1ad3      	subs	r3, r2, r3
 8005d2e:	4a1f      	ldr	r2, [pc, #124]	@ (8005dac <prvHeapInit+0xac>)
 8005d30:	4413      	add	r3, r2
 8005d32:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8005d38:	4a1d      	ldr	r2, [pc, #116]	@ (8005db0 <prvHeapInit+0xb0>)
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8005d3e:	4b1c      	ldr	r3, [pc, #112]	@ (8005db0 <prvHeapInit+0xb0>)
 8005d40:	2200      	movs	r2, #0
 8005d42:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	68ba      	ldr	r2, [r7, #8]
 8005d48:	4413      	add	r3, r2
 8005d4a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8005d4c:	2208      	movs	r2, #8
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	1a9b      	subs	r3, r3, r2
 8005d52:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	f023 0307 	bic.w	r3, r3, #7
 8005d5a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	4a15      	ldr	r2, [pc, #84]	@ (8005db4 <prvHeapInit+0xb4>)
 8005d60:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8005d62:	4b14      	ldr	r3, [pc, #80]	@ (8005db4 <prvHeapInit+0xb4>)
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	2200      	movs	r2, #0
 8005d68:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8005d6a:	4b12      	ldr	r3, [pc, #72]	@ (8005db4 <prvHeapInit+0xb4>)
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	2200      	movs	r2, #0
 8005d70:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8005d76:	683b      	ldr	r3, [r7, #0]
 8005d78:	68fa      	ldr	r2, [r7, #12]
 8005d7a:	1ad2      	subs	r2, r2, r3
 8005d7c:	683b      	ldr	r3, [r7, #0]
 8005d7e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8005d80:	4b0c      	ldr	r3, [pc, #48]	@ (8005db4 <prvHeapInit+0xb4>)
 8005d82:	681a      	ldr	r2, [r3, #0]
 8005d84:	683b      	ldr	r3, [r7, #0]
 8005d86:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005d88:	683b      	ldr	r3, [r7, #0]
 8005d8a:	685b      	ldr	r3, [r3, #4]
 8005d8c:	4a0a      	ldr	r2, [pc, #40]	@ (8005db8 <prvHeapInit+0xb8>)
 8005d8e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005d90:	683b      	ldr	r3, [r7, #0]
 8005d92:	685b      	ldr	r3, [r3, #4]
 8005d94:	4a09      	ldr	r2, [pc, #36]	@ (8005dbc <prvHeapInit+0xbc>)
 8005d96:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8005d98:	4b09      	ldr	r3, [pc, #36]	@ (8005dc0 <prvHeapInit+0xc0>)
 8005d9a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8005d9e:	601a      	str	r2, [r3, #0]
}
 8005da0:	bf00      	nop
 8005da2:	3714      	adds	r7, #20
 8005da4:	46bd      	mov	sp, r7
 8005da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005daa:	4770      	bx	lr
 8005dac:	20001030 	.word	0x20001030
 8005db0:	20004c30 	.word	0x20004c30
 8005db4:	20004c38 	.word	0x20004c38
 8005db8:	20004c40 	.word	0x20004c40
 8005dbc:	20004c3c 	.word	0x20004c3c
 8005dc0:	20004c4c 	.word	0x20004c4c

08005dc4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8005dc4:	b480      	push	{r7}
 8005dc6:	b085      	sub	sp, #20
 8005dc8:	af00      	add	r7, sp, #0
 8005dca:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8005dcc:	4b28      	ldr	r3, [pc, #160]	@ (8005e70 <prvInsertBlockIntoFreeList+0xac>)
 8005dce:	60fb      	str	r3, [r7, #12]
 8005dd0:	e002      	b.n	8005dd8 <prvInsertBlockIntoFreeList+0x14>
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	60fb      	str	r3, [r7, #12]
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	687a      	ldr	r2, [r7, #4]
 8005dde:	429a      	cmp	r2, r3
 8005de0:	d8f7      	bhi.n	8005dd2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	685b      	ldr	r3, [r3, #4]
 8005dea:	68ba      	ldr	r2, [r7, #8]
 8005dec:	4413      	add	r3, r2
 8005dee:	687a      	ldr	r2, [r7, #4]
 8005df0:	429a      	cmp	r2, r3
 8005df2:	d108      	bne.n	8005e06 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	685a      	ldr	r2, [r3, #4]
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	685b      	ldr	r3, [r3, #4]
 8005dfc:	441a      	add	r2, r3
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	685b      	ldr	r3, [r3, #4]
 8005e0e:	68ba      	ldr	r2, [r7, #8]
 8005e10:	441a      	add	r2, r3
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	429a      	cmp	r2, r3
 8005e18:	d118      	bne.n	8005e4c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	681a      	ldr	r2, [r3, #0]
 8005e1e:	4b15      	ldr	r3, [pc, #84]	@ (8005e74 <prvInsertBlockIntoFreeList+0xb0>)
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	429a      	cmp	r2, r3
 8005e24:	d00d      	beq.n	8005e42 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	685a      	ldr	r2, [r3, #4]
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	685b      	ldr	r3, [r3, #4]
 8005e30:	441a      	add	r2, r3
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	681a      	ldr	r2, [r3, #0]
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	601a      	str	r2, [r3, #0]
 8005e40:	e008      	b.n	8005e54 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8005e42:	4b0c      	ldr	r3, [pc, #48]	@ (8005e74 <prvInsertBlockIntoFreeList+0xb0>)
 8005e44:	681a      	ldr	r2, [r3, #0]
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	601a      	str	r2, [r3, #0]
 8005e4a:	e003      	b.n	8005e54 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	681a      	ldr	r2, [r3, #0]
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8005e54:	68fa      	ldr	r2, [r7, #12]
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	429a      	cmp	r2, r3
 8005e5a:	d002      	beq.n	8005e62 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	687a      	ldr	r2, [r7, #4]
 8005e60:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005e62:	bf00      	nop
 8005e64:	3714      	adds	r7, #20
 8005e66:	46bd      	mov	sp, r7
 8005e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e6c:	4770      	bx	lr
 8005e6e:	bf00      	nop
 8005e70:	20004c30 	.word	0x20004c30
 8005e74:	20004c38 	.word	0x20004c38

08005e78 <__cvt>:
 8005e78:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005e7c:	ec57 6b10 	vmov	r6, r7, d0
 8005e80:	2f00      	cmp	r7, #0
 8005e82:	460c      	mov	r4, r1
 8005e84:	4619      	mov	r1, r3
 8005e86:	463b      	mov	r3, r7
 8005e88:	bfbb      	ittet	lt
 8005e8a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8005e8e:	461f      	movlt	r7, r3
 8005e90:	2300      	movge	r3, #0
 8005e92:	232d      	movlt	r3, #45	@ 0x2d
 8005e94:	700b      	strb	r3, [r1, #0]
 8005e96:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005e98:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8005e9c:	4691      	mov	r9, r2
 8005e9e:	f023 0820 	bic.w	r8, r3, #32
 8005ea2:	bfbc      	itt	lt
 8005ea4:	4632      	movlt	r2, r6
 8005ea6:	4616      	movlt	r6, r2
 8005ea8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005eac:	d005      	beq.n	8005eba <__cvt+0x42>
 8005eae:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8005eb2:	d100      	bne.n	8005eb6 <__cvt+0x3e>
 8005eb4:	3401      	adds	r4, #1
 8005eb6:	2102      	movs	r1, #2
 8005eb8:	e000      	b.n	8005ebc <__cvt+0x44>
 8005eba:	2103      	movs	r1, #3
 8005ebc:	ab03      	add	r3, sp, #12
 8005ebe:	9301      	str	r3, [sp, #4]
 8005ec0:	ab02      	add	r3, sp, #8
 8005ec2:	9300      	str	r3, [sp, #0]
 8005ec4:	ec47 6b10 	vmov	d0, r6, r7
 8005ec8:	4653      	mov	r3, sl
 8005eca:	4622      	mov	r2, r4
 8005ecc:	f000 fe90 	bl	8006bf0 <_dtoa_r>
 8005ed0:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8005ed4:	4605      	mov	r5, r0
 8005ed6:	d119      	bne.n	8005f0c <__cvt+0x94>
 8005ed8:	f019 0f01 	tst.w	r9, #1
 8005edc:	d00e      	beq.n	8005efc <__cvt+0x84>
 8005ede:	eb00 0904 	add.w	r9, r0, r4
 8005ee2:	2200      	movs	r2, #0
 8005ee4:	2300      	movs	r3, #0
 8005ee6:	4630      	mov	r0, r6
 8005ee8:	4639      	mov	r1, r7
 8005eea:	f7fa fe0d 	bl	8000b08 <__aeabi_dcmpeq>
 8005eee:	b108      	cbz	r0, 8005ef4 <__cvt+0x7c>
 8005ef0:	f8cd 900c 	str.w	r9, [sp, #12]
 8005ef4:	2230      	movs	r2, #48	@ 0x30
 8005ef6:	9b03      	ldr	r3, [sp, #12]
 8005ef8:	454b      	cmp	r3, r9
 8005efa:	d31e      	bcc.n	8005f3a <__cvt+0xc2>
 8005efc:	9b03      	ldr	r3, [sp, #12]
 8005efe:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005f00:	1b5b      	subs	r3, r3, r5
 8005f02:	4628      	mov	r0, r5
 8005f04:	6013      	str	r3, [r2, #0]
 8005f06:	b004      	add	sp, #16
 8005f08:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005f0c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005f10:	eb00 0904 	add.w	r9, r0, r4
 8005f14:	d1e5      	bne.n	8005ee2 <__cvt+0x6a>
 8005f16:	7803      	ldrb	r3, [r0, #0]
 8005f18:	2b30      	cmp	r3, #48	@ 0x30
 8005f1a:	d10a      	bne.n	8005f32 <__cvt+0xba>
 8005f1c:	2200      	movs	r2, #0
 8005f1e:	2300      	movs	r3, #0
 8005f20:	4630      	mov	r0, r6
 8005f22:	4639      	mov	r1, r7
 8005f24:	f7fa fdf0 	bl	8000b08 <__aeabi_dcmpeq>
 8005f28:	b918      	cbnz	r0, 8005f32 <__cvt+0xba>
 8005f2a:	f1c4 0401 	rsb	r4, r4, #1
 8005f2e:	f8ca 4000 	str.w	r4, [sl]
 8005f32:	f8da 3000 	ldr.w	r3, [sl]
 8005f36:	4499      	add	r9, r3
 8005f38:	e7d3      	b.n	8005ee2 <__cvt+0x6a>
 8005f3a:	1c59      	adds	r1, r3, #1
 8005f3c:	9103      	str	r1, [sp, #12]
 8005f3e:	701a      	strb	r2, [r3, #0]
 8005f40:	e7d9      	b.n	8005ef6 <__cvt+0x7e>

08005f42 <__exponent>:
 8005f42:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005f44:	2900      	cmp	r1, #0
 8005f46:	bfba      	itte	lt
 8005f48:	4249      	neglt	r1, r1
 8005f4a:	232d      	movlt	r3, #45	@ 0x2d
 8005f4c:	232b      	movge	r3, #43	@ 0x2b
 8005f4e:	2909      	cmp	r1, #9
 8005f50:	7002      	strb	r2, [r0, #0]
 8005f52:	7043      	strb	r3, [r0, #1]
 8005f54:	dd29      	ble.n	8005faa <__exponent+0x68>
 8005f56:	f10d 0307 	add.w	r3, sp, #7
 8005f5a:	461d      	mov	r5, r3
 8005f5c:	270a      	movs	r7, #10
 8005f5e:	461a      	mov	r2, r3
 8005f60:	fbb1 f6f7 	udiv	r6, r1, r7
 8005f64:	fb07 1416 	mls	r4, r7, r6, r1
 8005f68:	3430      	adds	r4, #48	@ 0x30
 8005f6a:	f802 4c01 	strb.w	r4, [r2, #-1]
 8005f6e:	460c      	mov	r4, r1
 8005f70:	2c63      	cmp	r4, #99	@ 0x63
 8005f72:	f103 33ff 	add.w	r3, r3, #4294967295
 8005f76:	4631      	mov	r1, r6
 8005f78:	dcf1      	bgt.n	8005f5e <__exponent+0x1c>
 8005f7a:	3130      	adds	r1, #48	@ 0x30
 8005f7c:	1e94      	subs	r4, r2, #2
 8005f7e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8005f82:	1c41      	adds	r1, r0, #1
 8005f84:	4623      	mov	r3, r4
 8005f86:	42ab      	cmp	r3, r5
 8005f88:	d30a      	bcc.n	8005fa0 <__exponent+0x5e>
 8005f8a:	f10d 0309 	add.w	r3, sp, #9
 8005f8e:	1a9b      	subs	r3, r3, r2
 8005f90:	42ac      	cmp	r4, r5
 8005f92:	bf88      	it	hi
 8005f94:	2300      	movhi	r3, #0
 8005f96:	3302      	adds	r3, #2
 8005f98:	4403      	add	r3, r0
 8005f9a:	1a18      	subs	r0, r3, r0
 8005f9c:	b003      	add	sp, #12
 8005f9e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005fa0:	f813 6b01 	ldrb.w	r6, [r3], #1
 8005fa4:	f801 6f01 	strb.w	r6, [r1, #1]!
 8005fa8:	e7ed      	b.n	8005f86 <__exponent+0x44>
 8005faa:	2330      	movs	r3, #48	@ 0x30
 8005fac:	3130      	adds	r1, #48	@ 0x30
 8005fae:	7083      	strb	r3, [r0, #2]
 8005fb0:	70c1      	strb	r1, [r0, #3]
 8005fb2:	1d03      	adds	r3, r0, #4
 8005fb4:	e7f1      	b.n	8005f9a <__exponent+0x58>
	...

08005fb8 <_printf_float>:
 8005fb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005fbc:	b08d      	sub	sp, #52	@ 0x34
 8005fbe:	460c      	mov	r4, r1
 8005fc0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8005fc4:	4616      	mov	r6, r2
 8005fc6:	461f      	mov	r7, r3
 8005fc8:	4605      	mov	r5, r0
 8005fca:	f000 fd01 	bl	80069d0 <_localeconv_r>
 8005fce:	6803      	ldr	r3, [r0, #0]
 8005fd0:	9304      	str	r3, [sp, #16]
 8005fd2:	4618      	mov	r0, r3
 8005fd4:	f7fa f96c 	bl	80002b0 <strlen>
 8005fd8:	2300      	movs	r3, #0
 8005fda:	930a      	str	r3, [sp, #40]	@ 0x28
 8005fdc:	f8d8 3000 	ldr.w	r3, [r8]
 8005fe0:	9005      	str	r0, [sp, #20]
 8005fe2:	3307      	adds	r3, #7
 8005fe4:	f023 0307 	bic.w	r3, r3, #7
 8005fe8:	f103 0208 	add.w	r2, r3, #8
 8005fec:	f894 a018 	ldrb.w	sl, [r4, #24]
 8005ff0:	f8d4 b000 	ldr.w	fp, [r4]
 8005ff4:	f8c8 2000 	str.w	r2, [r8]
 8005ff8:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005ffc:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8006000:	9307      	str	r3, [sp, #28]
 8006002:	f8cd 8018 	str.w	r8, [sp, #24]
 8006006:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800600a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800600e:	4b9c      	ldr	r3, [pc, #624]	@ (8006280 <_printf_float+0x2c8>)
 8006010:	f04f 32ff 	mov.w	r2, #4294967295
 8006014:	f7fa fdaa 	bl	8000b6c <__aeabi_dcmpun>
 8006018:	bb70      	cbnz	r0, 8006078 <_printf_float+0xc0>
 800601a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800601e:	4b98      	ldr	r3, [pc, #608]	@ (8006280 <_printf_float+0x2c8>)
 8006020:	f04f 32ff 	mov.w	r2, #4294967295
 8006024:	f7fa fd84 	bl	8000b30 <__aeabi_dcmple>
 8006028:	bb30      	cbnz	r0, 8006078 <_printf_float+0xc0>
 800602a:	2200      	movs	r2, #0
 800602c:	2300      	movs	r3, #0
 800602e:	4640      	mov	r0, r8
 8006030:	4649      	mov	r1, r9
 8006032:	f7fa fd73 	bl	8000b1c <__aeabi_dcmplt>
 8006036:	b110      	cbz	r0, 800603e <_printf_float+0x86>
 8006038:	232d      	movs	r3, #45	@ 0x2d
 800603a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800603e:	4a91      	ldr	r2, [pc, #580]	@ (8006284 <_printf_float+0x2cc>)
 8006040:	4b91      	ldr	r3, [pc, #580]	@ (8006288 <_printf_float+0x2d0>)
 8006042:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8006046:	bf8c      	ite	hi
 8006048:	4690      	movhi	r8, r2
 800604a:	4698      	movls	r8, r3
 800604c:	2303      	movs	r3, #3
 800604e:	6123      	str	r3, [r4, #16]
 8006050:	f02b 0304 	bic.w	r3, fp, #4
 8006054:	6023      	str	r3, [r4, #0]
 8006056:	f04f 0900 	mov.w	r9, #0
 800605a:	9700      	str	r7, [sp, #0]
 800605c:	4633      	mov	r3, r6
 800605e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8006060:	4621      	mov	r1, r4
 8006062:	4628      	mov	r0, r5
 8006064:	f000 f9d2 	bl	800640c <_printf_common>
 8006068:	3001      	adds	r0, #1
 800606a:	f040 808d 	bne.w	8006188 <_printf_float+0x1d0>
 800606e:	f04f 30ff 	mov.w	r0, #4294967295
 8006072:	b00d      	add	sp, #52	@ 0x34
 8006074:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006078:	4642      	mov	r2, r8
 800607a:	464b      	mov	r3, r9
 800607c:	4640      	mov	r0, r8
 800607e:	4649      	mov	r1, r9
 8006080:	f7fa fd74 	bl	8000b6c <__aeabi_dcmpun>
 8006084:	b140      	cbz	r0, 8006098 <_printf_float+0xe0>
 8006086:	464b      	mov	r3, r9
 8006088:	2b00      	cmp	r3, #0
 800608a:	bfbc      	itt	lt
 800608c:	232d      	movlt	r3, #45	@ 0x2d
 800608e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8006092:	4a7e      	ldr	r2, [pc, #504]	@ (800628c <_printf_float+0x2d4>)
 8006094:	4b7e      	ldr	r3, [pc, #504]	@ (8006290 <_printf_float+0x2d8>)
 8006096:	e7d4      	b.n	8006042 <_printf_float+0x8a>
 8006098:	6863      	ldr	r3, [r4, #4]
 800609a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800609e:	9206      	str	r2, [sp, #24]
 80060a0:	1c5a      	adds	r2, r3, #1
 80060a2:	d13b      	bne.n	800611c <_printf_float+0x164>
 80060a4:	2306      	movs	r3, #6
 80060a6:	6063      	str	r3, [r4, #4]
 80060a8:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80060ac:	2300      	movs	r3, #0
 80060ae:	6022      	str	r2, [r4, #0]
 80060b0:	9303      	str	r3, [sp, #12]
 80060b2:	ab0a      	add	r3, sp, #40	@ 0x28
 80060b4:	e9cd a301 	strd	sl, r3, [sp, #4]
 80060b8:	ab09      	add	r3, sp, #36	@ 0x24
 80060ba:	9300      	str	r3, [sp, #0]
 80060bc:	6861      	ldr	r1, [r4, #4]
 80060be:	ec49 8b10 	vmov	d0, r8, r9
 80060c2:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80060c6:	4628      	mov	r0, r5
 80060c8:	f7ff fed6 	bl	8005e78 <__cvt>
 80060cc:	9b06      	ldr	r3, [sp, #24]
 80060ce:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80060d0:	2b47      	cmp	r3, #71	@ 0x47
 80060d2:	4680      	mov	r8, r0
 80060d4:	d129      	bne.n	800612a <_printf_float+0x172>
 80060d6:	1cc8      	adds	r0, r1, #3
 80060d8:	db02      	blt.n	80060e0 <_printf_float+0x128>
 80060da:	6863      	ldr	r3, [r4, #4]
 80060dc:	4299      	cmp	r1, r3
 80060de:	dd41      	ble.n	8006164 <_printf_float+0x1ac>
 80060e0:	f1aa 0a02 	sub.w	sl, sl, #2
 80060e4:	fa5f fa8a 	uxtb.w	sl, sl
 80060e8:	3901      	subs	r1, #1
 80060ea:	4652      	mov	r2, sl
 80060ec:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80060f0:	9109      	str	r1, [sp, #36]	@ 0x24
 80060f2:	f7ff ff26 	bl	8005f42 <__exponent>
 80060f6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80060f8:	1813      	adds	r3, r2, r0
 80060fa:	2a01      	cmp	r2, #1
 80060fc:	4681      	mov	r9, r0
 80060fe:	6123      	str	r3, [r4, #16]
 8006100:	dc02      	bgt.n	8006108 <_printf_float+0x150>
 8006102:	6822      	ldr	r2, [r4, #0]
 8006104:	07d2      	lsls	r2, r2, #31
 8006106:	d501      	bpl.n	800610c <_printf_float+0x154>
 8006108:	3301      	adds	r3, #1
 800610a:	6123      	str	r3, [r4, #16]
 800610c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8006110:	2b00      	cmp	r3, #0
 8006112:	d0a2      	beq.n	800605a <_printf_float+0xa2>
 8006114:	232d      	movs	r3, #45	@ 0x2d
 8006116:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800611a:	e79e      	b.n	800605a <_printf_float+0xa2>
 800611c:	9a06      	ldr	r2, [sp, #24]
 800611e:	2a47      	cmp	r2, #71	@ 0x47
 8006120:	d1c2      	bne.n	80060a8 <_printf_float+0xf0>
 8006122:	2b00      	cmp	r3, #0
 8006124:	d1c0      	bne.n	80060a8 <_printf_float+0xf0>
 8006126:	2301      	movs	r3, #1
 8006128:	e7bd      	b.n	80060a6 <_printf_float+0xee>
 800612a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800612e:	d9db      	bls.n	80060e8 <_printf_float+0x130>
 8006130:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8006134:	d118      	bne.n	8006168 <_printf_float+0x1b0>
 8006136:	2900      	cmp	r1, #0
 8006138:	6863      	ldr	r3, [r4, #4]
 800613a:	dd0b      	ble.n	8006154 <_printf_float+0x19c>
 800613c:	6121      	str	r1, [r4, #16]
 800613e:	b913      	cbnz	r3, 8006146 <_printf_float+0x18e>
 8006140:	6822      	ldr	r2, [r4, #0]
 8006142:	07d0      	lsls	r0, r2, #31
 8006144:	d502      	bpl.n	800614c <_printf_float+0x194>
 8006146:	3301      	adds	r3, #1
 8006148:	440b      	add	r3, r1
 800614a:	6123      	str	r3, [r4, #16]
 800614c:	65a1      	str	r1, [r4, #88]	@ 0x58
 800614e:	f04f 0900 	mov.w	r9, #0
 8006152:	e7db      	b.n	800610c <_printf_float+0x154>
 8006154:	b913      	cbnz	r3, 800615c <_printf_float+0x1a4>
 8006156:	6822      	ldr	r2, [r4, #0]
 8006158:	07d2      	lsls	r2, r2, #31
 800615a:	d501      	bpl.n	8006160 <_printf_float+0x1a8>
 800615c:	3302      	adds	r3, #2
 800615e:	e7f4      	b.n	800614a <_printf_float+0x192>
 8006160:	2301      	movs	r3, #1
 8006162:	e7f2      	b.n	800614a <_printf_float+0x192>
 8006164:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8006168:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800616a:	4299      	cmp	r1, r3
 800616c:	db05      	blt.n	800617a <_printf_float+0x1c2>
 800616e:	6823      	ldr	r3, [r4, #0]
 8006170:	6121      	str	r1, [r4, #16]
 8006172:	07d8      	lsls	r0, r3, #31
 8006174:	d5ea      	bpl.n	800614c <_printf_float+0x194>
 8006176:	1c4b      	adds	r3, r1, #1
 8006178:	e7e7      	b.n	800614a <_printf_float+0x192>
 800617a:	2900      	cmp	r1, #0
 800617c:	bfd4      	ite	le
 800617e:	f1c1 0202 	rsble	r2, r1, #2
 8006182:	2201      	movgt	r2, #1
 8006184:	4413      	add	r3, r2
 8006186:	e7e0      	b.n	800614a <_printf_float+0x192>
 8006188:	6823      	ldr	r3, [r4, #0]
 800618a:	055a      	lsls	r2, r3, #21
 800618c:	d407      	bmi.n	800619e <_printf_float+0x1e6>
 800618e:	6923      	ldr	r3, [r4, #16]
 8006190:	4642      	mov	r2, r8
 8006192:	4631      	mov	r1, r6
 8006194:	4628      	mov	r0, r5
 8006196:	47b8      	blx	r7
 8006198:	3001      	adds	r0, #1
 800619a:	d12b      	bne.n	80061f4 <_printf_float+0x23c>
 800619c:	e767      	b.n	800606e <_printf_float+0xb6>
 800619e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80061a2:	f240 80dd 	bls.w	8006360 <_printf_float+0x3a8>
 80061a6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80061aa:	2200      	movs	r2, #0
 80061ac:	2300      	movs	r3, #0
 80061ae:	f7fa fcab 	bl	8000b08 <__aeabi_dcmpeq>
 80061b2:	2800      	cmp	r0, #0
 80061b4:	d033      	beq.n	800621e <_printf_float+0x266>
 80061b6:	4a37      	ldr	r2, [pc, #220]	@ (8006294 <_printf_float+0x2dc>)
 80061b8:	2301      	movs	r3, #1
 80061ba:	4631      	mov	r1, r6
 80061bc:	4628      	mov	r0, r5
 80061be:	47b8      	blx	r7
 80061c0:	3001      	adds	r0, #1
 80061c2:	f43f af54 	beq.w	800606e <_printf_float+0xb6>
 80061c6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80061ca:	4543      	cmp	r3, r8
 80061cc:	db02      	blt.n	80061d4 <_printf_float+0x21c>
 80061ce:	6823      	ldr	r3, [r4, #0]
 80061d0:	07d8      	lsls	r0, r3, #31
 80061d2:	d50f      	bpl.n	80061f4 <_printf_float+0x23c>
 80061d4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80061d8:	4631      	mov	r1, r6
 80061da:	4628      	mov	r0, r5
 80061dc:	47b8      	blx	r7
 80061de:	3001      	adds	r0, #1
 80061e0:	f43f af45 	beq.w	800606e <_printf_float+0xb6>
 80061e4:	f04f 0900 	mov.w	r9, #0
 80061e8:	f108 38ff 	add.w	r8, r8, #4294967295
 80061ec:	f104 0a1a 	add.w	sl, r4, #26
 80061f0:	45c8      	cmp	r8, r9
 80061f2:	dc09      	bgt.n	8006208 <_printf_float+0x250>
 80061f4:	6823      	ldr	r3, [r4, #0]
 80061f6:	079b      	lsls	r3, r3, #30
 80061f8:	f100 8103 	bmi.w	8006402 <_printf_float+0x44a>
 80061fc:	68e0      	ldr	r0, [r4, #12]
 80061fe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006200:	4298      	cmp	r0, r3
 8006202:	bfb8      	it	lt
 8006204:	4618      	movlt	r0, r3
 8006206:	e734      	b.n	8006072 <_printf_float+0xba>
 8006208:	2301      	movs	r3, #1
 800620a:	4652      	mov	r2, sl
 800620c:	4631      	mov	r1, r6
 800620e:	4628      	mov	r0, r5
 8006210:	47b8      	blx	r7
 8006212:	3001      	adds	r0, #1
 8006214:	f43f af2b 	beq.w	800606e <_printf_float+0xb6>
 8006218:	f109 0901 	add.w	r9, r9, #1
 800621c:	e7e8      	b.n	80061f0 <_printf_float+0x238>
 800621e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006220:	2b00      	cmp	r3, #0
 8006222:	dc39      	bgt.n	8006298 <_printf_float+0x2e0>
 8006224:	4a1b      	ldr	r2, [pc, #108]	@ (8006294 <_printf_float+0x2dc>)
 8006226:	2301      	movs	r3, #1
 8006228:	4631      	mov	r1, r6
 800622a:	4628      	mov	r0, r5
 800622c:	47b8      	blx	r7
 800622e:	3001      	adds	r0, #1
 8006230:	f43f af1d 	beq.w	800606e <_printf_float+0xb6>
 8006234:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8006238:	ea59 0303 	orrs.w	r3, r9, r3
 800623c:	d102      	bne.n	8006244 <_printf_float+0x28c>
 800623e:	6823      	ldr	r3, [r4, #0]
 8006240:	07d9      	lsls	r1, r3, #31
 8006242:	d5d7      	bpl.n	80061f4 <_printf_float+0x23c>
 8006244:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006248:	4631      	mov	r1, r6
 800624a:	4628      	mov	r0, r5
 800624c:	47b8      	blx	r7
 800624e:	3001      	adds	r0, #1
 8006250:	f43f af0d 	beq.w	800606e <_printf_float+0xb6>
 8006254:	f04f 0a00 	mov.w	sl, #0
 8006258:	f104 0b1a 	add.w	fp, r4, #26
 800625c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800625e:	425b      	negs	r3, r3
 8006260:	4553      	cmp	r3, sl
 8006262:	dc01      	bgt.n	8006268 <_printf_float+0x2b0>
 8006264:	464b      	mov	r3, r9
 8006266:	e793      	b.n	8006190 <_printf_float+0x1d8>
 8006268:	2301      	movs	r3, #1
 800626a:	465a      	mov	r2, fp
 800626c:	4631      	mov	r1, r6
 800626e:	4628      	mov	r0, r5
 8006270:	47b8      	blx	r7
 8006272:	3001      	adds	r0, #1
 8006274:	f43f aefb 	beq.w	800606e <_printf_float+0xb6>
 8006278:	f10a 0a01 	add.w	sl, sl, #1
 800627c:	e7ee      	b.n	800625c <_printf_float+0x2a4>
 800627e:	bf00      	nop
 8006280:	7fefffff 	.word	0x7fefffff
 8006284:	08008c50 	.word	0x08008c50
 8006288:	08008c4c 	.word	0x08008c4c
 800628c:	08008c58 	.word	0x08008c58
 8006290:	08008c54 	.word	0x08008c54
 8006294:	08008c5c 	.word	0x08008c5c
 8006298:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800629a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800629e:	4553      	cmp	r3, sl
 80062a0:	bfa8      	it	ge
 80062a2:	4653      	movge	r3, sl
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	4699      	mov	r9, r3
 80062a8:	dc36      	bgt.n	8006318 <_printf_float+0x360>
 80062aa:	f04f 0b00 	mov.w	fp, #0
 80062ae:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80062b2:	f104 021a 	add.w	r2, r4, #26
 80062b6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80062b8:	9306      	str	r3, [sp, #24]
 80062ba:	eba3 0309 	sub.w	r3, r3, r9
 80062be:	455b      	cmp	r3, fp
 80062c0:	dc31      	bgt.n	8006326 <_printf_float+0x36e>
 80062c2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80062c4:	459a      	cmp	sl, r3
 80062c6:	dc3a      	bgt.n	800633e <_printf_float+0x386>
 80062c8:	6823      	ldr	r3, [r4, #0]
 80062ca:	07da      	lsls	r2, r3, #31
 80062cc:	d437      	bmi.n	800633e <_printf_float+0x386>
 80062ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80062d0:	ebaa 0903 	sub.w	r9, sl, r3
 80062d4:	9b06      	ldr	r3, [sp, #24]
 80062d6:	ebaa 0303 	sub.w	r3, sl, r3
 80062da:	4599      	cmp	r9, r3
 80062dc:	bfa8      	it	ge
 80062de:	4699      	movge	r9, r3
 80062e0:	f1b9 0f00 	cmp.w	r9, #0
 80062e4:	dc33      	bgt.n	800634e <_printf_float+0x396>
 80062e6:	f04f 0800 	mov.w	r8, #0
 80062ea:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80062ee:	f104 0b1a 	add.w	fp, r4, #26
 80062f2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80062f4:	ebaa 0303 	sub.w	r3, sl, r3
 80062f8:	eba3 0309 	sub.w	r3, r3, r9
 80062fc:	4543      	cmp	r3, r8
 80062fe:	f77f af79 	ble.w	80061f4 <_printf_float+0x23c>
 8006302:	2301      	movs	r3, #1
 8006304:	465a      	mov	r2, fp
 8006306:	4631      	mov	r1, r6
 8006308:	4628      	mov	r0, r5
 800630a:	47b8      	blx	r7
 800630c:	3001      	adds	r0, #1
 800630e:	f43f aeae 	beq.w	800606e <_printf_float+0xb6>
 8006312:	f108 0801 	add.w	r8, r8, #1
 8006316:	e7ec      	b.n	80062f2 <_printf_float+0x33a>
 8006318:	4642      	mov	r2, r8
 800631a:	4631      	mov	r1, r6
 800631c:	4628      	mov	r0, r5
 800631e:	47b8      	blx	r7
 8006320:	3001      	adds	r0, #1
 8006322:	d1c2      	bne.n	80062aa <_printf_float+0x2f2>
 8006324:	e6a3      	b.n	800606e <_printf_float+0xb6>
 8006326:	2301      	movs	r3, #1
 8006328:	4631      	mov	r1, r6
 800632a:	4628      	mov	r0, r5
 800632c:	9206      	str	r2, [sp, #24]
 800632e:	47b8      	blx	r7
 8006330:	3001      	adds	r0, #1
 8006332:	f43f ae9c 	beq.w	800606e <_printf_float+0xb6>
 8006336:	9a06      	ldr	r2, [sp, #24]
 8006338:	f10b 0b01 	add.w	fp, fp, #1
 800633c:	e7bb      	b.n	80062b6 <_printf_float+0x2fe>
 800633e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006342:	4631      	mov	r1, r6
 8006344:	4628      	mov	r0, r5
 8006346:	47b8      	blx	r7
 8006348:	3001      	adds	r0, #1
 800634a:	d1c0      	bne.n	80062ce <_printf_float+0x316>
 800634c:	e68f      	b.n	800606e <_printf_float+0xb6>
 800634e:	9a06      	ldr	r2, [sp, #24]
 8006350:	464b      	mov	r3, r9
 8006352:	4442      	add	r2, r8
 8006354:	4631      	mov	r1, r6
 8006356:	4628      	mov	r0, r5
 8006358:	47b8      	blx	r7
 800635a:	3001      	adds	r0, #1
 800635c:	d1c3      	bne.n	80062e6 <_printf_float+0x32e>
 800635e:	e686      	b.n	800606e <_printf_float+0xb6>
 8006360:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006364:	f1ba 0f01 	cmp.w	sl, #1
 8006368:	dc01      	bgt.n	800636e <_printf_float+0x3b6>
 800636a:	07db      	lsls	r3, r3, #31
 800636c:	d536      	bpl.n	80063dc <_printf_float+0x424>
 800636e:	2301      	movs	r3, #1
 8006370:	4642      	mov	r2, r8
 8006372:	4631      	mov	r1, r6
 8006374:	4628      	mov	r0, r5
 8006376:	47b8      	blx	r7
 8006378:	3001      	adds	r0, #1
 800637a:	f43f ae78 	beq.w	800606e <_printf_float+0xb6>
 800637e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006382:	4631      	mov	r1, r6
 8006384:	4628      	mov	r0, r5
 8006386:	47b8      	blx	r7
 8006388:	3001      	adds	r0, #1
 800638a:	f43f ae70 	beq.w	800606e <_printf_float+0xb6>
 800638e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006392:	2200      	movs	r2, #0
 8006394:	2300      	movs	r3, #0
 8006396:	f10a 3aff 	add.w	sl, sl, #4294967295
 800639a:	f7fa fbb5 	bl	8000b08 <__aeabi_dcmpeq>
 800639e:	b9c0      	cbnz	r0, 80063d2 <_printf_float+0x41a>
 80063a0:	4653      	mov	r3, sl
 80063a2:	f108 0201 	add.w	r2, r8, #1
 80063a6:	4631      	mov	r1, r6
 80063a8:	4628      	mov	r0, r5
 80063aa:	47b8      	blx	r7
 80063ac:	3001      	adds	r0, #1
 80063ae:	d10c      	bne.n	80063ca <_printf_float+0x412>
 80063b0:	e65d      	b.n	800606e <_printf_float+0xb6>
 80063b2:	2301      	movs	r3, #1
 80063b4:	465a      	mov	r2, fp
 80063b6:	4631      	mov	r1, r6
 80063b8:	4628      	mov	r0, r5
 80063ba:	47b8      	blx	r7
 80063bc:	3001      	adds	r0, #1
 80063be:	f43f ae56 	beq.w	800606e <_printf_float+0xb6>
 80063c2:	f108 0801 	add.w	r8, r8, #1
 80063c6:	45d0      	cmp	r8, sl
 80063c8:	dbf3      	blt.n	80063b2 <_printf_float+0x3fa>
 80063ca:	464b      	mov	r3, r9
 80063cc:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80063d0:	e6df      	b.n	8006192 <_printf_float+0x1da>
 80063d2:	f04f 0800 	mov.w	r8, #0
 80063d6:	f104 0b1a 	add.w	fp, r4, #26
 80063da:	e7f4      	b.n	80063c6 <_printf_float+0x40e>
 80063dc:	2301      	movs	r3, #1
 80063de:	4642      	mov	r2, r8
 80063e0:	e7e1      	b.n	80063a6 <_printf_float+0x3ee>
 80063e2:	2301      	movs	r3, #1
 80063e4:	464a      	mov	r2, r9
 80063e6:	4631      	mov	r1, r6
 80063e8:	4628      	mov	r0, r5
 80063ea:	47b8      	blx	r7
 80063ec:	3001      	adds	r0, #1
 80063ee:	f43f ae3e 	beq.w	800606e <_printf_float+0xb6>
 80063f2:	f108 0801 	add.w	r8, r8, #1
 80063f6:	68e3      	ldr	r3, [r4, #12]
 80063f8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80063fa:	1a5b      	subs	r3, r3, r1
 80063fc:	4543      	cmp	r3, r8
 80063fe:	dcf0      	bgt.n	80063e2 <_printf_float+0x42a>
 8006400:	e6fc      	b.n	80061fc <_printf_float+0x244>
 8006402:	f04f 0800 	mov.w	r8, #0
 8006406:	f104 0919 	add.w	r9, r4, #25
 800640a:	e7f4      	b.n	80063f6 <_printf_float+0x43e>

0800640c <_printf_common>:
 800640c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006410:	4616      	mov	r6, r2
 8006412:	4698      	mov	r8, r3
 8006414:	688a      	ldr	r2, [r1, #8]
 8006416:	690b      	ldr	r3, [r1, #16]
 8006418:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800641c:	4293      	cmp	r3, r2
 800641e:	bfb8      	it	lt
 8006420:	4613      	movlt	r3, r2
 8006422:	6033      	str	r3, [r6, #0]
 8006424:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006428:	4607      	mov	r7, r0
 800642a:	460c      	mov	r4, r1
 800642c:	b10a      	cbz	r2, 8006432 <_printf_common+0x26>
 800642e:	3301      	adds	r3, #1
 8006430:	6033      	str	r3, [r6, #0]
 8006432:	6823      	ldr	r3, [r4, #0]
 8006434:	0699      	lsls	r1, r3, #26
 8006436:	bf42      	ittt	mi
 8006438:	6833      	ldrmi	r3, [r6, #0]
 800643a:	3302      	addmi	r3, #2
 800643c:	6033      	strmi	r3, [r6, #0]
 800643e:	6825      	ldr	r5, [r4, #0]
 8006440:	f015 0506 	ands.w	r5, r5, #6
 8006444:	d106      	bne.n	8006454 <_printf_common+0x48>
 8006446:	f104 0a19 	add.w	sl, r4, #25
 800644a:	68e3      	ldr	r3, [r4, #12]
 800644c:	6832      	ldr	r2, [r6, #0]
 800644e:	1a9b      	subs	r3, r3, r2
 8006450:	42ab      	cmp	r3, r5
 8006452:	dc26      	bgt.n	80064a2 <_printf_common+0x96>
 8006454:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006458:	6822      	ldr	r2, [r4, #0]
 800645a:	3b00      	subs	r3, #0
 800645c:	bf18      	it	ne
 800645e:	2301      	movne	r3, #1
 8006460:	0692      	lsls	r2, r2, #26
 8006462:	d42b      	bmi.n	80064bc <_printf_common+0xb0>
 8006464:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006468:	4641      	mov	r1, r8
 800646a:	4638      	mov	r0, r7
 800646c:	47c8      	blx	r9
 800646e:	3001      	adds	r0, #1
 8006470:	d01e      	beq.n	80064b0 <_printf_common+0xa4>
 8006472:	6823      	ldr	r3, [r4, #0]
 8006474:	6922      	ldr	r2, [r4, #16]
 8006476:	f003 0306 	and.w	r3, r3, #6
 800647a:	2b04      	cmp	r3, #4
 800647c:	bf02      	ittt	eq
 800647e:	68e5      	ldreq	r5, [r4, #12]
 8006480:	6833      	ldreq	r3, [r6, #0]
 8006482:	1aed      	subeq	r5, r5, r3
 8006484:	68a3      	ldr	r3, [r4, #8]
 8006486:	bf0c      	ite	eq
 8006488:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800648c:	2500      	movne	r5, #0
 800648e:	4293      	cmp	r3, r2
 8006490:	bfc4      	itt	gt
 8006492:	1a9b      	subgt	r3, r3, r2
 8006494:	18ed      	addgt	r5, r5, r3
 8006496:	2600      	movs	r6, #0
 8006498:	341a      	adds	r4, #26
 800649a:	42b5      	cmp	r5, r6
 800649c:	d11a      	bne.n	80064d4 <_printf_common+0xc8>
 800649e:	2000      	movs	r0, #0
 80064a0:	e008      	b.n	80064b4 <_printf_common+0xa8>
 80064a2:	2301      	movs	r3, #1
 80064a4:	4652      	mov	r2, sl
 80064a6:	4641      	mov	r1, r8
 80064a8:	4638      	mov	r0, r7
 80064aa:	47c8      	blx	r9
 80064ac:	3001      	adds	r0, #1
 80064ae:	d103      	bne.n	80064b8 <_printf_common+0xac>
 80064b0:	f04f 30ff 	mov.w	r0, #4294967295
 80064b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80064b8:	3501      	adds	r5, #1
 80064ba:	e7c6      	b.n	800644a <_printf_common+0x3e>
 80064bc:	18e1      	adds	r1, r4, r3
 80064be:	1c5a      	adds	r2, r3, #1
 80064c0:	2030      	movs	r0, #48	@ 0x30
 80064c2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80064c6:	4422      	add	r2, r4
 80064c8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80064cc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80064d0:	3302      	adds	r3, #2
 80064d2:	e7c7      	b.n	8006464 <_printf_common+0x58>
 80064d4:	2301      	movs	r3, #1
 80064d6:	4622      	mov	r2, r4
 80064d8:	4641      	mov	r1, r8
 80064da:	4638      	mov	r0, r7
 80064dc:	47c8      	blx	r9
 80064de:	3001      	adds	r0, #1
 80064e0:	d0e6      	beq.n	80064b0 <_printf_common+0xa4>
 80064e2:	3601      	adds	r6, #1
 80064e4:	e7d9      	b.n	800649a <_printf_common+0x8e>
	...

080064e8 <_printf_i>:
 80064e8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80064ec:	7e0f      	ldrb	r7, [r1, #24]
 80064ee:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80064f0:	2f78      	cmp	r7, #120	@ 0x78
 80064f2:	4691      	mov	r9, r2
 80064f4:	4680      	mov	r8, r0
 80064f6:	460c      	mov	r4, r1
 80064f8:	469a      	mov	sl, r3
 80064fa:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80064fe:	d807      	bhi.n	8006510 <_printf_i+0x28>
 8006500:	2f62      	cmp	r7, #98	@ 0x62
 8006502:	d80a      	bhi.n	800651a <_printf_i+0x32>
 8006504:	2f00      	cmp	r7, #0
 8006506:	f000 80d1 	beq.w	80066ac <_printf_i+0x1c4>
 800650a:	2f58      	cmp	r7, #88	@ 0x58
 800650c:	f000 80b8 	beq.w	8006680 <_printf_i+0x198>
 8006510:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006514:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006518:	e03a      	b.n	8006590 <_printf_i+0xa8>
 800651a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800651e:	2b15      	cmp	r3, #21
 8006520:	d8f6      	bhi.n	8006510 <_printf_i+0x28>
 8006522:	a101      	add	r1, pc, #4	@ (adr r1, 8006528 <_printf_i+0x40>)
 8006524:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006528:	08006581 	.word	0x08006581
 800652c:	08006595 	.word	0x08006595
 8006530:	08006511 	.word	0x08006511
 8006534:	08006511 	.word	0x08006511
 8006538:	08006511 	.word	0x08006511
 800653c:	08006511 	.word	0x08006511
 8006540:	08006595 	.word	0x08006595
 8006544:	08006511 	.word	0x08006511
 8006548:	08006511 	.word	0x08006511
 800654c:	08006511 	.word	0x08006511
 8006550:	08006511 	.word	0x08006511
 8006554:	08006693 	.word	0x08006693
 8006558:	080065bf 	.word	0x080065bf
 800655c:	0800664d 	.word	0x0800664d
 8006560:	08006511 	.word	0x08006511
 8006564:	08006511 	.word	0x08006511
 8006568:	080066b5 	.word	0x080066b5
 800656c:	08006511 	.word	0x08006511
 8006570:	080065bf 	.word	0x080065bf
 8006574:	08006511 	.word	0x08006511
 8006578:	08006511 	.word	0x08006511
 800657c:	08006655 	.word	0x08006655
 8006580:	6833      	ldr	r3, [r6, #0]
 8006582:	1d1a      	adds	r2, r3, #4
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	6032      	str	r2, [r6, #0]
 8006588:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800658c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006590:	2301      	movs	r3, #1
 8006592:	e09c      	b.n	80066ce <_printf_i+0x1e6>
 8006594:	6833      	ldr	r3, [r6, #0]
 8006596:	6820      	ldr	r0, [r4, #0]
 8006598:	1d19      	adds	r1, r3, #4
 800659a:	6031      	str	r1, [r6, #0]
 800659c:	0606      	lsls	r6, r0, #24
 800659e:	d501      	bpl.n	80065a4 <_printf_i+0xbc>
 80065a0:	681d      	ldr	r5, [r3, #0]
 80065a2:	e003      	b.n	80065ac <_printf_i+0xc4>
 80065a4:	0645      	lsls	r5, r0, #25
 80065a6:	d5fb      	bpl.n	80065a0 <_printf_i+0xb8>
 80065a8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80065ac:	2d00      	cmp	r5, #0
 80065ae:	da03      	bge.n	80065b8 <_printf_i+0xd0>
 80065b0:	232d      	movs	r3, #45	@ 0x2d
 80065b2:	426d      	negs	r5, r5
 80065b4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80065b8:	4858      	ldr	r0, [pc, #352]	@ (800671c <_printf_i+0x234>)
 80065ba:	230a      	movs	r3, #10
 80065bc:	e011      	b.n	80065e2 <_printf_i+0xfa>
 80065be:	6821      	ldr	r1, [r4, #0]
 80065c0:	6833      	ldr	r3, [r6, #0]
 80065c2:	0608      	lsls	r0, r1, #24
 80065c4:	f853 5b04 	ldr.w	r5, [r3], #4
 80065c8:	d402      	bmi.n	80065d0 <_printf_i+0xe8>
 80065ca:	0649      	lsls	r1, r1, #25
 80065cc:	bf48      	it	mi
 80065ce:	b2ad      	uxthmi	r5, r5
 80065d0:	2f6f      	cmp	r7, #111	@ 0x6f
 80065d2:	4852      	ldr	r0, [pc, #328]	@ (800671c <_printf_i+0x234>)
 80065d4:	6033      	str	r3, [r6, #0]
 80065d6:	bf14      	ite	ne
 80065d8:	230a      	movne	r3, #10
 80065da:	2308      	moveq	r3, #8
 80065dc:	2100      	movs	r1, #0
 80065de:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80065e2:	6866      	ldr	r6, [r4, #4]
 80065e4:	60a6      	str	r6, [r4, #8]
 80065e6:	2e00      	cmp	r6, #0
 80065e8:	db05      	blt.n	80065f6 <_printf_i+0x10e>
 80065ea:	6821      	ldr	r1, [r4, #0]
 80065ec:	432e      	orrs	r6, r5
 80065ee:	f021 0104 	bic.w	r1, r1, #4
 80065f2:	6021      	str	r1, [r4, #0]
 80065f4:	d04b      	beq.n	800668e <_printf_i+0x1a6>
 80065f6:	4616      	mov	r6, r2
 80065f8:	fbb5 f1f3 	udiv	r1, r5, r3
 80065fc:	fb03 5711 	mls	r7, r3, r1, r5
 8006600:	5dc7      	ldrb	r7, [r0, r7]
 8006602:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006606:	462f      	mov	r7, r5
 8006608:	42bb      	cmp	r3, r7
 800660a:	460d      	mov	r5, r1
 800660c:	d9f4      	bls.n	80065f8 <_printf_i+0x110>
 800660e:	2b08      	cmp	r3, #8
 8006610:	d10b      	bne.n	800662a <_printf_i+0x142>
 8006612:	6823      	ldr	r3, [r4, #0]
 8006614:	07df      	lsls	r7, r3, #31
 8006616:	d508      	bpl.n	800662a <_printf_i+0x142>
 8006618:	6923      	ldr	r3, [r4, #16]
 800661a:	6861      	ldr	r1, [r4, #4]
 800661c:	4299      	cmp	r1, r3
 800661e:	bfde      	ittt	le
 8006620:	2330      	movle	r3, #48	@ 0x30
 8006622:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006626:	f106 36ff 	addle.w	r6, r6, #4294967295
 800662a:	1b92      	subs	r2, r2, r6
 800662c:	6122      	str	r2, [r4, #16]
 800662e:	f8cd a000 	str.w	sl, [sp]
 8006632:	464b      	mov	r3, r9
 8006634:	aa03      	add	r2, sp, #12
 8006636:	4621      	mov	r1, r4
 8006638:	4640      	mov	r0, r8
 800663a:	f7ff fee7 	bl	800640c <_printf_common>
 800663e:	3001      	adds	r0, #1
 8006640:	d14a      	bne.n	80066d8 <_printf_i+0x1f0>
 8006642:	f04f 30ff 	mov.w	r0, #4294967295
 8006646:	b004      	add	sp, #16
 8006648:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800664c:	6823      	ldr	r3, [r4, #0]
 800664e:	f043 0320 	orr.w	r3, r3, #32
 8006652:	6023      	str	r3, [r4, #0]
 8006654:	4832      	ldr	r0, [pc, #200]	@ (8006720 <_printf_i+0x238>)
 8006656:	2778      	movs	r7, #120	@ 0x78
 8006658:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800665c:	6823      	ldr	r3, [r4, #0]
 800665e:	6831      	ldr	r1, [r6, #0]
 8006660:	061f      	lsls	r7, r3, #24
 8006662:	f851 5b04 	ldr.w	r5, [r1], #4
 8006666:	d402      	bmi.n	800666e <_printf_i+0x186>
 8006668:	065f      	lsls	r7, r3, #25
 800666a:	bf48      	it	mi
 800666c:	b2ad      	uxthmi	r5, r5
 800666e:	6031      	str	r1, [r6, #0]
 8006670:	07d9      	lsls	r1, r3, #31
 8006672:	bf44      	itt	mi
 8006674:	f043 0320 	orrmi.w	r3, r3, #32
 8006678:	6023      	strmi	r3, [r4, #0]
 800667a:	b11d      	cbz	r5, 8006684 <_printf_i+0x19c>
 800667c:	2310      	movs	r3, #16
 800667e:	e7ad      	b.n	80065dc <_printf_i+0xf4>
 8006680:	4826      	ldr	r0, [pc, #152]	@ (800671c <_printf_i+0x234>)
 8006682:	e7e9      	b.n	8006658 <_printf_i+0x170>
 8006684:	6823      	ldr	r3, [r4, #0]
 8006686:	f023 0320 	bic.w	r3, r3, #32
 800668a:	6023      	str	r3, [r4, #0]
 800668c:	e7f6      	b.n	800667c <_printf_i+0x194>
 800668e:	4616      	mov	r6, r2
 8006690:	e7bd      	b.n	800660e <_printf_i+0x126>
 8006692:	6833      	ldr	r3, [r6, #0]
 8006694:	6825      	ldr	r5, [r4, #0]
 8006696:	6961      	ldr	r1, [r4, #20]
 8006698:	1d18      	adds	r0, r3, #4
 800669a:	6030      	str	r0, [r6, #0]
 800669c:	062e      	lsls	r6, r5, #24
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	d501      	bpl.n	80066a6 <_printf_i+0x1be>
 80066a2:	6019      	str	r1, [r3, #0]
 80066a4:	e002      	b.n	80066ac <_printf_i+0x1c4>
 80066a6:	0668      	lsls	r0, r5, #25
 80066a8:	d5fb      	bpl.n	80066a2 <_printf_i+0x1ba>
 80066aa:	8019      	strh	r1, [r3, #0]
 80066ac:	2300      	movs	r3, #0
 80066ae:	6123      	str	r3, [r4, #16]
 80066b0:	4616      	mov	r6, r2
 80066b2:	e7bc      	b.n	800662e <_printf_i+0x146>
 80066b4:	6833      	ldr	r3, [r6, #0]
 80066b6:	1d1a      	adds	r2, r3, #4
 80066b8:	6032      	str	r2, [r6, #0]
 80066ba:	681e      	ldr	r6, [r3, #0]
 80066bc:	6862      	ldr	r2, [r4, #4]
 80066be:	2100      	movs	r1, #0
 80066c0:	4630      	mov	r0, r6
 80066c2:	f7f9 fda5 	bl	8000210 <memchr>
 80066c6:	b108      	cbz	r0, 80066cc <_printf_i+0x1e4>
 80066c8:	1b80      	subs	r0, r0, r6
 80066ca:	6060      	str	r0, [r4, #4]
 80066cc:	6863      	ldr	r3, [r4, #4]
 80066ce:	6123      	str	r3, [r4, #16]
 80066d0:	2300      	movs	r3, #0
 80066d2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80066d6:	e7aa      	b.n	800662e <_printf_i+0x146>
 80066d8:	6923      	ldr	r3, [r4, #16]
 80066da:	4632      	mov	r2, r6
 80066dc:	4649      	mov	r1, r9
 80066de:	4640      	mov	r0, r8
 80066e0:	47d0      	blx	sl
 80066e2:	3001      	adds	r0, #1
 80066e4:	d0ad      	beq.n	8006642 <_printf_i+0x15a>
 80066e6:	6823      	ldr	r3, [r4, #0]
 80066e8:	079b      	lsls	r3, r3, #30
 80066ea:	d413      	bmi.n	8006714 <_printf_i+0x22c>
 80066ec:	68e0      	ldr	r0, [r4, #12]
 80066ee:	9b03      	ldr	r3, [sp, #12]
 80066f0:	4298      	cmp	r0, r3
 80066f2:	bfb8      	it	lt
 80066f4:	4618      	movlt	r0, r3
 80066f6:	e7a6      	b.n	8006646 <_printf_i+0x15e>
 80066f8:	2301      	movs	r3, #1
 80066fa:	4632      	mov	r2, r6
 80066fc:	4649      	mov	r1, r9
 80066fe:	4640      	mov	r0, r8
 8006700:	47d0      	blx	sl
 8006702:	3001      	adds	r0, #1
 8006704:	d09d      	beq.n	8006642 <_printf_i+0x15a>
 8006706:	3501      	adds	r5, #1
 8006708:	68e3      	ldr	r3, [r4, #12]
 800670a:	9903      	ldr	r1, [sp, #12]
 800670c:	1a5b      	subs	r3, r3, r1
 800670e:	42ab      	cmp	r3, r5
 8006710:	dcf2      	bgt.n	80066f8 <_printf_i+0x210>
 8006712:	e7eb      	b.n	80066ec <_printf_i+0x204>
 8006714:	2500      	movs	r5, #0
 8006716:	f104 0619 	add.w	r6, r4, #25
 800671a:	e7f5      	b.n	8006708 <_printf_i+0x220>
 800671c:	08008c5e 	.word	0x08008c5e
 8006720:	08008c6f 	.word	0x08008c6f

08006724 <std>:
 8006724:	2300      	movs	r3, #0
 8006726:	b510      	push	{r4, lr}
 8006728:	4604      	mov	r4, r0
 800672a:	e9c0 3300 	strd	r3, r3, [r0]
 800672e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006732:	6083      	str	r3, [r0, #8]
 8006734:	8181      	strh	r1, [r0, #12]
 8006736:	6643      	str	r3, [r0, #100]	@ 0x64
 8006738:	81c2      	strh	r2, [r0, #14]
 800673a:	6183      	str	r3, [r0, #24]
 800673c:	4619      	mov	r1, r3
 800673e:	2208      	movs	r2, #8
 8006740:	305c      	adds	r0, #92	@ 0x5c
 8006742:	f000 f93c 	bl	80069be <memset>
 8006746:	4b0d      	ldr	r3, [pc, #52]	@ (800677c <std+0x58>)
 8006748:	6263      	str	r3, [r4, #36]	@ 0x24
 800674a:	4b0d      	ldr	r3, [pc, #52]	@ (8006780 <std+0x5c>)
 800674c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800674e:	4b0d      	ldr	r3, [pc, #52]	@ (8006784 <std+0x60>)
 8006750:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006752:	4b0d      	ldr	r3, [pc, #52]	@ (8006788 <std+0x64>)
 8006754:	6323      	str	r3, [r4, #48]	@ 0x30
 8006756:	4b0d      	ldr	r3, [pc, #52]	@ (800678c <std+0x68>)
 8006758:	6224      	str	r4, [r4, #32]
 800675a:	429c      	cmp	r4, r3
 800675c:	d006      	beq.n	800676c <std+0x48>
 800675e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006762:	4294      	cmp	r4, r2
 8006764:	d002      	beq.n	800676c <std+0x48>
 8006766:	33d0      	adds	r3, #208	@ 0xd0
 8006768:	429c      	cmp	r4, r3
 800676a:	d105      	bne.n	8006778 <std+0x54>
 800676c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006770:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006774:	f000 b9a0 	b.w	8006ab8 <__retarget_lock_init_recursive>
 8006778:	bd10      	pop	{r4, pc}
 800677a:	bf00      	nop
 800677c:	08006939 	.word	0x08006939
 8006780:	0800695b 	.word	0x0800695b
 8006784:	08006993 	.word	0x08006993
 8006788:	080069b7 	.word	0x080069b7
 800678c:	20004c50 	.word	0x20004c50

08006790 <stdio_exit_handler>:
 8006790:	4a02      	ldr	r2, [pc, #8]	@ (800679c <stdio_exit_handler+0xc>)
 8006792:	4903      	ldr	r1, [pc, #12]	@ (80067a0 <stdio_exit_handler+0x10>)
 8006794:	4803      	ldr	r0, [pc, #12]	@ (80067a4 <stdio_exit_handler+0x14>)
 8006796:	f000 b869 	b.w	800686c <_fwalk_sglue>
 800679a:	bf00      	nop
 800679c:	20000010 	.word	0x20000010
 80067a0:	080086c1 	.word	0x080086c1
 80067a4:	20000020 	.word	0x20000020

080067a8 <cleanup_stdio>:
 80067a8:	6841      	ldr	r1, [r0, #4]
 80067aa:	4b0c      	ldr	r3, [pc, #48]	@ (80067dc <cleanup_stdio+0x34>)
 80067ac:	4299      	cmp	r1, r3
 80067ae:	b510      	push	{r4, lr}
 80067b0:	4604      	mov	r4, r0
 80067b2:	d001      	beq.n	80067b8 <cleanup_stdio+0x10>
 80067b4:	f001 ff84 	bl	80086c0 <_fflush_r>
 80067b8:	68a1      	ldr	r1, [r4, #8]
 80067ba:	4b09      	ldr	r3, [pc, #36]	@ (80067e0 <cleanup_stdio+0x38>)
 80067bc:	4299      	cmp	r1, r3
 80067be:	d002      	beq.n	80067c6 <cleanup_stdio+0x1e>
 80067c0:	4620      	mov	r0, r4
 80067c2:	f001 ff7d 	bl	80086c0 <_fflush_r>
 80067c6:	68e1      	ldr	r1, [r4, #12]
 80067c8:	4b06      	ldr	r3, [pc, #24]	@ (80067e4 <cleanup_stdio+0x3c>)
 80067ca:	4299      	cmp	r1, r3
 80067cc:	d004      	beq.n	80067d8 <cleanup_stdio+0x30>
 80067ce:	4620      	mov	r0, r4
 80067d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80067d4:	f001 bf74 	b.w	80086c0 <_fflush_r>
 80067d8:	bd10      	pop	{r4, pc}
 80067da:	bf00      	nop
 80067dc:	20004c50 	.word	0x20004c50
 80067e0:	20004cb8 	.word	0x20004cb8
 80067e4:	20004d20 	.word	0x20004d20

080067e8 <global_stdio_init.part.0>:
 80067e8:	b510      	push	{r4, lr}
 80067ea:	4b0b      	ldr	r3, [pc, #44]	@ (8006818 <global_stdio_init.part.0+0x30>)
 80067ec:	4c0b      	ldr	r4, [pc, #44]	@ (800681c <global_stdio_init.part.0+0x34>)
 80067ee:	4a0c      	ldr	r2, [pc, #48]	@ (8006820 <global_stdio_init.part.0+0x38>)
 80067f0:	601a      	str	r2, [r3, #0]
 80067f2:	4620      	mov	r0, r4
 80067f4:	2200      	movs	r2, #0
 80067f6:	2104      	movs	r1, #4
 80067f8:	f7ff ff94 	bl	8006724 <std>
 80067fc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006800:	2201      	movs	r2, #1
 8006802:	2109      	movs	r1, #9
 8006804:	f7ff ff8e 	bl	8006724 <std>
 8006808:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800680c:	2202      	movs	r2, #2
 800680e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006812:	2112      	movs	r1, #18
 8006814:	f7ff bf86 	b.w	8006724 <std>
 8006818:	20004d88 	.word	0x20004d88
 800681c:	20004c50 	.word	0x20004c50
 8006820:	08006791 	.word	0x08006791

08006824 <__sfp_lock_acquire>:
 8006824:	4801      	ldr	r0, [pc, #4]	@ (800682c <__sfp_lock_acquire+0x8>)
 8006826:	f000 b948 	b.w	8006aba <__retarget_lock_acquire_recursive>
 800682a:	bf00      	nop
 800682c:	20004d91 	.word	0x20004d91

08006830 <__sfp_lock_release>:
 8006830:	4801      	ldr	r0, [pc, #4]	@ (8006838 <__sfp_lock_release+0x8>)
 8006832:	f000 b943 	b.w	8006abc <__retarget_lock_release_recursive>
 8006836:	bf00      	nop
 8006838:	20004d91 	.word	0x20004d91

0800683c <__sinit>:
 800683c:	b510      	push	{r4, lr}
 800683e:	4604      	mov	r4, r0
 8006840:	f7ff fff0 	bl	8006824 <__sfp_lock_acquire>
 8006844:	6a23      	ldr	r3, [r4, #32]
 8006846:	b11b      	cbz	r3, 8006850 <__sinit+0x14>
 8006848:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800684c:	f7ff bff0 	b.w	8006830 <__sfp_lock_release>
 8006850:	4b04      	ldr	r3, [pc, #16]	@ (8006864 <__sinit+0x28>)
 8006852:	6223      	str	r3, [r4, #32]
 8006854:	4b04      	ldr	r3, [pc, #16]	@ (8006868 <__sinit+0x2c>)
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	2b00      	cmp	r3, #0
 800685a:	d1f5      	bne.n	8006848 <__sinit+0xc>
 800685c:	f7ff ffc4 	bl	80067e8 <global_stdio_init.part.0>
 8006860:	e7f2      	b.n	8006848 <__sinit+0xc>
 8006862:	bf00      	nop
 8006864:	080067a9 	.word	0x080067a9
 8006868:	20004d88 	.word	0x20004d88

0800686c <_fwalk_sglue>:
 800686c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006870:	4607      	mov	r7, r0
 8006872:	4688      	mov	r8, r1
 8006874:	4614      	mov	r4, r2
 8006876:	2600      	movs	r6, #0
 8006878:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800687c:	f1b9 0901 	subs.w	r9, r9, #1
 8006880:	d505      	bpl.n	800688e <_fwalk_sglue+0x22>
 8006882:	6824      	ldr	r4, [r4, #0]
 8006884:	2c00      	cmp	r4, #0
 8006886:	d1f7      	bne.n	8006878 <_fwalk_sglue+0xc>
 8006888:	4630      	mov	r0, r6
 800688a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800688e:	89ab      	ldrh	r3, [r5, #12]
 8006890:	2b01      	cmp	r3, #1
 8006892:	d907      	bls.n	80068a4 <_fwalk_sglue+0x38>
 8006894:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006898:	3301      	adds	r3, #1
 800689a:	d003      	beq.n	80068a4 <_fwalk_sglue+0x38>
 800689c:	4629      	mov	r1, r5
 800689e:	4638      	mov	r0, r7
 80068a0:	47c0      	blx	r8
 80068a2:	4306      	orrs	r6, r0
 80068a4:	3568      	adds	r5, #104	@ 0x68
 80068a6:	e7e9      	b.n	800687c <_fwalk_sglue+0x10>

080068a8 <iprintf>:
 80068a8:	b40f      	push	{r0, r1, r2, r3}
 80068aa:	b507      	push	{r0, r1, r2, lr}
 80068ac:	4906      	ldr	r1, [pc, #24]	@ (80068c8 <iprintf+0x20>)
 80068ae:	ab04      	add	r3, sp, #16
 80068b0:	6808      	ldr	r0, [r1, #0]
 80068b2:	f853 2b04 	ldr.w	r2, [r3], #4
 80068b6:	6881      	ldr	r1, [r0, #8]
 80068b8:	9301      	str	r3, [sp, #4]
 80068ba:	f001 fd65 	bl	8008388 <_vfiprintf_r>
 80068be:	b003      	add	sp, #12
 80068c0:	f85d eb04 	ldr.w	lr, [sp], #4
 80068c4:	b004      	add	sp, #16
 80068c6:	4770      	bx	lr
 80068c8:	2000001c 	.word	0x2000001c

080068cc <sniprintf>:
 80068cc:	b40c      	push	{r2, r3}
 80068ce:	b530      	push	{r4, r5, lr}
 80068d0:	4b18      	ldr	r3, [pc, #96]	@ (8006934 <sniprintf+0x68>)
 80068d2:	1e0c      	subs	r4, r1, #0
 80068d4:	681d      	ldr	r5, [r3, #0]
 80068d6:	b09d      	sub	sp, #116	@ 0x74
 80068d8:	da08      	bge.n	80068ec <sniprintf+0x20>
 80068da:	238b      	movs	r3, #139	@ 0x8b
 80068dc:	602b      	str	r3, [r5, #0]
 80068de:	f04f 30ff 	mov.w	r0, #4294967295
 80068e2:	b01d      	add	sp, #116	@ 0x74
 80068e4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80068e8:	b002      	add	sp, #8
 80068ea:	4770      	bx	lr
 80068ec:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80068f0:	f8ad 3014 	strh.w	r3, [sp, #20]
 80068f4:	f04f 0300 	mov.w	r3, #0
 80068f8:	931b      	str	r3, [sp, #108]	@ 0x6c
 80068fa:	bf14      	ite	ne
 80068fc:	f104 33ff 	addne.w	r3, r4, #4294967295
 8006900:	4623      	moveq	r3, r4
 8006902:	9304      	str	r3, [sp, #16]
 8006904:	9307      	str	r3, [sp, #28]
 8006906:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800690a:	9002      	str	r0, [sp, #8]
 800690c:	9006      	str	r0, [sp, #24]
 800690e:	f8ad 3016 	strh.w	r3, [sp, #22]
 8006912:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8006914:	ab21      	add	r3, sp, #132	@ 0x84
 8006916:	a902      	add	r1, sp, #8
 8006918:	4628      	mov	r0, r5
 800691a:	9301      	str	r3, [sp, #4]
 800691c:	f001 fc0e 	bl	800813c <_svfiprintf_r>
 8006920:	1c43      	adds	r3, r0, #1
 8006922:	bfbc      	itt	lt
 8006924:	238b      	movlt	r3, #139	@ 0x8b
 8006926:	602b      	strlt	r3, [r5, #0]
 8006928:	2c00      	cmp	r4, #0
 800692a:	d0da      	beq.n	80068e2 <sniprintf+0x16>
 800692c:	9b02      	ldr	r3, [sp, #8]
 800692e:	2200      	movs	r2, #0
 8006930:	701a      	strb	r2, [r3, #0]
 8006932:	e7d6      	b.n	80068e2 <sniprintf+0x16>
 8006934:	2000001c 	.word	0x2000001c

08006938 <__sread>:
 8006938:	b510      	push	{r4, lr}
 800693a:	460c      	mov	r4, r1
 800693c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006940:	f000 f86c 	bl	8006a1c <_read_r>
 8006944:	2800      	cmp	r0, #0
 8006946:	bfab      	itete	ge
 8006948:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800694a:	89a3      	ldrhlt	r3, [r4, #12]
 800694c:	181b      	addge	r3, r3, r0
 800694e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006952:	bfac      	ite	ge
 8006954:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006956:	81a3      	strhlt	r3, [r4, #12]
 8006958:	bd10      	pop	{r4, pc}

0800695a <__swrite>:
 800695a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800695e:	461f      	mov	r7, r3
 8006960:	898b      	ldrh	r3, [r1, #12]
 8006962:	05db      	lsls	r3, r3, #23
 8006964:	4605      	mov	r5, r0
 8006966:	460c      	mov	r4, r1
 8006968:	4616      	mov	r6, r2
 800696a:	d505      	bpl.n	8006978 <__swrite+0x1e>
 800696c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006970:	2302      	movs	r3, #2
 8006972:	2200      	movs	r2, #0
 8006974:	f000 f840 	bl	80069f8 <_lseek_r>
 8006978:	89a3      	ldrh	r3, [r4, #12]
 800697a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800697e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006982:	81a3      	strh	r3, [r4, #12]
 8006984:	4632      	mov	r2, r6
 8006986:	463b      	mov	r3, r7
 8006988:	4628      	mov	r0, r5
 800698a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800698e:	f000 b857 	b.w	8006a40 <_write_r>

08006992 <__sseek>:
 8006992:	b510      	push	{r4, lr}
 8006994:	460c      	mov	r4, r1
 8006996:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800699a:	f000 f82d 	bl	80069f8 <_lseek_r>
 800699e:	1c43      	adds	r3, r0, #1
 80069a0:	89a3      	ldrh	r3, [r4, #12]
 80069a2:	bf15      	itete	ne
 80069a4:	6560      	strne	r0, [r4, #84]	@ 0x54
 80069a6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80069aa:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80069ae:	81a3      	strheq	r3, [r4, #12]
 80069b0:	bf18      	it	ne
 80069b2:	81a3      	strhne	r3, [r4, #12]
 80069b4:	bd10      	pop	{r4, pc}

080069b6 <__sclose>:
 80069b6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80069ba:	f000 b80d 	b.w	80069d8 <_close_r>

080069be <memset>:
 80069be:	4402      	add	r2, r0
 80069c0:	4603      	mov	r3, r0
 80069c2:	4293      	cmp	r3, r2
 80069c4:	d100      	bne.n	80069c8 <memset+0xa>
 80069c6:	4770      	bx	lr
 80069c8:	f803 1b01 	strb.w	r1, [r3], #1
 80069cc:	e7f9      	b.n	80069c2 <memset+0x4>
	...

080069d0 <_localeconv_r>:
 80069d0:	4800      	ldr	r0, [pc, #0]	@ (80069d4 <_localeconv_r+0x4>)
 80069d2:	4770      	bx	lr
 80069d4:	2000015c 	.word	0x2000015c

080069d8 <_close_r>:
 80069d8:	b538      	push	{r3, r4, r5, lr}
 80069da:	4d06      	ldr	r5, [pc, #24]	@ (80069f4 <_close_r+0x1c>)
 80069dc:	2300      	movs	r3, #0
 80069de:	4604      	mov	r4, r0
 80069e0:	4608      	mov	r0, r1
 80069e2:	602b      	str	r3, [r5, #0]
 80069e4:	f7fa fd84 	bl	80014f0 <_close>
 80069e8:	1c43      	adds	r3, r0, #1
 80069ea:	d102      	bne.n	80069f2 <_close_r+0x1a>
 80069ec:	682b      	ldr	r3, [r5, #0]
 80069ee:	b103      	cbz	r3, 80069f2 <_close_r+0x1a>
 80069f0:	6023      	str	r3, [r4, #0]
 80069f2:	bd38      	pop	{r3, r4, r5, pc}
 80069f4:	20004d8c 	.word	0x20004d8c

080069f8 <_lseek_r>:
 80069f8:	b538      	push	{r3, r4, r5, lr}
 80069fa:	4d07      	ldr	r5, [pc, #28]	@ (8006a18 <_lseek_r+0x20>)
 80069fc:	4604      	mov	r4, r0
 80069fe:	4608      	mov	r0, r1
 8006a00:	4611      	mov	r1, r2
 8006a02:	2200      	movs	r2, #0
 8006a04:	602a      	str	r2, [r5, #0]
 8006a06:	461a      	mov	r2, r3
 8006a08:	f7fa fd99 	bl	800153e <_lseek>
 8006a0c:	1c43      	adds	r3, r0, #1
 8006a0e:	d102      	bne.n	8006a16 <_lseek_r+0x1e>
 8006a10:	682b      	ldr	r3, [r5, #0]
 8006a12:	b103      	cbz	r3, 8006a16 <_lseek_r+0x1e>
 8006a14:	6023      	str	r3, [r4, #0]
 8006a16:	bd38      	pop	{r3, r4, r5, pc}
 8006a18:	20004d8c 	.word	0x20004d8c

08006a1c <_read_r>:
 8006a1c:	b538      	push	{r3, r4, r5, lr}
 8006a1e:	4d07      	ldr	r5, [pc, #28]	@ (8006a3c <_read_r+0x20>)
 8006a20:	4604      	mov	r4, r0
 8006a22:	4608      	mov	r0, r1
 8006a24:	4611      	mov	r1, r2
 8006a26:	2200      	movs	r2, #0
 8006a28:	602a      	str	r2, [r5, #0]
 8006a2a:	461a      	mov	r2, r3
 8006a2c:	f7fa fd27 	bl	800147e <_read>
 8006a30:	1c43      	adds	r3, r0, #1
 8006a32:	d102      	bne.n	8006a3a <_read_r+0x1e>
 8006a34:	682b      	ldr	r3, [r5, #0]
 8006a36:	b103      	cbz	r3, 8006a3a <_read_r+0x1e>
 8006a38:	6023      	str	r3, [r4, #0]
 8006a3a:	bd38      	pop	{r3, r4, r5, pc}
 8006a3c:	20004d8c 	.word	0x20004d8c

08006a40 <_write_r>:
 8006a40:	b538      	push	{r3, r4, r5, lr}
 8006a42:	4d07      	ldr	r5, [pc, #28]	@ (8006a60 <_write_r+0x20>)
 8006a44:	4604      	mov	r4, r0
 8006a46:	4608      	mov	r0, r1
 8006a48:	4611      	mov	r1, r2
 8006a4a:	2200      	movs	r2, #0
 8006a4c:	602a      	str	r2, [r5, #0]
 8006a4e:	461a      	mov	r2, r3
 8006a50:	f7fa fd32 	bl	80014b8 <_write>
 8006a54:	1c43      	adds	r3, r0, #1
 8006a56:	d102      	bne.n	8006a5e <_write_r+0x1e>
 8006a58:	682b      	ldr	r3, [r5, #0]
 8006a5a:	b103      	cbz	r3, 8006a5e <_write_r+0x1e>
 8006a5c:	6023      	str	r3, [r4, #0]
 8006a5e:	bd38      	pop	{r3, r4, r5, pc}
 8006a60:	20004d8c 	.word	0x20004d8c

08006a64 <__errno>:
 8006a64:	4b01      	ldr	r3, [pc, #4]	@ (8006a6c <__errno+0x8>)
 8006a66:	6818      	ldr	r0, [r3, #0]
 8006a68:	4770      	bx	lr
 8006a6a:	bf00      	nop
 8006a6c:	2000001c 	.word	0x2000001c

08006a70 <__libc_init_array>:
 8006a70:	b570      	push	{r4, r5, r6, lr}
 8006a72:	4d0d      	ldr	r5, [pc, #52]	@ (8006aa8 <__libc_init_array+0x38>)
 8006a74:	4c0d      	ldr	r4, [pc, #52]	@ (8006aac <__libc_init_array+0x3c>)
 8006a76:	1b64      	subs	r4, r4, r5
 8006a78:	10a4      	asrs	r4, r4, #2
 8006a7a:	2600      	movs	r6, #0
 8006a7c:	42a6      	cmp	r6, r4
 8006a7e:	d109      	bne.n	8006a94 <__libc_init_array+0x24>
 8006a80:	4d0b      	ldr	r5, [pc, #44]	@ (8006ab0 <__libc_init_array+0x40>)
 8006a82:	4c0c      	ldr	r4, [pc, #48]	@ (8006ab4 <__libc_init_array+0x44>)
 8006a84:	f002 f86c 	bl	8008b60 <_init>
 8006a88:	1b64      	subs	r4, r4, r5
 8006a8a:	10a4      	asrs	r4, r4, #2
 8006a8c:	2600      	movs	r6, #0
 8006a8e:	42a6      	cmp	r6, r4
 8006a90:	d105      	bne.n	8006a9e <__libc_init_array+0x2e>
 8006a92:	bd70      	pop	{r4, r5, r6, pc}
 8006a94:	f855 3b04 	ldr.w	r3, [r5], #4
 8006a98:	4798      	blx	r3
 8006a9a:	3601      	adds	r6, #1
 8006a9c:	e7ee      	b.n	8006a7c <__libc_init_array+0xc>
 8006a9e:	f855 3b04 	ldr.w	r3, [r5], #4
 8006aa2:	4798      	blx	r3
 8006aa4:	3601      	adds	r6, #1
 8006aa6:	e7f2      	b.n	8006a8e <__libc_init_array+0x1e>
 8006aa8:	08008fcc 	.word	0x08008fcc
 8006aac:	08008fcc 	.word	0x08008fcc
 8006ab0:	08008fcc 	.word	0x08008fcc
 8006ab4:	08008fd0 	.word	0x08008fd0

08006ab8 <__retarget_lock_init_recursive>:
 8006ab8:	4770      	bx	lr

08006aba <__retarget_lock_acquire_recursive>:
 8006aba:	4770      	bx	lr

08006abc <__retarget_lock_release_recursive>:
 8006abc:	4770      	bx	lr

08006abe <memcpy>:
 8006abe:	440a      	add	r2, r1
 8006ac0:	4291      	cmp	r1, r2
 8006ac2:	f100 33ff 	add.w	r3, r0, #4294967295
 8006ac6:	d100      	bne.n	8006aca <memcpy+0xc>
 8006ac8:	4770      	bx	lr
 8006aca:	b510      	push	{r4, lr}
 8006acc:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006ad0:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006ad4:	4291      	cmp	r1, r2
 8006ad6:	d1f9      	bne.n	8006acc <memcpy+0xe>
 8006ad8:	bd10      	pop	{r4, pc}

08006ada <quorem>:
 8006ada:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ade:	6903      	ldr	r3, [r0, #16]
 8006ae0:	690c      	ldr	r4, [r1, #16]
 8006ae2:	42a3      	cmp	r3, r4
 8006ae4:	4607      	mov	r7, r0
 8006ae6:	db7e      	blt.n	8006be6 <quorem+0x10c>
 8006ae8:	3c01      	subs	r4, #1
 8006aea:	f101 0814 	add.w	r8, r1, #20
 8006aee:	00a3      	lsls	r3, r4, #2
 8006af0:	f100 0514 	add.w	r5, r0, #20
 8006af4:	9300      	str	r3, [sp, #0]
 8006af6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006afa:	9301      	str	r3, [sp, #4]
 8006afc:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006b00:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006b04:	3301      	adds	r3, #1
 8006b06:	429a      	cmp	r2, r3
 8006b08:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006b0c:	fbb2 f6f3 	udiv	r6, r2, r3
 8006b10:	d32e      	bcc.n	8006b70 <quorem+0x96>
 8006b12:	f04f 0a00 	mov.w	sl, #0
 8006b16:	46c4      	mov	ip, r8
 8006b18:	46ae      	mov	lr, r5
 8006b1a:	46d3      	mov	fp, sl
 8006b1c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006b20:	b298      	uxth	r0, r3
 8006b22:	fb06 a000 	mla	r0, r6, r0, sl
 8006b26:	0c02      	lsrs	r2, r0, #16
 8006b28:	0c1b      	lsrs	r3, r3, #16
 8006b2a:	fb06 2303 	mla	r3, r6, r3, r2
 8006b2e:	f8de 2000 	ldr.w	r2, [lr]
 8006b32:	b280      	uxth	r0, r0
 8006b34:	b292      	uxth	r2, r2
 8006b36:	1a12      	subs	r2, r2, r0
 8006b38:	445a      	add	r2, fp
 8006b3a:	f8de 0000 	ldr.w	r0, [lr]
 8006b3e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006b42:	b29b      	uxth	r3, r3
 8006b44:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8006b48:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8006b4c:	b292      	uxth	r2, r2
 8006b4e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8006b52:	45e1      	cmp	r9, ip
 8006b54:	f84e 2b04 	str.w	r2, [lr], #4
 8006b58:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8006b5c:	d2de      	bcs.n	8006b1c <quorem+0x42>
 8006b5e:	9b00      	ldr	r3, [sp, #0]
 8006b60:	58eb      	ldr	r3, [r5, r3]
 8006b62:	b92b      	cbnz	r3, 8006b70 <quorem+0x96>
 8006b64:	9b01      	ldr	r3, [sp, #4]
 8006b66:	3b04      	subs	r3, #4
 8006b68:	429d      	cmp	r5, r3
 8006b6a:	461a      	mov	r2, r3
 8006b6c:	d32f      	bcc.n	8006bce <quorem+0xf4>
 8006b6e:	613c      	str	r4, [r7, #16]
 8006b70:	4638      	mov	r0, r7
 8006b72:	f001 f97f 	bl	8007e74 <__mcmp>
 8006b76:	2800      	cmp	r0, #0
 8006b78:	db25      	blt.n	8006bc6 <quorem+0xec>
 8006b7a:	4629      	mov	r1, r5
 8006b7c:	2000      	movs	r0, #0
 8006b7e:	f858 2b04 	ldr.w	r2, [r8], #4
 8006b82:	f8d1 c000 	ldr.w	ip, [r1]
 8006b86:	fa1f fe82 	uxth.w	lr, r2
 8006b8a:	fa1f f38c 	uxth.w	r3, ip
 8006b8e:	eba3 030e 	sub.w	r3, r3, lr
 8006b92:	4403      	add	r3, r0
 8006b94:	0c12      	lsrs	r2, r2, #16
 8006b96:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8006b9a:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8006b9e:	b29b      	uxth	r3, r3
 8006ba0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006ba4:	45c1      	cmp	r9, r8
 8006ba6:	f841 3b04 	str.w	r3, [r1], #4
 8006baa:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006bae:	d2e6      	bcs.n	8006b7e <quorem+0xa4>
 8006bb0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006bb4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006bb8:	b922      	cbnz	r2, 8006bc4 <quorem+0xea>
 8006bba:	3b04      	subs	r3, #4
 8006bbc:	429d      	cmp	r5, r3
 8006bbe:	461a      	mov	r2, r3
 8006bc0:	d30b      	bcc.n	8006bda <quorem+0x100>
 8006bc2:	613c      	str	r4, [r7, #16]
 8006bc4:	3601      	adds	r6, #1
 8006bc6:	4630      	mov	r0, r6
 8006bc8:	b003      	add	sp, #12
 8006bca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006bce:	6812      	ldr	r2, [r2, #0]
 8006bd0:	3b04      	subs	r3, #4
 8006bd2:	2a00      	cmp	r2, #0
 8006bd4:	d1cb      	bne.n	8006b6e <quorem+0x94>
 8006bd6:	3c01      	subs	r4, #1
 8006bd8:	e7c6      	b.n	8006b68 <quorem+0x8e>
 8006bda:	6812      	ldr	r2, [r2, #0]
 8006bdc:	3b04      	subs	r3, #4
 8006bde:	2a00      	cmp	r2, #0
 8006be0:	d1ef      	bne.n	8006bc2 <quorem+0xe8>
 8006be2:	3c01      	subs	r4, #1
 8006be4:	e7ea      	b.n	8006bbc <quorem+0xe2>
 8006be6:	2000      	movs	r0, #0
 8006be8:	e7ee      	b.n	8006bc8 <quorem+0xee>
 8006bea:	0000      	movs	r0, r0
 8006bec:	0000      	movs	r0, r0
	...

08006bf0 <_dtoa_r>:
 8006bf0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006bf4:	69c7      	ldr	r7, [r0, #28]
 8006bf6:	b097      	sub	sp, #92	@ 0x5c
 8006bf8:	ed8d 0b04 	vstr	d0, [sp, #16]
 8006bfc:	ec55 4b10 	vmov	r4, r5, d0
 8006c00:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8006c02:	9107      	str	r1, [sp, #28]
 8006c04:	4681      	mov	r9, r0
 8006c06:	920c      	str	r2, [sp, #48]	@ 0x30
 8006c08:	9311      	str	r3, [sp, #68]	@ 0x44
 8006c0a:	b97f      	cbnz	r7, 8006c2c <_dtoa_r+0x3c>
 8006c0c:	2010      	movs	r0, #16
 8006c0e:	f000 fe09 	bl	8007824 <malloc>
 8006c12:	4602      	mov	r2, r0
 8006c14:	f8c9 001c 	str.w	r0, [r9, #28]
 8006c18:	b920      	cbnz	r0, 8006c24 <_dtoa_r+0x34>
 8006c1a:	4ba9      	ldr	r3, [pc, #676]	@ (8006ec0 <_dtoa_r+0x2d0>)
 8006c1c:	21ef      	movs	r1, #239	@ 0xef
 8006c1e:	48a9      	ldr	r0, [pc, #676]	@ (8006ec4 <_dtoa_r+0x2d4>)
 8006c20:	f001 fe34 	bl	800888c <__assert_func>
 8006c24:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8006c28:	6007      	str	r7, [r0, #0]
 8006c2a:	60c7      	str	r7, [r0, #12]
 8006c2c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006c30:	6819      	ldr	r1, [r3, #0]
 8006c32:	b159      	cbz	r1, 8006c4c <_dtoa_r+0x5c>
 8006c34:	685a      	ldr	r2, [r3, #4]
 8006c36:	604a      	str	r2, [r1, #4]
 8006c38:	2301      	movs	r3, #1
 8006c3a:	4093      	lsls	r3, r2
 8006c3c:	608b      	str	r3, [r1, #8]
 8006c3e:	4648      	mov	r0, r9
 8006c40:	f000 fee6 	bl	8007a10 <_Bfree>
 8006c44:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006c48:	2200      	movs	r2, #0
 8006c4a:	601a      	str	r2, [r3, #0]
 8006c4c:	1e2b      	subs	r3, r5, #0
 8006c4e:	bfb9      	ittee	lt
 8006c50:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8006c54:	9305      	strlt	r3, [sp, #20]
 8006c56:	2300      	movge	r3, #0
 8006c58:	6033      	strge	r3, [r6, #0]
 8006c5a:	9f05      	ldr	r7, [sp, #20]
 8006c5c:	4b9a      	ldr	r3, [pc, #616]	@ (8006ec8 <_dtoa_r+0x2d8>)
 8006c5e:	bfbc      	itt	lt
 8006c60:	2201      	movlt	r2, #1
 8006c62:	6032      	strlt	r2, [r6, #0]
 8006c64:	43bb      	bics	r3, r7
 8006c66:	d112      	bne.n	8006c8e <_dtoa_r+0x9e>
 8006c68:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8006c6a:	f242 730f 	movw	r3, #9999	@ 0x270f
 8006c6e:	6013      	str	r3, [r2, #0]
 8006c70:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8006c74:	4323      	orrs	r3, r4
 8006c76:	f000 855a 	beq.w	800772e <_dtoa_r+0xb3e>
 8006c7a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006c7c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8006edc <_dtoa_r+0x2ec>
 8006c80:	2b00      	cmp	r3, #0
 8006c82:	f000 855c 	beq.w	800773e <_dtoa_r+0xb4e>
 8006c86:	f10a 0303 	add.w	r3, sl, #3
 8006c8a:	f000 bd56 	b.w	800773a <_dtoa_r+0xb4a>
 8006c8e:	ed9d 7b04 	vldr	d7, [sp, #16]
 8006c92:	2200      	movs	r2, #0
 8006c94:	ec51 0b17 	vmov	r0, r1, d7
 8006c98:	2300      	movs	r3, #0
 8006c9a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8006c9e:	f7f9 ff33 	bl	8000b08 <__aeabi_dcmpeq>
 8006ca2:	4680      	mov	r8, r0
 8006ca4:	b158      	cbz	r0, 8006cbe <_dtoa_r+0xce>
 8006ca6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8006ca8:	2301      	movs	r3, #1
 8006caa:	6013      	str	r3, [r2, #0]
 8006cac:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006cae:	b113      	cbz	r3, 8006cb6 <_dtoa_r+0xc6>
 8006cb0:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8006cb2:	4b86      	ldr	r3, [pc, #536]	@ (8006ecc <_dtoa_r+0x2dc>)
 8006cb4:	6013      	str	r3, [r2, #0]
 8006cb6:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8006ee0 <_dtoa_r+0x2f0>
 8006cba:	f000 bd40 	b.w	800773e <_dtoa_r+0xb4e>
 8006cbe:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8006cc2:	aa14      	add	r2, sp, #80	@ 0x50
 8006cc4:	a915      	add	r1, sp, #84	@ 0x54
 8006cc6:	4648      	mov	r0, r9
 8006cc8:	f001 f984 	bl	8007fd4 <__d2b>
 8006ccc:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8006cd0:	9002      	str	r0, [sp, #8]
 8006cd2:	2e00      	cmp	r6, #0
 8006cd4:	d078      	beq.n	8006dc8 <_dtoa_r+0x1d8>
 8006cd6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006cd8:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8006cdc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006ce0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006ce4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8006ce8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8006cec:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8006cf0:	4619      	mov	r1, r3
 8006cf2:	2200      	movs	r2, #0
 8006cf4:	4b76      	ldr	r3, [pc, #472]	@ (8006ed0 <_dtoa_r+0x2e0>)
 8006cf6:	f7f9 fae7 	bl	80002c8 <__aeabi_dsub>
 8006cfa:	a36b      	add	r3, pc, #428	@ (adr r3, 8006ea8 <_dtoa_r+0x2b8>)
 8006cfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d00:	f7f9 fc9a 	bl	8000638 <__aeabi_dmul>
 8006d04:	a36a      	add	r3, pc, #424	@ (adr r3, 8006eb0 <_dtoa_r+0x2c0>)
 8006d06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d0a:	f7f9 fadf 	bl	80002cc <__adddf3>
 8006d0e:	4604      	mov	r4, r0
 8006d10:	4630      	mov	r0, r6
 8006d12:	460d      	mov	r5, r1
 8006d14:	f7f9 fc26 	bl	8000564 <__aeabi_i2d>
 8006d18:	a367      	add	r3, pc, #412	@ (adr r3, 8006eb8 <_dtoa_r+0x2c8>)
 8006d1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d1e:	f7f9 fc8b 	bl	8000638 <__aeabi_dmul>
 8006d22:	4602      	mov	r2, r0
 8006d24:	460b      	mov	r3, r1
 8006d26:	4620      	mov	r0, r4
 8006d28:	4629      	mov	r1, r5
 8006d2a:	f7f9 facf 	bl	80002cc <__adddf3>
 8006d2e:	4604      	mov	r4, r0
 8006d30:	460d      	mov	r5, r1
 8006d32:	f7f9 ff31 	bl	8000b98 <__aeabi_d2iz>
 8006d36:	2200      	movs	r2, #0
 8006d38:	4607      	mov	r7, r0
 8006d3a:	2300      	movs	r3, #0
 8006d3c:	4620      	mov	r0, r4
 8006d3e:	4629      	mov	r1, r5
 8006d40:	f7f9 feec 	bl	8000b1c <__aeabi_dcmplt>
 8006d44:	b140      	cbz	r0, 8006d58 <_dtoa_r+0x168>
 8006d46:	4638      	mov	r0, r7
 8006d48:	f7f9 fc0c 	bl	8000564 <__aeabi_i2d>
 8006d4c:	4622      	mov	r2, r4
 8006d4e:	462b      	mov	r3, r5
 8006d50:	f7f9 feda 	bl	8000b08 <__aeabi_dcmpeq>
 8006d54:	b900      	cbnz	r0, 8006d58 <_dtoa_r+0x168>
 8006d56:	3f01      	subs	r7, #1
 8006d58:	2f16      	cmp	r7, #22
 8006d5a:	d852      	bhi.n	8006e02 <_dtoa_r+0x212>
 8006d5c:	4b5d      	ldr	r3, [pc, #372]	@ (8006ed4 <_dtoa_r+0x2e4>)
 8006d5e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006d62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d66:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006d6a:	f7f9 fed7 	bl	8000b1c <__aeabi_dcmplt>
 8006d6e:	2800      	cmp	r0, #0
 8006d70:	d049      	beq.n	8006e06 <_dtoa_r+0x216>
 8006d72:	3f01      	subs	r7, #1
 8006d74:	2300      	movs	r3, #0
 8006d76:	9310      	str	r3, [sp, #64]	@ 0x40
 8006d78:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006d7a:	1b9b      	subs	r3, r3, r6
 8006d7c:	1e5a      	subs	r2, r3, #1
 8006d7e:	bf45      	ittet	mi
 8006d80:	f1c3 0301 	rsbmi	r3, r3, #1
 8006d84:	9300      	strmi	r3, [sp, #0]
 8006d86:	2300      	movpl	r3, #0
 8006d88:	2300      	movmi	r3, #0
 8006d8a:	9206      	str	r2, [sp, #24]
 8006d8c:	bf54      	ite	pl
 8006d8e:	9300      	strpl	r3, [sp, #0]
 8006d90:	9306      	strmi	r3, [sp, #24]
 8006d92:	2f00      	cmp	r7, #0
 8006d94:	db39      	blt.n	8006e0a <_dtoa_r+0x21a>
 8006d96:	9b06      	ldr	r3, [sp, #24]
 8006d98:	970d      	str	r7, [sp, #52]	@ 0x34
 8006d9a:	443b      	add	r3, r7
 8006d9c:	9306      	str	r3, [sp, #24]
 8006d9e:	2300      	movs	r3, #0
 8006da0:	9308      	str	r3, [sp, #32]
 8006da2:	9b07      	ldr	r3, [sp, #28]
 8006da4:	2b09      	cmp	r3, #9
 8006da6:	d863      	bhi.n	8006e70 <_dtoa_r+0x280>
 8006da8:	2b05      	cmp	r3, #5
 8006daa:	bfc4      	itt	gt
 8006dac:	3b04      	subgt	r3, #4
 8006dae:	9307      	strgt	r3, [sp, #28]
 8006db0:	9b07      	ldr	r3, [sp, #28]
 8006db2:	f1a3 0302 	sub.w	r3, r3, #2
 8006db6:	bfcc      	ite	gt
 8006db8:	2400      	movgt	r4, #0
 8006dba:	2401      	movle	r4, #1
 8006dbc:	2b03      	cmp	r3, #3
 8006dbe:	d863      	bhi.n	8006e88 <_dtoa_r+0x298>
 8006dc0:	e8df f003 	tbb	[pc, r3]
 8006dc4:	2b375452 	.word	0x2b375452
 8006dc8:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8006dcc:	441e      	add	r6, r3
 8006dce:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8006dd2:	2b20      	cmp	r3, #32
 8006dd4:	bfc1      	itttt	gt
 8006dd6:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8006dda:	409f      	lslgt	r7, r3
 8006ddc:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8006de0:	fa24 f303 	lsrgt.w	r3, r4, r3
 8006de4:	bfd6      	itet	le
 8006de6:	f1c3 0320 	rsble	r3, r3, #32
 8006dea:	ea47 0003 	orrgt.w	r0, r7, r3
 8006dee:	fa04 f003 	lslle.w	r0, r4, r3
 8006df2:	f7f9 fba7 	bl	8000544 <__aeabi_ui2d>
 8006df6:	2201      	movs	r2, #1
 8006df8:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8006dfc:	3e01      	subs	r6, #1
 8006dfe:	9212      	str	r2, [sp, #72]	@ 0x48
 8006e00:	e776      	b.n	8006cf0 <_dtoa_r+0x100>
 8006e02:	2301      	movs	r3, #1
 8006e04:	e7b7      	b.n	8006d76 <_dtoa_r+0x186>
 8006e06:	9010      	str	r0, [sp, #64]	@ 0x40
 8006e08:	e7b6      	b.n	8006d78 <_dtoa_r+0x188>
 8006e0a:	9b00      	ldr	r3, [sp, #0]
 8006e0c:	1bdb      	subs	r3, r3, r7
 8006e0e:	9300      	str	r3, [sp, #0]
 8006e10:	427b      	negs	r3, r7
 8006e12:	9308      	str	r3, [sp, #32]
 8006e14:	2300      	movs	r3, #0
 8006e16:	930d      	str	r3, [sp, #52]	@ 0x34
 8006e18:	e7c3      	b.n	8006da2 <_dtoa_r+0x1b2>
 8006e1a:	2301      	movs	r3, #1
 8006e1c:	9309      	str	r3, [sp, #36]	@ 0x24
 8006e1e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006e20:	eb07 0b03 	add.w	fp, r7, r3
 8006e24:	f10b 0301 	add.w	r3, fp, #1
 8006e28:	2b01      	cmp	r3, #1
 8006e2a:	9303      	str	r3, [sp, #12]
 8006e2c:	bfb8      	it	lt
 8006e2e:	2301      	movlt	r3, #1
 8006e30:	e006      	b.n	8006e40 <_dtoa_r+0x250>
 8006e32:	2301      	movs	r3, #1
 8006e34:	9309      	str	r3, [sp, #36]	@ 0x24
 8006e36:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006e38:	2b00      	cmp	r3, #0
 8006e3a:	dd28      	ble.n	8006e8e <_dtoa_r+0x29e>
 8006e3c:	469b      	mov	fp, r3
 8006e3e:	9303      	str	r3, [sp, #12]
 8006e40:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8006e44:	2100      	movs	r1, #0
 8006e46:	2204      	movs	r2, #4
 8006e48:	f102 0514 	add.w	r5, r2, #20
 8006e4c:	429d      	cmp	r5, r3
 8006e4e:	d926      	bls.n	8006e9e <_dtoa_r+0x2ae>
 8006e50:	6041      	str	r1, [r0, #4]
 8006e52:	4648      	mov	r0, r9
 8006e54:	f000 fd9c 	bl	8007990 <_Balloc>
 8006e58:	4682      	mov	sl, r0
 8006e5a:	2800      	cmp	r0, #0
 8006e5c:	d142      	bne.n	8006ee4 <_dtoa_r+0x2f4>
 8006e5e:	4b1e      	ldr	r3, [pc, #120]	@ (8006ed8 <_dtoa_r+0x2e8>)
 8006e60:	4602      	mov	r2, r0
 8006e62:	f240 11af 	movw	r1, #431	@ 0x1af
 8006e66:	e6da      	b.n	8006c1e <_dtoa_r+0x2e>
 8006e68:	2300      	movs	r3, #0
 8006e6a:	e7e3      	b.n	8006e34 <_dtoa_r+0x244>
 8006e6c:	2300      	movs	r3, #0
 8006e6e:	e7d5      	b.n	8006e1c <_dtoa_r+0x22c>
 8006e70:	2401      	movs	r4, #1
 8006e72:	2300      	movs	r3, #0
 8006e74:	9307      	str	r3, [sp, #28]
 8006e76:	9409      	str	r4, [sp, #36]	@ 0x24
 8006e78:	f04f 3bff 	mov.w	fp, #4294967295
 8006e7c:	2200      	movs	r2, #0
 8006e7e:	f8cd b00c 	str.w	fp, [sp, #12]
 8006e82:	2312      	movs	r3, #18
 8006e84:	920c      	str	r2, [sp, #48]	@ 0x30
 8006e86:	e7db      	b.n	8006e40 <_dtoa_r+0x250>
 8006e88:	2301      	movs	r3, #1
 8006e8a:	9309      	str	r3, [sp, #36]	@ 0x24
 8006e8c:	e7f4      	b.n	8006e78 <_dtoa_r+0x288>
 8006e8e:	f04f 0b01 	mov.w	fp, #1
 8006e92:	f8cd b00c 	str.w	fp, [sp, #12]
 8006e96:	465b      	mov	r3, fp
 8006e98:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8006e9c:	e7d0      	b.n	8006e40 <_dtoa_r+0x250>
 8006e9e:	3101      	adds	r1, #1
 8006ea0:	0052      	lsls	r2, r2, #1
 8006ea2:	e7d1      	b.n	8006e48 <_dtoa_r+0x258>
 8006ea4:	f3af 8000 	nop.w
 8006ea8:	636f4361 	.word	0x636f4361
 8006eac:	3fd287a7 	.word	0x3fd287a7
 8006eb0:	8b60c8b3 	.word	0x8b60c8b3
 8006eb4:	3fc68a28 	.word	0x3fc68a28
 8006eb8:	509f79fb 	.word	0x509f79fb
 8006ebc:	3fd34413 	.word	0x3fd34413
 8006ec0:	08008c8d 	.word	0x08008c8d
 8006ec4:	08008ca4 	.word	0x08008ca4
 8006ec8:	7ff00000 	.word	0x7ff00000
 8006ecc:	08008c5d 	.word	0x08008c5d
 8006ed0:	3ff80000 	.word	0x3ff80000
 8006ed4:	08008df8 	.word	0x08008df8
 8006ed8:	08008cfc 	.word	0x08008cfc
 8006edc:	08008c89 	.word	0x08008c89
 8006ee0:	08008c5c 	.word	0x08008c5c
 8006ee4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006ee8:	6018      	str	r0, [r3, #0]
 8006eea:	9b03      	ldr	r3, [sp, #12]
 8006eec:	2b0e      	cmp	r3, #14
 8006eee:	f200 80a1 	bhi.w	8007034 <_dtoa_r+0x444>
 8006ef2:	2c00      	cmp	r4, #0
 8006ef4:	f000 809e 	beq.w	8007034 <_dtoa_r+0x444>
 8006ef8:	2f00      	cmp	r7, #0
 8006efa:	dd33      	ble.n	8006f64 <_dtoa_r+0x374>
 8006efc:	4b9c      	ldr	r3, [pc, #624]	@ (8007170 <_dtoa_r+0x580>)
 8006efe:	f007 020f 	and.w	r2, r7, #15
 8006f02:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006f06:	ed93 7b00 	vldr	d7, [r3]
 8006f0a:	05f8      	lsls	r0, r7, #23
 8006f0c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8006f10:	ea4f 1427 	mov.w	r4, r7, asr #4
 8006f14:	d516      	bpl.n	8006f44 <_dtoa_r+0x354>
 8006f16:	4b97      	ldr	r3, [pc, #604]	@ (8007174 <_dtoa_r+0x584>)
 8006f18:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006f1c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006f20:	f7f9 fcb4 	bl	800088c <__aeabi_ddiv>
 8006f24:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006f28:	f004 040f 	and.w	r4, r4, #15
 8006f2c:	2603      	movs	r6, #3
 8006f2e:	4d91      	ldr	r5, [pc, #580]	@ (8007174 <_dtoa_r+0x584>)
 8006f30:	b954      	cbnz	r4, 8006f48 <_dtoa_r+0x358>
 8006f32:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006f36:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006f3a:	f7f9 fca7 	bl	800088c <__aeabi_ddiv>
 8006f3e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006f42:	e028      	b.n	8006f96 <_dtoa_r+0x3a6>
 8006f44:	2602      	movs	r6, #2
 8006f46:	e7f2      	b.n	8006f2e <_dtoa_r+0x33e>
 8006f48:	07e1      	lsls	r1, r4, #31
 8006f4a:	d508      	bpl.n	8006f5e <_dtoa_r+0x36e>
 8006f4c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8006f50:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006f54:	f7f9 fb70 	bl	8000638 <__aeabi_dmul>
 8006f58:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006f5c:	3601      	adds	r6, #1
 8006f5e:	1064      	asrs	r4, r4, #1
 8006f60:	3508      	adds	r5, #8
 8006f62:	e7e5      	b.n	8006f30 <_dtoa_r+0x340>
 8006f64:	f000 80af 	beq.w	80070c6 <_dtoa_r+0x4d6>
 8006f68:	427c      	negs	r4, r7
 8006f6a:	4b81      	ldr	r3, [pc, #516]	@ (8007170 <_dtoa_r+0x580>)
 8006f6c:	4d81      	ldr	r5, [pc, #516]	@ (8007174 <_dtoa_r+0x584>)
 8006f6e:	f004 020f 	and.w	r2, r4, #15
 8006f72:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006f76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f7a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006f7e:	f7f9 fb5b 	bl	8000638 <__aeabi_dmul>
 8006f82:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006f86:	1124      	asrs	r4, r4, #4
 8006f88:	2300      	movs	r3, #0
 8006f8a:	2602      	movs	r6, #2
 8006f8c:	2c00      	cmp	r4, #0
 8006f8e:	f040 808f 	bne.w	80070b0 <_dtoa_r+0x4c0>
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	d1d3      	bne.n	8006f3e <_dtoa_r+0x34e>
 8006f96:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006f98:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	f000 8094 	beq.w	80070ca <_dtoa_r+0x4da>
 8006fa2:	4b75      	ldr	r3, [pc, #468]	@ (8007178 <_dtoa_r+0x588>)
 8006fa4:	2200      	movs	r2, #0
 8006fa6:	4620      	mov	r0, r4
 8006fa8:	4629      	mov	r1, r5
 8006faa:	f7f9 fdb7 	bl	8000b1c <__aeabi_dcmplt>
 8006fae:	2800      	cmp	r0, #0
 8006fb0:	f000 808b 	beq.w	80070ca <_dtoa_r+0x4da>
 8006fb4:	9b03      	ldr	r3, [sp, #12]
 8006fb6:	2b00      	cmp	r3, #0
 8006fb8:	f000 8087 	beq.w	80070ca <_dtoa_r+0x4da>
 8006fbc:	f1bb 0f00 	cmp.w	fp, #0
 8006fc0:	dd34      	ble.n	800702c <_dtoa_r+0x43c>
 8006fc2:	4620      	mov	r0, r4
 8006fc4:	4b6d      	ldr	r3, [pc, #436]	@ (800717c <_dtoa_r+0x58c>)
 8006fc6:	2200      	movs	r2, #0
 8006fc8:	4629      	mov	r1, r5
 8006fca:	f7f9 fb35 	bl	8000638 <__aeabi_dmul>
 8006fce:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006fd2:	f107 38ff 	add.w	r8, r7, #4294967295
 8006fd6:	3601      	adds	r6, #1
 8006fd8:	465c      	mov	r4, fp
 8006fda:	4630      	mov	r0, r6
 8006fdc:	f7f9 fac2 	bl	8000564 <__aeabi_i2d>
 8006fe0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006fe4:	f7f9 fb28 	bl	8000638 <__aeabi_dmul>
 8006fe8:	4b65      	ldr	r3, [pc, #404]	@ (8007180 <_dtoa_r+0x590>)
 8006fea:	2200      	movs	r2, #0
 8006fec:	f7f9 f96e 	bl	80002cc <__adddf3>
 8006ff0:	4605      	mov	r5, r0
 8006ff2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8006ff6:	2c00      	cmp	r4, #0
 8006ff8:	d16a      	bne.n	80070d0 <_dtoa_r+0x4e0>
 8006ffa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006ffe:	4b61      	ldr	r3, [pc, #388]	@ (8007184 <_dtoa_r+0x594>)
 8007000:	2200      	movs	r2, #0
 8007002:	f7f9 f961 	bl	80002c8 <__aeabi_dsub>
 8007006:	4602      	mov	r2, r0
 8007008:	460b      	mov	r3, r1
 800700a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800700e:	462a      	mov	r2, r5
 8007010:	4633      	mov	r3, r6
 8007012:	f7f9 fda1 	bl	8000b58 <__aeabi_dcmpgt>
 8007016:	2800      	cmp	r0, #0
 8007018:	f040 8298 	bne.w	800754c <_dtoa_r+0x95c>
 800701c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007020:	462a      	mov	r2, r5
 8007022:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8007026:	f7f9 fd79 	bl	8000b1c <__aeabi_dcmplt>
 800702a:	bb38      	cbnz	r0, 800707c <_dtoa_r+0x48c>
 800702c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8007030:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8007034:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8007036:	2b00      	cmp	r3, #0
 8007038:	f2c0 8157 	blt.w	80072ea <_dtoa_r+0x6fa>
 800703c:	2f0e      	cmp	r7, #14
 800703e:	f300 8154 	bgt.w	80072ea <_dtoa_r+0x6fa>
 8007042:	4b4b      	ldr	r3, [pc, #300]	@ (8007170 <_dtoa_r+0x580>)
 8007044:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007048:	ed93 7b00 	vldr	d7, [r3]
 800704c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800704e:	2b00      	cmp	r3, #0
 8007050:	ed8d 7b00 	vstr	d7, [sp]
 8007054:	f280 80e5 	bge.w	8007222 <_dtoa_r+0x632>
 8007058:	9b03      	ldr	r3, [sp, #12]
 800705a:	2b00      	cmp	r3, #0
 800705c:	f300 80e1 	bgt.w	8007222 <_dtoa_r+0x632>
 8007060:	d10c      	bne.n	800707c <_dtoa_r+0x48c>
 8007062:	4b48      	ldr	r3, [pc, #288]	@ (8007184 <_dtoa_r+0x594>)
 8007064:	2200      	movs	r2, #0
 8007066:	ec51 0b17 	vmov	r0, r1, d7
 800706a:	f7f9 fae5 	bl	8000638 <__aeabi_dmul>
 800706e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007072:	f7f9 fd67 	bl	8000b44 <__aeabi_dcmpge>
 8007076:	2800      	cmp	r0, #0
 8007078:	f000 8266 	beq.w	8007548 <_dtoa_r+0x958>
 800707c:	2400      	movs	r4, #0
 800707e:	4625      	mov	r5, r4
 8007080:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007082:	4656      	mov	r6, sl
 8007084:	ea6f 0803 	mvn.w	r8, r3
 8007088:	2700      	movs	r7, #0
 800708a:	4621      	mov	r1, r4
 800708c:	4648      	mov	r0, r9
 800708e:	f000 fcbf 	bl	8007a10 <_Bfree>
 8007092:	2d00      	cmp	r5, #0
 8007094:	f000 80bd 	beq.w	8007212 <_dtoa_r+0x622>
 8007098:	b12f      	cbz	r7, 80070a6 <_dtoa_r+0x4b6>
 800709a:	42af      	cmp	r7, r5
 800709c:	d003      	beq.n	80070a6 <_dtoa_r+0x4b6>
 800709e:	4639      	mov	r1, r7
 80070a0:	4648      	mov	r0, r9
 80070a2:	f000 fcb5 	bl	8007a10 <_Bfree>
 80070a6:	4629      	mov	r1, r5
 80070a8:	4648      	mov	r0, r9
 80070aa:	f000 fcb1 	bl	8007a10 <_Bfree>
 80070ae:	e0b0      	b.n	8007212 <_dtoa_r+0x622>
 80070b0:	07e2      	lsls	r2, r4, #31
 80070b2:	d505      	bpl.n	80070c0 <_dtoa_r+0x4d0>
 80070b4:	e9d5 2300 	ldrd	r2, r3, [r5]
 80070b8:	f7f9 fabe 	bl	8000638 <__aeabi_dmul>
 80070bc:	3601      	adds	r6, #1
 80070be:	2301      	movs	r3, #1
 80070c0:	1064      	asrs	r4, r4, #1
 80070c2:	3508      	adds	r5, #8
 80070c4:	e762      	b.n	8006f8c <_dtoa_r+0x39c>
 80070c6:	2602      	movs	r6, #2
 80070c8:	e765      	b.n	8006f96 <_dtoa_r+0x3a6>
 80070ca:	9c03      	ldr	r4, [sp, #12]
 80070cc:	46b8      	mov	r8, r7
 80070ce:	e784      	b.n	8006fda <_dtoa_r+0x3ea>
 80070d0:	4b27      	ldr	r3, [pc, #156]	@ (8007170 <_dtoa_r+0x580>)
 80070d2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80070d4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80070d8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80070dc:	4454      	add	r4, sl
 80070de:	2900      	cmp	r1, #0
 80070e0:	d054      	beq.n	800718c <_dtoa_r+0x59c>
 80070e2:	4929      	ldr	r1, [pc, #164]	@ (8007188 <_dtoa_r+0x598>)
 80070e4:	2000      	movs	r0, #0
 80070e6:	f7f9 fbd1 	bl	800088c <__aeabi_ddiv>
 80070ea:	4633      	mov	r3, r6
 80070ec:	462a      	mov	r2, r5
 80070ee:	f7f9 f8eb 	bl	80002c8 <__aeabi_dsub>
 80070f2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80070f6:	4656      	mov	r6, sl
 80070f8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80070fc:	f7f9 fd4c 	bl	8000b98 <__aeabi_d2iz>
 8007100:	4605      	mov	r5, r0
 8007102:	f7f9 fa2f 	bl	8000564 <__aeabi_i2d>
 8007106:	4602      	mov	r2, r0
 8007108:	460b      	mov	r3, r1
 800710a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800710e:	f7f9 f8db 	bl	80002c8 <__aeabi_dsub>
 8007112:	3530      	adds	r5, #48	@ 0x30
 8007114:	4602      	mov	r2, r0
 8007116:	460b      	mov	r3, r1
 8007118:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800711c:	f806 5b01 	strb.w	r5, [r6], #1
 8007120:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007124:	f7f9 fcfa 	bl	8000b1c <__aeabi_dcmplt>
 8007128:	2800      	cmp	r0, #0
 800712a:	d172      	bne.n	8007212 <_dtoa_r+0x622>
 800712c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007130:	4911      	ldr	r1, [pc, #68]	@ (8007178 <_dtoa_r+0x588>)
 8007132:	2000      	movs	r0, #0
 8007134:	f7f9 f8c8 	bl	80002c8 <__aeabi_dsub>
 8007138:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800713c:	f7f9 fcee 	bl	8000b1c <__aeabi_dcmplt>
 8007140:	2800      	cmp	r0, #0
 8007142:	f040 80b4 	bne.w	80072ae <_dtoa_r+0x6be>
 8007146:	42a6      	cmp	r6, r4
 8007148:	f43f af70 	beq.w	800702c <_dtoa_r+0x43c>
 800714c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007150:	4b0a      	ldr	r3, [pc, #40]	@ (800717c <_dtoa_r+0x58c>)
 8007152:	2200      	movs	r2, #0
 8007154:	f7f9 fa70 	bl	8000638 <__aeabi_dmul>
 8007158:	4b08      	ldr	r3, [pc, #32]	@ (800717c <_dtoa_r+0x58c>)
 800715a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800715e:	2200      	movs	r2, #0
 8007160:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007164:	f7f9 fa68 	bl	8000638 <__aeabi_dmul>
 8007168:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800716c:	e7c4      	b.n	80070f8 <_dtoa_r+0x508>
 800716e:	bf00      	nop
 8007170:	08008df8 	.word	0x08008df8
 8007174:	08008dd0 	.word	0x08008dd0
 8007178:	3ff00000 	.word	0x3ff00000
 800717c:	40240000 	.word	0x40240000
 8007180:	401c0000 	.word	0x401c0000
 8007184:	40140000 	.word	0x40140000
 8007188:	3fe00000 	.word	0x3fe00000
 800718c:	4631      	mov	r1, r6
 800718e:	4628      	mov	r0, r5
 8007190:	f7f9 fa52 	bl	8000638 <__aeabi_dmul>
 8007194:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007198:	9413      	str	r4, [sp, #76]	@ 0x4c
 800719a:	4656      	mov	r6, sl
 800719c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80071a0:	f7f9 fcfa 	bl	8000b98 <__aeabi_d2iz>
 80071a4:	4605      	mov	r5, r0
 80071a6:	f7f9 f9dd 	bl	8000564 <__aeabi_i2d>
 80071aa:	4602      	mov	r2, r0
 80071ac:	460b      	mov	r3, r1
 80071ae:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80071b2:	f7f9 f889 	bl	80002c8 <__aeabi_dsub>
 80071b6:	3530      	adds	r5, #48	@ 0x30
 80071b8:	f806 5b01 	strb.w	r5, [r6], #1
 80071bc:	4602      	mov	r2, r0
 80071be:	460b      	mov	r3, r1
 80071c0:	42a6      	cmp	r6, r4
 80071c2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80071c6:	f04f 0200 	mov.w	r2, #0
 80071ca:	d124      	bne.n	8007216 <_dtoa_r+0x626>
 80071cc:	4baf      	ldr	r3, [pc, #700]	@ (800748c <_dtoa_r+0x89c>)
 80071ce:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80071d2:	f7f9 f87b 	bl	80002cc <__adddf3>
 80071d6:	4602      	mov	r2, r0
 80071d8:	460b      	mov	r3, r1
 80071da:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80071de:	f7f9 fcbb 	bl	8000b58 <__aeabi_dcmpgt>
 80071e2:	2800      	cmp	r0, #0
 80071e4:	d163      	bne.n	80072ae <_dtoa_r+0x6be>
 80071e6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80071ea:	49a8      	ldr	r1, [pc, #672]	@ (800748c <_dtoa_r+0x89c>)
 80071ec:	2000      	movs	r0, #0
 80071ee:	f7f9 f86b 	bl	80002c8 <__aeabi_dsub>
 80071f2:	4602      	mov	r2, r0
 80071f4:	460b      	mov	r3, r1
 80071f6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80071fa:	f7f9 fc8f 	bl	8000b1c <__aeabi_dcmplt>
 80071fe:	2800      	cmp	r0, #0
 8007200:	f43f af14 	beq.w	800702c <_dtoa_r+0x43c>
 8007204:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8007206:	1e73      	subs	r3, r6, #1
 8007208:	9313      	str	r3, [sp, #76]	@ 0x4c
 800720a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800720e:	2b30      	cmp	r3, #48	@ 0x30
 8007210:	d0f8      	beq.n	8007204 <_dtoa_r+0x614>
 8007212:	4647      	mov	r7, r8
 8007214:	e03b      	b.n	800728e <_dtoa_r+0x69e>
 8007216:	4b9e      	ldr	r3, [pc, #632]	@ (8007490 <_dtoa_r+0x8a0>)
 8007218:	f7f9 fa0e 	bl	8000638 <__aeabi_dmul>
 800721c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007220:	e7bc      	b.n	800719c <_dtoa_r+0x5ac>
 8007222:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8007226:	4656      	mov	r6, sl
 8007228:	e9dd 2300 	ldrd	r2, r3, [sp]
 800722c:	4620      	mov	r0, r4
 800722e:	4629      	mov	r1, r5
 8007230:	f7f9 fb2c 	bl	800088c <__aeabi_ddiv>
 8007234:	f7f9 fcb0 	bl	8000b98 <__aeabi_d2iz>
 8007238:	4680      	mov	r8, r0
 800723a:	f7f9 f993 	bl	8000564 <__aeabi_i2d>
 800723e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007242:	f7f9 f9f9 	bl	8000638 <__aeabi_dmul>
 8007246:	4602      	mov	r2, r0
 8007248:	460b      	mov	r3, r1
 800724a:	4620      	mov	r0, r4
 800724c:	4629      	mov	r1, r5
 800724e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8007252:	f7f9 f839 	bl	80002c8 <__aeabi_dsub>
 8007256:	f806 4b01 	strb.w	r4, [r6], #1
 800725a:	9d03      	ldr	r5, [sp, #12]
 800725c:	eba6 040a 	sub.w	r4, r6, sl
 8007260:	42a5      	cmp	r5, r4
 8007262:	4602      	mov	r2, r0
 8007264:	460b      	mov	r3, r1
 8007266:	d133      	bne.n	80072d0 <_dtoa_r+0x6e0>
 8007268:	f7f9 f830 	bl	80002cc <__adddf3>
 800726c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007270:	4604      	mov	r4, r0
 8007272:	460d      	mov	r5, r1
 8007274:	f7f9 fc70 	bl	8000b58 <__aeabi_dcmpgt>
 8007278:	b9c0      	cbnz	r0, 80072ac <_dtoa_r+0x6bc>
 800727a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800727e:	4620      	mov	r0, r4
 8007280:	4629      	mov	r1, r5
 8007282:	f7f9 fc41 	bl	8000b08 <__aeabi_dcmpeq>
 8007286:	b110      	cbz	r0, 800728e <_dtoa_r+0x69e>
 8007288:	f018 0f01 	tst.w	r8, #1
 800728c:	d10e      	bne.n	80072ac <_dtoa_r+0x6bc>
 800728e:	9902      	ldr	r1, [sp, #8]
 8007290:	4648      	mov	r0, r9
 8007292:	f000 fbbd 	bl	8007a10 <_Bfree>
 8007296:	2300      	movs	r3, #0
 8007298:	7033      	strb	r3, [r6, #0]
 800729a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800729c:	3701      	adds	r7, #1
 800729e:	601f      	str	r7, [r3, #0]
 80072a0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80072a2:	2b00      	cmp	r3, #0
 80072a4:	f000 824b 	beq.w	800773e <_dtoa_r+0xb4e>
 80072a8:	601e      	str	r6, [r3, #0]
 80072aa:	e248      	b.n	800773e <_dtoa_r+0xb4e>
 80072ac:	46b8      	mov	r8, r7
 80072ae:	4633      	mov	r3, r6
 80072b0:	461e      	mov	r6, r3
 80072b2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80072b6:	2a39      	cmp	r2, #57	@ 0x39
 80072b8:	d106      	bne.n	80072c8 <_dtoa_r+0x6d8>
 80072ba:	459a      	cmp	sl, r3
 80072bc:	d1f8      	bne.n	80072b0 <_dtoa_r+0x6c0>
 80072be:	2230      	movs	r2, #48	@ 0x30
 80072c0:	f108 0801 	add.w	r8, r8, #1
 80072c4:	f88a 2000 	strb.w	r2, [sl]
 80072c8:	781a      	ldrb	r2, [r3, #0]
 80072ca:	3201      	adds	r2, #1
 80072cc:	701a      	strb	r2, [r3, #0]
 80072ce:	e7a0      	b.n	8007212 <_dtoa_r+0x622>
 80072d0:	4b6f      	ldr	r3, [pc, #444]	@ (8007490 <_dtoa_r+0x8a0>)
 80072d2:	2200      	movs	r2, #0
 80072d4:	f7f9 f9b0 	bl	8000638 <__aeabi_dmul>
 80072d8:	2200      	movs	r2, #0
 80072da:	2300      	movs	r3, #0
 80072dc:	4604      	mov	r4, r0
 80072de:	460d      	mov	r5, r1
 80072e0:	f7f9 fc12 	bl	8000b08 <__aeabi_dcmpeq>
 80072e4:	2800      	cmp	r0, #0
 80072e6:	d09f      	beq.n	8007228 <_dtoa_r+0x638>
 80072e8:	e7d1      	b.n	800728e <_dtoa_r+0x69e>
 80072ea:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80072ec:	2a00      	cmp	r2, #0
 80072ee:	f000 80ea 	beq.w	80074c6 <_dtoa_r+0x8d6>
 80072f2:	9a07      	ldr	r2, [sp, #28]
 80072f4:	2a01      	cmp	r2, #1
 80072f6:	f300 80cd 	bgt.w	8007494 <_dtoa_r+0x8a4>
 80072fa:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80072fc:	2a00      	cmp	r2, #0
 80072fe:	f000 80c1 	beq.w	8007484 <_dtoa_r+0x894>
 8007302:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8007306:	9c08      	ldr	r4, [sp, #32]
 8007308:	9e00      	ldr	r6, [sp, #0]
 800730a:	9a00      	ldr	r2, [sp, #0]
 800730c:	441a      	add	r2, r3
 800730e:	9200      	str	r2, [sp, #0]
 8007310:	9a06      	ldr	r2, [sp, #24]
 8007312:	2101      	movs	r1, #1
 8007314:	441a      	add	r2, r3
 8007316:	4648      	mov	r0, r9
 8007318:	9206      	str	r2, [sp, #24]
 800731a:	f000 fc2d 	bl	8007b78 <__i2b>
 800731e:	4605      	mov	r5, r0
 8007320:	b166      	cbz	r6, 800733c <_dtoa_r+0x74c>
 8007322:	9b06      	ldr	r3, [sp, #24]
 8007324:	2b00      	cmp	r3, #0
 8007326:	dd09      	ble.n	800733c <_dtoa_r+0x74c>
 8007328:	42b3      	cmp	r3, r6
 800732a:	9a00      	ldr	r2, [sp, #0]
 800732c:	bfa8      	it	ge
 800732e:	4633      	movge	r3, r6
 8007330:	1ad2      	subs	r2, r2, r3
 8007332:	9200      	str	r2, [sp, #0]
 8007334:	9a06      	ldr	r2, [sp, #24]
 8007336:	1af6      	subs	r6, r6, r3
 8007338:	1ad3      	subs	r3, r2, r3
 800733a:	9306      	str	r3, [sp, #24]
 800733c:	9b08      	ldr	r3, [sp, #32]
 800733e:	b30b      	cbz	r3, 8007384 <_dtoa_r+0x794>
 8007340:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007342:	2b00      	cmp	r3, #0
 8007344:	f000 80c6 	beq.w	80074d4 <_dtoa_r+0x8e4>
 8007348:	2c00      	cmp	r4, #0
 800734a:	f000 80c0 	beq.w	80074ce <_dtoa_r+0x8de>
 800734e:	4629      	mov	r1, r5
 8007350:	4622      	mov	r2, r4
 8007352:	4648      	mov	r0, r9
 8007354:	f000 fcc8 	bl	8007ce8 <__pow5mult>
 8007358:	9a02      	ldr	r2, [sp, #8]
 800735a:	4601      	mov	r1, r0
 800735c:	4605      	mov	r5, r0
 800735e:	4648      	mov	r0, r9
 8007360:	f000 fc20 	bl	8007ba4 <__multiply>
 8007364:	9902      	ldr	r1, [sp, #8]
 8007366:	4680      	mov	r8, r0
 8007368:	4648      	mov	r0, r9
 800736a:	f000 fb51 	bl	8007a10 <_Bfree>
 800736e:	9b08      	ldr	r3, [sp, #32]
 8007370:	1b1b      	subs	r3, r3, r4
 8007372:	9308      	str	r3, [sp, #32]
 8007374:	f000 80b1 	beq.w	80074da <_dtoa_r+0x8ea>
 8007378:	9a08      	ldr	r2, [sp, #32]
 800737a:	4641      	mov	r1, r8
 800737c:	4648      	mov	r0, r9
 800737e:	f000 fcb3 	bl	8007ce8 <__pow5mult>
 8007382:	9002      	str	r0, [sp, #8]
 8007384:	2101      	movs	r1, #1
 8007386:	4648      	mov	r0, r9
 8007388:	f000 fbf6 	bl	8007b78 <__i2b>
 800738c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800738e:	4604      	mov	r4, r0
 8007390:	2b00      	cmp	r3, #0
 8007392:	f000 81d8 	beq.w	8007746 <_dtoa_r+0xb56>
 8007396:	461a      	mov	r2, r3
 8007398:	4601      	mov	r1, r0
 800739a:	4648      	mov	r0, r9
 800739c:	f000 fca4 	bl	8007ce8 <__pow5mult>
 80073a0:	9b07      	ldr	r3, [sp, #28]
 80073a2:	2b01      	cmp	r3, #1
 80073a4:	4604      	mov	r4, r0
 80073a6:	f300 809f 	bgt.w	80074e8 <_dtoa_r+0x8f8>
 80073aa:	9b04      	ldr	r3, [sp, #16]
 80073ac:	2b00      	cmp	r3, #0
 80073ae:	f040 8097 	bne.w	80074e0 <_dtoa_r+0x8f0>
 80073b2:	9b05      	ldr	r3, [sp, #20]
 80073b4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80073b8:	2b00      	cmp	r3, #0
 80073ba:	f040 8093 	bne.w	80074e4 <_dtoa_r+0x8f4>
 80073be:	9b05      	ldr	r3, [sp, #20]
 80073c0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80073c4:	0d1b      	lsrs	r3, r3, #20
 80073c6:	051b      	lsls	r3, r3, #20
 80073c8:	b133      	cbz	r3, 80073d8 <_dtoa_r+0x7e8>
 80073ca:	9b00      	ldr	r3, [sp, #0]
 80073cc:	3301      	adds	r3, #1
 80073ce:	9300      	str	r3, [sp, #0]
 80073d0:	9b06      	ldr	r3, [sp, #24]
 80073d2:	3301      	adds	r3, #1
 80073d4:	9306      	str	r3, [sp, #24]
 80073d6:	2301      	movs	r3, #1
 80073d8:	9308      	str	r3, [sp, #32]
 80073da:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80073dc:	2b00      	cmp	r3, #0
 80073de:	f000 81b8 	beq.w	8007752 <_dtoa_r+0xb62>
 80073e2:	6923      	ldr	r3, [r4, #16]
 80073e4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80073e8:	6918      	ldr	r0, [r3, #16]
 80073ea:	f000 fb79 	bl	8007ae0 <__hi0bits>
 80073ee:	f1c0 0020 	rsb	r0, r0, #32
 80073f2:	9b06      	ldr	r3, [sp, #24]
 80073f4:	4418      	add	r0, r3
 80073f6:	f010 001f 	ands.w	r0, r0, #31
 80073fa:	f000 8082 	beq.w	8007502 <_dtoa_r+0x912>
 80073fe:	f1c0 0320 	rsb	r3, r0, #32
 8007402:	2b04      	cmp	r3, #4
 8007404:	dd73      	ble.n	80074ee <_dtoa_r+0x8fe>
 8007406:	9b00      	ldr	r3, [sp, #0]
 8007408:	f1c0 001c 	rsb	r0, r0, #28
 800740c:	4403      	add	r3, r0
 800740e:	9300      	str	r3, [sp, #0]
 8007410:	9b06      	ldr	r3, [sp, #24]
 8007412:	4403      	add	r3, r0
 8007414:	4406      	add	r6, r0
 8007416:	9306      	str	r3, [sp, #24]
 8007418:	9b00      	ldr	r3, [sp, #0]
 800741a:	2b00      	cmp	r3, #0
 800741c:	dd05      	ble.n	800742a <_dtoa_r+0x83a>
 800741e:	9902      	ldr	r1, [sp, #8]
 8007420:	461a      	mov	r2, r3
 8007422:	4648      	mov	r0, r9
 8007424:	f000 fcba 	bl	8007d9c <__lshift>
 8007428:	9002      	str	r0, [sp, #8]
 800742a:	9b06      	ldr	r3, [sp, #24]
 800742c:	2b00      	cmp	r3, #0
 800742e:	dd05      	ble.n	800743c <_dtoa_r+0x84c>
 8007430:	4621      	mov	r1, r4
 8007432:	461a      	mov	r2, r3
 8007434:	4648      	mov	r0, r9
 8007436:	f000 fcb1 	bl	8007d9c <__lshift>
 800743a:	4604      	mov	r4, r0
 800743c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800743e:	2b00      	cmp	r3, #0
 8007440:	d061      	beq.n	8007506 <_dtoa_r+0x916>
 8007442:	9802      	ldr	r0, [sp, #8]
 8007444:	4621      	mov	r1, r4
 8007446:	f000 fd15 	bl	8007e74 <__mcmp>
 800744a:	2800      	cmp	r0, #0
 800744c:	da5b      	bge.n	8007506 <_dtoa_r+0x916>
 800744e:	2300      	movs	r3, #0
 8007450:	9902      	ldr	r1, [sp, #8]
 8007452:	220a      	movs	r2, #10
 8007454:	4648      	mov	r0, r9
 8007456:	f000 fafd 	bl	8007a54 <__multadd>
 800745a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800745c:	9002      	str	r0, [sp, #8]
 800745e:	f107 38ff 	add.w	r8, r7, #4294967295
 8007462:	2b00      	cmp	r3, #0
 8007464:	f000 8177 	beq.w	8007756 <_dtoa_r+0xb66>
 8007468:	4629      	mov	r1, r5
 800746a:	2300      	movs	r3, #0
 800746c:	220a      	movs	r2, #10
 800746e:	4648      	mov	r0, r9
 8007470:	f000 faf0 	bl	8007a54 <__multadd>
 8007474:	f1bb 0f00 	cmp.w	fp, #0
 8007478:	4605      	mov	r5, r0
 800747a:	dc6f      	bgt.n	800755c <_dtoa_r+0x96c>
 800747c:	9b07      	ldr	r3, [sp, #28]
 800747e:	2b02      	cmp	r3, #2
 8007480:	dc49      	bgt.n	8007516 <_dtoa_r+0x926>
 8007482:	e06b      	b.n	800755c <_dtoa_r+0x96c>
 8007484:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007486:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800748a:	e73c      	b.n	8007306 <_dtoa_r+0x716>
 800748c:	3fe00000 	.word	0x3fe00000
 8007490:	40240000 	.word	0x40240000
 8007494:	9b03      	ldr	r3, [sp, #12]
 8007496:	1e5c      	subs	r4, r3, #1
 8007498:	9b08      	ldr	r3, [sp, #32]
 800749a:	42a3      	cmp	r3, r4
 800749c:	db09      	blt.n	80074b2 <_dtoa_r+0x8c2>
 800749e:	1b1c      	subs	r4, r3, r4
 80074a0:	9b03      	ldr	r3, [sp, #12]
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	f6bf af30 	bge.w	8007308 <_dtoa_r+0x718>
 80074a8:	9b00      	ldr	r3, [sp, #0]
 80074aa:	9a03      	ldr	r2, [sp, #12]
 80074ac:	1a9e      	subs	r6, r3, r2
 80074ae:	2300      	movs	r3, #0
 80074b0:	e72b      	b.n	800730a <_dtoa_r+0x71a>
 80074b2:	9b08      	ldr	r3, [sp, #32]
 80074b4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80074b6:	9408      	str	r4, [sp, #32]
 80074b8:	1ae3      	subs	r3, r4, r3
 80074ba:	441a      	add	r2, r3
 80074bc:	9e00      	ldr	r6, [sp, #0]
 80074be:	9b03      	ldr	r3, [sp, #12]
 80074c0:	920d      	str	r2, [sp, #52]	@ 0x34
 80074c2:	2400      	movs	r4, #0
 80074c4:	e721      	b.n	800730a <_dtoa_r+0x71a>
 80074c6:	9c08      	ldr	r4, [sp, #32]
 80074c8:	9e00      	ldr	r6, [sp, #0]
 80074ca:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 80074cc:	e728      	b.n	8007320 <_dtoa_r+0x730>
 80074ce:	f8dd 8008 	ldr.w	r8, [sp, #8]
 80074d2:	e751      	b.n	8007378 <_dtoa_r+0x788>
 80074d4:	9a08      	ldr	r2, [sp, #32]
 80074d6:	9902      	ldr	r1, [sp, #8]
 80074d8:	e750      	b.n	800737c <_dtoa_r+0x78c>
 80074da:	f8cd 8008 	str.w	r8, [sp, #8]
 80074de:	e751      	b.n	8007384 <_dtoa_r+0x794>
 80074e0:	2300      	movs	r3, #0
 80074e2:	e779      	b.n	80073d8 <_dtoa_r+0x7e8>
 80074e4:	9b04      	ldr	r3, [sp, #16]
 80074e6:	e777      	b.n	80073d8 <_dtoa_r+0x7e8>
 80074e8:	2300      	movs	r3, #0
 80074ea:	9308      	str	r3, [sp, #32]
 80074ec:	e779      	b.n	80073e2 <_dtoa_r+0x7f2>
 80074ee:	d093      	beq.n	8007418 <_dtoa_r+0x828>
 80074f0:	9a00      	ldr	r2, [sp, #0]
 80074f2:	331c      	adds	r3, #28
 80074f4:	441a      	add	r2, r3
 80074f6:	9200      	str	r2, [sp, #0]
 80074f8:	9a06      	ldr	r2, [sp, #24]
 80074fa:	441a      	add	r2, r3
 80074fc:	441e      	add	r6, r3
 80074fe:	9206      	str	r2, [sp, #24]
 8007500:	e78a      	b.n	8007418 <_dtoa_r+0x828>
 8007502:	4603      	mov	r3, r0
 8007504:	e7f4      	b.n	80074f0 <_dtoa_r+0x900>
 8007506:	9b03      	ldr	r3, [sp, #12]
 8007508:	2b00      	cmp	r3, #0
 800750a:	46b8      	mov	r8, r7
 800750c:	dc20      	bgt.n	8007550 <_dtoa_r+0x960>
 800750e:	469b      	mov	fp, r3
 8007510:	9b07      	ldr	r3, [sp, #28]
 8007512:	2b02      	cmp	r3, #2
 8007514:	dd1e      	ble.n	8007554 <_dtoa_r+0x964>
 8007516:	f1bb 0f00 	cmp.w	fp, #0
 800751a:	f47f adb1 	bne.w	8007080 <_dtoa_r+0x490>
 800751e:	4621      	mov	r1, r4
 8007520:	465b      	mov	r3, fp
 8007522:	2205      	movs	r2, #5
 8007524:	4648      	mov	r0, r9
 8007526:	f000 fa95 	bl	8007a54 <__multadd>
 800752a:	4601      	mov	r1, r0
 800752c:	4604      	mov	r4, r0
 800752e:	9802      	ldr	r0, [sp, #8]
 8007530:	f000 fca0 	bl	8007e74 <__mcmp>
 8007534:	2800      	cmp	r0, #0
 8007536:	f77f ada3 	ble.w	8007080 <_dtoa_r+0x490>
 800753a:	4656      	mov	r6, sl
 800753c:	2331      	movs	r3, #49	@ 0x31
 800753e:	f806 3b01 	strb.w	r3, [r6], #1
 8007542:	f108 0801 	add.w	r8, r8, #1
 8007546:	e59f      	b.n	8007088 <_dtoa_r+0x498>
 8007548:	9c03      	ldr	r4, [sp, #12]
 800754a:	46b8      	mov	r8, r7
 800754c:	4625      	mov	r5, r4
 800754e:	e7f4      	b.n	800753a <_dtoa_r+0x94a>
 8007550:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8007554:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007556:	2b00      	cmp	r3, #0
 8007558:	f000 8101 	beq.w	800775e <_dtoa_r+0xb6e>
 800755c:	2e00      	cmp	r6, #0
 800755e:	dd05      	ble.n	800756c <_dtoa_r+0x97c>
 8007560:	4629      	mov	r1, r5
 8007562:	4632      	mov	r2, r6
 8007564:	4648      	mov	r0, r9
 8007566:	f000 fc19 	bl	8007d9c <__lshift>
 800756a:	4605      	mov	r5, r0
 800756c:	9b08      	ldr	r3, [sp, #32]
 800756e:	2b00      	cmp	r3, #0
 8007570:	d05c      	beq.n	800762c <_dtoa_r+0xa3c>
 8007572:	6869      	ldr	r1, [r5, #4]
 8007574:	4648      	mov	r0, r9
 8007576:	f000 fa0b 	bl	8007990 <_Balloc>
 800757a:	4606      	mov	r6, r0
 800757c:	b928      	cbnz	r0, 800758a <_dtoa_r+0x99a>
 800757e:	4b82      	ldr	r3, [pc, #520]	@ (8007788 <_dtoa_r+0xb98>)
 8007580:	4602      	mov	r2, r0
 8007582:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8007586:	f7ff bb4a 	b.w	8006c1e <_dtoa_r+0x2e>
 800758a:	692a      	ldr	r2, [r5, #16]
 800758c:	3202      	adds	r2, #2
 800758e:	0092      	lsls	r2, r2, #2
 8007590:	f105 010c 	add.w	r1, r5, #12
 8007594:	300c      	adds	r0, #12
 8007596:	f7ff fa92 	bl	8006abe <memcpy>
 800759a:	2201      	movs	r2, #1
 800759c:	4631      	mov	r1, r6
 800759e:	4648      	mov	r0, r9
 80075a0:	f000 fbfc 	bl	8007d9c <__lshift>
 80075a4:	f10a 0301 	add.w	r3, sl, #1
 80075a8:	9300      	str	r3, [sp, #0]
 80075aa:	eb0a 030b 	add.w	r3, sl, fp
 80075ae:	9308      	str	r3, [sp, #32]
 80075b0:	9b04      	ldr	r3, [sp, #16]
 80075b2:	f003 0301 	and.w	r3, r3, #1
 80075b6:	462f      	mov	r7, r5
 80075b8:	9306      	str	r3, [sp, #24]
 80075ba:	4605      	mov	r5, r0
 80075bc:	9b00      	ldr	r3, [sp, #0]
 80075be:	9802      	ldr	r0, [sp, #8]
 80075c0:	4621      	mov	r1, r4
 80075c2:	f103 3bff 	add.w	fp, r3, #4294967295
 80075c6:	f7ff fa88 	bl	8006ada <quorem>
 80075ca:	4603      	mov	r3, r0
 80075cc:	3330      	adds	r3, #48	@ 0x30
 80075ce:	9003      	str	r0, [sp, #12]
 80075d0:	4639      	mov	r1, r7
 80075d2:	9802      	ldr	r0, [sp, #8]
 80075d4:	9309      	str	r3, [sp, #36]	@ 0x24
 80075d6:	f000 fc4d 	bl	8007e74 <__mcmp>
 80075da:	462a      	mov	r2, r5
 80075dc:	9004      	str	r0, [sp, #16]
 80075de:	4621      	mov	r1, r4
 80075e0:	4648      	mov	r0, r9
 80075e2:	f000 fc63 	bl	8007eac <__mdiff>
 80075e6:	68c2      	ldr	r2, [r0, #12]
 80075e8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80075ea:	4606      	mov	r6, r0
 80075ec:	bb02      	cbnz	r2, 8007630 <_dtoa_r+0xa40>
 80075ee:	4601      	mov	r1, r0
 80075f0:	9802      	ldr	r0, [sp, #8]
 80075f2:	f000 fc3f 	bl	8007e74 <__mcmp>
 80075f6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80075f8:	4602      	mov	r2, r0
 80075fa:	4631      	mov	r1, r6
 80075fc:	4648      	mov	r0, r9
 80075fe:	920c      	str	r2, [sp, #48]	@ 0x30
 8007600:	9309      	str	r3, [sp, #36]	@ 0x24
 8007602:	f000 fa05 	bl	8007a10 <_Bfree>
 8007606:	9b07      	ldr	r3, [sp, #28]
 8007608:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800760a:	9e00      	ldr	r6, [sp, #0]
 800760c:	ea42 0103 	orr.w	r1, r2, r3
 8007610:	9b06      	ldr	r3, [sp, #24]
 8007612:	4319      	orrs	r1, r3
 8007614:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007616:	d10d      	bne.n	8007634 <_dtoa_r+0xa44>
 8007618:	2b39      	cmp	r3, #57	@ 0x39
 800761a:	d027      	beq.n	800766c <_dtoa_r+0xa7c>
 800761c:	9a04      	ldr	r2, [sp, #16]
 800761e:	2a00      	cmp	r2, #0
 8007620:	dd01      	ble.n	8007626 <_dtoa_r+0xa36>
 8007622:	9b03      	ldr	r3, [sp, #12]
 8007624:	3331      	adds	r3, #49	@ 0x31
 8007626:	f88b 3000 	strb.w	r3, [fp]
 800762a:	e52e      	b.n	800708a <_dtoa_r+0x49a>
 800762c:	4628      	mov	r0, r5
 800762e:	e7b9      	b.n	80075a4 <_dtoa_r+0x9b4>
 8007630:	2201      	movs	r2, #1
 8007632:	e7e2      	b.n	80075fa <_dtoa_r+0xa0a>
 8007634:	9904      	ldr	r1, [sp, #16]
 8007636:	2900      	cmp	r1, #0
 8007638:	db04      	blt.n	8007644 <_dtoa_r+0xa54>
 800763a:	9807      	ldr	r0, [sp, #28]
 800763c:	4301      	orrs	r1, r0
 800763e:	9806      	ldr	r0, [sp, #24]
 8007640:	4301      	orrs	r1, r0
 8007642:	d120      	bne.n	8007686 <_dtoa_r+0xa96>
 8007644:	2a00      	cmp	r2, #0
 8007646:	ddee      	ble.n	8007626 <_dtoa_r+0xa36>
 8007648:	9902      	ldr	r1, [sp, #8]
 800764a:	9300      	str	r3, [sp, #0]
 800764c:	2201      	movs	r2, #1
 800764e:	4648      	mov	r0, r9
 8007650:	f000 fba4 	bl	8007d9c <__lshift>
 8007654:	4621      	mov	r1, r4
 8007656:	9002      	str	r0, [sp, #8]
 8007658:	f000 fc0c 	bl	8007e74 <__mcmp>
 800765c:	2800      	cmp	r0, #0
 800765e:	9b00      	ldr	r3, [sp, #0]
 8007660:	dc02      	bgt.n	8007668 <_dtoa_r+0xa78>
 8007662:	d1e0      	bne.n	8007626 <_dtoa_r+0xa36>
 8007664:	07da      	lsls	r2, r3, #31
 8007666:	d5de      	bpl.n	8007626 <_dtoa_r+0xa36>
 8007668:	2b39      	cmp	r3, #57	@ 0x39
 800766a:	d1da      	bne.n	8007622 <_dtoa_r+0xa32>
 800766c:	2339      	movs	r3, #57	@ 0x39
 800766e:	f88b 3000 	strb.w	r3, [fp]
 8007672:	4633      	mov	r3, r6
 8007674:	461e      	mov	r6, r3
 8007676:	3b01      	subs	r3, #1
 8007678:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800767c:	2a39      	cmp	r2, #57	@ 0x39
 800767e:	d04e      	beq.n	800771e <_dtoa_r+0xb2e>
 8007680:	3201      	adds	r2, #1
 8007682:	701a      	strb	r2, [r3, #0]
 8007684:	e501      	b.n	800708a <_dtoa_r+0x49a>
 8007686:	2a00      	cmp	r2, #0
 8007688:	dd03      	ble.n	8007692 <_dtoa_r+0xaa2>
 800768a:	2b39      	cmp	r3, #57	@ 0x39
 800768c:	d0ee      	beq.n	800766c <_dtoa_r+0xa7c>
 800768e:	3301      	adds	r3, #1
 8007690:	e7c9      	b.n	8007626 <_dtoa_r+0xa36>
 8007692:	9a00      	ldr	r2, [sp, #0]
 8007694:	9908      	ldr	r1, [sp, #32]
 8007696:	f802 3c01 	strb.w	r3, [r2, #-1]
 800769a:	428a      	cmp	r2, r1
 800769c:	d028      	beq.n	80076f0 <_dtoa_r+0xb00>
 800769e:	9902      	ldr	r1, [sp, #8]
 80076a0:	2300      	movs	r3, #0
 80076a2:	220a      	movs	r2, #10
 80076a4:	4648      	mov	r0, r9
 80076a6:	f000 f9d5 	bl	8007a54 <__multadd>
 80076aa:	42af      	cmp	r7, r5
 80076ac:	9002      	str	r0, [sp, #8]
 80076ae:	f04f 0300 	mov.w	r3, #0
 80076b2:	f04f 020a 	mov.w	r2, #10
 80076b6:	4639      	mov	r1, r7
 80076b8:	4648      	mov	r0, r9
 80076ba:	d107      	bne.n	80076cc <_dtoa_r+0xadc>
 80076bc:	f000 f9ca 	bl	8007a54 <__multadd>
 80076c0:	4607      	mov	r7, r0
 80076c2:	4605      	mov	r5, r0
 80076c4:	9b00      	ldr	r3, [sp, #0]
 80076c6:	3301      	adds	r3, #1
 80076c8:	9300      	str	r3, [sp, #0]
 80076ca:	e777      	b.n	80075bc <_dtoa_r+0x9cc>
 80076cc:	f000 f9c2 	bl	8007a54 <__multadd>
 80076d0:	4629      	mov	r1, r5
 80076d2:	4607      	mov	r7, r0
 80076d4:	2300      	movs	r3, #0
 80076d6:	220a      	movs	r2, #10
 80076d8:	4648      	mov	r0, r9
 80076da:	f000 f9bb 	bl	8007a54 <__multadd>
 80076de:	4605      	mov	r5, r0
 80076e0:	e7f0      	b.n	80076c4 <_dtoa_r+0xad4>
 80076e2:	f1bb 0f00 	cmp.w	fp, #0
 80076e6:	bfcc      	ite	gt
 80076e8:	465e      	movgt	r6, fp
 80076ea:	2601      	movle	r6, #1
 80076ec:	4456      	add	r6, sl
 80076ee:	2700      	movs	r7, #0
 80076f0:	9902      	ldr	r1, [sp, #8]
 80076f2:	9300      	str	r3, [sp, #0]
 80076f4:	2201      	movs	r2, #1
 80076f6:	4648      	mov	r0, r9
 80076f8:	f000 fb50 	bl	8007d9c <__lshift>
 80076fc:	4621      	mov	r1, r4
 80076fe:	9002      	str	r0, [sp, #8]
 8007700:	f000 fbb8 	bl	8007e74 <__mcmp>
 8007704:	2800      	cmp	r0, #0
 8007706:	dcb4      	bgt.n	8007672 <_dtoa_r+0xa82>
 8007708:	d102      	bne.n	8007710 <_dtoa_r+0xb20>
 800770a:	9b00      	ldr	r3, [sp, #0]
 800770c:	07db      	lsls	r3, r3, #31
 800770e:	d4b0      	bmi.n	8007672 <_dtoa_r+0xa82>
 8007710:	4633      	mov	r3, r6
 8007712:	461e      	mov	r6, r3
 8007714:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007718:	2a30      	cmp	r2, #48	@ 0x30
 800771a:	d0fa      	beq.n	8007712 <_dtoa_r+0xb22>
 800771c:	e4b5      	b.n	800708a <_dtoa_r+0x49a>
 800771e:	459a      	cmp	sl, r3
 8007720:	d1a8      	bne.n	8007674 <_dtoa_r+0xa84>
 8007722:	2331      	movs	r3, #49	@ 0x31
 8007724:	f108 0801 	add.w	r8, r8, #1
 8007728:	f88a 3000 	strb.w	r3, [sl]
 800772c:	e4ad      	b.n	800708a <_dtoa_r+0x49a>
 800772e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007730:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800778c <_dtoa_r+0xb9c>
 8007734:	b11b      	cbz	r3, 800773e <_dtoa_r+0xb4e>
 8007736:	f10a 0308 	add.w	r3, sl, #8
 800773a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800773c:	6013      	str	r3, [r2, #0]
 800773e:	4650      	mov	r0, sl
 8007740:	b017      	add	sp, #92	@ 0x5c
 8007742:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007746:	9b07      	ldr	r3, [sp, #28]
 8007748:	2b01      	cmp	r3, #1
 800774a:	f77f ae2e 	ble.w	80073aa <_dtoa_r+0x7ba>
 800774e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007750:	9308      	str	r3, [sp, #32]
 8007752:	2001      	movs	r0, #1
 8007754:	e64d      	b.n	80073f2 <_dtoa_r+0x802>
 8007756:	f1bb 0f00 	cmp.w	fp, #0
 800775a:	f77f aed9 	ble.w	8007510 <_dtoa_r+0x920>
 800775e:	4656      	mov	r6, sl
 8007760:	9802      	ldr	r0, [sp, #8]
 8007762:	4621      	mov	r1, r4
 8007764:	f7ff f9b9 	bl	8006ada <quorem>
 8007768:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800776c:	f806 3b01 	strb.w	r3, [r6], #1
 8007770:	eba6 020a 	sub.w	r2, r6, sl
 8007774:	4593      	cmp	fp, r2
 8007776:	ddb4      	ble.n	80076e2 <_dtoa_r+0xaf2>
 8007778:	9902      	ldr	r1, [sp, #8]
 800777a:	2300      	movs	r3, #0
 800777c:	220a      	movs	r2, #10
 800777e:	4648      	mov	r0, r9
 8007780:	f000 f968 	bl	8007a54 <__multadd>
 8007784:	9002      	str	r0, [sp, #8]
 8007786:	e7eb      	b.n	8007760 <_dtoa_r+0xb70>
 8007788:	08008cfc 	.word	0x08008cfc
 800778c:	08008c80 	.word	0x08008c80

08007790 <_free_r>:
 8007790:	b538      	push	{r3, r4, r5, lr}
 8007792:	4605      	mov	r5, r0
 8007794:	2900      	cmp	r1, #0
 8007796:	d041      	beq.n	800781c <_free_r+0x8c>
 8007798:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800779c:	1f0c      	subs	r4, r1, #4
 800779e:	2b00      	cmp	r3, #0
 80077a0:	bfb8      	it	lt
 80077a2:	18e4      	addlt	r4, r4, r3
 80077a4:	f000 f8e8 	bl	8007978 <__malloc_lock>
 80077a8:	4a1d      	ldr	r2, [pc, #116]	@ (8007820 <_free_r+0x90>)
 80077aa:	6813      	ldr	r3, [r2, #0]
 80077ac:	b933      	cbnz	r3, 80077bc <_free_r+0x2c>
 80077ae:	6063      	str	r3, [r4, #4]
 80077b0:	6014      	str	r4, [r2, #0]
 80077b2:	4628      	mov	r0, r5
 80077b4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80077b8:	f000 b8e4 	b.w	8007984 <__malloc_unlock>
 80077bc:	42a3      	cmp	r3, r4
 80077be:	d908      	bls.n	80077d2 <_free_r+0x42>
 80077c0:	6820      	ldr	r0, [r4, #0]
 80077c2:	1821      	adds	r1, r4, r0
 80077c4:	428b      	cmp	r3, r1
 80077c6:	bf01      	itttt	eq
 80077c8:	6819      	ldreq	r1, [r3, #0]
 80077ca:	685b      	ldreq	r3, [r3, #4]
 80077cc:	1809      	addeq	r1, r1, r0
 80077ce:	6021      	streq	r1, [r4, #0]
 80077d0:	e7ed      	b.n	80077ae <_free_r+0x1e>
 80077d2:	461a      	mov	r2, r3
 80077d4:	685b      	ldr	r3, [r3, #4]
 80077d6:	b10b      	cbz	r3, 80077dc <_free_r+0x4c>
 80077d8:	42a3      	cmp	r3, r4
 80077da:	d9fa      	bls.n	80077d2 <_free_r+0x42>
 80077dc:	6811      	ldr	r1, [r2, #0]
 80077de:	1850      	adds	r0, r2, r1
 80077e0:	42a0      	cmp	r0, r4
 80077e2:	d10b      	bne.n	80077fc <_free_r+0x6c>
 80077e4:	6820      	ldr	r0, [r4, #0]
 80077e6:	4401      	add	r1, r0
 80077e8:	1850      	adds	r0, r2, r1
 80077ea:	4283      	cmp	r3, r0
 80077ec:	6011      	str	r1, [r2, #0]
 80077ee:	d1e0      	bne.n	80077b2 <_free_r+0x22>
 80077f0:	6818      	ldr	r0, [r3, #0]
 80077f2:	685b      	ldr	r3, [r3, #4]
 80077f4:	6053      	str	r3, [r2, #4]
 80077f6:	4408      	add	r0, r1
 80077f8:	6010      	str	r0, [r2, #0]
 80077fa:	e7da      	b.n	80077b2 <_free_r+0x22>
 80077fc:	d902      	bls.n	8007804 <_free_r+0x74>
 80077fe:	230c      	movs	r3, #12
 8007800:	602b      	str	r3, [r5, #0]
 8007802:	e7d6      	b.n	80077b2 <_free_r+0x22>
 8007804:	6820      	ldr	r0, [r4, #0]
 8007806:	1821      	adds	r1, r4, r0
 8007808:	428b      	cmp	r3, r1
 800780a:	bf04      	itt	eq
 800780c:	6819      	ldreq	r1, [r3, #0]
 800780e:	685b      	ldreq	r3, [r3, #4]
 8007810:	6063      	str	r3, [r4, #4]
 8007812:	bf04      	itt	eq
 8007814:	1809      	addeq	r1, r1, r0
 8007816:	6021      	streq	r1, [r4, #0]
 8007818:	6054      	str	r4, [r2, #4]
 800781a:	e7ca      	b.n	80077b2 <_free_r+0x22>
 800781c:	bd38      	pop	{r3, r4, r5, pc}
 800781e:	bf00      	nop
 8007820:	20004d98 	.word	0x20004d98

08007824 <malloc>:
 8007824:	4b02      	ldr	r3, [pc, #8]	@ (8007830 <malloc+0xc>)
 8007826:	4601      	mov	r1, r0
 8007828:	6818      	ldr	r0, [r3, #0]
 800782a:	f000 b825 	b.w	8007878 <_malloc_r>
 800782e:	bf00      	nop
 8007830:	2000001c 	.word	0x2000001c

08007834 <sbrk_aligned>:
 8007834:	b570      	push	{r4, r5, r6, lr}
 8007836:	4e0f      	ldr	r6, [pc, #60]	@ (8007874 <sbrk_aligned+0x40>)
 8007838:	460c      	mov	r4, r1
 800783a:	6831      	ldr	r1, [r6, #0]
 800783c:	4605      	mov	r5, r0
 800783e:	b911      	cbnz	r1, 8007846 <sbrk_aligned+0x12>
 8007840:	f001 f814 	bl	800886c <_sbrk_r>
 8007844:	6030      	str	r0, [r6, #0]
 8007846:	4621      	mov	r1, r4
 8007848:	4628      	mov	r0, r5
 800784a:	f001 f80f 	bl	800886c <_sbrk_r>
 800784e:	1c43      	adds	r3, r0, #1
 8007850:	d103      	bne.n	800785a <sbrk_aligned+0x26>
 8007852:	f04f 34ff 	mov.w	r4, #4294967295
 8007856:	4620      	mov	r0, r4
 8007858:	bd70      	pop	{r4, r5, r6, pc}
 800785a:	1cc4      	adds	r4, r0, #3
 800785c:	f024 0403 	bic.w	r4, r4, #3
 8007860:	42a0      	cmp	r0, r4
 8007862:	d0f8      	beq.n	8007856 <sbrk_aligned+0x22>
 8007864:	1a21      	subs	r1, r4, r0
 8007866:	4628      	mov	r0, r5
 8007868:	f001 f800 	bl	800886c <_sbrk_r>
 800786c:	3001      	adds	r0, #1
 800786e:	d1f2      	bne.n	8007856 <sbrk_aligned+0x22>
 8007870:	e7ef      	b.n	8007852 <sbrk_aligned+0x1e>
 8007872:	bf00      	nop
 8007874:	20004d94 	.word	0x20004d94

08007878 <_malloc_r>:
 8007878:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800787c:	1ccd      	adds	r5, r1, #3
 800787e:	f025 0503 	bic.w	r5, r5, #3
 8007882:	3508      	adds	r5, #8
 8007884:	2d0c      	cmp	r5, #12
 8007886:	bf38      	it	cc
 8007888:	250c      	movcc	r5, #12
 800788a:	2d00      	cmp	r5, #0
 800788c:	4606      	mov	r6, r0
 800788e:	db01      	blt.n	8007894 <_malloc_r+0x1c>
 8007890:	42a9      	cmp	r1, r5
 8007892:	d904      	bls.n	800789e <_malloc_r+0x26>
 8007894:	230c      	movs	r3, #12
 8007896:	6033      	str	r3, [r6, #0]
 8007898:	2000      	movs	r0, #0
 800789a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800789e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007974 <_malloc_r+0xfc>
 80078a2:	f000 f869 	bl	8007978 <__malloc_lock>
 80078a6:	f8d8 3000 	ldr.w	r3, [r8]
 80078aa:	461c      	mov	r4, r3
 80078ac:	bb44      	cbnz	r4, 8007900 <_malloc_r+0x88>
 80078ae:	4629      	mov	r1, r5
 80078b0:	4630      	mov	r0, r6
 80078b2:	f7ff ffbf 	bl	8007834 <sbrk_aligned>
 80078b6:	1c43      	adds	r3, r0, #1
 80078b8:	4604      	mov	r4, r0
 80078ba:	d158      	bne.n	800796e <_malloc_r+0xf6>
 80078bc:	f8d8 4000 	ldr.w	r4, [r8]
 80078c0:	4627      	mov	r7, r4
 80078c2:	2f00      	cmp	r7, #0
 80078c4:	d143      	bne.n	800794e <_malloc_r+0xd6>
 80078c6:	2c00      	cmp	r4, #0
 80078c8:	d04b      	beq.n	8007962 <_malloc_r+0xea>
 80078ca:	6823      	ldr	r3, [r4, #0]
 80078cc:	4639      	mov	r1, r7
 80078ce:	4630      	mov	r0, r6
 80078d0:	eb04 0903 	add.w	r9, r4, r3
 80078d4:	f000 ffca 	bl	800886c <_sbrk_r>
 80078d8:	4581      	cmp	r9, r0
 80078da:	d142      	bne.n	8007962 <_malloc_r+0xea>
 80078dc:	6821      	ldr	r1, [r4, #0]
 80078de:	1a6d      	subs	r5, r5, r1
 80078e0:	4629      	mov	r1, r5
 80078e2:	4630      	mov	r0, r6
 80078e4:	f7ff ffa6 	bl	8007834 <sbrk_aligned>
 80078e8:	3001      	adds	r0, #1
 80078ea:	d03a      	beq.n	8007962 <_malloc_r+0xea>
 80078ec:	6823      	ldr	r3, [r4, #0]
 80078ee:	442b      	add	r3, r5
 80078f0:	6023      	str	r3, [r4, #0]
 80078f2:	f8d8 3000 	ldr.w	r3, [r8]
 80078f6:	685a      	ldr	r2, [r3, #4]
 80078f8:	bb62      	cbnz	r2, 8007954 <_malloc_r+0xdc>
 80078fa:	f8c8 7000 	str.w	r7, [r8]
 80078fe:	e00f      	b.n	8007920 <_malloc_r+0xa8>
 8007900:	6822      	ldr	r2, [r4, #0]
 8007902:	1b52      	subs	r2, r2, r5
 8007904:	d420      	bmi.n	8007948 <_malloc_r+0xd0>
 8007906:	2a0b      	cmp	r2, #11
 8007908:	d917      	bls.n	800793a <_malloc_r+0xc2>
 800790a:	1961      	adds	r1, r4, r5
 800790c:	42a3      	cmp	r3, r4
 800790e:	6025      	str	r5, [r4, #0]
 8007910:	bf18      	it	ne
 8007912:	6059      	strne	r1, [r3, #4]
 8007914:	6863      	ldr	r3, [r4, #4]
 8007916:	bf08      	it	eq
 8007918:	f8c8 1000 	streq.w	r1, [r8]
 800791c:	5162      	str	r2, [r4, r5]
 800791e:	604b      	str	r3, [r1, #4]
 8007920:	4630      	mov	r0, r6
 8007922:	f000 f82f 	bl	8007984 <__malloc_unlock>
 8007926:	f104 000b 	add.w	r0, r4, #11
 800792a:	1d23      	adds	r3, r4, #4
 800792c:	f020 0007 	bic.w	r0, r0, #7
 8007930:	1ac2      	subs	r2, r0, r3
 8007932:	bf1c      	itt	ne
 8007934:	1a1b      	subne	r3, r3, r0
 8007936:	50a3      	strne	r3, [r4, r2]
 8007938:	e7af      	b.n	800789a <_malloc_r+0x22>
 800793a:	6862      	ldr	r2, [r4, #4]
 800793c:	42a3      	cmp	r3, r4
 800793e:	bf0c      	ite	eq
 8007940:	f8c8 2000 	streq.w	r2, [r8]
 8007944:	605a      	strne	r2, [r3, #4]
 8007946:	e7eb      	b.n	8007920 <_malloc_r+0xa8>
 8007948:	4623      	mov	r3, r4
 800794a:	6864      	ldr	r4, [r4, #4]
 800794c:	e7ae      	b.n	80078ac <_malloc_r+0x34>
 800794e:	463c      	mov	r4, r7
 8007950:	687f      	ldr	r7, [r7, #4]
 8007952:	e7b6      	b.n	80078c2 <_malloc_r+0x4a>
 8007954:	461a      	mov	r2, r3
 8007956:	685b      	ldr	r3, [r3, #4]
 8007958:	42a3      	cmp	r3, r4
 800795a:	d1fb      	bne.n	8007954 <_malloc_r+0xdc>
 800795c:	2300      	movs	r3, #0
 800795e:	6053      	str	r3, [r2, #4]
 8007960:	e7de      	b.n	8007920 <_malloc_r+0xa8>
 8007962:	230c      	movs	r3, #12
 8007964:	6033      	str	r3, [r6, #0]
 8007966:	4630      	mov	r0, r6
 8007968:	f000 f80c 	bl	8007984 <__malloc_unlock>
 800796c:	e794      	b.n	8007898 <_malloc_r+0x20>
 800796e:	6005      	str	r5, [r0, #0]
 8007970:	e7d6      	b.n	8007920 <_malloc_r+0xa8>
 8007972:	bf00      	nop
 8007974:	20004d98 	.word	0x20004d98

08007978 <__malloc_lock>:
 8007978:	4801      	ldr	r0, [pc, #4]	@ (8007980 <__malloc_lock+0x8>)
 800797a:	f7ff b89e 	b.w	8006aba <__retarget_lock_acquire_recursive>
 800797e:	bf00      	nop
 8007980:	20004d90 	.word	0x20004d90

08007984 <__malloc_unlock>:
 8007984:	4801      	ldr	r0, [pc, #4]	@ (800798c <__malloc_unlock+0x8>)
 8007986:	f7ff b899 	b.w	8006abc <__retarget_lock_release_recursive>
 800798a:	bf00      	nop
 800798c:	20004d90 	.word	0x20004d90

08007990 <_Balloc>:
 8007990:	b570      	push	{r4, r5, r6, lr}
 8007992:	69c6      	ldr	r6, [r0, #28]
 8007994:	4604      	mov	r4, r0
 8007996:	460d      	mov	r5, r1
 8007998:	b976      	cbnz	r6, 80079b8 <_Balloc+0x28>
 800799a:	2010      	movs	r0, #16
 800799c:	f7ff ff42 	bl	8007824 <malloc>
 80079a0:	4602      	mov	r2, r0
 80079a2:	61e0      	str	r0, [r4, #28]
 80079a4:	b920      	cbnz	r0, 80079b0 <_Balloc+0x20>
 80079a6:	4b18      	ldr	r3, [pc, #96]	@ (8007a08 <_Balloc+0x78>)
 80079a8:	4818      	ldr	r0, [pc, #96]	@ (8007a0c <_Balloc+0x7c>)
 80079aa:	216b      	movs	r1, #107	@ 0x6b
 80079ac:	f000 ff6e 	bl	800888c <__assert_func>
 80079b0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80079b4:	6006      	str	r6, [r0, #0]
 80079b6:	60c6      	str	r6, [r0, #12]
 80079b8:	69e6      	ldr	r6, [r4, #28]
 80079ba:	68f3      	ldr	r3, [r6, #12]
 80079bc:	b183      	cbz	r3, 80079e0 <_Balloc+0x50>
 80079be:	69e3      	ldr	r3, [r4, #28]
 80079c0:	68db      	ldr	r3, [r3, #12]
 80079c2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80079c6:	b9b8      	cbnz	r0, 80079f8 <_Balloc+0x68>
 80079c8:	2101      	movs	r1, #1
 80079ca:	fa01 f605 	lsl.w	r6, r1, r5
 80079ce:	1d72      	adds	r2, r6, #5
 80079d0:	0092      	lsls	r2, r2, #2
 80079d2:	4620      	mov	r0, r4
 80079d4:	f000 ff78 	bl	80088c8 <_calloc_r>
 80079d8:	b160      	cbz	r0, 80079f4 <_Balloc+0x64>
 80079da:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80079de:	e00e      	b.n	80079fe <_Balloc+0x6e>
 80079e0:	2221      	movs	r2, #33	@ 0x21
 80079e2:	2104      	movs	r1, #4
 80079e4:	4620      	mov	r0, r4
 80079e6:	f000 ff6f 	bl	80088c8 <_calloc_r>
 80079ea:	69e3      	ldr	r3, [r4, #28]
 80079ec:	60f0      	str	r0, [r6, #12]
 80079ee:	68db      	ldr	r3, [r3, #12]
 80079f0:	2b00      	cmp	r3, #0
 80079f2:	d1e4      	bne.n	80079be <_Balloc+0x2e>
 80079f4:	2000      	movs	r0, #0
 80079f6:	bd70      	pop	{r4, r5, r6, pc}
 80079f8:	6802      	ldr	r2, [r0, #0]
 80079fa:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80079fe:	2300      	movs	r3, #0
 8007a00:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007a04:	e7f7      	b.n	80079f6 <_Balloc+0x66>
 8007a06:	bf00      	nop
 8007a08:	08008c8d 	.word	0x08008c8d
 8007a0c:	08008d0d 	.word	0x08008d0d

08007a10 <_Bfree>:
 8007a10:	b570      	push	{r4, r5, r6, lr}
 8007a12:	69c6      	ldr	r6, [r0, #28]
 8007a14:	4605      	mov	r5, r0
 8007a16:	460c      	mov	r4, r1
 8007a18:	b976      	cbnz	r6, 8007a38 <_Bfree+0x28>
 8007a1a:	2010      	movs	r0, #16
 8007a1c:	f7ff ff02 	bl	8007824 <malloc>
 8007a20:	4602      	mov	r2, r0
 8007a22:	61e8      	str	r0, [r5, #28]
 8007a24:	b920      	cbnz	r0, 8007a30 <_Bfree+0x20>
 8007a26:	4b09      	ldr	r3, [pc, #36]	@ (8007a4c <_Bfree+0x3c>)
 8007a28:	4809      	ldr	r0, [pc, #36]	@ (8007a50 <_Bfree+0x40>)
 8007a2a:	218f      	movs	r1, #143	@ 0x8f
 8007a2c:	f000 ff2e 	bl	800888c <__assert_func>
 8007a30:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007a34:	6006      	str	r6, [r0, #0]
 8007a36:	60c6      	str	r6, [r0, #12]
 8007a38:	b13c      	cbz	r4, 8007a4a <_Bfree+0x3a>
 8007a3a:	69eb      	ldr	r3, [r5, #28]
 8007a3c:	6862      	ldr	r2, [r4, #4]
 8007a3e:	68db      	ldr	r3, [r3, #12]
 8007a40:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007a44:	6021      	str	r1, [r4, #0]
 8007a46:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007a4a:	bd70      	pop	{r4, r5, r6, pc}
 8007a4c:	08008c8d 	.word	0x08008c8d
 8007a50:	08008d0d 	.word	0x08008d0d

08007a54 <__multadd>:
 8007a54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007a58:	690d      	ldr	r5, [r1, #16]
 8007a5a:	4607      	mov	r7, r0
 8007a5c:	460c      	mov	r4, r1
 8007a5e:	461e      	mov	r6, r3
 8007a60:	f101 0c14 	add.w	ip, r1, #20
 8007a64:	2000      	movs	r0, #0
 8007a66:	f8dc 3000 	ldr.w	r3, [ip]
 8007a6a:	b299      	uxth	r1, r3
 8007a6c:	fb02 6101 	mla	r1, r2, r1, r6
 8007a70:	0c1e      	lsrs	r6, r3, #16
 8007a72:	0c0b      	lsrs	r3, r1, #16
 8007a74:	fb02 3306 	mla	r3, r2, r6, r3
 8007a78:	b289      	uxth	r1, r1
 8007a7a:	3001      	adds	r0, #1
 8007a7c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007a80:	4285      	cmp	r5, r0
 8007a82:	f84c 1b04 	str.w	r1, [ip], #4
 8007a86:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007a8a:	dcec      	bgt.n	8007a66 <__multadd+0x12>
 8007a8c:	b30e      	cbz	r6, 8007ad2 <__multadd+0x7e>
 8007a8e:	68a3      	ldr	r3, [r4, #8]
 8007a90:	42ab      	cmp	r3, r5
 8007a92:	dc19      	bgt.n	8007ac8 <__multadd+0x74>
 8007a94:	6861      	ldr	r1, [r4, #4]
 8007a96:	4638      	mov	r0, r7
 8007a98:	3101      	adds	r1, #1
 8007a9a:	f7ff ff79 	bl	8007990 <_Balloc>
 8007a9e:	4680      	mov	r8, r0
 8007aa0:	b928      	cbnz	r0, 8007aae <__multadd+0x5a>
 8007aa2:	4602      	mov	r2, r0
 8007aa4:	4b0c      	ldr	r3, [pc, #48]	@ (8007ad8 <__multadd+0x84>)
 8007aa6:	480d      	ldr	r0, [pc, #52]	@ (8007adc <__multadd+0x88>)
 8007aa8:	21ba      	movs	r1, #186	@ 0xba
 8007aaa:	f000 feef 	bl	800888c <__assert_func>
 8007aae:	6922      	ldr	r2, [r4, #16]
 8007ab0:	3202      	adds	r2, #2
 8007ab2:	f104 010c 	add.w	r1, r4, #12
 8007ab6:	0092      	lsls	r2, r2, #2
 8007ab8:	300c      	adds	r0, #12
 8007aba:	f7ff f800 	bl	8006abe <memcpy>
 8007abe:	4621      	mov	r1, r4
 8007ac0:	4638      	mov	r0, r7
 8007ac2:	f7ff ffa5 	bl	8007a10 <_Bfree>
 8007ac6:	4644      	mov	r4, r8
 8007ac8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007acc:	3501      	adds	r5, #1
 8007ace:	615e      	str	r6, [r3, #20]
 8007ad0:	6125      	str	r5, [r4, #16]
 8007ad2:	4620      	mov	r0, r4
 8007ad4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007ad8:	08008cfc 	.word	0x08008cfc
 8007adc:	08008d0d 	.word	0x08008d0d

08007ae0 <__hi0bits>:
 8007ae0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8007ae4:	4603      	mov	r3, r0
 8007ae6:	bf36      	itet	cc
 8007ae8:	0403      	lslcc	r3, r0, #16
 8007aea:	2000      	movcs	r0, #0
 8007aec:	2010      	movcc	r0, #16
 8007aee:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007af2:	bf3c      	itt	cc
 8007af4:	021b      	lslcc	r3, r3, #8
 8007af6:	3008      	addcc	r0, #8
 8007af8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007afc:	bf3c      	itt	cc
 8007afe:	011b      	lslcc	r3, r3, #4
 8007b00:	3004      	addcc	r0, #4
 8007b02:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007b06:	bf3c      	itt	cc
 8007b08:	009b      	lslcc	r3, r3, #2
 8007b0a:	3002      	addcc	r0, #2
 8007b0c:	2b00      	cmp	r3, #0
 8007b0e:	db05      	blt.n	8007b1c <__hi0bits+0x3c>
 8007b10:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8007b14:	f100 0001 	add.w	r0, r0, #1
 8007b18:	bf08      	it	eq
 8007b1a:	2020      	moveq	r0, #32
 8007b1c:	4770      	bx	lr

08007b1e <__lo0bits>:
 8007b1e:	6803      	ldr	r3, [r0, #0]
 8007b20:	4602      	mov	r2, r0
 8007b22:	f013 0007 	ands.w	r0, r3, #7
 8007b26:	d00b      	beq.n	8007b40 <__lo0bits+0x22>
 8007b28:	07d9      	lsls	r1, r3, #31
 8007b2a:	d421      	bmi.n	8007b70 <__lo0bits+0x52>
 8007b2c:	0798      	lsls	r0, r3, #30
 8007b2e:	bf49      	itett	mi
 8007b30:	085b      	lsrmi	r3, r3, #1
 8007b32:	089b      	lsrpl	r3, r3, #2
 8007b34:	2001      	movmi	r0, #1
 8007b36:	6013      	strmi	r3, [r2, #0]
 8007b38:	bf5c      	itt	pl
 8007b3a:	6013      	strpl	r3, [r2, #0]
 8007b3c:	2002      	movpl	r0, #2
 8007b3e:	4770      	bx	lr
 8007b40:	b299      	uxth	r1, r3
 8007b42:	b909      	cbnz	r1, 8007b48 <__lo0bits+0x2a>
 8007b44:	0c1b      	lsrs	r3, r3, #16
 8007b46:	2010      	movs	r0, #16
 8007b48:	b2d9      	uxtb	r1, r3
 8007b4a:	b909      	cbnz	r1, 8007b50 <__lo0bits+0x32>
 8007b4c:	3008      	adds	r0, #8
 8007b4e:	0a1b      	lsrs	r3, r3, #8
 8007b50:	0719      	lsls	r1, r3, #28
 8007b52:	bf04      	itt	eq
 8007b54:	091b      	lsreq	r3, r3, #4
 8007b56:	3004      	addeq	r0, #4
 8007b58:	0799      	lsls	r1, r3, #30
 8007b5a:	bf04      	itt	eq
 8007b5c:	089b      	lsreq	r3, r3, #2
 8007b5e:	3002      	addeq	r0, #2
 8007b60:	07d9      	lsls	r1, r3, #31
 8007b62:	d403      	bmi.n	8007b6c <__lo0bits+0x4e>
 8007b64:	085b      	lsrs	r3, r3, #1
 8007b66:	f100 0001 	add.w	r0, r0, #1
 8007b6a:	d003      	beq.n	8007b74 <__lo0bits+0x56>
 8007b6c:	6013      	str	r3, [r2, #0]
 8007b6e:	4770      	bx	lr
 8007b70:	2000      	movs	r0, #0
 8007b72:	4770      	bx	lr
 8007b74:	2020      	movs	r0, #32
 8007b76:	4770      	bx	lr

08007b78 <__i2b>:
 8007b78:	b510      	push	{r4, lr}
 8007b7a:	460c      	mov	r4, r1
 8007b7c:	2101      	movs	r1, #1
 8007b7e:	f7ff ff07 	bl	8007990 <_Balloc>
 8007b82:	4602      	mov	r2, r0
 8007b84:	b928      	cbnz	r0, 8007b92 <__i2b+0x1a>
 8007b86:	4b05      	ldr	r3, [pc, #20]	@ (8007b9c <__i2b+0x24>)
 8007b88:	4805      	ldr	r0, [pc, #20]	@ (8007ba0 <__i2b+0x28>)
 8007b8a:	f240 1145 	movw	r1, #325	@ 0x145
 8007b8e:	f000 fe7d 	bl	800888c <__assert_func>
 8007b92:	2301      	movs	r3, #1
 8007b94:	6144      	str	r4, [r0, #20]
 8007b96:	6103      	str	r3, [r0, #16]
 8007b98:	bd10      	pop	{r4, pc}
 8007b9a:	bf00      	nop
 8007b9c:	08008cfc 	.word	0x08008cfc
 8007ba0:	08008d0d 	.word	0x08008d0d

08007ba4 <__multiply>:
 8007ba4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ba8:	4617      	mov	r7, r2
 8007baa:	690a      	ldr	r2, [r1, #16]
 8007bac:	693b      	ldr	r3, [r7, #16]
 8007bae:	429a      	cmp	r2, r3
 8007bb0:	bfa8      	it	ge
 8007bb2:	463b      	movge	r3, r7
 8007bb4:	4689      	mov	r9, r1
 8007bb6:	bfa4      	itt	ge
 8007bb8:	460f      	movge	r7, r1
 8007bba:	4699      	movge	r9, r3
 8007bbc:	693d      	ldr	r5, [r7, #16]
 8007bbe:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8007bc2:	68bb      	ldr	r3, [r7, #8]
 8007bc4:	6879      	ldr	r1, [r7, #4]
 8007bc6:	eb05 060a 	add.w	r6, r5, sl
 8007bca:	42b3      	cmp	r3, r6
 8007bcc:	b085      	sub	sp, #20
 8007bce:	bfb8      	it	lt
 8007bd0:	3101      	addlt	r1, #1
 8007bd2:	f7ff fedd 	bl	8007990 <_Balloc>
 8007bd6:	b930      	cbnz	r0, 8007be6 <__multiply+0x42>
 8007bd8:	4602      	mov	r2, r0
 8007bda:	4b41      	ldr	r3, [pc, #260]	@ (8007ce0 <__multiply+0x13c>)
 8007bdc:	4841      	ldr	r0, [pc, #260]	@ (8007ce4 <__multiply+0x140>)
 8007bde:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8007be2:	f000 fe53 	bl	800888c <__assert_func>
 8007be6:	f100 0414 	add.w	r4, r0, #20
 8007bea:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8007bee:	4623      	mov	r3, r4
 8007bf0:	2200      	movs	r2, #0
 8007bf2:	4573      	cmp	r3, lr
 8007bf4:	d320      	bcc.n	8007c38 <__multiply+0x94>
 8007bf6:	f107 0814 	add.w	r8, r7, #20
 8007bfa:	f109 0114 	add.w	r1, r9, #20
 8007bfe:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8007c02:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8007c06:	9302      	str	r3, [sp, #8]
 8007c08:	1beb      	subs	r3, r5, r7
 8007c0a:	3b15      	subs	r3, #21
 8007c0c:	f023 0303 	bic.w	r3, r3, #3
 8007c10:	3304      	adds	r3, #4
 8007c12:	3715      	adds	r7, #21
 8007c14:	42bd      	cmp	r5, r7
 8007c16:	bf38      	it	cc
 8007c18:	2304      	movcc	r3, #4
 8007c1a:	9301      	str	r3, [sp, #4]
 8007c1c:	9b02      	ldr	r3, [sp, #8]
 8007c1e:	9103      	str	r1, [sp, #12]
 8007c20:	428b      	cmp	r3, r1
 8007c22:	d80c      	bhi.n	8007c3e <__multiply+0x9a>
 8007c24:	2e00      	cmp	r6, #0
 8007c26:	dd03      	ble.n	8007c30 <__multiply+0x8c>
 8007c28:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8007c2c:	2b00      	cmp	r3, #0
 8007c2e:	d055      	beq.n	8007cdc <__multiply+0x138>
 8007c30:	6106      	str	r6, [r0, #16]
 8007c32:	b005      	add	sp, #20
 8007c34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c38:	f843 2b04 	str.w	r2, [r3], #4
 8007c3c:	e7d9      	b.n	8007bf2 <__multiply+0x4e>
 8007c3e:	f8b1 a000 	ldrh.w	sl, [r1]
 8007c42:	f1ba 0f00 	cmp.w	sl, #0
 8007c46:	d01f      	beq.n	8007c88 <__multiply+0xe4>
 8007c48:	46c4      	mov	ip, r8
 8007c4a:	46a1      	mov	r9, r4
 8007c4c:	2700      	movs	r7, #0
 8007c4e:	f85c 2b04 	ldr.w	r2, [ip], #4
 8007c52:	f8d9 3000 	ldr.w	r3, [r9]
 8007c56:	fa1f fb82 	uxth.w	fp, r2
 8007c5a:	b29b      	uxth	r3, r3
 8007c5c:	fb0a 330b 	mla	r3, sl, fp, r3
 8007c60:	443b      	add	r3, r7
 8007c62:	f8d9 7000 	ldr.w	r7, [r9]
 8007c66:	0c12      	lsrs	r2, r2, #16
 8007c68:	0c3f      	lsrs	r7, r7, #16
 8007c6a:	fb0a 7202 	mla	r2, sl, r2, r7
 8007c6e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8007c72:	b29b      	uxth	r3, r3
 8007c74:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007c78:	4565      	cmp	r5, ip
 8007c7a:	f849 3b04 	str.w	r3, [r9], #4
 8007c7e:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8007c82:	d8e4      	bhi.n	8007c4e <__multiply+0xaa>
 8007c84:	9b01      	ldr	r3, [sp, #4]
 8007c86:	50e7      	str	r7, [r4, r3]
 8007c88:	9b03      	ldr	r3, [sp, #12]
 8007c8a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8007c8e:	3104      	adds	r1, #4
 8007c90:	f1b9 0f00 	cmp.w	r9, #0
 8007c94:	d020      	beq.n	8007cd8 <__multiply+0x134>
 8007c96:	6823      	ldr	r3, [r4, #0]
 8007c98:	4647      	mov	r7, r8
 8007c9a:	46a4      	mov	ip, r4
 8007c9c:	f04f 0a00 	mov.w	sl, #0
 8007ca0:	f8b7 b000 	ldrh.w	fp, [r7]
 8007ca4:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8007ca8:	fb09 220b 	mla	r2, r9, fp, r2
 8007cac:	4452      	add	r2, sl
 8007cae:	b29b      	uxth	r3, r3
 8007cb0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007cb4:	f84c 3b04 	str.w	r3, [ip], #4
 8007cb8:	f857 3b04 	ldr.w	r3, [r7], #4
 8007cbc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007cc0:	f8bc 3000 	ldrh.w	r3, [ip]
 8007cc4:	fb09 330a 	mla	r3, r9, sl, r3
 8007cc8:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8007ccc:	42bd      	cmp	r5, r7
 8007cce:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007cd2:	d8e5      	bhi.n	8007ca0 <__multiply+0xfc>
 8007cd4:	9a01      	ldr	r2, [sp, #4]
 8007cd6:	50a3      	str	r3, [r4, r2]
 8007cd8:	3404      	adds	r4, #4
 8007cda:	e79f      	b.n	8007c1c <__multiply+0x78>
 8007cdc:	3e01      	subs	r6, #1
 8007cde:	e7a1      	b.n	8007c24 <__multiply+0x80>
 8007ce0:	08008cfc 	.word	0x08008cfc
 8007ce4:	08008d0d 	.word	0x08008d0d

08007ce8 <__pow5mult>:
 8007ce8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007cec:	4615      	mov	r5, r2
 8007cee:	f012 0203 	ands.w	r2, r2, #3
 8007cf2:	4607      	mov	r7, r0
 8007cf4:	460e      	mov	r6, r1
 8007cf6:	d007      	beq.n	8007d08 <__pow5mult+0x20>
 8007cf8:	4c25      	ldr	r4, [pc, #148]	@ (8007d90 <__pow5mult+0xa8>)
 8007cfa:	3a01      	subs	r2, #1
 8007cfc:	2300      	movs	r3, #0
 8007cfe:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007d02:	f7ff fea7 	bl	8007a54 <__multadd>
 8007d06:	4606      	mov	r6, r0
 8007d08:	10ad      	asrs	r5, r5, #2
 8007d0a:	d03d      	beq.n	8007d88 <__pow5mult+0xa0>
 8007d0c:	69fc      	ldr	r4, [r7, #28]
 8007d0e:	b97c      	cbnz	r4, 8007d30 <__pow5mult+0x48>
 8007d10:	2010      	movs	r0, #16
 8007d12:	f7ff fd87 	bl	8007824 <malloc>
 8007d16:	4602      	mov	r2, r0
 8007d18:	61f8      	str	r0, [r7, #28]
 8007d1a:	b928      	cbnz	r0, 8007d28 <__pow5mult+0x40>
 8007d1c:	4b1d      	ldr	r3, [pc, #116]	@ (8007d94 <__pow5mult+0xac>)
 8007d1e:	481e      	ldr	r0, [pc, #120]	@ (8007d98 <__pow5mult+0xb0>)
 8007d20:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8007d24:	f000 fdb2 	bl	800888c <__assert_func>
 8007d28:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007d2c:	6004      	str	r4, [r0, #0]
 8007d2e:	60c4      	str	r4, [r0, #12]
 8007d30:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8007d34:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007d38:	b94c      	cbnz	r4, 8007d4e <__pow5mult+0x66>
 8007d3a:	f240 2171 	movw	r1, #625	@ 0x271
 8007d3e:	4638      	mov	r0, r7
 8007d40:	f7ff ff1a 	bl	8007b78 <__i2b>
 8007d44:	2300      	movs	r3, #0
 8007d46:	f8c8 0008 	str.w	r0, [r8, #8]
 8007d4a:	4604      	mov	r4, r0
 8007d4c:	6003      	str	r3, [r0, #0]
 8007d4e:	f04f 0900 	mov.w	r9, #0
 8007d52:	07eb      	lsls	r3, r5, #31
 8007d54:	d50a      	bpl.n	8007d6c <__pow5mult+0x84>
 8007d56:	4631      	mov	r1, r6
 8007d58:	4622      	mov	r2, r4
 8007d5a:	4638      	mov	r0, r7
 8007d5c:	f7ff ff22 	bl	8007ba4 <__multiply>
 8007d60:	4631      	mov	r1, r6
 8007d62:	4680      	mov	r8, r0
 8007d64:	4638      	mov	r0, r7
 8007d66:	f7ff fe53 	bl	8007a10 <_Bfree>
 8007d6a:	4646      	mov	r6, r8
 8007d6c:	106d      	asrs	r5, r5, #1
 8007d6e:	d00b      	beq.n	8007d88 <__pow5mult+0xa0>
 8007d70:	6820      	ldr	r0, [r4, #0]
 8007d72:	b938      	cbnz	r0, 8007d84 <__pow5mult+0x9c>
 8007d74:	4622      	mov	r2, r4
 8007d76:	4621      	mov	r1, r4
 8007d78:	4638      	mov	r0, r7
 8007d7a:	f7ff ff13 	bl	8007ba4 <__multiply>
 8007d7e:	6020      	str	r0, [r4, #0]
 8007d80:	f8c0 9000 	str.w	r9, [r0]
 8007d84:	4604      	mov	r4, r0
 8007d86:	e7e4      	b.n	8007d52 <__pow5mult+0x6a>
 8007d88:	4630      	mov	r0, r6
 8007d8a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007d8e:	bf00      	nop
 8007d90:	08008dc0 	.word	0x08008dc0
 8007d94:	08008c8d 	.word	0x08008c8d
 8007d98:	08008d0d 	.word	0x08008d0d

08007d9c <__lshift>:
 8007d9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007da0:	460c      	mov	r4, r1
 8007da2:	6849      	ldr	r1, [r1, #4]
 8007da4:	6923      	ldr	r3, [r4, #16]
 8007da6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007daa:	68a3      	ldr	r3, [r4, #8]
 8007dac:	4607      	mov	r7, r0
 8007dae:	4691      	mov	r9, r2
 8007db0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007db4:	f108 0601 	add.w	r6, r8, #1
 8007db8:	42b3      	cmp	r3, r6
 8007dba:	db0b      	blt.n	8007dd4 <__lshift+0x38>
 8007dbc:	4638      	mov	r0, r7
 8007dbe:	f7ff fde7 	bl	8007990 <_Balloc>
 8007dc2:	4605      	mov	r5, r0
 8007dc4:	b948      	cbnz	r0, 8007dda <__lshift+0x3e>
 8007dc6:	4602      	mov	r2, r0
 8007dc8:	4b28      	ldr	r3, [pc, #160]	@ (8007e6c <__lshift+0xd0>)
 8007dca:	4829      	ldr	r0, [pc, #164]	@ (8007e70 <__lshift+0xd4>)
 8007dcc:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8007dd0:	f000 fd5c 	bl	800888c <__assert_func>
 8007dd4:	3101      	adds	r1, #1
 8007dd6:	005b      	lsls	r3, r3, #1
 8007dd8:	e7ee      	b.n	8007db8 <__lshift+0x1c>
 8007dda:	2300      	movs	r3, #0
 8007ddc:	f100 0114 	add.w	r1, r0, #20
 8007de0:	f100 0210 	add.w	r2, r0, #16
 8007de4:	4618      	mov	r0, r3
 8007de6:	4553      	cmp	r3, sl
 8007de8:	db33      	blt.n	8007e52 <__lshift+0xb6>
 8007dea:	6920      	ldr	r0, [r4, #16]
 8007dec:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007df0:	f104 0314 	add.w	r3, r4, #20
 8007df4:	f019 091f 	ands.w	r9, r9, #31
 8007df8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007dfc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007e00:	d02b      	beq.n	8007e5a <__lshift+0xbe>
 8007e02:	f1c9 0e20 	rsb	lr, r9, #32
 8007e06:	468a      	mov	sl, r1
 8007e08:	2200      	movs	r2, #0
 8007e0a:	6818      	ldr	r0, [r3, #0]
 8007e0c:	fa00 f009 	lsl.w	r0, r0, r9
 8007e10:	4310      	orrs	r0, r2
 8007e12:	f84a 0b04 	str.w	r0, [sl], #4
 8007e16:	f853 2b04 	ldr.w	r2, [r3], #4
 8007e1a:	459c      	cmp	ip, r3
 8007e1c:	fa22 f20e 	lsr.w	r2, r2, lr
 8007e20:	d8f3      	bhi.n	8007e0a <__lshift+0x6e>
 8007e22:	ebac 0304 	sub.w	r3, ip, r4
 8007e26:	3b15      	subs	r3, #21
 8007e28:	f023 0303 	bic.w	r3, r3, #3
 8007e2c:	3304      	adds	r3, #4
 8007e2e:	f104 0015 	add.w	r0, r4, #21
 8007e32:	4560      	cmp	r0, ip
 8007e34:	bf88      	it	hi
 8007e36:	2304      	movhi	r3, #4
 8007e38:	50ca      	str	r2, [r1, r3]
 8007e3a:	b10a      	cbz	r2, 8007e40 <__lshift+0xa4>
 8007e3c:	f108 0602 	add.w	r6, r8, #2
 8007e40:	3e01      	subs	r6, #1
 8007e42:	4638      	mov	r0, r7
 8007e44:	612e      	str	r6, [r5, #16]
 8007e46:	4621      	mov	r1, r4
 8007e48:	f7ff fde2 	bl	8007a10 <_Bfree>
 8007e4c:	4628      	mov	r0, r5
 8007e4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007e52:	f842 0f04 	str.w	r0, [r2, #4]!
 8007e56:	3301      	adds	r3, #1
 8007e58:	e7c5      	b.n	8007de6 <__lshift+0x4a>
 8007e5a:	3904      	subs	r1, #4
 8007e5c:	f853 2b04 	ldr.w	r2, [r3], #4
 8007e60:	f841 2f04 	str.w	r2, [r1, #4]!
 8007e64:	459c      	cmp	ip, r3
 8007e66:	d8f9      	bhi.n	8007e5c <__lshift+0xc0>
 8007e68:	e7ea      	b.n	8007e40 <__lshift+0xa4>
 8007e6a:	bf00      	nop
 8007e6c:	08008cfc 	.word	0x08008cfc
 8007e70:	08008d0d 	.word	0x08008d0d

08007e74 <__mcmp>:
 8007e74:	690a      	ldr	r2, [r1, #16]
 8007e76:	4603      	mov	r3, r0
 8007e78:	6900      	ldr	r0, [r0, #16]
 8007e7a:	1a80      	subs	r0, r0, r2
 8007e7c:	b530      	push	{r4, r5, lr}
 8007e7e:	d10e      	bne.n	8007e9e <__mcmp+0x2a>
 8007e80:	3314      	adds	r3, #20
 8007e82:	3114      	adds	r1, #20
 8007e84:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007e88:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007e8c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007e90:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007e94:	4295      	cmp	r5, r2
 8007e96:	d003      	beq.n	8007ea0 <__mcmp+0x2c>
 8007e98:	d205      	bcs.n	8007ea6 <__mcmp+0x32>
 8007e9a:	f04f 30ff 	mov.w	r0, #4294967295
 8007e9e:	bd30      	pop	{r4, r5, pc}
 8007ea0:	42a3      	cmp	r3, r4
 8007ea2:	d3f3      	bcc.n	8007e8c <__mcmp+0x18>
 8007ea4:	e7fb      	b.n	8007e9e <__mcmp+0x2a>
 8007ea6:	2001      	movs	r0, #1
 8007ea8:	e7f9      	b.n	8007e9e <__mcmp+0x2a>
	...

08007eac <__mdiff>:
 8007eac:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007eb0:	4689      	mov	r9, r1
 8007eb2:	4606      	mov	r6, r0
 8007eb4:	4611      	mov	r1, r2
 8007eb6:	4648      	mov	r0, r9
 8007eb8:	4614      	mov	r4, r2
 8007eba:	f7ff ffdb 	bl	8007e74 <__mcmp>
 8007ebe:	1e05      	subs	r5, r0, #0
 8007ec0:	d112      	bne.n	8007ee8 <__mdiff+0x3c>
 8007ec2:	4629      	mov	r1, r5
 8007ec4:	4630      	mov	r0, r6
 8007ec6:	f7ff fd63 	bl	8007990 <_Balloc>
 8007eca:	4602      	mov	r2, r0
 8007ecc:	b928      	cbnz	r0, 8007eda <__mdiff+0x2e>
 8007ece:	4b3f      	ldr	r3, [pc, #252]	@ (8007fcc <__mdiff+0x120>)
 8007ed0:	f240 2137 	movw	r1, #567	@ 0x237
 8007ed4:	483e      	ldr	r0, [pc, #248]	@ (8007fd0 <__mdiff+0x124>)
 8007ed6:	f000 fcd9 	bl	800888c <__assert_func>
 8007eda:	2301      	movs	r3, #1
 8007edc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007ee0:	4610      	mov	r0, r2
 8007ee2:	b003      	add	sp, #12
 8007ee4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ee8:	bfbc      	itt	lt
 8007eea:	464b      	movlt	r3, r9
 8007eec:	46a1      	movlt	r9, r4
 8007eee:	4630      	mov	r0, r6
 8007ef0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007ef4:	bfba      	itte	lt
 8007ef6:	461c      	movlt	r4, r3
 8007ef8:	2501      	movlt	r5, #1
 8007efa:	2500      	movge	r5, #0
 8007efc:	f7ff fd48 	bl	8007990 <_Balloc>
 8007f00:	4602      	mov	r2, r0
 8007f02:	b918      	cbnz	r0, 8007f0c <__mdiff+0x60>
 8007f04:	4b31      	ldr	r3, [pc, #196]	@ (8007fcc <__mdiff+0x120>)
 8007f06:	f240 2145 	movw	r1, #581	@ 0x245
 8007f0a:	e7e3      	b.n	8007ed4 <__mdiff+0x28>
 8007f0c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007f10:	6926      	ldr	r6, [r4, #16]
 8007f12:	60c5      	str	r5, [r0, #12]
 8007f14:	f109 0310 	add.w	r3, r9, #16
 8007f18:	f109 0514 	add.w	r5, r9, #20
 8007f1c:	f104 0e14 	add.w	lr, r4, #20
 8007f20:	f100 0b14 	add.w	fp, r0, #20
 8007f24:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8007f28:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8007f2c:	9301      	str	r3, [sp, #4]
 8007f2e:	46d9      	mov	r9, fp
 8007f30:	f04f 0c00 	mov.w	ip, #0
 8007f34:	9b01      	ldr	r3, [sp, #4]
 8007f36:	f85e 0b04 	ldr.w	r0, [lr], #4
 8007f3a:	f853 af04 	ldr.w	sl, [r3, #4]!
 8007f3e:	9301      	str	r3, [sp, #4]
 8007f40:	fa1f f38a 	uxth.w	r3, sl
 8007f44:	4619      	mov	r1, r3
 8007f46:	b283      	uxth	r3, r0
 8007f48:	1acb      	subs	r3, r1, r3
 8007f4a:	0c00      	lsrs	r0, r0, #16
 8007f4c:	4463      	add	r3, ip
 8007f4e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8007f52:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8007f56:	b29b      	uxth	r3, r3
 8007f58:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8007f5c:	4576      	cmp	r6, lr
 8007f5e:	f849 3b04 	str.w	r3, [r9], #4
 8007f62:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007f66:	d8e5      	bhi.n	8007f34 <__mdiff+0x88>
 8007f68:	1b33      	subs	r3, r6, r4
 8007f6a:	3b15      	subs	r3, #21
 8007f6c:	f023 0303 	bic.w	r3, r3, #3
 8007f70:	3415      	adds	r4, #21
 8007f72:	3304      	adds	r3, #4
 8007f74:	42a6      	cmp	r6, r4
 8007f76:	bf38      	it	cc
 8007f78:	2304      	movcc	r3, #4
 8007f7a:	441d      	add	r5, r3
 8007f7c:	445b      	add	r3, fp
 8007f7e:	461e      	mov	r6, r3
 8007f80:	462c      	mov	r4, r5
 8007f82:	4544      	cmp	r4, r8
 8007f84:	d30e      	bcc.n	8007fa4 <__mdiff+0xf8>
 8007f86:	f108 0103 	add.w	r1, r8, #3
 8007f8a:	1b49      	subs	r1, r1, r5
 8007f8c:	f021 0103 	bic.w	r1, r1, #3
 8007f90:	3d03      	subs	r5, #3
 8007f92:	45a8      	cmp	r8, r5
 8007f94:	bf38      	it	cc
 8007f96:	2100      	movcc	r1, #0
 8007f98:	440b      	add	r3, r1
 8007f9a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007f9e:	b191      	cbz	r1, 8007fc6 <__mdiff+0x11a>
 8007fa0:	6117      	str	r7, [r2, #16]
 8007fa2:	e79d      	b.n	8007ee0 <__mdiff+0x34>
 8007fa4:	f854 1b04 	ldr.w	r1, [r4], #4
 8007fa8:	46e6      	mov	lr, ip
 8007faa:	0c08      	lsrs	r0, r1, #16
 8007fac:	fa1c fc81 	uxtah	ip, ip, r1
 8007fb0:	4471      	add	r1, lr
 8007fb2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8007fb6:	b289      	uxth	r1, r1
 8007fb8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8007fbc:	f846 1b04 	str.w	r1, [r6], #4
 8007fc0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007fc4:	e7dd      	b.n	8007f82 <__mdiff+0xd6>
 8007fc6:	3f01      	subs	r7, #1
 8007fc8:	e7e7      	b.n	8007f9a <__mdiff+0xee>
 8007fca:	bf00      	nop
 8007fcc:	08008cfc 	.word	0x08008cfc
 8007fd0:	08008d0d 	.word	0x08008d0d

08007fd4 <__d2b>:
 8007fd4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007fd8:	460f      	mov	r7, r1
 8007fda:	2101      	movs	r1, #1
 8007fdc:	ec59 8b10 	vmov	r8, r9, d0
 8007fe0:	4616      	mov	r6, r2
 8007fe2:	f7ff fcd5 	bl	8007990 <_Balloc>
 8007fe6:	4604      	mov	r4, r0
 8007fe8:	b930      	cbnz	r0, 8007ff8 <__d2b+0x24>
 8007fea:	4602      	mov	r2, r0
 8007fec:	4b23      	ldr	r3, [pc, #140]	@ (800807c <__d2b+0xa8>)
 8007fee:	4824      	ldr	r0, [pc, #144]	@ (8008080 <__d2b+0xac>)
 8007ff0:	f240 310f 	movw	r1, #783	@ 0x30f
 8007ff4:	f000 fc4a 	bl	800888c <__assert_func>
 8007ff8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007ffc:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008000:	b10d      	cbz	r5, 8008006 <__d2b+0x32>
 8008002:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008006:	9301      	str	r3, [sp, #4]
 8008008:	f1b8 0300 	subs.w	r3, r8, #0
 800800c:	d023      	beq.n	8008056 <__d2b+0x82>
 800800e:	4668      	mov	r0, sp
 8008010:	9300      	str	r3, [sp, #0]
 8008012:	f7ff fd84 	bl	8007b1e <__lo0bits>
 8008016:	e9dd 1200 	ldrd	r1, r2, [sp]
 800801a:	b1d0      	cbz	r0, 8008052 <__d2b+0x7e>
 800801c:	f1c0 0320 	rsb	r3, r0, #32
 8008020:	fa02 f303 	lsl.w	r3, r2, r3
 8008024:	430b      	orrs	r3, r1
 8008026:	40c2      	lsrs	r2, r0
 8008028:	6163      	str	r3, [r4, #20]
 800802a:	9201      	str	r2, [sp, #4]
 800802c:	9b01      	ldr	r3, [sp, #4]
 800802e:	61a3      	str	r3, [r4, #24]
 8008030:	2b00      	cmp	r3, #0
 8008032:	bf0c      	ite	eq
 8008034:	2201      	moveq	r2, #1
 8008036:	2202      	movne	r2, #2
 8008038:	6122      	str	r2, [r4, #16]
 800803a:	b1a5      	cbz	r5, 8008066 <__d2b+0x92>
 800803c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8008040:	4405      	add	r5, r0
 8008042:	603d      	str	r5, [r7, #0]
 8008044:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8008048:	6030      	str	r0, [r6, #0]
 800804a:	4620      	mov	r0, r4
 800804c:	b003      	add	sp, #12
 800804e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008052:	6161      	str	r1, [r4, #20]
 8008054:	e7ea      	b.n	800802c <__d2b+0x58>
 8008056:	a801      	add	r0, sp, #4
 8008058:	f7ff fd61 	bl	8007b1e <__lo0bits>
 800805c:	9b01      	ldr	r3, [sp, #4]
 800805e:	6163      	str	r3, [r4, #20]
 8008060:	3020      	adds	r0, #32
 8008062:	2201      	movs	r2, #1
 8008064:	e7e8      	b.n	8008038 <__d2b+0x64>
 8008066:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800806a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800806e:	6038      	str	r0, [r7, #0]
 8008070:	6918      	ldr	r0, [r3, #16]
 8008072:	f7ff fd35 	bl	8007ae0 <__hi0bits>
 8008076:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800807a:	e7e5      	b.n	8008048 <__d2b+0x74>
 800807c:	08008cfc 	.word	0x08008cfc
 8008080:	08008d0d 	.word	0x08008d0d

08008084 <__ssputs_r>:
 8008084:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008088:	688e      	ldr	r6, [r1, #8]
 800808a:	461f      	mov	r7, r3
 800808c:	42be      	cmp	r6, r7
 800808e:	680b      	ldr	r3, [r1, #0]
 8008090:	4682      	mov	sl, r0
 8008092:	460c      	mov	r4, r1
 8008094:	4690      	mov	r8, r2
 8008096:	d82d      	bhi.n	80080f4 <__ssputs_r+0x70>
 8008098:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800809c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80080a0:	d026      	beq.n	80080f0 <__ssputs_r+0x6c>
 80080a2:	6965      	ldr	r5, [r4, #20]
 80080a4:	6909      	ldr	r1, [r1, #16]
 80080a6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80080aa:	eba3 0901 	sub.w	r9, r3, r1
 80080ae:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80080b2:	1c7b      	adds	r3, r7, #1
 80080b4:	444b      	add	r3, r9
 80080b6:	106d      	asrs	r5, r5, #1
 80080b8:	429d      	cmp	r5, r3
 80080ba:	bf38      	it	cc
 80080bc:	461d      	movcc	r5, r3
 80080be:	0553      	lsls	r3, r2, #21
 80080c0:	d527      	bpl.n	8008112 <__ssputs_r+0x8e>
 80080c2:	4629      	mov	r1, r5
 80080c4:	f7ff fbd8 	bl	8007878 <_malloc_r>
 80080c8:	4606      	mov	r6, r0
 80080ca:	b360      	cbz	r0, 8008126 <__ssputs_r+0xa2>
 80080cc:	6921      	ldr	r1, [r4, #16]
 80080ce:	464a      	mov	r2, r9
 80080d0:	f7fe fcf5 	bl	8006abe <memcpy>
 80080d4:	89a3      	ldrh	r3, [r4, #12]
 80080d6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80080da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80080de:	81a3      	strh	r3, [r4, #12]
 80080e0:	6126      	str	r6, [r4, #16]
 80080e2:	6165      	str	r5, [r4, #20]
 80080e4:	444e      	add	r6, r9
 80080e6:	eba5 0509 	sub.w	r5, r5, r9
 80080ea:	6026      	str	r6, [r4, #0]
 80080ec:	60a5      	str	r5, [r4, #8]
 80080ee:	463e      	mov	r6, r7
 80080f0:	42be      	cmp	r6, r7
 80080f2:	d900      	bls.n	80080f6 <__ssputs_r+0x72>
 80080f4:	463e      	mov	r6, r7
 80080f6:	6820      	ldr	r0, [r4, #0]
 80080f8:	4632      	mov	r2, r6
 80080fa:	4641      	mov	r1, r8
 80080fc:	f000 fb9c 	bl	8008838 <memmove>
 8008100:	68a3      	ldr	r3, [r4, #8]
 8008102:	1b9b      	subs	r3, r3, r6
 8008104:	60a3      	str	r3, [r4, #8]
 8008106:	6823      	ldr	r3, [r4, #0]
 8008108:	4433      	add	r3, r6
 800810a:	6023      	str	r3, [r4, #0]
 800810c:	2000      	movs	r0, #0
 800810e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008112:	462a      	mov	r2, r5
 8008114:	f000 fbfe 	bl	8008914 <_realloc_r>
 8008118:	4606      	mov	r6, r0
 800811a:	2800      	cmp	r0, #0
 800811c:	d1e0      	bne.n	80080e0 <__ssputs_r+0x5c>
 800811e:	6921      	ldr	r1, [r4, #16]
 8008120:	4650      	mov	r0, sl
 8008122:	f7ff fb35 	bl	8007790 <_free_r>
 8008126:	230c      	movs	r3, #12
 8008128:	f8ca 3000 	str.w	r3, [sl]
 800812c:	89a3      	ldrh	r3, [r4, #12]
 800812e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008132:	81a3      	strh	r3, [r4, #12]
 8008134:	f04f 30ff 	mov.w	r0, #4294967295
 8008138:	e7e9      	b.n	800810e <__ssputs_r+0x8a>
	...

0800813c <_svfiprintf_r>:
 800813c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008140:	4698      	mov	r8, r3
 8008142:	898b      	ldrh	r3, [r1, #12]
 8008144:	061b      	lsls	r3, r3, #24
 8008146:	b09d      	sub	sp, #116	@ 0x74
 8008148:	4607      	mov	r7, r0
 800814a:	460d      	mov	r5, r1
 800814c:	4614      	mov	r4, r2
 800814e:	d510      	bpl.n	8008172 <_svfiprintf_r+0x36>
 8008150:	690b      	ldr	r3, [r1, #16]
 8008152:	b973      	cbnz	r3, 8008172 <_svfiprintf_r+0x36>
 8008154:	2140      	movs	r1, #64	@ 0x40
 8008156:	f7ff fb8f 	bl	8007878 <_malloc_r>
 800815a:	6028      	str	r0, [r5, #0]
 800815c:	6128      	str	r0, [r5, #16]
 800815e:	b930      	cbnz	r0, 800816e <_svfiprintf_r+0x32>
 8008160:	230c      	movs	r3, #12
 8008162:	603b      	str	r3, [r7, #0]
 8008164:	f04f 30ff 	mov.w	r0, #4294967295
 8008168:	b01d      	add	sp, #116	@ 0x74
 800816a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800816e:	2340      	movs	r3, #64	@ 0x40
 8008170:	616b      	str	r3, [r5, #20]
 8008172:	2300      	movs	r3, #0
 8008174:	9309      	str	r3, [sp, #36]	@ 0x24
 8008176:	2320      	movs	r3, #32
 8008178:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800817c:	f8cd 800c 	str.w	r8, [sp, #12]
 8008180:	2330      	movs	r3, #48	@ 0x30
 8008182:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8008320 <_svfiprintf_r+0x1e4>
 8008186:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800818a:	f04f 0901 	mov.w	r9, #1
 800818e:	4623      	mov	r3, r4
 8008190:	469a      	mov	sl, r3
 8008192:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008196:	b10a      	cbz	r2, 800819c <_svfiprintf_r+0x60>
 8008198:	2a25      	cmp	r2, #37	@ 0x25
 800819a:	d1f9      	bne.n	8008190 <_svfiprintf_r+0x54>
 800819c:	ebba 0b04 	subs.w	fp, sl, r4
 80081a0:	d00b      	beq.n	80081ba <_svfiprintf_r+0x7e>
 80081a2:	465b      	mov	r3, fp
 80081a4:	4622      	mov	r2, r4
 80081a6:	4629      	mov	r1, r5
 80081a8:	4638      	mov	r0, r7
 80081aa:	f7ff ff6b 	bl	8008084 <__ssputs_r>
 80081ae:	3001      	adds	r0, #1
 80081b0:	f000 80a7 	beq.w	8008302 <_svfiprintf_r+0x1c6>
 80081b4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80081b6:	445a      	add	r2, fp
 80081b8:	9209      	str	r2, [sp, #36]	@ 0x24
 80081ba:	f89a 3000 	ldrb.w	r3, [sl]
 80081be:	2b00      	cmp	r3, #0
 80081c0:	f000 809f 	beq.w	8008302 <_svfiprintf_r+0x1c6>
 80081c4:	2300      	movs	r3, #0
 80081c6:	f04f 32ff 	mov.w	r2, #4294967295
 80081ca:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80081ce:	f10a 0a01 	add.w	sl, sl, #1
 80081d2:	9304      	str	r3, [sp, #16]
 80081d4:	9307      	str	r3, [sp, #28]
 80081d6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80081da:	931a      	str	r3, [sp, #104]	@ 0x68
 80081dc:	4654      	mov	r4, sl
 80081de:	2205      	movs	r2, #5
 80081e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80081e4:	484e      	ldr	r0, [pc, #312]	@ (8008320 <_svfiprintf_r+0x1e4>)
 80081e6:	f7f8 f813 	bl	8000210 <memchr>
 80081ea:	9a04      	ldr	r2, [sp, #16]
 80081ec:	b9d8      	cbnz	r0, 8008226 <_svfiprintf_r+0xea>
 80081ee:	06d0      	lsls	r0, r2, #27
 80081f0:	bf44      	itt	mi
 80081f2:	2320      	movmi	r3, #32
 80081f4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80081f8:	0711      	lsls	r1, r2, #28
 80081fa:	bf44      	itt	mi
 80081fc:	232b      	movmi	r3, #43	@ 0x2b
 80081fe:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008202:	f89a 3000 	ldrb.w	r3, [sl]
 8008206:	2b2a      	cmp	r3, #42	@ 0x2a
 8008208:	d015      	beq.n	8008236 <_svfiprintf_r+0xfa>
 800820a:	9a07      	ldr	r2, [sp, #28]
 800820c:	4654      	mov	r4, sl
 800820e:	2000      	movs	r0, #0
 8008210:	f04f 0c0a 	mov.w	ip, #10
 8008214:	4621      	mov	r1, r4
 8008216:	f811 3b01 	ldrb.w	r3, [r1], #1
 800821a:	3b30      	subs	r3, #48	@ 0x30
 800821c:	2b09      	cmp	r3, #9
 800821e:	d94b      	bls.n	80082b8 <_svfiprintf_r+0x17c>
 8008220:	b1b0      	cbz	r0, 8008250 <_svfiprintf_r+0x114>
 8008222:	9207      	str	r2, [sp, #28]
 8008224:	e014      	b.n	8008250 <_svfiprintf_r+0x114>
 8008226:	eba0 0308 	sub.w	r3, r0, r8
 800822a:	fa09 f303 	lsl.w	r3, r9, r3
 800822e:	4313      	orrs	r3, r2
 8008230:	9304      	str	r3, [sp, #16]
 8008232:	46a2      	mov	sl, r4
 8008234:	e7d2      	b.n	80081dc <_svfiprintf_r+0xa0>
 8008236:	9b03      	ldr	r3, [sp, #12]
 8008238:	1d19      	adds	r1, r3, #4
 800823a:	681b      	ldr	r3, [r3, #0]
 800823c:	9103      	str	r1, [sp, #12]
 800823e:	2b00      	cmp	r3, #0
 8008240:	bfbb      	ittet	lt
 8008242:	425b      	neglt	r3, r3
 8008244:	f042 0202 	orrlt.w	r2, r2, #2
 8008248:	9307      	strge	r3, [sp, #28]
 800824a:	9307      	strlt	r3, [sp, #28]
 800824c:	bfb8      	it	lt
 800824e:	9204      	strlt	r2, [sp, #16]
 8008250:	7823      	ldrb	r3, [r4, #0]
 8008252:	2b2e      	cmp	r3, #46	@ 0x2e
 8008254:	d10a      	bne.n	800826c <_svfiprintf_r+0x130>
 8008256:	7863      	ldrb	r3, [r4, #1]
 8008258:	2b2a      	cmp	r3, #42	@ 0x2a
 800825a:	d132      	bne.n	80082c2 <_svfiprintf_r+0x186>
 800825c:	9b03      	ldr	r3, [sp, #12]
 800825e:	1d1a      	adds	r2, r3, #4
 8008260:	681b      	ldr	r3, [r3, #0]
 8008262:	9203      	str	r2, [sp, #12]
 8008264:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008268:	3402      	adds	r4, #2
 800826a:	9305      	str	r3, [sp, #20]
 800826c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8008330 <_svfiprintf_r+0x1f4>
 8008270:	7821      	ldrb	r1, [r4, #0]
 8008272:	2203      	movs	r2, #3
 8008274:	4650      	mov	r0, sl
 8008276:	f7f7 ffcb 	bl	8000210 <memchr>
 800827a:	b138      	cbz	r0, 800828c <_svfiprintf_r+0x150>
 800827c:	9b04      	ldr	r3, [sp, #16]
 800827e:	eba0 000a 	sub.w	r0, r0, sl
 8008282:	2240      	movs	r2, #64	@ 0x40
 8008284:	4082      	lsls	r2, r0
 8008286:	4313      	orrs	r3, r2
 8008288:	3401      	adds	r4, #1
 800828a:	9304      	str	r3, [sp, #16]
 800828c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008290:	4824      	ldr	r0, [pc, #144]	@ (8008324 <_svfiprintf_r+0x1e8>)
 8008292:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008296:	2206      	movs	r2, #6
 8008298:	f7f7 ffba 	bl	8000210 <memchr>
 800829c:	2800      	cmp	r0, #0
 800829e:	d036      	beq.n	800830e <_svfiprintf_r+0x1d2>
 80082a0:	4b21      	ldr	r3, [pc, #132]	@ (8008328 <_svfiprintf_r+0x1ec>)
 80082a2:	bb1b      	cbnz	r3, 80082ec <_svfiprintf_r+0x1b0>
 80082a4:	9b03      	ldr	r3, [sp, #12]
 80082a6:	3307      	adds	r3, #7
 80082a8:	f023 0307 	bic.w	r3, r3, #7
 80082ac:	3308      	adds	r3, #8
 80082ae:	9303      	str	r3, [sp, #12]
 80082b0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80082b2:	4433      	add	r3, r6
 80082b4:	9309      	str	r3, [sp, #36]	@ 0x24
 80082b6:	e76a      	b.n	800818e <_svfiprintf_r+0x52>
 80082b8:	fb0c 3202 	mla	r2, ip, r2, r3
 80082bc:	460c      	mov	r4, r1
 80082be:	2001      	movs	r0, #1
 80082c0:	e7a8      	b.n	8008214 <_svfiprintf_r+0xd8>
 80082c2:	2300      	movs	r3, #0
 80082c4:	3401      	adds	r4, #1
 80082c6:	9305      	str	r3, [sp, #20]
 80082c8:	4619      	mov	r1, r3
 80082ca:	f04f 0c0a 	mov.w	ip, #10
 80082ce:	4620      	mov	r0, r4
 80082d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80082d4:	3a30      	subs	r2, #48	@ 0x30
 80082d6:	2a09      	cmp	r2, #9
 80082d8:	d903      	bls.n	80082e2 <_svfiprintf_r+0x1a6>
 80082da:	2b00      	cmp	r3, #0
 80082dc:	d0c6      	beq.n	800826c <_svfiprintf_r+0x130>
 80082de:	9105      	str	r1, [sp, #20]
 80082e0:	e7c4      	b.n	800826c <_svfiprintf_r+0x130>
 80082e2:	fb0c 2101 	mla	r1, ip, r1, r2
 80082e6:	4604      	mov	r4, r0
 80082e8:	2301      	movs	r3, #1
 80082ea:	e7f0      	b.n	80082ce <_svfiprintf_r+0x192>
 80082ec:	ab03      	add	r3, sp, #12
 80082ee:	9300      	str	r3, [sp, #0]
 80082f0:	462a      	mov	r2, r5
 80082f2:	4b0e      	ldr	r3, [pc, #56]	@ (800832c <_svfiprintf_r+0x1f0>)
 80082f4:	a904      	add	r1, sp, #16
 80082f6:	4638      	mov	r0, r7
 80082f8:	f7fd fe5e 	bl	8005fb8 <_printf_float>
 80082fc:	1c42      	adds	r2, r0, #1
 80082fe:	4606      	mov	r6, r0
 8008300:	d1d6      	bne.n	80082b0 <_svfiprintf_r+0x174>
 8008302:	89ab      	ldrh	r3, [r5, #12]
 8008304:	065b      	lsls	r3, r3, #25
 8008306:	f53f af2d 	bmi.w	8008164 <_svfiprintf_r+0x28>
 800830a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800830c:	e72c      	b.n	8008168 <_svfiprintf_r+0x2c>
 800830e:	ab03      	add	r3, sp, #12
 8008310:	9300      	str	r3, [sp, #0]
 8008312:	462a      	mov	r2, r5
 8008314:	4b05      	ldr	r3, [pc, #20]	@ (800832c <_svfiprintf_r+0x1f0>)
 8008316:	a904      	add	r1, sp, #16
 8008318:	4638      	mov	r0, r7
 800831a:	f7fe f8e5 	bl	80064e8 <_printf_i>
 800831e:	e7ed      	b.n	80082fc <_svfiprintf_r+0x1c0>
 8008320:	08008d66 	.word	0x08008d66
 8008324:	08008d70 	.word	0x08008d70
 8008328:	08005fb9 	.word	0x08005fb9
 800832c:	08008085 	.word	0x08008085
 8008330:	08008d6c 	.word	0x08008d6c

08008334 <__sfputc_r>:
 8008334:	6893      	ldr	r3, [r2, #8]
 8008336:	3b01      	subs	r3, #1
 8008338:	2b00      	cmp	r3, #0
 800833a:	b410      	push	{r4}
 800833c:	6093      	str	r3, [r2, #8]
 800833e:	da08      	bge.n	8008352 <__sfputc_r+0x1e>
 8008340:	6994      	ldr	r4, [r2, #24]
 8008342:	42a3      	cmp	r3, r4
 8008344:	db01      	blt.n	800834a <__sfputc_r+0x16>
 8008346:	290a      	cmp	r1, #10
 8008348:	d103      	bne.n	8008352 <__sfputc_r+0x1e>
 800834a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800834e:	f000 b9df 	b.w	8008710 <__swbuf_r>
 8008352:	6813      	ldr	r3, [r2, #0]
 8008354:	1c58      	adds	r0, r3, #1
 8008356:	6010      	str	r0, [r2, #0]
 8008358:	7019      	strb	r1, [r3, #0]
 800835a:	4608      	mov	r0, r1
 800835c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008360:	4770      	bx	lr

08008362 <__sfputs_r>:
 8008362:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008364:	4606      	mov	r6, r0
 8008366:	460f      	mov	r7, r1
 8008368:	4614      	mov	r4, r2
 800836a:	18d5      	adds	r5, r2, r3
 800836c:	42ac      	cmp	r4, r5
 800836e:	d101      	bne.n	8008374 <__sfputs_r+0x12>
 8008370:	2000      	movs	r0, #0
 8008372:	e007      	b.n	8008384 <__sfputs_r+0x22>
 8008374:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008378:	463a      	mov	r2, r7
 800837a:	4630      	mov	r0, r6
 800837c:	f7ff ffda 	bl	8008334 <__sfputc_r>
 8008380:	1c43      	adds	r3, r0, #1
 8008382:	d1f3      	bne.n	800836c <__sfputs_r+0xa>
 8008384:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008388 <_vfiprintf_r>:
 8008388:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800838c:	460d      	mov	r5, r1
 800838e:	b09d      	sub	sp, #116	@ 0x74
 8008390:	4614      	mov	r4, r2
 8008392:	4698      	mov	r8, r3
 8008394:	4606      	mov	r6, r0
 8008396:	b118      	cbz	r0, 80083a0 <_vfiprintf_r+0x18>
 8008398:	6a03      	ldr	r3, [r0, #32]
 800839a:	b90b      	cbnz	r3, 80083a0 <_vfiprintf_r+0x18>
 800839c:	f7fe fa4e 	bl	800683c <__sinit>
 80083a0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80083a2:	07d9      	lsls	r1, r3, #31
 80083a4:	d405      	bmi.n	80083b2 <_vfiprintf_r+0x2a>
 80083a6:	89ab      	ldrh	r3, [r5, #12]
 80083a8:	059a      	lsls	r2, r3, #22
 80083aa:	d402      	bmi.n	80083b2 <_vfiprintf_r+0x2a>
 80083ac:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80083ae:	f7fe fb84 	bl	8006aba <__retarget_lock_acquire_recursive>
 80083b2:	89ab      	ldrh	r3, [r5, #12]
 80083b4:	071b      	lsls	r3, r3, #28
 80083b6:	d501      	bpl.n	80083bc <_vfiprintf_r+0x34>
 80083b8:	692b      	ldr	r3, [r5, #16]
 80083ba:	b99b      	cbnz	r3, 80083e4 <_vfiprintf_r+0x5c>
 80083bc:	4629      	mov	r1, r5
 80083be:	4630      	mov	r0, r6
 80083c0:	f000 f9e4 	bl	800878c <__swsetup_r>
 80083c4:	b170      	cbz	r0, 80083e4 <_vfiprintf_r+0x5c>
 80083c6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80083c8:	07dc      	lsls	r4, r3, #31
 80083ca:	d504      	bpl.n	80083d6 <_vfiprintf_r+0x4e>
 80083cc:	f04f 30ff 	mov.w	r0, #4294967295
 80083d0:	b01d      	add	sp, #116	@ 0x74
 80083d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80083d6:	89ab      	ldrh	r3, [r5, #12]
 80083d8:	0598      	lsls	r0, r3, #22
 80083da:	d4f7      	bmi.n	80083cc <_vfiprintf_r+0x44>
 80083dc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80083de:	f7fe fb6d 	bl	8006abc <__retarget_lock_release_recursive>
 80083e2:	e7f3      	b.n	80083cc <_vfiprintf_r+0x44>
 80083e4:	2300      	movs	r3, #0
 80083e6:	9309      	str	r3, [sp, #36]	@ 0x24
 80083e8:	2320      	movs	r3, #32
 80083ea:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80083ee:	f8cd 800c 	str.w	r8, [sp, #12]
 80083f2:	2330      	movs	r3, #48	@ 0x30
 80083f4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80085a4 <_vfiprintf_r+0x21c>
 80083f8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80083fc:	f04f 0901 	mov.w	r9, #1
 8008400:	4623      	mov	r3, r4
 8008402:	469a      	mov	sl, r3
 8008404:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008408:	b10a      	cbz	r2, 800840e <_vfiprintf_r+0x86>
 800840a:	2a25      	cmp	r2, #37	@ 0x25
 800840c:	d1f9      	bne.n	8008402 <_vfiprintf_r+0x7a>
 800840e:	ebba 0b04 	subs.w	fp, sl, r4
 8008412:	d00b      	beq.n	800842c <_vfiprintf_r+0xa4>
 8008414:	465b      	mov	r3, fp
 8008416:	4622      	mov	r2, r4
 8008418:	4629      	mov	r1, r5
 800841a:	4630      	mov	r0, r6
 800841c:	f7ff ffa1 	bl	8008362 <__sfputs_r>
 8008420:	3001      	adds	r0, #1
 8008422:	f000 80a7 	beq.w	8008574 <_vfiprintf_r+0x1ec>
 8008426:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008428:	445a      	add	r2, fp
 800842a:	9209      	str	r2, [sp, #36]	@ 0x24
 800842c:	f89a 3000 	ldrb.w	r3, [sl]
 8008430:	2b00      	cmp	r3, #0
 8008432:	f000 809f 	beq.w	8008574 <_vfiprintf_r+0x1ec>
 8008436:	2300      	movs	r3, #0
 8008438:	f04f 32ff 	mov.w	r2, #4294967295
 800843c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008440:	f10a 0a01 	add.w	sl, sl, #1
 8008444:	9304      	str	r3, [sp, #16]
 8008446:	9307      	str	r3, [sp, #28]
 8008448:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800844c:	931a      	str	r3, [sp, #104]	@ 0x68
 800844e:	4654      	mov	r4, sl
 8008450:	2205      	movs	r2, #5
 8008452:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008456:	4853      	ldr	r0, [pc, #332]	@ (80085a4 <_vfiprintf_r+0x21c>)
 8008458:	f7f7 feda 	bl	8000210 <memchr>
 800845c:	9a04      	ldr	r2, [sp, #16]
 800845e:	b9d8      	cbnz	r0, 8008498 <_vfiprintf_r+0x110>
 8008460:	06d1      	lsls	r1, r2, #27
 8008462:	bf44      	itt	mi
 8008464:	2320      	movmi	r3, #32
 8008466:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800846a:	0713      	lsls	r3, r2, #28
 800846c:	bf44      	itt	mi
 800846e:	232b      	movmi	r3, #43	@ 0x2b
 8008470:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008474:	f89a 3000 	ldrb.w	r3, [sl]
 8008478:	2b2a      	cmp	r3, #42	@ 0x2a
 800847a:	d015      	beq.n	80084a8 <_vfiprintf_r+0x120>
 800847c:	9a07      	ldr	r2, [sp, #28]
 800847e:	4654      	mov	r4, sl
 8008480:	2000      	movs	r0, #0
 8008482:	f04f 0c0a 	mov.w	ip, #10
 8008486:	4621      	mov	r1, r4
 8008488:	f811 3b01 	ldrb.w	r3, [r1], #1
 800848c:	3b30      	subs	r3, #48	@ 0x30
 800848e:	2b09      	cmp	r3, #9
 8008490:	d94b      	bls.n	800852a <_vfiprintf_r+0x1a2>
 8008492:	b1b0      	cbz	r0, 80084c2 <_vfiprintf_r+0x13a>
 8008494:	9207      	str	r2, [sp, #28]
 8008496:	e014      	b.n	80084c2 <_vfiprintf_r+0x13a>
 8008498:	eba0 0308 	sub.w	r3, r0, r8
 800849c:	fa09 f303 	lsl.w	r3, r9, r3
 80084a0:	4313      	orrs	r3, r2
 80084a2:	9304      	str	r3, [sp, #16]
 80084a4:	46a2      	mov	sl, r4
 80084a6:	e7d2      	b.n	800844e <_vfiprintf_r+0xc6>
 80084a8:	9b03      	ldr	r3, [sp, #12]
 80084aa:	1d19      	adds	r1, r3, #4
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	9103      	str	r1, [sp, #12]
 80084b0:	2b00      	cmp	r3, #0
 80084b2:	bfbb      	ittet	lt
 80084b4:	425b      	neglt	r3, r3
 80084b6:	f042 0202 	orrlt.w	r2, r2, #2
 80084ba:	9307      	strge	r3, [sp, #28]
 80084bc:	9307      	strlt	r3, [sp, #28]
 80084be:	bfb8      	it	lt
 80084c0:	9204      	strlt	r2, [sp, #16]
 80084c2:	7823      	ldrb	r3, [r4, #0]
 80084c4:	2b2e      	cmp	r3, #46	@ 0x2e
 80084c6:	d10a      	bne.n	80084de <_vfiprintf_r+0x156>
 80084c8:	7863      	ldrb	r3, [r4, #1]
 80084ca:	2b2a      	cmp	r3, #42	@ 0x2a
 80084cc:	d132      	bne.n	8008534 <_vfiprintf_r+0x1ac>
 80084ce:	9b03      	ldr	r3, [sp, #12]
 80084d0:	1d1a      	adds	r2, r3, #4
 80084d2:	681b      	ldr	r3, [r3, #0]
 80084d4:	9203      	str	r2, [sp, #12]
 80084d6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80084da:	3402      	adds	r4, #2
 80084dc:	9305      	str	r3, [sp, #20]
 80084de:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80085b4 <_vfiprintf_r+0x22c>
 80084e2:	7821      	ldrb	r1, [r4, #0]
 80084e4:	2203      	movs	r2, #3
 80084e6:	4650      	mov	r0, sl
 80084e8:	f7f7 fe92 	bl	8000210 <memchr>
 80084ec:	b138      	cbz	r0, 80084fe <_vfiprintf_r+0x176>
 80084ee:	9b04      	ldr	r3, [sp, #16]
 80084f0:	eba0 000a 	sub.w	r0, r0, sl
 80084f4:	2240      	movs	r2, #64	@ 0x40
 80084f6:	4082      	lsls	r2, r0
 80084f8:	4313      	orrs	r3, r2
 80084fa:	3401      	adds	r4, #1
 80084fc:	9304      	str	r3, [sp, #16]
 80084fe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008502:	4829      	ldr	r0, [pc, #164]	@ (80085a8 <_vfiprintf_r+0x220>)
 8008504:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008508:	2206      	movs	r2, #6
 800850a:	f7f7 fe81 	bl	8000210 <memchr>
 800850e:	2800      	cmp	r0, #0
 8008510:	d03f      	beq.n	8008592 <_vfiprintf_r+0x20a>
 8008512:	4b26      	ldr	r3, [pc, #152]	@ (80085ac <_vfiprintf_r+0x224>)
 8008514:	bb1b      	cbnz	r3, 800855e <_vfiprintf_r+0x1d6>
 8008516:	9b03      	ldr	r3, [sp, #12]
 8008518:	3307      	adds	r3, #7
 800851a:	f023 0307 	bic.w	r3, r3, #7
 800851e:	3308      	adds	r3, #8
 8008520:	9303      	str	r3, [sp, #12]
 8008522:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008524:	443b      	add	r3, r7
 8008526:	9309      	str	r3, [sp, #36]	@ 0x24
 8008528:	e76a      	b.n	8008400 <_vfiprintf_r+0x78>
 800852a:	fb0c 3202 	mla	r2, ip, r2, r3
 800852e:	460c      	mov	r4, r1
 8008530:	2001      	movs	r0, #1
 8008532:	e7a8      	b.n	8008486 <_vfiprintf_r+0xfe>
 8008534:	2300      	movs	r3, #0
 8008536:	3401      	adds	r4, #1
 8008538:	9305      	str	r3, [sp, #20]
 800853a:	4619      	mov	r1, r3
 800853c:	f04f 0c0a 	mov.w	ip, #10
 8008540:	4620      	mov	r0, r4
 8008542:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008546:	3a30      	subs	r2, #48	@ 0x30
 8008548:	2a09      	cmp	r2, #9
 800854a:	d903      	bls.n	8008554 <_vfiprintf_r+0x1cc>
 800854c:	2b00      	cmp	r3, #0
 800854e:	d0c6      	beq.n	80084de <_vfiprintf_r+0x156>
 8008550:	9105      	str	r1, [sp, #20]
 8008552:	e7c4      	b.n	80084de <_vfiprintf_r+0x156>
 8008554:	fb0c 2101 	mla	r1, ip, r1, r2
 8008558:	4604      	mov	r4, r0
 800855a:	2301      	movs	r3, #1
 800855c:	e7f0      	b.n	8008540 <_vfiprintf_r+0x1b8>
 800855e:	ab03      	add	r3, sp, #12
 8008560:	9300      	str	r3, [sp, #0]
 8008562:	462a      	mov	r2, r5
 8008564:	4b12      	ldr	r3, [pc, #72]	@ (80085b0 <_vfiprintf_r+0x228>)
 8008566:	a904      	add	r1, sp, #16
 8008568:	4630      	mov	r0, r6
 800856a:	f7fd fd25 	bl	8005fb8 <_printf_float>
 800856e:	4607      	mov	r7, r0
 8008570:	1c78      	adds	r0, r7, #1
 8008572:	d1d6      	bne.n	8008522 <_vfiprintf_r+0x19a>
 8008574:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008576:	07d9      	lsls	r1, r3, #31
 8008578:	d405      	bmi.n	8008586 <_vfiprintf_r+0x1fe>
 800857a:	89ab      	ldrh	r3, [r5, #12]
 800857c:	059a      	lsls	r2, r3, #22
 800857e:	d402      	bmi.n	8008586 <_vfiprintf_r+0x1fe>
 8008580:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008582:	f7fe fa9b 	bl	8006abc <__retarget_lock_release_recursive>
 8008586:	89ab      	ldrh	r3, [r5, #12]
 8008588:	065b      	lsls	r3, r3, #25
 800858a:	f53f af1f 	bmi.w	80083cc <_vfiprintf_r+0x44>
 800858e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008590:	e71e      	b.n	80083d0 <_vfiprintf_r+0x48>
 8008592:	ab03      	add	r3, sp, #12
 8008594:	9300      	str	r3, [sp, #0]
 8008596:	462a      	mov	r2, r5
 8008598:	4b05      	ldr	r3, [pc, #20]	@ (80085b0 <_vfiprintf_r+0x228>)
 800859a:	a904      	add	r1, sp, #16
 800859c:	4630      	mov	r0, r6
 800859e:	f7fd ffa3 	bl	80064e8 <_printf_i>
 80085a2:	e7e4      	b.n	800856e <_vfiprintf_r+0x1e6>
 80085a4:	08008d66 	.word	0x08008d66
 80085a8:	08008d70 	.word	0x08008d70
 80085ac:	08005fb9 	.word	0x08005fb9
 80085b0:	08008363 	.word	0x08008363
 80085b4:	08008d6c 	.word	0x08008d6c

080085b8 <__sflush_r>:
 80085b8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80085bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80085c0:	0716      	lsls	r6, r2, #28
 80085c2:	4605      	mov	r5, r0
 80085c4:	460c      	mov	r4, r1
 80085c6:	d454      	bmi.n	8008672 <__sflush_r+0xba>
 80085c8:	684b      	ldr	r3, [r1, #4]
 80085ca:	2b00      	cmp	r3, #0
 80085cc:	dc02      	bgt.n	80085d4 <__sflush_r+0x1c>
 80085ce:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80085d0:	2b00      	cmp	r3, #0
 80085d2:	dd48      	ble.n	8008666 <__sflush_r+0xae>
 80085d4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80085d6:	2e00      	cmp	r6, #0
 80085d8:	d045      	beq.n	8008666 <__sflush_r+0xae>
 80085da:	2300      	movs	r3, #0
 80085dc:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80085e0:	682f      	ldr	r7, [r5, #0]
 80085e2:	6a21      	ldr	r1, [r4, #32]
 80085e4:	602b      	str	r3, [r5, #0]
 80085e6:	d030      	beq.n	800864a <__sflush_r+0x92>
 80085e8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80085ea:	89a3      	ldrh	r3, [r4, #12]
 80085ec:	0759      	lsls	r1, r3, #29
 80085ee:	d505      	bpl.n	80085fc <__sflush_r+0x44>
 80085f0:	6863      	ldr	r3, [r4, #4]
 80085f2:	1ad2      	subs	r2, r2, r3
 80085f4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80085f6:	b10b      	cbz	r3, 80085fc <__sflush_r+0x44>
 80085f8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80085fa:	1ad2      	subs	r2, r2, r3
 80085fc:	2300      	movs	r3, #0
 80085fe:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008600:	6a21      	ldr	r1, [r4, #32]
 8008602:	4628      	mov	r0, r5
 8008604:	47b0      	blx	r6
 8008606:	1c43      	adds	r3, r0, #1
 8008608:	89a3      	ldrh	r3, [r4, #12]
 800860a:	d106      	bne.n	800861a <__sflush_r+0x62>
 800860c:	6829      	ldr	r1, [r5, #0]
 800860e:	291d      	cmp	r1, #29
 8008610:	d82b      	bhi.n	800866a <__sflush_r+0xb2>
 8008612:	4a2a      	ldr	r2, [pc, #168]	@ (80086bc <__sflush_r+0x104>)
 8008614:	40ca      	lsrs	r2, r1
 8008616:	07d6      	lsls	r6, r2, #31
 8008618:	d527      	bpl.n	800866a <__sflush_r+0xb2>
 800861a:	2200      	movs	r2, #0
 800861c:	6062      	str	r2, [r4, #4]
 800861e:	04d9      	lsls	r1, r3, #19
 8008620:	6922      	ldr	r2, [r4, #16]
 8008622:	6022      	str	r2, [r4, #0]
 8008624:	d504      	bpl.n	8008630 <__sflush_r+0x78>
 8008626:	1c42      	adds	r2, r0, #1
 8008628:	d101      	bne.n	800862e <__sflush_r+0x76>
 800862a:	682b      	ldr	r3, [r5, #0]
 800862c:	b903      	cbnz	r3, 8008630 <__sflush_r+0x78>
 800862e:	6560      	str	r0, [r4, #84]	@ 0x54
 8008630:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008632:	602f      	str	r7, [r5, #0]
 8008634:	b1b9      	cbz	r1, 8008666 <__sflush_r+0xae>
 8008636:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800863a:	4299      	cmp	r1, r3
 800863c:	d002      	beq.n	8008644 <__sflush_r+0x8c>
 800863e:	4628      	mov	r0, r5
 8008640:	f7ff f8a6 	bl	8007790 <_free_r>
 8008644:	2300      	movs	r3, #0
 8008646:	6363      	str	r3, [r4, #52]	@ 0x34
 8008648:	e00d      	b.n	8008666 <__sflush_r+0xae>
 800864a:	2301      	movs	r3, #1
 800864c:	4628      	mov	r0, r5
 800864e:	47b0      	blx	r6
 8008650:	4602      	mov	r2, r0
 8008652:	1c50      	adds	r0, r2, #1
 8008654:	d1c9      	bne.n	80085ea <__sflush_r+0x32>
 8008656:	682b      	ldr	r3, [r5, #0]
 8008658:	2b00      	cmp	r3, #0
 800865a:	d0c6      	beq.n	80085ea <__sflush_r+0x32>
 800865c:	2b1d      	cmp	r3, #29
 800865e:	d001      	beq.n	8008664 <__sflush_r+0xac>
 8008660:	2b16      	cmp	r3, #22
 8008662:	d11e      	bne.n	80086a2 <__sflush_r+0xea>
 8008664:	602f      	str	r7, [r5, #0]
 8008666:	2000      	movs	r0, #0
 8008668:	e022      	b.n	80086b0 <__sflush_r+0xf8>
 800866a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800866e:	b21b      	sxth	r3, r3
 8008670:	e01b      	b.n	80086aa <__sflush_r+0xf2>
 8008672:	690f      	ldr	r7, [r1, #16]
 8008674:	2f00      	cmp	r7, #0
 8008676:	d0f6      	beq.n	8008666 <__sflush_r+0xae>
 8008678:	0793      	lsls	r3, r2, #30
 800867a:	680e      	ldr	r6, [r1, #0]
 800867c:	bf08      	it	eq
 800867e:	694b      	ldreq	r3, [r1, #20]
 8008680:	600f      	str	r7, [r1, #0]
 8008682:	bf18      	it	ne
 8008684:	2300      	movne	r3, #0
 8008686:	eba6 0807 	sub.w	r8, r6, r7
 800868a:	608b      	str	r3, [r1, #8]
 800868c:	f1b8 0f00 	cmp.w	r8, #0
 8008690:	dde9      	ble.n	8008666 <__sflush_r+0xae>
 8008692:	6a21      	ldr	r1, [r4, #32]
 8008694:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8008696:	4643      	mov	r3, r8
 8008698:	463a      	mov	r2, r7
 800869a:	4628      	mov	r0, r5
 800869c:	47b0      	blx	r6
 800869e:	2800      	cmp	r0, #0
 80086a0:	dc08      	bgt.n	80086b4 <__sflush_r+0xfc>
 80086a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80086a6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80086aa:	81a3      	strh	r3, [r4, #12]
 80086ac:	f04f 30ff 	mov.w	r0, #4294967295
 80086b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80086b4:	4407      	add	r7, r0
 80086b6:	eba8 0800 	sub.w	r8, r8, r0
 80086ba:	e7e7      	b.n	800868c <__sflush_r+0xd4>
 80086bc:	20400001 	.word	0x20400001

080086c0 <_fflush_r>:
 80086c0:	b538      	push	{r3, r4, r5, lr}
 80086c2:	690b      	ldr	r3, [r1, #16]
 80086c4:	4605      	mov	r5, r0
 80086c6:	460c      	mov	r4, r1
 80086c8:	b913      	cbnz	r3, 80086d0 <_fflush_r+0x10>
 80086ca:	2500      	movs	r5, #0
 80086cc:	4628      	mov	r0, r5
 80086ce:	bd38      	pop	{r3, r4, r5, pc}
 80086d0:	b118      	cbz	r0, 80086da <_fflush_r+0x1a>
 80086d2:	6a03      	ldr	r3, [r0, #32]
 80086d4:	b90b      	cbnz	r3, 80086da <_fflush_r+0x1a>
 80086d6:	f7fe f8b1 	bl	800683c <__sinit>
 80086da:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80086de:	2b00      	cmp	r3, #0
 80086e0:	d0f3      	beq.n	80086ca <_fflush_r+0xa>
 80086e2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80086e4:	07d0      	lsls	r0, r2, #31
 80086e6:	d404      	bmi.n	80086f2 <_fflush_r+0x32>
 80086e8:	0599      	lsls	r1, r3, #22
 80086ea:	d402      	bmi.n	80086f2 <_fflush_r+0x32>
 80086ec:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80086ee:	f7fe f9e4 	bl	8006aba <__retarget_lock_acquire_recursive>
 80086f2:	4628      	mov	r0, r5
 80086f4:	4621      	mov	r1, r4
 80086f6:	f7ff ff5f 	bl	80085b8 <__sflush_r>
 80086fa:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80086fc:	07da      	lsls	r2, r3, #31
 80086fe:	4605      	mov	r5, r0
 8008700:	d4e4      	bmi.n	80086cc <_fflush_r+0xc>
 8008702:	89a3      	ldrh	r3, [r4, #12]
 8008704:	059b      	lsls	r3, r3, #22
 8008706:	d4e1      	bmi.n	80086cc <_fflush_r+0xc>
 8008708:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800870a:	f7fe f9d7 	bl	8006abc <__retarget_lock_release_recursive>
 800870e:	e7dd      	b.n	80086cc <_fflush_r+0xc>

08008710 <__swbuf_r>:
 8008710:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008712:	460e      	mov	r6, r1
 8008714:	4614      	mov	r4, r2
 8008716:	4605      	mov	r5, r0
 8008718:	b118      	cbz	r0, 8008722 <__swbuf_r+0x12>
 800871a:	6a03      	ldr	r3, [r0, #32]
 800871c:	b90b      	cbnz	r3, 8008722 <__swbuf_r+0x12>
 800871e:	f7fe f88d 	bl	800683c <__sinit>
 8008722:	69a3      	ldr	r3, [r4, #24]
 8008724:	60a3      	str	r3, [r4, #8]
 8008726:	89a3      	ldrh	r3, [r4, #12]
 8008728:	071a      	lsls	r2, r3, #28
 800872a:	d501      	bpl.n	8008730 <__swbuf_r+0x20>
 800872c:	6923      	ldr	r3, [r4, #16]
 800872e:	b943      	cbnz	r3, 8008742 <__swbuf_r+0x32>
 8008730:	4621      	mov	r1, r4
 8008732:	4628      	mov	r0, r5
 8008734:	f000 f82a 	bl	800878c <__swsetup_r>
 8008738:	b118      	cbz	r0, 8008742 <__swbuf_r+0x32>
 800873a:	f04f 37ff 	mov.w	r7, #4294967295
 800873e:	4638      	mov	r0, r7
 8008740:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008742:	6823      	ldr	r3, [r4, #0]
 8008744:	6922      	ldr	r2, [r4, #16]
 8008746:	1a98      	subs	r0, r3, r2
 8008748:	6963      	ldr	r3, [r4, #20]
 800874a:	b2f6      	uxtb	r6, r6
 800874c:	4283      	cmp	r3, r0
 800874e:	4637      	mov	r7, r6
 8008750:	dc05      	bgt.n	800875e <__swbuf_r+0x4e>
 8008752:	4621      	mov	r1, r4
 8008754:	4628      	mov	r0, r5
 8008756:	f7ff ffb3 	bl	80086c0 <_fflush_r>
 800875a:	2800      	cmp	r0, #0
 800875c:	d1ed      	bne.n	800873a <__swbuf_r+0x2a>
 800875e:	68a3      	ldr	r3, [r4, #8]
 8008760:	3b01      	subs	r3, #1
 8008762:	60a3      	str	r3, [r4, #8]
 8008764:	6823      	ldr	r3, [r4, #0]
 8008766:	1c5a      	adds	r2, r3, #1
 8008768:	6022      	str	r2, [r4, #0]
 800876a:	701e      	strb	r6, [r3, #0]
 800876c:	6962      	ldr	r2, [r4, #20]
 800876e:	1c43      	adds	r3, r0, #1
 8008770:	429a      	cmp	r2, r3
 8008772:	d004      	beq.n	800877e <__swbuf_r+0x6e>
 8008774:	89a3      	ldrh	r3, [r4, #12]
 8008776:	07db      	lsls	r3, r3, #31
 8008778:	d5e1      	bpl.n	800873e <__swbuf_r+0x2e>
 800877a:	2e0a      	cmp	r6, #10
 800877c:	d1df      	bne.n	800873e <__swbuf_r+0x2e>
 800877e:	4621      	mov	r1, r4
 8008780:	4628      	mov	r0, r5
 8008782:	f7ff ff9d 	bl	80086c0 <_fflush_r>
 8008786:	2800      	cmp	r0, #0
 8008788:	d0d9      	beq.n	800873e <__swbuf_r+0x2e>
 800878a:	e7d6      	b.n	800873a <__swbuf_r+0x2a>

0800878c <__swsetup_r>:
 800878c:	b538      	push	{r3, r4, r5, lr}
 800878e:	4b29      	ldr	r3, [pc, #164]	@ (8008834 <__swsetup_r+0xa8>)
 8008790:	4605      	mov	r5, r0
 8008792:	6818      	ldr	r0, [r3, #0]
 8008794:	460c      	mov	r4, r1
 8008796:	b118      	cbz	r0, 80087a0 <__swsetup_r+0x14>
 8008798:	6a03      	ldr	r3, [r0, #32]
 800879a:	b90b      	cbnz	r3, 80087a0 <__swsetup_r+0x14>
 800879c:	f7fe f84e 	bl	800683c <__sinit>
 80087a0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80087a4:	0719      	lsls	r1, r3, #28
 80087a6:	d422      	bmi.n	80087ee <__swsetup_r+0x62>
 80087a8:	06da      	lsls	r2, r3, #27
 80087aa:	d407      	bmi.n	80087bc <__swsetup_r+0x30>
 80087ac:	2209      	movs	r2, #9
 80087ae:	602a      	str	r2, [r5, #0]
 80087b0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80087b4:	81a3      	strh	r3, [r4, #12]
 80087b6:	f04f 30ff 	mov.w	r0, #4294967295
 80087ba:	e033      	b.n	8008824 <__swsetup_r+0x98>
 80087bc:	0758      	lsls	r0, r3, #29
 80087be:	d512      	bpl.n	80087e6 <__swsetup_r+0x5a>
 80087c0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80087c2:	b141      	cbz	r1, 80087d6 <__swsetup_r+0x4a>
 80087c4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80087c8:	4299      	cmp	r1, r3
 80087ca:	d002      	beq.n	80087d2 <__swsetup_r+0x46>
 80087cc:	4628      	mov	r0, r5
 80087ce:	f7fe ffdf 	bl	8007790 <_free_r>
 80087d2:	2300      	movs	r3, #0
 80087d4:	6363      	str	r3, [r4, #52]	@ 0x34
 80087d6:	89a3      	ldrh	r3, [r4, #12]
 80087d8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80087dc:	81a3      	strh	r3, [r4, #12]
 80087de:	2300      	movs	r3, #0
 80087e0:	6063      	str	r3, [r4, #4]
 80087e2:	6923      	ldr	r3, [r4, #16]
 80087e4:	6023      	str	r3, [r4, #0]
 80087e6:	89a3      	ldrh	r3, [r4, #12]
 80087e8:	f043 0308 	orr.w	r3, r3, #8
 80087ec:	81a3      	strh	r3, [r4, #12]
 80087ee:	6923      	ldr	r3, [r4, #16]
 80087f0:	b94b      	cbnz	r3, 8008806 <__swsetup_r+0x7a>
 80087f2:	89a3      	ldrh	r3, [r4, #12]
 80087f4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80087f8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80087fc:	d003      	beq.n	8008806 <__swsetup_r+0x7a>
 80087fe:	4621      	mov	r1, r4
 8008800:	4628      	mov	r0, r5
 8008802:	f000 f8fb 	bl	80089fc <__smakebuf_r>
 8008806:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800880a:	f013 0201 	ands.w	r2, r3, #1
 800880e:	d00a      	beq.n	8008826 <__swsetup_r+0x9a>
 8008810:	2200      	movs	r2, #0
 8008812:	60a2      	str	r2, [r4, #8]
 8008814:	6962      	ldr	r2, [r4, #20]
 8008816:	4252      	negs	r2, r2
 8008818:	61a2      	str	r2, [r4, #24]
 800881a:	6922      	ldr	r2, [r4, #16]
 800881c:	b942      	cbnz	r2, 8008830 <__swsetup_r+0xa4>
 800881e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8008822:	d1c5      	bne.n	80087b0 <__swsetup_r+0x24>
 8008824:	bd38      	pop	{r3, r4, r5, pc}
 8008826:	0799      	lsls	r1, r3, #30
 8008828:	bf58      	it	pl
 800882a:	6962      	ldrpl	r2, [r4, #20]
 800882c:	60a2      	str	r2, [r4, #8]
 800882e:	e7f4      	b.n	800881a <__swsetup_r+0x8e>
 8008830:	2000      	movs	r0, #0
 8008832:	e7f7      	b.n	8008824 <__swsetup_r+0x98>
 8008834:	2000001c 	.word	0x2000001c

08008838 <memmove>:
 8008838:	4288      	cmp	r0, r1
 800883a:	b510      	push	{r4, lr}
 800883c:	eb01 0402 	add.w	r4, r1, r2
 8008840:	d902      	bls.n	8008848 <memmove+0x10>
 8008842:	4284      	cmp	r4, r0
 8008844:	4623      	mov	r3, r4
 8008846:	d807      	bhi.n	8008858 <memmove+0x20>
 8008848:	1e43      	subs	r3, r0, #1
 800884a:	42a1      	cmp	r1, r4
 800884c:	d008      	beq.n	8008860 <memmove+0x28>
 800884e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008852:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008856:	e7f8      	b.n	800884a <memmove+0x12>
 8008858:	4402      	add	r2, r0
 800885a:	4601      	mov	r1, r0
 800885c:	428a      	cmp	r2, r1
 800885e:	d100      	bne.n	8008862 <memmove+0x2a>
 8008860:	bd10      	pop	{r4, pc}
 8008862:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008866:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800886a:	e7f7      	b.n	800885c <memmove+0x24>

0800886c <_sbrk_r>:
 800886c:	b538      	push	{r3, r4, r5, lr}
 800886e:	4d06      	ldr	r5, [pc, #24]	@ (8008888 <_sbrk_r+0x1c>)
 8008870:	2300      	movs	r3, #0
 8008872:	4604      	mov	r4, r0
 8008874:	4608      	mov	r0, r1
 8008876:	602b      	str	r3, [r5, #0]
 8008878:	f7f8 fe6e 	bl	8001558 <_sbrk>
 800887c:	1c43      	adds	r3, r0, #1
 800887e:	d102      	bne.n	8008886 <_sbrk_r+0x1a>
 8008880:	682b      	ldr	r3, [r5, #0]
 8008882:	b103      	cbz	r3, 8008886 <_sbrk_r+0x1a>
 8008884:	6023      	str	r3, [r4, #0]
 8008886:	bd38      	pop	{r3, r4, r5, pc}
 8008888:	20004d8c 	.word	0x20004d8c

0800888c <__assert_func>:
 800888c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800888e:	4614      	mov	r4, r2
 8008890:	461a      	mov	r2, r3
 8008892:	4b09      	ldr	r3, [pc, #36]	@ (80088b8 <__assert_func+0x2c>)
 8008894:	681b      	ldr	r3, [r3, #0]
 8008896:	4605      	mov	r5, r0
 8008898:	68d8      	ldr	r0, [r3, #12]
 800889a:	b14c      	cbz	r4, 80088b0 <__assert_func+0x24>
 800889c:	4b07      	ldr	r3, [pc, #28]	@ (80088bc <__assert_func+0x30>)
 800889e:	9100      	str	r1, [sp, #0]
 80088a0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80088a4:	4906      	ldr	r1, [pc, #24]	@ (80088c0 <__assert_func+0x34>)
 80088a6:	462b      	mov	r3, r5
 80088a8:	f000 f870 	bl	800898c <fiprintf>
 80088ac:	f000 f904 	bl	8008ab8 <abort>
 80088b0:	4b04      	ldr	r3, [pc, #16]	@ (80088c4 <__assert_func+0x38>)
 80088b2:	461c      	mov	r4, r3
 80088b4:	e7f3      	b.n	800889e <__assert_func+0x12>
 80088b6:	bf00      	nop
 80088b8:	2000001c 	.word	0x2000001c
 80088bc:	08008d81 	.word	0x08008d81
 80088c0:	08008d8e 	.word	0x08008d8e
 80088c4:	08008dbc 	.word	0x08008dbc

080088c8 <_calloc_r>:
 80088c8:	b570      	push	{r4, r5, r6, lr}
 80088ca:	fba1 5402 	umull	r5, r4, r1, r2
 80088ce:	b934      	cbnz	r4, 80088de <_calloc_r+0x16>
 80088d0:	4629      	mov	r1, r5
 80088d2:	f7fe ffd1 	bl	8007878 <_malloc_r>
 80088d6:	4606      	mov	r6, r0
 80088d8:	b928      	cbnz	r0, 80088e6 <_calloc_r+0x1e>
 80088da:	4630      	mov	r0, r6
 80088dc:	bd70      	pop	{r4, r5, r6, pc}
 80088de:	220c      	movs	r2, #12
 80088e0:	6002      	str	r2, [r0, #0]
 80088e2:	2600      	movs	r6, #0
 80088e4:	e7f9      	b.n	80088da <_calloc_r+0x12>
 80088e6:	462a      	mov	r2, r5
 80088e8:	4621      	mov	r1, r4
 80088ea:	f7fe f868 	bl	80069be <memset>
 80088ee:	e7f4      	b.n	80088da <_calloc_r+0x12>

080088f0 <__ascii_mbtowc>:
 80088f0:	b082      	sub	sp, #8
 80088f2:	b901      	cbnz	r1, 80088f6 <__ascii_mbtowc+0x6>
 80088f4:	a901      	add	r1, sp, #4
 80088f6:	b142      	cbz	r2, 800890a <__ascii_mbtowc+0x1a>
 80088f8:	b14b      	cbz	r3, 800890e <__ascii_mbtowc+0x1e>
 80088fa:	7813      	ldrb	r3, [r2, #0]
 80088fc:	600b      	str	r3, [r1, #0]
 80088fe:	7812      	ldrb	r2, [r2, #0]
 8008900:	1e10      	subs	r0, r2, #0
 8008902:	bf18      	it	ne
 8008904:	2001      	movne	r0, #1
 8008906:	b002      	add	sp, #8
 8008908:	4770      	bx	lr
 800890a:	4610      	mov	r0, r2
 800890c:	e7fb      	b.n	8008906 <__ascii_mbtowc+0x16>
 800890e:	f06f 0001 	mvn.w	r0, #1
 8008912:	e7f8      	b.n	8008906 <__ascii_mbtowc+0x16>

08008914 <_realloc_r>:
 8008914:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008918:	4607      	mov	r7, r0
 800891a:	4614      	mov	r4, r2
 800891c:	460d      	mov	r5, r1
 800891e:	b921      	cbnz	r1, 800892a <_realloc_r+0x16>
 8008920:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008924:	4611      	mov	r1, r2
 8008926:	f7fe bfa7 	b.w	8007878 <_malloc_r>
 800892a:	b92a      	cbnz	r2, 8008938 <_realloc_r+0x24>
 800892c:	f7fe ff30 	bl	8007790 <_free_r>
 8008930:	4625      	mov	r5, r4
 8008932:	4628      	mov	r0, r5
 8008934:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008938:	f000 f8c5 	bl	8008ac6 <_malloc_usable_size_r>
 800893c:	4284      	cmp	r4, r0
 800893e:	4606      	mov	r6, r0
 8008940:	d802      	bhi.n	8008948 <_realloc_r+0x34>
 8008942:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008946:	d8f4      	bhi.n	8008932 <_realloc_r+0x1e>
 8008948:	4621      	mov	r1, r4
 800894a:	4638      	mov	r0, r7
 800894c:	f7fe ff94 	bl	8007878 <_malloc_r>
 8008950:	4680      	mov	r8, r0
 8008952:	b908      	cbnz	r0, 8008958 <_realloc_r+0x44>
 8008954:	4645      	mov	r5, r8
 8008956:	e7ec      	b.n	8008932 <_realloc_r+0x1e>
 8008958:	42b4      	cmp	r4, r6
 800895a:	4622      	mov	r2, r4
 800895c:	4629      	mov	r1, r5
 800895e:	bf28      	it	cs
 8008960:	4632      	movcs	r2, r6
 8008962:	f7fe f8ac 	bl	8006abe <memcpy>
 8008966:	4629      	mov	r1, r5
 8008968:	4638      	mov	r0, r7
 800896a:	f7fe ff11 	bl	8007790 <_free_r>
 800896e:	e7f1      	b.n	8008954 <_realloc_r+0x40>

08008970 <__ascii_wctomb>:
 8008970:	4603      	mov	r3, r0
 8008972:	4608      	mov	r0, r1
 8008974:	b141      	cbz	r1, 8008988 <__ascii_wctomb+0x18>
 8008976:	2aff      	cmp	r2, #255	@ 0xff
 8008978:	d904      	bls.n	8008984 <__ascii_wctomb+0x14>
 800897a:	228a      	movs	r2, #138	@ 0x8a
 800897c:	601a      	str	r2, [r3, #0]
 800897e:	f04f 30ff 	mov.w	r0, #4294967295
 8008982:	4770      	bx	lr
 8008984:	700a      	strb	r2, [r1, #0]
 8008986:	2001      	movs	r0, #1
 8008988:	4770      	bx	lr
	...

0800898c <fiprintf>:
 800898c:	b40e      	push	{r1, r2, r3}
 800898e:	b503      	push	{r0, r1, lr}
 8008990:	4601      	mov	r1, r0
 8008992:	ab03      	add	r3, sp, #12
 8008994:	4805      	ldr	r0, [pc, #20]	@ (80089ac <fiprintf+0x20>)
 8008996:	f853 2b04 	ldr.w	r2, [r3], #4
 800899a:	6800      	ldr	r0, [r0, #0]
 800899c:	9301      	str	r3, [sp, #4]
 800899e:	f7ff fcf3 	bl	8008388 <_vfiprintf_r>
 80089a2:	b002      	add	sp, #8
 80089a4:	f85d eb04 	ldr.w	lr, [sp], #4
 80089a8:	b003      	add	sp, #12
 80089aa:	4770      	bx	lr
 80089ac:	2000001c 	.word	0x2000001c

080089b0 <__swhatbuf_r>:
 80089b0:	b570      	push	{r4, r5, r6, lr}
 80089b2:	460c      	mov	r4, r1
 80089b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80089b8:	2900      	cmp	r1, #0
 80089ba:	b096      	sub	sp, #88	@ 0x58
 80089bc:	4615      	mov	r5, r2
 80089be:	461e      	mov	r6, r3
 80089c0:	da0d      	bge.n	80089de <__swhatbuf_r+0x2e>
 80089c2:	89a3      	ldrh	r3, [r4, #12]
 80089c4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80089c8:	f04f 0100 	mov.w	r1, #0
 80089cc:	bf14      	ite	ne
 80089ce:	2340      	movne	r3, #64	@ 0x40
 80089d0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80089d4:	2000      	movs	r0, #0
 80089d6:	6031      	str	r1, [r6, #0]
 80089d8:	602b      	str	r3, [r5, #0]
 80089da:	b016      	add	sp, #88	@ 0x58
 80089dc:	bd70      	pop	{r4, r5, r6, pc}
 80089de:	466a      	mov	r2, sp
 80089e0:	f000 f848 	bl	8008a74 <_fstat_r>
 80089e4:	2800      	cmp	r0, #0
 80089e6:	dbec      	blt.n	80089c2 <__swhatbuf_r+0x12>
 80089e8:	9901      	ldr	r1, [sp, #4]
 80089ea:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80089ee:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80089f2:	4259      	negs	r1, r3
 80089f4:	4159      	adcs	r1, r3
 80089f6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80089fa:	e7eb      	b.n	80089d4 <__swhatbuf_r+0x24>

080089fc <__smakebuf_r>:
 80089fc:	898b      	ldrh	r3, [r1, #12]
 80089fe:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008a00:	079d      	lsls	r5, r3, #30
 8008a02:	4606      	mov	r6, r0
 8008a04:	460c      	mov	r4, r1
 8008a06:	d507      	bpl.n	8008a18 <__smakebuf_r+0x1c>
 8008a08:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008a0c:	6023      	str	r3, [r4, #0]
 8008a0e:	6123      	str	r3, [r4, #16]
 8008a10:	2301      	movs	r3, #1
 8008a12:	6163      	str	r3, [r4, #20]
 8008a14:	b003      	add	sp, #12
 8008a16:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008a18:	ab01      	add	r3, sp, #4
 8008a1a:	466a      	mov	r2, sp
 8008a1c:	f7ff ffc8 	bl	80089b0 <__swhatbuf_r>
 8008a20:	9f00      	ldr	r7, [sp, #0]
 8008a22:	4605      	mov	r5, r0
 8008a24:	4639      	mov	r1, r7
 8008a26:	4630      	mov	r0, r6
 8008a28:	f7fe ff26 	bl	8007878 <_malloc_r>
 8008a2c:	b948      	cbnz	r0, 8008a42 <__smakebuf_r+0x46>
 8008a2e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008a32:	059a      	lsls	r2, r3, #22
 8008a34:	d4ee      	bmi.n	8008a14 <__smakebuf_r+0x18>
 8008a36:	f023 0303 	bic.w	r3, r3, #3
 8008a3a:	f043 0302 	orr.w	r3, r3, #2
 8008a3e:	81a3      	strh	r3, [r4, #12]
 8008a40:	e7e2      	b.n	8008a08 <__smakebuf_r+0xc>
 8008a42:	89a3      	ldrh	r3, [r4, #12]
 8008a44:	6020      	str	r0, [r4, #0]
 8008a46:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008a4a:	81a3      	strh	r3, [r4, #12]
 8008a4c:	9b01      	ldr	r3, [sp, #4]
 8008a4e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8008a52:	b15b      	cbz	r3, 8008a6c <__smakebuf_r+0x70>
 8008a54:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008a58:	4630      	mov	r0, r6
 8008a5a:	f000 f81d 	bl	8008a98 <_isatty_r>
 8008a5e:	b128      	cbz	r0, 8008a6c <__smakebuf_r+0x70>
 8008a60:	89a3      	ldrh	r3, [r4, #12]
 8008a62:	f023 0303 	bic.w	r3, r3, #3
 8008a66:	f043 0301 	orr.w	r3, r3, #1
 8008a6a:	81a3      	strh	r3, [r4, #12]
 8008a6c:	89a3      	ldrh	r3, [r4, #12]
 8008a6e:	431d      	orrs	r5, r3
 8008a70:	81a5      	strh	r5, [r4, #12]
 8008a72:	e7cf      	b.n	8008a14 <__smakebuf_r+0x18>

08008a74 <_fstat_r>:
 8008a74:	b538      	push	{r3, r4, r5, lr}
 8008a76:	4d07      	ldr	r5, [pc, #28]	@ (8008a94 <_fstat_r+0x20>)
 8008a78:	2300      	movs	r3, #0
 8008a7a:	4604      	mov	r4, r0
 8008a7c:	4608      	mov	r0, r1
 8008a7e:	4611      	mov	r1, r2
 8008a80:	602b      	str	r3, [r5, #0]
 8008a82:	f7f8 fd41 	bl	8001508 <_fstat>
 8008a86:	1c43      	adds	r3, r0, #1
 8008a88:	d102      	bne.n	8008a90 <_fstat_r+0x1c>
 8008a8a:	682b      	ldr	r3, [r5, #0]
 8008a8c:	b103      	cbz	r3, 8008a90 <_fstat_r+0x1c>
 8008a8e:	6023      	str	r3, [r4, #0]
 8008a90:	bd38      	pop	{r3, r4, r5, pc}
 8008a92:	bf00      	nop
 8008a94:	20004d8c 	.word	0x20004d8c

08008a98 <_isatty_r>:
 8008a98:	b538      	push	{r3, r4, r5, lr}
 8008a9a:	4d06      	ldr	r5, [pc, #24]	@ (8008ab4 <_isatty_r+0x1c>)
 8008a9c:	2300      	movs	r3, #0
 8008a9e:	4604      	mov	r4, r0
 8008aa0:	4608      	mov	r0, r1
 8008aa2:	602b      	str	r3, [r5, #0]
 8008aa4:	f7f8 fd40 	bl	8001528 <_isatty>
 8008aa8:	1c43      	adds	r3, r0, #1
 8008aaa:	d102      	bne.n	8008ab2 <_isatty_r+0x1a>
 8008aac:	682b      	ldr	r3, [r5, #0]
 8008aae:	b103      	cbz	r3, 8008ab2 <_isatty_r+0x1a>
 8008ab0:	6023      	str	r3, [r4, #0]
 8008ab2:	bd38      	pop	{r3, r4, r5, pc}
 8008ab4:	20004d8c 	.word	0x20004d8c

08008ab8 <abort>:
 8008ab8:	b508      	push	{r3, lr}
 8008aba:	2006      	movs	r0, #6
 8008abc:	f000 f834 	bl	8008b28 <raise>
 8008ac0:	2001      	movs	r0, #1
 8008ac2:	f7f8 fcd1 	bl	8001468 <_exit>

08008ac6 <_malloc_usable_size_r>:
 8008ac6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008aca:	1f18      	subs	r0, r3, #4
 8008acc:	2b00      	cmp	r3, #0
 8008ace:	bfbc      	itt	lt
 8008ad0:	580b      	ldrlt	r3, [r1, r0]
 8008ad2:	18c0      	addlt	r0, r0, r3
 8008ad4:	4770      	bx	lr

08008ad6 <_raise_r>:
 8008ad6:	291f      	cmp	r1, #31
 8008ad8:	b538      	push	{r3, r4, r5, lr}
 8008ada:	4605      	mov	r5, r0
 8008adc:	460c      	mov	r4, r1
 8008ade:	d904      	bls.n	8008aea <_raise_r+0x14>
 8008ae0:	2316      	movs	r3, #22
 8008ae2:	6003      	str	r3, [r0, #0]
 8008ae4:	f04f 30ff 	mov.w	r0, #4294967295
 8008ae8:	bd38      	pop	{r3, r4, r5, pc}
 8008aea:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8008aec:	b112      	cbz	r2, 8008af4 <_raise_r+0x1e>
 8008aee:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008af2:	b94b      	cbnz	r3, 8008b08 <_raise_r+0x32>
 8008af4:	4628      	mov	r0, r5
 8008af6:	f000 f831 	bl	8008b5c <_getpid_r>
 8008afa:	4622      	mov	r2, r4
 8008afc:	4601      	mov	r1, r0
 8008afe:	4628      	mov	r0, r5
 8008b00:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008b04:	f000 b818 	b.w	8008b38 <_kill_r>
 8008b08:	2b01      	cmp	r3, #1
 8008b0a:	d00a      	beq.n	8008b22 <_raise_r+0x4c>
 8008b0c:	1c59      	adds	r1, r3, #1
 8008b0e:	d103      	bne.n	8008b18 <_raise_r+0x42>
 8008b10:	2316      	movs	r3, #22
 8008b12:	6003      	str	r3, [r0, #0]
 8008b14:	2001      	movs	r0, #1
 8008b16:	e7e7      	b.n	8008ae8 <_raise_r+0x12>
 8008b18:	2100      	movs	r1, #0
 8008b1a:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8008b1e:	4620      	mov	r0, r4
 8008b20:	4798      	blx	r3
 8008b22:	2000      	movs	r0, #0
 8008b24:	e7e0      	b.n	8008ae8 <_raise_r+0x12>
	...

08008b28 <raise>:
 8008b28:	4b02      	ldr	r3, [pc, #8]	@ (8008b34 <raise+0xc>)
 8008b2a:	4601      	mov	r1, r0
 8008b2c:	6818      	ldr	r0, [r3, #0]
 8008b2e:	f7ff bfd2 	b.w	8008ad6 <_raise_r>
 8008b32:	bf00      	nop
 8008b34:	2000001c 	.word	0x2000001c

08008b38 <_kill_r>:
 8008b38:	b538      	push	{r3, r4, r5, lr}
 8008b3a:	4d07      	ldr	r5, [pc, #28]	@ (8008b58 <_kill_r+0x20>)
 8008b3c:	2300      	movs	r3, #0
 8008b3e:	4604      	mov	r4, r0
 8008b40:	4608      	mov	r0, r1
 8008b42:	4611      	mov	r1, r2
 8008b44:	602b      	str	r3, [r5, #0]
 8008b46:	f7f8 fc7f 	bl	8001448 <_kill>
 8008b4a:	1c43      	adds	r3, r0, #1
 8008b4c:	d102      	bne.n	8008b54 <_kill_r+0x1c>
 8008b4e:	682b      	ldr	r3, [r5, #0]
 8008b50:	b103      	cbz	r3, 8008b54 <_kill_r+0x1c>
 8008b52:	6023      	str	r3, [r4, #0]
 8008b54:	bd38      	pop	{r3, r4, r5, pc}
 8008b56:	bf00      	nop
 8008b58:	20004d8c 	.word	0x20004d8c

08008b5c <_getpid_r>:
 8008b5c:	f7f8 bc6c 	b.w	8001438 <_getpid>

08008b60 <_init>:
 8008b60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b62:	bf00      	nop
 8008b64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008b66:	bc08      	pop	{r3}
 8008b68:	469e      	mov	lr, r3
 8008b6a:	4770      	bx	lr

08008b6c <_fini>:
 8008b6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b6e:	bf00      	nop
 8008b70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008b72:	bc08      	pop	{r3}
 8008b74:	469e      	mov	lr, r3
 8008b76:	4770      	bx	lr
