

================================================================
== Vitis HLS Report for 'nondf_kernel_2mm_x1'
================================================================
* Date:           Fri Sep 16 02:33:30 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.400 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   468228|   468228|  1.561 ms|  1.561 ms|  468228|  468228|     none|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- nondf_kernel_2mm_x1_loop_1     |     2112|     2112|        66|          -|          -|    32|        no|
        | + nondf_kernel_2mm_x1_loop_2    |       64|       64|         2|          -|          -|    32|        no|
        |- nondf_kernel_2mm_x1_loop_3     |   297024|   297024|      9282|          -|          -|    32|        no|
        | + nondf_kernel_2mm_x1_loop_4    |     9280|     9280|       290|          -|          -|    32|        no|
        |  ++ nondf_kernel_2mm_x1_loop_5  |      288|      288|         9|          -|          -|    32|        no|
        |- nondf_kernel_2mm_x1_loop_6     |   166976|   166976|      5218|          -|          -|    32|        no|
        | + nondf_kernel_2mm_x1_loop_7    |     5216|     5216|       163|          -|          -|    32|        no|
        |  ++ nondf_kernel_2mm_x1_loop_8  |      160|      160|         5|          -|          -|    32|        no|
        |- nondf_kernel_2mm_x1_loop_9     |     2112|     2112|        66|          -|          -|    32|        no|
        | + nondf_kernel_2mm_x1_loop_10   |       64|       64|         2|          -|          -|    32|        no|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 26
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 5 
3 --> 4 2 
4 --> 3 
5 --> 6 16 
6 --> 7 5 
7 --> 8 6 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 7 
16 --> 17 24 
17 --> 18 16 
18 --> 19 
19 --> 20 17 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 19 
24 --> 25 
25 --> 26 24 
26 --> 25 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_V = alloca i64 1" [./dut.cpp:69]   --->   Operation 27 'alloca' 'tmp_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%A_V = alloca i64 1" [./dut.cpp:70]   --->   Operation 28 'alloca' 'A_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 1024> <RAM>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%B_V = alloca i64 1" [./dut.cpp:71]   --->   Operation 29 'alloca' 'B_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 1024> <RAM>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%C_V = alloca i64 1" [./dut.cpp:72]   --->   Operation 30 'alloca' 'C_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%D_input_V = alloca i64 1" [./dut.cpp:73]   --->   Operation 31 'alloca' 'D_input_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%D_output_V = alloca i64 1" [./dut.cpp:74]   --->   Operation 32 'alloca' 'D_output_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 33 [1/1] (0.38ns)   --->   "%br_ln76 = br void" [./dut.cpp:76]   --->   Operation 33 'br' 'br_ln76' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.70>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%i = phi i6 %add_ln76, void, i6 0, void" [./dut.cpp:76]   --->   Operation 34 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.70ns)   --->   "%add_ln76 = add i6 %i, i6 1" [./dut.cpp:76]   --->   Operation 35 'add' 'add_ln76' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln78 = trunc i6 %i" [./dut.cpp:78]   --->   Operation 36 'trunc' 'trunc_ln78' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln78, i5 0" [./dut.cpp:76]   --->   Operation 37 'bitconcatenate' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.61ns)   --->   "%icmp_ln76 = icmp_eq  i6 %i, i6 32" [./dut.cpp:76]   --->   Operation 38 'icmp' 'icmp_ln76' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 39 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %icmp_ln76, void %.split18, void %.preheader1.preheader" [./dut.cpp:76]   --->   Operation 40 'br' 'br_ln76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln76 = specloopname void @_ssdm_op_SpecLoopName, void @empty_760" [./dut.cpp:76]   --->   Operation 41 'specloopname' 'specloopname_ln76' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.38ns)   --->   "%br_ln77 = br void" [./dut.cpp:77]   --->   Operation 42 'br' 'br_ln77' <Predicate = (!icmp_ln76)> <Delay = 0.38>
ST_2 : Operation 43 [1/1] (0.38ns)   --->   "%br_ln90 = br void %.preheader1" [./dut.cpp:90]   --->   Operation 43 'br' 'br_ln90' <Predicate = (icmp_ln76)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 1.92>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%j = phi i6 %add_ln77, void %.split16, i6 0, void %.split18" [./dut.cpp:77]   --->   Operation 44 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.70ns)   --->   "%add_ln77 = add i6 %j, i6 1" [./dut.cpp:77]   --->   Operation 45 'add' 'add_ln77' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln78 = zext i6 %j" [./dut.cpp:78]   --->   Operation 46 'zext' 'zext_ln78' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.72ns)   --->   "%add_ln78 = add i10 %tmp_cast, i10 %zext_ln78" [./dut.cpp:78]   --->   Operation 47 'add' 'add_ln78' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln78_1 = zext i10 %add_ln78" [./dut.cpp:78]   --->   Operation 48 'zext' 'zext_ln78_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_V_addr = getelementptr i32 %tmp_V, i64 0, i64 %zext_ln78_1" [./dut.cpp:78]   --->   Operation 49 'getelementptr' 'tmp_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%A_V_addr = getelementptr i512 %A_V, i64 0, i64 %zext_ln78_1" [./dut.cpp:79]   --->   Operation 50 'getelementptr' 'A_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%B_V_addr = getelementptr i512 %B_V, i64 0, i64 %zext_ln78_1" [./dut.cpp:80]   --->   Operation 51 'getelementptr' 'B_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%C_V_addr = getelementptr i32 %C_V, i64 0, i64 %zext_ln78_1" [./dut.cpp:81]   --->   Operation 52 'getelementptr' 'C_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%D_input_V_addr = getelementptr i32 %D_input_V, i64 0, i64 %zext_ln78_1" [./dut.cpp:82]   --->   Operation 53 'getelementptr' 'D_input_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.61ns)   --->   "%icmp_ln77 = icmp_eq  i6 %j, i6 32" [./dut.cpp:77]   --->   Operation 54 'icmp' 'icmp_ln77' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 55 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln77 = br i1 %icmp_ln77, void %.split16, void" [./dut.cpp:77]   --->   Operation 56 'br' 'br_ln77' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%xout_addr = getelementptr i512 %xout, i64 0, i64 %zext_ln78_1" [./dut.cpp:78]   --->   Operation 57 'getelementptr' 'xout_addr' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_3 : Operation 58 [2/2] (1.20ns)   --->   "%xout_load = load i10 %xout_addr" [./dut.cpp:78]   --->   Operation 58 'load' 'xout_load' <Predicate = (!icmp_ln77)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 1024> <RAM>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 59 'br' 'br_ln0' <Predicate = (icmp_ln77)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.40>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%specloopname_ln77 = specloopname void @_ssdm_op_SpecLoopName, void @empty_924" [./dut.cpp:77]   --->   Operation 60 'specloopname' 'specloopname_ln77' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/2] (1.20ns)   --->   "%xout_load = load i10 %xout_addr" [./dut.cpp:78]   --->   Operation 61 'load' 'xout_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 1024> <RAM>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%empty = trunc i512 %xout_load" [./dut.cpp:78]   --->   Operation 62 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (1.20ns)   --->   "%store_ln78 = store i32 %empty, i10 %tmp_V_addr" [./dut.cpp:78]   --->   Operation 63 'store' 'store_ln78' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 64 [1/1] (1.20ns)   --->   "%store_ln79 = store i512 %xout_load, i10 %A_V_addr" [./dut.cpp:79]   --->   Operation 64 'store' 'store_ln79' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 1024> <RAM>
ST_4 : Operation 65 [1/1] (1.20ns)   --->   "%store_ln80 = store i512 %xout_load, i10 %B_V_addr" [./dut.cpp:80]   --->   Operation 65 'store' 'store_ln80' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 1024> <RAM>
ST_4 : Operation 66 [1/1] (1.20ns)   --->   "%store_ln81 = store i32 %empty, i10 %C_V_addr" [./dut.cpp:81]   --->   Operation 66 'store' 'store_ln81' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 67 [1/1] (1.20ns)   --->   "%store_ln82 = store i32 %empty, i10 %D_input_V_addr" [./dut.cpp:82]   --->   Operation 67 'store' 'store_ln82' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 68 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.70>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%i_1 = phi i6 %add_ln87, void, i6 0, void %.preheader1.preheader" [./dut.cpp:87]   --->   Operation 69 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.70ns)   --->   "%add_ln87 = add i6 %i_1, i6 1" [./dut.cpp:87]   --->   Operation 70 'add' 'add_ln87' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln90 = trunc i6 %i_1" [./dut.cpp:90]   --->   Operation 71 'trunc' 'trunc_ln90' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_3_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln90, i5 0" [./dut.cpp:87]   --->   Operation 72 'bitconcatenate' 'tmp_3_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.61ns)   --->   "%icmp_ln87 = icmp_eq  i6 %i_1, i6 32" [./dut.cpp:87]   --->   Operation 73 'icmp' 'icmp_ln87' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 74 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln87 = br i1 %icmp_ln87, void %.split14, void %.preheader23.preheader" [./dut.cpp:87]   --->   Operation 75 'br' 'br_ln87' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%specloopname_ln67 = specloopname void @_ssdm_op_SpecLoopName, void @empty_707" [./dut.cpp:67]   --->   Operation 76 'specloopname' 'specloopname_ln67' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.38ns)   --->   "%br_ln88 = br void" [./dut.cpp:88]   --->   Operation 77 'br' 'br_ln88' <Predicate = (!icmp_ln87)> <Delay = 0.38>
ST_5 : Operation 78 [1/1] (0.38ns)   --->   "%br_ln215 = br void %.preheader23"   --->   Operation 78 'br' 'br_ln215' <Predicate = (icmp_ln87)> <Delay = 0.38>

State 6 <SV = 3> <Delay = 0.72>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%j_1 = phi i6 %add_ln88, void, i6 0, void %.split14" [./dut.cpp:88]   --->   Operation 79 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.70ns)   --->   "%add_ln88 = add i6 %j_1, i6 1" [./dut.cpp:88]   --->   Operation 80 'add' 'add_ln88' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln90 = zext i6 %j_1" [./dut.cpp:90]   --->   Operation 81 'zext' 'zext_ln90' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.72ns)   --->   "%add_ln90 = add i10 %tmp_3_cast, i10 %zext_ln90" [./dut.cpp:90]   --->   Operation 82 'add' 'add_ln90' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln90_1 = zext i10 %add_ln90" [./dut.cpp:90]   --->   Operation 83 'zext' 'zext_ln90_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_V_addr_1 = getelementptr i32 %tmp_V, i64 0, i64 %zext_ln90_1" [./dut.cpp:90]   --->   Operation 84 'getelementptr' 'tmp_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.61ns)   --->   "%icmp_ln88 = icmp_eq  i6 %j_1, i6 32" [./dut.cpp:88]   --->   Operation 85 'icmp' 'icmp_ln88' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 86 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88, void %.split12, void" [./dut.cpp:88]   --->   Operation 87 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%specloopname_ln301 = specloopname void @_ssdm_op_SpecLoopName, void @empty_282"   --->   Operation 88 'specloopname' 'specloopname_ln301' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.38ns)   --->   "%br_ln91 = br void" [./dut.cpp:91]   --->   Operation 89 'br' 'br_ln91' <Predicate = (!icmp_ln88)> <Delay = 0.38>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader1"   --->   Operation 90 'br' 'br_ln0' <Predicate = (icmp_ln88)> <Delay = 0.00>

State 7 <SV = 4> <Delay = 1.92>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%k = phi i6 %add_ln91, void %.split10, i6 0, void %.split12" [./dut.cpp:91]   --->   Operation 91 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%conv3_i20 = phi i512 %add_ln691, void %.split10, i512 0, void %.split12"   --->   Operation 92 'phi' 'conv3_i20' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (0.70ns)   --->   "%add_ln91 = add i6 %k, i6 1" [./dut.cpp:91]   --->   Operation 93 'add' 'add_ln91' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln215_2 = zext i6 %k"   --->   Operation 94 'zext' 'zext_ln215_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (0.72ns)   --->   "%add_ln215_1 = add i10 %tmp_3_cast, i10 %zext_ln215_2"   --->   Operation 95 'add' 'add_ln215_1' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln215_3 = zext i10 %add_ln215_1"   --->   Operation 96 'zext' 'zext_ln215_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%A_V_addr_1 = getelementptr i512 %A_V, i64 0, i64 %zext_ln215_3"   --->   Operation 97 'getelementptr' 'A_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln215_1 = trunc i6 %k"   --->   Operation 98 'trunc' 'trunc_ln215_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_6_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln215_1, i5 0"   --->   Operation 99 'bitconcatenate' 'tmp_6_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (0.72ns)   --->   "%add_ln215_2 = add i10 %tmp_6_cast, i10 %zext_ln90"   --->   Operation 100 'add' 'add_ln215_2' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln215_4 = zext i10 %add_ln215_2"   --->   Operation 101 'zext' 'zext_ln215_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%B_V_addr_1 = getelementptr i512 %B_V, i64 0, i64 %zext_ln215_4"   --->   Operation 102 'getelementptr' 'B_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (0.61ns)   --->   "%icmp_ln91 = icmp_eq  i6 %k, i6 32" [./dut.cpp:91]   --->   Operation 103 'icmp' 'icmp_ln91' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 104 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln91 = br i1 %icmp_ln91, void %.split10, void" [./dut.cpp:91]   --->   Operation 105 'br' 'br_ln91' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 106 [2/2] (1.20ns)   --->   "%A_V_load = load i10 %A_V_addr_1"   --->   Operation 106 'load' 'A_V_load' <Predicate = (!icmp_ln91)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 1024> <RAM>
ST_7 : Operation 107 [2/2] (1.20ns)   --->   "%B_V_load = load i10 %B_V_addr_1"   --->   Operation 107 'load' 'B_V_load' <Predicate = (!icmp_ln91)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 1024> <RAM>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%trunc_ln91 = trunc i512 %conv3_i20" [./dut.cpp:91]   --->   Operation 108 'trunc' 'trunc_ln91' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (1.20ns)   --->   "%store_ln691 = store i32 %trunc_ln91, i10 %tmp_V_addr_1"   --->   Operation 109 'store' 'store_ln691' <Predicate = (icmp_ln91)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 110 'br' 'br_ln0' <Predicate = (icmp_ln91)> <Delay = 0.00>

State 8 <SV = 5> <Delay = 1.20>
ST_8 : Operation 111 [1/2] (1.20ns)   --->   "%A_V_load = load i10 %A_V_addr_1"   --->   Operation 111 'load' 'A_V_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 1024> <RAM>
ST_8 : Operation 112 [1/2] (1.20ns)   --->   "%B_V_load = load i10 %B_V_addr_1"   --->   Operation 112 'load' 'B_V_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 1024> <RAM>

State 9 <SV = 6> <Delay = 2.15>
ST_9 : Operation 113 [5/5] (2.15ns)   --->   "%mul_ln691 = mul i512 %A_V_load, i512 %B_V_load"   --->   Operation 113 'mul' 'mul_ln691' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 7> <Delay = 2.15>
ST_10 : Operation 114 [4/5] (2.15ns)   --->   "%mul_ln691 = mul i512 %A_V_load, i512 %B_V_load"   --->   Operation 114 'mul' 'mul_ln691' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 8> <Delay = 2.15>
ST_11 : Operation 115 [3/5] (2.15ns)   --->   "%mul_ln691 = mul i512 %A_V_load, i512 %B_V_load"   --->   Operation 115 'mul' 'mul_ln691' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 9> <Delay = 2.15>
ST_12 : Operation 116 [2/5] (2.15ns)   --->   "%mul_ln691 = mul i512 %A_V_load, i512 %B_V_load"   --->   Operation 116 'mul' 'mul_ln691' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 10> <Delay = 2.15>
ST_13 : Operation 117 [1/5] (2.15ns)   --->   "%mul_ln691 = mul i512 %A_V_load, i512 %B_V_load"   --->   Operation 117 'mul' 'mul_ln691' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 11> <Delay = 1.16>
ST_14 : Operation 118 [2/2] (1.16ns)   --->   "%add_ln691 = add i512 %mul_ln691, i512 %conv3_i20"   --->   Operation 118 'add' 'add_ln691' <Predicate = true> <Delay = 1.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 12> <Delay = 1.16>
ST_15 : Operation 119 [1/1] (0.00ns)   --->   "%specloopname_ln67 = specloopname void @_ssdm_op_SpecLoopName, void @empty_186" [./dut.cpp:67]   --->   Operation 119 'specloopname' 'specloopname_ln67' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 120 [1/2] (1.16ns)   --->   "%add_ln691 = add i512 %mul_ln691, i512 %conv3_i20"   --->   Operation 120 'add' 'add_ln691' <Predicate = true> <Delay = 1.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 121 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 16 <SV = 3> <Delay = 0.70>
ST_16 : Operation 122 [1/1] (0.00ns)   --->   "%i_2 = phi i6 %add_ln94, void, i6 0, void %.preheader23.preheader" [./dut.cpp:94]   --->   Operation 122 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 123 [1/1] (0.70ns)   --->   "%add_ln94 = add i6 %i_2, i6 1" [./dut.cpp:94]   --->   Operation 123 'add' 'add_ln94' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 124 [1/1] (0.00ns)   --->   "%trunc_ln215 = trunc i6 %i_2"   --->   Operation 124 'trunc' 'trunc_ln215' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_4_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln215, i5 0" [./dut.cpp:94]   --->   Operation 125 'bitconcatenate' 'tmp_4_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 126 [1/1] (0.61ns)   --->   "%icmp_ln94 = icmp_eq  i6 %i_2, i6 32" [./dut.cpp:94]   --->   Operation 126 'icmp' 'icmp_ln94' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 127 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 127 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %icmp_ln94, void %.split8, void %.preheader.preheader" [./dut.cpp:94]   --->   Operation 128 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 129 [1/1] (0.00ns)   --->   "%specloopname_ln67 = specloopname void @_ssdm_op_SpecLoopName, void @empty_185" [./dut.cpp:67]   --->   Operation 129 'specloopname' 'specloopname_ln67' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_16 : Operation 130 [1/1] (0.38ns)   --->   "%br_ln95 = br void" [./dut.cpp:95]   --->   Operation 130 'br' 'br_ln95' <Predicate = (!icmp_ln94)> <Delay = 0.38>
ST_16 : Operation 131 [1/1] (0.38ns)   --->   "%br_ln106 = br void %.preheader" [./dut.cpp:106]   --->   Operation 131 'br' 'br_ln106' <Predicate = (icmp_ln94)> <Delay = 0.38>

State 17 <SV = 4> <Delay = 1.92>
ST_17 : Operation 132 [1/1] (0.00ns)   --->   "%j_2 = phi i6 %add_ln95, void, i6 0, void %.split8" [./dut.cpp:95]   --->   Operation 132 'phi' 'j_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 133 [1/1] (0.70ns)   --->   "%add_ln95 = add i6 %j_2, i6 1" [./dut.cpp:95]   --->   Operation 133 'add' 'add_ln95' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i6 %j_2"   --->   Operation 134 'zext' 'zext_ln215' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 135 [1/1] (0.72ns)   --->   "%add_ln215 = add i10 %tmp_4_cast, i10 %zext_ln215"   --->   Operation 135 'add' 'add_ln215' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln215_1 = zext i10 %add_ln215"   --->   Operation 136 'zext' 'zext_ln215_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 137 [1/1] (0.00ns)   --->   "%D_input_V_addr_1 = getelementptr i32 %D_input_V, i64 0, i64 %zext_ln215_1"   --->   Operation 137 'getelementptr' 'D_input_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 138 [1/1] (0.00ns)   --->   "%D_output_V_addr_1 = getelementptr i32 %D_output_V, i64 0, i64 %zext_ln215_1" [./dut.cpp:100]   --->   Operation 138 'getelementptr' 'D_output_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 139 [1/1] (0.61ns)   --->   "%icmp_ln95 = icmp_eq  i6 %j_2, i6 32" [./dut.cpp:95]   --->   Operation 139 'icmp' 'icmp_ln95' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 140 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 140 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln95 = br i1 %icmp_ln95, void %.split6, void" [./dut.cpp:95]   --->   Operation 141 'br' 'br_ln95' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 142 [2/2] (1.20ns)   --->   "%sum = load i10 %D_input_V_addr_1" [./dut.cpp:97]   --->   Operation 142 'load' 'sum' <Predicate = (!icmp_ln95)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_17 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader23"   --->   Operation 143 'br' 'br_ln0' <Predicate = (icmp_ln95)> <Delay = 0.00>

State 18 <SV = 5> <Delay = 1.20>
ST_18 : Operation 144 [1/1] (0.00ns)   --->   "%specloopname_ln67 = specloopname void @_ssdm_op_SpecLoopName, void @empty_175" [./dut.cpp:67]   --->   Operation 144 'specloopname' 'specloopname_ln67' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 145 [1/2] (1.20ns)   --->   "%sum = load i10 %D_input_V_addr_1" [./dut.cpp:97]   --->   Operation 145 'load' 'sum' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_18 : Operation 146 [1/1] (0.38ns)   --->   "%br_ln98 = br void" [./dut.cpp:98]   --->   Operation 146 'br' 'br_ln98' <Predicate = true> <Delay = 0.38>

State 19 <SV = 6> <Delay = 1.92>
ST_19 : Operation 147 [1/1] (0.00ns)   --->   "%k_1 = phi i6 %add_ln98, void %.split4, i6 0, void %.split6" [./dut.cpp:98]   --->   Operation 147 'phi' 'k_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 148 [1/1] (0.00ns)   --->   "%sum_1 = phi i32 %sum_2, void %.split4, i32 %sum, void %.split6"   --->   Operation 148 'phi' 'sum_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 149 [1/1] (0.70ns)   --->   "%add_ln98 = add i6 %k_1, i6 1" [./dut.cpp:98]   --->   Operation 149 'add' 'add_ln98' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln215_5 = zext i6 %k_1"   --->   Operation 150 'zext' 'zext_ln215_5' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 151 [1/1] (0.72ns)   --->   "%add_ln215_3 = add i10 %tmp_4_cast, i10 %zext_ln215_5"   --->   Operation 151 'add' 'add_ln215_3' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln215_6 = zext i10 %add_ln215_3"   --->   Operation 152 'zext' 'zext_ln215_6' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_V_addr_2 = getelementptr i32 %tmp_V, i64 0, i64 %zext_ln215_6"   --->   Operation 153 'getelementptr' 'tmp_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 154 [1/1] (0.00ns)   --->   "%trunc_ln215_2 = trunc i6 %k_1"   --->   Operation 154 'trunc' 'trunc_ln215_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_9_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln215_2, i5 0"   --->   Operation 155 'bitconcatenate' 'tmp_9_cast' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 156 [1/1] (0.72ns)   --->   "%add_ln215_4 = add i10 %tmp_9_cast, i10 %zext_ln215"   --->   Operation 156 'add' 'add_ln215_4' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln215_7 = zext i10 %add_ln215_4"   --->   Operation 157 'zext' 'zext_ln215_7' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 158 [1/1] (0.00ns)   --->   "%C_V_addr_1 = getelementptr i32 %C_V, i64 0, i64 %zext_ln215_7"   --->   Operation 158 'getelementptr' 'C_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 159 [1/1] (0.61ns)   --->   "%icmp_ln98 = icmp_eq  i6 %k_1, i6 32" [./dut.cpp:98]   --->   Operation 159 'icmp' 'icmp_ln98' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 160 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 160 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 161 [1/1] (0.00ns)   --->   "%br_ln98 = br i1 %icmp_ln98, void %.split4, void" [./dut.cpp:98]   --->   Operation 161 'br' 'br_ln98' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 162 [2/2] (1.20ns)   --->   "%tmp_V_load = load i10 %tmp_V_addr_2" [./dut.cpp:99]   --->   Operation 162 'load' 'tmp_V_load' <Predicate = (!icmp_ln98)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_19 : Operation 163 [2/2] (1.20ns)   --->   "%C_V_load = load i10 %C_V_addr_1" [./dut.cpp:99]   --->   Operation 163 'load' 'C_V_load' <Predicate = (!icmp_ln98)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_19 : Operation 164 [1/1] (1.20ns)   --->   "%store_ln100 = store i32 %sum_1, i10 %D_output_V_addr_1" [./dut.cpp:100]   --->   Operation 164 'store' 'store_ln100' <Predicate = (icmp_ln98)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_19 : Operation 165 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 165 'br' 'br_ln0' <Predicate = (icmp_ln98)> <Delay = 0.00>

State 20 <SV = 7> <Delay = 1.20>
ST_20 : Operation 166 [1/2] (1.20ns)   --->   "%tmp_V_load = load i10 %tmp_V_addr_2" [./dut.cpp:99]   --->   Operation 166 'load' 'tmp_V_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_20 : Operation 167 [1/2] (1.20ns)   --->   "%C_V_load = load i10 %C_V_addr_1" [./dut.cpp:99]   --->   Operation 167 'load' 'C_V_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 21 <SV = 8> <Delay = 2.29>
ST_21 : Operation 168 [2/2] (2.29ns)   --->   "%mul_ln99 = mul i32 %C_V_load, i32 %tmp_V_load" [./dut.cpp:99]   --->   Operation 168 'mul' 'mul_ln99' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 9> <Delay = 2.29>
ST_22 : Operation 169 [1/2] (2.29ns)   --->   "%mul_ln99 = mul i32 %C_V_load, i32 %tmp_V_load" [./dut.cpp:99]   --->   Operation 169 'mul' 'mul_ln99' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 10> <Delay = 0.88>
ST_23 : Operation 170 [1/1] (0.00ns)   --->   "%specloopname_ln97 = specloopname void @_ssdm_op_SpecLoopName, void @empty_149" [./dut.cpp:97]   --->   Operation 170 'specloopname' 'specloopname_ln97' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 171 [1/1] (0.88ns)   --->   "%sum_2 = add i32 %mul_ln99, i32 %sum_1" [./dut.cpp:99]   --->   Operation 171 'add' 'sum_2' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 172 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 172 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 24 <SV = 4> <Delay = 0.70>
ST_24 : Operation 173 [1/1] (0.00ns)   --->   "%i_3 = phi i6 %add_ln104, void, i6 0, void %.preheader.preheader" [./dut.cpp:104]   --->   Operation 173 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 174 [1/1] (0.70ns)   --->   "%add_ln104 = add i6 %i_3, i6 1" [./dut.cpp:104]   --->   Operation 174 'add' 'add_ln104' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 175 [1/1] (0.00ns)   --->   "%trunc_ln106 = trunc i6 %i_3" [./dut.cpp:106]   --->   Operation 175 'trunc' 'trunc_ln106' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_5_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln106, i5 0" [./dut.cpp:104]   --->   Operation 176 'bitconcatenate' 'tmp_5_cast' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 177 [1/1] (0.61ns)   --->   "%icmp_ln104 = icmp_eq  i6 %i_3, i6 32" [./dut.cpp:104]   --->   Operation 177 'icmp' 'icmp_ln104' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 178 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 178 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 179 [1/1] (0.00ns)   --->   "%br_ln104 = br i1 %icmp_ln104, void %.split2, void" [./dut.cpp:104]   --->   Operation 179 'br' 'br_ln104' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 180 [1/1] (0.00ns)   --->   "%specloopname_ln104 = specloopname void @_ssdm_op_SpecLoopName, void @empty_823" [./dut.cpp:104]   --->   Operation 180 'specloopname' 'specloopname_ln104' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_24 : Operation 181 [1/1] (0.38ns)   --->   "%br_ln105 = br void" [./dut.cpp:105]   --->   Operation 181 'br' 'br_ln105' <Predicate = (!icmp_ln104)> <Delay = 0.38>
ST_24 : Operation 182 [1/1] (0.00ns)   --->   "%ret_ln109 = ret" [./dut.cpp:109]   --->   Operation 182 'ret' 'ret_ln109' <Predicate = (icmp_ln104)> <Delay = 0.00>

State 25 <SV = 5> <Delay = 1.92>
ST_25 : Operation 183 [1/1] (0.00ns)   --->   "%j_3 = phi i6 %add_ln105, void %.split, i6 0, void %.split2" [./dut.cpp:105]   --->   Operation 183 'phi' 'j_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 184 [1/1] (0.70ns)   --->   "%add_ln105 = add i6 %j_3, i6 1" [./dut.cpp:105]   --->   Operation 184 'add' 'add_ln105' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln106 = zext i6 %j_3" [./dut.cpp:106]   --->   Operation 185 'zext' 'zext_ln106' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 186 [1/1] (0.72ns)   --->   "%add_ln106 = add i10 %tmp_5_cast, i10 %zext_ln106" [./dut.cpp:106]   --->   Operation 186 'add' 'add_ln106' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln106_1 = zext i10 %add_ln106" [./dut.cpp:106]   --->   Operation 187 'zext' 'zext_ln106_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 188 [1/1] (0.00ns)   --->   "%D_output_V_addr = getelementptr i32 %D_output_V, i64 0, i64 %zext_ln106_1" [./dut.cpp:106]   --->   Operation 188 'getelementptr' 'D_output_V_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 189 [1/1] (0.61ns)   --->   "%icmp_ln105 = icmp_eq  i6 %j_3, i6 32" [./dut.cpp:105]   --->   Operation 189 'icmp' 'icmp_ln105' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 190 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 190 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 191 [1/1] (0.00ns)   --->   "%br_ln105 = br i1 %icmp_ln105, void %.split, void" [./dut.cpp:105]   --->   Operation 191 'br' 'br_ln105' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 192 [2/2] (1.20ns)   --->   "%D_output_V_load = load i10 %D_output_V_addr" [./dut.cpp:106]   --->   Operation 192 'load' 'D_output_V_load' <Predicate = (!icmp_ln105)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_25 : Operation 193 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 193 'br' 'br_ln0' <Predicate = (icmp_ln105)> <Delay = 0.00>

State 26 <SV = 6> <Delay = 2.40>
ST_26 : Operation 194 [1/1] (0.00ns)   --->   "%specloopname_ln105 = specloopname void @_ssdm_op_SpecLoopName, void @empty_181" [./dut.cpp:105]   --->   Operation 194 'specloopname' 'specloopname_ln105' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 195 [1/1] (0.00ns)   --->   "%xin_addr = getelementptr i32 %xin, i64 0, i64 %zext_ln106_1" [./dut.cpp:106]   --->   Operation 195 'getelementptr' 'xin_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 196 [1/2] (1.20ns)   --->   "%D_output_V_load = load i10 %D_output_V_addr" [./dut.cpp:106]   --->   Operation 196 'load' 'D_output_V_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_26 : Operation 197 [1/1] (1.20ns)   --->   "%store_ln106 = store i32 %D_output_V_load, i10 %xin_addr" [./dut.cpp:106]   --->   Operation 197 'store' 'store_ln106' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_26 : Operation 198 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 198 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', ./dut.cpp:76) with incoming values : ('add_ln76', ./dut.cpp:76) [11]  (0.387 ns)

 <State 2>: 0.706ns
The critical path consists of the following:
	'phi' operation ('i', ./dut.cpp:76) with incoming values : ('add_ln76', ./dut.cpp:76) [11]  (0 ns)
	'add' operation ('add_ln76', ./dut.cpp:76) [12]  (0.706 ns)

 <State 3>: 1.92ns
The critical path consists of the following:
	'phi' operation ('j', ./dut.cpp:77) with incoming values : ('add_ln77', ./dut.cpp:77) [22]  (0 ns)
	'add' operation ('add_ln78', ./dut.cpp:78) [25]  (0.725 ns)
	'getelementptr' operation ('xout_addr', ./dut.cpp:78) [37]  (0 ns)
	'load' operation ('xout_load', ./dut.cpp:78) on array 'xout' [38]  (1.2 ns)

 <State 4>: 2.4ns
The critical path consists of the following:
	'load' operation ('xout_load', ./dut.cpp:78) on array 'xout' [38]  (1.2 ns)
	'store' operation ('store_ln78', ./dut.cpp:78) of variable 'empty', ./dut.cpp:78 on array 'tmp.V', ./dut.cpp:69 [40]  (1.2 ns)

 <State 5>: 0.706ns
The critical path consists of the following:
	'phi' operation ('i', ./dut.cpp:87) with incoming values : ('add_ln87', ./dut.cpp:87) [51]  (0 ns)
	'add' operation ('add_ln87', ./dut.cpp:87) [52]  (0.706 ns)

 <State 6>: 0.725ns
The critical path consists of the following:
	'phi' operation ('j', ./dut.cpp:88) with incoming values : ('add_ln88', ./dut.cpp:88) [62]  (0 ns)
	'add' operation ('add_ln90', ./dut.cpp:90) [65]  (0.725 ns)

 <State 7>: 1.92ns
The critical path consists of the following:
	'phi' operation ('k', ./dut.cpp:91) with incoming values : ('add_ln91', ./dut.cpp:91) [75]  (0 ns)
	'add' operation ('add_ln215_1') [79]  (0.725 ns)
	'getelementptr' operation ('A_V_addr_1') [81]  (0 ns)
	'load' operation ('A_V_load') on array 'A.V', ./dut.cpp:70 [92]  (1.2 ns)

 <State 8>: 1.2ns
The critical path consists of the following:
	'load' operation ('A_V_load') on array 'A.V', ./dut.cpp:70 [92]  (1.2 ns)

 <State 9>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln691') [94]  (2.16 ns)

 <State 10>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln691') [94]  (2.16 ns)

 <State 11>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln691') [94]  (2.16 ns)

 <State 12>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln691') [94]  (2.16 ns)

 <State 13>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln691') [94]  (2.16 ns)

 <State 14>: 1.17ns
The critical path consists of the following:
	'add' operation ('add_ln691') [95]  (1.17 ns)

 <State 15>: 1.17ns
The critical path consists of the following:
	'add' operation ('add_ln691') [95]  (1.17 ns)

 <State 16>: 0.706ns
The critical path consists of the following:
	'phi' operation ('i', ./dut.cpp:94) with incoming values : ('add_ln94', ./dut.cpp:94) [106]  (0 ns)
	'add' operation ('add_ln94', ./dut.cpp:94) [107]  (0.706 ns)

 <State 17>: 1.92ns
The critical path consists of the following:
	'phi' operation ('j', ./dut.cpp:95) with incoming values : ('add_ln95', ./dut.cpp:95) [117]  (0 ns)
	'add' operation ('add_ln215') [120]  (0.725 ns)
	'getelementptr' operation ('D_input_V_addr_1') [122]  (0 ns)
	'load' operation ('sum', ./dut.cpp:97) on array 'D_input.V', ./dut.cpp:73 [129]  (1.2 ns)

 <State 18>: 1.2ns
The critical path consists of the following:
	'load' operation ('sum', ./dut.cpp:97) on array 'D_input.V', ./dut.cpp:73 [129]  (1.2 ns)

 <State 19>: 1.92ns
The critical path consists of the following:
	'phi' operation ('k', ./dut.cpp:98) with incoming values : ('add_ln98', ./dut.cpp:98) [132]  (0 ns)
	'add' operation ('add_ln215_3') [136]  (0.725 ns)
	'getelementptr' operation ('tmp_V_addr_2') [138]  (0 ns)
	'load' operation ('tmp_V_load', ./dut.cpp:99) on array 'tmp.V', ./dut.cpp:69 [149]  (1.2 ns)

 <State 20>: 1.2ns
The critical path consists of the following:
	'load' operation ('tmp_V_load', ./dut.cpp:99) on array 'tmp.V', ./dut.cpp:69 [149]  (1.2 ns)

 <State 21>: 2.29ns
The critical path consists of the following:
	'mul' operation ('mul_ln99', ./dut.cpp:99) [151]  (2.29 ns)

 <State 22>: 2.29ns
The critical path consists of the following:
	'mul' operation ('mul_ln99', ./dut.cpp:99) [151]  (2.29 ns)

 <State 23>: 0.88ns
The critical path consists of the following:
	'add' operation ('sum', ./dut.cpp:99) [152]  (0.88 ns)

 <State 24>: 0.706ns
The critical path consists of the following:
	'phi' operation ('i', ./dut.cpp:104) with incoming values : ('add_ln104', ./dut.cpp:104) [162]  (0 ns)
	'add' operation ('add_ln104', ./dut.cpp:104) [163]  (0.706 ns)

 <State 25>: 1.92ns
The critical path consists of the following:
	'phi' operation ('j', ./dut.cpp:105) with incoming values : ('add_ln105', ./dut.cpp:105) [173]  (0 ns)
	'add' operation ('add_ln106', ./dut.cpp:106) [176]  (0.725 ns)
	'getelementptr' operation ('D_output_V_addr', ./dut.cpp:106) [178]  (0 ns)
	'load' operation ('D_output_V_load', ./dut.cpp:106) on array 'D_output.V', ./dut.cpp:74 [185]  (1.2 ns)

 <State 26>: 2.4ns
The critical path consists of the following:
	'load' operation ('D_output_V_load', ./dut.cpp:106) on array 'D_output.V', ./dut.cpp:74 [185]  (1.2 ns)
	'store' operation ('store_ln106', ./dut.cpp:106) of variable 'D_output_V_load', ./dut.cpp:106 on array 'xin' [186]  (1.2 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
