Fitter report for quartus_compile
Wed Apr  5 15:04:55 2023
Quartus Prime Version 21.4.0 Build 67 12/06/2021 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Partition Summary
  6. Fitter Netlist Optimizations
---- Plan Stage Reports ----
       7. Fitter Device Options
       8. Operating Settings and Conditions
       9. Pin-Out File
      10. I/O Bank Usage
      11. All Package Pins
      12. Control Signals
      13. Global & Other Fast Signals Summary
      14. Global & Other Fast Signals Details
      15. Fixed Point DSP Register Packing Summary
      16. Fixed Point DSP Register Packing Details
---- Place Stage Reports ----
      17. Fitter Partition Statistics
      18. Non-Global High Fan-Out Signals
      19. Fitter RAM Summary
      20. Fitter Physical RAM Information
      21. Fitter DSP Block Usage Summary
      22. Fitter Resource Usage Summary
      23. Fitter Resource Utilization by Entity
---- Route Stage Reports ----
      24. Routing Usage Summary
      25. Estimated Delay Added for Hold Timing Summary
      26. Estimated Delay Added for Hold Timing Details
---- Finalize Stage Reports ----
      27. Fitter HSLP Summary
 28. Ignored Assignments
 29. Fitter INI Usage
 30. Fitter Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------+
; Fitter Summary                                                          ;
+-----------------------------+-------------------------------------------+
; Fitter Status               ; Successful - Wed Apr  5 15:04:55 2023     ;
; Quartus Prime Version       ; 21.4.0 Build 67 12/06/2021 SC Pro Edition ;
; Revision Name               ; quartus_compile                           ;
; Top-level Entity Name       ; quartus_compile                           ;
; Family                      ; Arria 10                                  ;
; Device                      ; 10AX115U1F45I1SG                          ;
; Timing Models               ; Final                                     ;
; Power Models                ; Final                                     ;
; Device Status               ; Final                                     ;
; Logic utilization (in ALMs) ; 2,086 / 427,200 ( < 1 % )                 ;
; Total registers             ; 4358                                      ;
; Total pins                  ; 0 / 928 ( 0 % )                           ;
; Total virtual pins          ; 368                                       ;
; Total block memory bits     ; 1,058,240 / 55,562,240 ( 2 % )            ;
; Total RAM Blocks            ; 70 / 2,713 ( 3 % )                        ;
; Total DSP Blocks            ; 2 / 1,518 ( < 1 % )                       ;
; Total HSSI RX channels      ; 0 / 96 ( 0 % )                            ;
; Total HSSI TX channels      ; 0 / 96 ( 0 % )                            ;
; Total PLLs                  ; 0 / 176 ( 0 % )                           ;
+-----------------------------+-------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                              ;
+------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                       ; Setting                               ; Default Value                         ;
+------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                       ; 10AX115U1F45I1SG                      ;                                       ;
; Optimization Mode                                                            ; Superior Performance                  ; Balanced                              ;
; Allow RAM Retiming                                                           ; On                                    ; Off                                   ;
; Allow DSP Retiming                                                           ; On                                    ; Off                                   ;
; Router Timing Optimization Level                                             ; MAXIMUM                               ; Normal                                ;
; Advanced Physical Synthesis                                                  ; On                                    ; Off                                   ;
; Fitter Effort                                                                ; Standard Fit                          ; Auto Fit                              ;
; Enable parallel Assembler and Timing Analyzer during compilation             ; On                                    ; On                                    ;
; Enable compact report table                                                  ; Off                                   ; Off                                   ;
; Design Assistant include IP blocks                                           ; Off                                   ; Off                                   ;
; High fanout net threshold for RAM inference                                  ; 15                                    ; 15                                    ;
; Design Assistant limit on reported violations per rule                       ; 5000                                  ; 5000                                  ;
; Enable Time Borrowing Optimization                                           ; On                                    ; Off                                   ;
; Perform Simultaneous Multicorner Analysis                                    ; On                                    ; On                                    ;
; Verified Gray-Coded Bus Destinations                                         ; Off                                   ; Off                                   ;
; Allow Register Merging                                                       ; On                                    ; On                                    ;
; Allow Register Duplication                                                   ; On                                    ; On                                    ;
; Allow Register Retiming                                                      ; On                                    ; On                                    ;
; Perform Clocking Topology Analysis During Routing                            ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                  ; 1.0                                   ; 1.0                                   ;
; Enable unused RX clock workaround                                            ; Off                                   ; Off                                   ;
; Preserve unused RX/TX channels                                               ; Off                                   ; Off                                   ;
; Ignore the power supply of HSSI column when preserving unused RX/TX channels ; On                                    ; On                                    ;
; Automatically reserve CLKUSR pin for calibration purposes                    ; On                                    ; On                                    ;
; Configuration clock source                                                   ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                                         ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                                 ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                                  ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                             ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                             ; Care                                  ; Care                                  ;
; Programmable Power Technology Optimization                                   ; Automatic                             ; Automatic                             ;
; Programmable Power Maximum High-Speed Fraction of Used LAB Tiles             ; 1.0                                   ; 1.0                                   ;
; Power Optimization During Fitting                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing                                                              ; Normal compilation                    ; Normal compilation                    ;
; Optimize IOC Register Placement for Timing                                   ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                                ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                  ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                                ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization                         ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                        ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                    ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                        ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                            ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                                 ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                        ; Off                                   ; Off                                   ;
; Logic Cell Insertion - Logic Duplication                                     ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                    ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                            ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                         ; On                                    ; On                                    ;
; Reserve all unused pins                                                      ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                  ; Auto                                  ; Auto                                  ;
; Optimize Design for Metastability                                            ; On                                    ; On                                    ;
; Analyze Auto-Detected Synchronizers for Metastability                        ; Off                                   ; Off                                   ;
; Active Serial clock source                                                   ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Enable input tri-state on active configuration pins in user mode             ; Off                                   ; Off                                   ;
; Physical Placement Effort                                                    ; Normal                                ; Normal                                ;
; Number of Example Nodes Reported in Fitter Messages                          ; 50                                    ; 50                                    ;
; Enable Intermediate Fitter Snapshots                                         ; Off                                   ; Off                                   ;
; The Maximum physical M20Ks reported in the physical RAM report               ; 500                                   ; 500                                   ;
+------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 40     ;
; Maximum allowed            ; 16     ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------+
; Fitter Partition Summary                                                                           ;
+-----------------------+-----------------+---------+--------------+-------+-------------------------+
; Partition Name        ; Hierarchy Path  ; Type    ; Preservation ; Empty ; Partition Database File ;
+-----------------------+-----------------+---------+--------------+-------+-------------------------+
; root_partition        ; |               ; Default ;              ;       ;                         ;
;  component_triangular ; triangular_inst ; Default ;              ;       ;                         ;
+-----------------------+-----------------+---------+--------------+-------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+--------------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Action          ; Operation                                         ; Reason                   ; Node Port ; Destination Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Destination Port ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+--------------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B10|thebb_triangular_B10_stall_region|thei_sfc_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[16] ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B10|thebb_triangular_B10_stall_region|thei_sfc_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama16 ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B10|thebb_triangular_B10_stall_region|thei_sfc_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[32] ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B10|thebb_triangular_B10_stall_region|thei_sfc_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama32 ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B10|thebb_triangular_B10_stall_region|thei_sfc_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[33] ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B10|thebb_triangular_B10_stall_region|thei_sfc_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama33 ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B10|thebb_triangular_B10_stall_region|thei_sfc_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[34] ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B10|thebb_triangular_B10_stall_region|thei_sfc_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama34 ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B10|thebb_triangular_B10_stall_region|thei_sfc_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[35] ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B10|thebb_triangular_B10_stall_region|thei_sfc_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama35 ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B10|thebb_triangular_B10_stall_region|thei_sfc_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[36] ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B10|thebb_triangular_B10_stall_region|thei_sfc_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama36 ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B10|thebb_triangular_B10_stall_region|thei_sfc_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[37] ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B10|thebb_triangular_B10_stall_region|thei_sfc_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama37 ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B10|thebb_triangular_B10_stall_region|thei_sfc_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[38] ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B10|thebb_triangular_B10_stall_region|thei_sfc_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama38 ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B10|thebb_triangular_B10_stall_region|thei_sfc_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[39] ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B10|thebb_triangular_B10_stall_region|thei_sfc_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama39 ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B10|thebb_triangular_B10_stall_region|thei_sfc_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[40] ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B10|thebb_triangular_B10_stall_region|thei_sfc_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama40 ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B10|thebb_triangular_B10_stall_region|thei_sfc_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[41] ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B10|thebb_triangular_B10_stall_region|thei_sfc_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama41 ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B10|thebb_triangular_B10_stall_region|thei_sfc_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[42] ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B10|thebb_triangular_B10_stall_region|thei_sfc_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama42 ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B10|thebb_triangular_B10_stall_region|thei_sfc_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[43] ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B10|thebb_triangular_B10_stall_region|thei_sfc_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama43 ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B10|thebb_triangular_B10_stall_region|thei_sfc_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[44] ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B10|thebb_triangular_B10_stall_region|thei_sfc_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama44 ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B10|thebb_triangular_B10_stall_region|thei_sfc_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[45] ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B10|thebb_triangular_B10_stall_region|thei_sfc_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama45 ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B10|thebb_triangular_B10_stall_region|thei_sfc_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[46] ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B10|thebb_triangular_B10_stall_region|thei_sfc_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama46 ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B10|thebb_triangular_B10_stall_region|thei_sfc_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[47] ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B10|thebb_triangular_B10_stall_region|thei_sfc_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama47 ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B10|thebb_triangular_B10_stall_region|thei_sfc_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[48] ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B10|thebb_triangular_B10_stall_region|thei_sfc_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama48 ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B10|thebb_triangular_B10_stall_region|thei_sfc_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[49] ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B10|thebb_triangular_B10_stall_region|thei_sfc_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama49 ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B10|thebb_triangular_B10_stall_region|thei_sfc_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[50] ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B10|thebb_triangular_B10_stall_region|thei_sfc_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama50 ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B10|thebb_triangular_B10_stall_region|thei_sfc_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[51] ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B10|thebb_triangular_B10_stall_region|thei_sfc_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama51 ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B10|thebb_triangular_B10_stall_region|thei_sfc_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[52] ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B10|thebb_triangular_B10_stall_region|thei_sfc_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama52 ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B10|thebb_triangular_B10_stall_region|thei_sfc_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[53] ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B10|thebb_triangular_B10_stall_region|thei_sfc_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama53 ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B10|thebb_triangular_B10_stall_region|thei_sfc_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[54] ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B10|thebb_triangular_B10_stall_region|thei_sfc_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama54 ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B10|thebb_triangular_B10_stall_region|thei_sfc_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[55] ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B10|thebb_triangular_B10_stall_region|thei_sfc_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama55 ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B10|thebb_triangular_B10_stall_region|thei_sfc_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[56] ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B10|thebb_triangular_B10_stall_region|thei_sfc_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama56 ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B10|thebb_triangular_B10_stall_region|thei_sfc_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[57] ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B10|thebb_triangular_B10_stall_region|thei_sfc_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama57 ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B10|thebb_triangular_B10_stall_region|thei_sfc_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[58] ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B10|thebb_triangular_B10_stall_region|thei_sfc_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama58 ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B10|thebb_triangular_B10_stall_region|thei_sfc_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[59] ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B10|thebb_triangular_B10_stall_region|thei_sfc_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama59 ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B10|thebb_triangular_B10_stall_region|thei_sfc_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[60] ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B10|thebb_triangular_B10_stall_region|thei_sfc_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama60 ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B10|thebb_triangular_B10_stall_region|thei_sfc_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[61] ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B10|thebb_triangular_B10_stall_region|thei_sfc_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61 ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B10|thebb_triangular_B10_stall_region|thei_sfc_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[62] ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B10|thebb_triangular_B10_stall_region|thei_sfc_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62 ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B10|thebb_triangular_B10_stall_region|thei_sfc_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[63] ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B10|thebb_triangular_B10_stall_region|thei_sfc_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63 ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region|thei_sfc_s_c0_in_for_body55_triangulars_c0_enter22817_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body55_triangulars_c0_exit235_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body55_triangulars_c0_exit235_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body55_triangulars_c0_exit235_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[16]                                         ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region|thei_sfc_s_c0_in_for_body55_triangulars_c0_enter22817_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body55_triangulars_c0_exit235_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body55_triangulars_c0_exit235_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body55_triangulars_c0_exit235_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama16                                         ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region|thei_sfc_s_c0_in_for_body55_triangulars_c0_enter22817_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body55_triangulars_c0_exit235_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body55_triangulars_c0_exit235_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body55_triangulars_c0_exit235_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[24]                                         ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region|thei_sfc_s_c0_in_for_body55_triangulars_c0_enter22817_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body55_triangulars_c0_exit235_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body55_triangulars_c0_exit235_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body55_triangulars_c0_exit235_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama24                                         ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter13812_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[16]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter13812_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama16                                                   ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter13812_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[32]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter13812_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama32                                                   ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter13812_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[33]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter13812_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama33                                                   ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter13812_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[34]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter13812_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama34                                                   ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter13812_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[35]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter13812_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama35                                                   ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter13812_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[36]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter13812_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama36                                                   ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter13812_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[37]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter13812_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama37                                                   ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter13812_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[38]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter13812_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama38                                                   ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter13812_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[39]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter13812_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama39                                                   ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter13812_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[40]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter13812_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama40                                                   ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter13812_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[41]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter13812_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama41                                                   ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter13812_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[42]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter13812_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama42                                                   ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter13812_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[43]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter13812_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama43                                                   ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter13812_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[44]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter13812_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama44                                                   ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter13812_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[45]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter13812_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama45                                                   ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter13812_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[46]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter13812_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama46                                                   ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter13812_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[47]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter13812_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama47                                                   ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter13812_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[48]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter13812_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama48                                                   ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter13812_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[49]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter13812_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama49                                                   ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter13812_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[50]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter13812_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama50                                                   ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter13812_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[51]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter13812_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama51                                                   ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter13812_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[52]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter13812_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama52                                                   ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter13812_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[53]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter13812_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama53                                                   ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter13812_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[54]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter13812_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama54                                                   ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter13812_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[55]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter13812_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama55                                                   ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter13812_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[56]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter13812_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama56                                                   ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter13812_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[57]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter13812_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama57                                                   ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter13812_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[58]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter13812_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama58                                                   ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter13812_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[59]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter13812_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama59                                                   ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter13812_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[60]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter13812_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama60                                                   ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter13812_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[61]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter13812_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61                                                   ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter13812_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[62]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter13812_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62                                                   ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter13812_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[63]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter13812_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63                                                   ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[0]                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama0                                                                                                                                                                                                                                                                    ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[10]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama10                                                                                                                                                                                                                                                                   ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[11]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama11                                                                                                                                                                                                                                                                   ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[12]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama12                                                                                                                                                                                                                                                                   ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[13]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama13                                                                                                                                                                                                                                                                   ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[14]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama14                                                                                                                                                                                                                                                                   ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[15]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama15                                                                                                                                                                                                                                                                   ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[16]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama16                                                                                                                                                                                                                                                                   ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[17]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama17                                                                                                                                                                                                                                                                   ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[18]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama18                                                                                                                                                                                                                                                                   ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[19]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama19                                                                                                                                                                                                                                                                   ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[1]                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama1                                                                                                                                                                                                                                                                    ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[20]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama20                                                                                                                                                                                                                                                                   ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[21]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama21                                                                                                                                                                                                                                                                   ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[22]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama22                                                                                                                                                                                                                                                                   ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[23]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama23                                                                                                                                                                                                                                                                   ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[24]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama24                                                                                                                                                                                                                                                                   ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[25]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama25                                                                                                                                                                                                                                                                   ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[26]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama26                                                                                                                                                                                                                                                                   ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[27]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama27                                                                                                                                                                                                                                                                   ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[28]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama28                                                                                                                                                                                                                                                                   ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[29]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama29                                                                                                                                                                                                                                                                   ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[2]                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama2                                                                                                                                                                                                                                                                    ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[30]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama30                                                                                                                                                                                                                                                                   ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[31]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama31                                                                                                                                                                                                                                                                   ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[3]                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama3                                                                                                                                                                                                                                                                    ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[4]                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama4                                                                                                                                                                                                                                                                    ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[5]                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama5                                                                                                                                                                                                                                                                    ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[6]                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama6                                                                                                                                                                                                                                                                    ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[7]                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama7                                                                                                                                                                                                                                                                    ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[8]                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama8                                                                                                                                                                                                                                                                    ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[9]                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama9                                                                                                                                                                                                                                                                    ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[10]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama10                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[11]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama11                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[12]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama12                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[13]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama13                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[14]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama14                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[15]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama15                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[16]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama16                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[17]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama17                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[18]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama18                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[19]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama19                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[20]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama20                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[21]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama21                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[22]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama22                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[23]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama23                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[24]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama24                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[25]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama25                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[26]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama26                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[27]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama27                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[28]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama28                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[29]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama29                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[2]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama2                                                                                                                                                                                                                                                                   ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[30]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama30                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[31]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama31                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[32]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama32                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[33]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama33                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[34]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama34                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[35]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama35                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[36]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama36                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[37]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama37                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[38]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama38                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[39]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama39                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[3]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama3                                                                                                                                                                                                                                                                   ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[40]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama40                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[41]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama41                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[42]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama42                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[43]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama43                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[44]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama44                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[45]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama45                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[46]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama46                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[47]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama47                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[48]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama48                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[49]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama49                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[4]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama4                                                                                                                                                                                                                                                                   ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[50]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama50                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[51]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama51                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[52]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama52                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[53]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama53                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[54]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama54                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[55]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama55                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[56]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama56                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[57]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama57                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[58]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama58                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[59]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama59                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[5]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama5                                                                                                                                                                                                                                                                   ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[60]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama60                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[61]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[62]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[63]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[6]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama6                                                                                                                                                                                                                                                                   ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[7]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama7                                                                                                                                                                                                                                                                   ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[8]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama8                                                                                                                                                                                                                                                                   ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[9]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama9                                                                                                                                                                                                                                                                   ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[0]                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama0                                                                                                                                                                                                                                                                    ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[10]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama10                                                                                                                                                                                                                                                                   ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[11]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama11                                                                                                                                                                                                                                                                   ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[12]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama12                                                                                                                                                                                                                                                                   ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[13]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama13                                                                                                                                                                                                                                                                   ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[14]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama14                                                                                                                                                                                                                                                                   ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[15]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama15                                                                                                                                                                                                                                                                   ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[16]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama16                                                                                                                                                                                                                                                                   ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[17]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama17                                                                                                                                                                                                                                                                   ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[18]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama18                                                                                                                                                                                                                                                                   ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[19]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama19                                                                                                                                                                                                                                                                   ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[1]                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama1                                                                                                                                                                                                                                                                    ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[20]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama20                                                                                                                                                                                                                                                                   ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[21]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama21                                                                                                                                                                                                                                                                   ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[22]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama22                                                                                                                                                                                                                                                                   ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[23]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama23                                                                                                                                                                                                                                                                   ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[24]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama24                                                                                                                                                                                                                                                                   ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[25]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama25                                                                                                                                                                                                                                                                   ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[26]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama26                                                                                                                                                                                                                                                                   ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[27]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama27                                                                                                                                                                                                                                                                   ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[28]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama28                                                                                                                                                                                                                                                                   ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[29]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama29                                                                                                                                                                                                                                                                   ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[2]                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama2                                                                                                                                                                                                                                                                    ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[30]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama30                                                                                                                                                                                                                                                                   ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[31]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama31                                                                                                                                                                                                                                                                   ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[3]                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama3                                                                                                                                                                                                                                                                    ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[4]                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama4                                                                                                                                                                                                                                                                    ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[5]                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama5                                                                                                                                                                                                                                                                    ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[6]                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama6                                                                                                                                                                                                                                                                    ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[7]                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama7                                                                                                                                                                                                                                                                    ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[8]                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama8                                                                                                                                                                                                                                                                    ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[9]                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama9                                                                                                                                                                                                                                                                    ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[10]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama10                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[11]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama11                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[12]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama12                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[13]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama13                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[14]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama14                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[15]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama15                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[16]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama16                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[17]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama17                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[18]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama18                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[19]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama19                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[20]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama20                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[21]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama21                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[22]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama22                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[23]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama23                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[24]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama24                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[25]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama25                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[26]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama26                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[27]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama27                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[28]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama28                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[29]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama29                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[2]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama2                                                                                                                                                                                                                                                                   ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[30]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama30                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[31]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama31                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[32]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama32                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[33]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama33                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[34]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama34                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[35]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama35                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[36]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama36                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[37]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama37                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[38]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama38                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[39]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama39                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[3]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama3                                                                                                                                                                                                                                                                   ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[40]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama40                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[41]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama41                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[42]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama42                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[43]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama43                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[44]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama44                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[45]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama45                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[46]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama46                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[47]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama47                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[48]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama48                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[49]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama49                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[4]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama4                                                                                                                                                                                                                                                                   ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[50]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama50                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[51]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama51                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[52]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama52                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[53]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama53                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[54]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama54                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[55]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama55                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[56]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama56                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[57]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama57                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[58]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama58                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[59]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama59                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[5]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama5                                                                                                                                                                                                                                                                   ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[60]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama60                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[61]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[62]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[63]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63                                                                                                                                                                                                                                                                  ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[6]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama6                                                                                                                                                                                                                                                                   ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[7]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama7                                                                                                                                                                                                                                                                   ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[8]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama8                                                                                                                                                                                                                                                                   ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[9]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama9                                                                                                                                                                                                                                                                   ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[128]                                          ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama128                                          ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[129]                                          ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama129                                          ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[130]                                          ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama130                                          ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[131]                                          ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama131                                          ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[132]                                          ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama132                                          ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[133]                                          ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama133                                          ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[134]                                          ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama134                                          ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[135]                                          ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama135                                          ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[136]                                          ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama136                                          ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[137]                                          ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama137                                          ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[138]                                          ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama138                                          ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[139]                                          ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama139                                          ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[140]                                          ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama140                                          ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[141]                                          ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama141                                          ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[160]                                          ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama160                                          ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[161]                                          ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama161                                          ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[162]                                          ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama162                                          ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[163]                                          ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama163                                          ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[164]                                          ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama164                                          ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[165]                                          ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama165                                          ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[166]                                          ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama166                                          ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[167]                                          ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama167                                          ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[168]                                          ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama168                                          ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[169]                                          ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama169                                          ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[170]                                          ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama170                                          ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[171]                                          ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama171                                          ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[192]                                          ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama192                                          ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[200]                                          ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama200                                          ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[208]                                          ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama208                                          ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[256]                                          ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama256                                          ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[288]                                          ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama288                                          ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[64]                                           ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama64                                           ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[65]                                           ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama65                                           ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[66]                                           ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama66                                           ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[67]                                           ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama67                                           ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[68]                                           ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama68                                           ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[69]                                           ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama69                                           ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[70]                                           ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama70                                           ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[71]                                           ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama71                                           ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[72]                                           ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama72                                           ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[73]                                           ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama73                                           ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[74]                                           ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama74                                           ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[75]                                           ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama75                                           ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[76]                                           ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama76                                           ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[77]                                           ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama77                                           ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[78]                                           ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama78                                           ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[79]                                           ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama79                                           ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[80]                                           ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama80                                           ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[81]                                           ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama81                                           ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[82]                                           ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama82                                           ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[83]                                           ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama83                                           ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[84]                                           ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama84                                           ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[85]                                           ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama85                                           ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[86]                                           ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama86                                           ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[87]                                           ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama87                                           ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[88]                                           ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama88                                           ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[89]                                           ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama89                                           ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[90]                                           ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama90                                           ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[91]                                           ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama91                                           ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[92]                                           ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama92                                           ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[93]                                           ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama93                                           ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[94]                                           ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama94                                           ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[95]                                           ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama95                                           ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[96]                                           ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama96                                           ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body29_triangulars_c0_exit206_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body29_triangulars_c0_exit206_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body29_triangulars_c0_exit206_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[24]                                           ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body29_triangulars_c0_exit206_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body29_triangulars_c0_exit206_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body29_triangulars_c0_exit206_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama24                                           ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body29_triangulars_c0_exit206_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body29_triangulars_c0_exit206_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body29_triangulars_c0_exit206_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[32]                                           ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body29_triangulars_c0_exit206_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body29_triangulars_c0_exit206_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body29_triangulars_c0_exit206_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama32                                           ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body29_triangulars_c0_exit206_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body29_triangulars_c0_exit206_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body29_triangulars_c0_exit206_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[96]                                           ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body29_triangulars_c0_exit206_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body29_triangulars_c0_exit206_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body29_triangulars_c0_exit206_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama96                                           ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist28_i_llvm_fpga_pop_i32_i20_039102_pop43_triangular15_out_data_out_3_mem_dmem|auto_generated|altsyncram1|dataout_reg[0]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist28_i_llvm_fpga_pop_i32_i20_039102_pop43_triangular15_out_data_out_3_mem_dmem|auto_generated|altsyncram1|lutrama0                                                                                                                                                                                                     ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist28_i_llvm_fpga_pop_i32_i20_039102_pop43_triangular15_out_data_out_3_mem_dmem|auto_generated|altsyncram1|dataout_reg[10]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist28_i_llvm_fpga_pop_i32_i20_039102_pop43_triangular15_out_data_out_3_mem_dmem|auto_generated|altsyncram1|lutrama10                                                                                                                                                                                                    ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist28_i_llvm_fpga_pop_i32_i20_039102_pop43_triangular15_out_data_out_3_mem_dmem|auto_generated|altsyncram1|dataout_reg[11]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist28_i_llvm_fpga_pop_i32_i20_039102_pop43_triangular15_out_data_out_3_mem_dmem|auto_generated|altsyncram1|lutrama11                                                                                                                                                                                                    ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist28_i_llvm_fpga_pop_i32_i20_039102_pop43_triangular15_out_data_out_3_mem_dmem|auto_generated|altsyncram1|dataout_reg[12]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist28_i_llvm_fpga_pop_i32_i20_039102_pop43_triangular15_out_data_out_3_mem_dmem|auto_generated|altsyncram1|lutrama12                                                                                                                                                                                                    ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist28_i_llvm_fpga_pop_i32_i20_039102_pop43_triangular15_out_data_out_3_mem_dmem|auto_generated|altsyncram1|dataout_reg[13]                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist28_i_llvm_fpga_pop_i32_i20_039102_pop43_triangular15_out_data_out_3_mem_dmem|auto_generated|altsyncram1|lutrama13                                                                                                                                                                                                    ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist28_i_llvm_fpga_pop_i32_i20_039102_pop43_triangular15_out_data_out_3_mem_dmem|auto_generated|altsyncram1|dataout_reg[1]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist28_i_llvm_fpga_pop_i32_i20_039102_pop43_triangular15_out_data_out_3_mem_dmem|auto_generated|altsyncram1|lutrama1                                                                                                                                                                                                     ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist28_i_llvm_fpga_pop_i32_i20_039102_pop43_triangular15_out_data_out_3_mem_dmem|auto_generated|altsyncram1|dataout_reg[2]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist28_i_llvm_fpga_pop_i32_i20_039102_pop43_triangular15_out_data_out_3_mem_dmem|auto_generated|altsyncram1|lutrama2                                                                                                                                                                                                     ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist28_i_llvm_fpga_pop_i32_i20_039102_pop43_triangular15_out_data_out_3_mem_dmem|auto_generated|altsyncram1|dataout_reg[3]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist28_i_llvm_fpga_pop_i32_i20_039102_pop43_triangular15_out_data_out_3_mem_dmem|auto_generated|altsyncram1|lutrama3                                                                                                                                                                                                     ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist28_i_llvm_fpga_pop_i32_i20_039102_pop43_triangular15_out_data_out_3_mem_dmem|auto_generated|altsyncram1|dataout_reg[4]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist28_i_llvm_fpga_pop_i32_i20_039102_pop43_triangular15_out_data_out_3_mem_dmem|auto_generated|altsyncram1|lutrama4                                                                                                                                                                                                     ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist28_i_llvm_fpga_pop_i32_i20_039102_pop43_triangular15_out_data_out_3_mem_dmem|auto_generated|altsyncram1|dataout_reg[5]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist28_i_llvm_fpga_pop_i32_i20_039102_pop43_triangular15_out_data_out_3_mem_dmem|auto_generated|altsyncram1|lutrama5                                                                                                                                                                                                     ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist28_i_llvm_fpga_pop_i32_i20_039102_pop43_triangular15_out_data_out_3_mem_dmem|auto_generated|altsyncram1|dataout_reg[6]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist28_i_llvm_fpga_pop_i32_i20_039102_pop43_triangular15_out_data_out_3_mem_dmem|auto_generated|altsyncram1|lutrama6                                                                                                                                                                                                     ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist28_i_llvm_fpga_pop_i32_i20_039102_pop43_triangular15_out_data_out_3_mem_dmem|auto_generated|altsyncram1|dataout_reg[7]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist28_i_llvm_fpga_pop_i32_i20_039102_pop43_triangular15_out_data_out_3_mem_dmem|auto_generated|altsyncram1|lutrama7                                                                                                                                                                                                     ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist28_i_llvm_fpga_pop_i32_i20_039102_pop43_triangular15_out_data_out_3_mem_dmem|auto_generated|altsyncram1|dataout_reg[8]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist28_i_llvm_fpga_pop_i32_i20_039102_pop43_triangular15_out_data_out_3_mem_dmem|auto_generated|altsyncram1|lutrama8                                                                                                                                                                                                     ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist28_i_llvm_fpga_pop_i32_i20_039102_pop43_triangular15_out_data_out_3_mem_dmem|auto_generated|altsyncram1|dataout_reg[9]                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist28_i_llvm_fpga_pop_i32_i20_039102_pop43_triangular15_out_data_out_3_mem_dmem|auto_generated|altsyncram1|lutrama9                                                                                                                                                                                                     ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist6_sync_together131_aunroll_x_in_c0_eni12_6_tpl_4_mem_dmem|auto_generated|altsyncram1|dataout_reg[0]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist6_sync_together131_aunroll_x_in_c0_eni12_6_tpl_4_mem_dmem|auto_generated|altsyncram1|lutrama0                                                                                                                                                                                                                        ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist6_sync_together131_aunroll_x_in_c0_eni12_6_tpl_4_mem_dmem|auto_generated|altsyncram1|dataout_reg[10]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist6_sync_together131_aunroll_x_in_c0_eni12_6_tpl_4_mem_dmem|auto_generated|altsyncram1|lutrama10                                                                                                                                                                                                                       ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist6_sync_together131_aunroll_x_in_c0_eni12_6_tpl_4_mem_dmem|auto_generated|altsyncram1|dataout_reg[11]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist6_sync_together131_aunroll_x_in_c0_eni12_6_tpl_4_mem_dmem|auto_generated|altsyncram1|lutrama11                                                                                                                                                                                                                       ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist6_sync_together131_aunroll_x_in_c0_eni12_6_tpl_4_mem_dmem|auto_generated|altsyncram1|dataout_reg[12]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist6_sync_together131_aunroll_x_in_c0_eni12_6_tpl_4_mem_dmem|auto_generated|altsyncram1|lutrama12                                                                                                                                                                                                                       ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist6_sync_together131_aunroll_x_in_c0_eni12_6_tpl_4_mem_dmem|auto_generated|altsyncram1|dataout_reg[13]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist6_sync_together131_aunroll_x_in_c0_eni12_6_tpl_4_mem_dmem|auto_generated|altsyncram1|lutrama13                                                                                                                                                                                                                       ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist6_sync_together131_aunroll_x_in_c0_eni12_6_tpl_4_mem_dmem|auto_generated|altsyncram1|dataout_reg[14]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist6_sync_together131_aunroll_x_in_c0_eni12_6_tpl_4_mem_dmem|auto_generated|altsyncram1|lutrama14                                                                                                                                                                                                                       ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist6_sync_together131_aunroll_x_in_c0_eni12_6_tpl_4_mem_dmem|auto_generated|altsyncram1|dataout_reg[15]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist6_sync_together131_aunroll_x_in_c0_eni12_6_tpl_4_mem_dmem|auto_generated|altsyncram1|lutrama15                                                                                                                                                                                                                       ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist6_sync_together131_aunroll_x_in_c0_eni12_6_tpl_4_mem_dmem|auto_generated|altsyncram1|dataout_reg[16]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist6_sync_together131_aunroll_x_in_c0_eni12_6_tpl_4_mem_dmem|auto_generated|altsyncram1|lutrama16                                                                                                                                                                                                                       ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist6_sync_together131_aunroll_x_in_c0_eni12_6_tpl_4_mem_dmem|auto_generated|altsyncram1|dataout_reg[17]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist6_sync_together131_aunroll_x_in_c0_eni12_6_tpl_4_mem_dmem|auto_generated|altsyncram1|lutrama17                                                                                                                                                                                                                       ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist6_sync_together131_aunroll_x_in_c0_eni12_6_tpl_4_mem_dmem|auto_generated|altsyncram1|dataout_reg[18]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist6_sync_together131_aunroll_x_in_c0_eni12_6_tpl_4_mem_dmem|auto_generated|altsyncram1|lutrama18                                                                                                                                                                                                                       ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist6_sync_together131_aunroll_x_in_c0_eni12_6_tpl_4_mem_dmem|auto_generated|altsyncram1|dataout_reg[19]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist6_sync_together131_aunroll_x_in_c0_eni12_6_tpl_4_mem_dmem|auto_generated|altsyncram1|lutrama19                                                                                                                                                                                                                       ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist6_sync_together131_aunroll_x_in_c0_eni12_6_tpl_4_mem_dmem|auto_generated|altsyncram1|dataout_reg[1]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist6_sync_together131_aunroll_x_in_c0_eni12_6_tpl_4_mem_dmem|auto_generated|altsyncram1|lutrama1                                                                                                                                                                                                                        ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist6_sync_together131_aunroll_x_in_c0_eni12_6_tpl_4_mem_dmem|auto_generated|altsyncram1|dataout_reg[20]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist6_sync_together131_aunroll_x_in_c0_eni12_6_tpl_4_mem_dmem|auto_generated|altsyncram1|lutrama20                                                                                                                                                                                                                       ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist6_sync_together131_aunroll_x_in_c0_eni12_6_tpl_4_mem_dmem|auto_generated|altsyncram1|dataout_reg[21]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist6_sync_together131_aunroll_x_in_c0_eni12_6_tpl_4_mem_dmem|auto_generated|altsyncram1|lutrama21                                                                                                                                                                                                                       ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist6_sync_together131_aunroll_x_in_c0_eni12_6_tpl_4_mem_dmem|auto_generated|altsyncram1|dataout_reg[22]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist6_sync_together131_aunroll_x_in_c0_eni12_6_tpl_4_mem_dmem|auto_generated|altsyncram1|lutrama22                                                                                                                                                                                                                       ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist6_sync_together131_aunroll_x_in_c0_eni12_6_tpl_4_mem_dmem|auto_generated|altsyncram1|dataout_reg[23]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist6_sync_together131_aunroll_x_in_c0_eni12_6_tpl_4_mem_dmem|auto_generated|altsyncram1|lutrama23                                                                                                                                                                                                                       ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist6_sync_together131_aunroll_x_in_c0_eni12_6_tpl_4_mem_dmem|auto_generated|altsyncram1|dataout_reg[24]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist6_sync_together131_aunroll_x_in_c0_eni12_6_tpl_4_mem_dmem|auto_generated|altsyncram1|lutrama24                                                                                                                                                                                                                       ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist6_sync_together131_aunroll_x_in_c0_eni12_6_tpl_4_mem_dmem|auto_generated|altsyncram1|dataout_reg[25]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist6_sync_together131_aunroll_x_in_c0_eni12_6_tpl_4_mem_dmem|auto_generated|altsyncram1|lutrama25                                                                                                                                                                                                                       ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist6_sync_together131_aunroll_x_in_c0_eni12_6_tpl_4_mem_dmem|auto_generated|altsyncram1|dataout_reg[26]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist6_sync_together131_aunroll_x_in_c0_eni12_6_tpl_4_mem_dmem|auto_generated|altsyncram1|lutrama26                                                                                                                                                                                                                       ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist6_sync_together131_aunroll_x_in_c0_eni12_6_tpl_4_mem_dmem|auto_generated|altsyncram1|dataout_reg[27]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist6_sync_together131_aunroll_x_in_c0_eni12_6_tpl_4_mem_dmem|auto_generated|altsyncram1|lutrama27                                                                                                                                                                                                                       ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist6_sync_together131_aunroll_x_in_c0_eni12_6_tpl_4_mem_dmem|auto_generated|altsyncram1|dataout_reg[28]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist6_sync_together131_aunroll_x_in_c0_eni12_6_tpl_4_mem_dmem|auto_generated|altsyncram1|lutrama28                                                                                                                                                                                                                       ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist6_sync_together131_aunroll_x_in_c0_eni12_6_tpl_4_mem_dmem|auto_generated|altsyncram1|dataout_reg[29]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist6_sync_together131_aunroll_x_in_c0_eni12_6_tpl_4_mem_dmem|auto_generated|altsyncram1|lutrama29                                                                                                                                                                                                                       ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist6_sync_together131_aunroll_x_in_c0_eni12_6_tpl_4_mem_dmem|auto_generated|altsyncram1|dataout_reg[2]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist6_sync_together131_aunroll_x_in_c0_eni12_6_tpl_4_mem_dmem|auto_generated|altsyncram1|lutrama2                                                                                                                                                                                                                        ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist6_sync_together131_aunroll_x_in_c0_eni12_6_tpl_4_mem_dmem|auto_generated|altsyncram1|dataout_reg[30]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist6_sync_together131_aunroll_x_in_c0_eni12_6_tpl_4_mem_dmem|auto_generated|altsyncram1|lutrama30                                                                                                                                                                                                                       ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist6_sync_together131_aunroll_x_in_c0_eni12_6_tpl_4_mem_dmem|auto_generated|altsyncram1|dataout_reg[31]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist6_sync_together131_aunroll_x_in_c0_eni12_6_tpl_4_mem_dmem|auto_generated|altsyncram1|lutrama31                                                                                                                                                                                                                       ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist6_sync_together131_aunroll_x_in_c0_eni12_6_tpl_4_mem_dmem|auto_generated|altsyncram1|dataout_reg[32]                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist6_sync_together131_aunroll_x_in_c0_eni12_6_tpl_4_mem_dmem|auto_generated|altsyncram1|lutrama32                                                                                                                                                                                                                       ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist6_sync_together131_aunroll_x_in_c0_eni12_6_tpl_4_mem_dmem|auto_generated|altsyncram1|dataout_reg[3]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist6_sync_together131_aunroll_x_in_c0_eni12_6_tpl_4_mem_dmem|auto_generated|altsyncram1|lutrama3                                                                                                                                                                                                                        ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist6_sync_together131_aunroll_x_in_c0_eni12_6_tpl_4_mem_dmem|auto_generated|altsyncram1|dataout_reg[4]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist6_sync_together131_aunroll_x_in_c0_eni12_6_tpl_4_mem_dmem|auto_generated|altsyncram1|lutrama4                                                                                                                                                                                                                        ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist6_sync_together131_aunroll_x_in_c0_eni12_6_tpl_4_mem_dmem|auto_generated|altsyncram1|dataout_reg[5]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist6_sync_together131_aunroll_x_in_c0_eni12_6_tpl_4_mem_dmem|auto_generated|altsyncram1|lutrama5                                                                                                                                                                                                                        ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist6_sync_together131_aunroll_x_in_c0_eni12_6_tpl_4_mem_dmem|auto_generated|altsyncram1|dataout_reg[6]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist6_sync_together131_aunroll_x_in_c0_eni12_6_tpl_4_mem_dmem|auto_generated|altsyncram1|lutrama6                                                                                                                                                                                                                        ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist6_sync_together131_aunroll_x_in_c0_eni12_6_tpl_4_mem_dmem|auto_generated|altsyncram1|dataout_reg[7]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist6_sync_together131_aunroll_x_in_c0_eni12_6_tpl_4_mem_dmem|auto_generated|altsyncram1|lutrama7                                                                                                                                                                                                                        ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist6_sync_together131_aunroll_x_in_c0_eni12_6_tpl_4_mem_dmem|auto_generated|altsyncram1|dataout_reg[8]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist6_sync_together131_aunroll_x_in_c0_eni12_6_tpl_4_mem_dmem|auto_generated|altsyncram1|lutrama8                                                                                                                                                                                                                        ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist6_sync_together131_aunroll_x_in_c0_eni12_6_tpl_4_mem_dmem|auto_generated|altsyncram1|dataout_reg[9]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist6_sync_together131_aunroll_x_in_c0_eni12_6_tpl_4_mem_dmem|auto_generated|altsyncram1|lutrama9                                                                                                                                                                                                                        ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist7_sync_together131_aunroll_x_in_c0_eni12_7_tpl_4_mem_dmem|auto_generated|altsyncram1|dataout_reg[0]                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization      ; Q         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist7_sync_together131_aunroll_x_in_c0_eni12_7_tpl_4_mem_dmem|auto_generated|altsyncram1|lutrama0                                                                                                                                                                                                                        ; PORTBDATAOUT     ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B10|thebb_triangular_B10_stall_region|thei_sfc_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[3]                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B10|thebb_triangular_B10_stall_region|thei_sfc_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[3]~DUPLICATE                ;                  ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B10|thebb_triangular_B10_stall_region|thei_sfc_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular0|ms.acl_mid_speed_fifo_inst|valid_out_ES                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B10|thebb_triangular_B10_stall_region|thei_sfc_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular0|ms.acl_mid_speed_fifo_inst|valid_out_ES~DUPLICATE                                       ;                  ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B10|thebb_triangular_B10_stall_region|thei_sfc_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_full_detector|counter[5]                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B10|thebb_triangular_B10_stall_region|thei_sfc_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_full_detector|counter[5]~DUPLICATE                                                            ;                  ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B10|thebb_triangular_B10_stall_region|thei_sfc_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular0_aunroll_x|thei_llvm_fpga_push_i32_i46_033_push28_triangular12|thei_llvm_fpga_push_i32_i46_033_push28_triangular1|fifo|r_data_NO_SHIFT_REG[11]                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B10|thebb_triangular_B10_stall_region|thei_sfc_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular0_aunroll_x|thei_llvm_fpga_push_i32_i46_033_push28_triangular12|thei_llvm_fpga_push_i32_i46_033_push28_triangular1|fifo|r_data_NO_SHIFT_REG[11]~DUPLICATE                                                                                                                                                        ;                  ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B10|thebb_triangular_B10_stall_region|thei_sfc_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular0_aunroll_x|thei_llvm_fpga_push_i32_i46_033_push28_triangular12|thei_llvm_fpga_push_i32_i46_033_push28_triangular1|fifo|r_data_NO_SHIFT_REG[15]                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B10|thebb_triangular_B10_stall_region|thei_sfc_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular0_aunroll_x|thei_llvm_fpga_push_i32_i46_033_push28_triangular12|thei_llvm_fpga_push_i32_i46_033_push28_triangular1|fifo|r_data_NO_SHIFT_REG[15]~DUPLICATE                                                                                                                                                        ;                  ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B10|thebb_triangular_B10_stall_region|thei_sfc_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular0_aunroll_x|thei_llvm_fpga_push_i32_i46_033_push28_triangular12|thei_llvm_fpga_push_i32_i46_033_push28_triangular1|fifo|r_data_NO_SHIFT_REG[17]                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B10|thebb_triangular_B10_stall_region|thei_sfc_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular0_aunroll_x|thei_llvm_fpga_push_i32_i46_033_push28_triangular12|thei_llvm_fpga_push_i32_i46_033_push28_triangular1|fifo|r_data_NO_SHIFT_REG[17]~DUPLICATE                                                                                                                                                        ;                  ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B10|thebb_triangular_B10_stall_region|thei_sfc_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular0_aunroll_x|thei_llvm_fpga_push_i32_i46_033_push28_triangular12|thei_llvm_fpga_push_i32_i46_033_push28_triangular1|fifo|r_data_NO_SHIFT_REG[19]                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B10|thebb_triangular_B10_stall_region|thei_sfc_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular0_aunroll_x|thei_llvm_fpga_push_i32_i46_033_push28_triangular12|thei_llvm_fpga_push_i32_i46_033_push28_triangular1|fifo|r_data_NO_SHIFT_REG[19]~DUPLICATE                                                                                                                                                        ;                  ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B10|thebb_triangular_B10_stall_region|thei_sfc_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular0_aunroll_x|thei_llvm_fpga_push_i32_i46_033_push28_triangular12|thei_llvm_fpga_push_i32_i46_033_push28_triangular1|fifo|r_data_NO_SHIFT_REG[7]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B10|thebb_triangular_B10_stall_region|thei_sfc_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular0_aunroll_x|thei_llvm_fpga_push_i32_i46_033_push28_triangular12|thei_llvm_fpga_push_i32_i46_033_push28_triangular1|fifo|r_data_NO_SHIFT_REG[7]~DUPLICATE                                                                                                                                                         ;                  ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B10|thebb_triangular_B10_stall_region|thei_sfc_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular0_aunroll_x|thei_llvm_fpga_push_i32_i46_033_push28_triangular12|thei_llvm_fpga_push_i32_i46_033_push28_triangular1|fifo|r_data_NO_SHIFT_REG[9]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B10|thebb_triangular_B10_stall_region|thei_sfc_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular0_aunroll_x|thei_llvm_fpga_push_i32_i46_033_push28_triangular12|thei_llvm_fpga_push_i32_i46_033_push28_triangular1|fifo|r_data_NO_SHIFT_REG[9]~DUPLICATE                                                                                                                                                         ;                  ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region|thei_sfc_s_c0_in_for_body55_triangulars_c0_enter22817_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body55_triangulars_c0_exit235_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body55_triangulars_c0_exit235_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body55_triangulars_c0_exit235_triangular0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[3]                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region|thei_sfc_s_c0_in_for_body55_triangulars_c0_enter22817_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body55_triangulars_c0_exit235_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body55_triangulars_c0_exit235_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body55_triangulars_c0_exit235_triangular0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[3]~DUPLICATE                                                        ;                  ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region|thei_sfc_s_c0_in_for_body55_triangulars_c0_enter22817_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body55_triangulars_c0_exit235_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body55_triangulars_c0_exit235_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body55_triangulars_c0_exit235_triangular0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[4]                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region|thei_sfc_s_c0_in_for_body55_triangulars_c0_enter22817_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body55_triangulars_c0_exit235_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body55_triangulars_c0_exit235_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body55_triangulars_c0_exit235_triangular0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[4]~DUPLICATE                                                        ;                  ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region|thei_sfc_s_c0_in_for_body55_triangulars_c0_enter22817_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_triangulars_c0_enter22817_triangular0_aunroll_x|redist22_i_idxprom56_triangular14_vt_select_31_b_1_q[0]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region|thei_sfc_s_c0_in_for_body55_triangulars_c0_enter22817_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_triangulars_c0_enter22817_triangular0_aunroll_x|redist22_i_idxprom56_triangular14_vt_select_31_b_1_q[0]~DUPLICATE                                                                                                                                                                                                                                                        ;                  ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region|thei_sfc_s_c0_in_for_body55_triangulars_c0_enter22817_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_triangulars_c0_enter22817_triangular0_aunroll_x|redist22_i_idxprom56_triangular14_vt_select_31_b_1_q[1]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region|thei_sfc_s_c0_in_for_body55_triangulars_c0_enter22817_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_triangulars_c0_enter22817_triangular0_aunroll_x|redist22_i_idxprom56_triangular14_vt_select_31_b_1_q[1]~DUPLICATE                                                                                                                                                                                                                                                        ;                  ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region|thei_sfc_s_c0_in_for_body55_triangulars_c0_enter22817_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_triangulars_c0_enter22817_triangular0_aunroll_x|redist22_i_idxprom56_triangular14_vt_select_31_b_1_q[8]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region|thei_sfc_s_c0_in_for_body55_triangulars_c0_enter22817_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_triangulars_c0_enter22817_triangular0_aunroll_x|redist22_i_idxprom56_triangular14_vt_select_31_b_1_q[8]~DUPLICATE                                                                                                                                                                                                                                                        ;                  ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region|thei_sfc_s_c0_in_for_body55_triangulars_c0_enter22817_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_triangulars_c0_enter22817_triangular0_aunroll_x|redist23_i_first_cleanup_xor_triangular4_q_2_q[0]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region|thei_sfc_s_c0_in_for_body55_triangulars_c0_enter22817_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_triangulars_c0_enter22817_triangular0_aunroll_x|redist23_i_first_cleanup_xor_triangular4_q_2_q[0]~DUPLICATE                                                                                                                                                                                                                                                              ;                  ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region|thei_sfc_s_c0_in_for_body55_triangulars_c0_enter22817_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_triangulars_c0_enter22817_triangular0_aunroll_x|thei_llvm_fpga_push_i32_j51_032_push49_triangular23|thei_llvm_fpga_push_i32_j51_032_push49_triangular1|fifo|r_data_NO_SHIFT_REG[12]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region|thei_sfc_s_c0_in_for_body55_triangulars_c0_enter22817_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_triangulars_c0_enter22817_triangular0_aunroll_x|thei_llvm_fpga_push_i32_j51_032_push49_triangular23|thei_llvm_fpga_push_i32_j51_032_push49_triangular1|fifo|r_data_NO_SHIFT_REG[12]~DUPLICATE                                                                                                                                                                            ;                  ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region|thei_sfc_s_c0_in_for_body55_triangulars_c0_enter22817_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_triangulars_c0_enter22817_triangular0_aunroll_x|thei_llvm_fpga_push_i32_j51_032_push49_triangular23|thei_llvm_fpga_push_i32_j51_032_push49_triangular1|fifo|r_data_NO_SHIFT_REG[14]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region|thei_sfc_s_c0_in_for_body55_triangulars_c0_enter22817_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_triangulars_c0_enter22817_triangular0_aunroll_x|thei_llvm_fpga_push_i32_j51_032_push49_triangular23|thei_llvm_fpga_push_i32_j51_032_push49_triangular1|fifo|r_data_NO_SHIFT_REG[14]~DUPLICATE                                                                                                                                                                            ;                  ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region|thei_sfc_s_c0_in_for_body55_triangulars_c0_enter22817_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_triangulars_c0_enter22817_triangular0_aunroll_x|thei_llvm_fpga_push_i32_j51_032_push49_triangular23|thei_llvm_fpga_push_i32_j51_032_push49_triangular1|fifo|r_data_NO_SHIFT_REG[18]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region|thei_sfc_s_c0_in_for_body55_triangulars_c0_enter22817_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_triangulars_c0_enter22817_triangular0_aunroll_x|thei_llvm_fpga_push_i32_j51_032_push49_triangular23|thei_llvm_fpga_push_i32_j51_032_push49_triangular1|fifo|r_data_NO_SHIFT_REG[18]~DUPLICATE                                                                                                                                                                            ;                  ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region|thei_sfc_s_c0_in_for_body55_triangulars_c0_enter22817_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_triangulars_c0_enter22817_triangular0_aunroll_x|thei_llvm_fpga_push_i32_j51_032_push49_triangular23|thei_llvm_fpga_push_i32_j51_032_push49_triangular1|fifo|r_data_NO_SHIFT_REG[20]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region|thei_sfc_s_c0_in_for_body55_triangulars_c0_enter22817_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_triangulars_c0_enter22817_triangular0_aunroll_x|thei_llvm_fpga_push_i32_j51_032_push49_triangular23|thei_llvm_fpga_push_i32_j51_032_push49_triangular1|fifo|r_data_NO_SHIFT_REG[20]~DUPLICATE                                                                                                                                                                            ;                  ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region|thei_sfc_s_c0_in_for_body55_triangulars_c0_enter22817_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_triangulars_c0_enter22817_triangular0_aunroll_x|thei_llvm_fpga_push_i32_j51_032_push49_triangular23|thei_llvm_fpga_push_i32_j51_032_push49_triangular1|fifo|r_data_NO_SHIFT_REG[22]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region|thei_sfc_s_c0_in_for_body55_triangulars_c0_enter22817_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_triangulars_c0_enter22817_triangular0_aunroll_x|thei_llvm_fpga_push_i32_j51_032_push49_triangular23|thei_llvm_fpga_push_i32_j51_032_push49_triangular1|fifo|r_data_NO_SHIFT_REG[22]~DUPLICATE                                                                                                                                                                            ;                  ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region|thei_sfc_s_c0_in_for_body55_triangulars_c0_enter22817_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_triangulars_c0_enter22817_triangular0_aunroll_x|thei_llvm_fpga_push_i32_j51_032_push49_triangular23|thei_llvm_fpga_push_i32_j51_032_push49_triangular1|fifo|r_data_NO_SHIFT_REG[24]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region|thei_sfc_s_c0_in_for_body55_triangulars_c0_enter22817_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_triangulars_c0_enter22817_triangular0_aunroll_x|thei_llvm_fpga_push_i32_j51_032_push49_triangular23|thei_llvm_fpga_push_i32_j51_032_push49_triangular1|fifo|r_data_NO_SHIFT_REG[24]~DUPLICATE                                                                                                                                                                            ;                  ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region|thei_sfc_s_c0_in_for_body55_triangulars_c0_enter22817_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_triangulars_c0_enter22817_triangular0_aunroll_x|thei_llvm_fpga_push_i32_j51_032_push49_triangular23|thei_llvm_fpga_push_i32_j51_032_push49_triangular1|fifo|r_data_NO_SHIFT_REG[25]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region|thei_sfc_s_c0_in_for_body55_triangulars_c0_enter22817_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_triangulars_c0_enter22817_triangular0_aunroll_x|thei_llvm_fpga_push_i32_j51_032_push49_triangular23|thei_llvm_fpga_push_i32_j51_032_push49_triangular1|fifo|r_data_NO_SHIFT_REG[25]~DUPLICATE                                                                                                                                                                            ;                  ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region|thei_sfc_s_c0_in_for_body55_triangulars_c0_enter22817_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_triangulars_c0_enter22817_triangular0_aunroll_x|thei_llvm_fpga_push_i32_j51_032_push49_triangular23|thei_llvm_fpga_push_i32_j51_032_push49_triangular1|fifo|r_data_NO_SHIFT_REG[26]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region|thei_sfc_s_c0_in_for_body55_triangulars_c0_enter22817_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_triangulars_c0_enter22817_triangular0_aunroll_x|thei_llvm_fpga_push_i32_j51_032_push49_triangular23|thei_llvm_fpga_push_i32_j51_032_push49_triangular1|fifo|r_data_NO_SHIFT_REG[26]~DUPLICATE                                                                                                                                                                            ;                  ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region|thei_sfc_s_c0_in_for_body55_triangulars_c0_enter22817_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_triangulars_c0_enter22817_triangular0_aunroll_x|thei_llvm_fpga_push_i32_j51_032_push49_triangular23|thei_llvm_fpga_push_i32_j51_032_push49_triangular1|fifo|r_data_NO_SHIFT_REG[30]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region|thei_sfc_s_c0_in_for_body55_triangulars_c0_enter22817_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_triangulars_c0_enter22817_triangular0_aunroll_x|thei_llvm_fpga_push_i32_j51_032_push49_triangular23|thei_llvm_fpga_push_i32_j51_032_push49_triangular1|fifo|r_data_NO_SHIFT_REG[30]~DUPLICATE                                                                                                                                                                            ;                  ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region|thei_sfc_s_c0_in_for_body55_triangulars_c0_enter22817_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_triangulars_c0_enter22817_triangular0_aunroll_x|thei_llvm_fpga_push_i32_j51_032_push49_triangular23|thei_llvm_fpga_push_i32_j51_032_push49_triangular1|fifo|r_data_NO_SHIFT_REG[8]                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region|thei_sfc_s_c0_in_for_body55_triangulars_c0_enter22817_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_triangulars_c0_enter22817_triangular0_aunroll_x|thei_llvm_fpga_push_i32_j51_032_push49_triangular23|thei_llvm_fpga_push_i32_j51_032_push49_triangular1|fifo|r_data_NO_SHIFT_REG[8]~DUPLICATE                                                                                                                                                                             ;                  ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_llvm_fpga_ffwd_source_i32_unnamed_triangular4_triangular11|thei_llvm_fpga_ffwd_source_i32_unnamed_triangular4_triangular1|source_NO_SHIFT_REG[21]                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_llvm_fpga_ffwd_source_i32_unnamed_triangular4_triangular11|thei_llvm_fpga_ffwd_source_i32_unnamed_triangular4_triangular1|source_NO_SHIFT_REG[21]~DUPLICATE                                                                                                                                                                                                                                                                                                             ;                  ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_llvm_fpga_ffwd_source_i32_unnamed_triangular4_triangular11|thei_llvm_fpga_ffwd_source_i32_unnamed_triangular4_triangular1|source_NO_SHIFT_REG[30]                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_llvm_fpga_ffwd_source_i32_unnamed_triangular4_triangular11|thei_llvm_fpga_ffwd_source_i32_unnamed_triangular4_triangular1|source_NO_SHIFT_REG[30]~DUPLICATE                                                                                                                                                                                                                                                                                                             ;                  ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_llvm_fpga_ffwd_source_i32_unnamed_triangular4_triangular11|thei_llvm_fpga_ffwd_source_i32_unnamed_triangular4_triangular1|source_NO_SHIFT_REG[3]                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_llvm_fpga_ffwd_source_i32_unnamed_triangular4_triangular11|thei_llvm_fpga_ffwd_source_i32_unnamed_triangular4_triangular1|source_NO_SHIFT_REG[3]~DUPLICATE                                                                                                                                                                                                                                                                                                              ;                  ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_llvm_fpga_ffwd_source_i32_unnamed_triangular4_triangular11|thei_llvm_fpga_ffwd_source_i32_unnamed_triangular4_triangular1|source_NO_SHIFT_REG[9]                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_llvm_fpga_ffwd_source_i32_unnamed_triangular4_triangular11|thei_llvm_fpga_ffwd_source_i32_unnamed_triangular4_triangular1|source_NO_SHIFT_REG[9]~DUPLICATE                                                                                                                                                                                                                                                                                                              ;                  ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024a100i32_unnamed_triangular3_triangular10|thei_llvm_fpga_ffwd_source_p1024a100i32_unnamed_triangular3_triangular1|source_NO_SHIFT_REG[15]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024a100i32_unnamed_triangular3_triangular10|thei_llvm_fpga_ffwd_source_p1024a100i32_unnamed_triangular3_triangular1|source_NO_SHIFT_REG[15]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                  ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024a100i32_unnamed_triangular3_triangular10|thei_llvm_fpga_ffwd_source_p1024a100i32_unnamed_triangular3_triangular1|source_NO_SHIFT_REG[17]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024a100i32_unnamed_triangular3_triangular10|thei_llvm_fpga_ffwd_source_p1024a100i32_unnamed_triangular3_triangular1|source_NO_SHIFT_REG[17]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                  ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024a100i32_unnamed_triangular3_triangular10|thei_llvm_fpga_ffwd_source_p1024a100i32_unnamed_triangular3_triangular1|source_NO_SHIFT_REG[19]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024a100i32_unnamed_triangular3_triangular10|thei_llvm_fpga_ffwd_source_p1024a100i32_unnamed_triangular3_triangular1|source_NO_SHIFT_REG[19]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                  ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024a100i32_unnamed_triangular3_triangular10|thei_llvm_fpga_ffwd_source_p1024a100i32_unnamed_triangular3_triangular1|source_NO_SHIFT_REG[27]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024a100i32_unnamed_triangular3_triangular10|thei_llvm_fpga_ffwd_source_p1024a100i32_unnamed_triangular3_triangular1|source_NO_SHIFT_REG[27]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                  ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024a100i32_unnamed_triangular3_triangular10|thei_llvm_fpga_ffwd_source_p1024a100i32_unnamed_triangular3_triangular1|source_NO_SHIFT_REG[36]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024a100i32_unnamed_triangular3_triangular10|thei_llvm_fpga_ffwd_source_p1024a100i32_unnamed_triangular3_triangular1|source_NO_SHIFT_REG[36]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                  ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024a100i32_unnamed_triangular3_triangular10|thei_llvm_fpga_ffwd_source_p1024a100i32_unnamed_triangular3_triangular1|source_NO_SHIFT_REG[47]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024a100i32_unnamed_triangular3_triangular10|thei_llvm_fpga_ffwd_source_p1024a100i32_unnamed_triangular3_triangular1|source_NO_SHIFT_REG[47]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                  ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024a100i32_unnamed_triangular3_triangular10|thei_llvm_fpga_ffwd_source_p1024a100i32_unnamed_triangular3_triangular1|source_NO_SHIFT_REG[4]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024a100i32_unnamed_triangular3_triangular10|thei_llvm_fpga_ffwd_source_p1024a100i32_unnamed_triangular3_triangular1|source_NO_SHIFT_REG[4]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                  ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024a100i32_unnamed_triangular3_triangular10|thei_llvm_fpga_ffwd_source_p1024a100i32_unnamed_triangular3_triangular1|source_NO_SHIFT_REG[9]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024a100i32_unnamed_triangular3_triangular10|thei_llvm_fpga_ffwd_source_p1024a100i32_unnamed_triangular3_triangular1|source_NO_SHIFT_REG[9]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                  ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_triangular3|thei_llvm_fpga_pop_throttle_i1_throttle_pop_triangular3_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_triangular3_reg_valid_reg_q[0]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_triangular3|thei_llvm_fpga_pop_throttle_i1_throttle_pop_triangular3_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_triangular3_reg_valid_reg_q[0]~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter13812_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0]                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter13812_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0]~DUPLICATE                                                                  ;                  ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter13812_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter13812_triangular0_aunroll_x|redist1_sync_together41_aunroll_x_in_c0_eni2_1_tpl_1_q[0]                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter13812_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter13812_triangular0_aunroll_x|redist1_sync_together41_aunroll_x_in_c0_eni2_1_tpl_1_q[0]~DUPLICATE                                                                                                                                                                                                                                                            ;                  ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter13812_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter13812_triangular0_aunroll_x|thei_llvm_fpga_push_i32_i_041_push19_triangular12|thei_llvm_fpga_push_i32_i_041_push19_triangular1|fifo|r_data_NO_SHIFT_REG[10]                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter13812_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter13812_triangular0_aunroll_x|thei_llvm_fpga_push_i32_i_041_push19_triangular12|thei_llvm_fpga_push_i32_i_041_push19_triangular1|fifo|r_data_NO_SHIFT_REG[10]~DUPLICATE                                                                                                                                                                                      ;                  ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter13812_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter13812_triangular0_aunroll_x|thei_llvm_fpga_push_i32_i_041_push19_triangular12|thei_llvm_fpga_push_i32_i_041_push19_triangular1|fifo|r_data_NO_SHIFT_REG[11]                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter13812_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter13812_triangular0_aunroll_x|thei_llvm_fpga_push_i32_i_041_push19_triangular12|thei_llvm_fpga_push_i32_i_041_push19_triangular1|fifo|r_data_NO_SHIFT_REG[11]~DUPLICATE                                                                                                                                                                                      ;                  ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter13812_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter13812_triangular0_aunroll_x|thei_llvm_fpga_push_i32_i_041_push19_triangular12|thei_llvm_fpga_push_i32_i_041_push19_triangular1|fifo|r_data_NO_SHIFT_REG[14]                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter13812_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter13812_triangular0_aunroll_x|thei_llvm_fpga_push_i32_i_041_push19_triangular12|thei_llvm_fpga_push_i32_i_041_push19_triangular1|fifo|r_data_NO_SHIFT_REG[14]~DUPLICATE                                                                                                                                                                                      ;                  ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter13812_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter13812_triangular0_aunroll_x|thei_llvm_fpga_push_i32_i_041_push19_triangular12|thei_llvm_fpga_push_i32_i_041_push19_triangular1|fifo|r_data_NO_SHIFT_REG[18]                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter13812_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter13812_triangular0_aunroll_x|thei_llvm_fpga_push_i32_i_041_push19_triangular12|thei_llvm_fpga_push_i32_i_041_push19_triangular1|fifo|r_data_NO_SHIFT_REG[18]~DUPLICATE                                                                                                                                                                                      ;                  ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter13812_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter13812_triangular0_aunroll_x|thei_llvm_fpga_push_i32_i_041_push19_triangular12|thei_llvm_fpga_push_i32_i_041_push19_triangular1|fifo|r_data_NO_SHIFT_REG[19]                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter13812_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter13812_triangular0_aunroll_x|thei_llvm_fpga_push_i32_i_041_push19_triangular12|thei_llvm_fpga_push_i32_i_041_push19_triangular1|fifo|r_data_NO_SHIFT_REG[19]~DUPLICATE                                                                                                                                                                                      ;                  ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter13812_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter13812_triangular0_aunroll_x|thei_llvm_fpga_push_i32_i_041_push19_triangular12|thei_llvm_fpga_push_i32_i_041_push19_triangular1|fifo|r_data_NO_SHIFT_REG[21]                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter13812_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter13812_triangular0_aunroll_x|thei_llvm_fpga_push_i32_i_041_push19_triangular12|thei_llvm_fpga_push_i32_i_041_push19_triangular1|fifo|r_data_NO_SHIFT_REG[21]~DUPLICATE                                                                                                                                                                                      ;                  ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter13812_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter13812_triangular0_aunroll_x|thei_llvm_fpga_push_i32_i_041_push19_triangular12|thei_llvm_fpga_push_i32_i_041_push19_triangular1|fifo|r_data_NO_SHIFT_REG[23]                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter13812_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter13812_triangular0_aunroll_x|thei_llvm_fpga_push_i32_i_041_push19_triangular12|thei_llvm_fpga_push_i32_i_041_push19_triangular1|fifo|r_data_NO_SHIFT_REG[23]~DUPLICATE                                                                                                                                                                                      ;                  ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter13812_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter13812_triangular0_aunroll_x|thei_llvm_fpga_push_i32_i_041_push19_triangular12|thei_llvm_fpga_push_i32_i_041_push19_triangular1|fifo|r_data_NO_SHIFT_REG[7]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter13812_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter13812_triangular0_aunroll_x|thei_llvm_fpga_push_i32_i_041_push19_triangular12|thei_llvm_fpga_push_i32_i_041_push19_triangular1|fifo|r_data_NO_SHIFT_REG[7]~DUPLICATE                                                                                                                                                                                       ;                  ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|SE_stall_entry_fromReg2[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|SE_stall_entry_fromReg2[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                  ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|redist1_stall_entry_o4_1_0_q[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|redist1_stall_entry_o4_1_0_q[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[4]                                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                    ;                  ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[1]                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[1]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[2]                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[2]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[0]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[0]~DUPLICATE                                                                                                                                                                                                                                                                          ;                  ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|theredist0_i_arrayidx162_triangular0_narrow_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.HIGH_CAPACITY.hi[0]                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|theredist0_i_arrayidx162_triangular0_narrow_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.HIGH_CAPACITY.hi[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                            ;                  ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[1]                                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                    ;                  ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|threshold_reached                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|threshold_reached~DUPLICATE                                                                                                                                                                                                                                                                                                                                                    ;                  ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0]                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[3]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[3]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|threshold_reached                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|threshold_reached~DUPLICATE                                                                                                                                                                                                                                                          ;                  ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|occ_gte_one_E                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|occ_gte_one_E~DUPLICATE                                                                                                                                                                                                                                                                                                ;                  ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thereaddata_reg_unnamed_triangular9_triangular1|readdata_reg_unnamed_triangular9_triangular1_valid_reg_q[0]                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thereaddata_reg_unnamed_triangular9_triangular1|readdata_reg_unnamed_triangular9_triangular1_valid_reg_q[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                 ;                  ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_sfc_s_c0_in_for_body6_triangulars_c0_enter14715_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_triangulars_c0_enter14715_triangular0_aunroll_x|redist18_i_idxprom_triangular14_vt_join_q_1_q[11]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_sfc_s_c0_in_for_body6_triangulars_c0_enter14715_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_triangulars_c0_enter14715_triangular0_aunroll_x|redist18_i_idxprom_triangular14_vt_join_q_1_q[11]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_sfc_s_c0_in_for_body6_triangulars_c0_enter14715_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_triangulars_c0_enter14715_triangular0_aunroll_x|redist6_sync_together68_aunroll_x_in_c0_eni5_2_tpl_1_q[5]                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_sfc_s_c0_in_for_body6_triangulars_c0_enter14715_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_triangulars_c0_enter14715_triangular0_aunroll_x|redist6_sync_together68_aunroll_x_in_c0_eni5_2_tpl_1_q[5]~DUPLICATE                                                                                                                                                                                                                                                          ;                  ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_sfc_s_c0_in_for_body6_triangulars_c0_enter14715_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_triangulars_c0_enter14715_triangular0_aunroll_x|redist6_sync_together68_aunroll_x_in_c0_eni5_2_tpl_1_q[6]                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_sfc_s_c0_in_for_body6_triangulars_c0_enter14715_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_triangulars_c0_enter14715_triangular0_aunroll_x|redist6_sync_together68_aunroll_x_in_c0_eni5_2_tpl_1_q[6]~DUPLICATE                                                                                                                                                                                                                                                          ;                  ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_sfc_s_c0_in_for_body6_triangulars_c0_enter14715_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_triangulars_c0_enter14715_triangular0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a100i32_a4529_triangular17|thei_llvm_fpga_ffwd_dest_p1024a100i32_a4529_triangular1|gen_stallable.valid_reg                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_sfc_s_c0_in_for_body6_triangulars_c0_enter14715_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_triangulars_c0_enter14715_triangular0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a100i32_a4529_triangular17|thei_llvm_fpga_ffwd_dest_p1024a100i32_a4529_triangular1|gen_stallable.valid_reg~DUPLICATE                                                                                                                                                                           ;                  ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_sfc_s_c0_in_for_body6_triangulars_c0_enter14715_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_triangulars_c0_enter14715_triangular0_aunroll_x|thei_llvm_fpga_push_i32_j_040_push30_triangular21|thei_llvm_fpga_push_i32_j_040_push30_triangular1|fifo|r_data_NO_SHIFT_REG[18]                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_sfc_s_c0_in_for_body6_triangulars_c0_enter14715_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_triangulars_c0_enter14715_triangular0_aunroll_x|thei_llvm_fpga_push_i32_j_040_push30_triangular21|thei_llvm_fpga_push_i32_j_040_push30_triangular1|fifo|r_data_NO_SHIFT_REG[18]~DUPLICATE                                                                                                                                                                                    ;                  ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_sfc_s_c0_in_for_body6_triangulars_c0_enter14715_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_triangulars_c0_enter14715_triangular0_aunroll_x|thei_llvm_fpga_push_i32_j_040_push30_triangular21|thei_llvm_fpga_push_i32_j_040_push30_triangular1|fifo|r_data_NO_SHIFT_REG[26]                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_sfc_s_c0_in_for_body6_triangulars_c0_enter14715_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_triangulars_c0_enter14715_triangular0_aunroll_x|thei_llvm_fpga_push_i32_j_040_push30_triangular21|thei_llvm_fpga_push_i32_j_040_push30_triangular1|fifo|r_data_NO_SHIFT_REG[26]~DUPLICATE                                                                                                                                                                                    ;                  ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_sfc_s_c0_in_for_body6_triangulars_c0_enter14715_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_triangulars_c0_enter14715_triangular0_aunroll_x|valid_fanout_reg0_q[0]                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_sfc_s_c0_in_for_body6_triangulars_c0_enter14715_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_triangulars_c0_enter14715_triangular0_aunroll_x|valid_fanout_reg0_q[0]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                  ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0]                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0]~DUPLICATE                                                          ;                  ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[1]                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[1]~DUPLICATE                                                          ;                  ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[2]                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[2]~DUPLICATE                                                          ;                  ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[3]                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[3]~DUPLICATE                                                          ;                  ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body24_triangulars_c0_enter16413_triangular0_aunroll_x|redist0_sync_together84_aunroll_x_in_c0_eni3163_1_tpl_1_q[0]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body24_triangulars_c0_enter16413_triangular0_aunroll_x|redist0_sync_together84_aunroll_x_in_c0_eni3163_1_tpl_1_q[0]~DUPLICATE                                                                                                                                                                                                                                                     ;                  ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body24_triangulars_c0_enter16413_triangular0_aunroll_x|thei_llvm_fpga_push_i32_fpga_indvars_iv12_push22_triangular34|thei_llvm_fpga_push_i32_fpga_indvars_iv12_push22_triangular1|fifo|r_data_NO_SHIFT_REG[13]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body24_triangulars_c0_enter16413_triangular0_aunroll_x|thei_llvm_fpga_push_i32_fpga_indvars_iv12_push22_triangular34|thei_llvm_fpga_push_i32_fpga_indvars_iv12_push22_triangular1|fifo|r_data_NO_SHIFT_REG[13]~DUPLICATE                                                                                                                                                          ;                  ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body24_triangulars_c0_enter16413_triangular0_aunroll_x|thei_llvm_fpga_push_i32_fpga_indvars_iv12_push22_triangular34|thei_llvm_fpga_push_i32_fpga_indvars_iv12_push22_triangular1|fifo|r_data_NO_SHIFT_REG[22]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body24_triangulars_c0_enter16413_triangular0_aunroll_x|thei_llvm_fpga_push_i32_fpga_indvars_iv12_push22_triangular34|thei_llvm_fpga_push_i32_fpga_indvars_iv12_push22_triangular1|fifo|r_data_NO_SHIFT_REG[22]~DUPLICATE                                                                                                                                                          ;                  ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body24_triangulars_c0_enter16413_triangular0_aunroll_x|thei_llvm_fpga_push_i32_fpga_indvars_iv12_push22_triangular34|thei_llvm_fpga_push_i32_fpga_indvars_iv12_push22_triangular1|fifo|r_data_NO_SHIFT_REG[26]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body24_triangulars_c0_enter16413_triangular0_aunroll_x|thei_llvm_fpga_push_i32_fpga_indvars_iv12_push22_triangular34|thei_llvm_fpga_push_i32_fpga_indvars_iv12_push22_triangular1|fifo|r_data_NO_SHIFT_REG[26]~DUPLICATE                                                                                                                                                          ;                  ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body24_triangulars_c0_enter16413_triangular0_aunroll_x|thei_llvm_fpga_push_i32_fpga_indvars_iv12_push22_triangular34|thei_llvm_fpga_push_i32_fpga_indvars_iv12_push22_triangular1|fifo|r_data_NO_SHIFT_REG[29]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body24_triangulars_c0_enter16413_triangular0_aunroll_x|thei_llvm_fpga_push_i32_fpga_indvars_iv12_push22_triangular34|thei_llvm_fpga_push_i32_fpga_indvars_iv12_push22_triangular1|fifo|r_data_NO_SHIFT_REG[29]~DUPLICATE                                                                                                                                                          ;                  ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body24_triangulars_c0_enter16413_triangular0_aunroll_x|thei_llvm_fpga_push_i32_i20_039_in_push23_triangular28|thei_llvm_fpga_push_i32_i20_039_in_push23_triangular1|fifo|r_data_NO_SHIFT_REG[19]                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body24_triangulars_c0_enter16413_triangular0_aunroll_x|thei_llvm_fpga_push_i32_i20_039_in_push23_triangular28|thei_llvm_fpga_push_i32_i20_039_in_push23_triangular1|fifo|r_data_NO_SHIFT_REG[19]~DUPLICATE                                                                                                                                                                        ;                  ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body24_triangulars_c0_enter16413_triangular0_aunroll_x|thei_llvm_fpga_push_i32_i20_039_in_push23_triangular28|thei_llvm_fpga_push_i32_i20_039_in_push23_triangular1|fifo|r_data_NO_SHIFT_REG[29]                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body24_triangulars_c0_enter16413_triangular0_aunroll_x|thei_llvm_fpga_push_i32_i20_039_in_push23_triangular28|thei_llvm_fpga_push_i32_i20_039_in_push23_triangular1|fifo|r_data_NO_SHIFT_REG[29]~DUPLICATE                                                                                                                                                                        ;                  ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body29_triangulars_c0_exit206_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body29_triangulars_c0_exit206_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body29_triangulars_c0_exit206_triangular0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[3]                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body29_triangulars_c0_exit206_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body29_triangulars_c0_exit206_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body29_triangulars_c0_exit206_triangular0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[3]~DUPLICATE                                                          ;                  ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body29_triangulars_c0_exit206_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body29_triangulars_c0_exit206_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body29_triangulars_c0_exit206_triangular0|ms.acl_mid_speed_fifo_inst|valid_out_ES                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body29_triangulars_c0_exit206_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body29_triangulars_c0_exit206_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body29_triangulars_c0_exit206_triangular0|ms.acl_mid_speed_fifo_inst|valid_out_ES~DUPLICATE                                                                                 ;                  ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist20_i_arrayidx335_triangular0_dupName_1_trunc_sel_x_b_1_q[15]                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist20_i_arrayidx335_triangular0_dupName_1_trunc_sel_x_b_1_q[15]~DUPLICATE                                                                                                                                                                                                                                               ;                  ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist26_i_llvm_fpga_pop_i32_k_035_pop37_triangular23_out_data_out_1_q[6]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist26_i_llvm_fpga_pop_i32_k_035_pop37_triangular23_out_data_out_1_q[6]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist41_i_arrayidx396_triangular32_vt_select_63_b_3_q[12]                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist41_i_arrayidx396_triangular32_vt_select_63_b_3_q[12]~DUPLICATE                                                                                                                                                                                                                                                       ;                  ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist7_sync_together131_aunroll_x_in_c0_eni12_7_tpl_4_sticky_ena_q[0]                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist7_sync_together131_aunroll_x_in_c0_eni12_7_tpl_4_sticky_ena_q[0]~DUPLICATE                                                                                                                                                                                                                                           ;                  ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thetriangular_B9_branch|c0_exe6212_reg_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thetriangular_B9_branch|c0_exe6212_reg_q[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+--------------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
Note: Retiming optimizations are not included in this table. 


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Configuration clock source                                       ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[7..1]                                                       ; Unreserved                  ;
; Data[0]                                                          ; As input tri-stated         ;
; Data[31..16]                                                     ; Unreserved                  ;
; Data[15..8]                                                      ; Unreserved                  ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 0.90 V ;
; Low Junction Temperature  ; -40 C ;
; High Junction Temperature ; 100 C ;
+---------------------------+--------+


+----------------------------------------------------------+
; I/O Bank Usage                                           ;
+----------+----------------+---------------+--------------+
; I/O Bank ; Usage          ; VCCIO Voltage ; VREF Voltage ;
+----------+----------------+---------------+--------------+
; 1J       ; 0 / 28 ( 0 % ) ; --            ; --           ;
; 1I       ; 0 / 28 ( 0 % ) ; --            ; --           ;
; 1H       ; 0 / 28 ( 0 % ) ; --            ; --           ;
; 1G       ; 0 / 28 ( 0 % ) ; --            ; --           ;
; 1F       ; 0 / 28 ( 0 % ) ; --            ; --           ;
; 1E       ; 0 / 28 ( 0 % ) ; --            ; --           ;
; 1D       ; 0 / 28 ( 0 % ) ; --            ; --           ;
; 1C       ; 0 / 28 ( 0 % ) ; --            ; --           ;
; 2L       ; 0 / 48 ( 0 % ) ; 1.8V          ; --           ;
; 2K       ; 0 / 48 ( 0 % ) ; 1.8V          ; --           ;
; 2J       ; 0 / 48 ( 0 % ) ; 1.8V          ; --           ;
; 2I       ; 0 / 48 ( 0 % ) ; 1.8V          ; --           ;
; 2A       ; 1 / 48 ( 2 % ) ; 1.8V          ; --           ;
; 3E       ; 0 / 48 ( 0 % ) ; 1.8V          ; --           ;
; 3D       ; 0 / 48 ( 0 % ) ; 1.8V          ; --           ;
; 3C       ; 0 / 48 ( 0 % ) ; 1.8V          ; --           ;
; 3B       ; 0 / 48 ( 0 % ) ; 1.8V          ; --           ;
; 3A       ; 0 / 48 ( 0 % ) ; 1.8V          ; --           ;
; 4J       ; 0 / 28 ( 0 % ) ; --            ; --           ;
; 4I       ; 0 / 28 ( 0 % ) ; --            ; --           ;
; 4H       ; 0 / 28 ( 0 % ) ; --            ; --           ;
; 4G       ; 0 / 28 ( 0 % ) ; --            ; --           ;
; 4F       ; 0 / 28 ( 0 % ) ; --            ; --           ;
; 4E       ; 0 / 28 ( 0 % ) ; --            ; --           ;
; 4D       ; 0 / 28 ( 0 % ) ; --            ; --           ;
; 4C       ; 0 / 28 ( 0 % ) ; --            ; --           ;
+----------+----------------+---------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                       ;
+----------+------------+----------+---------------------------------+--------+--------------+----------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage        ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+---------------------------------+--------+--------------+----------------+--------------+-----------------+----------+--------------+
; A2       ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; A3       ; 1007       ; 4J       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; A4       ; 1006       ; 4J       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; A5       ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; A6       ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; A7       ; 999        ; 4J       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; A8       ; 998        ; 4J       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; A9       ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; A10      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; A11      ; 995        ; 4J       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; A12      ; 994        ; 4J       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; A13      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; A14      ;            ;          ; RREF                            ;        ;              ;                ; --           ;                 ; --       ; --           ;
; A15      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; A16      ; 413        ; 2I       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; A17      ; 412        ; 2I       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; A18      ; 407        ; 2I       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; A19      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; A20      ; 397        ; 2I       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; A21      ; 227        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; A22      ; 228        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; A23      ; 229        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; A24      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; A25      ; 271        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; A26      ; 267        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; A27      ; 285        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; A28      ; 296        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; A29      ; 307        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; A30      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; A31      ;            ;          ; RREF                            ;        ;              ;                ; --           ;                 ; --       ; --           ;
; A32      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; A33      ; 2          ; 1J       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; A34      ; 3          ; 1J       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; A35      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; A36      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; A37      ; 6          ; 1J       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; A38      ; 7          ; 1J       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; A39      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; A40      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; A41      ; 14         ; 1J       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; A42      ; 15         ; 1J       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; A43      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AA1      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AA2      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AA3      ; 1099       ; 4G       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AA4      ; 1098       ; 4G       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AA5      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AA6      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AA7      ; 1101       ; 4G       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AA8      ; 1100       ; 4G       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AA9      ;            ; --       ; VCCR_GXBR4G                     ; gnd    ;              ; GND            ; --           ;                 ; --       ; --           ;
; AA10     ;            ; --       ; VCCR_GXBR4G                     ; gnd    ;              ; GND            ; --           ;                 ; --       ; --           ;
; AA11     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AA12     ; 795        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AA13     ; 791        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AA14     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AA15     ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AA16     ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AA17     ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AA18     ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AA19     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AA20     ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AA21     ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AA22     ;            ;          ; VCCA_PLL                        ; power  ;              ; 1.8V           ; --           ;                 ; --       ; --           ;
; AA23     ;            ;          ; VCCA_PLL                        ; power  ;              ; 1.8V           ; --           ;                 ; --       ; --           ;
; AA24     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AA25     ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AA26     ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AA27     ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AA28     ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AA29     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AA30     ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AA31     ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AA32     ; 359        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AA33     ; 364        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AA34     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AA35     ;            ; --       ; VCCR_GXBL1G                     ; gnd    ;              ; GND            ; --           ;                 ; --       ; --           ;
; AA36     ;            ; --       ; VCCR_GXBL1G                     ; gnd    ;              ; GND            ; --           ;                 ; --       ; --           ;
; AA37     ; 108        ; 1G       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AA38     ; 109        ; 1G       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AA39     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AA40     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AA41     ; 106        ; 1G       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AA42     ; 107        ; 1G       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AA43     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AA44     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AB1      ; 1107       ; 4F       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AB2      ; 1106       ; 4F       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AB3      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AB4      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AB5      ; 1109       ; 4F       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AB6      ; 1108       ; 4F       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AB7      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AB8      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AB9      ; 1102       ; 4G       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AB10     ; 1103       ; 4G       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AB11     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AB12     ; 794        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AB13     ; 790        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AB14     ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AB15     ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AB16     ;            ; --       ; VCCERAM                         ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AB17     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AB18     ;            ; --       ; VCCERAM                         ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AB19     ;            ; --       ; VCCERAM                         ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AB20     ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AB21     ;            ; --       ; VCCERAM                         ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AB22     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AB23     ;            ; --       ; VCCERAM                         ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AB24     ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AB25     ;            ; --       ; VCCERAM                         ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AB26     ;            ; --       ; VCCERAM                         ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AB27     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AB28     ;            ; --       ; VCCERAM                         ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AB29     ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AB30     ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AB31     ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AB32     ; 358        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AB33     ; 357        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AB34     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AB35     ; 111        ; 1G       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AB36     ; 110        ; 1G       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AB37     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AB38     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AB39     ; 116        ; 1F       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AB40     ; 117        ; 1F       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AB41     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AB42     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AB43     ; 114        ; 1F       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AB44     ; 115        ; 1F       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AC1      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AC2      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AC3      ; 1111       ; 4F       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AC4      ; 1110       ; 4F       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AC5      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AC6      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AC7      ; 1113       ; 4F       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AC8      ; 1112       ; 4F       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AC9      ;            ; --       ; VCCT_GXBR4F                     ; gnd    ;              ; GND            ; --           ;                 ; --       ; --           ;
; AC10     ;            ; --       ; VCCT_GXBR4F                     ; gnd    ;              ; GND            ; --           ;                 ; --       ; --           ;
; AC11     ;            ; --       ; VCCH_GXBR                       ; gnd    ;              ; GND            ; --           ;                 ; --       ; --           ;
; AC12     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AC13     ; 797        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AC14     ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AC15     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AC16     ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AC17     ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AC18     ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AC19     ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AC20     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AC21     ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AC22     ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AC23     ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AC24     ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AC25     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AC26     ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AC27     ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AC28     ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AC29     ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AC30     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AC31     ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AC32     ; 356        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AC33     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AC34     ;            ; --       ; VCCH_GXBL                       ; gnd    ;              ; GND            ; --           ;                 ; --       ; --           ;
; AC35     ;            ; --       ; VCCT_GXBL1F                     ; gnd    ;              ; GND            ; --           ;                 ; --       ; --           ;
; AC36     ;            ; --       ; VCCT_GXBL1F                     ; gnd    ;              ; GND            ; --           ;                 ; --       ; --           ;
; AC37     ; 120        ; 1F       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AC38     ; 121        ; 1F       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AC39     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AC40     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AC41     ; 118        ; 1F       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AC42     ; 119        ; 1F       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AC43     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AC44     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AD1      ; 1115       ; 4F       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AD2      ; 1114       ; 4F       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AD3      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AD4      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AD5      ; 1117       ; 4F       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AD6      ; 1116       ; 4F       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AD7      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AD8      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AD9      ; 1104       ; 4F       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AD10     ; 1105       ; 4F       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AD11     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AD12     ; 796        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AD13     ; 798        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AD14     ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AD15     ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AD16     ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AD17     ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AD18     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AD19     ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AD20     ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AD21     ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AD22     ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AD23     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AD24     ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AD25     ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AD26     ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AD27     ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AD28     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AD29     ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AD30     ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AD31     ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AD32     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AD33     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AD34     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AD35     ; 113        ; 1F       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AD36     ; 112        ; 1F       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AD37     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AD38     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AD39     ; 124        ; 1F       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AD40     ; 125        ; 1F       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AD41     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AD42     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AD43     ; 122        ; 1F       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AD44     ; 123        ; 1F       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AE1      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AE2      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AE3      ; 1119       ; 4F       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AE4      ; 1118       ; 4F       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AE5      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AE6      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AE7      ; 1121       ; 4F       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AE8      ; 1120       ; 4F       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AE9      ;            ; --       ; VCCR_GXBR4F                     ; gnd    ;              ; GND            ; --           ;                 ; --       ; --           ;
; AE10     ;            ; --       ; VCCR_GXBR4F                     ; gnd    ;              ; GND            ; --           ;                 ; --       ; --           ;
; AE11     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AE12     ; 788        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AE13     ; 799        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AE14     ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AE15     ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AE16     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AE17     ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AE18     ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AE19     ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AE20     ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AE21     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AE22     ;            ;          ; VCCLSENSE                       ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AE23     ;            ;          ; GNDSENSE                        ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AE24     ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AE25     ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AE26     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AE27     ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AE28     ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AE29     ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AE30     ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AE31     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AE32     ; 586        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AE33     ; 590        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AE34     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AE35     ;            ; --       ; VCCR_GXBL1F                     ; gnd    ;              ; GND            ; --           ;                 ; --       ; --           ;
; AE36     ;            ; --       ; VCCR_GXBL1F                     ; gnd    ;              ; GND            ; --           ;                 ; --       ; --           ;
; AE37     ; 128        ; 1F       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AE38     ; 129        ; 1F       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AE39     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AE40     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AE41     ; 126        ; 1F       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AE42     ; 127        ; 1F       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AE43     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AE44     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AF1      ; 1123       ; 4F       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AF2      ; 1122       ; 4F       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AF3      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AF4      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AF5      ; 1125       ; 4F       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AF6      ; 1124       ; 4F       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AF7      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AF8      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AF9      ; 1130       ; 4F       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AF10     ; 1131       ; 4F       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AF11     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AF12     ; 789        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AF13     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AF14     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AF15     ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AF16     ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AF17     ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AF18     ;            ; --       ; VCCPT                           ; power  ;              ; 1.8V           ; --           ;                 ; --       ; --           ;
; AF19     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AF20     ;            ; --       ; VCCPT                           ; power  ;              ; 1.8V           ; --           ;                 ; --       ; --           ;
; AF21     ;            ; --       ; VCCPT                           ; power  ;              ; 1.8V           ; --           ;                 ; --       ; --           ;
; AF22     ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AF23     ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AF24     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AF25     ;            ; --       ; VCCPT                           ; power  ;              ; 1.8V           ; --           ;                 ; --       ; --           ;
; AF26     ;            ; --       ; VCCPT                           ; power  ;              ; 1.8V           ; --           ;                 ; --       ; --           ;
; AF27     ;            ; --       ; VCCPT                           ; power  ;              ; 1.8V           ; --           ;                 ; --       ; --           ;
; AF28     ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AF29     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AF30     ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AF31     ;            ; 2A       ; VREFB2AN0                       ; power  ;              ; GND            ; --           ;                 ; --       ; --           ;
; AF32     ; 587        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AF33     ; 591        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AF34     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AF35     ; 139        ; 1F       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AF36     ; 138        ; 1F       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AF37     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AF38     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AF39     ; 132        ; 1F       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AF40     ; 133        ; 1F       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AF41     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AF42     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AF43     ; 130        ; 1F       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AF44     ; 131        ; 1F       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AG1      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AG2      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AG3      ; 1127       ; 4F       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AG4      ; 1126       ; 4F       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AG5      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AG6      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AG7      ; 1129       ; 4F       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AG8      ; 1128       ; 4F       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AG9      ;            ; --       ; VCCT_GXBR4E                     ; gnd    ;              ; GND            ; --           ;                 ; --       ; --           ;
; AG10     ;            ; --       ; VCCT_GXBR4E                     ; gnd    ;              ; GND            ; --           ;                 ; --       ; --           ;
; AG11     ;            ; --       ; VCCH_GXBR                       ; gnd    ;              ; GND            ; --           ;                 ; --       ; --           ;
; AG12     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AG13     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AG14     ;            ; 3D       ; VREFB3DN0                       ; power  ;              ; GND            ; --           ;                 ; --       ; --           ;
; AG15     ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AG16     ;            ; --       ; VCCP                            ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AG17     ;            ; --       ; VCCP                            ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AG18     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AG19     ;            ; --       ; VCCP                            ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AG20     ;            ; --       ; VCCP                            ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AG21     ;            ; --       ; VCCP                            ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AG22     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AG23     ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AG24     ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AG25     ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AG26     ;            ; --       ; VCCP                            ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AG27     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AG28     ;            ; --       ; VCCP                            ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AG29     ;            ; --       ; VCCP                            ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AG30     ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AG31     ; 1218       ; CSS      ; #TMS                            ; input  ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AG32     ; 589        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AG33     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AG34     ;            ; --       ; VCCH_GXBL                       ; gnd    ;              ; GND            ; --           ;                 ; --       ; --           ;
; AG35     ;            ; --       ; VCCT_GXBL1E                     ; gnd    ;              ; GND            ; --           ;                 ; --       ; --           ;
; AG36     ;            ; --       ; VCCT_GXBL1E                     ; gnd    ;              ; GND            ; --           ;                 ; --       ; --           ;
; AG37     ; 136        ; 1F       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AG38     ; 137        ; 1F       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AG39     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AG40     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AG41     ; 134        ; 1F       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AG42     ; 135        ; 1F       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AG43     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AG44     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AH1      ; 1135       ; 4E       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AH2      ; 1134       ; 4E       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AH3      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AH4      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AH5      ; 1137       ; 4E       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AH6      ; 1136       ; 4E       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AH7      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AH8      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AH9      ; 1132       ; 4E       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AH10     ; 1133       ; 4E       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AH11     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AH12     ; 817        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AH13     ; 816        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AH14     ; 821        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AH15     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AH16     ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AH17     ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AH18     ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AH19     ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AH20     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AH21     ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AH22     ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AH23     ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AH24     ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AH25     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AH26     ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AH27     ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AH28     ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AH29     ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AH30     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AH31     ; 1219       ; CSS      ; #TRST                           ; input  ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AH32     ; 588        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AH33     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AH34     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AH35     ; 141        ; 1E       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AH36     ; 140        ; 1E       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AH37     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AH38     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AH39     ; 144        ; 1E       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AH40     ; 145        ; 1E       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AH41     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AH42     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AH43     ; 142        ; 1E       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AH44     ; 143        ; 1E       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AJ1      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AJ2      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AJ3      ; 1139       ; 4E       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AJ4      ; 1138       ; 4E       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AJ5      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AJ6      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AJ7      ; 1141       ; 4E       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AJ8      ; 1140       ; 4E       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AJ9      ;            ; --       ; VCCR_GXBR4E                     ; gnd    ;              ; GND            ; --           ;                 ; --       ; --           ;
; AJ10     ;            ; --       ; VCCR_GXBR4E                     ; gnd    ;              ; GND            ; --           ;                 ; --       ; --           ;
; AJ11     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AJ12     ; 815        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AJ13     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AJ14     ; 820        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AJ15     ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AJ16     ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AJ17     ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AJ18     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AJ19     ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AJ20     ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AJ21     ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AJ22     ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AJ23     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AJ24     ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AJ25     ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AJ26     ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AJ27     ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AJ28     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AJ29     ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AJ30     ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AJ31     ; 1220       ; CSS      ; #TCK                            ; input  ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AJ32     ; 593        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AJ33     ; 584        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AJ34     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AJ35     ;            ; --       ; VCCR_GXBL1E                     ; gnd    ;              ; GND            ; --           ;                 ; --       ; --           ;
; AJ36     ;            ; --       ; VCCR_GXBL1E                     ; gnd    ;              ; GND            ; --           ;                 ; --       ; --           ;
; AJ37     ; 148        ; 1E       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AJ38     ; 149        ; 1E       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AJ39     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AJ40     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AJ41     ; 146        ; 1E       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AJ42     ; 147        ; 1E       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AJ43     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AJ44     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AK1      ; 1143       ; 4E       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AK2      ; 1142       ; 4E       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AK3      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AK4      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AK5      ; 1145       ; 4E       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AK6      ; 1144       ; 4E       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AK7      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AK8      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AK9      ; 1158       ; 4E       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AK10     ; 1159       ; 4E       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AK11     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AK12     ; 814        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AK13     ; 802        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AK14     ; 818        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AK15     ; 819        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AK16     ;            ; 3D       ; VCCIO3D                         ; power  ;              ; 1.8V           ; --           ;                 ; --       ; --           ;
; AK17     ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AK18     ; 1221       ; CSS      ; #TDI                            ; input  ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AK19     ; 1230       ; CSS      ; ^nCE                            ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AK20     ; 1224       ; CSS      ; ^MSEL2                          ; input  ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AK21     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AK22     ;            ; --       ; VCCBAT                          ; power  ;              ; 1.8V           ; --           ;                 ; --       ; --           ;
; AK23     ; 1232       ; CSS      ; ^nCSO1                          ;        ;              ; 0V             ; Weak Pull Up ;                 ; --       ; On           ;
; AK24     ; 1233       ; CSS      ; ^nCSO2                          ;        ;              ; 0V             ; Weak Pull Up ;                 ; --       ; On           ;
; AK25     ;            ;          ; DNU                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AK26     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AK27     ; 1237       ; CSS      ; ^AS_DATA3                       ;        ;              ; 0V             ; Weak Pull Up ;                 ; --       ; On           ;
; AK28     ; 1236       ; CSS      ; ^AS_DATA2                       ;        ;              ; 0V             ; Weak Pull Up ;                 ; --       ; On           ;
; AK29     ; 1238       ; CSS      ; ^DCLK                           ; bidir  ;              ; 0V             ; Weak Pull Up ;                 ; --       ; On           ;
; AK30     ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; AK31     ;            ; 2A       ; VCCIO2A                         ; power  ;              ; 1.8V           ; --           ;                 ; --       ; --           ;
; AK32     ; 592        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AK33     ; 585        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AK34     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AK35     ; 167        ; 1E       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AK36     ; 166        ; 1E       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AK37     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AK38     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AK39     ; 152        ; 1E       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AK40     ; 153        ; 1E       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AK41     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AK42     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AK43     ; 150        ; 1E       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AK44     ; 151        ; 1E       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AL1      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AL2      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AL3      ; 1147       ; 4E       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AL4      ; 1146       ; 4E       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AL5      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AL6      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AL7      ; 1149       ; 4E       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AL8      ; 1148       ; 4E       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AL9      ;            ; --       ; VCCT_GXBR4D                     ; gnd    ;              ; GND            ; --           ;                 ; --       ; --           ;
; AL10     ;            ; --       ; VCCT_GXBR4D                     ; gnd    ;              ; GND            ; --           ;                 ; --       ; --           ;
; AL11     ;            ; --       ; VCCH_GXBR                       ; gnd    ;              ; GND            ; --           ;                 ; --       ; --           ;
; AL12     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AL13     ; 803        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AL14     ;            ; 3D       ; VCCIO3D                         ; power  ;              ; 1.8V           ; --           ;                 ; --       ; --           ;
; AL15     ; 812        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AL16     ; 822        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AL17     ; 875        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AL18     ;            ; 3C       ; VREFB3CN0                       ; power  ;              ; GND            ; --           ;                 ; --       ; --           ;
; AL19     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AL20     ; 1223       ; CSS      ; ^MSEL1                          ; input  ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AL21     ;            ; --       ; VCCPGM                          ; power  ;              ; 1.2V/1.5V/1.8V ; --           ;                 ; --       ; --           ;
; AL22     ;            ; --       ; VCCPGM                          ; power  ;              ; 1.2V/1.5V/1.8V ; --           ;                 ; --       ; --           ;
; AL23     ; 1231       ; CSS      ; ^nCSO0                          ;        ;              ; 0V             ; Weak Pull Up ;                 ; --       ; On           ;
; AL24     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AL25     ;            ;          ; DNU                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AL26     ;            ; 3A       ; VREFB3AN0                       ; power  ;              ; GND            ; --           ;                 ; --       ; --           ;
; AL27     ; 1235       ; CSS      ; ^AS_DATA1                       ;        ;              ; 0V             ; Weak Pull Up ;                 ; --       ; On           ;
; AL28     ; 1234       ; CSS      ; ^AS_DATA0, ASDO                 ;        ;              ; 0V             ; Weak Pull Up ;                 ; --       ; On           ;
; AL29     ;            ; 2A       ; VCCIO2A                         ; power  ;              ; 1.8V           ; --           ;                 ; --       ; --           ;
; AL30     ; 1229       ; CSS      ; ^nCONFIG                        ; input  ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AL31     ; 1216       ; CSS      ; ^GND                            ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AL32     ; 594        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AL33     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AL34     ;            ; --       ; VCCH_GXBL                       ; gnd    ;              ; GND            ; --           ;                 ; --       ; --           ;
; AL35     ;            ; --       ; VCCT_GXBL1D                     ; gnd    ;              ; GND            ; --           ;                 ; --       ; --           ;
; AL36     ;            ; --       ; VCCT_GXBL1D                     ; gnd    ;              ; GND            ; --           ;                 ; --       ; --           ;
; AL37     ; 156        ; 1E       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AL38     ; 157        ; 1E       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AL39     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AL40     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AL41     ; 154        ; 1E       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AL42     ; 155        ; 1E       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AL43     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AL44     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AM1      ; 1151       ; 4E       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AM2      ; 1150       ; 4E       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AM3      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AM4      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AM5      ; 1153       ; 4E       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AM6      ; 1152       ; 4E       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AM7      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AM8      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AM9      ; 1160       ; 4D       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AM10     ; 1161       ; 4D       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AM11     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AM12     ; 808        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AM13     ; 811        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AM14     ; 810        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AM15     ; 813        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AM16     ; 823        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AM17     ;            ; 3C       ; VCCIO3C                         ; power  ;              ; 1.8V           ; --           ;                 ; --       ; --           ;
; AM18     ; 874        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AM19     ; 873        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AM20     ;            ; 3B       ; VREFB3BN0                       ; power  ;              ; GND            ; --           ;                 ; --       ; --           ;
; AM21     ; 1222       ; CSS      ; ^MSEL0                          ; input  ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AM22     ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 1.8V           ; --           ;                 ; --       ; --           ;
; AM23     ; 920        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AM24     ; 926        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AM25     ; 969        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AM26     ;            ;          ; DNU                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; AM27     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AM28     ; 951        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AM29     ; 1217       ; CSS      ; #TDO                            ; output ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AM30     ; 1228       ; CSS      ; ^GND                            ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AM31     ; 1225       ; CSS      ; ^nIO_PULLUP                     ; input  ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AM32     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AM33     ; 595        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AM34     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AM35     ; 169        ; 1D       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AM36     ; 168        ; 1D       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AM37     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AM38     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AM39     ; 160        ; 1E       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AM40     ; 161        ; 1E       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AM41     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AM42     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AM43     ; 158        ; 1E       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AM44     ; 159        ; 1E       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AN1      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AN2      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AN3      ; 1155       ; 4E       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AN4      ; 1154       ; 4E       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AN5      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AN6      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AN7      ; 1157       ; 4E       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AN8      ; 1156       ; 4E       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AN9      ;            ; --       ; VCCR_GXBR4D                     ; gnd    ;              ; GND            ; --           ;                 ; --       ; --           ;
; AN10     ;            ; --       ; VCCR_GXBR4D                     ; gnd    ;              ; GND            ; --           ;                 ; --       ; --           ;
; AN11     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AN12     ; 807        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AN13     ; 809        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AN14     ; 804        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AN15     ;            ; 3D       ; VCCIO3D                         ; power  ;              ; 1.8V           ; --           ;                 ; --       ; --           ;
; AN16     ; 856        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AN17     ; 858        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AN18     ; 859        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AN19     ; 872        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AN20     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AN21     ; 900        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AN22     ; 929        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AN23     ; 921        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AN24     ; 927        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AN25     ;            ; 3A       ; VCCIO3A                         ; power  ;              ; 1.8V           ; --           ;                 ; --       ; --           ;
; AN26     ; 968        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AN27     ; 952        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AN28     ; 950        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AN29     ; 1227       ; CSS      ; ^CONF_DONE                      ; bidir  ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AN30     ;            ; 2A       ; VCCIO2A                         ; power  ;              ; 1.8V           ; --           ;                 ; --       ; --           ;
; AN31     ; 577        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AN32     ; 579        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AN33     ; 574        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AN34     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AN35     ;            ; --       ; VCCR_GXBL1D                     ; gnd    ;              ; GND            ; --           ;                 ; --       ; --           ;
; AN36     ;            ; --       ; VCCR_GXBL1D                     ; gnd    ;              ; GND            ; --           ;                 ; --       ; --           ;
; AN37     ; 164        ; 1E       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AN38     ; 165        ; 1E       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AN39     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AN40     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AN41     ; 162        ; 1E       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AN42     ; 163        ; 1E       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AN43     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AN44     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AP1      ; 1163       ; 4D       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AP2      ; 1162       ; 4D       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AP3      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AP4      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AP5      ; 1165       ; 4D       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AP6      ; 1164       ; 4D       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AP7      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AP8      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AP9      ; 1186       ; 4D       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AP10     ; 1187       ; 4D       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AP11     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AP12     ; 806        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AP13     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AP14     ; 805        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AP15     ; 832        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AP16     ; 854        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AP17     ; 857        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AP18     ;            ; 3C       ; VCCIO3C                         ; power  ;              ; 1.8V           ; --           ;                 ; --       ; --           ;
; AP19     ; 881        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AP20     ; 883        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AP21     ; 901        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AP22     ; 928        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AP23     ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 1.8V           ; --           ;                 ; --       ; --           ;
; AP24     ; 930        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AP25     ; 977        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AP26     ; 976        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AP27     ; 953        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AP28     ;            ; 3A       ; VCCIO3A                         ; power  ;              ; 1.8V           ; --           ;                 ; --       ; --           ;
; AP29     ; 1226       ; CSS      ; ^nSTATUS                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AP30     ; 582        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AP31     ; 576        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AP32     ; 578        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AP33     ; 575        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AP34     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AP35     ; 195        ; 1D       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AP36     ; 194        ; 1D       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AP37     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AP38     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AP39     ; 172        ; 1D       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AP40     ; 173        ; 1D       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AP41     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AP42     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AP43     ; 170        ; 1D       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AP44     ; 171        ; 1D       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AR1      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AR2      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AR3      ; 1167       ; 4D       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AR4      ; 1166       ; 4D       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AR5      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AR6      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AR7      ; 1169       ; 4D       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AR8      ; 1168       ; 4D       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AR9      ;            ; --       ; VCCT_GXBR4C                     ; gnd    ;              ; GND            ; --           ;                 ; --       ; --           ;
; AR10     ;            ; --       ; VCCT_GXBR4C                     ; gnd    ;              ; GND            ; --           ;                 ; --       ; --           ;
; AR11     ;            ; --       ; VCCH_GXBR                       ; gnd    ;              ; GND            ; --           ;                 ; --       ; --           ;
; AR12     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AR13     ; 828        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AR14     ; 829        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AR15     ; 833        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AR16     ;            ; 3C       ; VCCIO3C                         ; power  ;              ; 1.8V           ; --           ;                 ; --       ; --           ;
; AR17     ; 855        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AR18     ; 879        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AR19     ; 880        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AR20     ; 882        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AR21     ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 1.8V           ; --           ;                 ; --       ; --           ;
; AR22     ; 906        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AR23     ; 925        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AR24     ; 931        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AR25     ; 971        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AR26     ;            ; 3A       ; VCCIO3A                         ; power  ;              ; 1.8V           ; --           ;                 ; --       ; --           ;
; AR27     ; 955        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AR28     ; 954        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AR29     ; 948        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AR30     ; 583        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AR31     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AR32     ; 572        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AR33     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AR34     ;            ; --       ; VCCH_GXBL                       ; gnd    ;              ; GND            ; --           ;                 ; --       ; --           ;
; AR35     ;            ; --       ; VCCT_GXBL1C                     ; gnd    ;              ; GND            ; --           ;                 ; --       ; --           ;
; AR36     ;            ; --       ; VCCT_GXBL1C                     ; gnd    ;              ; GND            ; --           ;                 ; --       ; --           ;
; AR37     ; 176        ; 1D       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AR38     ; 177        ; 1D       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AR39     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AR40     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AR41     ; 174        ; 1D       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AR42     ; 175        ; 1D       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AR43     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AR44     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AT1      ; 1171       ; 4D       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AT2      ; 1170       ; 4D       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AT3      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AT4      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AT5      ; 1173       ; 4D       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AT6      ; 1172       ; 4D       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AT7      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AT8      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AT9      ; 1188       ; 4C       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AT10     ; 1189       ; 4C       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AT11     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AT12     ; 800        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AT13     ; 801        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AT14     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AT15     ; 834        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AT16     ; 849        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AT17     ; 878        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AT18     ; 876        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AT19     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AT20     ; 896        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AT21     ; 905        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AT22     ; 907        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AT23     ; 924        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AT24     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AT25     ; 970        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AT26     ; 979        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AT27     ; 978        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AT28     ; 949        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AT29     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AT30     ; 604        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AT31     ; 568        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AT32     ; 573        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AT33     ; 581        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AT34     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AT35     ; 197        ; 1C       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AT36     ; 196        ; 1C       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AT37     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AT38     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AT39     ; 180        ; 1D       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AT40     ; 181        ; 1D       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AT41     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AT42     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AT43     ; 178        ; 1D       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AT44     ; 179        ; 1D       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AU1      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AU2      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AU3      ; 1175       ; 4D       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AU4      ; 1174       ; 4D       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AU5      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AU6      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AU7      ; 1177       ; 4D       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AU8      ; 1176       ; 4D       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AU9      ;            ; --       ; VCCR_GXBR4C                     ; gnd    ;              ; GND            ; --           ;                 ; --       ; --           ;
; AU10     ;            ; --       ; VCCR_GXBR4C                     ; gnd    ;              ; GND            ; --           ;                 ; --       ; --           ;
; AU11     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AU12     ; 836        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AU13     ; 824        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AU14     ; 826        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AU15     ; 835        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AU16     ; 848        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AU17     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AU18     ; 887        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AU19     ; 877        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AU20     ; 897        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AU21     ; 904        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AU22     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AU23     ; 922        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AU24     ; 938        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AU25     ; 973        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AU26     ; 972        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AU27     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AU28     ; 947        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AU29     ; 956        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AU30     ; 605        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AU31     ; 569        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AU32     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AU33     ; 580        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AU34     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AU35     ;            ; --       ; VCCR_GXBL1C                     ; gnd    ;              ; GND            ; --           ;                 ; --       ; --           ;
; AU36     ;            ; --       ; VCCR_GXBL1C                     ; gnd    ;              ; GND            ; --           ;                 ; --       ; --           ;
; AU37     ; 184        ; 1D       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AU38     ; 185        ; 1D       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AU39     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AU40     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AU41     ; 182        ; 1D       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AU42     ; 183        ; 1D       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AU43     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AU44     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AV1      ; 1179       ; 4D       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AV2      ; 1178       ; 4D       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AV3      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AV4      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AV5      ; 1181       ; 4D       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AV6      ; 1180       ; 4D       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AV7      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AV8      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AV9      ; 1214       ; 4C       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AV10     ; 1215       ; 4C       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AV11     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AV12     ; 837        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AV13     ; 825        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AV14     ; 827        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AV15     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AV16     ; 850        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AV17     ; 870        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AV18     ; 886        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AV19     ; 894        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AV20     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AV21     ; 899        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AV22     ; 902        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AV23     ; 923        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AV24     ; 939        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AV25     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AV26     ; 975        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AV27     ; 944        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AV28     ; 946        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AV29     ; 957        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AV30     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AV31     ; 600        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AV32     ; 566        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AV33     ; 560        ; 2A       ; ~ALTERA_DATA0~ / RESERVED_INPUT ; input  ; 1.8 V        ; 1.8V           ; --           ; N               ; no       ; Off          ;
; AV34     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AV35     ; 223        ; 1C       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AV36     ; 222        ; 1C       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AV37     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AV38     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AV39     ; 188        ; 1D       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AV40     ; 189        ; 1D       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AV41     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AV42     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AV43     ; 186        ; 1D       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AV44     ; 187        ; 1D       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AW1      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AW2      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AW3      ; 1183       ; 4D       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AW4      ; 1182       ; 4D       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AW5      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AW6      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AW7      ; 1185       ; 4D       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AW8      ; 1184       ; 4D       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AW9      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AW10     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AW11     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AW12     ; 840        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AW13     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AW14     ; 831        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AW15     ; 852        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AW16     ; 851        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AW17     ; 871        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AW18     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AW19     ; 895        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AW20     ; 898        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AW21     ; 903        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AW22     ; 936        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AW23     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AW24     ; 941        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AW25     ; 985        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AW26     ; 974        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AW27     ; 945        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AW28     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AW29     ; 959        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AW30     ; 603        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AW31     ; 601        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AW32     ; 567        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AW33     ; 561        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AW34     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AW35     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AW36     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AW37     ; 192        ; 1D       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AW38     ; 193        ; 1D       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AW39     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AW40     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AW41     ; 190        ; 1D       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AW42     ; 191        ; 1D       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AW43     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AW44     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AY1      ; 1191       ; 4C       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AY2      ; 1190       ; 4C       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AY3      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AY4      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AY5      ; 1193       ; 4C       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AY6      ; 1192       ; 4C       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AY7      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AY8      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AY9      ; 1205       ; 4C       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AY10     ; 1204       ; 4C       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AY11     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AY12     ; 838        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AY13     ; 841        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AY14     ; 830        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AY15     ; 853        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AY16     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AY17     ; 869        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AY18     ; 892        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AY19     ; 893        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AY20     ; 910        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AY21     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AY22     ; 917        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AY23     ; 937        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AY24     ; 940        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AY25     ; 984        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AY26     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AY27     ; 980        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AY28     ; 962        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AY29     ; 958        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AY30     ; 602        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AY31     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AY32     ; 565        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AY33     ; 564        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; AY34     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AY35     ; 212        ; 1C       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AY36     ; 213        ; 1C       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AY37     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AY38     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AY39     ; 200        ; 1C       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AY40     ; 201        ; 1C       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AY41     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AY42     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; AY43     ; 198        ; 1C       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; AY44     ; 199        ; 1C       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; B1       ; 1011       ; 4J       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; B2       ; 1010       ; 4J       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; B3       ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; B4       ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; B5       ; 1003       ; 4J       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; B6       ; 1002       ; 4J       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; B7       ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; B8       ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; B9       ; 1005       ; 4J       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; B10      ; 1004       ; 4J       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; B11      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; B12      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; B13      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; B14      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; B15      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; B16      ; 414        ; 2I       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; B17      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; B18      ; 406        ; 2I       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; B19      ; 399        ; 2I       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; B20      ; 396        ; 2I       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; B21      ; 226        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; B22      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; B23      ; 232        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; B24      ; 270        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; B25      ; 266        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; B26      ; 284        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; B27      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; B28      ; 297        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; B29      ; 306        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; B30      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; B31      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; B32      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; B33      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; B34      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; B35      ; 12         ; 1J       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; B36      ; 13         ; 1J       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; B37      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; B38      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; B39      ; 10         ; 1J       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; B40      ; 11         ; 1J       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; B41      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; B42      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; B43      ; 18         ; 1J       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; B44      ; 19         ; 1J       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; BA1      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; BA2      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; BA3      ; 1195       ; 4C       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; BA4      ; 1194       ; 4C       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; BA5      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; BA6      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; BA7      ; 1201       ; 4C       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; BA8      ; 1200       ; 4C       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; BA9      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; BA10     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; BA11     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; BA12     ; 839        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; BA13     ; 844        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; BA14     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; BA15     ; 865        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; BA16     ; 863        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; BA17     ; 868        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; BA18     ; 888        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; BA19     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; BA20     ; 908        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; BA21     ; 911        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; BA22     ; 916        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; BA23     ; 934        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; BA24     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; BA25     ; 989        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; BA26     ; 986        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; BA27     ; 981        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; BA28     ; 963        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; BA29     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; BA30     ; 599        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; BA31     ; 571        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; BA32     ; 570        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; BA33     ; 563        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; BA34     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; BA35     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; BA36     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; BA37     ; 208        ; 1C       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; BA38     ; 209        ; 1C       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; BA39     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; BA40     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; BA41     ; 202        ; 1C       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; BA42     ; 203        ; 1C       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; BA43     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; BA44     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; BB1      ; 1199       ; 4C       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; BB2      ; 1198       ; 4C       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; BB3      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; BB4      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; BB5      ; 1197       ; 4C       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; BB6      ; 1196       ; 4C       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; BB7      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; BB8      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; BB9      ; 1213       ; 4C       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; BB10     ; 1212       ; 4C       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; BB11     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; BB12     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; BB13     ; 845        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; BB14     ; 842        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; BB15     ; 864        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; BB16     ; 862        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; BB17     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; BB18     ; 885        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; BB19     ; 889        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; BB20     ; 909        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; BB21     ; 919        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; BB22     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; BB23     ; 932        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; BB24     ; 935        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; BB25     ; 988        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; BB26     ; 987        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; BB27     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; BB28     ; 960        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; BB29     ; 961        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; BB30     ; 598        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; BB31     ; 596        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; BB32     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; BB33     ; 562        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; BB34     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; BB35     ; 220        ; 1C       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; BB36     ; 221        ; 1C       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; BB37     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; BB38     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; BB39     ; 204        ; 1C       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; BB40     ; 205        ; 1C       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; BB41     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; BB42     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; BB43     ; 206        ; 1C       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; BB44     ; 207        ; 1C       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; BC1      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; BC2      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; BC3      ; 1203       ; 4C       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; BC4      ; 1202       ; 4C       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; BC5      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; BC6      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; BC7      ; 1209       ; 4C       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; BC8      ; 1208       ; 4C       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; BC9      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; BC10     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; BC11     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; BC12     ;            ;          ; DNU                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; BC13     ;            ;          ; DNU                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; BC14     ; 843        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; BC15     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; BC16     ; 860        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; BC17     ; 866        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; BC18     ; 884        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; BC19     ; 890        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; BC20     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; BC21     ; 918        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; BC22     ; 915        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; BC23     ; 933        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; BC24     ; 942        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; BC25     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; BC26     ; 983        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; BC27     ; 965        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; BC28     ; 964        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; BC29     ; 967        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; BC30     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; BC31     ; 597        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; BC32     ;            ;          ; DNU                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; BC33     ;            ;          ; DNU                             ;        ;              ;                ; --           ;                 ; --       ; --           ;
; BC34     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; BC35     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; BC36     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; BC37     ; 216        ; 1C       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; BC38     ; 217        ; 1C       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; BC39     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; BC40     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; BC41     ; 210        ; 1C       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; BC42     ; 211        ; 1C       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; BC43     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; BC44     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; BD2      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; BD3      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; BD4      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; BD5      ; 1207       ; 4C       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; BD6      ; 1206       ; 4C       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; BD7      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; BD8      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; BD9      ; 1211       ; 4C       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; BD10     ; 1210       ; 4C       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; BD11     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; BD12     ;            ;          ; RREF                            ;        ;              ;                ; --           ;                 ; --       ; --           ;
; BD13     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; BD14     ; 846        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; BD15     ; 847        ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; BD16     ; 861        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; BD17     ; 867        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; BD18     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; BD19     ; 891        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; BD20     ; 913        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; BD21     ; 912        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; BD22     ; 914        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; BD23     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; BD24     ; 943        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; BD25     ; 990        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; BD26     ; 991        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; BD27     ; 982        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; BD28     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; BD29     ; 966        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; BD30     ; 607        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; BD31     ; 606        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; BD32     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; BD33     ;            ;          ; RREF                            ;        ;              ;                ; --           ;                 ; --       ; --           ;
; BD34     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; BD35     ; 218        ; 1C       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; BD36     ; 219        ; 1C       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; BD37     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; BD38     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; BD39     ; 214        ; 1C       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; BD40     ; 215        ; 1C       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; BD41     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; BD42     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; BD43     ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; C1       ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; C2       ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; C3       ; 1015       ; 4J       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; C4       ; 1014       ; 4J       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; C6       ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; C7       ; 1017       ; 4J       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; C8       ; 1016       ; 4J       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; C9       ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; C10      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; C11      ; 997        ; 4J       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; C12      ; 996        ; 4J       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; C13      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; C14      ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; C15      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; C16      ; 415        ; 2I       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; C17      ; 408        ; 2I       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; C18      ; 402        ; 2I       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; C19      ; 398        ; 2I       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; C20      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; C21      ; 231        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; C22      ; 233        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; C23      ; 235        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; C24      ; 234        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; C25      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; C26      ; 274        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; C27      ; 286        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; C28      ; 300        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; C29      ; 301        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; C30      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; C31      ; 332        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; C32      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; C33      ; 4          ; 1J       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; C34      ; 5          ; 1J       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; C35      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; C36      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; C37      ; 24         ; 1J       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; C38      ; 25         ; 1J       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; C39      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; C40      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; C41      ; 22         ; 1J       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; C42      ; 23         ; 1J       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; C43      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; C44      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; D1       ; 1023       ; 4I       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; D2       ; 1022       ; 4I       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; D3       ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; D4       ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; D5       ; 1029       ; 4I       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; D6       ; 1028       ; 4I       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; D7       ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; D8       ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; D9       ; 1009       ; 4J       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; D10      ; 1008       ; 4J       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; D11      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; D12      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; D13      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; D14      ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; D15      ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; D16      ; 409        ; 2I       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; D17      ; 403        ; 2I       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; D18      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; D19      ; 392        ; 2I       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; D20      ; 394        ; 2I       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; D21      ; 230        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; D22      ; 225        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; D23      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; D24      ; 261        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; D25      ; 265        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; D26      ; 275        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; D27      ; 287        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; D28      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; D29      ; 303        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; D30      ; 298        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; D31      ; 333        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; D32      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; D33      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; D34      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; D35      ; 16         ; 1J       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; D36      ; 17         ; 1J       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; D37      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; D38      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; D39      ; 36         ; 1I       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; D40      ; 37         ; 1I       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; D41      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; D42      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; D43      ; 30         ; 1I       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; D44      ; 31         ; 1I       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; E1       ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; E2       ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; E3       ; 1027       ; 4I       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; E4       ; 1026       ; 4I       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; E5       ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; E6       ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; E7       ; 1025       ; 4I       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; E8       ; 1024       ; 4I       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; E9       ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; E10      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; E11      ; 1001       ; 4J       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; E12      ; 1000       ; 4J       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; E14      ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; E15      ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; E16      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; E17      ; 410        ; 2I       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; E18      ; 404        ; 2I       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; E19      ; 393        ; 2I       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; E20      ; 395        ; 2I       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; E21      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; E22      ; 224        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; E23      ; 239        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; E24      ; 260        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; E25      ; 264        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; E26      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; E27      ; 277        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; E28      ; 291        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; E29      ; 302        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; E30      ; 299        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; E31      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; E32      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; E33      ; 8          ; 1J       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; E34      ; 9          ; 1J       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; E35      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; E36      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; E37      ; 32         ; 1I       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; E38      ; 33         ; 1I       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; E39      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; E40      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; E41      ; 34         ; 1I       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; E42      ; 35         ; 1I       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; E43      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; E44      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; F1       ; 1031       ; 4I       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; F2       ; 1030       ; 4I       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; F3       ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; F4       ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; F5       ; 1037       ; 4I       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; F6       ; 1036       ; 4I       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; F7       ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; F8       ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; F9       ; 1013       ; 4J       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; F10      ; 1012       ; 4J       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; F11      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; F12      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; F13      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; F14      ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; F15      ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; F16      ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; F17      ; 411        ; 2I       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; F18      ; 405        ; 2I       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; F19      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; F20      ; 372        ; 2I       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; F21      ; 376        ; 2I       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; F22      ; 377        ; 2I       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; F23      ; 238        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; F24      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; F25      ; 268        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; F26      ; 276        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; F27      ; 290        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; F28      ; 289        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; F29      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; F30      ; 336        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; F31      ; 343        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; F32      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; F33      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; F34      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; F35      ; 20         ; 1J       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; F36      ; 21         ; 1J       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; F37      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; F38      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; F39      ; 44         ; 1I       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; F40      ; 45         ; 1I       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; F41      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; F42      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; F43      ; 38         ; 1I       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; F44      ; 39         ; 1I       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; G1       ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; G2       ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; G3       ; 1035       ; 4I       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; G4       ; 1034       ; 4I       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; G5       ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; G6       ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; G7       ; 1033       ; 4I       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; G8       ; 1032       ; 4I       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; G9       ;            ; --       ; VCCT_GXBR4J                     ; gnd    ;              ; GND            ; --           ;                 ; --       ; --           ;
; G10      ;            ; --       ; VCCT_GXBR4J                     ; gnd    ;              ; GND            ; --           ;                 ; --       ; --           ;
; G11      ;            ; --       ; VCCH_GXBR                       ; gnd    ;              ; GND            ; --           ;                 ; --       ; --           ;
; G12      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; G13      ; 779        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; G14      ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; G15      ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; G16      ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; G17      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; G18      ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; G19      ; 400        ; 2I       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; G20      ; 373        ; 2I       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; G21      ; 371        ; 2I       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; G22      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; G23      ; 241        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; G24      ; 242        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; G25      ; 269        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; G26      ; 281        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; G27      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; G28      ; 288        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; G29      ; 304        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; G30      ; 337        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; G31      ; 342        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; G32      ; 344        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; G33      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; G34      ;            ; --       ; VCCH_GXBL                       ; gnd    ;              ; GND            ; --           ;                 ; --       ; --           ;
; G35      ;            ; --       ; VCCT_GXBL1J                     ; gnd    ;              ; GND            ; --           ;                 ; --       ; --           ;
; G36      ;            ; --       ; VCCT_GXBL1J                     ; gnd    ;              ; GND            ; --           ;                 ; --       ; --           ;
; G37      ; 40         ; 1I       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; G38      ; 41         ; 1I       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; G39      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; G40      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; G41      ; 42         ; 1I       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; G42      ; 43         ; 1I       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; G43      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; G44      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; H1       ; 1039       ; 4I       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; H2       ; 1038       ; 4I       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; H3       ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; H4       ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; H5       ; 1041       ; 4I       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; H6       ; 1040       ; 4I       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; H9       ; 992        ; 4J       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; H10      ; 993        ; 4J       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; H11      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; H12      ; 782        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; H13      ; 783        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; H14      ; 778        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; H15      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; H16      ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; H17      ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; H18      ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; H19      ; 401        ; 2I       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; H20      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; H21      ; 370        ; 2I       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; H22      ; 374        ; 2I       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; H23      ; 240        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; H24      ; 243        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; H25      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; H26      ; 280        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; H27      ; 292        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; H28      ; 294        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; H29      ; 305        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; H30      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; H31      ; 340        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; H32      ; 345        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; H33      ; 348        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; H34      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; H35      ; 1          ; 1J       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; H36      ; 0          ; 1J       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; H37      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; H38      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; H39      ; 48         ; 1I       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; H40      ; 49         ; 1I       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; H41      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; H42      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; H43      ; 46         ; 1I       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; H44      ; 47         ; 1I       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; J1       ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; J2       ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; J3       ; 1043       ; 4I       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; J4       ; 1042       ; 4I       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; J5       ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; J6       ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; J7       ; 1045       ; 4I       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; J8       ; 1044       ; 4I       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; J9       ;            ; --       ; VCCR_GXBR4J                     ; gnd    ;              ; GND            ; --           ;                 ; --       ; --           ;
; J10      ;            ; --       ; VCCR_GXBR4J                     ; gnd    ;              ; GND            ; --           ;                 ; --       ; --           ;
; J11      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; J12      ; 786        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; J13      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; J14      ; 780        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; J15      ; 776        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; J16      ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; J17      ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; J18      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; J19      ;            ;          ; TEMPDIODEp                      ;        ;              ;                ; --           ;                 ; --       ; --           ;
; J20      ; 381        ; 2I       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; J21      ; 380        ; 2I       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; J22      ; 375        ; 2I       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; J23      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; J24      ; 244        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; J25      ; 262        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; J26      ; 272        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; J27      ; 293        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; J28      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; J29      ; 295        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; J30      ; 314        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; J31      ; 341        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; J32      ; 354        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; J33      ; 349        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; J34      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; J35      ;            ; --       ; VCCR_GXBL1J                     ; gnd    ;              ; GND            ; --           ;                 ; --       ; --           ;
; J36      ;            ; --       ; VCCR_GXBL1J                     ; gnd    ;              ; GND            ; --           ;                 ; --       ; --           ;
; J37      ; 52         ; 1I       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; J38      ; 53         ; 1I       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; J39      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; J40      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; J41      ; 50         ; 1I       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; J42      ; 51         ; 1I       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; J43      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; J44      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; K1       ; 1051       ; 4H       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; K2       ; 1050       ; 4H       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; K3       ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; K5       ; 1053       ; 4H       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; K6       ; 1052       ; 4H       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; K7       ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; K8       ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; K9       ; 1018       ; 4J       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; K10      ; 1019       ; 4J       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; K11      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; K12      ; 787        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; K13      ; 784        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; K14      ; 781        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; K15      ; 777        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; K16      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; K17      ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; K18      ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; K19      ;            ;          ; TEMPDIODEn                      ;        ;              ;                ; --           ;                 ; --       ; --           ;
; K20      ; 386        ; 2I       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; K21      ;            ; 2I       ; VCCIO2I                         ; power  ;              ; 1.8V           ; --           ;                 ; --       ; --           ;
; K22      ; 379        ; 2I       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; K23      ; 237        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; K24      ; 245        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; K25      ; 263        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; K26      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; K27      ; 273        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; K28      ; 316        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; K29      ; 317        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; K30      ; 315        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; K31      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; K32      ; 355        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; K33      ; 346        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; K34      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; K35      ; 27         ; 1J       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; K36      ; 26         ; 1J       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; K37      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; K38      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; K39      ; 60         ; 1H       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; K40      ; 61         ; 1H       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; K41      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; K42      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; K43      ; 58         ; 1H       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; K44      ; 59         ; 1H       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; L1       ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; L2       ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; L3       ; 1055       ; 4H       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; L4       ; 1054       ; 4H       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; L5       ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; L6       ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; L7       ; 1057       ; 4H       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; L8       ; 1056       ; 4H       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; L9       ;            ; --       ; VCCT_GXBR4I                     ; gnd    ;              ; GND            ; --           ;                 ; --       ; --           ;
; L10      ;            ; --       ; VCCT_GXBR4I                     ; gnd    ;              ; GND            ; --           ;                 ; --       ; --           ;
; L11      ;            ; --       ; VCCH_GXBR                       ; gnd    ;              ; GND            ; --           ;                 ; --       ; --           ;
; L12      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; L13      ; 785        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; L14      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; L15      ; 761        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; L16      ; 756        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; L17      ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; L18      ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; L19      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; L20      ; 387        ; 2I       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; L21      ; 383        ; 2I       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; L22      ; 378        ; 2I       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; L23      ; 236        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; L24      ;            ; 2L       ; VCCIO2L                         ; power  ;              ; 1.8V           ; --           ;                 ; --       ; --           ;
; L25      ; 252        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; L26      ; 253        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; L27      ; 319        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; L28      ; 318        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; L29      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; L30      ; 334        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; L31      ; 339        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; L32      ; 347        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; L33      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; L34      ;            ; --       ; VCCH_GXBL                       ; gnd    ;              ; GND            ; --           ;                 ; --       ; --           ;
; L35      ;            ; --       ; VCCT_GXBL1I                     ; gnd    ;              ; GND            ; --           ;                 ; --       ; --           ;
; L36      ;            ; --       ; VCCT_GXBL1I                     ; gnd    ;              ; GND            ; --           ;                 ; --       ; --           ;
; L37      ; 64         ; 1H       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; L38      ; 65         ; 1H       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; L39      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; L40      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; L41      ; 62         ; 1H       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; L42      ; 63         ; 1H       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; L43      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; L44      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; M1       ; 1059       ; 4H       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; M2       ; 1058       ; 4H       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; M3       ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; M5       ; 1061       ; 4H       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; M6       ; 1060       ; 4H       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; M7       ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; M8       ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; M9       ; 1020       ; 4I       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; M10      ; 1021       ; 4I       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; M11      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; M12      ; 774        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; M13      ; 772        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; M14      ; 773        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; M15      ; 760        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; M16      ; 757        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; M17      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; M18      ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; M19      ;            ;          ; VREFP_ADC                       ;        ;              ;                ; --           ;                 ; --       ; --           ;
; M20      ; 382        ; 2I       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; M21      ; 390        ; 2I       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; M22      ;            ; 2I       ; VCCIO2I                         ; power  ;              ; 1.8V           ; --           ;                 ; --       ; --           ;
; M23      ; 247        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; M24      ; 248        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; M25      ; 249        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; M26      ; 283        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; M27      ;            ; 2K       ; VCCIO2K                         ; power  ;              ; 1.8V           ; --           ;                 ; --       ; --           ;
; M28      ; 310        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; M29      ;            ; 2K       ; VREFB2KN0                       ; power  ;              ; GND            ; --           ;                 ; --       ; --           ;
; M30      ; 335        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; M31      ; 338        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; M32      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; M33      ; 352        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; M34      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; M35      ; 29         ; 1I       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; M36      ; 28         ; 1I       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; M37      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; M38      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; M39      ; 68         ; 1H       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; M40      ; 69         ; 1H       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; M41      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; M42      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; M43      ; 66         ; 1H       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; M44      ; 67         ; 1H       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; N1       ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; N2       ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; N3       ; 1063       ; 4H       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; N4       ; 1062       ; 4H       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; N5       ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; N6       ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; N7       ; 1065       ; 4H       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; N8       ; 1064       ; 4H       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; N9       ;            ; --       ; VCCR_GXBR4I                     ; gnd    ;              ; GND            ; --           ;                 ; --       ; --           ;
; N10      ;            ; --       ; VCCR_GXBR4I                     ; gnd    ;              ; GND            ; --           ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; N12      ; 775        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; N13      ; 771        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; N14      ; 759        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; N15      ;            ; 3E       ; VCCIO3E                         ; power  ;              ; 1.8V           ; --           ;                 ; --       ; --           ;
; N16      ; 754        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; N17      ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; N18      ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; N19      ;            ;          ; VREFN_ADC                       ;        ;              ;                ; --           ;                 ; --       ; --           ;
; N20      ;            ; 2I       ; VCCIO2I                         ; power  ;              ; 1.8V           ; --           ;                 ; --       ; --           ;
; N21      ; 391        ; 2I       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; N22      ; 368        ; 2I       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; N23      ; 246        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; N24      ; 255        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; N25      ;            ; 2L       ; VCCIO2L                         ; power  ;              ; 1.8V           ; --           ;                 ; --       ; --           ;
; N26      ; 282        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; N27      ; 311        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; N28      ; 313        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; N29      ; 312        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; N30      ;            ; 2J       ; VCCIO2J                         ; power  ;              ; 1.8V           ; --           ;                 ; --       ; --           ;
; N31      ; 326        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; N32      ; 353        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; N33      ; 351        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; N34      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; N35      ;            ; --       ; VCCR_GXBL1I                     ; gnd    ;              ; GND            ; --           ;                 ; --       ; --           ;
; N36      ;            ; --       ; VCCR_GXBL1I                     ; gnd    ;              ; GND            ; --           ;                 ; --       ; --           ;
; N37      ; 72         ; 1H       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; N38      ; 73         ; 1H       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; N39      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; N40      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; N41      ; 70         ; 1H       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; N42      ; 71         ; 1H       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; N43      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; N44      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; P1       ; 1067       ; 4H       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; P2       ; 1066       ; 4H       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; P3       ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; P4       ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; P5       ; 1069       ; 4H       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; P6       ; 1068       ; 4H       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; P7       ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; P8       ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; P9       ; 1046       ; 4I       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; P10      ; 1047       ; 4I       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; P11      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; P12      ; 770        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; P13      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; P14      ; 758        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; P15      ; 763        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; P16      ; 755        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; P17      ;            ;          ; NC                              ;        ;              ;                ; --           ;                 ; --       ; --           ;
; P18      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; P19      ;            ;          ; VSIGN_0                         ;        ;              ;                ; --           ;                 ; --       ; --           ;
; P20      ; 389        ; 2I       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; P21      ; 384        ; 2I       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; P22      ; 369        ; 2I       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; P23      ;            ; 2L       ; VCCIO2L                         ; power  ;              ; 1.8V           ; --           ;                 ; --       ; --           ;
; P24      ; 256        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; P25      ; 254        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; P26      ; 278        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; P27      ; 309        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; P28      ;            ; 2K       ; VCCIO2K                         ; power  ;              ; 1.8V           ; --           ;                 ; --       ; --           ;
; P29      ; 320        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; P30      ; 322        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; P31      ; 327        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; P32      ; 330        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; P33      ; 350        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; P34      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; P35      ; 55         ; 1I       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; P36      ; 54         ; 1I       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; P37      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; P38      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; P39      ; 76         ; 1H       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; P40      ; 77         ; 1H       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; P41      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; P42      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; P43      ; 74         ; 1H       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; P44      ; 75         ; 1H       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; R1       ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; R2       ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; R3       ; 1071       ; 4H       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; R4       ; 1070       ; 4H       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; R5       ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; R6       ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; R7       ; 1073       ; 4H       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; R8       ; 1072       ; 4H       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; R9       ;            ; --       ; VCCT_GXBR4H                     ; gnd    ;              ; GND            ; --           ;                 ; --       ; --           ;
; R10      ;            ; --       ; VCCT_GXBR4H                     ; gnd    ;              ; GND            ; --           ;                 ; --       ; --           ;
; R11      ;            ; --       ; VCCH_GXBR                       ; gnd    ;              ; GND            ; --           ;                 ; --       ; --           ;
; R12      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; R13      ; 765        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; R14      ; 762        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; R15      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; R16      ;            ; 3E       ; VCCIO3E                         ; power  ;              ; 1.8V           ; --           ;                 ; --       ; --           ;
; R17      ;            ;          ; VSIGP_1                         ;        ;              ;                ; --           ;                 ; --       ; --           ;
; R18      ;            ;          ; VSIGN_1                         ;        ;              ;                ; --           ;                 ; --       ; --           ;
; R19      ;            ;          ; VSIGP_0                         ;        ;              ;                ; --           ;                 ; --       ; --           ;
; R20      ; 388        ; 2I       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; R21      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; R22      ; 385        ; 2I       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; R23      ; 251        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; R24      ; 257        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; R25      ; 259        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; R26      ;            ; 2K       ; VCCIO2K                         ; power  ;              ; 1.8V           ; --           ;                 ; --       ; --           ;
; R27      ; 279        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; R28      ; 308        ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; R29      ; 321        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; R30      ; 323        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; R31      ;            ; 2J       ; VCCIO2J                         ; power  ;              ; 1.8V           ; --           ;                 ; --       ; --           ;
; R32      ; 331        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; R33      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; R34      ;            ; --       ; VCCH_GXBL                       ; gnd    ;              ; GND            ; --           ;                 ; --       ; --           ;
; R35      ;            ; --       ; VCCT_GXBL1H                     ; gnd    ;              ; GND            ; --           ;                 ; --       ; --           ;
; R36      ;            ; --       ; VCCT_GXBL1H                     ; gnd    ;              ; GND            ; --           ;                 ; --       ; --           ;
; R37      ; 80         ; 1H       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; R38      ; 81         ; 1H       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; R39      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; R40      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; R41      ; 78         ; 1H       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; R42      ; 79         ; 1H       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; R43      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; R44      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; T1       ; 1079       ; 4G       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; T2       ; 1078       ; 4G       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; T3       ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; T4       ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; T5       ; 1081       ; 4G       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; T6       ; 1080       ; 4G       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; T7       ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; T8       ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; T9       ; 1048       ; 4H       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; T10      ; 1049       ; 4H       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; T11      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; T12      ; 766        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; T13      ; 764        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; T14      ;            ; 3E       ; VCCIO3E                         ; power  ;              ; 1.8V           ; --           ;                 ; --       ; --           ;
; T15      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; T16      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; T17      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; T18      ;            ;          ; ADCGND                          ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; T19      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; T20      ;            ; 2I       ; VREFB2IN0                       ; power  ;              ; GND            ; --           ;                 ; --       ; --           ;
; T21      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; T22      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; T23      ; 250        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; T24      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; T25      ;            ; 2L       ; VREFB2LN0                       ; power  ;              ; GND            ; --           ;                 ; --       ; --           ;
; T26      ; 258        ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; T27      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; T28      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; T29      ;            ; 2J       ; VCCIO2J                         ; power  ;              ; 1.8V           ; --           ;                 ; --       ; --           ;
; T30      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; T31      ; 324        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; T32      ; 362        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; T33      ; 363        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; T34      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; T35      ; 57         ; 1H       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; T36      ; 56         ; 1H       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; T37      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; T38      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; T39      ; 88         ; 1G       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; T40      ; 89         ; 1G       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; T41      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; T42      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; T43      ; 86         ; 1G       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; T44      ; 87         ; 1G       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; U1       ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; U2       ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; U3       ; 1083       ; 4G       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; U4       ; 1082       ; 4G       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; U5       ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; U6       ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; U7       ; 1085       ; 4G       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; U8       ; 1084       ; 4G       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; U9       ;            ; --       ; VCCR_GXBR4H                     ; gnd    ;              ; GND            ; --           ;                 ; --       ; --           ;
; U10      ;            ; --       ; VCCR_GXBR4H                     ; gnd    ;              ; GND            ; --           ;                 ; --       ; --           ;
; U11      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; U12      ; 767        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; U13      ; 769        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; U14      ; 752        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; U15      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; U16      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; U17      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; U18      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; U19      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; U20      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; U21      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; U22      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; U23      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; U24      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; U25      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; U26      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; U27      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; U28      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; U29      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; U30      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; U31      ; 325        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; U32      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; U33      ; 367        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; U34      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; U35      ;            ; --       ; VCCR_GXBL1H                     ; gnd    ;              ; GND            ; --           ;                 ; --       ; --           ;
; U36      ;            ; --       ; VCCR_GXBL1H                     ; gnd    ;              ; GND            ; --           ;                 ; --       ; --           ;
; U37      ; 92         ; 1G       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; U38      ; 93         ; 1G       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; U39      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; U40      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; U41      ; 90         ; 1G       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; U42      ; 91         ; 1G       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; U43      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; U44      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; V1       ; 1087       ; 4G       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; V2       ; 1086       ; 4G       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; V3       ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; V4       ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; V5       ; 1089       ; 4G       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; V6       ; 1088       ; 4G       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; V7       ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; V8       ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; V9       ; 1074       ; 4H       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; V10      ; 1075       ; 4H       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; V11      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; V12      ; 768        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; V13      ;            ; 3E       ; VREFB3EN0                       ; power  ;              ; GND            ; --           ;                 ; --       ; --           ;
; V14      ; 753        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; V15      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; V16      ;            ; --       ; VCCP                            ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; V17      ;            ; --       ; VCCP                            ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; V18      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; V19      ;            ; --       ; VCCP                            ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; V20      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; V21      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; V22      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; V23      ;            ; --       ; VCCP                            ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; V24      ;            ; --       ; VCCP                            ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; V25      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; V26      ;            ; --       ; VCCP                            ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; V27      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; V28      ;            ; --       ; VCCP                            ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; V29      ;            ; --       ; VCCP                            ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; V30      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; V31      ; 329        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; V32      ;            ; 2J       ; VREFB2JN0                       ; power  ;              ; GND            ; --           ;                 ; --       ; --           ;
; V33      ; 366        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; V34      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; V35      ; 83         ; 1H       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; V36      ; 82         ; 1H       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; V37      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; V38      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; V39      ; 96         ; 1G       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; V40      ; 97         ; 1G       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; V41      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; V42      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; V43      ; 94         ; 1G       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; V44      ; 95         ; 1G       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; W1       ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; W2       ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; W3       ; 1091       ; 4G       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; W4       ; 1090       ; 4G       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; W5       ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; W6       ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; W7       ; 1093       ; 4G       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; W8       ; 1092       ; 4G       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; W9       ;            ; --       ; VCCT_GXBR4G                     ; gnd    ;              ; GND            ; --           ;                 ; --       ; --           ;
; W10      ;            ; --       ; VCCT_GXBR4G                     ; gnd    ;              ; GND            ; --           ;                 ; --       ; --           ;
; W11      ;            ; --       ; VCCH_GXBR                       ; gnd    ;              ; GND            ; --           ;                 ; --       ; --           ;
; W12      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; W13      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; W14      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; W15      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; W16      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; W17      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; W18      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; W19      ;            ; --       ; VCCPT                           ; power  ;              ; 1.8V           ; --           ;                 ; --       ; --           ;
; W20      ;            ; --       ; VCCPT                           ; power  ;              ; 1.8V           ; --           ;                 ; --       ; --           ;
; W21      ;            ; --       ; VCCPT                           ; power  ;              ; 1.8V           ; --           ;                 ; --       ; --           ;
; W22      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; W23      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; W24      ;            ; --       ; VCCPT                           ; power  ;              ; 1.8V           ; --           ;                 ; --       ; --           ;
; W25      ;            ; --       ; VCCPT                           ; power  ;              ; 1.8V           ; --           ;                 ; --       ; --           ;
; W26      ;            ; --       ; VCCPT                           ; power  ;              ; 1.8V           ; --           ;                 ; --       ; --           ;
; W27      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; W28      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; W29      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; W30      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; W31      ; 328        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; W32      ; 360        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; W33      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; W34      ;            ; --       ; VCCH_GXBL                       ; gnd    ;              ; GND            ; --           ;                 ; --       ; --           ;
; W35      ;            ; --       ; VCCT_GXBL1G                     ; gnd    ;              ; GND            ; --           ;                 ; --       ; --           ;
; W36      ;            ; --       ; VCCT_GXBL1G                     ; gnd    ;              ; GND            ; --           ;                 ; --       ; --           ;
; W37      ; 100        ; 1G       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; W38      ; 101        ; 1G       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; W39      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; W40      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; W41      ; 98         ; 1G       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; W42      ; 99         ; 1G       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; W43      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; W44      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; Y1       ; 1095       ; 4G       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; Y2       ; 1094       ; 4G       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; Y3       ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; Y4       ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; Y5       ; 1097       ; 4G       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; Y6       ; 1096       ; 4G       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; Y7       ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; Y8       ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; Y9       ; 1076       ; 4G       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; Y10      ; 1077       ; 4G       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; Y11      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; Y12      ; 792        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; Y13      ; 793        ; 3E       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; Y14      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; Y15      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; Y16      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; Y17      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; Y18      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; Y19      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; Y20      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; Y21      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; Y22      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; Y23      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; Y24      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; Y25      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; Y26      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; Y27      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; Y28      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; Y29      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; Y30      ;            ; --       ; VCC                             ; power  ;              ; 0.9V           ; --           ;                 ; --       ; --           ;
; Y31      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; Y32      ; 361        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; Y33      ; 365        ; 2J       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ; 1.8V           ; --           ;                 ; no       ; On           ;
; Y34      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; Y35      ; 85         ; 1G       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; Y36      ; 84         ; 1G       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; Y37      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; Y38      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; Y39      ; 104        ; 1G       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; Y40      ; 105        ; 1G       ; GXB_GND*                        ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; Y41      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; Y42      ;            ;          ; GND                             ; gnd    ;              ;                ; --           ;                 ; --       ; --           ;
; Y43      ; 102        ; 1G       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
; Y44      ; 103        ; 1G       ; GXB_NC                          ;        ;              ; 0V             ; --           ;                 ; --       ; --           ;
+----------+------------+----------+---------------------------------+--------+--------------+----------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+---------+----------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Location   ; Fan-Out ; Usage                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+---------+----------------------------+
; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Unassigned ; 4831    ; Clock                      ;
; resetn                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Unassigned ; 3       ; Async. clear               ;
; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Unassigned ; 1909    ; Async. clear               ;
; triangular_inst|triangular_internal_inst|avmm_0_.global_icavmm_0_rw|dp[1].dp|i7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Unassigned ; 72      ; Clock enable               ;
; triangular_inst|triangular_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|i7~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unassigned ; 95      ; Clock enable               ;
; triangular_inst|triangular_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|i7~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unassigned ; 77      ; Clock enable               ;
; triangular_inst|triangular_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|rrp|next_read_item                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Unassigned ; 15      ; Clock enable               ;
; triangular_inst|triangular_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|rrp|read_fifo|i14                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Unassigned ; 3       ; Clock enable               ;
; triangular_inst|triangular_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|rrp|read_fifo|i5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Unassigned ; 5       ; Clock enable               ;
; triangular_inst|triangular_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|rrp|read_fifo|i9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Unassigned ; 3       ; Clock enable               ;
; triangular_inst|triangular_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|pipe_write[1][1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Unassigned ; 32      ; Clock enable, Write enable ;
; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].port1bank0[0].data_ic|a[0].a|mux_intf.req.write~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Unassigned ; 64      ; Clock enable, Write enable ;
; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].port2bank0[0].data_ic|s.s_endp|rrp|next_read_item                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Unassigned ; 2       ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B10_sr_1_aunroll_x|sr_valid_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Unassigned ; 5       ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B10|thebb_triangular_B10_stall_region|thei_sfc_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                 ; Unassigned ; 13      ; Async. clear               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B10|thebb_triangular_B10_stall_region|thei_sfc_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                             ; Unassigned ; 4       ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B10|thebb_triangular_B10_stall_region|thei_sfc_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; Unassigned ; 7       ; Async. clear               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B10|thebb_triangular_B10_stall_region|thei_sfc_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular0|ms.acl_mid_speed_fifo_inst|feed_prefetch_ES                                                             ; Unassigned ; 8       ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B10|thebb_triangular_B10_stall_region|thei_sfc_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular0|ms.acl_mid_speed_fifo_inst|fifo_in_reset                                                                ; Unassigned ; 12      ; Async. clear               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B10|thebb_triangular_B10_stall_region|thei_sfc_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular0|ms.acl_mid_speed_fifo_inst|i33                                                                          ; Unassigned ; 39      ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B10|thebb_triangular_B10_stall_region|thei_sfc_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular0|ms.acl_mid_speed_fifo_inst|i43                                                                          ; Unassigned ; 34      ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B10|thebb_triangular_B10_stall_region|thei_sfc_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular0_aunroll_x|thei_llvm_fpga_push_i32_i46_033_push28_triangular12|thei_llvm_fpga_push_i32_i46_033_push28_triangular1|fifo|do_stall~0                                                                                                                                                                                               ; Unassigned ; 33      ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B10|thebb_triangular_B10_stall_region|thei_sfc_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular0_aunroll_x|thei_llvm_fpga_push_i8_fpga_indvars_iv24_push27_triangular9|thei_llvm_fpga_push_i8_fpga_indvars_iv24_push27_triangular1|fifo|do_stall~0                                                                                                                                                                              ; Unassigned ; 9       ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B10|thebb_triangular_B10_stall_region|thetriangular_B10_merge_reg_aunroll_x|stall_in_not_or_triangular_B10_merge_reg_valid_reg_q[0]~0                                                                                                                                                                                                                                                                                                                                                                                                        ; Unassigned ; 4       ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B12_sr_0_aunroll_x|sr_valid_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Unassigned ; 4       ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B12|thetriangular_B12_branch|not_valid_or_not_stall_0_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Unassigned ; 2       ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13_sr_1_aunroll_x|sr_valid_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Unassigned ; 75      ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region|thei_sfc_s_c0_in_for_body55_triangulars_c0_enter22817_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body55_triangulars_c0_exit235_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body55_triangulars_c0_exit235_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body55_triangulars_c0_exit235_triangular0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                         ; Unassigned ; 13      ; Async. clear               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region|thei_sfc_s_c0_in_for_body55_triangulars_c0_enter22817_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body55_triangulars_c0_exit235_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body55_triangulars_c0_exit235_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body55_triangulars_c0_exit235_triangular0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                                                                     ; Unassigned ; 4       ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region|thei_sfc_s_c0_in_for_body55_triangulars_c0_enter22817_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body55_triangulars_c0_exit235_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body55_triangulars_c0_exit235_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body55_triangulars_c0_exit235_triangular0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                         ; Unassigned ; 7       ; Async. clear               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region|thei_sfc_s_c0_in_for_body55_triangulars_c0_enter22817_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body55_triangulars_c0_exit235_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body55_triangulars_c0_exit235_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body55_triangulars_c0_exit235_triangular0|ms.acl_mid_speed_fifo_inst|feed_prefetch_ES                                                                                                     ; Unassigned ; 8       ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region|thei_sfc_s_c0_in_for_body55_triangulars_c0_enter22817_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body55_triangulars_c0_exit235_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body55_triangulars_c0_exit235_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body55_triangulars_c0_exit235_triangular0|ms.acl_mid_speed_fifo_inst|fifo_in_reset                                                                                                        ; Unassigned ; 6       ; Async. clear               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region|thei_sfc_s_c0_in_for_body55_triangulars_c0_enter22817_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body55_triangulars_c0_exit235_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body55_triangulars_c0_exit235_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body55_triangulars_c0_exit235_triangular0|ms.acl_mid_speed_fifo_inst|i33                                                                                                                  ; Unassigned ; 8       ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region|thei_sfc_s_c0_in_for_body55_triangulars_c0_enter22817_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body55_triangulars_c0_exit235_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body55_triangulars_c0_exit235_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body55_triangulars_c0_exit235_triangular0|ms.acl_mid_speed_fifo_inst|i68~0                                                                                                                ; Unassigned ; 4       ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region|thei_sfc_s_c0_in_for_body55_triangulars_c0_enter22817_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_triangulars_c0_enter22817_triangular0_aunroll_x|thei_llvm_fpga_push_i1_notcmp38105_push52_triangular36|thei_llvm_fpga_push_i1_notcmp38105_push52_triangular1|fifo|do_stall~0                                                                                                                                                                                                             ; Unassigned ; 2       ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region|thei_sfc_s_c0_in_for_body55_triangulars_c0_enter22817_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_triangulars_c0_enter22817_triangular0_aunroll_x|thei_llvm_fpga_push_i2_cleanups_push51_triangular31|thei_llvm_fpga_push_i2_cleanups_push51_triangular1|fifo|do_stall~0                                                                                                                                                                                                                   ; Unassigned ; 2       ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region|thei_sfc_s_c0_in_for_body55_triangulars_c0_enter22817_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_triangulars_c0_enter22817_triangular0_aunroll_x|thei_llvm_fpga_push_i32_i46_033_pop28106_push53_triangular13|thei_llvm_fpga_push_i32_i46_033_pop28106_push53_triangular1|fifo|do_stall~0                                                                                                                                                                                                 ; Unassigned ; 33      ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region|thei_sfc_s_c0_in_for_body55_triangulars_c0_enter22817_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_triangulars_c0_enter22817_triangular0_aunroll_x|thei_llvm_fpga_push_i32_j51_032_push49_triangular23|thei_llvm_fpga_push_i32_j51_032_push49_triangular1|fifo|do_stall~0                                                                                                                                                                                                                   ; Unassigned ; 33      ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region|thei_sfc_s_c0_in_for_body55_triangulars_c0_enter22817_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_triangulars_c0_enter22817_triangular0_aunroll_x|thei_llvm_fpga_push_i8_fpga_indvars_iv21_push48_triangular33|thei_llvm_fpga_push_i8_fpga_indvars_iv21_push48_triangular1|fifo|do_stall~0                                                                                                                                                                                                 ; Unassigned ; 9       ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region|thetriangular_B13_merge_reg_aunroll_x|stall_in_not_or_triangular_B13_merge_reg_valid_reg_q[0]~0                                                                                                                                                                                                                                                                                                                                                                                                        ; Unassigned ; 37      ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thetriangular_B13_branch|not_valid_or_not_stall_0_q[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unassigned ; 10      ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|SE_out_i_sfc_s_c0_in_wt_entry_triangulars_c0_enter11_triangular1_aunroll_x_StallValid[0]~0                                                                                                                                                                                                                                                                                                                                                                                                   ; Unassigned ; 3       ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_iord_bl_call_triangular_unnamed_triangular1_triangular7_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|o_valid~0                                                                                                                                                                                                                                                                                                               ; Unassigned ; 131     ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_iord_bl_call_triangular_unnamed_triangular1_triangular7_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid                                                                                                                                                                                                                                                                                                                 ; Unassigned ; 418     ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_triangular3|thei_llvm_fpga_pop_throttle_i1_throttle_pop_triangular3_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_triangular3_reg_valid_reg_and_stall_in_q[0]~0                                                                                                                                                                                                                                                                                   ; Unassigned ; 4       ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B2|thebb_triangular_B2_stall_region|SE_i_smin17_triangular9_R_v_0[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Unassigned ; 36      ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B2|thebb_triangular_B2_stall_region|add_2~5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Unassigned ; 31      ; Sync. clear                ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B2|thebb_triangular_B2_stall_region|thei_llvm_fpga_ffwd_dest_i32_n4630_triangular5|thei_llvm_fpga_ffwd_dest_i32_n4630_triangular1|stall_out~0                                                                                                                                                                                                                                                                                                                                                                                                ; Unassigned ; 35      ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B2|thebb_triangular_B2_stall_region|thei_llvm_fpga_ffwd_dest_i32_n4630_triangular5|thei_llvm_fpga_ffwd_dest_i32_n4630_triangular1|stall_out~1                                                                                                                                                                                                                                                                                                                                                                                                ; Unassigned ; 63      ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B2|thebb_triangular_B2_stall_region|thei_llvm_fpga_ffwd_dest_i32_n4631_triangular3|thei_llvm_fpga_ffwd_dest_i32_n4631_triangular1|gen_stallable.valid_reg                                                                                                                                                                                                                                                                                                                                                                                    ; Unassigned ; 34      ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B2|thebb_triangular_B2_stall_region|thei_llvm_fpga_ffwd_dest_i32_n4631_triangular3|thei_llvm_fpga_ffwd_dest_i32_n4631_triangular1|stall_out~0                                                                                                                                                                                                                                                                                                                                                                                                ; Unassigned ; 35      ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B2|thebb_triangular_B2_stall_region|thei_llvm_fpga_ffwd_dest_i32_n4634_triangular0|thei_llvm_fpga_ffwd_dest_i32_n4634_triangular1|gen_stallable.valid_reg                                                                                                                                                                                                                                                                                                                                                                                    ; Unassigned ; 3       ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B2|thebb_triangular_B2_stall_region|thei_llvm_fpga_ffwd_dest_i32_n4634_triangular0|thei_llvm_fpga_ffwd_dest_i32_n4634_triangular1|stall_out~0                                                                                                                                                                                                                                                                                                                                                                                                ; Unassigned ; 36      ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B2|thebb_triangular_B2_stall_region|thei_llvm_fpga_wg_limiter_enter_reorder_limiter_enter_triangular16|thei_llvm_fpga_wg_limiter_enter_reorder_limiter_enter_triangular1|limiter|accept_entry~2                                                                                                                                                                                                                                                                                                                                              ; Unassigned ; 7       ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B2|thebb_triangular_B2_stall_region|thei_llvm_fpga_wg_limiter_enter_reorder_limiter_enter_triangular16|thei_llvm_fpga_wg_limiter_enter_reorder_limiter_enter_triangular1|limiter|cur_entry_l_wgid[-1]~0                                                                                                                                                                                                                                                                                                                                      ; Unassigned ; 2       ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B2|thebb_triangular_B2_stall_region|thei_llvm_fpga_wg_limiter_enter_reorder_limiter_enter_triangular16|thei_llvm_fpga_wg_limiter_enter_reorder_limiter_enter_triangular1|limiter|entry_output_stall_out                                                                                                                                                                                                                                                                                                                                      ; Unassigned ; 2       ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3_sr_1_aunroll_x|sr_valid_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Unassigned ; 6       ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter13812_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                   ; Unassigned ; 13      ; Async. clear               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter13812_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                                                                               ; Unassigned ; 4       ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter13812_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                   ; Unassigned ; 7       ; Async. clear               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter13812_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular0|ms.acl_mid_speed_fifo_inst|feed_prefetch_ES                                                                                                               ; Unassigned ; 8       ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter13812_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular0|ms.acl_mid_speed_fifo_inst|fifo_in_reset                                                                                                                  ; Unassigned ; 12      ; Async. clear               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter13812_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular0|ms.acl_mid_speed_fifo_inst|i33                                                                                                                            ; Unassigned ; 39      ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter13812_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular0|ms.acl_mid_speed_fifo_inst|i43                                                                                                                            ; Unassigned ; 34      ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter13812_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter13812_triangular0_aunroll_x|thei_llvm_fpga_push_i32_i_041_push19_triangular12|thei_llvm_fpga_push_i32_i_041_push19_triangular1|fifo|do_stall~0                                                                                                                                                                                                                             ; Unassigned ; 33      ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter13812_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter13812_triangular0_aunroll_x|thei_llvm_fpga_push_i8_fpga_indvars_iv9_push18_triangular9|thei_llvm_fpga_push_i8_fpga_indvars_iv9_push18_triangular1|fifo|do_stall~0                                                                                                                                                                                                          ; Unassigned ; 9       ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thetriangular_B3_merge_reg_aunroll_x|stall_in_not_or_triangular_B3_merge_reg_valid_reg_q[0]~0                                                                                                                                                                                                                                                                                                                                                                                                            ; Unassigned ; 4       ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4_sr_0_aunroll_x|sr_valid_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Unassigned ; 128     ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|SE_out_i_llvm_fpga_ffwd_dest_p1024i32_x4427_triangular0_backStall[0]                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Unassigned ; 87      ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|i918                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Unassigned ; 64      ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                                                                                                                                     ; Unassigned ; 19      ; Async. clear               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                                                                                                                                 ; Unassigned ; 5       ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid_5_6                                                                                                                                                                                                                                                                                                                                                                                                ; Unassigned ; 1       ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                                                                                                                     ; Unassigned ; 9       ; Async. clear               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|feed_prefetch_ES                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unassigned ; 10      ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                                                                                                               ; Unassigned ; 5       ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid_5_6                                                                                                                                                                                                                                                                                                                                                                              ; Unassigned ; 1       ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                                                                                                   ; Unassigned ; 10      ; Async. clear               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|i35~0                                                                                                                                                                                                                                                                                                                                                                                                                            ; Unassigned ; 11      ; Clock enable, Write enable ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|i46                                                                                                                                                                                                                                                                                                                                                                                                                              ; Unassigned ; 2       ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                                                                                                                                                                                                                                                                ; Unassigned ; 3       ; Async. clear               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_ffwd_dest_p1024i32_x4427_triangular0|thei_llvm_fpga_ffwd_dest_p1024i32_x4427_triangular1|stall_out                                                                                                                                                                                                                                                                                                                                                                                        ; Unassigned ; 65      ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_memdep_triangular4|thei_llvm_fpga_mem_memdep_triangular1|pipelined_write|nop_fifo|llreg.acl_low_latency_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                                                                        ; Unassigned ; 4       ; Async. clear               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                                                   ; Unassigned ; 16      ; Async. clear               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                                               ; Unassigned ; 4       ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                                   ; Unassigned ; 7       ; Async. clear               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|feed_prefetch_ES                                                                                                                                                                                                                                                                                                                               ; Unassigned ; 8       ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                             ; Unassigned ; 4       ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                 ; Unassigned ; 8       ; Async. clear               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|i33                                                                                                                                                                                                                                                                                                                                            ; Unassigned ; 41      ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|i68~0                                                                                                                                                                                                                                                                                                                                          ; Unassigned ; 34      ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                                                                                                                                                                              ; Unassigned ; 3       ; Async. clear               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                                                  ; Unassigned ; 16      ; Async. clear               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                                              ; Unassigned ; 4       ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                                  ; Unassigned ; 7       ; Async. clear               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|feed_prefetch_ES                                                                                                                                                                                                                                                                                                                              ; Unassigned ; 8       ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                            ; Unassigned ; 4       ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                ; Unassigned ; 8       ; Async. clear               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|i43                                                                                                                                                                                                                                                                                                                                           ; Unassigned ; 64      ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                                                                                                                                                                             ; Unassigned ; 3       ; Async. clear               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                                           ; Unassigned ; 20      ; Async. clear               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|advance_write_addr~0                                                                                                                                                                                                                                                                                                                   ; Unassigned ; 5       ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_clock_en                                                                                                                                                                                                                                                                                                                      ; Unassigned ; 2       ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                ; Unassigned ; 4       ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                    ; Unassigned ; 7       ; Async. clear               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                     ; Unassigned ; 4       ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                         ; Unassigned ; 8       ; Async. clear               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|lfsr_addr_b_incr~0                                                                                                                                                                                                                                                                                                                     ; Unassigned ; 5       ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                                           ; Unassigned ; 19      ; Async. clear               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|advance_write_addr~0                                                                                                                                                                                                                                                                                                                   ; Unassigned ; 5       ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_clock_en~0                                                                                                                                                                                                                                                                                                                    ; Unassigned ; 2       ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                ; Unassigned ; 4       ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                    ; Unassigned ; 7       ; Async. clear               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|i20                                                                                                                                                                                                                                                                                                                                    ; Unassigned ; 5       ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|lfsr_addr_b_incr~0                                                                                                                                                                                                                                                                                                                     ; Unassigned ; 5       ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thereaddata_reg_unnamed_triangular8_triangular0|readdata_reg_unnamed_triangular8_triangular0_valid_reg_and_stall_in_q[0]                                                                                                                                                                                                                                                                                                                              ; Unassigned ; 34      ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|theredist0_i_arrayidx162_triangular0_narrow_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                                                                                                       ; Unassigned ; 25      ; Async. clear               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|theredist0_i_arrayidx162_triangular0_narrow_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                                                                                                   ; Unassigned ; 5       ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|theredist0_i_arrayidx162_triangular0_narrow_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid_5_6                                                                                                                                                                                                                                                                                                                                                                  ; Unassigned ; 1       ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|theredist0_i_arrayidx162_triangular0_narrow_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                                                                                       ; Unassigned ; 9       ; Async. clear               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|theredist0_i_arrayidx162_triangular0_narrow_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|feed_prefetch_ES                                                                                                                                                                                                                                                                                                                                                                                   ; Unassigned ; 16      ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|theredist0_i_arrayidx162_triangular0_narrow_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                                                                                 ; Unassigned ; 5       ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|theredist0_i_arrayidx162_triangular0_narrow_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid_5_6                                                                                                                                                                                                                                                                                                                                                ; Unassigned ; 1       ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|theredist0_i_arrayidx162_triangular0_narrow_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                                                                     ; Unassigned ; 10      ; Async. clear               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|theredist0_i_arrayidx162_triangular0_narrow_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|i35                                                                                                                                                                                                                                                                                                                                                                                                ; Unassigned ; 17      ; Clock enable, Write enable ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|theredist0_i_arrayidx162_triangular0_narrow_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|i46                                                                                                                                                                                                                                                                                                                                                                                                ; Unassigned ; 8       ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|theredist0_i_arrayidx162_triangular0_narrow_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                                                                                                                                                                                                                                  ; Unassigned ; 3       ; Async. clear               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thetriangular_B4_branch|not_valid_or_not_stall_0_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Unassigned ; 10      ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5_sr_1_aunroll_x|sr_valid_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Unassigned ; 75      ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                                                                                                                                     ; Unassigned ; 33      ; Async. clear               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                                                                                                                                 ; Unassigned ; 5       ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid_5_6                                                                                                                                                                                                                                                                                                                                                                                                ; Unassigned ; 1       ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                                                                                                                     ; Unassigned ; 9       ; Async. clear               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|feed_prefetch_ES                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unassigned ; 24      ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                                                                                                               ; Unassigned ; 5       ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid_5_6                                                                                                                                                                                                                                                                                                                                                                              ; Unassigned ; 1       ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                                                                                                   ; Unassigned ; 10      ; Async. clear               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|i35~0                                                                                                                                                                                                                                                                                                                                                                                                                            ; Unassigned ; 25      ; Clock enable, Write enable ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|i46                                                                                                                                                                                                                                                                                                                                                                                                                              ; Unassigned ; 17      ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                                                                                                                                                                                                                                                                ; Unassigned ; 3       ; Async. clear               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                                                                                                                                     ; Unassigned ; 82      ; Async. clear               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                                                                                                                                 ; Unassigned ; 5       ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid_5_6                                                                                                                                                                                                                                                                                                                                                                                                ; Unassigned ; 1       ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                                                                                                                     ; Unassigned ; 9       ; Async. clear               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|feed_prefetch_ES                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unassigned ; 73      ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                                                                                                               ; Unassigned ; 5       ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid_5_6                                                                                                                                                                                                                                                                                                                                                                              ; Unassigned ; 1       ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                                                                                                   ; Unassigned ; 10      ; Async. clear               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|i35~0                                                                                                                                                                                                                                                                                                                                                                                                                            ; Unassigned ; 74      ; Clock enable, Write enable ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|i46                                                                                                                                                                                                                                                                                                                                                                                                                              ; Unassigned ; 65      ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                                                                                                                                                                                                                                                                ; Unassigned ; 3       ; Async. clear               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_memdep_4_triangular4|thei_llvm_fpga_mem_memdep_4_triangular1|pipelined_write|nop_fifo|llreg.acl_low_latency_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                                                                    ; Unassigned ; 4       ; Async. clear               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_memdep_4_triangular4|thei_llvm_fpga_mem_memdep_4_triangular1|pipelined_write|nop_fifo|llreg.acl_low_latency_fifo_inst|data_one_unreg_clock_en_pre                                                                                                                                                                                                                                                                                                                                     ; Unassigned ; 1       ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_memdep_4_triangular4|thei_llvm_fpga_mem_memdep_4_triangular1|pipelined_write|nop_fifo|llreg.acl_low_latency_fifo_inst|data_zero_unreg_clock_en_pre_default                                                                                                                                                                                                                                                                                                                            ; Unassigned ; 1       ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                                                   ; Unassigned ; 16      ; Async. clear               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                                               ; Unassigned ; 4       ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                                   ; Unassigned ; 7       ; Async. clear               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|feed_prefetch_ES                                                                                                                                                                                                                                                                                                                               ; Unassigned ; 8       ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                             ; Unassigned ; 4       ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                 ; Unassigned ; 8       ; Async. clear               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|i33                                                                                                                                                                                                                                                                                                                                            ; Unassigned ; 41      ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|i68~0                                                                                                                                                                                                                                                                                                                                          ; Unassigned ; 34      ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                                                                                                                                                                              ; Unassigned ; 3       ; Async. clear               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|i79~0                                                                                                                                                                                                                                                                                                                                                                               ; Unassigned ; 12      ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                                                  ; Unassigned ; 16      ; Async. clear               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                                              ; Unassigned ; 4       ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                                  ; Unassigned ; 7       ; Async. clear               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|feed_prefetch_ES                                                                                                                                                                                                                                                                                                                              ; Unassigned ; 8       ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                            ; Unassigned ; 4       ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                ; Unassigned ; 8       ; Async. clear               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|i33~1                                                                                                                                                                                                                                                                                                                                         ; Unassigned ; 71      ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|i43                                                                                                                                                                                                                                                                                                                                           ; Unassigned ; 65      ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                                                                                                                                                                             ; Unassigned ; 3       ; Async. clear               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                                           ; Unassigned ; 21      ; Async. clear               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|advance_write_addr~0                                                                                                                                                                                                                                                                                                                   ; Unassigned ; 5       ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_clock_en                                                                                                                                                                                                                                                                                                                      ; Unassigned ; 1       ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                ; Unassigned ; 4       ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                    ; Unassigned ; 7       ; Async. clear               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                     ; Unassigned ; 4       ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                         ; Unassigned ; 8       ; Async. clear               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|lfsr_addr_b_incr~0                                                                                                                                                                                                                                                                                                                     ; Unassigned ; 5       ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                                           ; Unassigned ; 19      ; Async. clear               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|advance_write_addr~0                                                                                                                                                                                                                                                                                                                   ; Unassigned ; 5       ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_clock_en~0                                                                                                                                                                                                                                                                                                                    ; Unassigned ; 2       ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                                                ; Unassigned ; 4       ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                    ; Unassigned ; 7       ; Async. clear               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|i20                                                                                                                                                                                                                                                                                                                                    ; Unassigned ; 5       ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|lfsr_addr_b_incr~0                                                                                                                                                                                                                                                                                                                     ; Unassigned ; 5       ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thereaddata_reg_unnamed_triangular9_triangular1|readdata_reg_unnamed_triangular9_triangular1_valid_reg_and_stall_in_q[0]                                                                                                                                                                                                                                                                                                                              ; Unassigned ; 41      ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_sfc_s_c0_in_for_body6_triangulars_c0_enter14715_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_triangulars_c0_exit155_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_triangulars_c0_exit155_triangular1|enable~0                                                                                                                                                                                                                                                ; Unassigned ; 210     ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_sfc_s_c0_in_for_body6_triangulars_c0_enter14715_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_triangulars_c0_enter14715_triangular0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a100i32_a4529_triangular17|thei_llvm_fpga_ffwd_dest_p1024a100i32_a4529_triangular1|stall_out~0                                                                                                                                                                                                                 ; Unassigned ; 62      ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_sfc_s_c0_in_for_body6_triangulars_c0_enter14715_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_triangulars_c0_enter14715_triangular0_aunroll_x|thei_llvm_fpga_push_i1_notcmp83100_push34_triangular36|thei_llvm_fpga_push_i1_notcmp83100_push34_triangular1|fifo|do_stall~0                                                                                                                                                                                                                 ; Unassigned ; 2       ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_sfc_s_c0_in_for_body6_triangulars_c0_enter14715_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_triangulars_c0_enter14715_triangular0_aunroll_x|thei_llvm_fpga_push_i2_cleanups74_push32_triangular29|thei_llvm_fpga_push_i2_cleanups74_push32_triangular1|fifo|do_stall~0                                                                                                                                                                                                                   ; Unassigned ; 2       ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_sfc_s_c0_in_for_body6_triangulars_c0_enter14715_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_triangulars_c0_enter14715_triangular0_aunroll_x|thei_llvm_fpga_push_i32_i_041_pop19101_push35_triangular13|thei_llvm_fpga_push_i32_i_041_pop19101_push35_triangular1|fifo|do_stall~0                                                                                                                                                                                                         ; Unassigned ; 33      ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_sfc_s_c0_in_for_body6_triangulars_c0_enter14715_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_triangulars_c0_enter14715_triangular0_aunroll_x|thei_llvm_fpga_push_i32_j_040_push30_triangular21|thei_llvm_fpga_push_i32_j_040_push30_triangular1|fifo|do_stall~0                                                                                                                                                                                                                           ; Unassigned ; 33      ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_sfc_s_c0_in_for_body6_triangulars_c0_enter14715_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_triangulars_c0_enter14715_triangular0_aunroll_x|thei_llvm_fpga_push_i8_fpga_indvars_iv_push29_triangular31|thei_llvm_fpga_push_i8_fpga_indvars_iv_push29_triangular1|fifo|do_stall~0                                                                                                                                                                                                         ; Unassigned ; 9       ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thetriangular_B5_merge_reg_aunroll_x|stall_in_not_or_triangular_B5_merge_reg_valid_reg_q[0]~0                                                                                                                                                                                                                                                                                                                                                                                                            ; Unassigned ; 37      ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thetriangular_B5_branch|not_valid_or_not_stall_0_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Unassigned ; 68      ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B6_sr_0_aunroll_x|sr_valid_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Unassigned ; 8       ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B6|thebb_triangular_B6_stall_region|thei_llvm_fpga_push_i1_memdep_phi6_push24_triangular0|thei_llvm_fpga_push_i1_memdep_phi6_push24_triangular1|fifo|fifo|fifo|i5                                                                                                                                                                                                                                                                                                                                                                            ; Unassigned ; 2       ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B6|thetriangular_B6_branch|not_valid_or_not_stall_0_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Unassigned ; 3       ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B7|thebb_triangular_B7_stall_region|SE_stall_entry_V1[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Unassigned ; 3       ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8_sr_1_aunroll_x|sr_valid_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Unassigned ; 15      ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|SE_coalesced_delay_0_0_s_tv_0[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Unassigned ; 65      ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|SE_out_i_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x_StallValid[0]                                                                                                                                                                                                                                                                                                                                                                                                            ; Unassigned ; 67      ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_llvm_fpga_pop_i1_memdep_phi6_pop24_triangular3|thei_llvm_fpga_pop_i1_memdep_phi6_pop24_triangular3_reg|i_llvm_fpga_pop_i1_memdep_phi6_pop24_triangular3_reg_valid_reg_and_stall_in_q[0]                                                                                                                                                                                                                                                                                                             ; Unassigned ; 6       ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                           ; Unassigned ; 13      ; Async. clear               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                                                                       ; Unassigned ; 4       ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                           ; Unassigned ; 7       ; Async. clear               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|feed_prefetch_ES                                                                                                       ; Unassigned ; 8       ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|fifo_in_reset                                                                                                          ; Unassigned ; 6       ; Async. clear               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|i33                                                                                                                    ; Unassigned ; 70      ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body24_triangulars_c0_enter16413_triangular0_aunroll_x|thei_llvm_fpga_push_i32_fpga_indvars_iv12_push22_triangular34|thei_llvm_fpga_push_i32_fpga_indvars_iv12_push22_triangular1|fifo|do_stall~0                                                                                                                                                                                                 ; Unassigned ; 33      ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body24_triangulars_c0_enter16413_triangular0_aunroll_x|thei_llvm_fpga_push_i32_i20_039_in_push23_triangular28|thei_llvm_fpga_push_i32_i20_039_in_push23_triangular1|fifo|do_stall~0                                                                                                                                                                                                               ; Unassigned ; 33      ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body24_triangulars_c0_enter16413_triangular0_aunroll_x|thei_llvm_fpga_push_i32_reorder_limiter_enter97_push26_triangular38|thei_llvm_fpga_push_i32_reorder_limiter_enter97_push26_triangular1|fifo|do_stall~0                                                                                                                                                                                     ; Unassigned ; 2       ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body24_triangulars_c0_enter16413_triangular0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv18_push21_triangular32|thei_llvm_fpga_push_i33_fpga_indvars_iv18_push21_triangular1|fifo|do_stall~0                                                                                                                                                                                                 ; Unassigned ; 34      ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thetriangular_B8_merge_reg_aunroll_x|stall_in_not_or_triangular_B8_merge_reg_valid_reg_q[0]~0                                                                                                                                                                                                                                                                                                                                                                                                            ; Unassigned ; 4       ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9_sr_1_aunroll_x|sr_valid_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Unassigned ; 134     ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body29_triangulars_c0_exit206_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body29_triangulars_c0_exit206_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body29_triangulars_c0_exit206_triangular0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                           ; Unassigned ; 13      ; Async. clear               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body29_triangulars_c0_exit206_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body29_triangulars_c0_exit206_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body29_triangulars_c0_exit206_triangular0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                                                                       ; Unassigned ; 4       ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body29_triangulars_c0_exit206_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body29_triangulars_c0_exit206_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body29_triangulars_c0_exit206_triangular0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                           ; Unassigned ; 7       ; Async. clear               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body29_triangulars_c0_exit206_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body29_triangulars_c0_exit206_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body29_triangulars_c0_exit206_triangular0|ms.acl_mid_speed_fifo_inst|feed_prefetch_ES                                                                                                       ; Unassigned ; 8       ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body29_triangulars_c0_exit206_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body29_triangulars_c0_exit206_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body29_triangulars_c0_exit206_triangular0|ms.acl_mid_speed_fifo_inst|fifo_in_reset                                                                                                          ; Unassigned ; 6       ; Async. clear               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body29_triangulars_c0_exit206_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body29_triangulars_c0_exit206_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body29_triangulars_c0_exit206_triangular0|ms.acl_mid_speed_fifo_inst|i33                                                                                                                    ; Unassigned ; 9       ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body29_triangulars_c0_exit206_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body29_triangulars_c0_exit206_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body29_triangulars_c0_exit206_triangular0|ms.acl_mid_speed_fifo_inst|i68~0                                                                                                                  ; Unassigned ; 5       ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist28_i_llvm_fpga_pop_i32_i20_039102_pop43_triangular15_out_data_out_3_sticky_ena_q[0]                                                                                                                                                                                                                                                  ; Unassigned ; 15      ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist6_sync_together131_aunroll_x_in_c0_eni12_6_tpl_4_sticky_ena_q[0]                                                                                                                                                                                                                                                                     ; Unassigned ; 34      ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist7_sync_together131_aunroll_x_in_c0_eni12_7_tpl_4_rdcnt_eq                                                                                                                                                                                                                                                                            ; Unassigned ; 2       ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist7_sync_together131_aunroll_x_in_c0_eni12_7_tpl_4_sticky_ena_q[0]                                                                                                                                                                                                                                                                     ; Unassigned ; 2       ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|thei_llvm_fpga_pipeline_order_parent_loop_i32_reorder_parent_triangular55|thei_llvm_fpga_pipeline_order_parent_loop_i32_reorder_parent_triangular1|GEN_NO_PASSTHROUGH.valid[1]                                                                                                                                                             ; Unassigned ; 4       ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|thei_llvm_fpga_pipeline_order_parent_loop_i32_reorder_parent_triangular55|thei_llvm_fpga_pipeline_order_parent_loop_i32_reorder_parent_triangular1|GEN_NO_PASSTHROUGH.valid[2]                                                                                                                                                             ; Unassigned ; 4       ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration49_triangular11|thei_llvm_fpga_push_i1_lastiniteration49_triangular1|fifo|do_stall~0                                                                                                                                                                                                                 ; Unassigned ; 1       ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|thei_llvm_fpga_push_i1_notcmp62103_push46_triangular54|thei_llvm_fpga_push_i1_notcmp62103_push46_triangular1|fifo|do_stall~0                                                                                                                                                                                                               ; Unassigned ; 2       ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond57_triangular46|thei_llvm_fpga_push_i1_notexitcond57_triangular1|fifo|do_stall~0                                                                                                                                                                                                                         ; Unassigned ; 2       ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|thei_llvm_fpga_push_i1_push44_triangular13|thei_llvm_fpga_push_i1_push44_triangular1|fifo|do_stall~0                                                                                                                                                                                                                                       ; Unassigned ; 2       ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|thei_llvm_fpga_push_i1_push45_triangular59|thei_llvm_fpga_push_i1_push45_triangular1|fifo|do_stall~0                                                                                                                                                                                                                                       ; Unassigned ; 2       ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|thei_llvm_fpga_push_i2_cleanups50_push40_triangular49|thei_llvm_fpga_push_i2_cleanups50_push40_triangular1|fifo|do_stall~0                                                                                                                                                                                                                 ; Unassigned ; 2       ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|thei_llvm_fpga_push_i32_i20_039102_push43_triangular16|thei_llvm_fpga_push_i32_i20_039102_push43_triangular1|fifo|do_stall~0                                                                                                                                                                                                               ; Unassigned ; 15      ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|thei_llvm_fpga_push_i32_k_035_push37_triangular38|thei_llvm_fpga_push_i32_k_035_push37_triangular1|fifo|do_stall~0                                                                                                                                                                                                                         ; Unassigned ; 13      ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|thei_llvm_fpga_push_i32_reorder_limiter_enter98_push42_triangular52|thei_llvm_fpga_push_i32_reorder_limiter_enter98_push42_triangular1|fifo|do_stall~0                                                                                                                                                                                     ; Unassigned ; 2       ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv14_push36_triangular43|thei_llvm_fpga_push_i33_fpga_indvars_iv14_push36_triangular1|fifo|do_stall~0                                                                                                                                                                                                 ; Unassigned ; 34      ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|valid_fanout_reg21_q[0]                                                                                                                                                                                                                                                                                                                    ; Unassigned ; 4       ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thetriangular_B9_merge_reg_aunroll_x|stall_in_not_or_triangular_B9_merge_reg_valid_reg_q[0]~0                                                                                                                                                                                                                                                                                                                                                                                                            ; Unassigned ; 67      ; Clock enable               ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thetriangular_B9_branch|not_valid_or_not_stall_0_q[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Unassigned ; 11      ; Clock enable               ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+---------+----------------------------+


+------------------------------------------------------------------------------------+
; Global & Other Fast Signals Summary                                                ;
+-------+------------+---------+-------------+----------------+----------------------+
; Name  ; Location   ; Fan-Out ; Signal Type ; Promotion Type ; Global Resource Used ;
+-------+------------+---------+-------------+----------------+----------------------+
; clock ; Unassigned ; 5389    ; Global      ; Automatic      ; Global Clock Region  ;
+-------+------------+---------+-------------+----------------+----------------------+


+---------------------------------------------------------------+
; Global & Other Fast Signals Details                           ;
+----------------------------------------+----------------------+
; Property                               ; Value                ;
+----------------------------------------+----------------------+
; Name                                   ; clock                ;
;     -- Source Type                     ; Combinational cell   ;
;     -- Source Location                 ; Unassigned           ;
;     -- Fan-Out                         ; 5389                 ;
;     -- Promotion Type                  ; Automatic Promotion  ;
;     -- Global Buffer                   ; clock~CLKENA0        ;
;     -- Global Buffer Location          ; CLKCTRL_2A_G_I0      ;
;     -- Global Signal Type              ; Global               ;
;     -- Region Drivable by Buffer       ; Global Clock Region  ;
;     -- Bounding Box Drivable by Buffer ; (0, 0) to (224, 224) ;
;     -- Clock Region Line               ; 0                    ;
+----------------------------------------+----------------------+


+---------------------------------------------------------------+
; Fixed Point DSP Register Packing Summary                      ;
+---------------------------------------------+-----------------+
; Fully registered fixed point DSP blocks     ; 2 / 2 ( 100 % ) ;
; Partially registered fixed point DSP blocks ; 0 / 2 ( 0 % )   ;
; Unregistered fixed point DSP blocks         ; 0 / 2 ( 0 % )   ;
+---------------------------------------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fixed Point DSP Register Packing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+------------------+-------------------------------------+-------------+------------+----+-------------+------------+----+-----------+------------+--------+-----+------------+-----------------+--------------+----------------+-------------------+-------------------------+-------------------------+
; Name                                                                                                                                                                                                                                                                                                                                   ; Mode              ; Register Usage   ; Reasons Preventing Register Packing ; AX/CoefSelA ; AY/ScanIn  ; AZ ; BX/CoefSelB ; BY/ScanIn  ; BZ ; LoadConst ; Accumulate ; Negate ; Sub ; Pipeline   ; Output Register ; Uses Scan-In ; Uses Pre-Adder ; Uses Coefficients ; Uses Output Adder Chain ; Uses Output Accumulator ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+------------------+-------------------------------------+-------------+------------+----+-------------+------------+----+-----------+------------+--------+-----+------------+-----------------+--------------+----------------+-------------------+-------------------------+-------------------------+
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|i_mul_triangular31_im8_cma_DSP0 ; Independent 18x18 ; fully registered ;                                     ; registered  ; registered ; -- ; --          ; --         ; -- ; --        ; --         ; --     ; --  ; registered ; registered      ; no           ; no             ; no                ; no                      ; no                      ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|i_mul_triangular31_ma3_cma_DSP0 ; Sum of two 18x18  ; fully registered ;                                     ; registered  ; registered ; -- ; registered  ; registered ; -- ; --        ; --         ; --     ; --  ; registered ; registered      ; no           ; no             ; no                ; no                      ; no                      ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+------------------+-------------------------------------+-------------+------------+----+-------------+------------+----+-----------+------------+--------+-----+------------+-----------------+--------------+----------------+-------------------+-------------------------+-------------------------+
Note: Some of these fixed point DSP blocks may disappear in the final design as a result of DSP merging during placement (see the Fitter Netlist Optimizations report).


+---------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                   ;
+-------------------------------------------------------+---------------------------+---------------------------+
; Statistic                                             ; |                         ; triangular_inst           ;
+-------------------------------------------------------+---------------------------+---------------------------+
; ALMs needed [=A-B+C]                                  ; 2086.0 / 427200 ( < 1 % ) ; 1883.5 / 427200 ( < 1 % ) ;
;     [A] ALMs used in final placement                  ; 2653.0 / 427200 ( < 1 % ) ; 2502.5 / 427200 ( < 1 % ) ;
;     [B] Estimate of ALMs recoverable by dense packing ; 759.0 / 427200 ( < 1 % )  ; 627.0 / 427200 ( < 1 % )  ;
;     [C] Estimate of ALMs unavailable                  ; 192.0 / 427200 ( < 1 % )  ; 8.0 / 427200 ( < 1 % )    ;
; ALMs used for memory                                  ; 300.0                     ; 300.0                     ;
; Combinational ALUTs                                   ; 2903                      ; 2903                      ;
; Dedicated Logic Registers                             ; 4271 / 1708800 ( < 1 % )  ; 3902 / 1708800 ( < 1 % )  ;
; I/O Registers                                         ; 0                         ; 0                         ;
; Block Memory Bits                                     ; 1058240                   ; 1058240                   ;
; M20Ks                                                 ; 70 / 2713 ( 2 % )         ; 70 / 2713 ( 2 % )         ;
; DSP Blocks                                            ; 2 / 1518 ( < 1 % )        ; 2 / 1518 ( < 1 % )        ;
; Pins                                                  ; 0                         ; 0                         ;
; Virtual Pins                                          ; 368                       ; 0                         ;
; IOPLLs                                                ; 0                         ; 0                         ;
;                                                       ;                           ;                           ;
; Region Placement                                      ; -                         ; -                         ;
;                                                       ;                           ;                           ;
; Partition Ports                                       ;                           ;                           ;
;     -- Input Ports                                    ; 0                         ; 228                       ;
;     -- Output Ports                                   ; 0                         ; 140                       ;
;                                                       ;                           ;                           ;
; Connections                                           ;                           ;                           ;
;     -- Input Connections                              ; 7399                      ; 140                       ;
;     -- Registered Input Connections                   ; 2379                      ; 135                       ;
;     -- Output Connections                             ; 140                       ; 7399                      ;
;     -- Registered Output Connections                  ; 140                       ; 6218                      ;
;                                                       ;                           ;                           ;
; Internal Connections                                  ;                           ;                           ;
;     -- Total Connections                              ; 8281                      ; 34642                     ;
;     -- Registered Connections                         ; 2661                      ; 20416                     ;
;                                                       ;                           ;                           ;
; External Connections                                  ;                           ;                           ;
;     -- |                                              ; 0                         ; 7539                      ;
;     -- triangular_inst                                ; 7539                      ; 0                         ;
+-------------------------------------------------------+---------------------------+---------------------------+


+---------------------------------------------------+
; Non-Global High Fan-Out Signals                   ;
+----------------------+---------+------------------+
; Name                 ; Fan-Out ; Physical Fan-Out ;
+----------------------+---------+------------------+
; sync_resetn[2]       ; 1911    ; 169              ;
; triangular_inst|~GND ; 1426    ; 64               ;
+----------------------+---------+------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+-----------------+-----------------+----------+------------------------+----------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Type       ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M20K blocks ; MLABs ; MIF  ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Mixed Port RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+-----------------+-----------------+----------+------------------------+----------------------------------+
; triangular_inst|triangular_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                  ; M20K block ; Simple Dual Port ; Single Clock ; 512          ; 32           ; 512          ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 16384  ; 128                         ; 31                          ; 128                         ; 32                          ; 4096                ; 1           ; 0     ; None ; M20K_X106_Y111_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Don't care          ; New data        ; New data        ; Off      ; No                     ; No - Block Type Set to Block RAM ;
; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                  ; M20K block ; Simple Dual Port ; Single Clock ; 16384        ; 32           ; 16384        ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 524288 ; 16384                       ; 31                          ; 16384                       ; 32                          ; 524288              ; 32          ; 0     ; None ; M20K_X106_Y135_N0, M20K_X106_Y134_N0, M20K_X106_Y133_N0, M20K_X84_Y143_N0, M20K_X106_Y131_N0, M20K_X106_Y130_N0, M20K_X106_Y132_N0, M20K_X106_Y127_N0, M20K_X106_Y113_N0, M20K_X84_Y142_N0, M20K_X84_Y139_N0, M20K_X106_Y118_N0, M20K_X106_Y125_N0, M20K_X84_Y136_N0, M20K_X106_Y129_N0, M20K_X106_Y128_N0, M20K_X84_Y140_N0, M20K_X84_Y137_N0, M20K_X106_Y126_N0, M20K_X106_Y124_N0, M20K_X106_Y122_N0, M20K_X106_Y120_N0, M20K_X106_Y123_N0, M20K_X84_Y135_N0, M20K_X84_Y113_N0, M20K_X84_Y141_N0, M20K_X106_Y114_N0, M20K_X106_Y119_N0, M20K_X84_Y138_N0, M20K_X106_Y116_N0, M20K_X106_Y117_N0, M20K_X106_Y121_N0 ; Don't care          ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide            ;
; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem1|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                  ; M20K block ; Simple Dual Port ; Single Clock ; 16384        ; 32           ; 16384        ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 524288 ; 16384                       ; 31                          ; 16384                       ; 32                          ; 524288              ; 32          ; 0     ; None ; M20K_X84_Y114_N0, M20K_X84_Y124_N0, M20K_X84_Y110_N0, M20K_X84_Y129_N0, M20K_X84_Y130_N0, M20K_X84_Y126_N0, M20K_X84_Y131_N0, M20K_X84_Y119_N0, M20K_X84_Y109_N0, M20K_X84_Y117_N0, M20K_X84_Y132_N0, M20K_X84_Y107_N0, M20K_X84_Y115_N0, M20K_X84_Y122_N0, M20K_X84_Y128_N0, M20K_X84_Y123_N0, M20K_X84_Y125_N0, M20K_X84_Y121_N0, M20K_X84_Y133_N0, M20K_X84_Y127_N0, M20K_X84_Y116_N0, M20K_X84_Y118_N0, M20K_X84_Y105_N0, M20K_X84_Y112_N0, M20K_X84_Y108_N0, M20K_X84_Y103_N0, M20K_X84_Y102_N0, M20K_X84_Y111_N0, M20K_X84_Y134_N0, M20K_X84_Y106_N0, M20K_X84_Y120_N0, M20K_X84_Y104_N0                       ; Don't care          ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide            ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B10|thebb_triangular_B10_stall_region|thei_sfc_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 64           ; 32           ; 64           ; yes                    ; no                      ; no                     ; yes                     ; 2048   ; 32                          ; 33                          ; 32                          ; 33                          ; 1056                ; 0           ; 2     ; None ; LAB_X96_Y127_N0, LAB_X96_Y125_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region|thei_sfc_s_c0_in_for_body55_triangulars_c0_enter22817_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body55_triangulars_c0_exit235_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body55_triangulars_c0_exit235_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body55_triangulars_c0_exit235_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                         ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; no                     ; yes                     ; 1024   ; 32                          ; 2                           ; 32                          ; 2                           ; 64                  ; 0           ; 1     ; None ; LAB_X103_Y125_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter13812_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                   ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 128          ; 32           ; 128          ; yes                    ; no                      ; no                     ; yes                     ; 4096   ; 32                          ; 33                          ; 32                          ; 33                          ; 1056                ; 0           ; 2     ; None ; LAB_X109_Y123_N0, LAB_X109_Y122_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                    ; M20K block ; Simple Dual Port ; Single Clock ; --           ; --           ; 64           ; 33           ; yes                    ; no                      ; yes                    ; yes                     ; 2112   ; --                          ; --                          ; 64                          ; 1                           ; 64                  ; 1           ; 0     ; None ; M20K_X106_Y108_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Don't care          ; New data        ; New data        ; Off      ; No                     ; No - Block Type Set to Block RAM ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                   ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; no                     ; yes                     ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 0           ; 2     ; None ; LAB_X98_Y115_N0, LAB_X96_Y115_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                  ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 64           ; 32           ; 64           ; yes                    ; no                      ; no                     ; yes                     ; 2048   ; 32                          ; 62                          ; 32                          ; 62                          ; 1984                ; 0           ; 4     ; None ; LAB_X105_Y117_N0, LAB_X105_Y115_N0, LAB_X105_Y112_N0, LAB_X103_Y112_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                      ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; no                      ; 32     ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X96_Y114_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                      ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; no                      ; 32     ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X98_Y116_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|theredist0_i_arrayidx162_triangular0_narrow_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                      ; M20K block ; Simple Dual Port ; Single Clock ; 64           ; 7            ; 64           ; 7            ; yes                    ; no                      ; yes                    ; yes                     ; 448    ; 64                          ; 6                           ; 64                          ; 7                           ; 448                 ; 1           ; 0     ; None ; M20K_X106_Y109_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Don't care          ; New data        ; New data        ; Off      ; No                     ; No - Block Type Set to Block RAM ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                    ; M20K block ; Simple Dual Port ; Single Clock ; 64           ; 65           ; 64           ; 65           ; yes                    ; no                      ; yes                    ; yes                     ; 4160   ; 64                          ; 14                          ; 64                          ; 15                          ; 960                 ; 1           ; 0     ; None ; M20K_X106_Y115_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Don't care          ; New data        ; New data        ; Off      ; No                     ; No - Block Type Set to Block RAM ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                    ; M20K block ; Simple Dual Port ; Single Clock ; 64           ; 98           ; 64           ; 98           ; yes                    ; no                      ; yes                    ; yes                     ; 6272   ; 64                          ; 63                          ; 64                          ; 64                          ; 4096                ; 2           ; 0     ; None ; M20K_X106_Y112_N0, M20K_X106_Y110_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care          ; New data        ; New data        ; Off      ; No                     ; No - Block Type Set to Block RAM ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                   ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; no                     ; yes                     ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 0           ; 2     ; None ; LAB_X88_Y116_N0, LAB_X90_Y116_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                  ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 64           ; 32           ; 64           ; yes                    ; no                      ; no                     ; yes                     ; 2048   ; 32                          ; 62                          ; 32                          ; 62                          ; 1984                ; 0           ; 4     ; None ; LAB_X117_Y116_N0, LAB_X117_Y115_N0, LAB_X113_Y114_N0, LAB_X117_Y114_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                      ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; no                      ; 32     ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X94_Y116_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                      ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; no                      ; 32     ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X98_Y118_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                           ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 384          ; 32           ; 384          ; yes                    ; no                      ; no                     ; yes                     ; 12288  ; 32                          ; 64                          ; 32                          ; 64                          ; 2048                ; 0           ; 4     ; None ; LAB_X96_Y121_N0, LAB_X94_Y121_N0, LAB_X94_Y122_N0, LAB_X94_Y120_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body29_triangulars_c0_exit206_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body29_triangulars_c0_exit206_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body29_triangulars_c0_exit206_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                           ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 192          ; 32           ; 192          ; yes                    ; no                      ; no                     ; yes                     ; 6144   ; 32                          ; 3                           ; 32                          ; 3                           ; 96                  ; 0           ; 1     ; None ; LAB_X94_Y123_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist28_i_llvm_fpga_pop_i32_i20_039102_pop43_triangular15_out_data_out_3_mem_dmem|auto_generated|altsyncram1|ALTDPRAM_INSTANCE                                                                                                                                                                                                    ; MLAB       ; Simple Dual Port ; Single Clock ; 2            ; 32           ; 2            ; 32           ; yes                    ; no                      ; no                     ; yes                     ; 64     ; 2                           ; 14                          ; 2                           ; 14                          ; 28                  ; 0           ; 1     ; None ; LAB_X101_Y120_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist6_sync_together131_aunroll_x_in_c0_eni12_6_tpl_4_mem_dmem|auto_generated|altsyncram1|ALTDPRAM_INSTANCE                                                                                                                                                                                                                       ; MLAB       ; Simple Dual Port ; Single Clock ; 2            ; 33           ; 2            ; 33           ; yes                    ; no                      ; no                     ; yes                     ; 66     ; 2                           ; 33                          ; 2                           ; 33                          ; 66                  ; 0           ; 2     ; None ; LAB_X92_Y118_N0, LAB_X94_Y117_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist7_sync_together131_aunroll_x_in_c0_eni12_7_tpl_4_mem_dmem|auto_generated|altsyncram1|ALTDPRAM_INSTANCE                                                                                                                                                                                                                       ; MLAB       ; Simple Dual Port ; Single Clock ; 3            ; 32           ; 3            ; 32           ; yes                    ; no                      ; no                     ; yes                     ; 96     ; 3                           ; 1                           ; 3                           ; 1                           ; 3                   ; 0           ; 1     ; None ; LAB_X90_Y117_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+-----------------+-----------------+----------+------------------------+----------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Physical RAM Information                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------+-------------------------+-------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Physical RAM Location ; Physical RAM Usage Bits ; Physical RAM Usage Percentage ; Logical RAM Name                                                                                                                                                                                                                                                                                                     ;
+-----------------------+-------------------------+-------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; M20K_X106_Y108_N0     ; 64                      ; 0.3                           ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ALTSYNCRAM                               ;
; M20K_X106_Y109_N0     ; 448                     ; 2.2                           ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|theredist0_i_arrayidx162_triangular0_narrow_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ALTSYNCRAM ;
; M20K_X106_Y115_N0     ; 960                     ; 4.7                           ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ALTSYNCRAM                               ;
; M20K_X106_Y110_N0     ; 1536                    ; 7.5                           ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ALTSYNCRAM                               ;
; M20K_X106_Y112_N0     ; 2560                    ; 12.5                          ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ALTSYNCRAM                               ;
; M20K_X106_Y111_N0     ; 4096                    ; 20.0                          ; triangular_inst|triangular_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM                                                             ;
; M20K_X106_Y113_N0     ; 16384                   ; 80.0                          ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM                                                             ;
; M20K_X106_Y114_N0     ; 16384                   ; 80.0                          ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM                                                             ;
; M20K_X106_Y116_N0     ; 16384                   ; 80.0                          ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM                                                             ;
; M20K_X106_Y117_N0     ; 16384                   ; 80.0                          ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM                                                             ;
; M20K_X106_Y118_N0     ; 16384                   ; 80.0                          ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM                                                             ;
; M20K_X106_Y119_N0     ; 16384                   ; 80.0                          ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM                                                             ;
; M20K_X106_Y120_N0     ; 16384                   ; 80.0                          ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM                                                             ;
; M20K_X106_Y121_N0     ; 16384                   ; 80.0                          ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM                                                             ;
; M20K_X106_Y122_N0     ; 16384                   ; 80.0                          ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM                                                             ;
; M20K_X106_Y123_N0     ; 16384                   ; 80.0                          ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM                                                             ;
; M20K_X106_Y124_N0     ; 16384                   ; 80.0                          ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM                                                             ;
; M20K_X106_Y125_N0     ; 16384                   ; 80.0                          ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM                                                             ;
; M20K_X106_Y126_N0     ; 16384                   ; 80.0                          ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM                                                             ;
; M20K_X106_Y127_N0     ; 16384                   ; 80.0                          ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM                                                             ;
; M20K_X106_Y128_N0     ; 16384                   ; 80.0                          ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM                                                             ;
; M20K_X106_Y129_N0     ; 16384                   ; 80.0                          ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM                                                             ;
; M20K_X106_Y130_N0     ; 16384                   ; 80.0                          ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM                                                             ;
; M20K_X106_Y131_N0     ; 16384                   ; 80.0                          ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM                                                             ;
; M20K_X106_Y132_N0     ; 16384                   ; 80.0                          ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM                                                             ;
; M20K_X106_Y133_N0     ; 16384                   ; 80.0                          ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM                                                             ;
; M20K_X106_Y134_N0     ; 16384                   ; 80.0                          ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM                                                             ;
; M20K_X106_Y135_N0     ; 16384                   ; 80.0                          ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM                                                             ;
; M20K_X84_Y102_N0      ; 16384                   ; 80.0                          ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem1|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM                                                             ;
; M20K_X84_Y103_N0      ; 16384                   ; 80.0                          ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem1|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM                                                             ;
; M20K_X84_Y104_N0      ; 16384                   ; 80.0                          ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem1|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM                                                             ;
; M20K_X84_Y105_N0      ; 16384                   ; 80.0                          ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem1|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM                                                             ;
; M20K_X84_Y106_N0      ; 16384                   ; 80.0                          ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem1|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM                                                             ;
; M20K_X84_Y107_N0      ; 16384                   ; 80.0                          ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem1|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM                                                             ;
; M20K_X84_Y108_N0      ; 16384                   ; 80.0                          ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem1|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM                                                             ;
; M20K_X84_Y109_N0      ; 16384                   ; 80.0                          ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem1|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM                                                             ;
; M20K_X84_Y110_N0      ; 16384                   ; 80.0                          ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem1|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM                                                             ;
; M20K_X84_Y111_N0      ; 16384                   ; 80.0                          ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem1|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM                                                             ;
; M20K_X84_Y112_N0      ; 16384                   ; 80.0                          ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem1|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM                                                             ;
; M20K_X84_Y113_N0      ; 16384                   ; 80.0                          ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM                                                             ;
; M20K_X84_Y114_N0      ; 16384                   ; 80.0                          ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem1|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM                                                             ;
; M20K_X84_Y115_N0      ; 16384                   ; 80.0                          ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem1|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM                                                             ;
; M20K_X84_Y116_N0      ; 16384                   ; 80.0                          ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem1|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM                                                             ;
; M20K_X84_Y117_N0      ; 16384                   ; 80.0                          ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem1|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM                                                             ;
; M20K_X84_Y118_N0      ; 16384                   ; 80.0                          ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem1|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM                                                             ;
; M20K_X84_Y119_N0      ; 16384                   ; 80.0                          ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem1|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM                                                             ;
; M20K_X84_Y120_N0      ; 16384                   ; 80.0                          ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem1|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM                                                             ;
; M20K_X84_Y121_N0      ; 16384                   ; 80.0                          ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem1|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM                                                             ;
; M20K_X84_Y122_N0      ; 16384                   ; 80.0                          ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem1|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM                                                             ;
; M20K_X84_Y123_N0      ; 16384                   ; 80.0                          ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem1|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM                                                             ;
; M20K_X84_Y124_N0      ; 16384                   ; 80.0                          ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem1|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM                                                             ;
; M20K_X84_Y125_N0      ; 16384                   ; 80.0                          ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem1|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM                                                             ;
; M20K_X84_Y126_N0      ; 16384                   ; 80.0                          ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem1|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM                                                             ;
; M20K_X84_Y127_N0      ; 16384                   ; 80.0                          ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem1|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM                                                             ;
; M20K_X84_Y128_N0      ; 16384                   ; 80.0                          ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem1|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM                                                             ;
; M20K_X84_Y129_N0      ; 16384                   ; 80.0                          ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem1|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM                                                             ;
; M20K_X84_Y130_N0      ; 16384                   ; 80.0                          ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem1|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM                                                             ;
; M20K_X84_Y131_N0      ; 16384                   ; 80.0                          ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem1|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM                                                             ;
; M20K_X84_Y132_N0      ; 16384                   ; 80.0                          ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem1|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM                                                             ;
; M20K_X84_Y133_N0      ; 16384                   ; 80.0                          ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem1|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM                                                             ;
; M20K_X84_Y134_N0      ; 16384                   ; 80.0                          ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem1|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM                                                             ;
; M20K_X84_Y135_N0      ; 16384                   ; 80.0                          ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM                                                             ;
; M20K_X84_Y136_N0      ; 16384                   ; 80.0                          ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM                                                             ;
; M20K_X84_Y137_N0      ; 16384                   ; 80.0                          ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM                                                             ;
; M20K_X84_Y138_N0      ; 16384                   ; 80.0                          ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM                                                             ;
; M20K_X84_Y139_N0      ; 16384                   ; 80.0                          ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM                                                             ;
; M20K_X84_Y140_N0      ; 16384                   ; 80.0                          ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM                                                             ;
; M20K_X84_Y141_N0      ; 16384                   ; 80.0                          ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM                                                             ;
; M20K_X84_Y142_N0      ; 16384                   ; 80.0                          ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM                                                             ;
; M20K_X84_Y143_N0      ; 16384                   ; 80.0                          ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM                                                             ;
+-----------------------+-------------------------+-------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: This table shows up to 500 physical rams that are least utilized. You can change this number by setting PHYSICAL_RAM_RPT_MAX_ROW in qsf file.


+-----------------------------------------------+
; Fitter DSP Block Usage Summary                ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 1           ;
; Sum of Two 18x18                ; 1           ;
; Total number of DSP blocks      ; 2           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 3           ;
+---------------------------------+-------------+


+----------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                                ;
+-------------------------------------------------------------+------------------------+-------+
; Resource                                                    ; Usage                  ; %     ;
+-------------------------------------------------------------+------------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 2,086 / 427,200        ; < 1 % ;
; ALMs needed [=A-B+C]                                        ; 2,086                  ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 2,654 / 427,200        ; < 1 % ;
;         [a] ALMs used for LUT logic and registers           ; 1,042                  ;       ;
;         [b] ALMs used for LUT logic                         ; 484                    ;       ;
;         [c] ALMs used for registers                         ; 828                    ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 300                    ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 760 / 427,200          ; < 1 % ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 192 / 427,200          ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                      ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 0                      ;       ;
;         [c] Due to LAB input limits                         ; 8                      ;       ;
;         [d] Due to virtual I/Os                             ; 184                    ;       ;
;                                                             ;                        ;       ;
; Difficulty packing design                                   ; Low                    ;       ;
;                                                             ;                        ;       ;
; Total LABs:  partially or completely used                   ; 378 / 42,720           ; < 1 % ;
;     -- Logic LABs                                           ; 348                    ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 30                     ;       ;
;                                                             ;                        ;       ;
; Combinational ALUT usage for logic                          ; 2,903                  ;       ;
;     -- 7 input functions                                    ; 1                      ;       ;
;     -- 6 input functions                                    ; 92                     ;       ;
;     -- 5 input functions                                    ; 385                    ;       ;
;     -- 4 input functions                                    ; 341                    ;       ;
;     -- <=3 input functions                                  ; 2,084                  ;       ;
; Combinational ALUT usage for route-throughs                 ; 1,054                  ;       ;
; Memory ALUT usage                                           ; 375                    ;       ;
;     -- 64-address deep                                      ; 0                      ;       ;
;     -- 32-address deep                                      ; 375                    ;       ;
;                                                             ;                        ;       ;
;                                                             ;                        ;       ;
; Dedicated logic registers                                   ; 4,358                  ;       ;
;     -- By type:                                             ;                        ;       ;
;         -- Primary logic registers                          ; 3,738 / 854,400        ; < 1 % ;
;         -- Secondary logic registers                        ; 620 / 854,400          ; < 1 % ;
;     -- By function:                                         ;                        ;       ;
;         -- Design implementation registers                  ; 4,271                  ;       ;
;         -- Routing optimization registers                   ; 87                     ;       ;
;                                                             ;                        ;       ;
; ALMs adjustment for power estimation                        ; 412                    ;       ;
;                                                             ;                        ;       ;
; Virtual pins                                                ; 368                    ;       ;
; I/O pins                                                    ; 0 / 928                ; 0 %   ;
;     -- Clock pins                                           ; 0 / 52                 ; 0 %   ;
;     -- Dedicated input pins                                 ; 0 / 203                ; 0 %   ;
;                                                             ;                        ;       ;
; M20K blocks                                                 ; 70 / 2,713             ; 3 %   ;
; Total MLAB memory bits                                      ; 10,561                 ;       ;
; Total block memory bits                                     ; 1,058,240 / 55,562,240 ; 2 %   ;
; Total block memory implementation bits                      ; 1,433,600 / 55,562,240 ; 3 %   ;
;                                                             ;                        ;       ;
; DSP Blocks Needed [=A+B-C]                                  ; 2 / 1,518              ; < 1 % ;
;     [A] Total Fixed Point DSP Blocks                        ; 2                      ;       ;
;     [B] Total Floating Point DSP Blocks                     ; 0                      ;       ;
;     [C] Estimate of DSP Blocks recoverable by dense merging ; 0                      ;       ;
;                                                             ;                        ;       ;
; IOPLLs                                                      ; 0 / 16                 ; 0 %   ;
; FPLLs                                                       ; 0 / 32                 ; 0 %   ;
; Global signals                                              ; 1                      ;       ;
;     -- Global clocks                                        ; 1 / 32                 ; 3 %   ;
;     -- Regional clocks                                      ; 0 / 16                 ; 0 %   ;
;     -- Periphery clocks                                     ; 0 / 384                ; 0 %   ;
; JTAGs                                                       ; 0 / 1                  ; 0 %   ;
; ASMI blocks                                                 ; 0 / 1                  ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                  ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                  ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                  ; 0 %   ;
; PCIe Hard IPs                                               ; 0 / 4                  ; 0 %   ;
; HSSI RX PCSs                                                ; 0 / 96                 ; 0 %   ;
; HSSI PMA RX DESERs                                          ; 0 / 96                 ; 0 %   ;
; HSSI TX PCSs                                                ; 0 / 96                 ; 0 %   ;
; HSSI PMA TX SERs                                            ; 0 / 96                 ; 0 %   ;
; HSSI CDR PLL                                                ; 0 / 96                 ; 0 %   ;
;     -- CDR PLLs for Unused RX Clock Workaround              ; 0 / 96                 ; 0 %   ;
; HSSI ATX PLL                                                ; 0 / 32                 ; 0 %   ;
; Impedance control blocks                                    ; 0 / 16                 ; 0 %   ;
; Average interconnect usage (total/H/V)                      ; 3.9% / 5.4% / 1.7%     ;       ;
; Peak interconnect usage (total/H/V)                         ; 21.3% / 23.9% / 17.5%  ;       ;
; Maximum fan-out                                             ; 5476                   ;       ;
; Highest non-global fan-out                                  ; 1932                   ;       ;
; Total fan-out                                               ; 32483                  ;       ;
; Average fan-out                                             ; 3.96                   ;       ;
+-------------------------------------------------------------+------------------------+-------+
The Fitter Resource Usage Summary report displays a detailed analysis of logic utilization based on calculations of ALM usage. Refer to <a class="xref" href="https://www.intel.com/content/www/us/en/programmable/quartushelp/current/index.htm#mapIdTopics/mwh1465496451103.htm" target="_blank">Fitter Resource Usage Summary Report</a> in the <i>Intel Quartus Prime Pro Edition Help</i> for more information.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                                ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M20Ks ; DSP Blocks ; Pins ; Virtual Pins ; IOPLLs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Entity Name                                                      ; Library Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------+
; |                                                                                                                                         ; 2086.0 (202.5)       ; 2653.0 (150.5)                   ; 759.0 (132.0)                                     ; 192.0 (184.0)                    ; 300.0 (0.0)          ; 2903 (0)            ; 4358 (369)                ; 0 (0)         ; 1058240           ; 70    ; 2          ; 0    ; 368          ; 0 (0)  ; |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; quartus_compile                                                  ; altera_work  ;
;    |triangular_inst|                                                                                                                      ; 1883.5 (1.0)         ; 2502.5 (0.5)                     ; 627.0 (0.0)                                       ; 8.0 (0.5)                        ; 300.0 (0.0)          ; 2903 (1)            ; 3989 (0)                  ; 0 (0)         ; 1058240           ; 70    ; 2          ; 0    ; 0            ; 0 (0)  ; triangular_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; triangular                                                       ; triangular   ;
;       |triangular_internal_inst|                                                                                                          ; 1882.5 (0.0)         ; 2502.0 (0.0)                     ; 627.0 (0.0)                                       ; 7.5 (0.0)                        ; 300.0 (0.0)          ; 2902 (0)            ; 3989 (0)                  ; 0 (0)         ; 1058240           ; 70    ; 2          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; triangular_internal                                              ; N/A          ;
;          |avmm_0_.global_icavmm_0_rw|                                                                                                     ; 89.4 (0.0)           ; 187.6 (0.0)                      ; 98.4 (0.0)                                        ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 120 (0)             ; 437 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|avmm_0_.global_icavmm_0_rw                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; triangular_internal_ic_10208102479396287920                      ; N/A          ;
;             |a[0].a|                                                                                                                      ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|avmm_0_.global_icavmm_0_rw|a[0].a                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; acl_arb2                                                         ; N/A          ;
;             |a[1].a|                                                                                                                      ; 31.0 (31.0)          ; 38.1 (38.1)                      ; 7.1 (7.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 99 (99)             ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|avmm_0_.global_icavmm_0_rw|a[1].a                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; acl_arb2                                                         ; N/A          ;
;             |dp[0].dp|                                                                                                                    ; 22.2 (22.2)          ; 40.7 (40.7)                      ; 18.5 (18.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 135 (135)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; acl_arb_pipeline_reg                                             ; N/A          ;
;             |dp[1].dp|                                                                                                                    ; 0.3 (0.3)            ; 22.3 (22.3)                      ; 22.0 (22.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 62 (62)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|avmm_0_.global_icavmm_0_rw|dp[1].dp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; acl_arb_pipeline_reg                                             ; N/A          ;
;             |dp[2].dp|                                                                                                                    ; 6.8 (6.8)            ; 34.8 (34.8)                      ; 28.0 (28.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 95 (95)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; acl_arb_pipeline_reg                                             ; N/A          ;
;             |dp[3].dp|                                                                                                                    ; 3.2 (3.2)            ; 23.0 (23.0)                      ; 19.8 (19.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 62 (62)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; acl_arb_pipeline_reg                                             ; N/A          ;
;             |m[1].m_endp|                                                                                                                 ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|avmm_0_.global_icavmm_0_rw|m[1].m_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; acl_ic_host_endpoint                                             ; N/A          ;
;             |m[2].m_endp|                                                                                                                 ; 0.2 (0.2)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|avmm_0_.global_icavmm_0_rw|m[2].m_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; acl_ic_host_endpoint                                             ; N/A          ;
;             |s.s_endp|                                                                                                                    ; 24.6 (0.0)           ; 26.8 (0.0)                       ; 2.5 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 81 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; acl_ic_agent_endpoint                                            ; N/A          ;
;                |rrp|                                                                                                                      ; 24.6 (18.4)          ; 26.8 (18.3)                      ; 2.5 (0.2)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 14 (2)              ; 81 (69)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|rrp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; acl_ic_agent_rrp                                                 ; N/A          ;
;                   |read_fifo|                                                                                                             ; 6.2 (6.2)            ; 8.5 (8.5)                        ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|rrp|read_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; acl_ll_fifo                                                      ; N/A          ;
;          |avmm_0_.global_out_ic_to_avmavmm_0_rw|                                                                                          ; -0.2 (-0.2)          ; 0.3 (0.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|avmm_0_.global_out_ic_to_avmavmm_0_rw                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; acl_ic_to_avm                                                    ; N/A          ;
;          |local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|                                                                      ; 6.5 (6.5)            ; 17.9 (17.9)                      ; 11.4 (11.4)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 47 (47)                   ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; acl_mem1x                                                        ; N/A          ;
;             |hld_ram_inst|                                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; hld_ram                                                          ; N/A          ;
;                |GEN_LOWER.hld_ram_lower_inst|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; hld_ram_lower                                                    ; N/A          ;
;                   |M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst                                                                                                                                                                                                                                                                                                                                                                                                                          ; hld_ram_lower_m20k_simple_dual_port                              ; N/A          ;
;                      |altera_syncram_inst|                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst                                                                                                                                                                                                                                                                                                                                                                                                      ; altera_syncram                                                   ; N/A          ;
;                         |auto_generated|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated                                                                                                                                                                                                                                                                                                                                                                                       ; altera_syncram_r982                                              ; N/A          ;
;                            |altsyncram1|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1                                                                                                                                                                                                                                                                                                                                                                           ; altsyncram_3s94                                                  ; N/A          ;
;          |local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|                                                                      ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 524288            ; 32    ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; acl_mem1x                                                        ; N/A          ;
;             |hld_ram_inst|                                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 524288            ; 32    ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; hld_ram                                                          ; N/A          ;
;                |GEN_LOWER.hld_ram_lower_inst|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 524288            ; 32    ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; hld_ram_lower                                                    ; N/A          ;
;                   |M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 524288            ; 32    ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst                                                                                                                                                                                                                                                                                                                                                                                                                          ; hld_ram_lower_m20k_simple_dual_port                              ; N/A          ;
;                      |altera_syncram_inst|                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 524288            ; 32    ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst                                                                                                                                                                                                                                                                                                                                                                                                      ; altera_syncram                                                   ; N/A          ;
;                         |auto_generated|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 524288            ; 32    ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated                                                                                                                                                                                                                                                                                                                                                                                       ; altera_syncram_4a92                                              ; N/A          ;
;                            |altsyncram1|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 524288            ; 32    ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1                                                                                                                                                                                                                                                                                                                                                                           ; altsyncram_csa4                                                  ; N/A          ;
;          |local_mem_system_aspace65.local_mem_group[0].bank[0].mem1|                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 524288            ; 32    ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; acl_mem1x                                                        ; N/A          ;
;             |hld_ram_inst|                                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 524288            ; 32    ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem1|hld_ram_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; hld_ram                                                          ; N/A          ;
;                |GEN_LOWER.hld_ram_lower_inst|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 524288            ; 32    ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem1|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; hld_ram_lower                                                    ; N/A          ;
;                   |M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 524288            ; 32    ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem1|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst                                                                                                                                                                                                                                                                                                                                                                                                                          ; hld_ram_lower_m20k_simple_dual_port                              ; N/A          ;
;                      |altera_syncram_inst|                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 524288            ; 32    ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem1|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst                                                                                                                                                                                                                                                                                                                                                                                                      ; altera_syncram                                                   ; N/A          ;
;                         |auto_generated|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 524288            ; 32    ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem1|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated                                                                                                                                                                                                                                                                                                                                                                                       ; altera_syncram_4a92                                              ; N/A          ;
;                            |altsyncram1|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 524288            ; 32    ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem1|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1                                                                                                                                                                                                                                                                                                                                                                           ; altsyncram_csa4                                                  ; N/A          ;
;          |local_mem_system_aspace65.local_mem_group[0].port1bank0[0].data_ic|                                                             ; 21.1 (0.0)           ; 23.3 (0.0)                       ; 2.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 49 (0)              ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].port1bank0[0].data_ic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; triangular_internal_ic_4631527161265249155                       ; N/A          ;
;             |a[0].a|                                                                                                                      ; 21.1 (21.1)          ; 23.3 (23.3)                      ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 49 (49)             ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].port1bank0[0].data_ic|a[0].a                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; acl_arb2                                                         ; N/A          ;
;          |local_mem_system_aspace65.local_mem_group[0].port2bank0[0].data_ic|                                                             ; 6.8 (0.0)            ; 7.3 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (0)              ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].port2bank0[0].data_ic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; triangular_internal_ic_3994300535281366082                       ; N/A          ;
;             |a[0].a|                                                                                                                      ; 6.3 (6.3)            ; 6.3 (6.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].port2bank0[0].data_ic|a[0].a                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; acl_arb2                                                         ; N/A          ;
;             |s.s_endp|                                                                                                                    ; 0.0 (0.0)            ; 1.0 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].port2bank0[0].data_ic|s.s_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; acl_ic_agent_endpoint                                            ; N/A          ;
;                |rrp|                                                                                                                      ; 0.0 (0.0)            ; 1.0 (1.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].port2bank0[0].data_ic|s.s_endp|rrp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; acl_ic_agent_rrp                                                 ; N/A          ;
;          |local_mem_system_aspace65.local_mem_group[0].port3bank0[0].data_ic|                                                             ; 13.3 (0.0)           ; 21.1 (0.0)                       ; 7.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 47 (0)              ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].port3bank0[0].data_ic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; triangular_internal_ic_4631527161265249155                       ; N/A          ;
;             |a[0].a|                                                                                                                      ; 13.3 (13.3)          ; 21.1 (21.1)                      ; 7.7 (7.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 47 (47)             ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|local_mem_system_aspace65.local_mem_group[0].port3bank0[0].data_ic|a[0].a                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; acl_arb2                                                         ; N/A          ;
;          |triangular_internal|                                                                                                            ; 1745.2 (0.4)         ; 2244.2 (0.3)                     ; 506.2 (0.0)                                       ; 7.2 (0.0)                        ; 300.0 (0.0)          ; 2668 (1)            ; 3498 (0)                  ; 0 (0)         ; 5568              ; 5     ; 2          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; triangular_function_wrapper                                      ; N/A          ;
;             |thetriangular_function|                                                                                                      ; 1744.7 (0.0)         ; 2243.8 (0.0)                     ; 506.3 (0.0)                                       ; 7.2 (0.0)                        ; 300.0 (0.0)          ; 2667 (0)            ; 3498 (0)                  ; 0 (0)         ; 5568              ; 5     ; 2          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; triangular_function                                              ; N/A          ;
;                |thebb_triangular_B10|                                                                                                     ; 75.2 (0.0)           ; 84.0 (0.0)                       ; 9.8 (0.0)                                         ; 1.0 (0.0)                        ; 20.0 (0.0)           ; 104 (0)             ; 91 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B10                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; triangular_bb_B10                                                ; N/A          ;
;                   |thebb_triangular_B10_stall_region|                                                                                     ; 74.8 (0.7)           ; 83.7 (1.0)                       ; 9.9 (0.3)                                         ; 1.0 (0.0)                        ; 20.0 (0.0)           ; 103 (1)             ; 91 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B10|thebb_triangular_B10_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; triangular_bb_B10_stall_region                                   ; N/A          ;
;                      |thei_sfc_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular1_aunroll_x|                              ; 73.0 (0.5)           ; 81.5 (0.5)                       ; 9.5 (0.0)                                         ; 1.0 (0.0)                        ; 20.0 (0.0)           ; 100 (1)             ; 89 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B10|thebb_triangular_B10_stall_region|thei_sfc_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                        ; triangular_i_sfc_s_c0_in_for_cond52_preh0000ter21614_triangular1 ; N/A          ;
;                         |thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_aunroll_x|              ; 32.3 (0.0)           ; 39.9 (0.0)                       ; 8.6 (0.0)                                         ; 1.0 (0.0)                        ; 20.0 (0.0)           ; 20 (0)              ; 36 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B10|thebb_triangular_B10_stall_region|thei_sfc_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_aunroll_x                                                                                                                                                                                                                                                                                     ; triangular_i_llvm_fpga_sfc_exit_s_c0_out0000_exit221_triangular0 ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_data_fifo_aunroll_x| ; 29.3 (0.0)           ; 36.9 (0.0)                       ; 8.6 (0.0)                                         ; 1.0 (0.0)                        ; 20.0 (0.0)           ; 14 (0)              ; 29 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B10|thebb_triangular_B10_stall_region|thei_sfc_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_data_fifo_aunroll_x                                                                                                                                                                        ; triangular_i_llvm_fpga_sfc_exit_s_c0_out0003riangular1_data_fifo ; N/A          ;
;                               |thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular0|                  ; 29.3 (0.0)           ; 36.9 (0.0)                       ; 8.6 (0.0)                                         ; 1.0 (0.0)                        ; 20.0 (0.0)           ; 14 (0)              ; 29 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B10|thebb_triangular_B10_stall_region|thei_sfc_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular0                                                                               ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                             ; 29.3 (2.6)           ; 36.9 (3.8)                       ; 8.6 (1.4)                                         ; 1.0 (0.2)                        ; 20.0 (0.0)           ; 14 (4)              ; 29 (4)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B10|thebb_triangular_B10_stall_region|thei_sfc_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular0|ms.acl_mid_speed_fifo_inst                                                    ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                              ; -0.2 (-0.2)          ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B10|thebb_triangular_B10_stall_region|thei_sfc_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                             ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                                                     ; 5.8 (5.0)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.8 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B10|thebb_triangular_B10_stall_region|thei_sfc_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular0|ms.acl_mid_speed_fifo_inst|addr_match_inst                                    ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                           ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.8 (0.8)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B10|thebb_triangular_B10_stall_region|thei_sfc_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst             ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                                 ; 20.0 (0.0)           ; 20.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B10|thebb_triangular_B10_stall_region|thei_sfc_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                   ; 20.0 (20.0)          ; 20.0 (20.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B10|thebb_triangular_B10_stall_region|thei_sfc_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated ; dpram_sa42                                                       ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                                    ; 0.7 (0.0)            ; 2.5 (0.0)                        ; 1.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B10|thebb_triangular_B10_stall_region|thei_sfc_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                   ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                        ; 0.7 (0.7)            ; 2.5 (2.5)                        ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B10|thebb_triangular_B10_stall_region|thei_sfc_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                         ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                                    ; 0.5 (0.0)            ; 2.7 (0.0)                        ; 2.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B10|thebb_triangular_B10_stall_region|thei_sfc_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                   ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                        ; 0.5 (0.5)            ; 2.7 (2.7)                        ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B10|thebb_triangular_B10_stall_region|thei_sfc_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                         ; fibonacci_lfsr                                                   ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_full_detector|       ; 3.0 (0.0)            ; 3.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B10|thebb_triangular_B10_stall_region|thei_sfc_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_full_detector                                                                                                                                                                              ; triangular_i_llvm_fpga_sfc_exit_s_c0_out0003gular1_full_detector ; N/A          ;
;                               |thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_full_detector|    ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B10|thebb_triangular_B10_stall_region|thei_sfc_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_full_detector                                                                       ; acl_full_detector                                                ; N/A          ;
;                         |thei_sfc_logic_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular0_aunroll_x|                     ; 40.2 (11.3)          ; 41.1 (11.7)                      ; 0.9 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 79 (40)             ; 53 (5)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B10|thebb_triangular_B10_stall_region|thei_sfc_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular0_aunroll_x                                                                                                                                                                                                                                                                                            ; triangular_i_sfc_logic_s_c0_in_for_cond50000ter21614_triangular0 ; N/A          ;
;                            |thei_llvm_fpga_pipeline_keep_going40_triangular2|                                                             ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B10|thebb_triangular_B10_stall_region|thei_sfc_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular0_aunroll_x|thei_llvm_fpga_pipeline_keep_going40_triangular2                                                                                                                                                                                                                                           ; triangular_i_llvm_fpga_pipeline_keep_going40_0                   ; N/A          ;
;                               |thei_llvm_fpga_pipeline_keep_going40_triangular1|                                                          ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B10|thebb_triangular_B10_stall_region|thei_sfc_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular0_aunroll_x|thei_llvm_fpga_pipeline_keep_going40_triangular2|thei_llvm_fpga_pipeline_keep_going40_triangular1                                                                                                                                                                                          ; acl_pipeline                                                     ; N/A          ;
;                            |thei_llvm_fpga_pop_i32_i46_033_pop28_triangular10|                                                            ; 15.5 (0.0)           ; 15.7 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B10|thebb_triangular_B10_stall_region|thei_sfc_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular0_aunroll_x|thei_llvm_fpga_pop_i32_i46_033_pop28_triangular10                                                                                                                                                                                                                                          ; triangular_i_llvm_fpga_pop_i32_i46_033_pop28_0                   ; N/A          ;
;                               |thei_llvm_fpga_pop_i32_i46_033_pop28_triangular1|                                                          ; 15.5 (15.5)          ; 15.7 (15.7)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B10|thebb_triangular_B10_stall_region|thei_sfc_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular0_aunroll_x|thei_llvm_fpga_pop_i32_i46_033_pop28_triangular10|thei_llvm_fpga_pop_i32_i46_033_pop28_triangular1                                                                                                                                                                                         ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i8_fpga_indvars_iv24_pop27_triangular3|                                                    ; 0.7 (0.0)            ; 0.8 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B10|thebb_triangular_B10_stall_region|thei_sfc_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular0_aunroll_x|thei_llvm_fpga_pop_i8_fpga_indvars_iv24_pop27_triangular3                                                                                                                                                                                                                                  ; triangular_i_llvm_fpga_pop_i8_fpga_indvars_iv24_pop27_0          ; N/A          ;
;                               |thei_llvm_fpga_pop_i8_fpga_indvars_iv24_pop27_triangular1|                                                 ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B10|thebb_triangular_B10_stall_region|thei_sfc_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular0_aunroll_x|thei_llvm_fpga_pop_i8_fpga_indvars_iv24_pop27_triangular3|thei_llvm_fpga_pop_i8_fpga_indvars_iv24_pop27_triangular1                                                                                                                                                                        ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_push_i32_i46_033_push28_triangular12|                                                          ; 9.5 (0.0)            ; 9.8 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B10|thebb_triangular_B10_stall_region|thei_sfc_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular0_aunroll_x|thei_llvm_fpga_push_i32_i46_033_push28_triangular12                                                                                                                                                                                                                                        ; triangular_i_llvm_fpga_push_i32_i46_033_push28_0                 ; N/A          ;
;                               |thei_llvm_fpga_push_i32_i46_033_push28_triangular1|                                                        ; 9.5 (0.2)            ; 9.8 (0.2)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (1)               ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B10|thebb_triangular_B10_stall_region|thei_sfc_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular0_aunroll_x|thei_llvm_fpga_push_i32_i46_033_push28_triangular12|thei_llvm_fpga_push_i32_i46_033_push28_triangular1                                                                                                                                                                                     ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                                   ; 9.2 (9.2)            ; 9.6 (9.6)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 39 (39)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B10|thebb_triangular_B10_stall_region|thei_sfc_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular0_aunroll_x|thei_llvm_fpga_push_i32_i46_033_push28_triangular12|thei_llvm_fpga_push_i32_i46_033_push28_triangular1|fifo                                                                                                                                                                                ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i8_fpga_indvars_iv24_push27_triangular9|                                                  ; 2.6 (0.0)            ; 2.6 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B10|thebb_triangular_B10_stall_region|thei_sfc_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular0_aunroll_x|thei_llvm_fpga_push_i8_fpga_indvars_iv24_push27_triangular9                                                                                                                                                                                                                                ; triangular_i_llvm_fpga_push_i8_fpga_indvars_iv24_push27_0        ; N/A          ;
;                               |thei_llvm_fpga_push_i8_fpga_indvars_iv24_push27_triangular1|                                               ; 2.6 (0.0)            ; 2.6 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B10|thebb_triangular_B10_stall_region|thei_sfc_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular0_aunroll_x|thei_llvm_fpga_push_i8_fpga_indvars_iv24_push27_triangular9|thei_llvm_fpga_push_i8_fpga_indvars_iv24_push27_triangular1                                                                                                                                                                    ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                                   ; 2.6 (2.6)            ; 2.6 (2.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B10|thebb_triangular_B10_stall_region|thei_sfc_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular0_aunroll_x|thei_llvm_fpga_push_i8_fpga_indvars_iv24_push27_triangular9|thei_llvm_fpga_push_i8_fpga_indvars_iv24_push27_triangular1|fifo                                                                                                                                                               ; acl_data_fifo                                                    ; N/A          ;
;                      |thetriangular_B10_merge_reg_aunroll_x|                                                                              ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B10|thebb_triangular_B10_stall_region|thetriangular_B10_merge_reg_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                        ; triangular_B10_merge_reg                                         ; N/A          ;
;                   |thetriangular_B10_merge|                                                                                               ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B10|thetriangular_B10_merge                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; triangular_B10_merge                                             ; N/A          ;
;                |thebb_triangular_B10_sr_1_aunroll_x|                                                                                      ; 1.0 (1.0)            ; 1.5 (1.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B10_sr_1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; triangular_bb_B10_sr_1                                           ; N/A          ;
;                |thebb_triangular_B11|                                                                                                     ; 2.9 (0.0)            ; 4.5 (0.0)                        ; 1.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; triangular_bb_B11                                                ; N/A          ;
;                   |thebb_triangular_B11_stall_region|                                                                                     ; 2.9 (0.0)            ; 4.5 (0.0)                        ; 1.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B11|thebb_triangular_B11_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; triangular_bb_B11_stall_region                                   ; N/A          ;
;                      |thei_iowr_bl_return_triangular_unnamed_triangular16_triangular0|                                                    ; 1.6 (0.0)            ; 2.2 (0.0)                        ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B11|thebb_triangular_B11_stall_region|thei_iowr_bl_return_triangular_unnamed_triangular16_triangular0                                                                                                                                                                                                                                                                                                                                                                                                              ; triangular_i_iowr_bl_return_unnamed_triangular16_triangular0     ; N/A          ;
;                         |theiowr|                                                                                                         ; 1.6 (0.0)            ; 2.2 (0.0)                        ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B11|thebb_triangular_B11_stall_region|thei_iowr_bl_return_triangular_unnamed_triangular16_triangular0|theiowr                                                                                                                                                                                                                                                                                                                                                                                                      ; hld_iowr                                                         ; N/A          ;
;                            |GEN_STALL_VALID.hld_iowr_stall_valid_inst|                                                                    ; 1.6 (1.6)            ; 2.2 (2.2)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B11|thebb_triangular_B11_stall_region|thei_iowr_bl_return_triangular_unnamed_triangular16_triangular0|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst                                                                                                                                                                                                                                                                                                                                                            ; hld_iowr_stall_valid                                             ; N/A          ;
;                      |thei_llvm_fpga_push_token_i1_throttle_push_triangular1|                                                             ; 1.3 (0.0)            ; 2.2 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B11|thebb_triangular_B11_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_triangular1                                                                                                                                                                                                                                                                                                                                                                                                                       ; triangular_i_llvm_fpga_push_token_i1_throttle_push_0             ; N/A          ;
;                         |thei_llvm_fpga_push_token_i1_throttle_push_triangular1|                                                          ; 1.3 (0.0)            ; 2.2 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B11|thebb_triangular_B11_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_triangular1|thei_llvm_fpga_push_token_i1_throttle_push_triangular1                                                                                                                                                                                                                                                                                                                                                                ; acl_push                                                         ; N/A          ;
;                            |fifo|                                                                                                         ; 1.3 (1.3)            ; 2.2 (2.2)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B11|thebb_triangular_B11_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_triangular1|thei_llvm_fpga_push_token_i1_throttle_push_triangular1|fifo                                                                                                                                                                                                                                                                                                                                                           ; acl_token_fifo_counter                                           ; N/A          ;
;                |thebb_triangular_B11_sr_0_aunroll_x|                                                                                      ; 0.8 (0.8)            ; 1.1 (1.1)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B11_sr_0_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; triangular_bb_B11_sr_0                                           ; N/A          ;
;                |thebb_triangular_B12|                                                                                                     ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B12                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; triangular_bb_B12                                                ; N/A          ;
;                   |thetriangular_B12_branch|                                                                                              ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B12|thetriangular_B12_branch                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; triangular_B12_branch                                            ; N/A          ;
;                |thebb_triangular_B12_sr_0_aunroll_x|                                                                                      ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B12_sr_0_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; triangular_bb_B12_sr_0                                           ; N/A          ;
;                |thebb_triangular_B13|                                                                                                     ; 209.7 (0.0)          ; 275.2 (0.0)                      ; 65.5 (0.0)                                        ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 391 (0)             ; 494 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; triangular_bb_B13                                                ; N/A          ;
;                   |thebb_triangular_B13_stall_region|                                                                                     ; 199.8 (0.0)          ; 264.8 (0.0)                      ; 65.0 (0.0)                                        ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 354 (0)             ; 492 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; triangular_bb_B13_stall_region                                   ; N/A          ;
;                      |thei_sfc_s_c0_in_for_body55_triangulars_c0_enter22817_triangular1_aunroll_x|                                        ; 190.4 (0.3)          ; 255.6 (0.3)                      ; 65.2 (0.0)                                        ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 353 (1)             ; 457 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region|thei_sfc_s_c0_in_for_body55_triangulars_c0_enter22817_triangular1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                  ; triangular_i_sfc_s_c0_in_for_body55_s_c0_enter22817_triangular1  ; N/A          ;
;                         |thei_llvm_fpga_sfc_exit_s_c0_out_for_body55_triangulars_c0_exit235_triangular1_aunroll_x|                        ; 21.3 (0.5)           ; 29.5 (0.5)                       ; 8.2 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 21 (1)              ; 35 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region|thei_sfc_s_c0_in_for_body55_triangulars_c0_enter22817_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body55_triangulars_c0_exit235_triangular1_aunroll_x                                                                                                                                                                                                                                                                                                         ; triangular_i_llvm_fpga_sfc_exit_s_c0_out0000_exit235_triangular0 ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c0_out_for_body55_triangulars_c0_exit235_triangular1_data_fifo_aunroll_x|           ; 17.8 (0.0)           ; 26.0 (0.0)                       ; 8.2 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 14 (0)              ; 29 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region|thei_sfc_s_c0_in_for_body55_triangulars_c0_enter22817_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body55_triangulars_c0_exit235_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body55_triangulars_c0_exit235_triangular1_data_fifo_aunroll_x                                                                                                                                                                                                      ; triangular_i_llvm_fpga_sfc_exit_s_c0_out0004riangular1_data_fifo ; N/A          ;
;                               |thei_llvm_fpga_sfc_exit_s_c0_out_for_body55_triangulars_c0_exit235_triangular0|                            ; 17.8 (0.0)           ; 26.0 (0.0)                       ; 8.2 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 14 (0)              ; 29 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region|thei_sfc_s_c0_in_for_body55_triangulars_c0_enter22817_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body55_triangulars_c0_exit235_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body55_triangulars_c0_exit235_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body55_triangulars_c0_exit235_triangular0                                                                                                                       ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                             ; 17.8 (1.8)           ; 26.0 (3.0)                       ; 8.2 (1.2)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 14 (4)              ; 29 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region|thei_sfc_s_c0_in_for_body55_triangulars_c0_enter22817_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body55_triangulars_c0_exit235_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body55_triangulars_c0_exit235_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body55_triangulars_c0_exit235_triangular0|ms.acl_mid_speed_fifo_inst                                                                                            ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                              ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region|thei_sfc_s_c0_in_for_body55_triangulars_c0_enter22817_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body55_triangulars_c0_exit235_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body55_triangulars_c0_exit235_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body55_triangulars_c0_exit235_triangular0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                     ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                                                     ; 5.0 (5.0)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region|thei_sfc_s_c0_in_for_body55_triangulars_c0_enter22817_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body55_triangulars_c0_exit235_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body55_triangulars_c0_exit235_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body55_triangulars_c0_exit235_triangular0|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                            ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                           ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region|thei_sfc_s_c0_in_for_body55_triangulars_c0_enter22817_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body55_triangulars_c0_exit235_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body55_triangulars_c0_exit235_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body55_triangulars_c0_exit235_triangular0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                     ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                                 ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region|thei_sfc_s_c0_in_for_body55_triangulars_c0_enter22817_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body55_triangulars_c0_exit235_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body55_triangulars_c0_exit235_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body55_triangulars_c0_exit235_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                        ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                   ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region|thei_sfc_s_c0_in_for_body55_triangulars_c0_enter22817_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body55_triangulars_c0_exit235_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body55_triangulars_c0_exit235_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body55_triangulars_c0_exit235_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                         ; dpram_na42                                                       ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                                    ; 0.5 (0.0)            ; 2.5 (0.0)                        ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region|thei_sfc_s_c0_in_for_body55_triangulars_c0_enter22817_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body55_triangulars_c0_exit235_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body55_triangulars_c0_exit235_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body55_triangulars_c0_exit235_triangular0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                           ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                        ; 0.5 (0.5)            ; 2.5 (2.5)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region|thei_sfc_s_c0_in_for_body55_triangulars_c0_enter22817_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body55_triangulars_c0_exit235_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body55_triangulars_c0_exit235_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body55_triangulars_c0_exit235_triangular0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                 ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                                    ; 0.5 (0.0)            ; 2.5 (0.0)                        ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region|thei_sfc_s_c0_in_for_body55_triangulars_c0_enter22817_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body55_triangulars_c0_exit235_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body55_triangulars_c0_exit235_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body55_triangulars_c0_exit235_triangular0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                           ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                        ; 0.5 (0.5)            ; 2.5 (2.5)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region|thei_sfc_s_c0_in_for_body55_triangulars_c0_enter22817_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body55_triangulars_c0_exit235_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body55_triangulars_c0_exit235_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body55_triangulars_c0_exit235_triangular0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                 ; fibonacci_lfsr                                                   ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c0_out_for_body55_triangulars_c0_exit235_triangular1_full_detector|                 ; 3.0 (0.0)            ; 3.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region|thei_sfc_s_c0_in_for_body55_triangulars_c0_enter22817_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body55_triangulars_c0_exit235_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body55_triangulars_c0_exit235_triangular1_full_detector                                                                                                                                                                                                            ; triangular_i_llvm_fpga_sfc_exit_s_c0_out0004gular1_full_detector ; N/A          ;
;                               |thei_llvm_fpga_sfc_exit_s_c0_out_for_body55_triangulars_c0_exit235_triangular1_full_detector|              ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region|thei_sfc_s_c0_in_for_body55_triangulars_c0_enter22817_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body55_triangulars_c0_exit235_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body55_triangulars_c0_exit235_triangular1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body55_triangulars_c0_exit235_triangular1_full_detector                                                                                                               ; acl_full_detector                                                ; N/A          ;
;                         |thei_sfc_logic_s_c0_in_for_body55_triangulars_c0_enter22817_triangular0_aunroll_x|                               ; 168.6 (123.1)        ; 225.7 (158.2)                    ; 57.2 (35.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 331 (241)           ; 422 (280)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region|thei_sfc_s_c0_in_for_body55_triangulars_c0_enter22817_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_triangulars_c0_enter22817_triangular0_aunroll_x                                                                                                                                                                                                                                                                                                                ; triangular_i_sfc_logic_s_c0_in_for_body50000ter22817_triangular0 ; N/A          ;
;                            |i_masked_triangular34_delay|                                                                                  ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region|thei_sfc_s_c0_in_for_body55_triangulars_c0_enter22817_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_triangulars_c0_enter22817_triangular0_aunroll_x|i_masked_triangular34_delay                                                                                                                                                                                                                                                                                    ; dspba_delay_ver                                                  ; N/A          ;
;                            |redist17_i_masked_triangular34_q_7|                                                                           ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region|thei_sfc_s_c0_in_for_body55_triangulars_c0_enter22817_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_triangulars_c0_enter22817_triangular0_aunroll_x|redist17_i_masked_triangular34_q_7                                                                                                                                                                                                                                                                             ; dspba_delay_ver                                                  ; N/A          ;
;                            |redist18_i_llvm_fpga_pop_i1_notcmp38105_pop52_triangular35_out_data_out_7|                                    ; -0.3 (-0.3)          ; 1.7 (1.7)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region|thei_sfc_s_c0_in_for_body55_triangulars_c0_enter22817_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_triangulars_c0_enter22817_triangular0_aunroll_x|redist18_i_llvm_fpga_pop_i1_notcmp38105_pop52_triangular35_out_data_out_7                                                                                                                                                                                                                                      ; dspba_delay_ver                                                  ; N/A          ;
;                            |thei_llvm_fpga_mem_memdep_8_triangular21|                                                                     ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region|thei_sfc_s_c0_in_for_body55_triangulars_c0_enter22817_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_triangulars_c0_enter22817_triangular0_aunroll_x|thei_llvm_fpga_mem_memdep_8_triangular21                                                                                                                                                                                                                                                                       ; triangular_i_llvm_fpga_mem_memdep_8_0                            ; N/A          ;
;                               |thei_llvm_fpga_mem_memdep_8_triangular1|                                                                   ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region|thei_sfc_s_c0_in_for_body55_triangulars_c0_enter22817_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_triangulars_c0_enter22817_triangular0_aunroll_x|thei_llvm_fpga_mem_memdep_8_triangular21|thei_llvm_fpga_mem_memdep_8_triangular1                                                                                                                                                                                                                               ; lsu_top                                                          ; N/A          ;
;                                  |pipelined_write|                                                                                        ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region|thei_sfc_s_c0_in_for_body55_triangulars_c0_enter22817_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_triangulars_c0_enter22817_triangular0_aunroll_x|thei_llvm_fpga_mem_memdep_8_triangular21|thei_llvm_fpga_mem_memdep_8_triangular1|pipelined_write                                                                                                                                                                                                               ; lsu_pipelined_write                                              ; N/A          ;
;                            |thei_llvm_fpga_mem_unnamed_triangular17_triangular18|                                                         ; 2.1 (0.6)            ; 14.8 (13.3)                      ; 12.7 (12.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 34 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region|thei_sfc_s_c0_in_for_body55_triangulars_c0_enter22817_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_triangulars_c0_enter22817_triangular0_aunroll_x|thei_llvm_fpga_mem_unnamed_triangular17_triangular18                                                                                                                                                                                                                                                           ; triangular_i_llvm_fpga_mem_unnamed_17_triangular0                ; N/A          ;
;                               |thei_llvm_fpga_mem_unnamed_triangular17_triangular1|                                                       ; 1.5 (0.0)            ; 1.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region|thei_sfc_s_c0_in_for_body55_triangulars_c0_enter22817_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_triangulars_c0_enter22817_triangular0_aunroll_x|thei_llvm_fpga_mem_unnamed_triangular17_triangular18|thei_llvm_fpga_mem_unnamed_triangular17_triangular1                                                                                                                                                                                                       ; lsu_top                                                          ; N/A          ;
;                                  |pipelined_read|                                                                                         ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region|thei_sfc_s_c0_in_for_body55_triangulars_c0_enter22817_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_triangulars_c0_enter22817_triangular0_aunroll_x|thei_llvm_fpga_mem_unnamed_triangular17_triangular18|thei_llvm_fpga_mem_unnamed_triangular17_triangular1|pipelined_read                                                                                                                                                                                        ; lsu_pipelined_read                                               ; N/A          ;
;                            |thei_llvm_fpga_pipeline_keep_going_triangular6|                                                               ; 2.2 (0.0)            ; 2.5 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region|thei_sfc_s_c0_in_for_body55_triangulars_c0_enter22817_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_triangulars_c0_enter22817_triangular0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_triangular6                                                                                                                                                                                                                                                                 ; triangular_i_llvm_fpga_pipeline_keep_going_0                     ; N/A          ;
;                               |thei_llvm_fpga_pipeline_keep_going_triangular1|                                                            ; 2.2 (0.0)            ; 2.5 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region|thei_sfc_s_c0_in_for_body55_triangulars_c0_enter22817_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_triangulars_c0_enter22817_triangular0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_triangular6|thei_llvm_fpga_pipeline_keep_going_triangular1                                                                                                                                                                                                                  ; acl_pipeline                                                     ; N/A          ;
;                                  |pop2|                                                                                                   ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region|thei_sfc_s_c0_in_for_body55_triangulars_c0_enter22817_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_triangulars_c0_enter22817_triangular0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_triangular6|thei_llvm_fpga_pipeline_keep_going_triangular1|pop2                                                                                                                                                                                                             ; acl_pop                                                          ; N/A          ;
;                                  |push|                                                                                                   ; 1.5 (0.0)            ; 1.8 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region|thei_sfc_s_c0_in_for_body55_triangulars_c0_enter22817_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_triangulars_c0_enter22817_triangular0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_triangular6|thei_llvm_fpga_pipeline_keep_going_triangular1|push                                                                                                                                                                                                             ; acl_push                                                         ; N/A          ;
;                                     |staging_reg|                                                                                         ; 1.5 (1.5)            ; 1.8 (1.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region|thei_sfc_s_c0_in_for_body55_triangulars_c0_enter22817_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_triangulars_c0_enter22817_triangular0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_triangular6|thei_llvm_fpga_pipeline_keep_going_triangular1|push|staging_reg                                                                                                                                                                                                 ; acl_staging_reg                                                  ; N/A          ;
;                            |thei_llvm_fpga_pop_i1_notcmp38105_pop52_triangular35|                                                         ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region|thei_sfc_s_c0_in_for_body55_triangulars_c0_enter22817_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_triangulars_c0_enter22817_triangular0_aunroll_x|thei_llvm_fpga_pop_i1_notcmp38105_pop52_triangular35                                                                                                                                                                                                                                                           ; triangular_i_llvm_fpga_pop_i1_notcmp38105_pop52_0                ; N/A          ;
;                               |thei_llvm_fpga_pop_i1_notcmp38105_pop52_triangular1|                                                       ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region|thei_sfc_s_c0_in_for_body55_triangulars_c0_enter22817_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_triangulars_c0_enter22817_triangular0_aunroll_x|thei_llvm_fpga_pop_i1_notcmp38105_pop52_triangular35|thei_llvm_fpga_pop_i1_notcmp38105_pop52_triangular1                                                                                                                                                                                                       ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i2_cleanups_pop51_triangular2|                                                             ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region|thei_sfc_s_c0_in_for_body55_triangulars_c0_enter22817_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_triangulars_c0_enter22817_triangular0_aunroll_x|thei_llvm_fpga_pop_i2_cleanups_pop51_triangular2                                                                                                                                                                                                                                                               ; triangular_i_llvm_fpga_pop_i2_cleanups_pop51_0                   ; N/A          ;
;                               |thei_llvm_fpga_pop_i2_cleanups_pop51_triangular1|                                                          ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region|thei_sfc_s_c0_in_for_body55_triangulars_c0_enter22817_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_triangulars_c0_enter22817_triangular0_aunroll_x|thei_llvm_fpga_pop_i2_cleanups_pop51_triangular2|thei_llvm_fpga_pop_i2_cleanups_pop51_triangular1                                                                                                                                                                                                              ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i32_i46_033_pop28106_pop53_triangular12|                                                   ; 9.0 (0.0)            ; 9.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region|thei_sfc_s_c0_in_for_body55_triangulars_c0_enter22817_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_triangulars_c0_enter22817_triangular0_aunroll_x|thei_llvm_fpga_pop_i32_i46_033_pop28106_pop53_triangular12                                                                                                                                                                                                                                                     ; triangular_i_llvm_fpga_pop_i32_i46_033_pop28106_pop53_0          ; N/A          ;
;                               |thei_llvm_fpga_pop_i32_i46_033_pop28106_pop53_triangular1|                                                 ; 9.0 (9.0)            ; 9.0 (9.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region|thei_sfc_s_c0_in_for_body55_triangulars_c0_enter22817_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_triangulars_c0_enter22817_triangular0_aunroll_x|thei_llvm_fpga_pop_i32_i46_033_pop28106_pop53_triangular12|thei_llvm_fpga_pop_i32_i46_033_pop28106_pop53_triangular1                                                                                                                                                                                           ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i32_j51_032_pop49_triangular15|                                                            ; 8.3 (0.0)            ; 8.6 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region|thei_sfc_s_c0_in_for_body55_triangulars_c0_enter22817_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_triangulars_c0_enter22817_triangular0_aunroll_x|thei_llvm_fpga_pop_i32_j51_032_pop49_triangular15                                                                                                                                                                                                                                                              ; triangular_i_llvm_fpga_pop_i32_j51_032_pop49_0                   ; N/A          ;
;                               |thei_llvm_fpga_pop_i32_j51_032_pop49_triangular1|                                                          ; 8.3 (8.3)            ; 8.6 (8.6)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region|thei_sfc_s_c0_in_for_body55_triangulars_c0_enter22817_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_triangulars_c0_enter22817_triangular0_aunroll_x|thei_llvm_fpga_pop_i32_j51_032_pop49_triangular15|thei_llvm_fpga_pop_i32_j51_032_pop49_triangular1                                                                                                                                                                                                             ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i8_fpga_indvars_iv21_pop48_triangular24|                                                   ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region|thei_sfc_s_c0_in_for_body55_triangulars_c0_enter22817_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_triangulars_c0_enter22817_triangular0_aunroll_x|thei_llvm_fpga_pop_i8_fpga_indvars_iv21_pop48_triangular24                                                                                                                                                                                                                                                     ; triangular_i_llvm_fpga_pop_i8_fpga_indvars_iv21_pop48_0          ; N/A          ;
;                               |thei_llvm_fpga_pop_i8_fpga_indvars_iv21_pop48_triangular1|                                                 ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region|thei_sfc_s_c0_in_for_body55_triangulars_c0_enter22817_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_triangulars_c0_enter22817_triangular0_aunroll_x|thei_llvm_fpga_pop_i8_fpga_indvars_iv21_pop48_triangular24|thei_llvm_fpga_pop_i8_fpga_indvars_iv21_pop48_triangular1                                                                                                                                                                                           ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_push_i1_lastiniteration_triangular11|                                                          ; 1.0 (0.0)            ; 1.1 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region|thei_sfc_s_c0_in_for_body55_triangulars_c0_enter22817_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_triangulars_c0_enter22817_triangular0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration_triangular11                                                                                                                                                                                                                                                            ; triangular_i_llvm_fpga_push_i1_lastiniteration_0                 ; N/A          ;
;                               |thei_llvm_fpga_push_i1_lastiniteration_triangular1|                                                        ; 1.0 (0.0)            ; 1.1 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region|thei_sfc_s_c0_in_for_body55_triangulars_c0_enter22817_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_triangulars_c0_enter22817_triangular0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration_triangular11|thei_llvm_fpga_push_i1_lastiniteration_triangular1                                                                                                                                                                                                         ; acl_push                                                         ; N/A          ;
;                                  |staging_reg|                                                                                            ; 1.0 (1.0)            ; 1.1 (1.1)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region|thei_sfc_s_c0_in_for_body55_triangulars_c0_enter22817_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_triangulars_c0_enter22817_triangular0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration_triangular11|thei_llvm_fpga_push_i1_lastiniteration_triangular1|staging_reg                                                                                                                                                                                             ; acl_staging_reg                                                  ; N/A          ;
;                            |thei_llvm_fpga_push_i1_notcmp38105_push52_triangular36|                                                       ; 0.4 (0.0)            ; 1.0 (0.0)                        ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region|thei_sfc_s_c0_in_for_body55_triangulars_c0_enter22817_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_triangulars_c0_enter22817_triangular0_aunroll_x|thei_llvm_fpga_push_i1_notcmp38105_push52_triangular36                                                                                                                                                                                                                                                         ; triangular_i_llvm_fpga_push_i1_notcmp38105_push52_0              ; N/A          ;
;                               |thei_llvm_fpga_push_i1_notcmp38105_push52_triangular1|                                                     ; 0.4 (0.0)            ; 1.0 (0.0)                        ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region|thei_sfc_s_c0_in_for_body55_triangulars_c0_enter22817_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_triangulars_c0_enter22817_triangular0_aunroll_x|thei_llvm_fpga_push_i1_notcmp38105_push52_triangular36|thei_llvm_fpga_push_i1_notcmp38105_push52_triangular1                                                                                                                                                                                                   ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                                   ; 0.4 (0.4)            ; 1.0 (1.0)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region|thei_sfc_s_c0_in_for_body55_triangulars_c0_enter22817_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_triangulars_c0_enter22817_triangular0_aunroll_x|thei_llvm_fpga_push_i1_notcmp38105_push52_triangular36|thei_llvm_fpga_push_i1_notcmp38105_push52_triangular1|fifo                                                                                                                                                                                              ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i1_notexitcond_triangular28|                                                              ; 1.1 (0.0)            ; 1.3 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region|thei_sfc_s_c0_in_for_body55_triangulars_c0_enter22817_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_triangulars_c0_enter22817_triangular0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_triangular28                                                                                                                                                                                                                                                                ; triangular_i_llvm_fpga_push_i1_notexitcond_0                     ; N/A          ;
;                               |thei_llvm_fpga_push_i1_notexitcond_triangular1|                                                            ; 1.1 (0.0)            ; 1.3 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region|thei_sfc_s_c0_in_for_body55_triangulars_c0_enter22817_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_triangulars_c0_enter22817_triangular0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_triangular28|thei_llvm_fpga_push_i1_notexitcond_triangular1                                                                                                                                                                                                                 ; acl_push                                                         ; N/A          ;
;                                  |staging_reg|                                                                                            ; 1.1 (1.1)            ; 1.3 (1.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region|thei_sfc_s_c0_in_for_body55_triangulars_c0_enter22817_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_triangulars_c0_enter22817_triangular0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_triangular28|thei_llvm_fpga_push_i1_notexitcond_triangular1|staging_reg                                                                                                                                                                                                     ; acl_staging_reg                                                  ; N/A          ;
;                            |thei_llvm_fpga_push_i2_cleanups_push51_triangular31|                                                          ; 1.1 (0.0)            ; 1.1 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region|thei_sfc_s_c0_in_for_body55_triangulars_c0_enter22817_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_triangulars_c0_enter22817_triangular0_aunroll_x|thei_llvm_fpga_push_i2_cleanups_push51_triangular31                                                                                                                                                                                                                                                            ; triangular_i_llvm_fpga_push_i2_cleanups_push51_0                 ; N/A          ;
;                               |thei_llvm_fpga_push_i2_cleanups_push51_triangular1|                                                        ; 1.1 (0.3)            ; 1.1 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region|thei_sfc_s_c0_in_for_body55_triangulars_c0_enter22817_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_triangulars_c0_enter22817_triangular0_aunroll_x|thei_llvm_fpga_push_i2_cleanups_push51_triangular31|thei_llvm_fpga_push_i2_cleanups_push51_triangular1                                                                                                                                                                                                         ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                                   ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region|thei_sfc_s_c0_in_for_body55_triangulars_c0_enter22817_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_triangulars_c0_enter22817_triangular0_aunroll_x|thei_llvm_fpga_push_i2_cleanups_push51_triangular31|thei_llvm_fpga_push_i2_cleanups_push51_triangular1|fifo                                                                                                                                                                                                    ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i32_i46_033_pop28106_push53_triangular13|                                                 ; 4.2 (0.0)            ; 11.1 (0.0)                       ; 6.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region|thei_sfc_s_c0_in_for_body55_triangulars_c0_enter22817_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_triangulars_c0_enter22817_triangular0_aunroll_x|thei_llvm_fpga_push_i32_i46_033_pop28106_push53_triangular13                                                                                                                                                                                                                                                   ; triangular_i_llvm_fpga_push_i32_i46_033_pop28106_push53_0        ; N/A          ;
;                               |thei_llvm_fpga_push_i32_i46_033_pop28106_push53_triangular1|                                               ; 4.2 (0.3)            ; 11.1 (0.3)                       ; 6.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region|thei_sfc_s_c0_in_for_body55_triangulars_c0_enter22817_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_triangulars_c0_enter22817_triangular0_aunroll_x|thei_llvm_fpga_push_i32_i46_033_pop28106_push53_triangular13|thei_llvm_fpga_push_i32_i46_033_pop28106_push53_triangular1                                                                                                                                                                                       ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                                   ; 3.9 (3.9)            ; 10.8 (10.8)                      ; 6.8 (6.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region|thei_sfc_s_c0_in_for_body55_triangulars_c0_enter22817_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_triangulars_c0_enter22817_triangular0_aunroll_x|thei_llvm_fpga_push_i32_i46_033_pop28106_push53_triangular13|thei_llvm_fpga_push_i32_i46_033_pop28106_push53_triangular1|fifo                                                                                                                                                                                  ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i32_j51_032_push49_triangular23|                                                          ; 9.2 (0.0)            ; 10.0 (0.0)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 43 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region|thei_sfc_s_c0_in_for_body55_triangulars_c0_enter22817_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_triangulars_c0_enter22817_triangular0_aunroll_x|thei_llvm_fpga_push_i32_j51_032_push49_triangular23                                                                                                                                                                                                                                                            ; triangular_i_llvm_fpga_push_i32_j51_032_push49_0                 ; N/A          ;
;                               |thei_llvm_fpga_push_i32_j51_032_push49_triangular1|                                                        ; 9.2 (0.2)            ; 10.0 (0.2)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (1)               ; 43 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region|thei_sfc_s_c0_in_for_body55_triangulars_c0_enter22817_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_triangulars_c0_enter22817_triangular0_aunroll_x|thei_llvm_fpga_push_i32_j51_032_push49_triangular23|thei_llvm_fpga_push_i32_j51_032_push49_triangular1                                                                                                                                                                                                         ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                                   ; 9.0 (9.0)            ; 9.7 (9.7)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 43 (43)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region|thei_sfc_s_c0_in_for_body55_triangulars_c0_enter22817_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_triangulars_c0_enter22817_triangular0_aunroll_x|thei_llvm_fpga_push_i32_j51_032_push49_triangular23|thei_llvm_fpga_push_i32_j51_032_push49_triangular1|fifo                                                                                                                                                                                                    ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i8_fpga_indvars_iv21_push48_triangular33|                                                 ; 2.6 (0.0)            ; 2.6 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region|thei_sfc_s_c0_in_for_body55_triangulars_c0_enter22817_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_triangulars_c0_enter22817_triangular0_aunroll_x|thei_llvm_fpga_push_i8_fpga_indvars_iv21_push48_triangular33                                                                                                                                                                                                                                                   ; triangular_i_llvm_fpga_push_i8_fpga_indvars_iv21_push48_0        ; N/A          ;
;                               |thei_llvm_fpga_push_i8_fpga_indvars_iv21_push48_triangular1|                                               ; 2.6 (0.0)            ; 2.6 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region|thei_sfc_s_c0_in_for_body55_triangulars_c0_enter22817_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_triangulars_c0_enter22817_triangular0_aunroll_x|thei_llvm_fpga_push_i8_fpga_indvars_iv21_push48_triangular33|thei_llvm_fpga_push_i8_fpga_indvars_iv21_push48_triangular1                                                                                                                                                                                       ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                                   ; 2.6 (2.6)            ; 2.6 (2.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region|thei_sfc_s_c0_in_for_body55_triangulars_c0_enter22817_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_triangulars_c0_enter22817_triangular0_aunroll_x|thei_llvm_fpga_push_i8_fpga_indvars_iv21_push48_triangular33|thei_llvm_fpga_push_i8_fpga_indvars_iv21_push48_triangular1|fifo                                                                                                                                                                                  ; acl_data_fifo                                                    ; N/A          ;
;                      |thetriangular_B13_merge_reg_aunroll_x|                                                                              ; 9.2 (9.2)            ; 9.2 (9.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region|thetriangular_B13_merge_reg_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                        ; triangular_B13_merge_reg                                         ; N/A          ;
;                   |thetriangular_B13_branch|                                                                                              ; 1.0 (1.0)            ; 1.7 (1.7)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thetriangular_B13_branch                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; triangular_B13_branch                                            ; N/A          ;
;                   |thetriangular_B13_merge|                                                                                               ; 8.8 (8.8)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 35 (35)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thetriangular_B13_merge                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; triangular_B13_merge                                             ; N/A          ;
;                |thebb_triangular_B13_sr_1_aunroll_x|                                                                                      ; 0.5 (0.5)            ; 10.0 (10.0)                      ; 9.5 (9.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13_sr_1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; triangular_bb_B13_sr_1                                           ; N/A          ;
;                |thebb_triangular_B1_start|                                                                                                ; 137.6 (0.0)          ; 182.7 (0.0)                      ; 45.4 (0.0)                                        ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 228 (0)             ; 331 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; triangular_bb_B1_start                                           ; N/A          ;
;                   |thebb_triangular_B1_start_stall_region|                                                                                ; 137.6 (1.6)          ; 182.7 (1.9)                      ; 45.4 (0.3)                                        ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 228 (3)             ; 331 (2)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; triangular_bb_B1_start_stall_region                              ; N/A          ;
;                      |thei_iord_bl_call_triangular_unnamed_triangular1_triangular7_aunroll_x|                                             ; 59.2 (0.0)           ; 97.7 (0.0)                       ; 38.7 (0.0)                                        ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 159 (0)             ; 157 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_iord_bl_call_triangular_unnamed_triangular1_triangular7_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                             ; triangular_i_iord_bl_call_unnamed_triangular1_triangular0        ; N/A          ;
;                         |theiord|                                                                                                         ; 59.2 (0.0)           ; 97.7 (0.0)                       ; 38.7 (0.0)                                        ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 159 (0)             ; 157 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_iord_bl_call_triangular_unnamed_triangular1_triangular7_aunroll_x|theiord                                                                                                                                                                                                                                                                                                                                                                                     ; hld_iord                                                         ; N/A          ;
;                            |GEN_STALL_VALID.hld_iord_stall_valid_inst|                                                                    ; 59.2 (0.5)           ; 97.7 (0.5)                       ; 38.7 (0.0)                                        ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 159 (1)             ; 157 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_iord_bl_call_triangular_unnamed_triangular1_triangular7_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst                                                                                                                                                                                                                                                                                                                                           ; hld_iord_stall_valid                                             ; N/A          ;
;                               |GEN_DOWN_STAGING_REG.downstream_staging_reg|                                                               ; 58.6 (58.6)          ; 97.2 (97.2)                      ; 38.7 (38.7)                                       ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 158 (158)           ; 157 (157)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_iord_bl_call_triangular_unnamed_triangular1_triangular7_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg                                                                                                                                                                                                                                                                                               ; acl_staging_reg                                                  ; N/A          ;
;                      |thei_llvm_fpga_ffwd_source_i32_unnamed_triangular4_triangular11|                                                    ; 8.0 (0.0)            ; 8.4 (0.0)                        ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 36 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_llvm_fpga_ffwd_source_i32_unnamed_triangular4_triangular11                                                                                                                                                                                                                                                                                                                                                                                                    ; triangular_i_llvm_fpga_ffwd_source_i32_unnamed_4_triangular0     ; N/A          ;
;                         |thei_llvm_fpga_ffwd_source_i32_unnamed_triangular4_triangular1|                                                  ; 8.0 (8.0)            ; 8.4 (8.4)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 36 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_llvm_fpga_ffwd_source_i32_unnamed_triangular4_triangular11|thei_llvm_fpga_ffwd_source_i32_unnamed_triangular4_triangular1                                                                                                                                                                                                                                                                                                                                     ; acl_ffwdsrc                                                      ; N/A          ;
;                      |thei_llvm_fpga_ffwd_source_p1024a100i32_unnamed_triangular3_triangular10|                                           ; 50.6 (0.0)           ; 55.9 (0.0)                       ; 5.4 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 62 (0)              ; 70 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024a100i32_unnamed_triangular3_triangular10                                                                                                                                                                                                                                                                                                                                                                                           ; triangular_i_llvm_fpga_ffwd_source_p10240000nnamed_3_triangular0 ; N/A          ;
;                         |thei_llvm_fpga_ffwd_source_p1024a100i32_unnamed_triangular3_triangular1|                                         ; 50.6 (50.6)          ; 55.9 (55.9)                      ; 5.4 (5.4)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 62 (62)             ; 70 (70)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024a100i32_unnamed_triangular3_triangular10|thei_llvm_fpga_ffwd_source_p1024a100i32_unnamed_triangular3_triangular1                                                                                                                                                                                                                                                                                                                   ; acl_ffwdsrc                                                      ; N/A          ;
;                      |thei_llvm_fpga_ffwd_source_p1024i32_unnamed_triangular2_triangular9|                                                ; 15.5 (0.0)           ; 15.9 (0.0)                       ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 62 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_triangular2_triangular9                                                                                                                                                                                                                                                                                                                                                                                                ; triangular_i_llvm_fpga_ffwd_source_p10240000nnamed_2_triangular0 ; N/A          ;
;                         |thei_llvm_fpga_ffwd_source_p1024i32_unnamed_triangular2_triangular1|                                             ; 15.5 (15.5)          ; 15.9 (15.9)                      ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 62 (62)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_triangular2_triangular9|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_triangular2_triangular1                                                                                                                                                                                                                                                                                                                            ; acl_ffwdsrc                                                      ; N/A          ;
;                      |thei_llvm_fpga_pop_throttle_i1_throttle_pop_triangular3|                                                            ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_triangular3                                                                                                                                                                                                                                                                                                                                                                                                            ; triangular_i_llvm_fpga_pop_throttle_i1_throttle_pop_0            ; N/A          ;
;                         |thei_llvm_fpga_pop_throttle_i1_throttle_pop_triangular1|                                                         ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_triangular3|thei_llvm_fpga_pop_throttle_i1_throttle_pop_triangular1                                                                                                                                                                                                                                                                                                                                                    ; acl_pop                                                          ; N/A          ;
;                         |thei_llvm_fpga_pop_throttle_i1_throttle_pop_triangular3_reg|                                                     ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_triangular3|thei_llvm_fpga_pop_throttle_i1_throttle_pop_triangular3_reg                                                                                                                                                                                                                                                                                                                                                ; triangular_i_llvm_fpga_pop_throttle_i1_throttle_pop_3_reg        ; N/A          ;
;                      |thei_sfc_s_c1_in_wt_entry_triangulars_c1_enter_triangular5_aunroll_x|                                               ; 1.3 (0.0)            ; 1.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_triangulars_c1_enter_triangular5_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                               ; triangular_i_sfc_s_c1_in_wt_entry_s_c1_enter_triangular5         ; N/A          ;
;                         |thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_triangulars_c1_exit_triangular1_aunroll_x|                             ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_triangulars_c1_enter_triangular5_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_triangulars_c1_exit_triangular1_aunroll_x                                                                                                                                                                                                                                                                                                           ; triangular_i_llvm_fpga_sfc_exit_s_c1_out0000_c1_exit_triangular0 ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_triangulars_c1_exit_triangular1|                                    ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_triangulars_c1_enter_triangular5_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_triangulars_c1_exit_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_triangulars_c1_exit_triangular1                                                                                                                                                                                                                                 ; acl_enable_sink                                                  ; N/A          ;
;                         |thei_sfc_logic_s_c1_in_wt_entry_triangulars_c1_enter_triangular0_aunroll_x|                                      ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_triangulars_c1_enter_triangular5_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_triangulars_c1_enter_triangular0_aunroll_x                                                                                                                                                                                                                                                                                                                    ; triangular_i_sfc_logic_s_c1_in_wt_entry_s_c1_enter_triangular0   ; N/A          ;
;                      |thetriangular_B1_start_merge_reg_aunroll_x|                                                                         ; 0.0 (0.0)            ; 0.5 (0.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thetriangular_B1_start_merge_reg_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                         ; triangular_B1_start_merge_reg                                    ; N/A          ;
;                |thebb_triangular_B2|                                                                                                      ; 106.3 (0.0)          ; 129.0 (0.0)                      ; 22.7 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 198 (0)             ; 247 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; triangular_bb_B2                                                 ; N/A          ;
;                   |thebb_triangular_B2_stall_region|                                                                                      ; 106.3 (64.5)         ; 129.0 (69.6)                     ; 22.7 (5.1)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 198 (175)           ; 247 (71)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B2|thebb_triangular_B2_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; triangular_bb_B2_stall_region                                    ; N/A          ;
;                      |thei_llvm_fpga_ffwd_dest_i32_n4630_triangular5|                                                                     ; 4.2 (0.0)            ; 12.8 (0.0)                       ; 8.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B2|thebb_triangular_B2_stall_region|thei_llvm_fpga_ffwd_dest_i32_n4630_triangular5                                                                                                                                                                                                                                                                                                                                                                                                                                 ; triangular_i_llvm_fpga_ffwd_dest_i32_n4630_0                     ; N/A          ;
;                         |thei_llvm_fpga_ffwd_dest_i32_n4630_triangular1|                                                                  ; 4.2 (4.2)            ; 12.8 (12.8)                      ; 8.7 (8.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B2|thebb_triangular_B2_stall_region|thei_llvm_fpga_ffwd_dest_i32_n4630_triangular5|thei_llvm_fpga_ffwd_dest_i32_n4630_triangular1                                                                                                                                                                                                                                                                                                                                                                                  ; acl_ffwddst                                                      ; N/A          ;
;                      |thei_llvm_fpga_ffwd_dest_i32_n4631_triangular3|                                                                     ; 4.0 (0.0)            ; 12.0 (0.0)                       ; 8.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B2|thebb_triangular_B2_stall_region|thei_llvm_fpga_ffwd_dest_i32_n4631_triangular3                                                                                                                                                                                                                                                                                                                                                                                                                                 ; triangular_i_llvm_fpga_ffwd_dest_i32_n4631_0                     ; N/A          ;
;                         |thei_llvm_fpga_ffwd_dest_i32_n4631_triangular1|                                                                  ; 4.0 (4.0)            ; 12.0 (12.0)                      ; 8.0 (8.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B2|thebb_triangular_B2_stall_region|thei_llvm_fpga_ffwd_dest_i32_n4631_triangular3|thei_llvm_fpga_ffwd_dest_i32_n4631_triangular1                                                                                                                                                                                                                                                                                                                                                                                  ; acl_ffwddst                                                      ; N/A          ;
;                      |thei_llvm_fpga_ffwd_dest_i32_n4634_triangular0|                                                                     ; 9.0 (0.0)            ; 9.3 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B2|thebb_triangular_B2_stall_region|thei_llvm_fpga_ffwd_dest_i32_n4634_triangular0                                                                                                                                                                                                                                                                                                                                                                                                                                 ; triangular_i_llvm_fpga_ffwd_dest_i32_n4634_0                     ; N/A          ;
;                         |thei_llvm_fpga_ffwd_dest_i32_n4634_triangular1|                                                                  ; 9.0 (9.0)            ; 9.3 (9.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B2|thebb_triangular_B2_stall_region|thei_llvm_fpga_ffwd_dest_i32_n4634_triangular0|thei_llvm_fpga_ffwd_dest_i32_n4634_triangular1                                                                                                                                                                                                                                                                                                                                                                                  ; acl_ffwddst                                                      ; N/A          ;
;                      |thei_llvm_fpga_ffwd_source_i1_unnamed_triangular5_triangular13|                                                     ; -0.2 (0.0)           ; 0.2 (0.0)                        ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B2|thebb_triangular_B2_stall_region|thei_llvm_fpga_ffwd_source_i1_unnamed_triangular5_triangular13                                                                                                                                                                                                                                                                                                                                                                                                                 ; triangular_i_llvm_fpga_ffwd_source_i1_unnamed_5_triangular0      ; N/A          ;
;                         |thei_llvm_fpga_ffwd_source_i1_unnamed_triangular5_triangular1|                                                   ; -0.2 (-0.2)          ; 0.2 (0.2)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B2|thebb_triangular_B2_stall_region|thei_llvm_fpga_ffwd_source_i1_unnamed_triangular5_triangular13|thei_llvm_fpga_ffwd_source_i1_unnamed_triangular5_triangular1                                                                                                                                                                                                                                                                                                                                                   ; acl_ffwdsrc                                                      ; N/A          ;
;                      |thei_llvm_fpga_ffwd_source_i32_unnamed_triangular6_triangular14|                                                    ; 8.5 (0.0)            ; 8.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B2|thebb_triangular_B2_stall_region|thei_llvm_fpga_ffwd_source_i32_unnamed_triangular6_triangular14                                                                                                                                                                                                                                                                                                                                                                                                                ; triangular_i_llvm_fpga_ffwd_source_i32_unnamed_6_triangular0     ; N/A          ;
;                         |thei_llvm_fpga_ffwd_source_i32_unnamed_triangular6_triangular1|                                                  ; 8.5 (8.5)            ; 8.5 (8.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B2|thebb_triangular_B2_stall_region|thei_llvm_fpga_ffwd_source_i32_unnamed_triangular6_triangular14|thei_llvm_fpga_ffwd_source_i32_unnamed_triangular6_triangular1                                                                                                                                                                                                                                                                                                                                                 ; acl_ffwdsrc                                                      ; N/A          ;
;                      |thei_llvm_fpga_ffwd_source_i33_unnamed_triangular7_triangular15|                                                    ; 8.3 (0.0)            ; 8.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B2|thebb_triangular_B2_stall_region|thei_llvm_fpga_ffwd_source_i33_unnamed_triangular7_triangular15                                                                                                                                                                                                                                                                                                                                                                                                                ; triangular_i_llvm_fpga_ffwd_source_i33_unnamed_7_triangular0     ; N/A          ;
;                         |thei_llvm_fpga_ffwd_source_i33_unnamed_triangular7_triangular1|                                                  ; 8.3 (8.3)            ; 8.3 (8.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B2|thebb_triangular_B2_stall_region|thei_llvm_fpga_ffwd_source_i33_unnamed_triangular7_triangular15|thei_llvm_fpga_ffwd_source_i33_unnamed_triangular7_triangular1                                                                                                                                                                                                                                                                                                                                                 ; acl_ffwdsrc                                                      ; N/A          ;
;                      |thei_llvm_fpga_wg_limiter_enter_reorder_limiter_enter_triangular16|                                                 ; 8.0 (0.0)            ; 8.2 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B2|thebb_triangular_B2_stall_region|thei_llvm_fpga_wg_limiter_enter_reorder_limiter_enter_triangular16                                                                                                                                                                                                                                                                                                                                                                                                             ; triangular_i_llvm_fpga_wg_limiter_enter_reorder_limiter_enter_0  ; N/A          ;
;                         |thei_llvm_fpga_wg_limiter_enter_reorder_limiter_enter_triangular1|                                               ; 8.0 (0.0)            ; 8.2 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B2|thebb_triangular_B2_stall_region|thei_llvm_fpga_wg_limiter_enter_reorder_limiter_enter_triangular16|thei_llvm_fpga_wg_limiter_enter_reorder_limiter_enter_triangular1                                                                                                                                                                                                                                                                                                                                           ; acl_work_group_limiter_dspba                                     ; N/A          ;
;                            |limiter|                                                                                                      ; 8.0 (8.0)            ; 8.2 (8.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B2|thebb_triangular_B2_stall_region|thei_llvm_fpga_wg_limiter_enter_reorder_limiter_enter_triangular16|thei_llvm_fpga_wg_limiter_enter_reorder_limiter_enter_triangular1|limiter                                                                                                                                                                                                                                                                                                                                   ; acl_work_group_limiter                                           ; N/A          ;
;                |thebb_triangular_B2_sr_0_aunroll_x|                                                                                       ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B2_sr_0_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; triangular_bb_B2_sr_0                                            ; N/A          ;
;                |thebb_triangular_B3|                                                                                                      ; 74.7 (0.0)           ; 80.0 (0.0)                       ; 5.8 (0.0)                                         ; 0.5 (0.0)                        ; 20.0 (0.0)           ; 104 (0)             ; 92 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; triangular_bb_B3                                                 ; N/A          ;
;                   |thebb_triangular_B3_stall_region|                                                                                      ; 74.3 (0.3)           ; 79.7 (0.7)                       ; 5.8 (0.3)                                         ; 0.5 (0.0)                        ; 20.0 (0.0)           ; 103 (1)             ; 92 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; triangular_bb_B3_stall_region                                    ; N/A          ;
;                      |thei_sfc_s_c0_in_for_body_triangulars_c0_enter13812_triangular1_aunroll_x|                                          ; 72.7 (0.5)           ; 77.7 (0.5)                       ; 5.5 (0.0)                                         ; 0.5 (0.0)                        ; 20.0 (0.0)           ; 100 (1)             ; 90 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter13812_triangular1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                      ; triangular_i_sfc_s_c0_in_for_body_s_c0_enter13812_triangular1    ; N/A          ;
;                         |thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_aunroll_x|                          ; 32.0 (0.0)           ; 38.6 (0.0)                       ; 7.1 (0.0)                                         ; 0.5 (0.0)                        ; 20.0 (0.0)           ; 20 (0)              ; 34 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter13812_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_aunroll_x                                                                                                                                                                                                                                                                                                               ; triangular_i_llvm_fpga_sfc_exit_s_c0_out0000_exit142_triangular0 ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_data_fifo_aunroll_x|             ; 29.0 (0.0)           ; 35.6 (0.0)                       ; 7.1 (0.0)                                         ; 0.5 (0.0)                        ; 20.0 (0.0)           ; 14 (0)              ; 28 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter13812_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_data_fifo_aunroll_x                                                                                                                                                                                                              ; triangular_i_llvm_fpga_sfc_exit_s_c0_out0000riangular1_data_fifo ; N/A          ;
;                               |thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular0|                              ; 29.0 (0.0)           ; 35.6 (0.0)                       ; 7.1 (0.0)                                         ; 0.5 (0.0)                        ; 20.0 (0.0)           ; 14 (0)              ; 28 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter13812_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular0                                                                                                                                 ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                             ; 29.0 (2.3)           ; 35.6 (3.2)                       ; 7.1 (0.8)                                         ; 0.5 (0.0)                        ; 20.0 (0.0)           ; 14 (4)              ; 28 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter13812_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular0|ms.acl_mid_speed_fifo_inst                                                                                                      ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                              ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter13812_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                               ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                                                     ; 5.5 (5.5)            ; 6.3 (5.0)                        ; 1.3 (0.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter13812_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular0|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                      ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                           ; 0.0 (0.0)            ; 1.3 (1.3)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter13812_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                               ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                                 ; 20.0 (0.0)           ; 20.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter13812_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                  ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                   ; 20.0 (20.0)          ; 20.0 (20.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter13812_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                   ; dpram_dc42                                                       ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                                    ; 0.5 (0.0)            ; 2.3 (0.0)                        ; 1.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter13812_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                     ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                        ; 0.5 (0.5)            ; 2.3 (2.3)                        ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter13812_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                           ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                                    ; 0.7 (0.0)            ; 2.2 (0.0)                        ; 1.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter13812_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                     ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                        ; 0.7 (0.7)            ; 2.2 (2.2)                        ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter13812_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                           ; fibonacci_lfsr                                                   ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_full_detector|                   ; 3.0 (0.0)            ; 3.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter13812_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_full_detector                                                                                                                                                                                                                    ; triangular_i_llvm_fpga_sfc_exit_s_c0_out0000gular1_full_detector ; N/A          ;
;                               |thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_full_detector|                ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter13812_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_full_detector                                                                                                                         ; acl_full_detector                                                ; N/A          ;
;                         |thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter13812_triangular0_aunroll_x|                                 ; 38.6 (11.3)          ; 38.6 (11.7)                      ; 0.0 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 79 (40)             ; 56 (6)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter13812_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter13812_triangular0_aunroll_x                                                                                                                                                                                                                                                                                                                      ; triangular_i_sfc_logic_s_c0_in_for_body_0000ter13812_triangular0 ; N/A          ;
;                            |thei_llvm_fpga_pipeline_keep_going85_triangular2|                                                             ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter13812_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter13812_triangular0_aunroll_x|thei_llvm_fpga_pipeline_keep_going85_triangular2                                                                                                                                                                                                                                                                     ; triangular_i_llvm_fpga_pipeline_keep_going85_0                   ; N/A          ;
;                               |thei_llvm_fpga_pipeline_keep_going85_triangular1|                                                          ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter13812_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter13812_triangular0_aunroll_x|thei_llvm_fpga_pipeline_keep_going85_triangular2|thei_llvm_fpga_pipeline_keep_going85_triangular1                                                                                                                                                                                                                    ; acl_pipeline                                                     ; N/A          ;
;                            |thei_llvm_fpga_pop_i32_i_041_pop19_triangular10|                                                              ; 12.9 (0.0)           ; 12.9 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter13812_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter13812_triangular0_aunroll_x|thei_llvm_fpga_pop_i32_i_041_pop19_triangular10                                                                                                                                                                                                                                                                      ; triangular_i_llvm_fpga_pop_i32_i_041_pop19_0                     ; N/A          ;
;                               |thei_llvm_fpga_pop_i32_i_041_pop19_triangular1|                                                            ; 12.9 (12.9)          ; 12.9 (12.9)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter13812_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter13812_triangular0_aunroll_x|thei_llvm_fpga_pop_i32_i_041_pop19_triangular10|thei_llvm_fpga_pop_i32_i_041_pop19_triangular1                                                                                                                                                                                                                       ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i8_fpga_indvars_iv9_pop18_triangular3|                                                     ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter13812_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter13812_triangular0_aunroll_x|thei_llvm_fpga_pop_i8_fpga_indvars_iv9_pop18_triangular3                                                                                                                                                                                                                                                             ; triangular_i_llvm_fpga_pop_i8_fpga_indvars_iv9_pop18_0           ; N/A          ;
;                               |thei_llvm_fpga_pop_i8_fpga_indvars_iv9_pop18_triangular1|                                                  ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter13812_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter13812_triangular0_aunroll_x|thei_llvm_fpga_pop_i8_fpga_indvars_iv9_pop18_triangular3|thei_llvm_fpga_pop_i8_fpga_indvars_iv9_pop18_triangular1                                                                                                                                                                                                    ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_push_i32_i_041_push19_triangular12|                                                            ; 9.5 (0.0)            ; 10.1 (0.0)                       ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 41 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter13812_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter13812_triangular0_aunroll_x|thei_llvm_fpga_push_i32_i_041_push19_triangular12                                                                                                                                                                                                                                                                    ; triangular_i_llvm_fpga_push_i32_i_041_push19_0                   ; N/A          ;
;                               |thei_llvm_fpga_push_i32_i_041_push19_triangular1|                                                          ; 9.5 (0.2)            ; 10.1 (0.2)                       ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (1)               ; 41 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter13812_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter13812_triangular0_aunroll_x|thei_llvm_fpga_push_i32_i_041_push19_triangular12|thei_llvm_fpga_push_i32_i_041_push19_triangular1                                                                                                                                                                                                                   ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                                   ; 9.2 (9.2)            ; 9.9 (9.9)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 41 (41)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter13812_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter13812_triangular0_aunroll_x|thei_llvm_fpga_push_i32_i_041_push19_triangular12|thei_llvm_fpga_push_i32_i_041_push19_triangular1|fifo                                                                                                                                                                                                              ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i8_fpga_indvars_iv9_push18_triangular9|                                                   ; 2.7 (0.0)            ; 2.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter13812_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter13812_triangular0_aunroll_x|thei_llvm_fpga_push_i8_fpga_indvars_iv9_push18_triangular9                                                                                                                                                                                                                                                           ; triangular_i_llvm_fpga_push_i8_fpga_indvars_iv9_push18_0         ; N/A          ;
;                               |thei_llvm_fpga_push_i8_fpga_indvars_iv9_push18_triangular1|                                                ; 2.7 (0.0)            ; 2.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter13812_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter13812_triangular0_aunroll_x|thei_llvm_fpga_push_i8_fpga_indvars_iv9_push18_triangular9|thei_llvm_fpga_push_i8_fpga_indvars_iv9_push18_triangular1                                                                                                                                                                                                ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                                   ; 2.7 (2.7)            ; 2.7 (2.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter13812_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter13812_triangular0_aunroll_x|thei_llvm_fpga_push_i8_fpga_indvars_iv9_push18_triangular9|thei_llvm_fpga_push_i8_fpga_indvars_iv9_push18_triangular1|fifo                                                                                                                                                                                           ; acl_data_fifo                                                    ; N/A          ;
;                      |thetriangular_B3_merge_reg_aunroll_x|                                                                               ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thetriangular_B3_merge_reg_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                           ; triangular_B3_merge_reg                                          ; N/A          ;
;                   |thetriangular_B3_merge|                                                                                                ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thetriangular_B3_merge                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; triangular_B3_merge                                              ; N/A          ;
;                |thebb_triangular_B3_sr_1_aunroll_x|                                                                                       ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3_sr_1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; triangular_bb_B3_sr_1                                            ; N/A          ;
;                |thebb_triangular_B4|                                                                                                      ; 244.9 (0.0)          ; 325.9 (0.0)                      ; 82.1 (0.0)                                        ; 1.1 (0.0)                        ; 80.0 (0.0)           ; 283 (0)             ; 432 (0)                   ; 0 (0)         ; 512               ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; triangular_bb_B4                                                 ; N/A          ;
;                   |thebb_triangular_B4_stall_region|                                                                                      ; 244.0 (45.7)         ; 324.9 (46.2)                     ; 81.9 (0.5)                                        ; 1.1 (0.0)                        ; 80.0 (0.0)           ; 281 (72)            ; 431 (69)                  ; 0 (0)         ; 512               ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; triangular_bb_B4_stall_region                                    ; N/A          ;
;                      |thecoalesced_delay_0_fifo|                                                                                          ; 18.3 (0.0)           ; 28.0 (0.0)                       ; 9.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 48 (0)                    ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thecoalesced_delay_0_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; acl_data_fifo                                                    ; N/A          ;
;                         |fifo|                                                                                                            ; 18.3 (0.0)           ; 28.0 (0.0)                       ; 9.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 48 (0)                    ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thecoalesced_delay_0_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; acl_fifo                                                         ; N/A          ;
;                            |hld_fifo_inst|                                                                                                ; 18.3 (0.0)           ; 28.0 (0.0)                       ; 9.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 48 (0)                    ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                                                                                                                                                                                                   ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                                ; 18.3 (3.5)           ; 28.0 (4.3)                       ; 9.7 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (4)              ; 48 (3)                    ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                                                                                                        ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                 ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                 ; acl_reset_handler                                                ; N/A          ;
;                                  |addr_match_inst|                                                                                        ; 6.0 (6.0)            ; 8.0 (6.5)                        ; 2.0 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 14 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                                                                                                                        ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                              ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                 ; acl_reset_handler                                                ; N/A          ;
;                                  |gen_ram.gen_m20k.altera_syncram|                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram                                                                                                                                                                                                                                                                                                                                                                        ; altera_syncram                                                   ; N/A          ;
;                                     |auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated                                                                                                                                                                                                                                                                                                                                                         ; altera_syncram_nh72                                              ; N/A          ;
;                                        |altsyncram1|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1                                                                                                                                                                                                                                                                                                                                             ; altsyncram_2nb4                                                  ; N/A          ;
;                                  |gen_real_stall_out.stall_out_inst|                                                                      ; 6.8 (6.8)            ; 9.7 (8.2)                        ; 2.8 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 15 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                                                                                                                      ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                              ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                               ; acl_reset_handler                                                ; N/A          ;
;                                  |ram_rd_addr_inst|                                                                                       ; 1.5 (0.0)            ; 2.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                                                                                                                       ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                           ; 1.5 (1.5)            ; 2.5 (2.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                                                                                                             ; fibonacci_lfsr                                                   ; N/A          ;
;                                  |ram_wr_addr_inst|                                                                                       ; 0.5 (0.0)            ; 2.0 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                                                                                                                       ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                           ; 0.5 (0.5)            ; 2.0 (2.0)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                                                                                                             ; fibonacci_lfsr                                                   ; N/A          ;
;                      |thei_llvm_fpga_ffwd_dest_p1024i32_x4427_triangular0|                                                                ; 6.5 (0.0)            ; 24.5 (0.0)                       ; 18.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 63 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_ffwd_dest_p1024i32_x4427_triangular0                                                                                                                                                                                                                                                                                                                                                                                                                            ; triangular_i_llvm_fpga_ffwd_dest_p1024i32_x4427_0                ; N/A          ;
;                         |thei_llvm_fpga_ffwd_dest_p1024i32_x4427_triangular1|                                                             ; 6.5 (6.5)            ; 24.5 (24.5)                      ; 18.0 (18.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 63 (63)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_ffwd_dest_p1024i32_x4427_triangular0|thei_llvm_fpga_ffwd_dest_p1024i32_x4427_triangular1                                                                                                                                                                                                                                                                                                                                                                        ; acl_ffwddst                                                      ; N/A          ;
;                      |thei_llvm_fpga_mem_memdep_triangular4|                                                                              ; 6.5 (0.0)            ; 9.0 (0.0)                        ; 2.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_memdep_triangular4                                                                                                                                                                                                                                                                                                                                                                                                                                          ; triangular_i_llvm_fpga_mem_memdep_0                              ; N/A          ;
;                         |thei_llvm_fpga_mem_memdep_triangular1|                                                                           ; 6.5 (0.0)            ; 9.0 (0.0)                        ; 2.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_memdep_triangular4|thei_llvm_fpga_mem_memdep_triangular1                                                                                                                                                                                                                                                                                                                                                                                                    ; lsu_top                                                          ; N/A          ;
;                            |pipelined_write|                                                                                              ; 6.5 (4.7)            ; 9.0 (5.0)                        ; 2.5 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (8)              ; 13 (6)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_memdep_triangular4|thei_llvm_fpga_mem_memdep_triangular1|pipelined_write                                                                                                                                                                                                                                                                                                                                                                                    ; lsu_pipelined_write                                              ; N/A          ;
;                               |nop_fifo|                                                                                                  ; 1.8 (0.0)            ; 4.0 (0.0)                        ; 2.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_memdep_triangular4|thei_llvm_fpga_mem_memdep_triangular1|pipelined_write|nop_fifo                                                                                                                                                                                                                                                                                                                                                                           ; hld_fifo                                                         ; N/A          ;
;                                  |llreg.acl_low_latency_fifo_inst|                                                                        ; 1.8 (1.8)            ; 4.0 (2.5)                        ; 2.2 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 7 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_memdep_triangular4|thei_llvm_fpga_mem_memdep_triangular1|pipelined_write|nop_fifo|llreg.acl_low_latency_fifo_inst                                                                                                                                                                                                                                                                                                                                           ; acl_low_latency_fifo                                             ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                              ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_memdep_triangular4|thei_llvm_fpga_mem_memdep_triangular1|pipelined_write|nop_fifo|llreg.acl_low_latency_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                    ; acl_reset_handler                                                ; N/A          ;
;                      |thei_llvm_fpga_mem_unnamed_triangular8_triangular2|                                                                 ; 150.9 (0.0)          ; 190.7 (0.0)                      ; 40.9 (0.0)                                        ; 1.1 (0.0)                        ; 80.0 (0.0)           ; 134 (0)             ; 190 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2                                                                                                                                                                                                                                                                                                                                                                                                                             ; triangular_i_llvm_fpga_mem_unnamed_8_triangular0                 ; N/A          ;
;                         |thei_llvm_fpga_mem_unnamed_triangular8_triangular1|                                                              ; 147.4 (0.0)          ; 181.2 (0.0)                      ; 34.9 (0.0)                                        ; 1.1 (0.0)                        ; 80.0 (0.0)           ; 133 (0)             ; 157 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1                                                                                                                                                                                                                                                                                                                                                                          ; lsu_top                                                          ; N/A          ;
;                            |pipelined_read|                                                                                               ; 147.4 (14.3)         ; 181.2 (14.2)                     ; 34.9 (0.0)                                        ; 1.1 (0.1)                        ; 80.0 (0.0)           ; 133 (43)            ; 157 (6)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read                                                                                                                                                                                                                                                                                                                                                           ; lsu_pipelined_read                                               ; N/A          ;
;                               |data_fifo|                                                                                                 ; 33.0 (0.0)           ; 43.0 (0.0)                       ; 10.0 (0.0)                                        ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 23 (0)              ; 41 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|data_fifo                                                                                                                                                                                                                                                                                                                                                 ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                             ; 33.0 (1.8)           ; 43.0 (2.8)                       ; 10.0 (1.0)                                        ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 23 (4)              ; 41 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                      ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                              ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                               ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                                                     ; 5.0 (5.0)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                                      ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                           ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                               ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                                 ; 20.0 (0.0)           ; 20.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                                                                  ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                   ; 20.0 (20.0)          ; 20.0 (20.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                                                                   ; dpram_na42                                                       ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                                   ; 5.0 (5.0)            ; 8.0 (6.5)                        ; 3.0 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                                    ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                           ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                             ; acl_reset_handler                                                ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                                    ; 0.7 (0.0)            ; 1.7 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                                     ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                        ; 0.7 (0.7)            ; 1.7 (1.7)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                           ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                                    ; 0.5 (0.0)            ; 2.5 (0.0)                        ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                                     ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                        ; 0.5 (0.5)            ; 2.5 (2.5)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                           ; fibonacci_lfsr                                                   ; N/A          ;
;                               |input_fifo|                                                                                                ; 53.5 (0.0)           ; 63.8 (0.0)                       ; 10.8 (0.0)                                        ; 0.5 (0.0)                        ; 40.0 (0.0)           ; 22 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo                                                                                                                                                                                                                                                                                                                                                ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                             ; 53.5 (1.2)           ; 63.8 (2.5)                       ; 10.8 (1.3)                                        ; 0.5 (0.0)                        ; 40.0 (0.0)           ; 22 (3)              ; 39 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                     ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                              ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                              ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                                                     ; 4.9 (4.8)            ; 6.7 (5.2)                        ; 1.8 (0.3)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                                     ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                           ; 0.1 (0.1)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                              ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                                 ; 40.0 (0.0)           ; 40.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                                                                 ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                   ; 40.0 (40.0)          ; 40.0 (40.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (40.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                                                                  ; dpram_sa42                                                       ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                                   ; 6.0 (6.0)            ; 8.7 (7.2)                        ; 2.7 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                                   ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                           ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                            ; acl_reset_handler                                                ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                                    ; 0.7 (0.0)            ; 2.5 (0.0)                        ; 2.0 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                                    ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                        ; 0.7 (0.7)            ; 2.5 (2.5)                        ; 2.0 (2.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                          ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                                    ; 0.7 (0.0)            ; 2.0 (0.0)                        ; 1.5 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                                    ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                        ; 0.7 (0.7)            ; 2.0 (2.0)                        ; 1.5 (1.5)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                          ; fibonacci_lfsr                                                   ; N/A          ;
;                               |nop_fifo|                                                                                                  ; 25.7 (0.0)           ; 32.5 (0.0)                       ; 6.8 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 27 (0)              ; 40 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|nop_fifo                                                                                                                                                                                                                                                                                                                                                  ; hld_fifo                                                         ; N/A          ;
;                                  |llram.acl_latency_one_ram_fifo_inst|                                                                    ; 25.7 (5.2)           ; 32.5 (5.2)                       ; 6.8 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 27 (8)              ; 40 (4)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst                                                                                                                                                                                                                                                                                                              ; acl_latency_one_ram_fifo                                         ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                              ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                       ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_mlab.gen_mlab_reg.altdpram_component|                                                            ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component                                                                                                                                                                                                                                                                     ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                   ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated                                                                                                                                                                                                                                                      ; dpram_pj32                                                       ; N/A          ;
;                                     |gen_occ_gte_three_E.occ_gte_three_inst|                                                              ; 5.0 (5.0)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst                                                                                                                                                                                                                                                                       ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                           ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                                   ; 4.5 (4.5)            ; 6.3 (5.0)                        ; 1.8 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                            ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                           ; 0.0 (0.0)            ; 1.3 (1.3)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                     ; acl_reset_handler                                                ; N/A          ;
;                                     |m20k_rdaddr_inst|                                                                                    ; 0.5 (0.0)            ; 1.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst                                                                                                                                                                                                                                                                                             ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                        ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst                                                                                                                                                                                                                                                                                   ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |m20k_wraddr_inst|                                                                                    ; 0.5 (0.0)            ; 1.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst                                                                                                                                                                                                                                                                                             ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                        ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst                                                                                                                                                                                                                                                                                   ; fibonacci_lfsr                                                   ; N/A          ;
;                               |req_fifo|                                                                                                  ; 20.8 (0.0)           ; 27.7 (0.0)                       ; 7.4 (0.0)                                         ; 0.5 (0.0)                        ; 10.0 (0.0)           ; 18 (0)              ; 31 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|req_fifo                                                                                                                                                                                                                                                                                                                                                  ; hld_fifo                                                         ; N/A          ;
;                                  |llram.acl_latency_one_ram_fifo_inst|                                                                    ; 20.8 (4.1)           ; 27.7 (5.7)                       ; 7.4 (1.6)                                         ; 0.5 (0.0)                        ; 10.0 (0.0)           ; 18 (8)              ; 31 (6)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst                                                                                                                                                                                                                                                                                                              ; acl_latency_one_ram_fifo                                         ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                              ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                       ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_mlab.gen_mlab_reg.altdpram_component|                                                            ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component                                                                                                                                                                                                                                                                     ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                   ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated                                                                                                                                                                                                                                                      ; dpram_pj32                                                       ; N/A          ;
;                                     |gen_occ_gte_three_E.occ_gte_three_inst|                                                              ; 5.6 (5.6)            ; 7.5 (6.0)                        ; 2.3 (0.8)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst                                                                                                                                                                                                                                                                       ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                           ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                ; acl_reset_handler                                                ; N/A          ;
;                                     |m20k_rdaddr_inst|                                                                                    ; 0.5 (0.0)            ; 1.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst                                                                                                                                                                                                                                                                                             ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                        ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst                                                                                                                                                                                                                                                                                   ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |m20k_wraddr_inst|                                                                                    ; 0.5 (0.0)            ; 1.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst                                                                                                                                                                                                                                                                                             ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                        ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst                                                                                                                                                                                                                                                                                   ; fibonacci_lfsr                                                   ; N/A          ;
;                         |thereaddata_reg_unnamed_triangular8_triangular0|                                                                 ; 3.5 (3.5)            ; 9.5 (9.5)                        ; 6.0 (6.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thereaddata_reg_unnamed_triangular8_triangular0                                                                                                                                                                                                                                                                                                                                                                             ; triangular_readdata_reg_unnamed_8_triangular0                    ; N/A          ;
;                      |theredist0_i_arrayidx162_triangular0_narrow_x_b_32_fifo|                                                            ; 16.2 (0.0)           ; 26.5 (0.0)                       ; 10.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 48 (0)                    ; 0 (0)         ; 448               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|theredist0_i_arrayidx162_triangular0_narrow_x_b_32_fifo                                                                                                                                                                                                                                                                                                                                                                                                                        ; acl_data_fifo                                                    ; N/A          ;
;                         |fifo|                                                                                                            ; 16.2 (0.0)           ; 26.5 (0.0)                       ; 10.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 48 (0)                    ; 0 (0)         ; 448               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|theredist0_i_arrayidx162_triangular0_narrow_x_b_32_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                                                                   ; acl_fifo                                                         ; N/A          ;
;                            |hld_fifo_inst|                                                                                                ; 16.2 (0.0)           ; 26.5 (0.0)                       ; 10.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 48 (0)                    ; 0 (0)         ; 448               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|theredist0_i_arrayidx162_triangular0_narrow_x_b_32_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                                                                                                                                                                     ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                                ; 16.2 (2.2)           ; 26.5 (4.0)                       ; 10.3 (1.8)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (4)              ; 48 (3)                    ; 0 (0)         ; 448               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|theredist0_i_arrayidx162_triangular0_narrow_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                                                                          ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                 ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|theredist0_i_arrayidx162_triangular0_narrow_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                   ; acl_reset_handler                                                ; N/A          ;
;                                  |addr_match_inst|                                                                                        ; 6.0 (6.0)            ; 8.0 (6.5)                        ; 2.0 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 15 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|theredist0_i_arrayidx162_triangular0_narrow_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                                                                                          ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                              ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|theredist0_i_arrayidx162_triangular0_narrow_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                   ; acl_reset_handler                                                ; N/A          ;
;                                  |gen_ram.gen_m20k.altera_syncram|                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 448               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|theredist0_i_arrayidx162_triangular0_narrow_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram                                                                                                                                                                                                                                                                                                                                          ; altera_syncram                                                   ; N/A          ;
;                                     |auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 448               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|theredist0_i_arrayidx162_triangular0_narrow_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated                                                                                                                                                                                                                                                                                                                           ; altera_syncram_pe72                                              ; N/A          ;
;                                        |altsyncram1|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 448               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|theredist0_i_arrayidx162_triangular0_narrow_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1                                                                                                                                                                                                                                                                                                               ; altsyncram_4kb4                                                  ; N/A          ;
;                                  |gen_real_stall_out.stall_out_inst|                                                                      ; 6.0 (6.2)            ; 8.5 (7.0)                        ; 2.5 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 15 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|theredist0_i_arrayidx162_triangular0_narrow_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                                                                                        ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                              ; -0.2 (-0.2)          ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|theredist0_i_arrayidx162_triangular0_narrow_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                 ; acl_reset_handler                                                ; N/A          ;
;                                  |ram_rd_addr_inst|                                                                                       ; 1.5 (0.0)            ; 2.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|theredist0_i_arrayidx162_triangular0_narrow_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                                                                                         ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                           ; 1.5 (1.5)            ; 2.5 (2.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|theredist0_i_arrayidx162_triangular0_narrow_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                                                                               ; fibonacci_lfsr                                                   ; N/A          ;
;                                  |ram_wr_addr_inst|                                                                                       ; 0.5 (0.0)            ; 2.0 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|theredist0_i_arrayidx162_triangular0_narrow_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                                                                                         ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                           ; 0.5 (0.5)            ; 2.0 (2.0)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|theredist0_i_arrayidx162_triangular0_narrow_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                                                                               ; fibonacci_lfsr                                                   ; N/A          ;
;                   |thetriangular_B4_branch|                                                                                               ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thetriangular_B4_branch                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; triangular_B4_branch                                             ; N/A          ;
;                |thebb_triangular_B4_sr_0_aunroll_x|                                                                                       ; 26.0 (26.0)          ; 35.2 (35.2)                      ; 9.2 (9.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 66 (66)             ; 64 (64)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4_sr_0_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; triangular_bb_B4_sr_0                                            ; N/A          ;
;                |thebb_triangular_B5|                                                                                                      ; 410.0 (0.0)          ; 527.0 (0.0)                      ; 119.8 (0.0)                                       ; 2.8 (0.0)                        ; 80.0 (0.0)           ; 614 (0)             ; 763 (0)                   ; 0 (0)         ; 5056              ; 3     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; triangular_bb_B5                                                 ; N/A          ;
;                   |thebb_triangular_B5_stall_region|                                                                                      ; 397.7 (4.5)          ; 497.0 (5.7)                      ; 101.5 (1.2)                                       ; 2.2 (0.0)                        ; 80.0 (0.0)           ; 577 (8)             ; 699 (3)                   ; 0 (0)         ; 5056              ; 3     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; triangular_bb_B5_stall_region                                    ; N/A          ;
;                      |thecoalesced_delay_0_fifo|                                                                                          ; 16.5 (0.0)           ; 26.0 (0.0)                       ; 9.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 48 (0)                    ; 0 (0)         ; 960               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thecoalesced_delay_0_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; acl_data_fifo                                                    ; N/A          ;
;                         |fifo|                                                                                                            ; 16.5 (0.0)           ; 26.0 (0.0)                       ; 9.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 48 (0)                    ; 0 (0)         ; 960               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thecoalesced_delay_0_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; acl_fifo                                                         ; N/A          ;
;                            |hld_fifo_inst|                                                                                                ; 16.5 (0.0)           ; 26.0 (0.0)                       ; 9.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 48 (0)                    ; 0 (0)         ; 960               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                                                                                                                                                                                                   ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                                ; 16.5 (2.3)           ; 26.0 (4.3)                       ; 9.5 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (5)              ; 48 (3)                    ; 0 (0)         ; 960               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                                                                                                        ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                 ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                 ; acl_reset_handler                                                ; N/A          ;
;                                  |addr_match_inst|                                                                                        ; 6.2 (6.2)            ; 8.0 (6.5)                        ; 1.8 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 14 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                                                                                                                        ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                              ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                 ; acl_reset_handler                                                ; N/A          ;
;                                  |gen_ram.gen_m20k.altera_syncram|                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 960               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram                                                                                                                                                                                                                                                                                                                                                                        ; altera_syncram                                                   ; N/A          ;
;                                     |auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 960               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated                                                                                                                                                                                                                                                                                                                                                         ; altera_syncram_1i72                                              ; N/A          ;
;                                        |altsyncram1|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 960               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1                                                                                                                                                                                                                                                                                                                                             ; altsyncram_cnb4                                                  ; N/A          ;
;                                  |gen_real_stall_out.stall_out_inst|                                                                      ; 6.0 (6.0)            ; 8.2 (6.7)                        ; 2.2 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 15 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                                                                                                                      ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                              ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                               ; acl_reset_handler                                                ; N/A          ;
;                                  |ram_rd_addr_inst|                                                                                       ; 1.5 (0.0)            ; 2.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                                                                                                                       ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                           ; 1.5 (1.5)            ; 2.5 (2.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                                                                                                             ; fibonacci_lfsr                                                   ; N/A          ;
;                                  |ram_wr_addr_inst|                                                                                       ; 0.5 (0.0)            ; 1.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                                                                                                                       ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                           ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                                                                                                             ; fibonacci_lfsr                                                   ; N/A          ;
;                      |thecoalesced_delay_1_fifo|                                                                                          ; 17.4 (0.0)           ; 27.5 (0.0)                       ; 10.5 (0.0)                                        ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 48 (0)                    ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thecoalesced_delay_1_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; acl_data_fifo                                                    ; N/A          ;
;                         |fifo|                                                                                                            ; 17.4 (0.0)           ; 27.5 (0.0)                       ; 10.5 (0.0)                                        ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 48 (0)                    ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thecoalesced_delay_1_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; acl_fifo                                                         ; N/A          ;
;                            |hld_fifo_inst|                                                                                                ; 17.4 (0.0)           ; 27.5 (0.0)                       ; 10.5 (0.0)                                        ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 48 (0)                    ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                                                                                                                                                                                                   ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                                ; 17.4 (3.6)           ; 27.5 (4.0)                       ; 10.5 (0.8)                                        ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 31 (4)              ; 48 (3)                    ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                                                                                                        ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                 ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                 ; acl_reset_handler                                                ; N/A          ;
;                                  |addr_match_inst|                                                                                        ; 5.8 (5.8)            ; 7.3 (5.8)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 14 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                                                                                                                        ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                              ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                 ; acl_reset_handler                                                ; N/A          ;
;                                  |gen_ram.gen_m20k.altera_syncram|                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram                                                                                                                                                                                                                                                                                                                                                                        ; altera_syncram                                                   ; N/A          ;
;                                     |auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated                                                                                                                                                                                                                                                                                                                                                         ; altera_syncram_di72                                              ; N/A          ;
;                                        |altsyncram1|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1                                                                                                                                                                                                                                                                                                                                             ; altsyncram_onb4                                                  ; N/A          ;
;                                  |gen_real_stall_out.stall_out_inst|                                                                      ; 6.0 (6.0)            ; 8.7 (7.2)                        ; 2.7 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 16 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                                                                                                                      ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                              ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                               ; acl_reset_handler                                                ; N/A          ;
;                                  |ram_rd_addr_inst|                                                                                       ; 1.5 (0.0)            ; 3.0 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                                                                                                                       ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                           ; 1.5 (1.5)            ; 3.0 (3.0)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                                                                                                             ; fibonacci_lfsr                                                   ; N/A          ;
;                                  |ram_wr_addr_inst|                                                                                       ; 0.5 (0.0)            ; 3.0 (0.0)                        ; 2.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                                                                                                                       ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                           ; 0.5 (0.5)            ; 3.0 (3.0)                        ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                                                                                                             ; fibonacci_lfsr                                                   ; N/A          ;
;                      |thei_llvm_fpga_mem_memdep_4_triangular4|                                                                            ; 10.0 (0.0)           ; 11.8 (0.0)                       ; 1.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 18 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_memdep_4_triangular4                                                                                                                                                                                                                                                                                                                                                                                                                                        ; triangular_i_llvm_fpga_mem_memdep_4_0                            ; N/A          ;
;                         |thei_llvm_fpga_mem_memdep_4_triangular1|                                                                         ; 10.0 (0.0)           ; 11.8 (0.0)                       ; 1.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 18 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_memdep_4_triangular4|thei_llvm_fpga_mem_memdep_4_triangular1                                                                                                                                                                                                                                                                                                                                                                                                ; lsu_top                                                          ; N/A          ;
;                            |pipelined_write|                                                                                              ; 10.0 (6.1)           ; 11.8 (6.1)                       ; 1.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (12)             ; 18 (6)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_memdep_4_triangular4|thei_llvm_fpga_mem_memdep_4_triangular1|pipelined_write                                                                                                                                                                                                                                                                                                                                                                                ; lsu_pipelined_write                                              ; N/A          ;
;                               |nop_fifo|                                                                                                  ; 3.4 (0.0)            ; 5.8 (0.0)                        ; 2.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_memdep_4_triangular4|thei_llvm_fpga_mem_memdep_4_triangular1|pipelined_write|nop_fifo                                                                                                                                                                                                                                                                                                                                                                       ; hld_fifo                                                         ; N/A          ;
;                                  |llreg.acl_low_latency_fifo_inst|                                                                        ; 3.4 (3.4)            ; 5.8 (4.2)                        ; 2.3 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_memdep_4_triangular4|thei_llvm_fpga_mem_memdep_4_triangular1|pipelined_write|nop_fifo|llreg.acl_low_latency_fifo_inst                                                                                                                                                                                                                                                                                                                                       ; acl_low_latency_fifo                                             ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                              ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_memdep_4_triangular4|thei_llvm_fpga_mem_memdep_4_triangular1|pipelined_write|nop_fifo|llreg.acl_low_latency_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                ; acl_reset_handler                                                ; N/A          ;
;                      |thei_llvm_fpga_mem_unnamed_triangular9_triangular3|                                                                 ; 158.5 (0.0)          ; 194.6 (0.0)                      ; 36.2 (0.0)                                        ; 0.1 (0.0)                        ; 80.0 (0.0)           ; 137 (0)             ; 193 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3                                                                                                                                                                                                                                                                                                                                                                                                                             ; triangular_i_llvm_fpga_mem_unnamed_9_triangular0                 ; N/A          ;
;                         |thei_llvm_fpga_mem_unnamed_triangular9_triangular1|                                                              ; 149.0 (0.0)          ; 181.0 (0.0)                      ; 32.2 (0.0)                                        ; 0.1 (0.0)                        ; 80.0 (0.0)           ; 136 (0)             ; 159 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1                                                                                                                                                                                                                                                                                                                                                                          ; lsu_top                                                          ; N/A          ;
;                            |pipelined_read|                                                                                               ; 149.0 (14.5)         ; 181.0 (14.7)                     ; 32.2 (0.3)                                        ; 0.1 (0.1)                        ; 80.0 (0.0)           ; 136 (44)            ; 159 (6)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read                                                                                                                                                                                                                                                                                                                                                           ; lsu_pipelined_read                                               ; N/A          ;
;                               |data_fifo|                                                                                                 ; 35.0 (0.0)           ; 43.5 (0.0)                       ; 8.5 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 23 (0)              ; 40 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|data_fifo                                                                                                                                                                                                                                                                                                                                                 ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                             ; 35.0 (2.2)           ; 43.5 (3.0)                       ; 8.5 (0.8)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 23 (4)              ; 40 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                      ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                              ; 0.0 (0.0)            ; 1.0 (1.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                               ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                                                     ; 5.0 (5.0)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                                      ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                           ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                               ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                                 ; 20.0 (0.0)           ; 20.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                                                                  ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                   ; 20.0 (20.0)          ; 20.0 (20.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                                                                   ; dpram_na42                                                       ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                                   ; 4.8 (5.0)            ; 8.2 (6.7)                        ; 3.3 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                                    ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                           ; -0.2 (-0.2)          ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                             ; acl_reset_handler                                                ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                                    ; 1.5 (0.0)            ; 2.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                                     ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                        ; 1.5 (1.5)            ; 2.5 (2.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                           ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                                    ; 1.5 (0.0)            ; 2.3 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                                     ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                        ; 1.5 (1.5)            ; 2.3 (2.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                           ; fibonacci_lfsr                                                   ; N/A          ;
;                               |input_fifo|                                                                                                ; 54.0 (0.0)           ; 64.0 (0.0)                       ; 10.0 (0.0)                                        ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 24 (0)              ; 40 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo                                                                                                                                                                                                                                                                                                                                                ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                             ; 54.0 (2.5)           ; 64.0 (4.0)                       ; 10.0 (1.5)                                        ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 24 (5)              ; 40 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                     ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                              ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                              ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                                                     ; 5.0 (5.0)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                                     ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                           ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                              ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                                 ; 40.0 (0.0)           ; 40.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                                                                 ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                   ; 40.0 (40.0)          ; 40.0 (40.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (40.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                                                                  ; dpram_sa42                                                       ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                                   ; 5.5 (5.5)            ; 7.5 (6.0)                        ; 2.0 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                                   ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                           ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                            ; acl_reset_handler                                                ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                                    ; 0.5 (0.0)            ; 2.0 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                                    ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                        ; 0.5 (0.5)            ; 2.0 (2.0)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                          ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                                    ; 0.5 (0.0)            ; 2.5 (0.0)                        ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                                    ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                        ; 0.5 (0.5)            ; 2.5 (2.5)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                          ; fibonacci_lfsr                                                   ; N/A          ;
;                               |nop_fifo|                                                                                                  ; 25.2 (0.0)           ; 33.0 (0.0)                       ; 7.8 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 27 (0)              ; 42 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|nop_fifo                                                                                                                                                                                                                                                                                                                                                  ; hld_fifo                                                         ; N/A          ;
;                                  |llram.acl_latency_one_ram_fifo_inst|                                                                    ; 25.2 (4.2)           ; 33.0 (5.0)                       ; 7.8 (0.8)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 27 (8)              ; 42 (5)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst                                                                                                                                                                                                                                                                                                              ; acl_latency_one_ram_fifo                                         ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                              ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                       ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_mlab.gen_mlab_reg.altdpram_component|                                                            ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component                                                                                                                                                                                                                                                                     ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                   ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated                                                                                                                                                                                                                                                      ; dpram_pj32                                                       ; N/A          ;
;                                     |gen_occ_gte_three_E.occ_gte_three_inst|                                                              ; 5.0 (5.0)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst                                                                                                                                                                                                                                                                       ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                           ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                                   ; 5.0 (5.0)            ; 7.0 (5.5)                        ; 2.0 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 13 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                            ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                           ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                     ; acl_reset_handler                                                ; N/A          ;
;                                     |m20k_rdaddr_inst|                                                                                    ; 0.5 (0.0)            ; 1.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst                                                                                                                                                                                                                                                                                             ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                        ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst                                                                                                                                                                                                                                                                                   ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |m20k_wraddr_inst|                                                                                    ; 0.5 (0.0)            ; 1.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst                                                                                                                                                                                                                                                                                             ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                        ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst                                                                                                                                                                                                                                                                                   ; fibonacci_lfsr                                                   ; N/A          ;
;                               |req_fifo|                                                                                                  ; 20.3 (0.0)           ; 25.8 (0.0)                       ; 5.5 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 18 (0)              ; 31 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|req_fifo                                                                                                                                                                                                                                                                                                                                                  ; hld_fifo                                                         ; N/A          ;
;                                  |llram.acl_latency_one_ram_fifo_inst|                                                                    ; 20.3 (4.2)           ; 25.8 (4.3)                       ; 5.5 (0.2)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 18 (8)              ; 31 (7)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst                                                                                                                                                                                                                                                                                                              ; acl_latency_one_ram_fifo                                         ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                              ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                       ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_mlab.gen_mlab_reg.altdpram_component|                                                            ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component                                                                                                                                                                                                                                                                     ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                   ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated                                                                                                                                                                                                                                                      ; dpram_pj32                                                       ; N/A          ;
;                                     |gen_occ_gte_three_E.occ_gte_three_inst|                                                              ; 5.2 (5.2)            ; 7.0 (5.5)                        ; 1.8 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst                                                                                                                                                                                                                                                                       ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                           ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                ; acl_reset_handler                                                ; N/A          ;
;                                     |m20k_rdaddr_inst|                                                                                    ; 0.5 (0.0)            ; 1.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst                                                                                                                                                                                                                                                                                             ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                        ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst                                                                                                                                                                                                                                                                                   ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |m20k_wraddr_inst|                                                                                    ; 0.5 (0.0)            ; 1.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst                                                                                                                                                                                                                                                                                             ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                        ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst                                                                                                                                                                                                                                                                                   ; fibonacci_lfsr                                                   ; N/A          ;
;                         |thereaddata_reg_unnamed_triangular9_triangular1|                                                                 ; 9.6 (9.6)            ; 13.6 (13.6)                      ; 4.0 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thereaddata_reg_unnamed_triangular9_triangular1                                                                                                                                                                                                                                                                                                                                                                             ; triangular_readdata_reg_unnamed_9_triangular1                    ; N/A          ;
;                      |thei_sfc_s_c0_in_for_body6_triangulars_c0_enter14715_triangular1_aunroll_x|                                         ; 181.6 (0.3)          ; 222.3 (0.3)                      ; 42.3 (0.0)                                        ; 1.6 (0.0)                        ; 0.0 (0.0)            ; 350 (1)             ; 354 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_sfc_s_c0_in_for_body6_triangulars_c0_enter14715_triangular1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                     ; triangular_i_sfc_s_c0_in_for_body6_s_c0_enter14715_triangular1   ; N/A          ;
;                         |thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_triangulars_c0_exit155_triangular1_aunroll_x|                         ; 0.3 (0.0)            ; 0.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_sfc_s_c0_in_for_body6_triangulars_c0_enter14715_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_triangulars_c0_exit155_triangular1_aunroll_x                                                                                                                                                                                                                                                                                                             ; triangular_i_llvm_fpga_sfc_exit_s_c0_out0000_exit155_triangular0 ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_triangulars_c0_exit155_triangular1|                                ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_sfc_s_c0_in_for_body6_triangulars_c0_enter14715_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_triangulars_c0_exit155_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body6_triangulars_c0_exit155_triangular1                                                                                                                                                                                                                               ; acl_enable_sink                                                  ; N/A          ;
;                         |thei_sfc_logic_s_c0_in_for_body6_triangulars_c0_enter14715_triangular0_aunroll_x|                                ; 181.0 (120.2)        ; 221.5 (150.0)                    ; 42.2 (30.5)                                       ; 1.6 (0.7)                        ; 0.0 (0.0)            ; 348 (260)           ; 354 (203)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_sfc_s_c0_in_for_body6_triangulars_c0_enter14715_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_triangulars_c0_enter14715_triangular0_aunroll_x                                                                                                                                                                                                                                                                                                                    ; triangular_i_sfc_logic_s_c0_in_for_body60000ter14715_triangular0 ; N/A          ;
;                            |i_masked80_triangular32_delay|                                                                                ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_sfc_s_c0_in_for_body6_triangulars_c0_enter14715_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_triangulars_c0_enter14715_triangular0_aunroll_x|i_masked80_triangular32_delay                                                                                                                                                                                                                                                                                      ; dspba_delay_ver                                                  ; N/A          ;
;                            |thei_llvm_fpga_ffwd_dest_p1024a100i32_a4529_triangular17|                                                     ; 21.1 (0.0)           ; 31.5 (0.0)                       ; 11.0 (0.0)                                        ; 0.6 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 64 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_sfc_s_c0_in_for_body6_triangulars_c0_enter14715_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_triangulars_c0_enter14715_triangular0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a100i32_a4529_triangular17                                                                                                                                                                                                                                                           ; triangular_i_llvm_fpga_ffwd_dest_p1024a100i32_a4529_0            ; N/A          ;
;                               |thei_llvm_fpga_ffwd_dest_p1024a100i32_a4529_triangular1|                                                   ; 21.1 (21.1)          ; 31.5 (31.5)                      ; 11.0 (11.0)                                       ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 32 (32)             ; 64 (64)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_sfc_s_c0_in_for_body6_triangulars_c0_enter14715_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_triangulars_c0_enter14715_triangular0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a100i32_a4529_triangular17|thei_llvm_fpga_ffwd_dest_p1024a100i32_a4529_triangular1                                                                                                                                                                                                   ; acl_ffwddst                                                      ; N/A          ;
;                            |thei_llvm_fpga_pipeline_keep_going71_triangular6|                                                             ; 2.0 (0.0)            ; 2.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_sfc_s_c0_in_for_body6_triangulars_c0_enter14715_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_triangulars_c0_enter14715_triangular0_aunroll_x|thei_llvm_fpga_pipeline_keep_going71_triangular6                                                                                                                                                                                                                                                                   ; triangular_i_llvm_fpga_pipeline_keep_going71_0                   ; N/A          ;
;                               |thei_llvm_fpga_pipeline_keep_going71_triangular1|                                                          ; 2.0 (0.0)            ; 2.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_sfc_s_c0_in_for_body6_triangulars_c0_enter14715_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_triangulars_c0_enter14715_triangular0_aunroll_x|thei_llvm_fpga_pipeline_keep_going71_triangular6|thei_llvm_fpga_pipeline_keep_going71_triangular1                                                                                                                                                                                                                  ; acl_pipeline                                                     ; N/A          ;
;                                  |pop2|                                                                                                   ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_sfc_s_c0_in_for_body6_triangulars_c0_enter14715_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_triangulars_c0_enter14715_triangular0_aunroll_x|thei_llvm_fpga_pipeline_keep_going71_triangular6|thei_llvm_fpga_pipeline_keep_going71_triangular1|pop2                                                                                                                                                                                                             ; acl_pop                                                          ; N/A          ;
;                                  |push|                                                                                                   ; 1.3 (0.0)            ; 1.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_sfc_s_c0_in_for_body6_triangulars_c0_enter14715_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_triangulars_c0_enter14715_triangular0_aunroll_x|thei_llvm_fpga_pipeline_keep_going71_triangular6|thei_llvm_fpga_pipeline_keep_going71_triangular1|push                                                                                                                                                                                                             ; acl_push                                                         ; N/A          ;
;                                     |staging_reg|                                                                                         ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_sfc_s_c0_in_for_body6_triangulars_c0_enter14715_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_triangulars_c0_enter14715_triangular0_aunroll_x|thei_llvm_fpga_pipeline_keep_going71_triangular6|thei_llvm_fpga_pipeline_keep_going71_triangular1|push|staging_reg                                                                                                                                                                                                 ; acl_staging_reg                                                  ; N/A          ;
;                            |thei_llvm_fpga_pop_i1_notcmp83100_pop34_triangular35|                                                         ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_sfc_s_c0_in_for_body6_triangulars_c0_enter14715_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_triangulars_c0_enter14715_triangular0_aunroll_x|thei_llvm_fpga_pop_i1_notcmp83100_pop34_triangular35                                                                                                                                                                                                                                                               ; triangular_i_llvm_fpga_pop_i1_notcmp83100_pop34_0                ; N/A          ;
;                               |thei_llvm_fpga_pop_i1_notcmp83100_pop34_triangular1|                                                       ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_sfc_s_c0_in_for_body6_triangulars_c0_enter14715_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_triangulars_c0_enter14715_triangular0_aunroll_x|thei_llvm_fpga_pop_i1_notcmp83100_pop34_triangular35|thei_llvm_fpga_pop_i1_notcmp83100_pop34_triangular1                                                                                                                                                                                                           ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i2_cleanups74_pop32_triangular2|                                                           ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_sfc_s_c0_in_for_body6_triangulars_c0_enter14715_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_triangulars_c0_enter14715_triangular0_aunroll_x|thei_llvm_fpga_pop_i2_cleanups74_pop32_triangular2                                                                                                                                                                                                                                                                 ; triangular_i_llvm_fpga_pop_i2_cleanups74_pop32_0                 ; N/A          ;
;                               |thei_llvm_fpga_pop_i2_cleanups74_pop32_triangular1|                                                        ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_sfc_s_c0_in_for_body6_triangulars_c0_enter14715_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_triangulars_c0_enter14715_triangular0_aunroll_x|thei_llvm_fpga_pop_i2_cleanups74_pop32_triangular2|thei_llvm_fpga_pop_i2_cleanups74_pop32_triangular1                                                                                                                                                                                                              ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i32_i_041_pop19101_pop35_triangular12|                                                     ; 8.2 (0.0)            ; 8.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_sfc_s_c0_in_for_body6_triangulars_c0_enter14715_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_triangulars_c0_enter14715_triangular0_aunroll_x|thei_llvm_fpga_pop_i32_i_041_pop19101_pop35_triangular12                                                                                                                                                                                                                                                           ; triangular_i_llvm_fpga_pop_i32_i_041_pop19101_pop35_0            ; N/A          ;
;                               |thei_llvm_fpga_pop_i32_i_041_pop19101_pop35_triangular1|                                                   ; 8.2 (8.2)            ; 8.2 (8.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_sfc_s_c0_in_for_body6_triangulars_c0_enter14715_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_triangulars_c0_enter14715_triangular0_aunroll_x|thei_llvm_fpga_pop_i32_i_041_pop19101_pop35_triangular12|thei_llvm_fpga_pop_i32_i_041_pop19101_pop35_triangular1                                                                                                                                                                                                   ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i32_j_040_pop30_triangular15|                                                              ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_sfc_s_c0_in_for_body6_triangulars_c0_enter14715_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_triangulars_c0_enter14715_triangular0_aunroll_x|thei_llvm_fpga_pop_i32_j_040_pop30_triangular15                                                                                                                                                                                                                                                                    ; triangular_i_llvm_fpga_pop_i32_j_040_pop30_0                     ; N/A          ;
;                               |thei_llvm_fpga_pop_i32_j_040_pop30_triangular1|                                                            ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_sfc_s_c0_in_for_body6_triangulars_c0_enter14715_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_triangulars_c0_enter14715_triangular0_aunroll_x|thei_llvm_fpga_pop_i32_j_040_pop30_triangular15|thei_llvm_fpga_pop_i32_j_040_pop30_triangular1                                                                                                                                                                                                                     ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i8_fpga_indvars_iv_pop29_triangular22|                                                     ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_sfc_s_c0_in_for_body6_triangulars_c0_enter14715_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_triangulars_c0_enter14715_triangular0_aunroll_x|thei_llvm_fpga_pop_i8_fpga_indvars_iv_pop29_triangular22                                                                                                                                                                                                                                                           ; triangular_i_llvm_fpga_pop_i8_fpga_indvars_iv_pop29_0            ; N/A          ;
;                               |thei_llvm_fpga_pop_i8_fpga_indvars_iv_pop29_triangular1|                                                   ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_sfc_s_c0_in_for_body6_triangulars_c0_enter14715_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_triangulars_c0_enter14715_triangular0_aunroll_x|thei_llvm_fpga_pop_i8_fpga_indvars_iv_pop29_triangular22|thei_llvm_fpga_pop_i8_fpga_indvars_iv_pop29_triangular1                                                                                                                                                                                                   ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_push_i1_lastiniteration73_triangular11|                                                        ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_sfc_s_c0_in_for_body6_triangulars_c0_enter14715_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_triangulars_c0_enter14715_triangular0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration73_triangular11                                                                                                                                                                                                                                                              ; triangular_i_llvm_fpga_push_i1_lastiniteration73_0               ; N/A          ;
;                               |thei_llvm_fpga_push_i1_lastiniteration73_triangular1|                                                      ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_sfc_s_c0_in_for_body6_triangulars_c0_enter14715_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_triangulars_c0_enter14715_triangular0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration73_triangular11|thei_llvm_fpga_push_i1_lastiniteration73_triangular1                                                                                                                                                                                                         ; acl_push                                                         ; N/A          ;
;                                  |staging_reg|                                                                                            ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_sfc_s_c0_in_for_body6_triangulars_c0_enter14715_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_triangulars_c0_enter14715_triangular0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration73_triangular11|thei_llvm_fpga_push_i1_lastiniteration73_triangular1|staging_reg                                                                                                                                                                                             ; acl_staging_reg                                                  ; N/A          ;
;                            |thei_llvm_fpga_push_i1_notcmp83100_push34_triangular36|                                                       ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_sfc_s_c0_in_for_body6_triangulars_c0_enter14715_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_triangulars_c0_enter14715_triangular0_aunroll_x|thei_llvm_fpga_push_i1_notcmp83100_push34_triangular36                                                                                                                                                                                                                                                             ; triangular_i_llvm_fpga_push_i1_notcmp83100_push34_0              ; N/A          ;
;                               |thei_llvm_fpga_push_i1_notcmp83100_push34_triangular1|                                                     ; 1.0 (0.2)            ; 1.0 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_sfc_s_c0_in_for_body6_triangulars_c0_enter14715_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_triangulars_c0_enter14715_triangular0_aunroll_x|thei_llvm_fpga_push_i1_notcmp83100_push34_triangular36|thei_llvm_fpga_push_i1_notcmp83100_push34_triangular1                                                                                                                                                                                                       ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                                   ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_sfc_s_c0_in_for_body6_triangulars_c0_enter14715_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_triangulars_c0_enter14715_triangular0_aunroll_x|thei_llvm_fpga_push_i1_notcmp83100_push34_triangular36|thei_llvm_fpga_push_i1_notcmp83100_push34_triangular1|fifo                                                                                                                                                                                                  ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i1_notexitcond81_triangular26|                                                            ; 1.8 (0.0)            ; 1.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_sfc_s_c0_in_for_body6_triangulars_c0_enter14715_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_triangulars_c0_enter14715_triangular0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond81_triangular26                                                                                                                                                                                                                                                                  ; triangular_i_llvm_fpga_push_i1_notexitcond81_0                   ; N/A          ;
;                               |thei_llvm_fpga_push_i1_notexitcond81_triangular1|                                                          ; 1.8 (0.0)            ; 1.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_sfc_s_c0_in_for_body6_triangulars_c0_enter14715_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_triangulars_c0_enter14715_triangular0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond81_triangular26|thei_llvm_fpga_push_i1_notexitcond81_triangular1                                                                                                                                                                                                                 ; acl_push                                                         ; N/A          ;
;                                  |staging_reg|                                                                                            ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_sfc_s_c0_in_for_body6_triangulars_c0_enter14715_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_triangulars_c0_enter14715_triangular0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond81_triangular26|thei_llvm_fpga_push_i1_notexitcond81_triangular1|staging_reg                                                                                                                                                                                                     ; acl_staging_reg                                                  ; N/A          ;
;                            |thei_llvm_fpga_push_i2_cleanups74_push32_triangular29|                                                        ; 1.3 (0.0)            ; 1.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_sfc_s_c0_in_for_body6_triangulars_c0_enter14715_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_triangulars_c0_enter14715_triangular0_aunroll_x|thei_llvm_fpga_push_i2_cleanups74_push32_triangular29                                                                                                                                                                                                                                                              ; triangular_i_llvm_fpga_push_i2_cleanups74_push32_0               ; N/A          ;
;                               |thei_llvm_fpga_push_i2_cleanups74_push32_triangular1|                                                      ; 1.3 (0.0)            ; 1.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_sfc_s_c0_in_for_body6_triangulars_c0_enter14715_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_triangulars_c0_enter14715_triangular0_aunroll_x|thei_llvm_fpga_push_i2_cleanups74_push32_triangular29|thei_llvm_fpga_push_i2_cleanups74_push32_triangular1                                                                                                                                                                                                         ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                                   ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_sfc_s_c0_in_for_body6_triangulars_c0_enter14715_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_triangulars_c0_enter14715_triangular0_aunroll_x|thei_llvm_fpga_push_i2_cleanups74_push32_triangular29|thei_llvm_fpga_push_i2_cleanups74_push32_triangular1|fifo                                                                                                                                                                                                    ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i32_i_041_pop19101_push35_triangular13|                                                   ; 3.3 (0.0)            ; 10.0 (0.0)                       ; 6.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_sfc_s_c0_in_for_body6_triangulars_c0_enter14715_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_triangulars_c0_enter14715_triangular0_aunroll_x|thei_llvm_fpga_push_i32_i_041_pop19101_push35_triangular13                                                                                                                                                                                                                                                         ; triangular_i_llvm_fpga_push_i32_i_041_pop19101_push35_0          ; N/A          ;
;                               |thei_llvm_fpga_push_i32_i_041_pop19101_push35_triangular1|                                                 ; 3.3 (0.3)            ; 10.0 (0.3)                       ; 6.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_sfc_s_c0_in_for_body6_triangulars_c0_enter14715_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_triangulars_c0_enter14715_triangular0_aunroll_x|thei_llvm_fpga_push_i32_i_041_pop19101_push35_triangular13|thei_llvm_fpga_push_i32_i_041_pop19101_push35_triangular1                                                                                                                                                                                               ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                                   ; 3.0 (3.0)            ; 9.7 (9.7)                        ; 6.7 (6.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_sfc_s_c0_in_for_body6_triangulars_c0_enter14715_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_triangulars_c0_enter14715_triangular0_aunroll_x|thei_llvm_fpga_push_i32_i_041_pop19101_push35_triangular13|thei_llvm_fpga_push_i32_i_041_pop19101_push35_triangular1|fifo                                                                                                                                                                                          ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i32_j_040_push30_triangular21|                                                            ; 9.5 (0.0)            ; 9.4 (0.0)                        ; 0.2 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 35 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_sfc_s_c0_in_for_body6_triangulars_c0_enter14715_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_triangulars_c0_enter14715_triangular0_aunroll_x|thei_llvm_fpga_push_i32_j_040_push30_triangular21                                                                                                                                                                                                                                                                  ; triangular_i_llvm_fpga_push_i32_j_040_push30_0                   ; N/A          ;
;                               |thei_llvm_fpga_push_i32_j_040_push30_triangular1|                                                          ; 9.5 (0.2)            ; 9.4 (0.2)                        ; 0.2 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 3 (1)               ; 35 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_sfc_s_c0_in_for_body6_triangulars_c0_enter14715_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_triangulars_c0_enter14715_triangular0_aunroll_x|thei_llvm_fpga_push_i32_j_040_push30_triangular21|thei_llvm_fpga_push_i32_j_040_push30_triangular1                                                                                                                                                                                                                 ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                                   ; 9.2 (9.2)            ; 9.2 (9.2)                        ; 0.3 (0.3)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 2 (2)               ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_sfc_s_c0_in_for_body6_triangulars_c0_enter14715_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_triangulars_c0_enter14715_triangular0_aunroll_x|thei_llvm_fpga_push_i32_j_040_push30_triangular21|thei_llvm_fpga_push_i32_j_040_push30_triangular1|fifo                                                                                                                                                                                                            ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i8_fpga_indvars_iv_push29_triangular31|                                                   ; 3.4 (0.0)            ; 3.4 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_sfc_s_c0_in_for_body6_triangulars_c0_enter14715_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_triangulars_c0_enter14715_triangular0_aunroll_x|thei_llvm_fpga_push_i8_fpga_indvars_iv_push29_triangular31                                                                                                                                                                                                                                                         ; triangular_i_llvm_fpga_push_i8_fpga_indvars_iv_push29_0          ; N/A          ;
;                               |thei_llvm_fpga_push_i8_fpga_indvars_iv_push29_triangular1|                                                 ; 3.4 (0.3)            ; 3.4 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_sfc_s_c0_in_for_body6_triangulars_c0_enter14715_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_triangulars_c0_enter14715_triangular0_aunroll_x|thei_llvm_fpga_push_i8_fpga_indvars_iv_push29_triangular31|thei_llvm_fpga_push_i8_fpga_indvars_iv_push29_triangular1                                                                                                                                                                                               ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                                   ; 3.1 (3.1)            ; 3.1 (3.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_sfc_s_c0_in_for_body6_triangulars_c0_enter14715_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_triangulars_c0_enter14715_triangular0_aunroll_x|thei_llvm_fpga_push_i8_fpga_indvars_iv_push29_triangular31|thei_llvm_fpga_push_i8_fpga_indvars_iv_push29_triangular1|fifo                                                                                                                                                                                          ; acl_data_fifo                                                    ; N/A          ;
;                      |thetriangular_B5_merge_reg_aunroll_x|                                                                               ; 9.1 (9.1)            ; 9.1 (9.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thetriangular_B5_merge_reg_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                           ; triangular_B5_merge_reg                                          ; N/A          ;
;                   |thetriangular_B5_branch|                                                                                               ; 3.6 (3.6)            ; 21.3 (21.3)                      ; 18.2 (18.2)                                       ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 2 (2)               ; 64 (64)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thetriangular_B5_branch                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; triangular_B5_branch                                             ; N/A          ;
;                   |thetriangular_B5_merge|                                                                                                ; 8.8 (8.8)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 35 (35)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thetriangular_B5_merge                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; triangular_B5_merge                                              ; N/A          ;
;                |thebb_triangular_B5_sr_1_aunroll_x|                                                                                       ; 1.7 (1.7)            ; 12.0 (12.0)                      ; 10.3 (10.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5_sr_1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; triangular_bb_B5_sr_1                                            ; N/A          ;
;                |thebb_triangular_B6|                                                                                                      ; 7.0 (0.0)            ; 7.6 (0.0)                        ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; triangular_bb_B6                                                 ; N/A          ;
;                   |thebb_triangular_B6_stall_region|                                                                                      ; 6.0 (2.2)            ; 6.1 (2.2)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (3)               ; 6 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B6|thebb_triangular_B6_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; triangular_bb_B6_stall_region                                    ; N/A          ;
;                      |thei_llvm_fpga_push_i1_memdep_phi6_push24_triangular0|                                                              ; 3.7 (0.0)            ; 3.8 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B6|thebb_triangular_B6_stall_region|thei_llvm_fpga_push_i1_memdep_phi6_push24_triangular0                                                                                                                                                                                                                                                                                                                                                                                                                          ; triangular_i_llvm_fpga_push_i1_memdep_phi6_push24_0              ; N/A          ;
;                         |thei_llvm_fpga_push_i1_memdep_phi6_push24_triangular1|                                                           ; 3.7 (0.0)            ; 3.8 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B6|thebb_triangular_B6_stall_region|thei_llvm_fpga_push_i1_memdep_phi6_push24_triangular0|thei_llvm_fpga_push_i1_memdep_phi6_push24_triangular1                                                                                                                                                                                                                                                                                                                                                                    ; acl_push                                                         ; N/A          ;
;                            |fifo|                                                                                                         ; 3.7 (0.0)            ; 3.8 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B6|thebb_triangular_B6_stall_region|thei_llvm_fpga_push_i1_memdep_phi6_push24_triangular0|thei_llvm_fpga_push_i1_memdep_phi6_push24_triangular1|fifo                                                                                                                                                                                                                                                                                                                                                               ; acl_data_fifo                                                    ; N/A          ;
;                               |fifo|                                                                                                      ; 2.7 (0.3)            ; 2.8 (0.3)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (1)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B6|thebb_triangular_B6_stall_region|thei_llvm_fpga_push_i1_memdep_phi6_push24_triangular0|thei_llvm_fpga_push_i1_memdep_phi6_push24_triangular1|fifo|fifo                                                                                                                                                                                                                                                                                                                                                          ; acl_data_fifo                                                    ; N/A          ;
;                                  |fifo|                                                                                                   ; 2.3 (2.3)            ; 2.5 (2.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B6|thebb_triangular_B6_stall_region|thei_llvm_fpga_push_i1_memdep_phi6_push24_triangular0|thei_llvm_fpga_push_i1_memdep_phi6_push24_triangular1|fifo|fifo|fifo                                                                                                                                                                                                                                                                                                                                                     ; acl_ll_fifo                                                      ; N/A          ;
;                               |staging_reg|                                                                                               ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B6|thebb_triangular_B6_stall_region|thei_llvm_fpga_push_i1_memdep_phi6_push24_triangular0|thei_llvm_fpga_push_i1_memdep_phi6_push24_triangular1|fifo|staging_reg                                                                                                                                                                                                                                                                                                                                                   ; acl_staging_reg                                                  ; N/A          ;
;                   |thetriangular_B6_branch|                                                                                               ; 1.0 (1.0)            ; 1.5 (1.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B6|thetriangular_B6_branch                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; triangular_B6_branch                                             ; N/A          ;
;                |thebb_triangular_B6_sr_0_aunroll_x|                                                                                       ; 0.5 (0.5)            ; 1.6 (1.6)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B6_sr_0_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; triangular_bb_B6_sr_0                                            ; N/A          ;
;                |thebb_triangular_B7|                                                                                                      ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; triangular_bb_B7                                                 ; N/A          ;
;                   |thebb_triangular_B7_stall_region|                                                                                      ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B7|thebb_triangular_B7_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; triangular_bb_B7_stall_region                                    ; N/A          ;
;                |thebb_triangular_B7_sr_0_aunroll_x|                                                                                       ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B7_sr_0_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; triangular_bb_B7_sr_0                                            ; N/A          ;
;                |thebb_triangular_B8|                                                                                                      ; 208.5 (0.0)          ; 229.2 (0.0)                      ; 22.2 (0.0)                                        ; 1.5 (0.0)                        ; 40.0 (0.0)           ; 310 (0)             ; 289 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; triangular_bb_B8                                                 ; N/A          ;
;                   |thebb_triangular_B8_stall_region|                                                                                      ; 208.0 (11.7)         ; 228.7 (21.5)                     ; 22.2 (9.8)                                        ; 1.5 (0.0)                        ; 40.0 (0.0)           ; 308 (8)             ; 289 (66)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; triangular_bb_B8_stall_region                                    ; N/A          ;
;                      |thei_llvm_fpga_pop_i1_memdep_phi6_pop24_triangular3|                                                                ; 1.7 (0.0)            ; 2.0 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_llvm_fpga_pop_i1_memdep_phi6_pop24_triangular3                                                                                                                                                                                                                                                                                                                                                                                                                            ; triangular_i_llvm_fpga_pop_i1_memdep_phi6_pop24_0                ; N/A          ;
;                         |thei_llvm_fpga_pop_i1_memdep_phi6_pop24_triangular1|                                                             ; 1.0 (1.0)            ; 1.2 (1.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_llvm_fpga_pop_i1_memdep_phi6_pop24_triangular3|thei_llvm_fpga_pop_i1_memdep_phi6_pop24_triangular1                                                                                                                                                                                                                                                                                                                                                                        ; acl_pop                                                          ; N/A          ;
;                         |thei_llvm_fpga_pop_i1_memdep_phi6_pop24_triangular3_reg|                                                         ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_llvm_fpga_pop_i1_memdep_phi6_pop24_triangular3|thei_llvm_fpga_pop_i1_memdep_phi6_pop24_triangular3_reg                                                                                                                                                                                                                                                                                                                                                                    ; triangular_i_llvm_fpga_pop_i1_memdep_phi6_pop24_3_reg            ; N/A          ;
;                      |thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|                                        ; 193.3 (0.3)          ; 203.7 (0.5)                      ; 11.9 (0.2)                                        ; 1.5 (0.0)                        ; 40.0 (0.0)           ; 295 (1)             ; 219 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                    ; triangular_i_sfc_s_c0_in_for_body24_s_c0_enter16413_triangular1  ; N/A          ;
;                         |thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|                        ; 53.8 (0.3)           ; 58.2 (0.5)                       ; 5.1 (0.2)                                         ; 0.6 (0.0)                        ; 40.0 (0.0)           ; 20 (1)              ; 37 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x                                                                                                                                                                                                                                                                                                           ; triangular_i_llvm_fpga_sfc_exit_s_c0_out0000_exit177_triangular0 ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|           ; 50.5 (0.0)           ; 54.8 (0.0)                       ; 4.9 (0.0)                                         ; 0.6 (0.0)                        ; 40.0 (0.0)           ; 13 (0)              ; 31 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x                                                                                                                                                                                                        ; triangular_i_llvm_fpga_sfc_exit_s_c0_out0001riangular1_data_fifo ; N/A          ;
;                               |thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|                            ; 50.5 (0.0)           ; 54.8 (0.0)                       ; 4.9 (0.0)                                         ; 0.6 (0.0)                        ; 40.0 (0.0)           ; 13 (0)              ; 31 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0                                                                                                                         ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                             ; 50.5 (2.2)           ; 54.8 (2.6)                       ; 4.9 (0.4)                                         ; 0.6 (0.0)                        ; 40.0 (0.0)           ; 13 (3)              ; 31 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst                                                                                              ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                              ; 0.1 (0.1)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                       ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                                                     ; 5.5 (5.5)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                              ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                           ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                       ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                                 ; 40.0 (0.0)           ; 40.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                          ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                   ; 40.0 (40.0)          ; 40.0 (40.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (40.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                           ; dpram_hc42                                                       ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                                    ; 1.5 (0.0)            ; 1.7 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                             ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                        ; 1.5 (1.5)            ; 1.7 (1.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                   ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                                    ; 1.2 (0.0)            ; 2.5 (0.0)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                             ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                        ; 1.2 (1.2)            ; 2.5 (2.5)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                   ; fibonacci_lfsr                                                   ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_full_detector|                 ; 3.0 (0.0)            ; 3.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_full_detector                                                                                                                                                                                                              ; triangular_i_llvm_fpga_sfc_exit_s_c0_out0001gular1_full_detector ; N/A          ;
;                               |thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_full_detector|              ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_full_detector                                                                                                                 ; acl_full_detector                                                ; N/A          ;
;                         |thei_sfc_logic_s_c0_in_for_body24_triangulars_c0_enter16413_triangular0_aunroll_x|                               ; 139.2 (109.6)        ; 145.0 (114.6)                    ; 6.6 (5.7)                                         ; 0.9 (0.7)                        ; 0.0 (0.0)            ; 274 (263)           ; 182 (74)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body24_triangulars_c0_enter16413_triangular0_aunroll_x                                                                                                                                                                                                                                                                                                                  ; triangular_i_sfc_logic_s_c0_in_for_body20000ter16413_triangular0 ; N/A          ;
;                            |thei_llvm_fpga_pipeline_keep_going63_triangular2|                                                             ; 0.3 (0.0)            ; 0.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body24_triangulars_c0_enter16413_triangular0_aunroll_x|thei_llvm_fpga_pipeline_keep_going63_triangular2                                                                                                                                                                                                                                                                 ; triangular_i_llvm_fpga_pipeline_keep_going63_0                   ; N/A          ;
;                               |thei_llvm_fpga_pipeline_keep_going63_triangular1|                                                          ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body24_triangulars_c0_enter16413_triangular0_aunroll_x|thei_llvm_fpga_pipeline_keep_going63_triangular2|thei_llvm_fpga_pipeline_keep_going63_triangular1                                                                                                                                                                                                                ; acl_pipeline                                                     ; N/A          ;
;                            |thei_llvm_fpga_pop_i32_reorder_limiter_enter97_pop26_triangular37|                                            ; 0.3 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body24_triangulars_c0_enter16413_triangular0_aunroll_x|thei_llvm_fpga_pop_i32_reorder_limiter_enter97_pop26_triangular37                                                                                                                                                                                                                                                ; triangular_i_llvm_fpga_pop_i32_reorder_limiter_enter97_pop26_0   ; N/A          ;
;                               |thei_llvm_fpga_pop_i32_reorder_limiter_enter97_pop26_triangular1|                                          ; 0.3 (0.3)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body24_triangulars_c0_enter16413_triangular0_aunroll_x|thei_llvm_fpga_pop_i32_reorder_limiter_enter97_pop26_triangular37|thei_llvm_fpga_pop_i32_reorder_limiter_enter97_pop26_triangular1                                                                                                                                                                               ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_push_i32_fpga_indvars_iv12_push22_triangular34|                                                ; 9.5 (0.0)            ; 9.7 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 37 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body24_triangulars_c0_enter16413_triangular0_aunroll_x|thei_llvm_fpga_push_i32_fpga_indvars_iv12_push22_triangular34                                                                                                                                                                                                                                                    ; triangular_i_llvm_fpga_push_i32_fpga_indvars_iv12_push22_0       ; N/A          ;
;                               |thei_llvm_fpga_push_i32_fpga_indvars_iv12_push22_triangular1|                                              ; 9.5 (0.2)            ; 9.7 (0.2)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (1)               ; 37 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body24_triangulars_c0_enter16413_triangular0_aunroll_x|thei_llvm_fpga_push_i32_fpga_indvars_iv12_push22_triangular34|thei_llvm_fpga_push_i32_fpga_indvars_iv12_push22_triangular1                                                                                                                                                                                       ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                                   ; 9.2 (9.2)            ; 9.5 (9.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 37 (37)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body24_triangulars_c0_enter16413_triangular0_aunroll_x|thei_llvm_fpga_push_i32_fpga_indvars_iv12_push22_triangular34|thei_llvm_fpga_push_i32_fpga_indvars_iv12_push22_triangular1|fifo                                                                                                                                                                                  ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i32_i20_039_in_push23_triangular28|                                                       ; 9.0 (0.0)            ; 9.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 35 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body24_triangulars_c0_enter16413_triangular0_aunroll_x|thei_llvm_fpga_push_i32_i20_039_in_push23_triangular28                                                                                                                                                                                                                                                           ; triangular_i_llvm_fpga_push_i32_i20_039_in_push23_0              ; N/A          ;
;                               |thei_llvm_fpga_push_i32_i20_039_in_push23_triangular1|                                                     ; 9.0 (0.2)            ; 9.0 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 35 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body24_triangulars_c0_enter16413_triangular0_aunroll_x|thei_llvm_fpga_push_i32_i20_039_in_push23_triangular28|thei_llvm_fpga_push_i32_i20_039_in_push23_triangular1                                                                                                                                                                                                     ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                                   ; 8.7 (8.7)            ; 8.8 (8.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body24_triangulars_c0_enter16413_triangular0_aunroll_x|thei_llvm_fpga_push_i32_i20_039_in_push23_triangular28|thei_llvm_fpga_push_i32_i20_039_in_push23_triangular1|fifo                                                                                                                                                                                                ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i32_reorder_limiter_enter97_push26_triangular38|                                          ; 1.2 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body24_triangulars_c0_enter16413_triangular0_aunroll_x|thei_llvm_fpga_push_i32_reorder_limiter_enter97_push26_triangular38                                                                                                                                                                                                                                              ; triangular_i_llvm_fpga_push_i32_reorder_limiter_enter97_push26_0 ; N/A          ;
;                               |thei_llvm_fpga_push_i32_reorder_limiter_enter97_push26_triangular1|                                        ; 1.2 (0.3)            ; 1.0 (0.2)                        ; 0.0 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body24_triangulars_c0_enter16413_triangular0_aunroll_x|thei_llvm_fpga_push_i32_reorder_limiter_enter97_push26_triangular38|thei_llvm_fpga_push_i32_reorder_limiter_enter97_push26_triangular1                                                                                                                                                                           ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                                   ; 0.9 (0.9)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body24_triangulars_c0_enter16413_triangular0_aunroll_x|thei_llvm_fpga_push_i32_reorder_limiter_enter97_push26_triangular38|thei_llvm_fpga_push_i32_reorder_limiter_enter97_push26_triangular1|fifo                                                                                                                                                                      ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i33_fpga_indvars_iv18_push21_triangular32|                                                ; 9.3 (0.0)            ; 9.8 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 34 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body24_triangulars_c0_enter16413_triangular0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv18_push21_triangular32                                                                                                                                                                                                                                                    ; triangular_i_llvm_fpga_push_i33_fpga_indvars_iv18_push21_0       ; N/A          ;
;                               |thei_llvm_fpga_push_i33_fpga_indvars_iv18_push21_triangular1|                                              ; 9.3 (0.0)            ; 9.8 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 34 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body24_triangulars_c0_enter16413_triangular0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv18_push21_triangular32|thei_llvm_fpga_push_i33_fpga_indvars_iv18_push21_triangular1                                                                                                                                                                                       ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                                   ; 9.3 (9.3)            ; 9.8 (9.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body24_triangulars_c0_enter16413_triangular0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv18_push21_triangular32|thei_llvm_fpga_push_i33_fpga_indvars_iv18_push21_triangular1|fifo                                                                                                                                                                                  ; acl_data_fifo                                                    ; N/A          ;
;                      |thetriangular_B8_merge_reg_aunroll_x|                                                                               ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thetriangular_B8_merge_reg_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                           ; triangular_B8_merge_reg                                          ; N/A          ;
;                   |thetriangular_B8_merge|                                                                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thetriangular_B8_merge                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; triangular_B8_merge                                              ; N/A          ;
;                |thebb_triangular_B8_sr_1_aunroll_x|                                                                                       ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8_sr_1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; triangular_bb_B8_sr_1                                            ; N/A          ;
;                |thebb_triangular_B9|                                                                                                      ; 216.7 (0.0)          ; 300.0 (0.0)                      ; 83.4 (0.0)                                        ; 0.0 (0.0)                        ; 50.0 (0.0)           ; 314 (0)             ; 516 (0)                   ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; triangular_bb_B9                                                 ; N/A          ;
;                   |thebb_triangular_B9_stall_region|                                                                                      ; 199.0 (0.0)          ; 282.0 (0.0)                      ; 82.9 (0.0)                                        ; 0.0 (0.0)                        ; 50.0 (0.0)           ; 247 (0)             ; 512 (0)                   ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; triangular_bb_B9_stall_region                                    ; N/A          ;
;                      |thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|                                        ; 182.3 (0.3)          ; 265.2 (0.5)                      ; 82.9 (0.2)                                        ; 0.0 (0.0)                        ; 50.0 (0.0)           ; 246 (1)             ; 447 (0)                   ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                    ; triangular_i_sfc_s_c0_in_for_body29_s_c0_enter19216_triangular1  ; N/A          ;
;                         |thei_llvm_fpga_sfc_exit_s_c0_out_for_body29_triangulars_c0_exit206_triangular1_aunroll_x|                        ; 21.3 (0.3)           ; 28.5 (0.5)                       ; 7.2 (0.2)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 21 (1)              ; 35 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body29_triangulars_c0_exit206_triangular1_aunroll_x                                                                                                                                                                                                                                                                                                           ; triangular_i_llvm_fpga_sfc_exit_s_c0_out0000_exit206_triangular0 ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c0_out_for_body29_triangulars_c0_exit206_triangular1_data_fifo_aunroll_x|           ; 18.0 (0.0)           ; 25.0 (0.0)                       ; 7.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 14 (0)              ; 29 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body29_triangulars_c0_exit206_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body29_triangulars_c0_exit206_triangular1_data_fifo_aunroll_x                                                                                                                                                                                                        ; triangular_i_llvm_fpga_sfc_exit_s_c0_out0002riangular1_data_fifo ; N/A          ;
;                               |thei_llvm_fpga_sfc_exit_s_c0_out_for_body29_triangulars_c0_exit206_triangular0|                            ; 18.0 (0.0)           ; 25.0 (0.0)                       ; 7.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 14 (0)              ; 29 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body29_triangulars_c0_exit206_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body29_triangulars_c0_exit206_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body29_triangulars_c0_exit206_triangular0                                                                                                                         ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                             ; 18.0 (1.8)           ; 25.0 (2.8)                       ; 7.0 (1.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 14 (4)              ; 29 (4)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body29_triangulars_c0_exit206_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body29_triangulars_c0_exit206_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body29_triangulars_c0_exit206_triangular0|ms.acl_mid_speed_fifo_inst                                                                                              ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                              ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body29_triangulars_c0_exit206_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body29_triangulars_c0_exit206_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body29_triangulars_c0_exit206_triangular0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                       ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                                                     ; 5.0 (5.0)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body29_triangulars_c0_exit206_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body29_triangulars_c0_exit206_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body29_triangulars_c0_exit206_triangular0|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                              ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                           ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body29_triangulars_c0_exit206_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body29_triangulars_c0_exit206_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body29_triangulars_c0_exit206_triangular0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                       ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                                 ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body29_triangulars_c0_exit206_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body29_triangulars_c0_exit206_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body29_triangulars_c0_exit206_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                          ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                   ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body29_triangulars_c0_exit206_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body29_triangulars_c0_exit206_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body29_triangulars_c0_exit206_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                           ; dpram_ec42                                                       ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                                    ; 0.5 (0.0)            ; 1.7 (0.0)                        ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body29_triangulars_c0_exit206_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body29_triangulars_c0_exit206_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body29_triangulars_c0_exit206_triangular0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                             ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                        ; 0.5 (0.5)            ; 1.7 (1.7)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body29_triangulars_c0_exit206_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body29_triangulars_c0_exit206_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body29_triangulars_c0_exit206_triangular0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                   ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                                    ; 0.7 (0.0)            ; 2.5 (0.0)                        ; 1.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body29_triangulars_c0_exit206_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body29_triangulars_c0_exit206_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body29_triangulars_c0_exit206_triangular0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                             ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                        ; 0.7 (0.7)            ; 2.5 (2.5)                        ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body29_triangulars_c0_exit206_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body29_triangulars_c0_exit206_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body29_triangulars_c0_exit206_triangular0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                   ; fibonacci_lfsr                                                   ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c0_out_for_body29_triangulars_c0_exit206_triangular1_full_detector|                 ; 3.0 (0.0)            ; 3.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body29_triangulars_c0_exit206_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body29_triangulars_c0_exit206_triangular1_full_detector                                                                                                                                                                                                              ; triangular_i_llvm_fpga_sfc_exit_s_c0_out0002gular1_full_detector ; N/A          ;
;                               |thei_llvm_fpga_sfc_exit_s_c0_out_for_body29_triangulars_c0_exit206_triangular1_full_detector|              ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body29_triangulars_c0_exit206_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body29_triangulars_c0_exit206_triangular1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body29_triangulars_c0_exit206_triangular1_full_detector                                                                                                                 ; acl_full_detector                                                ; N/A          ;
;                         |thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|                               ; 160.7 (77.2)         ; 236.2 (130.3)                    ; 75.5 (53.1)                                       ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 224 (143)           ; 412 (285)                 ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x                                                                                                                                                                                                                                                                                                                  ; triangular_i_sfc_logic_s_c0_in_for_body20000ter19216_triangular0 ; N/A          ;
;                            |redist28_i_llvm_fpga_pop_i32_i20_039102_pop43_triangular15_out_data_out_3_mem_dmem|                           ; 10.0 (0.0)           ; 10.5 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist28_i_llvm_fpga_pop_i32_i20_039102_pop43_triangular15_out_data_out_3_mem_dmem                                                                                                                                                                                                                               ; altera_syncram                                                   ; N/A          ;
;                               |auto_generated|                                                                                            ; 10.0 (0.0)           ; 10.5 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist28_i_llvm_fpga_pop_i32_i20_039102_pop43_triangular15_out_data_out_3_mem_dmem|auto_generated                                                                                                                                                                                                                ; altera_syncram_ni62                                              ; N/A          ;
;                                  |altsyncram1|                                                                                            ; 10.0 (10.0)          ; 10.5 (10.5)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist28_i_llvm_fpga_pop_i32_i20_039102_pop43_triangular15_out_data_out_3_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                                    ; altsyncram_a6a4                                                  ; N/A          ;
;                            |redist6_sync_together131_aunroll_x_in_c0_eni12_6_tpl_4_mem_dmem|                                              ; 20.0 (0.0)           ; 20.5 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist6_sync_together131_aunroll_x_in_c0_eni12_6_tpl_4_mem_dmem                                                                                                                                                                                                                                                  ; altera_syncram                                                   ; N/A          ;
;                               |auto_generated|                                                                                            ; 20.0 (0.0)           ; 20.5 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist6_sync_together131_aunroll_x_in_c0_eni12_6_tpl_4_mem_dmem|auto_generated                                                                                                                                                                                                                                   ; altera_syncram_pi62                                              ; N/A          ;
;                                  |altsyncram1|                                                                                            ; 20.0 (20.0)          ; 20.5 (20.5)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist6_sync_together131_aunroll_x_in_c0_eni12_6_tpl_4_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                                                       ; altsyncram_c6a4                                                  ; N/A          ;
;                            |redist7_sync_together131_aunroll_x_in_c0_eni12_7_tpl_4_mem_dmem|                                              ; 10.7 (0.0)           ; 11.0 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist7_sync_together131_aunroll_x_in_c0_eni12_7_tpl_4_mem_dmem                                                                                                                                                                                                                                                  ; altera_syncram                                                   ; N/A          ;
;                               |auto_generated|                                                                                            ; 10.7 (0.0)           ; 11.0 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist7_sync_together131_aunroll_x_in_c0_eni12_7_tpl_4_mem_dmem|auto_generated                                                                                                                                                                                                                                   ; altera_syncram_ri62                                              ; N/A          ;
;                                  |altsyncram1|                                                                                            ; 10.7 (10.7)          ; 11.0 (11.0)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist7_sync_together131_aunroll_x_in_c0_eni12_7_tpl_4_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                                                       ; altsyncram_e6a4                                                  ; N/A          ;
;                            |thei_llvm_fpga_mem_lm122_triangular30|                                                                        ; 1.8 (0.0)            ; 1.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|thei_llvm_fpga_mem_lm122_triangular30                                                                                                                                                                                                                                                                            ; triangular_i_llvm_fpga_mem_lm122_0                               ; N/A          ;
;                               |thei_llvm_fpga_mem_lm122_triangular1|                                                                      ; 1.8 (0.0)            ; 1.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|thei_llvm_fpga_mem_lm122_triangular30|thei_llvm_fpga_mem_lm122_triangular1                                                                                                                                                                                                                                       ; lsu_top                                                          ; N/A          ;
;                                  |pipelined_read|                                                                                         ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|thei_llvm_fpga_mem_lm122_triangular30|thei_llvm_fpga_mem_lm122_triangular1|pipelined_read                                                                                                                                                                                                                        ; lsu_pipelined_read                                               ; N/A          ;
;                            |thei_llvm_fpga_mem_lm1_triangular20|                                                                          ; 0.0 (0.0)            ; 14.5 (14.5)                      ; 14.5 (14.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|thei_llvm_fpga_mem_lm1_triangular20                                                                                                                                                                                                                                                                              ; triangular_i_llvm_fpga_mem_lm1_0                                 ; N/A          ;
;                            |thei_llvm_fpga_mem_memdep_5_triangular35|                                                                     ; 0.2 (0.0)            ; 0.3 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|thei_llvm_fpga_mem_memdep_5_triangular35                                                                                                                                                                                                                                                                         ; triangular_i_llvm_fpga_mem_memdep_5_0                            ; N/A          ;
;                               |thei_llvm_fpga_mem_memdep_5_triangular1|                                                                   ; 0.2 (0.0)            ; 0.3 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|thei_llvm_fpga_mem_memdep_5_triangular35|thei_llvm_fpga_mem_memdep_5_triangular1                                                                                                                                                                                                                                 ; lsu_top                                                          ; N/A          ;
;                                  |pipelined_write|                                                                                        ; 0.2 (0.2)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|thei_llvm_fpga_mem_memdep_5_triangular35|thei_llvm_fpga_mem_memdep_5_triangular1|pipelined_write                                                                                                                                                                                                                 ; lsu_pipelined_write                                              ; N/A          ;
;                            |thei_llvm_fpga_pipeline_keep_going47_triangular6|                                                             ; 1.5 (0.0)            ; 2.0 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|thei_llvm_fpga_pipeline_keep_going47_triangular6                                                                                                                                                                                                                                                                 ; triangular_i_llvm_fpga_pipeline_keep_going47_0                   ; N/A          ;
;                               |thei_llvm_fpga_pipeline_keep_going47_triangular1|                                                          ; 1.5 (0.0)            ; 2.0 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|thei_llvm_fpga_pipeline_keep_going47_triangular6|thei_llvm_fpga_pipeline_keep_going47_triangular1                                                                                                                                                                                                                ; acl_pipeline                                                     ; N/A          ;
;                                  |push|                                                                                                   ; 1.5 (0.0)            ; 2.0 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|thei_llvm_fpga_pipeline_keep_going47_triangular6|thei_llvm_fpga_pipeline_keep_going47_triangular1|push                                                                                                                                                                                                           ; acl_push                                                         ; N/A          ;
;                                     |staging_reg|                                                                                         ; 1.5 (1.5)            ; 2.0 (2.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|thei_llvm_fpga_pipeline_keep_going47_triangular6|thei_llvm_fpga_pipeline_keep_going47_triangular1|push|staging_reg                                                                                                                                                                                               ; acl_staging_reg                                                  ; N/A          ;
;                            |thei_llvm_fpga_pipeline_order_parent_loop_i32_reorder_parent_triangular55|                                    ; 2.7 (0.0)            ; 5.3 (0.0)                        ; 2.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|thei_llvm_fpga_pipeline_order_parent_loop_i32_reorder_parent_triangular55                                                                                                                                                                                                                                        ; triangular_i_llvm_fpga_pipeline_order_pa0000i32_reorder_parent_0 ; N/A          ;
;                               |thei_llvm_fpga_pipeline_order_parent_loop_i32_reorder_parent_triangular1|                                  ; 2.7 (2.7)            ; 5.3 (5.3)                        ; 2.6 (2.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|thei_llvm_fpga_pipeline_order_parent_loop_i32_reorder_parent_triangular55|thei_llvm_fpga_pipeline_order_parent_loop_i32_reorder_parent_triangular1                                                                                                                                                               ; hld_loop_exit_reorder_counter                                    ; N/A          ;
;                            |thei_llvm_fpga_pop_i1_notcmp62103_pop46_triangular53|                                                         ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|thei_llvm_fpga_pop_i1_notcmp62103_pop46_triangular53                                                                                                                                                                                                                                                             ; triangular_i_llvm_fpga_pop_i1_notcmp62103_pop46_0                ; N/A          ;
;                               |thei_llvm_fpga_pop_i1_notcmp62103_pop46_triangular1|                                                       ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|thei_llvm_fpga_pop_i1_notcmp62103_pop46_triangular53|thei_llvm_fpga_pop_i1_notcmp62103_pop46_triangular1                                                                                                                                                                                                         ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i1_pop44_triangular12|                                                                     ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|thei_llvm_fpga_pop_i1_pop44_triangular12                                                                                                                                                                                                                                                                         ; triangular_i_llvm_fpga_pop_i1_pop44_0                            ; N/A          ;
;                               |thei_llvm_fpga_pop_i1_pop44_triangular1|                                                                   ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|thei_llvm_fpga_pop_i1_pop44_triangular12|thei_llvm_fpga_pop_i1_pop44_triangular1                                                                                                                                                                                                                                 ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i1_pop45_triangular58|                                                                     ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|thei_llvm_fpga_pop_i1_pop45_triangular58                                                                                                                                                                                                                                                                         ; triangular_i_llvm_fpga_pop_i1_pop45_0                            ; N/A          ;
;                               |thei_llvm_fpga_pop_i1_pop45_triangular1|                                                                   ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|thei_llvm_fpga_pop_i1_pop45_triangular58|thei_llvm_fpga_pop_i1_pop45_triangular1                                                                                                                                                                                                                                 ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i2_cleanups50_pop40_triangular2|                                                           ; 0.2 (0.0)            ; 0.3 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|thei_llvm_fpga_pop_i2_cleanups50_pop40_triangular2                                                                                                                                                                                                                                                               ; triangular_i_llvm_fpga_pop_i2_cleanups50_pop40_0                 ; N/A          ;
;                               |thei_llvm_fpga_pop_i2_cleanups50_pop40_triangular1|                                                        ; 0.2 (0.2)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|thei_llvm_fpga_pop_i2_cleanups50_pop40_triangular2|thei_llvm_fpga_pop_i2_cleanups50_pop40_triangular1                                                                                                                                                                                                            ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i32_i20_039102_pop43_triangular15|                                                         ; 4.2 (0.0)            ; 4.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|thei_llvm_fpga_pop_i32_i20_039102_pop43_triangular15                                                                                                                                                                                                                                                             ; triangular_i_llvm_fpga_pop_i32_i20_039102_pop43_0                ; N/A          ;
;                               |thei_llvm_fpga_pop_i32_i20_039102_pop43_triangular1|                                                       ; 4.2 (4.2)            ; 4.2 (4.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|thei_llvm_fpga_pop_i32_i20_039102_pop43_triangular15|thei_llvm_fpga_pop_i32_i20_039102_pop43_triangular1                                                                                                                                                                                                         ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i32_k_035_pop37_triangular23|                                                              ; 2.9 (0.0)            ; 2.9 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|thei_llvm_fpga_pop_i32_k_035_pop37_triangular23                                                                                                                                                                                                                                                                  ; triangular_i_llvm_fpga_pop_i32_k_035_pop37_0                     ; N/A          ;
;                               |thei_llvm_fpga_pop_i32_k_035_pop37_triangular1|                                                            ; 2.9 (2.9)            ; 2.9 (2.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|thei_llvm_fpga_pop_i32_k_035_pop37_triangular23|thei_llvm_fpga_pop_i32_k_035_pop37_triangular1                                                                                                                                                                                                                   ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i32_reorder_limiter_enter98_pop42_triangular51|                                            ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|thei_llvm_fpga_pop_i32_reorder_limiter_enter98_pop42_triangular51                                                                                                                                                                                                                                                ; triangular_i_llvm_fpga_pop_i32_reorder_limiter_enter98_pop42_0   ; N/A          ;
;                               |thei_llvm_fpga_pop_i32_reorder_limiter_enter98_pop42_triangular1|                                          ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|thei_llvm_fpga_pop_i32_reorder_limiter_enter98_pop42_triangular51|thei_llvm_fpga_pop_i32_reorder_limiter_enter98_pop42_triangular1                                                                                                                                                                               ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i33_fpga_indvars_iv14_pop36_triangular39|                                                  ; 4.1 (0.0)            ; 4.5 (0.0)                        ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|thei_llvm_fpga_pop_i33_fpga_indvars_iv14_pop36_triangular39                                                                                                                                                                                                                                                      ; triangular_i_llvm_fpga_pop_i33_fpga_indvars_iv14_pop36_0         ; N/A          ;
;                               |thei_llvm_fpga_pop_i33_fpga_indvars_iv14_pop36_triangular1|                                                ; 4.1 (4.1)            ; 4.5 (4.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|thei_llvm_fpga_pop_i33_fpga_indvars_iv14_pop36_triangular39|thei_llvm_fpga_pop_i33_fpga_indvars_iv14_pop36_triangular1                                                                                                                                                                                           ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_push_i1_lastiniteration49_triangular11|                                                        ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration49_triangular11                                                                                                                                                                                                                                                            ; triangular_i_llvm_fpga_push_i1_lastiniteration49_0               ; N/A          ;
;                               |thei_llvm_fpga_push_i1_lastiniteration49_triangular1|                                                      ; 1.0 (0.2)            ; 1.0 (0.3)                        ; 0.0 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration49_triangular11|thei_llvm_fpga_push_i1_lastiniteration49_triangular1                                                                                                                                                                                                       ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                                   ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration49_triangular11|thei_llvm_fpga_push_i1_lastiniteration49_triangular1|fifo                                                                                                                                                                                                  ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i1_notcmp62103_push46_triangular54|                                                       ; 0.9 (0.0)            ; 1.0 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|thei_llvm_fpga_push_i1_notcmp62103_push46_triangular54                                                                                                                                                                                                                                                           ; triangular_i_llvm_fpga_push_i1_notcmp62103_push46_0              ; N/A          ;
;                               |thei_llvm_fpga_push_i1_notcmp62103_push46_triangular1|                                                     ; 0.9 (0.2)            ; 1.0 (0.2)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|thei_llvm_fpga_push_i1_notcmp62103_push46_triangular54|thei_llvm_fpga_push_i1_notcmp62103_push46_triangular1                                                                                                                                                                                                     ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                                   ; 0.6 (0.6)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|thei_llvm_fpga_push_i1_notcmp62103_push46_triangular54|thei_llvm_fpga_push_i1_notcmp62103_push46_triangular1|fifo                                                                                                                                                                                                ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i1_notexitcond57_triangular46|                                                            ; 1.0 (0.0)            ; 1.5 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond57_triangular46                                                                                                                                                                                                                                                                ; triangular_i_llvm_fpga_push_i1_notexitcond57_0                   ; N/A          ;
;                               |thei_llvm_fpga_push_i1_notexitcond57_triangular1|                                                          ; 1.0 (0.0)            ; 1.5 (0.2)                        ; 0.5 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond57_triangular46|thei_llvm_fpga_push_i1_notexitcond57_triangular1                                                                                                                                                                                                               ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                                   ; 1.0 (1.0)            ; 1.3 (1.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond57_triangular46|thei_llvm_fpga_push_i1_notexitcond57_triangular1|fifo                                                                                                                                                                                                          ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i1_push44_triangular13|                                                                   ; 0.5 (0.0)            ; 1.0 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|thei_llvm_fpga_push_i1_push44_triangular13                                                                                                                                                                                                                                                                       ; triangular_i_llvm_fpga_push_i1_push44_0                          ; N/A          ;
;                               |thei_llvm_fpga_push_i1_push44_triangular1|                                                                 ; 0.5 (0.0)            ; 1.0 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|thei_llvm_fpga_push_i1_push44_triangular13|thei_llvm_fpga_push_i1_push44_triangular1                                                                                                                                                                                                                             ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                                   ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|thei_llvm_fpga_push_i1_push44_triangular13|thei_llvm_fpga_push_i1_push44_triangular1|fifo                                                                                                                                                                                                                        ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i1_push45_triangular59|                                                                   ; 0.8 (0.0)            ; 1.0 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|thei_llvm_fpga_push_i1_push45_triangular59                                                                                                                                                                                                                                                                       ; triangular_i_llvm_fpga_push_i1_push45_0                          ; N/A          ;
;                               |thei_llvm_fpga_push_i1_push45_triangular1|                                                                 ; 0.8 (0.2)            ; 1.0 (0.2)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|thei_llvm_fpga_push_i1_push45_triangular59|thei_llvm_fpga_push_i1_push45_triangular1                                                                                                                                                                                                                             ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                                   ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|thei_llvm_fpga_push_i1_push45_triangular59|thei_llvm_fpga_push_i1_push45_triangular1|fifo                                                                                                                                                                                                                        ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i2_cleanups50_push40_triangular49|                                                        ; 1.3 (0.0)            ; 1.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|thei_llvm_fpga_push_i2_cleanups50_push40_triangular49                                                                                                                                                                                                                                                            ; triangular_i_llvm_fpga_push_i2_cleanups50_push40_0               ; N/A          ;
;                               |thei_llvm_fpga_push_i2_cleanups50_push40_triangular1|                                                      ; 1.3 (0.3)            ; 1.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|thei_llvm_fpga_push_i2_cleanups50_push40_triangular49|thei_llvm_fpga_push_i2_cleanups50_push40_triangular1                                                                                                                                                                                                       ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                                   ; 0.9 (0.9)            ; 1.0 (1.0)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|thei_llvm_fpga_push_i2_cleanups50_push40_triangular49|thei_llvm_fpga_push_i2_cleanups50_push40_triangular1|fifo                                                                                                                                                                                                  ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i32_i20_039102_push43_triangular16|                                                       ; 3.3 (0.0)            ; 5.2 (0.0)                        ; 1.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 15 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|thei_llvm_fpga_push_i32_i20_039102_push43_triangular16                                                                                                                                                                                                                                                           ; triangular_i_llvm_fpga_push_i32_i20_039102_push43_0              ; N/A          ;
;                               |thei_llvm_fpga_push_i32_i20_039102_push43_triangular1|                                                     ; 3.3 (0.2)            ; 5.2 (0.2)                        ; 1.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 15 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|thei_llvm_fpga_push_i32_i20_039102_push43_triangular16|thei_llvm_fpga_push_i32_i20_039102_push43_triangular1                                                                                                                                                                                                     ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                                   ; 3.0 (3.0)            ; 4.9 (4.9)                        ; 1.9 (1.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|thei_llvm_fpga_push_i32_i20_039102_push43_triangular16|thei_llvm_fpga_push_i32_i20_039102_push43_triangular1|fifo                                                                                                                                                                                                ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i32_k_035_push37_triangular38|                                                            ; 4.1 (0.0)            ; 4.2 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|thei_llvm_fpga_push_i32_k_035_push37_triangular38                                                                                                                                                                                                                                                                ; triangular_i_llvm_fpga_push_i32_k_035_push37_0                   ; N/A          ;
;                               |thei_llvm_fpga_push_i32_k_035_push37_triangular1|                                                          ; 4.1 (0.2)            ; 4.2 (0.2)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (1)               ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|thei_llvm_fpga_push_i32_k_035_push37_triangular38|thei_llvm_fpga_push_i32_k_035_push37_triangular1                                                                                                                                                                                                               ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                                   ; 3.8 (3.8)            ; 4.0 (4.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|thei_llvm_fpga_push_i32_k_035_push37_triangular38|thei_llvm_fpga_push_i32_k_035_push37_triangular1|fifo                                                                                                                                                                                                          ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i32_reorder_limiter_enter98_push42_triangular52|                                          ; 1.1 (0.0)            ; 1.1 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|thei_llvm_fpga_push_i32_reorder_limiter_enter98_push42_triangular52                                                                                                                                                                                                                                              ; triangular_i_llvm_fpga_push_i32_reorder_limiter_enter98_push42_0 ; N/A          ;
;                               |thei_llvm_fpga_push_i32_reorder_limiter_enter98_push42_triangular1|                                        ; 1.1 (0.2)            ; 1.1 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|thei_llvm_fpga_push_i32_reorder_limiter_enter98_push42_triangular52|thei_llvm_fpga_push_i32_reorder_limiter_enter98_push42_triangular1                                                                                                                                                                           ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                                   ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|thei_llvm_fpga_push_i32_reorder_limiter_enter98_push42_triangular52|thei_llvm_fpga_push_i32_reorder_limiter_enter98_push42_triangular1|fifo                                                                                                                                                                      ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i33_fpga_indvars_iv14_push36_triangular43|                                                ; 9.3 (0.0)            ; 9.7 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 34 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv14_push36_triangular43                                                                                                                                                                                                                                                    ; triangular_i_llvm_fpga_push_i33_fpga_indvars_iv14_push36_0       ; N/A          ;
;                               |thei_llvm_fpga_push_i33_fpga_indvars_iv14_push36_triangular1|                                              ; 9.3 (0.0)            ; 9.7 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 34 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv14_push36_triangular43|thei_llvm_fpga_push_i33_fpga_indvars_iv14_push36_triangular1                                                                                                                                                                                       ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                                   ; 9.3 (9.3)            ; 9.7 (9.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv14_push36_triangular43|thei_llvm_fpga_push_i33_fpga_indvars_iv14_push36_triangular1|fifo                                                                                                                                                                                  ; acl_data_fifo                                                    ; N/A          ;
;                      |thetriangular_B9_merge_reg_aunroll_x|                                                                               ; 16.7 (16.7)          ; 16.8 (16.8)                      ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 65 (65)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thetriangular_B9_merge_reg_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                           ; triangular_B9_merge_reg                                          ; N/A          ;
;                   |thetriangular_B9_branch|                                                                                               ; 1.3 (1.3)            ; 2.0 (2.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thetriangular_B9_branch                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; triangular_B9_branch                                             ; N/A          ;
;                   |thetriangular_B9_merge|                                                                                                ; 16.1 (16.1)          ; 16.1 (16.1)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 65 (65)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thetriangular_B9_merge                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; triangular_B9_merge                                              ; N/A          ;
;                |thebb_triangular_B9_sr_1_aunroll_x|                                                                                       ; 4.6 (4.6)            ; 20.3 (20.3)                      ; 15.8 (15.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 65 (65)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9_sr_1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; triangular_bb_B9_sr_1                                            ; N/A          ;
;                |thei_llvm_fpga_pipeline_keep_going40_triangular2_sr|                                                                      ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thei_llvm_fpga_pipeline_keep_going40_triangular2_sr                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; triangular_i_llvm_fpga_pipeline_keep_going40_2_sr                ; N/A          ;
;                |thei_llvm_fpga_pipeline_keep_going47_triangular6_sr|                                                                      ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thei_llvm_fpga_pipeline_keep_going47_triangular6_sr                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; triangular_i_llvm_fpga_pipeline_keep_going47_6_sr                ; N/A          ;
;                |thei_llvm_fpga_pipeline_keep_going71_triangular6_sr|                                                                      ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thei_llvm_fpga_pipeline_keep_going71_triangular6_sr                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; triangular_i_llvm_fpga_pipeline_keep_going71_6_sr                ; N/A          ;
;                |thei_llvm_fpga_pipeline_keep_going85_triangular2_sr|                                                                      ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thei_llvm_fpga_pipeline_keep_going85_triangular2_sr                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; triangular_i_llvm_fpga_pipeline_keep_going85_2_sr                ; N/A          ;
;                |thei_llvm_fpga_pipeline_keep_going_triangular6_sr|                                                                        ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thei_llvm_fpga_pipeline_keep_going_triangular6_sr                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; triangular_i_llvm_fpga_pipeline_keep_going_6_sr                  ; N/A          ;
;                |theloop_limiter_triangular0|                                                                                              ; 0.8 (0.0)            ; 0.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|theloop_limiter_triangular0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; triangular_loop_limiter_0                                        ; N/A          ;
;                   |thelimiter|                                                                                                            ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|theloop_limiter_triangular0|thelimiter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; acl_loop_limiter                                                 ; N/A          ;
;                |theloop_limiter_triangular1|                                                                                              ; 0.6 (0.0)            ; 0.6 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|theloop_limiter_triangular1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; triangular_loop_limiter_1                                        ; N/A          ;
;                   |thelimiter|                                                                                                            ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|theloop_limiter_triangular1|thelimiter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; acl_loop_limiter                                                 ; N/A          ;
;                |theloop_limiter_triangular2|                                                                                              ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|theloop_limiter_triangular2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; triangular_loop_limiter_2                                        ; N/A          ;
;                   |thelimiter|                                                                                                            ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|theloop_limiter_triangular2|thelimiter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; acl_loop_limiter                                                 ; N/A          ;
;                |theloop_limiter_triangular3|                                                                                              ; 1.5 (0.0)            ; 1.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|theloop_limiter_triangular3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; triangular_loop_limiter_3                                        ; N/A          ;
;                   |thelimiter|                                                                                                            ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|theloop_limiter_triangular3|thelimiter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; acl_loop_limiter                                                 ; N/A          ;
;                |theloop_limiter_triangular4|                                                                                              ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|theloop_limiter_triangular4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; triangular_loop_limiter_4                                        ; N/A          ;
;                   |thelimiter|                                                                                                            ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|theloop_limiter_triangular4|thelimiter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; acl_loop_limiter                                                 ; N/A          ;
;                |theloop_limiter_triangular5|                                                                                              ; 1.3 (0.0)            ; 1.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|theloop_limiter_triangular5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; triangular_loop_limiter_5                                        ; N/A          ;
;                   |thelimiter|                                                                                                            ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|theloop_limiter_triangular5|thelimiter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; acl_loop_limiter                                                 ; N/A          ;
+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------+
; Routing Usage Summary                                       ;
+------------------------------+------------------------------+
; Routing Resource Type        ; Usage                        ;
+------------------------------+------------------------------+
; Block interconnects          ; 10,836 / 3,375,986 ( < 1 % ) ;
; C27 interconnects            ; 97 / 56,741 ( < 1 % )        ;
; C4 interconnects             ; 5,464 / 2,570,048 ( < 1 % )  ;
; Direct links                 ; 2,226 / 3,375,986 ( < 1 % )  ;
; Global clocks                ; 1 / 32 ( 3 % )               ;
; Periphery clocks             ; 0 / 910 ( 0 % )              ;
; R3 interconnects             ; 3,182 / 1,214,760 ( < 1 % )  ;
; R32 interconnects            ; 88 / 99,472 ( < 1 % )        ;
; R32/C27 interconnect drivers ; 143 / 385,136 ( < 1 % )      ;
; R6 interconnects             ; 4,741 / 2,336,152 ( < 1 % )  ;
; Regional clock lefts         ; 0 / 16 ( 0 % )               ;
; Regional clock out bottoms   ; 0 / 16 ( 0 % )               ;
; Regional clock out tops      ; 0 / 16 ( 0 % )               ;
; Regional clock rights        ; 0 / 16 ( 0 % )               ;
; Regional clocks              ; 0 / 16 ( 0 % )               ;
; Spine buffers                ; 7 / 704 ( < 1 % )            ;
; Spine clocks                 ; 8 / 1,056 ( < 1 % )          ;
; Spine feedthroughs           ; 0 / 1,024 ( 0 % )            ;
+------------------------------+------------------------------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
; clock           ; clock                ; 856.5             ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Destination Register                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Delay Added in ns ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; triangular_inst|triangular_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[47]                                                                                                                                                                                                                                                                                                                                                                                                                                             ; triangular_inst|triangular_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.address[47]                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 0.441             ;
; triangular_inst|triangular_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.address[42]                                                                                                                                                                                                                                                                                                                                                                                                                                             ; triangular_inst|triangular_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.address[42]                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 0.424             ;
; triangular_inst|triangular_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[6]                                                                                                                                                                                                                                                                                                                                                                                                                                              ; triangular_inst|triangular_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.address[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 0.371             ;
; triangular_inst|triangular_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[55]                                                                                                                                                                                                                                                                                                                                                                                                                                             ; triangular_inst|triangular_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.address[55]                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 0.364             ;
; triangular_inst|triangular_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[50]                                                                                                                                                                                                                                                                                                                                                                                                                                             ; triangular_inst|triangular_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.address[50]                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 0.358             ;
; triangular_inst|triangular_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[49]                                                                                                                                                                                                                                                                                                                                                                                                                                             ; triangular_inst|triangular_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.address[49]                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 0.344             ;
; triangular_inst|triangular_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[2]                                                                                                                                                                                                                                                                                                                                                                                                                                              ; triangular_inst|triangular_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.address[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 0.341             ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_triangular2_triangular9|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_triangular2_triangular1|source_NO_SHIFT_REG[46]                                                                                                                                                                                                                            ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_ffwd_dest_p1024i32_x4427_triangular0|thei_llvm_fpga_ffwd_dest_p1024i32_x4427_triangular1|gen_stallable.data_reg[46]                                                                                                                                                                                                                                                                                  ; 0.341             ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_triangular2_triangular9|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_triangular2_triangular1|source_NO_SHIFT_REG[29]                                                                                                                                                                                                                            ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_ffwd_dest_p1024i32_x4427_triangular0|thei_llvm_fpga_ffwd_dest_p1024i32_x4427_triangular1|gen_stallable.data_reg[29]                                                                                                                                                                                                                                                                                  ; 0.341             ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_triangular2_triangular9|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_triangular2_triangular1|source_NO_SHIFT_REG[20]                                                                                                                                                                                                                            ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_ffwd_dest_p1024i32_x4427_triangular0|thei_llvm_fpga_ffwd_dest_p1024i32_x4427_triangular1|gen_stallable.data_reg[20]                                                                                                                                                                                                                                                                                  ; 0.338             ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_triangular2_triangular9|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_triangular2_triangular1|source_NO_SHIFT_REG[35]                                                                                                                                                                                                                            ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_ffwd_dest_p1024i32_x4427_triangular0|thei_llvm_fpga_ffwd_dest_p1024i32_x4427_triangular1|gen_stallable.data_reg[35]                                                                                                                                                                                                                                                                                  ; 0.337             ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_sfc_s_c0_in_for_body6_triangulars_c0_enter14715_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_triangulars_c0_enter14715_triangular0_aunroll_x|valid_fanout_reg7_q[0]                                                                                                                                                                                                                     ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_sfc_s_c0_in_for_body6_triangulars_c0_enter14715_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_triangulars_c0_enter14715_triangular0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a100i32_a4529_triangular17|thei_llvm_fpga_ffwd_dest_p1024a100i32_a4529_triangular1|gen_stallable.valid_reg                                                                                                                ; 0.331             ;
; triangular_inst|triangular_internal_inst|avmm_0_.global_icavmm_0_rw|dp[1].dp|pipe_r.req.address[52]                                                                                                                                                                                                                                                                                                                                                                                                                                             ; triangular_inst|triangular_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.address[52]                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 0.328             ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_triangular2_triangular9|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_triangular2_triangular1|source_NO_SHIFT_REG[16]                                                                                                                                                                                                                            ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_ffwd_dest_p1024i32_x4427_triangular0|thei_llvm_fpga_ffwd_dest_p1024i32_x4427_triangular1|gen_stallable.data_reg[16]                                                                                                                                                                                                                                                                                  ; 0.321             ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thetriangular_B5_merge_reg_aunroll_x|triangular_B5_merge_reg_data_reg_3_x_q[10]                                                                                                                                                                                                                                                                                                                        ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_sfc_s_c0_in_for_body6_triangulars_c0_enter14715_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_triangulars_c0_enter14715_triangular0_aunroll_x|redist6_sync_together68_aunroll_x_in_c0_eni5_2_tpl_1_q[10]                                                                                                                                                                                              ; 0.321             ;
; triangular_A_reg[49]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_iord_bl_call_triangular_unnamed_triangular1_triangular7_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_data[114]                                                                                                                                                                                                                        ; 0.315             ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_triangular2_triangular9|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_triangular2_triangular1|source_NO_SHIFT_REG[33]                                                                                                                                                                                                                            ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_ffwd_dest_p1024i32_x4427_triangular0|thei_llvm_fpga_ffwd_dest_p1024i32_x4427_triangular1|gen_stallable.data_reg[33]                                                                                                                                                                                                                                                                                  ; 0.315             ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_triangular2_triangular9|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_triangular2_triangular1|source_NO_SHIFT_REG[32]                                                                                                                                                                                                                            ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_ffwd_dest_p1024i32_x4427_triangular0|thei_llvm_fpga_ffwd_dest_p1024i32_x4427_triangular1|gen_stallable.data_reg[32]                                                                                                                                                                                                                                                                                  ; 0.315             ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_triangular2_triangular9|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_triangular2_triangular1|source_NO_SHIFT_REG[15]                                                                                                                                                                                                                            ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_ffwd_dest_p1024i32_x4427_triangular0|thei_llvm_fpga_ffwd_dest_p1024i32_x4427_triangular1|gen_stallable.data_reg[15]                                                                                                                                                                                                                                                                                  ; 0.314             ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_triangular2_triangular9|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_triangular2_triangular1|source_NO_SHIFT_REG[26]                                                                                                                                                                                                                            ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_ffwd_dest_p1024i32_x4427_triangular0|thei_llvm_fpga_ffwd_dest_p1024i32_x4427_triangular1|gen_stallable.data_reg[26]                                                                                                                                                                                                                                                                                  ; 0.314             ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_triangular2_triangular9|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_triangular2_triangular1|source_NO_SHIFT_REG[42]                                                                                                                                                                                                                            ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_ffwd_dest_p1024i32_x4427_triangular0|thei_llvm_fpga_ffwd_dest_p1024i32_x4427_triangular1|gen_stallable.data_reg[42]                                                                                                                                                                                                                                                                                  ; 0.314             ;
; triangular_inst|triangular_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[59]                                                                                                                                                                                                                                                                                                                                                                                                                                             ; triangular_inst|triangular_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.address[59]                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 0.311             ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_triangular2_triangular9|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_triangular2_triangular1|source_NO_SHIFT_REG[50]                                                                                                                                                                                                                            ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_ffwd_dest_p1024i32_x4427_triangular0|thei_llvm_fpga_ffwd_dest_p1024i32_x4427_triangular1|gen_stallable.data_reg[50]                                                                                                                                                                                                                                                                                  ; 0.311             ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_triangular2_triangular9|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_triangular2_triangular1|source_NO_SHIFT_REG[30]                                                                                                                                                                                                                            ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_ffwd_dest_p1024i32_x4427_triangular0|thei_llvm_fpga_ffwd_dest_p1024i32_x4427_triangular1|gen_stallable.data_reg[30]                                                                                                                                                                                                                                                                                  ; 0.311             ;
; triangular_inst|triangular_internal_inst|avmm_0_.global_icavmm_0_rw|dp[1].dp|pipe_r.req.address[51]                                                                                                                                                                                                                                                                                                                                                                                                                                             ; triangular_inst|triangular_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.address[51]                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 0.311             ;
; triangular_n_reg[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_iord_bl_call_triangular_unnamed_triangular1_triangular7_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_data[133]                                                                                                                                                                                                                        ; 0.307             ;
; triangular_inst|triangular_internal_inst|avmm_0_.global_icavmm_0_rw|dp[1].dp|pipe_r.req.address[42]                                                                                                                                                                                                                                                                                                                                                                                                                                             ; triangular_inst|triangular_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.address[42]                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 0.307             ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_triangular2_triangular9|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_triangular2_triangular1|source_NO_SHIFT_REG[36]                                                                                                                                                                                                                            ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_ffwd_dest_p1024i32_x4427_triangular0|thei_llvm_fpga_ffwd_dest_p1024i32_x4427_triangular1|gen_stallable.data_reg[36]                                                                                                                                                                                                                                                                                  ; 0.307             ;
; triangular_inst|triangular_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.byteenable[6]                                                                                                                                                                                                                                                                                                                                                                                                                                           ; triangular_avmm_0_rw_byteenable[6]~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 0.305             ;
; triangular_inst|triangular_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.address[9]                                                                                                                                                                                                                                                                                                                                                                                                                                              ; triangular_avmm_0_rw_address[12]~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 0.305             ;
; triangular_inst|triangular_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[18]                                                                                                                                                                                                                                                                                                                                                                                                                                             ; triangular_inst|triangular_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.address[18]                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 0.304             ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_triangular2_triangular9|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_triangular2_triangular1|source_NO_SHIFT_REG[41]                                                                                                                                                                                                                            ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_ffwd_dest_p1024i32_x4427_triangular0|thei_llvm_fpga_ffwd_dest_p1024i32_x4427_triangular1|gen_stallable.data_reg[41]                                                                                                                                                                                                                                                                                  ; 0.304             ;
; triangular_A_reg[54]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_iord_bl_call_triangular_unnamed_triangular1_triangular7_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_data[119]                                                                                                                                                                                                                        ; 0.304             ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist4_sync_together131_aunroll_x_in_c0_eni12_4_tpl_2_q[7]                                                                                                                                                                              ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist26_i_llvm_fpga_pop_i32_k_035_pop37_triangular23_out_data_out_1_q[7]                                                                                                                                                                             ; 0.304             ;
; triangular_inst|triangular_internal_inst|avmm_0_.global_icavmm_0_rw|dp[1].dp|pipe_r.req.address[26]                                                                                                                                                                                                                                                                                                                                                                                                                                             ; triangular_inst|triangular_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.address[26]                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 0.304             ;
; triangular_inst|triangular_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.address[16]                                                                                                                                                                                                                                                                                                                                                                                                                                             ; triangular_avmm_0_rw_address[19]~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 0.304             ;
; triangular_inst|triangular_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[56]                                                                                                                                                                                                                                                                                                                                                                                                                                             ; triangular_inst|triangular_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.address[56]                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 0.301             ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4_sr_0_aunroll_x|sr_0_x_q[28]                                                                                                                                                                                                                                                                                                                                                                                                             ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|redist1_stall_entry_o4_1_0_q[28]                                                                                                                                                                                                                                                                                                                                                                                    ; 0.301             ;
; triangular_inst|triangular_internal_inst|avmm_0_.global_icavmm_0_rw|dp[1].dp|pipe_r.req.address[38]                                                                                                                                                                                                                                                                                                                                                                                                                                             ; triangular_inst|triangular_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.address[38]                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 0.301             ;
; triangular_A_reg[52]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_iord_bl_call_triangular_unnamed_triangular1_triangular7_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_data[117]                                                                                                                                                                                                                        ; 0.301             ;
; triangular_inst|triangular_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.address[5]                                                                                                                                                                                                                                                                                                                                                                                                                                              ; triangular_avmm_0_rw_address[8]~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 0.301             ;
; triangular_A_reg[51]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_iord_bl_call_triangular_unnamed_triangular1_triangular7_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_data[116]                                                                                                                                                                                                                        ; 0.298             ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_triangular2_triangular9|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_triangular2_triangular1|source_NO_SHIFT_REG[27]                                                                                                                                                                                                                            ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_ffwd_dest_p1024i32_x4427_triangular0|thei_llvm_fpga_ffwd_dest_p1024i32_x4427_triangular1|gen_stallable.data_reg[27]                                                                                                                                                                                                                                                                                  ; 0.298             ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thereaddata_reg_unnamed_triangular8_triangular0|readdata_reg_unnamed_triangular8_triangular0_data_reg_q[21]                                                                                                                                                                                                                                         ; triangular_inst|triangular_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][25]                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 0.298             ;
; triangular_inst|triangular_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[58]                                                                                                                                                                                                                                                                                                                                                                                                                                             ; triangular_inst|triangular_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.address[58]                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 0.298             ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_triangular2_triangular9|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_triangular2_triangular1|source_NO_SHIFT_REG[48]                                                                                                                                                                                                                            ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_ffwd_dest_p1024i32_x4427_triangular0|thei_llvm_fpga_ffwd_dest_p1024i32_x4427_triangular1|gen_stallable.data_reg[48]                                                                                                                                                                                                                                                                                  ; 0.297             ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_triangular2_triangular9|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_triangular2_triangular1|source_NO_SHIFT_REG[24]                                                                                                                                                                                                                            ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_ffwd_dest_p1024i32_x4427_triangular0|thei_llvm_fpga_ffwd_dest_p1024i32_x4427_triangular1|gen_stallable.data_reg[24]                                                                                                                                                                                                                                                                                  ; 0.295             ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_triangular2_triangular9|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_triangular2_triangular1|source_NO_SHIFT_REG[19]                                                                                                                                                                                                                            ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_ffwd_dest_p1024i32_x4427_triangular0|thei_llvm_fpga_ffwd_dest_p1024i32_x4427_triangular1|gen_stallable.data_reg[19]                                                                                                                                                                                                                                                                                  ; 0.295             ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4_sr_0_aunroll_x|sr_0_x_q[1]                                                                                                                                                                                                                                                                                                                                                                                                              ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|redist1_stall_entry_o4_1_0_q[1]                                                                                                                                                                                                                                                                                                                                                                                     ; 0.295             ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_triangular2_triangular9|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_triangular2_triangular1|source_NO_SHIFT_REG[12]                                                                                                                                                                                                                            ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_ffwd_dest_p1024i32_x4427_triangular0|thei_llvm_fpga_ffwd_dest_p1024i32_x4427_triangular1|gen_stallable.data_reg[12]                                                                                                                                                                                                                                                                                  ; 0.295             ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thetriangular_B5_merge_reg_aunroll_x|triangular_B5_merge_reg_data_reg_3_x_q[6]                                                                                                                                                                                                                                                                                                                         ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_sfc_s_c0_in_for_body6_triangulars_c0_enter14715_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_triangulars_c0_enter14715_triangular0_aunroll_x|redist6_sync_together68_aunroll_x_in_c0_eni5_2_tpl_1_q[6]                                                                                                                                                                                               ; 0.295             ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_triangular2_triangular9|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_triangular2_triangular1|source_NO_SHIFT_REG[31]                                                                                                                                                                                                                            ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_ffwd_dest_p1024i32_x4427_triangular0|thei_llvm_fpga_ffwd_dest_p1024i32_x4427_triangular1|gen_stallable.data_reg[31]                                                                                                                                                                                                                                                                                  ; 0.294             ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_triangular2_triangular9|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_triangular2_triangular1|source_NO_SHIFT_REG[22]                                                                                                                                                                                                                            ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_ffwd_dest_p1024i32_x4427_triangular0|thei_llvm_fpga_ffwd_dest_p1024i32_x4427_triangular1|gen_stallable.data_reg[22]                                                                                                                                                                                                                                                                                  ; 0.294             ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4_sr_0_aunroll_x|sr_0_x_q[2]                                                                                                                                                                                                                                                                                                                                                                                                              ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|redist1_stall_entry_o4_1_0_q[2]                                                                                                                                                                                                                                                                                                                                                                                     ; 0.294             ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thereaddata_reg_unnamed_triangular8_triangular0|readdata_reg_unnamed_triangular8_triangular0_data_reg_q[3]                                                                                                                                                                                                                                          ; triangular_inst|triangular_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][7]                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 0.294             ;
; triangular_inst|triangular_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.address[14]                                                                                                                                                                                                                                                                                                                                                                                                                                             ; triangular_avmm_0_rw_address[17]~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 0.294             ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_triangular2_triangular9|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_triangular2_triangular1|source_NO_SHIFT_REG[14]                                                                                                                                                                                                                            ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_ffwd_dest_p1024i32_x4427_triangular0|thei_llvm_fpga_ffwd_dest_p1024i32_x4427_triangular1|gen_stallable.data_reg[14]                                                                                                                                                                                                                                                                                  ; 0.294             ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4_sr_0_aunroll_x|sr_0_x_q[42]                                                                                                                                                                                                                                                                                                                                                                                                             ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|redist1_stall_entry_o4_1_0_q[42]                                                                                                                                                                                                                                                                                                                                                                                    ; 0.294             ;
; triangular_inst|triangular_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.byteenable[3]                                                                                                                                                                                                                                                                                                                                                                                                                                           ; triangular_avmm_0_rw_byteenable[3]~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 0.294             ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thereaddata_reg_unnamed_triangular8_triangular0|readdata_reg_unnamed_triangular8_triangular0_data_reg_q[28]                                                                                                                                                                                                                                         ; triangular_inst|triangular_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][32]                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 0.294             ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region|thetriangular_B13_merge_reg_aunroll_x|triangular_B13_merge_reg_data_reg_2_x_q[14]                                                                                                                                                                                                                                                                                                                    ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region|thei_sfc_s_c0_in_for_body55_triangulars_c0_enter22817_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body55_triangulars_c0_enter22817_triangular0_aunroll_x|redist7_sync_together82_aunroll_x_in_c0_eni3227_2_tpl_1_q[14]                                                                                                                                                                                       ; 0.294             ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4_sr_0_aunroll_x|sr_0_x_q[54]                                                                                                                                                                                                                                                                                                                                                                                                             ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|redist1_stall_entry_o4_1_0_q[54]                                                                                                                                                                                                                                                                                                                                                                                    ; 0.291             ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4_sr_0_aunroll_x|sr_0_x_q[27]                                                                                                                                                                                                                                                                                                                                                                                                             ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|redist1_stall_entry_o4_1_0_q[27]                                                                                                                                                                                                                                                                                                                                                                                    ; 0.291             ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4_sr_0_aunroll_x|sr_0_x_q[11]                                                                                                                                                                                                                                                                                                                                                                                                             ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|redist1_stall_entry_o4_1_0_q[11]                                                                                                                                                                                                                                                                                                                                                                                    ; 0.291             ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4_sr_0_aunroll_x|sr_0_x_q[13]                                                                                                                                                                                                                                                                                                                                                                                                             ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|redist1_stall_entry_o4_1_0_q[13]                                                                                                                                                                                                                                                                                                                                                                                    ; 0.291             ;
; triangular_inst|triangular_internal_inst|avmm_0_.global_icavmm_0_rw|dp[1].dp|pipe_r.req.address[37]                                                                                                                                                                                                                                                                                                                                                                                                                                             ; triangular_inst|triangular_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.address[37]                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 0.288             ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4_sr_0_aunroll_x|sr_0_x_q[5]                                                                                                                                                                                                                                                                                                                                                                                                              ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|redist1_stall_entry_o4_1_0_q[5]                                                                                                                                                                                                                                                                                                                                                                                     ; 0.288             ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4_sr_0_aunroll_x|sr_0_x_q[8]                                                                                                                                                                                                                                                                                                                                                                                                              ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|redist1_stall_entry_o4_1_0_q[8]                                                                                                                                                                                                                                                                                                                                                                                     ; 0.288             ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4_sr_0_aunroll_x|sr_0_x_q[46]                                                                                                                                                                                                                                                                                                                                                                                                             ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|redist1_stall_entry_o4_1_0_q[46]                                                                                                                                                                                                                                                                                                                                                                                    ; 0.288             ;
; triangular_inst|triangular_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.byteenable[7]                                                                                                                                                                                                                                                                                                                                                                                                                                           ; triangular_avmm_0_rw_byteenable[7]~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 0.288             ;
; triangular_inst|triangular_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.address[4]                                                                                                                                                                                                                                                                                                                                                                                                                                              ; triangular_avmm_0_rw_address[7]~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 0.288             ;
; triangular_inst|triangular_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.byteenable[2]                                                                                                                                                                                                                                                                                                                                                                                                                                           ; triangular_avmm_0_rw_byteenable[2]~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 0.287             ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4_sr_0_aunroll_x|sr_0_x_q[29]                                                                                                                                                                                                                                                                                                                                                                                                             ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|redist1_stall_entry_o4_1_0_q[29]                                                                                                                                                                                                                                                                                                                                                                                    ; 0.285             ;
; triangular_inst|triangular_internal_inst|avmm_0_.global_icavmm_0_rw|dp[1].dp|pipe_r.req.address[22]                                                                                                                                                                                                                                                                                                                                                                                                                                             ; triangular_inst|triangular_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.address[22]                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 0.285             ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4_sr_0_aunroll_x|sr_0_x_q[48]                                                                                                                                                                                                                                                                                                                                                                                                             ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|redist1_stall_entry_o4_1_0_q[48]                                                                                                                                                                                                                                                                                                                                                                                    ; 0.285             ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4_sr_0_aunroll_x|sr_0_x_q[39]                                                                                                                                                                                                                                                                                                                                                                                                             ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|redist1_stall_entry_o4_1_0_q[39]                                                                                                                                                                                                                                                                                                                                                                                    ; 0.285             ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thetriangular_B5_branch|c0_exe3158_reg_q[44]                                                                                                                                                                                                                                                                                                                                                                                            ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4_sr_0_aunroll_x|sr_0_x_q[44]                                                                                                                                                                                                                                                                                                                                                                                                                          ; 0.285             ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thetriangular_B5_merge_reg_aunroll_x|triangular_B5_merge_reg_data_reg_3_x_q[14]                                                                                                                                                                                                                                                                                                                        ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_sfc_s_c0_in_for_body6_triangulars_c0_enter14715_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_triangulars_c0_enter14715_triangular0_aunroll_x|redist6_sync_together68_aunroll_x_in_c0_eni5_2_tpl_1_q[14]                                                                                                                                                                                              ; 0.284             ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thetriangular_B5_branch|c0_exe3158_reg_q[29]                                                                                                                                                                                                                                                                                                                                                                                            ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4_sr_0_aunroll_x|sr_0_x_q[29]                                                                                                                                                                                                                                                                                                                                                                                                                          ; 0.284             ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thetriangular_B5_branch|c0_exe3158_reg_q[5]                                                                                                                                                                                                                                                                                                                                                                                             ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4_sr_0_aunroll_x|sr_0_x_q[5]                                                                                                                                                                                                                                                                                                                                                                                                                           ; 0.284             ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4_sr_0_aunroll_x|sr_0_x_q[12]                                                                                                                                                                                                                                                                                                                                                                                                             ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|redist1_stall_entry_o4_1_0_q[12]                                                                                                                                                                                                                                                                                                                                                                                    ; 0.284             ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4_sr_0_aunroll_x|sr_0_x_q[6]                                                                                                                                                                                                                                                                                                                                                                                                              ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|redist1_stall_entry_o4_1_0_q[6]                                                                                                                                                                                                                                                                                                                                                                                     ; 0.284             ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4_sr_0_aunroll_x|sr_0_x_q[4]                                                                                                                                                                                                                                                                                                                                                                                                              ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|redist1_stall_entry_o4_1_0_q[4]                                                                                                                                                                                                                                                                                                                                                                                     ; 0.281             ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_triangular2_triangular9|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_triangular2_triangular1|source_NO_SHIFT_REG[13]                                                                                                                                                                                                                            ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_ffwd_dest_p1024i32_x4427_triangular0|thei_llvm_fpga_ffwd_dest_p1024i32_x4427_triangular1|gen_stallable.data_reg[13]                                                                                                                                                                                                                                                                                  ; 0.281             ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4_sr_0_aunroll_x|sr_0_x_q[47]                                                                                                                                                                                                                                                                                                                                                                                                             ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|redist1_stall_entry_o4_1_0_q[47]                                                                                                                                                                                                                                                                                                                                                                                    ; 0.281             ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4_sr_0_aunroll_x|sr_0_x_q[33]                                                                                                                                                                                                                                                                                                                                                                                                             ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|redist1_stall_entry_o4_1_0_q[33]                                                                                                                                                                                                                                                                                                                                                                                    ; 0.281             ;
; triangular_inst|triangular_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.writedata[51]                                                                                                                                                                                                                                                                                                                                                                                                                                           ; triangular_avmm_0_rw_writedata[51]~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 0.281             ;
; triangular_n_reg[17]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_llvm_fpga_ffwd_source_i32_unnamed_triangular4_triangular11|thei_llvm_fpga_ffwd_source_i32_unnamed_triangular4_triangular1|source_NO_SHIFT_REG[17]                                                                                                                                                                                                                                                  ; 0.281             ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4_sr_0_aunroll_x|sr_0_x_q[52]                                                                                                                                                                                                                                                                                                                                                                                                             ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|redist1_stall_entry_o4_1_0_q[52]                                                                                                                                                                                                                                                                                                                                                                                    ; 0.280             ;
; triangular_inst|triangular_internal_inst|avmm_0_.global_icavmm_0_rw|dp[1].dp|pipe_r.req.address[24]                                                                                                                                                                                                                                                                                                                                                                                                                                             ; triangular_inst|triangular_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.address[24]                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 0.280             ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body29_triangulars_c0_exit206_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body29_triangulars_c0_exit206_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body29_triangulars_c0_exit206_triangular0|ms.acl_mid_speed_fifo_inst|write_into_fifo_ESM1 ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body29_triangulars_c0_exit206_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body29_triangulars_c0_exit206_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body29_triangulars_c0_exit206_triangular0|ms.acl_mid_speed_fifo_inst|addr_match_inst|threshold_reached ; 0.280             ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_sfc_s_c0_in_for_body6_triangulars_c0_enter14715_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_triangulars_c0_enter14715_triangular0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a100i32_a4529_triangular17|thei_llvm_fpga_ffwd_dest_p1024a100i32_a4529_triangular1|gen_stallable.valid_reg                                                                                                   ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_sfc_s_c0_in_for_body6_triangulars_c0_enter14715_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_triangulars_c0_enter14715_triangular0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a100i32_a4529_triangular17|thei_llvm_fpga_ffwd_dest_p1024a100i32_a4529_triangular1|gen_stallable.valid_reg                                                                                                                ; 0.280             ;
; triangular_inst|triangular_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[57]                                                                                                                                                                                                                                                                                                                                                                                                                                             ; triangular_inst|triangular_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.address[57]                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 0.280             ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_sfc_s_c0_in_for_body6_triangulars_c0_enter14715_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body6_triangulars_c0_enter14715_triangular0_aunroll_x|redist19_i_idxprom_triangular14_vt_join_q_2_q[9]                                                                                                                                                                                           ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a9~reg0                                                                                                                                                                                                                                                                ; 0.278             ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thetriangular_B5_branch|c0_exe3158_reg_q[30]                                                                                                                                                                                                                                                                                                                                                                                            ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4_sr_0_aunroll_x|sr_0_x_q[30]                                                                                                                                                                                                                                                                                                                                                                                                                          ; 0.278             ;
; triangular_inst|triangular_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.address[12]                                                                                                                                                                                                                                                                                                                                                                                                                                             ; triangular_avmm_0_rw_address[15]~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 0.278             ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist41_i_arrayidx396_triangular32_vt_select_63_b_3_inputreg0_q[6]                                                                                                                                                                      ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body29_triangulars_c0_enter19216_triangular0_aunroll_x|redist41_i_arrayidx396_triangular32_vt_select_63_b_3_delay_0[6]                                                                                                                                                                                       ; 0.278             ;
; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4_sr_0_aunroll_x|sr_0_x_q[44]                                                                                                                                                                                                                                                                                                                                                                                                             ; triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|redist1_stall_entry_o4_1_0_q[44]                                                                                                                                                                                                                                                                                                                                                                                    ; 0.277             ;
; triangular_inst|triangular_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.writedata[2]                                                                                                                                                                                                                                                                                                                                                                                                                                            ; triangular_avmm_0_rw_writedata[2]~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 0.277             ;
; triangular_inst|triangular_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.writedata[39]                                                                                                                                                                                                                                                                                                                                                                                                                                           ; triangular_avmm_0_rw_writedata[39]~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 0.277             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+----------------------------------------------------------------------------------+
; Fitter HSLP Summary                                                              ;
+--------------------------------------------------------+-----------------+-------+
; Resource                                               ; Usage           ; %     ;
+--------------------------------------------------------+-----------------+-------+
;                                                        ;                 ;       ;
; Programmable power technology high-speed tiles         ; 306 / 18,244    ; 2 %   ;
; Programmable power technology low-power tiles          ; 17,938 / 18,244 ; 98 %  ;
;     -- low-power tiles that are used by the design     ; 165 / 17,938    ; < 1 % ;
;     -- unused tiles (low-power)                        ; 17,773 / 17,938 ; 99 %  ;
;                                                        ;                 ;       ;
; Programmable power technology high-speed LAB tiles     ; 233 / 13,898    ; 2 %   ;
; Programmable power technology low-power LAB tiles      ; 13,665 / 13,898 ; 98 %  ;
;     -- low-power LAB tiles that are used by the design ; 165 / 13,665    ; 1 %   ;
;     -- unused LAB tiles (low-power)                    ; 13,500 / 13,665 ; 99 %  ;
;                                                        ;                 ;       ;
+--------------------------------------------------------+-----------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------+----------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+----------------------------+
; Name                        ; Ignored Entity ; Ignored From ; Ignored To                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Ignored Value ; Ignored Source             ;
+-----------------------------+----------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+----------------------------+
; Synchronizer Identification ; triangular     ;              ; triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B10|thebb_triangular_B10_stall_region|thei_sfc_s_c0_in_for_cond52_preheader_triangulars_c0_enter21614_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond52_preheader_triangulars_c0_exit221_triangular0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; triangular     ;              ; triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B13|thebb_triangular_B13_stall_region|thei_sfc_s_c0_in_for_body55_triangulars_c0_enter22817_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body55_triangulars_c0_exit235_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body55_triangulars_c0_exit235_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body55_triangulars_c0_exit235_triangular0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                         ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; triangular     ;              ; triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter13812_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit142_triangular0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                   ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; triangular     ;              ; triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                                                                                                                                                     ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; triangular     ;              ; triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_unnamed_triangular8_triangular2|thei_llvm_fpga_mem_unnamed_triangular8_triangular1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                                                           ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; triangular     ;              ; triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|theredist0_i_arrayidx162_triangular0_narrow_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                                                                                                                       ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; triangular     ;              ; triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                                                                                                                                                     ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; triangular     ;              ; triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                                                                                                                                                     ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; triangular     ;              ; triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_mem_unnamed_triangular9_triangular3|thei_llvm_fpga_mem_unnamed_triangular9_triangular1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                                                           ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; triangular     ;              ; triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B8|thebb_triangular_B8_stall_region|thei_sfc_s_c0_in_for_body24_triangulars_c0_enter16413_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body24_triangulars_c0_exit177_triangular0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                           ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; triangular     ;              ; triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B9|thebb_triangular_B9_stall_region|thei_sfc_s_c0_in_for_body29_triangulars_c0_enter19216_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body29_triangulars_c0_exit206_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body29_triangulars_c0_exit206_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body29_triangulars_c0_exit206_triangular0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                           ; FORCED        ; Compiler or HDL Assignment ;
+-----------------------------+----------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+----------------------------+


+-------------------------------------------------------------------------------------------+
; Fitter INI Usage                                                                          ;
+----------------------+--------------------------------------------------------------------+
; Option               ; Usage                                                              ;
+----------------------+--------------------------------------------------------------------+
; Initialization file: ; /home/dirren/IntelHLS/triangular/test-fpga.prj/quartus/quartus.ini ;
+----------------------+--------------------------------------------------------------------+


+-----------------+
; Fitter Messages ;
+-----------------+
Can't read Quartus Prime message file /home/dirren/IntelHLS/triangular/test-fpga.prj/quartus/qdb/_compiler/quartus_compile/_flat/21.4.0/legacy/1/quartus_compile.fit.plan.header.qmsgdb.
Make sure the file exists and is up to date, and you have permission to read and write the file.
Info (16677): Loading synthesized database.
Info (16734): Loading "synthesized" snapshot for partition "root_partition".
Info (16734): Loading "synthesized" snapshot for partition "component_triangular".
Info (16678): Successfully loaded synthesized database: elapsed time is 00:00:05.
Info (16303): Superior Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time
Info (119006): Selected device 10AX115U1F45I1SG for design "quartus_compile"
Info (21076): Core supply voltage operating condition is not set. Assuming a default value of '0.9V'.
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '100'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '-40'.
Info (171004): Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (12262): Starting Fitter periphery placement operations
Info (12290): Loading the periphery placement data.
Info (12291): Periphery placement data loaded: elapsed time is 00:00:54
Info (12627): Pin ~ALTERA_DATA0~ is reserved at location AV33
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (16210): Plan updated with currently enabled project assignments.
Info (12295): Periphery placement of all unplaced cells complete: elapsed time is 00:00:00
Critical Warning (17951): There are 96 unused RX channels in the design.
    Info (19540): Add the QSF assignment 'set_instance_assignment -name PRESERVE_UNUSED_XCVR_CHANNEL ON -to <pin_name>' for each unused channel that will be used in future.
    Info (19541): The above QSF assignment will preserve the performance of specified channels over time, and works only if the design uses at least 1 transceiver channel.
Critical Warning (18655): There are 96 unused TX channels in the design.
    Info (19540): Add the QSF assignment 'set_instance_assignment -name PRESERVE_UNUSED_XCVR_CHANNEL ON -to <pin_name>' for each unused channel that will be used in future.
    Info (19541): The above QSF assignment will preserve the performance of specified channels over time, and works only if the design uses at least 1 transceiver channel.
Info (11191): Automatically promoted 1 clock (1 global)
    Info (13173): clock~CLKENA0 (5389 fanout) drives Global Clock Region, with the buffer placed at CLKCTRL_2A_G_I0
Info (20360): 4 wire LUT(s) were inserted to tie-off unconnected input partition boundary ports in the design.
Info (19539): Reading the HDL-embedded SDC files elapsed 00:00:00.
Info (332104): Reading SDC File: 'quartus_compile.sdc'
Info (19449): Reading SDC files elapsed 00:00:01.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):    1.000        clock
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 371 registers into blocks of type MLAB cell
Info (20273): Intermediate fitter snapshots will not be committed because ENABLE_INTERMEDIATE_SNAPSHOTS QSF assignment is disabled during compilation.
Info (12517): Periphery placement operations ending: elapsed time is 00:01:22
Info (11165): Fitter preparation operations ending: elapsed time is 00:01:19
Info (18252): The Fitter is using Physical Synthesis.
Info (22300): Design uses Placement Effort Multiplier = 1.0.
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:11
Info (11888): Total time spent on timing analysis during Global Placement is 2.22 seconds.
Info (18258): Fitter Physical Synthesis operations beginning
Info (18259): Fitter Physical Synthesis operations ending: elapsed time is 00:00:00
Info (11888): Total time spent on timing analysis during Physical Synthesis is 0.00 seconds.
Info (22300): Design uses Placement Effort Multiplier = 1.0.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:05
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:35
Info (11888): Total time spent on timing analysis during Global Placement is 0.01 seconds.
Info (18258): Fitter Physical Synthesis operations beginning
Info (18259): Fitter Physical Synthesis operations ending: elapsed time is 00:00:00
Info (11888): Total time spent on timing analysis during Physical Synthesis is 0.00 seconds.
Info (22300): Design uses Placement Effort Multiplier = 1.0.
Info (170189): Fitter placement preparation operations beginning
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:01
Info (11888): Total time spent on timing analysis during Placement is 0.00 seconds.
Info (170193): Fitter routing operations beginning
Info (11888): Total time spent on timing analysis during Routing is 1.45 seconds.
Info (16607): Fitter routing operations ending: elapsed time is 00:01:48
Info (22300): Design uses Placement Effort Multiplier = 1.0.
Info (11888): Total time spent on timing analysis during Post-Routing is 0.00 seconds.
Info (16557): Fitter post-fit operations ending: elapsed time is 00:00:23
Info (20274): Successfully committed final database.
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info: Quartus Prime Fitter was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 8179 megabytes
    Info: Processing ended: Wed Apr  5 15:04:56 2023
    Info: Elapsed time: 00:05:40
    Info: System process ID: 32695
Info (19538): Reading SDC files took 00:00:03 cumulatively in this process.


