{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 03 15:36:07 2016 " "Info: Processing started: Sun Jan 03 15:36:07 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Ball_Screw -c Ball_Screw " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Ball_Screw -c Ball_Screw" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/usart/usart_send.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file source/usart/usart_send.v" { { "Info" "ISGN_ENTITY_NAME" "1 USART_Send " "Info: Found entity 1: USART_Send" {  } { { "source/USART/USART_Send.v" "" { Text "H:/Ball_screw_measurement/Test/FPGA/Ball_Screw_2016_1_2/source/USART/USART_Send.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "FrequencyGenerator.v(56) " "Warning (10268): Verilog HDL information at FrequencyGenerator.v(56): always construct contains both blocking and non-blocking assignments" {  } { { "source/USART/Frequency_Genertor/FrequencyGenerator.v" "" { Text "H:/Ball_screw_measurement/Test/FPGA/Ball_Screw_2016_1_2/source/USART/Frequency_Genertor/FrequencyGenerator.v" 56 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/usart/frequency_genertor/frequencygenerator.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file source/usart/frequency_genertor/frequencygenerator.v" { { "Info" "ISGN_ENTITY_NAME" "1 FrequencyGenerator " "Info: Found entity 1: FrequencyGenerator" {  } { { "source/USART/Frequency_Genertor/FrequencyGenerator.v" "" { Text "H:/Ball_screw_measurement/Test/FPGA/Ball_Screw_2016_1_2/source/USART/Frequency_Genertor/FrequencyGenerator.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/usart/communicaete_send/tx_control_module.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file source/usart/communicaete_send/tx_control_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 Tx_Control_Module " "Info: Found entity 1: Tx_Control_Module" {  } { { "source/USART/Communicaete_Send/Tx_Control_Module.v" "" { Text "H:/Ball_screw_measurement/Test/FPGA/Ball_Screw_2016_1_2/source/USART/Communicaete_Send/Tx_Control_Module.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Tx_Buffered.v(83) " "Warning (10268): Verilog HDL information at Tx_Buffered.v(83): always construct contains both blocking and non-blocking assignments" {  } { { "source/USART/Communicaete_Send/Tx_Buffered.v" "" { Text "H:/Ball_screw_measurement/Test/FPGA/Ball_Screw_2016_1_2/source/USART/Communicaete_Send/Tx_Buffered.v" 83 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/usart/communicaete_send/tx_buffered.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file source/usart/communicaete_send/tx_buffered.v" { { "Info" "ISGN_ENTITY_NAME" "1 Tx_Buffered " "Info: Found entity 1: Tx_Buffered" {  } { { "source/USART/Communicaete_Send/Tx_Buffered.v" "" { Text "H:/Ball_screw_measurement/Test/FPGA/Ball_Screw_2016_1_2/source/USART/Communicaete_Send/Tx_Buffered.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/usart/communicaete_send/communicate_send.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file source/usart/communicaete_send/communicate_send.v" { { "Info" "ISGN_ENTITY_NAME" "1 Communicate_Send " "Info: Found entity 1: Communicate_Send" {  } { { "source/USART/Communicaete_Send/Communicate_Send.v" "" { Text "H:/Ball_screw_measurement/Test/FPGA/Ball_Screw_2016_1_2/source/USART/Communicaete_Send/Communicate_Send.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/signal_source/signal_source.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file source/signal_source/signal_source.v" { { "Info" "ISGN_ENTITY_NAME" "1 Signal_Source " "Info: Found entity 1: Signal_Source" {  } { { "source/Signal_Source/Signal_Source.v" "" { Text "H:/Ball_screw_measurement/Test/FPGA/Ball_Screw_2016_1_2/source/Signal_Source/Signal_Source.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/signal_filter/signal_filter_top.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file source/signal_filter/signal_filter_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 Signal_Filter_Top " "Info: Found entity 1: Signal_Filter_Top" {  } { { "source/Signal_Filter/Signal_Filter_Top.v" "" { Text "H:/Ball_screw_measurement/Test/FPGA/Ball_Screw_2016_1_2/source/Signal_Filter/Signal_Filter_Top.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/signal_filter/signal_filter.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file source/signal_filter/signal_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Signal_Filter " "Info: Found entity 1: Signal_Filter" {  } { { "source/Signal_Filter/Signal_Filter.v" "" { Text "H:/Ball_screw_measurement/Test/FPGA/Ball_Screw_2016_1_2/source/Signal_Filter/Signal_Filter.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/signal_filter/detect.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file source/signal_filter/detect.v" { { "Info" "ISGN_ENTITY_NAME" "1 Detect " "Info: Found entity 1: Detect" {  } { { "source/Signal_Filter/Detect.v" "" { Text "H:/Ball_screw_measurement/Test/FPGA/Ball_Screw_2016_1_2/source/Signal_Filter/Detect.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/signal_filter/delay_filter.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file source/signal_filter/delay_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Delay_Filter " "Info: Found entity 1: Delay_Filter" {  } { { "source/Signal_Filter/Delay_Filter.v" "" { Text "H:/Ball_screw_measurement/Test/FPGA/Ball_Screw_2016_1_2/source/Signal_Filter/Delay_Filter.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/measure/measure.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file source/measure/measure.v" { { "Info" "ISGN_ENTITY_NAME" "1 Measure " "Info: Found entity 1: Measure" {  } { { "source/Measure/Measure.v" "" { Text "H:/Ball_screw_measurement/Test/FPGA/Ball_Screw_2016_1_2/source/Measure/Measure.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ball_screw.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ball_screw.v" { { "Info" "ISGN_ENTITY_NAME" "1 Ball_Screw " "Info: Found entity 1: Ball_Screw" {  } { { "Ball_Screw.v" "" { Text "H:/Ball_screw_measurement/Test/FPGA/Ball_Screw_2016_1_2/Ball_Screw.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Ball_Screw " "Info: Elaborating entity \"Ball_Screw\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Signal_Source Signal_Source:U0 " "Info: Elaborating entity \"Signal_Source\" for hierarchy \"Signal_Source:U0\"" {  } { { "Ball_Screw.v" "U0" { Text "H:/Ball_screw_measurement/Test/FPGA/Ball_Screw_2016_1_2/Ball_Screw.v" 25 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Signal_Filter_Top Signal_Filter_Top:U1 " "Info: Elaborating entity \"Signal_Filter_Top\" for hierarchy \"Signal_Filter_Top:U1\"" {  } { { "Ball_Screw.v" "U1" { Text "H:/Ball_screw_measurement/Test/FPGA/Ball_Screw_2016_1_2/Ball_Screw.v" 43 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Signal_Filter Signal_Filter_Top:U1\|Signal_Filter:U0 " "Info: Elaborating entity \"Signal_Filter\" for hierarchy \"Signal_Filter_Top:U1\|Signal_Filter:U0\"" {  } { { "source/Signal_Filter/Signal_Filter_Top.v" "U0" { Text "H:/Ball_screw_measurement/Test/FPGA/Ball_Screw_2016_1_2/source/Signal_Filter/Signal_Filter_Top.v" 31 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Detect Signal_Filter_Top:U1\|Signal_Filter:U0\|Detect:U0 " "Info: Elaborating entity \"Detect\" for hierarchy \"Signal_Filter_Top:U1\|Signal_Filter:U0\|Detect:U0\"" {  } { { "source/Signal_Filter/Signal_Filter.v" "U0" { Text "H:/Ball_screw_measurement/Test/FPGA/Ball_Screw_2016_1_2/source/Signal_Filter/Signal_Filter.v" 19 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Delay_Filter Signal_Filter_Top:U1\|Signal_Filter:U0\|Delay_Filter:U1 " "Info: Elaborating entity \"Delay_Filter\" for hierarchy \"Signal_Filter_Top:U1\|Signal_Filter:U0\|Delay_Filter:U1\"" {  } { { "source/Signal_Filter/Signal_Filter.v" "U1" { Text "H:/Ball_screw_measurement/Test/FPGA/Ball_Screw_2016_1_2/source/Signal_Filter/Signal_Filter.v" 28 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Measure Measure:U2 " "Info: Elaborating entity \"Measure\" for hierarchy \"Measure:U2\"" {  } { { "Ball_Screw.v" "U2" { Text "H:/Ball_screw_measurement/Test/FPGA/Ball_Screw_2016_1_2/Ball_Screw.v" 60 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "USART_Send USART_Send:U3 " "Info: Elaborating entity \"USART_Send\" for hierarchy \"USART_Send:U3\"" {  } { { "Ball_Screw.v" "U3" { Text "H:/Ball_screw_measurement/Test/FPGA/Ball_Screw_2016_1_2/Ball_Screw.v" 69 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Communicate_Send USART_Send:U3\|Communicate_Send:U1 " "Info: Elaborating entity \"Communicate_Send\" for hierarchy \"USART_Send:U3\|Communicate_Send:U1\"" {  } { { "source/USART/USART_Send.v" "U1" { Text "H:/Ball_screw_measurement/Test/FPGA/Ball_Screw_2016_1_2/source/USART/USART_Send.v" 18 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tx_Buffered USART_Send:U3\|Communicate_Send:U1\|Tx_Buffered:U0 " "Info: Elaborating entity \"Tx_Buffered\" for hierarchy \"USART_Send:U3\|Communicate_Send:U1\|Tx_Buffered:U0\"" {  } { { "source/USART/Communicaete_Send/Communicate_Send.v" "U0" { Text "H:/Ball_screw_measurement/Test/FPGA/Ball_Screw_2016_1_2/source/USART/Communicaete_Send/Communicate_Send.v" 30 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FrequencyGenerator USART_Send:U3\|Communicate_Send:U1\|FrequencyGenerator:U1 " "Info: Elaborating entity \"FrequencyGenerator\" for hierarchy \"USART_Send:U3\|Communicate_Send:U1\|FrequencyGenerator:U1\"" {  } { { "source/USART/Communicaete_Send/Communicate_Send.v" "U1" { Text "H:/Ball_screw_measurement/Test/FPGA/Ball_Screw_2016_1_2/source/USART/Communicaete_Send/Communicate_Send.v" 40 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tx_Control_Module USART_Send:U3\|Communicate_Send:U1\|Tx_Control_Module:U2 " "Info: Elaborating entity \"Tx_Control_Module\" for hierarchy \"USART_Send:U3\|Communicate_Send:U1\|Tx_Control_Module:U2\"" {  } { { "source/USART/Communicaete_Send/Communicate_Send.v" "U2" { Text "H:/Ball_screw_measurement/Test/FPGA/Ball_Screw_2016_1_2/source/USART/Communicaete_Send/Communicate_Send.v" 51 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Info: Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "USART_Send:U3\|Communicate_Send:U1\|Tx_Buffered:U0\|rData " "Info: RAM logic \"USART_Send:U3\|Communicate_Send:U1\|Tx_Buffered:U0\|rData\" is uninferred due to asynchronous read logic" {  } { { "source/USART/Communicaete_Send/Tx_Buffered.v" "rData" { Text "H:/Ball_screw_measurement/Test/FPGA/Ball_Screw_2016_1_2/source/USART/Communicaete_Send/Tx_Buffered.v" 40 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "15 " "Info: Inferred 15 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "USART_Send:U3\|Communicate_Send:U1\|FrequencyGenerator:U1\|Mod0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"USART_Send:U3\|Communicate_Send:U1\|FrequencyGenerator:U1\|Mod0\"" {  } { { "source/USART/Frequency_Genertor/FrequencyGenerator.v" "Mod0" { Text "H:/Ball_screw_measurement/Test/FPGA/Ball_Screw_2016_1_2/source/USART/Frequency_Genertor/FrequencyGenerator.v" 35 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "USART_Send:U3\|Communicate_Send:U1\|FrequencyGenerator:U1\|Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"USART_Send:U3\|Communicate_Send:U1\|FrequencyGenerator:U1\|Div0\"" {  } { { "source/USART/Frequency_Genertor/FrequencyGenerator.v" "Div0" { Text "H:/Ball_screw_measurement/Test/FPGA/Ball_Screw_2016_1_2/source/USART/Frequency_Genertor/FrequencyGenerator.v" 35 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "USART_Send:U3\|Communicate_Send:U1\|FrequencyGenerator:U1\|Mod1 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"USART_Send:U3\|Communicate_Send:U1\|FrequencyGenerator:U1\|Mod1\"" {  } { { "source/USART/Frequency_Genertor/FrequencyGenerator.v" "Mod1" { Text "H:/Ball_screw_measurement/Test/FPGA/Ball_Screw_2016_1_2/source/USART/Frequency_Genertor/FrequencyGenerator.v" 36 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Signal_Source:U0\|Mod2 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Signal_Source:U0\|Mod2\"" {  } { { "source/Signal_Source/Signal_Source.v" "Mod2" { Text "H:/Ball_screw_measurement/Test/FPGA/Ball_Screw_2016_1_2/source/Signal_Source/Signal_Source.v" 75 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Signal_Source:U0\|Mod6 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Signal_Source:U0\|Mod6\"" {  } { { "source/Signal_Source/Signal_Source.v" "Mod6" { Text "H:/Ball_screw_measurement/Test/FPGA/Ball_Screw_2016_1_2/source/Signal_Source/Signal_Source.v" 146 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Signal_Source:U0\|Div1 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Signal_Source:U0\|Div1\"" {  } { { "source/Signal_Source/Signal_Source.v" "Div1" { Text "H:/Ball_screw_measurement/Test/FPGA/Ball_Screw_2016_1_2/source/Signal_Source/Signal_Source.v" 75 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Signal_Source:U0\|Div3 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Signal_Source:U0\|Div3\"" {  } { { "source/Signal_Source/Signal_Source.v" "Div3" { Text "H:/Ball_screw_measurement/Test/FPGA/Ball_Screw_2016_1_2/source/Signal_Source/Signal_Source.v" 146 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Signal_Source:U0\|Mod0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Signal_Source:U0\|Mod0\"" {  } { { "source/Signal_Source/Signal_Source.v" "Mod0" { Text "H:/Ball_screw_measurement/Test/FPGA/Ball_Screw_2016_1_2/source/Signal_Source/Signal_Source.v" 73 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Signal_Source:U0\|Mod4 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Signal_Source:U0\|Mod4\"" {  } { { "source/Signal_Source/Signal_Source.v" "Mod4" { Text "H:/Ball_screw_measurement/Test/FPGA/Ball_Screw_2016_1_2/source/Signal_Source/Signal_Source.v" 141 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Signal_Source:U0\|Mod3 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Signal_Source:U0\|Mod3\"" {  } { { "source/Signal_Source/Signal_Source.v" "Mod3" { Text "H:/Ball_screw_measurement/Test/FPGA/Ball_Screw_2016_1_2/source/Signal_Source/Signal_Source.v" 76 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Signal_Source:U0\|Mod7 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Signal_Source:U0\|Mod7\"" {  } { { "source/Signal_Source/Signal_Source.v" "Mod7" { Text "H:/Ball_screw_measurement/Test/FPGA/Ball_Screw_2016_1_2/source/Signal_Source/Signal_Source.v" 147 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Signal_Source:U0\|Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Signal_Source:U0\|Div0\"" {  } { { "source/Signal_Source/Signal_Source.v" "Div0" { Text "H:/Ball_screw_measurement/Test/FPGA/Ball_Screw_2016_1_2/source/Signal_Source/Signal_Source.v" 73 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Signal_Source:U0\|Div2 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Signal_Source:U0\|Div2\"" {  } { { "source/Signal_Source/Signal_Source.v" "Div2" { Text "H:/Ball_screw_measurement/Test/FPGA/Ball_Screw_2016_1_2/source/Signal_Source/Signal_Source.v" 141 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Signal_Source:U0\|Mod1 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Signal_Source:U0\|Mod1\"" {  } { { "source/Signal_Source/Signal_Source.v" "Mod1" { Text "H:/Ball_screw_measurement/Test/FPGA/Ball_Screw_2016_1_2/source/Signal_Source/Signal_Source.v" 74 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Signal_Source:U0\|Mod5 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Signal_Source:U0\|Mod5\"" {  } { { "source/Signal_Source/Signal_Source.v" "Mod5" { Text "H:/Ball_screw_measurement/Test/FPGA/Ball_Screw_2016_1_2/source/Signal_Source/Signal_Source.v" 142 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "USART_Send:U3\|Communicate_Send:U1\|FrequencyGenerator:U1\|lpm_divide:Mod0 " "Info: Elaborated megafunction instantiation \"USART_Send:U3\|Communicate_Send:U1\|FrequencyGenerator:U1\|lpm_divide:Mod0\"" {  } { { "source/USART/Frequency_Genertor/FrequencyGenerator.v" "" { Text "H:/Ball_screw_measurement/Test/FPGA/Ball_Screw_2016_1_2/source/USART/Frequency_Genertor/FrequencyGenerator.v" 35 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "USART_Send:U3\|Communicate_Send:U1\|FrequencyGenerator:U1\|lpm_divide:Mod0 " "Info: Instantiated megafunction \"USART_Send:U3\|Communicate_Send:U1\|FrequencyGenerator:U1\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Info: Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Info: Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "source/USART/Frequency_Genertor/FrequencyGenerator.v" "" { Text "H:/Ball_screw_measurement/Test/FPGA/Ball_Screw_2016_1_2/source/USART/Frequency_Genertor/FrequencyGenerator.v" 35 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5bm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_5bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5bm " "Info: Found entity 1: lpm_divide_5bm" {  } { { "db/lpm_divide_5bm.tdf" "" { Text "H:/Ball_screw_measurement/Test/FPGA/Ball_Screw_2016_1_2/db/lpm_divide_5bm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_qlh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_qlh " "Info: Found entity 1: sign_div_unsign_qlh" {  } { { "db/sign_div_unsign_qlh.tdf" "" { Text "H:/Ball_screw_measurement/Test/FPGA/Ball_Screw_2016_1_2/db/sign_div_unsign_qlh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_87f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_87f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_87f " "Info: Found entity 1: alt_u_div_87f" {  } { { "db/alt_u_div_87f.tdf" "" { Text "H:/Ball_screw_measurement/Test/FPGA/Ball_Screw_2016_1_2/db/alt_u_div_87f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Info: Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "H:/Ball_screw_measurement/Test/FPGA/Ball_Screw_2016_1_2/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Info: Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "H:/Ball_screw_measurement/Test/FPGA/Ball_Screw_2016_1_2/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "USART_Send:U3\|Communicate_Send:U1\|FrequencyGenerator:U1\|lpm_divide:Div0 " "Info: Elaborated megafunction instantiation \"USART_Send:U3\|Communicate_Send:U1\|FrequencyGenerator:U1\|lpm_divide:Div0\"" {  } { { "source/USART/Frequency_Genertor/FrequencyGenerator.v" "" { Text "H:/Ball_screw_measurement/Test/FPGA/Ball_Screw_2016_1_2/source/USART/Frequency_Genertor/FrequencyGenerator.v" 35 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "USART_Send:U3\|Communicate_Send:U1\|FrequencyGenerator:U1\|lpm_divide:Div0 " "Info: Instantiated megafunction \"USART_Send:U3\|Communicate_Send:U1\|FrequencyGenerator:U1\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Info: Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 26 " "Info: Parameter \"LPM_WIDTHD\" = \"26\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "source/USART/Frequency_Genertor/FrequencyGenerator.v" "" { Text "H:/Ball_screw_measurement/Test/FPGA/Ball_Screw_2016_1_2/source/USART/Frequency_Genertor/FrequencyGenerator.v" 35 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_kkm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_kkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_kkm " "Info: Found entity 1: lpm_divide_kkm" {  } { { "db/lpm_divide_kkm.tdf" "" { Text "H:/Ball_screw_measurement/Test/FPGA/Ball_Screw_2016_1_2/db/lpm_divide_kkm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_cnh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_cnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_cnh " "Info: Found entity 1: sign_div_unsign_cnh" {  } { { "db/sign_div_unsign_cnh.tdf" "" { Text "H:/Ball_screw_measurement/Test/FPGA/Ball_Screw_2016_1_2/db/sign_div_unsign_cnh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_39f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_39f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_39f " "Info: Found entity 1: alt_u_div_39f" {  } { { "db/alt_u_div_39f.tdf" "" { Text "H:/Ball_screw_measurement/Test/FPGA/Ball_Screw_2016_1_2/db/alt_u_div_39f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_unc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_unc " "Info: Found entity 1: add_sub_unc" {  } { { "db/add_sub_unc.tdf" "" { Text "H:/Ball_screw_measurement/Test/FPGA/Ball_Screw_2016_1_2/db/add_sub_unc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vnc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vnc " "Info: Found entity 1: add_sub_vnc" {  } { { "db/add_sub_vnc.tdf" "" { Text "H:/Ball_screw_measurement/Test/FPGA/Ball_Screw_2016_1_2/db/add_sub_vnc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "USART_Send:U3\|Communicate_Send:U1\|FrequencyGenerator:U1\|lpm_divide:Mod1 " "Info: Elaborated megafunction instantiation \"USART_Send:U3\|Communicate_Send:U1\|FrequencyGenerator:U1\|lpm_divide:Mod1\"" {  } { { "source/USART/Frequency_Genertor/FrequencyGenerator.v" "" { Text "H:/Ball_screw_measurement/Test/FPGA/Ball_Screw_2016_1_2/source/USART/Frequency_Genertor/FrequencyGenerator.v" 36 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "USART_Send:U3\|Communicate_Send:U1\|FrequencyGenerator:U1\|lpm_divide:Mod1 " "Info: Instantiated megafunction \"USART_Send:U3\|Communicate_Send:U1\|FrequencyGenerator:U1\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Info: Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 26 " "Info: Parameter \"LPM_WIDTHD\" = \"26\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "source/USART/Frequency_Genertor/FrequencyGenerator.v" "" { Text "H:/Ball_screw_measurement/Test/FPGA/Ball_Screw_2016_1_2/source/USART/Frequency_Genertor/FrequencyGenerator.v" 36 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ncm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_ncm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ncm " "Info: Found entity 1: lpm_divide_ncm" {  } { { "db/lpm_divide_ncm.tdf" "" { Text "H:/Ball_screw_measurement/Test/FPGA/Ball_Screw_2016_1_2/db/lpm_divide_ncm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Signal_Source:U0\|lpm_divide:Mod2 " "Info: Elaborated megafunction instantiation \"Signal_Source:U0\|lpm_divide:Mod2\"" {  } { { "source/Signal_Source/Signal_Source.v" "" { Text "H:/Ball_screw_measurement/Test/FPGA/Ball_Screw_2016_1_2/source/Signal_Source/Signal_Source.v" 75 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Signal_Source:U0\|lpm_divide:Mod2 " "Info: Instantiated megafunction \"Signal_Source:U0\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Info: Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 13 " "Info: Parameter \"LPM_WIDTHD\" = \"13\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "source/Signal_Source/Signal_Source.v" "" { Text "H:/Ball_screw_measurement/Test/FPGA/Ball_Screw_2016_1_2/source/Signal_Source/Signal_Source.v" 75 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jcm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_jcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jcm " "Info: Found entity 1: lpm_divide_jcm" {  } { { "db/lpm_divide_jcm.tdf" "" { Text "H:/Ball_screw_measurement/Test/FPGA/Ball_Screw_2016_1_2/db/lpm_divide_jcm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_8nh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_8nh " "Info: Found entity 1: sign_div_unsign_8nh" {  } { { "db/sign_div_unsign_8nh.tdf" "" { Text "H:/Ball_screw_measurement/Test/FPGA/Ball_Screw_2016_1_2/db/sign_div_unsign_8nh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_r8f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_r8f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_r8f " "Info: Found entity 1: alt_u_div_r8f" {  } { { "db/alt_u_div_r8f.tdf" "" { Text "H:/Ball_screw_measurement/Test/FPGA/Ball_Screw_2016_1_2/db/alt_u_div_r8f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Signal_Source:U0\|lpm_divide:Mod0 " "Info: Elaborated megafunction instantiation \"Signal_Source:U0\|lpm_divide:Mod0\"" {  } { { "source/Signal_Source/Signal_Source.v" "" { Text "H:/Ball_screw_measurement/Test/FPGA/Ball_Screw_2016_1_2/source/Signal_Source/Signal_Source.v" 73 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Signal_Source:U0\|lpm_divide:Mod0 " "Info: Instantiated megafunction \"Signal_Source:U0\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Info: Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Info: Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "source/Signal_Source/Signal_Source.v" "" { Text "H:/Ball_screw_measurement/Test/FPGA/Ball_Screw_2016_1_2/source/Signal_Source/Signal_Source.v" 73 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_7bm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_7bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_7bm " "Info: Found entity 1: lpm_divide_7bm" {  } { { "db/lpm_divide_7bm.tdf" "" { Text "H:/Ball_screw_measurement/Test/FPGA/Ball_Screw_2016_1_2/db/lpm_divide_7bm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_slh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_slh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_slh " "Info: Found entity 1: sign_div_unsign_slh" {  } { { "db/sign_div_unsign_slh.tdf" "" { Text "H:/Ball_screw_measurement/Test/FPGA/Ball_Screw_2016_1_2/db/sign_div_unsign_slh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_36f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_36f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_36f " "Info: Found entity 1: alt_u_div_36f" {  } { { "db/alt_u_div_36f.tdf" "" { Text "H:/Ball_screw_measurement/Test/FPGA/Ball_Screw_2016_1_2/db/alt_u_div_36f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "Warning: 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "source/USART/Communicaete_Send/Tx_Control_Module.v" "" { Text "H:/Ball_screw_measurement/Test/FPGA/Ball_Screw_2016_1_2/source/USART/Communicaete_Send/Tx_Control_Module.v" 32 -1 0 } } { "source/Measure/Measure.v" "" { Text "H:/Ball_screw_measurement/Test/FPGA/Ball_Screw_2016_1_2/source/Measure/Measure.v" 53 -1 0 } } { "source/Signal_Filter/Detect.v" "" { Text "H:/Ball_screw_measurement/Test/FPGA/Ball_Screw_2016_1_2/source/Signal_Filter/Detect.v" 12 -1 0 } } { "source/Signal_Filter/Detect.v" "" { Text "H:/Ball_screw_measurement/Test/FPGA/Ball_Screw_2016_1_2/source/Signal_Filter/Detect.v" 11 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "31 31 " "Info: 31 registers lost all their fanouts during netlist optimizations. The first 31 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "USART_Send:U3\|Communicate_Send:U1\|FrequencyGenerator:U1\|reg_a\[6\] " "Info: Register \"USART_Send:U3\|Communicate_Send:U1\|FrequencyGenerator:U1\|reg_a\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "USART_Send:U3\|Communicate_Send:U1\|FrequencyGenerator:U1\|reg_a\[5\] " "Info: Register \"USART_Send:U3\|Communicate_Send:U1\|FrequencyGenerator:U1\|reg_a\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "USART_Send:U3\|Communicate_Send:U1\|FrequencyGenerator:U1\|reg_a\[4\] " "Info: Register \"USART_Send:U3\|Communicate_Send:U1\|FrequencyGenerator:U1\|reg_a\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "USART_Send:U3\|Communicate_Send:U1\|FrequencyGenerator:U1\|reg_a\[3\] " "Info: Register \"USART_Send:U3\|Communicate_Send:U1\|FrequencyGenerator:U1\|reg_a\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "USART_Send:U3\|Communicate_Send:U1\|FrequencyGenerator:U1\|reg_a\[2\] " "Info: Register \"USART_Send:U3\|Communicate_Send:U1\|FrequencyGenerator:U1\|reg_a\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "USART_Send:U3\|Communicate_Send:U1\|FrequencyGenerator:U1\|reg_a\[1\] " "Info: Register \"USART_Send:U3\|Communicate_Send:U1\|FrequencyGenerator:U1\|reg_a\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "USART_Send:U3\|Communicate_Send:U1\|FrequencyGenerator:U1\|reg_a\[0\] " "Info: Register \"USART_Send:U3\|Communicate_Send:U1\|FrequencyGenerator:U1\|reg_a\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Signal_Source:U0\|rgs_a\[6\] " "Info: Register \"Signal_Source:U0\|rgs_a\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Signal_Source:U0\|rgs_a\[5\] " "Info: Register \"Signal_Source:U0\|rgs_a\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Signal_Source:U0\|rgs_a\[4\] " "Info: Register \"Signal_Source:U0\|rgs_a\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Signal_Source:U0\|rgs_a\[3\] " "Info: Register \"Signal_Source:U0\|rgs_a\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Signal_Source:U0\|rgs_a\[2\] " "Info: Register \"Signal_Source:U0\|rgs_a\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Signal_Source:U0\|rgs_a\[1\] " "Info: Register \"Signal_Source:U0\|rgs_a\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Signal_Source:U0\|rgs_a\[0\] " "Info: Register \"Signal_Source:U0\|rgs_a\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Signal_Source:U0\|rgs_a1\[6\] " "Info: Register \"Signal_Source:U0\|rgs_a1\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Signal_Source:U0\|rgs_a1\[5\] " "Info: Register \"Signal_Source:U0\|rgs_a1\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Signal_Source:U0\|rgs_a1\[4\] " "Info: Register \"Signal_Source:U0\|rgs_a1\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Signal_Source:U0\|rgs_a1\[3\] " "Info: Register \"Signal_Source:U0\|rgs_a1\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Signal_Source:U0\|rgs_a1\[2\] " "Info: Register \"Signal_Source:U0\|rgs_a1\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Signal_Source:U0\|rgs_a1\[1\] " "Info: Register \"Signal_Source:U0\|rgs_a1\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Signal_Source:U0\|rgs_a1\[0\] " "Info: Register \"Signal_Source:U0\|rgs_a1\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Signal_Source:U0\|resr_a\[4\] " "Info: Register \"Signal_Source:U0\|resr_a\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Signal_Source:U0\|resr_a\[3\] " "Info: Register \"Signal_Source:U0\|resr_a\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Signal_Source:U0\|resr_a\[2\] " "Info: Register \"Signal_Source:U0\|resr_a\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Signal_Source:U0\|resr_a\[1\] " "Info: Register \"Signal_Source:U0\|resr_a\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Signal_Source:U0\|resr_a\[0\] " "Info: Register \"Signal_Source:U0\|resr_a\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Signal_Source:U0\|resr_a1\[4\] " "Info: Register \"Signal_Source:U0\|resr_a1\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Signal_Source:U0\|resr_a1\[3\] " "Info: Register \"Signal_Source:U0\|resr_a1\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Signal_Source:U0\|resr_a1\[2\] " "Info: Register \"Signal_Source:U0\|resr_a1\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Signal_Source:U0\|resr_a1\[1\] " "Info: Register \"Signal_Source:U0\|resr_a1\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Signal_Source:U0\|resr_a1\[0\] " "Info: Register \"Signal_Source:U0\|resr_a1\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Info: Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "USART_Send:U3\|Communicate_Send:U1\|FrequencyGenerator:U1\|lpm_divide:Div0\|lpm_divide_kkm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_39f:divider\|add_sub_30_result_int\[6\]~42 " "Info (17048): Logic cell \"USART_Send:U3\|Communicate_Send:U1\|FrequencyGenerator:U1\|lpm_divide:Div0\|lpm_divide_kkm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_39f:divider\|add_sub_30_result_int\[6\]~42\"" {  } { { "db/alt_u_div_39f.tdf" "add_sub_30_result_int\[6\]~42" { Text "H:/Ball_screw_measurement/Test/FPGA/Ball_Screw_2016_1_2/db/alt_u_div_39f.tdf" 146 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "USART_Send:U3\|Communicate_Send:U1\|FrequencyGenerator:U1\|lpm_divide:Mod1\|lpm_divide_ncm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_39f:divider\|add_sub_30_result_int\[6\]~42 " "Info (17048): Logic cell \"USART_Send:U3\|Communicate_Send:U1\|FrequencyGenerator:U1\|lpm_divide:Mod1\|lpm_divide_ncm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_39f:divider\|add_sub_30_result_int\[6\]~42\"" {  } { { "db/alt_u_div_39f.tdf" "add_sub_30_result_int\[6\]~42" { Text "H:/Ball_screw_measurement/Test/FPGA/Ball_Screw_2016_1_2/db/alt_u_div_39f.tdf" 146 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "Signal_Source:U0\|lpm_divide:Mod3\|lpm_divide_ncm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_39f:divider\|add_sub_30_result_int\[6\]~42 " "Info (17048): Logic cell \"Signal_Source:U0\|lpm_divide:Mod3\|lpm_divide_ncm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_39f:divider\|add_sub_30_result_int\[6\]~42\"" {  } { { "db/alt_u_div_39f.tdf" "add_sub_30_result_int\[6\]~42" { Text "H:/Ball_screw_measurement/Test/FPGA/Ball_Screw_2016_1_2/db/alt_u_div_39f.tdf" 146 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "Signal_Source:U0\|lpm_divide:Mod7\|lpm_divide_ncm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_39f:divider\|add_sub_30_result_int\[6\]~42 " "Info (17048): Logic cell \"Signal_Source:U0\|lpm_divide:Mod7\|lpm_divide_ncm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_39f:divider\|add_sub_30_result_int\[6\]~42\"" {  } { { "db/alt_u_div_39f.tdf" "add_sub_30_result_int\[6\]~42" { Text "H:/Ball_screw_measurement/Test/FPGA/Ball_Screw_2016_1_2/db/alt_u_div_39f.tdf" 146 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "Signal_Source:U0\|lpm_divide:Mod1\|lpm_divide_ncm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_39f:divider\|add_sub_30_result_int\[6\]~42 " "Info (17048): Logic cell \"Signal_Source:U0\|lpm_divide:Mod1\|lpm_divide_ncm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_39f:divider\|add_sub_30_result_int\[6\]~42\"" {  } { { "db/alt_u_div_39f.tdf" "add_sub_30_result_int\[6\]~42" { Text "H:/Ball_screw_measurement/Test/FPGA/Ball_Screw_2016_1_2/db/alt_u_div_39f.tdf" 146 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "Signal_Source:U0\|lpm_divide:Mod1\|lpm_divide_ncm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_39f:divider\|add_sub_30_result_int\[5\]~44 " "Info (17048): Logic cell \"Signal_Source:U0\|lpm_divide:Mod1\|lpm_divide_ncm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_39f:divider\|add_sub_30_result_int\[5\]~44\"" {  } { { "db/alt_u_div_39f.tdf" "add_sub_30_result_int\[5\]~44" { Text "H:/Ball_screw_measurement/Test/FPGA/Ball_Screw_2016_1_2/db/alt_u_div_39f.tdf" 146 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "Signal_Source:U0\|lpm_divide:Mod1\|lpm_divide_ncm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_39f:divider\|add_sub_30_result_int\[4\]~46 " "Info (17048): Logic cell \"Signal_Source:U0\|lpm_divide:Mod1\|lpm_divide_ncm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_39f:divider\|add_sub_30_result_int\[4\]~46\"" {  } { { "db/alt_u_div_39f.tdf" "add_sub_30_result_int\[4\]~46" { Text "H:/Ball_screw_measurement/Test/FPGA/Ball_Screw_2016_1_2/db/alt_u_div_39f.tdf" 146 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "Signal_Source:U0\|lpm_divide:Mod5\|lpm_divide_ncm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_39f:divider\|add_sub_30_result_int\[6\]~42 " "Info (17048): Logic cell \"Signal_Source:U0\|lpm_divide:Mod5\|lpm_divide_ncm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_39f:divider\|add_sub_30_result_int\[6\]~42\"" {  } { { "db/alt_u_div_39f.tdf" "add_sub_30_result_int\[6\]~42" { Text "H:/Ball_screw_measurement/Test/FPGA/Ball_Screw_2016_1_2/db/alt_u_div_39f.tdf" 146 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "Signal_Source:U0\|lpm_divide:Mod5\|lpm_divide_ncm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_39f:divider\|add_sub_30_result_int\[5\]~44 " "Info (17048): Logic cell \"Signal_Source:U0\|lpm_divide:Mod5\|lpm_divide_ncm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_39f:divider\|add_sub_30_result_int\[5\]~44\"" {  } { { "db/alt_u_div_39f.tdf" "add_sub_30_result_int\[5\]~44" { Text "H:/Ball_screw_measurement/Test/FPGA/Ball_Screw_2016_1_2/db/alt_u_div_39f.tdf" 146 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "Signal_Source:U0\|lpm_divide:Mod5\|lpm_divide_ncm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_39f:divider\|add_sub_30_result_int\[4\]~46 " "Info (17048): Logic cell \"Signal_Source:U0\|lpm_divide:Mod5\|lpm_divide_ncm:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_39f:divider\|add_sub_30_result_int\[4\]~46\"" {  } { { "db/alt_u_div_39f.tdf" "add_sub_30_result_int\[4\]~46" { Text "H:/Ball_screw_measurement/Test/FPGA/Ball_Screw_2016_1_2/db/alt_u_div_39f.tdf" 146 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Found the following redundant logic cells in design" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "H:/Ball_screw_measurement/Test/FPGA/Ball_Screw_2016_1_2/Ball_Screw.map.smsg " "Info: Generated suppressed messages file H:/Ball_screw_measurement/Test/FPGA/Ball_Screw_2016_1_2/Ball_Screw.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning: Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USART_RX_Pin " "Warning (15610): No output dependent on input pin \"USART_RX_Pin\"" {  } { { "Ball_Screw.v" "" { Text "H:/Ball_screw_measurement/Test/FPGA/Ball_Screw_2016_1_2/Ball_Screw.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2476 " "Info: Implemented 2476 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Info: Implemented 10 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "2463 " "Info: Implemented 2463 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "313 " "Info: Peak virtual memory: 313 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 03 15:36:18 2016 " "Info: Processing ended: Sun Jan 03 15:36:18 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Info: Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Info: Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
