

================================================================
== Vitis HLS Report for 'kernel_gemm'
================================================================
* Date:           Fri Feb 20 16:10:55 2026

* Version:        2020.2.2 (Build 3118627 on Tue Feb  9 05:13:49 MST 2021)
* Project:        proj_csim
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.431 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +------------+------------+------------+------------+------------+------------+---------+
    |     Latency (cycles)    |    Latency (absolute)   |         Interval        | Pipeline|
    |     min    |     max    |     min    |     max    |     min    |     max    |   Type  |
    +------------+------------+------------+------------+------------+------------+---------+
    |  3385999363|  3385999363|  11.275 sec|  11.275 sec|  3385999364|  3385999364|     none|
    +------------+------------+------------+------------+------------+------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------+------------+------------+----------+-----------+-----------+------+----------+
        |                              |     Latency (cycles)    | Iteration|  Initiation Interval  | Trip |          |
        |           Loop Name          |     min    |     max    |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------+------------+------------+----------+-----------+-----------+------+----------+
        |- TILE_LOOP_I_TILE_LOOP_J     |  3385999360|  3385999360|    826660|          -|          -|  4096|        no|
        | + INIT_LOOP_II_INIT_LOOP_JJ  |        4114|        4114|        20|          1|          1|  4096|       yes|
        | + TILE_LOOP_K                |      818432|      818432|     12788|          -|          -|    64|        no|
        |  ++ LOAD_LOOP_I_LOAD_LOOP_J  |        4110|        4110|        16|          1|          1|  4096|       yes|
        |  ++ LOAD_LOOP_I_LOAD_LOOP_J  |        4110|        4110|        16|          1|          1|  4096|       yes|
        | + STORE_LOOP_I_STORE_LOOP_J  |        4108|        4108|        14|          1|          1|  4096|       yes|
        +------------------------------+------------+------------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 20
  * Pipeline-1: initiation interval (II) = 1, depth = 16
  * Pipeline-2: initiation interval (II) = 1, depth = 16
  * Pipeline-3: initiation interval (II) = 1, depth = 14


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 76
* Pipeline : 4
  Pipeline-0 : II = 1, D = 20, States = { 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 }
  Pipeline-1 : II = 1, D = 16, States = { 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 }
  Pipeline-2 : II = 1, D = 16, States = { 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 }
  Pipeline-3 : II = 1, D = 14, States = { 62 63 64 65 66 67 68 69 70 71 72 73 74 75 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 25 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 5 
25 --> 26 
26 --> 27 62 
27 --> 43 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 27 
43 --> 44 
44 --> 60 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 44 
60 --> 61 
61 --> 26 
62 --> 76 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 62 
76 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.21>
ST_1 : Operation 77 [1/1] (1.00ns)   --->   "%nk_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %nk"   --->   Operation 77 'read' 'nk_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 78 [1/1] (1.00ns)   --->   "%nj_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %nj"   --->   Operation 78 'read' 'nj_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 79 [1/1] (1.00ns)   --->   "%ni_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %ni"   --->   Operation 79 'read' 'ni_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 80 [1/1] (1.00ns)   --->   "%beta_read = read i32 @_ssdm_op_Read.s_axilite.float, i32 %beta"   --->   Operation 80 'read' 'beta_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 81 [1/1] (1.00ns)   --->   "%alpha_read = read i32 @_ssdm_op_Read.s_axilite.float, i32 %alpha"   --->   Operation 81 'read' 'alpha_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 82 [1/1] (1.00ns)   --->   "%B_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %B"   --->   Operation 82 'read' 'B_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 83 [1/1] (1.00ns)   --->   "%A_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %A"   --->   Operation 83 'read' 'A_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 84 [1/1] (1.00ns)   --->   "%C_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %C"   --->   Operation 84 'read' 'C_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%buff_A_0 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 85 'alloca' 'buff_A_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%buff_A_1 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 86 'alloca' 'buff_A_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%buff_A_2 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 87 'alloca' 'buff_A_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%buff_A_3 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 88 'alloca' 'buff_A_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%buff_A_4 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 89 'alloca' 'buff_A_4' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%buff_A_5 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 90 'alloca' 'buff_A_5' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%buff_A_6 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 91 'alloca' 'buff_A_6' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%buff_A_7 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 92 'alloca' 'buff_A_7' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%buff_A_8 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 93 'alloca' 'buff_A_8' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%buff_A_9 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 94 'alloca' 'buff_A_9' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%buff_A_10 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 95 'alloca' 'buff_A_10' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%buff_A_11 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 96 'alloca' 'buff_A_11' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%buff_A_12 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 97 'alloca' 'buff_A_12' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%buff_A_13 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 98 'alloca' 'buff_A_13' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%buff_A_14 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 99 'alloca' 'buff_A_14' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%buff_A_15 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 100 'alloca' 'buff_A_15' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%buff_A_16 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 101 'alloca' 'buff_A_16' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%buff_A_17 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 102 'alloca' 'buff_A_17' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%buff_A_18 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 103 'alloca' 'buff_A_18' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%buff_A_19 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 104 'alloca' 'buff_A_19' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%buff_A_20 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 105 'alloca' 'buff_A_20' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%buff_A_21 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 106 'alloca' 'buff_A_21' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%buff_A_22 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 107 'alloca' 'buff_A_22' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%buff_A_23 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 108 'alloca' 'buff_A_23' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%buff_A_24 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 109 'alloca' 'buff_A_24' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%buff_A_25 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 110 'alloca' 'buff_A_25' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%buff_A_26 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 111 'alloca' 'buff_A_26' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%buff_A_27 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 112 'alloca' 'buff_A_27' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%buff_A_28 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 113 'alloca' 'buff_A_28' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%buff_A_29 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 114 'alloca' 'buff_A_29' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%buff_A_30 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 115 'alloca' 'buff_A_30' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%buff_A_31 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 116 'alloca' 'buff_A_31' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%buff_A_32 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 117 'alloca' 'buff_A_32' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%buff_A_33 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 118 'alloca' 'buff_A_33' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%buff_A_34 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 119 'alloca' 'buff_A_34' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%buff_A_35 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 120 'alloca' 'buff_A_35' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%buff_A_36 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 121 'alloca' 'buff_A_36' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%buff_A_37 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 122 'alloca' 'buff_A_37' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%buff_A_38 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 123 'alloca' 'buff_A_38' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%buff_A_39 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 124 'alloca' 'buff_A_39' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%buff_A_40 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 125 'alloca' 'buff_A_40' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%buff_A_41 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 126 'alloca' 'buff_A_41' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%buff_A_42 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 127 'alloca' 'buff_A_42' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%buff_A_43 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 128 'alloca' 'buff_A_43' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%buff_A_44 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 129 'alloca' 'buff_A_44' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%buff_A_45 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 130 'alloca' 'buff_A_45' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%buff_A_46 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 131 'alloca' 'buff_A_46' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%buff_A_47 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 132 'alloca' 'buff_A_47' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%buff_A_48 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 133 'alloca' 'buff_A_48' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%buff_A_49 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 134 'alloca' 'buff_A_49' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%buff_A_50 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 135 'alloca' 'buff_A_50' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%buff_A_51 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 136 'alloca' 'buff_A_51' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%buff_A_52 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 137 'alloca' 'buff_A_52' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%buff_A_53 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 138 'alloca' 'buff_A_53' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%buff_A_54 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 139 'alloca' 'buff_A_54' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%buff_A_55 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 140 'alloca' 'buff_A_55' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%buff_A_56 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 141 'alloca' 'buff_A_56' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%buff_A_57 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 142 'alloca' 'buff_A_57' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%buff_A_58 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 143 'alloca' 'buff_A_58' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%buff_A_59 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 144 'alloca' 'buff_A_59' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%buff_A_60 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 145 'alloca' 'buff_A_60' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%buff_A_61 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 146 'alloca' 'buff_A_61' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%buff_A_62 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 147 'alloca' 'buff_A_62' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%buff_A_63 = alloca i64 1" [mm_kernel.cpp:67]   --->   Operation 148 'alloca' 'buff_A_63' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%buff_B_0 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 149 'alloca' 'buff_B_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%buff_B_1 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 150 'alloca' 'buff_B_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%buff_B_2 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 151 'alloca' 'buff_B_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%buff_B_3 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 152 'alloca' 'buff_B_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%buff_B_4 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 153 'alloca' 'buff_B_4' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%buff_B_5 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 154 'alloca' 'buff_B_5' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%buff_B_6 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 155 'alloca' 'buff_B_6' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%buff_B_7 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 156 'alloca' 'buff_B_7' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%buff_B_8 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 157 'alloca' 'buff_B_8' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%buff_B_9 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 158 'alloca' 'buff_B_9' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%buff_B_10 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 159 'alloca' 'buff_B_10' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%buff_B_11 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 160 'alloca' 'buff_B_11' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%buff_B_12 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 161 'alloca' 'buff_B_12' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%buff_B_13 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 162 'alloca' 'buff_B_13' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%buff_B_14 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 163 'alloca' 'buff_B_14' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%buff_B_15 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 164 'alloca' 'buff_B_15' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%buff_B_16 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 165 'alloca' 'buff_B_16' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%buff_B_17 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 166 'alloca' 'buff_B_17' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%buff_B_18 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 167 'alloca' 'buff_B_18' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%buff_B_19 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 168 'alloca' 'buff_B_19' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%buff_B_20 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 169 'alloca' 'buff_B_20' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%buff_B_21 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 170 'alloca' 'buff_B_21' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%buff_B_22 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 171 'alloca' 'buff_B_22' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%buff_B_23 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 172 'alloca' 'buff_B_23' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%buff_B_24 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 173 'alloca' 'buff_B_24' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%buff_B_25 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 174 'alloca' 'buff_B_25' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%buff_B_26 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 175 'alloca' 'buff_B_26' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%buff_B_27 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 176 'alloca' 'buff_B_27' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%buff_B_28 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 177 'alloca' 'buff_B_28' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%buff_B_29 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 178 'alloca' 'buff_B_29' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%buff_B_30 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 179 'alloca' 'buff_B_30' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%buff_B_31 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 180 'alloca' 'buff_B_31' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%buff_B_32 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 181 'alloca' 'buff_B_32' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%buff_B_33 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 182 'alloca' 'buff_B_33' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%buff_B_34 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 183 'alloca' 'buff_B_34' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%buff_B_35 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 184 'alloca' 'buff_B_35' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%buff_B_36 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 185 'alloca' 'buff_B_36' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%buff_B_37 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 186 'alloca' 'buff_B_37' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%buff_B_38 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 187 'alloca' 'buff_B_38' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%buff_B_39 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 188 'alloca' 'buff_B_39' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%buff_B_40 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 189 'alloca' 'buff_B_40' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%buff_B_41 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 190 'alloca' 'buff_B_41' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%buff_B_42 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 191 'alloca' 'buff_B_42' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%buff_B_43 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 192 'alloca' 'buff_B_43' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%buff_B_44 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 193 'alloca' 'buff_B_44' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%buff_B_45 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 194 'alloca' 'buff_B_45' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%buff_B_46 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 195 'alloca' 'buff_B_46' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%buff_B_47 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 196 'alloca' 'buff_B_47' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%buff_B_48 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 197 'alloca' 'buff_B_48' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%buff_B_49 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 198 'alloca' 'buff_B_49' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%buff_B_50 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 199 'alloca' 'buff_B_50' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%buff_B_51 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 200 'alloca' 'buff_B_51' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%buff_B_52 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 201 'alloca' 'buff_B_52' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%buff_B_53 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 202 'alloca' 'buff_B_53' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%buff_B_54 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 203 'alloca' 'buff_B_54' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%buff_B_55 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 204 'alloca' 'buff_B_55' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%buff_B_56 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 205 'alloca' 'buff_B_56' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%buff_B_57 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 206 'alloca' 'buff_B_57' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%buff_B_58 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 207 'alloca' 'buff_B_58' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%buff_B_59 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 208 'alloca' 'buff_B_59' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%buff_B_60 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 209 'alloca' 'buff_B_60' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "%buff_B_61 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 210 'alloca' 'buff_B_61' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%buff_B_62 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 211 'alloca' 'buff_B_62' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%buff_B_63 = alloca i64 1" [mm_kernel.cpp:68]   --->   Operation 212 'alloca' 'buff_B_63' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%buff_C = alloca i64 1" [mm_kernel.cpp:69]   --->   Operation 213 'alloca' 'buff_C' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%sext_ln71_5 = sext i32 %nj_read" [mm_kernel.cpp:71]   --->   Operation 214 'sext' 'sext_ln71_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%sext_ln71_6 = sext i32 %ni_read" [mm_kernel.cpp:71]   --->   Operation 215 'sext' 'sext_ln71_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (0.85ns)   --->   "%empty = icmp_sgt  i32 %ni_read, i32 0"   --->   Operation 216 'icmp' 'empty' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 217 [1/1] (0.88ns)   --->   "%add_ln71_1 = add i33 %sext_ln71_6, i33 63" [mm_kernel.cpp:71]   --->   Operation 217 'add' 'add_ln71_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i27 @_ssdm_op_PartSelect.i27.i33.i32.i32, i33 %add_ln71_1, i32 6, i32 32" [mm_kernel.cpp:71]   --->   Operation 218 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%sext_ln71_8 = sext i27 %tmp_2" [mm_kernel.cpp:71]   --->   Operation 219 'sext' 'sext_ln71_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (0.33ns)   --->   "%select_ln71 = select i1 %empty, i58 %sext_ln71_8, i58 0" [mm_kernel.cpp:71]   --->   Operation 220 'select' 'select_ln71' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 221 [1/1] (0.85ns)   --->   "%empty_29 = icmp_sgt  i32 %nj_read, i32 0"   --->   Operation 221 'icmp' 'empty_29' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 222 [1/1] (0.88ns)   --->   "%add_ln71_2 = add i33 %sext_ln71_5, i33 63" [mm_kernel.cpp:71]   --->   Operation 222 'add' 'add_ln71_2' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%tmp = partselect i27 @_ssdm_op_PartSelect.i27.i33.i32.i32, i33 %add_ln71_2, i32 6, i32 32" [mm_kernel.cpp:71]   --->   Operation 223 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%sext_ln71_9 = sext i27 %tmp" [mm_kernel.cpp:71]   --->   Operation 224 'sext' 'sext_ln71_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (0.33ns)   --->   "%select_ln71_1 = select i1 %empty_29, i58 %sext_ln71_9, i58 0" [mm_kernel.cpp:71]   --->   Operation 225 'select' 'select_ln71_1' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.27>
ST_2 : Operation 226 [1/1] (0.00ns)   --->   "%select_ln71_cast = zext i58 %select_ln71" [mm_kernel.cpp:71]   --->   Operation 226 'zext' 'select_ln71_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 227 [1/1] (0.00ns)   --->   "%select_ln71_1_cast = zext i58 %select_ln71_1" [mm_kernel.cpp:71]   --->   Operation 227 'zext' 'select_ln71_1_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 228 [2/2] (2.27ns)   --->   "%bound130 = mul i116 %select_ln71_cast, i116 %select_ln71_1_cast" [mm_kernel.cpp:71]   --->   Operation 228 'mul' 'bound130' <Predicate = true> <Delay = 2.27> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.27>
ST_3 : Operation 229 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_12"   --->   Operation 229 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 230 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem0, void @empty_0, i32 0, i32 0, void @empty_13, i32 0, i32 4194304, void @empty_16, void @empty_3, void @empty_13, i32 16, i32 16, i32 16, i32 16, void @empty_13, void @empty_13"   --->   Operation 230 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 231 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem0"   --->   Operation 231 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 232 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem1, void @empty_0, i32 0, i32 0, void @empty_13, i32 0, i32 4194304, void @empty_4, void @empty_3, void @empty_13, i32 16, i32 16, i32 16, i32 16, void @empty_13, void @empty_13"   --->   Operation 232 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 233 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem1"   --->   Operation 233 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 234 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %C, void @empty_5, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_19, void @empty_6, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_18"   --->   Operation 234 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 235 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %C, void @empty_7, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_18"   --->   Operation 235 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 236 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A, void @empty_5, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_19, void @empty_8, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_18"   --->   Operation 236 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 237 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A, void @empty_7, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_18"   --->   Operation 237 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 238 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %B, void @empty_5, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_19, void @empty_15, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_18"   --->   Operation 238 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 239 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %B, void @empty_7, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_18"   --->   Operation 239 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 240 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %alpha"   --->   Operation 240 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 241 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %alpha, void @empty_5, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_21, void @empty_6, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 241 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 242 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %alpha, void @empty_7, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 242 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 243 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %beta"   --->   Operation 243 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 244 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %beta, void @empty_5, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_21, void @empty_20, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 244 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 245 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %beta, void @empty_7, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 245 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 246 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %ni"   --->   Operation 246 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 247 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ni, void @empty_5, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_21, void @empty_1, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 247 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 248 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ni, void @empty_7, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 248 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 249 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %nj"   --->   Operation 249 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 250 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %nj, void @empty_5, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_21, void @empty_15, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 250 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 251 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %nj, void @empty_7, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 251 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 252 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %nk"   --->   Operation 252 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 253 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %nk, void @empty_5, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_21, void @empty_2, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 253 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 254 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %nk, void @empty_7, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 254 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 255 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_5, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_21, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 255 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 256 [1/1] (0.00ns)   --->   "%sext_ln71 = sext i32 %nj_read" [mm_kernel.cpp:71]   --->   Operation 256 'sext' 'sext_ln71' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 257 [1/1] (0.00ns)   --->   "%sext_ln71_3 = sext i32 %nj_read" [mm_kernel.cpp:71]   --->   Operation 257 'sext' 'sext_ln71_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 258 [1/1] (0.00ns)   --->   "%sext_ln71_1 = sext i32 %ni_read" [mm_kernel.cpp:71]   --->   Operation 258 'sext' 'sext_ln71_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 259 [1/1] (0.00ns)   --->   "%sext_ln71_2 = sext i32 %nk_read" [mm_kernel.cpp:71]   --->   Operation 259 'sext' 'sext_ln71_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 260 [1/1] (0.00ns)   --->   "%sext_ln71_7 = sext i32 %nk_read" [mm_kernel.cpp:71]   --->   Operation 260 'sext' 'sext_ln71_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 261 [1/1] (0.00ns)   --->   "%sext_ln71_4 = sext i32 %nk_read" [mm_kernel.cpp:71]   --->   Operation 261 'sext' 'sext_ln71_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 262 [1/2] (2.27ns)   --->   "%bound130 = mul i116 %select_ln71_cast, i116 %select_ln71_1_cast" [mm_kernel.cpp:71]   --->   Operation 262 'mul' 'bound130' <Predicate = true> <Delay = 2.27> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 263 [1/1] (0.38ns)   --->   "%br_ln71 = br void" [mm_kernel.cpp:71]   --->   Operation 263 'br' 'br_ln71' <Predicate = true> <Delay = 0.38>

State 4 <SV = 3> <Delay = 1.55>
ST_4 : Operation 264 [1/1] (0.00ns)   --->   "%indvar_flatten142 = phi i116 0, void %.lr.ph14, i116 %add_ln71_3, void %_ZL17store_output_tilePfPA64_fiiii.exit" [mm_kernel.cpp:71]   --->   Operation 264 'phi' 'indvar_flatten142' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 265 [1/1] (0.00ns)   --->   "%i_3 = phi i64 0, void %.lr.ph14, i64 %select_ln42_1, void %_ZL17store_output_tilePfPA64_fiiii.exit" [mm_kernel.cpp:42]   --->   Operation 265 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 266 [1/1] (0.00ns)   --->   "%j = phi i64 0, void %.lr.ph14, i64 %add_ln73, void %_ZL17store_output_tilePfPA64_fiiii.exit" [mm_kernel.cpp:73]   --->   Operation 266 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 267 [1/1] (1.42ns)   --->   "%add_ln71_3 = add i116 %indvar_flatten142, i116 1" [mm_kernel.cpp:71]   --->   Operation 267 'add' 'add_ln71_3' <Predicate = true> <Delay = 1.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 268 [1/1] (1.22ns)   --->   "%icmp_ln71 = icmp_eq  i116 %indvar_flatten142, i116 %bound130" [mm_kernel.cpp:71]   --->   Operation 268 'icmp' 'icmp_ln71' <Predicate = true> <Delay = 1.22> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 269 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71, void %._crit_edge10.loopexit, void %._crit_edge15.loopexit" [mm_kernel.cpp:71]   --->   Operation 269 'br' 'br_ln71' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 270 [1/1] (1.14ns)   --->   "%add_ln71 = add i64 %i_3, i64 64" [mm_kernel.cpp:71]   --->   Operation 270 'add' 'add_ln71' <Predicate = (!icmp_ln71)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 271 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @TILE_LOOP_I_TILE_LOOP_J_str"   --->   Operation 271 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_4 : Operation 272 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096"   --->   Operation 272 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_4 : Operation 273 [1/1] (1.06ns)   --->   "%icmp_ln73 = icmp_slt  i64 %j, i64 %sext_ln71" [mm_kernel.cpp:73]   --->   Operation 273 'icmp' 'icmp_ln73' <Predicate = (!icmp_ln71)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 274 [1/1] (0.41ns)   --->   "%select_ln42 = select i1 %icmp_ln73, i64 %j, i64 0" [mm_kernel.cpp:42]   --->   Operation 274 'select' 'select_ln42' <Predicate = (!icmp_ln71)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 275 [1/1] (0.41ns)   --->   "%select_ln42_1 = select i1 %icmp_ln73, i64 %i_3, i64 %add_ln71" [mm_kernel.cpp:42]   --->   Operation 275 'select' 'select_ln42_1' <Predicate = (!icmp_ln71)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 276 [1/1] (0.00ns)   --->   "%trunc_ln42 = trunc i64 %select_ln42_1" [mm_kernel.cpp:42]   --->   Operation 276 'trunc' 'trunc_ln42' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_4 : Operation 277 [1/1] (0.00ns)   --->   "%specloopname_ln73 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [mm_kernel.cpp:73]   --->   Operation 277 'specloopname' 'specloopname_ln73' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_4 : Operation 278 [1/1] (0.00ns)   --->   "%trunc_ln80 = trunc i64 %select_ln42" [mm_kernel.cpp:80]   --->   Operation 278 'trunc' 'trunc_ln80' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_4 : Operation 279 [1/1] (0.38ns)   --->   "%br_ln76 = br void" [mm_kernel.cpp:76]   --->   Operation 279 'br' 'br_ln76' <Predicate = (!icmp_ln71)> <Delay = 0.38>
ST_4 : Operation 280 [1/1] (0.00ns)   --->   "%ret_ln95 = ret" [mm_kernel.cpp:95]   --->   Operation 280 'ret' 'ret_ln95' <Predicate = (icmp_ln71)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.21>
ST_5 : Operation 281 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i13 0, void %._crit_edge10.loopexit, i13 %add_ln76_2, void %.split._crit_edge" [mm_kernel.cpp:76]   --->   Operation 281 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 282 [1/1] (0.00ns)   --->   "%ii = phi i7 0, void %._crit_edge10.loopexit, i7 %select_ln76_1, void %.split._crit_edge" [mm_kernel.cpp:76]   --->   Operation 282 'phi' 'ii' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 283 [1/1] (0.00ns)   --->   "%jj = phi i7 0, void %._crit_edge10.loopexit, i7 %add_ln77, void %.split._crit_edge" [mm_kernel.cpp:77]   --->   Operation 283 'phi' 'jj' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 284 [1/1] (0.75ns)   --->   "%add_ln76_2 = add i13 %indvar_flatten, i13 1" [mm_kernel.cpp:76]   --->   Operation 284 'add' 'add_ln76_2' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 285 [1/1] (0.00ns)   --->   "%zext_ln76 = zext i7 %ii" [mm_kernel.cpp:76]   --->   Operation 285 'zext' 'zext_ln76' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 286 [1/1] (1.14ns)   --->   "%empty_30 = add i64 %zext_ln76, i64 %select_ln42_1" [mm_kernel.cpp:76]   --->   Operation 286 'add' 'empty_30' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 287 [1/1] (1.06ns)   --->   "%cmp5 = icmp_slt  i64 %empty_30, i64 %sext_ln71_1" [mm_kernel.cpp:76]   --->   Operation 287 'icmp' 'cmp5' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 288 [1/1] (0.64ns)   --->   "%icmp_ln76 = icmp_eq  i13 %indvar_flatten, i13 4096" [mm_kernel.cpp:76]   --->   Operation 288 'icmp' 'icmp_ln76' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 289 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %icmp_ln76, void %.split2, void %.lr.ph.preheader" [mm_kernel.cpp:76]   --->   Operation 289 'br' 'br_ln76' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 290 [1/1] (0.70ns)   --->   "%add_ln76 = add i7 %ii, i7 1" [mm_kernel.cpp:76]   --->   Operation 290 'add' 'add_ln76' <Predicate = (!icmp_ln76)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 291 [1/1] (0.59ns)   --->   "%icmp_ln77 = icmp_eq  i7 %jj, i7 64" [mm_kernel.cpp:77]   --->   Operation 291 'icmp' 'icmp_ln77' <Predicate = (!icmp_ln76)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 292 [1/1] (0.30ns)   --->   "%select_ln76 = select i1 %icmp_ln77, i7 0, i7 %jj" [mm_kernel.cpp:76]   --->   Operation 292 'select' 'select_ln76' <Predicate = (!icmp_ln76)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 293 [1/1] (0.30ns)   --->   "%select_ln76_1 = select i1 %icmp_ln77, i7 %add_ln76, i7 %ii" [mm_kernel.cpp:76]   --->   Operation 293 'select' 'select_ln76_1' <Predicate = (!icmp_ln76)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 294 [1/1] (0.00ns)   --->   "%trunc_ln81 = trunc i7 %select_ln76_1" [mm_kernel.cpp:81]   --->   Operation 294 'trunc' 'trunc_ln81' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_5 : Operation 295 [1/1] (0.00ns)   --->   "%zext_ln76_2 = zext i7 %select_ln76_1" [mm_kernel.cpp:76]   --->   Operation 295 'zext' 'zext_ln76_2' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_5 : Operation 296 [1/1] (1.12ns)   --->   "%add_ln76_1 = add i62 %zext_ln76_2, i62 %trunc_ln42" [mm_kernel.cpp:76]   --->   Operation 296 'add' 'add_ln76_1' <Predicate = (!icmp_ln76)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 297 [1/1] (0.70ns)   --->   "%add_ln77 = add i7 %select_ln76, i7 1" [mm_kernel.cpp:77]   --->   Operation 297 'add' 'add_ln77' <Predicate = (!icmp_ln76)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.21>
ST_6 : Operation 298 [1/1] (0.00ns)   --->   "%zext_ln76_1 = zext i7 %add_ln76" [mm_kernel.cpp:76]   --->   Operation 298 'zext' 'zext_ln76_1' <Predicate = (!icmp_ln76 & icmp_ln77)> <Delay = 0.00>
ST_6 : Operation 299 [1/1] (1.14ns)   --->   "%p_mid16 = add i64 %zext_ln76_1, i64 %select_ln42_1" [mm_kernel.cpp:76]   --->   Operation 299 'add' 'p_mid16' <Predicate = (!icmp_ln76 & icmp_ln77)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 300 [1/1] (1.06ns)   --->   "%cmp5_mid1 = icmp_slt  i64 %p_mid16, i64 %sext_ln71_1" [mm_kernel.cpp:76]   --->   Operation 300 'icmp' 'cmp5_mid1' <Predicate = (!icmp_ln76 & icmp_ln77)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 301 [5/5] (2.15ns)   --->   "%mul_ln76 = mul i62 %add_ln76_1, i62 %sext_ln71_3" [mm_kernel.cpp:76]   --->   Operation 301 'mul' 'mul_ln76' <Predicate = (!icmp_ln76)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 302 [1/1] (0.00ns)   --->   "%zext_ln77 = zext i7 %select_ln76" [mm_kernel.cpp:77]   --->   Operation 302 'zext' 'zext_ln77' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_6 : Operation 303 [1/1] (1.14ns)   --->   "%add_ln80 = add i64 %zext_ln77, i64 %select_ln42" [mm_kernel.cpp:80]   --->   Operation 303 'add' 'add_ln80' <Predicate = (!icmp_ln76)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 304 [1/1] (1.06ns)   --->   "%icmp_ln81 = icmp_slt  i64 %add_ln80, i64 %sext_ln71" [mm_kernel.cpp:81]   --->   Operation 304 'icmp' 'icmp_ln81' <Predicate = (!icmp_ln76)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.15>
ST_7 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node and_ln81)   --->   "%select_ln76_2 = select i1 %icmp_ln77, i1 %cmp5_mid1, i1 %cmp5" [mm_kernel.cpp:76]   --->   Operation 305 'select' 'select_ln76_2' <Predicate = (!icmp_ln76)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 306 [4/5] (2.15ns)   --->   "%mul_ln76 = mul i62 %add_ln76_1, i62 %sext_ln71_3" [mm_kernel.cpp:76]   --->   Operation 306 'mul' 'mul_ln76' <Predicate = (!icmp_ln76)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 307 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln81 = and i1 %select_ln76_2, i1 %icmp_ln81" [mm_kernel.cpp:81]   --->   Operation 307 'and' 'and_ln81' <Predicate = (!icmp_ln76)> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 308 [1/1] (0.38ns)   --->   "%br_ln81 = br i1 %and_ln81, void %.split._crit_edge, void" [mm_kernel.cpp:81]   --->   Operation 308 'br' 'br_ln81' <Predicate = (!icmp_ln76)> <Delay = 0.38>

State 8 <SV = 7> <Delay = 2.15>
ST_8 : Operation 309 [3/5] (2.15ns)   --->   "%mul_ln76 = mul i62 %add_ln76_1, i62 %sext_ln71_3" [mm_kernel.cpp:76]   --->   Operation 309 'mul' 'mul_ln76' <Predicate = (!icmp_ln76)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.15>
ST_9 : Operation 310 [2/5] (2.15ns)   --->   "%mul_ln76 = mul i62 %add_ln76_1, i62 %sext_ln71_3" [mm_kernel.cpp:76]   --->   Operation 310 'mul' 'mul_ln76' <Predicate = (!icmp_ln76)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.15>
ST_10 : Operation 311 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @INIT_LOOP_II_INIT_LOOP_JJ_str"   --->   Operation 311 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_10 : Operation 312 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096"   --->   Operation 312 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_10 : Operation 313 [1/1] (0.00ns)   --->   "%tmp_2_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln81, i6 0" [mm_kernel.cpp:81]   --->   Operation 313 'bitconcatenate' 'tmp_2_cast' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_10 : Operation 314 [1/5] (2.15ns)   --->   "%mul_ln76 = mul i62 %add_ln76_1, i62 %sext_ln71_3" [mm_kernel.cpp:76]   --->   Operation 314 'mul' 'mul_ln76' <Predicate = (!icmp_ln76)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 315 [1/1] (0.00ns)   --->   "%zext_ln81 = zext i7 %select_ln76" [mm_kernel.cpp:81]   --->   Operation 315 'zext' 'zext_ln81' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_10 : Operation 316 [1/1] (0.74ns)   --->   "%add_ln81_3 = add i12 %tmp_2_cast, i12 %zext_ln81" [mm_kernel.cpp:81]   --->   Operation 316 'add' 'add_ln81_3' <Predicate = (!icmp_ln76)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 317 [1/1] (0.00ns)   --->   "%zext_ln81_1 = zext i12 %add_ln81_3" [mm_kernel.cpp:81]   --->   Operation 317 'zext' 'zext_ln81_1' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_10 : Operation 318 [1/1] (0.00ns)   --->   "%buff_C_addr = getelementptr i32 %buff_C, i64 0, i64 %zext_ln81_1" [mm_kernel.cpp:81]   --->   Operation 318 'getelementptr' 'buff_C_addr' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_10 : Operation 319 [1/1] (0.00ns)   --->   "%specpipeline_ln77 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [mm_kernel.cpp:77]   --->   Operation 319 'specpipeline' 'specpipeline_ln77' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_10 : Operation 320 [1/1] (0.00ns)   --->   "%specloopname_ln77 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [mm_kernel.cpp:77]   --->   Operation 320 'specloopname' 'specloopname_ln77' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_10 : Operation 321 [1/1] (0.00ns)   --->   "%zext_ln80 = zext i7 %select_ln76" [mm_kernel.cpp:80]   --->   Operation 321 'zext' 'zext_ln80' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_10 : Operation 322 [1/1] (1.12ns)   --->   "%add_ln81 = add i62 %zext_ln80, i62 %trunc_ln80" [mm_kernel.cpp:81]   --->   Operation 322 'add' 'add_ln81' <Predicate = (!icmp_ln76)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.26>
ST_11 : Operation 323 [1/1] (1.12ns)   --->   "%add_ln81_2 = add i62 %add_ln81, i62 %mul_ln76" [mm_kernel.cpp:81]   --->   Operation 323 'add' 'add_ln81_2' <Predicate = (!icmp_ln76 & and_ln81)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 324 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %add_ln81_2, i2 0" [mm_kernel.cpp:81]   --->   Operation 324 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln76 & and_ln81)> <Delay = 0.00>
ST_11 : Operation 325 [1/1] (1.14ns)   --->   "%add_ln81_1 = add i64 %shl_ln, i64 %C_read" [mm_kernel.cpp:81]   --->   Operation 325 'add' 'add_ln81_1' <Predicate = (!icmp_ln76 & and_ln81)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 326 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln81_1, i32 2, i32 63" [mm_kernel.cpp:81]   --->   Operation 326 'partselect' 'trunc_ln1' <Predicate = (!icmp_ln76 & and_ln81)> <Delay = 0.00>
ST_11 : Operation 327 [1/1] (0.00ns)   --->   "%sext_ln81 = sext i62 %trunc_ln1" [mm_kernel.cpp:81]   --->   Operation 327 'sext' 'sext_ln81' <Predicate = (!icmp_ln76 & and_ln81)> <Delay = 0.00>
ST_11 : Operation 328 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i32 %gmem0, i64 %sext_ln81" [mm_kernel.cpp:81]   --->   Operation 328 'getelementptr' 'gmem0_addr' <Predicate = (!icmp_ln76 & and_ln81)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 2.43>
ST_12 : Operation 329 [7/7] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [mm_kernel.cpp:81]   --->   Operation 329 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln76 & and_ln81)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 2.43>
ST_13 : Operation 330 [6/7] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [mm_kernel.cpp:81]   --->   Operation 330 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln76 & and_ln81)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 2.43>
ST_14 : Operation 331 [5/7] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [mm_kernel.cpp:81]   --->   Operation 331 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln76 & and_ln81)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 2.43>
ST_15 : Operation 332 [4/7] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [mm_kernel.cpp:81]   --->   Operation 332 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln76 & and_ln81)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 2.43>
ST_16 : Operation 333 [3/7] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [mm_kernel.cpp:81]   --->   Operation 333 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln76 & and_ln81)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 2.43>
ST_17 : Operation 334 [2/7] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [mm_kernel.cpp:81]   --->   Operation 334 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln76 & and_ln81)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 2.43>
ST_18 : Operation 335 [1/7] (2.43ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [mm_kernel.cpp:81]   --->   Operation 335 'readreq' 'gmem0_load_req' <Predicate = (!icmp_ln76 & and_ln81)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 2.43>
ST_19 : Operation 336 [1/1] (2.43ns)   --->   "%gmem0_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr" [mm_kernel.cpp:81]   --->   Operation 336 'read' 'gmem0_addr_read' <Predicate = (!icmp_ln76 & and_ln81)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 2.32>
ST_20 : Operation 337 [1/1] (0.00ns)   --->   "%bitcast_ln81 = bitcast i32 %gmem0_addr_read" [mm_kernel.cpp:81]   --->   Operation 337 'bitcast' 'bitcast_ln81' <Predicate = (!icmp_ln76 & and_ln81)> <Delay = 0.00>
ST_20 : Operation 338 [4/4] (2.32ns)   --->   "%mul8 = fmul i32 %bitcast_ln81, i32 %beta_read" [mm_kernel.cpp:81]   --->   Operation 338 'fmul' 'mul8' <Predicate = (!icmp_ln76 & and_ln81)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 2.32>
ST_21 : Operation 339 [3/4] (2.32ns)   --->   "%mul8 = fmul i32 %bitcast_ln81, i32 %beta_read" [mm_kernel.cpp:81]   --->   Operation 339 'fmul' 'mul8' <Predicate = (!icmp_ln76 & and_ln81)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 2.32>
ST_22 : Operation 340 [2/4] (2.32ns)   --->   "%mul8 = fmul i32 %bitcast_ln81, i32 %beta_read" [mm_kernel.cpp:81]   --->   Operation 340 'fmul' 'mul8' <Predicate = (!icmp_ln76 & and_ln81)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 2.32>
ST_23 : Operation 341 [1/4] (2.32ns)   --->   "%mul8 = fmul i32 %bitcast_ln81, i32 %beta_read" [mm_kernel.cpp:81]   --->   Operation 341 'fmul' 'mul8' <Predicate = (!icmp_ln76 & and_ln81)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 2.03>
ST_24 : Operation 342 [1/1] (0.38ns)   --->   "%br_ln81 = br void %.split._crit_edge" [mm_kernel.cpp:81]   --->   Operation 342 'br' 'br_ln81' <Predicate = (!icmp_ln76 & and_ln81)> <Delay = 0.38>
ST_24 : Operation 343 [1/1] (0.00ns)   --->   "%cond = phi i32 %mul8, void, i32 0, void %.split2" [mm_kernel.cpp:81]   --->   Operation 343 'phi' 'cond' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_24 : Operation 344 [1/1] (1.64ns)   --->   "%store_ln81 = store i32 %cond, i12 %buff_C_addr" [mm_kernel.cpp:81]   --->   Operation 344 'store' 'store_ln81' <Predicate = (!icmp_ln76)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_24 : Operation 345 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 345 'br' 'br_ln0' <Predicate = (!icmp_ln76)> <Delay = 0.00>

State 25 <SV = 5> <Delay = 2.06>
ST_25 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node select_ln85_1)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %nk_read, i32 31" [mm_kernel.cpp:85]   --->   Operation 346 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 347 [1/1] (0.88ns)   --->   "%add_ln85_1 = add i33 %sext_ln71_7, i33 63" [mm_kernel.cpp:85]   --->   Operation 347 'add' 'add_ln85_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node select_ln85_1)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %add_ln85_1, i32 32" [mm_kernel.cpp:85]   --->   Operation 348 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 349 [1/1] (0.88ns)   --->   "%sub_ln85 = sub i33 8589934529, i33 %sext_ln71_7" [mm_kernel.cpp:85]   --->   Operation 349 'sub' 'sub_ln85' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 350 [1/1] (0.00ns)   --->   "%p_lshr = partselect i27 @_ssdm_op_PartSelect.i27.i33.i32.i32, i33 %sub_ln85, i32 6, i32 32" [mm_kernel.cpp:85]   --->   Operation 350 'partselect' 'p_lshr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 351 [1/1] (0.85ns)   --->   "%sub_ln85_1 = sub i27 0, i27 %p_lshr" [mm_kernel.cpp:85]   --->   Operation 351 'sub' 'sub_ln85_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 352 [1/1] (0.00ns) (grouped into LUT with out node select_ln85_1)   --->   "%tmp_5 = partselect i27 @_ssdm_op_PartSelect.i27.i33.i32.i32, i33 %add_ln85_1, i32 6, i32 32" [mm_kernel.cpp:85]   --->   Operation 352 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node select_ln85_1)   --->   "%select_ln85 = select i1 %tmp_4, i27 %sub_ln85_1, i27 %tmp_5" [mm_kernel.cpp:85]   --->   Operation 353 'select' 'select_ln85' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 354 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln85_1 = select i1 %tmp_3, i27 0, i27 %select_ln85" [mm_kernel.cpp:85]   --->   Operation 354 'select' 'select_ln85_1' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 355 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i27.i6, i27 %select_ln85_1, i6 0" [mm_kernel.cpp:85]   --->   Operation 355 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 356 [1/1] (0.00ns)   --->   "%sext_ln85 = sext i33 %tmp_6" [mm_kernel.cpp:85]   --->   Operation 356 'sext' 'sext_ln85' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 357 [1/1] (0.38ns)   --->   "%br_ln85 = br void %.lr.ph" [mm_kernel.cpp:85]   --->   Operation 357 'br' 'br_ln85' <Predicate = true> <Delay = 0.38>

State 26 <SV = 6> <Delay = 1.06>
ST_26 : Operation 358 [1/1] (0.00ns)   --->   "%k = phi i64 %add_ln85, void %_ZL15load_input_tilePfPA64_fiiii.exit35, i64 0, void %.lr.ph.preheader" [mm_kernel.cpp:85]   --->   Operation 358 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 359 [1/1] (1.06ns)   --->   "%icmp_ln85 = icmp_eq  i64 %k, i64 %sext_ln85" [mm_kernel.cpp:85]   --->   Operation 359 'icmp' 'icmp_ln85' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 360 [1/1] (0.00ns)   --->   "%br_ln85 = br i1 %icmp_ln85, void %.split12, void %._crit_edge.loopexit.preheader.preheader" [mm_kernel.cpp:85]   --->   Operation 360 'br' 'br_ln85' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 361 [1/1] (0.00ns)   --->   "%speclooptripcount_ln85 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [mm_kernel.cpp:85]   --->   Operation 361 'speclooptripcount' 'speclooptripcount_ln85' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_26 : Operation 362 [1/1] (0.00ns)   --->   "%specloopname_ln85 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [mm_kernel.cpp:85]   --->   Operation 362 'specloopname' 'specloopname_ln85' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_26 : Operation 363 [1/1] (0.00ns)   --->   "%trunc_ln16 = trunc i64 %k" [mm_kernel.cpp:16]   --->   Operation 363 'trunc' 'trunc_ln16' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_26 : Operation 364 [1/1] (0.38ns)   --->   "%br_ln12 = br void" [mm_kernel.cpp:12]   --->   Operation 364 'br' 'br_ln12' <Predicate = (!icmp_ln85)> <Delay = 0.38>
ST_26 : Operation 365 [1/1] (0.38ns)   --->   "%br_ln44 = br void %._crit_edge.loopexit.preheader" [mm_kernel.cpp:44]   --->   Operation 365 'br' 'br_ln44' <Predicate = (icmp_ln85)> <Delay = 0.38>

State 27 <SV = 7> <Delay = 2.21>
ST_27 : Operation 366 [1/1] (0.00ns)   --->   "%indvar_flatten88 = phi i13 0, void %.split12, i13 %add_ln12_4, void %.split4._crit_edge73" [mm_kernel.cpp:12]   --->   Operation 366 'phi' 'indvar_flatten88' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 367 [1/1] (0.00ns)   --->   "%i = phi i7 0, void %.split12, i7 %select_ln12_3, void %.split4._crit_edge73" [mm_kernel.cpp:12]   --->   Operation 367 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 368 [1/1] (0.00ns)   --->   "%j_1 = phi i7 0, void %.split12, i7 %add_ln13, void %.split4._crit_edge73" [mm_kernel.cpp:13]   --->   Operation 368 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 369 [1/1] (0.75ns)   --->   "%add_ln12_4 = add i13 %indvar_flatten88, i13 1" [mm_kernel.cpp:12]   --->   Operation 369 'add' 'add_ln12_4' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 370 [1/1] (0.00ns)   --->   "%zext_ln12 = zext i7 %i" [mm_kernel.cpp:12]   --->   Operation 370 'zext' 'zext_ln12' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 371 [1/1] (1.14ns)   --->   "%empty_31 = add i64 %zext_ln12, i64 %select_ln42_1" [mm_kernel.cpp:12]   --->   Operation 371 'add' 'empty_31' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 372 [1/1] (1.06ns)   --->   "%cmp3_i = icmp_slt  i64 %empty_31, i64 %sext_ln71_1" [mm_kernel.cpp:12]   --->   Operation 372 'icmp' 'cmp3_i' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 373 [1/1] (0.64ns)   --->   "%icmp_ln12 = icmp_eq  i13 %indvar_flatten88, i13 4096" [mm_kernel.cpp:12]   --->   Operation 373 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 374 [1/1] (0.00ns)   --->   "%br_ln12 = br i1 %icmp_ln12, void %.split6, void %_ZL15load_input_tilePfPA64_fiiii.exit.preheader.preheader" [mm_kernel.cpp:12]   --->   Operation 374 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 375 [1/1] (0.70ns)   --->   "%add_ln12 = add i7 %i, i7 1" [mm_kernel.cpp:12]   --->   Operation 375 'add' 'add_ln12' <Predicate = (!icmp_ln12)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 376 [1/1] (0.59ns)   --->   "%icmp_ln13 = icmp_eq  i7 %j_1, i7 64" [mm_kernel.cpp:13]   --->   Operation 376 'icmp' 'icmp_ln13' <Predicate = (!icmp_ln12)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 377 [1/1] (0.30ns)   --->   "%select_ln12 = select i1 %icmp_ln13, i7 0, i7 %j_1" [mm_kernel.cpp:12]   --->   Operation 377 'select' 'select_ln12' <Predicate = (!icmp_ln12)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 378 [1/1] (0.00ns)   --->   "%trunc_ln12 = trunc i7 %add_ln12" [mm_kernel.cpp:12]   --->   Operation 378 'trunc' 'trunc_ln12' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_27 : Operation 379 [1/1] (0.00ns)   --->   "%trunc_ln12_1 = trunc i7 %i" [mm_kernel.cpp:12]   --->   Operation 379 'trunc' 'trunc_ln12_1' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_27 : Operation 380 [1/1] (0.29ns)   --->   "%select_ln12_1 = select i1 %icmp_ln13, i6 %trunc_ln12, i6 %trunc_ln12_1" [mm_kernel.cpp:12]   --->   Operation 380 'select' 'select_ln12_1' <Predicate = (!icmp_ln12)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 381 [1/1] (0.30ns)   --->   "%select_ln12_3 = select i1 %icmp_ln13, i7 %add_ln12, i7 %i" [mm_kernel.cpp:12]   --->   Operation 381 'select' 'select_ln12_3' <Predicate = (!icmp_ln12)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 382 [1/1] (0.00ns)   --->   "%zext_ln12_3 = zext i7 %select_ln12_3" [mm_kernel.cpp:12]   --->   Operation 382 'zext' 'zext_ln12_3' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_27 : Operation 383 [1/1] (1.12ns)   --->   "%add_ln12_2 = add i62 %zext_ln12_3, i62 %trunc_ln42" [mm_kernel.cpp:12]   --->   Operation 383 'add' 'add_ln12_2' <Predicate = (!icmp_ln12)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 384 [1/1] (0.70ns)   --->   "%add_ln13 = add i7 %select_ln12, i7 1" [mm_kernel.cpp:13]   --->   Operation 384 'add' 'add_ln13' <Predicate = (!icmp_ln12)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 385 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 385 'br' 'br_ln0' <Predicate = (!icmp_ln12)> <Delay = 0.00>

State 28 <SV = 8> <Delay = 2.21>
ST_28 : Operation 386 [1/1] (0.00ns)   --->   "%zext_ln12_2 = zext i7 %add_ln12" [mm_kernel.cpp:12]   --->   Operation 386 'zext' 'zext_ln12_2' <Predicate = (!icmp_ln12 & icmp_ln13)> <Delay = 0.00>
ST_28 : Operation 387 [1/1] (1.14ns)   --->   "%p_mid184 = add i64 %zext_ln12_2, i64 %select_ln42_1" [mm_kernel.cpp:12]   --->   Operation 387 'add' 'p_mid184' <Predicate = (!icmp_ln12 & icmp_ln13)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 388 [1/1] (1.06ns)   --->   "%cmp3_i_mid1 = icmp_slt  i64 %p_mid184, i64 %sext_ln71_1" [mm_kernel.cpp:12]   --->   Operation 388 'icmp' 'cmp3_i_mid1' <Predicate = (!icmp_ln12 & icmp_ln13)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 389 [5/5] (2.15ns)   --->   "%mul_ln12 = mul i62 %add_ln12_2, i62 %sext_ln71_4" [mm_kernel.cpp:12]   --->   Operation 389 'mul' 'mul_ln12' <Predicate = (!icmp_ln12)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 390 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i7 %select_ln12" [mm_kernel.cpp:13]   --->   Operation 390 'zext' 'zext_ln13' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_28 : Operation 391 [1/1] (1.14ns)   --->   "%add_ln16 = add i64 %zext_ln13, i64 %k" [mm_kernel.cpp:16]   --->   Operation 391 'add' 'add_ln16' <Predicate = (!icmp_ln12)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 392 [1/1] (1.06ns)   --->   "%icmp_ln17 = icmp_slt  i64 %add_ln16, i64 %sext_ln71_2" [mm_kernel.cpp:17]   --->   Operation 392 'icmp' 'icmp_ln17' <Predicate = (!icmp_ln12)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 9> <Delay = 2.15>
ST_29 : Operation 393 [1/1] (0.00ns) (grouped into LUT with out node and_ln17)   --->   "%select_ln12_2 = select i1 %icmp_ln13, i1 %cmp3_i_mid1, i1 %cmp3_i" [mm_kernel.cpp:12]   --->   Operation 393 'select' 'select_ln12_2' <Predicate = (!icmp_ln12)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 394 [4/5] (2.15ns)   --->   "%mul_ln12 = mul i62 %add_ln12_2, i62 %sext_ln71_4" [mm_kernel.cpp:12]   --->   Operation 394 'mul' 'mul_ln12' <Predicate = (!icmp_ln12)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 395 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln17 = and i1 %select_ln12_2, i1 %icmp_ln17" [mm_kernel.cpp:17]   --->   Operation 395 'and' 'and_ln17' <Predicate = (!icmp_ln12)> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 396 [1/1] (0.38ns)   --->   "%br_ln17 = br i1 %and_ln17, void %.split4._crit_edge, void" [mm_kernel.cpp:17]   --->   Operation 396 'br' 'br_ln17' <Predicate = (!icmp_ln12)> <Delay = 0.38>

State 30 <SV = 10> <Delay = 2.15>
ST_30 : Operation 397 [3/5] (2.15ns)   --->   "%mul_ln12 = mul i62 %add_ln12_2, i62 %sext_ln71_4" [mm_kernel.cpp:12]   --->   Operation 397 'mul' 'mul_ln12' <Predicate = (!icmp_ln12)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 11> <Delay = 2.15>
ST_31 : Operation 398 [2/5] (2.15ns)   --->   "%mul_ln12 = mul i62 %add_ln12_2, i62 %sext_ln71_4" [mm_kernel.cpp:12]   --->   Operation 398 'mul' 'mul_ln12' <Predicate = (!icmp_ln12)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 12> <Delay = 2.15>
ST_32 : Operation 399 [1/5] (2.15ns)   --->   "%mul_ln12 = mul i62 %add_ln12_2, i62 %sext_ln71_4" [mm_kernel.cpp:12]   --->   Operation 399 'mul' 'mul_ln12' <Predicate = (!icmp_ln12)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 400 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i7 %select_ln12" [mm_kernel.cpp:16]   --->   Operation 400 'zext' 'zext_ln16' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_32 : Operation 401 [1/1] (1.12ns)   --->   "%add_ln17 = add i62 %zext_ln16, i62 %trunc_ln16" [mm_kernel.cpp:17]   --->   Operation 401 'add' 'add_ln17' <Predicate = (!icmp_ln12)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 402 [1/1] (0.00ns)   --->   "%trunc_ln17 = trunc i7 %select_ln12" [mm_kernel.cpp:17]   --->   Operation 402 'trunc' 'trunc_ln17' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 403 [1/1] (0.58ns)   --->   "%switch_ln17 = switch i6 %trunc_ln17, void %branch63, i6 0, void %branch0, i6 1, void %branch1, i6 2, void %branch2, i6 3, void %branch3, i6 4, void %branch4, i6 5, void %branch5, i6 6, void %branch6, i6 7, void %branch7, i6 8, void %branch8, i6 9, void %branch9, i6 10, void %branch10, i6 11, void %branch11, i6 12, void %branch12, i6 13, void %branch13, i6 14, void %branch14, i6 15, void %branch15, i6 16, void %branch16, i6 17, void %branch17, i6 18, void %branch18, i6 19, void %branch19, i6 20, void %branch20, i6 21, void %branch21, i6 22, void %branch22, i6 23, void %branch23, i6 24, void %branch24, i6 25, void %branch25, i6 26, void %branch26, i6 27, void %branch27, i6 28, void %branch28, i6 29, void %branch29, i6 30, void %branch30, i6 31, void %branch31, i6 32, void %branch32, i6 33, void %branch33, i6 34, void %branch34, i6 35, void %branch35, i6 36, void %branch36, i6 37, void %branch37, i6 38, void %branch38, i6 39, void %branch39, i6 40, void %branch40, i6 41, void %branch41, i6 42, void %branch42, i6 43, void %branch43, i6 44, void %branch44, i6 45, void %branch45, i6 46, void %branch46, i6 47, void %branch47, i6 48, void %branch48, i6 49, void %branch49, i6 50, void %branch50, i6 51, void %branch51, i6 52, void %branch52, i6 53, void %branch53, i6 54, void %branch54, i6 55, void %branch55, i6 56, void %branch56, i6 57, void %branch57, i6 58, void %branch58, i6 59, void %branch59, i6 60, void %branch60, i6 61, void %branch61, i6 62, void %branch62" [mm_kernel.cpp:17]   --->   Operation 403 'switch' 'switch_ln17' <Predicate = true> <Delay = 0.58>

State 33 <SV = 13> <Delay = 2.26>
ST_33 : Operation 404 [1/1] (1.12ns)   --->   "%add_ln17_2 = add i62 %add_ln17, i62 %mul_ln12" [mm_kernel.cpp:17]   --->   Operation 404 'add' 'add_ln17_2' <Predicate = (!icmp_ln12 & and_ln17)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 405 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %add_ln17_2, i2 0" [mm_kernel.cpp:17]   --->   Operation 405 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln12 & and_ln17)> <Delay = 0.00>
ST_33 : Operation 406 [1/1] (1.14ns)   --->   "%add_ln17_1 = add i64 %shl_ln1, i64 %A_read" [mm_kernel.cpp:17]   --->   Operation 406 'add' 'add_ln17_1' <Predicate = (!icmp_ln12 & and_ln17)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 407 [1/1] (0.00ns)   --->   "%trunc_ln17_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln17_1, i32 2, i32 63" [mm_kernel.cpp:17]   --->   Operation 407 'partselect' 'trunc_ln17_1' <Predicate = (!icmp_ln12 & and_ln17)> <Delay = 0.00>
ST_33 : Operation 408 [1/1] (0.00ns)   --->   "%sext_ln17 = sext i62 %trunc_ln17_1" [mm_kernel.cpp:17]   --->   Operation 408 'sext' 'sext_ln17' <Predicate = (!icmp_ln12 & and_ln17)> <Delay = 0.00>
ST_33 : Operation 409 [1/1] (0.00ns)   --->   "%gmem0_addr_1 = getelementptr i32 %gmem0, i64 %sext_ln17" [mm_kernel.cpp:17]   --->   Operation 409 'getelementptr' 'gmem0_addr_1' <Predicate = (!icmp_ln12 & and_ln17)> <Delay = 0.00>

State 34 <SV = 14> <Delay = 2.43>
ST_34 : Operation 410 [7/7] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1" [mm_kernel.cpp:17]   --->   Operation 410 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln12 & and_ln17)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 15> <Delay = 2.43>
ST_35 : Operation 411 [6/7] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1" [mm_kernel.cpp:17]   --->   Operation 411 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln12 & and_ln17)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 16> <Delay = 2.43>
ST_36 : Operation 412 [5/7] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1" [mm_kernel.cpp:17]   --->   Operation 412 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln12 & and_ln17)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 17> <Delay = 2.43>
ST_37 : Operation 413 [4/7] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1" [mm_kernel.cpp:17]   --->   Operation 413 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln12 & and_ln17)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 18> <Delay = 2.43>
ST_38 : Operation 414 [3/7] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1" [mm_kernel.cpp:17]   --->   Operation 414 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln12 & and_ln17)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 19> <Delay = 2.43>
ST_39 : Operation 415 [2/7] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1" [mm_kernel.cpp:17]   --->   Operation 415 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln12 & and_ln17)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 20> <Delay = 2.43>
ST_40 : Operation 416 [1/7] (2.43ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1" [mm_kernel.cpp:17]   --->   Operation 416 'readreq' 'gmem0_load_1_req' <Predicate = (!icmp_ln12 & and_ln17)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 21> <Delay = 2.43>
ST_41 : Operation 417 [1/1] (2.43ns)   --->   "%gmem0_addr_1_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_1" [mm_kernel.cpp:17]   --->   Operation 417 'read' 'gmem0_addr_1_read' <Predicate = (!icmp_ln12 & and_ln17)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 418 [1/1] (0.00ns)   --->   "%bitcast_ln17 = bitcast i32 %gmem0_addr_1_read" [mm_kernel.cpp:17]   --->   Operation 418 'bitcast' 'bitcast_ln17' <Predicate = (!icmp_ln12 & and_ln17)> <Delay = 0.00>

State 42 <SV = 22> <Delay = 1.08>
ST_42 : Operation 419 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @LOAD_LOOP_I_LOAD_LOOP_J_str"   --->   Operation 419 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_42 : Operation 420 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096"   --->   Operation 420 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_42 : Operation 421 [1/1] (0.00ns)   --->   "%select_ln12_1_cast = zext i6 %select_ln12_1" [mm_kernel.cpp:12]   --->   Operation 421 'zext' 'select_ln12_1_cast' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_42 : Operation 422 [1/1] (0.00ns)   --->   "%specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [mm_kernel.cpp:13]   --->   Operation 422 'specpipeline' 'specpipeline_ln13' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_42 : Operation 423 [1/1] (0.00ns)   --->   "%specloopname_ln13 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [mm_kernel.cpp:13]   --->   Operation 423 'specloopname' 'specloopname_ln13' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_42 : Operation 424 [1/1] (0.38ns)   --->   "%br_ln17 = br void %.split4._crit_edge" [mm_kernel.cpp:17]   --->   Operation 424 'br' 'br_ln17' <Predicate = (!icmp_ln12 & and_ln17)> <Delay = 0.38>
ST_42 : Operation 425 [1/1] (0.00ns)   --->   "%cond_i = phi i32 %bitcast_ln17, void, i32 0, void %.split6" [mm_kernel.cpp:17]   --->   Operation 425 'phi' 'cond_i' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 426 [1/1] (0.00ns)   --->   "%buff_A_62_addr = getelementptr i32 %buff_A_62, i64 0, i64 %select_ln12_1_cast" [mm_kernel.cpp:17]   --->   Operation 426 'getelementptr' 'buff_A_62_addr' <Predicate = (trunc_ln17 == 62)> <Delay = 0.00>
ST_42 : Operation 427 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i, i6 %buff_A_62_addr" [mm_kernel.cpp:17]   --->   Operation 427 'store' 'store_ln17' <Predicate = (trunc_ln17 == 62)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 428 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split4._crit_edge73" [mm_kernel.cpp:17]   --->   Operation 428 'br' 'br_ln17' <Predicate = (trunc_ln17 == 62)> <Delay = 0.00>
ST_42 : Operation 429 [1/1] (0.00ns)   --->   "%buff_A_61_addr = getelementptr i32 %buff_A_61, i64 0, i64 %select_ln12_1_cast" [mm_kernel.cpp:17]   --->   Operation 429 'getelementptr' 'buff_A_61_addr' <Predicate = (trunc_ln17 == 61)> <Delay = 0.00>
ST_42 : Operation 430 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i, i6 %buff_A_61_addr" [mm_kernel.cpp:17]   --->   Operation 430 'store' 'store_ln17' <Predicate = (trunc_ln17 == 61)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 431 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split4._crit_edge73" [mm_kernel.cpp:17]   --->   Operation 431 'br' 'br_ln17' <Predicate = (trunc_ln17 == 61)> <Delay = 0.00>
ST_42 : Operation 432 [1/1] (0.00ns)   --->   "%buff_A_60_addr = getelementptr i32 %buff_A_60, i64 0, i64 %select_ln12_1_cast" [mm_kernel.cpp:17]   --->   Operation 432 'getelementptr' 'buff_A_60_addr' <Predicate = (trunc_ln17 == 60)> <Delay = 0.00>
ST_42 : Operation 433 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i, i6 %buff_A_60_addr" [mm_kernel.cpp:17]   --->   Operation 433 'store' 'store_ln17' <Predicate = (trunc_ln17 == 60)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 434 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split4._crit_edge73" [mm_kernel.cpp:17]   --->   Operation 434 'br' 'br_ln17' <Predicate = (trunc_ln17 == 60)> <Delay = 0.00>
ST_42 : Operation 435 [1/1] (0.00ns)   --->   "%buff_A_59_addr = getelementptr i32 %buff_A_59, i64 0, i64 %select_ln12_1_cast" [mm_kernel.cpp:17]   --->   Operation 435 'getelementptr' 'buff_A_59_addr' <Predicate = (trunc_ln17 == 59)> <Delay = 0.00>
ST_42 : Operation 436 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i, i6 %buff_A_59_addr" [mm_kernel.cpp:17]   --->   Operation 436 'store' 'store_ln17' <Predicate = (trunc_ln17 == 59)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 437 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split4._crit_edge73" [mm_kernel.cpp:17]   --->   Operation 437 'br' 'br_ln17' <Predicate = (trunc_ln17 == 59)> <Delay = 0.00>
ST_42 : Operation 438 [1/1] (0.00ns)   --->   "%buff_A_58_addr = getelementptr i32 %buff_A_58, i64 0, i64 %select_ln12_1_cast" [mm_kernel.cpp:17]   --->   Operation 438 'getelementptr' 'buff_A_58_addr' <Predicate = (trunc_ln17 == 58)> <Delay = 0.00>
ST_42 : Operation 439 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i, i6 %buff_A_58_addr" [mm_kernel.cpp:17]   --->   Operation 439 'store' 'store_ln17' <Predicate = (trunc_ln17 == 58)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 440 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split4._crit_edge73" [mm_kernel.cpp:17]   --->   Operation 440 'br' 'br_ln17' <Predicate = (trunc_ln17 == 58)> <Delay = 0.00>
ST_42 : Operation 441 [1/1] (0.00ns)   --->   "%buff_A_57_addr = getelementptr i32 %buff_A_57, i64 0, i64 %select_ln12_1_cast" [mm_kernel.cpp:17]   --->   Operation 441 'getelementptr' 'buff_A_57_addr' <Predicate = (trunc_ln17 == 57)> <Delay = 0.00>
ST_42 : Operation 442 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i, i6 %buff_A_57_addr" [mm_kernel.cpp:17]   --->   Operation 442 'store' 'store_ln17' <Predicate = (trunc_ln17 == 57)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 443 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split4._crit_edge73" [mm_kernel.cpp:17]   --->   Operation 443 'br' 'br_ln17' <Predicate = (trunc_ln17 == 57)> <Delay = 0.00>
ST_42 : Operation 444 [1/1] (0.00ns)   --->   "%buff_A_56_addr = getelementptr i32 %buff_A_56, i64 0, i64 %select_ln12_1_cast" [mm_kernel.cpp:17]   --->   Operation 444 'getelementptr' 'buff_A_56_addr' <Predicate = (trunc_ln17 == 56)> <Delay = 0.00>
ST_42 : Operation 445 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i, i6 %buff_A_56_addr" [mm_kernel.cpp:17]   --->   Operation 445 'store' 'store_ln17' <Predicate = (trunc_ln17 == 56)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 446 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split4._crit_edge73" [mm_kernel.cpp:17]   --->   Operation 446 'br' 'br_ln17' <Predicate = (trunc_ln17 == 56)> <Delay = 0.00>
ST_42 : Operation 447 [1/1] (0.00ns)   --->   "%buff_A_55_addr = getelementptr i32 %buff_A_55, i64 0, i64 %select_ln12_1_cast" [mm_kernel.cpp:17]   --->   Operation 447 'getelementptr' 'buff_A_55_addr' <Predicate = (trunc_ln17 == 55)> <Delay = 0.00>
ST_42 : Operation 448 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i, i6 %buff_A_55_addr" [mm_kernel.cpp:17]   --->   Operation 448 'store' 'store_ln17' <Predicate = (trunc_ln17 == 55)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 449 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split4._crit_edge73" [mm_kernel.cpp:17]   --->   Operation 449 'br' 'br_ln17' <Predicate = (trunc_ln17 == 55)> <Delay = 0.00>
ST_42 : Operation 450 [1/1] (0.00ns)   --->   "%buff_A_54_addr = getelementptr i32 %buff_A_54, i64 0, i64 %select_ln12_1_cast" [mm_kernel.cpp:17]   --->   Operation 450 'getelementptr' 'buff_A_54_addr' <Predicate = (trunc_ln17 == 54)> <Delay = 0.00>
ST_42 : Operation 451 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i, i6 %buff_A_54_addr" [mm_kernel.cpp:17]   --->   Operation 451 'store' 'store_ln17' <Predicate = (trunc_ln17 == 54)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 452 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split4._crit_edge73" [mm_kernel.cpp:17]   --->   Operation 452 'br' 'br_ln17' <Predicate = (trunc_ln17 == 54)> <Delay = 0.00>
ST_42 : Operation 453 [1/1] (0.00ns)   --->   "%buff_A_53_addr = getelementptr i32 %buff_A_53, i64 0, i64 %select_ln12_1_cast" [mm_kernel.cpp:17]   --->   Operation 453 'getelementptr' 'buff_A_53_addr' <Predicate = (trunc_ln17 == 53)> <Delay = 0.00>
ST_42 : Operation 454 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i, i6 %buff_A_53_addr" [mm_kernel.cpp:17]   --->   Operation 454 'store' 'store_ln17' <Predicate = (trunc_ln17 == 53)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 455 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split4._crit_edge73" [mm_kernel.cpp:17]   --->   Operation 455 'br' 'br_ln17' <Predicate = (trunc_ln17 == 53)> <Delay = 0.00>
ST_42 : Operation 456 [1/1] (0.00ns)   --->   "%buff_A_52_addr = getelementptr i32 %buff_A_52, i64 0, i64 %select_ln12_1_cast" [mm_kernel.cpp:17]   --->   Operation 456 'getelementptr' 'buff_A_52_addr' <Predicate = (trunc_ln17 == 52)> <Delay = 0.00>
ST_42 : Operation 457 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i, i6 %buff_A_52_addr" [mm_kernel.cpp:17]   --->   Operation 457 'store' 'store_ln17' <Predicate = (trunc_ln17 == 52)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 458 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split4._crit_edge73" [mm_kernel.cpp:17]   --->   Operation 458 'br' 'br_ln17' <Predicate = (trunc_ln17 == 52)> <Delay = 0.00>
ST_42 : Operation 459 [1/1] (0.00ns)   --->   "%buff_A_51_addr = getelementptr i32 %buff_A_51, i64 0, i64 %select_ln12_1_cast" [mm_kernel.cpp:17]   --->   Operation 459 'getelementptr' 'buff_A_51_addr' <Predicate = (trunc_ln17 == 51)> <Delay = 0.00>
ST_42 : Operation 460 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i, i6 %buff_A_51_addr" [mm_kernel.cpp:17]   --->   Operation 460 'store' 'store_ln17' <Predicate = (trunc_ln17 == 51)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 461 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split4._crit_edge73" [mm_kernel.cpp:17]   --->   Operation 461 'br' 'br_ln17' <Predicate = (trunc_ln17 == 51)> <Delay = 0.00>
ST_42 : Operation 462 [1/1] (0.00ns)   --->   "%buff_A_50_addr = getelementptr i32 %buff_A_50, i64 0, i64 %select_ln12_1_cast" [mm_kernel.cpp:17]   --->   Operation 462 'getelementptr' 'buff_A_50_addr' <Predicate = (trunc_ln17 == 50)> <Delay = 0.00>
ST_42 : Operation 463 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i, i6 %buff_A_50_addr" [mm_kernel.cpp:17]   --->   Operation 463 'store' 'store_ln17' <Predicate = (trunc_ln17 == 50)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 464 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split4._crit_edge73" [mm_kernel.cpp:17]   --->   Operation 464 'br' 'br_ln17' <Predicate = (trunc_ln17 == 50)> <Delay = 0.00>
ST_42 : Operation 465 [1/1] (0.00ns)   --->   "%buff_A_49_addr = getelementptr i32 %buff_A_49, i64 0, i64 %select_ln12_1_cast" [mm_kernel.cpp:17]   --->   Operation 465 'getelementptr' 'buff_A_49_addr' <Predicate = (trunc_ln17 == 49)> <Delay = 0.00>
ST_42 : Operation 466 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i, i6 %buff_A_49_addr" [mm_kernel.cpp:17]   --->   Operation 466 'store' 'store_ln17' <Predicate = (trunc_ln17 == 49)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 467 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split4._crit_edge73" [mm_kernel.cpp:17]   --->   Operation 467 'br' 'br_ln17' <Predicate = (trunc_ln17 == 49)> <Delay = 0.00>
ST_42 : Operation 468 [1/1] (0.00ns)   --->   "%buff_A_48_addr = getelementptr i32 %buff_A_48, i64 0, i64 %select_ln12_1_cast" [mm_kernel.cpp:17]   --->   Operation 468 'getelementptr' 'buff_A_48_addr' <Predicate = (trunc_ln17 == 48)> <Delay = 0.00>
ST_42 : Operation 469 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i, i6 %buff_A_48_addr" [mm_kernel.cpp:17]   --->   Operation 469 'store' 'store_ln17' <Predicate = (trunc_ln17 == 48)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 470 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split4._crit_edge73" [mm_kernel.cpp:17]   --->   Operation 470 'br' 'br_ln17' <Predicate = (trunc_ln17 == 48)> <Delay = 0.00>
ST_42 : Operation 471 [1/1] (0.00ns)   --->   "%buff_A_47_addr = getelementptr i32 %buff_A_47, i64 0, i64 %select_ln12_1_cast" [mm_kernel.cpp:17]   --->   Operation 471 'getelementptr' 'buff_A_47_addr' <Predicate = (trunc_ln17 == 47)> <Delay = 0.00>
ST_42 : Operation 472 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i, i6 %buff_A_47_addr" [mm_kernel.cpp:17]   --->   Operation 472 'store' 'store_ln17' <Predicate = (trunc_ln17 == 47)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 473 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split4._crit_edge73" [mm_kernel.cpp:17]   --->   Operation 473 'br' 'br_ln17' <Predicate = (trunc_ln17 == 47)> <Delay = 0.00>
ST_42 : Operation 474 [1/1] (0.00ns)   --->   "%buff_A_46_addr = getelementptr i32 %buff_A_46, i64 0, i64 %select_ln12_1_cast" [mm_kernel.cpp:17]   --->   Operation 474 'getelementptr' 'buff_A_46_addr' <Predicate = (trunc_ln17 == 46)> <Delay = 0.00>
ST_42 : Operation 475 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i, i6 %buff_A_46_addr" [mm_kernel.cpp:17]   --->   Operation 475 'store' 'store_ln17' <Predicate = (trunc_ln17 == 46)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 476 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split4._crit_edge73" [mm_kernel.cpp:17]   --->   Operation 476 'br' 'br_ln17' <Predicate = (trunc_ln17 == 46)> <Delay = 0.00>
ST_42 : Operation 477 [1/1] (0.00ns)   --->   "%buff_A_45_addr = getelementptr i32 %buff_A_45, i64 0, i64 %select_ln12_1_cast" [mm_kernel.cpp:17]   --->   Operation 477 'getelementptr' 'buff_A_45_addr' <Predicate = (trunc_ln17 == 45)> <Delay = 0.00>
ST_42 : Operation 478 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i, i6 %buff_A_45_addr" [mm_kernel.cpp:17]   --->   Operation 478 'store' 'store_ln17' <Predicate = (trunc_ln17 == 45)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 479 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split4._crit_edge73" [mm_kernel.cpp:17]   --->   Operation 479 'br' 'br_ln17' <Predicate = (trunc_ln17 == 45)> <Delay = 0.00>
ST_42 : Operation 480 [1/1] (0.00ns)   --->   "%buff_A_44_addr = getelementptr i32 %buff_A_44, i64 0, i64 %select_ln12_1_cast" [mm_kernel.cpp:17]   --->   Operation 480 'getelementptr' 'buff_A_44_addr' <Predicate = (trunc_ln17 == 44)> <Delay = 0.00>
ST_42 : Operation 481 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i, i6 %buff_A_44_addr" [mm_kernel.cpp:17]   --->   Operation 481 'store' 'store_ln17' <Predicate = (trunc_ln17 == 44)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 482 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split4._crit_edge73" [mm_kernel.cpp:17]   --->   Operation 482 'br' 'br_ln17' <Predicate = (trunc_ln17 == 44)> <Delay = 0.00>
ST_42 : Operation 483 [1/1] (0.00ns)   --->   "%buff_A_43_addr = getelementptr i32 %buff_A_43, i64 0, i64 %select_ln12_1_cast" [mm_kernel.cpp:17]   --->   Operation 483 'getelementptr' 'buff_A_43_addr' <Predicate = (trunc_ln17 == 43)> <Delay = 0.00>
ST_42 : Operation 484 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i, i6 %buff_A_43_addr" [mm_kernel.cpp:17]   --->   Operation 484 'store' 'store_ln17' <Predicate = (trunc_ln17 == 43)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 485 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split4._crit_edge73" [mm_kernel.cpp:17]   --->   Operation 485 'br' 'br_ln17' <Predicate = (trunc_ln17 == 43)> <Delay = 0.00>
ST_42 : Operation 486 [1/1] (0.00ns)   --->   "%buff_A_42_addr = getelementptr i32 %buff_A_42, i64 0, i64 %select_ln12_1_cast" [mm_kernel.cpp:17]   --->   Operation 486 'getelementptr' 'buff_A_42_addr' <Predicate = (trunc_ln17 == 42)> <Delay = 0.00>
ST_42 : Operation 487 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i, i6 %buff_A_42_addr" [mm_kernel.cpp:17]   --->   Operation 487 'store' 'store_ln17' <Predicate = (trunc_ln17 == 42)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 488 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split4._crit_edge73" [mm_kernel.cpp:17]   --->   Operation 488 'br' 'br_ln17' <Predicate = (trunc_ln17 == 42)> <Delay = 0.00>
ST_42 : Operation 489 [1/1] (0.00ns)   --->   "%buff_A_41_addr = getelementptr i32 %buff_A_41, i64 0, i64 %select_ln12_1_cast" [mm_kernel.cpp:17]   --->   Operation 489 'getelementptr' 'buff_A_41_addr' <Predicate = (trunc_ln17 == 41)> <Delay = 0.00>
ST_42 : Operation 490 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i, i6 %buff_A_41_addr" [mm_kernel.cpp:17]   --->   Operation 490 'store' 'store_ln17' <Predicate = (trunc_ln17 == 41)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 491 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split4._crit_edge73" [mm_kernel.cpp:17]   --->   Operation 491 'br' 'br_ln17' <Predicate = (trunc_ln17 == 41)> <Delay = 0.00>
ST_42 : Operation 492 [1/1] (0.00ns)   --->   "%buff_A_40_addr = getelementptr i32 %buff_A_40, i64 0, i64 %select_ln12_1_cast" [mm_kernel.cpp:17]   --->   Operation 492 'getelementptr' 'buff_A_40_addr' <Predicate = (trunc_ln17 == 40)> <Delay = 0.00>
ST_42 : Operation 493 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i, i6 %buff_A_40_addr" [mm_kernel.cpp:17]   --->   Operation 493 'store' 'store_ln17' <Predicate = (trunc_ln17 == 40)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 494 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split4._crit_edge73" [mm_kernel.cpp:17]   --->   Operation 494 'br' 'br_ln17' <Predicate = (trunc_ln17 == 40)> <Delay = 0.00>
ST_42 : Operation 495 [1/1] (0.00ns)   --->   "%buff_A_39_addr = getelementptr i32 %buff_A_39, i64 0, i64 %select_ln12_1_cast" [mm_kernel.cpp:17]   --->   Operation 495 'getelementptr' 'buff_A_39_addr' <Predicate = (trunc_ln17 == 39)> <Delay = 0.00>
ST_42 : Operation 496 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i, i6 %buff_A_39_addr" [mm_kernel.cpp:17]   --->   Operation 496 'store' 'store_ln17' <Predicate = (trunc_ln17 == 39)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 497 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split4._crit_edge73" [mm_kernel.cpp:17]   --->   Operation 497 'br' 'br_ln17' <Predicate = (trunc_ln17 == 39)> <Delay = 0.00>
ST_42 : Operation 498 [1/1] (0.00ns)   --->   "%buff_A_38_addr = getelementptr i32 %buff_A_38, i64 0, i64 %select_ln12_1_cast" [mm_kernel.cpp:17]   --->   Operation 498 'getelementptr' 'buff_A_38_addr' <Predicate = (trunc_ln17 == 38)> <Delay = 0.00>
ST_42 : Operation 499 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i, i6 %buff_A_38_addr" [mm_kernel.cpp:17]   --->   Operation 499 'store' 'store_ln17' <Predicate = (trunc_ln17 == 38)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 500 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split4._crit_edge73" [mm_kernel.cpp:17]   --->   Operation 500 'br' 'br_ln17' <Predicate = (trunc_ln17 == 38)> <Delay = 0.00>
ST_42 : Operation 501 [1/1] (0.00ns)   --->   "%buff_A_37_addr = getelementptr i32 %buff_A_37, i64 0, i64 %select_ln12_1_cast" [mm_kernel.cpp:17]   --->   Operation 501 'getelementptr' 'buff_A_37_addr' <Predicate = (trunc_ln17 == 37)> <Delay = 0.00>
ST_42 : Operation 502 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i, i6 %buff_A_37_addr" [mm_kernel.cpp:17]   --->   Operation 502 'store' 'store_ln17' <Predicate = (trunc_ln17 == 37)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 503 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split4._crit_edge73" [mm_kernel.cpp:17]   --->   Operation 503 'br' 'br_ln17' <Predicate = (trunc_ln17 == 37)> <Delay = 0.00>
ST_42 : Operation 504 [1/1] (0.00ns)   --->   "%buff_A_36_addr = getelementptr i32 %buff_A_36, i64 0, i64 %select_ln12_1_cast" [mm_kernel.cpp:17]   --->   Operation 504 'getelementptr' 'buff_A_36_addr' <Predicate = (trunc_ln17 == 36)> <Delay = 0.00>
ST_42 : Operation 505 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i, i6 %buff_A_36_addr" [mm_kernel.cpp:17]   --->   Operation 505 'store' 'store_ln17' <Predicate = (trunc_ln17 == 36)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 506 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split4._crit_edge73" [mm_kernel.cpp:17]   --->   Operation 506 'br' 'br_ln17' <Predicate = (trunc_ln17 == 36)> <Delay = 0.00>
ST_42 : Operation 507 [1/1] (0.00ns)   --->   "%buff_A_35_addr = getelementptr i32 %buff_A_35, i64 0, i64 %select_ln12_1_cast" [mm_kernel.cpp:17]   --->   Operation 507 'getelementptr' 'buff_A_35_addr' <Predicate = (trunc_ln17 == 35)> <Delay = 0.00>
ST_42 : Operation 508 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i, i6 %buff_A_35_addr" [mm_kernel.cpp:17]   --->   Operation 508 'store' 'store_ln17' <Predicate = (trunc_ln17 == 35)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 509 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split4._crit_edge73" [mm_kernel.cpp:17]   --->   Operation 509 'br' 'br_ln17' <Predicate = (trunc_ln17 == 35)> <Delay = 0.00>
ST_42 : Operation 510 [1/1] (0.00ns)   --->   "%buff_A_34_addr = getelementptr i32 %buff_A_34, i64 0, i64 %select_ln12_1_cast" [mm_kernel.cpp:17]   --->   Operation 510 'getelementptr' 'buff_A_34_addr' <Predicate = (trunc_ln17 == 34)> <Delay = 0.00>
ST_42 : Operation 511 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i, i6 %buff_A_34_addr" [mm_kernel.cpp:17]   --->   Operation 511 'store' 'store_ln17' <Predicate = (trunc_ln17 == 34)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 512 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split4._crit_edge73" [mm_kernel.cpp:17]   --->   Operation 512 'br' 'br_ln17' <Predicate = (trunc_ln17 == 34)> <Delay = 0.00>
ST_42 : Operation 513 [1/1] (0.00ns)   --->   "%buff_A_33_addr = getelementptr i32 %buff_A_33, i64 0, i64 %select_ln12_1_cast" [mm_kernel.cpp:17]   --->   Operation 513 'getelementptr' 'buff_A_33_addr' <Predicate = (trunc_ln17 == 33)> <Delay = 0.00>
ST_42 : Operation 514 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i, i6 %buff_A_33_addr" [mm_kernel.cpp:17]   --->   Operation 514 'store' 'store_ln17' <Predicate = (trunc_ln17 == 33)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 515 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split4._crit_edge73" [mm_kernel.cpp:17]   --->   Operation 515 'br' 'br_ln17' <Predicate = (trunc_ln17 == 33)> <Delay = 0.00>
ST_42 : Operation 516 [1/1] (0.00ns)   --->   "%buff_A_32_addr = getelementptr i32 %buff_A_32, i64 0, i64 %select_ln12_1_cast" [mm_kernel.cpp:17]   --->   Operation 516 'getelementptr' 'buff_A_32_addr' <Predicate = (trunc_ln17 == 32)> <Delay = 0.00>
ST_42 : Operation 517 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i, i6 %buff_A_32_addr" [mm_kernel.cpp:17]   --->   Operation 517 'store' 'store_ln17' <Predicate = (trunc_ln17 == 32)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 518 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split4._crit_edge73" [mm_kernel.cpp:17]   --->   Operation 518 'br' 'br_ln17' <Predicate = (trunc_ln17 == 32)> <Delay = 0.00>
ST_42 : Operation 519 [1/1] (0.00ns)   --->   "%buff_A_31_addr = getelementptr i32 %buff_A_31, i64 0, i64 %select_ln12_1_cast" [mm_kernel.cpp:17]   --->   Operation 519 'getelementptr' 'buff_A_31_addr' <Predicate = (trunc_ln17 == 31)> <Delay = 0.00>
ST_42 : Operation 520 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i, i6 %buff_A_31_addr" [mm_kernel.cpp:17]   --->   Operation 520 'store' 'store_ln17' <Predicate = (trunc_ln17 == 31)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 521 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split4._crit_edge73" [mm_kernel.cpp:17]   --->   Operation 521 'br' 'br_ln17' <Predicate = (trunc_ln17 == 31)> <Delay = 0.00>
ST_42 : Operation 522 [1/1] (0.00ns)   --->   "%buff_A_30_addr = getelementptr i32 %buff_A_30, i64 0, i64 %select_ln12_1_cast" [mm_kernel.cpp:17]   --->   Operation 522 'getelementptr' 'buff_A_30_addr' <Predicate = (trunc_ln17 == 30)> <Delay = 0.00>
ST_42 : Operation 523 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i, i6 %buff_A_30_addr" [mm_kernel.cpp:17]   --->   Operation 523 'store' 'store_ln17' <Predicate = (trunc_ln17 == 30)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 524 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split4._crit_edge73" [mm_kernel.cpp:17]   --->   Operation 524 'br' 'br_ln17' <Predicate = (trunc_ln17 == 30)> <Delay = 0.00>
ST_42 : Operation 525 [1/1] (0.00ns)   --->   "%buff_A_29_addr = getelementptr i32 %buff_A_29, i64 0, i64 %select_ln12_1_cast" [mm_kernel.cpp:17]   --->   Operation 525 'getelementptr' 'buff_A_29_addr' <Predicate = (trunc_ln17 == 29)> <Delay = 0.00>
ST_42 : Operation 526 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i, i6 %buff_A_29_addr" [mm_kernel.cpp:17]   --->   Operation 526 'store' 'store_ln17' <Predicate = (trunc_ln17 == 29)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 527 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split4._crit_edge73" [mm_kernel.cpp:17]   --->   Operation 527 'br' 'br_ln17' <Predicate = (trunc_ln17 == 29)> <Delay = 0.00>
ST_42 : Operation 528 [1/1] (0.00ns)   --->   "%buff_A_28_addr = getelementptr i32 %buff_A_28, i64 0, i64 %select_ln12_1_cast" [mm_kernel.cpp:17]   --->   Operation 528 'getelementptr' 'buff_A_28_addr' <Predicate = (trunc_ln17 == 28)> <Delay = 0.00>
ST_42 : Operation 529 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i, i6 %buff_A_28_addr" [mm_kernel.cpp:17]   --->   Operation 529 'store' 'store_ln17' <Predicate = (trunc_ln17 == 28)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 530 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split4._crit_edge73" [mm_kernel.cpp:17]   --->   Operation 530 'br' 'br_ln17' <Predicate = (trunc_ln17 == 28)> <Delay = 0.00>
ST_42 : Operation 531 [1/1] (0.00ns)   --->   "%buff_A_27_addr = getelementptr i32 %buff_A_27, i64 0, i64 %select_ln12_1_cast" [mm_kernel.cpp:17]   --->   Operation 531 'getelementptr' 'buff_A_27_addr' <Predicate = (trunc_ln17 == 27)> <Delay = 0.00>
ST_42 : Operation 532 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i, i6 %buff_A_27_addr" [mm_kernel.cpp:17]   --->   Operation 532 'store' 'store_ln17' <Predicate = (trunc_ln17 == 27)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 533 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split4._crit_edge73" [mm_kernel.cpp:17]   --->   Operation 533 'br' 'br_ln17' <Predicate = (trunc_ln17 == 27)> <Delay = 0.00>
ST_42 : Operation 534 [1/1] (0.00ns)   --->   "%buff_A_26_addr = getelementptr i32 %buff_A_26, i64 0, i64 %select_ln12_1_cast" [mm_kernel.cpp:17]   --->   Operation 534 'getelementptr' 'buff_A_26_addr' <Predicate = (trunc_ln17 == 26)> <Delay = 0.00>
ST_42 : Operation 535 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i, i6 %buff_A_26_addr" [mm_kernel.cpp:17]   --->   Operation 535 'store' 'store_ln17' <Predicate = (trunc_ln17 == 26)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 536 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split4._crit_edge73" [mm_kernel.cpp:17]   --->   Operation 536 'br' 'br_ln17' <Predicate = (trunc_ln17 == 26)> <Delay = 0.00>
ST_42 : Operation 537 [1/1] (0.00ns)   --->   "%buff_A_25_addr = getelementptr i32 %buff_A_25, i64 0, i64 %select_ln12_1_cast" [mm_kernel.cpp:17]   --->   Operation 537 'getelementptr' 'buff_A_25_addr' <Predicate = (trunc_ln17 == 25)> <Delay = 0.00>
ST_42 : Operation 538 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i, i6 %buff_A_25_addr" [mm_kernel.cpp:17]   --->   Operation 538 'store' 'store_ln17' <Predicate = (trunc_ln17 == 25)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 539 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split4._crit_edge73" [mm_kernel.cpp:17]   --->   Operation 539 'br' 'br_ln17' <Predicate = (trunc_ln17 == 25)> <Delay = 0.00>
ST_42 : Operation 540 [1/1] (0.00ns)   --->   "%buff_A_24_addr = getelementptr i32 %buff_A_24, i64 0, i64 %select_ln12_1_cast" [mm_kernel.cpp:17]   --->   Operation 540 'getelementptr' 'buff_A_24_addr' <Predicate = (trunc_ln17 == 24)> <Delay = 0.00>
ST_42 : Operation 541 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i, i6 %buff_A_24_addr" [mm_kernel.cpp:17]   --->   Operation 541 'store' 'store_ln17' <Predicate = (trunc_ln17 == 24)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 542 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split4._crit_edge73" [mm_kernel.cpp:17]   --->   Operation 542 'br' 'br_ln17' <Predicate = (trunc_ln17 == 24)> <Delay = 0.00>
ST_42 : Operation 543 [1/1] (0.00ns)   --->   "%buff_A_23_addr = getelementptr i32 %buff_A_23, i64 0, i64 %select_ln12_1_cast" [mm_kernel.cpp:17]   --->   Operation 543 'getelementptr' 'buff_A_23_addr' <Predicate = (trunc_ln17 == 23)> <Delay = 0.00>
ST_42 : Operation 544 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i, i6 %buff_A_23_addr" [mm_kernel.cpp:17]   --->   Operation 544 'store' 'store_ln17' <Predicate = (trunc_ln17 == 23)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 545 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split4._crit_edge73" [mm_kernel.cpp:17]   --->   Operation 545 'br' 'br_ln17' <Predicate = (trunc_ln17 == 23)> <Delay = 0.00>
ST_42 : Operation 546 [1/1] (0.00ns)   --->   "%buff_A_22_addr = getelementptr i32 %buff_A_22, i64 0, i64 %select_ln12_1_cast" [mm_kernel.cpp:17]   --->   Operation 546 'getelementptr' 'buff_A_22_addr' <Predicate = (trunc_ln17 == 22)> <Delay = 0.00>
ST_42 : Operation 547 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i, i6 %buff_A_22_addr" [mm_kernel.cpp:17]   --->   Operation 547 'store' 'store_ln17' <Predicate = (trunc_ln17 == 22)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 548 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split4._crit_edge73" [mm_kernel.cpp:17]   --->   Operation 548 'br' 'br_ln17' <Predicate = (trunc_ln17 == 22)> <Delay = 0.00>
ST_42 : Operation 549 [1/1] (0.00ns)   --->   "%buff_A_21_addr = getelementptr i32 %buff_A_21, i64 0, i64 %select_ln12_1_cast" [mm_kernel.cpp:17]   --->   Operation 549 'getelementptr' 'buff_A_21_addr' <Predicate = (trunc_ln17 == 21)> <Delay = 0.00>
ST_42 : Operation 550 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i, i6 %buff_A_21_addr" [mm_kernel.cpp:17]   --->   Operation 550 'store' 'store_ln17' <Predicate = (trunc_ln17 == 21)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 551 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split4._crit_edge73" [mm_kernel.cpp:17]   --->   Operation 551 'br' 'br_ln17' <Predicate = (trunc_ln17 == 21)> <Delay = 0.00>
ST_42 : Operation 552 [1/1] (0.00ns)   --->   "%buff_A_20_addr = getelementptr i32 %buff_A_20, i64 0, i64 %select_ln12_1_cast" [mm_kernel.cpp:17]   --->   Operation 552 'getelementptr' 'buff_A_20_addr' <Predicate = (trunc_ln17 == 20)> <Delay = 0.00>
ST_42 : Operation 553 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i, i6 %buff_A_20_addr" [mm_kernel.cpp:17]   --->   Operation 553 'store' 'store_ln17' <Predicate = (trunc_ln17 == 20)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 554 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split4._crit_edge73" [mm_kernel.cpp:17]   --->   Operation 554 'br' 'br_ln17' <Predicate = (trunc_ln17 == 20)> <Delay = 0.00>
ST_42 : Operation 555 [1/1] (0.00ns)   --->   "%buff_A_19_addr = getelementptr i32 %buff_A_19, i64 0, i64 %select_ln12_1_cast" [mm_kernel.cpp:17]   --->   Operation 555 'getelementptr' 'buff_A_19_addr' <Predicate = (trunc_ln17 == 19)> <Delay = 0.00>
ST_42 : Operation 556 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i, i6 %buff_A_19_addr" [mm_kernel.cpp:17]   --->   Operation 556 'store' 'store_ln17' <Predicate = (trunc_ln17 == 19)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 557 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split4._crit_edge73" [mm_kernel.cpp:17]   --->   Operation 557 'br' 'br_ln17' <Predicate = (trunc_ln17 == 19)> <Delay = 0.00>
ST_42 : Operation 558 [1/1] (0.00ns)   --->   "%buff_A_18_addr = getelementptr i32 %buff_A_18, i64 0, i64 %select_ln12_1_cast" [mm_kernel.cpp:17]   --->   Operation 558 'getelementptr' 'buff_A_18_addr' <Predicate = (trunc_ln17 == 18)> <Delay = 0.00>
ST_42 : Operation 559 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i, i6 %buff_A_18_addr" [mm_kernel.cpp:17]   --->   Operation 559 'store' 'store_ln17' <Predicate = (trunc_ln17 == 18)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 560 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split4._crit_edge73" [mm_kernel.cpp:17]   --->   Operation 560 'br' 'br_ln17' <Predicate = (trunc_ln17 == 18)> <Delay = 0.00>
ST_42 : Operation 561 [1/1] (0.00ns)   --->   "%buff_A_17_addr = getelementptr i32 %buff_A_17, i64 0, i64 %select_ln12_1_cast" [mm_kernel.cpp:17]   --->   Operation 561 'getelementptr' 'buff_A_17_addr' <Predicate = (trunc_ln17 == 17)> <Delay = 0.00>
ST_42 : Operation 562 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i, i6 %buff_A_17_addr" [mm_kernel.cpp:17]   --->   Operation 562 'store' 'store_ln17' <Predicate = (trunc_ln17 == 17)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 563 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split4._crit_edge73" [mm_kernel.cpp:17]   --->   Operation 563 'br' 'br_ln17' <Predicate = (trunc_ln17 == 17)> <Delay = 0.00>
ST_42 : Operation 564 [1/1] (0.00ns)   --->   "%buff_A_16_addr = getelementptr i32 %buff_A_16, i64 0, i64 %select_ln12_1_cast" [mm_kernel.cpp:17]   --->   Operation 564 'getelementptr' 'buff_A_16_addr' <Predicate = (trunc_ln17 == 16)> <Delay = 0.00>
ST_42 : Operation 565 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i, i6 %buff_A_16_addr" [mm_kernel.cpp:17]   --->   Operation 565 'store' 'store_ln17' <Predicate = (trunc_ln17 == 16)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 566 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split4._crit_edge73" [mm_kernel.cpp:17]   --->   Operation 566 'br' 'br_ln17' <Predicate = (trunc_ln17 == 16)> <Delay = 0.00>
ST_42 : Operation 567 [1/1] (0.00ns)   --->   "%buff_A_15_addr = getelementptr i32 %buff_A_15, i64 0, i64 %select_ln12_1_cast" [mm_kernel.cpp:17]   --->   Operation 567 'getelementptr' 'buff_A_15_addr' <Predicate = (trunc_ln17 == 15)> <Delay = 0.00>
ST_42 : Operation 568 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i, i6 %buff_A_15_addr" [mm_kernel.cpp:17]   --->   Operation 568 'store' 'store_ln17' <Predicate = (trunc_ln17 == 15)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 569 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split4._crit_edge73" [mm_kernel.cpp:17]   --->   Operation 569 'br' 'br_ln17' <Predicate = (trunc_ln17 == 15)> <Delay = 0.00>
ST_42 : Operation 570 [1/1] (0.00ns)   --->   "%buff_A_14_addr = getelementptr i32 %buff_A_14, i64 0, i64 %select_ln12_1_cast" [mm_kernel.cpp:17]   --->   Operation 570 'getelementptr' 'buff_A_14_addr' <Predicate = (trunc_ln17 == 14)> <Delay = 0.00>
ST_42 : Operation 571 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i, i6 %buff_A_14_addr" [mm_kernel.cpp:17]   --->   Operation 571 'store' 'store_ln17' <Predicate = (trunc_ln17 == 14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 572 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split4._crit_edge73" [mm_kernel.cpp:17]   --->   Operation 572 'br' 'br_ln17' <Predicate = (trunc_ln17 == 14)> <Delay = 0.00>
ST_42 : Operation 573 [1/1] (0.00ns)   --->   "%buff_A_13_addr = getelementptr i32 %buff_A_13, i64 0, i64 %select_ln12_1_cast" [mm_kernel.cpp:17]   --->   Operation 573 'getelementptr' 'buff_A_13_addr' <Predicate = (trunc_ln17 == 13)> <Delay = 0.00>
ST_42 : Operation 574 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i, i6 %buff_A_13_addr" [mm_kernel.cpp:17]   --->   Operation 574 'store' 'store_ln17' <Predicate = (trunc_ln17 == 13)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 575 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split4._crit_edge73" [mm_kernel.cpp:17]   --->   Operation 575 'br' 'br_ln17' <Predicate = (trunc_ln17 == 13)> <Delay = 0.00>
ST_42 : Operation 576 [1/1] (0.00ns)   --->   "%buff_A_12_addr = getelementptr i32 %buff_A_12, i64 0, i64 %select_ln12_1_cast" [mm_kernel.cpp:17]   --->   Operation 576 'getelementptr' 'buff_A_12_addr' <Predicate = (trunc_ln17 == 12)> <Delay = 0.00>
ST_42 : Operation 577 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i, i6 %buff_A_12_addr" [mm_kernel.cpp:17]   --->   Operation 577 'store' 'store_ln17' <Predicate = (trunc_ln17 == 12)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 578 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split4._crit_edge73" [mm_kernel.cpp:17]   --->   Operation 578 'br' 'br_ln17' <Predicate = (trunc_ln17 == 12)> <Delay = 0.00>
ST_42 : Operation 579 [1/1] (0.00ns)   --->   "%buff_A_11_addr = getelementptr i32 %buff_A_11, i64 0, i64 %select_ln12_1_cast" [mm_kernel.cpp:17]   --->   Operation 579 'getelementptr' 'buff_A_11_addr' <Predicate = (trunc_ln17 == 11)> <Delay = 0.00>
ST_42 : Operation 580 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i, i6 %buff_A_11_addr" [mm_kernel.cpp:17]   --->   Operation 580 'store' 'store_ln17' <Predicate = (trunc_ln17 == 11)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 581 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split4._crit_edge73" [mm_kernel.cpp:17]   --->   Operation 581 'br' 'br_ln17' <Predicate = (trunc_ln17 == 11)> <Delay = 0.00>
ST_42 : Operation 582 [1/1] (0.00ns)   --->   "%buff_A_10_addr = getelementptr i32 %buff_A_10, i64 0, i64 %select_ln12_1_cast" [mm_kernel.cpp:17]   --->   Operation 582 'getelementptr' 'buff_A_10_addr' <Predicate = (trunc_ln17 == 10)> <Delay = 0.00>
ST_42 : Operation 583 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i, i6 %buff_A_10_addr" [mm_kernel.cpp:17]   --->   Operation 583 'store' 'store_ln17' <Predicate = (trunc_ln17 == 10)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 584 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split4._crit_edge73" [mm_kernel.cpp:17]   --->   Operation 584 'br' 'br_ln17' <Predicate = (trunc_ln17 == 10)> <Delay = 0.00>
ST_42 : Operation 585 [1/1] (0.00ns)   --->   "%buff_A_9_addr = getelementptr i32 %buff_A_9, i64 0, i64 %select_ln12_1_cast" [mm_kernel.cpp:17]   --->   Operation 585 'getelementptr' 'buff_A_9_addr' <Predicate = (trunc_ln17 == 9)> <Delay = 0.00>
ST_42 : Operation 586 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i, i6 %buff_A_9_addr" [mm_kernel.cpp:17]   --->   Operation 586 'store' 'store_ln17' <Predicate = (trunc_ln17 == 9)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 587 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split4._crit_edge73" [mm_kernel.cpp:17]   --->   Operation 587 'br' 'br_ln17' <Predicate = (trunc_ln17 == 9)> <Delay = 0.00>
ST_42 : Operation 588 [1/1] (0.00ns)   --->   "%buff_A_8_addr = getelementptr i32 %buff_A_8, i64 0, i64 %select_ln12_1_cast" [mm_kernel.cpp:17]   --->   Operation 588 'getelementptr' 'buff_A_8_addr' <Predicate = (trunc_ln17 == 8)> <Delay = 0.00>
ST_42 : Operation 589 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i, i6 %buff_A_8_addr" [mm_kernel.cpp:17]   --->   Operation 589 'store' 'store_ln17' <Predicate = (trunc_ln17 == 8)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 590 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split4._crit_edge73" [mm_kernel.cpp:17]   --->   Operation 590 'br' 'br_ln17' <Predicate = (trunc_ln17 == 8)> <Delay = 0.00>
ST_42 : Operation 591 [1/1] (0.00ns)   --->   "%buff_A_7_addr = getelementptr i32 %buff_A_7, i64 0, i64 %select_ln12_1_cast" [mm_kernel.cpp:17]   --->   Operation 591 'getelementptr' 'buff_A_7_addr' <Predicate = (trunc_ln17 == 7)> <Delay = 0.00>
ST_42 : Operation 592 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i, i6 %buff_A_7_addr" [mm_kernel.cpp:17]   --->   Operation 592 'store' 'store_ln17' <Predicate = (trunc_ln17 == 7)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 593 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split4._crit_edge73" [mm_kernel.cpp:17]   --->   Operation 593 'br' 'br_ln17' <Predicate = (trunc_ln17 == 7)> <Delay = 0.00>
ST_42 : Operation 594 [1/1] (0.00ns)   --->   "%buff_A_6_addr = getelementptr i32 %buff_A_6, i64 0, i64 %select_ln12_1_cast" [mm_kernel.cpp:17]   --->   Operation 594 'getelementptr' 'buff_A_6_addr' <Predicate = (trunc_ln17 == 6)> <Delay = 0.00>
ST_42 : Operation 595 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i, i6 %buff_A_6_addr" [mm_kernel.cpp:17]   --->   Operation 595 'store' 'store_ln17' <Predicate = (trunc_ln17 == 6)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 596 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split4._crit_edge73" [mm_kernel.cpp:17]   --->   Operation 596 'br' 'br_ln17' <Predicate = (trunc_ln17 == 6)> <Delay = 0.00>
ST_42 : Operation 597 [1/1] (0.00ns)   --->   "%buff_A_5_addr = getelementptr i32 %buff_A_5, i64 0, i64 %select_ln12_1_cast" [mm_kernel.cpp:17]   --->   Operation 597 'getelementptr' 'buff_A_5_addr' <Predicate = (trunc_ln17 == 5)> <Delay = 0.00>
ST_42 : Operation 598 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i, i6 %buff_A_5_addr" [mm_kernel.cpp:17]   --->   Operation 598 'store' 'store_ln17' <Predicate = (trunc_ln17 == 5)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 599 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split4._crit_edge73" [mm_kernel.cpp:17]   --->   Operation 599 'br' 'br_ln17' <Predicate = (trunc_ln17 == 5)> <Delay = 0.00>
ST_42 : Operation 600 [1/1] (0.00ns)   --->   "%buff_A_4_addr = getelementptr i32 %buff_A_4, i64 0, i64 %select_ln12_1_cast" [mm_kernel.cpp:17]   --->   Operation 600 'getelementptr' 'buff_A_4_addr' <Predicate = (trunc_ln17 == 4)> <Delay = 0.00>
ST_42 : Operation 601 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i, i6 %buff_A_4_addr" [mm_kernel.cpp:17]   --->   Operation 601 'store' 'store_ln17' <Predicate = (trunc_ln17 == 4)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 602 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split4._crit_edge73" [mm_kernel.cpp:17]   --->   Operation 602 'br' 'br_ln17' <Predicate = (trunc_ln17 == 4)> <Delay = 0.00>
ST_42 : Operation 603 [1/1] (0.00ns)   --->   "%buff_A_3_addr = getelementptr i32 %buff_A_3, i64 0, i64 %select_ln12_1_cast" [mm_kernel.cpp:17]   --->   Operation 603 'getelementptr' 'buff_A_3_addr' <Predicate = (trunc_ln17 == 3)> <Delay = 0.00>
ST_42 : Operation 604 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i, i6 %buff_A_3_addr" [mm_kernel.cpp:17]   --->   Operation 604 'store' 'store_ln17' <Predicate = (trunc_ln17 == 3)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 605 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split4._crit_edge73" [mm_kernel.cpp:17]   --->   Operation 605 'br' 'br_ln17' <Predicate = (trunc_ln17 == 3)> <Delay = 0.00>
ST_42 : Operation 606 [1/1] (0.00ns)   --->   "%buff_A_2_addr = getelementptr i32 %buff_A_2, i64 0, i64 %select_ln12_1_cast" [mm_kernel.cpp:17]   --->   Operation 606 'getelementptr' 'buff_A_2_addr' <Predicate = (trunc_ln17 == 2)> <Delay = 0.00>
ST_42 : Operation 607 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i, i6 %buff_A_2_addr" [mm_kernel.cpp:17]   --->   Operation 607 'store' 'store_ln17' <Predicate = (trunc_ln17 == 2)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 608 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split4._crit_edge73" [mm_kernel.cpp:17]   --->   Operation 608 'br' 'br_ln17' <Predicate = (trunc_ln17 == 2)> <Delay = 0.00>
ST_42 : Operation 609 [1/1] (0.00ns)   --->   "%buff_A_1_addr = getelementptr i32 %buff_A_1, i64 0, i64 %select_ln12_1_cast" [mm_kernel.cpp:17]   --->   Operation 609 'getelementptr' 'buff_A_1_addr' <Predicate = (trunc_ln17 == 1)> <Delay = 0.00>
ST_42 : Operation 610 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i, i6 %buff_A_1_addr" [mm_kernel.cpp:17]   --->   Operation 610 'store' 'store_ln17' <Predicate = (trunc_ln17 == 1)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 611 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split4._crit_edge73" [mm_kernel.cpp:17]   --->   Operation 611 'br' 'br_ln17' <Predicate = (trunc_ln17 == 1)> <Delay = 0.00>
ST_42 : Operation 612 [1/1] (0.00ns)   --->   "%buff_A_0_addr = getelementptr i32 %buff_A_0, i64 0, i64 %select_ln12_1_cast" [mm_kernel.cpp:17]   --->   Operation 612 'getelementptr' 'buff_A_0_addr' <Predicate = (trunc_ln17 == 0)> <Delay = 0.00>
ST_42 : Operation 613 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i, i6 %buff_A_0_addr" [mm_kernel.cpp:17]   --->   Operation 613 'store' 'store_ln17' <Predicate = (trunc_ln17 == 0)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 614 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split4._crit_edge73" [mm_kernel.cpp:17]   --->   Operation 614 'br' 'br_ln17' <Predicate = (trunc_ln17 == 0)> <Delay = 0.00>
ST_42 : Operation 615 [1/1] (0.00ns)   --->   "%buff_A_63_addr = getelementptr i32 %buff_A_63, i64 0, i64 %select_ln12_1_cast" [mm_kernel.cpp:17]   --->   Operation 615 'getelementptr' 'buff_A_63_addr' <Predicate = (trunc_ln17 == 63)> <Delay = 0.00>
ST_42 : Operation 616 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i, i6 %buff_A_63_addr" [mm_kernel.cpp:17]   --->   Operation 616 'store' 'store_ln17' <Predicate = (trunc_ln17 == 63)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 617 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split4._crit_edge73" [mm_kernel.cpp:17]   --->   Operation 617 'br' 'br_ln17' <Predicate = (trunc_ln17 == 63)> <Delay = 0.00>

State 43 <SV = 8> <Delay = 0.38>
ST_43 : Operation 618 [1/1] (0.38ns)   --->   "%br_ln12 = br void %_ZL15load_input_tilePfPA64_fiiii.exit.preheader" [mm_kernel.cpp:12]   --->   Operation 618 'br' 'br_ln12' <Predicate = true> <Delay = 0.38>

State 44 <SV = 9> <Delay = 2.21>
ST_44 : Operation 619 [1/1] (0.00ns)   --->   "%indvar_flatten105 = phi i13 %add_ln12_5, void %.split8._crit_edge138, i13 0, void %_ZL15load_input_tilePfPA64_fiiii.exit.preheader.preheader" [mm_kernel.cpp:12]   --->   Operation 619 'phi' 'indvar_flatten105' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 620 [1/1] (0.00ns)   --->   "%i_2 = phi i7 %select_ln12_6, void %.split8._crit_edge138, i7 0, void %_ZL15load_input_tilePfPA64_fiiii.exit.preheader.preheader" [mm_kernel.cpp:12]   --->   Operation 620 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 621 [1/1] (0.00ns)   --->   "%j_3 = phi i7 %add_ln13_1, void %.split8._crit_edge138, i7 0, void %_ZL15load_input_tilePfPA64_fiiii.exit.preheader.preheader" [mm_kernel.cpp:13]   --->   Operation 621 'phi' 'j_3' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 622 [1/1] (0.75ns)   --->   "%add_ln12_5 = add i13 %indvar_flatten105, i13 1" [mm_kernel.cpp:12]   --->   Operation 622 'add' 'add_ln12_5' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 623 [1/1] (0.00ns)   --->   "%zext_ln12_1 = zext i7 %i_2" [mm_kernel.cpp:12]   --->   Operation 623 'zext' 'zext_ln12_1' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 624 [1/1] (1.14ns)   --->   "%empty_32 = add i64 %zext_ln12_1, i64 %k" [mm_kernel.cpp:12]   --->   Operation 624 'add' 'empty_32' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 625 [1/1] (1.06ns)   --->   "%cmp3_i18 = icmp_slt  i64 %empty_32, i64 %sext_ln71_2" [mm_kernel.cpp:12]   --->   Operation 625 'icmp' 'cmp3_i18' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 626 [1/1] (0.64ns)   --->   "%icmp_ln12_1 = icmp_eq  i13 %indvar_flatten105, i13 4096" [mm_kernel.cpp:12]   --->   Operation 626 'icmp' 'icmp_ln12_1' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 627 [1/1] (0.00ns)   --->   "%br_ln12 = br i1 %icmp_ln12_1, void %_ZL15load_input_tilePfPA64_fiiii.exit, void %_ZL15load_input_tilePfPA64_fiiii.exit35" [mm_kernel.cpp:12]   --->   Operation 627 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 628 [1/1] (0.70ns)   --->   "%add_ln12_1 = add i7 %i_2, i7 1" [mm_kernel.cpp:12]   --->   Operation 628 'add' 'add_ln12_1' <Predicate = (!icmp_ln12_1)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 629 [1/1] (0.59ns)   --->   "%icmp_ln13_1 = icmp_eq  i7 %j_3, i7 64" [mm_kernel.cpp:13]   --->   Operation 629 'icmp' 'icmp_ln13_1' <Predicate = (!icmp_ln12_1)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 630 [1/1] (0.30ns)   --->   "%select_ln12_4 = select i1 %icmp_ln13_1, i7 0, i7 %j_3" [mm_kernel.cpp:12]   --->   Operation 630 'select' 'select_ln12_4' <Predicate = (!icmp_ln12_1)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 631 [1/1] (0.30ns)   --->   "%select_ln12_6 = select i1 %icmp_ln13_1, i7 %add_ln12_1, i7 %i_2" [mm_kernel.cpp:12]   --->   Operation 631 'select' 'select_ln12_6' <Predicate = (!icmp_ln12_1)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 632 [1/1] (0.00ns)   --->   "%zext_ln12_5 = zext i7 %select_ln12_6" [mm_kernel.cpp:12]   --->   Operation 632 'zext' 'zext_ln12_5' <Predicate = (!icmp_ln12_1)> <Delay = 0.00>
ST_44 : Operation 633 [1/1] (1.12ns)   --->   "%add_ln12_3 = add i62 %zext_ln12_5, i62 %trunc_ln16" [mm_kernel.cpp:12]   --->   Operation 633 'add' 'add_ln12_3' <Predicate = (!icmp_ln12_1)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 634 [1/1] (0.00ns)   --->   "%trunc_ln12_2 = trunc i7 %select_ln12_6" [mm_kernel.cpp:12]   --->   Operation 634 'trunc' 'trunc_ln12_2' <Predicate = (!icmp_ln12_1)> <Delay = 0.00>
ST_44 : Operation 635 [1/1] (0.58ns)   --->   "%switch_ln17 = switch i6 %trunc_ln12_2, void %branch127, i6 0, void %branch64, i6 1, void %branch65, i6 2, void %branch66, i6 3, void %branch67, i6 4, void %branch68, i6 5, void %branch69, i6 6, void %branch70, i6 7, void %branch71, i6 8, void %branch72, i6 9, void %branch73, i6 10, void %branch74, i6 11, void %branch75, i6 12, void %branch76, i6 13, void %branch77, i6 14, void %branch78, i6 15, void %branch79, i6 16, void %branch80, i6 17, void %branch81, i6 18, void %branch82, i6 19, void %branch83, i6 20, void %branch84, i6 21, void %branch85, i6 22, void %branch86, i6 23, void %branch87, i6 24, void %branch88, i6 25, void %branch89, i6 26, void %branch90, i6 27, void %branch91, i6 28, void %branch92, i6 29, void %branch93, i6 30, void %branch94, i6 31, void %branch95, i6 32, void %branch96, i6 33, void %branch97, i6 34, void %branch98, i6 35, void %branch99, i6 36, void %branch100, i6 37, void %branch101, i6 38, void %branch102, i6 39, void %branch103, i6 40, void %branch104, i6 41, void %branch105, i6 42, void %branch106, i6 43, void %branch107, i6 44, void %branch108, i6 45, void %branch109, i6 46, void %branch110, i6 47, void %branch111, i6 48, void %branch112, i6 49, void %branch113, i6 50, void %branch114, i6 51, void %branch115, i6 52, void %branch116, i6 53, void %branch117, i6 54, void %branch118, i6 55, void %branch119, i6 56, void %branch120, i6 57, void %branch121, i6 58, void %branch122, i6 59, void %branch123, i6 60, void %branch124, i6 61, void %branch125, i6 62, void %branch126" [mm_kernel.cpp:17]   --->   Operation 635 'switch' 'switch_ln17' <Predicate = (!icmp_ln12_1)> <Delay = 0.58>
ST_44 : Operation 636 [1/1] (0.70ns)   --->   "%add_ln13_1 = add i7 %select_ln12_4, i7 1" [mm_kernel.cpp:13]   --->   Operation 636 'add' 'add_ln13_1' <Predicate = (!icmp_ln12_1)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 637 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZL15load_input_tilePfPA64_fiiii.exit.preheader"   --->   Operation 637 'br' 'br_ln0' <Predicate = (!icmp_ln12_1)> <Delay = 0.00>

State 45 <SV = 10> <Delay = 2.21>
ST_45 : Operation 638 [1/1] (0.00ns)   --->   "%zext_ln12_4 = zext i7 %add_ln12_1" [mm_kernel.cpp:12]   --->   Operation 638 'zext' 'zext_ln12_4' <Predicate = (!icmp_ln12_1 & icmp_ln13_1)> <Delay = 0.00>
ST_45 : Operation 639 [1/1] (1.14ns)   --->   "%p_mid1101 = add i64 %zext_ln12_4, i64 %k" [mm_kernel.cpp:12]   --->   Operation 639 'add' 'p_mid1101' <Predicate = (!icmp_ln12_1 & icmp_ln13_1)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 640 [1/1] (1.06ns)   --->   "%cmp3_i18_mid1 = icmp_slt  i64 %p_mid1101, i64 %sext_ln71_2" [mm_kernel.cpp:12]   --->   Operation 640 'icmp' 'cmp3_i18_mid1' <Predicate = (!icmp_ln12_1 & icmp_ln13_1)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 641 [5/5] (2.15ns)   --->   "%mul_ln12_1 = mul i62 %add_ln12_3, i62 %sext_ln71_3" [mm_kernel.cpp:12]   --->   Operation 641 'mul' 'mul_ln12_1' <Predicate = (!icmp_ln12_1)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 11> <Delay = 2.15>
ST_46 : Operation 642 [4/5] (2.15ns)   --->   "%mul_ln12_1 = mul i62 %add_ln12_3, i62 %sext_ln71_3" [mm_kernel.cpp:12]   --->   Operation 642 'mul' 'mul_ln12_1' <Predicate = (!icmp_ln12_1)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 12> <Delay = 2.15>
ST_47 : Operation 643 [3/5] (2.15ns)   --->   "%mul_ln12_1 = mul i62 %add_ln12_3, i62 %sext_ln71_3" [mm_kernel.cpp:12]   --->   Operation 643 'mul' 'mul_ln12_1' <Predicate = (!icmp_ln12_1)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 13> <Delay = 2.15>
ST_48 : Operation 644 [2/5] (2.15ns)   --->   "%mul_ln12_1 = mul i62 %add_ln12_3, i62 %sext_ln71_3" [mm_kernel.cpp:12]   --->   Operation 644 'mul' 'mul_ln12_1' <Predicate = (!icmp_ln12_1)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 14> <Delay = 2.21>
ST_49 : Operation 645 [1/5] (2.15ns)   --->   "%mul_ln12_1 = mul i62 %add_ln12_3, i62 %sext_ln71_3" [mm_kernel.cpp:12]   --->   Operation 645 'mul' 'mul_ln12_1' <Predicate = (!icmp_ln12_1)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 646 [1/1] (0.00ns)   --->   "%zext_ln13_1 = zext i7 %select_ln12_4" [mm_kernel.cpp:13]   --->   Operation 646 'zext' 'zext_ln13_1' <Predicate = (!icmp_ln12_1)> <Delay = 0.00>
ST_49 : Operation 647 [1/1] (0.00ns)   --->   "%zext_ln16_1 = zext i7 %select_ln12_4" [mm_kernel.cpp:16]   --->   Operation 647 'zext' 'zext_ln16_1' <Predicate = (!icmp_ln12_1)> <Delay = 0.00>
ST_49 : Operation 648 [1/1] (1.14ns)   --->   "%add_ln16_1 = add i64 %zext_ln13_1, i64 %select_ln42" [mm_kernel.cpp:16]   --->   Operation 648 'add' 'add_ln16_1' <Predicate = (!icmp_ln12_1)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 649 [1/1] (1.12ns)   --->   "%add_ln17_4 = add i62 %zext_ln16_1, i62 %trunc_ln80" [mm_kernel.cpp:17]   --->   Operation 649 'add' 'add_ln17_4' <Predicate = (!icmp_ln12_1)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 650 [1/1] (1.06ns)   --->   "%icmp_ln17_1 = icmp_slt  i64 %add_ln16_1, i64 %sext_ln71" [mm_kernel.cpp:17]   --->   Operation 650 'icmp' 'icmp_ln17_1' <Predicate = (!icmp_ln12_1)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 15> <Delay = 2.26>
ST_50 : Operation 651 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @LOAD_LOOP_I_LOAD_LOOP_J_str"   --->   Operation 651 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln12_1)> <Delay = 0.00>
ST_50 : Operation 652 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096"   --->   Operation 652 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln12_1)> <Delay = 0.00>
ST_50 : Operation 653 [1/1] (0.00ns) (grouped into LUT with out node and_ln17_1)   --->   "%select_ln12_5 = select i1 %icmp_ln13_1, i1 %cmp3_i18_mid1, i1 %cmp3_i18" [mm_kernel.cpp:12]   --->   Operation 653 'select' 'select_ln12_5' <Predicate = (!icmp_ln12_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 654 [1/1] (0.00ns)   --->   "%specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [mm_kernel.cpp:13]   --->   Operation 654 'specpipeline' 'specpipeline_ln13' <Predicate = (!icmp_ln12_1)> <Delay = 0.00>
ST_50 : Operation 655 [1/1] (0.00ns)   --->   "%specloopname_ln13 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [mm_kernel.cpp:13]   --->   Operation 655 'specloopname' 'specloopname_ln13' <Predicate = (!icmp_ln12_1)> <Delay = 0.00>
ST_50 : Operation 656 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln17_1 = and i1 %select_ln12_5, i1 %icmp_ln17_1" [mm_kernel.cpp:17]   --->   Operation 656 'and' 'and_ln17_1' <Predicate = (!icmp_ln12_1)> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 657 [1/1] (0.38ns)   --->   "%br_ln17 = br i1 %and_ln17_1, void %.split8._crit_edge, void" [mm_kernel.cpp:17]   --->   Operation 657 'br' 'br_ln17' <Predicate = (!icmp_ln12_1)> <Delay = 0.38>
ST_50 : Operation 658 [1/1] (1.12ns)   --->   "%add_ln17_5 = add i62 %add_ln17_4, i62 %mul_ln12_1" [mm_kernel.cpp:17]   --->   Operation 658 'add' 'add_ln17_5' <Predicate = (!icmp_ln12_1 & and_ln17_1)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 659 [1/1] (0.00ns)   --->   "%shl_ln17_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %add_ln17_5, i2 0" [mm_kernel.cpp:17]   --->   Operation 659 'bitconcatenate' 'shl_ln17_1' <Predicate = (!icmp_ln12_1 & and_ln17_1)> <Delay = 0.00>
ST_50 : Operation 660 [1/1] (1.14ns)   --->   "%add_ln17_3 = add i64 %shl_ln17_1, i64 %B_read" [mm_kernel.cpp:17]   --->   Operation 660 'add' 'add_ln17_3' <Predicate = (!icmp_ln12_1 & and_ln17_1)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 661 [1/1] (0.00ns)   --->   "%trunc_ln17_4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln17_3, i32 2, i32 63" [mm_kernel.cpp:17]   --->   Operation 661 'partselect' 'trunc_ln17_4' <Predicate = (!icmp_ln12_1 & and_ln17_1)> <Delay = 0.00>
ST_50 : Operation 662 [1/1] (0.00ns)   --->   "%sext_ln17_1 = sext i62 %trunc_ln17_4" [mm_kernel.cpp:17]   --->   Operation 662 'sext' 'sext_ln17_1' <Predicate = (!icmp_ln12_1 & and_ln17_1)> <Delay = 0.00>
ST_50 : Operation 663 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i32 %gmem1, i64 %sext_ln17_1" [mm_kernel.cpp:17]   --->   Operation 663 'getelementptr' 'gmem1_addr' <Predicate = (!icmp_ln12_1 & and_ln17_1)> <Delay = 0.00>

State 51 <SV = 16> <Delay = 2.43>
ST_51 : Operation 664 [7/7] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i32 1" [mm_kernel.cpp:17]   --->   Operation 664 'readreq' 'gmem1_load_req' <Predicate = (!icmp_ln12_1 & and_ln17_1)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 17> <Delay = 2.43>
ST_52 : Operation 665 [6/7] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i32 1" [mm_kernel.cpp:17]   --->   Operation 665 'readreq' 'gmem1_load_req' <Predicate = (!icmp_ln12_1 & and_ln17_1)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 18> <Delay = 2.43>
ST_53 : Operation 666 [5/7] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i32 1" [mm_kernel.cpp:17]   --->   Operation 666 'readreq' 'gmem1_load_req' <Predicate = (!icmp_ln12_1 & and_ln17_1)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 19> <Delay = 2.43>
ST_54 : Operation 667 [4/7] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i32 1" [mm_kernel.cpp:17]   --->   Operation 667 'readreq' 'gmem1_load_req' <Predicate = (!icmp_ln12_1 & and_ln17_1)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 20> <Delay = 2.43>
ST_55 : Operation 668 [3/7] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i32 1" [mm_kernel.cpp:17]   --->   Operation 668 'readreq' 'gmem1_load_req' <Predicate = (!icmp_ln12_1 & and_ln17_1)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 21> <Delay = 2.43>
ST_56 : Operation 669 [2/7] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i32 1" [mm_kernel.cpp:17]   --->   Operation 669 'readreq' 'gmem1_load_req' <Predicate = (!icmp_ln12_1 & and_ln17_1)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 22> <Delay = 2.43>
ST_57 : Operation 670 [1/7] (2.43ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i32 1" [mm_kernel.cpp:17]   --->   Operation 670 'readreq' 'gmem1_load_req' <Predicate = (!icmp_ln12_1 & and_ln17_1)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 23> <Delay = 2.43>
ST_58 : Operation 671 [1/1] (2.43ns)   --->   "%gmem1_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem1_addr" [mm_kernel.cpp:17]   --->   Operation 671 'read' 'gmem1_addr_read' <Predicate = (!icmp_ln12_1 & and_ln17_1)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 24> <Delay = 1.08>
ST_59 : Operation 672 [1/1] (0.00ns)   --->   "%bitcast_ln17_1 = bitcast i32 %gmem1_addr_read" [mm_kernel.cpp:17]   --->   Operation 672 'bitcast' 'bitcast_ln17_1' <Predicate = (!icmp_ln12_1 & and_ln17_1)> <Delay = 0.00>
ST_59 : Operation 673 [1/1] (0.38ns)   --->   "%br_ln17 = br void %.split8._crit_edge" [mm_kernel.cpp:17]   --->   Operation 673 'br' 'br_ln17' <Predicate = (!icmp_ln12_1 & and_ln17_1)> <Delay = 0.38>
ST_59 : Operation 674 [1/1] (0.00ns)   --->   "%cond_i28 = phi i32 %bitcast_ln17_1, void, i32 0, void %_ZL15load_input_tilePfPA64_fiiii.exit" [mm_kernel.cpp:17]   --->   Operation 674 'phi' 'cond_i28' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 675 [1/1] (0.00ns)   --->   "%buff_B_0_addr = getelementptr i32 %buff_B_0, i64 0, i64 %zext_ln13_1" [mm_kernel.cpp:17]   --->   Operation 675 'getelementptr' 'buff_B_0_addr' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 676 [1/1] (0.00ns)   --->   "%buff_B_1_addr = getelementptr i32 %buff_B_1, i64 0, i64 %zext_ln13_1" [mm_kernel.cpp:17]   --->   Operation 676 'getelementptr' 'buff_B_1_addr' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 677 [1/1] (0.00ns)   --->   "%buff_B_2_addr = getelementptr i32 %buff_B_2, i64 0, i64 %zext_ln13_1" [mm_kernel.cpp:17]   --->   Operation 677 'getelementptr' 'buff_B_2_addr' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 678 [1/1] (0.00ns)   --->   "%buff_B_3_addr = getelementptr i32 %buff_B_3, i64 0, i64 %zext_ln13_1" [mm_kernel.cpp:17]   --->   Operation 678 'getelementptr' 'buff_B_3_addr' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 679 [1/1] (0.00ns)   --->   "%buff_B_4_addr = getelementptr i32 %buff_B_4, i64 0, i64 %zext_ln13_1" [mm_kernel.cpp:17]   --->   Operation 679 'getelementptr' 'buff_B_4_addr' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 680 [1/1] (0.00ns)   --->   "%buff_B_5_addr = getelementptr i32 %buff_B_5, i64 0, i64 %zext_ln13_1" [mm_kernel.cpp:17]   --->   Operation 680 'getelementptr' 'buff_B_5_addr' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 681 [1/1] (0.00ns)   --->   "%buff_B_6_addr = getelementptr i32 %buff_B_6, i64 0, i64 %zext_ln13_1" [mm_kernel.cpp:17]   --->   Operation 681 'getelementptr' 'buff_B_6_addr' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 682 [1/1] (0.00ns)   --->   "%buff_B_7_addr = getelementptr i32 %buff_B_7, i64 0, i64 %zext_ln13_1" [mm_kernel.cpp:17]   --->   Operation 682 'getelementptr' 'buff_B_7_addr' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 683 [1/1] (0.00ns)   --->   "%buff_B_8_addr = getelementptr i32 %buff_B_8, i64 0, i64 %zext_ln13_1" [mm_kernel.cpp:17]   --->   Operation 683 'getelementptr' 'buff_B_8_addr' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 684 [1/1] (0.00ns)   --->   "%buff_B_9_addr = getelementptr i32 %buff_B_9, i64 0, i64 %zext_ln13_1" [mm_kernel.cpp:17]   --->   Operation 684 'getelementptr' 'buff_B_9_addr' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 685 [1/1] (0.00ns)   --->   "%buff_B_10_addr = getelementptr i32 %buff_B_10, i64 0, i64 %zext_ln13_1" [mm_kernel.cpp:17]   --->   Operation 685 'getelementptr' 'buff_B_10_addr' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 686 [1/1] (0.00ns)   --->   "%buff_B_11_addr = getelementptr i32 %buff_B_11, i64 0, i64 %zext_ln13_1" [mm_kernel.cpp:17]   --->   Operation 686 'getelementptr' 'buff_B_11_addr' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 687 [1/1] (0.00ns)   --->   "%buff_B_12_addr = getelementptr i32 %buff_B_12, i64 0, i64 %zext_ln13_1" [mm_kernel.cpp:17]   --->   Operation 687 'getelementptr' 'buff_B_12_addr' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 688 [1/1] (0.00ns)   --->   "%buff_B_13_addr = getelementptr i32 %buff_B_13, i64 0, i64 %zext_ln13_1" [mm_kernel.cpp:17]   --->   Operation 688 'getelementptr' 'buff_B_13_addr' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 689 [1/1] (0.00ns)   --->   "%buff_B_14_addr = getelementptr i32 %buff_B_14, i64 0, i64 %zext_ln13_1" [mm_kernel.cpp:17]   --->   Operation 689 'getelementptr' 'buff_B_14_addr' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 690 [1/1] (0.00ns)   --->   "%buff_B_15_addr = getelementptr i32 %buff_B_15, i64 0, i64 %zext_ln13_1" [mm_kernel.cpp:17]   --->   Operation 690 'getelementptr' 'buff_B_15_addr' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 691 [1/1] (0.00ns)   --->   "%buff_B_16_addr = getelementptr i32 %buff_B_16, i64 0, i64 %zext_ln13_1" [mm_kernel.cpp:17]   --->   Operation 691 'getelementptr' 'buff_B_16_addr' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 692 [1/1] (0.00ns)   --->   "%buff_B_17_addr = getelementptr i32 %buff_B_17, i64 0, i64 %zext_ln13_1" [mm_kernel.cpp:17]   --->   Operation 692 'getelementptr' 'buff_B_17_addr' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 693 [1/1] (0.00ns)   --->   "%buff_B_18_addr = getelementptr i32 %buff_B_18, i64 0, i64 %zext_ln13_1" [mm_kernel.cpp:17]   --->   Operation 693 'getelementptr' 'buff_B_18_addr' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 694 [1/1] (0.00ns)   --->   "%buff_B_19_addr = getelementptr i32 %buff_B_19, i64 0, i64 %zext_ln13_1" [mm_kernel.cpp:17]   --->   Operation 694 'getelementptr' 'buff_B_19_addr' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 695 [1/1] (0.00ns)   --->   "%buff_B_20_addr = getelementptr i32 %buff_B_20, i64 0, i64 %zext_ln13_1" [mm_kernel.cpp:17]   --->   Operation 695 'getelementptr' 'buff_B_20_addr' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 696 [1/1] (0.00ns)   --->   "%buff_B_21_addr = getelementptr i32 %buff_B_21, i64 0, i64 %zext_ln13_1" [mm_kernel.cpp:17]   --->   Operation 696 'getelementptr' 'buff_B_21_addr' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 697 [1/1] (0.00ns)   --->   "%buff_B_22_addr = getelementptr i32 %buff_B_22, i64 0, i64 %zext_ln13_1" [mm_kernel.cpp:17]   --->   Operation 697 'getelementptr' 'buff_B_22_addr' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 698 [1/1] (0.00ns)   --->   "%buff_B_23_addr = getelementptr i32 %buff_B_23, i64 0, i64 %zext_ln13_1" [mm_kernel.cpp:17]   --->   Operation 698 'getelementptr' 'buff_B_23_addr' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 699 [1/1] (0.00ns)   --->   "%buff_B_24_addr = getelementptr i32 %buff_B_24, i64 0, i64 %zext_ln13_1" [mm_kernel.cpp:17]   --->   Operation 699 'getelementptr' 'buff_B_24_addr' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 700 [1/1] (0.00ns)   --->   "%buff_B_25_addr = getelementptr i32 %buff_B_25, i64 0, i64 %zext_ln13_1" [mm_kernel.cpp:17]   --->   Operation 700 'getelementptr' 'buff_B_25_addr' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 701 [1/1] (0.00ns)   --->   "%buff_B_26_addr = getelementptr i32 %buff_B_26, i64 0, i64 %zext_ln13_1" [mm_kernel.cpp:17]   --->   Operation 701 'getelementptr' 'buff_B_26_addr' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 702 [1/1] (0.00ns)   --->   "%buff_B_27_addr = getelementptr i32 %buff_B_27, i64 0, i64 %zext_ln13_1" [mm_kernel.cpp:17]   --->   Operation 702 'getelementptr' 'buff_B_27_addr' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 703 [1/1] (0.00ns)   --->   "%buff_B_28_addr = getelementptr i32 %buff_B_28, i64 0, i64 %zext_ln13_1" [mm_kernel.cpp:17]   --->   Operation 703 'getelementptr' 'buff_B_28_addr' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 704 [1/1] (0.00ns)   --->   "%buff_B_29_addr = getelementptr i32 %buff_B_29, i64 0, i64 %zext_ln13_1" [mm_kernel.cpp:17]   --->   Operation 704 'getelementptr' 'buff_B_29_addr' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 705 [1/1] (0.00ns)   --->   "%buff_B_30_addr = getelementptr i32 %buff_B_30, i64 0, i64 %zext_ln13_1" [mm_kernel.cpp:17]   --->   Operation 705 'getelementptr' 'buff_B_30_addr' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 706 [1/1] (0.00ns)   --->   "%buff_B_31_addr = getelementptr i32 %buff_B_31, i64 0, i64 %zext_ln13_1" [mm_kernel.cpp:17]   --->   Operation 706 'getelementptr' 'buff_B_31_addr' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 707 [1/1] (0.00ns)   --->   "%buff_B_32_addr = getelementptr i32 %buff_B_32, i64 0, i64 %zext_ln13_1" [mm_kernel.cpp:17]   --->   Operation 707 'getelementptr' 'buff_B_32_addr' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 708 [1/1] (0.00ns)   --->   "%buff_B_33_addr = getelementptr i32 %buff_B_33, i64 0, i64 %zext_ln13_1" [mm_kernel.cpp:17]   --->   Operation 708 'getelementptr' 'buff_B_33_addr' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 709 [1/1] (0.00ns)   --->   "%buff_B_34_addr = getelementptr i32 %buff_B_34, i64 0, i64 %zext_ln13_1" [mm_kernel.cpp:17]   --->   Operation 709 'getelementptr' 'buff_B_34_addr' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 710 [1/1] (0.00ns)   --->   "%buff_B_35_addr = getelementptr i32 %buff_B_35, i64 0, i64 %zext_ln13_1" [mm_kernel.cpp:17]   --->   Operation 710 'getelementptr' 'buff_B_35_addr' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 711 [1/1] (0.00ns)   --->   "%buff_B_36_addr = getelementptr i32 %buff_B_36, i64 0, i64 %zext_ln13_1" [mm_kernel.cpp:17]   --->   Operation 711 'getelementptr' 'buff_B_36_addr' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 712 [1/1] (0.00ns)   --->   "%buff_B_37_addr = getelementptr i32 %buff_B_37, i64 0, i64 %zext_ln13_1" [mm_kernel.cpp:17]   --->   Operation 712 'getelementptr' 'buff_B_37_addr' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 713 [1/1] (0.00ns)   --->   "%buff_B_38_addr = getelementptr i32 %buff_B_38, i64 0, i64 %zext_ln13_1" [mm_kernel.cpp:17]   --->   Operation 713 'getelementptr' 'buff_B_38_addr' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 714 [1/1] (0.00ns)   --->   "%buff_B_39_addr = getelementptr i32 %buff_B_39, i64 0, i64 %zext_ln13_1" [mm_kernel.cpp:17]   --->   Operation 714 'getelementptr' 'buff_B_39_addr' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 715 [1/1] (0.00ns)   --->   "%buff_B_40_addr = getelementptr i32 %buff_B_40, i64 0, i64 %zext_ln13_1" [mm_kernel.cpp:17]   --->   Operation 715 'getelementptr' 'buff_B_40_addr' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 716 [1/1] (0.00ns)   --->   "%buff_B_41_addr = getelementptr i32 %buff_B_41, i64 0, i64 %zext_ln13_1" [mm_kernel.cpp:17]   --->   Operation 716 'getelementptr' 'buff_B_41_addr' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 717 [1/1] (0.00ns)   --->   "%buff_B_42_addr = getelementptr i32 %buff_B_42, i64 0, i64 %zext_ln13_1" [mm_kernel.cpp:17]   --->   Operation 717 'getelementptr' 'buff_B_42_addr' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 718 [1/1] (0.00ns)   --->   "%buff_B_43_addr = getelementptr i32 %buff_B_43, i64 0, i64 %zext_ln13_1" [mm_kernel.cpp:17]   --->   Operation 718 'getelementptr' 'buff_B_43_addr' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 719 [1/1] (0.00ns)   --->   "%buff_B_44_addr = getelementptr i32 %buff_B_44, i64 0, i64 %zext_ln13_1" [mm_kernel.cpp:17]   --->   Operation 719 'getelementptr' 'buff_B_44_addr' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 720 [1/1] (0.00ns)   --->   "%buff_B_45_addr = getelementptr i32 %buff_B_45, i64 0, i64 %zext_ln13_1" [mm_kernel.cpp:17]   --->   Operation 720 'getelementptr' 'buff_B_45_addr' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 721 [1/1] (0.00ns)   --->   "%buff_B_46_addr = getelementptr i32 %buff_B_46, i64 0, i64 %zext_ln13_1" [mm_kernel.cpp:17]   --->   Operation 721 'getelementptr' 'buff_B_46_addr' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 722 [1/1] (0.00ns)   --->   "%buff_B_47_addr = getelementptr i32 %buff_B_47, i64 0, i64 %zext_ln13_1" [mm_kernel.cpp:17]   --->   Operation 722 'getelementptr' 'buff_B_47_addr' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 723 [1/1] (0.00ns)   --->   "%buff_B_48_addr = getelementptr i32 %buff_B_48, i64 0, i64 %zext_ln13_1" [mm_kernel.cpp:17]   --->   Operation 723 'getelementptr' 'buff_B_48_addr' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 724 [1/1] (0.00ns)   --->   "%buff_B_49_addr = getelementptr i32 %buff_B_49, i64 0, i64 %zext_ln13_1" [mm_kernel.cpp:17]   --->   Operation 724 'getelementptr' 'buff_B_49_addr' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 725 [1/1] (0.00ns)   --->   "%buff_B_50_addr = getelementptr i32 %buff_B_50, i64 0, i64 %zext_ln13_1" [mm_kernel.cpp:17]   --->   Operation 725 'getelementptr' 'buff_B_50_addr' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 726 [1/1] (0.00ns)   --->   "%buff_B_51_addr = getelementptr i32 %buff_B_51, i64 0, i64 %zext_ln13_1" [mm_kernel.cpp:17]   --->   Operation 726 'getelementptr' 'buff_B_51_addr' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 727 [1/1] (0.00ns)   --->   "%buff_B_52_addr = getelementptr i32 %buff_B_52, i64 0, i64 %zext_ln13_1" [mm_kernel.cpp:17]   --->   Operation 727 'getelementptr' 'buff_B_52_addr' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 728 [1/1] (0.00ns)   --->   "%buff_B_53_addr = getelementptr i32 %buff_B_53, i64 0, i64 %zext_ln13_1" [mm_kernel.cpp:17]   --->   Operation 728 'getelementptr' 'buff_B_53_addr' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 729 [1/1] (0.00ns)   --->   "%buff_B_54_addr = getelementptr i32 %buff_B_54, i64 0, i64 %zext_ln13_1" [mm_kernel.cpp:17]   --->   Operation 729 'getelementptr' 'buff_B_54_addr' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 730 [1/1] (0.00ns)   --->   "%buff_B_55_addr = getelementptr i32 %buff_B_55, i64 0, i64 %zext_ln13_1" [mm_kernel.cpp:17]   --->   Operation 730 'getelementptr' 'buff_B_55_addr' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 731 [1/1] (0.00ns)   --->   "%buff_B_56_addr = getelementptr i32 %buff_B_56, i64 0, i64 %zext_ln13_1" [mm_kernel.cpp:17]   --->   Operation 731 'getelementptr' 'buff_B_56_addr' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 732 [1/1] (0.00ns)   --->   "%buff_B_57_addr = getelementptr i32 %buff_B_57, i64 0, i64 %zext_ln13_1" [mm_kernel.cpp:17]   --->   Operation 732 'getelementptr' 'buff_B_57_addr' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 733 [1/1] (0.00ns)   --->   "%buff_B_58_addr = getelementptr i32 %buff_B_58, i64 0, i64 %zext_ln13_1" [mm_kernel.cpp:17]   --->   Operation 733 'getelementptr' 'buff_B_58_addr' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 734 [1/1] (0.00ns)   --->   "%buff_B_59_addr = getelementptr i32 %buff_B_59, i64 0, i64 %zext_ln13_1" [mm_kernel.cpp:17]   --->   Operation 734 'getelementptr' 'buff_B_59_addr' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 735 [1/1] (0.00ns)   --->   "%buff_B_60_addr = getelementptr i32 %buff_B_60, i64 0, i64 %zext_ln13_1" [mm_kernel.cpp:17]   --->   Operation 735 'getelementptr' 'buff_B_60_addr' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 736 [1/1] (0.00ns)   --->   "%buff_B_61_addr = getelementptr i32 %buff_B_61, i64 0, i64 %zext_ln13_1" [mm_kernel.cpp:17]   --->   Operation 736 'getelementptr' 'buff_B_61_addr' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 737 [1/1] (0.00ns)   --->   "%buff_B_62_addr = getelementptr i32 %buff_B_62, i64 0, i64 %zext_ln13_1" [mm_kernel.cpp:17]   --->   Operation 737 'getelementptr' 'buff_B_62_addr' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 738 [1/1] (0.00ns)   --->   "%buff_B_63_addr = getelementptr i32 %buff_B_63, i64 0, i64 %zext_ln13_1" [mm_kernel.cpp:17]   --->   Operation 738 'getelementptr' 'buff_B_63_addr' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 739 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i28, i6 %buff_B_62_addr" [mm_kernel.cpp:17]   --->   Operation 739 'store' 'store_ln17' <Predicate = (trunc_ln12_2 == 62)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_59 : Operation 740 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split8._crit_edge138" [mm_kernel.cpp:17]   --->   Operation 740 'br' 'br_ln17' <Predicate = (trunc_ln12_2 == 62)> <Delay = 0.00>
ST_59 : Operation 741 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i28, i6 %buff_B_61_addr" [mm_kernel.cpp:17]   --->   Operation 741 'store' 'store_ln17' <Predicate = (trunc_ln12_2 == 61)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_59 : Operation 742 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split8._crit_edge138" [mm_kernel.cpp:17]   --->   Operation 742 'br' 'br_ln17' <Predicate = (trunc_ln12_2 == 61)> <Delay = 0.00>
ST_59 : Operation 743 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i28, i6 %buff_B_60_addr" [mm_kernel.cpp:17]   --->   Operation 743 'store' 'store_ln17' <Predicate = (trunc_ln12_2 == 60)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_59 : Operation 744 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split8._crit_edge138" [mm_kernel.cpp:17]   --->   Operation 744 'br' 'br_ln17' <Predicate = (trunc_ln12_2 == 60)> <Delay = 0.00>
ST_59 : Operation 745 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i28, i6 %buff_B_59_addr" [mm_kernel.cpp:17]   --->   Operation 745 'store' 'store_ln17' <Predicate = (trunc_ln12_2 == 59)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_59 : Operation 746 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split8._crit_edge138" [mm_kernel.cpp:17]   --->   Operation 746 'br' 'br_ln17' <Predicate = (trunc_ln12_2 == 59)> <Delay = 0.00>
ST_59 : Operation 747 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i28, i6 %buff_B_58_addr" [mm_kernel.cpp:17]   --->   Operation 747 'store' 'store_ln17' <Predicate = (trunc_ln12_2 == 58)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_59 : Operation 748 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split8._crit_edge138" [mm_kernel.cpp:17]   --->   Operation 748 'br' 'br_ln17' <Predicate = (trunc_ln12_2 == 58)> <Delay = 0.00>
ST_59 : Operation 749 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i28, i6 %buff_B_57_addr" [mm_kernel.cpp:17]   --->   Operation 749 'store' 'store_ln17' <Predicate = (trunc_ln12_2 == 57)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_59 : Operation 750 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split8._crit_edge138" [mm_kernel.cpp:17]   --->   Operation 750 'br' 'br_ln17' <Predicate = (trunc_ln12_2 == 57)> <Delay = 0.00>
ST_59 : Operation 751 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i28, i6 %buff_B_56_addr" [mm_kernel.cpp:17]   --->   Operation 751 'store' 'store_ln17' <Predicate = (trunc_ln12_2 == 56)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_59 : Operation 752 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split8._crit_edge138" [mm_kernel.cpp:17]   --->   Operation 752 'br' 'br_ln17' <Predicate = (trunc_ln12_2 == 56)> <Delay = 0.00>
ST_59 : Operation 753 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i28, i6 %buff_B_55_addr" [mm_kernel.cpp:17]   --->   Operation 753 'store' 'store_ln17' <Predicate = (trunc_ln12_2 == 55)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_59 : Operation 754 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split8._crit_edge138" [mm_kernel.cpp:17]   --->   Operation 754 'br' 'br_ln17' <Predicate = (trunc_ln12_2 == 55)> <Delay = 0.00>
ST_59 : Operation 755 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i28, i6 %buff_B_54_addr" [mm_kernel.cpp:17]   --->   Operation 755 'store' 'store_ln17' <Predicate = (trunc_ln12_2 == 54)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_59 : Operation 756 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split8._crit_edge138" [mm_kernel.cpp:17]   --->   Operation 756 'br' 'br_ln17' <Predicate = (trunc_ln12_2 == 54)> <Delay = 0.00>
ST_59 : Operation 757 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i28, i6 %buff_B_53_addr" [mm_kernel.cpp:17]   --->   Operation 757 'store' 'store_ln17' <Predicate = (trunc_ln12_2 == 53)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_59 : Operation 758 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split8._crit_edge138" [mm_kernel.cpp:17]   --->   Operation 758 'br' 'br_ln17' <Predicate = (trunc_ln12_2 == 53)> <Delay = 0.00>
ST_59 : Operation 759 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i28, i6 %buff_B_52_addr" [mm_kernel.cpp:17]   --->   Operation 759 'store' 'store_ln17' <Predicate = (trunc_ln12_2 == 52)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_59 : Operation 760 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split8._crit_edge138" [mm_kernel.cpp:17]   --->   Operation 760 'br' 'br_ln17' <Predicate = (trunc_ln12_2 == 52)> <Delay = 0.00>
ST_59 : Operation 761 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i28, i6 %buff_B_51_addr" [mm_kernel.cpp:17]   --->   Operation 761 'store' 'store_ln17' <Predicate = (trunc_ln12_2 == 51)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_59 : Operation 762 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split8._crit_edge138" [mm_kernel.cpp:17]   --->   Operation 762 'br' 'br_ln17' <Predicate = (trunc_ln12_2 == 51)> <Delay = 0.00>
ST_59 : Operation 763 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i28, i6 %buff_B_50_addr" [mm_kernel.cpp:17]   --->   Operation 763 'store' 'store_ln17' <Predicate = (trunc_ln12_2 == 50)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_59 : Operation 764 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split8._crit_edge138" [mm_kernel.cpp:17]   --->   Operation 764 'br' 'br_ln17' <Predicate = (trunc_ln12_2 == 50)> <Delay = 0.00>
ST_59 : Operation 765 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i28, i6 %buff_B_49_addr" [mm_kernel.cpp:17]   --->   Operation 765 'store' 'store_ln17' <Predicate = (trunc_ln12_2 == 49)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_59 : Operation 766 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split8._crit_edge138" [mm_kernel.cpp:17]   --->   Operation 766 'br' 'br_ln17' <Predicate = (trunc_ln12_2 == 49)> <Delay = 0.00>
ST_59 : Operation 767 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i28, i6 %buff_B_48_addr" [mm_kernel.cpp:17]   --->   Operation 767 'store' 'store_ln17' <Predicate = (trunc_ln12_2 == 48)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_59 : Operation 768 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split8._crit_edge138" [mm_kernel.cpp:17]   --->   Operation 768 'br' 'br_ln17' <Predicate = (trunc_ln12_2 == 48)> <Delay = 0.00>
ST_59 : Operation 769 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i28, i6 %buff_B_47_addr" [mm_kernel.cpp:17]   --->   Operation 769 'store' 'store_ln17' <Predicate = (trunc_ln12_2 == 47)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_59 : Operation 770 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split8._crit_edge138" [mm_kernel.cpp:17]   --->   Operation 770 'br' 'br_ln17' <Predicate = (trunc_ln12_2 == 47)> <Delay = 0.00>
ST_59 : Operation 771 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i28, i6 %buff_B_46_addr" [mm_kernel.cpp:17]   --->   Operation 771 'store' 'store_ln17' <Predicate = (trunc_ln12_2 == 46)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_59 : Operation 772 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split8._crit_edge138" [mm_kernel.cpp:17]   --->   Operation 772 'br' 'br_ln17' <Predicate = (trunc_ln12_2 == 46)> <Delay = 0.00>
ST_59 : Operation 773 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i28, i6 %buff_B_45_addr" [mm_kernel.cpp:17]   --->   Operation 773 'store' 'store_ln17' <Predicate = (trunc_ln12_2 == 45)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_59 : Operation 774 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split8._crit_edge138" [mm_kernel.cpp:17]   --->   Operation 774 'br' 'br_ln17' <Predicate = (trunc_ln12_2 == 45)> <Delay = 0.00>
ST_59 : Operation 775 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i28, i6 %buff_B_44_addr" [mm_kernel.cpp:17]   --->   Operation 775 'store' 'store_ln17' <Predicate = (trunc_ln12_2 == 44)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_59 : Operation 776 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split8._crit_edge138" [mm_kernel.cpp:17]   --->   Operation 776 'br' 'br_ln17' <Predicate = (trunc_ln12_2 == 44)> <Delay = 0.00>
ST_59 : Operation 777 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i28, i6 %buff_B_43_addr" [mm_kernel.cpp:17]   --->   Operation 777 'store' 'store_ln17' <Predicate = (trunc_ln12_2 == 43)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_59 : Operation 778 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split8._crit_edge138" [mm_kernel.cpp:17]   --->   Operation 778 'br' 'br_ln17' <Predicate = (trunc_ln12_2 == 43)> <Delay = 0.00>
ST_59 : Operation 779 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i28, i6 %buff_B_42_addr" [mm_kernel.cpp:17]   --->   Operation 779 'store' 'store_ln17' <Predicate = (trunc_ln12_2 == 42)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_59 : Operation 780 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split8._crit_edge138" [mm_kernel.cpp:17]   --->   Operation 780 'br' 'br_ln17' <Predicate = (trunc_ln12_2 == 42)> <Delay = 0.00>
ST_59 : Operation 781 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i28, i6 %buff_B_41_addr" [mm_kernel.cpp:17]   --->   Operation 781 'store' 'store_ln17' <Predicate = (trunc_ln12_2 == 41)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_59 : Operation 782 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split8._crit_edge138" [mm_kernel.cpp:17]   --->   Operation 782 'br' 'br_ln17' <Predicate = (trunc_ln12_2 == 41)> <Delay = 0.00>
ST_59 : Operation 783 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i28, i6 %buff_B_40_addr" [mm_kernel.cpp:17]   --->   Operation 783 'store' 'store_ln17' <Predicate = (trunc_ln12_2 == 40)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_59 : Operation 784 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split8._crit_edge138" [mm_kernel.cpp:17]   --->   Operation 784 'br' 'br_ln17' <Predicate = (trunc_ln12_2 == 40)> <Delay = 0.00>
ST_59 : Operation 785 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i28, i6 %buff_B_39_addr" [mm_kernel.cpp:17]   --->   Operation 785 'store' 'store_ln17' <Predicate = (trunc_ln12_2 == 39)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_59 : Operation 786 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split8._crit_edge138" [mm_kernel.cpp:17]   --->   Operation 786 'br' 'br_ln17' <Predicate = (trunc_ln12_2 == 39)> <Delay = 0.00>
ST_59 : Operation 787 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i28, i6 %buff_B_38_addr" [mm_kernel.cpp:17]   --->   Operation 787 'store' 'store_ln17' <Predicate = (trunc_ln12_2 == 38)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_59 : Operation 788 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split8._crit_edge138" [mm_kernel.cpp:17]   --->   Operation 788 'br' 'br_ln17' <Predicate = (trunc_ln12_2 == 38)> <Delay = 0.00>
ST_59 : Operation 789 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i28, i6 %buff_B_37_addr" [mm_kernel.cpp:17]   --->   Operation 789 'store' 'store_ln17' <Predicate = (trunc_ln12_2 == 37)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_59 : Operation 790 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split8._crit_edge138" [mm_kernel.cpp:17]   --->   Operation 790 'br' 'br_ln17' <Predicate = (trunc_ln12_2 == 37)> <Delay = 0.00>
ST_59 : Operation 791 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i28, i6 %buff_B_36_addr" [mm_kernel.cpp:17]   --->   Operation 791 'store' 'store_ln17' <Predicate = (trunc_ln12_2 == 36)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_59 : Operation 792 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split8._crit_edge138" [mm_kernel.cpp:17]   --->   Operation 792 'br' 'br_ln17' <Predicate = (trunc_ln12_2 == 36)> <Delay = 0.00>
ST_59 : Operation 793 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i28, i6 %buff_B_35_addr" [mm_kernel.cpp:17]   --->   Operation 793 'store' 'store_ln17' <Predicate = (trunc_ln12_2 == 35)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_59 : Operation 794 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split8._crit_edge138" [mm_kernel.cpp:17]   --->   Operation 794 'br' 'br_ln17' <Predicate = (trunc_ln12_2 == 35)> <Delay = 0.00>
ST_59 : Operation 795 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i28, i6 %buff_B_34_addr" [mm_kernel.cpp:17]   --->   Operation 795 'store' 'store_ln17' <Predicate = (trunc_ln12_2 == 34)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_59 : Operation 796 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split8._crit_edge138" [mm_kernel.cpp:17]   --->   Operation 796 'br' 'br_ln17' <Predicate = (trunc_ln12_2 == 34)> <Delay = 0.00>
ST_59 : Operation 797 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i28, i6 %buff_B_33_addr" [mm_kernel.cpp:17]   --->   Operation 797 'store' 'store_ln17' <Predicate = (trunc_ln12_2 == 33)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_59 : Operation 798 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split8._crit_edge138" [mm_kernel.cpp:17]   --->   Operation 798 'br' 'br_ln17' <Predicate = (trunc_ln12_2 == 33)> <Delay = 0.00>
ST_59 : Operation 799 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i28, i6 %buff_B_32_addr" [mm_kernel.cpp:17]   --->   Operation 799 'store' 'store_ln17' <Predicate = (trunc_ln12_2 == 32)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_59 : Operation 800 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split8._crit_edge138" [mm_kernel.cpp:17]   --->   Operation 800 'br' 'br_ln17' <Predicate = (trunc_ln12_2 == 32)> <Delay = 0.00>
ST_59 : Operation 801 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i28, i6 %buff_B_31_addr" [mm_kernel.cpp:17]   --->   Operation 801 'store' 'store_ln17' <Predicate = (trunc_ln12_2 == 31)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_59 : Operation 802 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split8._crit_edge138" [mm_kernel.cpp:17]   --->   Operation 802 'br' 'br_ln17' <Predicate = (trunc_ln12_2 == 31)> <Delay = 0.00>
ST_59 : Operation 803 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i28, i6 %buff_B_30_addr" [mm_kernel.cpp:17]   --->   Operation 803 'store' 'store_ln17' <Predicate = (trunc_ln12_2 == 30)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_59 : Operation 804 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split8._crit_edge138" [mm_kernel.cpp:17]   --->   Operation 804 'br' 'br_ln17' <Predicate = (trunc_ln12_2 == 30)> <Delay = 0.00>
ST_59 : Operation 805 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i28, i6 %buff_B_29_addr" [mm_kernel.cpp:17]   --->   Operation 805 'store' 'store_ln17' <Predicate = (trunc_ln12_2 == 29)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_59 : Operation 806 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split8._crit_edge138" [mm_kernel.cpp:17]   --->   Operation 806 'br' 'br_ln17' <Predicate = (trunc_ln12_2 == 29)> <Delay = 0.00>
ST_59 : Operation 807 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i28, i6 %buff_B_28_addr" [mm_kernel.cpp:17]   --->   Operation 807 'store' 'store_ln17' <Predicate = (trunc_ln12_2 == 28)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_59 : Operation 808 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split8._crit_edge138" [mm_kernel.cpp:17]   --->   Operation 808 'br' 'br_ln17' <Predicate = (trunc_ln12_2 == 28)> <Delay = 0.00>
ST_59 : Operation 809 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i28, i6 %buff_B_27_addr" [mm_kernel.cpp:17]   --->   Operation 809 'store' 'store_ln17' <Predicate = (trunc_ln12_2 == 27)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_59 : Operation 810 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split8._crit_edge138" [mm_kernel.cpp:17]   --->   Operation 810 'br' 'br_ln17' <Predicate = (trunc_ln12_2 == 27)> <Delay = 0.00>
ST_59 : Operation 811 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i28, i6 %buff_B_26_addr" [mm_kernel.cpp:17]   --->   Operation 811 'store' 'store_ln17' <Predicate = (trunc_ln12_2 == 26)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_59 : Operation 812 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split8._crit_edge138" [mm_kernel.cpp:17]   --->   Operation 812 'br' 'br_ln17' <Predicate = (trunc_ln12_2 == 26)> <Delay = 0.00>
ST_59 : Operation 813 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i28, i6 %buff_B_25_addr" [mm_kernel.cpp:17]   --->   Operation 813 'store' 'store_ln17' <Predicate = (trunc_ln12_2 == 25)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_59 : Operation 814 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split8._crit_edge138" [mm_kernel.cpp:17]   --->   Operation 814 'br' 'br_ln17' <Predicate = (trunc_ln12_2 == 25)> <Delay = 0.00>
ST_59 : Operation 815 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i28, i6 %buff_B_24_addr" [mm_kernel.cpp:17]   --->   Operation 815 'store' 'store_ln17' <Predicate = (trunc_ln12_2 == 24)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_59 : Operation 816 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split8._crit_edge138" [mm_kernel.cpp:17]   --->   Operation 816 'br' 'br_ln17' <Predicate = (trunc_ln12_2 == 24)> <Delay = 0.00>
ST_59 : Operation 817 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i28, i6 %buff_B_23_addr" [mm_kernel.cpp:17]   --->   Operation 817 'store' 'store_ln17' <Predicate = (trunc_ln12_2 == 23)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_59 : Operation 818 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split8._crit_edge138" [mm_kernel.cpp:17]   --->   Operation 818 'br' 'br_ln17' <Predicate = (trunc_ln12_2 == 23)> <Delay = 0.00>
ST_59 : Operation 819 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i28, i6 %buff_B_22_addr" [mm_kernel.cpp:17]   --->   Operation 819 'store' 'store_ln17' <Predicate = (trunc_ln12_2 == 22)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_59 : Operation 820 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split8._crit_edge138" [mm_kernel.cpp:17]   --->   Operation 820 'br' 'br_ln17' <Predicate = (trunc_ln12_2 == 22)> <Delay = 0.00>
ST_59 : Operation 821 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i28, i6 %buff_B_21_addr" [mm_kernel.cpp:17]   --->   Operation 821 'store' 'store_ln17' <Predicate = (trunc_ln12_2 == 21)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_59 : Operation 822 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split8._crit_edge138" [mm_kernel.cpp:17]   --->   Operation 822 'br' 'br_ln17' <Predicate = (trunc_ln12_2 == 21)> <Delay = 0.00>
ST_59 : Operation 823 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i28, i6 %buff_B_20_addr" [mm_kernel.cpp:17]   --->   Operation 823 'store' 'store_ln17' <Predicate = (trunc_ln12_2 == 20)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_59 : Operation 824 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split8._crit_edge138" [mm_kernel.cpp:17]   --->   Operation 824 'br' 'br_ln17' <Predicate = (trunc_ln12_2 == 20)> <Delay = 0.00>
ST_59 : Operation 825 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i28, i6 %buff_B_19_addr" [mm_kernel.cpp:17]   --->   Operation 825 'store' 'store_ln17' <Predicate = (trunc_ln12_2 == 19)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_59 : Operation 826 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split8._crit_edge138" [mm_kernel.cpp:17]   --->   Operation 826 'br' 'br_ln17' <Predicate = (trunc_ln12_2 == 19)> <Delay = 0.00>
ST_59 : Operation 827 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i28, i6 %buff_B_18_addr" [mm_kernel.cpp:17]   --->   Operation 827 'store' 'store_ln17' <Predicate = (trunc_ln12_2 == 18)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_59 : Operation 828 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split8._crit_edge138" [mm_kernel.cpp:17]   --->   Operation 828 'br' 'br_ln17' <Predicate = (trunc_ln12_2 == 18)> <Delay = 0.00>
ST_59 : Operation 829 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i28, i6 %buff_B_17_addr" [mm_kernel.cpp:17]   --->   Operation 829 'store' 'store_ln17' <Predicate = (trunc_ln12_2 == 17)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_59 : Operation 830 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split8._crit_edge138" [mm_kernel.cpp:17]   --->   Operation 830 'br' 'br_ln17' <Predicate = (trunc_ln12_2 == 17)> <Delay = 0.00>
ST_59 : Operation 831 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i28, i6 %buff_B_16_addr" [mm_kernel.cpp:17]   --->   Operation 831 'store' 'store_ln17' <Predicate = (trunc_ln12_2 == 16)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_59 : Operation 832 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split8._crit_edge138" [mm_kernel.cpp:17]   --->   Operation 832 'br' 'br_ln17' <Predicate = (trunc_ln12_2 == 16)> <Delay = 0.00>
ST_59 : Operation 833 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i28, i6 %buff_B_15_addr" [mm_kernel.cpp:17]   --->   Operation 833 'store' 'store_ln17' <Predicate = (trunc_ln12_2 == 15)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_59 : Operation 834 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split8._crit_edge138" [mm_kernel.cpp:17]   --->   Operation 834 'br' 'br_ln17' <Predicate = (trunc_ln12_2 == 15)> <Delay = 0.00>
ST_59 : Operation 835 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i28, i6 %buff_B_14_addr" [mm_kernel.cpp:17]   --->   Operation 835 'store' 'store_ln17' <Predicate = (trunc_ln12_2 == 14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_59 : Operation 836 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split8._crit_edge138" [mm_kernel.cpp:17]   --->   Operation 836 'br' 'br_ln17' <Predicate = (trunc_ln12_2 == 14)> <Delay = 0.00>
ST_59 : Operation 837 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i28, i6 %buff_B_13_addr" [mm_kernel.cpp:17]   --->   Operation 837 'store' 'store_ln17' <Predicate = (trunc_ln12_2 == 13)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_59 : Operation 838 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split8._crit_edge138" [mm_kernel.cpp:17]   --->   Operation 838 'br' 'br_ln17' <Predicate = (trunc_ln12_2 == 13)> <Delay = 0.00>
ST_59 : Operation 839 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i28, i6 %buff_B_12_addr" [mm_kernel.cpp:17]   --->   Operation 839 'store' 'store_ln17' <Predicate = (trunc_ln12_2 == 12)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_59 : Operation 840 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split8._crit_edge138" [mm_kernel.cpp:17]   --->   Operation 840 'br' 'br_ln17' <Predicate = (trunc_ln12_2 == 12)> <Delay = 0.00>
ST_59 : Operation 841 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i28, i6 %buff_B_11_addr" [mm_kernel.cpp:17]   --->   Operation 841 'store' 'store_ln17' <Predicate = (trunc_ln12_2 == 11)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_59 : Operation 842 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split8._crit_edge138" [mm_kernel.cpp:17]   --->   Operation 842 'br' 'br_ln17' <Predicate = (trunc_ln12_2 == 11)> <Delay = 0.00>
ST_59 : Operation 843 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i28, i6 %buff_B_10_addr" [mm_kernel.cpp:17]   --->   Operation 843 'store' 'store_ln17' <Predicate = (trunc_ln12_2 == 10)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_59 : Operation 844 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split8._crit_edge138" [mm_kernel.cpp:17]   --->   Operation 844 'br' 'br_ln17' <Predicate = (trunc_ln12_2 == 10)> <Delay = 0.00>
ST_59 : Operation 845 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i28, i6 %buff_B_9_addr" [mm_kernel.cpp:17]   --->   Operation 845 'store' 'store_ln17' <Predicate = (trunc_ln12_2 == 9)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_59 : Operation 846 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split8._crit_edge138" [mm_kernel.cpp:17]   --->   Operation 846 'br' 'br_ln17' <Predicate = (trunc_ln12_2 == 9)> <Delay = 0.00>
ST_59 : Operation 847 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i28, i6 %buff_B_8_addr" [mm_kernel.cpp:17]   --->   Operation 847 'store' 'store_ln17' <Predicate = (trunc_ln12_2 == 8)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_59 : Operation 848 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split8._crit_edge138" [mm_kernel.cpp:17]   --->   Operation 848 'br' 'br_ln17' <Predicate = (trunc_ln12_2 == 8)> <Delay = 0.00>
ST_59 : Operation 849 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i28, i6 %buff_B_7_addr" [mm_kernel.cpp:17]   --->   Operation 849 'store' 'store_ln17' <Predicate = (trunc_ln12_2 == 7)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_59 : Operation 850 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split8._crit_edge138" [mm_kernel.cpp:17]   --->   Operation 850 'br' 'br_ln17' <Predicate = (trunc_ln12_2 == 7)> <Delay = 0.00>
ST_59 : Operation 851 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i28, i6 %buff_B_6_addr" [mm_kernel.cpp:17]   --->   Operation 851 'store' 'store_ln17' <Predicate = (trunc_ln12_2 == 6)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_59 : Operation 852 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split8._crit_edge138" [mm_kernel.cpp:17]   --->   Operation 852 'br' 'br_ln17' <Predicate = (trunc_ln12_2 == 6)> <Delay = 0.00>
ST_59 : Operation 853 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i28, i6 %buff_B_5_addr" [mm_kernel.cpp:17]   --->   Operation 853 'store' 'store_ln17' <Predicate = (trunc_ln12_2 == 5)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_59 : Operation 854 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split8._crit_edge138" [mm_kernel.cpp:17]   --->   Operation 854 'br' 'br_ln17' <Predicate = (trunc_ln12_2 == 5)> <Delay = 0.00>
ST_59 : Operation 855 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i28, i6 %buff_B_4_addr" [mm_kernel.cpp:17]   --->   Operation 855 'store' 'store_ln17' <Predicate = (trunc_ln12_2 == 4)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_59 : Operation 856 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split8._crit_edge138" [mm_kernel.cpp:17]   --->   Operation 856 'br' 'br_ln17' <Predicate = (trunc_ln12_2 == 4)> <Delay = 0.00>
ST_59 : Operation 857 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i28, i6 %buff_B_3_addr" [mm_kernel.cpp:17]   --->   Operation 857 'store' 'store_ln17' <Predicate = (trunc_ln12_2 == 3)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_59 : Operation 858 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split8._crit_edge138" [mm_kernel.cpp:17]   --->   Operation 858 'br' 'br_ln17' <Predicate = (trunc_ln12_2 == 3)> <Delay = 0.00>
ST_59 : Operation 859 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i28, i6 %buff_B_2_addr" [mm_kernel.cpp:17]   --->   Operation 859 'store' 'store_ln17' <Predicate = (trunc_ln12_2 == 2)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_59 : Operation 860 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split8._crit_edge138" [mm_kernel.cpp:17]   --->   Operation 860 'br' 'br_ln17' <Predicate = (trunc_ln12_2 == 2)> <Delay = 0.00>
ST_59 : Operation 861 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i28, i6 %buff_B_1_addr" [mm_kernel.cpp:17]   --->   Operation 861 'store' 'store_ln17' <Predicate = (trunc_ln12_2 == 1)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_59 : Operation 862 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split8._crit_edge138" [mm_kernel.cpp:17]   --->   Operation 862 'br' 'br_ln17' <Predicate = (trunc_ln12_2 == 1)> <Delay = 0.00>
ST_59 : Operation 863 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i28, i6 %buff_B_0_addr" [mm_kernel.cpp:17]   --->   Operation 863 'store' 'store_ln17' <Predicate = (trunc_ln12_2 == 0)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_59 : Operation 864 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split8._crit_edge138" [mm_kernel.cpp:17]   --->   Operation 864 'br' 'br_ln17' <Predicate = (trunc_ln12_2 == 0)> <Delay = 0.00>
ST_59 : Operation 865 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %cond_i28, i6 %buff_B_63_addr" [mm_kernel.cpp:17]   --->   Operation 865 'store' 'store_ln17' <Predicate = (trunc_ln12_2 == 63)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_59 : Operation 866 [1/1] (0.00ns)   --->   "%br_ln17 = br void %.split8._crit_edge138" [mm_kernel.cpp:17]   --->   Operation 866 'br' 'br_ln17' <Predicate = (trunc_ln12_2 == 63)> <Delay = 0.00>

State 60 <SV = 10> <Delay = 1.14>
ST_60 : Operation 867 [1/1] (1.14ns)   --->   "%add_ln85 = add i64 %k, i64 64" [mm_kernel.cpp:85]   --->   Operation 867 'add' 'add_ln85' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 868 [2/2] (0.00ns)   --->   "%call_ln89 = call void @compute_tile, i32 %buff_A_0, i32 %buff_A_1, i32 %buff_A_2, i32 %buff_A_3, i32 %buff_A_4, i32 %buff_A_5, i32 %buff_A_6, i32 %buff_A_7, i32 %buff_A_8, i32 %buff_A_9, i32 %buff_A_10, i32 %buff_A_11, i32 %buff_A_12, i32 %buff_A_13, i32 %buff_A_14, i32 %buff_A_15, i32 %buff_A_16, i32 %buff_A_17, i32 %buff_A_18, i32 %buff_A_19, i32 %buff_A_20, i32 %buff_A_21, i32 %buff_A_22, i32 %buff_A_23, i32 %buff_A_24, i32 %buff_A_25, i32 %buff_A_26, i32 %buff_A_27, i32 %buff_A_28, i32 %buff_A_29, i32 %buff_A_30, i32 %buff_A_31, i32 %buff_A_32, i32 %buff_A_33, i32 %buff_A_34, i32 %buff_A_35, i32 %buff_A_36, i32 %buff_A_37, i32 %buff_A_38, i32 %buff_A_39, i32 %buff_A_40, i32 %buff_A_41, i32 %buff_A_42, i32 %buff_A_43, i32 %buff_A_44, i32 %buff_A_45, i32 %buff_A_46, i32 %buff_A_47, i32 %buff_A_48, i32 %buff_A_49, i32 %buff_A_50, i32 %buff_A_51, i32 %buff_A_52, i32 %buff_A_53, i32 %buff_A_54, i32 %buff_A_55, i32 %buff_A_56, i32 %buff_A_57, i32 %buff_A_58, i32 %buff_A_59, i32 %buff_A_60, i32 %buff_A_61, i32 %buff_A_62, i32 %buff_A_63, i32 %buff_B_0, i32 %buff_B_1, i32 %buff_B_2, i32 %buff_B_3, i32 %buff_B_4, i32 %buff_B_5, i32 %buff_B_6, i32 %buff_B_7, i32 %buff_B_8, i32 %buff_B_9, i32 %buff_B_10, i32 %buff_B_11, i32 %buff_B_12, i32 %buff_B_13, i32 %buff_B_14, i32 %buff_B_15, i32 %buff_B_16, i32 %buff_B_17, i32 %buff_B_18, i32 %buff_B_19, i32 %buff_B_20, i32 %buff_B_21, i32 %buff_B_22, i32 %buff_B_23, i32 %buff_B_24, i32 %buff_B_25, i32 %buff_B_26, i32 %buff_B_27, i32 %buff_B_28, i32 %buff_B_29, i32 %buff_B_30, i32 %buff_B_31, i32 %buff_B_32, i32 %buff_B_33, i32 %buff_B_34, i32 %buff_B_35, i32 %buff_B_36, i32 %buff_B_37, i32 %buff_B_38, i32 %buff_B_39, i32 %buff_B_40, i32 %buff_B_41, i32 %buff_B_42, i32 %buff_B_43, i32 %buff_B_44, i32 %buff_B_45, i32 %buff_B_46, i32 %buff_B_47, i32 %buff_B_48, i32 %buff_B_49, i32 %buff_B_50, i32 %buff_B_51, i32 %buff_B_52, i32 %buff_B_53, i32 %buff_B_54, i32 %buff_B_55, i32 %buff_B_56, i32 %buff_B_57, i32 %buff_B_58, i32 %buff_B_59, i32 %buff_B_60, i32 %buff_B_61, i32 %buff_B_62, i32 %buff_B_63, i32 %buff_C, i32 %alpha_read" [mm_kernel.cpp:89]   --->   Operation 868 'call' 'call_ln89' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 61 <SV = 11> <Delay = 0.00>
ST_61 : Operation 869 [1/2] (0.00ns)   --->   "%call_ln89 = call void @compute_tile, i32 %buff_A_0, i32 %buff_A_1, i32 %buff_A_2, i32 %buff_A_3, i32 %buff_A_4, i32 %buff_A_5, i32 %buff_A_6, i32 %buff_A_7, i32 %buff_A_8, i32 %buff_A_9, i32 %buff_A_10, i32 %buff_A_11, i32 %buff_A_12, i32 %buff_A_13, i32 %buff_A_14, i32 %buff_A_15, i32 %buff_A_16, i32 %buff_A_17, i32 %buff_A_18, i32 %buff_A_19, i32 %buff_A_20, i32 %buff_A_21, i32 %buff_A_22, i32 %buff_A_23, i32 %buff_A_24, i32 %buff_A_25, i32 %buff_A_26, i32 %buff_A_27, i32 %buff_A_28, i32 %buff_A_29, i32 %buff_A_30, i32 %buff_A_31, i32 %buff_A_32, i32 %buff_A_33, i32 %buff_A_34, i32 %buff_A_35, i32 %buff_A_36, i32 %buff_A_37, i32 %buff_A_38, i32 %buff_A_39, i32 %buff_A_40, i32 %buff_A_41, i32 %buff_A_42, i32 %buff_A_43, i32 %buff_A_44, i32 %buff_A_45, i32 %buff_A_46, i32 %buff_A_47, i32 %buff_A_48, i32 %buff_A_49, i32 %buff_A_50, i32 %buff_A_51, i32 %buff_A_52, i32 %buff_A_53, i32 %buff_A_54, i32 %buff_A_55, i32 %buff_A_56, i32 %buff_A_57, i32 %buff_A_58, i32 %buff_A_59, i32 %buff_A_60, i32 %buff_A_61, i32 %buff_A_62, i32 %buff_A_63, i32 %buff_B_0, i32 %buff_B_1, i32 %buff_B_2, i32 %buff_B_3, i32 %buff_B_4, i32 %buff_B_5, i32 %buff_B_6, i32 %buff_B_7, i32 %buff_B_8, i32 %buff_B_9, i32 %buff_B_10, i32 %buff_B_11, i32 %buff_B_12, i32 %buff_B_13, i32 %buff_B_14, i32 %buff_B_15, i32 %buff_B_16, i32 %buff_B_17, i32 %buff_B_18, i32 %buff_B_19, i32 %buff_B_20, i32 %buff_B_21, i32 %buff_B_22, i32 %buff_B_23, i32 %buff_B_24, i32 %buff_B_25, i32 %buff_B_26, i32 %buff_B_27, i32 %buff_B_28, i32 %buff_B_29, i32 %buff_B_30, i32 %buff_B_31, i32 %buff_B_32, i32 %buff_B_33, i32 %buff_B_34, i32 %buff_B_35, i32 %buff_B_36, i32 %buff_B_37, i32 %buff_B_38, i32 %buff_B_39, i32 %buff_B_40, i32 %buff_B_41, i32 %buff_B_42, i32 %buff_B_43, i32 %buff_B_44, i32 %buff_B_45, i32 %buff_B_46, i32 %buff_B_47, i32 %buff_B_48, i32 %buff_B_49, i32 %buff_B_50, i32 %buff_B_51, i32 %buff_B_52, i32 %buff_B_53, i32 %buff_B_54, i32 %buff_B_55, i32 %buff_B_56, i32 %buff_B_57, i32 %buff_B_58, i32 %buff_B_59, i32 %buff_B_60, i32 %buff_B_61, i32 %buff_B_62, i32 %buff_B_63, i32 %buff_C, i32 %alpha_read" [mm_kernel.cpp:89]   --->   Operation 869 'call' 'call_ln89' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_61 : Operation 870 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph"   --->   Operation 870 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 62 <SV = 7> <Delay = 2.21>
ST_62 : Operation 871 [1/1] (0.00ns)   --->   "%indvar_flatten122 = phi i13 %add_ln44_2, void %.split14._crit_edge, i13 0, void %._crit_edge.loopexit.preheader.preheader" [mm_kernel.cpp:44]   --->   Operation 871 'phi' 'indvar_flatten122' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 872 [1/1] (0.00ns)   --->   "%i_1 = phi i7 %select_ln44_1, void %.split14._crit_edge, i7 0, void %._crit_edge.loopexit.preheader.preheader" [mm_kernel.cpp:44]   --->   Operation 872 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 873 [1/1] (0.00ns)   --->   "%j_2 = phi i7 %add_ln45, void %.split14._crit_edge, i7 0, void %._crit_edge.loopexit.preheader.preheader" [mm_kernel.cpp:45]   --->   Operation 873 'phi' 'j_2' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 874 [1/1] (0.75ns)   --->   "%add_ln44_2 = add i13 %indvar_flatten122, i13 1" [mm_kernel.cpp:44]   --->   Operation 874 'add' 'add_ln44_2' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 875 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i7 %i_1" [mm_kernel.cpp:44]   --->   Operation 875 'zext' 'zext_ln44' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 876 [1/1] (1.14ns)   --->   "%empty_33 = add i64 %zext_ln44, i64 %select_ln42_1" [mm_kernel.cpp:44]   --->   Operation 876 'add' 'empty_33' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 877 [1/1] (1.06ns)   --->   "%cmp3_i38 = icmp_slt  i64 %empty_33, i64 %sext_ln71_1" [mm_kernel.cpp:44]   --->   Operation 877 'icmp' 'cmp3_i38' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 878 [1/1] (0.64ns)   --->   "%icmp_ln44 = icmp_eq  i13 %indvar_flatten122, i13 4096" [mm_kernel.cpp:44]   --->   Operation 878 'icmp' 'icmp_ln44' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 879 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %icmp_ln44, void %._crit_edge.loopexit, void %_ZL17store_output_tilePfPA64_fiiii.exit" [mm_kernel.cpp:44]   --->   Operation 879 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 880 [1/1] (0.70ns)   --->   "%add_ln44 = add i7 %i_1, i7 1" [mm_kernel.cpp:44]   --->   Operation 880 'add' 'add_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 881 [1/1] (0.59ns)   --->   "%icmp_ln45 = icmp_eq  i7 %j_2, i7 64" [mm_kernel.cpp:45]   --->   Operation 881 'icmp' 'icmp_ln45' <Predicate = (!icmp_ln44)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 882 [1/1] (0.30ns)   --->   "%select_ln44 = select i1 %icmp_ln45, i7 0, i7 %j_2" [mm_kernel.cpp:44]   --->   Operation 882 'select' 'select_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_62 : Operation 883 [1/1] (0.30ns)   --->   "%select_ln44_1 = select i1 %icmp_ln45, i7 %add_ln44, i7 %i_1" [mm_kernel.cpp:44]   --->   Operation 883 'select' 'select_ln44_1' <Predicate = (!icmp_ln44)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_62 : Operation 884 [1/1] (0.00ns)   --->   "%trunc_ln50 = trunc i7 %select_ln44_1" [mm_kernel.cpp:50]   --->   Operation 884 'trunc' 'trunc_ln50' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_62 : Operation 885 [1/1] (0.00ns)   --->   "%zext_ln44_2 = zext i7 %select_ln44_1" [mm_kernel.cpp:44]   --->   Operation 885 'zext' 'zext_ln44_2' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_62 : Operation 886 [1/1] (1.12ns)   --->   "%add_ln44_1 = add i62 %zext_ln44_2, i62 %trunc_ln42" [mm_kernel.cpp:44]   --->   Operation 886 'add' 'add_ln44_1' <Predicate = (!icmp_ln44)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 887 [1/1] (0.70ns)   --->   "%add_ln45 = add i7 %select_ln44, i7 1" [mm_kernel.cpp:45]   --->   Operation 887 'add' 'add_ln45' <Predicate = (!icmp_ln44)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 888 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge.loopexit.preheader"   --->   Operation 888 'br' 'br_ln0' <Predicate = (!icmp_ln44)> <Delay = 0.00>

State 63 <SV = 8> <Delay = 2.21>
ST_63 : Operation 889 [1/1] (0.00ns)   --->   "%zext_ln44_1 = zext i7 %add_ln44" [mm_kernel.cpp:44]   --->   Operation 889 'zext' 'zext_ln44_1' <Predicate = (!icmp_ln44 & icmp_ln45)> <Delay = 0.00>
ST_63 : Operation 890 [1/1] (1.14ns)   --->   "%p_mid1118 = add i64 %zext_ln44_1, i64 %select_ln42_1" [mm_kernel.cpp:44]   --->   Operation 890 'add' 'p_mid1118' <Predicate = (!icmp_ln44 & icmp_ln45)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 891 [1/1] (1.06ns)   --->   "%cmp3_i38_mid1 = icmp_slt  i64 %p_mid1118, i64 %sext_ln71_1" [mm_kernel.cpp:44]   --->   Operation 891 'icmp' 'cmp3_i38_mid1' <Predicate = (!icmp_ln44 & icmp_ln45)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 892 [5/5] (2.15ns)   --->   "%mul_ln44 = mul i62 %add_ln44_1, i62 %sext_ln71_3" [mm_kernel.cpp:44]   --->   Operation 892 'mul' 'mul_ln44' <Predicate = (!icmp_ln44)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 893 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i7 %select_ln44" [mm_kernel.cpp:45]   --->   Operation 893 'zext' 'zext_ln45' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_63 : Operation 894 [1/1] (1.14ns)   --->   "%add_ln48 = add i64 %zext_ln45, i64 %select_ln42" [mm_kernel.cpp:48]   --->   Operation 894 'add' 'add_ln48' <Predicate = (!icmp_ln44)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 895 [1/1] (1.06ns)   --->   "%icmp_ln49 = icmp_slt  i64 %add_ln48, i64 %sext_ln71" [mm_kernel.cpp:49]   --->   Operation 895 'icmp' 'icmp_ln49' <Predicate = (!icmp_ln44)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 9> <Delay = 2.15>
ST_64 : Operation 896 [1/1] (0.00ns) (grouped into LUT with out node and_ln49)   --->   "%select_ln44_2 = select i1 %icmp_ln45, i1 %cmp3_i38_mid1, i1 %cmp3_i38" [mm_kernel.cpp:44]   --->   Operation 896 'select' 'select_ln44_2' <Predicate = (!icmp_ln44)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_64 : Operation 897 [4/5] (2.15ns)   --->   "%mul_ln44 = mul i62 %add_ln44_1, i62 %sext_ln71_3" [mm_kernel.cpp:44]   --->   Operation 897 'mul' 'mul_ln44' <Predicate = (!icmp_ln44)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 898 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln49 = and i1 %select_ln44_2, i1 %icmp_ln49" [mm_kernel.cpp:49]   --->   Operation 898 'and' 'and_ln49' <Predicate = (!icmp_ln44)> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 899 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %and_ln49, void %.split14._crit_edge, void" [mm_kernel.cpp:49]   --->   Operation 899 'br' 'br_ln49' <Predicate = (!icmp_ln44)> <Delay = 0.00>

State 65 <SV = 10> <Delay = 2.15>
ST_65 : Operation 900 [3/5] (2.15ns)   --->   "%mul_ln44 = mul i62 %add_ln44_1, i62 %sext_ln71_3" [mm_kernel.cpp:44]   --->   Operation 900 'mul' 'mul_ln44' <Predicate = (!icmp_ln44)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 11> <Delay = 2.15>
ST_66 : Operation 901 [2/5] (2.15ns)   --->   "%mul_ln44 = mul i62 %add_ln44_1, i62 %sext_ln71_3" [mm_kernel.cpp:44]   --->   Operation 901 'mul' 'mul_ln44' <Predicate = (!icmp_ln44)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 12> <Delay = 2.15>
ST_67 : Operation 902 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @STORE_LOOP_I_STORE_LOOP_J_str"   --->   Operation 902 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_67 : Operation 903 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096"   --->   Operation 903 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_67 : Operation 904 [1/1] (0.00ns)   --->   "%tmp_3_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln50, i6 0" [mm_kernel.cpp:50]   --->   Operation 904 'bitconcatenate' 'tmp_3_cast' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_67 : Operation 905 [1/5] (2.15ns)   --->   "%mul_ln44 = mul i62 %add_ln44_1, i62 %sext_ln71_3" [mm_kernel.cpp:44]   --->   Operation 905 'mul' 'mul_ln44' <Predicate = (!icmp_ln44)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 906 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i7 %select_ln44" [mm_kernel.cpp:50]   --->   Operation 906 'zext' 'zext_ln50' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_67 : Operation 907 [1/1] (0.74ns)   --->   "%add_ln50_2 = add i12 %tmp_3_cast, i12 %zext_ln50" [mm_kernel.cpp:50]   --->   Operation 907 'add' 'add_ln50_2' <Predicate = (!icmp_ln44)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 908 [1/1] (0.00ns)   --->   "%zext_ln50_1 = zext i12 %add_ln50_2" [mm_kernel.cpp:50]   --->   Operation 908 'zext' 'zext_ln50_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_67 : Operation 909 [1/1] (0.00ns)   --->   "%buff_C_addr_1 = getelementptr i32 %buff_C, i64 0, i64 %zext_ln50_1" [mm_kernel.cpp:50]   --->   Operation 909 'getelementptr' 'buff_C_addr_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_67 : Operation 910 [1/1] (0.00ns)   --->   "%specpipeline_ln45 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [mm_kernel.cpp:45]   --->   Operation 910 'specpipeline' 'specpipeline_ln45' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_67 : Operation 911 [1/1] (0.00ns)   --->   "%specloopname_ln45 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [mm_kernel.cpp:45]   --->   Operation 911 'specloopname' 'specloopname_ln45' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_67 : Operation 912 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i7 %select_ln44" [mm_kernel.cpp:48]   --->   Operation 912 'zext' 'zext_ln48' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_67 : Operation 913 [1/1] (1.12ns)   --->   "%add_ln49 = add i62 %zext_ln48, i62 %trunc_ln80" [mm_kernel.cpp:49]   --->   Operation 913 'add' 'add_ln49' <Predicate = (!icmp_ln44)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 13> <Delay = 2.26>
ST_68 : Operation 914 [2/2] (1.64ns)   --->   "%buff_C_load = load i12 %buff_C_addr_1" [mm_kernel.cpp:50]   --->   Operation 914 'load' 'buff_C_load' <Predicate = (and_ln49)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_68 : Operation 915 [1/1] (1.12ns)   --->   "%add_ln50 = add i62 %add_ln49, i62 %mul_ln44" [mm_kernel.cpp:50]   --->   Operation 915 'add' 'add_ln50' <Predicate = (and_ln49)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 916 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %add_ln50, i2 0" [mm_kernel.cpp:50]   --->   Operation 916 'bitconcatenate' 'shl_ln2' <Predicate = (and_ln49)> <Delay = 0.00>
ST_68 : Operation 917 [1/1] (1.14ns)   --->   "%add_ln50_1 = add i64 %shl_ln2, i64 %C_read" [mm_kernel.cpp:50]   --->   Operation 917 'add' 'add_ln50_1' <Predicate = (and_ln49)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 918 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln50_1, i32 2, i32 63" [mm_kernel.cpp:50]   --->   Operation 918 'partselect' 'trunc_ln3' <Predicate = (and_ln49)> <Delay = 0.00>
ST_68 : Operation 919 [1/1] (0.00ns)   --->   "%sext_ln50 = sext i62 %trunc_ln3" [mm_kernel.cpp:50]   --->   Operation 919 'sext' 'sext_ln50' <Predicate = (and_ln49)> <Delay = 0.00>
ST_68 : Operation 920 [1/1] (0.00ns)   --->   "%gmem0_addr_2 = getelementptr i32 %gmem0, i64 %sext_ln50" [mm_kernel.cpp:50]   --->   Operation 920 'getelementptr' 'gmem0_addr_2' <Predicate = (and_ln49)> <Delay = 0.00>

State 69 <SV = 14> <Delay = 2.43>
ST_69 : Operation 921 [1/2] (1.64ns)   --->   "%buff_C_load = load i12 %buff_C_addr_1" [mm_kernel.cpp:50]   --->   Operation 921 'load' 'buff_C_load' <Predicate = (and_ln49)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_69 : Operation 922 [1/1] (2.43ns)   --->   "%gmem0_addr_2_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem0_addr_2, i32 1" [mm_kernel.cpp:50]   --->   Operation 922 'writereq' 'gmem0_addr_2_req' <Predicate = (and_ln49)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 15> <Delay = 2.43>
ST_70 : Operation 923 [1/1] (0.00ns)   --->   "%bitcast_ln50 = bitcast i32 %buff_C_load" [mm_kernel.cpp:50]   --->   Operation 923 'bitcast' 'bitcast_ln50' <Predicate = (and_ln49)> <Delay = 0.00>
ST_70 : Operation 924 [1/1] (2.43ns)   --->   "%write_ln50 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem0_addr_2, i32 %bitcast_ln50, i4 15" [mm_kernel.cpp:50]   --->   Operation 924 'write' 'write_ln50' <Predicate = (and_ln49)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 71 <SV = 16> <Delay = 2.43>
ST_71 : Operation 925 [5/5] (2.43ns)   --->   "%gmem0_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem0_addr_2" [mm_kernel.cpp:50]   --->   Operation 925 'writeresp' 'gmem0_addr_2_resp' <Predicate = (and_ln49)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 72 <SV = 17> <Delay = 2.43>
ST_72 : Operation 926 [4/5] (2.43ns)   --->   "%gmem0_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem0_addr_2" [mm_kernel.cpp:50]   --->   Operation 926 'writeresp' 'gmem0_addr_2_resp' <Predicate = (and_ln49)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 73 <SV = 18> <Delay = 2.43>
ST_73 : Operation 927 [3/5] (2.43ns)   --->   "%gmem0_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem0_addr_2" [mm_kernel.cpp:50]   --->   Operation 927 'writeresp' 'gmem0_addr_2_resp' <Predicate = (and_ln49)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 74 <SV = 19> <Delay = 2.43>
ST_74 : Operation 928 [2/5] (2.43ns)   --->   "%gmem0_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem0_addr_2" [mm_kernel.cpp:50]   --->   Operation 928 'writeresp' 'gmem0_addr_2_resp' <Predicate = (and_ln49)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 75 <SV = 20> <Delay = 2.43>
ST_75 : Operation 929 [1/5] (2.43ns)   --->   "%gmem0_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem0_addr_2" [mm_kernel.cpp:50]   --->   Operation 929 'writeresp' 'gmem0_addr_2_resp' <Predicate = (and_ln49)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_75 : Operation 930 [1/1] (0.00ns)   --->   "%br_ln50 = br void %.split14._crit_edge" [mm_kernel.cpp:50]   --->   Operation 930 'br' 'br_ln50' <Predicate = (and_ln49)> <Delay = 0.00>

State 76 <SV = 8> <Delay = 1.14>
ST_76 : Operation 931 [1/1] (1.14ns)   --->   "%add_ln73 = add i64 %select_ln42, i64 64" [mm_kernel.cpp:73]   --->   Operation 931 'add' 'add_ln73' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 932 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 932 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.899ns.

 <State 1>: 2.21ns
The critical path consists of the following:
	s_axi read on port 'ni' [40]  (1 ns)
	'add' operation ('add_ln71_1', mm_kernel.cpp:71) [184]  (0.88 ns)
	'select' operation ('select_ln71', mm_kernel.cpp:71) [187]  (0.334 ns)

 <State 2>: 2.27ns
The critical path consists of the following:
	'mul' operation ('bound130', mm_kernel.cpp:71) [195]  (2.27 ns)

 <State 3>: 2.27ns
The critical path consists of the following:
	'mul' operation ('bound130', mm_kernel.cpp:71) [195]  (2.27 ns)

 <State 4>: 1.56ns
The critical path consists of the following:
	'phi' operation ('row_offset', mm_kernel.cpp:42) with incoming values : ('select_ln42_1', mm_kernel.cpp:42) [199]  (0 ns)
	'add' operation ('add_ln71', mm_kernel.cpp:71) [205]  (1.15 ns)
	'select' operation ('select_ln42_1', mm_kernel.cpp:42) [210]  (0.411 ns)

 <State 5>: 2.21ns
The critical path consists of the following:
	'phi' operation ('ii', mm_kernel.cpp:76) with incoming values : ('select_ln76_1', mm_kernel.cpp:76) [217]  (0 ns)
	'add' operation ('empty_30', mm_kernel.cpp:76) [221]  (1.15 ns)
	'icmp' operation ('cmp5', mm_kernel.cpp:76) [222]  (1.06 ns)

 <State 6>: 2.21ns
The critical path consists of the following:
	'add' operation ('p_mid16', mm_kernel.cpp:76) [235]  (1.15 ns)
	'icmp' operation ('cmp5_mid1', mm_kernel.cpp:76) [236]  (1.06 ns)

 <State 7>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln76', mm_kernel.cpp:76) [240]  (2.16 ns)

 <State 8>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln76', mm_kernel.cpp:76) [240]  (2.16 ns)

 <State 9>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln76', mm_kernel.cpp:76) [240]  (2.16 ns)

 <State 10>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln76', mm_kernel.cpp:76) [240]  (2.16 ns)

 <State 11>: 2.27ns
The critical path consists of the following:
	'add' operation ('add_ln81_2', mm_kernel.cpp:81) [255]  (1.12 ns)
	'add' operation ('add_ln81_1', mm_kernel.cpp:81) [257]  (1.15 ns)

 <State 12>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (mm_kernel.cpp:81) [261]  (2.43 ns)

 <State 13>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (mm_kernel.cpp:81) [261]  (2.43 ns)

 <State 14>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (mm_kernel.cpp:81) [261]  (2.43 ns)

 <State 15>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (mm_kernel.cpp:81) [261]  (2.43 ns)

 <State 16>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (mm_kernel.cpp:81) [261]  (2.43 ns)

 <State 17>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (mm_kernel.cpp:81) [261]  (2.43 ns)

 <State 18>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (mm_kernel.cpp:81) [261]  (2.43 ns)

 <State 19>: 2.43ns
The critical path consists of the following:
	bus read on port 'gmem0' (mm_kernel.cpp:81) [262]  (2.43 ns)

 <State 20>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('mul8', mm_kernel.cpp:81) [264]  (2.32 ns)

 <State 21>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('mul8', mm_kernel.cpp:81) [264]  (2.32 ns)

 <State 22>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('mul8', mm_kernel.cpp:81) [264]  (2.32 ns)

 <State 23>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('mul8', mm_kernel.cpp:81) [264]  (2.32 ns)

 <State 24>: 2.03ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('cond', mm_kernel.cpp:81) with incoming values : ('mul8', mm_kernel.cpp:81) [267]  (0.387 ns)
	'phi' operation ('cond', mm_kernel.cpp:81) with incoming values : ('mul8', mm_kernel.cpp:81) [267]  (0 ns)
	'store' operation ('store_ln81', mm_kernel.cpp:81) of variable 'cond', mm_kernel.cpp:81 on array 'buff_C', mm_kernel.cpp:69 [268]  (1.65 ns)

 <State 25>: 2.06ns
The critical path consists of the following:
	'sub' operation ('sub_ln85', mm_kernel.cpp:85) [275]  (0.88 ns)
	'sub' operation ('sub_ln85_1', mm_kernel.cpp:85) [277]  (0.85 ns)
	'select' operation ('select_ln85', mm_kernel.cpp:85) [279]  (0 ns)
	'select' operation ('select_ln85_1', mm_kernel.cpp:85) [280]  (0.334 ns)

 <State 26>: 1.06ns
The critical path consists of the following:
	'phi' operation ('row_offset', mm_kernel.cpp:85) with incoming values : ('add_ln85', mm_kernel.cpp:85) [285]  (0 ns)
	'icmp' operation ('icmp_ln85', mm_kernel.cpp:85) [286]  (1.06 ns)

 <State 27>: 2.21ns
The critical path consists of the following:
	'phi' operation ('i', mm_kernel.cpp:12) with incoming values : ('select_ln12_3', mm_kernel.cpp:12) [295]  (0 ns)
	'add' operation ('empty_31', mm_kernel.cpp:12) [299]  (1.15 ns)
	'icmp' operation ('cmp3_i', mm_kernel.cpp:12) [300]  (1.06 ns)

 <State 28>: 2.21ns
The critical path consists of the following:
	'add' operation ('p_mid184', mm_kernel.cpp:12) [314]  (1.15 ns)
	'icmp' operation ('cmp3_i_mid1', mm_kernel.cpp:12) [315]  (1.06 ns)

 <State 29>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln12', mm_kernel.cpp:12) [320]  (2.16 ns)

 <State 30>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln12', mm_kernel.cpp:12) [320]  (2.16 ns)

 <State 31>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln12', mm_kernel.cpp:12) [320]  (2.16 ns)

 <State 32>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln12', mm_kernel.cpp:12) [320]  (2.16 ns)

 <State 33>: 2.27ns
The critical path consists of the following:
	'add' operation ('add_ln17_2', mm_kernel.cpp:17) [331]  (1.12 ns)
	'add' operation ('add_ln17_1', mm_kernel.cpp:17) [333]  (1.15 ns)

 <State 34>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (mm_kernel.cpp:17) [337]  (2.43 ns)

 <State 35>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (mm_kernel.cpp:17) [337]  (2.43 ns)

 <State 36>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (mm_kernel.cpp:17) [337]  (2.43 ns)

 <State 37>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (mm_kernel.cpp:17) [337]  (2.43 ns)

 <State 38>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (mm_kernel.cpp:17) [337]  (2.43 ns)

 <State 39>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (mm_kernel.cpp:17) [337]  (2.43 ns)

 <State 40>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (mm_kernel.cpp:17) [337]  (2.43 ns)

 <State 41>: 2.43ns
The critical path consists of the following:
	bus read on port 'gmem0' (mm_kernel.cpp:17) [338]  (2.43 ns)

 <State 42>: 1.09ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('cond_i', mm_kernel.cpp:17) with incoming values : ('bitcast_ln17', mm_kernel.cpp:17) [342]  (0.387 ns)
	'phi' operation ('cond_i', mm_kernel.cpp:17) with incoming values : ('bitcast_ln17', mm_kernel.cpp:17) [342]  (0 ns)
	'store' operation ('store_ln17', mm_kernel.cpp:17) of variable 'cond_i', mm_kernel.cpp:17 on array 'buff_A[25]', mm_kernel.cpp:67 [495]  (0.699 ns)

 <State 43>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten105', mm_kernel.cpp:12) with incoming values : ('add_ln12_5', mm_kernel.cpp:12) [607]  (0.387 ns)

 <State 44>: 2.21ns
The critical path consists of the following:
	'phi' operation ('i', mm_kernel.cpp:12) with incoming values : ('select_ln12_6', mm_kernel.cpp:12) [608]  (0 ns)
	'add' operation ('empty_32', mm_kernel.cpp:12) [612]  (1.15 ns)
	'icmp' operation ('cmp3_i18', mm_kernel.cpp:12) [613]  (1.06 ns)

 <State 45>: 2.21ns
The critical path consists of the following:
	'add' operation ('p_mid1101', mm_kernel.cpp:12) [623]  (1.15 ns)
	'icmp' operation ('cmp3_i18_mid1', mm_kernel.cpp:12) [624]  (1.06 ns)

 <State 46>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln12_1', mm_kernel.cpp:12) [629]  (2.16 ns)

 <State 47>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln12_1', mm_kernel.cpp:12) [629]  (2.16 ns)

 <State 48>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln12_1', mm_kernel.cpp:12) [629]  (2.16 ns)

 <State 49>: 2.21ns
The critical path consists of the following:
	'add' operation ('add_ln16_1', mm_kernel.cpp:16) [635]  (1.15 ns)
	'icmp' operation ('icmp_ln17_1', mm_kernel.cpp:17) [637]  (1.06 ns)

 <State 50>: 2.27ns
The critical path consists of the following:
	'add' operation ('add_ln17_5', mm_kernel.cpp:17) [641]  (1.12 ns)
	'add' operation ('add_ln17_3', mm_kernel.cpp:17) [643]  (1.15 ns)

 <State 51>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem1' (mm_kernel.cpp:17) [647]  (2.43 ns)

 <State 52>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem1' (mm_kernel.cpp:17) [647]  (2.43 ns)

 <State 53>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem1' (mm_kernel.cpp:17) [647]  (2.43 ns)

 <State 54>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem1' (mm_kernel.cpp:17) [647]  (2.43 ns)

 <State 55>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem1' (mm_kernel.cpp:17) [647]  (2.43 ns)

 <State 56>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem1' (mm_kernel.cpp:17) [647]  (2.43 ns)

 <State 57>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem1' (mm_kernel.cpp:17) [647]  (2.43 ns)

 <State 58>: 2.43ns
The critical path consists of the following:
	bus read on port 'gmem1' (mm_kernel.cpp:17) [648]  (2.43 ns)

 <State 59>: 1.09ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('cond_i28', mm_kernel.cpp:17) with incoming values : ('bitcast_ln17_1', mm_kernel.cpp:17) [652]  (0.387 ns)
	'phi' operation ('cond_i28', mm_kernel.cpp:17) with incoming values : ('bitcast_ln17_1', mm_kernel.cpp:17) [652]  (0 ns)
	'store' operation ('store_ln17', mm_kernel.cpp:17) of variable 'cond_i28', mm_kernel.cpp:17 on array 'buff_B[16]', mm_kernel.cpp:68 [857]  (0.699 ns)

 <State 60>: 1.15ns
The critical path consists of the following:
	'add' operation ('add_ln85', mm_kernel.cpp:85) [914]  (1.15 ns)

 <State 61>: 0ns
The critical path consists of the following:

 <State 62>: 2.21ns
The critical path consists of the following:
	'phi' operation ('i', mm_kernel.cpp:44) with incoming values : ('select_ln44_1', mm_kernel.cpp:44) [921]  (0 ns)
	'add' operation ('empty_33', mm_kernel.cpp:44) [925]  (1.15 ns)
	'icmp' operation ('cmp3_i38', mm_kernel.cpp:44) [926]  (1.06 ns)

 <State 63>: 2.21ns
The critical path consists of the following:
	'add' operation ('p_mid1118', mm_kernel.cpp:44) [939]  (1.15 ns)
	'icmp' operation ('cmp3_i38_mid1', mm_kernel.cpp:44) [940]  (1.06 ns)

 <State 64>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln44', mm_kernel.cpp:44) [944]  (2.16 ns)

 <State 65>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln44', mm_kernel.cpp:44) [944]  (2.16 ns)

 <State 66>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln44', mm_kernel.cpp:44) [944]  (2.16 ns)

 <State 67>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln44', mm_kernel.cpp:44) [944]  (2.16 ns)

 <State 68>: 2.27ns
The critical path consists of the following:
	'add' operation ('add_ln50', mm_kernel.cpp:50) [960]  (1.12 ns)
	'add' operation ('add_ln50_1', mm_kernel.cpp:50) [962]  (1.15 ns)

 <State 69>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem0' (mm_kernel.cpp:50) [967]  (2.43 ns)

 <State 70>: 2.43ns
The critical path consists of the following:
	bus write on port 'gmem0' (mm_kernel.cpp:50) [968]  (2.43 ns)

 <State 71>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem0' (mm_kernel.cpp:50) [969]  (2.43 ns)

 <State 72>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem0' (mm_kernel.cpp:50) [969]  (2.43 ns)

 <State 73>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem0' (mm_kernel.cpp:50) [969]  (2.43 ns)

 <State 74>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem0' (mm_kernel.cpp:50) [969]  (2.43 ns)

 <State 75>: 2.43ns
The critical path consists of the following:
	bus response on port 'gmem0' (mm_kernel.cpp:50) [969]  (2.43 ns)

 <State 76>: 1.15ns
The critical path consists of the following:
	'add' operation ('add_ln73', mm_kernel.cpp:73) [975]  (1.15 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
