 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 100
        -transition_time
        -capacitance
Design : dualcore
Version: Q-2019.12-SP5-3
Date   : Thu Mar 23 03:19:47 2023
****************************************

Operating Conditions: NCCOM   Library: tcbn65gplustc
Wire Load Model Mode: segmented

  Startpoint: normalizer_inst/sum_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: normalizer_inst/div_out_1_reg_0__0_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_normalizer_BW_PSUM11_COL8_W_OUT11_5 ZeroWireload tcbn65gplustc
  normalizer_BW_PSUM11_COL8_W_OUT11 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  normalizer_inst/sum_reg_3_/CP (DFQD4)                            0.000     0.000      0.000 r
  normalizer_inst/sum_reg_3_/Q (DFQD4)                             0.023     0.073      0.073 r
  normalizer_inst/sum[3] (net)                  3        0.009               0.000      0.073 r
  normalizer_inst/U9183/Z (BUFFD16)                                0.029     0.036      0.110 r
  normalizer_inst/n12242 (net)                 35        0.058               0.000      0.110 r
  normalizer_inst/U1211/ZN (INVD3)                                 0.013     0.012      0.122 f
  normalizer_inst/n4389 (net)                   1        0.005               0.000      0.122 f
  normalizer_inst/U5440/ZN (ND2D4)                                 0.017     0.012      0.134 r
  normalizer_inst/n1416 (net)                   2        0.006               0.000      0.134 r
  normalizer_inst/U5438/ZN (INVD3)                                 0.013     0.013      0.147 f
  normalizer_inst/n4088 (net)                   1        0.008               0.000      0.147 f
  normalizer_inst/U3674/ZN (CKND2D8)                               0.029     0.021      0.168 r
  normalizer_inst/n513 (net)                    5        0.021               0.000      0.168 r
  normalizer_inst/U4221/ZN (ND2D3)                                 0.036     0.029      0.197 f
  normalizer_inst/n7186 (net)                   7        0.014               0.000      0.197 f
  normalizer_inst/U8700/ZN (NR2XD0)                                0.048     0.036      0.233 r
  normalizer_inst/n5804 (net)                   2        0.003               0.000      0.233 r
  normalizer_inst/U1402/Z (CKAN2D0)                                0.025     0.044      0.278 r
  normalizer_inst/n79 (net)                     1        0.001               0.000      0.278 r
  normalizer_inst/U3880/ZN (ND2D1)                                 0.018     0.017      0.294 f
  normalizer_inst/n1748 (net)                   1        0.001               0.000      0.294 f
  normalizer_inst/U5841/ZN (ND2D1)                                 0.024     0.019      0.313 r
  normalizer_inst/n1723 (net)                   1        0.003               0.000      0.313 r
  normalizer_inst/U4832/ZN (ND2D2)                                 0.023     0.021      0.335 f
  normalizer_inst/n904 (net)                    2        0.005               0.000      0.335 f
  normalizer_inst/U4171/ZN (INVD4)                                 0.030     0.024      0.359 r
  normalizer_inst/n1010 (net)                   9        0.018               0.000      0.359 r
  normalizer_inst/U5834/ZN (ND3D4)                                 0.039     0.030      0.389 f
  normalizer_inst/n3137 (net)                   4        0.012               0.000      0.389 f
  normalizer_inst/U6767/ZN (ND2D4)                                 0.027     0.024      0.412 r
  normalizer_inst/n4249 (net)                   5        0.012               0.000      0.412 r
  normalizer_inst/U3154/ZN (INVD3)                                 0.012     0.012      0.424 f
  normalizer_inst/n2563 (net)                   2        0.004               0.000      0.424 f
  normalizer_inst/U6371/ZN (ND2D2)                                 0.021     0.015      0.439 r
  normalizer_inst/n2067 (net)                   1        0.005               0.000      0.439 r
  normalizer_inst/U4133/ZN (ND2D4)                                 0.026     0.021      0.460 f
  normalizer_inst/n1024 (net)                   5        0.012               0.000      0.460 f
  normalizer_inst/U4968/ZN (ND2D4)                                 0.026     0.021      0.481 r
  normalizer_inst/n1569 (net)                   5        0.013               0.000      0.481 r
  normalizer_inst/U3416/ZN (ND2D3)                                 0.019     0.017      0.498 f
  normalizer_inst/n901 (net)                    2        0.005               0.000      0.498 f
  normalizer_inst/U3212/ZN (ND2D3)                                 0.018     0.016      0.514 r
  normalizer_inst/n514 (net)                    2        0.005               0.000      0.514 r
  normalizer_inst/U3893/ZN (ND2D3)                                 0.021     0.018      0.533 f
  normalizer_inst/n1112 (net)                   2        0.007               0.000      0.533 f
  normalizer_inst/U3921/ZN (ND2D4)                                 0.019     0.016      0.549 r
  normalizer_inst/n1032 (net)                   4        0.007               0.000      0.549 r
  normalizer_inst/U4979/ZN (ND2D4)                                 0.030     0.022      0.571 f
  normalizer_inst/n1746 (net)                   8        0.014               0.000      0.571 f
  normalizer_inst/U4485/ZN (ND2D2)                                 0.021     0.020      0.591 r
  normalizer_inst/n2686 (net)                   2        0.004               0.000      0.591 r
  normalizer_inst/U1500/ZN (ND2D2)                                 0.040     0.024      0.615 f
  normalizer_inst/n4183 (net)                   3        0.008               0.000      0.615 f
  normalizer_inst/U8215/ZN (OAI21D2)                               0.034     0.029      0.644 r
  normalizer_inst/n3628 (net)                   1        0.002               0.000      0.644 r
  normalizer_inst/U6505/ZN (NR2D2)                                 0.015     0.015      0.659 f
  normalizer_inst/n8536 (net)                   4        0.004               0.000      0.659 f
  normalizer_inst/U867/ZN (NR2D1)                                  0.052     0.034      0.694 r
  normalizer_inst/n4502 (net)                   1        0.004               0.000      0.694 r
  normalizer_inst/U4220/ZN (NR2D3)                                 0.021     0.019      0.712 f
  normalizer_inst/n512 (net)                    2        0.007               0.000      0.712 f
  normalizer_inst/U4218/ZN (NR2D4)                                 0.054     0.039      0.752 r
  normalizer_inst/n5991 (net)                   3        0.015               0.000      0.752 r
  normalizer_inst/U3862/ZN (NR2D1)                                 0.021     0.019      0.771 f
  normalizer_inst/n1702 (net)                   1        0.002               0.000      0.771 f
  normalizer_inst/U4566/ZN (CKND2D2)                               0.029     0.021      0.792 r
  normalizer_inst/n3284 (net)                   2        0.005               0.000      0.792 r
  normalizer_inst/U7974/ZN (ND2D2)                                 0.015     0.017      0.809 f
  normalizer_inst/n4446 (net)                   1        0.002               0.000      0.809 f
  normalizer_inst/U3936/ZN (NR2D2)                                 0.038     0.029      0.838 r
  normalizer_inst/n4943 (net)                   1        0.005               0.000      0.838 r
  normalizer_inst/U6211/ZN (NR2D4)                                 0.018     0.017      0.856 f
  normalizer_inst/n5891 (net)                   6        0.009               0.000      0.856 f
  normalizer_inst/U3414/ZN (INVD2)                                 0.014     0.013      0.869 r
  normalizer_inst/n1706 (net)                   2        0.003               0.000      0.869 r
  normalizer_inst/U4138/ZN (ND2D1)                                 0.026     0.019      0.888 f
  normalizer_inst/n8680 (net)                   2        0.003               0.000      0.888 f
  normalizer_inst/U8932/ZN (CKND2D2)                               0.019     0.017      0.905 r
  normalizer_inst/n4890 (net)                   1        0.002               0.000      0.905 r
  normalizer_inst/U8871/ZN (ND2D2)                                 0.021     0.018      0.922 f
  normalizer_inst/n4763 (net)                   2        0.005               0.000      0.922 f
  normalizer_inst/U2651/ZN (ND2D3)                                 0.024     0.020      0.942 r
  normalizer_inst/n5839 (net)                   2        0.008               0.000      0.942 r
  normalizer_inst/U6562/ZN (ND2D3)                                 0.024     0.020      0.962 f
  normalizer_inst/n6054 (net)                   5        0.007               0.000      0.962 f
  normalizer_inst/U1383/Z (AN2XD1)                                 0.010     0.024      0.986 f
  normalizer_inst/n53 (net)                     1        0.001               0.000      0.986 f
  normalizer_inst/U3206/ZN (NR2XD0)                                0.032     0.022      1.008 r
  normalizer_inst/n4106 (net)                   1        0.002               0.000      1.008 r
  normalizer_inst/U8468/Z (CKXOR2D1)                               0.025     0.052      1.060 f
  normalizer_inst/n8707 (net)                   1        0.002               0.000      1.060 f
  normalizer_inst/U3213/ZN (ND2D2)                                 0.022     0.019      1.079 r
  normalizer_inst/n7997 (net)                   1        0.005               0.000      1.079 r
  normalizer_inst/U619/ZN (ND3D4)                                  0.036     0.032      1.111 f
  normalizer_inst/n8846 (net)                   7        0.010               0.000      1.111 f
  normalizer_inst/U1368/ZN (NR2D2)                                 0.032     0.027      1.137 r
  normalizer_inst/n8849 (net)                   2        0.003               0.000      1.137 r
  normalizer_inst/U7853/ZN (OAI21D2)                               0.027     0.024      1.162 f
  normalizer_inst/n3111 (net)                   1        0.004               0.000      1.162 f
  normalizer_inst/U4829/ZN (AOI21D4)                               0.047     0.031      1.192 r
  normalizer_inst/n1916 (net)                   4        0.009               0.000      1.192 r
  normalizer_inst/U6093/ZN (NR2D1)                                 0.037     0.021      1.213 f
  normalizer_inst/n4110 (net)                   1        0.003               0.000      1.213 f
  normalizer_inst/U2534/ZN (NR2XD2)                                0.034     0.027      1.240 r
  normalizer_inst/n7167 (net)                   1        0.008               0.000      1.240 r
  normalizer_inst/U6688/ZN (ND3D8)                                 0.034     0.032      1.272 f
  normalizer_inst/n7623 (net)                  10        0.018               0.000      1.272 f
  normalizer_inst/U6214/ZN (NR2D2)                                 0.020     0.019      1.290 r
  normalizer_inst/n4892 (net)                   1        0.001               0.000      1.290 r
  normalizer_inst/U460/ZN (NR2XD0)                                 0.026     0.022      1.312 f
  normalizer_inst/n3808 (net)                   1        0.003               0.000      1.312 f
  normalizer_inst/U4175/ZN (ND3D2)                                 0.033     0.027      1.339 r
  normalizer_inst/n4139 (net)                   7        0.007               0.000      1.339 r
  normalizer_inst/U397/ZN (ND2D1)                                  0.066     0.028      1.367 f
  normalizer_inst/n615 (net)                    3        0.004               0.000      1.367 f
  normalizer_inst/U4368/ZN (OAI21D2)                               0.040     0.035      1.402 r
  normalizer_inst/n8996 (net)                   3        0.003               0.000      1.402 r
  normalizer_inst/U3818/ZN (AOI21D1)                               0.021     0.019      1.421 f
  normalizer_inst/n879 (net)                    1        0.001               0.000      1.421 f
  normalizer_inst/U3806/Z (OA21D2)                                 0.023     0.047      1.468 f
  normalizer_inst/n4815 (net)                   1        0.005               0.000      1.468 f
  normalizer_inst/U4942/ZN (ND2D4)                                 0.026     0.020      1.488 r
  normalizer_inst/n991 (net)                    7        0.012               0.000      1.488 r
  normalizer_inst/U3817/ZN (INVD3)                                 0.013     0.014      1.502 f
  normalizer_inst/n893 (net)                    2        0.007               0.000      1.502 f
  normalizer_inst/U4328/ZN (ND2D4)                                 0.028     0.019      1.521 r
  normalizer_inst/n592 (net)                    8        0.014               0.000      1.521 r
  normalizer_inst/U4325/ZN (NR2D2)                                 0.025     0.015      1.535 f
  normalizer_inst/n3814 (net)                   1        0.004               0.000      1.535 f
  normalizer_inst/U3209/ZN (NR2D4)                                 0.025     0.021      1.557 r
  normalizer_inst/n981 (net)                    2        0.005               0.000      1.557 r
  normalizer_inst/U297/ZN (ND2D3)                                  0.028     0.023      1.580 f
  normalizer_inst/n779 (net)                    6        0.010               0.000      1.580 f
  normalizer_inst/U275/ZN (ND2D1)                                  0.031     0.019      1.598 r
  normalizer_inst/n11375 (net)                  2        0.002               0.000      1.598 r
  normalizer_inst/U241/ZN (OAI21D1)                                0.024     0.026      1.624 f
  normalizer_inst/n11275 (net)                  2        0.002               0.000      1.624 f
  normalizer_inst/U215/ZN (CKND2D1)                                0.028     0.021      1.645 r
  normalizer_inst/n531 (net)                    1        0.002               0.000      1.645 r
  normalizer_inst/U4238/ZN (ND2D2)                                 0.024     0.021      1.667 f
  normalizer_inst/n618 (net)                    5        0.006               0.000      1.667 f
  normalizer_inst/U4150/ZN (ND2D2)                                 0.014     0.014      1.681 r
  normalizer_inst/n2275 (net)                   1        0.002               0.000      1.681 r
  normalizer_inst/U4882/ZN (ND2D2)                                 0.029     0.020      1.701 f
  normalizer_inst/n939 (net)                    5        0.007               0.000      1.701 f
  normalizer_inst/U3275/ZN (ND2D2)                                 0.021     0.019      1.720 r
  normalizer_inst/n2272 (net)                   1        0.005               0.000      1.720 r
  normalizer_inst/U7158/ZN (ND2D4)                                 0.027     0.021      1.741 f
  normalizer_inst/n4950 (net)                   3        0.013               0.000      1.741 f
  normalizer_inst/U8963/ZN (NR2XD4)                                0.043     0.031      1.772 r
  normalizer_inst/n12241 (net)                 15        0.025               0.000      1.772 r
  normalizer_inst/U4495/ZN (CKND2D2)                               0.024     0.021      1.793 f
  normalizer_inst/n1751 (net)                   3        0.004               0.000      1.793 f
  normalizer_inst/U1398/Z (CKAN2D0)                                0.019     0.035      1.829 f
  normalizer_inst/n75 (net)                     1        0.001               0.000      1.829 f
  normalizer_inst/U8818/ZN (ND3D1)                                 0.021     0.018      1.847 r
  normalizer_inst/n4776 (net)                   1        0.001               0.000      1.847 r
  normalizer_inst/U29/ZN (ND2D1)                                   0.025     0.022      1.869 f
  normalizer_inst/n777 (net)                    2        0.003               0.000      1.869 f
  normalizer_inst/U13/ZN (NR2XD0)                                  0.038     0.031      1.900 r
  normalizer_inst/n11389 (net)                  1        0.002               0.000      1.900 r
  normalizer_inst/U7045/ZN (ND3D2)                                 0.027     0.026      1.926 f
  normalizer_inst/n11430 (net)                  1        0.003               0.000      1.926 f
  normalizer_inst/U5024/ZN (ND3D2)                                 0.026     0.023      1.949 r
  normalizer_inst/n12333 (net)                  3        0.005               0.000      1.949 r
  normalizer_inst/U4173/ZN (ND2D2)                                 0.011     0.014      1.964 f
  normalizer_inst/n1080 (net)                   1        0.001               0.000      1.964 f
  normalizer_inst/U5023/ZN (OAI21D1)                               0.030     0.016      1.979 r
  normalizer_inst/N485 (net)                    1        0.001               0.000      1.979 r
  normalizer_inst/div_out_1_reg_0__0_/D (DFQD1)                    0.030     0.000      1.979 r
  data arrival time                                                                     1.979

  clock clk1 (rise edge)                                                     2.000      2.000
  clock network delay (ideal)                                                0.000      2.000
  normalizer_inst/div_out_1_reg_0__0_/CP (DFQD1)                             0.000      2.000 r
  library setup time                                                        -0.021      1.979
  data required time                                                                    1.979
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.979
  data arrival time                                                                    -1.979
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: normalizer_inst/sum_reg_1_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: normalizer_inst/div_out_2_reg_1__0_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_normalizer_BW_PSUM11_COL8_W_OUT11_5 ZeroWireload tcbn65gplustc
  normalizer_BW_PSUM11_COL8_W_OUT11 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  normalizer_inst/sum_reg_1_/CP (DFQD4)                            0.000     0.000      0.000 r
  normalizer_inst/sum_reg_1_/Q (DFQD4)                             0.025     0.084      0.084 f
  normalizer_inst/sum[1] (net)                  3        0.013               0.000      0.084 f
  normalizer_inst/U1197/Z (BUFFD2)                                 0.016     0.032      0.115 f
  normalizer_inst/n2069 (net)                   2        0.005               0.000      0.115 f
  normalizer_inst/U9095/ZN (XNR2D4)                                0.037     0.060      0.176 f
  normalizer_inst/n7269 (net)                   9        0.016               0.000      0.176 f
  normalizer_inst/U9246/ZN (CKND2D0)                               0.024     0.023      0.199 r
  normalizer_inst/n6036 (net)                   1        0.001               0.000      0.199 r
  normalizer_inst/U10175/ZN (INVD0)                                0.017     0.017      0.215 f
  normalizer_inst/n6035 (net)                   1        0.002               0.000      0.215 f
  normalizer_inst/U10174/ZN (NR2XD1)                               0.022     0.017      0.233 r
  normalizer_inst/n9120 (net)                   3        0.002               0.000      0.233 r
  normalizer_inst/U10542/ZN (CKND2D0)                              0.033     0.026      0.259 f
  normalizer_inst/n8123 (net)                   2        0.002               0.000      0.259 f
  normalizer_inst/U1710/ZN (CKND2D0)                               0.023     0.021      0.280 r
  normalizer_inst/n7953 (net)                   1        0.001               0.000      0.280 r
  normalizer_inst/U2968/Z (CKAN2D0)                                0.036     0.047      0.327 r
  normalizer_inst/n5350 (net)                   1        0.002               0.000      0.327 r
  normalizer_inst/U4462/ZN (OAI211D2)                              0.031     0.033      0.360 f
  normalizer_inst/n669 (net)                    1        0.002               0.000      0.360 f
  normalizer_inst/U4461/ZN (ND2D2)                                 0.021     0.019      0.379 r
  normalizer_inst/n4426 (net)                   3        0.004               0.000      0.379 r
  normalizer_inst/U7146/Z (BUFFD2)                                 0.024     0.030      0.409 r
  normalizer_inst/n3592 (net)                   2        0.007               0.000      0.409 r
  normalizer_inst/U6532/ZN (ND2D2)                                 0.014     0.014      0.423 f
  normalizer_inst/n2109 (net)                   1        0.002               0.000      0.423 f
  normalizer_inst/U6531/ZN (CKND2)                                 0.017     0.014      0.437 r
  normalizer_inst/n2108 (net)                   1        0.005               0.000      0.437 r
  normalizer_inst/U6466/ZN (NR2D4)                                 0.016     0.013      0.450 f
  normalizer_inst/n7956 (net)                   2        0.010               0.000      0.450 f
  normalizer_inst/U10324/ZN (NR2D8)                                0.035     0.028      0.478 r
  normalizer_inst/n9208 (net)                   9        0.016               0.000      0.478 r
  normalizer_inst/U1033/ZN (CKND2)                                 0.020     0.020      0.498 f
  normalizer_inst/n6247 (net)                   6        0.007               0.000      0.498 f
  normalizer_inst/U1024/ZN (CKND2D1)                               0.030     0.020      0.517 r
  normalizer_inst/n1484 (net)                   2        0.002               0.000      0.517 r
  normalizer_inst/U5535/ZN (ND2D1)                                 0.017     0.018      0.536 f
  normalizer_inst/n2500 (net)                   1        0.001               0.000      0.536 f
  normalizer_inst/U993/ZN (INVD1)                                  0.014     0.013      0.548 r
  normalizer_inst/n2257 (net)                   1        0.001               0.000      0.548 r
  normalizer_inst/U5436/Z (CKXOR2D1)                               0.026     0.062      0.610 f
  normalizer_inst/n1413 (net)                   1        0.002               0.000      0.610 f
  normalizer_inst/U5435/ZN (ND2D2)                                 0.033     0.027      0.637 r
  normalizer_inst/n1490 (net)                   5        0.009               0.000      0.637 r
  normalizer_inst/U5437/ZN (ND2D2)                                 0.016     0.018      0.654 f
  normalizer_inst/n1414 (net)                   1        0.002               0.000      0.654 f
  normalizer_inst/U927/ZN (NR2D2)                                  0.045     0.033      0.688 r
  normalizer_inst/n9281 (net)                   2        0.006               0.000      0.688 r
  normalizer_inst/U7596/ZN (NR2XD3)                                0.019     0.018      0.706 f
  normalizer_inst/n2752 (net)                   2        0.006               0.000      0.706 f
  normalizer_inst/U6242/ZN (ND4D3)                                 0.026     0.018      0.724 r
  normalizer_inst/n2750 (net)                   1        0.004               0.000      0.724 r
  normalizer_inst/U3328/ZN (ND3D3)                                 0.029     0.025      0.749 f
  normalizer_inst/n380 (net)                    1        0.005               0.000      0.749 f
  normalizer_inst/U3327/ZN (ND2D4)                                 0.030     0.023      0.773 r
  normalizer_inst/n1456 (net)                   6        0.014               0.000      0.773 r
  normalizer_inst/U1245/ZN (AOI21D1)                               0.027     0.022      0.795 f
  normalizer_inst/n661 (net)                    1        0.002               0.000      0.795 f
  normalizer_inst/U4446/ZN (CKND2D2)                               0.023     0.021      0.816 r
  normalizer_inst/n3994 (net)                   2        0.003               0.000      0.816 r
  normalizer_inst/U7137/ZN (ND3D2)                                 0.019     0.017      0.833 f
  normalizer_inst/n3459 (net)                   1        0.001               0.000      0.833 f
  normalizer_inst/U8084/ZN (ND2D1)                                 0.027     0.020      0.853 r
  normalizer_inst/n3455 (net)                   1        0.003               0.000      0.853 r
  normalizer_inst/U2688/ZN (CKND2D3)                               0.022     0.020      0.873 f
  normalizer_inst/n3454 (net)                   1        0.007               0.000      0.873 f
  normalizer_inst/U8083/ZN (NR2XD4)                                0.033     0.029      0.902 r
  normalizer_inst/n7712 (net)                   7        0.018               0.000      0.902 r
  normalizer_inst/U8861/ZN (CKND2D2)                               0.040     0.025      0.927 f
  normalizer_inst/n10485 (net)                  3        0.007               0.000      0.927 f
  normalizer_inst/U6534/ZN (OAI21D4)                               0.034     0.024      0.951 r
  normalizer_inst/n3742 (net)                   2        0.006               0.000      0.951 r
  normalizer_inst/U8277/ZN (ND2D2)                                 0.017     0.016      0.967 f
  normalizer_inst/n5248 (net)                   2        0.002               0.000      0.967 f
  normalizer_inst/U8276/ZN (NR2XD1)                                0.019     0.016      0.982 r
  normalizer_inst/n3740 (net)                   1        0.002               0.000      0.982 r
  normalizer_inst/U8275/ZN (NR2XD1)                                0.014     0.012      0.994 f
  normalizer_inst/n5249 (net)                   1        0.001               0.000      0.994 f
  normalizer_inst/U9135/ZN (CKND2D1)                               0.025     0.019      1.013 r
  normalizer_inst/n10569 (net)                  1        0.002               0.000      1.013 r
  normalizer_inst/U11810/ZN (XNR2D1)                               0.025     0.053      1.066 r
  normalizer_inst/n10570 (net)                  1        0.002               0.000      1.066 r
  normalizer_inst/U8369/ZN (ND2D2)                                 0.017     0.015      1.081 f
  normalizer_inst/n3903 (net)                   1        0.002               0.000      1.081 f
  normalizer_inst/U7821/ZN (ND2D2)                                 0.018     0.016      1.097 r
  normalizer_inst/n3056 (net)                   1        0.004               0.000      1.097 r
  normalizer_inst/U7820/ZN (INVD3)                                 0.015     0.014      1.111 f
  normalizer_inst/n4876 (net)                   3        0.009               0.000      1.111 f
  normalizer_inst/U7927/ZN (ND2D4)                                 0.016     0.012      1.123 r
  normalizer_inst/n5821 (net)                   4        0.005               0.000      1.123 r
  normalizer_inst/U7952/ZN (INVD1)                                 0.011     0.011      1.134 f
  normalizer_inst/n3246 (net)                   2        0.002               0.000      1.134 f
  normalizer_inst/U10259/ZN (ND2D1)                                0.024     0.014      1.149 r
  normalizer_inst/n6245 (net)                   2        0.002               0.000      1.149 r
  normalizer_inst/U2558/ZN (INVD1)                                 0.013     0.013      1.162 f
  normalizer_inst/n10645 (net)                  2        0.002               0.000      1.162 f
  normalizer_inst/U606/ZN (NR2XD0)                                 0.025     0.019      1.181 r
  normalizer_inst/n10590 (net)                  1        0.001               0.000      1.181 r
  normalizer_inst/U10944/Z (AN2XD1)                                0.036     0.041      1.222 r
  normalizer_inst/n8166 (net)                   1        0.005               0.000      1.222 r
  normalizer_inst/U6921/ZN (ND2D4)                                 0.023     0.021      1.244 f
  normalizer_inst/n7125 (net)                   1        0.009               0.000      1.244 f
  normalizer_inst/U7439/ZN (ND2D8)                                 0.028     0.022      1.266 r
  normalizer_inst/n2542 (net)                  16        0.027               0.000      1.266 r
  normalizer_inst/U5427/ZN (CKND2)                                 0.013     0.013      1.279 f
  normalizer_inst/n1405 (net)                   2        0.003               0.000      1.279 f
  normalizer_inst/U5425/ZN (ND2D2)                                 0.018     0.013      1.292 r
  normalizer_inst/n3901 (net)                   2        0.003               0.000      1.292 r
  normalizer_inst/U5988/ZN (ND2D2)                                 0.018     0.016      1.308 f
  normalizer_inst/n4237 (net)                   2        0.004               0.000      1.308 f
  normalizer_inst/U5560/ZN (CKND2)                                 0.013     0.012      1.321 r
  normalizer_inst/n1496 (net)                   2        0.003               0.000      1.321 r
  normalizer_inst/U503/ZN (CKND2D1)                                0.019     0.016      1.337 f
  normalizer_inst/n7701 (net)                   1        0.002               0.000      1.337 f
  normalizer_inst/U484/ZN (INR2XD1)                                0.048     0.032      1.369 r
  normalizer_inst/n10801 (net)                  3        0.007               0.000      1.369 r
  normalizer_inst/U5958/ZN (OAI21D4)                               0.025     0.024      1.393 f
  normalizer_inst/n7678 (net)                   1        0.004               0.000      1.393 f
  normalizer_inst/U8397/ZN (AOI21D4)                               0.041     0.036      1.429 r
  normalizer_inst/n10763 (net)                  3        0.007               0.000      1.429 r
  normalizer_inst/U5559/ZN (OAI211D4)                              0.043     0.032      1.461 f
  normalizer_inst/n1495 (net)                   4        0.009               0.000      1.461 f
  normalizer_inst/U5556/ZN (ND2D4)                                 0.024     0.022      1.483 r
  normalizer_inst/n7662 (net)                   1        0.009               0.000      1.483 r
  normalizer_inst/U4049/ZN (ND2D8)                                 0.028     0.025      1.508 f
  normalizer_inst/n675 (net)                   10        0.024               0.000      1.508 f
  normalizer_inst/U4466/ZN (ND2D1)                                 0.024     0.021      1.529 r
  normalizer_inst/n8233 (net)                   1        0.003               0.000      1.529 r
  normalizer_inst/U4025/ZN (ND2D2)                                 0.015     0.016      1.545 f
  normalizer_inst/n2222 (net)                   1        0.002               0.000      1.545 f
  normalizer_inst/U6965/ZN (ND2D2)                                 0.021     0.017      1.562 r
  normalizer_inst/n7289 (net)                   1        0.005               0.000      1.562 r
  normalizer_inst/U5985/ZN (ND2D4)                                 0.028     0.022      1.584 f
  normalizer_inst/n1829 (net)                   8        0.014               0.000      1.584 f
  normalizer_inst/U249/ZN (ND2D1)                                  0.029     0.021      1.605 r
  normalizer_inst/n11811 (net)                  3        0.003               0.000      1.605 r
  normalizer_inst/U1513/ZN (OAI21D1)                               0.025     0.023      1.628 f
  normalizer_inst/n461 (net)                    1        0.002               0.000      1.628 f
  normalizer_inst/U4032/ZN (AOI21D2)                               0.054     0.044      1.672 r
  normalizer_inst/n11837 (net)                  2        0.005               0.000      1.672 r
  normalizer_inst/U8548/ZN (OAI211D4)                              0.045     0.035      1.707 f
  normalizer_inst/n12021 (net)                  5        0.010               0.000      1.707 f
  normalizer_inst/U6682/ZN (ND2D4)                                 0.024     0.022      1.729 r
  normalizer_inst/n11797 (net)                  1        0.009               0.000      1.729 r
  normalizer_inst/U10136/ZN (ND2D8)                                0.025     0.023      1.752 f
  normalizer_inst/n6123 (net)                   6        0.019               0.000      1.752 f
  normalizer_inst/U8511/ZN (NR2D8)                                 0.047     0.033      1.785 r
  normalizer_inst/n12222 (net)                 14        0.025               0.000      1.785 r
  normalizer_inst/U3423/ZN (ND2D2)                                 0.019     0.017      1.802 f
  normalizer_inst/n6745 (net)                   1        0.002               0.000      1.802 f
  normalizer_inst/U10507/ZN (CKND2)                                0.012     0.011      1.814 r
  normalizer_inst/n7077 (net)                   1        0.002               0.000      1.814 r
  normalizer_inst/U6469/ZN (NR2D2)                                 0.017     0.011      1.824 f
  normalizer_inst/n6647 (net)                   3        0.004               0.000      1.824 f
  normalizer_inst/U2247/ZN (ND2D2)                                 0.024     0.017      1.842 r
  normalizer_inst/n2675 (net)                   4        0.005               0.000      1.842 r
  normalizer_inst/U90/ZN (INVD1)                                   0.013     0.013      1.855 f
  normalizer_inst/n2189 (net)                   1        0.002               0.000      1.855 f
  normalizer_inst/U6863/ZN (ND2D2)                                 0.015     0.010      1.865 r
  normalizer_inst/n3410 (net)                   1        0.001               0.000      1.865 r
  normalizer_inst/U4039/ZN (ND3D1)                                 0.032     0.026      1.891 f
  normalizer_inst/n12068 (net)                  1        0.002               0.000      1.891 f
  normalizer_inst/U10690/ZN (NR2XD1)                               0.017     0.021      1.912 r
  normalizer_inst/n12076 (net)                  1        0.001               0.000      1.912 r
  normalizer_inst/U1796/ZN (ND3D1)                                 0.027     0.024      1.935 f
  normalizer_inst/n12098 (net)                  1        0.001               0.000      1.935 f
  normalizer_inst/U12248/ZN (ND3D1)                                0.021     0.017      1.953 r
  normalizer_inst/n12099 (net)                  1        0.001               0.000      1.953 r
  normalizer_inst/U10121/ZN (CKND2D1)                              0.016     0.015      1.968 f
  normalizer_inst/n12100 (net)                  1        0.001               0.000      1.968 f
  normalizer_inst/U12249/ZN (ND2D1)                                0.016     0.014      1.982 r
  normalizer_inst/N518 (net)                    1        0.001               0.000      1.982 r
  normalizer_inst/div_out_2_reg_1__0_/D (DFQD1)                    0.016     0.000      1.982 r
  data arrival time                                                                     1.982

  clock clk1 (rise edge)                                                     2.000      2.000
  clock network delay (ideal)                                                0.000      2.000
  normalizer_inst/div_out_2_reg_1__0_/CP (DFQD1)                             0.000      2.000 r
  library setup time                                                        -0.018      1.982
  data required time                                                                    1.982
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.982
  data arrival time                                                                    -1.982
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: normalizer_inst/sum_reg_0_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: normalizer_inst/div_out_1_reg_1__0_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_normalizer_BW_PSUM11_COL8_W_OUT11_5 ZeroWireload tcbn65gplustc
  normalizer_BW_PSUM11_COL8_W_OUT11 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  normalizer_inst/sum_reg_0_/CP (DFQD4)                            0.000     0.000      0.000 r
  normalizer_inst/sum_reg_0_/Q (DFQD4)                             0.047     0.089      0.089 r
  normalizer_inst/sum[0] (net)                 10        0.028               0.000      0.089 r
  normalizer_inst/U3118/ZN (INVD6)                                 0.018     0.015      0.104 f
  normalizer_inst/n6685 (net)                   5        0.011               0.000      0.104 f
  normalizer_inst/U8519/ZN (NR2D4)                                 0.030     0.022      0.126 r
  normalizer_inst/n9531 (net)                   4        0.006               0.000      0.126 r
  normalizer_inst/U3336/ZN (NR2D2)                                 0.011     0.010      0.136 f
  normalizer_inst/n5041 (net)                   1        0.001               0.000      0.136 f
  normalizer_inst/U1225/ZN (INVD1)                                 0.020     0.015      0.151 r
  normalizer_inst/n4483 (net)                   1        0.003               0.000      0.151 r
  normalizer_inst/U3802/ZN (ND2D2)                                 0.029     0.024      0.175 f
  normalizer_inst/n2610 (net)                   2        0.007               0.000      0.175 f
  normalizer_inst/U5248/ZN (ND2D2)                                 0.017     0.017      0.193 r
  normalizer_inst/n1259 (net)                   1        0.003               0.000      0.193 r
  normalizer_inst/U5247/ZN (ND2D2)                                 0.022     0.019      0.212 f
  normalizer_inst/n1258 (net)                   1        0.005               0.000      0.212 f
  normalizer_inst/U5246/ZN (ND2D4)                                 0.024     0.020      0.232 r
  normalizer_inst/n1682 (net)                   4        0.011               0.000      0.232 r
  normalizer_inst/U4261/ZN (ND2D4)                                 0.018     0.017      0.249 f
  normalizer_inst/n693 (net)                    3        0.007               0.000      0.249 f
  normalizer_inst/U4260/ZN (INVD1)                                 0.017     0.015      0.264 r
  normalizer_inst/n544 (net)                    1        0.002               0.000      0.264 r
  normalizer_inst/U4259/ZN (CKND2D2)                               0.014     0.012      0.276 f
  normalizer_inst/n4538 (net)                   2        0.002               0.000      0.276 f
  normalizer_inst/U4258/ZN (ND2D0)                                 0.020     0.015      0.291 r
  normalizer_inst/n3404 (net)                   1        0.001               0.000      0.291 r
  normalizer_inst/U2969/ZN (INVD0)                                 0.012     0.012      0.303 f
  normalizer_inst/n4537 (net)                   1        0.001               0.000      0.303 f
  normalizer_inst/U8230/ZN (ND2D0)                                 0.032     0.021      0.324 r
  normalizer_inst/n4046 (net)                   1        0.002               0.000      0.324 r
  normalizer_inst/U8438/ZN (CKND2D2)                               0.021     0.019      0.344 f
  normalizer_inst/n4044 (net)                   1        0.004               0.000      0.344 f
  normalizer_inst/U8437/ZN (AOI21D4)                               0.037     0.034      0.377 r
  normalizer_inst/n9556 (net)                   3        0.006               0.000      0.377 r
  normalizer_inst/U1097/ZN (ND2D3)                                 0.026     0.023      0.401 f
  normalizer_inst/n563 (net)                    3        0.008               0.000      0.401 f
  normalizer_inst/U4290/ZN (ND2D4)                                 0.021     0.017      0.418 r
  normalizer_inst/n838 (net)                    3        0.008               0.000      0.418 r
  normalizer_inst/U2935/ZN (CKND3)                                 0.014     0.014      0.432 f
  normalizer_inst/n309 (net)                    2        0.007               0.000      0.432 f
  normalizer_inst/U4713/ZN (ND2D4)                                 0.025     0.015      0.447 r
  normalizer_inst/n2102 (net)                   1        0.009               0.000      0.447 r
  normalizer_inst/U6506/ZN (ND3D8)                                 0.029     0.021      0.468 f
  normalizer_inst/n7786 (net)                   4        0.010               0.000      0.468 f
  normalizer_inst/U4329/ZN (ND2D4)                                 0.031     0.025      0.493 r
  normalizer_inst/n7164 (net)                   7        0.016               0.000      0.493 r
  normalizer_inst/U7305/ZN (ND2D2)                                 0.024     0.018      0.511 f
  normalizer_inst/n2430 (net)                   1        0.004               0.000      0.511 f
  normalizer_inst/U1027/ZN (ND2D3)                                 0.025     0.020      0.531 r
  normalizer_inst/n1135 (net)                   5        0.009               0.000      0.531 r
  normalizer_inst/U3811/ZN (ND2D2)                                 0.018     0.017      0.548 f
  normalizer_inst/n5658 (net)                   1        0.004               0.000      0.548 f
  normalizer_inst/U2865/ZN (ND2D3)                                 0.022     0.017      0.564 r
  normalizer_inst/n6264 (net)                   3        0.007               0.000      0.564 r
  normalizer_inst/U969/ZN (CKND2D1)                                0.021     0.019      0.583 f
  normalizer_inst/n3401 (net)                   1        0.002               0.000      0.583 f
  normalizer_inst/U2857/ZN (CKND2)                                 0.015     0.014      0.596 r
  normalizer_inst/n9653 (net)                   2        0.003               0.000      0.596 r
  normalizer_inst/U9143/ZN (ND2D2)                                 0.022     0.018      0.614 f
  normalizer_inst/n5770 (net)                   4        0.005               0.000      0.614 f
  normalizer_inst/U9142/ZN (CKND2D0)                               0.047     0.032      0.646 r
  normalizer_inst/n5260 (net)                   1        0.002               0.000      0.646 r
  normalizer_inst/U5272/ZN (OAI22D2)                               0.022     0.022      0.668 f
  normalizer_inst/n1273 (net)                   1        0.001               0.000      0.668 f
  normalizer_inst/U880/ZN (CKND2D1)                                0.031     0.023      0.691 r
  normalizer_inst/n1272 (net)                   1        0.003               0.000      0.691 r
  normalizer_inst/U2033/ZN (ND2D2)                                 0.021     0.021      0.712 f
  normalizer_inst/n3571 (net)                   2        0.005               0.000      0.712 f
  normalizer_inst/U2765/ZN (ND2D3)                                 0.020     0.016      0.728 r
  normalizer_inst/n3535 (net)                   2        0.006               0.000      0.728 r
  normalizer_inst/U5299/ZN (CKND2D4)                               0.018     0.015      0.743 f
  normalizer_inst/n1395 (net)                   3        0.006               0.000      0.743 f
  normalizer_inst/U5325/ZN (ND2D4)                                 0.026     0.019      0.762 r
  normalizer_inst/n7598 (net)                   4        0.012               0.000      0.762 r
  normalizer_inst/U5343/ZN (ND2D8)                                 0.028     0.023      0.785 f
  normalizer_inst/n9746 (net)                   9        0.020               0.000      0.785 f
  normalizer_inst/U803/ZN (CKND2D1)                                0.021     0.019      0.804 r
  normalizer_inst/n4728 (net)                   1        0.001               0.000      0.804 r
  normalizer_inst/U4270/ZN (INVD1)                                 0.016     0.015      0.818 f
  normalizer_inst/n552 (net)                    1        0.003               0.000      0.818 f
  normalizer_inst/U4268/ZN (NR2XD2)                                0.029     0.021      0.839 r
  normalizer_inst/n691 (net)                    4        0.007               0.000      0.839 r
  normalizer_inst/U3945/ZN (CKND2D1)                               0.027     0.017      0.856 f
  normalizer_inst/n3395 (net)                   1        0.001               0.000      0.856 f
  normalizer_inst/U712/ZN (NR2D1)                                  0.051     0.036      0.892 r
  normalizer_inst/n9848 (net)                   3        0.003               0.000      0.892 r
  normalizer_inst/U5293/ZN (NR2XD1)                                0.023     0.023      0.915 f
  normalizer_inst/n1299 (net)                   2        0.003               0.000      0.915 f
  normalizer_inst/U5290/ZN (AOI21D2)                               0.035     0.027      0.942 r
  normalizer_inst/n1295 (net)                   1        0.002               0.000      0.942 r
  normalizer_inst/U5289/ZN (OAI21D2)                               0.027     0.028      0.970 f
  normalizer_inst/n6240 (net)                   3        0.004               0.000      0.970 f
  normalizer_inst/U1532/ZN (CKND2D0)                               0.029     0.023      0.993 r
  normalizer_inst/n6530 (net)                   1        0.001               0.000      0.993 r
  normalizer_inst/U680/ZN (CKND2D1)                                0.037     0.029      1.022 f
  normalizer_inst/n5747 (net)                   2        0.005               0.000      1.022 f
  normalizer_inst/U10052/ZN (ND2D2)                                0.017     0.016      1.037 r
  normalizer_inst/n6529 (net)                   1        0.002               0.000      1.037 r
  normalizer_inst/U10426/ZN (CKND2D2)                              0.020     0.016      1.053 f
  normalizer_inst/n7903 (net)                   1        0.004               0.000      1.053 f
  normalizer_inst/U10675/ZN (OAI21D4)                              0.035     0.026      1.079 r
  normalizer_inst/n7415 (net)                   3        0.007               0.000      1.079 r
  normalizer_inst/U6475/ZN (ND2D0)                                 0.023     0.023      1.102 f
  normalizer_inst/n4467 (net)                   1        0.001               0.000      1.102 f
  normalizer_inst/U4692/ZN (NR2XD0)                                0.048     0.034      1.135 r
  normalizer_inst/n9941 (net)                   2        0.003               0.000      1.135 r
  normalizer_inst/U4691/ZN (OAI21D2)                               0.034     0.023      1.158 f
  normalizer_inst/n9884 (net)                   2        0.003               0.000      1.158 f
  normalizer_inst/U4689/ZN (ND2D2)                                 0.022     0.020      1.178 r
  normalizer_inst/n804 (net)                    1        0.005               0.000      1.178 r
  normalizer_inst/U4686/ZN (ND2D4)                                 0.026     0.021      1.199 f
  normalizer_inst/n6536 (net)                   7        0.012               0.000      1.199 f
  normalizer_inst/U6491/ZN (ND3D4)                                 0.025     0.021      1.220 r
  normalizer_inst/n5081 (net)                   1        0.008               0.000      1.220 r
  normalizer_inst/U4728/ZN (ND3D8)                                 0.035     0.031      1.251 f
  normalizer_inst/n824 (net)                    5        0.018               0.000      1.251 f
  normalizer_inst/U4726/ZN (NR2D0)                                 0.043     0.036      1.287 r
  normalizer_inst/n1487 (net)                   1        0.001               0.000      1.287 r
  normalizer_inst/U3518/ZN (ND2D1)                                 0.024     0.024      1.311 f
  normalizer_inst/n2506 (net)                   1        0.002               0.000      1.311 f
  normalizer_inst/U2484/ZN (ND2D2)                                 0.025     0.020      1.331 r
  normalizer_inst/n5767 (net)                   4        0.006               0.000      1.331 r
  normalizer_inst/U7356/ZN (INVD0)                                 0.014     0.015      1.346 f
  normalizer_inst/n2476 (net)                   1        0.001               0.000      1.346 f
  normalizer_inst/U4277/ZN (ND2D1)                                 0.026     0.020      1.365 r
  normalizer_inst/n558 (net)                    2        0.003               0.000      1.365 r
  normalizer_inst/U3340/ZN (ND2D2)                                 0.015     0.014      1.380 f
  normalizer_inst/n10157 (net)                  2        0.002               0.000      1.380 f
  normalizer_inst/U362/ZN (INVD1)                                  0.019     0.016      1.395 r
  normalizer_inst/n10156 (net)                  2        0.002               0.000      1.395 r
  normalizer_inst/U6215/ZN (ND2D1)                                 0.016     0.015      1.411 f
  normalizer_inst/n4381 (net)                   1        0.001               0.000      1.411 f
  normalizer_inst/U7500/ZN (INVD1)                                 0.020     0.016      1.427 r
  normalizer_inst/n2633 (net)                   1        0.003               0.000      1.427 r
  normalizer_inst/U5412/ZN (ND2D2)                                 0.021     0.019      1.447 f
  normalizer_inst/n7443 (net)                   2        0.005               0.000      1.447 f
  normalizer_inst/U6366/ZN (ND2D2)                                 0.021     0.019      1.465 r
  normalizer_inst/n2632 (net)                   1        0.005               0.000      1.465 r
  normalizer_inst/U1509/ZN (ND2D4)                                 0.022     0.018      1.484 f
  normalizer_inst/n1396 (net)                   2        0.009               0.000      1.484 f
  normalizer_inst/U3264/ZN (ND2D8)                                 0.025     0.021      1.505 r
  normalizer_inst/n5665 (net)                  14        0.024               0.000      1.505 r
  normalizer_inst/U6907/ZN (INVD4)                                 0.017     0.016      1.521 f
  normalizer_inst/n5668 (net)                   9        0.014               0.000      1.521 f
  normalizer_inst/U1348/Z (CKAN2D0)                                0.019     0.034      1.555 f
  normalizer_inst/n28 (net)                     1        0.001               0.000      1.555 f
  normalizer_inst/U234/ZN (AOI21D1)                                0.045     0.038      1.592 r
  normalizer_inst/n5742 (net)                   1        0.002               0.000      1.592 r
  normalizer_inst/U7983/ZN (ND3D2)                                 0.040     0.033      1.625 f
  normalizer_inst/n7552 (net)                   5        0.005               0.000      1.625 f
  normalizer_inst/U7982/ZN (INVD0)                                 0.021     0.020      1.645 r
  normalizer_inst/n3296 (net)                   1        0.001               0.000      1.645 r
  normalizer_inst/U2295/ZN (ND2D0)                                 0.023     0.020      1.666 f
  normalizer_inst/n3295 (net)                   1        0.001               0.000      1.666 f
  normalizer_inst/U7981/ZN (NR2XD0)                                0.025     0.023      1.688 r
  normalizer_inst/n6223 (net)                   1        0.001               0.000      1.688 r
  normalizer_inst/U2285/ZN (ND2D1)                                 0.021     0.021      1.709 f
  normalizer_inst/n10212 (net)                  1        0.002               0.000      1.709 f
  normalizer_inst/U10720/ZN (CKND2)                                0.019     0.016      1.725 r
  normalizer_inst/n7140 (net)                   1        0.005               0.000      1.725 r
  normalizer_inst/U9035/ZN (ND2D4)                                 0.033     0.026      1.751 f
  normalizer_inst/n5073 (net)                   2        0.017               0.000      1.751 f
  normalizer_inst/U9034/ZN (NR2D8)                                 0.056     0.040      1.792 r
  normalizer_inst/n12221 (net)                 15        0.031               0.000      1.792 r
  normalizer_inst/U6691/ZN (CKND2D2)                               0.026     0.022      1.814 f
  normalizer_inst/n4509 (net)                   2        0.004               0.000      1.814 f
  normalizer_inst/U8701/ZN (CKND2D2)                               0.024     0.016      1.829 r
  normalizer_inst/n6961 (net)                   1        0.002               0.000      1.829 r
  normalizer_inst/U6377/ZN (NR2XD1)                                0.017     0.018      1.847 f
  normalizer_inst/n6960 (net)                   1        0.002               0.000      1.847 f
  normalizer_inst/U10618/ZN (ND3D2)                                0.027     0.016      1.863 r
  normalizer_inst/n10243 (net)                  2        0.004               0.000      1.863 r
  normalizer_inst/U8/ZN (ND3D1)                                    0.037     0.029      1.892 f
  normalizer_inst/n10302 (net)                  1        0.002               0.000      1.892 f
  normalizer_inst/U10492/ZN (AOI211D2)                             0.048     0.035      1.927 r
  normalizer_inst/n10403 (net)                  1        0.001               0.000      1.927 r
  normalizer_inst/U6836/ZN (OAI21D1)                               0.027     0.024      1.952 f
  normalizer_inst/n10455 (net)                  1        0.002               0.000      1.952 f
  normalizer_inst/U7019/ZN (ND3D2)                                 0.028     0.018      1.969 r
  normalizer_inst/n12335 (net)                  2        0.003               0.000      1.969 r
  normalizer_inst/U7018/ZN (OAI211D2)                              0.026     0.019      1.988 f
  normalizer_inst/N496 (net)                    1        0.001               0.000      1.988 f
  normalizer_inst/div_out_1_reg_1__0_/D (DFQD1)                    0.026     0.000      1.988 f
  data arrival time                                                                     1.988

  clock clk1 (rise edge)                                                     2.000      2.000
  clock network delay (ideal)                                                0.000      2.000
  normalizer_inst/div_out_1_reg_1__0_/CP (DFQD1)                             0.000      2.000 r
  library setup time                                                        -0.012      1.988
  data required time                                                                    1.988
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.988
  data arrival time                                                                    -1.988
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: normalizer_inst/sum_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: normalizer_inst/div_out_2_reg_0__0_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_normalizer_BW_PSUM11_COL8_W_OUT11_5 ZeroWireload tcbn65gplustc
  normalizer_BW_PSUM11_COL8_W_OUT11 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  normalizer_inst/sum_reg_3_/CP (DFQD4)                            0.000     0.000      0.000 r
  normalizer_inst/sum_reg_3_/Q (DFQD4)                             0.023     0.073      0.073 r
  normalizer_inst/sum[3] (net)                  3        0.009               0.000      0.073 r
  normalizer_inst/U9183/Z (BUFFD16)                                0.029     0.036      0.110 r
  normalizer_inst/n12242 (net)                 35        0.058               0.000      0.110 r
  normalizer_inst/U1211/ZN (INVD3)                                 0.013     0.012      0.122 f
  normalizer_inst/n4389 (net)                   1        0.005               0.000      0.122 f
  normalizer_inst/U5440/ZN (ND2D4)                                 0.017     0.012      0.134 r
  normalizer_inst/n1416 (net)                   2        0.006               0.000      0.134 r
  normalizer_inst/U5438/ZN (INVD3)                                 0.013     0.013      0.147 f
  normalizer_inst/n4088 (net)                   1        0.008               0.000      0.147 f
  normalizer_inst/U3674/ZN (CKND2D8)                               0.029     0.021      0.168 r
  normalizer_inst/n513 (net)                    5        0.021               0.000      0.168 r
  normalizer_inst/U4073/ZN (ND2D4)                                 0.021     0.020      0.188 f
  normalizer_inst/n5711 (net)                   6        0.009               0.000      0.188 f
  normalizer_inst/U9865/Z (CKAN2D0)                                0.017     0.034      0.222 f
  normalizer_inst/n5499 (net)                   1        0.001               0.000      0.222 f
  normalizer_inst/U1146/ZN (NR2XD0)                                0.062     0.040      0.262 r
  normalizer_inst/n9041 (net)                   3        0.005               0.000      0.262 r
  normalizer_inst/U5693/ZN (INVD0)                                 0.023     0.019      0.281 f
  normalizer_inst/n1585 (net)                   1        0.001               0.000      0.281 f
  normalizer_inst/U5692/ZN (NR2XD0)                                0.025     0.023      0.304 r
  normalizer_inst/n1586 (net)                   1        0.001               0.000      0.304 r
  normalizer_inst/U3586/ZN (ND2D1)                                 0.021     0.021      0.325 f
  normalizer_inst/n4615 (net)                   1        0.002               0.000      0.325 f
  normalizer_inst/U3662/ZN (ND2D2)                                 0.023     0.018      0.342 r
  normalizer_inst/n416 (net)                    1        0.005               0.000      0.342 r
  normalizer_inst/U3635/ZN (ND2D4)                                 0.024     0.022      0.364 f
  normalizer_inst/n1196 (net)                   4        0.012               0.000      0.364 f
  normalizer_inst/U3584/ZN (INVD4)                                 0.019     0.018      0.382 r
  normalizer_inst/n2844 (net)                   4        0.010               0.000      0.382 r
  normalizer_inst/U6756/ZN (ND2D4)                                 0.028     0.022      0.404 f
  normalizer_inst/n2604 (net)                   5        0.014               0.000      0.404 f
  normalizer_inst/U5885/ZN (ND2D4)                                 0.017     0.016      0.421 r
  normalizer_inst/n1759 (net)                   3        0.006               0.000      0.421 r
  normalizer_inst/U1059/ZN (CKND3)                                 0.013     0.013      0.433 f
  normalizer_inst/n1890 (net)                   2        0.006               0.000      0.433 f
  normalizer_inst/U1054/ZN (CKND2D2)                               0.028     0.018      0.451 r
  normalizer_inst/n1987 (net)                   1        0.005               0.000      0.451 r
  normalizer_inst/U3127/ZN (ND2D4)                                 0.024     0.021      0.473 f
  normalizer_inst/n1140 (net)                   2        0.011               0.000      0.473 f
  normalizer_inst/U3648/ZN (ND2D2)                                 0.024     0.021      0.494 r
  normalizer_inst/n6809 (net)                   3        0.006               0.000      0.494 r
  normalizer_inst/U7617/ZN (ND2D2)                                 0.020     0.018      0.512 f
  normalizer_inst/n2875 (net)                   2        0.004               0.000      0.512 f
  normalizer_inst/U1020/ZN (ND2D3)                                 0.025     0.018      0.530 r
  normalizer_inst/n1182 (net)                   4        0.008               0.000      0.530 r
  normalizer_inst/U992/ZN (ND2D3)                                  0.024     0.020      0.550 f
  normalizer_inst/n1137 (net)                   4        0.007               0.000      0.550 f
  normalizer_inst/U960/ZN (ND3D1)                                  0.030     0.023      0.573 r
  normalizer_inst/n5830 (net)                   3        0.003               0.000      0.573 r
  normalizer_inst/U5765/ZN (ND2D1)                                 0.024     0.023      0.596 f
  normalizer_inst/n1640 (net)                   1        0.002               0.000      0.596 f
  normalizer_inst/U2830/ZN (NR2D2)                                 0.039     0.031      0.627 r
  normalizer_inst/n1639 (net)                   1        0.005               0.000      0.627 r
  normalizer_inst/U4601/ZN (ND2D4)                                 0.026     0.025      0.652 f
  normalizer_inst/n746 (net)                    4        0.011               0.000      0.652 f
  normalizer_inst/U4600/ZN (ND2D4)                                 0.018     0.015      0.666 r
  normalizer_inst/n2567 (net)                   4        0.005               0.000      0.666 r
  normalizer_inst/U3397/ZN (OAI21D2)                               0.023     0.019      0.685 f
  normalizer_inst/n6835 (net)                   3        0.003               0.000      0.685 f
  normalizer_inst/U3396/ZN (ND2D1)                                 0.022     0.018      0.703 r
  normalizer_inst/n3626 (net)                   1        0.002               0.000      0.703 r
  normalizer_inst/U3199/ZN (ND2D2)                                 0.030     0.022      0.725 f
  normalizer_inst/n1138 (net)                   4        0.007               0.000      0.725 f
  normalizer_inst/U5095/ZN (OAI21D4)                               0.056     0.039      0.765 r
  normalizer_inst/n6806 (net)                   6        0.014               0.000      0.765 r
  normalizer_inst/U3169/ZN (INVD2)                                 0.023     0.020      0.785 f
  normalizer_inst/n5177 (net)                   3        0.006               0.000      0.785 f
  normalizer_inst/U4061/ZN (ND2D2)                                 0.016     0.014      0.799 r
  normalizer_inst/n4059 (net)                   2        0.002               0.000      0.799 r
  normalizer_inst/U805/ZN (ND2D1)                                  0.023     0.019      0.818 f
  normalizer_inst/n6832 (net)                   1        0.002               0.000      0.818 f
  normalizer_inst/U5675/ZN (OAI22D2)                               0.060     0.043      0.860 r
  normalizer_inst/n6831 (net)                   1        0.005               0.000      0.860 r
  normalizer_inst/U9157/ZN (NR2D4)                                 0.023     0.019      0.879 f
  normalizer_inst/n8146 (net)                   5        0.009               0.000      0.879 f
  normalizer_inst/U1978/ZN (CKND2)                                 0.015     0.014      0.893 r
  normalizer_inst/n4407 (net)                   2        0.003               0.000      0.893 r
  normalizer_inst/U6086/ZN (ND2D2)                                 0.018     0.014      0.907 f
  normalizer_inst/n2880 (net)                   2        0.003               0.000      0.907 f
  normalizer_inst/U6084/ZN (ND2D2)                                 0.015     0.013      0.920 r
  normalizer_inst/n1908 (net)                   1        0.002               0.000      0.920 r
  normalizer_inst/U5146/ZN (ND2D2)                                 0.017     0.014      0.933 f
  normalizer_inst/n1181 (net)                   2        0.003               0.000      0.933 f
  normalizer_inst/U698/ZN (ND2D2)                                  0.031     0.021      0.955 r
  normalizer_inst/n3762 (net)                   2        0.008               0.000      0.955 r
  normalizer_inst/U3374/ZN (CKND2D4)                               0.022     0.021      0.975 f
  normalizer_inst/n1905 (net)                   5        0.010               0.000      0.975 f
  normalizer_inst/U4078/ZN (AOI21D1)                               0.041     0.030      1.005 r
  normalizer_inst/n4405 (net)                   1        0.002               0.000      1.005 r
  normalizer_inst/U8638/Z (CKXOR2D1)                               0.025     0.054      1.059 f
  normalizer_inst/n9521 (net)                   2        0.002               0.000      1.059 f
  normalizer_inst/U643/ZN (CKND2D1)                                0.029     0.024      1.083 r
  normalizer_inst/n3377 (net)                   2        0.002               0.000      1.083 r
  normalizer_inst/U1305/ZN (ND2D1)                                 0.038     0.030      1.113 f
  normalizer_inst/n10953 (net)                  5        0.005               0.000      1.113 f
  normalizer_inst/U4079/ZN (NR2D1)                                 0.035     0.029      1.142 r
  normalizer_inst/n3376 (net)                   1        0.002               0.000      1.142 r
  normalizer_inst/U8041/ZN (NR2XD1)                                0.032     0.024      1.166 f
  normalizer_inst/n6834 (net)                   2        0.005               0.000      1.166 f
  normalizer_inst/U2549/ZN (CKND2D1)                               0.022     0.021      1.187 r
  normalizer_inst/n413 (net)                    1        0.001               0.000      1.187 r
  normalizer_inst/U3650/ZN (INVD1)                                 0.013     0.013      1.201 f
  normalizer_inst/n412 (net)                    1        0.002               0.000      1.201 f
  normalizer_inst/U3649/ZN (ND2D2)                                 0.021     0.017      1.217 r
  normalizer_inst/n2017 (net)                   1        0.005               0.000      1.217 r
  normalizer_inst/U3666/ZN (ND2D4)                                 0.035     0.026      1.244 f
  normalizer_inst/n4054 (net)                   5        0.019               0.000      1.244 f
  normalizer_inst/U6064/ZN (ND2D4)                                 0.037     0.024      1.268 r
  normalizer_inst/n1894 (net)                   7        0.014               0.000      1.268 r
  normalizer_inst/U515/ZN (CKND2)                                  0.016     0.015      1.283 f
  normalizer_inst/n1998 (net)                   2        0.004               0.000      1.283 f
  normalizer_inst/U6171/ZN (ND2D1)                                 0.022     0.016      1.300 r
  normalizer_inst/n2764 (net)                   1        0.002               0.000      1.300 r
  normalizer_inst/U3792/ZN (ND2D2)                                 0.022     0.018      1.318 f
  normalizer_inst/n1667 (net)                   2        0.005               0.000      1.318 f
  normalizer_inst/U2509/ZN (ND2D3)                                 0.030     0.021      1.339 r
  normalizer_inst/n1505 (net)                   6        0.010               0.000      1.339 r
  normalizer_inst/U5582/ZN (ND2D1)                                 0.036     0.017      1.356 f
  normalizer_inst/n1561 (net)                   1        0.001               0.000      1.356 f
  normalizer_inst/U415/ZN (NR2XD0)                                 0.033     0.029      1.385 r
  normalizer_inst/n1560 (net)                   1        0.002               0.000      1.385 r
  normalizer_inst/U5657/ZN (NR2XD1)                                0.018     0.017      1.402 f
  normalizer_inst/n1558 (net)                   1        0.002               0.000      1.402 f
  normalizer_inst/U5656/ZN (ND2D2)                                 0.020     0.017      1.420 r
  normalizer_inst/n7061 (net)                   2        0.004               0.000      1.420 r
  normalizer_inst/U5714/ZN (ND2D2)                                 0.014     0.013      1.433 f
  normalizer_inst/n1605 (net)                   1        0.002               0.000      1.433 f
  normalizer_inst/U5718/ZN (ND2D2)                                 0.025     0.017      1.450 r
  normalizer_inst/n1645 (net)                   2        0.006               0.000      1.450 r
  normalizer_inst/U5771/ZN (INVD1)                                 0.020     0.019      1.469 f
  normalizer_inst/n8287 (net)                   4        0.005               0.000      1.469 f
  normalizer_inst/U9589/ZN (OAI21D0)                               0.059     0.042      1.511 r
  normalizer_inst/n7476 (net)                   1        0.002               0.000      1.511 r
  normalizer_inst/U4105/ZN (XNR2D0)                                0.024     0.053      1.564 f
  normalizer_inst/n7471 (net)                   1        0.001               0.000      1.564 f
  normalizer_inst/U9355/ZN (ND2D1)                                 0.022     0.018      1.583 r
  normalizer_inst/n7470 (net)                   1        0.002               0.000      1.583 r
  normalizer_inst/U3363/ZN (ND3D2)                                 0.027     0.021      1.603 f
  normalizer_inst/n6669 (net)                   3        0.003               0.000      1.603 f
  normalizer_inst/U4120/ZN (CKND2D0)                               0.045     0.025      1.628 r
  normalizer_inst/n11441 (net)                  1        0.001               0.000      1.628 r
  normalizer_inst/U8094/ZN (OAI21D1)                               0.022     0.026      1.654 f
  normalizer_inst/n11443 (net)                  1        0.001               0.000      1.654 f
  normalizer_inst/U10981/ZN (AOI21D1)                              0.077     0.056      1.709 r
  normalizer_inst/n8383 (net)                   1        0.005               0.000      1.709 r
  normalizer_inst/U6750/ZN (ND2D4)                                 0.039     0.036      1.745 f
  normalizer_inst/n4327 (net)                   7        0.018               0.000      1.745 f
  normalizer_inst/U5366/ZN (ND2D4)                                 0.025     0.022      1.768 r
  normalizer_inst/n1362 (net)                   4        0.010               0.000      1.768 r
  normalizer_inst/U5365/ZN (INVD6)                                 0.019     0.018      1.785 f
  normalizer_inst/n11630 (net)                  9        0.025               0.000      1.785 f
  normalizer_inst/U156/ZN (ND2D3)                                  0.021     0.014      1.800 r
  normalizer_inst/n1180 (net)                   2        0.004               0.000      1.800 r
  normalizer_inst/U5143/ZN (ND2D2)                                 0.025     0.019      1.818 f
  normalizer_inst/n11652 (net)                  4        0.005               0.000      1.818 f
  normalizer_inst/U6900/ZN (CKND2)                                 0.015     0.014      1.833 r
  normalizer_inst/n4859 (net)                   2        0.003               0.000      1.833 r
  normalizer_inst/U64/ZN (CKND2D1)                                 0.026     0.021      1.854 f
  normalizer_inst/n1756 (net)                   2        0.003               0.000      1.854 f
  normalizer_inst/U5881/ZN (ND2D2)                                 0.042     0.015      1.869 r
  normalizer_inst/n11683 (net)                  1        0.002               0.000      1.869 r
  normalizer_inst/U8937/ZN (ND4D2)                                 0.038     0.041      1.910 f
  normalizer_inst/n7195 (net)                   1        0.002               0.000      1.910 f
  normalizer_inst/U6680/ZN (ND3D2)                                 0.017     0.016      1.926 r
  normalizer_inst/n11729 (net)                  1        0.001               0.000      1.926 r
  normalizer_inst/U9674/ZN (ND3D1)                                 0.026     0.024      1.950 f
  normalizer_inst/n7586 (net)                   1        0.001               0.000      1.950 f
  normalizer_inst/U2231/ZN (CKND2D1)                               0.021     0.019      1.969 r
  normalizer_inst/n5036 (net)                   1        0.001               0.000      1.969 r
  normalizer_inst/U6970/ZN (OAI21D1)                               0.019     0.021      1.990 f
  normalizer_inst/N507 (net)                    1        0.001               0.000      1.990 f
  normalizer_inst/div_out_2_reg_0__0_/D (DFQD1)                    0.019     0.000      1.990 f
  data arrival time                                                                     1.990

  clock clk1 (rise edge)                                                     2.000      2.000
  clock network delay (ideal)                                                0.000      2.000
  normalizer_inst/div_out_2_reg_0__0_/CP (DFQD1)                             0.000      2.000 r
  library setup time                                                        -0.010      1.990
  data required time                                                                    1.990
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.990
  data arrival time                                                                    -1.990
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: normalizer_inst/shift_reg_0__0__0_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: normalizer_inst/sum_reg_13_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_normalizer_BW_PSUM11_COL8_W_OUT11_7 ZeroWireload tcbn65gplustc
  normalizer_BW_PSUM11_COL8_W_OUT11 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  normalizer_inst/shift_reg_0__0__0_/CP (DFQD1)                    0.000     0.000      0.000 r
  normalizer_inst/shift_reg_0__0__0_/Q (DFQD1)                     0.027     0.087      0.087 f
  normalizer_inst/N411 (net)                    6        0.006               0.000      0.087 f
  normalizer_inst/U9394/ZN (NR2D0)                                 0.051     0.037      0.124 r
  normalizer_inst/n12139 (net)                  2        0.002               0.000      0.124 r
  normalizer_inst/U12260/ZN (CKND2D0)                              0.040     0.035      0.159 f
  normalizer_inst/n12134 (net)                  3        0.002               0.000      0.159 f
  normalizer_inst/U12286/ZN (CKND2D0)                              0.038     0.031      0.190 r
  normalizer_inst/n12135 (net)                  1        0.002               0.000      0.190 r
  normalizer_inst/U9686/ZN (XNR2D0)                                0.056     0.072      0.262 r
  normalizer_inst/data_1[3] (net)               3        0.004               0.000      0.262 r
  normalizer_inst/U12326/S (FA1D0)                                 0.024     0.101      0.363 f
  normalizer_inst/n12168 (net)                  1        0.001               0.000      0.363 f
  normalizer_inst/U12327/CO (FA1D0)                                0.025     0.099      0.462 f
  normalizer_inst/n12170 (net)                  1        0.001               0.000      0.462 f
  normalizer_inst/U12330/CO (FA1D0)                                0.025     0.053      0.515 f
  normalizer_inst/n12176 (net)                  1        0.001               0.000      0.515 f
  normalizer_inst/U1319/CO (FA1D0)                                 0.025     0.053      0.568 f
  normalizer_inst/n12185 (net)                  1        0.001               0.000      0.568 f
  normalizer_inst/U12342/CO (FA1D0)                                0.025     0.053      0.621 f
  normalizer_inst/n12190 (net)                  1        0.001               0.000      0.621 f
  normalizer_inst/U82/CO (FA1D0)                                   0.025     0.053      0.674 f
  normalizer_inst/n12203 (net)                  1        0.001               0.000      0.674 f
  normalizer_inst/U12364/CO (FA1D0)                                0.031     0.060      0.733 f
  normalizer_inst/n12207 (net)                  1        0.002               0.000      0.733 f
  normalizer_inst/U2973/CO (FA1D1)                                 0.018     0.040      0.773 f
  normalizer_inst/n12211 (net)                  1        0.001               0.000      0.773 f
  normalizer_inst/U12367/CO (FA1D0)                                0.031     0.058      0.831 f
  normalizer_inst/n12215 (net)                  1        0.002               0.000      0.831 f
  normalizer_inst/U2961/CO (FA1D1)                                 0.021     0.043      0.874 f
  normalizer_inst/n12218 (net)                  1        0.002               0.000      0.874 f
  normalizer_inst/U12368/CO (HA1D0)                                0.020     0.033      0.908 f
  normalizer_inst/n12219 (net)                  1        0.002               0.000      0.908 f
  normalizer_inst/U9680/ZN (XNR2D0)                                0.023     0.043      0.951 f
  normalizer_inst/n6411 (net)                   1        0.001               0.000      0.951 f
  normalizer_inst/U10371/ZN (NR2XD0)                               0.026     0.020      0.971 r
  normalizer_inst/N479 (net)                    1        0.001               0.000      0.971 r
  normalizer_inst/sum_reg_13_/D (DFQD4)                            0.026     0.000      0.971 r
  data arrival time                                                                     0.971

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  normalizer_inst/sum_reg_13_/CP (DFQD4)                                     0.000      1.000 r
  library setup time                                                        -0.023      0.977
  data required time                                                                    0.977
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.977
  data arrival time                                                                    -0.971
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.006


  Startpoint: normalizer_inst/sum_reg_0_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: normalizer_inst/div_out_1_reg_1__1_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_normalizer_BW_PSUM11_COL8_W_OUT11_5 ZeroWireload tcbn65gplustc
  normalizer_BW_PSUM11_COL8_W_OUT11 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  normalizer_inst/sum_reg_0_/CP (DFQD4)                            0.000     0.000      0.000 r
  normalizer_inst/sum_reg_0_/Q (DFQD4)                             0.047     0.089      0.089 r
  normalizer_inst/sum[0] (net)                 10        0.028               0.000      0.089 r
  normalizer_inst/U3118/ZN (INVD6)                                 0.018     0.015      0.104 f
  normalizer_inst/n6685 (net)                   5        0.011               0.000      0.104 f
  normalizer_inst/U8519/ZN (NR2D4)                                 0.030     0.022      0.126 r
  normalizer_inst/n9531 (net)                   4        0.006               0.000      0.126 r
  normalizer_inst/U3336/ZN (NR2D2)                                 0.011     0.010      0.136 f
  normalizer_inst/n5041 (net)                   1        0.001               0.000      0.136 f
  normalizer_inst/U1225/ZN (INVD1)                                 0.020     0.015      0.151 r
  normalizer_inst/n4483 (net)                   1        0.003               0.000      0.151 r
  normalizer_inst/U3802/ZN (ND2D2)                                 0.029     0.024      0.175 f
  normalizer_inst/n2610 (net)                   2        0.007               0.000      0.175 f
  normalizer_inst/U5248/ZN (ND2D2)                                 0.017     0.017      0.193 r
  normalizer_inst/n1259 (net)                   1        0.003               0.000      0.193 r
  normalizer_inst/U5247/ZN (ND2D2)                                 0.022     0.019      0.212 f
  normalizer_inst/n1258 (net)                   1        0.005               0.000      0.212 f
  normalizer_inst/U5246/ZN (ND2D4)                                 0.024     0.020      0.232 r
  normalizer_inst/n1682 (net)                   4        0.011               0.000      0.232 r
  normalizer_inst/U4261/ZN (ND2D4)                                 0.018     0.017      0.249 f
  normalizer_inst/n693 (net)                    3        0.007               0.000      0.249 f
  normalizer_inst/U4260/ZN (INVD1)                                 0.017     0.015      0.264 r
  normalizer_inst/n544 (net)                    1        0.002               0.000      0.264 r
  normalizer_inst/U4259/ZN (CKND2D2)                               0.014     0.012      0.276 f
  normalizer_inst/n4538 (net)                   2        0.002               0.000      0.276 f
  normalizer_inst/U4258/ZN (ND2D0)                                 0.020     0.015      0.291 r
  normalizer_inst/n3404 (net)                   1        0.001               0.000      0.291 r
  normalizer_inst/U2969/ZN (INVD0)                                 0.012     0.012      0.303 f
  normalizer_inst/n4537 (net)                   1        0.001               0.000      0.303 f
  normalizer_inst/U8230/ZN (ND2D0)                                 0.032     0.021      0.324 r
  normalizer_inst/n4046 (net)                   1        0.002               0.000      0.324 r
  normalizer_inst/U8438/ZN (CKND2D2)                               0.021     0.019      0.344 f
  normalizer_inst/n4044 (net)                   1        0.004               0.000      0.344 f
  normalizer_inst/U8437/ZN (AOI21D4)                               0.037     0.034      0.377 r
  normalizer_inst/n9556 (net)                   3        0.006               0.000      0.377 r
  normalizer_inst/U1097/ZN (ND2D3)                                 0.026     0.023      0.401 f
  normalizer_inst/n563 (net)                    3        0.008               0.000      0.401 f
  normalizer_inst/U4290/ZN (ND2D4)                                 0.021     0.017      0.418 r
  normalizer_inst/n838 (net)                    3        0.008               0.000      0.418 r
  normalizer_inst/U2935/ZN (CKND3)                                 0.014     0.014      0.432 f
  normalizer_inst/n309 (net)                    2        0.007               0.000      0.432 f
  normalizer_inst/U4713/ZN (ND2D4)                                 0.025     0.015      0.447 r
  normalizer_inst/n2102 (net)                   1        0.009               0.000      0.447 r
  normalizer_inst/U6506/ZN (ND3D8)                                 0.029     0.021      0.468 f
  normalizer_inst/n7786 (net)                   4        0.010               0.000      0.468 f
  normalizer_inst/U4329/ZN (ND2D4)                                 0.031     0.025      0.493 r
  normalizer_inst/n7164 (net)                   7        0.016               0.000      0.493 r
  normalizer_inst/U7305/ZN (ND2D2)                                 0.024     0.018      0.511 f
  normalizer_inst/n2430 (net)                   1        0.004               0.000      0.511 f
  normalizer_inst/U1027/ZN (ND2D3)                                 0.025     0.020      0.531 r
  normalizer_inst/n1135 (net)                   5        0.009               0.000      0.531 r
  normalizer_inst/U3811/ZN (ND2D2)                                 0.018     0.017      0.548 f
  normalizer_inst/n5658 (net)                   1        0.004               0.000      0.548 f
  normalizer_inst/U2865/ZN (ND2D3)                                 0.022     0.017      0.564 r
  normalizer_inst/n6264 (net)                   3        0.007               0.000      0.564 r
  normalizer_inst/U969/ZN (CKND2D1)                                0.021     0.019      0.583 f
  normalizer_inst/n3401 (net)                   1        0.002               0.000      0.583 f
  normalizer_inst/U2857/ZN (CKND2)                                 0.015     0.014      0.596 r
  normalizer_inst/n9653 (net)                   2        0.003               0.000      0.596 r
  normalizer_inst/U9143/ZN (ND2D2)                                 0.022     0.018      0.614 f
  normalizer_inst/n5770 (net)                   4        0.005               0.000      0.614 f
  normalizer_inst/U9142/ZN (CKND2D0)                               0.047     0.032      0.646 r
  normalizer_inst/n5260 (net)                   1        0.002               0.000      0.646 r
  normalizer_inst/U5272/ZN (OAI22D2)                               0.022     0.022      0.668 f
  normalizer_inst/n1273 (net)                   1        0.001               0.000      0.668 f
  normalizer_inst/U880/ZN (CKND2D1)                                0.031     0.023      0.691 r
  normalizer_inst/n1272 (net)                   1        0.003               0.000      0.691 r
  normalizer_inst/U2033/ZN (ND2D2)                                 0.021     0.021      0.712 f
  normalizer_inst/n3571 (net)                   2        0.005               0.000      0.712 f
  normalizer_inst/U2765/ZN (ND2D3)                                 0.020     0.016      0.728 r
  normalizer_inst/n3535 (net)                   2        0.006               0.000      0.728 r
  normalizer_inst/U5299/ZN (CKND2D4)                               0.018     0.015      0.743 f
  normalizer_inst/n1395 (net)                   3        0.006               0.000      0.743 f
  normalizer_inst/U5325/ZN (ND2D4)                                 0.026     0.019      0.762 r
  normalizer_inst/n7598 (net)                   4        0.012               0.000      0.762 r
  normalizer_inst/U5343/ZN (ND2D8)                                 0.028     0.023      0.785 f
  normalizer_inst/n9746 (net)                   9        0.020               0.000      0.785 f
  normalizer_inst/U803/ZN (CKND2D1)                                0.021     0.019      0.804 r
  normalizer_inst/n4728 (net)                   1        0.001               0.000      0.804 r
  normalizer_inst/U4270/ZN (INVD1)                                 0.016     0.015      0.818 f
  normalizer_inst/n552 (net)                    1        0.003               0.000      0.818 f
  normalizer_inst/U4268/ZN (NR2XD2)                                0.029     0.021      0.839 r
  normalizer_inst/n691 (net)                    4        0.007               0.000      0.839 r
  normalizer_inst/U3945/ZN (CKND2D1)                               0.027     0.017      0.856 f
  normalizer_inst/n3395 (net)                   1        0.001               0.000      0.856 f
  normalizer_inst/U712/ZN (NR2D1)                                  0.051     0.036      0.892 r
  normalizer_inst/n9848 (net)                   3        0.003               0.000      0.892 r
  normalizer_inst/U5293/ZN (NR2XD1)                                0.023     0.023      0.915 f
  normalizer_inst/n1299 (net)                   2        0.003               0.000      0.915 f
  normalizer_inst/U5290/ZN (AOI21D2)                               0.035     0.027      0.942 r
  normalizer_inst/n1295 (net)                   1        0.002               0.000      0.942 r
  normalizer_inst/U5289/ZN (OAI21D2)                               0.027     0.028      0.970 f
  normalizer_inst/n6240 (net)                   3        0.004               0.000      0.970 f
  normalizer_inst/U1532/ZN (CKND2D0)                               0.029     0.023      0.993 r
  normalizer_inst/n6530 (net)                   1        0.001               0.000      0.993 r
  normalizer_inst/U680/ZN (CKND2D1)                                0.037     0.029      1.022 f
  normalizer_inst/n5747 (net)                   2        0.005               0.000      1.022 f
  normalizer_inst/U10052/ZN (ND2D2)                                0.017     0.016      1.037 r
  normalizer_inst/n6529 (net)                   1        0.002               0.000      1.037 r
  normalizer_inst/U10426/ZN (CKND2D2)                              0.020     0.016      1.053 f
  normalizer_inst/n7903 (net)                   1        0.004               0.000      1.053 f
  normalizer_inst/U10675/ZN (OAI21D4)                              0.035     0.026      1.079 r
  normalizer_inst/n7415 (net)                   3        0.007               0.000      1.079 r
  normalizer_inst/U6475/ZN (ND2D0)                                 0.023     0.023      1.102 f
  normalizer_inst/n4467 (net)                   1        0.001               0.000      1.102 f
  normalizer_inst/U4692/ZN (NR2XD0)                                0.048     0.034      1.135 r
  normalizer_inst/n9941 (net)                   2        0.003               0.000      1.135 r
  normalizer_inst/U4691/ZN (OAI21D2)                               0.034     0.023      1.158 f
  normalizer_inst/n9884 (net)                   2        0.003               0.000      1.158 f
  normalizer_inst/U4689/ZN (ND2D2)                                 0.022     0.020      1.178 r
  normalizer_inst/n804 (net)                    1        0.005               0.000      1.178 r
  normalizer_inst/U4686/ZN (ND2D4)                                 0.026     0.021      1.199 f
  normalizer_inst/n6536 (net)                   7        0.012               0.000      1.199 f
  normalizer_inst/U6491/ZN (ND3D4)                                 0.025     0.021      1.220 r
  normalizer_inst/n5081 (net)                   1        0.008               0.000      1.220 r
  normalizer_inst/U4728/ZN (ND3D8)                                 0.035     0.031      1.251 f
  normalizer_inst/n824 (net)                    5        0.018               0.000      1.251 f
  normalizer_inst/U4726/ZN (NR2D0)                                 0.043     0.036      1.287 r
  normalizer_inst/n1487 (net)                   1        0.001               0.000      1.287 r
  normalizer_inst/U3518/ZN (ND2D1)                                 0.024     0.024      1.311 f
  normalizer_inst/n2506 (net)                   1        0.002               0.000      1.311 f
  normalizer_inst/U2484/ZN (ND2D2)                                 0.025     0.020      1.331 r
  normalizer_inst/n5767 (net)                   4        0.006               0.000      1.331 r
  normalizer_inst/U7356/ZN (INVD0)                                 0.014     0.015      1.346 f
  normalizer_inst/n2476 (net)                   1        0.001               0.000      1.346 f
  normalizer_inst/U4277/ZN (ND2D1)                                 0.026     0.020      1.365 r
  normalizer_inst/n558 (net)                    2        0.003               0.000      1.365 r
  normalizer_inst/U3340/ZN (ND2D2)                                 0.015     0.014      1.380 f
  normalizer_inst/n10157 (net)                  2        0.002               0.000      1.380 f
  normalizer_inst/U362/ZN (INVD1)                                  0.019     0.016      1.395 r
  normalizer_inst/n10156 (net)                  2        0.002               0.000      1.395 r
  normalizer_inst/U6215/ZN (ND2D1)                                 0.016     0.015      1.411 f
  normalizer_inst/n4381 (net)                   1        0.001               0.000      1.411 f
  normalizer_inst/U7500/ZN (INVD1)                                 0.020     0.016      1.427 r
  normalizer_inst/n2633 (net)                   1        0.003               0.000      1.427 r
  normalizer_inst/U5412/ZN (ND2D2)                                 0.021     0.019      1.447 f
  normalizer_inst/n7443 (net)                   2        0.005               0.000      1.447 f
  normalizer_inst/U6366/ZN (ND2D2)                                 0.021     0.019      1.465 r
  normalizer_inst/n2632 (net)                   1        0.005               0.000      1.465 r
  normalizer_inst/U1509/ZN (ND2D4)                                 0.022     0.018      1.484 f
  normalizer_inst/n1396 (net)                   2        0.009               0.000      1.484 f
  normalizer_inst/U3264/ZN (ND2D8)                                 0.025     0.021      1.505 r
  normalizer_inst/n5665 (net)                  14        0.024               0.000      1.505 r
  normalizer_inst/U6907/ZN (INVD4)                                 0.017     0.016      1.521 f
  normalizer_inst/n5668 (net)                   9        0.014               0.000      1.521 f
  normalizer_inst/U1348/Z (CKAN2D0)                                0.019     0.034      1.555 f
  normalizer_inst/n28 (net)                     1        0.001               0.000      1.555 f
  normalizer_inst/U234/ZN (AOI21D1)                                0.045     0.038      1.592 r
  normalizer_inst/n5742 (net)                   1        0.002               0.000      1.592 r
  normalizer_inst/U7983/ZN (ND3D2)                                 0.040     0.033      1.625 f
  normalizer_inst/n7552 (net)                   5        0.005               0.000      1.625 f
  normalizer_inst/U7982/ZN (INVD0)                                 0.021     0.020      1.645 r
  normalizer_inst/n3296 (net)                   1        0.001               0.000      1.645 r
  normalizer_inst/U2295/ZN (ND2D0)                                 0.023     0.020      1.666 f
  normalizer_inst/n3295 (net)                   1        0.001               0.000      1.666 f
  normalizer_inst/U7981/ZN (NR2XD0)                                0.025     0.023      1.688 r
  normalizer_inst/n6223 (net)                   1        0.001               0.000      1.688 r
  normalizer_inst/U2285/ZN (ND2D1)                                 0.021     0.021      1.709 f
  normalizer_inst/n10212 (net)                  1        0.002               0.000      1.709 f
  normalizer_inst/U10720/ZN (CKND2)                                0.019     0.016      1.725 r
  normalizer_inst/n7140 (net)                   1        0.005               0.000      1.725 r
  normalizer_inst/U9035/ZN (ND2D4)                                 0.033     0.026      1.751 f
  normalizer_inst/n5073 (net)                   2        0.017               0.000      1.751 f
  normalizer_inst/U9034/ZN (NR2D8)                                 0.056     0.040      1.792 r
  normalizer_inst/n12221 (net)                 15        0.031               0.000      1.792 r
  normalizer_inst/U6691/ZN (CKND2D2)                               0.026     0.022      1.814 f
  normalizer_inst/n4509 (net)                   2        0.004               0.000      1.814 f
  normalizer_inst/U8701/ZN (CKND2D2)                               0.024     0.016      1.829 r
  normalizer_inst/n6961 (net)                   1        0.002               0.000      1.829 r
  normalizer_inst/U6377/ZN (NR2XD1)                                0.017     0.018      1.847 f
  normalizer_inst/n6960 (net)                   1        0.002               0.000      1.847 f
  normalizer_inst/U10618/ZN (ND3D2)                                0.027     0.016      1.863 r
  normalizer_inst/n10243 (net)                  2        0.004               0.000      1.863 r
  normalizer_inst/U8/ZN (ND3D1)                                    0.037     0.029      1.892 f
  normalizer_inst/n10302 (net)                  1        0.002               0.000      1.892 f
  normalizer_inst/U10492/ZN (AOI211D2)                             0.048     0.035      1.927 r
  normalizer_inst/n10403 (net)                  1        0.001               0.000      1.927 r
  normalizer_inst/U6836/ZN (OAI21D1)                               0.027     0.024      1.952 f
  normalizer_inst/n10455 (net)                  1        0.002               0.000      1.952 f
  normalizer_inst/U7019/ZN (ND3D2)                                 0.028     0.018      1.969 r
  normalizer_inst/n12335 (net)                  2        0.003               0.000      1.969 r
  normalizer_inst/div_out_1_reg_1__1_/D (DFQD1)                    0.028     0.000      1.969 r
  data arrival time                                                                     1.969

  clock clk1 (rise edge)                                                     2.000      2.000
  clock network delay (ideal)                                                0.000      2.000
  normalizer_inst/div_out_1_reg_1__1_/CP (DFQD1)                             0.000      2.000 r
  library setup time                                                        -0.020      1.980
  data required time                                                                    1.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.980
  data arrival time                                                                    -1.969
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.010


  Startpoint: normalizer_inst/shift_reg_0__0__0_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: normalizer_inst/sum_reg_12_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_normalizer_BW_PSUM11_COL8_W_OUT11_7 ZeroWireload tcbn65gplustc
  normalizer_BW_PSUM11_COL8_W_OUT11 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  normalizer_inst/shift_reg_0__0__0_/CP (DFQD1)                    0.000     0.000      0.000 r
  normalizer_inst/shift_reg_0__0__0_/Q (DFQD1)                     0.027     0.087      0.087 f
  normalizer_inst/N411 (net)                    6        0.006               0.000      0.087 f
  normalizer_inst/U9394/ZN (NR2D0)                                 0.051     0.037      0.124 r
  normalizer_inst/n12139 (net)                  2        0.002               0.000      0.124 r
  normalizer_inst/U12260/ZN (CKND2D0)                              0.040     0.035      0.159 f
  normalizer_inst/n12134 (net)                  3        0.002               0.000      0.159 f
  normalizer_inst/U12286/ZN (CKND2D0)                              0.038     0.031      0.190 r
  normalizer_inst/n12135 (net)                  1        0.002               0.000      0.190 r
  normalizer_inst/U9686/ZN (XNR2D0)                                0.056     0.072      0.262 r
  normalizer_inst/data_1[3] (net)               3        0.004               0.000      0.262 r
  normalizer_inst/U12326/S (FA1D0)                                 0.024     0.101      0.363 f
  normalizer_inst/n12168 (net)                  1        0.001               0.000      0.363 f
  normalizer_inst/U12327/CO (FA1D0)                                0.025     0.099      0.462 f
  normalizer_inst/n12170 (net)                  1        0.001               0.000      0.462 f
  normalizer_inst/U12330/CO (FA1D0)                                0.025     0.053      0.515 f
  normalizer_inst/n12176 (net)                  1        0.001               0.000      0.515 f
  normalizer_inst/U1319/CO (FA1D0)                                 0.025     0.053      0.568 f
  normalizer_inst/n12185 (net)                  1        0.001               0.000      0.568 f
  normalizer_inst/U12342/CO (FA1D0)                                0.025     0.053      0.621 f
  normalizer_inst/n12190 (net)                  1        0.001               0.000      0.621 f
  normalizer_inst/U82/CO (FA1D0)                                   0.025     0.053      0.674 f
  normalizer_inst/n12203 (net)                  1        0.001               0.000      0.674 f
  normalizer_inst/U12364/CO (FA1D0)                                0.031     0.060      0.733 f
  normalizer_inst/n12207 (net)                  1        0.002               0.000      0.733 f
  normalizer_inst/U2973/CO (FA1D1)                                 0.018     0.040      0.773 f
  normalizer_inst/n12211 (net)                  1        0.001               0.000      0.773 f
  normalizer_inst/U12367/CO (FA1D0)                                0.031     0.058      0.831 f
  normalizer_inst/n12215 (net)                  1        0.002               0.000      0.831 f
  normalizer_inst/U2961/CO (FA1D1)                                 0.021     0.043      0.874 f
  normalizer_inst/n12218 (net)                  1        0.002               0.000      0.874 f
  normalizer_inst/U12368/S (HA1D0)                                 0.019     0.049      0.923 r
  normalizer_inst/n12217 (net)                  1        0.001               0.000      0.923 r
  normalizer_inst/U1688/Z (AN2D0)                                  0.026     0.037      0.961 r
  normalizer_inst/n12312 (net)                  1        0.001               0.000      0.961 r
  normalizer_inst/sum_reg_12_/D (DFQD4)                            0.026     0.000      0.961 r
  data arrival time                                                                     0.961

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  normalizer_inst/sum_reg_12_/CP (DFQD4)                                     0.000      1.000 r
  library setup time                                                        -0.023      0.977
  data required time                                                                    0.977
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.977
  data arrival time                                                                    -0.961
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.017


  Startpoint: normalizer_inst/sum_reg_1_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: normalizer_inst/div_out_2_reg_1__1_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_normalizer_BW_PSUM11_COL8_W_OUT11_5 ZeroWireload tcbn65gplustc
  normalizer_BW_PSUM11_COL8_W_OUT11 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  normalizer_inst/sum_reg_1_/CP (DFQD4)                            0.000     0.000      0.000 r
  normalizer_inst/sum_reg_1_/Q (DFQD4)                             0.025     0.084      0.084 f
  normalizer_inst/sum[1] (net)                  3        0.013               0.000      0.084 f
  normalizer_inst/U1197/Z (BUFFD2)                                 0.016     0.032      0.115 f
  normalizer_inst/n2069 (net)                   2        0.005               0.000      0.115 f
  normalizer_inst/U9095/ZN (XNR2D4)                                0.037     0.060      0.176 f
  normalizer_inst/n7269 (net)                   9        0.016               0.000      0.176 f
  normalizer_inst/U9246/ZN (CKND2D0)                               0.024     0.023      0.199 r
  normalizer_inst/n6036 (net)                   1        0.001               0.000      0.199 r
  normalizer_inst/U10175/ZN (INVD0)                                0.017     0.017      0.215 f
  normalizer_inst/n6035 (net)                   1        0.002               0.000      0.215 f
  normalizer_inst/U10174/ZN (NR2XD1)                               0.022     0.017      0.233 r
  normalizer_inst/n9120 (net)                   3        0.002               0.000      0.233 r
  normalizer_inst/U10542/ZN (CKND2D0)                              0.033     0.026      0.259 f
  normalizer_inst/n8123 (net)                   2        0.002               0.000      0.259 f
  normalizer_inst/U1710/ZN (CKND2D0)                               0.023     0.021      0.280 r
  normalizer_inst/n7953 (net)                   1        0.001               0.000      0.280 r
  normalizer_inst/U2968/Z (CKAN2D0)                                0.036     0.047      0.327 r
  normalizer_inst/n5350 (net)                   1        0.002               0.000      0.327 r
  normalizer_inst/U4462/ZN (OAI211D2)                              0.031     0.033      0.360 f
  normalizer_inst/n669 (net)                    1        0.002               0.000      0.360 f
  normalizer_inst/U4461/ZN (ND2D2)                                 0.021     0.019      0.379 r
  normalizer_inst/n4426 (net)                   3        0.004               0.000      0.379 r
  normalizer_inst/U7146/Z (BUFFD2)                                 0.024     0.030      0.409 r
  normalizer_inst/n3592 (net)                   2        0.007               0.000      0.409 r
  normalizer_inst/U6532/ZN (ND2D2)                                 0.014     0.014      0.423 f
  normalizer_inst/n2109 (net)                   1        0.002               0.000      0.423 f
  normalizer_inst/U6531/ZN (CKND2)                                 0.017     0.014      0.437 r
  normalizer_inst/n2108 (net)                   1        0.005               0.000      0.437 r
  normalizer_inst/U6466/ZN (NR2D4)                                 0.016     0.013      0.450 f
  normalizer_inst/n7956 (net)                   2        0.010               0.000      0.450 f
  normalizer_inst/U10324/ZN (NR2D8)                                0.035     0.028      0.478 r
  normalizer_inst/n9208 (net)                   9        0.016               0.000      0.478 r
  normalizer_inst/U1033/ZN (CKND2)                                 0.020     0.020      0.498 f
  normalizer_inst/n6247 (net)                   6        0.007               0.000      0.498 f
  normalizer_inst/U1024/ZN (CKND2D1)                               0.030     0.020      0.517 r
  normalizer_inst/n1484 (net)                   2        0.002               0.000      0.517 r
  normalizer_inst/U5535/ZN (ND2D1)                                 0.017     0.018      0.536 f
  normalizer_inst/n2500 (net)                   1        0.001               0.000      0.536 f
  normalizer_inst/U993/ZN (INVD1)                                  0.014     0.013      0.548 r
  normalizer_inst/n2257 (net)                   1        0.001               0.000      0.548 r
  normalizer_inst/U5436/Z (CKXOR2D1)                               0.026     0.062      0.610 f
  normalizer_inst/n1413 (net)                   1        0.002               0.000      0.610 f
  normalizer_inst/U5435/ZN (ND2D2)                                 0.033     0.027      0.637 r
  normalizer_inst/n1490 (net)                   5        0.009               0.000      0.637 r
  normalizer_inst/U5437/ZN (ND2D2)                                 0.016     0.018      0.654 f
  normalizer_inst/n1414 (net)                   1        0.002               0.000      0.654 f
  normalizer_inst/U927/ZN (NR2D2)                                  0.045     0.033      0.688 r
  normalizer_inst/n9281 (net)                   2        0.006               0.000      0.688 r
  normalizer_inst/U7596/ZN (NR2XD3)                                0.019     0.018      0.706 f
  normalizer_inst/n2752 (net)                   2        0.006               0.000      0.706 f
  normalizer_inst/U6242/ZN (ND4D3)                                 0.026     0.018      0.724 r
  normalizer_inst/n2750 (net)                   1        0.004               0.000      0.724 r
  normalizer_inst/U3328/ZN (ND3D3)                                 0.029     0.025      0.749 f
  normalizer_inst/n380 (net)                    1        0.005               0.000      0.749 f
  normalizer_inst/U3327/ZN (ND2D4)                                 0.030     0.023      0.773 r
  normalizer_inst/n1456 (net)                   6        0.014               0.000      0.773 r
  normalizer_inst/U1245/ZN (AOI21D1)                               0.027     0.022      0.795 f
  normalizer_inst/n661 (net)                    1        0.002               0.000      0.795 f
  normalizer_inst/U4446/ZN (CKND2D2)                               0.023     0.021      0.816 r
  normalizer_inst/n3994 (net)                   2        0.003               0.000      0.816 r
  normalizer_inst/U7137/ZN (ND3D2)                                 0.019     0.017      0.833 f
  normalizer_inst/n3459 (net)                   1        0.001               0.000      0.833 f
  normalizer_inst/U8084/ZN (ND2D1)                                 0.027     0.020      0.853 r
  normalizer_inst/n3455 (net)                   1        0.003               0.000      0.853 r
  normalizer_inst/U2688/ZN (CKND2D3)                               0.022     0.020      0.873 f
  normalizer_inst/n3454 (net)                   1        0.007               0.000      0.873 f
  normalizer_inst/U8083/ZN (NR2XD4)                                0.033     0.029      0.902 r
  normalizer_inst/n7712 (net)                   7        0.018               0.000      0.902 r
  normalizer_inst/U8861/ZN (CKND2D2)                               0.040     0.025      0.927 f
  normalizer_inst/n10485 (net)                  3        0.007               0.000      0.927 f
  normalizer_inst/U6534/ZN (OAI21D4)                               0.034     0.024      0.951 r
  normalizer_inst/n3742 (net)                   2        0.006               0.000      0.951 r
  normalizer_inst/U8277/ZN (ND2D2)                                 0.017     0.016      0.967 f
  normalizer_inst/n5248 (net)                   2        0.002               0.000      0.967 f
  normalizer_inst/U8276/ZN (NR2XD1)                                0.019     0.016      0.982 r
  normalizer_inst/n3740 (net)                   1        0.002               0.000      0.982 r
  normalizer_inst/U8275/ZN (NR2XD1)                                0.014     0.012      0.994 f
  normalizer_inst/n5249 (net)                   1        0.001               0.000      0.994 f
  normalizer_inst/U9135/ZN (CKND2D1)                               0.025     0.019      1.013 r
  normalizer_inst/n10569 (net)                  1        0.002               0.000      1.013 r
  normalizer_inst/U11810/ZN (XNR2D1)                               0.025     0.053      1.066 r
  normalizer_inst/n10570 (net)                  1        0.002               0.000      1.066 r
  normalizer_inst/U8369/ZN (ND2D2)                                 0.017     0.015      1.081 f
  normalizer_inst/n3903 (net)                   1        0.002               0.000      1.081 f
  normalizer_inst/U7821/ZN (ND2D2)                                 0.018     0.016      1.097 r
  normalizer_inst/n3056 (net)                   1        0.004               0.000      1.097 r
  normalizer_inst/U7820/ZN (INVD3)                                 0.015     0.014      1.111 f
  normalizer_inst/n4876 (net)                   3        0.009               0.000      1.111 f
  normalizer_inst/U7927/ZN (ND2D4)                                 0.016     0.012      1.123 r
  normalizer_inst/n5821 (net)                   4        0.005               0.000      1.123 r
  normalizer_inst/U7952/ZN (INVD1)                                 0.011     0.011      1.134 f
  normalizer_inst/n3246 (net)                   2        0.002               0.000      1.134 f
  normalizer_inst/U10259/ZN (ND2D1)                                0.024     0.014      1.149 r
  normalizer_inst/n6245 (net)                   2        0.002               0.000      1.149 r
  normalizer_inst/U2558/ZN (INVD1)                                 0.013     0.013      1.162 f
  normalizer_inst/n10645 (net)                  2        0.002               0.000      1.162 f
  normalizer_inst/U606/ZN (NR2XD0)                                 0.025     0.019      1.181 r
  normalizer_inst/n10590 (net)                  1        0.001               0.000      1.181 r
  normalizer_inst/U10944/Z (AN2XD1)                                0.036     0.041      1.222 r
  normalizer_inst/n8166 (net)                   1        0.005               0.000      1.222 r
  normalizer_inst/U6921/ZN (ND2D4)                                 0.023     0.021      1.244 f
  normalizer_inst/n7125 (net)                   1        0.009               0.000      1.244 f
  normalizer_inst/U7439/ZN (ND2D8)                                 0.028     0.022      1.266 r
  normalizer_inst/n2542 (net)                  16        0.027               0.000      1.266 r
  normalizer_inst/U5427/ZN (CKND2)                                 0.013     0.013      1.279 f
  normalizer_inst/n1405 (net)                   2        0.003               0.000      1.279 f
  normalizer_inst/U5425/ZN (ND2D2)                                 0.018     0.013      1.292 r
  normalizer_inst/n3901 (net)                   2        0.003               0.000      1.292 r
  normalizer_inst/U5988/ZN (ND2D2)                                 0.018     0.016      1.308 f
  normalizer_inst/n4237 (net)                   2        0.004               0.000      1.308 f
  normalizer_inst/U5560/ZN (CKND2)                                 0.013     0.012      1.321 r
  normalizer_inst/n1496 (net)                   2        0.003               0.000      1.321 r
  normalizer_inst/U503/ZN (CKND2D1)                                0.019     0.016      1.337 f
  normalizer_inst/n7701 (net)                   1        0.002               0.000      1.337 f
  normalizer_inst/U484/ZN (INR2XD1)                                0.048     0.032      1.369 r
  normalizer_inst/n10801 (net)                  3        0.007               0.000      1.369 r
  normalizer_inst/U5958/ZN (OAI21D4)                               0.025     0.024      1.393 f
  normalizer_inst/n7678 (net)                   1        0.004               0.000      1.393 f
  normalizer_inst/U8397/ZN (AOI21D4)                               0.041     0.036      1.429 r
  normalizer_inst/n10763 (net)                  3        0.007               0.000      1.429 r
  normalizer_inst/U5559/ZN (OAI211D4)                              0.043     0.032      1.461 f
  normalizer_inst/n1495 (net)                   4        0.009               0.000      1.461 f
  normalizer_inst/U5556/ZN (ND2D4)                                 0.024     0.022      1.483 r
  normalizer_inst/n7662 (net)                   1        0.009               0.000      1.483 r
  normalizer_inst/U4049/ZN (ND2D8)                                 0.028     0.025      1.508 f
  normalizer_inst/n675 (net)                   10        0.024               0.000      1.508 f
  normalizer_inst/U4468/ZN (ND2D3)                                 0.022     0.020      1.528 r
  normalizer_inst/n3713 (net)                   5        0.006               0.000      1.528 r
  normalizer_inst/U324/ZN (INVD1)                                  0.012     0.013      1.541 f
  normalizer_inst/n2169 (net)                   1        0.002               0.000      1.541 f
  normalizer_inst/U6758/ZN (ND2D2)                                 0.017     0.012      1.553 r
  normalizer_inst/n2744 (net)                   2        0.003               0.000      1.553 r
  normalizer_inst/U7587/ZN (INVD0)                                 0.016     0.015      1.568 f
  normalizer_inst/n2945 (net)                   1        0.002               0.000      1.568 f
  normalizer_inst/U7734/ZN (NR2XD1)                                0.017     0.013      1.581 r
  normalizer_inst/n2943 (net)                   1        0.001               0.000      1.581 r
  normalizer_inst/U7733/ZN (ND3D1)                                 0.040     0.029      1.610 f
  normalizer_inst/n11934 (net)                  3        0.003               0.000      1.610 f
  normalizer_inst/U1433/Z (AN2XD1)                                 0.020     0.037      1.647 f
  normalizer_inst/n110 (net)                    2        0.004               0.000      1.647 f
  normalizer_inst/U6996/ZN (CKND2D2)                               0.017     0.017      1.664 r
  normalizer_inst/n2984 (net)                   1        0.002               0.000      1.664 r
  normalizer_inst/U7763/ZN (CKND2D2)                               0.018     0.016      1.679 f
  normalizer_inst/n2980 (net)                   1        0.004               0.000      1.679 f
  normalizer_inst/U7762/ZN (AOI21D4)                               0.048     0.029      1.709 r
  normalizer_inst/n10895 (net)                  1        0.009               0.000      1.709 r
  normalizer_inst/U8514/ZN (ND2D8)                                 0.031     0.029      1.738 f
  normalizer_inst/n8173 (net)                   6        0.024               0.000      1.738 f
  normalizer_inst/U167/ZN (CKND4)                                  0.020     0.019      1.757 r
  normalizer_inst/n7034 (net)                   3        0.010               0.000      1.757 r
  normalizer_inst/U10205/ZN (ND2D4)                                0.017     0.016      1.773 f
  normalizer_inst/n6557 (net)                   1        0.007               0.000      1.773 f
  normalizer_inst/U4056/ZN (INVD6)                                 0.024     0.019      1.792 r
  normalizer_inst/n1546 (net)                   8        0.020               0.000      1.792 r
  normalizer_inst/U5636/ZN (CKND2D2)                               0.022     0.019      1.812 f
  normalizer_inst/n12072 (net)                  3        0.004               0.000      1.812 f
  normalizer_inst/U8856/ZN (CKND2D1)                               0.025     0.019      1.831 r
  normalizer_inst/n4742 (net)                   1        0.002               0.000      1.831 r
  normalizer_inst/U6961/ZN (NR2XD1)                                0.024     0.022      1.853 f
  normalizer_inst/n12086 (net)                  3        0.004               0.000      1.853 f
  normalizer_inst/U8855/ZN (OAI22D2)                               0.041     0.029      1.883 r
  normalizer_inst/n5780 (net)                   1        0.001               0.000      1.883 r
  normalizer_inst/U6958/ZN (ND2D1)                                 0.022     0.022      1.905 f
  normalizer_inst/n5779 (net)                   1        0.002               0.000      1.905 f
  normalizer_inst/U6296/ZN (CKND2D2)                               0.016     0.015      1.920 r
  normalizer_inst/n5776 (net)                   1        0.002               0.000      1.920 r
  normalizer_inst/U10062/ZN (NR2XD1)                               0.021     0.014      1.933 f
  normalizer_inst/n5771 (net)                   1        0.002               0.000      1.933 f
  normalizer_inst/U10061/ZN (ND2D2)                                0.020     0.018      1.951 r
  normalizer_inst/n12337 (net)                  3        0.004               0.000      1.951 r
  normalizer_inst/div_out_2_reg_1__1_/D (DFQD1)                    0.020     0.000      1.951 r
  data arrival time                                                                     1.951

  clock clk1 (rise edge)                                                     2.000      2.000
  clock network delay (ideal)                                                0.000      2.000
  normalizer_inst/div_out_2_reg_1__1_/CP (DFQD1)                             0.000      2.000 r
  library setup time                                                        -0.019      1.981
  data required time                                                                    1.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.981
  data arrival time                                                                    -1.951
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.030


  Startpoint: normalizer_inst/sum_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: normalizer_inst/div_out_1_reg_0__1_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_normalizer_BW_PSUM11_COL8_W_OUT11_5 ZeroWireload tcbn65gplustc
  normalizer_BW_PSUM11_COL8_W_OUT11 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  normalizer_inst/sum_reg_3_/CP (DFQD4)                            0.000     0.000      0.000 r
  normalizer_inst/sum_reg_3_/Q (DFQD4)                             0.023     0.073      0.073 r
  normalizer_inst/sum[3] (net)                  3        0.009               0.000      0.073 r
  normalizer_inst/U9183/Z (BUFFD16)                                0.029     0.036      0.110 r
  normalizer_inst/n12242 (net)                 35        0.058               0.000      0.110 r
  normalizer_inst/U1211/ZN (INVD3)                                 0.013     0.012      0.122 f
  normalizer_inst/n4389 (net)                   1        0.005               0.000      0.122 f
  normalizer_inst/U5440/ZN (ND2D4)                                 0.017     0.012      0.134 r
  normalizer_inst/n1416 (net)                   2        0.006               0.000      0.134 r
  normalizer_inst/U5438/ZN (INVD3)                                 0.013     0.013      0.147 f
  normalizer_inst/n4088 (net)                   1        0.008               0.000      0.147 f
  normalizer_inst/U3674/ZN (CKND2D8)                               0.029     0.021      0.168 r
  normalizer_inst/n513 (net)                    5        0.021               0.000      0.168 r
  normalizer_inst/U4221/ZN (ND2D3)                                 0.036     0.029      0.197 f
  normalizer_inst/n7186 (net)                   7        0.014               0.000      0.197 f
  normalizer_inst/U8700/ZN (NR2XD0)                                0.048     0.036      0.233 r
  normalizer_inst/n5804 (net)                   2        0.003               0.000      0.233 r
  normalizer_inst/U1402/Z (CKAN2D0)                                0.025     0.044      0.278 r
  normalizer_inst/n79 (net)                     1        0.001               0.000      0.278 r
  normalizer_inst/U3880/ZN (ND2D1)                                 0.018     0.017      0.294 f
  normalizer_inst/n1748 (net)                   1        0.001               0.000      0.294 f
  normalizer_inst/U5841/ZN (ND2D1)                                 0.024     0.019      0.313 r
  normalizer_inst/n1723 (net)                   1        0.003               0.000      0.313 r
  normalizer_inst/U4832/ZN (ND2D2)                                 0.023     0.021      0.335 f
  normalizer_inst/n904 (net)                    2        0.005               0.000      0.335 f
  normalizer_inst/U4171/ZN (INVD4)                                 0.030     0.024      0.359 r
  normalizer_inst/n1010 (net)                   9        0.018               0.000      0.359 r
  normalizer_inst/U5834/ZN (ND3D4)                                 0.039     0.030      0.389 f
  normalizer_inst/n3137 (net)                   4        0.012               0.000      0.389 f
  normalizer_inst/U6767/ZN (ND2D4)                                 0.027     0.024      0.412 r
  normalizer_inst/n4249 (net)                   5        0.012               0.000      0.412 r
  normalizer_inst/U3154/ZN (INVD3)                                 0.012     0.012      0.424 f
  normalizer_inst/n2563 (net)                   2        0.004               0.000      0.424 f
  normalizer_inst/U6371/ZN (ND2D2)                                 0.021     0.015      0.439 r
  normalizer_inst/n2067 (net)                   1        0.005               0.000      0.439 r
  normalizer_inst/U4133/ZN (ND2D4)                                 0.026     0.021      0.460 f
  normalizer_inst/n1024 (net)                   5        0.012               0.000      0.460 f
  normalizer_inst/U4968/ZN (ND2D4)                                 0.026     0.021      0.481 r
  normalizer_inst/n1569 (net)                   5        0.013               0.000      0.481 r
  normalizer_inst/U3416/ZN (ND2D3)                                 0.019     0.017      0.498 f
  normalizer_inst/n901 (net)                    2        0.005               0.000      0.498 f
  normalizer_inst/U3212/ZN (ND2D3)                                 0.018     0.016      0.514 r
  normalizer_inst/n514 (net)                    2        0.005               0.000      0.514 r
  normalizer_inst/U3893/ZN (ND2D3)                                 0.021     0.018      0.533 f
  normalizer_inst/n1112 (net)                   2        0.007               0.000      0.533 f
  normalizer_inst/U3921/ZN (ND2D4)                                 0.019     0.016      0.549 r
  normalizer_inst/n1032 (net)                   4        0.007               0.000      0.549 r
  normalizer_inst/U4979/ZN (ND2D4)                                 0.030     0.022      0.571 f
  normalizer_inst/n1746 (net)                   8        0.014               0.000      0.571 f
  normalizer_inst/U4485/ZN (ND2D2)                                 0.021     0.020      0.591 r
  normalizer_inst/n2686 (net)                   2        0.004               0.000      0.591 r
  normalizer_inst/U1500/ZN (ND2D2)                                 0.040     0.024      0.615 f
  normalizer_inst/n4183 (net)                   3        0.008               0.000      0.615 f
  normalizer_inst/U8215/ZN (OAI21D2)                               0.034     0.029      0.644 r
  normalizer_inst/n3628 (net)                   1        0.002               0.000      0.644 r
  normalizer_inst/U6505/ZN (NR2D2)                                 0.015     0.015      0.659 f
  normalizer_inst/n8536 (net)                   4        0.004               0.000      0.659 f
  normalizer_inst/U867/ZN (NR2D1)                                  0.052     0.034      0.694 r
  normalizer_inst/n4502 (net)                   1        0.004               0.000      0.694 r
  normalizer_inst/U4220/ZN (NR2D3)                                 0.021     0.019      0.712 f
  normalizer_inst/n512 (net)                    2        0.007               0.000      0.712 f
  normalizer_inst/U4218/ZN (NR2D4)                                 0.054     0.039      0.752 r
  normalizer_inst/n5991 (net)                   3        0.015               0.000      0.752 r
  normalizer_inst/U3862/ZN (NR2D1)                                 0.021     0.019      0.771 f
  normalizer_inst/n1702 (net)                   1        0.002               0.000      0.771 f
  normalizer_inst/U4566/ZN (CKND2D2)                               0.029     0.021      0.792 r
  normalizer_inst/n3284 (net)                   2        0.005               0.000      0.792 r
  normalizer_inst/U7974/ZN (ND2D2)                                 0.015     0.017      0.809 f
  normalizer_inst/n4446 (net)                   1        0.002               0.000      0.809 f
  normalizer_inst/U3936/ZN (NR2D2)                                 0.038     0.029      0.838 r
  normalizer_inst/n4943 (net)                   1        0.005               0.000      0.838 r
  normalizer_inst/U6211/ZN (NR2D4)                                 0.018     0.017      0.856 f
  normalizer_inst/n5891 (net)                   6        0.009               0.000      0.856 f
  normalizer_inst/U3414/ZN (INVD2)                                 0.014     0.013      0.869 r
  normalizer_inst/n1706 (net)                   2        0.003               0.000      0.869 r
  normalizer_inst/U4138/ZN (ND2D1)                                 0.026     0.019      0.888 f
  normalizer_inst/n8680 (net)                   2        0.003               0.000      0.888 f
  normalizer_inst/U8932/ZN (CKND2D2)                               0.019     0.017      0.905 r
  normalizer_inst/n4890 (net)                   1        0.002               0.000      0.905 r
  normalizer_inst/U8871/ZN (ND2D2)                                 0.021     0.018      0.922 f
  normalizer_inst/n4763 (net)                   2        0.005               0.000      0.922 f
  normalizer_inst/U2651/ZN (ND2D3)                                 0.024     0.020      0.942 r
  normalizer_inst/n5839 (net)                   2        0.008               0.000      0.942 r
  normalizer_inst/U6562/ZN (ND2D3)                                 0.024     0.020      0.962 f
  normalizer_inst/n6054 (net)                   5        0.007               0.000      0.962 f
  normalizer_inst/U1383/Z (AN2XD1)                                 0.010     0.024      0.986 f
  normalizer_inst/n53 (net)                     1        0.001               0.000      0.986 f
  normalizer_inst/U3206/ZN (NR2XD0)                                0.032     0.022      1.008 r
  normalizer_inst/n4106 (net)                   1        0.002               0.000      1.008 r
  normalizer_inst/U8468/Z (CKXOR2D1)                               0.025     0.052      1.060 f
  normalizer_inst/n8707 (net)                   1        0.002               0.000      1.060 f
  normalizer_inst/U3213/ZN (ND2D2)                                 0.022     0.019      1.079 r
  normalizer_inst/n7997 (net)                   1        0.005               0.000      1.079 r
  normalizer_inst/U619/ZN (ND3D4)                                  0.036     0.032      1.111 f
  normalizer_inst/n8846 (net)                   7        0.010               0.000      1.111 f
  normalizer_inst/U1368/ZN (NR2D2)                                 0.032     0.027      1.137 r
  normalizer_inst/n8849 (net)                   2        0.003               0.000      1.137 r
  normalizer_inst/U7853/ZN (OAI21D2)                               0.027     0.024      1.162 f
  normalizer_inst/n3111 (net)                   1        0.004               0.000      1.162 f
  normalizer_inst/U4829/ZN (AOI21D4)                               0.047     0.031      1.192 r
  normalizer_inst/n1916 (net)                   4        0.009               0.000      1.192 r
  normalizer_inst/U6093/ZN (NR2D1)                                 0.037     0.021      1.213 f
  normalizer_inst/n4110 (net)                   1        0.003               0.000      1.213 f
  normalizer_inst/U2534/ZN (NR2XD2)                                0.034     0.027      1.240 r
  normalizer_inst/n7167 (net)                   1        0.008               0.000      1.240 r
  normalizer_inst/U6688/ZN (ND3D8)                                 0.034     0.032      1.272 f
  normalizer_inst/n7623 (net)                  10        0.018               0.000      1.272 f
  normalizer_inst/U6214/ZN (NR2D2)                                 0.020     0.019      1.290 r
  normalizer_inst/n4892 (net)                   1        0.001               0.000      1.290 r
  normalizer_inst/U460/ZN (NR2XD0)                                 0.026     0.022      1.312 f
  normalizer_inst/n3808 (net)                   1        0.003               0.000      1.312 f
  normalizer_inst/U4175/ZN (ND3D2)                                 0.033     0.027      1.339 r
  normalizer_inst/n4139 (net)                   7        0.007               0.000      1.339 r
  normalizer_inst/U397/ZN (ND2D1)                                  0.066     0.028      1.367 f
  normalizer_inst/n615 (net)                    3        0.004               0.000      1.367 f
  normalizer_inst/U4368/ZN (OAI21D2)                               0.040     0.035      1.402 r
  normalizer_inst/n8996 (net)                   3        0.003               0.000      1.402 r
  normalizer_inst/U3818/ZN (AOI21D1)                               0.021     0.019      1.421 f
  normalizer_inst/n879 (net)                    1        0.001               0.000      1.421 f
  normalizer_inst/U3806/Z (OA21D2)                                 0.023     0.047      1.468 f
  normalizer_inst/n4815 (net)                   1        0.005               0.000      1.468 f
  normalizer_inst/U4942/ZN (ND2D4)                                 0.026     0.020      1.488 r
  normalizer_inst/n991 (net)                    7        0.012               0.000      1.488 r
  normalizer_inst/U3817/ZN (INVD3)                                 0.013     0.014      1.502 f
  normalizer_inst/n893 (net)                    2        0.007               0.000      1.502 f
  normalizer_inst/U4328/ZN (ND2D4)                                 0.028     0.019      1.521 r
  normalizer_inst/n592 (net)                    8        0.014               0.000      1.521 r
  normalizer_inst/U4325/ZN (NR2D2)                                 0.025     0.015      1.535 f
  normalizer_inst/n3814 (net)                   1        0.004               0.000      1.535 f
  normalizer_inst/U3209/ZN (NR2D4)                                 0.025     0.021      1.557 r
  normalizer_inst/n981 (net)                    2        0.005               0.000      1.557 r
  normalizer_inst/U297/ZN (ND2D3)                                  0.028     0.023      1.580 f
  normalizer_inst/n779 (net)                    6        0.010               0.000      1.580 f
  normalizer_inst/U275/ZN (ND2D1)                                  0.031     0.019      1.598 r
  normalizer_inst/n11375 (net)                  2        0.002               0.000      1.598 r
  normalizer_inst/U241/ZN (OAI21D1)                                0.024     0.026      1.624 f
  normalizer_inst/n11275 (net)                  2        0.002               0.000      1.624 f
  normalizer_inst/U215/ZN (CKND2D1)                                0.028     0.021      1.645 r
  normalizer_inst/n531 (net)                    1        0.002               0.000      1.645 r
  normalizer_inst/U4238/ZN (ND2D2)                                 0.024     0.021      1.667 f
  normalizer_inst/n618 (net)                    5        0.006               0.000      1.667 f
  normalizer_inst/U4150/ZN (ND2D2)                                 0.014     0.014      1.681 r
  normalizer_inst/n2275 (net)                   1        0.002               0.000      1.681 r
  normalizer_inst/U4882/ZN (ND2D2)                                 0.029     0.020      1.701 f
  normalizer_inst/n939 (net)                    5        0.007               0.000      1.701 f
  normalizer_inst/U3275/ZN (ND2D2)                                 0.021     0.019      1.720 r
  normalizer_inst/n2272 (net)                   1        0.005               0.000      1.720 r
  normalizer_inst/U7158/ZN (ND2D4)                                 0.027     0.021      1.741 f
  normalizer_inst/n4950 (net)                   3        0.013               0.000      1.741 f
  normalizer_inst/U8963/ZN (NR2XD4)                                0.043     0.031      1.772 r
  normalizer_inst/n12241 (net)                 15        0.025               0.000      1.772 r
  normalizer_inst/U4495/ZN (CKND2D2)                               0.024     0.021      1.793 f
  normalizer_inst/n1751 (net)                   3        0.004               0.000      1.793 f
  normalizer_inst/U1398/Z (CKAN2D0)                                0.019     0.035      1.829 f
  normalizer_inst/n75 (net)                     1        0.001               0.000      1.829 f
  normalizer_inst/U8818/ZN (ND3D1)                                 0.021     0.018      1.847 r
  normalizer_inst/n4776 (net)                   1        0.001               0.000      1.847 r
  normalizer_inst/U29/ZN (ND2D1)                                   0.025     0.022      1.869 f
  normalizer_inst/n777 (net)                    2        0.003               0.000      1.869 f
  normalizer_inst/U13/ZN (NR2XD0)                                  0.038     0.031      1.900 r
  normalizer_inst/n11389 (net)                  1        0.002               0.000      1.900 r
  normalizer_inst/U7045/ZN (ND3D2)                                 0.027     0.026      1.926 f
  normalizer_inst/n11430 (net)                  1        0.003               0.000      1.926 f
  normalizer_inst/U5024/ZN (ND3D2)                                 0.026     0.023      1.949 r
  normalizer_inst/n12333 (net)                  3        0.005               0.000      1.949 r
  normalizer_inst/div_out_1_reg_0__1_/D (DFQD1)                    0.026     0.000      1.949 r
  data arrival time                                                                     1.949

  clock clk1 (rise edge)                                                     2.000      2.000
  clock network delay (ideal)                                                0.000      2.000
  normalizer_inst/div_out_1_reg_0__1_/CP (DFQD1)                             0.000      2.000 r
  library setup time                                                        -0.020      1.980
  data required time                                                                    1.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.980
  data arrival time                                                                    -1.949
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.031


  Startpoint: normalizer_inst/sum_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: normalizer_inst/div_out_2_reg_0__1_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_normalizer_BW_PSUM11_COL8_W_OUT11_5 ZeroWireload tcbn65gplustc
  normalizer_BW_PSUM11_COL8_W_OUT11 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  normalizer_inst/sum_reg_3_/CP (DFQD4)                            0.000     0.000      0.000 r
  normalizer_inst/sum_reg_3_/Q (DFQD4)                             0.023     0.073      0.073 r
  normalizer_inst/sum[3] (net)                  3        0.009               0.000      0.073 r
  normalizer_inst/U9183/Z (BUFFD16)                                0.029     0.036      0.110 r
  normalizer_inst/n12242 (net)                 35        0.058               0.000      0.110 r
  normalizer_inst/U1211/ZN (INVD3)                                 0.013     0.012      0.122 f
  normalizer_inst/n4389 (net)                   1        0.005               0.000      0.122 f
  normalizer_inst/U5440/ZN (ND2D4)                                 0.017     0.012      0.134 r
  normalizer_inst/n1416 (net)                   2        0.006               0.000      0.134 r
  normalizer_inst/U5438/ZN (INVD3)                                 0.013     0.013      0.147 f
  normalizer_inst/n4088 (net)                   1        0.008               0.000      0.147 f
  normalizer_inst/U3674/ZN (CKND2D8)                               0.029     0.021      0.168 r
  normalizer_inst/n513 (net)                    5        0.021               0.000      0.168 r
  normalizer_inst/U4073/ZN (ND2D4)                                 0.021     0.020      0.188 f
  normalizer_inst/n5711 (net)                   6        0.009               0.000      0.188 f
  normalizer_inst/U9865/Z (CKAN2D0)                                0.017     0.034      0.222 f
  normalizer_inst/n5499 (net)                   1        0.001               0.000      0.222 f
  normalizer_inst/U1146/ZN (NR2XD0)                                0.062     0.040      0.262 r
  normalizer_inst/n9041 (net)                   3        0.005               0.000      0.262 r
  normalizer_inst/U5693/ZN (INVD0)                                 0.023     0.019      0.281 f
  normalizer_inst/n1585 (net)                   1        0.001               0.000      0.281 f
  normalizer_inst/U5692/ZN (NR2XD0)                                0.025     0.023      0.304 r
  normalizer_inst/n1586 (net)                   1        0.001               0.000      0.304 r
  normalizer_inst/U3586/ZN (ND2D1)                                 0.021     0.021      0.325 f
  normalizer_inst/n4615 (net)                   1        0.002               0.000      0.325 f
  normalizer_inst/U3662/ZN (ND2D2)                                 0.023     0.018      0.342 r
  normalizer_inst/n416 (net)                    1        0.005               0.000      0.342 r
  normalizer_inst/U3635/ZN (ND2D4)                                 0.024     0.022      0.364 f
  normalizer_inst/n1196 (net)                   4        0.012               0.000      0.364 f
  normalizer_inst/U3584/ZN (INVD4)                                 0.019     0.018      0.382 r
  normalizer_inst/n2844 (net)                   4        0.010               0.000      0.382 r
  normalizer_inst/U6756/ZN (ND2D4)                                 0.028     0.022      0.404 f
  normalizer_inst/n2604 (net)                   5        0.014               0.000      0.404 f
  normalizer_inst/U5885/ZN (ND2D4)                                 0.017     0.016      0.421 r
  normalizer_inst/n1759 (net)                   3        0.006               0.000      0.421 r
  normalizer_inst/U1059/ZN (CKND3)                                 0.013     0.013      0.433 f
  normalizer_inst/n1890 (net)                   2        0.006               0.000      0.433 f
  normalizer_inst/U1054/ZN (CKND2D2)                               0.028     0.018      0.451 r
  normalizer_inst/n1987 (net)                   1        0.005               0.000      0.451 r
  normalizer_inst/U3127/ZN (ND2D4)                                 0.024     0.021      0.473 f
  normalizer_inst/n1140 (net)                   2        0.011               0.000      0.473 f
  normalizer_inst/U3648/ZN (ND2D2)                                 0.024     0.021      0.494 r
  normalizer_inst/n6809 (net)                   3        0.006               0.000      0.494 r
  normalizer_inst/U7617/ZN (ND2D2)                                 0.020     0.018      0.512 f
  normalizer_inst/n2875 (net)                   2        0.004               0.000      0.512 f
  normalizer_inst/U1020/ZN (ND2D3)                                 0.025     0.018      0.530 r
  normalizer_inst/n1182 (net)                   4        0.008               0.000      0.530 r
  normalizer_inst/U992/ZN (ND2D3)                                  0.024     0.020      0.550 f
  normalizer_inst/n1137 (net)                   4        0.007               0.000      0.550 f
  normalizer_inst/U960/ZN (ND3D1)                                  0.030     0.023      0.573 r
  normalizer_inst/n5830 (net)                   3        0.003               0.000      0.573 r
  normalizer_inst/U5765/ZN (ND2D1)                                 0.024     0.023      0.596 f
  normalizer_inst/n1640 (net)                   1        0.002               0.000      0.596 f
  normalizer_inst/U2830/ZN (NR2D2)                                 0.039     0.031      0.627 r
  normalizer_inst/n1639 (net)                   1        0.005               0.000      0.627 r
  normalizer_inst/U4601/ZN (ND2D4)                                 0.026     0.025      0.652 f
  normalizer_inst/n746 (net)                    4        0.011               0.000      0.652 f
  normalizer_inst/U4600/ZN (ND2D4)                                 0.018     0.015      0.666 r
  normalizer_inst/n2567 (net)                   4        0.005               0.000      0.666 r
  normalizer_inst/U3397/ZN (OAI21D2)                               0.023     0.019      0.685 f
  normalizer_inst/n6835 (net)                   3        0.003               0.000      0.685 f
  normalizer_inst/U3396/ZN (ND2D1)                                 0.022     0.018      0.703 r
  normalizer_inst/n3626 (net)                   1        0.002               0.000      0.703 r
  normalizer_inst/U3199/ZN (ND2D2)                                 0.030     0.022      0.725 f
  normalizer_inst/n1138 (net)                   4        0.007               0.000      0.725 f
  normalizer_inst/U5095/ZN (OAI21D4)                               0.056     0.039      0.765 r
  normalizer_inst/n6806 (net)                   6        0.014               0.000      0.765 r
  normalizer_inst/U3169/ZN (INVD2)                                 0.023     0.020      0.785 f
  normalizer_inst/n5177 (net)                   3        0.006               0.000      0.785 f
  normalizer_inst/U4061/ZN (ND2D2)                                 0.016     0.014      0.799 r
  normalizer_inst/n4059 (net)                   2        0.002               0.000      0.799 r
  normalizer_inst/U805/ZN (ND2D1)                                  0.023     0.019      0.818 f
  normalizer_inst/n6832 (net)                   1        0.002               0.000      0.818 f
  normalizer_inst/U5675/ZN (OAI22D2)                               0.060     0.043      0.860 r
  normalizer_inst/n6831 (net)                   1        0.005               0.000      0.860 r
  normalizer_inst/U9157/ZN (NR2D4)                                 0.023     0.019      0.879 f
  normalizer_inst/n8146 (net)                   5        0.009               0.000      0.879 f
  normalizer_inst/U1978/ZN (CKND2)                                 0.015     0.014      0.893 r
  normalizer_inst/n4407 (net)                   2        0.003               0.000      0.893 r
  normalizer_inst/U6086/ZN (ND2D2)                                 0.018     0.014      0.907 f
  normalizer_inst/n2880 (net)                   2        0.003               0.000      0.907 f
  normalizer_inst/U6084/ZN (ND2D2)                                 0.015     0.013      0.920 r
  normalizer_inst/n1908 (net)                   1        0.002               0.000      0.920 r
  normalizer_inst/U5146/ZN (ND2D2)                                 0.017     0.014      0.933 f
  normalizer_inst/n1181 (net)                   2        0.003               0.000      0.933 f
  normalizer_inst/U698/ZN (ND2D2)                                  0.031     0.021      0.955 r
  normalizer_inst/n3762 (net)                   2        0.008               0.000      0.955 r
  normalizer_inst/U1534/ZN (ND3D3)                                 0.029     0.024      0.978 f
  normalizer_inst/n2575 (net)                   1        0.005               0.000      0.978 f
  normalizer_inst/U6519/ZN (ND2D4)                                 0.021     0.019      0.998 r
  normalizer_inst/n2879 (net)                   2        0.009               0.000      0.998 r
  normalizer_inst/U7461/ZN (ND2D4)                                 0.027     0.020      1.017 f
  normalizer_inst/n2801 (net)                   3        0.011               0.000      1.017 f
  normalizer_inst/U1455/Z (AN2XD1)                                 0.013     0.026      1.044 f
  normalizer_inst/n127 (net)                    1        0.002               0.000      1.044 f
  normalizer_inst/U2620/ZN (CKND2D2)                               0.033     0.021      1.065 r
  normalizer_inst/n5233 (net)                   2        0.006               0.000      1.065 r
  normalizer_inst/U3639/ZN (ND3D4)                                 0.034     0.031      1.096 f
  normalizer_inst/n3643 (net)                   5        0.009               0.000      1.096 f
  normalizer_inst/U5922/ZN (ND2D2)                                 0.022     0.019      1.115 r
  normalizer_inst/n1792 (net)                   3        0.004               0.000      1.115 r
  normalizer_inst/U5738/ZN (ND2D2)                                 0.015     0.016      1.131 f
  normalizer_inst/n3250 (net)                   1        0.002               0.000      1.131 f
  normalizer_inst/U6152/ZN (ND2D2)                                 0.017     0.015      1.146 r
  normalizer_inst/n2805 (net)                   3        0.003               0.000      1.146 r
  normalizer_inst/U5122/ZN (NR2XD1)                                0.015     0.012      1.158 f
  normalizer_inst/n1977 (net)                   1        0.002               0.000      1.158 f
  normalizer_inst/U6149/ZN (NR2XD1)                                0.021     0.016      1.175 r
  normalizer_inst/n1974 (net)                   1        0.002               0.000      1.175 r
  normalizer_inst/U5552/ZN (ND2D2)                                 0.017     0.016      1.191 f
  normalizer_inst/n1493 (net)                   2        0.003               0.000      1.191 f
  normalizer_inst/U5550/ZN (INVD1)                                 0.038     0.026      1.216 r
  normalizer_inst/n7194 (net)                   5        0.006               0.000      1.216 r
  normalizer_inst/U9486/ZN (INVD0)                                 0.017     0.017      1.233 f
  normalizer_inst/n7506 (net)                   1        0.001               0.000      1.233 f
  normalizer_inst/U10834/ZN (CKND2D1)                              0.029     0.021      1.254 r
  normalizer_inst/n7504 (net)                   1        0.002               0.000      1.254 r
  normalizer_inst/U6725/ZN (ND3D2)                                 0.026     0.024      1.277 f
  normalizer_inst/n11035 (net)                  1        0.002               0.000      1.277 f
  normalizer_inst/U10930/ZN (CKND2)                                0.016     0.015      1.292 r
  normalizer_inst/n8089 (net)                   2        0.003               0.000      1.292 r
  normalizer_inst/U10929/ZN (ND2D0)                                0.023     0.020      1.312 f
  normalizer_inst/n8088 (net)                   1        0.001               0.000      1.312 f
  normalizer_inst/U1582/ZN (CKND2D1)                               0.031     0.025      1.337 r
  normalizer_inst/n8087 (net)                   2        0.003               0.000      1.337 r
  normalizer_inst/U8452/ZN (CKND2D2)                               0.034     0.017      1.354 f
  normalizer_inst/n4069 (net)                   1        0.003               0.000      1.354 f
  normalizer_inst/U5148/ZN (NR2D3)                                 0.029     0.025      1.379 r
  normalizer_inst/n11189 (net)                  4        0.004               0.000      1.379 r
  normalizer_inst/U8099/ZN (NR2XD1)                                0.023     0.019      1.399 f
  normalizer_inst/n11032 (net)                  2        0.002               0.000      1.399 f
  normalizer_inst/U8297/ZN (ND2D1)                                 0.024     0.021      1.420 r
  normalizer_inst/n3787 (net)                   1        0.003               0.000      1.420 r
  normalizer_inst/U6334/ZN (ND2D2)                                 0.019     0.019      1.439 f
  normalizer_inst/n2057 (net)                   1        0.004               0.000      1.439 f
  normalizer_inst/U6333/ZN (AOI21D4)                               0.046     0.029      1.467 r
  normalizer_inst/n7597 (net)                   1        0.009               0.000      1.467 r
  normalizer_inst/U10357/ZN (ND2D8)                                0.037     0.033      1.500 f
  normalizer_inst/n8161 (net)                  16        0.031               0.000      1.500 f
  normalizer_inst/U3388/ZN (CKND3)                                 0.024     0.022      1.522 r
  normalizer_inst/n1172 (net)                   1        0.009               0.000      1.522 r
  normalizer_inst/U3853/ZN (NR2D8)                                 0.013     0.012      1.534 f
  normalizer_inst/n7324 (net)                   6        0.013               0.000      1.534 f
  normalizer_inst/U6770/ZN (AOI22D4)                               0.043     0.033      1.567 r
  normalizer_inst/n2173 (net)                   1        0.005               0.000      1.567 r
  normalizer_inst/U6055/ZN (ND2D4)                                 0.030     0.026      1.593 f
  normalizer_inst/n1885 (net)                   7        0.012               0.000      1.593 f
  normalizer_inst/U6052/ZN (INVD1)                                 0.019     0.018      1.611 r
  normalizer_inst/n2710 (net)                   1        0.002               0.000      1.611 r
  normalizer_inst/U7569/ZN (CKND2D2)                               0.020     0.014      1.625 f
  normalizer_inst/n11574 (net)                  3        0.003               0.000      1.625 f
  normalizer_inst/U1283/ZN (ND2D1)                                 0.028     0.017      1.642 r
  normalizer_inst/n2707 (net)                   2        0.002               0.000      1.642 r
  normalizer_inst/U2325/ZN (INVD1)                                 0.014     0.014      1.656 f
  normalizer_inst/n230 (net)                    2        0.002               0.000      1.656 f
  normalizer_inst/U184/ZN (CKND2D1)                                0.031     0.021      1.677 r
  normalizer_inst/n7472 (net)                   2        0.003               0.000      1.677 r
  normalizer_inst/U6159/ZN (NR2XD1)                                0.016     0.016      1.693 f
  normalizer_inst/n1984 (net)                   1        0.002               0.000      1.693 f
  normalizer_inst/U6155/ZN (ND2D2)                                 0.022     0.017      1.710 r
  normalizer_inst/n2772 (net)                   1        0.005               0.000      1.710 r
  normalizer_inst/U5926/ZN (ND2D4)                                 0.030     0.024      1.734 f
  normalizer_inst/n1793 (net)                   7        0.014               0.000      1.734 f
  normalizer_inst/U3866/ZN (NR2D0)                                 0.039     0.031      1.765 r
  normalizer_inst/n11510 (net)                  1        0.001               0.000      1.765 r
  normalizer_inst/U5207/ZN (IAO22D2)                               0.025     0.055      1.820 f
  normalizer_inst/n3911 (net)                   2        0.006               0.000      1.820 f
  normalizer_inst/U6439/ZN (ND3D2)                                 0.027     0.020      1.840 r
  normalizer_inst/n4625 (net)                   2        0.005               0.000      1.840 r
  normalizer_inst/U8782/ZN (ND2D2)                                 0.016     0.017      1.856 f
  normalizer_inst/n4617 (net)                   1        0.002               0.000      1.856 f
  normalizer_inst/U8100/ZN (NR2D2)                                 0.022     0.020      1.877 r
  normalizer_inst/n4616 (net)                   1        0.002               0.000      1.877 r
  normalizer_inst/U8781/ZN (NR2XD1)                                0.015     0.016      1.893 f
  normalizer_inst/n11531 (net)                  1        0.002               0.000      1.893 f
  normalizer_inst/U10712/ZN (NR2XD1)                               0.021     0.016      1.909 r
  normalizer_inst/n7590 (net)                   1        0.002               0.000      1.909 r
  normalizer_inst/U10697/ZN (OAI211D2)                             0.032     0.021      1.929 f
  normalizer_inst/n7588 (net)                   1        0.002               0.000      1.929 f
  normalizer_inst/U9008/ZN (ND2D2)                                 0.018     0.017      1.947 r
  normalizer_inst/n12336 (net)                  3        0.003               0.000      1.947 r
  normalizer_inst/div_out_2_reg_0__1_/D (DFQD1)                    0.018     0.000      1.947 r
  data arrival time                                                                     1.947

  clock clk1 (rise edge)                                                     2.000      2.000
  clock network delay (ideal)                                                0.000      2.000
  normalizer_inst/div_out_2_reg_0__1_/CP (DFQD1)                             0.000      2.000 r
  library setup time                                                        -0.018      1.982
  data required time                                                                    1.982
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.982
  data arrival time                                                                    -1.947
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.035


  Startpoint: normalizer_inst/shift_reg_0__0__0_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: normalizer_inst/sum_reg_11_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_normalizer_BW_PSUM11_COL8_W_OUT11_7 ZeroWireload tcbn65gplustc
  normalizer_BW_PSUM11_COL8_W_OUT11 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  normalizer_inst/shift_reg_0__0__0_/CP (DFQD1)                    0.000     0.000      0.000 r
  normalizer_inst/shift_reg_0__0__0_/Q (DFQD1)                     0.027     0.087      0.087 f
  normalizer_inst/N411 (net)                    6        0.006               0.000      0.087 f
  normalizer_inst/U9394/ZN (NR2D0)                                 0.051     0.037      0.124 r
  normalizer_inst/n12139 (net)                  2        0.002               0.000      0.124 r
  normalizer_inst/U12260/ZN (CKND2D0)                              0.040     0.035      0.159 f
  normalizer_inst/n12134 (net)                  3        0.002               0.000      0.159 f
  normalizer_inst/U12286/ZN (CKND2D0)                              0.038     0.031      0.190 r
  normalizer_inst/n12135 (net)                  1        0.002               0.000      0.190 r
  normalizer_inst/U9686/ZN (XNR2D0)                                0.056     0.072      0.262 r
  normalizer_inst/data_1[3] (net)               3        0.004               0.000      0.262 r
  normalizer_inst/U12326/S (FA1D0)                                 0.024     0.101      0.363 f
  normalizer_inst/n12168 (net)                  1        0.001               0.000      0.363 f
  normalizer_inst/U12327/CO (FA1D0)                                0.025     0.099      0.462 f
  normalizer_inst/n12170 (net)                  1        0.001               0.000      0.462 f
  normalizer_inst/U12330/CO (FA1D0)                                0.025     0.053      0.515 f
  normalizer_inst/n12176 (net)                  1        0.001               0.000      0.515 f
  normalizer_inst/U1319/CO (FA1D0)                                 0.025     0.053      0.568 f
  normalizer_inst/n12185 (net)                  1        0.001               0.000      0.568 f
  normalizer_inst/U12342/CO (FA1D0)                                0.025     0.053      0.621 f
  normalizer_inst/n12190 (net)                  1        0.001               0.000      0.621 f
  normalizer_inst/U82/CO (FA1D0)                                   0.025     0.053      0.674 f
  normalizer_inst/n12203 (net)                  1        0.001               0.000      0.674 f
  normalizer_inst/U12364/CO (FA1D0)                                0.031     0.060      0.733 f
  normalizer_inst/n12207 (net)                  1        0.002               0.000      0.733 f
  normalizer_inst/U2973/CO (FA1D1)                                 0.018     0.040      0.773 f
  normalizer_inst/n12211 (net)                  1        0.001               0.000      0.773 f
  normalizer_inst/U12367/CO (FA1D0)                                0.031     0.058      0.831 f
  normalizer_inst/n12215 (net)                  1        0.002               0.000      0.831 f
  normalizer_inst/U2961/S (FA1D1)                                  0.018     0.053      0.885 r
  normalizer_inst/n12214 (net)                  1        0.001               0.000      0.885 r
  normalizer_inst/U1689/Z (AN2D0)                                  0.026     0.037      0.922 r
  normalizer_inst/n12313 (net)                  1        0.001               0.000      0.922 r
  normalizer_inst/sum_reg_11_/D (DFQD4)                            0.026     0.000      0.922 r
  data arrival time                                                                     0.922

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  normalizer_inst/sum_reg_11_/CP (DFQD4)                                     0.000      1.000 r
  library setup time                                                        -0.023      0.977
  data required time                                                                    0.977
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.977
  data arrival time                                                                    -0.922
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.056


  Startpoint: normalizer_inst/shift_reg_0__0__0_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: normalizer_inst/sum_reg_10_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_normalizer_BW_PSUM11_COL8_W_OUT11_7 ZeroWireload tcbn65gplustc
  normalizer_BW_PSUM11_COL8_W_OUT11 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  normalizer_inst/shift_reg_0__0__0_/CP (DFQD1)                    0.000     0.000      0.000 r
  normalizer_inst/shift_reg_0__0__0_/Q (DFQD1)                     0.027     0.087      0.087 f
  normalizer_inst/N411 (net)                    6        0.006               0.000      0.087 f
  normalizer_inst/U9394/ZN (NR2D0)                                 0.051     0.037      0.124 r
  normalizer_inst/n12139 (net)                  2        0.002               0.000      0.124 r
  normalizer_inst/U12260/ZN (CKND2D0)                              0.040     0.035      0.159 f
  normalizer_inst/n12134 (net)                  3        0.002               0.000      0.159 f
  normalizer_inst/U12286/ZN (CKND2D0)                              0.038     0.031      0.190 r
  normalizer_inst/n12135 (net)                  1        0.002               0.000      0.190 r
  normalizer_inst/U9686/ZN (XNR2D0)                                0.056     0.072      0.262 r
  normalizer_inst/data_1[3] (net)               3        0.004               0.000      0.262 r
  normalizer_inst/U12326/S (FA1D0)                                 0.024     0.101      0.363 f
  normalizer_inst/n12168 (net)                  1        0.001               0.000      0.363 f
  normalizer_inst/U12327/CO (FA1D0)                                0.025     0.099      0.462 f
  normalizer_inst/n12170 (net)                  1        0.001               0.000      0.462 f
  normalizer_inst/U12330/CO (FA1D0)                                0.025     0.053      0.515 f
  normalizer_inst/n12176 (net)                  1        0.001               0.000      0.515 f
  normalizer_inst/U1319/CO (FA1D0)                                 0.025     0.053      0.568 f
  normalizer_inst/n12185 (net)                  1        0.001               0.000      0.568 f
  normalizer_inst/U12342/CO (FA1D0)                                0.025     0.053      0.621 f
  normalizer_inst/n12190 (net)                  1        0.001               0.000      0.621 f
  normalizer_inst/U82/CO (FA1D0)                                   0.025     0.053      0.674 f
  normalizer_inst/n12203 (net)                  1        0.001               0.000      0.674 f
  normalizer_inst/U12364/CO (FA1D0)                                0.031     0.060      0.733 f
  normalizer_inst/n12207 (net)                  1        0.002               0.000      0.733 f
  normalizer_inst/U2973/CO (FA1D1)                                 0.018     0.040      0.773 f
  normalizer_inst/n12211 (net)                  1        0.001               0.000      0.773 f
  normalizer_inst/U12367/S (FA1D0)                                 0.022     0.061      0.834 r
  normalizer_inst/n12210 (net)                  1        0.001               0.000      0.834 r
  normalizer_inst/U1690/Z (AN2D0)                                  0.026     0.038      0.872 r
  normalizer_inst/n12314 (net)                  1        0.001               0.000      0.872 r
  normalizer_inst/sum_reg_10_/D (DFQD4)                            0.026     0.000      0.872 r
  data arrival time                                                                     0.872

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  normalizer_inst/sum_reg_10_/CP (DFQD4)                                     0.000      1.000 r
  library setup time                                                        -0.023      0.977
  data required time                                                                    0.977
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.977
  data arrival time                                                                    -0.872
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.105


  Startpoint: normalizer_inst/shift_reg_0__0__0_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: normalizer_inst/sum_reg_9_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_normalizer_BW_PSUM11_COL8_W_OUT11_7 ZeroWireload tcbn65gplustc
  normalizer_BW_PSUM11_COL8_W_OUT11 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  normalizer_inst/shift_reg_0__0__0_/CP (DFQD1)                    0.000     0.000      0.000 r
  normalizer_inst/shift_reg_0__0__0_/Q (DFQD1)                     0.027     0.087      0.087 f
  normalizer_inst/N411 (net)                    6        0.006               0.000      0.087 f
  normalizer_inst/U9394/ZN (NR2D0)                                 0.051     0.037      0.124 r
  normalizer_inst/n12139 (net)                  2        0.002               0.000      0.124 r
  normalizer_inst/U12260/ZN (CKND2D0)                              0.040     0.035      0.159 f
  normalizer_inst/n12134 (net)                  3        0.002               0.000      0.159 f
  normalizer_inst/U12286/ZN (CKND2D0)                              0.038     0.031      0.190 r
  normalizer_inst/n12135 (net)                  1        0.002               0.000      0.190 r
  normalizer_inst/U9686/ZN (XNR2D0)                                0.056     0.072      0.262 r
  normalizer_inst/data_1[3] (net)               3        0.004               0.000      0.262 r
  normalizer_inst/U12326/S (FA1D0)                                 0.024     0.101      0.363 f
  normalizer_inst/n12168 (net)                  1        0.001               0.000      0.363 f
  normalizer_inst/U12327/CO (FA1D0)                                0.025     0.099      0.462 f
  normalizer_inst/n12170 (net)                  1        0.001               0.000      0.462 f
  normalizer_inst/U12330/CO (FA1D0)                                0.025     0.053      0.515 f
  normalizer_inst/n12176 (net)                  1        0.001               0.000      0.515 f
  normalizer_inst/U1319/CO (FA1D0)                                 0.025     0.053      0.568 f
  normalizer_inst/n12185 (net)                  1        0.001               0.000      0.568 f
  normalizer_inst/U12342/CO (FA1D0)                                0.025     0.053      0.621 f
  normalizer_inst/n12190 (net)                  1        0.001               0.000      0.621 f
  normalizer_inst/U82/CO (FA1D0)                                   0.025     0.053      0.674 f
  normalizer_inst/n12203 (net)                  1        0.001               0.000      0.674 f
  normalizer_inst/U12364/CO (FA1D0)                                0.031     0.060      0.733 f
  normalizer_inst/n12207 (net)                  1        0.002               0.000      0.733 f
  normalizer_inst/U2973/S (FA1D1)                                  0.018     0.053      0.787 r
  normalizer_inst/n12206 (net)                  1        0.001               0.000      0.787 r
  normalizer_inst/U1694/Z (AN2D0)                                  0.026     0.037      0.824 r
  normalizer_inst/n12315 (net)                  1        0.001               0.000      0.824 r
  normalizer_inst/sum_reg_9_/D (DFQD4)                             0.026     0.000      0.824 r
  data arrival time                                                                     0.824

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  normalizer_inst/sum_reg_9_/CP (DFQD4)                                      0.000      1.000 r
  library setup time                                                        -0.023      0.977
  data required time                                                                    0.977
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.977
  data arrival time                                                                    -0.824
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.154


  Startpoint: normalizer_inst/sum_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: normalizer_inst/div_out_2_reg_0__2_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_normalizer_BW_PSUM11_COL8_W_OUT11_5 ZeroWireload tcbn65gplustc
  normalizer_BW_PSUM11_COL8_W_OUT11 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  normalizer_inst/sum_reg_3_/CP (DFQD4)                            0.000     0.000      0.000 r
  normalizer_inst/sum_reg_3_/Q (DFQD4)                             0.023     0.073      0.073 r
  normalizer_inst/sum[3] (net)                  3        0.009               0.000      0.073 r
  normalizer_inst/U9183/Z (BUFFD16)                                0.029     0.036      0.110 r
  normalizer_inst/n12242 (net)                 35        0.058               0.000      0.110 r
  normalizer_inst/U1211/ZN (INVD3)                                 0.013     0.012      0.122 f
  normalizer_inst/n4389 (net)                   1        0.005               0.000      0.122 f
  normalizer_inst/U5440/ZN (ND2D4)                                 0.017     0.012      0.134 r
  normalizer_inst/n1416 (net)                   2        0.006               0.000      0.134 r
  normalizer_inst/U5438/ZN (INVD3)                                 0.013     0.013      0.147 f
  normalizer_inst/n4088 (net)                   1        0.008               0.000      0.147 f
  normalizer_inst/U3674/ZN (CKND2D8)                               0.029     0.021      0.168 r
  normalizer_inst/n513 (net)                    5        0.021               0.000      0.168 r
  normalizer_inst/U4073/ZN (ND2D4)                                 0.021     0.020      0.188 f
  normalizer_inst/n5711 (net)                   6        0.009               0.000      0.188 f
  normalizer_inst/U9865/Z (CKAN2D0)                                0.017     0.034      0.222 f
  normalizer_inst/n5499 (net)                   1        0.001               0.000      0.222 f
  normalizer_inst/U1146/ZN (NR2XD0)                                0.062     0.040      0.262 r
  normalizer_inst/n9041 (net)                   3        0.005               0.000      0.262 r
  normalizer_inst/U5693/ZN (INVD0)                                 0.023     0.019      0.281 f
  normalizer_inst/n1585 (net)                   1        0.001               0.000      0.281 f
  normalizer_inst/U5692/ZN (NR2XD0)                                0.025     0.023      0.304 r
  normalizer_inst/n1586 (net)                   1        0.001               0.000      0.304 r
  normalizer_inst/U3586/ZN (ND2D1)                                 0.021     0.021      0.325 f
  normalizer_inst/n4615 (net)                   1        0.002               0.000      0.325 f
  normalizer_inst/U3662/ZN (ND2D2)                                 0.023     0.018      0.342 r
  normalizer_inst/n416 (net)                    1        0.005               0.000      0.342 r
  normalizer_inst/U3635/ZN (ND2D4)                                 0.024     0.022      0.364 f
  normalizer_inst/n1196 (net)                   4        0.012               0.000      0.364 f
  normalizer_inst/U3584/ZN (INVD4)                                 0.019     0.018      0.382 r
  normalizer_inst/n2844 (net)                   4        0.010               0.000      0.382 r
  normalizer_inst/U6756/ZN (ND2D4)                                 0.028     0.022      0.404 f
  normalizer_inst/n2604 (net)                   5        0.014               0.000      0.404 f
  normalizer_inst/U5885/ZN (ND2D4)                                 0.017     0.016      0.421 r
  normalizer_inst/n1759 (net)                   3        0.006               0.000      0.421 r
  normalizer_inst/U1059/ZN (CKND3)                                 0.013     0.013      0.433 f
  normalizer_inst/n1890 (net)                   2        0.006               0.000      0.433 f
  normalizer_inst/U1054/ZN (CKND2D2)                               0.028     0.018      0.451 r
  normalizer_inst/n1987 (net)                   1        0.005               0.000      0.451 r
  normalizer_inst/U3127/ZN (ND2D4)                                 0.024     0.021      0.473 f
  normalizer_inst/n1140 (net)                   2        0.011               0.000      0.473 f
  normalizer_inst/U3648/ZN (ND2D2)                                 0.024     0.021      0.494 r
  normalizer_inst/n6809 (net)                   3        0.006               0.000      0.494 r
  normalizer_inst/U7617/ZN (ND2D2)                                 0.020     0.018      0.512 f
  normalizer_inst/n2875 (net)                   2        0.004               0.000      0.512 f
  normalizer_inst/U1020/ZN (ND2D3)                                 0.025     0.018      0.530 r
  normalizer_inst/n1182 (net)                   4        0.008               0.000      0.530 r
  normalizer_inst/U992/ZN (ND2D3)                                  0.024     0.020      0.550 f
  normalizer_inst/n1137 (net)                   4        0.007               0.000      0.550 f
  normalizer_inst/U960/ZN (ND3D1)                                  0.030     0.023      0.573 r
  normalizer_inst/n5830 (net)                   3        0.003               0.000      0.573 r
  normalizer_inst/U5765/ZN (ND2D1)                                 0.024     0.023      0.596 f
  normalizer_inst/n1640 (net)                   1        0.002               0.000      0.596 f
  normalizer_inst/U2830/ZN (NR2D2)                                 0.039     0.031      0.627 r
  normalizer_inst/n1639 (net)                   1        0.005               0.000      0.627 r
  normalizer_inst/U4601/ZN (ND2D4)                                 0.026     0.025      0.652 f
  normalizer_inst/n746 (net)                    4        0.011               0.000      0.652 f
  normalizer_inst/U4600/ZN (ND2D4)                                 0.018     0.015      0.666 r
  normalizer_inst/n2567 (net)                   4        0.005               0.000      0.666 r
  normalizer_inst/U3397/ZN (OAI21D2)                               0.023     0.019      0.685 f
  normalizer_inst/n6835 (net)                   3        0.003               0.000      0.685 f
  normalizer_inst/U3396/ZN (ND2D1)                                 0.022     0.018      0.703 r
  normalizer_inst/n3626 (net)                   1        0.002               0.000      0.703 r
  normalizer_inst/U3199/ZN (ND2D2)                                 0.030     0.022      0.725 f
  normalizer_inst/n1138 (net)                   4        0.007               0.000      0.725 f
  normalizer_inst/U5095/ZN (OAI21D4)                               0.056     0.039      0.765 r
  normalizer_inst/n6806 (net)                   6        0.014               0.000      0.765 r
  normalizer_inst/U3204/ZN (ND2D4)                                 0.034     0.031      0.796 f
  normalizer_inst/n1671 (net)                   4        0.015               0.000      0.796 f
  normalizer_inst/U3203/ZN (CKND2)                                 0.016     0.014      0.810 r
  normalizer_inst/n1846 (net)                   1        0.002               0.000      0.810 r
  normalizer_inst/U3849/ZN (ND2D2)                                 0.023     0.017      0.827 f
  normalizer_inst/n1566 (net)                   2        0.005               0.000      0.827 f
  normalizer_inst/U5664/ZN (ND3D2)                                 0.026     0.019      0.846 r
  normalizer_inst/n1847 (net)                   2        0.004               0.000      0.846 r
  normalizer_inst/U5867/ZN (INR2D2)                                0.012     0.010      0.855 f
  normalizer_inst/n1745 (net)                   1        0.001               0.000      0.855 f
  normalizer_inst/U778/ZN (NR2D1)                                  0.043     0.029      0.884 r
  normalizer_inst/n5712 (net)                   2        0.003               0.000      0.884 r
  normalizer_inst/U7701/ZN (CKND2D2)                               0.019     0.017      0.901 f
  normalizer_inst/n2896 (net)                   1        0.002               0.000      0.901 f
  normalizer_inst/U3930/ZN (ND2D2)                                 0.017     0.016      0.917 r
  normalizer_inst/n1790 (net)                   2        0.003               0.000      0.917 r
  normalizer_inst/U3657/ZN (ND2D2)                                 0.019     0.016      0.933 f
  normalizer_inst/n7197 (net)                   2        0.004               0.000      0.933 f
  normalizer_inst/U3656/ZN (ND2D2)                                 0.014     0.012      0.945 r
  normalizer_inst/n1152 (net)                   1        0.002               0.000      0.945 r
  normalizer_inst/U3375/ZN (CKND2D2)                               0.013     0.012      0.957 f
  normalizer_inst/n1150 (net)                   1        0.002               0.000      0.957 f
  normalizer_inst/U2635/ZN (ND2D2)                                 0.030     0.020      0.977 r
  normalizer_inst/n1739 (net)                   5        0.008               0.000      0.977 r
  normalizer_inst/U1457/Z (CKAN2D0)                                0.023     0.040      1.017 r
  normalizer_inst/n129 (net)                    1        0.001               0.000      1.017 r
  normalizer_inst/U1337/Z (OR2D1)                                  0.022     0.033      1.050 r
  normalizer_inst/n17 (net)                     1        0.003               0.000      1.050 r
  normalizer_inst/U6203/ZN (ND3D2)                                 0.024     0.025      1.075 f
  normalizer_inst/n6847 (net)                   1        0.002               0.000      1.075 f
  normalizer_inst/U3261/ZN (ND3D2)                                 0.029     0.023      1.098 r
  normalizer_inst/n1887 (net)                   2        0.006               0.000      1.098 r
  normalizer_inst/U4091/ZN (ND2D4)                                 0.027     0.023      1.121 f
  normalizer_inst/n1907 (net)                   6        0.013               0.000      1.121 f
  normalizer_inst/U5770/ZN (NR2D2)                                 0.034     0.024      1.145 r
  normalizer_inst/n11020 (net)                  2        0.003               0.000      1.145 r
  normalizer_inst/U5677/ZN (OAI21D2)                               0.025     0.021      1.165 f
  normalizer_inst/n7460 (net)                   2        0.003               0.000      1.165 f
  normalizer_inst/U6026/ZN (CKND2D2)                               0.018     0.016      1.182 r
  normalizer_inst/n1866 (net)                   1        0.002               0.000      1.182 r
  normalizer_inst/U3651/ZN (ND2D2)                                 0.022     0.017      1.199 f
  normalizer_inst/n743 (net)                    3        0.005               0.000      1.199 f
  normalizer_inst/U4589/ZN (INVD1)                                 0.035     0.026      1.225 r
  normalizer_inst/n6757 (net)                   4        0.005               0.000      1.225 r
  normalizer_inst/U9304/ZN (OAI21D1)                               0.024     0.022      1.247 f
  normalizer_inst/n10930 (net)                  1        0.002               0.000      1.247 f
  normalizer_inst/U7037/ZN (XNR2D1)                                0.024     0.045      1.292 f
  normalizer_inst/n7243 (net)                   1        0.002               0.000      1.292 f
  normalizer_inst/U5178/ZN (ND2D2)                                 0.032     0.024      1.316 r
  normalizer_inst/n5047 (net)                   3        0.009               0.000      1.316 r
  normalizer_inst/U5592/ZN (ND2D2)                                 0.021     0.015      1.331 f
  normalizer_inst/n1509 (net)                   1        0.002               0.000      1.331 f
  normalizer_inst/U5591/ZN (CKND2)                                 0.013     0.012      1.343 r
  normalizer_inst/n1508 (net)                   1        0.003               0.000      1.343 r
  normalizer_inst/U5590/ZN (ND3D2)                                 0.020     0.020      1.364 f
  normalizer_inst/n1510 (net)                   1        0.001               0.000      1.364 f
  normalizer_inst/U5594/ZN (INVD1)                                 0.032     0.024      1.388 r
  normalizer_inst/n11181 (net)                  4        0.005               0.000      1.388 r
  normalizer_inst/U5163/ZN (NR2D2)                                 0.015     0.015      1.402 f
  normalizer_inst/n1195 (net)                   2        0.003               0.000      1.402 f
  normalizer_inst/U3525/ZN (ND2D1)                                 0.022     0.017      1.420 r
  normalizer_inst/n2020 (net)                   1        0.002               0.000      1.420 r
  normalizer_inst/U6192/ZN (ND2D2)                                 0.021     0.017      1.437 f
  normalizer_inst/n7267 (net)                   1        0.004               0.000      1.437 f
  normalizer_inst/U10543/ZN (AOI21D4)                              0.048     0.030      1.467 r
  normalizer_inst/n7266 (net)                   1        0.009               0.000      1.467 r
  normalizer_inst/U6903/ZN (ND2D8)                                 0.036     0.032      1.499 f
  normalizer_inst/n4828 (net)                  13        0.031               0.000      1.499 f
  normalizer_inst/U3840/ZN (CKND6)                                 0.023     0.021      1.520 r
  normalizer_inst/n3632 (net)                   4        0.016               0.000      1.520 r
  normalizer_inst/U288/ZN (ND2D1)                                  0.024     0.021      1.541 f
  normalizer_inst/n2854 (net)                   1        0.003               0.000      1.541 f
  normalizer_inst/U7680/ZN (ND3D2)                                 0.025     0.022      1.563 r
  normalizer_inst/n4073 (net)                   2        0.004               0.000      1.563 r
  normalizer_inst/U3835/ZN (ND2D3)                                 0.023     0.020      1.583 f
  normalizer_inst/n7262 (net)                   6        0.007               0.000      1.583 f
  normalizer_inst/U8095/ZN (ND2D0)                                 0.034     0.024      1.608 r
  normalizer_inst/n11592 (net)                  2        0.002               0.000      1.608 r
  normalizer_inst/U3868/ZN (OAI21D1)                               0.026     0.027      1.635 f
  normalizer_inst/n3001 (net)                   1        0.002               0.000      1.635 f
  normalizer_inst/U7779/ZN (AOI21D2)                               0.047     0.040      1.675 r
  normalizer_inst/n3000 (net)                   1        0.004               0.000      1.675 r
  normalizer_inst/U7778/ZN (OAI21D4)                               0.025     0.028      1.703 f
  normalizer_inst/n11561 (net)                  2        0.006               0.000      1.703 f
  normalizer_inst/U10666/ZN (ND2D4)                                0.021     0.018      1.721 r
  normalizer_inst/n7071 (net)                   1        0.009               0.000      1.721 r
  normalizer_inst/U10664/ZN (ND2D8)                                0.030     0.025      1.745 f
  normalizer_inst/N510 (net)                    6        0.026               0.000      1.745 f
  normalizer_inst/U5203/ZN (INVD6)                                 0.021     0.019      1.765 r
  normalizer_inst/n1235 (net)                   6        0.015               0.000      1.765 r
  normalizer_inst/U5205/ZN (NR2D8)                                 0.020     0.015      1.780 f
  normalizer_inst/n12224 (net)                 11        0.026               0.000      1.780 f
  normalizer_inst/U1536/ZN (NR2D0)                                 0.041     0.030      1.810 r
  normalizer_inst/n12350 (net)                  1        0.001               0.000      1.810 r
  normalizer_inst/div_out_2_reg_0__2_/D (DFQD1)                    0.041     0.000      1.810 r
  data arrival time                                                                     1.810

  clock clk1 (rise edge)                                                     2.000      2.000
  clock network delay (ideal)                                                0.000      2.000
  normalizer_inst/div_out_2_reg_0__2_/CP (DFQD1)                             0.000      2.000 r
  library setup time                                                        -0.023      1.977
  data required time                                                                    1.977
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.977
  data arrival time                                                                    -1.810
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.167


  Startpoint: normalizer_inst/sum_reg_1_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: normalizer_inst/div_out_2_reg_1__2_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_normalizer_BW_PSUM11_COL8_W_OUT11_5 ZeroWireload tcbn65gplustc
  normalizer_BW_PSUM11_COL8_W_OUT11 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  normalizer_inst/sum_reg_1_/CP (DFQD4)                            0.000     0.000      0.000 r
  normalizer_inst/sum_reg_1_/Q (DFQD4)                             0.025     0.084      0.084 f
  normalizer_inst/sum[1] (net)                  3        0.013               0.000      0.084 f
  normalizer_inst/U1197/Z (BUFFD2)                                 0.016     0.032      0.115 f
  normalizer_inst/n2069 (net)                   2        0.005               0.000      0.115 f
  normalizer_inst/U9095/ZN (XNR2D4)                                0.037     0.060      0.176 f
  normalizer_inst/n7269 (net)                   9        0.016               0.000      0.176 f
  normalizer_inst/U9246/ZN (CKND2D0)                               0.024     0.023      0.199 r
  normalizer_inst/n6036 (net)                   1        0.001               0.000      0.199 r
  normalizer_inst/U10175/ZN (INVD0)                                0.017     0.017      0.215 f
  normalizer_inst/n6035 (net)                   1        0.002               0.000      0.215 f
  normalizer_inst/U10174/ZN (NR2XD1)                               0.022     0.017      0.233 r
  normalizer_inst/n9120 (net)                   3        0.002               0.000      0.233 r
  normalizer_inst/U10542/ZN (CKND2D0)                              0.033     0.026      0.259 f
  normalizer_inst/n8123 (net)                   2        0.002               0.000      0.259 f
  normalizer_inst/U1710/ZN (CKND2D0)                               0.023     0.021      0.280 r
  normalizer_inst/n7953 (net)                   1        0.001               0.000      0.280 r
  normalizer_inst/U2968/Z (CKAN2D0)                                0.036     0.047      0.327 r
  normalizer_inst/n5350 (net)                   1        0.002               0.000      0.327 r
  normalizer_inst/U4462/ZN (OAI211D2)                              0.031     0.033      0.360 f
  normalizer_inst/n669 (net)                    1        0.002               0.000      0.360 f
  normalizer_inst/U4461/ZN (ND2D2)                                 0.021     0.019      0.379 r
  normalizer_inst/n4426 (net)                   3        0.004               0.000      0.379 r
  normalizer_inst/U7146/Z (BUFFD2)                                 0.024     0.030      0.409 r
  normalizer_inst/n3592 (net)                   2        0.007               0.000      0.409 r
  normalizer_inst/U6532/ZN (ND2D2)                                 0.014     0.014      0.423 f
  normalizer_inst/n2109 (net)                   1        0.002               0.000      0.423 f
  normalizer_inst/U6531/ZN (CKND2)                                 0.017     0.014      0.437 r
  normalizer_inst/n2108 (net)                   1        0.005               0.000      0.437 r
  normalizer_inst/U6466/ZN (NR2D4)                                 0.016     0.013      0.450 f
  normalizer_inst/n7956 (net)                   2        0.010               0.000      0.450 f
  normalizer_inst/U10324/ZN (NR2D8)                                0.035     0.028      0.478 r
  normalizer_inst/n9208 (net)                   9        0.016               0.000      0.478 r
  normalizer_inst/U1033/ZN (CKND2)                                 0.020     0.020      0.498 f
  normalizer_inst/n6247 (net)                   6        0.007               0.000      0.498 f
  normalizer_inst/U1024/ZN (CKND2D1)                               0.030     0.020      0.517 r
  normalizer_inst/n1484 (net)                   2        0.002               0.000      0.517 r
  normalizer_inst/U5535/ZN (ND2D1)                                 0.017     0.018      0.536 f
  normalizer_inst/n2500 (net)                   1        0.001               0.000      0.536 f
  normalizer_inst/U993/ZN (INVD1)                                  0.014     0.013      0.548 r
  normalizer_inst/n2257 (net)                   1        0.001               0.000      0.548 r
  normalizer_inst/U5436/Z (CKXOR2D1)                               0.026     0.062      0.610 f
  normalizer_inst/n1413 (net)                   1        0.002               0.000      0.610 f
  normalizer_inst/U5435/ZN (ND2D2)                                 0.033     0.027      0.637 r
  normalizer_inst/n1490 (net)                   5        0.009               0.000      0.637 r
  normalizer_inst/U5437/ZN (ND2D2)                                 0.016     0.018      0.654 f
  normalizer_inst/n1414 (net)                   1        0.002               0.000      0.654 f
  normalizer_inst/U927/ZN (NR2D2)                                  0.045     0.033      0.688 r
  normalizer_inst/n9281 (net)                   2        0.006               0.000      0.688 r
  normalizer_inst/U7596/ZN (NR2XD3)                                0.019     0.018      0.706 f
  normalizer_inst/n2752 (net)                   2        0.006               0.000      0.706 f
  normalizer_inst/U6242/ZN (ND4D3)                                 0.026     0.018      0.724 r
  normalizer_inst/n2750 (net)                   1        0.004               0.000      0.724 r
  normalizer_inst/U3328/ZN (ND3D3)                                 0.029     0.025      0.749 f
  normalizer_inst/n380 (net)                    1        0.005               0.000      0.749 f
  normalizer_inst/U3327/ZN (ND2D4)                                 0.030     0.023      0.773 r
  normalizer_inst/n1456 (net)                   6        0.014               0.000      0.773 r
  normalizer_inst/U1245/ZN (AOI21D1)                               0.027     0.022      0.795 f
  normalizer_inst/n661 (net)                    1        0.002               0.000      0.795 f
  normalizer_inst/U4446/ZN (CKND2D2)                               0.023     0.021      0.816 r
  normalizer_inst/n3994 (net)                   2        0.003               0.000      0.816 r
  normalizer_inst/U7137/ZN (ND3D2)                                 0.019     0.017      0.833 f
  normalizer_inst/n3459 (net)                   1        0.001               0.000      0.833 f
  normalizer_inst/U8084/ZN (ND2D1)                                 0.027     0.020      0.853 r
  normalizer_inst/n3455 (net)                   1        0.003               0.000      0.853 r
  normalizer_inst/U2688/ZN (CKND2D3)                               0.022     0.020      0.873 f
  normalizer_inst/n3454 (net)                   1        0.007               0.000      0.873 f
  normalizer_inst/U8083/ZN (NR2XD4)                                0.033     0.029      0.902 r
  normalizer_inst/n7712 (net)                   7        0.018               0.000      0.902 r
  normalizer_inst/U8861/ZN (CKND2D2)                               0.040     0.025      0.927 f
  normalizer_inst/n10485 (net)                  3        0.007               0.000      0.927 f
  normalizer_inst/U6534/ZN (OAI21D4)                               0.034     0.024      0.951 r
  normalizer_inst/n3742 (net)                   2        0.006               0.000      0.951 r
  normalizer_inst/U8277/ZN (ND2D2)                                 0.017     0.016      0.967 f
  normalizer_inst/n5248 (net)                   2        0.002               0.000      0.967 f
  normalizer_inst/U8276/ZN (NR2XD1)                                0.019     0.016      0.982 r
  normalizer_inst/n3740 (net)                   1        0.002               0.000      0.982 r
  normalizer_inst/U8275/ZN (NR2XD1)                                0.014     0.012      0.994 f
  normalizer_inst/n5249 (net)                   1        0.001               0.000      0.994 f
  normalizer_inst/U9135/ZN (CKND2D1)                               0.025     0.019      1.013 r
  normalizer_inst/n10569 (net)                  1        0.002               0.000      1.013 r
  normalizer_inst/U11810/ZN (XNR2D1)                               0.025     0.053      1.066 r
  normalizer_inst/n10570 (net)                  1        0.002               0.000      1.066 r
  normalizer_inst/U8369/ZN (ND2D2)                                 0.017     0.015      1.081 f
  normalizer_inst/n3903 (net)                   1        0.002               0.000      1.081 f
  normalizer_inst/U7821/ZN (ND2D2)                                 0.018     0.016      1.097 r
  normalizer_inst/n3056 (net)                   1        0.004               0.000      1.097 r
  normalizer_inst/U7820/ZN (INVD3)                                 0.015     0.014      1.111 f
  normalizer_inst/n4876 (net)                   3        0.009               0.000      1.111 f
  normalizer_inst/U7927/ZN (ND2D4)                                 0.016     0.012      1.123 r
  normalizer_inst/n5821 (net)                   4        0.005               0.000      1.123 r
  normalizer_inst/U7952/ZN (INVD1)                                 0.011     0.011      1.134 f
  normalizer_inst/n3246 (net)                   2        0.002               0.000      1.134 f
  normalizer_inst/U10259/ZN (ND2D1)                                0.024     0.014      1.149 r
  normalizer_inst/n6245 (net)                   2        0.002               0.000      1.149 r
  normalizer_inst/U2558/ZN (INVD1)                                 0.013     0.013      1.162 f
  normalizer_inst/n10645 (net)                  2        0.002               0.000      1.162 f
  normalizer_inst/U606/ZN (NR2XD0)                                 0.025     0.019      1.181 r
  normalizer_inst/n10590 (net)                  1        0.001               0.000      1.181 r
  normalizer_inst/U10944/Z (AN2XD1)                                0.036     0.041      1.222 r
  normalizer_inst/n8166 (net)                   1        0.005               0.000      1.222 r
  normalizer_inst/U6921/ZN (ND2D4)                                 0.023     0.021      1.244 f
  normalizer_inst/n7125 (net)                   1        0.009               0.000      1.244 f
  normalizer_inst/U7439/ZN (ND2D8)                                 0.028     0.022      1.266 r
  normalizer_inst/n2542 (net)                  16        0.027               0.000      1.266 r
  normalizer_inst/U5427/ZN (CKND2)                                 0.013     0.013      1.279 f
  normalizer_inst/n1405 (net)                   2        0.003               0.000      1.279 f
  normalizer_inst/U5425/ZN (ND2D2)                                 0.018     0.013      1.292 r
  normalizer_inst/n3901 (net)                   2        0.003               0.000      1.292 r
  normalizer_inst/U5988/ZN (ND2D2)                                 0.018     0.016      1.308 f
  normalizer_inst/n4237 (net)                   2        0.004               0.000      1.308 f
  normalizer_inst/U5560/ZN (CKND2)                                 0.013     0.012      1.321 r
  normalizer_inst/n1496 (net)                   2        0.003               0.000      1.321 r
  normalizer_inst/U503/ZN (CKND2D1)                                0.019     0.016      1.337 f
  normalizer_inst/n7701 (net)                   1        0.002               0.000      1.337 f
  normalizer_inst/U484/ZN (INR2XD1)                                0.048     0.032      1.369 r
  normalizer_inst/n10801 (net)                  3        0.007               0.000      1.369 r
  normalizer_inst/U5958/ZN (OAI21D4)                               0.025     0.024      1.393 f
  normalizer_inst/n7678 (net)                   1        0.004               0.000      1.393 f
  normalizer_inst/U8397/ZN (AOI21D4)                               0.041     0.036      1.429 r
  normalizer_inst/n10763 (net)                  3        0.007               0.000      1.429 r
  normalizer_inst/U5559/ZN (OAI211D4)                              0.043     0.032      1.461 f
  normalizer_inst/n1495 (net)                   4        0.009               0.000      1.461 f
  normalizer_inst/U5556/ZN (ND2D4)                                 0.024     0.022      1.483 r
  normalizer_inst/n7662 (net)                   1        0.009               0.000      1.483 r
  normalizer_inst/U4049/ZN (ND2D8)                                 0.028     0.025      1.508 f
  normalizer_inst/n675 (net)                   10        0.024               0.000      1.508 f
  normalizer_inst/U3333/ZN (INVD8)                                 0.017     0.017      1.525 r
  normalizer_inst/n3441 (net)                   7        0.015               0.000      1.525 r
  normalizer_inst/U8075/ZN (ND2D2)                                 0.018     0.013      1.538 f
  normalizer_inst/n7382 (net)                   1        0.002               0.000      1.538 f
  normalizer_inst/U3344/ZN (ND2D2)                                 0.021     0.014      1.552 r
  normalizer_inst/n2493 (net)                   1        0.004               0.000      1.552 r
  normalizer_inst/U5549/ZN (ND2D3)                                 0.019     0.015      1.568 f
  normalizer_inst/n1492 (net)                   2        0.004               0.000      1.568 f
  normalizer_inst/U328/ZN (CKND2D3)                                0.025     0.020      1.588 r
  normalizer_inst/n3450 (net)                   4        0.006               0.000      1.588 r
  normalizer_inst/U7380/ZN (CKND2)                                 0.015     0.014      1.603 f
  normalizer_inst/n4000 (net)                   3        0.005               0.000      1.603 f
  normalizer_inst/U8421/ZN (CKND2D2)                               0.028     0.014      1.617 r
  normalizer_inst/n11888 (net)                  2        0.003               0.000      1.617 r
  normalizer_inst/U8420/ZN (CKND2D2)                               0.015     0.014      1.631 f
  normalizer_inst/n4003 (net)                   1        0.002               0.000      1.631 f
  normalizer_inst/U6957/ZN (CKND2D2)                               0.023     0.015      1.646 r
  normalizer_inst/n7062 (net)                   2        0.003               0.000      1.646 r
  normalizer_inst/U7397/ZN (ND2D2)                                 0.015     0.014      1.660 f
  normalizer_inst/n4562 (net)                   1        0.002               0.000      1.660 f
  normalizer_inst/U6617/ZN (ND2D2)                                 0.018     0.014      1.674 r
  normalizer_inst/n6313 (net)                   2        0.003               0.000      1.674 r
  normalizer_inst/U3551/ZN (ND2D2)                                 0.017     0.015      1.689 f
  normalizer_inst/n6978 (net)                   1        0.004               0.000      1.689 f
  normalizer_inst/U2283/ZN (ND2D3)                                 0.021     0.016      1.705 r
  normalizer_inst/n7790 (net)                   5        0.006               0.000      1.705 r
  normalizer_inst/U3255/ZN (ND2D2)                                 0.021     0.018      1.723 f
  normalizer_inst/n6031 (net)                   1        0.005               0.000      1.723 f
  normalizer_inst/U7387/ZN (ND2D4)                                 0.022     0.018      1.741 r
  normalizer_inst/n2497 (net)                   5        0.010               0.000      1.741 r
  normalizer_inst/U6643/ZN (CKND2)                                 0.014     0.014      1.755 f
  normalizer_inst/n3727 (net)                   1        0.005               0.000      1.755 f
  normalizer_inst/U8267/ZN (ND2D4)                                 0.023     0.016      1.770 r
  normalizer_inst/n7191 (net)                   1        0.009               0.000      1.770 r
  normalizer_inst/U6401/ZN (INVD8)                                 0.017     0.016      1.786 f
  normalizer_inst/n3333 (net)                  12        0.028               0.000      1.786 f
  normalizer_inst/U8008/ZN (NR2XD0)                                0.024     0.019      1.805 r
  normalizer_inst/n12347 (net)                  1        0.001               0.000      1.805 r
  normalizer_inst/div_out_2_reg_1__2_/D (DFQD1)                    0.024     0.000      1.805 r
  data arrival time                                                                     1.805

  clock clk1 (rise edge)                                                     2.000      2.000
  clock network delay (ideal)                                                0.000      2.000
  normalizer_inst/div_out_2_reg_1__2_/CP (DFQD1)                             0.000      2.000 r
  library setup time                                                        -0.019      1.981
  data required time                                                                    1.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.981
  data arrival time                                                                    -1.805
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.176


  Startpoint: normalizer_inst/sum_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: normalizer_inst/div_out_1_reg_0__2_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_normalizer_BW_PSUM11_COL8_W_OUT11_5 ZeroWireload tcbn65gplustc
  normalizer_BW_PSUM11_COL8_W_OUT11 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  normalizer_inst/sum_reg_3_/CP (DFQD4)                            0.000     0.000      0.000 r
  normalizer_inst/sum_reg_3_/Q (DFQD4)                             0.022     0.081      0.081 f
  normalizer_inst/sum[3] (net)                  3        0.009               0.000      0.081 f
  normalizer_inst/U9183/Z (BUFFD16)                                0.023     0.038      0.119 f
  normalizer_inst/n12242 (net)                 35        0.057               0.000      0.119 f
  normalizer_inst/U8987/ZN (NR2XD4)                                0.016     0.014      0.133 r
  normalizer_inst/n5005 (net)                   1        0.004               0.000      0.133 r
  normalizer_inst/U6679/ZN (ND3D3)                                 0.024     0.018      0.151 f
  normalizer_inst/n4996 (net)                   1        0.003               0.000      0.151 f
  normalizer_inst/U1205/ZN (CKND3)                                 0.020     0.018      0.169 r
  normalizer_inst/n858 (net)                    1        0.008               0.000      0.169 r
  normalizer_inst/U4780/ZN (CKND2D8)                               0.025     0.022      0.190 f
  normalizer_inst/n3405 (net)                   7        0.020               0.000      0.190 f
  normalizer_inst/U5052/ZN (CKND4)                                 0.018     0.017      0.207 r
  normalizer_inst/n1106 (net)                   3        0.009               0.000      0.207 r
  normalizer_inst/U3701/ZN (ND2D4)                                 0.033     0.020      0.228 f
  normalizer_inst/n6141 (net)                   7        0.012               0.000      0.228 f
  normalizer_inst/U8736/ZN (INVD1)                                 0.017     0.016      0.243 r
  normalizer_inst/n6357 (net)                   1        0.001               0.000      0.243 r
  normalizer_inst/U3012/ZN (NR2D1)                                 0.015     0.010      0.253 f
  normalizer_inst/n6400 (net)                   1        0.001               0.000      0.253 f
  normalizer_inst/U4785/ZN (CKND2D1)                               0.028     0.019      0.273 r
  normalizer_inst/n864 (net)                    1        0.002               0.000      0.273 r
  normalizer_inst/U3405/ZN (ND2D2)                                 0.020     0.019      0.291 f
  normalizer_inst/n4559 (net)                   3        0.004               0.000      0.291 f
  normalizer_inst/U4420/ZN (CKND2D1)                               0.021     0.017      0.308 r
  normalizer_inst/n862 (net)                    1        0.001               0.000      0.308 r
  normalizer_inst/U4783/ZN (ND2D1)                                 0.022     0.019      0.327 f
  normalizer_inst/n1722 (net)                   1        0.002               0.000      0.327 f
  normalizer_inst/U5839/ZN (ND2D2)                                 0.014     0.013      0.340 r
  normalizer_inst/n1720 (net)                   1        0.002               0.000      0.340 r
  normalizer_inst/U5838/ZN (ND2D2)                                 0.028     0.019      0.360 f
  normalizer_inst/n3782 (net)                   2        0.006               0.000      0.360 f
  normalizer_inst/U5834/ZN (ND3D4)                                 0.032     0.024      0.384 r
  normalizer_inst/n3137 (net)                   4        0.012               0.000      0.384 r
  normalizer_inst/U6767/ZN (ND2D4)                                 0.026     0.023      0.406 f
  normalizer_inst/n4249 (net)                   5        0.012               0.000      0.406 f
  normalizer_inst/U3154/ZN (INVD3)                                 0.016     0.015      0.422 r
  normalizer_inst/n2563 (net)                   2        0.004               0.000      0.422 r
  normalizer_inst/U6371/ZN (ND2D2)                                 0.020     0.017      0.439 f
  normalizer_inst/n2067 (net)                   1        0.005               0.000      0.439 f
  normalizer_inst/U4133/ZN (ND2D4)                                 0.025     0.019      0.458 r
  normalizer_inst/n1024 (net)                   5        0.012               0.000      0.458 r
  normalizer_inst/U4968/ZN (ND2D4)                                 0.026     0.022      0.480 f
  normalizer_inst/n1569 (net)                   5        0.013               0.000      0.480 f
  normalizer_inst/U3416/ZN (ND2D3)                                 0.019     0.016      0.496 r
  normalizer_inst/n901 (net)                    2        0.005               0.000      0.496 r
  normalizer_inst/U3212/ZN (ND2D3)                                 0.018     0.017      0.513 f
  normalizer_inst/n514 (net)                    2        0.005               0.000      0.513 f
  normalizer_inst/U3893/ZN (ND2D3)                                 0.022     0.016      0.530 r
  normalizer_inst/n1112 (net)                   2        0.007               0.000      0.530 r
  normalizer_inst/U3921/ZN (ND2D4)                                 0.018     0.017      0.547 f
  normalizer_inst/n1032 (net)                   4        0.007               0.000      0.547 f
  normalizer_inst/U4979/ZN (ND2D4)                                 0.031     0.021      0.567 r
  normalizer_inst/n1746 (net)                   8        0.015               0.000      0.567 r
  normalizer_inst/U3692/ZN (NR2D2)                                 0.016     0.012      0.579 f
  normalizer_inst/n474 (net)                    1        0.002               0.000      0.579 f
  normalizer_inst/U3718/ZN (NR2D2)                                 0.024     0.019      0.598 r
  normalizer_inst/n429 (net)                    1        0.002               0.000      0.598 r
  normalizer_inst/U3820/ZN (ND2D2)                                 0.027     0.022      0.620 f
  normalizer_inst/n1740 (net)                   3        0.007               0.000      0.620 f
  normalizer_inst/U885/ZN (NR2XD0)                                 0.037     0.028      0.648 r
  normalizer_inst/n1065 (net)                   1        0.002               0.000      0.648 r
  normalizer_inst/U5004/ZN (OAI22D2)                               0.027     0.024      0.672 f
  normalizer_inst/n8090 (net)                   3        0.004               0.000      0.672 f
  normalizer_inst/U8309/ZN (NR2XD1)                                0.029     0.023      0.695 r
  normalizer_inst/n4136 (net)                   1        0.004               0.000      0.695 r
  normalizer_inst/U4909/ZN (ND3D3)                                 0.035     0.027      0.722 f
  normalizer_inst/n4701 (net)                   5        0.007               0.000      0.722 f
  normalizer_inst/U1230/ZN (ND3D0)                                 0.030     0.026      0.748 r
  normalizer_inst/n4771 (net)                   1        0.001               0.000      0.748 r
  normalizer_inst/U3831/ZN (INVD1)                                 0.012     0.011      0.759 f
  normalizer_inst/n2568 (net)                   1        0.001               0.000      0.759 f
  normalizer_inst/U821/ZN (CKND2D1)                                0.028     0.018      0.778 r
  normalizer_inst/n2570 (net)                   1        0.002               0.000      0.778 r
  normalizer_inst/U6207/ZN (ND3D2)                                 0.019     0.018      0.796 f
  normalizer_inst/n2022 (net)                   1        0.001               0.000      0.796 f
  normalizer_inst/U6206/ZN (ND2D1)                                 0.022     0.017      0.813 r
  normalizer_inst/n4946 (net)                   1        0.002               0.000      0.813 r
  normalizer_inst/U3864/ZN (ND2D2)                                 0.020     0.018      0.831 f
  normalizer_inst/n4944 (net)                   1        0.004               0.000      0.831 f
  normalizer_inst/U6211/ZN (NR2D4)                                 0.037     0.027      0.858 r
  normalizer_inst/n5891 (net)                   6        0.009               0.000      0.858 r
  normalizer_inst/U743/ZN (ND2D1)                                  0.031     0.025      0.882 f
  normalizer_inst/n8684 (net)                   2        0.003               0.000      0.882 f
  normalizer_inst/U3911/ZN (OAI21D2)                               0.034     0.023      0.905 r
  normalizer_inst/n8622 (net)                   2        0.003               0.000      0.905 r
  normalizer_inst/U3910/ZN (ND2D2)                                 0.020     0.018      0.924 f
  normalizer_inst/n588 (net)                    1        0.004               0.000      0.924 f
  normalizer_inst/U4318/ZN (ND2D3)                                 0.030     0.021      0.945 r
  normalizer_inst/n5695 (net)                   7        0.011               0.000      0.945 r
  normalizer_inst/U4321/ZN (ND2D2)                                 0.019     0.016      0.961 f
  normalizer_inst/n590 (net)                    1        0.002               0.000      0.961 f
  normalizer_inst/U4320/ZN (ND2D2)                                 0.018     0.016      0.977 r
  normalizer_inst/n609 (net)                    2        0.003               0.000      0.977 r
  normalizer_inst/U4358/ZN (ND2D2)                                 0.021     0.017      0.994 f
  normalizer_inst/n1269 (net)                   3        0.005               0.000      0.994 f
  normalizer_inst/U5229/ZN (OAI21D1)                               0.040     0.029      1.023 r
  normalizer_inst/n2025 (net)                   1        0.002               0.000      1.023 r
  normalizer_inst/U6220/ZN (CKND2D2)                               0.019     0.020      1.043 f
  normalizer_inst/n2027 (net)                   1        0.003               0.000      1.043 f
  normalizer_inst/U6221/ZN (NR2D3)                                 0.029     0.025      1.068 r
  normalizer_inst/n2238 (net)                   1        0.004               0.000      1.068 r
  normalizer_inst/U6249/ZN (OAI21D4)                               0.036     0.029      1.097 f
  normalizer_inst/n8784 (net)                   7        0.014               0.000      1.097 f
  normalizer_inst/U1521/ZN (NR2D3)                                 0.033     0.024      1.121 r
  normalizer_inst/n8786 (net)                   2        0.003               0.000      1.121 r
  normalizer_inst/U3392/ZN (OAI21D2)                               0.035     0.024      1.145 f
  normalizer_inst/n8745 (net)                   2        0.005               0.000      1.145 f
  normalizer_inst/U3391/ZN (AOI21D4)                               0.043     0.030      1.175 r
  normalizer_inst/n8733 (net)                   3        0.007               0.000      1.175 r
  normalizer_inst/U6769/ZN (CKND2)                                 0.020     0.019      1.194 f
  normalizer_inst/n8824 (net)                   3        0.005               0.000      1.194 f
  normalizer_inst/U7119/ZN (AOI21D2)                               0.032     0.021      1.215 r
  normalizer_inst/n8737 (net)                   1        0.002               0.000      1.215 r
  normalizer_inst/U10902/Z (XOR2D0)                                0.035     0.057      1.272 r
  normalizer_inst/n7932 (net)                   1        0.002               0.000      1.272 r
  normalizer_inst/U3244/ZN (NR2D2)                                 0.018     0.017      1.289 f
  normalizer_inst/n3283 (net)                   2        0.006               0.000      1.289 f
  normalizer_inst/U5000/ZN (NR3D3)                                 0.037     0.032      1.321 r
  normalizer_inst/n1051 (net)                   3        0.007               0.000      1.321 r
  normalizer_inst/U3748/ZN (ND2D2)                                 0.022     0.020      1.341 f
  normalizer_inst/n2315 (net)                   4        0.004               0.000      1.341 f
  normalizer_inst/U417/ZN (ND2D1)                                  0.038     0.018      1.359 r
  normalizer_inst/n610 (net)                    2        0.002               0.000      1.359 r
  normalizer_inst/U4359/ZN (OAI21D1)                               0.029     0.028      1.387 f
  normalizer_inst/n845 (net)                    1        0.002               0.000      1.387 f
  normalizer_inst/U4753/ZN (AOI21D2)                               0.043     0.039      1.425 r
  normalizer_inst/n844 (net)                    1        0.004               0.000      1.425 r
  normalizer_inst/U4151/ZN (ND2D3)                                 0.024     0.024      1.449 f
  normalizer_inst/n607 (net)                    5        0.007               0.000      1.449 f
  normalizer_inst/U4351/ZN (ND2D3)                                 0.019     0.016      1.465 r
  normalizer_inst/n4816 (net)                   1        0.005               0.000      1.465 r
  normalizer_inst/U4942/ZN (ND2D4)                                 0.025     0.022      1.487 f
  normalizer_inst/n991 (net)                    7        0.012               0.000      1.487 f
  normalizer_inst/U3817/ZN (INVD3)                                 0.018     0.017      1.505 r
  normalizer_inst/n893 (net)                    2        0.007               0.000      1.505 r
  normalizer_inst/U4149/ZN (CKND2D2)                               0.012     0.011      1.515 f
  normalizer_inst/n7651 (net)                   1        0.001               0.000      1.515 f
  normalizer_inst/U5010/ZN (CKND2D1)                               0.021     0.015      1.530 r
  normalizer_inst/n1067 (net)                   1        0.001               0.000      1.530 r
  normalizer_inst/U5009/ZN (ND2D1)                                 0.029     0.023      1.553 f
  normalizer_inst/n1068 (net)                   1        0.003               0.000      1.553 f
  normalizer_inst/U5011/ZN (ND2D3)                                 0.031     0.026      1.579 r
  normalizer_inst/n1593 (net)                   7        0.012               0.000      1.579 r
  normalizer_inst/U271/ZN (ND2D1)                                  0.026     0.024      1.603 f
  normalizer_inst/n11330 (net)                  3        0.003               0.000      1.603 f
  normalizer_inst/U1277/ZN (NR2D1)                                 0.033     0.029      1.631 r
  normalizer_inst/n530 (net)                    1        0.002               0.000      1.631 r
  normalizer_inst/U4239/ZN (NR2XD1)                                0.019     0.021      1.652 f
  normalizer_inst/n529 (net)                    1        0.002               0.000      1.652 f
  normalizer_inst/U4238/ZN (ND2D2)                                 0.024     0.020      1.672 r
  normalizer_inst/n618 (net)                    5        0.006               0.000      1.672 r
  normalizer_inst/U4150/ZN (ND2D2)                                 0.015     0.014      1.686 f
  normalizer_inst/n2275 (net)                   1        0.002               0.000      1.686 f
  normalizer_inst/U4882/ZN (ND2D2)                                 0.027     0.018      1.705 r
  normalizer_inst/n939 (net)                    5        0.007               0.000      1.705 r
  normalizer_inst/U3275/ZN (ND2D2)                                 0.021     0.019      1.724 f
  normalizer_inst/n2272 (net)                   1        0.005               0.000      1.724 f
  normalizer_inst/U7158/ZN (ND2D4)                                 0.027     0.020      1.744 r
  normalizer_inst/n4950 (net)                   3        0.013               0.000      1.744 r
  normalizer_inst/U8963/ZN (NR2XD4)                                0.030     0.024      1.768 f
  normalizer_inst/n12241 (net)                 15        0.024               0.000      1.768 f
  normalizer_inst/U8051/ZN (NR2D0)                                 0.041     0.034      1.801 r
  normalizer_inst/n12344 (net)                  1        0.001               0.000      1.801 r
  normalizer_inst/div_out_1_reg_0__2_/D (DFQD1)                    0.041     0.000      1.801 r
  data arrival time                                                                     1.801

  clock clk1 (rise edge)                                                     2.000      2.000
  clock network delay (ideal)                                                0.000      2.000
  normalizer_inst/div_out_1_reg_0__2_/CP (DFQD1)                             0.000      2.000 r
  library setup time                                                        -0.023      1.977
  data required time                                                                    1.977
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.977
  data arrival time                                                                    -1.801
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.176


  Startpoint: normalizer_inst/sum_reg_0_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: normalizer_inst/div_out_1_reg_1__2_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_normalizer_BW_PSUM11_COL8_W_OUT11_5 ZeroWireload tcbn65gplustc
  normalizer_BW_PSUM11_COL8_W_OUT11 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  normalizer_inst/sum_reg_0_/CP (DFQD4)                            0.000     0.000      0.000 r
  normalizer_inst/sum_reg_0_/Q (DFQD4)                             0.047     0.089      0.089 r
  normalizer_inst/sum[0] (net)                 10        0.028               0.000      0.089 r
  normalizer_inst/U3118/ZN (INVD6)                                 0.018     0.015      0.104 f
  normalizer_inst/n6685 (net)                   5        0.011               0.000      0.104 f
  normalizer_inst/U8519/ZN (NR2D4)                                 0.030     0.022      0.126 r
  normalizer_inst/n9531 (net)                   4        0.006               0.000      0.126 r
  normalizer_inst/U3336/ZN (NR2D2)                                 0.011     0.010      0.136 f
  normalizer_inst/n5041 (net)                   1        0.001               0.000      0.136 f
  normalizer_inst/U1225/ZN (INVD1)                                 0.020     0.015      0.151 r
  normalizer_inst/n4483 (net)                   1        0.003               0.000      0.151 r
  normalizer_inst/U3802/ZN (ND2D2)                                 0.029     0.024      0.175 f
  normalizer_inst/n2610 (net)                   2        0.007               0.000      0.175 f
  normalizer_inst/U5248/ZN (ND2D2)                                 0.017     0.017      0.193 r
  normalizer_inst/n1259 (net)                   1        0.003               0.000      0.193 r
  normalizer_inst/U5247/ZN (ND2D2)                                 0.022     0.019      0.212 f
  normalizer_inst/n1258 (net)                   1        0.005               0.000      0.212 f
  normalizer_inst/U5246/ZN (ND2D4)                                 0.024     0.020      0.232 r
  normalizer_inst/n1682 (net)                   4        0.011               0.000      0.232 r
  normalizer_inst/U4261/ZN (ND2D4)                                 0.018     0.017      0.249 f
  normalizer_inst/n693 (net)                    3        0.007               0.000      0.249 f
  normalizer_inst/U4260/ZN (INVD1)                                 0.017     0.015      0.264 r
  normalizer_inst/n544 (net)                    1        0.002               0.000      0.264 r
  normalizer_inst/U4259/ZN (CKND2D2)                               0.014     0.012      0.276 f
  normalizer_inst/n4538 (net)                   2        0.002               0.000      0.276 f
  normalizer_inst/U4258/ZN (ND2D0)                                 0.020     0.015      0.291 r
  normalizer_inst/n3404 (net)                   1        0.001               0.000      0.291 r
  normalizer_inst/U2969/ZN (INVD0)                                 0.012     0.012      0.303 f
  normalizer_inst/n4537 (net)                   1        0.001               0.000      0.303 f
  normalizer_inst/U8230/ZN (ND2D0)                                 0.032     0.021      0.324 r
  normalizer_inst/n4046 (net)                   1        0.002               0.000      0.324 r
  normalizer_inst/U8438/ZN (CKND2D2)                               0.021     0.019      0.344 f
  normalizer_inst/n4044 (net)                   1        0.004               0.000      0.344 f
  normalizer_inst/U8437/ZN (AOI21D4)                               0.037     0.034      0.377 r
  normalizer_inst/n9556 (net)                   3        0.006               0.000      0.377 r
  normalizer_inst/U1097/ZN (ND2D3)                                 0.026     0.023      0.401 f
  normalizer_inst/n563 (net)                    3        0.008               0.000      0.401 f
  normalizer_inst/U4290/ZN (ND2D4)                                 0.021     0.017      0.418 r
  normalizer_inst/n838 (net)                    3        0.008               0.000      0.418 r
  normalizer_inst/U2935/ZN (CKND3)                                 0.014     0.014      0.432 f
  normalizer_inst/n309 (net)                    2        0.007               0.000      0.432 f
  normalizer_inst/U4713/ZN (ND2D4)                                 0.025     0.015      0.447 r
  normalizer_inst/n2102 (net)                   1        0.009               0.000      0.447 r
  normalizer_inst/U6506/ZN (ND3D8)                                 0.029     0.021      0.468 f
  normalizer_inst/n7786 (net)                   4        0.010               0.000      0.468 f
  normalizer_inst/U4329/ZN (ND2D4)                                 0.031     0.025      0.493 r
  normalizer_inst/n7164 (net)                   7        0.016               0.000      0.493 r
  normalizer_inst/U7305/ZN (ND2D2)                                 0.024     0.018      0.511 f
  normalizer_inst/n2430 (net)                   1        0.004               0.000      0.511 f
  normalizer_inst/U1027/ZN (ND2D3)                                 0.025     0.020      0.531 r
  normalizer_inst/n1135 (net)                   5        0.009               0.000      0.531 r
  normalizer_inst/U3811/ZN (ND2D2)                                 0.018     0.017      0.548 f
  normalizer_inst/n5658 (net)                   1        0.004               0.000      0.548 f
  normalizer_inst/U2865/ZN (ND2D3)                                 0.022     0.017      0.564 r
  normalizer_inst/n6264 (net)                   3        0.007               0.000      0.564 r
  normalizer_inst/U969/ZN (CKND2D1)                                0.021     0.019      0.583 f
  normalizer_inst/n3401 (net)                   1        0.002               0.000      0.583 f
  normalizer_inst/U2857/ZN (CKND2)                                 0.015     0.014      0.596 r
  normalizer_inst/n9653 (net)                   2        0.003               0.000      0.596 r
  normalizer_inst/U9143/ZN (ND2D2)                                 0.022     0.018      0.614 f
  normalizer_inst/n5770 (net)                   4        0.005               0.000      0.614 f
  normalizer_inst/U9142/ZN (CKND2D0)                               0.047     0.032      0.646 r
  normalizer_inst/n5260 (net)                   1        0.002               0.000      0.646 r
  normalizer_inst/U5272/ZN (OAI22D2)                               0.022     0.022      0.668 f
  normalizer_inst/n1273 (net)                   1        0.001               0.000      0.668 f
  normalizer_inst/U880/ZN (CKND2D1)                                0.031     0.023      0.691 r
  normalizer_inst/n1272 (net)                   1        0.003               0.000      0.691 r
  normalizer_inst/U2033/ZN (ND2D2)                                 0.021     0.021      0.712 f
  normalizer_inst/n3571 (net)                   2        0.005               0.000      0.712 f
  normalizer_inst/U2765/ZN (ND2D3)                                 0.020     0.016      0.728 r
  normalizer_inst/n3535 (net)                   2        0.006               0.000      0.728 r
  normalizer_inst/U5299/ZN (CKND2D4)                               0.018     0.015      0.743 f
  normalizer_inst/n1395 (net)                   3        0.006               0.000      0.743 f
  normalizer_inst/U5325/ZN (ND2D4)                                 0.026     0.019      0.762 r
  normalizer_inst/n7598 (net)                   4        0.012               0.000      0.762 r
  normalizer_inst/U5343/ZN (ND2D8)                                 0.028     0.023      0.785 f
  normalizer_inst/n9746 (net)                   9        0.020               0.000      0.785 f
  normalizer_inst/U803/ZN (CKND2D1)                                0.021     0.019      0.804 r
  normalizer_inst/n4728 (net)                   1        0.001               0.000      0.804 r
  normalizer_inst/U4270/ZN (INVD1)                                 0.016     0.015      0.818 f
  normalizer_inst/n552 (net)                    1        0.003               0.000      0.818 f
  normalizer_inst/U4268/ZN (NR2XD2)                                0.029     0.021      0.839 r
  normalizer_inst/n691 (net)                    4        0.007               0.000      0.839 r
  normalizer_inst/U3945/ZN (CKND2D1)                               0.027     0.017      0.856 f
  normalizer_inst/n3395 (net)                   1        0.001               0.000      0.856 f
  normalizer_inst/U712/ZN (NR2D1)                                  0.051     0.036      0.892 r
  normalizer_inst/n9848 (net)                   3        0.003               0.000      0.892 r
  normalizer_inst/U5293/ZN (NR2XD1)                                0.023     0.023      0.915 f
  normalizer_inst/n1299 (net)                   2        0.003               0.000      0.915 f
  normalizer_inst/U5290/ZN (AOI21D2)                               0.035     0.027      0.942 r
  normalizer_inst/n1295 (net)                   1        0.002               0.000      0.942 r
  normalizer_inst/U5289/ZN (OAI21D2)                               0.027     0.028      0.970 f
  normalizer_inst/n6240 (net)                   3        0.004               0.000      0.970 f
  normalizer_inst/U6342/ZN (ND2D2)                                 0.021     0.019      0.988 r
  normalizer_inst/n6263 (net)                   1        0.005               0.000      0.988 r
  normalizer_inst/U7009/ZN (ND2D4)                                 0.022     0.019      1.007 f
  normalizer_inst/n6759 (net)                   2        0.010               0.000      1.007 f
  normalizer_inst/U4706/ZN (ND2D8)                                 0.029     0.023      1.030 r
  normalizer_inst/n813 (net)                   11        0.029               0.000      1.030 r
  normalizer_inst/U649/ZN (CKND3)                                  0.017     0.017      1.048 f
  normalizer_inst/n708 (net)                    4        0.008               0.000      1.048 f
  normalizer_inst/U3481/ZN (ND2D2)                                 0.028     0.018      1.066 r
  normalizer_inst/n2608 (net)                   3        0.006               0.000      1.066 r
  normalizer_inst/U4265/ZN (ND3D2)                                 0.022     0.018      1.084 f
  normalizer_inst/n547 (net)                    1        0.001               0.000      1.084 f
  normalizer_inst/U4264/ZN (OAI22D1)                               0.080     0.039      1.123 r
  normalizer_inst/n9954 (net)                   2        0.003               0.000      1.123 r
  normalizer_inst/U3504/ZN (OAI21D2)                               0.031     0.025      1.148 f
  normalizer_inst/n9897 (net)                   2        0.003               0.000      1.148 f
  normalizer_inst/U5374/ZN (CKND2D2)                               0.018     0.018      1.166 r
  normalizer_inst/n1369 (net)                   1        0.002               0.000      1.166 r
  normalizer_inst/U5342/ZN (ND2D2)                                 0.017     0.015      1.181 f
  normalizer_inst/n7688 (net)                   2        0.003               0.000      1.181 f
  normalizer_inst/U5341/ZN (ND2D2)                                 0.016     0.013      1.194 r
  normalizer_inst/n1366 (net)                   1        0.003               0.000      1.194 r
  normalizer_inst/U3775/ZN (ND2D2)                                 0.024     0.020      1.214 f
  normalizer_inst/n1257 (net)                   3        0.005               0.000      1.214 f
  normalizer_inst/U5244/ZN (ND2D2)                                 0.021     0.018      1.232 r
  normalizer_inst/n2621 (net)                   1        0.005               0.000      1.232 r
  normalizer_inst/U7016/ZN (ND2D4)                                 0.021     0.018      1.250 f
  normalizer_inst/n4198 (net)                   1        0.009               0.000      1.250 f
  normalizer_inst/U8430/ZN (ND2D8)                                 0.030     0.021      1.271 r
  normalizer_inst/n4036 (net)                   9        0.025               0.000      1.271 r
  normalizer_inst/U6409/ZN (CKND4)                                 0.016     0.016      1.287 f
  normalizer_inst/n4035 (net)                   5        0.009               0.000      1.287 f
  normalizer_inst/U7328/ZN (ND2D2)                                 0.021     0.015      1.302 r
  normalizer_inst/n5021 (net)                   2        0.004               0.000      1.302 r
  normalizer_inst/U6747/ZN (CKND2)                                 0.014     0.014      1.316 f
  normalizer_inst/n5063 (net)                   2        0.005               0.000      1.316 f
  normalizer_inst/U6417/ZN (NR2XD2)                                0.019     0.015      1.330 r
  normalizer_inst/n2425 (net)                   1        0.004               0.000      1.330 r
  normalizer_inst/U404/ZN (ND2D3)                                  0.025     0.021      1.351 f
  normalizer_inst/n6077 (net)                   5        0.009               0.000      1.351 f
  normalizer_inst/U399/ZN (ND2D1)                                  0.033     0.021      1.371 r
  normalizer_inst/n10050 (net)                  2        0.003               0.000      1.371 r
  normalizer_inst/U6487/ZN (CKND2)                                 0.012     0.011      1.383 f
  normalizer_inst/n2095 (net)                   1        0.002               0.000      1.383 f
  normalizer_inst/U6486/ZN (NR2XD1)                                0.023     0.021      1.404 r
  normalizer_inst/n2094 (net)                   1        0.003               0.000      1.404 r
  normalizer_inst/U6419/ZN (ND2D2)                                 0.019     0.019      1.423 f
  normalizer_inst/n2458 (net)                   3        0.004               0.000      1.423 f
  normalizer_inst/U7340/ZN (INVD1)                                 0.014     0.013      1.435 r
  normalizer_inst/n6260 (net)                   1        0.001               0.000      1.435 r
  normalizer_inst/U9578/ZN (INVD1)                                 0.016     0.014      1.449 f
  normalizer_inst/n6261 (net)                   3        0.004               0.000      1.449 f
  normalizer_inst/U9292/ZN (AOI21D1)                               0.041     0.025      1.474 r
  normalizer_inst/n10082 (net)                  1        0.002               0.000      1.474 r
  normalizer_inst/U11635/Z (CKXOR2D1)                              0.032     0.061      1.535 f
  normalizer_inst/n10083 (net)                  1        0.004               0.000      1.535 f
  normalizer_inst/U8523/ZN (AOI22D4)                               0.048     0.038      1.573 r
  normalizer_inst/n7767 (net)                   2        0.007               0.000      1.573 r
  normalizer_inst/U5944/ZN (ND2D4)                                 0.026     0.024      1.597 f
  normalizer_inst/n2083 (net)                   6        0.010               0.000      1.597 f
  normalizer_inst/U5941/ZN (ND2D1)                                 0.023     0.018      1.615 r
  normalizer_inst/n6003 (net)                   2        0.002               0.000      1.615 r
  normalizer_inst/U8716/Z (OA21D1)                                 0.032     0.045      1.660 r
  normalizer_inst/n4533 (net)                   1        0.004               0.000      1.660 r
  normalizer_inst/U6738/ZN (OAI211D4)                              0.042     0.038      1.698 f
  normalizer_inst/n7943 (net)                   5        0.009               0.000      1.698 f
  normalizer_inst/U10905/ZN (ND2D4)                                0.023     0.022      1.720 r
  normalizer_inst/n10210 (net)                  1        0.009               0.000      1.720 r
  normalizer_inst/U10308/ZN (ND2D8)                                0.030     0.024      1.744 f
  normalizer_inst/N499 (net)                    4        0.023               0.000      1.744 f
  normalizer_inst/U10307/ZN (INVD8)                                0.020     0.019      1.763 r
  normalizer_inst/n6553 (net)                   3        0.018               0.000      1.763 r
  normalizer_inst/U8957/ZN (NR2D8)                                 0.020     0.016      1.779 f
  normalizer_inst/n6654 (net)                  13        0.031               0.000      1.779 f
  normalizer_inst/U10466/ZN (NR2D1)                                0.026     0.021      1.800 r
  normalizer_inst/n12341 (net)                  1        0.001               0.000      1.800 r
  normalizer_inst/div_out_1_reg_1__2_/D (DFQD1)                    0.026     0.000      1.800 r
  data arrival time                                                                     1.800

  clock clk1 (rise edge)                                                     2.000      2.000
  clock network delay (ideal)                                                0.000      2.000
  normalizer_inst/div_out_1_reg_1__2_/CP (DFQD1)                             0.000      2.000 r
  library setup time                                                        -0.020      1.980
  data required time                                                                    1.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.980
  data arrival time                                                                    -1.800
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.180


  Startpoint: normalizer_inst/shift_reg_0__0__0_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: normalizer_inst/sum_reg_8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_normalizer_BW_PSUM11_COL8_W_OUT11_7 ZeroWireload tcbn65gplustc
  normalizer_BW_PSUM11_COL8_W_OUT11 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  normalizer_inst/shift_reg_0__0__0_/CP (DFQD1)                    0.000     0.000      0.000 r
  normalizer_inst/shift_reg_0__0__0_/Q (DFQD1)                     0.027     0.087      0.087 f
  normalizer_inst/N411 (net)                    6        0.006               0.000      0.087 f
  normalizer_inst/U9394/ZN (NR2D0)                                 0.051     0.037      0.124 r
  normalizer_inst/n12139 (net)                  2        0.002               0.000      0.124 r
  normalizer_inst/U12260/ZN (CKND2D0)                              0.040     0.035      0.159 f
  normalizer_inst/n12134 (net)                  3        0.002               0.000      0.159 f
  normalizer_inst/U12286/ZN (CKND2D0)                              0.038     0.031      0.190 r
  normalizer_inst/n12135 (net)                  1        0.002               0.000      0.190 r
  normalizer_inst/U9686/ZN (XNR2D0)                                0.056     0.072      0.262 r
  normalizer_inst/data_1[3] (net)               3        0.004               0.000      0.262 r
  normalizer_inst/U12326/S (FA1D0)                                 0.024     0.101      0.363 f
  normalizer_inst/n12168 (net)                  1        0.001               0.000      0.363 f
  normalizer_inst/U12327/CO (FA1D0)                                0.025     0.099      0.462 f
  normalizer_inst/n12170 (net)                  1        0.001               0.000      0.462 f
  normalizer_inst/U12330/CO (FA1D0)                                0.025     0.053      0.515 f
  normalizer_inst/n12176 (net)                  1        0.001               0.000      0.515 f
  normalizer_inst/U1319/CO (FA1D0)                                 0.025     0.053      0.568 f
  normalizer_inst/n12185 (net)                  1        0.001               0.000      0.568 f
  normalizer_inst/U12342/CO (FA1D0)                                0.025     0.053      0.621 f
  normalizer_inst/n12190 (net)                  1        0.001               0.000      0.621 f
  normalizer_inst/U82/CO (FA1D0)                                   0.025     0.053      0.674 f
  normalizer_inst/n12203 (net)                  1        0.001               0.000      0.674 f
  normalizer_inst/U12364/S (FA1D0)                                 0.021     0.062      0.736 r
  normalizer_inst/n12193 (net)                  1        0.001               0.000      0.736 r
  normalizer_inst/U12352/Z (CKAN2D0)                               0.026     0.038      0.774 r
  normalizer_inst/n12316 (net)                  1        0.001               0.000      0.774 r
  normalizer_inst/sum_reg_8_/D (DFQD4)                             0.026     0.000      0.774 r
  data arrival time                                                                     0.774

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  normalizer_inst/sum_reg_8_/CP (DFQD4)                                      0.000      1.000 r
  library setup time                                                        -0.023      0.977
  data required time                                                                    0.977
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.977
  data arrival time                                                                    -0.774
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.204


  Startpoint: normalizer_inst/sum_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: normalizer_inst/div_out_2_reg_0__3_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_normalizer_BW_PSUM11_COL8_W_OUT11_5 ZeroWireload tcbn65gplustc
  normalizer_BW_PSUM11_COL8_W_OUT11 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  normalizer_inst/sum_reg_3_/CP (DFQD4)                            0.000     0.000      0.000 r
  normalizer_inst/sum_reg_3_/Q (DFQD4)                             0.023     0.073      0.073 r
  normalizer_inst/sum[3] (net)                  3        0.009               0.000      0.073 r
  normalizer_inst/U9183/Z (BUFFD16)                                0.029     0.036      0.110 r
  normalizer_inst/n12242 (net)                 35        0.058               0.000      0.110 r
  normalizer_inst/U1211/ZN (INVD3)                                 0.013     0.012      0.122 f
  normalizer_inst/n4389 (net)                   1        0.005               0.000      0.122 f
  normalizer_inst/U5440/ZN (ND2D4)                                 0.017     0.012      0.134 r
  normalizer_inst/n1416 (net)                   2        0.006               0.000      0.134 r
  normalizer_inst/U5438/ZN (INVD3)                                 0.013     0.013      0.147 f
  normalizer_inst/n4088 (net)                   1        0.008               0.000      0.147 f
  normalizer_inst/U3674/ZN (CKND2D8)                               0.029     0.021      0.168 r
  normalizer_inst/n513 (net)                    5        0.021               0.000      0.168 r
  normalizer_inst/U4073/ZN (ND2D4)                                 0.021     0.020      0.188 f
  normalizer_inst/n5711 (net)                   6        0.009               0.000      0.188 f
  normalizer_inst/U9865/Z (CKAN2D0)                                0.017     0.034      0.222 f
  normalizer_inst/n5499 (net)                   1        0.001               0.000      0.222 f
  normalizer_inst/U1146/ZN (NR2XD0)                                0.062     0.040      0.262 r
  normalizer_inst/n9041 (net)                   3        0.005               0.000      0.262 r
  normalizer_inst/U5693/ZN (INVD0)                                 0.023     0.019      0.281 f
  normalizer_inst/n1585 (net)                   1        0.001               0.000      0.281 f
  normalizer_inst/U5692/ZN (NR2XD0)                                0.025     0.023      0.304 r
  normalizer_inst/n1586 (net)                   1        0.001               0.000      0.304 r
  normalizer_inst/U3586/ZN (ND2D1)                                 0.021     0.021      0.325 f
  normalizer_inst/n4615 (net)                   1        0.002               0.000      0.325 f
  normalizer_inst/U3662/ZN (ND2D2)                                 0.023     0.018      0.342 r
  normalizer_inst/n416 (net)                    1        0.005               0.000      0.342 r
  normalizer_inst/U3635/ZN (ND2D4)                                 0.024     0.022      0.364 f
  normalizer_inst/n1196 (net)                   4        0.012               0.000      0.364 f
  normalizer_inst/U3584/ZN (INVD4)                                 0.019     0.018      0.382 r
  normalizer_inst/n2844 (net)                   4        0.010               0.000      0.382 r
  normalizer_inst/U6756/ZN (ND2D4)                                 0.028     0.022      0.404 f
  normalizer_inst/n2604 (net)                   5        0.014               0.000      0.404 f
  normalizer_inst/U5885/ZN (ND2D4)                                 0.017     0.016      0.421 r
  normalizer_inst/n1759 (net)                   3        0.006               0.000      0.421 r
  normalizer_inst/U1059/ZN (CKND3)                                 0.013     0.013      0.433 f
  normalizer_inst/n1890 (net)                   2        0.006               0.000      0.433 f
  normalizer_inst/U1054/ZN (CKND2D2)                               0.028     0.018      0.451 r
  normalizer_inst/n1987 (net)                   1        0.005               0.000      0.451 r
  normalizer_inst/U3127/ZN (ND2D4)                                 0.024     0.021      0.473 f
  normalizer_inst/n1140 (net)                   2        0.011               0.000      0.473 f
  normalizer_inst/U3648/ZN (ND2D2)                                 0.024     0.021      0.494 r
  normalizer_inst/n6809 (net)                   3        0.006               0.000      0.494 r
  normalizer_inst/U7617/ZN (ND2D2)                                 0.020     0.018      0.512 f
  normalizer_inst/n2875 (net)                   2        0.004               0.000      0.512 f
  normalizer_inst/U1020/ZN (ND2D3)                                 0.025     0.018      0.530 r
  normalizer_inst/n1182 (net)                   4        0.008               0.000      0.530 r
  normalizer_inst/U992/ZN (ND2D3)                                  0.024     0.020      0.550 f
  normalizer_inst/n1137 (net)                   4        0.007               0.000      0.550 f
  normalizer_inst/U960/ZN (ND3D1)                                  0.030     0.023      0.573 r
  normalizer_inst/n5830 (net)                   3        0.003               0.000      0.573 r
  normalizer_inst/U5765/ZN (ND2D1)                                 0.024     0.023      0.596 f
  normalizer_inst/n1640 (net)                   1        0.002               0.000      0.596 f
  normalizer_inst/U2830/ZN (NR2D2)                                 0.039     0.031      0.627 r
  normalizer_inst/n1639 (net)                   1        0.005               0.000      0.627 r
  normalizer_inst/U4601/ZN (ND2D4)                                 0.026     0.025      0.652 f
  normalizer_inst/n746 (net)                    4        0.011               0.000      0.652 f
  normalizer_inst/U4600/ZN (ND2D4)                                 0.018     0.015      0.666 r
  normalizer_inst/n2567 (net)                   4        0.005               0.000      0.666 r
  normalizer_inst/U3397/ZN (OAI21D2)                               0.023     0.019      0.685 f
  normalizer_inst/n6835 (net)                   3        0.003               0.000      0.685 f
  normalizer_inst/U3396/ZN (ND2D1)                                 0.022     0.018      0.703 r
  normalizer_inst/n3626 (net)                   1        0.002               0.000      0.703 r
  normalizer_inst/U3199/ZN (ND2D2)                                 0.030     0.022      0.725 f
  normalizer_inst/n1138 (net)                   4        0.007               0.000      0.725 f
  normalizer_inst/U5095/ZN (OAI21D4)                               0.056     0.039      0.765 r
  normalizer_inst/n6806 (net)                   6        0.014               0.000      0.765 r
  normalizer_inst/U3169/ZN (INVD2)                                 0.023     0.020      0.785 f
  normalizer_inst/n5177 (net)                   3        0.006               0.000      0.785 f
  normalizer_inst/U4061/ZN (ND2D2)                                 0.016     0.014      0.799 r
  normalizer_inst/n4059 (net)                   2        0.002               0.000      0.799 r
  normalizer_inst/U805/ZN (ND2D1)                                  0.023     0.019      0.818 f
  normalizer_inst/n6832 (net)                   1        0.002               0.000      0.818 f
  normalizer_inst/U5675/ZN (OAI22D2)                               0.060     0.043      0.860 r
  normalizer_inst/n6831 (net)                   1        0.005               0.000      0.860 r
  normalizer_inst/U9157/ZN (NR2D4)                                 0.023     0.019      0.879 f
  normalizer_inst/n8146 (net)                   5        0.009               0.000      0.879 f
  normalizer_inst/U1978/ZN (CKND2)                                 0.015     0.014      0.893 r
  normalizer_inst/n4407 (net)                   2        0.003               0.000      0.893 r
  normalizer_inst/U6086/ZN (ND2D2)                                 0.018     0.014      0.907 f
  normalizer_inst/n2880 (net)                   2        0.003               0.000      0.907 f
  normalizer_inst/U6084/ZN (ND2D2)                                 0.015     0.013      0.920 r
  normalizer_inst/n1908 (net)                   1        0.002               0.000      0.920 r
  normalizer_inst/U5146/ZN (ND2D2)                                 0.017     0.014      0.933 f
  normalizer_inst/n1181 (net)                   2        0.003               0.000      0.933 f
  normalizer_inst/U698/ZN (ND2D2)                                  0.031     0.021      0.955 r
  normalizer_inst/n3762 (net)                   2        0.008               0.000      0.955 r
  normalizer_inst/U1534/ZN (ND3D3)                                 0.029     0.024      0.978 f
  normalizer_inst/n2575 (net)                   1        0.005               0.000      0.978 f
  normalizer_inst/U6519/ZN (ND2D4)                                 0.021     0.019      0.998 r
  normalizer_inst/n2879 (net)                   2        0.009               0.000      0.998 r
  normalizer_inst/U7461/ZN (ND2D4)                                 0.027     0.020      1.017 f
  normalizer_inst/n2801 (net)                   3        0.011               0.000      1.017 f
  normalizer_inst/U1455/Z (AN2XD1)                                 0.013     0.026      1.044 f
  normalizer_inst/n127 (net)                    1        0.002               0.000      1.044 f
  normalizer_inst/U2620/ZN (CKND2D2)                               0.033     0.021      1.065 r
  normalizer_inst/n5233 (net)                   2        0.006               0.000      1.065 r
  normalizer_inst/U3639/ZN (ND3D4)                                 0.034     0.031      1.096 f
  normalizer_inst/n3643 (net)                   5        0.009               0.000      1.096 f
  normalizer_inst/U5922/ZN (ND2D2)                                 0.022     0.019      1.115 r
  normalizer_inst/n1792 (net)                   3        0.004               0.000      1.115 r
  normalizer_inst/U5738/ZN (ND2D2)                                 0.015     0.016      1.131 f
  normalizer_inst/n3250 (net)                   1        0.002               0.000      1.131 f
  normalizer_inst/U6152/ZN (ND2D2)                                 0.017     0.015      1.146 r
  normalizer_inst/n2805 (net)                   3        0.003               0.000      1.146 r
  normalizer_inst/U5122/ZN (NR2XD1)                                0.015     0.012      1.158 f
  normalizer_inst/n1977 (net)                   1        0.002               0.000      1.158 f
  normalizer_inst/U6149/ZN (NR2XD1)                                0.021     0.016      1.175 r
  normalizer_inst/n1974 (net)                   1        0.002               0.000      1.175 r
  normalizer_inst/U5552/ZN (ND2D2)                                 0.017     0.016      1.191 f
  normalizer_inst/n1493 (net)                   2        0.003               0.000      1.191 f
  normalizer_inst/U5550/ZN (INVD1)                                 0.038     0.026      1.216 r
  normalizer_inst/n7194 (net)                   5        0.006               0.000      1.216 r
  normalizer_inst/U9486/ZN (INVD0)                                 0.017     0.017      1.233 f
  normalizer_inst/n7506 (net)                   1        0.001               0.000      1.233 f
  normalizer_inst/U10834/ZN (CKND2D1)                              0.029     0.021      1.254 r
  normalizer_inst/n7504 (net)                   1        0.002               0.000      1.254 r
  normalizer_inst/U6725/ZN (ND3D2)                                 0.026     0.024      1.277 f
  normalizer_inst/n11035 (net)                  1        0.002               0.000      1.277 f
  normalizer_inst/U10930/ZN (CKND2)                                0.016     0.015      1.292 r
  normalizer_inst/n8089 (net)                   2        0.003               0.000      1.292 r
  normalizer_inst/U10929/ZN (ND2D0)                                0.023     0.020      1.312 f
  normalizer_inst/n8088 (net)                   1        0.001               0.000      1.312 f
  normalizer_inst/U1582/ZN (CKND2D1)                               0.031     0.025      1.337 r
  normalizer_inst/n8087 (net)                   2        0.003               0.000      1.337 r
  normalizer_inst/U8452/ZN (CKND2D2)                               0.034     0.017      1.354 f
  normalizer_inst/n4069 (net)                   1        0.003               0.000      1.354 f
  normalizer_inst/U5148/ZN (NR2D3)                                 0.029     0.025      1.379 r
  normalizer_inst/n11189 (net)                  4        0.004               0.000      1.379 r
  normalizer_inst/U8099/ZN (NR2XD1)                                0.023     0.019      1.399 f
  normalizer_inst/n11032 (net)                  2        0.002               0.000      1.399 f
  normalizer_inst/U8297/ZN (ND2D1)                                 0.024     0.021      1.420 r
  normalizer_inst/n3787 (net)                   1        0.003               0.000      1.420 r
  normalizer_inst/U6334/ZN (ND2D2)                                 0.019     0.019      1.439 f
  normalizer_inst/n2057 (net)                   1        0.004               0.000      1.439 f
  normalizer_inst/U6333/ZN (AOI21D4)                               0.046     0.029      1.467 r
  normalizer_inst/n7597 (net)                   1        0.009               0.000      1.467 r
  normalizer_inst/U10357/ZN (ND2D8)                                0.037     0.033      1.500 f
  normalizer_inst/n8161 (net)                  16        0.031               0.000      1.500 f
  normalizer_inst/U8381/ZN (INVD1)                                 0.022     0.020      1.520 r
  normalizer_inst/n3918 (net)                   1        0.002               0.000      1.520 r
  normalizer_inst/U3131/ZN (ND2D2)                                 0.020     0.018      1.538 f
  normalizer_inst/n4325 (net)                   2        0.004               0.000      1.538 f
  normalizer_inst/U6543/ZN (CKND2)                                 0.018     0.016      1.554 r
  normalizer_inst/n6743 (net)                   4        0.005               0.000      1.554 r
  normalizer_inst/U266/ZN (ND2D1)                                  0.030     0.025      1.579 f
  normalizer_inst/n11158 (net)                  1        0.004               0.000      1.579 f
  normalizer_inst/U230/ZN (ND3D3)                                  0.029     0.025      1.604 r
  normalizer_inst/n1760 (net)                   7        0.008               0.000      1.604 r
  normalizer_inst/U202/ZN (NR2XD0)                                 0.041     0.024      1.628 f
  normalizer_inst/n11633 (net)                  3        0.003               0.000      1.628 f
  normalizer_inst/U6681/ZN (NR2XD0)                                0.028     0.026      1.654 r
  normalizer_inst/n11179 (net)                  1        0.001               0.000      1.654 r
  normalizer_inst/U170/Z (AN2XD1)                                  0.035     0.042      1.697 r
  normalizer_inst/n11201 (net)                  1        0.005               0.000      1.697 r
  normalizer_inst/U10666/ZN (ND2D4)                                0.021     0.021      1.718 f
  normalizer_inst/n7071 (net)                   1        0.009               0.000      1.718 f
  normalizer_inst/U10664/ZN (ND2D8)                                0.027     0.022      1.740 r
  normalizer_inst/N510 (net)                    6        0.027               0.000      1.740 r
  normalizer_inst/U147/Z (BUFFD2)                                  0.021     0.030      1.770 r
  normalizer_inst/n7056 (net)                   4        0.005               0.000      1.770 r
  normalizer_inst/div_out_2_reg_0__3_/D (DFQD1)                    0.021     0.000      1.770 r
  data arrival time                                                                     1.770

  clock clk1 (rise edge)                                                     2.000      2.000
  clock network delay (ideal)                                                0.000      2.000
  normalizer_inst/div_out_2_reg_0__3_/CP (DFQD1)                             0.000      2.000 r
  library setup time                                                        -0.019      1.981
  data required time                                                                    1.981
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.981
  data arrival time                                                                    -1.770
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.211


  Startpoint: normalizer_inst/sum_reg_10_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: normalizer_inst/div_out_2_reg_1__3_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_normalizer_BW_PSUM11_COL8_W_OUT11_5 ZeroWireload tcbn65gplustc
  normalizer_BW_PSUM11_COL8_W_OUT11 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  normalizer_inst/sum_reg_10_/CP (DFQD4)                           0.000     0.000      0.000 r
  normalizer_inst/sum_reg_10_/Q (DFQD4)                            0.024     0.083      0.083 f
  normalizer_inst/sum[10] (net)                 4        0.012               0.000      0.083 f
  normalizer_inst/U7087/ZN (NR2XD3)                                0.024     0.024      0.107 r
  normalizer_inst/n8601 (net)                   3        0.007               0.000      0.107 r
  normalizer_inst/U3289/ZN (ND3D2)                                 0.030     0.027      0.133 f
  normalizer_inst/n4976 (net)                   1        0.004               0.000      0.133 f
  normalizer_inst/U7891/ZN (NR2XD2)                                0.031     0.029      0.162 r
  normalizer_inst/n4968 (net)                   4        0.008               0.000      0.162 r
  normalizer_inst/U1191/ZN (INVD1)                                 0.018     0.017      0.180 f
  normalizer_inst/n1402 (net)                   1        0.003               0.000      0.180 f
  normalizer_inst/U3061/ZN (NR2D3)                                 0.041     0.031      0.211 r
  normalizer_inst/n3275 (net)                   2        0.008               0.000      0.211 r
  normalizer_inst/U3316/ZN (ND3D4)                                 0.033     0.032      0.243 f
  normalizer_inst/n1507 (net)                   5        0.009               0.000      0.243 f
  normalizer_inst/U5588/ZN (AOI21D1)                               0.045     0.034      0.277 r
  normalizer_inst/n9138 (net)                   2        0.002               0.000      0.277 r
  normalizer_inst/U1701/Z (BUFFD1)                                 0.039     0.044      0.321 r
  normalizer_inst/n2150 (net)                   2        0.005               0.000      0.321 r
  normalizer_inst/U10226/ZN (AOI211XD0)                            0.035     0.032      0.353 f
  normalizer_inst/n6167 (net)                   1        0.001               0.000      0.353 f
  normalizer_inst/U5513/ZN (ND2D1)                                 0.029     0.025      0.377 r
  normalizer_inst/n6299 (net)                   2        0.003               0.000      0.377 r
  normalizer_inst/U6311/ZN (ND3D1)                                 0.039     0.030      0.407 f
  normalizer_inst/n3867 (net)                   1        0.002               0.000      0.407 f
  normalizer_inst/U3463/ZN (ND2D2)                                 0.022     0.021      0.428 r
  normalizer_inst/n3077 (net)                   2        0.004               0.000      0.428 r
  normalizer_inst/U3462/ZN (NR2D2)                                 0.021     0.010      0.439 f
  normalizer_inst/n3206 (net)                   1        0.002               0.000      0.439 f
  normalizer_inst/U3885/ZN (ND2D2)                                 0.022     0.017      0.456 r
  normalizer_inst/n1826 (net)                   2        0.005               0.000      0.456 r
  normalizer_inst/U2911/ZN (ND2D2)                                 0.021     0.020      0.476 f
  normalizer_inst/n3078 (net)                   1        0.005               0.000      0.476 f
  normalizer_inst/U7057/ZN (INVD4)                                 0.021     0.018      0.494 r
  normalizer_inst/n3427 (net)                   2        0.012               0.000      0.494 r
  normalizer_inst/U6240/ZN (ND2D8)                                 0.031     0.025      0.519 f
  normalizer_inst/n6659 (net)                   8        0.026               0.000      0.519 f
  normalizer_inst/U7462/ZN (ND2D4)                                 0.019     0.016      0.536 r
  normalizer_inst/n2577 (net)                   3        0.005               0.000      0.536 r
  normalizer_inst/U1026/ZN (ND2D3)                                 0.025     0.021      0.556 f
  normalizer_inst/n5736 (net)                   5        0.009               0.000      0.556 f
  normalizer_inst/U1012/ZN (CKND2D3)                               0.023     0.019      0.575 r
  normalizer_inst/n1457 (net)                   2        0.005               0.000      0.575 r
  normalizer_inst/U994/ZN (CKND2D2)                                0.017     0.017      0.592 f
  normalizer_inst/n671 (net)                    1        0.004               0.000      0.592 f
  normalizer_inst/U3341/ZN (INVD3)                                 0.022     0.018      0.610 r
  normalizer_inst/n1412 (net)                   3        0.009               0.000      0.610 r
  normalizer_inst/U2049/ZN (ND2D3)                                 0.022     0.020      0.631 f
  normalizer_inst/n7893 (net)                   4        0.007               0.000      0.631 f
  normalizer_inst/U953/ZN (ND2D1)                                  0.025     0.021      0.652 r
  normalizer_inst/n6462 (net)                   2        0.003               0.000      0.652 r
  normalizer_inst/U6702/ZN (CKND2)                                 0.016     0.016      0.667 f
  normalizer_inst/n3182 (net)                   1        0.005               0.000      0.667 f
  normalizer_inst/U7596/ZN (NR2XD3)                                0.021     0.020      0.688 r
  normalizer_inst/n2752 (net)                   2        0.006               0.000      0.688 r
  normalizer_inst/U6242/ZN (ND4D3)                                 0.039     0.033      0.721 f
  normalizer_inst/n2750 (net)                   1        0.004               0.000      0.721 f
  normalizer_inst/U3328/ZN (ND3D3)                                 0.023     0.022      0.743 r
  normalizer_inst/n380 (net)                    1        0.005               0.000      0.743 r
  normalizer_inst/U3327/ZN (ND2D4)                                 0.029     0.023      0.766 f
  normalizer_inst/n1456 (net)                   6        0.014               0.000      0.766 f
  normalizer_inst/U1245/ZN (AOI21D1)                               0.045     0.034      0.799 r
  normalizer_inst/n661 (net)                    1        0.002               0.000      0.799 r
  normalizer_inst/U4446/ZN (CKND2D2)                               0.020     0.021      0.820 f
  normalizer_inst/n3994 (net)                   2        0.003               0.000      0.820 f
  normalizer_inst/U7137/ZN (ND3D2)                                 0.017     0.013      0.832 r
  normalizer_inst/n3459 (net)                   1        0.001               0.000      0.832 r
  normalizer_inst/U8084/ZN (ND2D1)                                 0.027     0.022      0.854 f
  normalizer_inst/n3455 (net)                   1        0.003               0.000      0.854 f
  normalizer_inst/U2688/ZN (CKND2D3)                               0.029     0.023      0.877 r
  normalizer_inst/n3454 (net)                   1        0.007               0.000      0.877 r
  normalizer_inst/U8083/ZN (NR2XD4)                                0.024     0.023      0.900 f
  normalizer_inst/n7712 (net)                   7        0.017               0.000      0.900 f
  normalizer_inst/U3366/ZN (NR2D3)                                 0.032     0.025      0.925 r
  normalizer_inst/n10477 (net)                  2        0.005               0.000      0.925 r
  normalizer_inst/U6288/ZN (OAI21D4)                               0.028     0.020      0.945 f
  normalizer_inst/n10502 (net)                  3        0.006               0.000      0.945 f
  normalizer_inst/U9311/ZN (CKND2D0)                               0.030     0.025      0.970 r
  normalizer_inst/n6646 (net)                   1        0.001               0.000      0.970 r
  normalizer_inst/U3453/ZN (ND2D1)                                 0.020     0.019      0.989 f
  normalizer_inst/n10504 (net)                  1        0.002               0.000      0.989 f
  normalizer_inst/U11792/ZN (XNR2D1)                               0.024     0.044      1.034 f
  normalizer_inst/n10509 (net)                  1        0.002               0.000      1.034 f
  normalizer_inst/U7389/ZN (ND2D2)                                 0.021     0.018      1.052 r
  normalizer_inst/n7694 (net)                   3        0.005               0.000      1.052 r
  normalizer_inst/U688/ZN (CKND2D1)                                0.014     0.014      1.065 f
  normalizer_inst/n2046 (net)                   1        0.001               0.000      1.065 f
  normalizer_inst/U2608/ZN (INVD0)                                 0.020     0.016      1.081 r
  normalizer_inst/n2045 (net)                   1        0.001               0.000      1.081 r
  normalizer_inst/U6277/ZN (CKND2D1)                               0.021     0.019      1.101 f
  normalizer_inst/n2074 (net)                   1        0.002               0.000      1.101 f
  normalizer_inst/U6379/ZN (NR2D2)                                 0.026     0.021      1.122 r
  normalizer_inst/n10628 (net)                  3        0.003               0.000      1.122 r
  normalizer_inst/U657/ZN (INVD1)                                  0.015     0.015      1.137 f
  normalizer_inst/n274 (net)                    2        0.003               0.000      1.137 f
  normalizer_inst/U6274/ZN (ND2D2)                                 0.015     0.012      1.149 r
  normalizer_inst/n2042 (net)                   1        0.002               0.000      1.149 r
  normalizer_inst/U2557/ZN (CKND2)                                 0.013     0.012      1.161 f
  normalizer_inst/n7483 (net)                   2        0.005               0.000      1.161 f
  normalizer_inst/U1596/ZN (CKND2D2)                               0.018     0.015      1.176 r
  normalizer_inst/n3195 (net)                   1        0.002               0.000      1.176 r
  normalizer_inst/U1594/ZN (ND2D2)                                 0.033     0.025      1.201 f
  normalizer_inst/n4379 (net)                   3        0.009               0.000      1.201 f
  normalizer_inst/U1913/ZN (NR2D2)                                 0.027     0.023      1.224 r
  normalizer_inst/n3194 (net)                   1        0.003               0.000      1.224 r
  normalizer_inst/U2526/ZN (ND2D2)                                 0.020     0.021      1.245 f
  normalizer_inst/n4378 (net)                   1        0.005               0.000      1.245 f
  normalizer_inst/U8618/ZN (ND2D4)                                 0.039     0.026      1.271 r
  normalizer_inst/n5018 (net)                  10        0.021               0.000      1.271 r
  normalizer_inst/U6399/ZN (NR2D2)                                 0.021     0.012      1.284 f
  normalizer_inst/n7683 (net)                   1        0.002               0.000      1.284 f
  normalizer_inst/U6629/ZN (ND2D2)                                 0.014     0.012      1.295 r
  normalizer_inst/n2998 (net)                   1        0.001               0.000      1.295 r
  normalizer_inst/U540/ZN (ND2D1)                                  0.021     0.018      1.314 f
  normalizer_inst/n2295 (net)                   1        0.002               0.000      1.314 f
  normalizer_inst/U1899/ZN (CKND2)                                 0.023     0.019      1.332 r
  normalizer_inst/n7169 (net)                   2        0.007               0.000      1.332 r
  normalizer_inst/U8132/ZN (ND2D4)                                 0.024     0.019      1.351 f
  normalizer_inst/n4235 (net)                   5        0.010               0.000      1.351 f
  normalizer_inst/U491/ZN (ND2D2)                                  0.018     0.015      1.366 r
  normalizer_inst/n10739 (net)                  3        0.003               0.000      1.366 r
  normalizer_inst/U7904/ZN (OAI21D1)                               0.028     0.024      1.390 f
  normalizer_inst/n3199 (net)                   1        0.002               0.000      1.390 f
  normalizer_inst/U7901/ZN (ND2D2)                                 0.016     0.016      1.406 r
  normalizer_inst/n3197 (net)                   1        0.003               0.000      1.406 r
  normalizer_inst/U425/ZN (ND2D2)                                  0.027     0.023      1.429 f
  normalizer_inst/n10839 (net)                  4        0.007               0.000      1.429 f
  normalizer_inst/U9278/ZN (AOI21D1)                               0.040     0.030      1.459 r
  normalizer_inst/n10776 (net)                  1        0.002               0.000      1.459 r
  normalizer_inst/U11878/Z (XOR2D0)                                0.024     0.051      1.510 r
  normalizer_inst/n10777 (net)                  1        0.001               0.000      1.510 r
  normalizer_inst/U4469/ZN (NR2XD0)                                0.018     0.016      1.526 f
  normalizer_inst/n7643 (net)                   1        0.001               0.000      1.526 f
  normalizer_inst/U6800/ZN (NR2D1)                                 0.038     0.029      1.555 r
  normalizer_inst/n3242 (net)                   1        0.002               0.000      1.555 r
  normalizer_inst/U7546/ZN (ND2D2)                                 0.023     0.021      1.576 f
  normalizer_inst/n2676 (net)                   2        0.005               0.000      1.576 f
  normalizer_inst/U7544/ZN (CKND2)                                 0.016     0.015      1.591 r
  normalizer_inst/n3201 (net)                   2        0.004               0.000      1.591 r
  normalizer_inst/U6293/ZN (NR2XD1)                                0.024     0.018      1.609 f
  normalizer_inst/n11984 (net)                  3        0.004               0.000      1.609 f
  normalizer_inst/U3334/ZN (NR2D2)                                 0.038     0.031      1.639 r
  normalizer_inst/n4415 (net)                   2        0.005               0.000      1.639 r
  normalizer_inst/U8642/ZN (ND2D2)                                 0.023     0.021      1.660 f
  normalizer_inst/n5099 (net)                   1        0.004               0.000      1.660 f
  normalizer_inst/U9046/ZN (OAI211D4)                              0.045     0.036      1.696 r
  normalizer_inst/n12031 (net)                  5        0.009               0.000      1.696 r
  normalizer_inst/U9044/ZN (ND2D4)                                 0.025     0.022      1.718 f
  normalizer_inst/n10896 (net)                  1        0.009               0.000      1.718 f
  normalizer_inst/U8514/ZN (ND2D8)                                 0.026     0.022      1.740 r
  normalizer_inst/n8173 (net)                   6        0.025               0.000      1.740 r
  normalizer_inst/U167/ZN (CKND4)                                  0.016     0.016      1.756 f
  normalizer_inst/n7034 (net)                   3        0.010               0.000      1.756 f
  normalizer_inst/U8960/ZN (CKND2)                                 0.017     0.014      1.771 r
  normalizer_inst/n4939 (net)                   4        0.005               0.000      1.771 r
  normalizer_inst/div_out_2_reg_1__3_/D (DFQD1)                    0.017     0.000      1.771 r
  data arrival time                                                                     1.771

  clock clk1 (rise edge)                                                     2.000      2.000
  clock network delay (ideal)                                                0.000      2.000
  normalizer_inst/div_out_2_reg_1__3_/CP (DFQD1)                             0.000      2.000 r
  library setup time                                                        -0.018      1.982
  data required time                                                                    1.982
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.982
  data arrival time                                                                    -1.771
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.211


  Startpoint: normalizer_inst/sum_reg_0_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: normalizer_inst/div_out_1_reg_1__3_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_normalizer_BW_PSUM11_COL8_W_OUT11_5 ZeroWireload tcbn65gplustc
  normalizer_BW_PSUM11_COL8_W_OUT11 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  normalizer_inst/sum_reg_0_/CP (DFQD4)                            0.000     0.000      0.000 r
  normalizer_inst/sum_reg_0_/Q (DFQD4)                             0.047     0.089      0.089 r
  normalizer_inst/sum[0] (net)                 10        0.028               0.000      0.089 r
  normalizer_inst/U3118/ZN (INVD6)                                 0.018     0.015      0.104 f
  normalizer_inst/n6685 (net)                   5        0.011               0.000      0.104 f
  normalizer_inst/U8519/ZN (NR2D4)                                 0.030     0.022      0.126 r
  normalizer_inst/n9531 (net)                   4        0.006               0.000      0.126 r
  normalizer_inst/U3336/ZN (NR2D2)                                 0.011     0.010      0.136 f
  normalizer_inst/n5041 (net)                   1        0.001               0.000      0.136 f
  normalizer_inst/U1225/ZN (INVD1)                                 0.020     0.015      0.151 r
  normalizer_inst/n4483 (net)                   1        0.003               0.000      0.151 r
  normalizer_inst/U3802/ZN (ND2D2)                                 0.029     0.024      0.175 f
  normalizer_inst/n2610 (net)                   2        0.007               0.000      0.175 f
  normalizer_inst/U5248/ZN (ND2D2)                                 0.017     0.017      0.193 r
  normalizer_inst/n1259 (net)                   1        0.003               0.000      0.193 r
  normalizer_inst/U5247/ZN (ND2D2)                                 0.022     0.019      0.212 f
  normalizer_inst/n1258 (net)                   1        0.005               0.000      0.212 f
  normalizer_inst/U5246/ZN (ND2D4)                                 0.024     0.020      0.232 r
  normalizer_inst/n1682 (net)                   4        0.011               0.000      0.232 r
  normalizer_inst/U4261/ZN (ND2D4)                                 0.018     0.017      0.249 f
  normalizer_inst/n693 (net)                    3        0.007               0.000      0.249 f
  normalizer_inst/U4260/ZN (INVD1)                                 0.017     0.015      0.264 r
  normalizer_inst/n544 (net)                    1        0.002               0.000      0.264 r
  normalizer_inst/U4259/ZN (CKND2D2)                               0.014     0.012      0.276 f
  normalizer_inst/n4538 (net)                   2        0.002               0.000      0.276 f
  normalizer_inst/U4258/ZN (ND2D0)                                 0.020     0.015      0.291 r
  normalizer_inst/n3404 (net)                   1        0.001               0.000      0.291 r
  normalizer_inst/U2969/ZN (INVD0)                                 0.012     0.012      0.303 f
  normalizer_inst/n4537 (net)                   1        0.001               0.000      0.303 f
  normalizer_inst/U8230/ZN (ND2D0)                                 0.032     0.021      0.324 r
  normalizer_inst/n4046 (net)                   1        0.002               0.000      0.324 r
  normalizer_inst/U8438/ZN (CKND2D2)                               0.021     0.019      0.344 f
  normalizer_inst/n4044 (net)                   1        0.004               0.000      0.344 f
  normalizer_inst/U8437/ZN (AOI21D4)                               0.037     0.034      0.377 r
  normalizer_inst/n9556 (net)                   3        0.006               0.000      0.377 r
  normalizer_inst/U1097/ZN (ND2D3)                                 0.026     0.023      0.401 f
  normalizer_inst/n563 (net)                    3        0.008               0.000      0.401 f
  normalizer_inst/U4290/ZN (ND2D4)                                 0.021     0.017      0.418 r
  normalizer_inst/n838 (net)                    3        0.008               0.000      0.418 r
  normalizer_inst/U2935/ZN (CKND3)                                 0.014     0.014      0.432 f
  normalizer_inst/n309 (net)                    2        0.007               0.000      0.432 f
  normalizer_inst/U4713/ZN (ND2D4)                                 0.025     0.015      0.447 r
  normalizer_inst/n2102 (net)                   1        0.009               0.000      0.447 r
  normalizer_inst/U6506/ZN (ND3D8)                                 0.029     0.021      0.468 f
  normalizer_inst/n7786 (net)                   4        0.010               0.000      0.468 f
  normalizer_inst/U4329/ZN (ND2D4)                                 0.031     0.025      0.493 r
  normalizer_inst/n7164 (net)                   7        0.016               0.000      0.493 r
  normalizer_inst/U7305/ZN (ND2D2)                                 0.024     0.018      0.511 f
  normalizer_inst/n2430 (net)                   1        0.004               0.000      0.511 f
  normalizer_inst/U1027/ZN (ND2D3)                                 0.025     0.020      0.531 r
  normalizer_inst/n1135 (net)                   5        0.009               0.000      0.531 r
  normalizer_inst/U3811/ZN (ND2D2)                                 0.018     0.017      0.548 f
  normalizer_inst/n5658 (net)                   1        0.004               0.000      0.548 f
  normalizer_inst/U2865/ZN (ND2D3)                                 0.022     0.017      0.564 r
  normalizer_inst/n6264 (net)                   3        0.007               0.000      0.564 r
  normalizer_inst/U969/ZN (CKND2D1)                                0.021     0.019      0.583 f
  normalizer_inst/n3401 (net)                   1        0.002               0.000      0.583 f
  normalizer_inst/U2857/ZN (CKND2)                                 0.015     0.014      0.596 r
  normalizer_inst/n9653 (net)                   2        0.003               0.000      0.596 r
  normalizer_inst/U9143/ZN (ND2D2)                                 0.022     0.018      0.614 f
  normalizer_inst/n5770 (net)                   4        0.005               0.000      0.614 f
  normalizer_inst/U9142/ZN (CKND2D0)                               0.047     0.032      0.646 r
  normalizer_inst/n5260 (net)                   1        0.002               0.000      0.646 r
  normalizer_inst/U5272/ZN (OAI22D2)                               0.022     0.022      0.668 f
  normalizer_inst/n1273 (net)                   1        0.001               0.000      0.668 f
  normalizer_inst/U880/ZN (CKND2D1)                                0.031     0.023      0.691 r
  normalizer_inst/n1272 (net)                   1        0.003               0.000      0.691 r
  normalizer_inst/U2033/ZN (ND2D2)                                 0.021     0.021      0.712 f
  normalizer_inst/n3571 (net)                   2        0.005               0.000      0.712 f
  normalizer_inst/U2765/ZN (ND2D3)                                 0.020     0.016      0.728 r
  normalizer_inst/n3535 (net)                   2        0.006               0.000      0.728 r
  normalizer_inst/U5299/ZN (CKND2D4)                               0.018     0.015      0.743 f
  normalizer_inst/n1395 (net)                   3        0.006               0.000      0.743 f
  normalizer_inst/U5325/ZN (ND2D4)                                 0.026     0.019      0.762 r
  normalizer_inst/n7598 (net)                   4        0.012               0.000      0.762 r
  normalizer_inst/U5343/ZN (ND2D8)                                 0.028     0.023      0.785 f
  normalizer_inst/n9746 (net)                   9        0.020               0.000      0.785 f
  normalizer_inst/U803/ZN (CKND2D1)                                0.021     0.019      0.804 r
  normalizer_inst/n4728 (net)                   1        0.001               0.000      0.804 r
  normalizer_inst/U4270/ZN (INVD1)                                 0.016     0.015      0.818 f
  normalizer_inst/n552 (net)                    1        0.003               0.000      0.818 f
  normalizer_inst/U4268/ZN (NR2XD2)                                0.029     0.021      0.839 r
  normalizer_inst/n691 (net)                    4        0.007               0.000      0.839 r
  normalizer_inst/U3945/ZN (CKND2D1)                               0.027     0.017      0.856 f
  normalizer_inst/n3395 (net)                   1        0.001               0.000      0.856 f
  normalizer_inst/U712/ZN (NR2D1)                                  0.051     0.036      0.892 r
  normalizer_inst/n9848 (net)                   3        0.003               0.000      0.892 r
  normalizer_inst/U5293/ZN (NR2XD1)                                0.023     0.023      0.915 f
  normalizer_inst/n1299 (net)                   2        0.003               0.000      0.915 f
  normalizer_inst/U5290/ZN (AOI21D2)                               0.035     0.027      0.942 r
  normalizer_inst/n1295 (net)                   1        0.002               0.000      0.942 r
  normalizer_inst/U5289/ZN (OAI21D2)                               0.027     0.028      0.970 f
  normalizer_inst/n6240 (net)                   3        0.004               0.000      0.970 f
  normalizer_inst/U1532/ZN (CKND2D0)                               0.029     0.023      0.993 r
  normalizer_inst/n6530 (net)                   1        0.001               0.000      0.993 r
  normalizer_inst/U680/ZN (CKND2D1)                                0.037     0.029      1.022 f
  normalizer_inst/n5747 (net)                   2        0.005               0.000      1.022 f
  normalizer_inst/U10052/ZN (ND2D2)                                0.017     0.016      1.037 r
  normalizer_inst/n6529 (net)                   1        0.002               0.000      1.037 r
  normalizer_inst/U10426/ZN (CKND2D2)                              0.020     0.016      1.053 f
  normalizer_inst/n7903 (net)                   1        0.004               0.000      1.053 f
  normalizer_inst/U10675/ZN (OAI21D4)                              0.035     0.026      1.079 r
  normalizer_inst/n7415 (net)                   3        0.007               0.000      1.079 r
  normalizer_inst/U6475/ZN (ND2D0)                                 0.023     0.023      1.102 f
  normalizer_inst/n4467 (net)                   1        0.001               0.000      1.102 f
  normalizer_inst/U4692/ZN (NR2XD0)                                0.048     0.034      1.135 r
  normalizer_inst/n9941 (net)                   2        0.003               0.000      1.135 r
  normalizer_inst/U4691/ZN (OAI21D2)                               0.034     0.023      1.158 f
  normalizer_inst/n9884 (net)                   2        0.003               0.000      1.158 f
  normalizer_inst/U4689/ZN (ND2D2)                                 0.022     0.020      1.178 r
  normalizer_inst/n804 (net)                    1        0.005               0.000      1.178 r
  normalizer_inst/U4686/ZN (ND2D4)                                 0.026     0.021      1.199 f
  normalizer_inst/n6536 (net)                   7        0.012               0.000      1.199 f
  normalizer_inst/U6491/ZN (ND3D4)                                 0.025     0.021      1.220 r
  normalizer_inst/n5081 (net)                   1        0.008               0.000      1.220 r
  normalizer_inst/U4728/ZN (ND3D8)                                 0.035     0.031      1.251 f
  normalizer_inst/n824 (net)                    5        0.018               0.000      1.251 f
  normalizer_inst/U4726/ZN (NR2D0)                                 0.043     0.036      1.287 r
  normalizer_inst/n1487 (net)                   1        0.001               0.000      1.287 r
  normalizer_inst/U3518/ZN (ND2D1)                                 0.024     0.024      1.311 f
  normalizer_inst/n2506 (net)                   1        0.002               0.000      1.311 f
  normalizer_inst/U2484/ZN (ND2D2)                                 0.025     0.020      1.331 r
  normalizer_inst/n5767 (net)                   4        0.006               0.000      1.331 r
  normalizer_inst/U7356/ZN (INVD0)                                 0.014     0.015      1.346 f
  normalizer_inst/n2476 (net)                   1        0.001               0.000      1.346 f
  normalizer_inst/U4277/ZN (ND2D1)                                 0.026     0.020      1.365 r
  normalizer_inst/n558 (net)                    2        0.003               0.000      1.365 r
  normalizer_inst/U3340/ZN (ND2D2)                                 0.015     0.014      1.380 f
  normalizer_inst/n10157 (net)                  2        0.002               0.000      1.380 f
  normalizer_inst/U362/ZN (INVD1)                                  0.019     0.016      1.395 r
  normalizer_inst/n10156 (net)                  2        0.002               0.000      1.395 r
  normalizer_inst/U6215/ZN (ND2D1)                                 0.016     0.015      1.411 f
  normalizer_inst/n4381 (net)                   1        0.001               0.000      1.411 f
  normalizer_inst/U7500/ZN (INVD1)                                 0.020     0.016      1.427 r
  normalizer_inst/n2633 (net)                   1        0.003               0.000      1.427 r
  normalizer_inst/U5412/ZN (ND2D2)                                 0.021     0.019      1.447 f
  normalizer_inst/n7443 (net)                   2        0.005               0.000      1.447 f
  normalizer_inst/U6366/ZN (ND2D2)                                 0.021     0.019      1.465 r
  normalizer_inst/n2632 (net)                   1        0.005               0.000      1.465 r
  normalizer_inst/U1509/ZN (ND2D4)                                 0.022     0.018      1.484 f
  normalizer_inst/n1396 (net)                   2        0.009               0.000      1.484 f
  normalizer_inst/U3264/ZN (ND2D8)                                 0.025     0.021      1.505 r
  normalizer_inst/n5665 (net)                  14        0.024               0.000      1.505 r
  normalizer_inst/U3755/ZN (ND2D2)                                 0.013     0.012      1.517 f
  normalizer_inst/n5664 (net)                   1        0.001               0.000      1.517 f
  normalizer_inst/U7083/ZN (OAI21D0)                               0.047     0.022      1.539 r
  normalizer_inst/n10078 (net)                  1        0.001               0.000      1.539 r
  normalizer_inst/U8439/ZN (ND2D1)                                 0.040     0.035      1.574 f
  normalizer_inst/n4077 (net)                   1        0.005               0.000      1.574 f
  normalizer_inst/U5421/ZN (ND2D4)                                 0.027     0.025      1.599 r
  normalizer_inst/n1397 (net)                   7        0.012               0.000      1.599 r
  normalizer_inst/U5235/ZN (CKND2D2)                               0.021     0.017      1.616 f
  normalizer_inst/n1253 (net)                   3        0.004               0.000      1.616 f
  normalizer_inst/U189/ZN (OAI21D2)                                0.041     0.032      1.649 r
  normalizer_inst/n10362 (net)                  3        0.004               0.000      1.649 r
  normalizer_inst/U6739/ZN (ND2D2)                                 0.023     0.021      1.669 f
  normalizer_inst/n2165 (net)                   1        0.004               0.000      1.669 f
  normalizer_inst/U6738/ZN (OAI211D4)                              0.045     0.025      1.694 r
  normalizer_inst/n7943 (net)                   5        0.009               0.000      1.694 r
  normalizer_inst/U10905/ZN (ND2D4)                                0.024     0.022      1.716 f
  normalizer_inst/n10210 (net)                  1        0.009               0.000      1.716 f
  normalizer_inst/U10308/ZN (ND2D8)                                0.025     0.022      1.737 r
  normalizer_inst/N499 (net)                    4        0.024               0.000      1.737 r
  normalizer_inst/U145/Z (CKBD1)                                   0.026     0.031      1.768 r
  normalizer_inst/n7488 (net)                   3        0.004               0.000      1.768 r
  normalizer_inst/div_out_1_reg_1__3_/D (DFQD1)                    0.026     0.000      1.768 r
  data arrival time                                                                     1.768

  clock clk1 (rise edge)                                                     2.000      2.000
  clock network delay (ideal)                                                0.000      2.000
  normalizer_inst/div_out_1_reg_1__3_/CP (DFQD1)                             0.000      2.000 r
  library setup time                                                        -0.020      1.980
  data required time                                                                    1.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.980
  data arrival time                                                                    -1.768
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.212


  Startpoint: normalizer_inst/sum_reg_3_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: normalizer_inst/div_out_1_reg_0__3_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_normalizer_BW_PSUM11_COL8_W_OUT11_5 ZeroWireload tcbn65gplustc
  normalizer_BW_PSUM11_COL8_W_OUT11 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  normalizer_inst/sum_reg_3_/CP (DFQD4)                            0.000     0.000      0.000 r
  normalizer_inst/sum_reg_3_/Q (DFQD4)                             0.022     0.081      0.081 f
  normalizer_inst/sum[3] (net)                  3        0.009               0.000      0.081 f
  normalizer_inst/U9183/Z (BUFFD16)                                0.023     0.038      0.119 f
  normalizer_inst/n12242 (net)                 35        0.057               0.000      0.119 f
  normalizer_inst/U8987/ZN (NR2XD4)                                0.016     0.014      0.133 r
  normalizer_inst/n5005 (net)                   1        0.004               0.000      0.133 r
  normalizer_inst/U6679/ZN (ND3D3)                                 0.024     0.018      0.151 f
  normalizer_inst/n4996 (net)                   1        0.003               0.000      0.151 f
  normalizer_inst/U1205/ZN (CKND3)                                 0.020     0.018      0.169 r
  normalizer_inst/n858 (net)                    1        0.008               0.000      0.169 r
  normalizer_inst/U4780/ZN (CKND2D8)                               0.025     0.022      0.190 f
  normalizer_inst/n3405 (net)                   7        0.020               0.000      0.190 f
  normalizer_inst/U5052/ZN (CKND4)                                 0.018     0.017      0.207 r
  normalizer_inst/n1106 (net)                   3        0.009               0.000      0.207 r
  normalizer_inst/U3701/ZN (ND2D4)                                 0.033     0.020      0.228 f
  normalizer_inst/n6141 (net)                   7        0.012               0.000      0.228 f
  normalizer_inst/U8736/ZN (INVD1)                                 0.017     0.016      0.243 r
  normalizer_inst/n6357 (net)                   1        0.001               0.000      0.243 r
  normalizer_inst/U3012/ZN (NR2D1)                                 0.015     0.010      0.253 f
  normalizer_inst/n6400 (net)                   1        0.001               0.000      0.253 f
  normalizer_inst/U4785/ZN (CKND2D1)                               0.028     0.019      0.273 r
  normalizer_inst/n864 (net)                    1        0.002               0.000      0.273 r
  normalizer_inst/U3405/ZN (ND2D2)                                 0.020     0.019      0.291 f
  normalizer_inst/n4559 (net)                   3        0.004               0.000      0.291 f
  normalizer_inst/U4420/ZN (CKND2D1)                               0.021     0.017      0.308 r
  normalizer_inst/n862 (net)                    1        0.001               0.000      0.308 r
  normalizer_inst/U4783/ZN (ND2D1)                                 0.022     0.019      0.327 f
  normalizer_inst/n1722 (net)                   1        0.002               0.000      0.327 f
  normalizer_inst/U5839/ZN (ND2D2)                                 0.014     0.013      0.340 r
  normalizer_inst/n1720 (net)                   1        0.002               0.000      0.340 r
  normalizer_inst/U5838/ZN (ND2D2)                                 0.028     0.019      0.360 f
  normalizer_inst/n3782 (net)                   2        0.006               0.000      0.360 f
  normalizer_inst/U5834/ZN (ND3D4)                                 0.032     0.024      0.384 r
  normalizer_inst/n3137 (net)                   4        0.012               0.000      0.384 r
  normalizer_inst/U6767/ZN (ND2D4)                                 0.026     0.023      0.406 f
  normalizer_inst/n4249 (net)                   5        0.012               0.000      0.406 f
  normalizer_inst/U3154/ZN (INVD3)                                 0.016     0.015      0.422 r
  normalizer_inst/n2563 (net)                   2        0.004               0.000      0.422 r
  normalizer_inst/U6371/ZN (ND2D2)                                 0.020     0.017      0.439 f
  normalizer_inst/n2067 (net)                   1        0.005               0.000      0.439 f
  normalizer_inst/U4133/ZN (ND2D4)                                 0.025     0.019      0.458 r
  normalizer_inst/n1024 (net)                   5        0.012               0.000      0.458 r
  normalizer_inst/U4968/ZN (ND2D4)                                 0.026     0.022      0.480 f
  normalizer_inst/n1569 (net)                   5        0.013               0.000      0.480 f
  normalizer_inst/U3416/ZN (ND2D3)                                 0.019     0.016      0.496 r
  normalizer_inst/n901 (net)                    2        0.005               0.000      0.496 r
  normalizer_inst/U3212/ZN (ND2D3)                                 0.018     0.017      0.513 f
  normalizer_inst/n514 (net)                    2        0.005               0.000      0.513 f
  normalizer_inst/U3893/ZN (ND2D3)                                 0.022     0.016      0.530 r
  normalizer_inst/n1112 (net)                   2        0.007               0.000      0.530 r
  normalizer_inst/U3921/ZN (ND2D4)                                 0.018     0.017      0.547 f
  normalizer_inst/n1032 (net)                   4        0.007               0.000      0.547 f
  normalizer_inst/U4979/ZN (ND2D4)                                 0.031     0.021      0.567 r
  normalizer_inst/n1746 (net)                   8        0.015               0.000      0.567 r
  normalizer_inst/U3692/ZN (NR2D2)                                 0.016     0.012      0.579 f
  normalizer_inst/n474 (net)                    1        0.002               0.000      0.579 f
  normalizer_inst/U3718/ZN (NR2D2)                                 0.024     0.019      0.598 r
  normalizer_inst/n429 (net)                    1        0.002               0.000      0.598 r
  normalizer_inst/U3820/ZN (ND2D2)                                 0.027     0.022      0.620 f
  normalizer_inst/n1740 (net)                   3        0.007               0.000      0.620 f
  normalizer_inst/U885/ZN (NR2XD0)                                 0.037     0.028      0.648 r
  normalizer_inst/n1065 (net)                   1        0.002               0.000      0.648 r
  normalizer_inst/U5004/ZN (OAI22D2)                               0.027     0.024      0.672 f
  normalizer_inst/n8090 (net)                   3        0.004               0.000      0.672 f
  normalizer_inst/U8309/ZN (NR2XD1)                                0.029     0.023      0.695 r
  normalizer_inst/n4136 (net)                   1        0.004               0.000      0.695 r
  normalizer_inst/U4909/ZN (ND3D3)                                 0.035     0.027      0.722 f
  normalizer_inst/n4701 (net)                   5        0.007               0.000      0.722 f
  normalizer_inst/U1230/ZN (ND3D0)                                 0.030     0.026      0.748 r
  normalizer_inst/n4771 (net)                   1        0.001               0.000      0.748 r
  normalizer_inst/U3831/ZN (INVD1)                                 0.012     0.011      0.759 f
  normalizer_inst/n2568 (net)                   1        0.001               0.000      0.759 f
  normalizer_inst/U821/ZN (CKND2D1)                                0.028     0.018      0.778 r
  normalizer_inst/n2570 (net)                   1        0.002               0.000      0.778 r
  normalizer_inst/U6207/ZN (ND3D2)                                 0.019     0.018      0.796 f
  normalizer_inst/n2022 (net)                   1        0.001               0.000      0.796 f
  normalizer_inst/U6206/ZN (ND2D1)                                 0.022     0.017      0.813 r
  normalizer_inst/n4946 (net)                   1        0.002               0.000      0.813 r
  normalizer_inst/U3864/ZN (ND2D2)                                 0.020     0.018      0.831 f
  normalizer_inst/n4944 (net)                   1        0.004               0.000      0.831 f
  normalizer_inst/U6211/ZN (NR2D4)                                 0.037     0.027      0.858 r
  normalizer_inst/n5891 (net)                   6        0.009               0.000      0.858 r
  normalizer_inst/U743/ZN (ND2D1)                                  0.031     0.025      0.882 f
  normalizer_inst/n8684 (net)                   2        0.003               0.000      0.882 f
  normalizer_inst/U3911/ZN (OAI21D2)                               0.034     0.023      0.905 r
  normalizer_inst/n8622 (net)                   2        0.003               0.000      0.905 r
  normalizer_inst/U3910/ZN (ND2D2)                                 0.020     0.018      0.924 f
  normalizer_inst/n588 (net)                    1        0.004               0.000      0.924 f
  normalizer_inst/U4318/ZN (ND2D3)                                 0.030     0.021      0.945 r
  normalizer_inst/n5695 (net)                   7        0.011               0.000      0.945 r
  normalizer_inst/U4321/ZN (ND2D2)                                 0.019     0.016      0.961 f
  normalizer_inst/n590 (net)                    1        0.002               0.000      0.961 f
  normalizer_inst/U4320/ZN (ND2D2)                                 0.018     0.016      0.977 r
  normalizer_inst/n609 (net)                    2        0.003               0.000      0.977 r
  normalizer_inst/U4358/ZN (ND2D2)                                 0.021     0.017      0.994 f
  normalizer_inst/n1269 (net)                   3        0.005               0.000      0.994 f
  normalizer_inst/U5229/ZN (OAI21D1)                               0.040     0.029      1.023 r
  normalizer_inst/n2025 (net)                   1        0.002               0.000      1.023 r
  normalizer_inst/U6220/ZN (CKND2D2)                               0.019     0.020      1.043 f
  normalizer_inst/n2027 (net)                   1        0.003               0.000      1.043 f
  normalizer_inst/U6221/ZN (NR2D3)                                 0.029     0.025      1.068 r
  normalizer_inst/n2238 (net)                   1        0.004               0.000      1.068 r
  normalizer_inst/U6249/ZN (OAI21D4)                               0.036     0.029      1.097 f
  normalizer_inst/n8784 (net)                   7        0.014               0.000      1.097 f
  normalizer_inst/U1523/ZN (NR2D2)                                 0.032     0.026      1.124 r
  normalizer_inst/n4211 (net)                   2        0.003               0.000      1.124 r
  normalizer_inst/U605/ZN (OAI21D2)                                0.032     0.024      1.147 f
  normalizer_inst/n8753 (net)                   2        0.005               0.000      1.147 f
  normalizer_inst/U8313/ZN (AOI21D4)                               0.037     0.026      1.174 r
  normalizer_inst/n8725 (net)                   2        0.005               0.000      1.174 r
  normalizer_inst/U11142/ZN (INVD1)                                0.024     0.022      1.196 f
  normalizer_inst/n8809 (net)                   4        0.005               0.000      1.196 f
  normalizer_inst/U1919/ZN (AOI21D1)                               0.041     0.027      1.223 r
  normalizer_inst/n622 (net)                    1        0.002               0.000      1.223 r
  normalizer_inst/U4379/ZN (XNR2D1)                                0.025     0.050      1.273 f
  normalizer_inst/n621 (net)                    1        0.002               0.000      1.273 f
  normalizer_inst/U4378/ZN (ND2D2)                                 0.033     0.026      1.299 r
  normalizer_inst/n8201 (net)                   4        0.009               0.000      1.299 r
  normalizer_inst/U1389/Z (AN2XD1)                                 0.023     0.035      1.334 r
  normalizer_inst/n61 (net)                     1        0.003               0.000      1.334 r
  normalizer_inst/U4999/ZN (ND2D2)                                 0.022     0.019      1.353 f
  normalizer_inst/n6191 (net)                   4        0.004               0.000      1.353 f
  normalizer_inst/U416/ZN (CKND2D1)                                0.020     0.018      1.371 r
  normalizer_inst/n384 (net)                    1        0.001               0.000      1.371 r
  normalizer_inst/U2440/ZN (CKND2D1)                               0.022     0.018      1.390 f
  normalizer_inst/n1055 (net)                   1        0.002               0.000      1.390 f
  normalizer_inst/U5001/ZN (AOI21D2)                               0.051     0.042      1.431 r
  normalizer_inst/n1054 (net)                   1        0.005               0.000      1.431 r
  normalizer_inst/U3272/ZN (ND2D4)                                 0.026     0.026      1.457 f
  normalizer_inst/n1071 (net)                   5        0.011               0.000      1.457 f
  normalizer_inst/U3611/ZN (ND2D4)                                 0.021     0.019      1.476 r
  normalizer_inst/n5698 (net)                   2        0.009               0.000      1.476 r
  normalizer_inst/U10040/ZN (ND2D8)                                0.033     0.026      1.502 f
  normalizer_inst/n6186 (net)                  15        0.027               0.000      1.502 f
  normalizer_inst/U8286/ZN (NR2D1)                                 0.088     0.058      1.560 r
  normalizer_inst/n4100 (net)                   2        0.007               0.000      1.560 r
  normalizer_inst/U8331/ZN (NR2XD1)                                0.031     0.030      1.589 f
  normalizer_inst/n4098 (net)                   1        0.002               0.000      1.589 f
  normalizer_inst/U8466/ZN (ND2D2)                                 0.025     0.023      1.612 r
  normalizer_inst/n6195 (net)                   4        0.006               0.000      1.612 r
  normalizer_inst/U232/ZN (ND2D1)                                  0.026     0.022      1.634 f
  normalizer_inst/n11341 (net)                  2        0.003               0.000      1.634 f
  normalizer_inst/U4996/ZN (OAI21D2)                               0.030     0.021      1.655 r
  normalizer_inst/n1049 (net)                   1        0.002               0.000      1.655 r
  normalizer_inst/U196/ZN (AOI21D2)                                0.028     0.020      1.675 f
  normalizer_inst/n5004 (net)                   2        0.005               0.000      1.675 f
  normalizer_inst/U3901/ZN (ND2D2)                                 0.019     0.019      1.693 r
  normalizer_inst/n1048 (net)                   1        0.004               0.000      1.693 r
  normalizer_inst/U2298/ZN (ND2D3)                                 0.025     0.020      1.714 f
  normalizer_inst/n7781 (net)                   1        0.009               0.000      1.714 f
  normalizer_inst/U3888/ZN (ND2D8)                                 0.025     0.022      1.735 r
  normalizer_inst/n7779 (net)                   7        0.024               0.000      1.735 r
  normalizer_inst/div_out_1_reg_0__3_/D (DFQD1)                    0.025     0.000      1.735 r
  data arrival time                                                                     1.735

  clock clk1 (rise edge)                                                     2.000      2.000
  clock network delay (ideal)                                                0.000      2.000
  normalizer_inst/div_out_1_reg_0__3_/CP (DFQD1)                             0.000      2.000 r
  library setup time                                                        -0.020      1.980
  data required time                                                                    1.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    1.980
  data arrival time                                                                    -1.735
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.245


  Startpoint: normalizer_inst/shift_reg_0__0__0_
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: normalizer_inst/sum_reg_7_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_normalizer_BW_PSUM11_COL8_W_OUT11_7 ZeroWireload tcbn65gplustc
  normalizer_BW_PSUM11_COL8_W_OUT11 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  normalizer_inst/shift_reg_0__0__0_/CP (DFQD1)                    0.000     0.000      0.000 r
  normalizer_inst/shift_reg_0__0__0_/Q (DFQD1)                     0.027     0.087      0.087 f
  normalizer_inst/N411 (net)                    6        0.006               0.000      0.087 f
  normalizer_inst/U9394/ZN (NR2D0)                                 0.051     0.037      0.124 r
  normalizer_inst/n12139 (net)                  2        0.002               0.000      0.124 r
  normalizer_inst/U12260/ZN (CKND2D0)                              0.040     0.035      0.159 f
  normalizer_inst/n12134 (net)                  3        0.002               0.000      0.159 f
  normalizer_inst/U12286/ZN (CKND2D0)                              0.038     0.031      0.190 r
  normalizer_inst/n12135 (net)                  1        0.002               0.000      0.190 r
  normalizer_inst/U9686/ZN (XNR2D0)                                0.056     0.072      0.262 r
  normalizer_inst/data_1[3] (net)               3        0.004               0.000      0.262 r
  normalizer_inst/U12326/S (FA1D0)                                 0.024     0.101      0.363 f
  normalizer_inst/n12168 (net)                  1        0.001               0.000      0.363 f
  normalizer_inst/U12327/CO (FA1D0)                                0.025     0.099      0.462 f
  normalizer_inst/n12170 (net)                  1        0.001               0.000      0.462 f
  normalizer_inst/U12330/CO (FA1D0)                                0.025     0.053      0.515 f
  normalizer_inst/n12176 (net)                  1        0.001               0.000      0.515 f
  normalizer_inst/U1319/CO (FA1D0)                                 0.025     0.053      0.568 f
  normalizer_inst/n12185 (net)                  1        0.001               0.000      0.568 f
  normalizer_inst/U12342/CO (FA1D0)                                0.025     0.053      0.621 f
  normalizer_inst/n12190 (net)                  1        0.001               0.000      0.621 f
  normalizer_inst/U82/S (FA1D0)                                    0.021     0.062      0.683 r
  normalizer_inst/n12188 (net)                  1        0.001               0.000      0.683 r
  normalizer_inst/U12343/Z (CKAN2D0)                               0.026     0.038      0.721 r
  normalizer_inst/n12317 (net)                  1        0.001               0.000      0.721 r
  normalizer_inst/sum_reg_7_/D (DFQD4)                             0.026     0.000      0.721 r
  data arrival time                                                                     0.721

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  normalizer_inst/sum_reg_7_/CP (DFQD4)                                      0.000      1.000 r
  library setup time                                                        -0.023      0.977
  data required time                                                                    0.977
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.977
  data arrival time                                                                    -0.721
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.257


  Startpoint: inst_core1[11]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/Q_reg_76_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core1[11] (in)                                              0.011     0.002      0.202 r
  inst_core1[11] (net)                          4        0.004               0.000      0.202 r
  core1_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_1)                        0.000      0.202 r
  core1_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_1)                  0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/U4/ZN (INVD0)                       0.024     0.018      0.220 f
  core1_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.220 f
  core1_inst/psum_mem_instance/U30/ZN (NR2XD0)                     0.034     0.028      0.248 r
  core1_inst/psum_mem_instance/n3 (net)         2        0.002               0.000      0.248 r
  core1_inst/psum_mem_instance/U5/ZN (CKND2D0)                     0.086     0.059      0.307 f
  core1_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.307 f
  core1_inst/psum_mem_instance/U23/ZN (NR2D2)                      0.390     0.234      0.541 r
  core1_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.541 r
  core1_inst/psum_mem_instance/U171/ZN (AOI22D0)                   0.105     0.061      0.602 f
  core1_inst/psum_mem_instance/n122 (net)       1        0.001               0.000      0.602 f
  core1_inst/psum_mem_instance/U172/Z (AN4D0)                      0.018     0.057      0.659 f
  core1_inst/psum_mem_instance/n126 (net)       1        0.001               0.000      0.659 f
  core1_inst/psum_mem_instance/U173/ZN (CKND2D0)                   0.028     0.022      0.681 r
  core1_inst/psum_mem_instance/N145 (net)       1        0.001               0.000      0.681 r
  core1_inst/psum_mem_instance/Q_reg_76_/D (DFQD1)                 0.028     0.000      0.681 r
  data arrival time                                                                     0.681

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/Q_reg_76_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.681
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.299


  Startpoint: inst_core1[11]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/Q_reg_75_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core1[11] (in)                                              0.011     0.002      0.202 r
  inst_core1[11] (net)                          4        0.004               0.000      0.202 r
  core1_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_1)                        0.000      0.202 r
  core1_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_1)                  0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/U4/ZN (INVD0)                       0.024     0.018      0.220 f
  core1_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.220 f
  core1_inst/psum_mem_instance/U30/ZN (NR2XD0)                     0.034     0.028      0.248 r
  core1_inst/psum_mem_instance/n3 (net)         2        0.002               0.000      0.248 r
  core1_inst/psum_mem_instance/U5/ZN (CKND2D0)                     0.086     0.059      0.307 f
  core1_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.307 f
  core1_inst/psum_mem_instance/U23/ZN (NR2D2)                      0.390     0.234      0.541 r
  core1_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.541 r
  core1_inst/psum_mem_instance/U633/ZN (AOI22D0)                   0.105     0.061      0.602 f
  core1_inst/psum_mem_instance/n546 (net)       1        0.001               0.000      0.602 f
  core1_inst/psum_mem_instance/U634/Z (AN4D0)                      0.018     0.057      0.659 f
  core1_inst/psum_mem_instance/n550 (net)       1        0.001               0.000      0.659 f
  core1_inst/psum_mem_instance/U635/ZN (CKND2D0)                   0.028     0.022      0.681 r
  core1_inst/psum_mem_instance/N144 (net)       1        0.001               0.000      0.681 r
  core1_inst/psum_mem_instance/Q_reg_75_/D (DFQD1)                 0.028     0.000      0.681 r
  data arrival time                                                                     0.681

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/Q_reg_75_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.681
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.299


  Startpoint: inst_core1[11]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/Q_reg_74_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core1[11] (in)                                              0.011     0.002      0.202 r
  inst_core1[11] (net)                          4        0.004               0.000      0.202 r
  core1_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_1)                        0.000      0.202 r
  core1_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_1)                  0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/U4/ZN (INVD0)                       0.024     0.018      0.220 f
  core1_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.220 f
  core1_inst/psum_mem_instance/U30/ZN (NR2XD0)                     0.034     0.028      0.248 r
  core1_inst/psum_mem_instance/n3 (net)         2        0.002               0.000      0.248 r
  core1_inst/psum_mem_instance/U5/ZN (CKND2D0)                     0.086     0.059      0.307 f
  core1_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.307 f
  core1_inst/psum_mem_instance/U23/ZN (NR2D2)                      0.390     0.234      0.541 r
  core1_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.541 r
  core1_inst/psum_mem_instance/U149/ZN (AOI22D0)                   0.105     0.061      0.602 f
  core1_inst/psum_mem_instance/n102 (net)       1        0.001               0.000      0.602 f
  core1_inst/psum_mem_instance/U150/Z (AN4D0)                      0.018     0.057      0.659 f
  core1_inst/psum_mem_instance/n106 (net)       1        0.001               0.000      0.659 f
  core1_inst/psum_mem_instance/U151/ZN (CKND2D0)                   0.028     0.022      0.681 r
  core1_inst/psum_mem_instance/N143 (net)       1        0.001               0.000      0.681 r
  core1_inst/psum_mem_instance/Q_reg_74_/D (DFQD1)                 0.028     0.000      0.681 r
  data arrival time                                                                     0.681

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/Q_reg_74_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.681
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.299


  Startpoint: inst_core1[11]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/Q_reg_73_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core1[11] (in)                                              0.011     0.002      0.202 r
  inst_core1[11] (net)                          4        0.004               0.000      0.202 r
  core1_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_1)                        0.000      0.202 r
  core1_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_1)                  0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/U4/ZN (INVD0)                       0.024     0.018      0.220 f
  core1_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.220 f
  core1_inst/psum_mem_instance/U30/ZN (NR2XD0)                     0.034     0.028      0.248 r
  core1_inst/psum_mem_instance/n3 (net)         2        0.002               0.000      0.248 r
  core1_inst/psum_mem_instance/U5/ZN (CKND2D0)                     0.086     0.059      0.307 f
  core1_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.307 f
  core1_inst/psum_mem_instance/U23/ZN (NR2D2)                      0.390     0.234      0.541 r
  core1_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.541 r
  core1_inst/psum_mem_instance/U754/ZN (AOI22D0)                   0.105     0.061      0.602 f
  core1_inst/psum_mem_instance/n658 (net)       1        0.001               0.000      0.602 f
  core1_inst/psum_mem_instance/U755/Z (AN4D0)                      0.018     0.057      0.659 f
  core1_inst/psum_mem_instance/n662 (net)       1        0.001               0.000      0.659 f
  core1_inst/psum_mem_instance/U756/ZN (CKND2D0)                   0.028     0.022      0.681 r
  core1_inst/psum_mem_instance/N142 (net)       1        0.001               0.000      0.681 r
  core1_inst/psum_mem_instance/Q_reg_73_/D (DFQD1)                 0.028     0.000      0.681 r
  data arrival time                                                                     0.681

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/Q_reg_73_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.681
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.299


  Startpoint: inst_core1[11]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/Q_reg_72_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core1[11] (in)                                              0.011     0.002      0.202 r
  inst_core1[11] (net)                          4        0.004               0.000      0.202 r
  core1_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_1)                        0.000      0.202 r
  core1_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_1)                  0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/U4/ZN (INVD0)                       0.024     0.018      0.220 f
  core1_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.220 f
  core1_inst/psum_mem_instance/U30/ZN (NR2XD0)                     0.034     0.028      0.248 r
  core1_inst/psum_mem_instance/n3 (net)         2        0.002               0.000      0.248 r
  core1_inst/psum_mem_instance/U5/ZN (CKND2D0)                     0.086     0.059      0.307 f
  core1_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.307 f
  core1_inst/psum_mem_instance/U23/ZN (NR2D2)                      0.390     0.234      0.541 r
  core1_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.541 r
  core1_inst/psum_mem_instance/U138/ZN (AOI22D0)                   0.105     0.061      0.602 f
  core1_inst/psum_mem_instance/n92 (net)        1        0.001               0.000      0.602 f
  core1_inst/psum_mem_instance/U139/Z (AN4D0)                      0.018     0.057      0.659 f
  core1_inst/psum_mem_instance/n96 (net)        1        0.001               0.000      0.659 f
  core1_inst/psum_mem_instance/U140/ZN (CKND2D0)                   0.028     0.022      0.681 r
  core1_inst/psum_mem_instance/N141 (net)       1        0.001               0.000      0.681 r
  core1_inst/psum_mem_instance/Q_reg_72_/D (DFQD1)                 0.028     0.000      0.681 r
  data arrival time                                                                     0.681

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/Q_reg_72_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.681
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.299


  Startpoint: inst_core1[11]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/Q_reg_71_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core1[11] (in)                                              0.011     0.002      0.202 r
  inst_core1[11] (net)                          4        0.004               0.000      0.202 r
  core1_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_1)                        0.000      0.202 r
  core1_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_1)                  0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/U4/ZN (INVD0)                       0.024     0.018      0.220 f
  core1_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.220 f
  core1_inst/psum_mem_instance/U30/ZN (NR2XD0)                     0.034     0.028      0.248 r
  core1_inst/psum_mem_instance/n3 (net)         2        0.002               0.000      0.248 r
  core1_inst/psum_mem_instance/U5/ZN (CKND2D0)                     0.086     0.059      0.307 f
  core1_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.307 f
  core1_inst/psum_mem_instance/U23/ZN (NR2D2)                      0.390     0.234      0.541 r
  core1_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.541 r
  core1_inst/psum_mem_instance/U270/ZN (AOI22D0)                   0.105     0.061      0.602 f
  core1_inst/psum_mem_instance/n212 (net)       1        0.001               0.000      0.602 f
  core1_inst/psum_mem_instance/U271/Z (AN4D0)                      0.018     0.057      0.659 f
  core1_inst/psum_mem_instance/n216 (net)       1        0.001               0.000      0.659 f
  core1_inst/psum_mem_instance/U272/ZN (CKND2D0)                   0.028     0.022      0.681 r
  core1_inst/psum_mem_instance/N140 (net)       1        0.001               0.000      0.681 r
  core1_inst/psum_mem_instance/Q_reg_71_/D (DFQD1)                 0.028     0.000      0.681 r
  data arrival time                                                                     0.681

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/Q_reg_71_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.681
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.299


  Startpoint: inst_core1[11]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/Q_reg_70_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core1[11] (in)                                              0.011     0.002      0.202 r
  inst_core1[11] (net)                          4        0.004               0.000      0.202 r
  core1_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_1)                        0.000      0.202 r
  core1_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_1)                  0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/U4/ZN (INVD0)                       0.024     0.018      0.220 f
  core1_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.220 f
  core1_inst/psum_mem_instance/U30/ZN (NR2XD0)                     0.034     0.028      0.248 r
  core1_inst/psum_mem_instance/n3 (net)         2        0.002               0.000      0.248 r
  core1_inst/psum_mem_instance/U5/ZN (CKND2D0)                     0.086     0.059      0.307 f
  core1_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.307 f
  core1_inst/psum_mem_instance/U23/ZN (NR2D2)                      0.390     0.234      0.541 r
  core1_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.541 r
  core1_inst/psum_mem_instance/U182/ZN (AOI22D0)                   0.105     0.061      0.602 f
  core1_inst/psum_mem_instance/n132 (net)       1        0.001               0.000      0.602 f
  core1_inst/psum_mem_instance/U183/Z (AN4D0)                      0.018     0.057      0.659 f
  core1_inst/psum_mem_instance/n136 (net)       1        0.001               0.000      0.659 f
  core1_inst/psum_mem_instance/U184/ZN (CKND2D0)                   0.028     0.022      0.681 r
  core1_inst/psum_mem_instance/N139 (net)       1        0.001               0.000      0.681 r
  core1_inst/psum_mem_instance/Q_reg_70_/D (DFQD1)                 0.028     0.000      0.681 r
  data arrival time                                                                     0.681

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/Q_reg_70_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.681
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.299


  Startpoint: inst_core1[11]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/Q_reg_69_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core1[11] (in)                                              0.011     0.002      0.202 r
  inst_core1[11] (net)                          4        0.004               0.000      0.202 r
  core1_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_1)                        0.000      0.202 r
  core1_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_1)                  0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/U4/ZN (INVD0)                       0.024     0.018      0.220 f
  core1_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.220 f
  core1_inst/psum_mem_instance/U30/ZN (NR2XD0)                     0.034     0.028      0.248 r
  core1_inst/psum_mem_instance/n3 (net)         2        0.002               0.000      0.248 r
  core1_inst/psum_mem_instance/U5/ZN (CKND2D0)                     0.086     0.059      0.307 f
  core1_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.307 f
  core1_inst/psum_mem_instance/U23/ZN (NR2D2)                      0.390     0.234      0.541 r
  core1_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.541 r
  core1_inst/psum_mem_instance/U776/ZN (AOI22D0)                   0.105     0.061      0.602 f
  core1_inst/psum_mem_instance/n678 (net)       1        0.001               0.000      0.602 f
  core1_inst/psum_mem_instance/U777/Z (AN4D0)                      0.018     0.057      0.659 f
  core1_inst/psum_mem_instance/n682 (net)       1        0.001               0.000      0.659 f
  core1_inst/psum_mem_instance/U778/ZN (CKND2D0)                   0.028     0.022      0.681 r
  core1_inst/psum_mem_instance/N138 (net)       1        0.001               0.000      0.681 r
  core1_inst/psum_mem_instance/Q_reg_69_/D (DFQD1)                 0.028     0.000      0.681 r
  data arrival time                                                                     0.681

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/Q_reg_69_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.681
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.299


  Startpoint: inst_core1[11]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/Q_reg_68_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core1[11] (in)                                              0.011     0.002      0.202 r
  inst_core1[11] (net)                          4        0.004               0.000      0.202 r
  core1_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_1)                        0.000      0.202 r
  core1_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_1)                  0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/U4/ZN (INVD0)                       0.024     0.018      0.220 f
  core1_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.220 f
  core1_inst/psum_mem_instance/U30/ZN (NR2XD0)                     0.034     0.028      0.248 r
  core1_inst/psum_mem_instance/n3 (net)         2        0.002               0.000      0.248 r
  core1_inst/psum_mem_instance/U5/ZN (CKND2D0)                     0.086     0.059      0.307 f
  core1_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.307 f
  core1_inst/psum_mem_instance/U23/ZN (NR2D2)                      0.390     0.234      0.541 r
  core1_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.541 r
  core1_inst/psum_mem_instance/U160/ZN (AOI22D0)                   0.105     0.061      0.602 f
  core1_inst/psum_mem_instance/n112 (net)       1        0.001               0.000      0.602 f
  core1_inst/psum_mem_instance/U161/Z (AN4D0)                      0.018     0.057      0.659 f
  core1_inst/psum_mem_instance/n116 (net)       1        0.001               0.000      0.659 f
  core1_inst/psum_mem_instance/U162/ZN (CKND2D0)                   0.028     0.022      0.681 r
  core1_inst/psum_mem_instance/N137 (net)       1        0.001               0.000      0.681 r
  core1_inst/psum_mem_instance/Q_reg_68_/D (DFQD1)                 0.028     0.000      0.681 r
  data arrival time                                                                     0.681

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/Q_reg_68_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.681
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.299


  Startpoint: inst_core1[11]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/Q_reg_67_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core1[11] (in)                                              0.011     0.002      0.202 r
  inst_core1[11] (net)                          4        0.004               0.000      0.202 r
  core1_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_1)                        0.000      0.202 r
  core1_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_1)                  0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/U4/ZN (INVD0)                       0.024     0.018      0.220 f
  core1_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.220 f
  core1_inst/psum_mem_instance/U30/ZN (NR2XD0)                     0.034     0.028      0.248 r
  core1_inst/psum_mem_instance/n3 (net)         2        0.002               0.000      0.248 r
  core1_inst/psum_mem_instance/U5/ZN (CKND2D0)                     0.086     0.059      0.307 f
  core1_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.307 f
  core1_inst/psum_mem_instance/U23/ZN (NR2D2)                      0.390     0.234      0.541 r
  core1_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.541 r
  core1_inst/psum_mem_instance/U798/ZN (AOI22D0)                   0.105     0.061      0.602 f
  core1_inst/psum_mem_instance/n700 (net)       1        0.001               0.000      0.602 f
  core1_inst/psum_mem_instance/U799/Z (AN4D0)                      0.018     0.057      0.659 f
  core1_inst/psum_mem_instance/n704 (net)       1        0.001               0.000      0.659 f
  core1_inst/psum_mem_instance/U800/ZN (CKND2D0)                   0.028     0.022      0.681 r
  core1_inst/psum_mem_instance/N136 (net)       1        0.001               0.000      0.681 r
  core1_inst/psum_mem_instance/Q_reg_67_/D (DFQD1)                 0.028     0.000      0.681 r
  data arrival time                                                                     0.681

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/Q_reg_67_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.681
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.299


  Startpoint: inst_core1[11]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/Q_reg_66_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core1[11] (in)                                              0.011     0.002      0.202 r
  inst_core1[11] (net)                          4        0.004               0.000      0.202 r
  core1_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_1)                        0.000      0.202 r
  core1_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_1)                  0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/U4/ZN (INVD0)                       0.024     0.018      0.220 f
  core1_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.220 f
  core1_inst/psum_mem_instance/U30/ZN (NR2XD0)                     0.034     0.028      0.248 r
  core1_inst/psum_mem_instance/n3 (net)         2        0.002               0.000      0.248 r
  core1_inst/psum_mem_instance/U5/ZN (CKND2D0)                     0.086     0.059      0.307 f
  core1_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.307 f
  core1_inst/psum_mem_instance/U23/ZN (NR2D2)                      0.390     0.234      0.541 r
  core1_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.541 r
  core1_inst/psum_mem_instance/U314/ZN (AOI22D0)                   0.105     0.061      0.602 f
  core1_inst/psum_mem_instance/n252 (net)       1        0.001               0.000      0.602 f
  core1_inst/psum_mem_instance/U315/Z (AN4D0)                      0.018     0.057      0.659 f
  core1_inst/psum_mem_instance/n256 (net)       1        0.001               0.000      0.659 f
  core1_inst/psum_mem_instance/U316/ZN (CKND2D0)                   0.028     0.022      0.681 r
  core1_inst/psum_mem_instance/N135 (net)       1        0.001               0.000      0.681 r
  core1_inst/psum_mem_instance/Q_reg_66_/D (DFQD1)                 0.028     0.000      0.681 r
  data arrival time                                                                     0.681

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/Q_reg_66_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.681
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.299


  Startpoint: inst_core1[11]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/Q_reg_65_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core1[11] (in)                                              0.011     0.002      0.202 r
  inst_core1[11] (net)                          4        0.004               0.000      0.202 r
  core1_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_1)                        0.000      0.202 r
  core1_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_1)                  0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/U4/ZN (INVD0)                       0.024     0.018      0.220 f
  core1_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.220 f
  core1_inst/psum_mem_instance/U30/ZN (NR2XD0)                     0.034     0.028      0.248 r
  core1_inst/psum_mem_instance/n3 (net)         2        0.002               0.000      0.248 r
  core1_inst/psum_mem_instance/U5/ZN (CKND2D0)                     0.086     0.059      0.307 f
  core1_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.307 f
  core1_inst/psum_mem_instance/U23/ZN (NR2D2)                      0.390     0.234      0.541 r
  core1_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.541 r
  core1_inst/psum_mem_instance/U743/ZN (AOI22D0)                   0.105     0.061      0.602 f
  core1_inst/psum_mem_instance/n646 (net)       1        0.001               0.000      0.602 f
  core1_inst/psum_mem_instance/U744/Z (AN4D0)                      0.018     0.057      0.659 f
  core1_inst/psum_mem_instance/n650 (net)       1        0.001               0.000      0.659 f
  core1_inst/psum_mem_instance/U745/ZN (CKND2D0)                   0.028     0.022      0.681 r
  core1_inst/psum_mem_instance/N134 (net)       1        0.001               0.000      0.681 r
  core1_inst/psum_mem_instance/Q_reg_65_/D (DFQD1)                 0.028     0.000      0.681 r
  data arrival time                                                                     0.681

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/Q_reg_65_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.681
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.299


  Startpoint: inst_core1[11]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/Q_reg_64_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core1[11] (in)                                              0.011     0.002      0.202 r
  inst_core1[11] (net)                          4        0.004               0.000      0.202 r
  core1_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_1)                        0.000      0.202 r
  core1_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_1)                  0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/U4/ZN (INVD0)                       0.024     0.018      0.220 f
  core1_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.220 f
  core1_inst/psum_mem_instance/U30/ZN (NR2XD0)                     0.034     0.028      0.248 r
  core1_inst/psum_mem_instance/n3 (net)         2        0.002               0.000      0.248 r
  core1_inst/psum_mem_instance/U5/ZN (CKND2D0)                     0.086     0.059      0.307 f
  core1_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.307 f
  core1_inst/psum_mem_instance/U23/ZN (NR2D2)                      0.390     0.234      0.541 r
  core1_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.541 r
  core1_inst/psum_mem_instance/U600/ZN (AOI22D0)                   0.105     0.061      0.602 f
  core1_inst/psum_mem_instance/n516 (net)       1        0.001               0.000      0.602 f
  core1_inst/psum_mem_instance/U601/Z (AN4D0)                      0.018     0.057      0.659 f
  core1_inst/psum_mem_instance/n520 (net)       1        0.001               0.000      0.659 f
  core1_inst/psum_mem_instance/U602/ZN (CKND2D0)                   0.028     0.022      0.681 r
  core1_inst/psum_mem_instance/N133 (net)       1        0.001               0.000      0.681 r
  core1_inst/psum_mem_instance/Q_reg_64_/D (DFQD1)                 0.028     0.000      0.681 r
  data arrival time                                                                     0.681

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/Q_reg_64_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.681
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.299


  Startpoint: inst_core1[11]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/Q_reg_63_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core1[11] (in)                                              0.011     0.002      0.202 r
  inst_core1[11] (net)                          4        0.004               0.000      0.202 r
  core1_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_1)                        0.000      0.202 r
  core1_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_1)                  0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/U4/ZN (INVD0)                       0.024     0.018      0.220 f
  core1_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.220 f
  core1_inst/psum_mem_instance/U30/ZN (NR2XD0)                     0.034     0.028      0.248 r
  core1_inst/psum_mem_instance/n3 (net)         2        0.002               0.000      0.248 r
  core1_inst/psum_mem_instance/U5/ZN (CKND2D0)                     0.086     0.059      0.307 f
  core1_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.307 f
  core1_inst/psum_mem_instance/U23/ZN (NR2D2)                      0.390     0.234      0.541 r
  core1_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.541 r
  core1_inst/psum_mem_instance/U710/ZN (AOI22D0)                   0.105     0.061      0.602 f
  core1_inst/psum_mem_instance/n616 (net)       1        0.001               0.000      0.602 f
  core1_inst/psum_mem_instance/U711/Z (AN4D0)                      0.018     0.057      0.659 f
  core1_inst/psum_mem_instance/n620 (net)       1        0.001               0.000      0.659 f
  core1_inst/psum_mem_instance/U712/ZN (CKND2D0)                   0.028     0.022      0.681 r
  core1_inst/psum_mem_instance/N132 (net)       1        0.001               0.000      0.681 r
  core1_inst/psum_mem_instance/Q_reg_63_/D (DFQD1)                 0.028     0.000      0.681 r
  data arrival time                                                                     0.681

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/Q_reg_63_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.681
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.299


  Startpoint: inst_core1[11]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/Q_reg_62_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core1[11] (in)                                              0.011     0.002      0.202 r
  inst_core1[11] (net)                          4        0.004               0.000      0.202 r
  core1_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_1)                        0.000      0.202 r
  core1_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_1)                  0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/U4/ZN (INVD0)                       0.024     0.018      0.220 f
  core1_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.220 f
  core1_inst/psum_mem_instance/U30/ZN (NR2XD0)                     0.034     0.028      0.248 r
  core1_inst/psum_mem_instance/n3 (net)         2        0.002               0.000      0.248 r
  core1_inst/psum_mem_instance/U5/ZN (CKND2D0)                     0.086     0.059      0.307 f
  core1_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.307 f
  core1_inst/psum_mem_instance/U23/ZN (NR2D2)                      0.390     0.234      0.541 r
  core1_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.541 r
  core1_inst/psum_mem_instance/U644/ZN (AOI22D0)                   0.105     0.061      0.602 f
  core1_inst/psum_mem_instance/n556 (net)       1        0.001               0.000      0.602 f
  core1_inst/psum_mem_instance/U645/Z (AN4D0)                      0.018     0.057      0.659 f
  core1_inst/psum_mem_instance/n560 (net)       1        0.001               0.000      0.659 f
  core1_inst/psum_mem_instance/U646/ZN (CKND2D0)                   0.028     0.022      0.681 r
  core1_inst/psum_mem_instance/N131 (net)       1        0.001               0.000      0.681 r
  core1_inst/psum_mem_instance/Q_reg_62_/D (DFQD1)                 0.028     0.000      0.681 r
  data arrival time                                                                     0.681

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/Q_reg_62_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.681
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.299


  Startpoint: inst_core1[11]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/Q_reg_61_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core1[11] (in)                                              0.011     0.002      0.202 r
  inst_core1[11] (net)                          4        0.004               0.000      0.202 r
  core1_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_1)                        0.000      0.202 r
  core1_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_1)                  0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/U4/ZN (INVD0)                       0.024     0.018      0.220 f
  core1_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.220 f
  core1_inst/psum_mem_instance/U30/ZN (NR2XD0)                     0.034     0.028      0.248 r
  core1_inst/psum_mem_instance/n3 (net)         2        0.002               0.000      0.248 r
  core1_inst/psum_mem_instance/U5/ZN (CKND2D0)                     0.086     0.059      0.307 f
  core1_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.307 f
  core1_inst/psum_mem_instance/U23/ZN (NR2D2)                      0.390     0.234      0.541 r
  core1_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.541 r
  core1_inst/psum_mem_instance/U655/ZN (AOI22D0)                   0.105     0.061      0.602 f
  core1_inst/psum_mem_instance/n566 (net)       1        0.001               0.000      0.602 f
  core1_inst/psum_mem_instance/U656/Z (AN4D0)                      0.018     0.057      0.659 f
  core1_inst/psum_mem_instance/n570 (net)       1        0.001               0.000      0.659 f
  core1_inst/psum_mem_instance/U657/ZN (CKND2D0)                   0.028     0.022      0.681 r
  core1_inst/psum_mem_instance/N130 (net)       1        0.001               0.000      0.681 r
  core1_inst/psum_mem_instance/Q_reg_61_/D (DFQD1)                 0.028     0.000      0.681 r
  data arrival time                                                                     0.681

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/Q_reg_61_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.681
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.299


  Startpoint: inst_core1[11]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/Q_reg_60_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core1[11] (in)                                              0.011     0.002      0.202 r
  inst_core1[11] (net)                          4        0.004               0.000      0.202 r
  core1_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_1)                        0.000      0.202 r
  core1_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_1)                  0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/U4/ZN (INVD0)                       0.024     0.018      0.220 f
  core1_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.220 f
  core1_inst/psum_mem_instance/U30/ZN (NR2XD0)                     0.034     0.028      0.248 r
  core1_inst/psum_mem_instance/n3 (net)         2        0.002               0.000      0.248 r
  core1_inst/psum_mem_instance/U5/ZN (CKND2D0)                     0.086     0.059      0.307 f
  core1_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.307 f
  core1_inst/psum_mem_instance/U23/ZN (NR2D2)                      0.390     0.234      0.541 r
  core1_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.541 r
  core1_inst/psum_mem_instance/U809/ZN (AOI22D0)                   0.105     0.061      0.602 f
  core1_inst/psum_mem_instance/n710 (net)       1        0.001               0.000      0.602 f
  core1_inst/psum_mem_instance/U810/Z (AN4D0)                      0.018     0.057      0.659 f
  core1_inst/psum_mem_instance/n714 (net)       1        0.001               0.000      0.659 f
  core1_inst/psum_mem_instance/U811/ZN (CKND2D0)                   0.028     0.022      0.681 r
  core1_inst/psum_mem_instance/N129 (net)       1        0.001               0.000      0.681 r
  core1_inst/psum_mem_instance/Q_reg_60_/D (DFQD1)                 0.028     0.000      0.681 r
  data arrival time                                                                     0.681

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/Q_reg_60_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.681
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.299


  Startpoint: inst_core1[11]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/Q_reg_59_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core1[11] (in)                                              0.011     0.002      0.202 r
  inst_core1[11] (net)                          4        0.004               0.000      0.202 r
  core1_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_1)                        0.000      0.202 r
  core1_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_1)                  0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/U4/ZN (INVD0)                       0.024     0.018      0.220 f
  core1_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.220 f
  core1_inst/psum_mem_instance/U30/ZN (NR2XD0)                     0.034     0.028      0.248 r
  core1_inst/psum_mem_instance/n3 (net)         2        0.002               0.000      0.248 r
  core1_inst/psum_mem_instance/U5/ZN (CKND2D0)                     0.086     0.059      0.307 f
  core1_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.307 f
  core1_inst/psum_mem_instance/U23/ZN (NR2D2)                      0.390     0.234      0.541 r
  core1_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.541 r
  core1_inst/psum_mem_instance/U1007/ZN (AOI22D0)                  0.105     0.061      0.602 f
  core1_inst/psum_mem_instance/n890 (net)       1        0.001               0.000      0.602 f
  core1_inst/psum_mem_instance/U1008/Z (AN4D0)                     0.018     0.057      0.659 f
  core1_inst/psum_mem_instance/n894 (net)       1        0.001               0.000      0.659 f
  core1_inst/psum_mem_instance/U1009/ZN (CKND2D0)                  0.028     0.022      0.681 r
  core1_inst/psum_mem_instance/N128 (net)       1        0.001               0.000      0.681 r
  core1_inst/psum_mem_instance/Q_reg_59_/D (DFQD1)                 0.028     0.000      0.681 r
  data arrival time                                                                     0.681

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/Q_reg_59_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.681
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.299


  Startpoint: inst_core1[11]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/Q_reg_58_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core1[11] (in)                                              0.011     0.002      0.202 r
  inst_core1[11] (net)                          4        0.004               0.000      0.202 r
  core1_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_1)                        0.000      0.202 r
  core1_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_1)                  0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/U4/ZN (INVD0)                       0.024     0.018      0.220 f
  core1_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.220 f
  core1_inst/psum_mem_instance/U30/ZN (NR2XD0)                     0.034     0.028      0.248 r
  core1_inst/psum_mem_instance/n3 (net)         2        0.002               0.000      0.248 r
  core1_inst/psum_mem_instance/U5/ZN (CKND2D0)                     0.086     0.059      0.307 f
  core1_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.307 f
  core1_inst/psum_mem_instance/U23/ZN (NR2D2)                      0.390     0.234      0.541 r
  core1_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.541 r
  core1_inst/psum_mem_instance/U820/ZN (AOI22D0)                   0.105     0.061      0.602 f
  core1_inst/psum_mem_instance/n720 (net)       1        0.001               0.000      0.602 f
  core1_inst/psum_mem_instance/U821/Z (AN4D0)                      0.018     0.057      0.659 f
  core1_inst/psum_mem_instance/n724 (net)       1        0.001               0.000      0.659 f
  core1_inst/psum_mem_instance/U822/ZN (CKND2D0)                   0.028     0.022      0.681 r
  core1_inst/psum_mem_instance/N127 (net)       1        0.001               0.000      0.681 r
  core1_inst/psum_mem_instance/Q_reg_58_/D (DFQD1)                 0.028     0.000      0.681 r
  data arrival time                                                                     0.681

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/Q_reg_58_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.681
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.299


  Startpoint: inst_core1[11]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/Q_reg_57_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core1[11] (in)                                              0.011     0.002      0.202 r
  inst_core1[11] (net)                          4        0.004               0.000      0.202 r
  core1_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_1)                        0.000      0.202 r
  core1_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_1)                  0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/U4/ZN (INVD0)                       0.024     0.018      0.220 f
  core1_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.220 f
  core1_inst/psum_mem_instance/U30/ZN (NR2XD0)                     0.034     0.028      0.248 r
  core1_inst/psum_mem_instance/n3 (net)         2        0.002               0.000      0.248 r
  core1_inst/psum_mem_instance/U5/ZN (CKND2D0)                     0.086     0.059      0.307 f
  core1_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.307 f
  core1_inst/psum_mem_instance/U23/ZN (NR2D2)                      0.390     0.234      0.541 r
  core1_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.541 r
  core1_inst/psum_mem_instance/U831/ZN (AOI22D0)                   0.105     0.061      0.602 f
  core1_inst/psum_mem_instance/n730 (net)       1        0.001               0.000      0.602 f
  core1_inst/psum_mem_instance/U832/Z (AN4D0)                      0.018     0.057      0.659 f
  core1_inst/psum_mem_instance/n734 (net)       1        0.001               0.000      0.659 f
  core1_inst/psum_mem_instance/U833/ZN (CKND2D0)                   0.028     0.022      0.681 r
  core1_inst/psum_mem_instance/N126 (net)       1        0.001               0.000      0.681 r
  core1_inst/psum_mem_instance/Q_reg_57_/D (DFQD1)                 0.028     0.000      0.681 r
  data arrival time                                                                     0.681

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/Q_reg_57_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.681
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.299


  Startpoint: inst_core1[11]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/Q_reg_56_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core1[11] (in)                                              0.011     0.002      0.202 r
  inst_core1[11] (net)                          4        0.004               0.000      0.202 r
  core1_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_1)                        0.000      0.202 r
  core1_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_1)                  0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/U4/ZN (INVD0)                       0.024     0.018      0.220 f
  core1_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.220 f
  core1_inst/psum_mem_instance/U30/ZN (NR2XD0)                     0.034     0.028      0.248 r
  core1_inst/psum_mem_instance/n3 (net)         2        0.002               0.000      0.248 r
  core1_inst/psum_mem_instance/U5/ZN (CKND2D0)                     0.086     0.059      0.307 f
  core1_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.307 f
  core1_inst/psum_mem_instance/U23/ZN (NR2D2)                      0.390     0.234      0.541 r
  core1_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.541 r
  core1_inst/psum_mem_instance/U842/ZN (AOI22D0)                   0.105     0.061      0.602 f
  core1_inst/psum_mem_instance/n740 (net)       1        0.001               0.000      0.602 f
  core1_inst/psum_mem_instance/U843/Z (AN4D0)                      0.018     0.057      0.659 f
  core1_inst/psum_mem_instance/n744 (net)       1        0.001               0.000      0.659 f
  core1_inst/psum_mem_instance/U844/ZN (CKND2D0)                   0.028     0.022      0.681 r
  core1_inst/psum_mem_instance/N125 (net)       1        0.001               0.000      0.681 r
  core1_inst/psum_mem_instance/Q_reg_56_/D (DFQD1)                 0.028     0.000      0.681 r
  data arrival time                                                                     0.681

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/Q_reg_56_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.681
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.299


  Startpoint: inst_core1[11]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/Q_reg_55_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core1[11] (in)                                              0.011     0.002      0.202 r
  inst_core1[11] (net)                          4        0.004               0.000      0.202 r
  core1_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_1)                        0.000      0.202 r
  core1_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_1)                  0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/U4/ZN (INVD0)                       0.024     0.018      0.220 f
  core1_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.220 f
  core1_inst/psum_mem_instance/U30/ZN (NR2XD0)                     0.034     0.028      0.248 r
  core1_inst/psum_mem_instance/n3 (net)         2        0.002               0.000      0.248 r
  core1_inst/psum_mem_instance/U5/ZN (CKND2D0)                     0.086     0.059      0.307 f
  core1_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.307 f
  core1_inst/psum_mem_instance/U23/ZN (NR2D2)                      0.390     0.234      0.541 r
  core1_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.541 r
  core1_inst/psum_mem_instance/U853/ZN (AOI22D0)                   0.105     0.061      0.602 f
  core1_inst/psum_mem_instance/n750 (net)       1        0.001               0.000      0.602 f
  core1_inst/psum_mem_instance/U854/Z (AN4D0)                      0.018     0.057      0.659 f
  core1_inst/psum_mem_instance/n754 (net)       1        0.001               0.000      0.659 f
  core1_inst/psum_mem_instance/U855/ZN (CKND2D0)                   0.028     0.022      0.681 r
  core1_inst/psum_mem_instance/N124 (net)       1        0.001               0.000      0.681 r
  core1_inst/psum_mem_instance/Q_reg_55_/D (DFQD1)                 0.028     0.000      0.681 r
  data arrival time                                                                     0.681

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/Q_reg_55_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.681
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.299


  Startpoint: inst_core1[11]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/Q_reg_54_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core1[11] (in)                                              0.011     0.002      0.202 r
  inst_core1[11] (net)                          4        0.004               0.000      0.202 r
  core1_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_1)                        0.000      0.202 r
  core1_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_1)                  0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/U4/ZN (INVD0)                       0.024     0.018      0.220 f
  core1_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.220 f
  core1_inst/psum_mem_instance/U30/ZN (NR2XD0)                     0.034     0.028      0.248 r
  core1_inst/psum_mem_instance/n3 (net)         2        0.002               0.000      0.248 r
  core1_inst/psum_mem_instance/U5/ZN (CKND2D0)                     0.086     0.059      0.307 f
  core1_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.307 f
  core1_inst/psum_mem_instance/U23/ZN (NR2D2)                      0.390     0.234      0.541 r
  core1_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.541 r
  core1_inst/psum_mem_instance/U864/ZN (AOI22D0)                   0.105     0.061      0.602 f
  core1_inst/psum_mem_instance/n760 (net)       1        0.001               0.000      0.602 f
  core1_inst/psum_mem_instance/U865/Z (AN4D0)                      0.018     0.057      0.659 f
  core1_inst/psum_mem_instance/n764 (net)       1        0.001               0.000      0.659 f
  core1_inst/psum_mem_instance/U866/ZN (CKND2D0)                   0.028     0.022      0.681 r
  core1_inst/psum_mem_instance/N123 (net)       1        0.001               0.000      0.681 r
  core1_inst/psum_mem_instance/Q_reg_54_/D (DFQD1)                 0.028     0.000      0.681 r
  data arrival time                                                                     0.681

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/Q_reg_54_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.681
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.299


  Startpoint: inst_core1[11]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/Q_reg_53_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core1[11] (in)                                              0.011     0.002      0.202 r
  inst_core1[11] (net)                          4        0.004               0.000      0.202 r
  core1_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_1)                        0.000      0.202 r
  core1_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_1)                  0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/U4/ZN (INVD0)                       0.024     0.018      0.220 f
  core1_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.220 f
  core1_inst/psum_mem_instance/U30/ZN (NR2XD0)                     0.034     0.028      0.248 r
  core1_inst/psum_mem_instance/n3 (net)         2        0.002               0.000      0.248 r
  core1_inst/psum_mem_instance/U5/ZN (CKND2D0)                     0.086     0.059      0.307 f
  core1_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.307 f
  core1_inst/psum_mem_instance/U23/ZN (NR2D2)                      0.390     0.234      0.541 r
  core1_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.541 r
  core1_inst/psum_mem_instance/U875/ZN (AOI22D0)                   0.105     0.061      0.602 f
  core1_inst/psum_mem_instance/n770 (net)       1        0.001               0.000      0.602 f
  core1_inst/psum_mem_instance/U876/Z (AN4D0)                      0.018     0.057      0.659 f
  core1_inst/psum_mem_instance/n774 (net)       1        0.001               0.000      0.659 f
  core1_inst/psum_mem_instance/U877/ZN (CKND2D0)                   0.028     0.022      0.681 r
  core1_inst/psum_mem_instance/N122 (net)       1        0.001               0.000      0.681 r
  core1_inst/psum_mem_instance/Q_reg_53_/D (DFQD1)                 0.028     0.000      0.681 r
  data arrival time                                                                     0.681

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/Q_reg_53_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.681
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.299


  Startpoint: inst_core1[11]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/Q_reg_52_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core1[11] (in)                                              0.011     0.002      0.202 r
  inst_core1[11] (net)                          4        0.004               0.000      0.202 r
  core1_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_1)                        0.000      0.202 r
  core1_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_1)                  0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/U4/ZN (INVD0)                       0.024     0.018      0.220 f
  core1_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.220 f
  core1_inst/psum_mem_instance/U30/ZN (NR2XD0)                     0.034     0.028      0.248 r
  core1_inst/psum_mem_instance/n3 (net)         2        0.002               0.000      0.248 r
  core1_inst/psum_mem_instance/U5/ZN (CKND2D0)                     0.086     0.059      0.307 f
  core1_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.307 f
  core1_inst/psum_mem_instance/U23/ZN (NR2D2)                      0.390     0.234      0.541 r
  core1_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.541 r
  core1_inst/psum_mem_instance/U622/ZN (AOI22D0)                   0.105     0.061      0.602 f
  core1_inst/psum_mem_instance/n536 (net)       1        0.001               0.000      0.602 f
  core1_inst/psum_mem_instance/U623/Z (AN4D0)                      0.018     0.057      0.659 f
  core1_inst/psum_mem_instance/n540 (net)       1        0.001               0.000      0.659 f
  core1_inst/psum_mem_instance/U624/ZN (CKND2D0)                   0.028     0.022      0.681 r
  core1_inst/psum_mem_instance/N121 (net)       1        0.001               0.000      0.681 r
  core1_inst/psum_mem_instance/Q_reg_52_/D (DFQD1)                 0.028     0.000      0.681 r
  data arrival time                                                                     0.681

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/Q_reg_52_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.681
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.299


  Startpoint: inst_core1[11]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/Q_reg_51_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core1[11] (in)                                              0.011     0.002      0.202 r
  inst_core1[11] (net)                          4        0.004               0.000      0.202 r
  core1_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_1)                        0.000      0.202 r
  core1_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_1)                  0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/U4/ZN (INVD0)                       0.024     0.018      0.220 f
  core1_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.220 f
  core1_inst/psum_mem_instance/U30/ZN (NR2XD0)                     0.034     0.028      0.248 r
  core1_inst/psum_mem_instance/n3 (net)         2        0.002               0.000      0.248 r
  core1_inst/psum_mem_instance/U5/ZN (CKND2D0)                     0.086     0.059      0.307 f
  core1_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.307 f
  core1_inst/psum_mem_instance/U23/ZN (NR2D2)                      0.390     0.234      0.541 r
  core1_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.541 r
  core1_inst/psum_mem_instance/U534/ZN (AOI22D0)                   0.105     0.061      0.602 f
  core1_inst/psum_mem_instance/n456 (net)       1        0.001               0.000      0.602 f
  core1_inst/psum_mem_instance/U535/Z (AN4D0)                      0.018     0.057      0.659 f
  core1_inst/psum_mem_instance/n460 (net)       1        0.001               0.000      0.659 f
  core1_inst/psum_mem_instance/U536/ZN (CKND2D0)                   0.028     0.022      0.681 r
  core1_inst/psum_mem_instance/N120 (net)       1        0.001               0.000      0.681 r
  core1_inst/psum_mem_instance/Q_reg_51_/D (DFQD1)                 0.028     0.000      0.681 r
  data arrival time                                                                     0.681

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/Q_reg_51_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.681
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.299


  Startpoint: inst_core1[11]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/Q_reg_50_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core1[11] (in)                                              0.011     0.002      0.202 r
  inst_core1[11] (net)                          4        0.004               0.000      0.202 r
  core1_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_1)                        0.000      0.202 r
  core1_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_1)                  0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/U4/ZN (INVD0)                       0.024     0.018      0.220 f
  core1_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.220 f
  core1_inst/psum_mem_instance/U30/ZN (NR2XD0)                     0.034     0.028      0.248 r
  core1_inst/psum_mem_instance/n3 (net)         2        0.002               0.000      0.248 r
  core1_inst/psum_mem_instance/U5/ZN (CKND2D0)                     0.086     0.059      0.307 f
  core1_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.307 f
  core1_inst/psum_mem_instance/U23/ZN (NR2D2)                      0.390     0.234      0.541 r
  core1_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.541 r
  core1_inst/psum_mem_instance/U512/ZN (AOI22D0)                   0.105     0.061      0.602 f
  core1_inst/psum_mem_instance/n436 (net)       1        0.001               0.000      0.602 f
  core1_inst/psum_mem_instance/U513/Z (AN4D0)                      0.018     0.057      0.659 f
  core1_inst/psum_mem_instance/n440 (net)       1        0.001               0.000      0.659 f
  core1_inst/psum_mem_instance/U514/ZN (CKND2D0)                   0.028     0.022      0.681 r
  core1_inst/psum_mem_instance/N119 (net)       1        0.001               0.000      0.681 r
  core1_inst/psum_mem_instance/Q_reg_50_/D (DFQD1)                 0.028     0.000      0.681 r
  data arrival time                                                                     0.681

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/Q_reg_50_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.681
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.299


  Startpoint: inst_core1[11]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/Q_reg_49_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core1[11] (in)                                              0.011     0.002      0.202 r
  inst_core1[11] (net)                          4        0.004               0.000      0.202 r
  core1_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_1)                        0.000      0.202 r
  core1_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_1)                  0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/U4/ZN (INVD0)                       0.024     0.018      0.220 f
  core1_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.220 f
  core1_inst/psum_mem_instance/U30/ZN (NR2XD0)                     0.034     0.028      0.248 r
  core1_inst/psum_mem_instance/n3 (net)         2        0.002               0.000      0.248 r
  core1_inst/psum_mem_instance/U5/ZN (CKND2D0)                     0.086     0.059      0.307 f
  core1_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.307 f
  core1_inst/psum_mem_instance/U23/ZN (NR2D2)                      0.390     0.234      0.541 r
  core1_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.541 r
  core1_inst/psum_mem_instance/U611/ZN (AOI22D0)                   0.105     0.061      0.602 f
  core1_inst/psum_mem_instance/n526 (net)       1        0.001               0.000      0.602 f
  core1_inst/psum_mem_instance/U612/Z (AN4D0)                      0.018     0.057      0.659 f
  core1_inst/psum_mem_instance/n530 (net)       1        0.001               0.000      0.659 f
  core1_inst/psum_mem_instance/U613/ZN (CKND2D0)                   0.028     0.022      0.681 r
  core1_inst/psum_mem_instance/N118 (net)       1        0.001               0.000      0.681 r
  core1_inst/psum_mem_instance/Q_reg_49_/D (DFQD1)                 0.028     0.000      0.681 r
  data arrival time                                                                     0.681

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/Q_reg_49_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.681
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.299


  Startpoint: inst_core1[11]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/Q_reg_48_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core1[11] (in)                                              0.011     0.002      0.202 r
  inst_core1[11] (net)                          4        0.004               0.000      0.202 r
  core1_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_1)                        0.000      0.202 r
  core1_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_1)                  0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/U4/ZN (INVD0)                       0.024     0.018      0.220 f
  core1_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.220 f
  core1_inst/psum_mem_instance/U30/ZN (NR2XD0)                     0.034     0.028      0.248 r
  core1_inst/psum_mem_instance/n3 (net)         2        0.002               0.000      0.248 r
  core1_inst/psum_mem_instance/U5/ZN (CKND2D0)                     0.086     0.059      0.307 f
  core1_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.307 f
  core1_inst/psum_mem_instance/U23/ZN (NR2D2)                      0.390     0.234      0.541 r
  core1_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.541 r
  core1_inst/psum_mem_instance/U589/ZN (AOI22D0)                   0.105     0.061      0.602 f
  core1_inst/psum_mem_instance/n506 (net)       1        0.001               0.000      0.602 f
  core1_inst/psum_mem_instance/U590/Z (AN4D0)                      0.018     0.057      0.659 f
  core1_inst/psum_mem_instance/n510 (net)       1        0.001               0.000      0.659 f
  core1_inst/psum_mem_instance/U591/ZN (CKND2D0)                   0.028     0.022      0.681 r
  core1_inst/psum_mem_instance/N117 (net)       1        0.001               0.000      0.681 r
  core1_inst/psum_mem_instance/Q_reg_48_/D (DFQD1)                 0.028     0.000      0.681 r
  data arrival time                                                                     0.681

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/Q_reg_48_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.681
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.299


  Startpoint: inst_core1[11]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/Q_reg_47_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core1[11] (in)                                              0.011     0.002      0.202 r
  inst_core1[11] (net)                          4        0.004               0.000      0.202 r
  core1_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_1)                        0.000      0.202 r
  core1_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_1)                  0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/U4/ZN (INVD0)                       0.024     0.018      0.220 f
  core1_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.220 f
  core1_inst/psum_mem_instance/U30/ZN (NR2XD0)                     0.034     0.028      0.248 r
  core1_inst/psum_mem_instance/n3 (net)         2        0.002               0.000      0.248 r
  core1_inst/psum_mem_instance/U5/ZN (CKND2D0)                     0.086     0.059      0.307 f
  core1_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.307 f
  core1_inst/psum_mem_instance/U23/ZN (NR2D2)                      0.390     0.234      0.541 r
  core1_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.541 r
  core1_inst/psum_mem_instance/U919/ZN (AOI22D0)                   0.105     0.061      0.602 f
  core1_inst/psum_mem_instance/n810 (net)       1        0.001               0.000      0.602 f
  core1_inst/psum_mem_instance/U920/Z (AN4D0)                      0.018     0.057      0.659 f
  core1_inst/psum_mem_instance/n814 (net)       1        0.001               0.000      0.659 f
  core1_inst/psum_mem_instance/U921/ZN (CKND2D0)                   0.028     0.022      0.681 r
  core1_inst/psum_mem_instance/N116 (net)       1        0.001               0.000      0.681 r
  core1_inst/psum_mem_instance/Q_reg_47_/D (DFQD1)                 0.028     0.000      0.681 r
  data arrival time                                                                     0.681

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/Q_reg_47_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.681
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.299


  Startpoint: inst_core1[11]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/Q_reg_46_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core1[11] (in)                                              0.011     0.002      0.202 r
  inst_core1[11] (net)                          4        0.004               0.000      0.202 r
  core1_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_1)                        0.000      0.202 r
  core1_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_1)                  0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/U4/ZN (INVD0)                       0.024     0.018      0.220 f
  core1_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.220 f
  core1_inst/psum_mem_instance/U30/ZN (NR2XD0)                     0.034     0.028      0.248 r
  core1_inst/psum_mem_instance/n3 (net)         2        0.002               0.000      0.248 r
  core1_inst/psum_mem_instance/U5/ZN (CKND2D0)                     0.086     0.059      0.307 f
  core1_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.307 f
  core1_inst/psum_mem_instance/U23/ZN (NR2D2)                      0.390     0.234      0.541 r
  core1_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.541 r
  core1_inst/psum_mem_instance/U930/ZN (AOI22D0)                   0.105     0.061      0.602 f
  core1_inst/psum_mem_instance/n820 (net)       1        0.001               0.000      0.602 f
  core1_inst/psum_mem_instance/U931/Z (AN4D0)                      0.018     0.057      0.659 f
  core1_inst/psum_mem_instance/n824 (net)       1        0.001               0.000      0.659 f
  core1_inst/psum_mem_instance/U932/ZN (CKND2D0)                   0.028     0.022      0.681 r
  core1_inst/psum_mem_instance/N115 (net)       1        0.001               0.000      0.681 r
  core1_inst/psum_mem_instance/Q_reg_46_/D (DFQD1)                 0.028     0.000      0.681 r
  data arrival time                                                                     0.681

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/Q_reg_46_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.681
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.299


  Startpoint: inst_core1[11]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/Q_reg_45_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core1[11] (in)                                              0.011     0.002      0.202 r
  inst_core1[11] (net)                          4        0.004               0.000      0.202 r
  core1_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_1)                        0.000      0.202 r
  core1_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_1)                  0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/U4/ZN (INVD0)                       0.024     0.018      0.220 f
  core1_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.220 f
  core1_inst/psum_mem_instance/U30/ZN (NR2XD0)                     0.034     0.028      0.248 r
  core1_inst/psum_mem_instance/n3 (net)         2        0.002               0.000      0.248 r
  core1_inst/psum_mem_instance/U5/ZN (CKND2D0)                     0.086     0.059      0.307 f
  core1_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.307 f
  core1_inst/psum_mem_instance/U23/ZN (NR2D2)                      0.390     0.234      0.541 r
  core1_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.541 r
  core1_inst/psum_mem_instance/U952/ZN (AOI22D0)                   0.105     0.061      0.602 f
  core1_inst/psum_mem_instance/n840 (net)       1        0.001               0.000      0.602 f
  core1_inst/psum_mem_instance/U953/Z (AN4D0)                      0.018     0.057      0.659 f
  core1_inst/psum_mem_instance/n844 (net)       1        0.001               0.000      0.659 f
  core1_inst/psum_mem_instance/U954/ZN (CKND2D0)                   0.028     0.022      0.681 r
  core1_inst/psum_mem_instance/N114 (net)       1        0.001               0.000      0.681 r
  core1_inst/psum_mem_instance/Q_reg_45_/D (DFQD1)                 0.028     0.000      0.681 r
  data arrival time                                                                     0.681

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/Q_reg_45_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.681
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.299


  Startpoint: inst_core1[11]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/Q_reg_44_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core1[11] (in)                                              0.011     0.002      0.202 r
  inst_core1[11] (net)                          4        0.004               0.000      0.202 r
  core1_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_1)                        0.000      0.202 r
  core1_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_1)                  0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/U4/ZN (INVD0)                       0.024     0.018      0.220 f
  core1_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.220 f
  core1_inst/psum_mem_instance/U30/ZN (NR2XD0)                     0.034     0.028      0.248 r
  core1_inst/psum_mem_instance/n3 (net)         2        0.002               0.000      0.248 r
  core1_inst/psum_mem_instance/U5/ZN (CKND2D0)                     0.086     0.059      0.307 f
  core1_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.307 f
  core1_inst/psum_mem_instance/U23/ZN (NR2D2)                      0.390     0.234      0.541 r
  core1_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.541 r
  core1_inst/psum_mem_instance/U963/ZN (AOI22D0)                   0.105     0.061      0.602 f
  core1_inst/psum_mem_instance/n850 (net)       1        0.001               0.000      0.602 f
  core1_inst/psum_mem_instance/U964/Z (AN4D0)                      0.018     0.057      0.659 f
  core1_inst/psum_mem_instance/n854 (net)       1        0.001               0.000      0.659 f
  core1_inst/psum_mem_instance/U965/ZN (CKND2D0)                   0.028     0.022      0.681 r
  core1_inst/psum_mem_instance/N113 (net)       1        0.001               0.000      0.681 r
  core1_inst/psum_mem_instance/Q_reg_44_/D (DFQD1)                 0.028     0.000      0.681 r
  data arrival time                                                                     0.681

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/Q_reg_44_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.681
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.299


  Startpoint: inst_core1[11]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/Q_reg_43_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core1[11] (in)                                              0.011     0.002      0.202 r
  inst_core1[11] (net)                          4        0.004               0.000      0.202 r
  core1_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_1)                        0.000      0.202 r
  core1_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_1)                  0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/U4/ZN (INVD0)                       0.024     0.018      0.220 f
  core1_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.220 f
  core1_inst/psum_mem_instance/U30/ZN (NR2XD0)                     0.034     0.028      0.248 r
  core1_inst/psum_mem_instance/n3 (net)         2        0.002               0.000      0.248 r
  core1_inst/psum_mem_instance/U5/ZN (CKND2D0)                     0.086     0.059      0.307 f
  core1_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.307 f
  core1_inst/psum_mem_instance/U23/ZN (NR2D2)                      0.390     0.234      0.541 r
  core1_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.541 r
  core1_inst/psum_mem_instance/U974/ZN (AOI22D0)                   0.105     0.061      0.602 f
  core1_inst/psum_mem_instance/n860 (net)       1        0.001               0.000      0.602 f
  core1_inst/psum_mem_instance/U975/Z (AN4D0)                      0.018     0.057      0.659 f
  core1_inst/psum_mem_instance/n864 (net)       1        0.001               0.000      0.659 f
  core1_inst/psum_mem_instance/U976/ZN (CKND2D0)                   0.028     0.022      0.681 r
  core1_inst/psum_mem_instance/N112 (net)       1        0.001               0.000      0.681 r
  core1_inst/psum_mem_instance/Q_reg_43_/D (DFQD1)                 0.028     0.000      0.681 r
  data arrival time                                                                     0.681

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/Q_reg_43_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.681
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.299


  Startpoint: inst_core1[11]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/Q_reg_42_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core1[11] (in)                                              0.011     0.002      0.202 r
  inst_core1[11] (net)                          4        0.004               0.000      0.202 r
  core1_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_1)                        0.000      0.202 r
  core1_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_1)                  0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/U4/ZN (INVD0)                       0.024     0.018      0.220 f
  core1_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.220 f
  core1_inst/psum_mem_instance/U30/ZN (NR2XD0)                     0.034     0.028      0.248 r
  core1_inst/psum_mem_instance/n3 (net)         2        0.002               0.000      0.248 r
  core1_inst/psum_mem_instance/U5/ZN (CKND2D0)                     0.086     0.059      0.307 f
  core1_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.307 f
  core1_inst/psum_mem_instance/U23/ZN (NR2D2)                      0.390     0.234      0.541 r
  core1_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.541 r
  core1_inst/psum_mem_instance/U941/ZN (AOI22D0)                   0.105     0.061      0.602 f
  core1_inst/psum_mem_instance/n830 (net)       1        0.001               0.000      0.602 f
  core1_inst/psum_mem_instance/U942/Z (AN4D0)                      0.018     0.057      0.659 f
  core1_inst/psum_mem_instance/n834 (net)       1        0.001               0.000      0.659 f
  core1_inst/psum_mem_instance/U943/ZN (CKND2D0)                   0.028     0.022      0.681 r
  core1_inst/psum_mem_instance/N111 (net)       1        0.001               0.000      0.681 r
  core1_inst/psum_mem_instance/Q_reg_42_/D (DFQD1)                 0.028     0.000      0.681 r
  data arrival time                                                                     0.681

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/Q_reg_42_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.681
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.299


  Startpoint: inst_core1[11]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/Q_reg_41_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core1[11] (in)                                              0.011     0.002      0.202 r
  inst_core1[11] (net)                          4        0.004               0.000      0.202 r
  core1_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_1)                        0.000      0.202 r
  core1_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_1)                  0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/U4/ZN (INVD0)                       0.024     0.018      0.220 f
  core1_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.220 f
  core1_inst/psum_mem_instance/U30/ZN (NR2XD0)                     0.034     0.028      0.248 r
  core1_inst/psum_mem_instance/n3 (net)         2        0.002               0.000      0.248 r
  core1_inst/psum_mem_instance/U5/ZN (CKND2D0)                     0.086     0.059      0.307 f
  core1_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.307 f
  core1_inst/psum_mem_instance/U23/ZN (NR2D2)                      0.390     0.234      0.541 r
  core1_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.541 r
  core1_inst/psum_mem_instance/U1018/ZN (AOI22D0)                  0.105     0.061      0.602 f
  core1_inst/psum_mem_instance/n908 (net)       1        0.001               0.000      0.602 f
  core1_inst/psum_mem_instance/U1019/Z (AN4D0)                     0.018     0.057      0.659 f
  core1_inst/psum_mem_instance/n912 (net)       1        0.001               0.000      0.659 f
  core1_inst/psum_mem_instance/U1020/ZN (CKND2D0)                  0.028     0.022      0.681 r
  core1_inst/psum_mem_instance/N110 (net)       1        0.001               0.000      0.681 r
  core1_inst/psum_mem_instance/Q_reg_41_/D (DFQD1)                 0.028     0.000      0.681 r
  data arrival time                                                                     0.681

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/Q_reg_41_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.681
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.299


  Startpoint: inst_core1[11]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/Q_reg_40_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core1[11] (in)                                              0.011     0.002      0.202 r
  inst_core1[11] (net)                          4        0.004               0.000      0.202 r
  core1_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_1)                        0.000      0.202 r
  core1_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_1)                  0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/U4/ZN (INVD0)                       0.024     0.018      0.220 f
  core1_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.220 f
  core1_inst/psum_mem_instance/U30/ZN (NR2XD0)                     0.034     0.028      0.248 r
  core1_inst/psum_mem_instance/n3 (net)         2        0.002               0.000      0.248 r
  core1_inst/psum_mem_instance/U5/ZN (CKND2D0)                     0.086     0.059      0.307 f
  core1_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.307 f
  core1_inst/psum_mem_instance/U23/ZN (NR2D2)                      0.390     0.234      0.541 r
  core1_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.541 r
  core1_inst/psum_mem_instance/U985/ZN (AOI22D0)                   0.105     0.061      0.602 f
  core1_inst/psum_mem_instance/n870 (net)       1        0.001               0.000      0.602 f
  core1_inst/psum_mem_instance/U986/Z (AN4D0)                      0.018     0.057      0.659 f
  core1_inst/psum_mem_instance/n874 (net)       1        0.001               0.000      0.659 f
  core1_inst/psum_mem_instance/U987/ZN (CKND2D0)                   0.028     0.022      0.681 r
  core1_inst/psum_mem_instance/N109 (net)       1        0.001               0.000      0.681 r
  core1_inst/psum_mem_instance/Q_reg_40_/D (DFQD1)                 0.028     0.000      0.681 r
  data arrival time                                                                     0.681

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/Q_reg_40_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.681
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.299


  Startpoint: inst_core1[11]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/Q_reg_39_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core1[11] (in)                                              0.011     0.002      0.202 r
  inst_core1[11] (net)                          4        0.004               0.000      0.202 r
  core1_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_1)                        0.000      0.202 r
  core1_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_1)                  0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/U4/ZN (INVD0)                       0.024     0.018      0.220 f
  core1_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.220 f
  core1_inst/psum_mem_instance/U30/ZN (NR2XD0)                     0.034     0.028      0.248 r
  core1_inst/psum_mem_instance/n3 (net)         2        0.002               0.000      0.248 r
  core1_inst/psum_mem_instance/U5/ZN (CKND2D0)                     0.086     0.059      0.307 f
  core1_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.307 f
  core1_inst/psum_mem_instance/U23/ZN (NR2D2)                      0.390     0.234      0.541 r
  core1_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.541 r
  core1_inst/psum_mem_instance/U996/ZN (AOI22D0)                   0.105     0.061      0.602 f
  core1_inst/psum_mem_instance/n880 (net)       1        0.001               0.000      0.602 f
  core1_inst/psum_mem_instance/U997/Z (AN4D0)                      0.018     0.057      0.659 f
  core1_inst/psum_mem_instance/n884 (net)       1        0.001               0.000      0.659 f
  core1_inst/psum_mem_instance/U998/ZN (CKND2D0)                   0.028     0.022      0.681 r
  core1_inst/psum_mem_instance/N108 (net)       1        0.001               0.000      0.681 r
  core1_inst/psum_mem_instance/Q_reg_39_/D (DFQD1)                 0.028     0.000      0.681 r
  data arrival time                                                                     0.681

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/Q_reg_39_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.681
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.299


  Startpoint: inst_core1[11]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/Q_reg_38_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core1[11] (in)                                              0.011     0.002      0.202 r
  inst_core1[11] (net)                          4        0.004               0.000      0.202 r
  core1_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_1)                        0.000      0.202 r
  core1_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_1)                  0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/U4/ZN (INVD0)                       0.024     0.018      0.220 f
  core1_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.220 f
  core1_inst/psum_mem_instance/U30/ZN (NR2XD0)                     0.034     0.028      0.248 r
  core1_inst/psum_mem_instance/n3 (net)         2        0.002               0.000      0.248 r
  core1_inst/psum_mem_instance/U5/ZN (CKND2D0)                     0.086     0.059      0.307 f
  core1_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.307 f
  core1_inst/psum_mem_instance/U23/ZN (NR2D2)                      0.390     0.234      0.541 r
  core1_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.541 r
  core1_inst/psum_mem_instance/U391/ZN (AOI22D0)                   0.105     0.061      0.602 f
  core1_inst/psum_mem_instance/n326 (net)       1        0.001               0.000      0.602 f
  core1_inst/psum_mem_instance/U392/Z (AN4D0)                      0.018     0.057      0.659 f
  core1_inst/psum_mem_instance/n330 (net)       1        0.001               0.000      0.659 f
  core1_inst/psum_mem_instance/U393/ZN (CKND2D0)                   0.028     0.022      0.681 r
  core1_inst/psum_mem_instance/N107 (net)       1        0.001               0.000      0.681 r
  core1_inst/psum_mem_instance/Q_reg_38_/D (DFQD1)                 0.028     0.000      0.681 r
  data arrival time                                                                     0.681

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/Q_reg_38_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.681
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.299


  Startpoint: inst_core1[11]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/Q_reg_37_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core1[11] (in)                                              0.011     0.002      0.202 r
  inst_core1[11] (net)                          4        0.004               0.000      0.202 r
  core1_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_1)                        0.000      0.202 r
  core1_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_1)                  0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/U4/ZN (INVD0)                       0.024     0.018      0.220 f
  core1_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.220 f
  core1_inst/psum_mem_instance/U30/ZN (NR2XD0)                     0.034     0.028      0.248 r
  core1_inst/psum_mem_instance/n3 (net)         2        0.002               0.000      0.248 r
  core1_inst/psum_mem_instance/U5/ZN (CKND2D0)                     0.086     0.059      0.307 f
  core1_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.307 f
  core1_inst/psum_mem_instance/U23/ZN (NR2D2)                      0.390     0.234      0.541 r
  core1_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.541 r
  core1_inst/psum_mem_instance/U369/ZN (AOI22D0)                   0.105     0.061      0.602 f
  core1_inst/psum_mem_instance/n306 (net)       1        0.001               0.000      0.602 f
  core1_inst/psum_mem_instance/U370/Z (AN4D0)                      0.018     0.057      0.659 f
  core1_inst/psum_mem_instance/n310 (net)       1        0.001               0.000      0.659 f
  core1_inst/psum_mem_instance/U371/ZN (CKND2D0)                   0.028     0.022      0.681 r
  core1_inst/psum_mem_instance/N106 (net)       1        0.001               0.000      0.681 r
  core1_inst/psum_mem_instance/Q_reg_37_/D (DFQD1)                 0.028     0.000      0.681 r
  data arrival time                                                                     0.681

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/Q_reg_37_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.681
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.299


  Startpoint: inst_core1[11]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/Q_reg_36_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core1[11] (in)                                              0.011     0.002      0.202 r
  inst_core1[11] (net)                          4        0.004               0.000      0.202 r
  core1_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_1)                        0.000      0.202 r
  core1_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_1)                  0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/U4/ZN (INVD0)                       0.024     0.018      0.220 f
  core1_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.220 f
  core1_inst/psum_mem_instance/U30/ZN (NR2XD0)                     0.034     0.028      0.248 r
  core1_inst/psum_mem_instance/n3 (net)         2        0.002               0.000      0.248 r
  core1_inst/psum_mem_instance/U5/ZN (CKND2D0)                     0.086     0.059      0.307 f
  core1_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.307 f
  core1_inst/psum_mem_instance/U23/ZN (NR2D2)                      0.390     0.234      0.541 r
  core1_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.541 r
  core1_inst/psum_mem_instance/U347/ZN (AOI22D0)                   0.105     0.061      0.602 f
  core1_inst/psum_mem_instance/n286 (net)       1        0.001               0.000      0.602 f
  core1_inst/psum_mem_instance/U348/Z (AN4D0)                      0.018     0.057      0.659 f
  core1_inst/psum_mem_instance/n290 (net)       1        0.001               0.000      0.659 f
  core1_inst/psum_mem_instance/U349/ZN (CKND2D0)                   0.028     0.022      0.681 r
  core1_inst/psum_mem_instance/N105 (net)       1        0.001               0.000      0.681 r
  core1_inst/psum_mem_instance/Q_reg_36_/D (DFQD1)                 0.028     0.000      0.681 r
  data arrival time                                                                     0.681

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/Q_reg_36_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.681
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.299


  Startpoint: inst_core1[11]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/Q_reg_35_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core1[11] (in)                                              0.011     0.002      0.202 r
  inst_core1[11] (net)                          4        0.004               0.000      0.202 r
  core1_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_1)                        0.000      0.202 r
  core1_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_1)                  0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/U4/ZN (INVD0)                       0.024     0.018      0.220 f
  core1_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.220 f
  core1_inst/psum_mem_instance/U30/ZN (NR2XD0)                     0.034     0.028      0.248 r
  core1_inst/psum_mem_instance/n3 (net)         2        0.002               0.000      0.248 r
  core1_inst/psum_mem_instance/U5/ZN (CKND2D0)                     0.086     0.059      0.307 f
  core1_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.307 f
  core1_inst/psum_mem_instance/U23/ZN (NR2D2)                      0.390     0.234      0.541 r
  core1_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.541 r
  core1_inst/psum_mem_instance/U424/ZN (AOI22D0)                   0.105     0.061      0.602 f
  core1_inst/psum_mem_instance/n356 (net)       1        0.001               0.000      0.602 f
  core1_inst/psum_mem_instance/U425/Z (AN4D0)                      0.018     0.057      0.659 f
  core1_inst/psum_mem_instance/n360 (net)       1        0.001               0.000      0.659 f
  core1_inst/psum_mem_instance/U426/ZN (CKND2D0)                   0.028     0.022      0.681 r
  core1_inst/psum_mem_instance/N104 (net)       1        0.001               0.000      0.681 r
  core1_inst/psum_mem_instance/Q_reg_35_/D (DFQD1)                 0.028     0.000      0.681 r
  data arrival time                                                                     0.681

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/Q_reg_35_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.681
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.299


  Startpoint: inst_core1[11]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/Q_reg_34_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core1[11] (in)                                              0.011     0.002      0.202 r
  inst_core1[11] (net)                          4        0.004               0.000      0.202 r
  core1_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_1)                        0.000      0.202 r
  core1_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_1)                  0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/U4/ZN (INVD0)                       0.024     0.018      0.220 f
  core1_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.220 f
  core1_inst/psum_mem_instance/U30/ZN (NR2XD0)                     0.034     0.028      0.248 r
  core1_inst/psum_mem_instance/n3 (net)         2        0.002               0.000      0.248 r
  core1_inst/psum_mem_instance/U5/ZN (CKND2D0)                     0.086     0.059      0.307 f
  core1_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.307 f
  core1_inst/psum_mem_instance/U23/ZN (NR2D2)                      0.390     0.234      0.541 r
  core1_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.541 r
  core1_inst/psum_mem_instance/U380/ZN (AOI22D0)                   0.105     0.061      0.602 f
  core1_inst/psum_mem_instance/n316 (net)       1        0.001               0.000      0.602 f
  core1_inst/psum_mem_instance/U381/Z (AN4D0)                      0.018     0.057      0.659 f
  core1_inst/psum_mem_instance/n320 (net)       1        0.001               0.000      0.659 f
  core1_inst/psum_mem_instance/U382/ZN (CKND2D0)                   0.028     0.022      0.681 r
  core1_inst/psum_mem_instance/N103 (net)       1        0.001               0.000      0.681 r
  core1_inst/psum_mem_instance/Q_reg_34_/D (DFQD1)                 0.028     0.000      0.681 r
  data arrival time                                                                     0.681

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/Q_reg_34_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.681
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.299


  Startpoint: inst_core1[11]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/Q_reg_33_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core1[11] (in)                                              0.011     0.002      0.202 r
  inst_core1[11] (net)                          4        0.004               0.000      0.202 r
  core1_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_1)                        0.000      0.202 r
  core1_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_1)                  0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/U4/ZN (INVD0)                       0.024     0.018      0.220 f
  core1_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.220 f
  core1_inst/psum_mem_instance/U30/ZN (NR2XD0)                     0.034     0.028      0.248 r
  core1_inst/psum_mem_instance/n3 (net)         2        0.002               0.000      0.248 r
  core1_inst/psum_mem_instance/U5/ZN (CKND2D0)                     0.086     0.059      0.307 f
  core1_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.307 f
  core1_inst/psum_mem_instance/U23/ZN (NR2D2)                      0.390     0.234      0.541 r
  core1_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.541 r
  core1_inst/psum_mem_instance/U402/ZN (AOI22D0)                   0.105     0.061      0.602 f
  core1_inst/psum_mem_instance/n336 (net)       1        0.001               0.000      0.602 f
  core1_inst/psum_mem_instance/U403/Z (AN4D0)                      0.018     0.057      0.659 f
  core1_inst/psum_mem_instance/n340 (net)       1        0.001               0.000      0.659 f
  core1_inst/psum_mem_instance/U404/ZN (CKND2D0)                   0.028     0.022      0.681 r
  core1_inst/psum_mem_instance/N102 (net)       1        0.001               0.000      0.681 r
  core1_inst/psum_mem_instance/Q_reg_33_/D (DFQD1)                 0.028     0.000      0.681 r
  data arrival time                                                                     0.681

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/Q_reg_33_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.681
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.299


  Startpoint: inst_core1[11]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/Q_reg_32_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core1[11] (in)                                              0.011     0.002      0.202 r
  inst_core1[11] (net)                          4        0.004               0.000      0.202 r
  core1_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_1)                        0.000      0.202 r
  core1_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_1)                  0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/U4/ZN (INVD0)                       0.024     0.018      0.220 f
  core1_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.220 f
  core1_inst/psum_mem_instance/U30/ZN (NR2XD0)                     0.034     0.028      0.248 r
  core1_inst/psum_mem_instance/n3 (net)         2        0.002               0.000      0.248 r
  core1_inst/psum_mem_instance/U5/ZN (CKND2D0)                     0.086     0.059      0.307 f
  core1_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.307 f
  core1_inst/psum_mem_instance/U23/ZN (NR2D2)                      0.390     0.234      0.541 r
  core1_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.541 r
  core1_inst/psum_mem_instance/U556/ZN (AOI22D0)                   0.105     0.061      0.602 f
  core1_inst/psum_mem_instance/n476 (net)       1        0.001               0.000      0.602 f
  core1_inst/psum_mem_instance/U557/Z (AN4D0)                      0.018     0.057      0.659 f
  core1_inst/psum_mem_instance/n480 (net)       1        0.001               0.000      0.659 f
  core1_inst/psum_mem_instance/U558/ZN (CKND2D0)                   0.028     0.022      0.681 r
  core1_inst/psum_mem_instance/N101 (net)       1        0.001               0.000      0.681 r
  core1_inst/psum_mem_instance/Q_reg_32_/D (DFQD1)                 0.028     0.000      0.681 r
  data arrival time                                                                     0.681

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/Q_reg_32_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.681
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.299


  Startpoint: inst_core1[11]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/Q_reg_31_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core1[11] (in)                                              0.011     0.002      0.202 r
  inst_core1[11] (net)                          4        0.004               0.000      0.202 r
  core1_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_1)                        0.000      0.202 r
  core1_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_1)                  0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/U4/ZN (INVD0)                       0.024     0.018      0.220 f
  core1_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.220 f
  core1_inst/psum_mem_instance/U30/ZN (NR2XD0)                     0.034     0.028      0.248 r
  core1_inst/psum_mem_instance/n3 (net)         2        0.002               0.000      0.248 r
  core1_inst/psum_mem_instance/U5/ZN (CKND2D0)                     0.086     0.059      0.307 f
  core1_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.307 f
  core1_inst/psum_mem_instance/U23/ZN (NR2D2)                      0.390     0.234      0.541 r
  core1_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.541 r
  core1_inst/psum_mem_instance/U259/ZN (AOI22D0)                   0.105     0.061      0.602 f
  core1_inst/psum_mem_instance/n202 (net)       1        0.001               0.000      0.602 f
  core1_inst/psum_mem_instance/U260/Z (AN4D0)                      0.018     0.057      0.659 f
  core1_inst/psum_mem_instance/n206 (net)       1        0.001               0.000      0.659 f
  core1_inst/psum_mem_instance/U261/ZN (CKND2D0)                   0.028     0.022      0.681 r
  core1_inst/psum_mem_instance/N100 (net)       1        0.001               0.000      0.681 r
  core1_inst/psum_mem_instance/Q_reg_31_/D (DFQD1)                 0.028     0.000      0.681 r
  data arrival time                                                                     0.681

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/Q_reg_31_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.681
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.299


  Startpoint: inst_core1[11]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/Q_reg_30_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core1[11] (in)                                              0.011     0.002      0.202 r
  inst_core1[11] (net)                          4        0.004               0.000      0.202 r
  core1_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_1)                        0.000      0.202 r
  core1_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_1)                  0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/U4/ZN (INVD0)                       0.024     0.018      0.220 f
  core1_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.220 f
  core1_inst/psum_mem_instance/U30/ZN (NR2XD0)                     0.034     0.028      0.248 r
  core1_inst/psum_mem_instance/n3 (net)         2        0.002               0.000      0.248 r
  core1_inst/psum_mem_instance/U5/ZN (CKND2D0)                     0.086     0.059      0.307 f
  core1_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.307 f
  core1_inst/psum_mem_instance/U23/ZN (NR2D2)                      0.390     0.234      0.541 r
  core1_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.541 r
  core1_inst/psum_mem_instance/U699/ZN (AOI22D0)                   0.105     0.061      0.602 f
  core1_inst/psum_mem_instance/n606 (net)       1        0.001               0.000      0.602 f
  core1_inst/psum_mem_instance/U700/Z (AN4D0)                      0.018     0.057      0.659 f
  core1_inst/psum_mem_instance/n610 (net)       1        0.001               0.000      0.659 f
  core1_inst/psum_mem_instance/U701/ZN (CKND2D0)                   0.028     0.022      0.681 r
  core1_inst/psum_mem_instance/N99 (net)        1        0.001               0.000      0.681 r
  core1_inst/psum_mem_instance/Q_reg_30_/D (DFQD1)                 0.028     0.000      0.681 r
  data arrival time                                                                     0.681

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/Q_reg_30_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.681
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.299


  Startpoint: inst_core1[11]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/Q_reg_29_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core1[11] (in)                                              0.011     0.002      0.202 r
  inst_core1[11] (net)                          4        0.004               0.000      0.202 r
  core1_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_1)                        0.000      0.202 r
  core1_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_1)                  0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/U4/ZN (INVD0)                       0.024     0.018      0.220 f
  core1_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.220 f
  core1_inst/psum_mem_instance/U30/ZN (NR2XD0)                     0.034     0.028      0.248 r
  core1_inst/psum_mem_instance/n3 (net)         2        0.002               0.000      0.248 r
  core1_inst/psum_mem_instance/U5/ZN (CKND2D0)                     0.086     0.059      0.307 f
  core1_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.307 f
  core1_inst/psum_mem_instance/U23/ZN (NR2D2)                      0.390     0.234      0.541 r
  core1_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.541 r
  core1_inst/psum_mem_instance/U237/ZN (AOI22D0)                   0.105     0.061      0.602 f
  core1_inst/psum_mem_instance/n182 (net)       1        0.001               0.000      0.602 f
  core1_inst/psum_mem_instance/U238/Z (AN4D0)                      0.018     0.057      0.659 f
  core1_inst/psum_mem_instance/n186 (net)       1        0.001               0.000      0.659 f
  core1_inst/psum_mem_instance/U239/ZN (CKND2D0)                   0.028     0.022      0.681 r
  core1_inst/psum_mem_instance/N98 (net)        1        0.001               0.000      0.681 r
  core1_inst/psum_mem_instance/Q_reg_29_/D (DFQD1)                 0.028     0.000      0.681 r
  data arrival time                                                                     0.681

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/Q_reg_29_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.681
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.299


  Startpoint: inst_core1[11]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/Q_reg_28_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core1[11] (in)                                              0.011     0.002      0.202 r
  inst_core1[11] (net)                          4        0.004               0.000      0.202 r
  core1_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_1)                        0.000      0.202 r
  core1_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_1)                  0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/U4/ZN (INVD0)                       0.024     0.018      0.220 f
  core1_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.220 f
  core1_inst/psum_mem_instance/U30/ZN (NR2XD0)                     0.034     0.028      0.248 r
  core1_inst/psum_mem_instance/n3 (net)         2        0.002               0.000      0.248 r
  core1_inst/psum_mem_instance/U5/ZN (CKND2D0)                     0.086     0.059      0.307 f
  core1_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.307 f
  core1_inst/psum_mem_instance/U23/ZN (NR2D2)                      0.390     0.234      0.541 r
  core1_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.541 r
  core1_inst/psum_mem_instance/U215/ZN (AOI22D0)                   0.105     0.061      0.602 f
  core1_inst/psum_mem_instance/n162 (net)       1        0.001               0.000      0.602 f
  core1_inst/psum_mem_instance/U216/Z (AN4D0)                      0.018     0.057      0.659 f
  core1_inst/psum_mem_instance/n166 (net)       1        0.001               0.000      0.659 f
  core1_inst/psum_mem_instance/U217/ZN (CKND2D0)                   0.028     0.022      0.681 r
  core1_inst/psum_mem_instance/N97 (net)        1        0.001               0.000      0.681 r
  core1_inst/psum_mem_instance/Q_reg_28_/D (DFQD1)                 0.028     0.000      0.681 r
  data arrival time                                                                     0.681

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/Q_reg_28_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.681
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.299


  Startpoint: inst_core1[11]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/Q_reg_27_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core1[11] (in)                                              0.011     0.002      0.202 r
  inst_core1[11] (net)                          4        0.004               0.000      0.202 r
  core1_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_1)                        0.000      0.202 r
  core1_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_1)                  0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/U4/ZN (INVD0)                       0.024     0.018      0.220 f
  core1_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.220 f
  core1_inst/psum_mem_instance/U30/ZN (NR2XD0)                     0.034     0.028      0.248 r
  core1_inst/psum_mem_instance/n3 (net)         2        0.002               0.000      0.248 r
  core1_inst/psum_mem_instance/U5/ZN (CKND2D0)                     0.086     0.059      0.307 f
  core1_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.307 f
  core1_inst/psum_mem_instance/U23/ZN (NR2D2)                      0.390     0.234      0.541 r
  core1_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.541 r
  core1_inst/psum_mem_instance/U204/ZN (AOI22D0)                   0.105     0.061      0.602 f
  core1_inst/psum_mem_instance/n152 (net)       1        0.001               0.000      0.602 f
  core1_inst/psum_mem_instance/U205/Z (AN4D0)                      0.018     0.057      0.659 f
  core1_inst/psum_mem_instance/n156 (net)       1        0.001               0.000      0.659 f
  core1_inst/psum_mem_instance/U206/ZN (CKND2D0)                   0.028     0.022      0.681 r
  core1_inst/psum_mem_instance/N96 (net)        1        0.001               0.000      0.681 r
  core1_inst/psum_mem_instance/Q_reg_27_/D (DFQD1)                 0.028     0.000      0.681 r
  data arrival time                                                                     0.681

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/Q_reg_27_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.681
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.299


  Startpoint: inst_core1[11]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/Q_reg_26_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core1[11] (in)                                              0.011     0.002      0.202 r
  inst_core1[11] (net)                          4        0.004               0.000      0.202 r
  core1_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_1)                        0.000      0.202 r
  core1_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_1)                  0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/U4/ZN (INVD0)                       0.024     0.018      0.220 f
  core1_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.220 f
  core1_inst/psum_mem_instance/U30/ZN (NR2XD0)                     0.034     0.028      0.248 r
  core1_inst/psum_mem_instance/n3 (net)         2        0.002               0.000      0.248 r
  core1_inst/psum_mem_instance/U5/ZN (CKND2D0)                     0.086     0.059      0.307 f
  core1_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.307 f
  core1_inst/psum_mem_instance/U23/ZN (NR2D2)                      0.390     0.234      0.541 r
  core1_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.541 r
  core1_inst/psum_mem_instance/U226/ZN (AOI22D0)                   0.105     0.061      0.602 f
  core1_inst/psum_mem_instance/n172 (net)       1        0.001               0.000      0.602 f
  core1_inst/psum_mem_instance/U227/Z (AN4D0)                      0.018     0.057      0.659 f
  core1_inst/psum_mem_instance/n176 (net)       1        0.001               0.000      0.659 f
  core1_inst/psum_mem_instance/U228/ZN (CKND2D0)                   0.028     0.022      0.681 r
  core1_inst/psum_mem_instance/N95 (net)        1        0.001               0.000      0.681 r
  core1_inst/psum_mem_instance/Q_reg_26_/D (DFQD1)                 0.028     0.000      0.681 r
  data arrival time                                                                     0.681

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/Q_reg_26_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.681
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.299


  Startpoint: inst_core1[11]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/Q_reg_25_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core1[11] (in)                                              0.011     0.002      0.202 r
  inst_core1[11] (net)                          4        0.004               0.000      0.202 r
  core1_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_1)                        0.000      0.202 r
  core1_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_1)                  0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/U4/ZN (INVD0)                       0.024     0.018      0.220 f
  core1_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.220 f
  core1_inst/psum_mem_instance/U30/ZN (NR2XD0)                     0.034     0.028      0.248 r
  core1_inst/psum_mem_instance/n3 (net)         2        0.002               0.000      0.248 r
  core1_inst/psum_mem_instance/U5/ZN (CKND2D0)                     0.086     0.059      0.307 f
  core1_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.307 f
  core1_inst/psum_mem_instance/U23/ZN (NR2D2)                      0.390     0.234      0.541 r
  core1_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.541 r
  core1_inst/psum_mem_instance/U787/ZN (AOI22D0)                   0.105     0.061      0.602 f
  core1_inst/psum_mem_instance/n688 (net)       1        0.001               0.000      0.602 f
  core1_inst/psum_mem_instance/U788/Z (AN4D0)                      0.018     0.057      0.659 f
  core1_inst/psum_mem_instance/n692 (net)       1        0.001               0.000      0.659 f
  core1_inst/psum_mem_instance/U789/ZN (CKND2D0)                   0.028     0.022      0.681 r
  core1_inst/psum_mem_instance/N94 (net)        1        0.001               0.000      0.681 r
  core1_inst/psum_mem_instance/Q_reg_25_/D (DFQD1)                 0.028     0.000      0.681 r
  data arrival time                                                                     0.681

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/Q_reg_25_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.681
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.299


  Startpoint: inst_core1[11]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/Q_reg_24_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core1[11] (in)                                              0.011     0.002      0.202 r
  inst_core1[11] (net)                          4        0.004               0.000      0.202 r
  core1_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_1)                        0.000      0.202 r
  core1_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_1)                  0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/U4/ZN (INVD0)                       0.024     0.018      0.220 f
  core1_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.220 f
  core1_inst/psum_mem_instance/U30/ZN (NR2XD0)                     0.034     0.028      0.248 r
  core1_inst/psum_mem_instance/n3 (net)         2        0.002               0.000      0.248 r
  core1_inst/psum_mem_instance/U5/ZN (CKND2D0)                     0.086     0.059      0.307 f
  core1_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.307 f
  core1_inst/psum_mem_instance/U23/ZN (NR2D2)                      0.390     0.234      0.541 r
  core1_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.541 r
  core1_inst/psum_mem_instance/U523/ZN (AOI22D0)                   0.105     0.061      0.602 f
  core1_inst/psum_mem_instance/n446 (net)       1        0.001               0.000      0.602 f
  core1_inst/psum_mem_instance/U524/Z (AN4D0)                      0.018     0.057      0.659 f
  core1_inst/psum_mem_instance/n450 (net)       1        0.001               0.000      0.659 f
  core1_inst/psum_mem_instance/U525/ZN (CKND2D0)                   0.028     0.022      0.681 r
  core1_inst/psum_mem_instance/N93 (net)        1        0.001               0.000      0.681 r
  core1_inst/psum_mem_instance/Q_reg_24_/D (DFQD1)                 0.028     0.000      0.681 r
  data arrival time                                                                     0.681

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/Q_reg_24_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.681
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.299


  Startpoint: inst_core1[11]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/Q_reg_23_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core1[11] (in)                                              0.011     0.002      0.202 r
  inst_core1[11] (net)                          4        0.004               0.000      0.202 r
  core1_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_1)                        0.000      0.202 r
  core1_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_1)                  0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/U4/ZN (INVD0)                       0.024     0.018      0.220 f
  core1_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.220 f
  core1_inst/psum_mem_instance/U30/ZN (NR2XD0)                     0.034     0.028      0.248 r
  core1_inst/psum_mem_instance/n3 (net)         2        0.002               0.000      0.248 r
  core1_inst/psum_mem_instance/U5/ZN (CKND2D0)                     0.086     0.059      0.307 f
  core1_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.307 f
  core1_inst/psum_mem_instance/U23/ZN (NR2D2)                      0.390     0.234      0.541 r
  core1_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.541 r
  core1_inst/psum_mem_instance/U303/ZN (AOI22D0)                   0.105     0.061      0.602 f
  core1_inst/psum_mem_instance/n242 (net)       1        0.001               0.000      0.602 f
  core1_inst/psum_mem_instance/U304/Z (AN4D0)                      0.018     0.057      0.659 f
  core1_inst/psum_mem_instance/n246 (net)       1        0.001               0.000      0.659 f
  core1_inst/psum_mem_instance/U305/ZN (CKND2D0)                   0.028     0.022      0.681 r
  core1_inst/psum_mem_instance/N92 (net)        1        0.001               0.000      0.681 r
  core1_inst/psum_mem_instance/Q_reg_23_/D (DFQD1)                 0.028     0.000      0.681 r
  data arrival time                                                                     0.681

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/Q_reg_23_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.681
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.299


  Startpoint: inst_core1[11]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/Q_reg_22_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core1[11] (in)                                              0.011     0.002      0.202 r
  inst_core1[11] (net)                          4        0.004               0.000      0.202 r
  core1_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_1)                        0.000      0.202 r
  core1_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_1)                  0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/U4/ZN (INVD0)                       0.024     0.018      0.220 f
  core1_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.220 f
  core1_inst/psum_mem_instance/U30/ZN (NR2XD0)                     0.034     0.028      0.248 r
  core1_inst/psum_mem_instance/n3 (net)         2        0.002               0.000      0.248 r
  core1_inst/psum_mem_instance/U5/ZN (CKND2D0)                     0.086     0.059      0.307 f
  core1_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.307 f
  core1_inst/psum_mem_instance/U23/ZN (NR2D2)                      0.390     0.234      0.541 r
  core1_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.541 r
  core1_inst/psum_mem_instance/U501/ZN (AOI22D0)                   0.105     0.061      0.602 f
  core1_inst/psum_mem_instance/n426 (net)       1        0.001               0.000      0.602 f
  core1_inst/psum_mem_instance/U502/Z (AN4D0)                      0.018     0.057      0.659 f
  core1_inst/psum_mem_instance/n430 (net)       1        0.001               0.000      0.659 f
  core1_inst/psum_mem_instance/U503/ZN (CKND2D0)                   0.028     0.022      0.681 r
  core1_inst/psum_mem_instance/N91 (net)        1        0.001               0.000      0.681 r
  core1_inst/psum_mem_instance/Q_reg_22_/D (DFQD1)                 0.028     0.000      0.681 r
  data arrival time                                                                     0.681

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/Q_reg_22_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.681
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.299


  Startpoint: inst_core1[11]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/Q_reg_21_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core1[11] (in)                                              0.011     0.002      0.202 r
  inst_core1[11] (net)                          4        0.004               0.000      0.202 r
  core1_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_1)                        0.000      0.202 r
  core1_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_1)                  0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/U4/ZN (INVD0)                       0.024     0.018      0.220 f
  core1_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.220 f
  core1_inst/psum_mem_instance/U30/ZN (NR2XD0)                     0.034     0.028      0.248 r
  core1_inst/psum_mem_instance/n3 (net)         2        0.002               0.000      0.248 r
  core1_inst/psum_mem_instance/U5/ZN (CKND2D0)                     0.086     0.059      0.307 f
  core1_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.307 f
  core1_inst/psum_mem_instance/U23/ZN (NR2D2)                      0.390     0.234      0.541 r
  core1_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.541 r
  core1_inst/psum_mem_instance/U765/ZN (AOI22D0)                   0.105     0.061      0.602 f
  core1_inst/psum_mem_instance/n668 (net)       1        0.001               0.000      0.602 f
  core1_inst/psum_mem_instance/U766/Z (AN4D0)                      0.018     0.057      0.659 f
  core1_inst/psum_mem_instance/n672 (net)       1        0.001               0.000      0.659 f
  core1_inst/psum_mem_instance/U767/ZN (CKND2D0)                   0.028     0.022      0.681 r
  core1_inst/psum_mem_instance/N90 (net)        1        0.001               0.000      0.681 r
  core1_inst/psum_mem_instance/Q_reg_21_/D (DFQD1)                 0.028     0.000      0.681 r
  data arrival time                                                                     0.681

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/Q_reg_21_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.681
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.299


  Startpoint: inst_core1[11]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/Q_reg_20_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core1[11] (in)                                              0.011     0.002      0.202 r
  inst_core1[11] (net)                          4        0.004               0.000      0.202 r
  core1_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_1)                        0.000      0.202 r
  core1_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_1)                  0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/U4/ZN (INVD0)                       0.024     0.018      0.220 f
  core1_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.220 f
  core1_inst/psum_mem_instance/U30/ZN (NR2XD0)                     0.034     0.028      0.248 r
  core1_inst/psum_mem_instance/n3 (net)         2        0.002               0.000      0.248 r
  core1_inst/psum_mem_instance/U5/ZN (CKND2D0)                     0.086     0.059      0.307 f
  core1_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.307 f
  core1_inst/psum_mem_instance/U23/ZN (NR2D2)                      0.390     0.234      0.541 r
  core1_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.541 r
  core1_inst/psum_mem_instance/U325/ZN (AOI22D0)                   0.105     0.061      0.602 f
  core1_inst/psum_mem_instance/n262 (net)       1        0.001               0.000      0.602 f
  core1_inst/psum_mem_instance/U326/Z (AN4D0)                      0.018     0.057      0.659 f
  core1_inst/psum_mem_instance/n266 (net)       1        0.001               0.000      0.659 f
  core1_inst/psum_mem_instance/U327/ZN (CKND2D0)                   0.028     0.022      0.681 r
  core1_inst/psum_mem_instance/N89 (net)        1        0.001               0.000      0.681 r
  core1_inst/psum_mem_instance/Q_reg_20_/D (DFQD1)                 0.028     0.000      0.681 r
  data arrival time                                                                     0.681

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/Q_reg_20_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.681
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.299


  Startpoint: inst_core1[11]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/Q_reg_19_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core1[11] (in)                                              0.011     0.002      0.202 r
  inst_core1[11] (net)                          4        0.004               0.000      0.202 r
  core1_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_1)                        0.000      0.202 r
  core1_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_1)                  0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/U4/ZN (INVD0)                       0.024     0.018      0.220 f
  core1_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.220 f
  core1_inst/psum_mem_instance/U30/ZN (NR2XD0)                     0.034     0.028      0.248 r
  core1_inst/psum_mem_instance/n3 (net)         2        0.002               0.000      0.248 r
  core1_inst/psum_mem_instance/U5/ZN (CKND2D0)                     0.086     0.059      0.307 f
  core1_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.307 f
  core1_inst/psum_mem_instance/U23/ZN (NR2D2)                      0.390     0.234      0.541 r
  core1_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.541 r
  core1_inst/psum_mem_instance/U446/ZN (AOI22D0)                   0.105     0.061      0.602 f
  core1_inst/psum_mem_instance/n376 (net)       1        0.001               0.000      0.602 f
  core1_inst/psum_mem_instance/U447/Z (AN4D0)                      0.018     0.057      0.659 f
  core1_inst/psum_mem_instance/n380 (net)       1        0.001               0.000      0.659 f
  core1_inst/psum_mem_instance/U448/ZN (CKND2D0)                   0.028     0.022      0.681 r
  core1_inst/psum_mem_instance/N88 (net)        1        0.001               0.000      0.681 r
  core1_inst/psum_mem_instance/Q_reg_19_/D (DFQD1)                 0.028     0.000      0.681 r
  data arrival time                                                                     0.681

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/Q_reg_19_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.681
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.299


  Startpoint: inst_core1[11]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/Q_reg_18_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core1[11] (in)                                              0.011     0.002      0.202 r
  inst_core1[11] (net)                          4        0.004               0.000      0.202 r
  core1_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_1)                        0.000      0.202 r
  core1_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_1)                  0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/U4/ZN (INVD0)                       0.024     0.018      0.220 f
  core1_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.220 f
  core1_inst/psum_mem_instance/U30/ZN (NR2XD0)                     0.034     0.028      0.248 r
  core1_inst/psum_mem_instance/n3 (net)         2        0.002               0.000      0.248 r
  core1_inst/psum_mem_instance/U5/ZN (CKND2D0)                     0.086     0.059      0.307 f
  core1_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.307 f
  core1_inst/psum_mem_instance/U23/ZN (NR2D2)                      0.390     0.234      0.541 r
  core1_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.541 r
  core1_inst/psum_mem_instance/U413/ZN (AOI22D0)                   0.105     0.061      0.602 f
  core1_inst/psum_mem_instance/n346 (net)       1        0.001               0.000      0.602 f
  core1_inst/psum_mem_instance/U414/Z (AN4D0)                      0.018     0.057      0.659 f
  core1_inst/psum_mem_instance/n350 (net)       1        0.001               0.000      0.659 f
  core1_inst/psum_mem_instance/U415/ZN (CKND2D0)                   0.028     0.022      0.681 r
  core1_inst/psum_mem_instance/N87 (net)        1        0.001               0.000      0.681 r
  core1_inst/psum_mem_instance/Q_reg_18_/D (DFQD1)                 0.028     0.000      0.681 r
  data arrival time                                                                     0.681

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/Q_reg_18_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.681
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.299


  Startpoint: inst_core1[11]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/Q_reg_17_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core1[11] (in)                                              0.011     0.002      0.202 r
  inst_core1[11] (net)                          4        0.004               0.000      0.202 r
  core1_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_1)                        0.000      0.202 r
  core1_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_1)                  0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/U4/ZN (INVD0)                       0.024     0.018      0.220 f
  core1_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.220 f
  core1_inst/psum_mem_instance/U30/ZN (NR2XD0)                     0.034     0.028      0.248 r
  core1_inst/psum_mem_instance/n3 (net)         2        0.002               0.000      0.248 r
  core1_inst/psum_mem_instance/U5/ZN (CKND2D0)                     0.086     0.059      0.307 f
  core1_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.307 f
  core1_inst/psum_mem_instance/U23/ZN (NR2D2)                      0.390     0.234      0.541 r
  core1_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.541 r
  core1_inst/psum_mem_instance/U193/ZN (AOI22D0)                   0.105     0.061      0.602 f
  core1_inst/psum_mem_instance/n142 (net)       1        0.001               0.000      0.602 f
  core1_inst/psum_mem_instance/U194/Z (AN4D0)                      0.018     0.057      0.659 f
  core1_inst/psum_mem_instance/n146 (net)       1        0.001               0.000      0.659 f
  core1_inst/psum_mem_instance/U195/ZN (CKND2D0)                   0.028     0.022      0.681 r
  core1_inst/psum_mem_instance/N86 (net)        1        0.001               0.000      0.681 r
  core1_inst/psum_mem_instance/Q_reg_17_/D (DFQD1)                 0.028     0.000      0.681 r
  data arrival time                                                                     0.681

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/Q_reg_17_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.681
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.299


  Startpoint: inst_core1[11]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/Q_reg_16_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core1[11] (in)                                              0.011     0.002      0.202 r
  inst_core1[11] (net)                          4        0.004               0.000      0.202 r
  core1_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_1)                        0.000      0.202 r
  core1_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_1)                  0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/U4/ZN (INVD0)                       0.024     0.018      0.220 f
  core1_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.220 f
  core1_inst/psum_mem_instance/U30/ZN (NR2XD0)                     0.034     0.028      0.248 r
  core1_inst/psum_mem_instance/n3 (net)         2        0.002               0.000      0.248 r
  core1_inst/psum_mem_instance/U5/ZN (CKND2D0)                     0.086     0.059      0.307 f
  core1_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.307 f
  core1_inst/psum_mem_instance/U23/ZN (NR2D2)                      0.390     0.234      0.541 r
  core1_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.541 r
  core1_inst/psum_mem_instance/U281/ZN (AOI22D0)                   0.105     0.061      0.602 f
  core1_inst/psum_mem_instance/n222 (net)       1        0.001               0.000      0.602 f
  core1_inst/psum_mem_instance/U282/Z (AN4D0)                      0.018     0.057      0.659 f
  core1_inst/psum_mem_instance/n226 (net)       1        0.001               0.000      0.659 f
  core1_inst/psum_mem_instance/U283/ZN (CKND2D0)                   0.028     0.022      0.681 r
  core1_inst/psum_mem_instance/N85 (net)        1        0.001               0.000      0.681 r
  core1_inst/psum_mem_instance/Q_reg_16_/D (DFQD1)                 0.028     0.000      0.681 r
  data arrival time                                                                     0.681

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/Q_reg_16_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.681
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.299


  Startpoint: inst_core1[11]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/Q_reg_15_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core1[11] (in)                                              0.011     0.002      0.202 r
  inst_core1[11] (net)                          4        0.004               0.000      0.202 r
  core1_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_1)                        0.000      0.202 r
  core1_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_1)                  0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/U4/ZN (INVD0)                       0.024     0.018      0.220 f
  core1_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.220 f
  core1_inst/psum_mem_instance/U30/ZN (NR2XD0)                     0.034     0.028      0.248 r
  core1_inst/psum_mem_instance/n3 (net)         2        0.002               0.000      0.248 r
  core1_inst/psum_mem_instance/U5/ZN (CKND2D0)                     0.086     0.059      0.307 f
  core1_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.307 f
  core1_inst/psum_mem_instance/U23/ZN (NR2D2)                      0.390     0.234      0.541 r
  core1_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.541 r
  core1_inst/psum_mem_instance/U578/ZN (AOI22D0)                   0.105     0.061      0.602 f
  core1_inst/psum_mem_instance/n496 (net)       1        0.001               0.000      0.602 f
  core1_inst/psum_mem_instance/U579/Z (AN4D0)                      0.018     0.057      0.659 f
  core1_inst/psum_mem_instance/n500 (net)       1        0.001               0.000      0.659 f
  core1_inst/psum_mem_instance/U580/ZN (CKND2D0)                   0.028     0.022      0.681 r
  core1_inst/psum_mem_instance/N84 (net)        1        0.001               0.000      0.681 r
  core1_inst/psum_mem_instance/Q_reg_15_/D (DFQD1)                 0.028     0.000      0.681 r
  data arrival time                                                                     0.681

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/Q_reg_15_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.681
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.299


  Startpoint: inst_core1[11]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/Q_reg_14_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core1[11] (in)                                              0.011     0.002      0.202 r
  inst_core1[11] (net)                          4        0.004               0.000      0.202 r
  core1_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_1)                        0.000      0.202 r
  core1_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_1)                  0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/U4/ZN (INVD0)                       0.024     0.018      0.220 f
  core1_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.220 f
  core1_inst/psum_mem_instance/U30/ZN (NR2XD0)                     0.034     0.028      0.248 r
  core1_inst/psum_mem_instance/n3 (net)         2        0.002               0.000      0.248 r
  core1_inst/psum_mem_instance/U5/ZN (CKND2D0)                     0.086     0.059      0.307 f
  core1_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.307 f
  core1_inst/psum_mem_instance/U23/ZN (NR2D2)                      0.390     0.234      0.541 r
  core1_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.541 r
  core1_inst/psum_mem_instance/U732/ZN (AOI22D0)                   0.105     0.061      0.602 f
  core1_inst/psum_mem_instance/n636 (net)       1        0.001               0.000      0.602 f
  core1_inst/psum_mem_instance/U733/Z (AN4D0)                      0.018     0.057      0.659 f
  core1_inst/psum_mem_instance/n640 (net)       1        0.001               0.000      0.659 f
  core1_inst/psum_mem_instance/U734/ZN (CKND2D0)                   0.028     0.022      0.681 r
  core1_inst/psum_mem_instance/N83 (net)        1        0.001               0.000      0.681 r
  core1_inst/psum_mem_instance/Q_reg_14_/D (DFQD1)                 0.028     0.000      0.681 r
  data arrival time                                                                     0.681

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/Q_reg_14_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.681
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.299


  Startpoint: inst_core1[11]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/Q_reg_13_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core1[11] (in)                                              0.011     0.002      0.202 r
  inst_core1[11] (net)                          4        0.004               0.000      0.202 r
  core1_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_1)                        0.000      0.202 r
  core1_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_1)                  0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/U4/ZN (INVD0)                       0.024     0.018      0.220 f
  core1_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.220 f
  core1_inst/psum_mem_instance/U30/ZN (NR2XD0)                     0.034     0.028      0.248 r
  core1_inst/psum_mem_instance/n3 (net)         2        0.002               0.000      0.248 r
  core1_inst/psum_mem_instance/U5/ZN (CKND2D0)                     0.086     0.059      0.307 f
  core1_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.307 f
  core1_inst/psum_mem_instance/U23/ZN (NR2D2)                      0.390     0.234      0.541 r
  core1_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.541 r
  core1_inst/psum_mem_instance/U248/ZN (AOI22D0)                   0.105     0.061      0.602 f
  core1_inst/psum_mem_instance/n192 (net)       1        0.001               0.000      0.602 f
  core1_inst/psum_mem_instance/U249/Z (AN4D0)                      0.018     0.057      0.659 f
  core1_inst/psum_mem_instance/n196 (net)       1        0.001               0.000      0.659 f
  core1_inst/psum_mem_instance/U250/ZN (CKND2D0)                   0.028     0.022      0.681 r
  core1_inst/psum_mem_instance/N82 (net)        1        0.001               0.000      0.681 r
  core1_inst/psum_mem_instance/Q_reg_13_/D (DFQD1)                 0.028     0.000      0.681 r
  data arrival time                                                                     0.681

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/Q_reg_13_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.681
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.299


  Startpoint: inst_core1[11]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/Q_reg_12_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core1[11] (in)                                              0.011     0.002      0.202 r
  inst_core1[11] (net)                          4        0.004               0.000      0.202 r
  core1_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_1)                        0.000      0.202 r
  core1_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_1)                  0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/U4/ZN (INVD0)                       0.024     0.018      0.220 f
  core1_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.220 f
  core1_inst/psum_mem_instance/U30/ZN (NR2XD0)                     0.034     0.028      0.248 r
  core1_inst/psum_mem_instance/n3 (net)         2        0.002               0.000      0.248 r
  core1_inst/psum_mem_instance/U5/ZN (CKND2D0)                     0.086     0.059      0.307 f
  core1_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.307 f
  core1_inst/psum_mem_instance/U23/ZN (NR2D2)                      0.390     0.234      0.541 r
  core1_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.541 r
  core1_inst/psum_mem_instance/U468/ZN (AOI22D0)                   0.105     0.061      0.602 f
  core1_inst/psum_mem_instance/n396 (net)       1        0.001               0.000      0.602 f
  core1_inst/psum_mem_instance/U469/Z (AN4D0)                      0.018     0.057      0.659 f
  core1_inst/psum_mem_instance/n400 (net)       1        0.001               0.000      0.659 f
  core1_inst/psum_mem_instance/U470/ZN (CKND2D0)                   0.028     0.022      0.681 r
  core1_inst/psum_mem_instance/N81 (net)        1        0.001               0.000      0.681 r
  core1_inst/psum_mem_instance/Q_reg_12_/D (DFQD1)                 0.028     0.000      0.681 r
  data arrival time                                                                     0.681

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/Q_reg_12_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.681
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.299


  Startpoint: inst_core1[11]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/Q_reg_11_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core1[11] (in)                                              0.011     0.002      0.202 r
  inst_core1[11] (net)                          4        0.004               0.000      0.202 r
  core1_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_1)                        0.000      0.202 r
  core1_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_1)                  0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/U4/ZN (INVD0)                       0.024     0.018      0.220 f
  core1_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.220 f
  core1_inst/psum_mem_instance/U30/ZN (NR2XD0)                     0.034     0.028      0.248 r
  core1_inst/psum_mem_instance/n3 (net)         2        0.002               0.000      0.248 r
  core1_inst/psum_mem_instance/U5/ZN (CKND2D0)                     0.086     0.059      0.307 f
  core1_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.307 f
  core1_inst/psum_mem_instance/U23/ZN (NR2D2)                      0.390     0.234      0.541 r
  core1_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.541 r
  core1_inst/psum_mem_instance/U545/ZN (AOI22D0)                   0.105     0.061      0.602 f
  core1_inst/psum_mem_instance/n466 (net)       1        0.001               0.000      0.602 f
  core1_inst/psum_mem_instance/U546/Z (AN4D0)                      0.018     0.057      0.659 f
  core1_inst/psum_mem_instance/n470 (net)       1        0.001               0.000      0.659 f
  core1_inst/psum_mem_instance/U547/ZN (CKND2D0)                   0.028     0.022      0.681 r
  core1_inst/psum_mem_instance/N80 (net)        1        0.001               0.000      0.681 r
  core1_inst/psum_mem_instance/Q_reg_11_/D (DFQD1)                 0.028     0.000      0.681 r
  data arrival time                                                                     0.681

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/Q_reg_11_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.681
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.299


  Startpoint: inst_core1[11]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/Q_reg_10_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core1[11] (in)                                              0.011     0.002      0.202 r
  inst_core1[11] (net)                          4        0.004               0.000      0.202 r
  core1_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_1)                        0.000      0.202 r
  core1_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_1)                  0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/U4/ZN (INVD0)                       0.024     0.018      0.220 f
  core1_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.220 f
  core1_inst/psum_mem_instance/U30/ZN (NR2XD0)                     0.034     0.028      0.248 r
  core1_inst/psum_mem_instance/n3 (net)         2        0.002               0.000      0.248 r
  core1_inst/psum_mem_instance/U5/ZN (CKND2D0)                     0.086     0.059      0.307 f
  core1_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.307 f
  core1_inst/psum_mem_instance/U23/ZN (NR2D2)                      0.390     0.234      0.541 r
  core1_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.541 r
  core1_inst/psum_mem_instance/U435/ZN (AOI22D0)                   0.105     0.061      0.602 f
  core1_inst/psum_mem_instance/n366 (net)       1        0.001               0.000      0.602 f
  core1_inst/psum_mem_instance/U436/Z (AN4D0)                      0.018     0.057      0.659 f
  core1_inst/psum_mem_instance/n370 (net)       1        0.001               0.000      0.659 f
  core1_inst/psum_mem_instance/U437/ZN (CKND2D0)                   0.028     0.022      0.681 r
  core1_inst/psum_mem_instance/N79 (net)        1        0.001               0.000      0.681 r
  core1_inst/psum_mem_instance/Q_reg_10_/D (DFQD1)                 0.028     0.000      0.681 r
  data arrival time                                                                     0.681

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/Q_reg_10_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.681
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.299


  Startpoint: inst_core1[11]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/Q_reg_9_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core1[11] (in)                                              0.011     0.002      0.202 r
  inst_core1[11] (net)                          4        0.004               0.000      0.202 r
  core1_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_1)                        0.000      0.202 r
  core1_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_1)                  0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/U4/ZN (INVD0)                       0.024     0.018      0.220 f
  core1_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.220 f
  core1_inst/psum_mem_instance/U30/ZN (NR2XD0)                     0.034     0.028      0.248 r
  core1_inst/psum_mem_instance/n3 (net)         2        0.002               0.000      0.248 r
  core1_inst/psum_mem_instance/U5/ZN (CKND2D0)                     0.086     0.059      0.307 f
  core1_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.307 f
  core1_inst/psum_mem_instance/U23/ZN (NR2D2)                      0.390     0.234      0.541 r
  core1_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.541 r
  core1_inst/psum_mem_instance/U292/ZN (AOI22D0)                   0.105     0.061      0.602 f
  core1_inst/psum_mem_instance/n232 (net)       1        0.001               0.000      0.602 f
  core1_inst/psum_mem_instance/U293/Z (AN4D0)                      0.018     0.057      0.659 f
  core1_inst/psum_mem_instance/n236 (net)       1        0.001               0.000      0.659 f
  core1_inst/psum_mem_instance/U294/ZN (CKND2D0)                   0.028     0.022      0.681 r
  core1_inst/psum_mem_instance/N78 (net)        1        0.001               0.000      0.681 r
  core1_inst/psum_mem_instance/Q_reg_9_/D (DFQD1)                  0.028     0.000      0.681 r
  data arrival time                                                                     0.681

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/Q_reg_9_/CP (DFQD1)                           0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.681
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.299


  Startpoint: inst_core1[11]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/Q_reg_8_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core1[11] (in)                                              0.011     0.002      0.202 r
  inst_core1[11] (net)                          4        0.004               0.000      0.202 r
  core1_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_1)                        0.000      0.202 r
  core1_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_1)                  0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/U4/ZN (INVD0)                       0.024     0.018      0.220 f
  core1_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.220 f
  core1_inst/psum_mem_instance/U30/ZN (NR2XD0)                     0.034     0.028      0.248 r
  core1_inst/psum_mem_instance/n3 (net)         2        0.002               0.000      0.248 r
  core1_inst/psum_mem_instance/U5/ZN (CKND2D0)                     0.086     0.059      0.307 f
  core1_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.307 f
  core1_inst/psum_mem_instance/U23/ZN (NR2D2)                      0.390     0.234      0.541 r
  core1_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.541 r
  core1_inst/psum_mem_instance/U116/ZN (AOI22D0)                   0.105     0.061      0.602 f
  core1_inst/psum_mem_instance/n72 (net)        1        0.001               0.000      0.602 f
  core1_inst/psum_mem_instance/U117/Z (AN4D0)                      0.018     0.057      0.659 f
  core1_inst/psum_mem_instance/n76 (net)        1        0.001               0.000      0.659 f
  core1_inst/psum_mem_instance/U118/ZN (CKND2D0)                   0.028     0.022      0.681 r
  core1_inst/psum_mem_instance/N77 (net)        1        0.001               0.000      0.681 r
  core1_inst/psum_mem_instance/Q_reg_8_/D (DFQD1)                  0.028     0.000      0.681 r
  data arrival time                                                                     0.681

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/Q_reg_8_/CP (DFQD1)                           0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.681
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.299


  Startpoint: inst_core1[11]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/Q_reg_7_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core1[11] (in)                                              0.011     0.002      0.202 r
  inst_core1[11] (net)                          4        0.004               0.000      0.202 r
  core1_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_1)                        0.000      0.202 r
  core1_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_1)                  0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/U4/ZN (INVD0)                       0.024     0.018      0.220 f
  core1_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.220 f
  core1_inst/psum_mem_instance/U30/ZN (NR2XD0)                     0.034     0.028      0.248 r
  core1_inst/psum_mem_instance/n3 (net)         2        0.002               0.000      0.248 r
  core1_inst/psum_mem_instance/U5/ZN (CKND2D0)                     0.086     0.059      0.307 f
  core1_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.307 f
  core1_inst/psum_mem_instance/U23/ZN (NR2D2)                      0.390     0.234      0.541 r
  core1_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.541 r
  core1_inst/psum_mem_instance/U457/ZN (AOI22D0)                   0.105     0.061      0.602 f
  core1_inst/psum_mem_instance/n386 (net)       1        0.001               0.000      0.602 f
  core1_inst/psum_mem_instance/U458/Z (AN4D0)                      0.018     0.057      0.659 f
  core1_inst/psum_mem_instance/n390 (net)       1        0.001               0.000      0.659 f
  core1_inst/psum_mem_instance/U459/ZN (CKND2D0)                   0.028     0.022      0.681 r
  core1_inst/psum_mem_instance/N76 (net)        1        0.001               0.000      0.681 r
  core1_inst/psum_mem_instance/Q_reg_7_/D (DFQD1)                  0.028     0.000      0.681 r
  data arrival time                                                                     0.681

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/Q_reg_7_/CP (DFQD1)                           0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.681
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.299


  Startpoint: inst_core1[11]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/Q_reg_6_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core1[11] (in)                                              0.011     0.002      0.202 r
  inst_core1[11] (net)                          4        0.004               0.000      0.202 r
  core1_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_1)                        0.000      0.202 r
  core1_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_1)                  0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/U4/ZN (INVD0)                       0.024     0.018      0.220 f
  core1_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.220 f
  core1_inst/psum_mem_instance/U30/ZN (NR2XD0)                     0.034     0.028      0.248 r
  core1_inst/psum_mem_instance/n3 (net)         2        0.002               0.000      0.248 r
  core1_inst/psum_mem_instance/U5/ZN (CKND2D0)                     0.086     0.059      0.307 f
  core1_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.307 f
  core1_inst/psum_mem_instance/U23/ZN (NR2D2)                      0.390     0.234      0.541 r
  core1_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.541 r
  core1_inst/psum_mem_instance/U336/ZN (AOI22D0)                   0.105     0.061      0.602 f
  core1_inst/psum_mem_instance/n276 (net)       1        0.001               0.000      0.602 f
  core1_inst/psum_mem_instance/U337/Z (AN4D0)                      0.018     0.057      0.659 f
  core1_inst/psum_mem_instance/n280 (net)       1        0.001               0.000      0.659 f
  core1_inst/psum_mem_instance/U338/ZN (CKND2D0)                   0.028     0.022      0.681 r
  core1_inst/psum_mem_instance/N75 (net)        1        0.001               0.000      0.681 r
  core1_inst/psum_mem_instance/Q_reg_6_/D (DFQD1)                  0.028     0.000      0.681 r
  data arrival time                                                                     0.681

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/Q_reg_6_/CP (DFQD1)                           0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.681
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.299


  Startpoint: inst_core1[11]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/Q_reg_5_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core1[11] (in)                                              0.011     0.002      0.202 r
  inst_core1[11] (net)                          4        0.004               0.000      0.202 r
  core1_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_1)                        0.000      0.202 r
  core1_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_1)                  0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/U4/ZN (INVD0)                       0.024     0.018      0.220 f
  core1_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.220 f
  core1_inst/psum_mem_instance/U30/ZN (NR2XD0)                     0.034     0.028      0.248 r
  core1_inst/psum_mem_instance/n3 (net)         2        0.002               0.000      0.248 r
  core1_inst/psum_mem_instance/U5/ZN (CKND2D0)                     0.086     0.059      0.307 f
  core1_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.307 f
  core1_inst/psum_mem_instance/U23/ZN (NR2D2)                      0.390     0.234      0.541 r
  core1_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.541 r
  core1_inst/psum_mem_instance/U127/ZN (AOI22D0)                   0.105     0.061      0.602 f
  core1_inst/psum_mem_instance/n82 (net)        1        0.001               0.000      0.602 f
  core1_inst/psum_mem_instance/U128/Z (AN4D0)                      0.018     0.057      0.659 f
  core1_inst/psum_mem_instance/n86 (net)        1        0.001               0.000      0.659 f
  core1_inst/psum_mem_instance/U129/ZN (CKND2D0)                   0.028     0.022      0.681 r
  core1_inst/psum_mem_instance/N74 (net)        1        0.001               0.000      0.681 r
  core1_inst/psum_mem_instance/Q_reg_5_/D (DFQD1)                  0.028     0.000      0.681 r
  data arrival time                                                                     0.681

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/Q_reg_5_/CP (DFQD1)                           0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.681
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.299


  Startpoint: inst_core1[11]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/Q_reg_4_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core1[11] (in)                                              0.011     0.002      0.202 r
  inst_core1[11] (net)                          4        0.004               0.000      0.202 r
  core1_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_1)                        0.000      0.202 r
  core1_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_1)                  0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/U4/ZN (INVD0)                       0.024     0.018      0.220 f
  core1_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.220 f
  core1_inst/psum_mem_instance/U30/ZN (NR2XD0)                     0.034     0.028      0.248 r
  core1_inst/psum_mem_instance/n3 (net)         2        0.002               0.000      0.248 r
  core1_inst/psum_mem_instance/U5/ZN (CKND2D0)                     0.086     0.059      0.307 f
  core1_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.307 f
  core1_inst/psum_mem_instance/U23/ZN (NR2D2)                      0.390     0.234      0.541 r
  core1_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.541 r
  core1_inst/psum_mem_instance/U358/ZN (AOI22D0)                   0.105     0.061      0.602 f
  core1_inst/psum_mem_instance/n296 (net)       1        0.001               0.000      0.602 f
  core1_inst/psum_mem_instance/U359/Z (AN4D0)                      0.018     0.057      0.659 f
  core1_inst/psum_mem_instance/n300 (net)       1        0.001               0.000      0.659 f
  core1_inst/psum_mem_instance/U360/ZN (CKND2D0)                   0.028     0.022      0.681 r
  core1_inst/psum_mem_instance/N73 (net)        1        0.001               0.000      0.681 r
  core1_inst/psum_mem_instance/Q_reg_4_/D (DFQD1)                  0.028     0.000      0.681 r
  data arrival time                                                                     0.681

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/Q_reg_4_/CP (DFQD1)                           0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.681
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.299


  Startpoint: inst_core1[11]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/Q_reg_3_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core1[11] (in)                                              0.011     0.002      0.202 r
  inst_core1[11] (net)                          4        0.004               0.000      0.202 r
  core1_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_1)                        0.000      0.202 r
  core1_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_1)                  0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/U4/ZN (INVD0)                       0.024     0.018      0.220 f
  core1_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.220 f
  core1_inst/psum_mem_instance/U30/ZN (NR2XD0)                     0.034     0.028      0.248 r
  core1_inst/psum_mem_instance/n3 (net)         2        0.002               0.000      0.248 r
  core1_inst/psum_mem_instance/U5/ZN (CKND2D0)                     0.086     0.059      0.307 f
  core1_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.307 f
  core1_inst/psum_mem_instance/U23/ZN (NR2D2)                      0.390     0.234      0.541 r
  core1_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.541 r
  core1_inst/psum_mem_instance/U83/ZN (AOI22D0)                    0.105     0.061      0.602 f
  core1_inst/psum_mem_instance/n42 (net)        1        0.001               0.000      0.602 f
  core1_inst/psum_mem_instance/U84/Z (AN4D0)                       0.018     0.057      0.659 f
  core1_inst/psum_mem_instance/n46 (net)        1        0.001               0.000      0.659 f
  core1_inst/psum_mem_instance/U85/ZN (CKND2D0)                    0.028     0.022      0.681 r
  core1_inst/psum_mem_instance/N72 (net)        1        0.001               0.000      0.681 r
  core1_inst/psum_mem_instance/Q_reg_3_/D (DFQD1)                  0.028     0.000      0.681 r
  data arrival time                                                                     0.681

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/Q_reg_3_/CP (DFQD1)                           0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.681
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.299


  Startpoint: inst_core1[11]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/Q_reg_2_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core1[11] (in)                                              0.011     0.002      0.202 r
  inst_core1[11] (net)                          4        0.004               0.000      0.202 r
  core1_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_1)                        0.000      0.202 r
  core1_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_1)                  0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/U4/ZN (INVD0)                       0.024     0.018      0.220 f
  core1_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.220 f
  core1_inst/psum_mem_instance/U30/ZN (NR2XD0)                     0.034     0.028      0.248 r
  core1_inst/psum_mem_instance/n3 (net)         2        0.002               0.000      0.248 r
  core1_inst/psum_mem_instance/U5/ZN (CKND2D0)                     0.086     0.059      0.307 f
  core1_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.307 f
  core1_inst/psum_mem_instance/U23/ZN (NR2D2)                      0.390     0.234      0.541 r
  core1_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.541 r
  core1_inst/psum_mem_instance/U72/ZN (AOI22D0)                    0.105     0.061      0.602 f
  core1_inst/psum_mem_instance/n32 (net)        1        0.001               0.000      0.602 f
  core1_inst/psum_mem_instance/U73/Z (AN4D0)                       0.018     0.057      0.659 f
  core1_inst/psum_mem_instance/n36 (net)        1        0.001               0.000      0.659 f
  core1_inst/psum_mem_instance/U74/ZN (CKND2D0)                    0.028     0.022      0.681 r
  core1_inst/psum_mem_instance/N71 (net)        1        0.001               0.000      0.681 r
  core1_inst/psum_mem_instance/Q_reg_2_/D (DFQD1)                  0.028     0.000      0.681 r
  data arrival time                                                                     0.681

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/Q_reg_2_/CP (DFQD1)                           0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.681
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.299


  Startpoint: inst_core1[11]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/Q_reg_1_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core1[11] (in)                                              0.011     0.002      0.202 r
  inst_core1[11] (net)                          4        0.004               0.000      0.202 r
  core1_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_1)                        0.000      0.202 r
  core1_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_1)                  0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/U4/ZN (INVD0)                       0.024     0.018      0.220 f
  core1_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.220 f
  core1_inst/psum_mem_instance/U30/ZN (NR2XD0)                     0.034     0.028      0.248 r
  core1_inst/psum_mem_instance/n3 (net)         2        0.002               0.000      0.248 r
  core1_inst/psum_mem_instance/U5/ZN (CKND2D0)                     0.086     0.059      0.307 f
  core1_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.307 f
  core1_inst/psum_mem_instance/U23/ZN (NR2D2)                      0.390     0.234      0.541 r
  core1_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.541 r
  core1_inst/psum_mem_instance/U105/ZN (AOI22D0)                   0.105     0.061      0.602 f
  core1_inst/psum_mem_instance/n62 (net)        1        0.001               0.000      0.602 f
  core1_inst/psum_mem_instance/U106/Z (AN4D0)                      0.018     0.057      0.659 f
  core1_inst/psum_mem_instance/n66 (net)        1        0.001               0.000      0.659 f
  core1_inst/psum_mem_instance/U107/ZN (CKND2D0)                   0.028     0.022      0.681 r
  core1_inst/psum_mem_instance/N70 (net)        1        0.001               0.000      0.681 r
  core1_inst/psum_mem_instance/Q_reg_1_/D (DFQD1)                  0.028     0.000      0.681 r
  data arrival time                                                                     0.681

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/Q_reg_1_/CP (DFQD1)                           0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.681
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.299


  Startpoint: inst_core1[11]
              (input port clocked by clk1)
  Endpoint: core1_inst/psum_mem_instance/Q_reg_0_
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_1 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_1 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk1 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core1[11] (in)                                              0.011     0.002      0.202 r
  inst_core1[11] (net)                          4        0.004               0.000      0.202 r
  core1_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_1)                        0.000      0.202 r
  core1_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_1)                  0.000      0.202 r
  core1_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core1_inst/psum_mem_instance/U4/ZN (INVD0)                       0.024     0.018      0.220 f
  core1_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.220 f
  core1_inst/psum_mem_instance/U30/ZN (NR2XD0)                     0.034     0.028      0.248 r
  core1_inst/psum_mem_instance/n3 (net)         2        0.002               0.000      0.248 r
  core1_inst/psum_mem_instance/U5/ZN (CKND2D0)                     0.086     0.059      0.307 f
  core1_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.307 f
  core1_inst/psum_mem_instance/U23/ZN (NR2D2)                      0.390     0.234      0.541 r
  core1_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.541 r
  core1_inst/psum_mem_instance/U94/ZN (AOI22D0)                    0.105     0.061      0.602 f
  core1_inst/psum_mem_instance/n52 (net)        1        0.001               0.000      0.602 f
  core1_inst/psum_mem_instance/U95/Z (AN4D0)                       0.018     0.057      0.659 f
  core1_inst/psum_mem_instance/n56 (net)        1        0.001               0.000      0.659 f
  core1_inst/psum_mem_instance/U96/ZN (CKND2D0)                    0.028     0.022      0.681 r
  core1_inst/psum_mem_instance/N69 (net)        1        0.001               0.000      0.681 r
  core1_inst/psum_mem_instance/Q_reg_0_/D (DFQD1)                  0.028     0.000      0.681 r
  data arrival time                                                                     0.681

  clock clk1 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core1_inst/psum_mem_instance/Q_reg_0_/CP (DFQD1)                           0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.681
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.299


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/Q_reg_87_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U4/ZN (INVD0)                       0.027     0.020      0.221 f
  core2_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.221 f
  core2_inst/psum_mem_instance/U31/ZN (NR2XD0)                     0.034     0.029      0.250 r
  core2_inst/psum_mem_instance/n4 (net)         2        0.002               0.000      0.250 r
  core2_inst/psum_mem_instance/U6/ZN (CKND2D0)                     0.086     0.059      0.309 f
  core2_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.309 f
  core2_inst/psum_mem_instance/U22/ZN (NR2D2)                      0.390     0.234      0.543 r
  core2_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.543 r
  core2_inst/psum_mem_instance/U668/ZN (AOI22D0)                   0.105     0.061      0.604 f
  core2_inst/psum_mem_instance/n506 (net)       1        0.001               0.000      0.604 f
  core2_inst/psum_mem_instance/U190/Z (AN4D0)                      0.018     0.057      0.661 f
  core2_inst/psum_mem_instance/n510 (net)       1        0.001               0.000      0.661 f
  core2_inst/psum_mem_instance/U669/ZN (CKND2D0)                   0.028     0.022      0.683 r
  core2_inst/psum_mem_instance/N156 (net)       1        0.001               0.000      0.683 r
  core2_inst/psum_mem_instance/Q_reg_87_/D (DFQD1)                 0.028     0.000      0.683 r
  data arrival time                                                                     0.683

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/Q_reg_87_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.683
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.297


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/Q_reg_86_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U4/ZN (INVD0)                       0.027     0.020      0.221 f
  core2_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.221 f
  core2_inst/psum_mem_instance/U31/ZN (NR2XD0)                     0.034     0.029      0.250 r
  core2_inst/psum_mem_instance/n4 (net)         2        0.002               0.000      0.250 r
  core2_inst/psum_mem_instance/U6/ZN (CKND2D0)                     0.086     0.059      0.309 f
  core2_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.309 f
  core2_inst/psum_mem_instance/U22/ZN (NR2D2)                      0.390     0.234      0.543 r
  core2_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.543 r
  core2_inst/psum_mem_instance/U659/ZN (AOI22D0)                   0.105     0.061      0.604 f
  core2_inst/psum_mem_instance/n496 (net)       1        0.001               0.000      0.604 f
  core2_inst/psum_mem_instance/U188/Z (AN4D0)                      0.018     0.057      0.661 f
  core2_inst/psum_mem_instance/n500 (net)       1        0.001               0.000      0.661 f
  core2_inst/psum_mem_instance/U660/ZN (CKND2D0)                   0.028     0.022      0.683 r
  core2_inst/psum_mem_instance/N155 (net)       1        0.001               0.000      0.683 r
  core2_inst/psum_mem_instance/Q_reg_86_/D (DFQD1)                 0.028     0.000      0.683 r
  data arrival time                                                                     0.683

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/Q_reg_86_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.683
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.297


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/Q_reg_85_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U4/ZN (INVD0)                       0.027     0.020      0.221 f
  core2_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.221 f
  core2_inst/psum_mem_instance/U31/ZN (NR2XD0)                     0.034     0.029      0.250 r
  core2_inst/psum_mem_instance/n4 (net)         2        0.002               0.000      0.250 r
  core2_inst/psum_mem_instance/U6/ZN (CKND2D0)                     0.086     0.059      0.309 f
  core2_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.309 f
  core2_inst/psum_mem_instance/U22/ZN (NR2D2)                      0.390     0.234      0.543 r
  core2_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.543 r
  core2_inst/psum_mem_instance/U740/ZN (AOI22D0)                   0.105     0.061      0.604 f
  core2_inst/psum_mem_instance/n586 (net)       1        0.001               0.000      0.604 f
  core2_inst/psum_mem_instance/U186/Z (AN4D0)                      0.018     0.057      0.661 f
  core2_inst/psum_mem_instance/n590 (net)       1        0.001               0.000      0.661 f
  core2_inst/psum_mem_instance/U741/ZN (CKND2D0)                   0.028     0.022      0.683 r
  core2_inst/psum_mem_instance/N154 (net)       1        0.001               0.000      0.683 r
  core2_inst/psum_mem_instance/Q_reg_85_/D (DFQD1)                 0.028     0.000      0.683 r
  data arrival time                                                                     0.683

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/Q_reg_85_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.683
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.297


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/Q_reg_84_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U4/ZN (INVD0)                       0.027     0.020      0.221 f
  core2_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.221 f
  core2_inst/psum_mem_instance/U31/ZN (NR2XD0)                     0.034     0.029      0.250 r
  core2_inst/psum_mem_instance/n4 (net)         2        0.002               0.000      0.250 r
  core2_inst/psum_mem_instance/U6/ZN (CKND2D0)                     0.086     0.059      0.309 f
  core2_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.309 f
  core2_inst/psum_mem_instance/U22/ZN (NR2D2)                      0.390     0.234      0.543 r
  core2_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.543 r
  core2_inst/psum_mem_instance/U731/ZN (AOI22D0)                   0.105     0.061      0.604 f
  core2_inst/psum_mem_instance/n576 (net)       1        0.001               0.000      0.604 f
  core2_inst/psum_mem_instance/U184/Z (AN4D0)                      0.018     0.057      0.661 f
  core2_inst/psum_mem_instance/n580 (net)       1        0.001               0.000      0.661 f
  core2_inst/psum_mem_instance/U732/ZN (CKND2D0)                   0.028     0.022      0.683 r
  core2_inst/psum_mem_instance/N153 (net)       1        0.001               0.000      0.683 r
  core2_inst/psum_mem_instance/Q_reg_84_/D (DFQD1)                 0.028     0.000      0.683 r
  data arrival time                                                                     0.683

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/Q_reg_84_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.683
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.297


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/Q_reg_83_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U4/ZN (INVD0)                       0.027     0.020      0.221 f
  core2_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.221 f
  core2_inst/psum_mem_instance/U31/ZN (NR2XD0)                     0.034     0.029      0.250 r
  core2_inst/psum_mem_instance/n4 (net)         2        0.002               0.000      0.250 r
  core2_inst/psum_mem_instance/U6/ZN (CKND2D0)                     0.086     0.059      0.309 f
  core2_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.309 f
  core2_inst/psum_mem_instance/U22/ZN (NR2D2)                      0.390     0.234      0.543 r
  core2_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.543 r
  core2_inst/psum_mem_instance/U722/ZN (AOI22D0)                   0.105     0.061      0.604 f
  core2_inst/psum_mem_instance/n566 (net)       1        0.001               0.000      0.604 f
  core2_inst/psum_mem_instance/U182/Z (AN4D0)                      0.018     0.057      0.661 f
  core2_inst/psum_mem_instance/n570 (net)       1        0.001               0.000      0.661 f
  core2_inst/psum_mem_instance/U723/ZN (CKND2D0)                   0.028     0.022      0.683 r
  core2_inst/psum_mem_instance/N152 (net)       1        0.001               0.000      0.683 r
  core2_inst/psum_mem_instance/Q_reg_83_/D (DFQD1)                 0.028     0.000      0.683 r
  data arrival time                                                                     0.683

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/Q_reg_83_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.683
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.297


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/Q_reg_82_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U4/ZN (INVD0)                       0.027     0.020      0.221 f
  core2_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.221 f
  core2_inst/psum_mem_instance/U31/ZN (NR2XD0)                     0.034     0.029      0.250 r
  core2_inst/psum_mem_instance/n4 (net)         2        0.002               0.000      0.250 r
  core2_inst/psum_mem_instance/U6/ZN (CKND2D0)                     0.086     0.059      0.309 f
  core2_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.309 f
  core2_inst/psum_mem_instance/U22/ZN (NR2D2)                      0.390     0.234      0.543 r
  core2_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.543 r
  core2_inst/psum_mem_instance/U713/ZN (AOI22D0)                   0.105     0.061      0.604 f
  core2_inst/psum_mem_instance/n556 (net)       1        0.001               0.000      0.604 f
  core2_inst/psum_mem_instance/U180/Z (AN4D0)                      0.018     0.057      0.661 f
  core2_inst/psum_mem_instance/n560 (net)       1        0.001               0.000      0.661 f
  core2_inst/psum_mem_instance/U714/ZN (CKND2D0)                   0.028     0.022      0.683 r
  core2_inst/psum_mem_instance/N151 (net)       1        0.001               0.000      0.683 r
  core2_inst/psum_mem_instance/Q_reg_82_/D (DFQD1)                 0.028     0.000      0.683 r
  data arrival time                                                                     0.683

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/Q_reg_82_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.683
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.297


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/Q_reg_81_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U4/ZN (INVD0)                       0.027     0.020      0.221 f
  core2_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.221 f
  core2_inst/psum_mem_instance/U31/ZN (NR2XD0)                     0.034     0.029      0.250 r
  core2_inst/psum_mem_instance/n4 (net)         2        0.002               0.000      0.250 r
  core2_inst/psum_mem_instance/U6/ZN (CKND2D0)                     0.086     0.059      0.309 f
  core2_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.309 f
  core2_inst/psum_mem_instance/U22/ZN (NR2D2)                      0.390     0.234      0.543 r
  core2_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.543 r
  core2_inst/psum_mem_instance/U902/ZN (AOI22D0)                   0.105     0.061      0.604 f
  core2_inst/psum_mem_instance/n770 (net)       1        0.001               0.000      0.604 f
  core2_inst/psum_mem_instance/U179/Z (AN4D0)                      0.018     0.057      0.661 f
  core2_inst/psum_mem_instance/n774 (net)       1        0.001               0.000      0.661 f
  core2_inst/psum_mem_instance/U903/ZN (CKND2D0)                   0.028     0.022      0.683 r
  core2_inst/psum_mem_instance/N150 (net)       1        0.001               0.000      0.683 r
  core2_inst/psum_mem_instance/Q_reg_81_/D (DFQD1)                 0.028     0.000      0.683 r
  data arrival time                                                                     0.683

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/Q_reg_81_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.683
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.297


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/Q_reg_80_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U4/ZN (INVD0)                       0.027     0.020      0.221 f
  core2_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.221 f
  core2_inst/psum_mem_instance/U31/ZN (NR2XD0)                     0.034     0.029      0.250 r
  core2_inst/psum_mem_instance/n4 (net)         2        0.002               0.000      0.250 r
  core2_inst/psum_mem_instance/U6/ZN (CKND2D0)                     0.086     0.059      0.309 f
  core2_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.309 f
  core2_inst/psum_mem_instance/U22/ZN (NR2D2)                      0.390     0.234      0.543 r
  core2_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.543 r
  core2_inst/psum_mem_instance/U911/ZN (AOI22D0)                   0.105     0.061      0.604 f
  core2_inst/psum_mem_instance/n780 (net)       1        0.001               0.000      0.604 f
  core2_inst/psum_mem_instance/U177/Z (AN4D0)                      0.018     0.057      0.661 f
  core2_inst/psum_mem_instance/n784 (net)       1        0.001               0.000      0.661 f
  core2_inst/psum_mem_instance/U912/ZN (CKND2D0)                   0.028     0.022      0.683 r
  core2_inst/psum_mem_instance/N149 (net)       1        0.001               0.000      0.683 r
  core2_inst/psum_mem_instance/Q_reg_80_/D (DFQD1)                 0.028     0.000      0.683 r
  data arrival time                                                                     0.683

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/Q_reg_80_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.683
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.297


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/Q_reg_79_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U4/ZN (INVD0)                       0.027     0.020      0.221 f
  core2_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.221 f
  core2_inst/psum_mem_instance/U31/ZN (NR2XD0)                     0.034     0.029      0.250 r
  core2_inst/psum_mem_instance/n4 (net)         2        0.002               0.000      0.250 r
  core2_inst/psum_mem_instance/U6/ZN (CKND2D0)                     0.086     0.059      0.309 f
  core2_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.309 f
  core2_inst/psum_mem_instance/U22/ZN (NR2D2)                      0.390     0.234      0.543 r
  core2_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.543 r
  core2_inst/psum_mem_instance/U920/ZN (AOI22D0)                   0.105     0.061      0.604 f
  core2_inst/psum_mem_instance/n790 (net)       1        0.001               0.000      0.604 f
  core2_inst/psum_mem_instance/U175/Z (AN4D0)                      0.018     0.057      0.661 f
  core2_inst/psum_mem_instance/n794 (net)       1        0.001               0.000      0.661 f
  core2_inst/psum_mem_instance/U921/ZN (CKND2D0)                   0.028     0.022      0.683 r
  core2_inst/psum_mem_instance/N148 (net)       1        0.001               0.000      0.683 r
  core2_inst/psum_mem_instance/Q_reg_79_/D (DFQD1)                 0.028     0.000      0.683 r
  data arrival time                                                                     0.683

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/Q_reg_79_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.683
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.297


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/Q_reg_78_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U4/ZN (INVD0)                       0.027     0.020      0.221 f
  core2_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.221 f
  core2_inst/psum_mem_instance/U31/ZN (NR2XD0)                     0.034     0.029      0.250 r
  core2_inst/psum_mem_instance/n4 (net)         2        0.002               0.000      0.250 r
  core2_inst/psum_mem_instance/U6/ZN (CKND2D0)                     0.086     0.059      0.309 f
  core2_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.309 f
  core2_inst/psum_mem_instance/U22/ZN (NR2D2)                      0.390     0.234      0.543 r
  core2_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.543 r
  core2_inst/psum_mem_instance/U217/ZN (AOI22D0)                   0.105     0.061      0.604 f
  core2_inst/psum_mem_instance/n22 (net)        1        0.001               0.000      0.604 f
  core2_inst/psum_mem_instance/U218/Z (AN4D0)                      0.018     0.057      0.661 f
  core2_inst/psum_mem_instance/n26 (net)        1        0.001               0.000      0.661 f
  core2_inst/psum_mem_instance/U219/ZN (CKND2D0)                   0.028     0.022      0.683 r
  core2_inst/psum_mem_instance/N147 (net)       1        0.001               0.000      0.683 r
  core2_inst/psum_mem_instance/Q_reg_78_/D (DFQD1)                 0.028     0.000      0.683 r
  data arrival time                                                                     0.683

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/Q_reg_78_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.683
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.297


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/Q_reg_77_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U4/ZN (INVD0)                       0.027     0.020      0.221 f
  core2_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.221 f
  core2_inst/psum_mem_instance/U31/ZN (NR2XD0)                     0.034     0.029      0.250 r
  core2_inst/psum_mem_instance/n4 (net)         2        0.002               0.000      0.250 r
  core2_inst/psum_mem_instance/U6/ZN (CKND2D0)                     0.086     0.059      0.309 f
  core2_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.309 f
  core2_inst/psum_mem_instance/U22/ZN (NR2D2)                      0.390     0.234      0.543 r
  core2_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.543 r
  core2_inst/psum_mem_instance/U497/ZN (AOI22D0)                   0.105     0.061      0.604 f
  core2_inst/psum_mem_instance/n316 (net)       1        0.001               0.000      0.604 f
  core2_inst/psum_mem_instance/U172/Z (AN4D0)                      0.018     0.057      0.661 f
  core2_inst/psum_mem_instance/n320 (net)       1        0.001               0.000      0.661 f
  core2_inst/psum_mem_instance/U498/ZN (CKND2D0)                   0.028     0.022      0.683 r
  core2_inst/psum_mem_instance/N146 (net)       1        0.001               0.000      0.683 r
  core2_inst/psum_mem_instance/Q_reg_77_/D (DFQD1)                 0.028     0.000      0.683 r
  data arrival time                                                                     0.683

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/Q_reg_77_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.683
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.297


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/Q_reg_76_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U4/ZN (INVD0)                       0.027     0.020      0.221 f
  core2_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.221 f
  core2_inst/psum_mem_instance/U31/ZN (NR2XD0)                     0.034     0.029      0.250 r
  core2_inst/psum_mem_instance/n4 (net)         2        0.002               0.000      0.250 r
  core2_inst/psum_mem_instance/U6/ZN (CKND2D0)                     0.086     0.059      0.309 f
  core2_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.309 f
  core2_inst/psum_mem_instance/U22/ZN (NR2D2)                      0.390     0.234      0.543 r
  core2_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.543 r
  core2_inst/psum_mem_instance/U317/ZN (AOI22D0)                   0.105     0.061      0.604 f
  core2_inst/psum_mem_instance/n122 (net)       1        0.001               0.000      0.604 f
  core2_inst/psum_mem_instance/U318/Z (AN4D0)                      0.018     0.057      0.661 f
  core2_inst/psum_mem_instance/n126 (net)       1        0.001               0.000      0.661 f
  core2_inst/psum_mem_instance/U319/ZN (CKND2D0)                   0.028     0.022      0.683 r
  core2_inst/psum_mem_instance/N145 (net)       1        0.001               0.000      0.683 r
  core2_inst/psum_mem_instance/Q_reg_76_/D (DFQD1)                 0.028     0.000      0.683 r
  data arrival time                                                                     0.683

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/Q_reg_76_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.683
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.297


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/Q_reg_75_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U4/ZN (INVD0)                       0.027     0.020      0.221 f
  core2_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.221 f
  core2_inst/psum_mem_instance/U31/ZN (NR2XD0)                     0.034     0.029      0.250 r
  core2_inst/psum_mem_instance/n4 (net)         2        0.002               0.000      0.250 r
  core2_inst/psum_mem_instance/U6/ZN (CKND2D0)                     0.086     0.059      0.309 f
  core2_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.309 f
  core2_inst/psum_mem_instance/U22/ZN (NR2D2)                      0.390     0.234      0.543 r
  core2_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.543 r
  core2_inst/psum_mem_instance/U695/ZN (AOI22D0)                   0.105     0.061      0.604 f
  core2_inst/psum_mem_instance/n536 (net)       1        0.001               0.000      0.604 f
  core2_inst/psum_mem_instance/U169/Z (AN4D0)                      0.018     0.057      0.661 f
  core2_inst/psum_mem_instance/n540 (net)       1        0.001               0.000      0.661 f
  core2_inst/psum_mem_instance/U696/ZN (CKND2D0)                   0.028     0.022      0.683 r
  core2_inst/psum_mem_instance/N144 (net)       1        0.001               0.000      0.683 r
  core2_inst/psum_mem_instance/Q_reg_75_/D (DFQD1)                 0.028     0.000      0.683 r
  data arrival time                                                                     0.683

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/Q_reg_75_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.683
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.297


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/Q_reg_74_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U4/ZN (INVD0)                       0.027     0.020      0.221 f
  core2_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.221 f
  core2_inst/psum_mem_instance/U31/ZN (NR2XD0)                     0.034     0.029      0.250 r
  core2_inst/psum_mem_instance/n4 (net)         2        0.002               0.000      0.250 r
  core2_inst/psum_mem_instance/U6/ZN (CKND2D0)                     0.086     0.059      0.309 f
  core2_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.309 f
  core2_inst/psum_mem_instance/U22/ZN (NR2D2)                      0.390     0.234      0.543 r
  core2_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.543 r
  core2_inst/psum_mem_instance/U287/ZN (AOI22D0)                   0.105     0.061      0.604 f
  core2_inst/psum_mem_instance/n92 (net)        1        0.001               0.000      0.604 f
  core2_inst/psum_mem_instance/U288/Z (AN4D0)                      0.018     0.057      0.661 f
  core2_inst/psum_mem_instance/n96 (net)        1        0.001               0.000      0.661 f
  core2_inst/psum_mem_instance/U289/ZN (CKND2D0)                   0.028     0.022      0.683 r
  core2_inst/psum_mem_instance/N143 (net)       1        0.001               0.000      0.683 r
  core2_inst/psum_mem_instance/Q_reg_74_/D (DFQD1)                 0.028     0.000      0.683 r
  data arrival time                                                                     0.683

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/Q_reg_74_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.683
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.297


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/Q_reg_73_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U4/ZN (INVD0)                       0.027     0.020      0.221 f
  core2_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.221 f
  core2_inst/psum_mem_instance/U31/ZN (NR2XD0)                     0.034     0.029      0.250 r
  core2_inst/psum_mem_instance/n4 (net)         2        0.002               0.000      0.250 r
  core2_inst/psum_mem_instance/U6/ZN (CKND2D0)                     0.086     0.059      0.309 f
  core2_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.309 f
  core2_inst/psum_mem_instance/U22/ZN (NR2D2)                      0.390     0.234      0.543 r
  core2_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.543 r
  core2_inst/psum_mem_instance/U803/ZN (AOI22D0)                   0.105     0.061      0.604 f
  core2_inst/psum_mem_instance/n658 (net)       1        0.001               0.000      0.604 f
  core2_inst/psum_mem_instance/U166/Z (AN4D0)                      0.018     0.057      0.661 f
  core2_inst/psum_mem_instance/n662 (net)       1        0.001               0.000      0.661 f
  core2_inst/psum_mem_instance/U804/ZN (CKND2D0)                   0.028     0.022      0.683 r
  core2_inst/psum_mem_instance/N142 (net)       1        0.001               0.000      0.683 r
  core2_inst/psum_mem_instance/Q_reg_73_/D (DFQD1)                 0.028     0.000      0.683 r
  data arrival time                                                                     0.683

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/Q_reg_73_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.683
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.297


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/Q_reg_72_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U4/ZN (INVD0)                       0.027     0.020      0.221 f
  core2_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.221 f
  core2_inst/psum_mem_instance/U31/ZN (NR2XD0)                     0.034     0.029      0.250 r
  core2_inst/psum_mem_instance/n4 (net)         2        0.002               0.000      0.250 r
  core2_inst/psum_mem_instance/U6/ZN (CKND2D0)                     0.086     0.059      0.309 f
  core2_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.309 f
  core2_inst/psum_mem_instance/U22/ZN (NR2D2)                      0.390     0.234      0.543 r
  core2_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.543 r
  core2_inst/psum_mem_instance/U307/ZN (AOI22D0)                   0.105     0.061      0.604 f
  core2_inst/psum_mem_instance/n112 (net)       1        0.001               0.000      0.604 f
  core2_inst/psum_mem_instance/U308/Z (AN4D0)                      0.018     0.057      0.661 f
  core2_inst/psum_mem_instance/n116 (net)       1        0.001               0.000      0.661 f
  core2_inst/psum_mem_instance/U309/ZN (CKND2D0)                   0.028     0.022      0.683 r
  core2_inst/psum_mem_instance/N141 (net)       1        0.001               0.000      0.683 r
  core2_inst/psum_mem_instance/Q_reg_72_/D (DFQD1)                 0.028     0.000      0.683 r
  data arrival time                                                                     0.683

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/Q_reg_72_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.683
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.297


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/Q_reg_71_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U4/ZN (INVD0)                       0.027     0.020      0.221 f
  core2_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.221 f
  core2_inst/psum_mem_instance/U31/ZN (NR2XD0)                     0.034     0.029      0.250 r
  core2_inst/psum_mem_instance/n4 (net)         2        0.002               0.000      0.250 r
  core2_inst/psum_mem_instance/U6/ZN (CKND2D0)                     0.086     0.059      0.309 f
  core2_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.309 f
  core2_inst/psum_mem_instance/U22/ZN (NR2D2)                      0.390     0.234      0.543 r
  core2_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.543 r
  core2_inst/psum_mem_instance/U407/ZN (AOI22D0)                   0.105     0.061      0.604 f
  core2_inst/psum_mem_instance/n212 (net)       1        0.001               0.000      0.604 f
  core2_inst/psum_mem_instance/U164/Z (AN4D0)                      0.018     0.057      0.661 f
  core2_inst/psum_mem_instance/n216 (net)       1        0.001               0.000      0.661 f
  core2_inst/psum_mem_instance/U408/ZN (CKND2D0)                   0.028     0.022      0.683 r
  core2_inst/psum_mem_instance/N140 (net)       1        0.001               0.000      0.683 r
  core2_inst/psum_mem_instance/Q_reg_71_/D (DFQD1)                 0.028     0.000      0.683 r
  data arrival time                                                                     0.683

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/Q_reg_71_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.683
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.297


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/Q_reg_70_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U4/ZN (INVD0)                       0.027     0.020      0.221 f
  core2_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.221 f
  core2_inst/psum_mem_instance/U31/ZN (NR2XD0)                     0.034     0.029      0.250 r
  core2_inst/psum_mem_instance/n4 (net)         2        0.002               0.000      0.250 r
  core2_inst/psum_mem_instance/U6/ZN (CKND2D0)                     0.086     0.059      0.309 f
  core2_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.309 f
  core2_inst/psum_mem_instance/U22/ZN (NR2D2)                      0.390     0.234      0.543 r
  core2_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.543 r
  core2_inst/psum_mem_instance/U297/ZN (AOI22D0)                   0.105     0.061      0.604 f
  core2_inst/psum_mem_instance/n102 (net)       1        0.001               0.000      0.604 f
  core2_inst/psum_mem_instance/U298/Z (AN4D0)                      0.018     0.057      0.661 f
  core2_inst/psum_mem_instance/n106 (net)       1        0.001               0.000      0.661 f
  core2_inst/psum_mem_instance/U299/ZN (CKND2D0)                   0.028     0.022      0.683 r
  core2_inst/psum_mem_instance/N139 (net)       1        0.001               0.000      0.683 r
  core2_inst/psum_mem_instance/Q_reg_70_/D (DFQD1)                 0.028     0.000      0.683 r
  data arrival time                                                                     0.683

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/Q_reg_70_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.683
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.297


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/Q_reg_69_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U4/ZN (INVD0)                       0.027     0.020      0.221 f
  core2_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.221 f
  core2_inst/psum_mem_instance/U31/ZN (NR2XD0)                     0.034     0.029      0.250 r
  core2_inst/psum_mem_instance/n4 (net)         2        0.002               0.000      0.250 r
  core2_inst/psum_mem_instance/U6/ZN (CKND2D0)                     0.086     0.059      0.309 f
  core2_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.309 f
  core2_inst/psum_mem_instance/U22/ZN (NR2D2)                      0.390     0.234      0.543 r
  core2_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.543 r
  core2_inst/psum_mem_instance/U830/ZN (AOI22D0)                   0.105     0.061      0.604 f
  core2_inst/psum_mem_instance/n688 (net)       1        0.001               0.000      0.604 f
  core2_inst/psum_mem_instance/U161/Z (AN4D0)                      0.018     0.057      0.661 f
  core2_inst/psum_mem_instance/n692 (net)       1        0.001               0.000      0.661 f
  core2_inst/psum_mem_instance/U831/ZN (CKND2D0)                   0.028     0.022      0.683 r
  core2_inst/psum_mem_instance/N138 (net)       1        0.001               0.000      0.683 r
  core2_inst/psum_mem_instance/Q_reg_69_/D (DFQD1)                 0.028     0.000      0.683 r
  data arrival time                                                                     0.683

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/Q_reg_69_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.683
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.297


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/Q_reg_68_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U4/ZN (INVD0)                       0.027     0.020      0.221 f
  core2_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.221 f
  core2_inst/psum_mem_instance/U31/ZN (NR2XD0)                     0.034     0.029      0.250 r
  core2_inst/psum_mem_instance/n4 (net)         2        0.002               0.000      0.250 r
  core2_inst/psum_mem_instance/U6/ZN (CKND2D0)                     0.086     0.059      0.309 f
  core2_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.309 f
  core2_inst/psum_mem_instance/U22/ZN (NR2D2)                      0.390     0.234      0.543 r
  core2_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.543 r
  core2_inst/psum_mem_instance/U327/ZN (AOI22D0)                   0.105     0.061      0.604 f
  core2_inst/psum_mem_instance/n132 (net)       1        0.001               0.000      0.604 f
  core2_inst/psum_mem_instance/U328/Z (AN4D0)                      0.018     0.057      0.661 f
  core2_inst/psum_mem_instance/n136 (net)       1        0.001               0.000      0.661 f
  core2_inst/psum_mem_instance/U329/ZN (CKND2D0)                   0.028     0.022      0.683 r
  core2_inst/psum_mem_instance/N137 (net)       1        0.001               0.000      0.683 r
  core2_inst/psum_mem_instance/Q_reg_68_/D (DFQD1)                 0.028     0.000      0.683 r
  data arrival time                                                                     0.683

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/Q_reg_68_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.683
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.297


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/Q_reg_67_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U4/ZN (INVD0)                       0.027     0.020      0.221 f
  core2_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.221 f
  core2_inst/psum_mem_instance/U31/ZN (NR2XD0)                     0.034     0.029      0.250 r
  core2_inst/psum_mem_instance/n4 (net)         2        0.002               0.000      0.250 r
  core2_inst/psum_mem_instance/U6/ZN (CKND2D0)                     0.086     0.059      0.309 f
  core2_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.309 f
  core2_inst/psum_mem_instance/U22/ZN (NR2D2)                      0.390     0.234      0.543 r
  core2_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.543 r
  core2_inst/psum_mem_instance/U812/ZN (AOI22D0)                   0.105     0.061      0.604 f
  core2_inst/psum_mem_instance/n668 (net)       1        0.001               0.000      0.604 f
  core2_inst/psum_mem_instance/U157/Z (AN4D0)                      0.018     0.057      0.661 f
  core2_inst/psum_mem_instance/n672 (net)       1        0.001               0.000      0.661 f
  core2_inst/psum_mem_instance/U813/ZN (CKND2D0)                   0.028     0.022      0.683 r
  core2_inst/psum_mem_instance/N136 (net)       1        0.001               0.000      0.683 r
  core2_inst/psum_mem_instance/Q_reg_67_/D (DFQD1)                 0.028     0.000      0.683 r
  data arrival time                                                                     0.683

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/Q_reg_67_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.683
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.297


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/Q_reg_66_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U4/ZN (INVD0)                       0.027     0.020      0.221 f
  core2_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.221 f
  core2_inst/psum_mem_instance/U31/ZN (NR2XD0)                     0.034     0.029      0.250 r
  core2_inst/psum_mem_instance/n4 (net)         2        0.002               0.000      0.250 r
  core2_inst/psum_mem_instance/U6/ZN (CKND2D0)                     0.086     0.059      0.309 f
  core2_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.309 f
  core2_inst/psum_mem_instance/U22/ZN (NR2D2)                      0.390     0.234      0.543 r
  core2_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.543 r
  core2_inst/psum_mem_instance/U443/ZN (AOI22D0)                   0.105     0.061      0.604 f
  core2_inst/psum_mem_instance/n252 (net)       1        0.001               0.000      0.604 f
  core2_inst/psum_mem_instance/U156/Z (AN4D0)                      0.018     0.057      0.661 f
  core2_inst/psum_mem_instance/n256 (net)       1        0.001               0.000      0.661 f
  core2_inst/psum_mem_instance/U444/ZN (CKND2D0)                   0.028     0.022      0.683 r
  core2_inst/psum_mem_instance/N135 (net)       1        0.001               0.000      0.683 r
  core2_inst/psum_mem_instance/Q_reg_66_/D (DFQD1)                 0.028     0.000      0.683 r
  data arrival time                                                                     0.683

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/Q_reg_66_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.683
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.297


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/Q_reg_65_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U4/ZN (INVD0)                       0.027     0.020      0.221 f
  core2_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.221 f
  core2_inst/psum_mem_instance/U31/ZN (NR2XD0)                     0.034     0.029      0.250 r
  core2_inst/psum_mem_instance/n4 (net)         2        0.002               0.000      0.250 r
  core2_inst/psum_mem_instance/U6/ZN (CKND2D0)                     0.086     0.059      0.309 f
  core2_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.309 f
  core2_inst/psum_mem_instance/U22/ZN (NR2D2)                      0.390     0.234      0.543 r
  core2_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.543 r
  core2_inst/psum_mem_instance/U785/ZN (AOI22D0)                   0.105     0.061      0.604 f
  core2_inst/psum_mem_instance/n636 (net)       1        0.001               0.000      0.604 f
  core2_inst/psum_mem_instance/U153/Z (AN4D0)                      0.018     0.057      0.661 f
  core2_inst/psum_mem_instance/n640 (net)       1        0.001               0.000      0.661 f
  core2_inst/psum_mem_instance/U786/ZN (CKND2D0)                   0.028     0.022      0.683 r
  core2_inst/psum_mem_instance/N134 (net)       1        0.001               0.000      0.683 r
  core2_inst/psum_mem_instance/Q_reg_65_/D (DFQD1)                 0.028     0.000      0.683 r
  data arrival time                                                                     0.683

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/Q_reg_65_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.683
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.297


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/Q_reg_64_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U4/ZN (INVD0)                       0.027     0.020      0.221 f
  core2_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.221 f
  core2_inst/psum_mem_instance/U31/ZN (NR2XD0)                     0.034     0.029      0.250 r
  core2_inst/psum_mem_instance/n4 (net)         2        0.002               0.000      0.250 r
  core2_inst/psum_mem_instance/U6/ZN (CKND2D0)                     0.086     0.059      0.309 f
  core2_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.309 f
  core2_inst/psum_mem_instance/U22/ZN (NR2D2)                      0.390     0.234      0.543 r
  core2_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.543 r
  core2_inst/psum_mem_instance/U641/ZN (AOI22D0)                   0.105     0.061      0.604 f
  core2_inst/psum_mem_instance/n476 (net)       1        0.001               0.000      0.604 f
  core2_inst/psum_mem_instance/U151/Z (AN4D0)                      0.018     0.057      0.661 f
  core2_inst/psum_mem_instance/n480 (net)       1        0.001               0.000      0.661 f
  core2_inst/psum_mem_instance/U642/ZN (CKND2D0)                   0.028     0.022      0.683 r
  core2_inst/psum_mem_instance/N133 (net)       1        0.001               0.000      0.683 r
  core2_inst/psum_mem_instance/Q_reg_64_/D (DFQD1)                 0.028     0.000      0.683 r
  data arrival time                                                                     0.683

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/Q_reg_64_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.683
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.297


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/Q_reg_63_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U4/ZN (INVD0)                       0.027     0.020      0.221 f
  core2_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.221 f
  core2_inst/psum_mem_instance/U31/ZN (NR2XD0)                     0.034     0.029      0.250 r
  core2_inst/psum_mem_instance/n4 (net)         2        0.002               0.000      0.250 r
  core2_inst/psum_mem_instance/U6/ZN (CKND2D0)                     0.086     0.059      0.309 f
  core2_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.309 f
  core2_inst/psum_mem_instance/U22/ZN (NR2D2)                      0.390     0.234      0.543 r
  core2_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.543 r
  core2_inst/psum_mem_instance/U632/ZN (AOI22D0)                   0.105     0.061      0.604 f
  core2_inst/psum_mem_instance/n466 (net)       1        0.001               0.000      0.604 f
  core2_inst/psum_mem_instance/U149/Z (AN4D0)                      0.018     0.057      0.661 f
  core2_inst/psum_mem_instance/n470 (net)       1        0.001               0.000      0.661 f
  core2_inst/psum_mem_instance/U633/ZN (CKND2D0)                   0.028     0.022      0.683 r
  core2_inst/psum_mem_instance/N132 (net)       1        0.001               0.000      0.683 r
  core2_inst/psum_mem_instance/Q_reg_63_/D (DFQD1)                 0.028     0.000      0.683 r
  data arrival time                                                                     0.683

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/Q_reg_63_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.683
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.297


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/Q_reg_62_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U4/ZN (INVD0)                       0.027     0.020      0.221 f
  core2_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.221 f
  core2_inst/psum_mem_instance/U31/ZN (NR2XD0)                     0.034     0.029      0.250 r
  core2_inst/psum_mem_instance/n4 (net)         2        0.002               0.000      0.250 r
  core2_inst/psum_mem_instance/U6/ZN (CKND2D0)                     0.086     0.059      0.309 f
  core2_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.309 f
  core2_inst/psum_mem_instance/U22/ZN (NR2D2)                      0.390     0.234      0.543 r
  core2_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.543 r
  core2_inst/psum_mem_instance/U623/ZN (AOI22D0)                   0.105     0.061      0.604 f
  core2_inst/psum_mem_instance/n456 (net)       1        0.001               0.000      0.604 f
  core2_inst/psum_mem_instance/U147/Z (AN4D0)                      0.018     0.057      0.661 f
  core2_inst/psum_mem_instance/n460 (net)       1        0.001               0.000      0.661 f
  core2_inst/psum_mem_instance/U624/ZN (CKND2D0)                   0.028     0.022      0.683 r
  core2_inst/psum_mem_instance/N131 (net)       1        0.001               0.000      0.683 r
  core2_inst/psum_mem_instance/Q_reg_62_/D (DFQD1)                 0.028     0.000      0.683 r
  data arrival time                                                                     0.683

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/Q_reg_62_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.683
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.297


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/Q_reg_61_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U4/ZN (INVD0)                       0.027     0.020      0.221 f
  core2_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.221 f
  core2_inst/psum_mem_instance/U31/ZN (NR2XD0)                     0.034     0.029      0.250 r
  core2_inst/psum_mem_instance/n4 (net)         2        0.002               0.000      0.250 r
  core2_inst/psum_mem_instance/U6/ZN (CKND2D0)                     0.086     0.059      0.309 f
  core2_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.309 f
  core2_inst/psum_mem_instance/U22/ZN (NR2D2)                      0.390     0.234      0.543 r
  core2_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.543 r
  core2_inst/psum_mem_instance/U614/ZN (AOI22D0)                   0.105     0.061      0.604 f
  core2_inst/psum_mem_instance/n446 (net)       1        0.001               0.000      0.604 f
  core2_inst/psum_mem_instance/U145/Z (AN4D0)                      0.018     0.057      0.661 f
  core2_inst/psum_mem_instance/n450 (net)       1        0.001               0.000      0.661 f
  core2_inst/psum_mem_instance/U615/ZN (CKND2D0)                   0.028     0.022      0.683 r
  core2_inst/psum_mem_instance/N130 (net)       1        0.001               0.000      0.683 r
  core2_inst/psum_mem_instance/Q_reg_61_/D (DFQD1)                 0.028     0.000      0.683 r
  data arrival time                                                                     0.683

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/Q_reg_61_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.683
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.297


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/Q_reg_60_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U4/ZN (INVD0)                       0.027     0.020      0.221 f
  core2_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.221 f
  core2_inst/psum_mem_instance/U31/ZN (NR2XD0)                     0.034     0.029      0.250 r
  core2_inst/psum_mem_instance/n4 (net)         2        0.002               0.000      0.250 r
  core2_inst/psum_mem_instance/U6/ZN (CKND2D0)                     0.086     0.059      0.309 f
  core2_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.309 f
  core2_inst/psum_mem_instance/U22/ZN (NR2D2)                      0.390     0.234      0.543 r
  core2_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.543 r
  core2_inst/psum_mem_instance/U956/ZN (AOI22D0)                   0.105     0.061      0.604 f
  core2_inst/psum_mem_instance/n830 (net)       1        0.001               0.000      0.604 f
  core2_inst/psum_mem_instance/U144/Z (AN4D0)                      0.018     0.057      0.661 f
  core2_inst/psum_mem_instance/n834 (net)       1        0.001               0.000      0.661 f
  core2_inst/psum_mem_instance/U957/ZN (CKND2D0)                   0.028     0.022      0.683 r
  core2_inst/psum_mem_instance/N129 (net)       1        0.001               0.000      0.683 r
  core2_inst/psum_mem_instance/Q_reg_60_/D (DFQD1)                 0.028     0.000      0.683 r
  data arrival time                                                                     0.683

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/Q_reg_60_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.683
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.297


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/Q_reg_59_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U4/ZN (INVD0)                       0.027     0.020      0.221 f
  core2_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.221 f
  core2_inst/psum_mem_instance/U31/ZN (NR2XD0)                     0.034     0.029      0.250 r
  core2_inst/psum_mem_instance/n4 (net)         2        0.002               0.000      0.250 r
  core2_inst/psum_mem_instance/U6/ZN (CKND2D0)                     0.086     0.059      0.309 f
  core2_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.309 f
  core2_inst/psum_mem_instance/U22/ZN (NR2D2)                      0.390     0.234      0.543 r
  core2_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.543 r
  core2_inst/psum_mem_instance/U965/ZN (AOI22D0)                   0.105     0.061      0.604 f
  core2_inst/psum_mem_instance/n840 (net)       1        0.001               0.000      0.604 f
  core2_inst/psum_mem_instance/U142/Z (AN4D0)                      0.018     0.057      0.661 f
  core2_inst/psum_mem_instance/n844 (net)       1        0.001               0.000      0.661 f
  core2_inst/psum_mem_instance/U966/ZN (CKND2D0)                   0.028     0.022      0.683 r
  core2_inst/psum_mem_instance/N128 (net)       1        0.001               0.000      0.683 r
  core2_inst/psum_mem_instance/Q_reg_59_/D (DFQD1)                 0.028     0.000      0.683 r
  data arrival time                                                                     0.683

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/Q_reg_59_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.683
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.297


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/Q_reg_58_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U4/ZN (INVD0)                       0.027     0.020      0.221 f
  core2_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.221 f
  core2_inst/psum_mem_instance/U31/ZN (NR2XD0)                     0.034     0.029      0.250 r
  core2_inst/psum_mem_instance/n4 (net)         2        0.002               0.000      0.250 r
  core2_inst/psum_mem_instance/U6/ZN (CKND2D0)                     0.086     0.059      0.309 f
  core2_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.309 f
  core2_inst/psum_mem_instance/U22/ZN (NR2D2)                      0.390     0.234      0.543 r
  core2_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.543 r
  core2_inst/psum_mem_instance/U974/ZN (AOI22D0)                   0.105     0.061      0.604 f
  core2_inst/psum_mem_instance/n850 (net)       1        0.001               0.000      0.604 f
  core2_inst/psum_mem_instance/U140/Z (AN4D0)                      0.018     0.057      0.661 f
  core2_inst/psum_mem_instance/n854 (net)       1        0.001               0.000      0.661 f
  core2_inst/psum_mem_instance/U975/ZN (CKND2D0)                   0.028     0.022      0.683 r
  core2_inst/psum_mem_instance/N127 (net)       1        0.001               0.000      0.683 r
  core2_inst/psum_mem_instance/Q_reg_58_/D (DFQD1)                 0.028     0.000      0.683 r
  data arrival time                                                                     0.683

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/Q_reg_58_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.683
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.297


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/Q_reg_57_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U4/ZN (INVD0)                       0.027     0.020      0.221 f
  core2_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.221 f
  core2_inst/psum_mem_instance/U31/ZN (NR2XD0)                     0.034     0.029      0.250 r
  core2_inst/psum_mem_instance/n4 (net)         2        0.002               0.000      0.250 r
  core2_inst/psum_mem_instance/U6/ZN (CKND2D0)                     0.086     0.059      0.309 f
  core2_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.309 f
  core2_inst/psum_mem_instance/U22/ZN (NR2D2)                      0.390     0.234      0.543 r
  core2_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.543 r
  core2_inst/psum_mem_instance/U875/ZN (AOI22D0)                   0.105     0.061      0.604 f
  core2_inst/psum_mem_instance/n740 (net)       1        0.001               0.000      0.604 f
  core2_inst/psum_mem_instance/U138/Z (AN4D0)                      0.018     0.057      0.661 f
  core2_inst/psum_mem_instance/n744 (net)       1        0.001               0.000      0.661 f
  core2_inst/psum_mem_instance/U876/ZN (CKND2D0)                   0.028     0.022      0.683 r
  core2_inst/psum_mem_instance/N126 (net)       1        0.001               0.000      0.683 r
  core2_inst/psum_mem_instance/Q_reg_57_/D (DFQD1)                 0.028     0.000      0.683 r
  data arrival time                                                                     0.683

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/Q_reg_57_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.683
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.297


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/Q_reg_56_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U4/ZN (INVD0)                       0.027     0.020      0.221 f
  core2_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.221 f
  core2_inst/psum_mem_instance/U31/ZN (NR2XD0)                     0.034     0.029      0.250 r
  core2_inst/psum_mem_instance/n4 (net)         2        0.002               0.000      0.250 r
  core2_inst/psum_mem_instance/U6/ZN (CKND2D0)                     0.086     0.059      0.309 f
  core2_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.309 f
  core2_inst/psum_mem_instance/U22/ZN (NR2D2)                      0.390     0.234      0.543 r
  core2_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.543 r
  core2_inst/psum_mem_instance/U884/ZN (AOI22D0)                   0.105     0.061      0.604 f
  core2_inst/psum_mem_instance/n750 (net)       1        0.001               0.000      0.604 f
  core2_inst/psum_mem_instance/U136/Z (AN4D0)                      0.018     0.057      0.661 f
  core2_inst/psum_mem_instance/n754 (net)       1        0.001               0.000      0.661 f
  core2_inst/psum_mem_instance/U885/ZN (CKND2D0)                   0.028     0.022      0.683 r
  core2_inst/psum_mem_instance/N125 (net)       1        0.001               0.000      0.683 r
  core2_inst/psum_mem_instance/Q_reg_56_/D (DFQD1)                 0.028     0.000      0.683 r
  data arrival time                                                                     0.683

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/Q_reg_56_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.683
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.297


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/Q_reg_55_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U4/ZN (INVD0)                       0.027     0.020      0.221 f
  core2_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.221 f
  core2_inst/psum_mem_instance/U31/ZN (NR2XD0)                     0.034     0.029      0.250 r
  core2_inst/psum_mem_instance/n4 (net)         2        0.002               0.000      0.250 r
  core2_inst/psum_mem_instance/U6/ZN (CKND2D0)                     0.086     0.059      0.309 f
  core2_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.309 f
  core2_inst/psum_mem_instance/U22/ZN (NR2D2)                      0.390     0.234      0.543 r
  core2_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.543 r
  core2_inst/psum_mem_instance/U992/ZN (AOI22D0)                   0.105     0.061      0.604 f
  core2_inst/psum_mem_instance/n870 (net)       1        0.001               0.000      0.604 f
  core2_inst/psum_mem_instance/U134/Z (AN4D0)                      0.018     0.057      0.661 f
  core2_inst/psum_mem_instance/n874 (net)       1        0.001               0.000      0.661 f
  core2_inst/psum_mem_instance/U993/ZN (CKND2D0)                   0.028     0.022      0.683 r
  core2_inst/psum_mem_instance/N124 (net)       1        0.001               0.000      0.683 r
  core2_inst/psum_mem_instance/Q_reg_55_/D (DFQD1)                 0.028     0.000      0.683 r
  data arrival time                                                                     0.683

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/Q_reg_55_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.683
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.297


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/Q_reg_54_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U4/ZN (INVD0)                       0.027     0.020      0.221 f
  core2_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.221 f
  core2_inst/psum_mem_instance/U31/ZN (NR2XD0)                     0.034     0.029      0.250 r
  core2_inst/psum_mem_instance/n4 (net)         2        0.002               0.000      0.250 r
  core2_inst/psum_mem_instance/U6/ZN (CKND2D0)                     0.086     0.059      0.309 f
  core2_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.309 f
  core2_inst/psum_mem_instance/U22/ZN (NR2D2)                      0.390     0.234      0.543 r
  core2_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.543 r
  core2_inst/psum_mem_instance/U947/ZN (AOI22D0)                   0.105     0.061      0.604 f
  core2_inst/psum_mem_instance/n820 (net)       1        0.001               0.000      0.604 f
  core2_inst/psum_mem_instance/U132/Z (AN4D0)                      0.018     0.057      0.661 f
  core2_inst/psum_mem_instance/n824 (net)       1        0.001               0.000      0.661 f
  core2_inst/psum_mem_instance/U948/ZN (CKND2D0)                   0.028     0.022      0.683 r
  core2_inst/psum_mem_instance/N123 (net)       1        0.001               0.000      0.683 r
  core2_inst/psum_mem_instance/Q_reg_54_/D (DFQD1)                 0.028     0.000      0.683 r
  data arrival time                                                                     0.683

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/Q_reg_54_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.683
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.297


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/Q_reg_53_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U4/ZN (INVD0)                       0.027     0.020      0.221 f
  core2_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.221 f
  core2_inst/psum_mem_instance/U31/ZN (NR2XD0)                     0.034     0.029      0.250 r
  core2_inst/psum_mem_instance/n4 (net)         2        0.002               0.000      0.250 r
  core2_inst/psum_mem_instance/U6/ZN (CKND2D0)                     0.086     0.059      0.309 f
  core2_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.309 f
  core2_inst/psum_mem_instance/U22/ZN (NR2D2)                      0.390     0.234      0.543 r
  core2_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.543 r
  core2_inst/psum_mem_instance/U893/ZN (AOI22D0)                   0.105     0.061      0.604 f
  core2_inst/psum_mem_instance/n760 (net)       1        0.001               0.000      0.604 f
  core2_inst/psum_mem_instance/U130/Z (AN4D0)                      0.018     0.057      0.661 f
  core2_inst/psum_mem_instance/n764 (net)       1        0.001               0.000      0.661 f
  core2_inst/psum_mem_instance/U894/ZN (CKND2D0)                   0.028     0.022      0.683 r
  core2_inst/psum_mem_instance/N122 (net)       1        0.001               0.000      0.683 r
  core2_inst/psum_mem_instance/Q_reg_53_/D (DFQD1)                 0.028     0.000      0.683 r
  data arrival time                                                                     0.683

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/Q_reg_53_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.683
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.297


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/Q_reg_52_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U4/ZN (INVD0)                       0.027     0.020      0.221 f
  core2_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.221 f
  core2_inst/psum_mem_instance/U31/ZN (NR2XD0)                     0.034     0.029      0.250 r
  core2_inst/psum_mem_instance/n4 (net)         2        0.002               0.000      0.250 r
  core2_inst/psum_mem_instance/U6/ZN (CKND2D0)                     0.086     0.059      0.309 f
  core2_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.309 f
  core2_inst/psum_mem_instance/U22/ZN (NR2D2)                      0.390     0.234      0.543 r
  core2_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.543 r
  core2_inst/psum_mem_instance/U569/ZN (AOI22D0)                   0.105     0.061      0.604 f
  core2_inst/psum_mem_instance/n396 (net)       1        0.001               0.000      0.604 f
  core2_inst/psum_mem_instance/U127/Z (AN4D0)                      0.018     0.057      0.661 f
  core2_inst/psum_mem_instance/n400 (net)       1        0.001               0.000      0.661 f
  core2_inst/psum_mem_instance/U570/ZN (CKND2D0)                   0.028     0.022      0.683 r
  core2_inst/psum_mem_instance/N121 (net)       1        0.001               0.000      0.683 r
  core2_inst/psum_mem_instance/Q_reg_52_/D (DFQD1)                 0.028     0.000      0.683 r
  data arrival time                                                                     0.683

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/Q_reg_52_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.683
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.297


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/Q_reg_51_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U4/ZN (INVD0)                       0.027     0.020      0.221 f
  core2_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.221 f
  core2_inst/psum_mem_instance/U31/ZN (NR2XD0)                     0.034     0.029      0.250 r
  core2_inst/psum_mem_instance/n4 (net)         2        0.002               0.000      0.250 r
  core2_inst/psum_mem_instance/U6/ZN (CKND2D0)                     0.086     0.059      0.309 f
  core2_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.309 f
  core2_inst/psum_mem_instance/U22/ZN (NR2D2)                      0.390     0.234      0.543 r
  core2_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.543 r
  core2_inst/psum_mem_instance/U551/ZN (AOI22D0)                   0.105     0.061      0.604 f
  core2_inst/psum_mem_instance/n376 (net)       1        0.001               0.000      0.604 f
  core2_inst/psum_mem_instance/U126/Z (AN4D0)                      0.018     0.057      0.661 f
  core2_inst/psum_mem_instance/n380 (net)       1        0.001               0.000      0.661 f
  core2_inst/psum_mem_instance/U552/ZN (CKND2D0)                   0.028     0.022      0.683 r
  core2_inst/psum_mem_instance/N120 (net)       1        0.001               0.000      0.683 r
  core2_inst/psum_mem_instance/Q_reg_51_/D (DFQD1)                 0.028     0.000      0.683 r
  data arrival time                                                                     0.683

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/Q_reg_51_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.683
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.297


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/Q_reg_50_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U4/ZN (INVD0)                       0.027     0.020      0.221 f
  core2_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.221 f
  core2_inst/psum_mem_instance/U31/ZN (NR2XD0)                     0.034     0.029      0.250 r
  core2_inst/psum_mem_instance/n4 (net)         2        0.002               0.000      0.250 r
  core2_inst/psum_mem_instance/U6/ZN (CKND2D0)                     0.086     0.059      0.309 f
  core2_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.309 f
  core2_inst/psum_mem_instance/U22/ZN (NR2D2)                      0.390     0.234      0.543 r
  core2_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.543 r
  core2_inst/psum_mem_instance/U542/ZN (AOI22D0)                   0.105     0.061      0.604 f
  core2_inst/psum_mem_instance/n366 (net)       1        0.001               0.000      0.604 f
  core2_inst/psum_mem_instance/U123/Z (AN4D0)                      0.018     0.057      0.661 f
  core2_inst/psum_mem_instance/n370 (net)       1        0.001               0.000      0.661 f
  core2_inst/psum_mem_instance/U543/ZN (CKND2D0)                   0.028     0.022      0.683 r
  core2_inst/psum_mem_instance/N119 (net)       1        0.001               0.000      0.683 r
  core2_inst/psum_mem_instance/Q_reg_50_/D (DFQD1)                 0.028     0.000      0.683 r
  data arrival time                                                                     0.683

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/Q_reg_50_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.683
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.297


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/Q_reg_49_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U4/ZN (INVD0)                       0.027     0.020      0.221 f
  core2_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.221 f
  core2_inst/psum_mem_instance/U31/ZN (NR2XD0)                     0.034     0.029      0.250 r
  core2_inst/psum_mem_instance/n4 (net)         2        0.002               0.000      0.250 r
  core2_inst/psum_mem_instance/U6/ZN (CKND2D0)                     0.086     0.059      0.309 f
  core2_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.309 f
  core2_inst/psum_mem_instance/U22/ZN (NR2D2)                      0.390     0.234      0.543 r
  core2_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.543 r
  core2_inst/psum_mem_instance/U533/ZN (AOI22D0)                   0.105     0.061      0.604 f
  core2_inst/psum_mem_instance/n356 (net)       1        0.001               0.000      0.604 f
  core2_inst/psum_mem_instance/U121/Z (AN4D0)                      0.018     0.057      0.661 f
  core2_inst/psum_mem_instance/n360 (net)       1        0.001               0.000      0.661 f
  core2_inst/psum_mem_instance/U534/ZN (CKND2D0)                   0.028     0.022      0.683 r
  core2_inst/psum_mem_instance/N118 (net)       1        0.001               0.000      0.683 r
  core2_inst/psum_mem_instance/Q_reg_49_/D (DFQD1)                 0.028     0.000      0.683 r
  data arrival time                                                                     0.683

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/Q_reg_49_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.683
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.297


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/Q_reg_48_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U4/ZN (INVD0)                       0.027     0.020      0.221 f
  core2_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.221 f
  core2_inst/psum_mem_instance/U31/ZN (NR2XD0)                     0.034     0.029      0.250 r
  core2_inst/psum_mem_instance/n4 (net)         2        0.002               0.000      0.250 r
  core2_inst/psum_mem_instance/U6/ZN (CKND2D0)                     0.086     0.059      0.309 f
  core2_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.309 f
  core2_inst/psum_mem_instance/U22/ZN (NR2D2)                      0.390     0.234      0.543 r
  core2_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.543 r
  core2_inst/psum_mem_instance/U524/ZN (AOI22D0)                   0.105     0.061      0.604 f
  core2_inst/psum_mem_instance/n346 (net)       1        0.001               0.000      0.604 f
  core2_inst/psum_mem_instance/U119/Z (AN4D0)                      0.018     0.057      0.661 f
  core2_inst/psum_mem_instance/n350 (net)       1        0.001               0.000      0.661 f
  core2_inst/psum_mem_instance/U525/ZN (CKND2D0)                   0.028     0.022      0.683 r
  core2_inst/psum_mem_instance/N117 (net)       1        0.001               0.000      0.683 r
  core2_inst/psum_mem_instance/Q_reg_48_/D (DFQD1)                 0.028     0.000      0.683 r
  data arrival time                                                                     0.683

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/Q_reg_48_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.683
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.297


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/Q_reg_47_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U4/ZN (INVD0)                       0.027     0.020      0.221 f
  core2_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.221 f
  core2_inst/psum_mem_instance/U31/ZN (NR2XD0)                     0.034     0.029      0.250 r
  core2_inst/psum_mem_instance/n4 (net)         2        0.002               0.000      0.250 r
  core2_inst/psum_mem_instance/U6/ZN (CKND2D0)                     0.086     0.059      0.309 f
  core2_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.309 f
  core2_inst/psum_mem_instance/U22/ZN (NR2D2)                      0.390     0.234      0.543 r
  core2_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.543 r
  core2_inst/psum_mem_instance/U1010/ZN (AOI22D0)                  0.105     0.061      0.604 f
  core2_inst/psum_mem_instance/n890 (net)       1        0.001               0.000      0.604 f
  core2_inst/psum_mem_instance/U118/Z (AN4D0)                      0.018     0.057      0.661 f
  core2_inst/psum_mem_instance/n894 (net)       1        0.001               0.000      0.661 f
  core2_inst/psum_mem_instance/U1011/ZN (CKND2D0)                  0.028     0.022      0.683 r
  core2_inst/psum_mem_instance/N116 (net)       1        0.001               0.000      0.683 r
  core2_inst/psum_mem_instance/Q_reg_47_/D (DFQD1)                 0.028     0.000      0.683 r
  data arrival time                                                                     0.683

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/Q_reg_47_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.683
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.297


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/Q_reg_46_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U4/ZN (INVD0)                       0.027     0.020      0.221 f
  core2_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.221 f
  core2_inst/psum_mem_instance/U31/ZN (NR2XD0)                     0.034     0.029      0.250 r
  core2_inst/psum_mem_instance/n4 (net)         2        0.002               0.000      0.250 r
  core2_inst/psum_mem_instance/U6/ZN (CKND2D0)                     0.086     0.059      0.309 f
  core2_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.309 f
  core2_inst/psum_mem_instance/U22/ZN (NR2D2)                      0.390     0.234      0.543 r
  core2_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.543 r
  core2_inst/psum_mem_instance/U983/ZN (AOI22D0)                   0.105     0.061      0.604 f
  core2_inst/psum_mem_instance/n860 (net)       1        0.001               0.000      0.604 f
  core2_inst/psum_mem_instance/U116/Z (AN4D0)                      0.018     0.057      0.661 f
  core2_inst/psum_mem_instance/n864 (net)       1        0.001               0.000      0.661 f
  core2_inst/psum_mem_instance/U984/ZN (CKND2D0)                   0.028     0.022      0.683 r
  core2_inst/psum_mem_instance/N115 (net)       1        0.001               0.000      0.683 r
  core2_inst/psum_mem_instance/Q_reg_46_/D (DFQD1)                 0.028     0.000      0.683 r
  data arrival time                                                                     0.683

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/Q_reg_46_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.683
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.297


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/Q_reg_45_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U4/ZN (INVD0)                       0.027     0.020      0.221 f
  core2_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.221 f
  core2_inst/psum_mem_instance/U31/ZN (NR2XD0)                     0.034     0.029      0.250 r
  core2_inst/psum_mem_instance/n4 (net)         2        0.002               0.000      0.250 r
  core2_inst/psum_mem_instance/U6/ZN (CKND2D0)                     0.086     0.059      0.309 f
  core2_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.309 f
  core2_inst/psum_mem_instance/U22/ZN (NR2D2)                      0.390     0.234      0.543 r
  core2_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.543 r
  core2_inst/psum_mem_instance/U929/ZN (AOI22D0)                   0.105     0.061      0.604 f
  core2_inst/psum_mem_instance/n800 (net)       1        0.001               0.000      0.604 f
  core2_inst/psum_mem_instance/U114/Z (AN4D0)                      0.018     0.057      0.661 f
  core2_inst/psum_mem_instance/n804 (net)       1        0.001               0.000      0.661 f
  core2_inst/psum_mem_instance/U930/ZN (CKND2D0)                   0.028     0.022      0.683 r
  core2_inst/psum_mem_instance/N114 (net)       1        0.001               0.000      0.683 r
  core2_inst/psum_mem_instance/Q_reg_45_/D (DFQD1)                 0.028     0.000      0.683 r
  data arrival time                                                                     0.683

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/Q_reg_45_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.683
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.297


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/Q_reg_44_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U4/ZN (INVD0)                       0.027     0.020      0.221 f
  core2_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.221 f
  core2_inst/psum_mem_instance/U31/ZN (NR2XD0)                     0.034     0.029      0.250 r
  core2_inst/psum_mem_instance/n4 (net)         2        0.002               0.000      0.250 r
  core2_inst/psum_mem_instance/U6/ZN (CKND2D0)                     0.086     0.059      0.309 f
  core2_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.309 f
  core2_inst/psum_mem_instance/U22/ZN (NR2D2)                      0.390     0.234      0.543 r
  core2_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.543 r
  core2_inst/psum_mem_instance/U1019/ZN (AOI22D0)                  0.105     0.061      0.604 f
  core2_inst/psum_mem_instance/n908 (net)       1        0.001               0.000      0.604 f
  core2_inst/psum_mem_instance/U112/Z (AN4D0)                      0.018     0.057      0.661 f
  core2_inst/psum_mem_instance/n912 (net)       1        0.001               0.000      0.661 f
  core2_inst/psum_mem_instance/U1020/ZN (CKND2D0)                  0.028     0.022      0.683 r
  core2_inst/psum_mem_instance/N113 (net)       1        0.001               0.000      0.683 r
  core2_inst/psum_mem_instance/Q_reg_44_/D (DFQD1)                 0.028     0.000      0.683 r
  data arrival time                                                                     0.683

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/Q_reg_44_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.683
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.297


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/Q_reg_43_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U4/ZN (INVD0)                       0.027     0.020      0.221 f
  core2_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.221 f
  core2_inst/psum_mem_instance/U31/ZN (NR2XD0)                     0.034     0.029      0.250 r
  core2_inst/psum_mem_instance/n4 (net)         2        0.002               0.000      0.250 r
  core2_inst/psum_mem_instance/U6/ZN (CKND2D0)                     0.086     0.059      0.309 f
  core2_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.309 f
  core2_inst/psum_mem_instance/U22/ZN (NR2D2)                      0.390     0.234      0.543 r
  core2_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.543 r
  core2_inst/psum_mem_instance/U938/ZN (AOI22D0)                   0.105     0.061      0.604 f
  core2_inst/psum_mem_instance/n810 (net)       1        0.001               0.000      0.604 f
  core2_inst/psum_mem_instance/U110/Z (AN4D0)                      0.018     0.057      0.661 f
  core2_inst/psum_mem_instance/n814 (net)       1        0.001               0.000      0.661 f
  core2_inst/psum_mem_instance/U939/ZN (CKND2D0)                   0.028     0.022      0.683 r
  core2_inst/psum_mem_instance/N112 (net)       1        0.001               0.000      0.683 r
  core2_inst/psum_mem_instance/Q_reg_43_/D (DFQD1)                 0.028     0.000      0.683 r
  data arrival time                                                                     0.683

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/Q_reg_43_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.683
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.297


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/Q_reg_42_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U4/ZN (INVD0)                       0.027     0.020      0.221 f
  core2_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.221 f
  core2_inst/psum_mem_instance/U31/ZN (NR2XD0)                     0.034     0.029      0.250 r
  core2_inst/psum_mem_instance/n4 (net)         2        0.002               0.000      0.250 r
  core2_inst/psum_mem_instance/U6/ZN (CKND2D0)                     0.086     0.059      0.309 f
  core2_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.309 f
  core2_inst/psum_mem_instance/U22/ZN (NR2D2)                      0.390     0.234      0.543 r
  core2_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.543 r
  core2_inst/psum_mem_instance/U1001/ZN (AOI22D0)                  0.105     0.061      0.604 f
  core2_inst/psum_mem_instance/n880 (net)       1        0.001               0.000      0.604 f
  core2_inst/psum_mem_instance/U108/Z (AN4D0)                      0.018     0.057      0.661 f
  core2_inst/psum_mem_instance/n884 (net)       1        0.001               0.000      0.661 f
  core2_inst/psum_mem_instance/U1002/ZN (CKND2D0)                  0.028     0.022      0.683 r
  core2_inst/psum_mem_instance/N111 (net)       1        0.001               0.000      0.683 r
  core2_inst/psum_mem_instance/Q_reg_42_/D (DFQD1)                 0.028     0.000      0.683 r
  data arrival time                                                                     0.683

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/Q_reg_42_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.683
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.297


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/Q_reg_41_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U4/ZN (INVD0)                       0.027     0.020      0.221 f
  core2_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.221 f
  core2_inst/psum_mem_instance/U31/ZN (NR2XD0)                     0.034     0.029      0.250 r
  core2_inst/psum_mem_instance/n4 (net)         2        0.002               0.000      0.250 r
  core2_inst/psum_mem_instance/U6/ZN (CKND2D0)                     0.086     0.059      0.309 f
  core2_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.309 f
  core2_inst/psum_mem_instance/U22/ZN (NR2D2)                      0.390     0.234      0.543 r
  core2_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.543 r
  core2_inst/psum_mem_instance/U848/ZN (AOI22D0)                   0.105     0.061      0.604 f
  core2_inst/psum_mem_instance/n710 (net)       1        0.001               0.000      0.604 f
  core2_inst/psum_mem_instance/U106/Z (AN4D0)                      0.018     0.057      0.661 f
  core2_inst/psum_mem_instance/n714 (net)       1        0.001               0.000      0.661 f
  core2_inst/psum_mem_instance/U849/ZN (CKND2D0)                   0.028     0.022      0.683 r
  core2_inst/psum_mem_instance/N110 (net)       1        0.001               0.000      0.683 r
  core2_inst/psum_mem_instance/Q_reg_41_/D (DFQD1)                 0.028     0.000      0.683 r
  data arrival time                                                                     0.683

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/Q_reg_41_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.683
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.297


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/Q_reg_40_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U4/ZN (INVD0)                       0.027     0.020      0.221 f
  core2_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.221 f
  core2_inst/psum_mem_instance/U31/ZN (NR2XD0)                     0.034     0.029      0.250 r
  core2_inst/psum_mem_instance/n4 (net)         2        0.002               0.000      0.250 r
  core2_inst/psum_mem_instance/U6/ZN (CKND2D0)                     0.086     0.059      0.309 f
  core2_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.309 f
  core2_inst/psum_mem_instance/U22/ZN (NR2D2)                      0.390     0.234      0.543 r
  core2_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.543 r
  core2_inst/psum_mem_instance/U866/ZN (AOI22D0)                   0.105     0.061      0.604 f
  core2_inst/psum_mem_instance/n730 (net)       1        0.001               0.000      0.604 f
  core2_inst/psum_mem_instance/U104/Z (AN4D0)                      0.018     0.057      0.661 f
  core2_inst/psum_mem_instance/n734 (net)       1        0.001               0.000      0.661 f
  core2_inst/psum_mem_instance/U867/ZN (CKND2D0)                   0.028     0.022      0.683 r
  core2_inst/psum_mem_instance/N109 (net)       1        0.001               0.000      0.683 r
  core2_inst/psum_mem_instance/Q_reg_40_/D (DFQD1)                 0.028     0.000      0.683 r
  data arrival time                                                                     0.683

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/Q_reg_40_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.683
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.297


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/Q_reg_39_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U4/ZN (INVD0)                       0.027     0.020      0.221 f
  core2_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.221 f
  core2_inst/psum_mem_instance/U31/ZN (NR2XD0)                     0.034     0.029      0.250 r
  core2_inst/psum_mem_instance/n4 (net)         2        0.002               0.000      0.250 r
  core2_inst/psum_mem_instance/U6/ZN (CKND2D0)                     0.086     0.059      0.309 f
  core2_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.309 f
  core2_inst/psum_mem_instance/U22/ZN (NR2D2)                      0.390     0.234      0.543 r
  core2_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.543 r
  core2_inst/psum_mem_instance/U857/ZN (AOI22D0)                   0.105     0.061      0.604 f
  core2_inst/psum_mem_instance/n720 (net)       1        0.001               0.000      0.604 f
  core2_inst/psum_mem_instance/U102/Z (AN4D0)                      0.018     0.057      0.661 f
  core2_inst/psum_mem_instance/n724 (net)       1        0.001               0.000      0.661 f
  core2_inst/psum_mem_instance/U858/ZN (CKND2D0)                   0.028     0.022      0.683 r
  core2_inst/psum_mem_instance/N108 (net)       1        0.001               0.000      0.683 r
  core2_inst/psum_mem_instance/Q_reg_39_/D (DFQD1)                 0.028     0.000      0.683 r
  data arrival time                                                                     0.683

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/Q_reg_39_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.683
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.297


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/Q_reg_38_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U4/ZN (INVD0)                       0.027     0.020      0.221 f
  core2_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.221 f
  core2_inst/psum_mem_instance/U31/ZN (NR2XD0)                     0.034     0.029      0.250 r
  core2_inst/psum_mem_instance/n4 (net)         2        0.002               0.000      0.250 r
  core2_inst/psum_mem_instance/U6/ZN (CKND2D0)                     0.086     0.059      0.309 f
  core2_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.309 f
  core2_inst/psum_mem_instance/U22/ZN (NR2D2)                      0.390     0.234      0.543 r
  core2_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.543 r
  core2_inst/psum_mem_instance/U686/ZN (AOI22D0)                   0.105     0.061      0.604 f
  core2_inst/psum_mem_instance/n526 (net)       1        0.001               0.000      0.604 f
  core2_inst/psum_mem_instance/U99/Z (AN4D0)                       0.018     0.057      0.661 f
  core2_inst/psum_mem_instance/n530 (net)       1        0.001               0.000      0.661 f
  core2_inst/psum_mem_instance/U687/ZN (CKND2D0)                   0.028     0.022      0.683 r
  core2_inst/psum_mem_instance/N107 (net)       1        0.001               0.000      0.683 r
  core2_inst/psum_mem_instance/Q_reg_38_/D (DFQD1)                 0.028     0.000      0.683 r
  data arrival time                                                                     0.683

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/Q_reg_38_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.683
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.297


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/Q_reg_37_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U4/ZN (INVD0)                       0.027     0.020      0.221 f
  core2_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.221 f
  core2_inst/psum_mem_instance/U31/ZN (NR2XD0)                     0.034     0.029      0.250 r
  core2_inst/psum_mem_instance/n4 (net)         2        0.002               0.000      0.250 r
  core2_inst/psum_mem_instance/U6/ZN (CKND2D0)                     0.086     0.059      0.309 f
  core2_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.309 f
  core2_inst/psum_mem_instance/U22/ZN (NR2D2)                      0.390     0.234      0.543 r
  core2_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.543 r
  core2_inst/psum_mem_instance/U677/ZN (AOI22D0)                   0.105     0.061      0.604 f
  core2_inst/psum_mem_instance/n516 (net)       1        0.001               0.000      0.604 f
  core2_inst/psum_mem_instance/U97/Z (AN4D0)                       0.018     0.057      0.661 f
  core2_inst/psum_mem_instance/n520 (net)       1        0.001               0.000      0.661 f
  core2_inst/psum_mem_instance/U678/ZN (CKND2D0)                   0.028     0.022      0.683 r
  core2_inst/psum_mem_instance/N106 (net)       1        0.001               0.000      0.683 r
  core2_inst/psum_mem_instance/Q_reg_37_/D (DFQD1)                 0.028     0.000      0.683 r
  data arrival time                                                                     0.683

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/Q_reg_37_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.683
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.297


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/Q_reg_36_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U4/ZN (INVD0)                       0.027     0.020      0.221 f
  core2_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.221 f
  core2_inst/psum_mem_instance/U31/ZN (NR2XD0)                     0.034     0.029      0.250 r
  core2_inst/psum_mem_instance/n4 (net)         2        0.002               0.000      0.250 r
  core2_inst/psum_mem_instance/U6/ZN (CKND2D0)                     0.086     0.059      0.309 f
  core2_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.309 f
  core2_inst/psum_mem_instance/U22/ZN (NR2D2)                      0.390     0.234      0.543 r
  core2_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.543 r
  core2_inst/psum_mem_instance/U776/ZN (AOI22D0)                   0.105     0.061      0.604 f
  core2_inst/psum_mem_instance/n626 (net)       1        0.001               0.000      0.604 f
  core2_inst/psum_mem_instance/U95/Z (AN4D0)                       0.018     0.057      0.661 f
  core2_inst/psum_mem_instance/n630 (net)       1        0.001               0.000      0.661 f
  core2_inst/psum_mem_instance/U777/ZN (CKND2D0)                   0.028     0.022      0.683 r
  core2_inst/psum_mem_instance/N105 (net)       1        0.001               0.000      0.683 r
  core2_inst/psum_mem_instance/Q_reg_36_/D (DFQD1)                 0.028     0.000      0.683 r
  data arrival time                                                                     0.683

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/Q_reg_36_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.683
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.297


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/Q_reg_35_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U4/ZN (INVD0)                       0.027     0.020      0.221 f
  core2_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.221 f
  core2_inst/psum_mem_instance/U31/ZN (NR2XD0)                     0.034     0.029      0.250 r
  core2_inst/psum_mem_instance/n4 (net)         2        0.002               0.000      0.250 r
  core2_inst/psum_mem_instance/U6/ZN (CKND2D0)                     0.086     0.059      0.309 f
  core2_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.309 f
  core2_inst/psum_mem_instance/U22/ZN (NR2D2)                      0.390     0.234      0.543 r
  core2_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.543 r
  core2_inst/psum_mem_instance/U758/ZN (AOI22D0)                   0.105     0.061      0.604 f
  core2_inst/psum_mem_instance/n606 (net)       1        0.001               0.000      0.604 f
  core2_inst/psum_mem_instance/U93/Z (AN4D0)                       0.018     0.057      0.661 f
  core2_inst/psum_mem_instance/n610 (net)       1        0.001               0.000      0.661 f
  core2_inst/psum_mem_instance/U759/ZN (CKND2D0)                   0.028     0.022      0.683 r
  core2_inst/psum_mem_instance/N104 (net)       1        0.001               0.000      0.683 r
  core2_inst/psum_mem_instance/Q_reg_35_/D (DFQD1)                 0.028     0.000      0.683 r
  data arrival time                                                                     0.683

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/Q_reg_35_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.683
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.297


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/Q_reg_34_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U4/ZN (INVD0)                       0.027     0.020      0.221 f
  core2_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.221 f
  core2_inst/psum_mem_instance/U31/ZN (NR2XD0)                     0.034     0.029      0.250 r
  core2_inst/psum_mem_instance/n4 (net)         2        0.002               0.000      0.250 r
  core2_inst/psum_mem_instance/U6/ZN (CKND2D0)                     0.086     0.059      0.309 f
  core2_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.309 f
  core2_inst/psum_mem_instance/U22/ZN (NR2D2)                      0.390     0.234      0.543 r
  core2_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.543 r
  core2_inst/psum_mem_instance/U767/ZN (AOI22D0)                   0.105     0.061      0.604 f
  core2_inst/psum_mem_instance/n616 (net)       1        0.001               0.000      0.604 f
  core2_inst/psum_mem_instance/U91/Z (AN4D0)                       0.018     0.057      0.661 f
  core2_inst/psum_mem_instance/n620 (net)       1        0.001               0.000      0.661 f
  core2_inst/psum_mem_instance/U768/ZN (CKND2D0)                   0.028     0.022      0.683 r
  core2_inst/psum_mem_instance/N103 (net)       1        0.001               0.000      0.683 r
  core2_inst/psum_mem_instance/Q_reg_34_/D (DFQD1)                 0.028     0.000      0.683 r
  data arrival time                                                                     0.683

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/Q_reg_34_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.683
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.297


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/Q_reg_33_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U4/ZN (INVD0)                       0.027     0.020      0.221 f
  core2_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.221 f
  core2_inst/psum_mem_instance/U31/ZN (NR2XD0)                     0.034     0.029      0.250 r
  core2_inst/psum_mem_instance/n4 (net)         2        0.002               0.000      0.250 r
  core2_inst/psum_mem_instance/U6/ZN (CKND2D0)                     0.086     0.059      0.309 f
  core2_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.309 f
  core2_inst/psum_mem_instance/U22/ZN (NR2D2)                      0.390     0.234      0.543 r
  core2_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.543 r
  core2_inst/psum_mem_instance/U749/ZN (AOI22D0)                   0.105     0.061      0.604 f
  core2_inst/psum_mem_instance/n596 (net)       1        0.001               0.000      0.604 f
  core2_inst/psum_mem_instance/U89/Z (AN4D0)                       0.018     0.057      0.661 f
  core2_inst/psum_mem_instance/n600 (net)       1        0.001               0.000      0.661 f
  core2_inst/psum_mem_instance/U750/ZN (CKND2D0)                   0.028     0.022      0.683 r
  core2_inst/psum_mem_instance/N102 (net)       1        0.001               0.000      0.683 r
  core2_inst/psum_mem_instance/Q_reg_33_/D (DFQD1)                 0.028     0.000      0.683 r
  data arrival time                                                                     0.683

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/Q_reg_33_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.683
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.297


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/Q_reg_32_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U4/ZN (INVD0)                       0.027     0.020      0.221 f
  core2_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.221 f
  core2_inst/psum_mem_instance/U31/ZN (NR2XD0)                     0.034     0.029      0.250 r
  core2_inst/psum_mem_instance/n4 (net)         2        0.002               0.000      0.250 r
  core2_inst/psum_mem_instance/U6/ZN (CKND2D0)                     0.086     0.059      0.309 f
  core2_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.309 f
  core2_inst/psum_mem_instance/U22/ZN (NR2D2)                      0.390     0.234      0.543 r
  core2_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.543 r
  core2_inst/psum_mem_instance/U488/ZN (AOI22D0)                   0.105     0.061      0.604 f
  core2_inst/psum_mem_instance/n306 (net)       1        0.001               0.000      0.604 f
  core2_inst/psum_mem_instance/U87/Z (AN4D0)                       0.018     0.057      0.661 f
  core2_inst/psum_mem_instance/n310 (net)       1        0.001               0.000      0.661 f
  core2_inst/psum_mem_instance/U489/ZN (CKND2D0)                   0.028     0.022      0.683 r
  core2_inst/psum_mem_instance/N101 (net)       1        0.001               0.000      0.683 r
  core2_inst/psum_mem_instance/Q_reg_32_/D (DFQD1)                 0.028     0.000      0.683 r
  data arrival time                                                                     0.683

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/Q_reg_32_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.683
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.297


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/Q_reg_31_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U4/ZN (INVD0)                       0.027     0.020      0.221 f
  core2_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.221 f
  core2_inst/psum_mem_instance/U31/ZN (NR2XD0)                     0.034     0.029      0.250 r
  core2_inst/psum_mem_instance/n4 (net)         2        0.002               0.000      0.250 r
  core2_inst/psum_mem_instance/U6/ZN (CKND2D0)                     0.086     0.059      0.309 f
  core2_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.309 f
  core2_inst/psum_mem_instance/U22/ZN (NR2D2)                      0.390     0.234      0.543 r
  core2_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.543 r
  core2_inst/psum_mem_instance/U387/ZN (AOI22D0)                   0.105     0.061      0.604 f
  core2_inst/psum_mem_instance/n192 (net)       1        0.001               0.000      0.604 f
  core2_inst/psum_mem_instance/U388/Z (AN4D0)                      0.018     0.057      0.661 f
  core2_inst/psum_mem_instance/n196 (net)       1        0.001               0.000      0.661 f
  core2_inst/psum_mem_instance/U389/ZN (CKND2D0)                   0.028     0.022      0.683 r
  core2_inst/psum_mem_instance/N100 (net)       1        0.001               0.000      0.683 r
  core2_inst/psum_mem_instance/Q_reg_31_/D (DFQD1)                 0.028     0.000      0.683 r
  data arrival time                                                                     0.683

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/Q_reg_31_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.683
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.297


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/Q_reg_30_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U4/ZN (INVD0)                       0.027     0.020      0.221 f
  core2_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.221 f
  core2_inst/psum_mem_instance/U31/ZN (NR2XD0)                     0.034     0.029      0.250 r
  core2_inst/psum_mem_instance/n4 (net)         2        0.002               0.000      0.250 r
  core2_inst/psum_mem_instance/U6/ZN (CKND2D0)                     0.086     0.059      0.309 f
  core2_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.309 f
  core2_inst/psum_mem_instance/U22/ZN (NR2D2)                      0.390     0.234      0.543 r
  core2_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.543 r
  core2_inst/psum_mem_instance/U704/ZN (AOI22D0)                   0.105     0.061      0.604 f
  core2_inst/psum_mem_instance/n546 (net)       1        0.001               0.000      0.604 f
  core2_inst/psum_mem_instance/U84/Z (AN4D0)                       0.018     0.057      0.661 f
  core2_inst/psum_mem_instance/n550 (net)       1        0.001               0.000      0.661 f
  core2_inst/psum_mem_instance/U705/ZN (CKND2D0)                   0.028     0.022      0.683 r
  core2_inst/psum_mem_instance/N99 (net)        1        0.001               0.000      0.683 r
  core2_inst/psum_mem_instance/Q_reg_30_/D (DFQD1)                 0.028     0.000      0.683 r
  data arrival time                                                                     0.683

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/Q_reg_30_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.683
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.297


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/Q_reg_29_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U4/ZN (INVD0)                       0.027     0.020      0.221 f
  core2_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.221 f
  core2_inst/psum_mem_instance/U31/ZN (NR2XD0)                     0.034     0.029      0.250 r
  core2_inst/psum_mem_instance/n4 (net)         2        0.002               0.000      0.250 r
  core2_inst/psum_mem_instance/U6/ZN (CKND2D0)                     0.086     0.059      0.309 f
  core2_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.309 f
  core2_inst/psum_mem_instance/U22/ZN (NR2D2)                      0.390     0.234      0.543 r
  core2_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.543 r
  core2_inst/psum_mem_instance/U397/ZN (AOI22D0)                   0.105     0.061      0.604 f
  core2_inst/psum_mem_instance/n202 (net)       1        0.001               0.000      0.604 f
  core2_inst/psum_mem_instance/U398/Z (AN4D0)                      0.018     0.057      0.661 f
  core2_inst/psum_mem_instance/n206 (net)       1        0.001               0.000      0.661 f
  core2_inst/psum_mem_instance/U399/ZN (CKND2D0)                   0.028     0.022      0.683 r
  core2_inst/psum_mem_instance/N98 (net)        1        0.001               0.000      0.683 r
  core2_inst/psum_mem_instance/Q_reg_29_/D (DFQD1)                 0.028     0.000      0.683 r
  data arrival time                                                                     0.683

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/Q_reg_29_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.683
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.297


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/Q_reg_28_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U4/ZN (INVD0)                       0.027     0.020      0.221 f
  core2_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.221 f
  core2_inst/psum_mem_instance/U31/ZN (NR2XD0)                     0.034     0.029      0.250 r
  core2_inst/psum_mem_instance/n4 (net)         2        0.002               0.000      0.250 r
  core2_inst/psum_mem_instance/U6/ZN (CKND2D0)                     0.086     0.059      0.309 f
  core2_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.309 f
  core2_inst/psum_mem_instance/U22/ZN (NR2D2)                      0.390     0.234      0.543 r
  core2_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.543 r
  core2_inst/psum_mem_instance/U367/ZN (AOI22D0)                   0.105     0.061      0.604 f
  core2_inst/psum_mem_instance/n172 (net)       1        0.001               0.000      0.604 f
  core2_inst/psum_mem_instance/U368/Z (AN4D0)                      0.018     0.057      0.661 f
  core2_inst/psum_mem_instance/n176 (net)       1        0.001               0.000      0.661 f
  core2_inst/psum_mem_instance/U369/ZN (CKND2D0)                   0.028     0.022      0.683 r
  core2_inst/psum_mem_instance/N97 (net)        1        0.001               0.000      0.683 r
  core2_inst/psum_mem_instance/Q_reg_28_/D (DFQD1)                 0.028     0.000      0.683 r
  data arrival time                                                                     0.683

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/Q_reg_28_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.683
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.297


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/Q_reg_27_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U4/ZN (INVD0)                       0.027     0.020      0.221 f
  core2_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.221 f
  core2_inst/psum_mem_instance/U31/ZN (NR2XD0)                     0.034     0.029      0.250 r
  core2_inst/psum_mem_instance/n4 (net)         2        0.002               0.000      0.250 r
  core2_inst/psum_mem_instance/U6/ZN (CKND2D0)                     0.086     0.059      0.309 f
  core2_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.309 f
  core2_inst/psum_mem_instance/U22/ZN (NR2D2)                      0.390     0.234      0.543 r
  core2_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.543 r
  core2_inst/psum_mem_instance/U357/ZN (AOI22D0)                   0.105     0.061      0.604 f
  core2_inst/psum_mem_instance/n162 (net)       1        0.001               0.000      0.604 f
  core2_inst/psum_mem_instance/U358/Z (AN4D0)                      0.018     0.057      0.661 f
  core2_inst/psum_mem_instance/n166 (net)       1        0.001               0.000      0.661 f
  core2_inst/psum_mem_instance/U359/ZN (CKND2D0)                   0.028     0.022      0.683 r
  core2_inst/psum_mem_instance/N96 (net)        1        0.001               0.000      0.683 r
  core2_inst/psum_mem_instance/Q_reg_27_/D (DFQD1)                 0.028     0.000      0.683 r
  data arrival time                                                                     0.683

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/Q_reg_27_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.683
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.297


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/Q_reg_26_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U4/ZN (INVD0)                       0.027     0.020      0.221 f
  core2_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.221 f
  core2_inst/psum_mem_instance/U31/ZN (NR2XD0)                     0.034     0.029      0.250 r
  core2_inst/psum_mem_instance/n4 (net)         2        0.002               0.000      0.250 r
  core2_inst/psum_mem_instance/U6/ZN (CKND2D0)                     0.086     0.059      0.309 f
  core2_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.309 f
  core2_inst/psum_mem_instance/U22/ZN (NR2D2)                      0.390     0.234      0.543 r
  core2_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.543 r
  core2_inst/psum_mem_instance/U337/ZN (AOI22D0)                   0.105     0.061      0.604 f
  core2_inst/psum_mem_instance/n142 (net)       1        0.001               0.000      0.604 f
  core2_inst/psum_mem_instance/U338/Z (AN4D0)                      0.018     0.057      0.661 f
  core2_inst/psum_mem_instance/n146 (net)       1        0.001               0.000      0.661 f
  core2_inst/psum_mem_instance/U339/ZN (CKND2D0)                   0.028     0.022      0.683 r
  core2_inst/psum_mem_instance/N95 (net)        1        0.001               0.000      0.683 r
  core2_inst/psum_mem_instance/Q_reg_26_/D (DFQD1)                 0.028     0.000      0.683 r
  data arrival time                                                                     0.683

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/Q_reg_26_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.683
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.297


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/Q_reg_25_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U4/ZN (INVD0)                       0.027     0.020      0.221 f
  core2_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.221 f
  core2_inst/psum_mem_instance/U31/ZN (NR2XD0)                     0.034     0.029      0.250 r
  core2_inst/psum_mem_instance/n4 (net)         2        0.002               0.000      0.250 r
  core2_inst/psum_mem_instance/U6/ZN (CKND2D0)                     0.086     0.059      0.309 f
  core2_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.309 f
  core2_inst/psum_mem_instance/U22/ZN (NR2D2)                      0.390     0.234      0.543 r
  core2_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.543 r
  core2_inst/psum_mem_instance/U839/ZN (AOI22D0)                   0.105     0.061      0.604 f
  core2_inst/psum_mem_instance/n700 (net)       1        0.001               0.000      0.604 f
  core2_inst/psum_mem_instance/U78/Z (AN4D0)                       0.018     0.057      0.661 f
  core2_inst/psum_mem_instance/n704 (net)       1        0.001               0.000      0.661 f
  core2_inst/psum_mem_instance/U840/ZN (CKND2D0)                   0.028     0.022      0.683 r
  core2_inst/psum_mem_instance/N94 (net)        1        0.001               0.000      0.683 r
  core2_inst/psum_mem_instance/Q_reg_25_/D (DFQD1)                 0.028     0.000      0.683 r
  data arrival time                                                                     0.683

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/Q_reg_25_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.683
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.297


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/Q_reg_24_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U4/ZN (INVD0)                       0.027     0.020      0.221 f
  core2_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.221 f
  core2_inst/psum_mem_instance/U31/ZN (NR2XD0)                     0.034     0.029      0.250 r
  core2_inst/psum_mem_instance/n4 (net)         2        0.002               0.000      0.250 r
  core2_inst/psum_mem_instance/U6/ZN (CKND2D0)                     0.086     0.059      0.309 f
  core2_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.309 f
  core2_inst/psum_mem_instance/U22/ZN (NR2D2)                      0.390     0.234      0.543 r
  core2_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.543 r
  core2_inst/psum_mem_instance/U650/ZN (AOI22D0)                   0.105     0.061      0.604 f
  core2_inst/psum_mem_instance/n486 (net)       1        0.001               0.000      0.604 f
  core2_inst/psum_mem_instance/U76/Z (AN4D0)                       0.018     0.057      0.661 f
  core2_inst/psum_mem_instance/n490 (net)       1        0.001               0.000      0.661 f
  core2_inst/psum_mem_instance/U651/ZN (CKND2D0)                   0.028     0.022      0.683 r
  core2_inst/psum_mem_instance/N93 (net)        1        0.001               0.000      0.683 r
  core2_inst/psum_mem_instance/Q_reg_24_/D (DFQD1)                 0.028     0.000      0.683 r
  data arrival time                                                                     0.683

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/Q_reg_24_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.683
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.297


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/Q_reg_23_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U4/ZN (INVD0)                       0.027     0.020      0.221 f
  core2_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.221 f
  core2_inst/psum_mem_instance/U31/ZN (NR2XD0)                     0.034     0.029      0.250 r
  core2_inst/psum_mem_instance/n4 (net)         2        0.002               0.000      0.250 r
  core2_inst/psum_mem_instance/U6/ZN (CKND2D0)                     0.086     0.059      0.309 f
  core2_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.309 f
  core2_inst/psum_mem_instance/U22/ZN (NR2D2)                      0.390     0.234      0.543 r
  core2_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.543 r
  core2_inst/psum_mem_instance/U452/ZN (AOI22D0)                   0.105     0.061      0.604 f
  core2_inst/psum_mem_instance/n262 (net)       1        0.001               0.000      0.604 f
  core2_inst/psum_mem_instance/U74/Z (AN4D0)                       0.018     0.057      0.661 f
  core2_inst/psum_mem_instance/n266 (net)       1        0.001               0.000      0.661 f
  core2_inst/psum_mem_instance/U453/ZN (CKND2D0)                   0.028     0.022      0.683 r
  core2_inst/psum_mem_instance/N92 (net)        1        0.001               0.000      0.683 r
  core2_inst/psum_mem_instance/Q_reg_23_/D (DFQD1)                 0.028     0.000      0.683 r
  data arrival time                                                                     0.683

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/Q_reg_23_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.683
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.297


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/Q_reg_22_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U4/ZN (INVD0)                       0.027     0.020      0.221 f
  core2_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.221 f
  core2_inst/psum_mem_instance/U31/ZN (NR2XD0)                     0.034     0.029      0.250 r
  core2_inst/psum_mem_instance/n4 (net)         2        0.002               0.000      0.250 r
  core2_inst/psum_mem_instance/U6/ZN (CKND2D0)                     0.086     0.059      0.309 f
  core2_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.309 f
  core2_inst/psum_mem_instance/U22/ZN (NR2D2)                      0.390     0.234      0.543 r
  core2_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.543 r
  core2_inst/psum_mem_instance/U605/ZN (AOI22D0)                   0.105     0.061      0.604 f
  core2_inst/psum_mem_instance/n436 (net)       1        0.001               0.000      0.604 f
  core2_inst/psum_mem_instance/U72/Z (AN4D0)                       0.018     0.057      0.661 f
  core2_inst/psum_mem_instance/n440 (net)       1        0.001               0.000      0.661 f
  core2_inst/psum_mem_instance/U606/ZN (CKND2D0)                   0.028     0.022      0.683 r
  core2_inst/psum_mem_instance/N91 (net)        1        0.001               0.000      0.683 r
  core2_inst/psum_mem_instance/Q_reg_22_/D (DFQD1)                 0.028     0.000      0.683 r
  data arrival time                                                                     0.683

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/Q_reg_22_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.683
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.297


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/Q_reg_21_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U4/ZN (INVD0)                       0.027     0.020      0.221 f
  core2_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.221 f
  core2_inst/psum_mem_instance/U31/ZN (NR2XD0)                     0.034     0.029      0.250 r
  core2_inst/psum_mem_instance/n4 (net)         2        0.002               0.000      0.250 r
  core2_inst/psum_mem_instance/U6/ZN (CKND2D0)                     0.086     0.059      0.309 f
  core2_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.309 f
  core2_inst/psum_mem_instance/U22/ZN (NR2D2)                      0.390     0.234      0.543 r
  core2_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.543 r
  core2_inst/psum_mem_instance/U821/ZN (AOI22D0)                   0.105     0.061      0.604 f
  core2_inst/psum_mem_instance/n678 (net)       1        0.001               0.000      0.604 f
  core2_inst/psum_mem_instance/U70/Z (AN4D0)                       0.018     0.057      0.661 f
  core2_inst/psum_mem_instance/n682 (net)       1        0.001               0.000      0.661 f
  core2_inst/psum_mem_instance/U822/ZN (CKND2D0)                   0.028     0.022      0.683 r
  core2_inst/psum_mem_instance/N90 (net)        1        0.001               0.000      0.683 r
  core2_inst/psum_mem_instance/Q_reg_21_/D (DFQD1)                 0.028     0.000      0.683 r
  data arrival time                                                                     0.683

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/Q_reg_21_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.683
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.297


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/Q_reg_20_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U4/ZN (INVD0)                       0.027     0.020      0.221 f
  core2_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.221 f
  core2_inst/psum_mem_instance/U31/ZN (NR2XD0)                     0.034     0.029      0.250 r
  core2_inst/psum_mem_instance/n4 (net)         2        0.002               0.000      0.250 r
  core2_inst/psum_mem_instance/U6/ZN (CKND2D0)                     0.086     0.059      0.309 f
  core2_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.309 f
  core2_inst/psum_mem_instance/U22/ZN (NR2D2)                      0.390     0.234      0.543 r
  core2_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.543 r
  core2_inst/psum_mem_instance/U434/ZN (AOI22D0)                   0.105     0.061      0.604 f
  core2_inst/psum_mem_instance/n242 (net)       1        0.001               0.000      0.604 f
  core2_inst/psum_mem_instance/U68/Z (AN4D0)                       0.018     0.057      0.661 f
  core2_inst/psum_mem_instance/n246 (net)       1        0.001               0.000      0.661 f
  core2_inst/psum_mem_instance/U435/ZN (CKND2D0)                   0.028     0.022      0.683 r
  core2_inst/psum_mem_instance/N89 (net)        1        0.001               0.000      0.683 r
  core2_inst/psum_mem_instance/Q_reg_20_/D (DFQD1)                 0.028     0.000      0.683 r
  data arrival time                                                                     0.683

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/Q_reg_20_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.683
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.297


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/Q_reg_19_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U4/ZN (INVD0)                       0.027     0.020      0.221 f
  core2_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.221 f
  core2_inst/psum_mem_instance/U31/ZN (NR2XD0)                     0.034     0.029      0.250 r
  core2_inst/psum_mem_instance/n4 (net)         2        0.002               0.000      0.250 r
  core2_inst/psum_mem_instance/U6/ZN (CKND2D0)                     0.086     0.059      0.309 f
  core2_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.309 f
  core2_inst/psum_mem_instance/U22/ZN (NR2D2)                      0.390     0.234      0.543 r
  core2_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.543 r
  core2_inst/psum_mem_instance/U596/ZN (AOI22D0)                   0.105     0.061      0.604 f
  core2_inst/psum_mem_instance/n426 (net)       1        0.001               0.000      0.604 f
  core2_inst/psum_mem_instance/U66/Z (AN4D0)                       0.018     0.057      0.661 f
  core2_inst/psum_mem_instance/n430 (net)       1        0.001               0.000      0.661 f
  core2_inst/psum_mem_instance/U597/ZN (CKND2D0)                   0.028     0.022      0.683 r
  core2_inst/psum_mem_instance/N88 (net)        1        0.001               0.000      0.683 r
  core2_inst/psum_mem_instance/Q_reg_19_/D (DFQD1)                 0.028     0.000      0.683 r
  data arrival time                                                                     0.683

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/Q_reg_19_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.683
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.297


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/Q_reg_18_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U4/ZN (INVD0)                       0.027     0.020      0.221 f
  core2_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.221 f
  core2_inst/psum_mem_instance/U31/ZN (NR2XD0)                     0.034     0.029      0.250 r
  core2_inst/psum_mem_instance/n4 (net)         2        0.002               0.000      0.250 r
  core2_inst/psum_mem_instance/U6/ZN (CKND2D0)                     0.086     0.059      0.309 f
  core2_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.309 f
  core2_inst/psum_mem_instance/U22/ZN (NR2D2)                      0.390     0.234      0.543 r
  core2_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.543 r
  core2_inst/psum_mem_instance/U587/ZN (AOI22D0)                   0.105     0.061      0.604 f
  core2_inst/psum_mem_instance/n416 (net)       1        0.001               0.000      0.604 f
  core2_inst/psum_mem_instance/U64/Z (AN4D0)                       0.018     0.057      0.661 f
  core2_inst/psum_mem_instance/n420 (net)       1        0.001               0.000      0.661 f
  core2_inst/psum_mem_instance/U588/ZN (CKND2D0)                   0.028     0.022      0.683 r
  core2_inst/psum_mem_instance/N87 (net)        1        0.001               0.000      0.683 r
  core2_inst/psum_mem_instance/Q_reg_18_/D (DFQD1)                 0.028     0.000      0.683 r
  data arrival time                                                                     0.683

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/Q_reg_18_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.683
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.297


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/Q_reg_17_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U4/ZN (INVD0)                       0.027     0.020      0.221 f
  core2_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.221 f
  core2_inst/psum_mem_instance/U31/ZN (NR2XD0)                     0.034     0.029      0.250 r
  core2_inst/psum_mem_instance/n4 (net)         2        0.002               0.000      0.250 r
  core2_inst/psum_mem_instance/U6/ZN (CKND2D0)                     0.086     0.059      0.309 f
  core2_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.309 f
  core2_inst/psum_mem_instance/U22/ZN (NR2D2)                      0.390     0.234      0.543 r
  core2_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.543 r
  core2_inst/psum_mem_instance/U377/ZN (AOI22D0)                   0.105     0.061      0.604 f
  core2_inst/psum_mem_instance/n182 (net)       1        0.001               0.000      0.604 f
  core2_inst/psum_mem_instance/U378/Z (AN4D0)                      0.018     0.057      0.661 f
  core2_inst/psum_mem_instance/n186 (net)       1        0.001               0.000      0.661 f
  core2_inst/psum_mem_instance/U379/ZN (CKND2D0)                   0.028     0.022      0.683 r
  core2_inst/psum_mem_instance/N86 (net)        1        0.001               0.000      0.683 r
  core2_inst/psum_mem_instance/Q_reg_17_/D (DFQD1)                 0.028     0.000      0.683 r
  data arrival time                                                                     0.683

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/Q_reg_17_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.683
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.297


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/Q_reg_16_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U4/ZN (INVD0)                       0.027     0.020      0.221 f
  core2_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.221 f
  core2_inst/psum_mem_instance/U31/ZN (NR2XD0)                     0.034     0.029      0.250 r
  core2_inst/psum_mem_instance/n4 (net)         2        0.002               0.000      0.250 r
  core2_inst/psum_mem_instance/U6/ZN (CKND2D0)                     0.086     0.059      0.309 f
  core2_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.309 f
  core2_inst/psum_mem_instance/U22/ZN (NR2D2)                      0.390     0.234      0.543 r
  core2_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.543 r
  core2_inst/psum_mem_instance/U416/ZN (AOI22D0)                   0.105     0.061      0.604 f
  core2_inst/psum_mem_instance/n222 (net)       1        0.001               0.000      0.604 f
  core2_inst/psum_mem_instance/U61/Z (AN4D0)                       0.018     0.057      0.661 f
  core2_inst/psum_mem_instance/n226 (net)       1        0.001               0.000      0.661 f
  core2_inst/psum_mem_instance/U417/ZN (CKND2D0)                   0.028     0.022      0.683 r
  core2_inst/psum_mem_instance/N85 (net)        1        0.001               0.000      0.683 r
  core2_inst/psum_mem_instance/Q_reg_16_/D (DFQD1)                 0.028     0.000      0.683 r
  data arrival time                                                                     0.683

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/Q_reg_16_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.683
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.297


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/Q_reg_15_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U4/ZN (INVD0)                       0.027     0.020      0.221 f
  core2_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.221 f
  core2_inst/psum_mem_instance/U31/ZN (NR2XD0)                     0.034     0.029      0.250 r
  core2_inst/psum_mem_instance/n4 (net)         2        0.002               0.000      0.250 r
  core2_inst/psum_mem_instance/U6/ZN (CKND2D0)                     0.086     0.059      0.309 f
  core2_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.309 f
  core2_inst/psum_mem_instance/U22/ZN (NR2D2)                      0.390     0.234      0.543 r
  core2_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.543 r
  core2_inst/psum_mem_instance/U578/ZN (AOI22D0)                   0.105     0.061      0.604 f
  core2_inst/psum_mem_instance/n406 (net)       1        0.001               0.000      0.604 f
  core2_inst/psum_mem_instance/U59/Z (AN4D0)                       0.018     0.057      0.661 f
  core2_inst/psum_mem_instance/n410 (net)       1        0.001               0.000      0.661 f
  core2_inst/psum_mem_instance/U579/ZN (CKND2D0)                   0.028     0.022      0.683 r
  core2_inst/psum_mem_instance/N84 (net)        1        0.001               0.000      0.683 r
  core2_inst/psum_mem_instance/Q_reg_15_/D (DFQD1)                 0.028     0.000      0.683 r
  data arrival time                                                                     0.683

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/Q_reg_15_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.683
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.297


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/Q_reg_14_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U4/ZN (INVD0)                       0.027     0.020      0.221 f
  core2_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.221 f
  core2_inst/psum_mem_instance/U31/ZN (NR2XD0)                     0.034     0.029      0.250 r
  core2_inst/psum_mem_instance/n4 (net)         2        0.002               0.000      0.250 r
  core2_inst/psum_mem_instance/U6/ZN (CKND2D0)                     0.086     0.059      0.309 f
  core2_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.309 f
  core2_inst/psum_mem_instance/U22/ZN (NR2D2)                      0.390     0.234      0.543 r
  core2_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.543 r
  core2_inst/psum_mem_instance/U794/ZN (AOI22D0)                   0.105     0.061      0.604 f
  core2_inst/psum_mem_instance/n646 (net)       1        0.001               0.000      0.604 f
  core2_inst/psum_mem_instance/U57/Z (AN4D0)                       0.018     0.057      0.661 f
  core2_inst/psum_mem_instance/n650 (net)       1        0.001               0.000      0.661 f
  core2_inst/psum_mem_instance/U795/ZN (CKND2D0)                   0.028     0.022      0.683 r
  core2_inst/psum_mem_instance/N83 (net)        1        0.001               0.000      0.683 r
  core2_inst/psum_mem_instance/Q_reg_14_/D (DFQD1)                 0.028     0.000      0.683 r
  data arrival time                                                                     0.683

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/Q_reg_14_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.683
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.297


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/Q_reg_13_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U4/ZN (INVD0)                       0.027     0.020      0.221 f
  core2_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.221 f
  core2_inst/psum_mem_instance/U31/ZN (NR2XD0)                     0.034     0.029      0.250 r
  core2_inst/psum_mem_instance/n4 (net)         2        0.002               0.000      0.250 r
  core2_inst/psum_mem_instance/U6/ZN (CKND2D0)                     0.086     0.059      0.309 f
  core2_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.309 f
  core2_inst/psum_mem_instance/U22/ZN (NR2D2)                      0.390     0.234      0.543 r
  core2_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.543 r
  core2_inst/psum_mem_instance/U347/ZN (AOI22D0)                   0.105     0.061      0.604 f
  core2_inst/psum_mem_instance/n152 (net)       1        0.001               0.000      0.604 f
  core2_inst/psum_mem_instance/U348/Z (AN4D0)                      0.018     0.057      0.661 f
  core2_inst/psum_mem_instance/n156 (net)       1        0.001               0.000      0.661 f
  core2_inst/psum_mem_instance/U349/ZN (CKND2D0)                   0.028     0.022      0.683 r
  core2_inst/psum_mem_instance/N82 (net)        1        0.001               0.000      0.683 r
  core2_inst/psum_mem_instance/Q_reg_13_/D (DFQD1)                 0.028     0.000      0.683 r
  data arrival time                                                                     0.683

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/Q_reg_13_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.683
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.297


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/Q_reg_12_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U4/ZN (INVD0)                       0.027     0.020      0.221 f
  core2_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.221 f
  core2_inst/psum_mem_instance/U31/ZN (NR2XD0)                     0.034     0.029      0.250 r
  core2_inst/psum_mem_instance/n4 (net)         2        0.002               0.000      0.250 r
  core2_inst/psum_mem_instance/U6/ZN (CKND2D0)                     0.086     0.059      0.309 f
  core2_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.309 f
  core2_inst/psum_mem_instance/U22/ZN (NR2D2)                      0.390     0.234      0.543 r
  core2_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.543 r
  core2_inst/psum_mem_instance/U560/ZN (AOI22D0)                   0.105     0.061      0.604 f
  core2_inst/psum_mem_instance/n386 (net)       1        0.001               0.000      0.604 f
  core2_inst/psum_mem_instance/U54/Z (AN4D0)                       0.018     0.057      0.661 f
  core2_inst/psum_mem_instance/n390 (net)       1        0.001               0.000      0.661 f
  core2_inst/psum_mem_instance/U561/ZN (CKND2D0)                   0.028     0.022      0.683 r
  core2_inst/psum_mem_instance/N81 (net)        1        0.001               0.000      0.683 r
  core2_inst/psum_mem_instance/Q_reg_12_/D (DFQD1)                 0.028     0.000      0.683 r
  data arrival time                                                                     0.683

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/Q_reg_12_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.683
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.297


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/Q_reg_11_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U4/ZN (INVD0)                       0.027     0.020      0.221 f
  core2_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.221 f
  core2_inst/psum_mem_instance/U31/ZN (NR2XD0)                     0.034     0.029      0.250 r
  core2_inst/psum_mem_instance/n4 (net)         2        0.002               0.000      0.250 r
  core2_inst/psum_mem_instance/U6/ZN (CKND2D0)                     0.086     0.059      0.309 f
  core2_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.309 f
  core2_inst/psum_mem_instance/U22/ZN (NR2D2)                      0.390     0.234      0.543 r
  core2_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.543 r
  core2_inst/psum_mem_instance/U515/ZN (AOI22D0)                   0.105     0.061      0.604 f
  core2_inst/psum_mem_instance/n336 (net)       1        0.001               0.000      0.604 f
  core2_inst/psum_mem_instance/U52/Z (AN4D0)                       0.018     0.057      0.661 f
  core2_inst/psum_mem_instance/n340 (net)       1        0.001               0.000      0.661 f
  core2_inst/psum_mem_instance/U516/ZN (CKND2D0)                   0.028     0.022      0.683 r
  core2_inst/psum_mem_instance/N80 (net)        1        0.001               0.000      0.683 r
  core2_inst/psum_mem_instance/Q_reg_11_/D (DFQD1)                 0.028     0.000      0.683 r
  data arrival time                                                                     0.683

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/Q_reg_11_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.683
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.297


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/Q_reg_10_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U4/ZN (INVD0)                       0.027     0.020      0.221 f
  core2_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.221 f
  core2_inst/psum_mem_instance/U31/ZN (NR2XD0)                     0.034     0.029      0.250 r
  core2_inst/psum_mem_instance/n4 (net)         2        0.002               0.000      0.250 r
  core2_inst/psum_mem_instance/U6/ZN (CKND2D0)                     0.086     0.059      0.309 f
  core2_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.309 f
  core2_inst/psum_mem_instance/U22/ZN (NR2D2)                      0.390     0.234      0.543 r
  core2_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.543 r
  core2_inst/psum_mem_instance/U506/ZN (AOI22D0)                   0.105     0.061      0.604 f
  core2_inst/psum_mem_instance/n326 (net)       1        0.001               0.000      0.604 f
  core2_inst/psum_mem_instance/U50/Z (AN4D0)                       0.018     0.057      0.661 f
  core2_inst/psum_mem_instance/n330 (net)       1        0.001               0.000      0.661 f
  core2_inst/psum_mem_instance/U507/ZN (CKND2D0)                   0.028     0.022      0.683 r
  core2_inst/psum_mem_instance/N79 (net)        1        0.001               0.000      0.683 r
  core2_inst/psum_mem_instance/Q_reg_10_/D (DFQD1)                 0.028     0.000      0.683 r
  data arrival time                                                                     0.683

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/Q_reg_10_/CP (DFQD1)                          0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.683
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.297


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/Q_reg_9_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U4/ZN (INVD0)                       0.027     0.020      0.221 f
  core2_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.221 f
  core2_inst/psum_mem_instance/U31/ZN (NR2XD0)                     0.034     0.029      0.250 r
  core2_inst/psum_mem_instance/n4 (net)         2        0.002               0.000      0.250 r
  core2_inst/psum_mem_instance/U6/ZN (CKND2D0)                     0.086     0.059      0.309 f
  core2_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.309 f
  core2_inst/psum_mem_instance/U22/ZN (NR2D2)                      0.390     0.234      0.543 r
  core2_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.543 r
  core2_inst/psum_mem_instance/U425/ZN (AOI22D0)                   0.105     0.061      0.604 f
  core2_inst/psum_mem_instance/n232 (net)       1        0.001               0.000      0.604 f
  core2_inst/psum_mem_instance/U48/Z (AN4D0)                       0.018     0.057      0.661 f
  core2_inst/psum_mem_instance/n236 (net)       1        0.001               0.000      0.661 f
  core2_inst/psum_mem_instance/U426/ZN (CKND2D0)                   0.028     0.022      0.683 r
  core2_inst/psum_mem_instance/N78 (net)        1        0.001               0.000      0.683 r
  core2_inst/psum_mem_instance/Q_reg_9_/D (DFQD1)                  0.028     0.000      0.683 r
  data arrival time                                                                     0.683

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/Q_reg_9_/CP (DFQD1)                           0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.683
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.297


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/Q_reg_8_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U4/ZN (INVD0)                       0.027     0.020      0.221 f
  core2_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.221 f
  core2_inst/psum_mem_instance/U31/ZN (NR2XD0)                     0.034     0.029      0.250 r
  core2_inst/psum_mem_instance/n4 (net)         2        0.002               0.000      0.250 r
  core2_inst/psum_mem_instance/U6/ZN (CKND2D0)                     0.086     0.059      0.309 f
  core2_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.309 f
  core2_inst/psum_mem_instance/U22/ZN (NR2D2)                      0.390     0.234      0.543 r
  core2_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.543 r
  core2_inst/psum_mem_instance/U237/ZN (AOI22D0)                   0.105     0.061      0.604 f
  core2_inst/psum_mem_instance/n42 (net)        1        0.001               0.000      0.604 f
  core2_inst/psum_mem_instance/U238/Z (AN4D0)                      0.018     0.057      0.661 f
  core2_inst/psum_mem_instance/n46 (net)        1        0.001               0.000      0.661 f
  core2_inst/psum_mem_instance/U239/ZN (CKND2D0)                   0.028     0.022      0.683 r
  core2_inst/psum_mem_instance/N77 (net)        1        0.001               0.000      0.683 r
  core2_inst/psum_mem_instance/Q_reg_8_/D (DFQD1)                  0.028     0.000      0.683 r
  data arrival time                                                                     0.683

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/Q_reg_8_/CP (DFQD1)                           0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.683
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.297


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/Q_reg_7_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U4/ZN (INVD0)                       0.027     0.020      0.221 f
  core2_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.221 f
  core2_inst/psum_mem_instance/U31/ZN (NR2XD0)                     0.034     0.029      0.250 r
  core2_inst/psum_mem_instance/n4 (net)         2        0.002               0.000      0.250 r
  core2_inst/psum_mem_instance/U6/ZN (CKND2D0)                     0.086     0.059      0.309 f
  core2_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.309 f
  core2_inst/psum_mem_instance/U22/ZN (NR2D2)                      0.390     0.234      0.543 r
  core2_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.543 r
  core2_inst/psum_mem_instance/U470/ZN (AOI22D0)                   0.105     0.061      0.604 f
  core2_inst/psum_mem_instance/n286 (net)       1        0.001               0.000      0.604 f
  core2_inst/psum_mem_instance/U45/Z (AN4D0)                       0.018     0.057      0.661 f
  core2_inst/psum_mem_instance/n290 (net)       1        0.001               0.000      0.661 f
  core2_inst/psum_mem_instance/U471/ZN (CKND2D0)                   0.028     0.022      0.683 r
  core2_inst/psum_mem_instance/N76 (net)        1        0.001               0.000      0.683 r
  core2_inst/psum_mem_instance/Q_reg_7_/D (DFQD1)                  0.028     0.000      0.683 r
  data arrival time                                                                     0.683

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/Q_reg_7_/CP (DFQD1)                           0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.683
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.297


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/Q_reg_6_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U4/ZN (INVD0)                       0.027     0.020      0.221 f
  core2_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.221 f
  core2_inst/psum_mem_instance/U31/ZN (NR2XD0)                     0.034     0.029      0.250 r
  core2_inst/psum_mem_instance/n4 (net)         2        0.002               0.000      0.250 r
  core2_inst/psum_mem_instance/U6/ZN (CKND2D0)                     0.086     0.059      0.309 f
  core2_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.309 f
  core2_inst/psum_mem_instance/U22/ZN (NR2D2)                      0.390     0.234      0.543 r
  core2_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.543 r
  core2_inst/psum_mem_instance/U479/ZN (AOI22D0)                   0.105     0.061      0.604 f
  core2_inst/psum_mem_instance/n296 (net)       1        0.001               0.000      0.604 f
  core2_inst/psum_mem_instance/U43/Z (AN4D0)                       0.018     0.057      0.661 f
  core2_inst/psum_mem_instance/n300 (net)       1        0.001               0.000      0.661 f
  core2_inst/psum_mem_instance/U480/ZN (CKND2D0)                   0.028     0.022      0.683 r
  core2_inst/psum_mem_instance/N75 (net)        1        0.001               0.000      0.683 r
  core2_inst/psum_mem_instance/Q_reg_6_/D (DFQD1)                  0.028     0.000      0.683 r
  data arrival time                                                                     0.683

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/Q_reg_6_/CP (DFQD1)                           0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.683
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.297


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/Q_reg_5_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U4/ZN (INVD0)                       0.027     0.020      0.221 f
  core2_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.221 f
  core2_inst/psum_mem_instance/U31/ZN (NR2XD0)                     0.034     0.029      0.250 r
  core2_inst/psum_mem_instance/n4 (net)         2        0.002               0.000      0.250 r
  core2_inst/psum_mem_instance/U6/ZN (CKND2D0)                     0.086     0.059      0.309 f
  core2_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.309 f
  core2_inst/psum_mem_instance/U22/ZN (NR2D2)                      0.390     0.234      0.543 r
  core2_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.543 r
  core2_inst/psum_mem_instance/U247/ZN (AOI22D0)                   0.105     0.061      0.604 f
  core2_inst/psum_mem_instance/n52 (net)        1        0.001               0.000      0.604 f
  core2_inst/psum_mem_instance/U248/Z (AN4D0)                      0.018     0.057      0.661 f
  core2_inst/psum_mem_instance/n56 (net)        1        0.001               0.000      0.661 f
  core2_inst/psum_mem_instance/U249/ZN (CKND2D0)                   0.028     0.022      0.683 r
  core2_inst/psum_mem_instance/N74 (net)        1        0.001               0.000      0.683 r
  core2_inst/psum_mem_instance/Q_reg_5_/D (DFQD1)                  0.028     0.000      0.683 r
  data arrival time                                                                     0.683

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/Q_reg_5_/CP (DFQD1)                           0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.683
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.297


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/Q_reg_4_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U4/ZN (INVD0)                       0.027     0.020      0.221 f
  core2_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.221 f
  core2_inst/psum_mem_instance/U31/ZN (NR2XD0)                     0.034     0.029      0.250 r
  core2_inst/psum_mem_instance/n4 (net)         2        0.002               0.000      0.250 r
  core2_inst/psum_mem_instance/U6/ZN (CKND2D0)                     0.086     0.059      0.309 f
  core2_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.309 f
  core2_inst/psum_mem_instance/U22/ZN (NR2D2)                      0.390     0.234      0.543 r
  core2_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.543 r
  core2_inst/psum_mem_instance/U461/ZN (AOI22D0)                   0.105     0.061      0.604 f
  core2_inst/psum_mem_instance/n276 (net)       1        0.001               0.000      0.604 f
  core2_inst/psum_mem_instance/U40/Z (AN4D0)                       0.018     0.057      0.661 f
  core2_inst/psum_mem_instance/n280 (net)       1        0.001               0.000      0.661 f
  core2_inst/psum_mem_instance/U462/ZN (CKND2D0)                   0.028     0.022      0.683 r
  core2_inst/psum_mem_instance/N73 (net)        1        0.001               0.000      0.683 r
  core2_inst/psum_mem_instance/Q_reg_4_/D (DFQD1)                  0.028     0.000      0.683 r
  data arrival time                                                                     0.683

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/Q_reg_4_/CP (DFQD1)                           0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.683
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.297


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/Q_reg_3_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U4/ZN (INVD0)                       0.027     0.020      0.221 f
  core2_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.221 f
  core2_inst/psum_mem_instance/U31/ZN (NR2XD0)                     0.034     0.029      0.250 r
  core2_inst/psum_mem_instance/n4 (net)         2        0.002               0.000      0.250 r
  core2_inst/psum_mem_instance/U6/ZN (CKND2D0)                     0.086     0.059      0.309 f
  core2_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.309 f
  core2_inst/psum_mem_instance/U22/ZN (NR2D2)                      0.390     0.234      0.543 r
  core2_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.543 r
  core2_inst/psum_mem_instance/U227/ZN (AOI22D0)                   0.105     0.061      0.604 f
  core2_inst/psum_mem_instance/n32 (net)        1        0.001               0.000      0.604 f
  core2_inst/psum_mem_instance/U228/Z (AN4D0)                      0.018     0.057      0.661 f
  core2_inst/psum_mem_instance/n36 (net)        1        0.001               0.000      0.661 f
  core2_inst/psum_mem_instance/U229/ZN (CKND2D0)                   0.028     0.022      0.683 r
  core2_inst/psum_mem_instance/N72 (net)        1        0.001               0.000      0.683 r
  core2_inst/psum_mem_instance/Q_reg_3_/D (DFQD1)                  0.028     0.000      0.683 r
  data arrival time                                                                     0.683

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/Q_reg_3_/CP (DFQD1)                           0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.683
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.297


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/Q_reg_2_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U4/ZN (INVD0)                       0.027     0.020      0.221 f
  core2_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.221 f
  core2_inst/psum_mem_instance/U31/ZN (NR2XD0)                     0.034     0.029      0.250 r
  core2_inst/psum_mem_instance/n4 (net)         2        0.002               0.000      0.250 r
  core2_inst/psum_mem_instance/U6/ZN (CKND2D0)                     0.086     0.059      0.309 f
  core2_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.309 f
  core2_inst/psum_mem_instance/U22/ZN (NR2D2)                      0.390     0.234      0.543 r
  core2_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.543 r
  core2_inst/psum_mem_instance/U277/ZN (AOI22D0)                   0.105     0.061      0.604 f
  core2_inst/psum_mem_instance/n82 (net)        1        0.001               0.000      0.604 f
  core2_inst/psum_mem_instance/U278/Z (AN4D0)                      0.018     0.057      0.661 f
  core2_inst/psum_mem_instance/n86 (net)        1        0.001               0.000      0.661 f
  core2_inst/psum_mem_instance/U279/ZN (CKND2D0)                   0.028     0.022      0.683 r
  core2_inst/psum_mem_instance/N71 (net)        1        0.001               0.000      0.683 r
  core2_inst/psum_mem_instance/Q_reg_2_/D (DFQD1)                  0.028     0.000      0.683 r
  data arrival time                                                                     0.683

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/Q_reg_2_/CP (DFQD1)                           0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.683
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.297


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/Q_reg_1_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U4/ZN (INVD0)                       0.027     0.020      0.221 f
  core2_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.221 f
  core2_inst/psum_mem_instance/U31/ZN (NR2XD0)                     0.034     0.029      0.250 r
  core2_inst/psum_mem_instance/n4 (net)         2        0.002               0.000      0.250 r
  core2_inst/psum_mem_instance/U6/ZN (CKND2D0)                     0.086     0.059      0.309 f
  core2_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.309 f
  core2_inst/psum_mem_instance/U22/ZN (NR2D2)                      0.390     0.234      0.543 r
  core2_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.543 r
  core2_inst/psum_mem_instance/U257/ZN (AOI22D0)                   0.105     0.061      0.604 f
  core2_inst/psum_mem_instance/n62 (net)        1        0.001               0.000      0.604 f
  core2_inst/psum_mem_instance/U258/Z (AN4D0)                      0.018     0.057      0.661 f
  core2_inst/psum_mem_instance/n66 (net)        1        0.001               0.000      0.661 f
  core2_inst/psum_mem_instance/U259/ZN (CKND2D0)                   0.028     0.022      0.683 r
  core2_inst/psum_mem_instance/N70 (net)        1        0.001               0.000      0.683 r
  core2_inst/psum_mem_instance/Q_reg_1_/D (DFQD1)                  0.028     0.000      0.683 r
  data arrival time                                                                     0.683

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/Q_reg_1_/CP (DFQD1)                           0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.683
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.297


  Startpoint: inst_core2[11]
              (input port clocked by clk2)
  Endpoint: core2_inst/psum_mem_instance/Q_reg_0_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit88_0 ZeroWireload       tcbn65gplustc
  dualcore           ZeroWireload          tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst_core2[11] (in)                                              0.011     0.002      0.202 r
  inst_core2[11] (net)                          4        0.004               0.000      0.202 r
  core2_inst/inst[11] (core_col8_bw4_pr8_bw_psum11_0)                        0.000      0.202 r
  core2_inst/inst[11] (net)                              0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (sram_w16_sram_bit88_0)                  0.000      0.202 r
  core2_inst/psum_mem_instance/A[3] (net)                0.004               0.000      0.202 r
  core2_inst/psum_mem_instance/U4/ZN (INVD0)                       0.027     0.020      0.221 f
  core2_inst/psum_mem_instance/n5 (net)         3        0.003               0.000      0.221 f
  core2_inst/psum_mem_instance/U31/ZN (NR2XD0)                     0.034     0.029      0.250 r
  core2_inst/psum_mem_instance/n4 (net)         2        0.002               0.000      0.250 r
  core2_inst/psum_mem_instance/U6/ZN (CKND2D0)                     0.086     0.059      0.309 f
  core2_inst/psum_mem_instance/n21 (net)        4        0.007               0.000      0.309 f
  core2_inst/psum_mem_instance/U22/ZN (NR2D2)                      0.390     0.234      0.543 r
  core2_inst/psum_mem_instance/n275 (net)      88        0.070               0.000      0.543 r
  core2_inst/psum_mem_instance/U267/ZN (AOI22D0)                   0.105     0.061      0.604 f
  core2_inst/psum_mem_instance/n72 (net)        1        0.001               0.000      0.604 f
  core2_inst/psum_mem_instance/U268/Z (AN4D0)                      0.018     0.057      0.661 f
  core2_inst/psum_mem_instance/n76 (net)        1        0.001               0.000      0.661 f
  core2_inst/psum_mem_instance/U269/ZN (CKND2D0)                   0.028     0.022      0.683 r
  core2_inst/psum_mem_instance/N69 (net)        1        0.001               0.000      0.683 r
  core2_inst/psum_mem_instance/Q_reg_0_/D (DFQD1)                  0.028     0.000      0.683 r
  data arrival time                                                                     0.683

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/psum_mem_instance/Q_reg_0_/CP (DFQD1)                           0.000      1.000 r
  library setup time                                                        -0.020      0.980
  data required time                                                                    0.980
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.980
  data arrival time                                                                    -0.683
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.297


  Startpoint: core_gate2 (input port clocked by clk2)
  Endpoint: gclk_inst2/gate_en_reg
            (negative level-sensitive latch clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dualcore           ZeroWireload          tcbn65gplustc
  clk_gate_0         ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk2 (rise edge)                                      0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  core_gate2 (in)                                   0.009     0.000      0.200 r
  core_gate2 (net)               1        0.001               0.000      0.200 r
  gclk_inst2/gate (clk_gate_0)                                0.000      0.200 r
  gclk_inst2/gate (net)                   0.001               0.000      0.200 r
  gclk_inst2/gate_en_reg/D (LNQD1)                  0.009     0.000      0.200 r
  data arrival time                                                      0.200

  clock clk2 (fall edge)                                      0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  gclk_inst2/gate_en_reg/EN (LNQD1)                           0.000      0.500 f
  time borrowed from endpoint                                 0.000      0.500
  data required time                                                     0.500
  -------------------------------------------------------------------------------
  data required time                                                     0.500
  data arrival time                                                     -0.200
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.300

  Time Borrowing Information
  -------------------------------------------------------------------
  clk2 nominal pulse width                                    0.500   
  library setup time                                         -0.028   
  -------------------------------------------------------------------
  max time borrow                                             0.472   
  actual time borrow                                          0.000   
  -------------------------------------------------------------------


  Startpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/add1_reg_l2_reg_1_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: core2_inst/ofifo_inst/col_idx_1__fifo_instance/q3_reg_10_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_mac_col_bw4_bw_psum11_pr8_col_id2_0_0 ZeroWireload tcbn65gplustc
  mac_col_bw4_bw_psum11_pr8_col_id2_0 ZeroWireload tcbn65gplustc
  fifo_depth8_bw11_simd1_6 ZeroWireload    tcbn65gplustc
  ofifo_col8_bw11_0  ZeroWireload          tcbn65gplustc
  mac_array_col8_bw4_bw_psum11_pr8_0 ZeroWireload tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/add1_reg_l2_reg_1_/CP (DFQD1)    0.000    0.000    0.000 r
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/add1_reg_l2_reg_1_/Q (DFQD1)    0.012    0.076    0.076 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/add1_reg_l2[1] (net)     1    0.001    0.000    0.076 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_U10/CO (FA1D0)    0.025    0.096    0.172 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_n9 (net)     1    0.001    0.000    0.172 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_U9/CO (FA1D0)    0.025    0.053    0.225 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_n8 (net)     1    0.001    0.000    0.225 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_U8/CO (FA1D0)    0.025    0.053    0.278 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_n7 (net)     1    0.001    0.000    0.278 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_U7/CO (FA1D0)    0.025    0.053    0.331 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_n6 (net)     1    0.001    0.000    0.331 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_U6/CO (FA1D0)    0.025    0.053    0.384 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_n5 (net)     1    0.001    0.000    0.384 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_U5/CO (FA1D0)    0.025    0.053    0.437 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_n4 (net)     1    0.001    0.000    0.437 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_U4/CO (FA1D0)    0.025    0.053    0.490 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_n3 (net)     1    0.001    0.000    0.490 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_U3/CO (FA1D0)    0.025    0.053    0.542 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_n2 (net)     1    0.001    0.000    0.542 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_U2/CO (FA1D0)    0.022    0.050    0.592 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_n1 (net)     1    0.001    0.000    0.592 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/U3/ZN (INVD0)    0.101    0.061    0.653 r
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/out[10] (net)     8    0.009    0.000    0.653 r
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/out[10] (mac_col_bw4_bw_psum11_pr8_col_id2_0)    0.000    0.653 r
  core2_inst/mac_array_instance/out[21] (net)            0.009               0.000      0.653 r
  core2_inst/mac_array_instance/out[21] (mac_array_col8_bw4_bw_psum11_pr8_0)    0.000    0.653 r
  core2_inst/array_out[21] (net)                         0.009               0.000      0.653 r
  core2_inst/ofifo_inst/in[21] (ofifo_col8_bw11_0)                           0.000      0.653 r
  core2_inst/ofifo_inst/in[21] (net)                     0.009               0.000      0.653 r
  core2_inst/ofifo_inst/col_idx_1__fifo_instance/in[10] (fifo_depth8_bw11_simd1_6)    0.000    0.653 r
  core2_inst/ofifo_inst/col_idx_1__fifo_instance/in[10] (net)    0.009       0.000      0.653 r
  core2_inst/ofifo_inst/col_idx_1__fifo_instance/q3_reg_10_/D (DFQD1)    0.101    0.000    0.653 r
  data arrival time                                                                     0.653

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/ofifo_inst/col_idx_1__fifo_instance/q3_reg_10_/CP (DFQD1)       0.000      1.000 r
  library setup time                                                        -0.029      0.971
  data required time                                                                    0.971
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.971
  data arrival time                                                                    -0.653
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.318


  Startpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/add1_reg_l2_reg_1_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: core2_inst/ofifo_inst/col_idx_1__fifo_instance/q2_reg_10_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_mac_col_bw4_bw_psum11_pr8_col_id2_0_0 ZeroWireload tcbn65gplustc
  mac_col_bw4_bw_psum11_pr8_col_id2_0 ZeroWireload tcbn65gplustc
  fifo_depth8_bw11_simd1_6 ZeroWireload    tcbn65gplustc
  ofifo_col8_bw11_0  ZeroWireload          tcbn65gplustc
  mac_array_col8_bw4_bw_psum11_pr8_0 ZeroWireload tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/add1_reg_l2_reg_1_/CP (DFQD1)    0.000    0.000    0.000 r
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/add1_reg_l2_reg_1_/Q (DFQD1)    0.012    0.076    0.076 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/add1_reg_l2[1] (net)     1    0.001    0.000    0.076 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_U10/CO (FA1D0)    0.025    0.096    0.172 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_n9 (net)     1    0.001    0.000    0.172 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_U9/CO (FA1D0)    0.025    0.053    0.225 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_n8 (net)     1    0.001    0.000    0.225 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_U8/CO (FA1D0)    0.025    0.053    0.278 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_n7 (net)     1    0.001    0.000    0.278 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_U7/CO (FA1D0)    0.025    0.053    0.331 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_n6 (net)     1    0.001    0.000    0.331 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_U6/CO (FA1D0)    0.025    0.053    0.384 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_n5 (net)     1    0.001    0.000    0.384 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_U5/CO (FA1D0)    0.025    0.053    0.437 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_n4 (net)     1    0.001    0.000    0.437 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_U4/CO (FA1D0)    0.025    0.053    0.490 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_n3 (net)     1    0.001    0.000    0.490 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_U3/CO (FA1D0)    0.025    0.053    0.542 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_n2 (net)     1    0.001    0.000    0.542 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_U2/CO (FA1D0)    0.022    0.050    0.592 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_n1 (net)     1    0.001    0.000    0.592 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/U3/ZN (INVD0)    0.101    0.061    0.653 r
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/out[10] (net)     8    0.009    0.000    0.653 r
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/out[10] (mac_col_bw4_bw_psum11_pr8_col_id2_0)    0.000    0.653 r
  core2_inst/mac_array_instance/out[21] (net)            0.009               0.000      0.653 r
  core2_inst/mac_array_instance/out[21] (mac_array_col8_bw4_bw_psum11_pr8_0)    0.000    0.653 r
  core2_inst/array_out[21] (net)                         0.009               0.000      0.653 r
  core2_inst/ofifo_inst/in[21] (ofifo_col8_bw11_0)                           0.000      0.653 r
  core2_inst/ofifo_inst/in[21] (net)                     0.009               0.000      0.653 r
  core2_inst/ofifo_inst/col_idx_1__fifo_instance/in[10] (fifo_depth8_bw11_simd1_6)    0.000    0.653 r
  core2_inst/ofifo_inst/col_idx_1__fifo_instance/in[10] (net)    0.009       0.000      0.653 r
  core2_inst/ofifo_inst/col_idx_1__fifo_instance/q2_reg_10_/D (DFQD1)    0.101    0.000    0.653 r
  data arrival time                                                                     0.653

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/ofifo_inst/col_idx_1__fifo_instance/q2_reg_10_/CP (DFQD1)       0.000      1.000 r
  library setup time                                                        -0.029      0.971
  data required time                                                                    0.971
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.971
  data arrival time                                                                    -0.653
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.318


  Startpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/add1_reg_l2_reg_1_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: core2_inst/ofifo_inst/col_idx_1__fifo_instance/q0_reg_10_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_mac_col_bw4_bw_psum11_pr8_col_id2_0_0 ZeroWireload tcbn65gplustc
  mac_col_bw4_bw_psum11_pr8_col_id2_0 ZeroWireload tcbn65gplustc
  fifo_depth8_bw11_simd1_6 ZeroWireload    tcbn65gplustc
  ofifo_col8_bw11_0  ZeroWireload          tcbn65gplustc
  mac_array_col8_bw4_bw_psum11_pr8_0 ZeroWireload tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/add1_reg_l2_reg_1_/CP (DFQD1)    0.000    0.000    0.000 r
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/add1_reg_l2_reg_1_/Q (DFQD1)    0.012    0.076    0.076 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/add1_reg_l2[1] (net)     1    0.001    0.000    0.076 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_U10/CO (FA1D0)    0.025    0.096    0.172 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_n9 (net)     1    0.001    0.000    0.172 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_U9/CO (FA1D0)    0.025    0.053    0.225 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_n8 (net)     1    0.001    0.000    0.225 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_U8/CO (FA1D0)    0.025    0.053    0.278 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_n7 (net)     1    0.001    0.000    0.278 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_U7/CO (FA1D0)    0.025    0.053    0.331 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_n6 (net)     1    0.001    0.000    0.331 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_U6/CO (FA1D0)    0.025    0.053    0.384 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_n5 (net)     1    0.001    0.000    0.384 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_U5/CO (FA1D0)    0.025    0.053    0.437 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_n4 (net)     1    0.001    0.000    0.437 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_U4/CO (FA1D0)    0.025    0.053    0.490 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_n3 (net)     1    0.001    0.000    0.490 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_U3/CO (FA1D0)    0.025    0.053    0.542 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_n2 (net)     1    0.001    0.000    0.542 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_U2/CO (FA1D0)    0.022    0.050    0.592 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_n1 (net)     1    0.001    0.000    0.592 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/U3/ZN (INVD0)    0.101    0.061    0.653 r
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/out[10] (net)     8    0.009    0.000    0.653 r
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/out[10] (mac_col_bw4_bw_psum11_pr8_col_id2_0)    0.000    0.653 r
  core2_inst/mac_array_instance/out[21] (net)            0.009               0.000      0.653 r
  core2_inst/mac_array_instance/out[21] (mac_array_col8_bw4_bw_psum11_pr8_0)    0.000    0.653 r
  core2_inst/array_out[21] (net)                         0.009               0.000      0.653 r
  core2_inst/ofifo_inst/in[21] (ofifo_col8_bw11_0)                           0.000      0.653 r
  core2_inst/ofifo_inst/in[21] (net)                     0.009               0.000      0.653 r
  core2_inst/ofifo_inst/col_idx_1__fifo_instance/in[10] (fifo_depth8_bw11_simd1_6)    0.000    0.653 r
  core2_inst/ofifo_inst/col_idx_1__fifo_instance/in[10] (net)    0.009       0.000      0.653 r
  core2_inst/ofifo_inst/col_idx_1__fifo_instance/q0_reg_10_/D (DFQD1)    0.101    0.000    0.653 r
  data arrival time                                                                     0.653

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/ofifo_inst/col_idx_1__fifo_instance/q0_reg_10_/CP (DFQD1)       0.000      1.000 r
  library setup time                                                        -0.029      0.971
  data required time                                                                    0.971
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.971
  data arrival time                                                                    -0.653
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.318


  Startpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/add1_reg_l2_reg_1_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: core2_inst/ofifo_inst/col_idx_1__fifo_instance/q1_reg_10_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_mac_col_bw4_bw_psum11_pr8_col_id2_0_0 ZeroWireload tcbn65gplustc
  mac_col_bw4_bw_psum11_pr8_col_id2_0 ZeroWireload tcbn65gplustc
  fifo_depth8_bw11_simd1_6 ZeroWireload    tcbn65gplustc
  ofifo_col8_bw11_0  ZeroWireload          tcbn65gplustc
  mac_array_col8_bw4_bw_psum11_pr8_0 ZeroWireload tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/add1_reg_l2_reg_1_/CP (DFQD1)    0.000    0.000    0.000 r
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/add1_reg_l2_reg_1_/Q (DFQD1)    0.012    0.076    0.076 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/add1_reg_l2[1] (net)     1    0.001    0.000    0.076 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_U10/CO (FA1D0)    0.025    0.096    0.172 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_n9 (net)     1    0.001    0.000    0.172 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_U9/CO (FA1D0)    0.025    0.053    0.225 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_n8 (net)     1    0.001    0.000    0.225 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_U8/CO (FA1D0)    0.025    0.053    0.278 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_n7 (net)     1    0.001    0.000    0.278 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_U7/CO (FA1D0)    0.025    0.053    0.331 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_n6 (net)     1    0.001    0.000    0.331 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_U6/CO (FA1D0)    0.025    0.053    0.384 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_n5 (net)     1    0.001    0.000    0.384 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_U5/CO (FA1D0)    0.025    0.053    0.437 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_n4 (net)     1    0.001    0.000    0.437 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_U4/CO (FA1D0)    0.025    0.053    0.490 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_n3 (net)     1    0.001    0.000    0.490 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_U3/CO (FA1D0)    0.025    0.053    0.542 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_n2 (net)     1    0.001    0.000    0.542 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_U2/CO (FA1D0)    0.022    0.050    0.592 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_n1 (net)     1    0.001    0.000    0.592 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/U3/ZN (INVD0)    0.101    0.061    0.653 r
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/out[10] (net)     8    0.009    0.000    0.653 r
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/out[10] (mac_col_bw4_bw_psum11_pr8_col_id2_0)    0.000    0.653 r
  core2_inst/mac_array_instance/out[21] (net)            0.009               0.000      0.653 r
  core2_inst/mac_array_instance/out[21] (mac_array_col8_bw4_bw_psum11_pr8_0)    0.000    0.653 r
  core2_inst/array_out[21] (net)                         0.009               0.000      0.653 r
  core2_inst/ofifo_inst/in[21] (ofifo_col8_bw11_0)                           0.000      0.653 r
  core2_inst/ofifo_inst/in[21] (net)                     0.009               0.000      0.653 r
  core2_inst/ofifo_inst/col_idx_1__fifo_instance/in[10] (fifo_depth8_bw11_simd1_6)    0.000    0.653 r
  core2_inst/ofifo_inst/col_idx_1__fifo_instance/in[10] (net)    0.009       0.000      0.653 r
  core2_inst/ofifo_inst/col_idx_1__fifo_instance/q1_reg_10_/D (DFQD1)    0.101    0.000    0.653 r
  data arrival time                                                                     0.653

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/ofifo_inst/col_idx_1__fifo_instance/q1_reg_10_/CP (DFQD1)       0.000      1.000 r
  library setup time                                                        -0.029      0.971
  data required time                                                                    0.971
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.971
  data arrival time                                                                    -0.653
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.318


  Startpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/add1_reg_l2_reg_1_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: core2_inst/ofifo_inst/col_idx_1__fifo_instance/q7_reg_10_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_mac_col_bw4_bw_psum11_pr8_col_id2_0_0 ZeroWireload tcbn65gplustc
  mac_col_bw4_bw_psum11_pr8_col_id2_0 ZeroWireload tcbn65gplustc
  fifo_depth8_bw11_simd1_6 ZeroWireload    tcbn65gplustc
  ofifo_col8_bw11_0  ZeroWireload          tcbn65gplustc
  mac_array_col8_bw4_bw_psum11_pr8_0 ZeroWireload tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/add1_reg_l2_reg_1_/CP (DFQD1)    0.000    0.000    0.000 r
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/add1_reg_l2_reg_1_/Q (DFQD1)    0.012    0.076    0.076 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/add1_reg_l2[1] (net)     1    0.001    0.000    0.076 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_U10/CO (FA1D0)    0.025    0.096    0.172 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_n9 (net)     1    0.001    0.000    0.172 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_U9/CO (FA1D0)    0.025    0.053    0.225 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_n8 (net)     1    0.001    0.000    0.225 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_U8/CO (FA1D0)    0.025    0.053    0.278 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_n7 (net)     1    0.001    0.000    0.278 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_U7/CO (FA1D0)    0.025    0.053    0.331 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_n6 (net)     1    0.001    0.000    0.331 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_U6/CO (FA1D0)    0.025    0.053    0.384 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_n5 (net)     1    0.001    0.000    0.384 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_U5/CO (FA1D0)    0.025    0.053    0.437 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_n4 (net)     1    0.001    0.000    0.437 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_U4/CO (FA1D0)    0.025    0.053    0.490 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_n3 (net)     1    0.001    0.000    0.490 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_U3/CO (FA1D0)    0.025    0.053    0.542 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_n2 (net)     1    0.001    0.000    0.542 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_U2/CO (FA1D0)    0.022    0.050    0.592 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_n1 (net)     1    0.001    0.000    0.592 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/U3/ZN (INVD0)    0.101    0.061    0.653 r
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/out[10] (net)     8    0.009    0.000    0.653 r
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/out[10] (mac_col_bw4_bw_psum11_pr8_col_id2_0)    0.000    0.653 r
  core2_inst/mac_array_instance/out[21] (net)            0.009               0.000      0.653 r
  core2_inst/mac_array_instance/out[21] (mac_array_col8_bw4_bw_psum11_pr8_0)    0.000    0.653 r
  core2_inst/array_out[21] (net)                         0.009               0.000      0.653 r
  core2_inst/ofifo_inst/in[21] (ofifo_col8_bw11_0)                           0.000      0.653 r
  core2_inst/ofifo_inst/in[21] (net)                     0.009               0.000      0.653 r
  core2_inst/ofifo_inst/col_idx_1__fifo_instance/in[10] (fifo_depth8_bw11_simd1_6)    0.000    0.653 r
  core2_inst/ofifo_inst/col_idx_1__fifo_instance/in[10] (net)    0.009       0.000      0.653 r
  core2_inst/ofifo_inst/col_idx_1__fifo_instance/q7_reg_10_/D (DFQD1)    0.101    0.000    0.653 r
  data arrival time                                                                     0.653

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/ofifo_inst/col_idx_1__fifo_instance/q7_reg_10_/CP (DFQD1)       0.000      1.000 r
  library setup time                                                        -0.029      0.971
  data required time                                                                    0.971
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.971
  data arrival time                                                                    -0.653
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.318


  Startpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/add1_reg_l2_reg_1_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: core2_inst/ofifo_inst/col_idx_1__fifo_instance/q6_reg_10_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_mac_col_bw4_bw_psum11_pr8_col_id2_0_0 ZeroWireload tcbn65gplustc
  mac_col_bw4_bw_psum11_pr8_col_id2_0 ZeroWireload tcbn65gplustc
  fifo_depth8_bw11_simd1_6 ZeroWireload    tcbn65gplustc
  ofifo_col8_bw11_0  ZeroWireload          tcbn65gplustc
  mac_array_col8_bw4_bw_psum11_pr8_0 ZeroWireload tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/add1_reg_l2_reg_1_/CP (DFQD1)    0.000    0.000    0.000 r
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/add1_reg_l2_reg_1_/Q (DFQD1)    0.012    0.076    0.076 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/add1_reg_l2[1] (net)     1    0.001    0.000    0.076 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_U10/CO (FA1D0)    0.025    0.096    0.172 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_n9 (net)     1    0.001    0.000    0.172 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_U9/CO (FA1D0)    0.025    0.053    0.225 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_n8 (net)     1    0.001    0.000    0.225 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_U8/CO (FA1D0)    0.025    0.053    0.278 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_n7 (net)     1    0.001    0.000    0.278 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_U7/CO (FA1D0)    0.025    0.053    0.331 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_n6 (net)     1    0.001    0.000    0.331 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_U6/CO (FA1D0)    0.025    0.053    0.384 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_n5 (net)     1    0.001    0.000    0.384 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_U5/CO (FA1D0)    0.025    0.053    0.437 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_n4 (net)     1    0.001    0.000    0.437 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_U4/CO (FA1D0)    0.025    0.053    0.490 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_n3 (net)     1    0.001    0.000    0.490 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_U3/CO (FA1D0)    0.025    0.053    0.542 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_n2 (net)     1    0.001    0.000    0.542 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_U2/CO (FA1D0)    0.022    0.050    0.592 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_n1 (net)     1    0.001    0.000    0.592 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/U3/ZN (INVD0)    0.101    0.061    0.653 r
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/out[10] (net)     8    0.009    0.000    0.653 r
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/out[10] (mac_col_bw4_bw_psum11_pr8_col_id2_0)    0.000    0.653 r
  core2_inst/mac_array_instance/out[21] (net)            0.009               0.000      0.653 r
  core2_inst/mac_array_instance/out[21] (mac_array_col8_bw4_bw_psum11_pr8_0)    0.000    0.653 r
  core2_inst/array_out[21] (net)                         0.009               0.000      0.653 r
  core2_inst/ofifo_inst/in[21] (ofifo_col8_bw11_0)                           0.000      0.653 r
  core2_inst/ofifo_inst/in[21] (net)                     0.009               0.000      0.653 r
  core2_inst/ofifo_inst/col_idx_1__fifo_instance/in[10] (fifo_depth8_bw11_simd1_6)    0.000    0.653 r
  core2_inst/ofifo_inst/col_idx_1__fifo_instance/in[10] (net)    0.009       0.000      0.653 r
  core2_inst/ofifo_inst/col_idx_1__fifo_instance/q6_reg_10_/D (DFQD1)    0.101    0.000    0.653 r
  data arrival time                                                                     0.653

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/ofifo_inst/col_idx_1__fifo_instance/q6_reg_10_/CP (DFQD1)       0.000      1.000 r
  library setup time                                                        -0.029      0.971
  data required time                                                                    0.971
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.971
  data arrival time                                                                    -0.653
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.318


  Startpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/add1_reg_l2_reg_1_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: core2_inst/ofifo_inst/col_idx_1__fifo_instance/q4_reg_10_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_mac_col_bw4_bw_psum11_pr8_col_id2_0_0 ZeroWireload tcbn65gplustc
  mac_col_bw4_bw_psum11_pr8_col_id2_0 ZeroWireload tcbn65gplustc
  fifo_depth8_bw11_simd1_6 ZeroWireload    tcbn65gplustc
  ofifo_col8_bw11_0  ZeroWireload          tcbn65gplustc
  mac_array_col8_bw4_bw_psum11_pr8_0 ZeroWireload tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/add1_reg_l2_reg_1_/CP (DFQD1)    0.000    0.000    0.000 r
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/add1_reg_l2_reg_1_/Q (DFQD1)    0.012    0.076    0.076 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/add1_reg_l2[1] (net)     1    0.001    0.000    0.076 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_U10/CO (FA1D0)    0.025    0.096    0.172 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_n9 (net)     1    0.001    0.000    0.172 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_U9/CO (FA1D0)    0.025    0.053    0.225 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_n8 (net)     1    0.001    0.000    0.225 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_U8/CO (FA1D0)    0.025    0.053    0.278 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_n7 (net)     1    0.001    0.000    0.278 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_U7/CO (FA1D0)    0.025    0.053    0.331 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_n6 (net)     1    0.001    0.000    0.331 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_U6/CO (FA1D0)    0.025    0.053    0.384 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_n5 (net)     1    0.001    0.000    0.384 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_U5/CO (FA1D0)    0.025    0.053    0.437 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_n4 (net)     1    0.001    0.000    0.437 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_U4/CO (FA1D0)    0.025    0.053    0.490 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_n3 (net)     1    0.001    0.000    0.490 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_U3/CO (FA1D0)    0.025    0.053    0.542 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_n2 (net)     1    0.001    0.000    0.542 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_U2/CO (FA1D0)    0.022    0.050    0.592 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_n1 (net)     1    0.001    0.000    0.592 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/U3/ZN (INVD0)    0.101    0.061    0.653 r
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/out[10] (net)     8    0.009    0.000    0.653 r
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/out[10] (mac_col_bw4_bw_psum11_pr8_col_id2_0)    0.000    0.653 r
  core2_inst/mac_array_instance/out[21] (net)            0.009               0.000      0.653 r
  core2_inst/mac_array_instance/out[21] (mac_array_col8_bw4_bw_psum11_pr8_0)    0.000    0.653 r
  core2_inst/array_out[21] (net)                         0.009               0.000      0.653 r
  core2_inst/ofifo_inst/in[21] (ofifo_col8_bw11_0)                           0.000      0.653 r
  core2_inst/ofifo_inst/in[21] (net)                     0.009               0.000      0.653 r
  core2_inst/ofifo_inst/col_idx_1__fifo_instance/in[10] (fifo_depth8_bw11_simd1_6)    0.000    0.653 r
  core2_inst/ofifo_inst/col_idx_1__fifo_instance/in[10] (net)    0.009       0.000      0.653 r
  core2_inst/ofifo_inst/col_idx_1__fifo_instance/q4_reg_10_/D (DFQD1)    0.101    0.000    0.653 r
  data arrival time                                                                     0.653

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/ofifo_inst/col_idx_1__fifo_instance/q4_reg_10_/CP (DFQD1)       0.000      1.000 r
  library setup time                                                        -0.029      0.971
  data required time                                                                    0.971
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.971
  data arrival time                                                                    -0.653
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.318


  Startpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/add1_reg_l2_reg_1_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: core2_inst/ofifo_inst/col_idx_1__fifo_instance/q5_reg_10_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_mac_col_bw4_bw_psum11_pr8_col_id2_0_0 ZeroWireload tcbn65gplustc
  mac_col_bw4_bw_psum11_pr8_col_id2_0 ZeroWireload tcbn65gplustc
  fifo_depth8_bw11_simd1_6 ZeroWireload    tcbn65gplustc
  ofifo_col8_bw11_0  ZeroWireload          tcbn65gplustc
  mac_array_col8_bw4_bw_psum11_pr8_0 ZeroWireload tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/add1_reg_l2_reg_1_/CP (DFQD1)    0.000    0.000    0.000 r
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/add1_reg_l2_reg_1_/Q (DFQD1)    0.012    0.076    0.076 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/add1_reg_l2[1] (net)     1    0.001    0.000    0.076 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_U10/CO (FA1D0)    0.025    0.096    0.172 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_n9 (net)     1    0.001    0.000    0.172 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_U9/CO (FA1D0)    0.025    0.053    0.225 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_n8 (net)     1    0.001    0.000    0.225 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_U8/CO (FA1D0)    0.025    0.053    0.278 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_n7 (net)     1    0.001    0.000    0.278 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_U7/CO (FA1D0)    0.025    0.053    0.331 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_n6 (net)     1    0.001    0.000    0.331 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_U6/CO (FA1D0)    0.025    0.053    0.384 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_n5 (net)     1    0.001    0.000    0.384 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_U5/CO (FA1D0)    0.025    0.053    0.437 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_n4 (net)     1    0.001    0.000    0.437 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_U4/CO (FA1D0)    0.025    0.053    0.490 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_n3 (net)     1    0.001    0.000    0.490 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_U3/CO (FA1D0)    0.025    0.053    0.542 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_n2 (net)     1    0.001    0.000    0.542 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_U2/CO (FA1D0)    0.022    0.050    0.592 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/intadd_63_n1 (net)     1    0.001    0.000    0.592 f
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/U3/ZN (INVD0)    0.101    0.061    0.653 r
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/out[10] (net)     8    0.009    0.000    0.653 r
  core2_inst/mac_array_instance/col_idx_2__mac_col_inst/out[10] (mac_col_bw4_bw_psum11_pr8_col_id2_0)    0.000    0.653 r
  core2_inst/mac_array_instance/out[21] (net)            0.009               0.000      0.653 r
  core2_inst/mac_array_instance/out[21] (mac_array_col8_bw4_bw_psum11_pr8_0)    0.000    0.653 r
  core2_inst/array_out[21] (net)                         0.009               0.000      0.653 r
  core2_inst/ofifo_inst/in[21] (ofifo_col8_bw11_0)                           0.000      0.653 r
  core2_inst/ofifo_inst/in[21] (net)                     0.009               0.000      0.653 r
  core2_inst/ofifo_inst/col_idx_1__fifo_instance/in[10] (fifo_depth8_bw11_simd1_6)    0.000    0.653 r
  core2_inst/ofifo_inst/col_idx_1__fifo_instance/in[10] (net)    0.009       0.000      0.653 r
  core2_inst/ofifo_inst/col_idx_1__fifo_instance/q5_reg_10_/D (DFQD1)    0.101    0.000    0.653 r
  data arrival time                                                                     0.653

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/ofifo_inst/col_idx_1__fifo_instance/q5_reg_10_/CP (DFQD1)       0.000      1.000 r
  library setup time                                                        -0.029      0.971
  data required time                                                                    0.971
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.971
  data arrival time                                                                    -0.653
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.318


  Startpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/add1_reg_l2_reg_1_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: core2_inst/ofifo_inst/col_idx_2__fifo_instance/q2_reg_10_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_mac_col_bw4_bw_psum11_pr8_col_id3_0_0 ZeroWireload tcbn65gplustc
  mac_col_bw4_bw_psum11_pr8_col_id3_0 ZeroWireload tcbn65gplustc
  fifo_depth8_bw11_simd1_5 ZeroWireload    tcbn65gplustc
  ofifo_col8_bw11_0  ZeroWireload          tcbn65gplustc
  mac_array_col8_bw4_bw_psum11_pr8_0 ZeroWireload tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core2_inst/mac_array_instance/col_idx_3__mac_col_inst/add1_reg_l2_reg_1_/CP (DFQD1)    0.000    0.000    0.000 r
  core2_inst/mac_array_instance/col_idx_3__mac_col_inst/add1_reg_l2_reg_1_/Q (DFQD1)    0.012    0.076    0.076 f
  core2_inst/mac_array_instance/col_idx_3__mac_col_inst/add1_reg_l2[1] (net)     1    0.001    0.000    0.076 f
  core2_inst/mac_array_instance/col_idx_3__mac_col_inst/intadd_70_U10/CO (FA1D0)    0.025    0.096    0.172 f
  core2_inst/mac_array_instance/col_idx_3__mac_col_inst/intadd_70_n9 (net)     1    0.001    0.000    0.172 f
  core2_inst/mac_array_instance/col_idx_3__mac_col_inst/intadd_70_U9/CO (FA1D0)    0.025    0.053    0.225 f
  core2_inst/mac_array_instance/col_idx_3__mac_col_inst/intadd_70_n8 (net)     1    0.001    0.000    0.225 f
  core2_inst/mac_array_instance/col_idx_3__mac_col_inst/intadd_70_U8/CO (FA1D0)    0.025    0.053    0.278 f
  core2_inst/mac_array_instance/col_idx_3__mac_col_inst/intadd_70_n7 (net)     1    0.001    0.000    0.278 f
  core2_inst/mac_array_instance/col_idx_3__mac_col_inst/intadd_70_U7/CO (FA1D0)    0.025    0.053    0.331 f
  core2_inst/mac_array_instance/col_idx_3__mac_col_inst/intadd_70_n6 (net)     1    0.001    0.000    0.331 f
  core2_inst/mac_array_instance/col_idx_3__mac_col_inst/intadd_70_U6/CO (FA1D0)    0.025    0.053    0.384 f
  core2_inst/mac_array_instance/col_idx_3__mac_col_inst/intadd_70_n5 (net)     1    0.001    0.000    0.384 f
  core2_inst/mac_array_instance/col_idx_3__mac_col_inst/intadd_70_U5/CO (FA1D0)    0.025    0.053    0.437 f
  core2_inst/mac_array_instance/col_idx_3__mac_col_inst/intadd_70_n4 (net)     1    0.001    0.000    0.437 f
  core2_inst/mac_array_instance/col_idx_3__mac_col_inst/intadd_70_U4/CO (FA1D0)    0.025    0.053    0.490 f
  core2_inst/mac_array_instance/col_idx_3__mac_col_inst/intadd_70_n3 (net)     1    0.001    0.000    0.490 f
  core2_inst/mac_array_instance/col_idx_3__mac_col_inst/intadd_70_U3/CO (FA1D0)    0.025    0.053    0.542 f
  core2_inst/mac_array_instance/col_idx_3__mac_col_inst/intadd_70_n2 (net)     1    0.001    0.000    0.542 f
  core2_inst/mac_array_instance/col_idx_3__mac_col_inst/intadd_70_U2/CO (FA1D0)    0.022    0.050    0.592 f
  core2_inst/mac_array_instance/col_idx_3__mac_col_inst/intadd_70_n1 (net)     1    0.001    0.000    0.592 f
  core2_inst/mac_array_instance/col_idx_3__mac_col_inst/U3/ZN (INVD0)    0.101    0.061    0.653 r
  core2_inst/mac_array_instance/col_idx_3__mac_col_inst/out[10] (net)     8    0.009    0.000    0.653 r
  core2_inst/mac_array_instance/col_idx_3__mac_col_inst/out[10] (mac_col_bw4_bw_psum11_pr8_col_id3_0)    0.000    0.653 r
  core2_inst/mac_array_instance/out[32] (net)            0.009               0.000      0.653 r
  core2_inst/mac_array_instance/out[32] (mac_array_col8_bw4_bw_psum11_pr8_0)    0.000    0.653 r
  core2_inst/array_out[32] (net)                         0.009               0.000      0.653 r
  core2_inst/ofifo_inst/in[32] (ofifo_col8_bw11_0)                           0.000      0.653 r
  core2_inst/ofifo_inst/in[32] (net)                     0.009               0.000      0.653 r
  core2_inst/ofifo_inst/col_idx_2__fifo_instance/in[10] (fifo_depth8_bw11_simd1_5)    0.000    0.653 r
  core2_inst/ofifo_inst/col_idx_2__fifo_instance/in[10] (net)    0.009       0.000      0.653 r
  core2_inst/ofifo_inst/col_idx_2__fifo_instance/q2_reg_10_/D (DFQD1)    0.101    0.000    0.653 r
  data arrival time                                                                     0.653

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/ofifo_inst/col_idx_2__fifo_instance/q2_reg_10_/CP (DFQD1)       0.000      1.000 r
  library setup time                                                        -0.029      0.971
  data required time                                                                    0.971
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.971
  data arrival time                                                                    -0.653
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.318


  Startpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/add1_reg_l2_reg_1_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: core2_inst/ofifo_inst/col_idx_2__fifo_instance/q0_reg_10_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_mac_col_bw4_bw_psum11_pr8_col_id3_0_0 ZeroWireload tcbn65gplustc
  mac_col_bw4_bw_psum11_pr8_col_id3_0 ZeroWireload tcbn65gplustc
  fifo_depth8_bw11_simd1_5 ZeroWireload    tcbn65gplustc
  ofifo_col8_bw11_0  ZeroWireload          tcbn65gplustc
  mac_array_col8_bw4_bw_psum11_pr8_0 ZeroWireload tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core2_inst/mac_array_instance/col_idx_3__mac_col_inst/add1_reg_l2_reg_1_/CP (DFQD1)    0.000    0.000    0.000 r
  core2_inst/mac_array_instance/col_idx_3__mac_col_inst/add1_reg_l2_reg_1_/Q (DFQD1)    0.012    0.076    0.076 f
  core2_inst/mac_array_instance/col_idx_3__mac_col_inst/add1_reg_l2[1] (net)     1    0.001    0.000    0.076 f
  core2_inst/mac_array_instance/col_idx_3__mac_col_inst/intadd_70_U10/CO (FA1D0)    0.025    0.096    0.172 f
  core2_inst/mac_array_instance/col_idx_3__mac_col_inst/intadd_70_n9 (net)     1    0.001    0.000    0.172 f
  core2_inst/mac_array_instance/col_idx_3__mac_col_inst/intadd_70_U9/CO (FA1D0)    0.025    0.053    0.225 f
  core2_inst/mac_array_instance/col_idx_3__mac_col_inst/intadd_70_n8 (net)     1    0.001    0.000    0.225 f
  core2_inst/mac_array_instance/col_idx_3__mac_col_inst/intadd_70_U8/CO (FA1D0)    0.025    0.053    0.278 f
  core2_inst/mac_array_instance/col_idx_3__mac_col_inst/intadd_70_n7 (net)     1    0.001    0.000    0.278 f
  core2_inst/mac_array_instance/col_idx_3__mac_col_inst/intadd_70_U7/CO (FA1D0)    0.025    0.053    0.331 f
  core2_inst/mac_array_instance/col_idx_3__mac_col_inst/intadd_70_n6 (net)     1    0.001    0.000    0.331 f
  core2_inst/mac_array_instance/col_idx_3__mac_col_inst/intadd_70_U6/CO (FA1D0)    0.025    0.053    0.384 f
  core2_inst/mac_array_instance/col_idx_3__mac_col_inst/intadd_70_n5 (net)     1    0.001    0.000    0.384 f
  core2_inst/mac_array_instance/col_idx_3__mac_col_inst/intadd_70_U5/CO (FA1D0)    0.025    0.053    0.437 f
  core2_inst/mac_array_instance/col_idx_3__mac_col_inst/intadd_70_n4 (net)     1    0.001    0.000    0.437 f
  core2_inst/mac_array_instance/col_idx_3__mac_col_inst/intadd_70_U4/CO (FA1D0)    0.025    0.053    0.490 f
  core2_inst/mac_array_instance/col_idx_3__mac_col_inst/intadd_70_n3 (net)     1    0.001    0.000    0.490 f
  core2_inst/mac_array_instance/col_idx_3__mac_col_inst/intadd_70_U3/CO (FA1D0)    0.025    0.053    0.542 f
  core2_inst/mac_array_instance/col_idx_3__mac_col_inst/intadd_70_n2 (net)     1    0.001    0.000    0.542 f
  core2_inst/mac_array_instance/col_idx_3__mac_col_inst/intadd_70_U2/CO (FA1D0)    0.022    0.050    0.592 f
  core2_inst/mac_array_instance/col_idx_3__mac_col_inst/intadd_70_n1 (net)     1    0.001    0.000    0.592 f
  core2_inst/mac_array_instance/col_idx_3__mac_col_inst/U3/ZN (INVD0)    0.101    0.061    0.653 r
  core2_inst/mac_array_instance/col_idx_3__mac_col_inst/out[10] (net)     8    0.009    0.000    0.653 r
  core2_inst/mac_array_instance/col_idx_3__mac_col_inst/out[10] (mac_col_bw4_bw_psum11_pr8_col_id3_0)    0.000    0.653 r
  core2_inst/mac_array_instance/out[32] (net)            0.009               0.000      0.653 r
  core2_inst/mac_array_instance/out[32] (mac_array_col8_bw4_bw_psum11_pr8_0)    0.000    0.653 r
  core2_inst/array_out[32] (net)                         0.009               0.000      0.653 r
  core2_inst/ofifo_inst/in[32] (ofifo_col8_bw11_0)                           0.000      0.653 r
  core2_inst/ofifo_inst/in[32] (net)                     0.009               0.000      0.653 r
  core2_inst/ofifo_inst/col_idx_2__fifo_instance/in[10] (fifo_depth8_bw11_simd1_5)    0.000    0.653 r
  core2_inst/ofifo_inst/col_idx_2__fifo_instance/in[10] (net)    0.009       0.000      0.653 r
  core2_inst/ofifo_inst/col_idx_2__fifo_instance/q0_reg_10_/D (DFQD1)    0.101    0.000    0.653 r
  data arrival time                                                                     0.653

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/ofifo_inst/col_idx_2__fifo_instance/q0_reg_10_/CP (DFQD1)       0.000      1.000 r
  library setup time                                                        -0.029      0.971
  data required time                                                                    0.971
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.971
  data arrival time                                                                    -0.653
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.318


  Startpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/add1_reg_l2_reg_1_
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: core2_inst/ofifo_inst/col_idx_2__fifo_instance/q1_reg_10_
            (rising edge-triggered flip-flop clocked by clk2)
  Path Group: clk2
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_mac_col_bw4_bw_psum11_pr8_col_id3_0_0 ZeroWireload tcbn65gplustc
  mac_col_bw4_bw_psum11_pr8_col_id3_0 ZeroWireload tcbn65gplustc
  fifo_depth8_bw11_simd1_5 ZeroWireload    tcbn65gplustc
  ofifo_col8_bw11_0  ZeroWireload          tcbn65gplustc
  mac_array_col8_bw4_bw_psum11_pr8_0 ZeroWireload tcbn65gplustc
  core_col8_bw4_pr8_bw_psum11_0 ZeroWireload tcbn65gplustc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk2 (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core2_inst/mac_array_instance/col_idx_3__mac_col_inst/add1_reg_l2_reg_1_/CP (DFQD1)    0.000    0.000    0.000 r
  core2_inst/mac_array_instance/col_idx_3__mac_col_inst/add1_reg_l2_reg_1_/Q (DFQD1)    0.012    0.076    0.076 f
  core2_inst/mac_array_instance/col_idx_3__mac_col_inst/add1_reg_l2[1] (net)     1    0.001    0.000    0.076 f
  core2_inst/mac_array_instance/col_idx_3__mac_col_inst/intadd_70_U10/CO (FA1D0)    0.025    0.096    0.172 f
  core2_inst/mac_array_instance/col_idx_3__mac_col_inst/intadd_70_n9 (net)     1    0.001    0.000    0.172 f
  core2_inst/mac_array_instance/col_idx_3__mac_col_inst/intadd_70_U9/CO (FA1D0)    0.025    0.053    0.225 f
  core2_inst/mac_array_instance/col_idx_3__mac_col_inst/intadd_70_n8 (net)     1    0.001    0.000    0.225 f
  core2_inst/mac_array_instance/col_idx_3__mac_col_inst/intadd_70_U8/CO (FA1D0)    0.025    0.053    0.278 f
  core2_inst/mac_array_instance/col_idx_3__mac_col_inst/intadd_70_n7 (net)     1    0.001    0.000    0.278 f
  core2_inst/mac_array_instance/col_idx_3__mac_col_inst/intadd_70_U7/CO (FA1D0)    0.025    0.053    0.331 f
  core2_inst/mac_array_instance/col_idx_3__mac_col_inst/intadd_70_n6 (net)     1    0.001    0.000    0.331 f
  core2_inst/mac_array_instance/col_idx_3__mac_col_inst/intadd_70_U6/CO (FA1D0)    0.025    0.053    0.384 f
  core2_inst/mac_array_instance/col_idx_3__mac_col_inst/intadd_70_n5 (net)     1    0.001    0.000    0.384 f
  core2_inst/mac_array_instance/col_idx_3__mac_col_inst/intadd_70_U5/CO (FA1D0)    0.025    0.053    0.437 f
  core2_inst/mac_array_instance/col_idx_3__mac_col_inst/intadd_70_n4 (net)     1    0.001    0.000    0.437 f
  core2_inst/mac_array_instance/col_idx_3__mac_col_inst/intadd_70_U4/CO (FA1D0)    0.025    0.053    0.490 f
  core2_inst/mac_array_instance/col_idx_3__mac_col_inst/intadd_70_n3 (net)     1    0.001    0.000    0.490 f
  core2_inst/mac_array_instance/col_idx_3__mac_col_inst/intadd_70_U3/CO (FA1D0)    0.025    0.053    0.542 f
  core2_inst/mac_array_instance/col_idx_3__mac_col_inst/intadd_70_n2 (net)     1    0.001    0.000    0.542 f
  core2_inst/mac_array_instance/col_idx_3__mac_col_inst/intadd_70_U2/CO (FA1D0)    0.022    0.050    0.592 f
  core2_inst/mac_array_instance/col_idx_3__mac_col_inst/intadd_70_n1 (net)     1    0.001    0.000    0.592 f
  core2_inst/mac_array_instance/col_idx_3__mac_col_inst/U3/ZN (INVD0)    0.101    0.061    0.653 r
  core2_inst/mac_array_instance/col_idx_3__mac_col_inst/out[10] (net)     8    0.009    0.000    0.653 r
  core2_inst/mac_array_instance/col_idx_3__mac_col_inst/out[10] (mac_col_bw4_bw_psum11_pr8_col_id3_0)    0.000    0.653 r
  core2_inst/mac_array_instance/out[32] (net)            0.009               0.000      0.653 r
  core2_inst/mac_array_instance/out[32] (mac_array_col8_bw4_bw_psum11_pr8_0)    0.000    0.653 r
  core2_inst/array_out[32] (net)                         0.009               0.000      0.653 r
  core2_inst/ofifo_inst/in[32] (ofifo_col8_bw11_0)                           0.000      0.653 r
  core2_inst/ofifo_inst/in[32] (net)                     0.009               0.000      0.653 r
  core2_inst/ofifo_inst/col_idx_2__fifo_instance/in[10] (fifo_depth8_bw11_simd1_5)    0.000    0.653 r
  core2_inst/ofifo_inst/col_idx_2__fifo_instance/in[10] (net)    0.009       0.000      0.653 r
  core2_inst/ofifo_inst/col_idx_2__fifo_instance/q1_reg_10_/D (DFQD1)    0.101    0.000    0.653 r
  data arrival time                                                                     0.653

  clock clk2 (rise edge)                                                     1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core2_inst/ofifo_inst/col_idx_2__fifo_instance/q1_reg_10_/CP (DFQD1)       0.000      1.000 r
  library setup time                                                        -0.029      0.971
  data required time                                                                    0.971
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.971
  data arrival time                                                                    -0.653
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.318


1
