// Seed: 1869073402
module module_0;
  logic id_1;
  ;
endmodule
module module_1 #(
    parameter id_3 = 32'd4,
    parameter id_4 = 32'd75
) (
    output logic id_0
    , _id_3,
    output tri1  id_1
);
  wire _id_4;
  wire [id_4 : id_3] id_5;
  localparam id_6 = 1;
  module_0 modCall_1 ();
  wire id_7;
  ;
  always @(*) id_0 = id_3;
  wire id_8;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output logic [7:0] id_8;
  inout wire id_7;
  inout logic [7:0] id_6;
  module_0 modCall_1 ();
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  case (1'd0)
    1: assign id_8[-1] = 1;
    ~(id_7) >= id_3: begin : LABEL_0
      logic id_9[1 : 1] = -1'b0;
      assign id_6[-1'b0] = id_2;
      wire id_10;
    end
  endcase
endmodule
