// Seed: 1151252951
module module_0 (
    input wand id_0,
    output wire id_1,
    input supply0 id_2,
    input tri0 id_3,
    input uwire id_4,
    input tri id_5,
    input supply1 id_6,
    output tri0 id_7
    , id_12,
    output supply0 id_8,
    input uwire id_9,
    output wire id_10
);
  assign id_1 = 1;
  assign id_7 = -1'd0;
  wire [1 : -1 'b0] id_13, id_14, id_15;
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    input  wor   id_0,
    output wire  id_1,
    output logic id_2[1 : 'b0]
);
  always @(*) id_2 <= 1;
  wire id_4, id_5;
  logic id_6 = 1'h0;
  always id_6 <= "";
  module_0 modCall_1 (
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_1,
      id_0,
      id_1
  );
endmodule
