

================================================================
== Vitis HLS Report for 'A_PE_dummy_in_1_x1'
================================================================
* Date:           Sun Sep 18 13:55:23 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.518 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+----------+----------+-----------+-----+----------+---------+
    |  Latency (cycles)  |  Latency (absolute)  |    Interval    | Pipeline|
    |   min   |    max   |    min   |    max    | min |    max   |   Type  |
    +---------+----------+----------+-----------+-----+----------+---------+
    |       49|  25165897|  0.163 us|  83.878 ms|   49|  25165897|     none|
    +---------+----------+----------+-----------+-----+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------------------------------------------------------------+---------+----------+-------------+-----------+-----------+---------+----------+
        |                                                                                                            |  Latency (cycles)  |  Iteration  |  Initiation Interval  |   Trip  |          |
        |                                                  Loop Name                                                 |   min   |    max   |   Latency   |  achieved |   target  |  Count  | Pipelined|
        +------------------------------------------------------------------------------------------------------------+---------+----------+-------------+-----------+-----------+---------+----------+
        |- A_PE_dummy_in_1_x1_loop_1_A_PE_dummy_in_1_x1_loop_2                                                       |       48|  25165896|  2 ~ 1048579|          -|          -|       24|        no|
        | + A_PE_dummy_in_1_x1_loop_3_A_PE_dummy_in_1_x1_loop_5_A_PE_dummy_in_1_x1_loop_6_A_PE_dummy_in_1_x1_loop_7  |  1048576|   1048576|            2|          1|          1|  1048576|       yes|
        +------------------------------------------------------------------------------------------------------------+---------+----------+-------------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 5 4 
4 --> 3 
5 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_A_PE_1_8_x142, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 6 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_PE_1_8_x142, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.38ns)   --->   "%br_ln22811 = br void" [./dut.cpp:22811]   --->   Operation 8 'br' 'br_ln22811' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.51>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten67 = phi i5 0, void, i5 %add_ln890, void %.loopexit"   --->   Operation 9 'phi' 'indvar_flatten67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%c1_V = phi i3 0, void, i3 %add_ln691, void %.loopexit"   --->   Operation 10 'phi' 'c1_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.70ns)   --->   "%add_ln890 = add i5 %indvar_flatten67, i5 1"   --->   Operation 11 'add' 'add_ln890' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.63ns)   --->   "%icmp_ln890 = icmp_eq  i5 %indvar_flatten67, i5 24"   --->   Operation 12 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890, void %.split13, void"   --->   Operation 13 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_PE_dummy_in_1_x1_loop_1_A_PE_dummy_in_1_x1_loop_2_str"   --->   Operation 14 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 24, i64 24, i64 24"   --->   Operation 15 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.49ns)   --->   "%icmp_ln89074 = icmp_eq  i3 %c1_V, i3 6"   --->   Operation 16 'icmp' 'icmp_ln89074' <Predicate = (!icmp_ln890)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.27ns)   --->   "%select_ln22811 = select i1 %icmp_ln89074, i3 0, i3 %c1_V" [./dut.cpp:22811]   --->   Operation 17 'select' 'select_ln22811' <Predicate = (!icmp_ln890)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specloopname_ln1461 = specloopname void @_ssdm_op_SpecLoopName, void @empty_707"   --->   Operation 18 'specloopname' 'specloopname_ln1461' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln890_1421)   --->   "%ret_250 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %select_ln22811, i3 0"   --->   Operation 19 'bitconcatenate' 'ret_250' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln890_1421)   --->   "%ret = or i6 %ret_250, i6 6"   --->   Operation 20 'or' 'ret' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.61ns) (out node of the LUT)   --->   "%icmp_ln890_1421 = icmp_ult  i6 %ret, i6 42"   --->   Operation 21 'icmp' 'icmp_ln890_1421' <Predicate = (!icmp_ln890)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln22815 = br i1 %icmp_ln890_1421, void %.loopexit, void %.preheader.preheader.preheader" [./dut.cpp:22815]   --->   Operation 22 'br' 'br_ln22815' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.38ns)   --->   "%br_ln22816 = br void %.preheader.preheader" [./dut.cpp:22816]   --->   Operation 23 'br' 'br_ln22816' <Predicate = (!icmp_ln890 & icmp_ln890_1421)> <Delay = 0.38>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%ret_ln22833 = ret" [./dut.cpp:22833]   --->   Operation 24 'ret' 'ret_ln22833' <Predicate = (icmp_ln890)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.81>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%indvar_flatten59 = phi i21 %add_ln22816, void %.preheader, i21 0, void %.preheader.preheader.preheader" [./dut.cpp:22816]   --->   Operation 25 'phi' 'indvar_flatten59' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.81ns)   --->   "%add_ln22816 = add i21 %indvar_flatten59, i21 1" [./dut.cpp:22816]   --->   Operation 26 'add' 'add_ln22816' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.73ns)   --->   "%icmp_ln22816 = icmp_eq  i21 %indvar_flatten59, i21 1048576" [./dut.cpp:22816]   --->   Operation 27 'icmp' 'icmp_ln22816' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln22816 = br i1 %icmp_ln22816, void %.preheader, void %.loopexit.loopexit" [./dut.cpp:22816]   --->   Operation 28 'br' 'br_ln22816' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.21>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_PE_dummy_in_1_x1_loop_3_A_PE_dummy_in_1_x1_loop_5_A_PE_dummy_in_1_x1_loop_6_A_PE_dummy_in_1_x1_loop_7_str"   --->   Operation 29 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln22816)> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1048576, i64 1048576, i64 1048576"   --->   Operation 30 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln22816)> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_PE_dummy_in_1_x1_loop_4_A_PE_dummy_in_1_x1_loop_6_A_PE_dummy_in_1_x1_loop_7_str"   --->   Operation 31 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln22816)> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_PE_dummy_in_1_x1_loop_5_A_PE_dummy_in_1_x1_loop_6_A_PE_dummy_in_1_x1_loop_7_str"   --->   Operation 32 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln22816)> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_PE_dummy_in_1_x1_loop_6_A_PE_dummy_in_1_x1_loop_7_str"   --->   Operation 33 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln22816)> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%specpipeline_ln22824 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_536" [./dut.cpp:22824]   --->   Operation 34 'specpipeline' 'specpipeline_ln22824' <Predicate = (!icmp_ln22816)> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%specloopname_ln22824 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1466" [./dut.cpp:22824]   --->   Operation 35 'specloopname' 'specloopname_ln22824' <Predicate = (!icmp_ln22816)> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (1.21ns)   --->   "%p_0 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_1_8_x142" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 36 'read' 'p_0' <Predicate = (!icmp_ln22816)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 37 'br' 'br_ln0' <Predicate = (!icmp_ln22816)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 0.57>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit"   --->   Operation 38 'br' 'br_ln0' <Predicate = (icmp_ln890_1421)> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.57ns)   --->   "%add_ln691 = add i3 %select_ln22811, i3 1"   --->   Operation 39 'add' 'add_ln691' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 40 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten67') with incoming values : ('add_ln890') [6]  (0.387 ns)

 <State 2>: 1.52ns
The critical path consists of the following:
	'phi' operation ('c1.V') with incoming values : ('add_ln691') [7]  (0 ns)
	'icmp' operation ('icmp_ln89074') [14]  (0.5 ns)
	'select' operation ('select_ln22811', ./dut.cpp:22811) [15]  (0.278 ns)
	'or' operation ('ret') [18]  (0 ns)
	'icmp' operation ('icmp_ln890_1421') [19]  (0.619 ns)
	blocking operation 0.122 ns on control path)

 <State 3>: 0.815ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten59', ./dut.cpp:22816) with incoming values : ('add_ln22816', ./dut.cpp:22816) [24]  (0 ns)
	'add' operation ('add_ln22816', ./dut.cpp:22816) [25]  (0.815 ns)

 <State 4>: 1.22ns
The critical path consists of the following:
	fifo read on port 'fifo_A_PE_1_8_x142' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [36]  (1.22 ns)

 <State 5>: 0.572ns
The critical path consists of the following:
	'add' operation ('add_ln691') [41]  (0.572 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
