<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p501" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_501{left:782px;bottom:68px;letter-spacing:0.1px;}
#t2_501{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_501{left:630px;bottom:1141px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t4_501{left:70px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t5_501{left:70px;bottom:1071px;letter-spacing:-0.22px;word-spacing:-0.4px;}
#t6_501{left:70px;bottom:1045px;}
#t7_501{left:96px;bottom:1048px;letter-spacing:-0.15px;word-spacing:-0.67px;}
#t8_501{left:96px;bottom:1031px;letter-spacing:-0.18px;word-spacing:-0.42px;}
#t9_501{left:70px;bottom:1005px;}
#ta_501{left:96px;bottom:1008px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tb_501{left:96px;bottom:991px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tc_501{left:70px;bottom:933px;letter-spacing:0.14px;}
#td_501{left:152px;bottom:933px;letter-spacing:0.15px;}
#te_501{left:70px;bottom:909px;letter-spacing:-0.17px;word-spacing:-0.91px;}
#tf_501{left:70px;bottom:892px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tg_501{left:70px;bottom:875px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#th_501{left:70px;bottom:859px;letter-spacing:-0.2px;word-spacing:-0.4px;}
#ti_501{left:70px;bottom:800px;letter-spacing:0.13px;}
#tj_501{left:152px;bottom:800px;letter-spacing:0.15px;word-spacing:0.01px;}
#tk_501{left:70px;bottom:776px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tl_501{left:70px;bottom:759px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tm_501{left:70px;bottom:735px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tn_501{left:70px;bottom:718px;letter-spacing:-0.14px;word-spacing:-0.95px;}
#to_501{left:70px;bottom:701px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tp_501{left:70px;bottom:677px;letter-spacing:-0.15px;word-spacing:-0.66px;}
#tq_501{left:70px;bottom:660px;letter-spacing:-0.14px;word-spacing:-0.54px;}
#tr_501{left:70px;bottom:643px;letter-spacing:-0.15px;word-spacing:-0.9px;}
#ts_501{left:70px;bottom:626px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tt_501{left:70px;bottom:378px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#tu_501{left:70px;bottom:361px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tv_501{left:70px;bottom:344px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tw_501{left:70px;bottom:328px;letter-spacing:-0.16px;word-spacing:-0.81px;}
#tx_501{left:70px;bottom:311px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ty_501{left:70px;bottom:286px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#tz_501{left:70px;bottom:270px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t10_501{left:70px;bottom:201px;letter-spacing:0.16px;}
#t11_501{left:151px;bottom:201px;letter-spacing:0.22px;}
#t12_501{left:70px;bottom:176px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t13_501{left:70px;bottom:160px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t14_501{left:70px;bottom:143px;letter-spacing:-0.14px;}
#t15_501{left:102px;bottom:150px;}
#t16_501{left:117px;bottom:143px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t17_501{left:70px;bottom:126px;letter-spacing:-0.19px;word-spacing:-0.42px;}
#t18_501{left:294px;bottom:431px;letter-spacing:0.11px;word-spacing:0.02px;}
#t19_501{left:386px;bottom:431px;letter-spacing:0.15px;word-spacing:-0.08px;}
#t1a_501{left:657px;bottom:553px;letter-spacing:0.07px;word-spacing:0.01px;}
#t1b_501{left:694px;bottom:553px;}
#t1c_501{left:222px;bottom:553px;letter-spacing:0.11px;}
#t1d_501{left:418px;bottom:527px;letter-spacing:0.11px;}
#t1e_501{left:228px;bottom:470px;letter-spacing:0.09px;word-spacing:0.02px;}

.s1_501{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_501{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_501{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s4_501{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s5_501{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s6_501{font-size:21px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s7_501{font-size:11px;font-family:Verdana_3e8;color:#000;}
.s8_501{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s9_501{font-size:12px;font-family:Arial_3ed;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts501" type="text/css" >

@font-face {
	font-family: Arial_3ed;
	src: url("fonts/Arial_3ed.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg501Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg501" style="-webkit-user-select: none;"><object width="935" height="1210" data="501/501.svg" type="image/svg+xml" id="pdf501" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_501" class="t s1_501">Vol. 3B </span><span id="t2_501" class="t s1_501">15-5 </span>
<span id="t3_501" class="t s2_501">POWER AND THERMAL MANAGEMENT </span>
<span id="t4_501" class="t s3_501">There are other scenarios under which OS power management may want to disable Intel Dynamic Acceleration </span>
<span id="t5_501" class="t s3_501">Technology, some of these are listed below: </span>
<span id="t6_501" class="t s4_501">• </span><span id="t7_501" class="t s3_501">When engaging ACPI defined passive thermal management, it may be more effective to disable Intel Dynamic </span>
<span id="t8_501" class="t s3_501">Acceleration Technology for the duration of passive thermal management. </span>
<span id="t9_501" class="t s4_501">• </span><span id="ta_501" class="t s3_501">When the user has indicated a policy preference of power savings over performance, OS power management </span>
<span id="tb_501" class="t s3_501">may want to disable Intel Dynamic Acceleration Technology while that policy is in effect. </span>
<span id="tc_501" class="t s5_501">15.3.3 </span><span id="td_501" class="t s5_501">Intel® Turbo Boost Technology </span>
<span id="te_501" class="t s3_501">Intel Turbo Boost Technology is supported in Intel Core i7 processors and Intel Xeon processors based on Nehalem </span>
<span id="tf_501" class="t s3_501">microarchitecture. It uses the same principle of leveraging thermal headroom to dynamically increase processor </span>
<span id="tg_501" class="t s3_501">performance for single-threaded and multi-threaded/multi-tasking environment. The programming interface </span>
<span id="th_501" class="t s3_501">described in Section 15.3.2 also applies to Intel Turbo Boost Technology. </span>
<span id="ti_501" class="t s5_501">15.3.4 </span><span id="tj_501" class="t s5_501">Performance and Energy Bias Hint Support </span>
<span id="tk_501" class="t s3_501">Intel 64 processors may support additional software hint to guide the hardware heuristic of power management </span>
<span id="tl_501" class="t s3_501">features to favor increasing dynamic performance or conserve energy consumption. </span>
<span id="tm_501" class="t s3_501">Software can detect the processor's capability to support the performance-energy bias preference hint by exam- </span>
<span id="tn_501" class="t s3_501">ining bit 3 of ECX in CPUID leaf 6. The processor supports this capability if CPUID.06H:ECX.SETBH[bit 3] is set and </span>
<span id="to_501" class="t s3_501">it also implies the presence of a new architectural MSR called IA32_ENERGY_PERF_BIAS (1B0H). </span>
<span id="tp_501" class="t s3_501">Software can program the lowest four bits of IA32_ENERGY_PERF_BIAS MSR with a value from 0 - 15. The values </span>
<span id="tq_501" class="t s3_501">represent a sliding scale, where a value of 0 (the default reset value) corresponds to a hint preference for highest </span>
<span id="tr_501" class="t s3_501">performance and a value of 15 corresponds to the maximum energy savings. A value of 7 roughly translates into a </span>
<span id="ts_501" class="t s3_501">hint to balance performance with energy consumption. </span>
<span id="tt_501" class="t s3_501">The layout of IA32_ENERGY_PERF_BIAS is shown in Figure 15-3. The scope of IA32_ENERGY_PERF_BIAS is per </span>
<span id="tu_501" class="t s3_501">logical processor, which means that each of the logical processors in the package can be programmed with a </span>
<span id="tv_501" class="t s3_501">different value. This may be especially important in virtualization scenarios, where the performance / energy </span>
<span id="tw_501" class="t s3_501">requirements of one logical processor may differ from the other. Conflicting “hints” from various logical processors </span>
<span id="tx_501" class="t s3_501">at higher hierarchy level will be resolved in favor of performance over energy savings. </span>
<span id="ty_501" class="t s3_501">Software can use whatever criteria it sees fit to program the MSR with an appropriate value. However, the value </span>
<span id="tz_501" class="t s3_501">only serves as a hint to the hardware and the actual impact on performance and energy savings is model specific. </span>
<span id="t10_501" class="t s6_501">15.4 </span><span id="t11_501" class="t s6_501">HARDWARE-CONTROLLED PERFORMANCE STATES (HWP) </span>
<span id="t12_501" class="t s3_501">Intel processors may contain support for Hardware-Controlled Performance States (HWP), which autonomously </span>
<span id="t13_501" class="t s3_501">selects performance states while utilizing OS supplied performance guidance hints. The Enhanced Intel Speed- </span>
<span id="t14_501" class="t s3_501">Step </span>
<span id="t15_501" class="t s7_501">® </span>
<span id="t16_501" class="t s3_501">Technology provides a means for the OS to control and monitor discrete frequency-based operating points </span>
<span id="t17_501" class="t s3_501">via the IA32_PERF_CTL and IA32_PERF_STATUS MSRs. </span>
<span id="t18_501" class="t s8_501">Figure 15-3. </span><span id="t19_501" class="t s8_501">IA32_ENERGY_PERF_BIAS Register </span>
<span id="t1a_501" class="t s9_501">4 3 </span><span id="t1b_501" class="t s9_501">0 </span><span id="t1c_501" class="t s9_501">63 </span>
<span id="t1d_501" class="t s9_501">Reserved </span>
<span id="t1e_501" class="t s9_501">Energy Policy Preference Hint </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
