$date
	Sun Oct 23 09:05:15 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#428546
b11010 &
b11010 %
1$
b11010 !
1"
#428547
0"
#428550
b1101 &
b1101 %
#428554
b101000 &
b101000 %
#428558
b10100 &
b10100 %
#428562
b1010 &
b1010 %
#428566
b101 &
b101 %
#428570
b10000 &
b10000 %
#428574
b1000 &
b1000 %
#428578
b100 &
b100 %
#428582
b10 &
b10 %
#428586
b1 &
b1 %
1#
#428590
b0 &
0#
b0 %
0$
#1443923
b1011 !
1"
#1443926
b1011 &
b1011 %
1$
#1443927
0"
#1443930
b100010 &
b100010 %
#1443934
b10001 &
b10001 %
#1443938
b110100 &
b110100 %
#1443942
b11010 &
b11010 %
#1443946
b1101 &
b1101 %
#1443950
b101000 &
b101000 %
#1443954
b10100 &
b10100 %
#1443958
b1010 &
b1010 %
#1443962
b101 &
b101 %
#1443966
b10000 &
b10000 %
#1443970
b1000 &
b1000 %
#1443974
b100 &
b100 %
#1443978
b10 &
b10 %
#1443982
b1 &
1#
b1 %
#1443986
b0 &
b0 %
0#
0$
#2452502
b10001 &
b10001 %
1$
b10001 !
1"
#2452503
0"
#2452506
b110100 &
b110100 %
#2452510
b11010 &
b11010 %
#2452514
b1101 &
b1101 %
#2452518
b101000 &
b101000 %
#2452522
b10100 &
b10100 %
#2452526
b1010 &
b1010 %
#2452530
b101 &
b101 %
#2452534
b10000 &
b10000 %
#2452538
b1000 &
b1000 %
#2452542
b100 &
b100 %
#2452546
b10 &
b10 %
#2452550
b1 &
1#
b1 %
#2452554
b0 &
b0 %
0#
0$
#4500012
