set tool_name "Questa Intel FPGA (VHDL)"
set corner_file_list {
    {{"Slow Model"} {blink.vho blink_vhd.sdo}}
}
