# compile vhdl design source files
vhdl xil_defaultlib  "../../../PWM.srcs/sources_1/new/SPI_Master.vhd"
vhdl xil_defaultlib  "../../../PWM.srcs/sim_1/new/SPI_simulator.vhd"

# Do not sort compile order
nosort
