\let\mypdfximage\pdfximage\def\pdfximage{\immediate\mypdfximage}\documentclass[twoside]{book}

%% moved from doxygen.sty due to workaround for LaTex 2019 version and unmaintained tabu package
\usepackage{ifthen}
\ifx\requestedLaTeXdate\undefined
\usepackage{array}
\else
\usepackage{array}[=2016-10-06]
\fi
%%
% Packages required by doxygen
\usepackage{fixltx2e}
\usepackage{doxygen}
\usepackage{graphicx}
\usepackage[utf8]{inputenc}
\usepackage{makeidx}
\PassOptionsToPackage{warn}{textcomp}
\usepackage{textcomp}
\usepackage[nointegrals]{wasysym}
\usepackage{ifxetex}

% Font selection
\usepackage[T1]{fontenc}
\usepackage[scaled=.90]{helvet}
\usepackage{courier}
\renewcommand{\familydefault}{\sfdefault}
\usepackage{sectsty}
\allsectionsfont{%
  \fontseries{bc}\selectfont%
  \color{darkgray}%
}
\renewcommand{\DoxyLabelFont}{%
  \fontseries{bc}\selectfont%
  \color{darkgray}%
}
\newcommand{\+}{\discretionary{\mbox{\scriptsize$\hookleftarrow$}}{}{}}

% Arguments of doxygenemoji:
% 1) ':<text>:' form of the emoji, already "LaTeX"-escaped
% 2) file with the name of the emoji without the .png extension
% in case image exist use this otherwise use the ':<text>:' form
\newcommand{\doxygenemoji}[2]{%
  \IfFileExists{./#2.png}{\raisebox{-0.1em}{\includegraphics[height=0.9em]{./#2.png}}}{#1}%
}
% Page & text layout
\usepackage{geometry}
\geometry{%
  a4paper,%
  top=2.5cm,%
  bottom=2.5cm,%
  left=2.5cm,%
  right=2.5cm%
}
\tolerance=750
\hfuzz=15pt
\hbadness=750
\setlength{\emergencystretch}{15pt}
\setlength{\parindent}{0cm}
\newcommand{\doxynormalparskip}{\setlength{\parskip}{3ex plus 2ex minus 2ex}}
\newcommand{\doxytocparskip}{\setlength{\parskip}{1ex plus 0ex minus 0ex}}
\doxynormalparskip
\makeatletter
\renewcommand{\paragraph}{%
  \@startsection{paragraph}{4}{0ex}{-1.0ex}{1.0ex}{%
    \normalfont\normalsize\bfseries\SS@parafont%
  }%
}
\renewcommand{\subparagraph}{%
  \@startsection{subparagraph}{5}{0ex}{-1.0ex}{1.0ex}{%
    \normalfont\normalsize\bfseries\SS@subparafont%
  }%
}
\makeatother

\makeatletter
\newcommand\hrulefilll{\leavevmode\leaders\hrule\hskip 0pt plus 1filll\kern\z@}
\makeatother

% Headers & footers
\usepackage{fancyhdr}
\pagestyle{fancyplain}
\renewcommand{\footrulewidth}{0.4pt}
%
\fancypagestyle{fancyplain}{
\fancyhf{}
\fancyhead[LE, RO]{\bfseries\thepage}
\fancyhead[LO]{\bfseries\rightmark}
\fancyhead[RE]{\bfseries\leftmark}
\fancyfoot[LO, RE]{\bfseries\scriptsize Generated by Doxygen }
}
%
\fancypagestyle{plain}{
\fancyhf{}
\fancyfoot[LO, RE]{\bfseries\scriptsize Generated by Doxygen }
\renewcommand{\headrulewidth}{0pt}}
%
\pagestyle{fancyplain}
%
\renewcommand{\chaptermark}[1]{%
  \markboth{#1}{}%
}
\renewcommand{\sectionmark}[1]{%
  \markright{\thesection\ #1}%
}

% Indices & bibliography
\usepackage{natbib}
\usepackage[titles]{tocloft}
\setcounter{tocdepth}{3}
\setcounter{secnumdepth}{5}
\makeindex

\usepackage{newunicodechar}
  \newunicodechar{⁻}{${}^{-}$}% Superscript minus
  \newunicodechar{²}{${}^{2}$}% Superscript two
  \newunicodechar{³}{${}^{3}$}% Superscript three

% Hyperlinks (required, but should be loaded last)
\ifpdf
  \usepackage[pdftex,pagebackref=true]{hyperref}
\else
  \ifxetex
    \usepackage[pagebackref=true]{hyperref}
  \else
    \usepackage[ps2pdf,pagebackref=true]{hyperref}
  \fi
\fi

\hypersetup{%
  colorlinks=true,%
  linkcolor=blue,%
  citecolor=blue,%
  unicode%
}

% Custom commands
\newcommand{\clearemptydoublepage}{%
  \newpage{\pagestyle{empty}\cleardoublepage}%
}

\usepackage{caption}
\captionsetup{labelsep=space,justification=centering,font={bf},singlelinecheck=off,skip=4pt,position=top}

\usepackage{etoc}
\etocsettocstyle{\doxytocparskip}{\doxynormalparskip}
\renewcommand{\numberline}[1]{#1~}
%===== C O N T E N T S =====

\begin{document}
\raggedbottom

% Titlepage & ToC
\hypersetup{pageanchor=false,
             bookmarksnumbered=true,
             pdfencoding=unicode
            }
\pagenumbering{alph}
\begin{titlepage}
\vspace*{7cm}
\begin{center}%
{\Large My Project }\\
\vspace*{1cm}
{\large Generated by Doxygen 1.9.1}\\
\end{center}
\end{titlepage}
\clearemptydoublepage
\pagenumbering{roman}
\tableofcontents
\clearemptydoublepage
\pagenumbering{arabic}
\hypersetup{pageanchor=true}

%--- Begin generated contents ---
\chapter{TPActio}
\label{md_README}
\Hypertarget{md_README}
\input{md_README}
\chapter{MISRA-\/C\+:2004 Compliance Exceptions}
\label{CMSIS_MISRA_Exceptions}
\Hypertarget{CMSIS_MISRA_Exceptions}
\input{CMSIS_MISRA_Exceptions}
\chapter{Deprecated List}
\label{deprecated}
\Hypertarget{deprecated}
\input{deprecated}
\chapter{Module Index}
\input{modules}
\chapter{Class Index}
\input{annotated}
\chapter{File Index}
\input{files}
\chapter{Module Documentation}
\input{group__CMSIS__Core__RegAccFunctions}
\input{group__CMSIS__Core__InstructionInterface}
\input{group__CMSIS__SIMD__intrinsics}
\input{group__CMSIS__glob__defs}
\input{group__CMSIS__core__register}
\input{group__CMSIS__CORE}
\input{group__CMSIS__NVIC}
\input{group__CMSIS__SCB}
\input{group__CMSIS__SCnSCB}
\input{group__CMSIS__SysTick}
\input{group__CMSIS__ITM}
\input{group__CMSIS__DWT}
\input{group__CMSIS__TPI}
\input{group__CMSIS__FPU}
\input{group__CMSIS__CoreDebug}
\input{group__CMSIS__core__bitfield}
\input{group__CMSIS__core__base}
\input{group__CMSIS__Core__FunctionInterface}
\input{group__CMSIS__Core__NVICFunctions}
\input{group__CMSIS__Core__FpuFunctions}
\input{group__CMSIS__Core__SAUFunctions}
\input{group__CMSIS__Core__SysTickFunctions}
\input{group__CMSIS__core__DebugFunctions}
\input{group__CMSIS__Core__CacheFunctions}
\input{group__HAL__AES__Aliased__Defines}
\input{group__HAL__ADC__Aliased__Defines}
\input{group__HAL__CEC__Aliased__Defines}
\input{group__HAL__COMP__Aliased__Defines}
\input{group__HAL__CORTEX__Aliased__Defines}
\input{group__CRC__Aliases}
\input{group__HAL__CRC__Aliased__Defines}
\input{group__HAL__DAC__Aliased__Defines}
\input{group__HAL__DMA__Aliased__Defines}
\input{group__HAL__FLASH__Aliased__Defines}
\input{group__HAL__JPEG__Aliased__Macros}
\input{group__HAL__SYSCFG__Aliased__Defines}
\input{group__LL__FMC__Aliased__Defines}
\input{group__LL__FSMC__Aliased__Defines}
\input{group__HAL__GPIO__Aliased__Macros}
\input{group__HAL__GTZC__Aliased__Defines}
\input{group__HAL__HRTIM__Aliased__Macros}
\input{group__HAL__I2C__Aliased__Defines}
\input{group__HAL__IRDA__Aliased__Defines}
\input{group__HAL__IWDG__Aliased__Defines}
\input{group__HAL__LPTIM__Aliased__Defines}
\input{group__HAL__NAND__Aliased__Defines}
\input{group__HAL__NOR__Aliased__Defines}
\input{group__HAL__OPAMP__Aliased__Defines}
\input{group__HAL__I2S__Aliased__Defines}
\input{group__HAL__PCCARD__Aliased__Defines}
\input{group__HAL__RTC__Aliased__Defines}
\input{group__HAL__SMARTCARD__Aliased__Defines}
\input{group__HAL__SMBUS__Aliased__Defines}
\input{group__HAL__SPI__Aliased__Defines}
\input{group__HAL__TIM__Aliased__Defines}
\input{group__HAL__TSC__Aliased__Defines}
\input{group__HAL__UART__Aliased__Defines}
\input{group__HAL__USART__Aliased__Defines}
\input{group__HAL__WWDG__Aliased__Defines}
\input{group__HAL__CAN__Aliased__Defines}
\input{group__HAL__ETH__Aliased__Defines}
\input{group__HAL__DCMI__Aliased__Defines}
\input{group__HAL__PPP__Aliased__Defines}
\input{group__HAL__CRYP__Aliased__Functions}
\input{group__HAL__DCACHE__Aliased__Functions}
\input{group__HASH__alias}
\input{group__HAL__HASH__Aliased__Functions}
\input{group__HAL__Aliased__Functions}
\input{group__HAL__FLASH__Aliased__Functions}
\input{group__HAL__I2C__Aliased__Functions}
\input{group__HAL__PWR__Aliased}
\input{group__HAL__SMBUS__Aliased__Functions}
\input{group__HAL__SPI__Aliased__Functions}
\input{group__HAL__TIM__Aliased__Functions}
\input{group__HAL__UART__Aliased__Functions}
\input{group__HAL__LTDC__Aliased__Functions}
\input{group__HAL__PPP__Aliased__Functions}
\input{group__HAL__AES__Aliased__Macros}
\input{group__HAL__Aliased__Macros}
\input{group__HAL__ADC__Aliased__Macros}
\input{group__HAL__DAC__Aliased__Macros}
\input{group__HAL__DBGMCU__Aliased__Macros}
\input{group__HAL__COMP__Aliased__Macros}
\input{group__HAL__FLASH__Aliased__Macros}
\input{group__HAL__I2C__Aliased__Macros}
\input{group__HAL__I2S__Aliased__Macros}
\input{group__HAL__IRDA__Aliased__Macros}
\input{group__HAL__IWDG__Aliased__Macros}
\input{group__HAL__LPTIM__Aliased__Macros}
\input{group__HAL__OPAMP__Aliased__Macros}
\input{group__HAL__PWR__Aliased__Macros}
\input{group__HAL__RCC__Aliased}
\input{group__HAL__RNG__Aliased__Macros}
\input{group__HAL__RTC__Aliased__Macros}
\input{group__HAL__SD__Aliased__Macros}
\input{group__HAL__SMARTCARD__Aliased__Macros}
\input{group__HAL__SMBUS__Aliased__Macros}
\input{group__HAL__SPI__Aliased__Macros}
\input{group__HAL__UART__Aliased__Macros}
\input{group__HAL__USART__Aliased__Macros}
\input{group__HAL__USB__Aliased__Macros}
\input{group__HAL__TIM__Aliased__Macros}
\input{group__HAL__ETH__Aliased__Macros}
\input{group__HAL__LTDC__Aliased__Macros}
\input{group__HAL__SAI__Aliased__Macros}
\input{group__HAL__SPDIFRX__Aliased__Macros}
\input{group__HAL__HRTIM__Aliased__Functions}
\input{group__HAL__QSPI__Aliased__Macros}
\input{group__HAL__Generic__Aliased__Macros}
\input{group__HAL__PPP__Aliased__Macros}
\input{group__HAL__Exported__Constants}
\input{group__HAL__TICK__FREQ}
\input{group__SYSCFG__Exported__Constants}
\input{group__SYSCFG__BootMode}
\input{group__SYSCFG__FPU__Interrupts}
\input{group__SYSCFG__CCMSRAMWRP}
\input{group__SYSCFG__flags__definition}
\input{group__SYSCFG__FastModePlus__GPIO}
\input{group__DBGMCU__Exported__Macros}
\input{group__SYSCFG__Exported__Macros}
\input{group__SYSCFG__Private__Macros}
\input{group__HAL__Private__Macros}
\input{group__ADC__Exported__Types}
\input{group__ADC__States}
\input{group__ADC__Exported__Constants}
\input{group__ADC__Error__Code}
\input{group__ADC__HAL__EC__COMMON__CLOCK__SOURCE}
\input{group__ADC__HAL__EC__RESOLUTION}
\input{group__ADC__HAL__EC__DATA__ALIGN}
\input{group__ADC__Scan__mode}
\input{group__ADC__regular__external__trigger__source}
\input{group__ADC__regular__external__trigger__edge}
\input{group__ADC__regular__sampling__mode}
\input{group__ADC__EOCSelection}
\input{group__ADC__HAL__EC__REG__OVR__DATA__BEHAVIOR}
\input{group__ADC__HAL__EC__REG__SEQ__RANKS}
\input{group__ADC__HAL__EC__CHANNEL__SAMPLINGTIME}
\input{group__ADC__HAL__EC__CHANNEL}
\input{group__ADC__HAL__EC__AWD__NUMBER}
\input{group__ADC__analog__watchdog__filtering__config}
\input{group__ADC__analog__watchdog__mode}
\input{group__ADC__HAL__EC__OVS__RATIO}
\input{group__ADC__HAL__EC__OVS__SHIFT}
\input{group__ADC__HAL__EC__OVS__DISCONT__MODE}
\input{group__ADC__HAL__EC__OVS__SCOPE__REG}
\input{group__ADC__Event__type}
\input{group__ADC__interrupts__definition}
\input{group__ADC__flags__definition}
\input{group__ADC__Private__Macros}
\input{group__ADC__Private__Constants}
\input{group__ADC__Exported__Macros}
\input{group__ADC__HAL__EM__HANDLE__IT__FLAG}
\input{group__ADC__HAL__EM__HELPER__MACRO}
\input{group__ADCEx__Exported__Types}
\input{group__ADCEx__Exported__Constants}
\input{group__ADC__injected__external__trigger__source}
\input{group__ADC__injected__external__trigger__edge}
\input{group__ADC__HAL__EC__CHANNEL__SINGLE__DIFF__ENDING}
\input{group__ADC__HAL__EC__OFFSET__NB}
\input{group__ADCEx__OffsetSign}
\input{group__ADC__INJ__SEQ__RANKS}
\input{group__ADC__HAL__EC__GROUPS}
\input{group__ADC__CFGR__fields}
\input{group__ADC__SMPR1__fields}
\input{group__ADC__CFGR__fields__2}
\input{group__ADCEx__Private__Macro__internal__HAL__driver}
\input{group__CORTEX}
\input{group__CORTEX__Exported__Types}
\input{group__CORTEX__Exported__Constants}
\input{group__CORTEX__Preemption__Priority__Group}
\input{group__CORTEX__SysTick__clock__source}
\input{group__CORTEX__Exported__Macros}
\input{group__CORTEX__Exported__Functions}
\input{group__CORTEX__Exported__Functions__Group1}
\input{group__CORTEX__Exported__Functions__Group2}
\input{group__CORTEX__Private__Macros}
\input{group__DMA__Exported__Types}
\input{group__DMA__Exported__Constants}
\input{group__DMA__Error__Code}
\input{group__DMA__request}
\input{group__DMA__Data__transfer__direction}
\input{group__DMA__Peripheral__incremented__mode}
\input{group__DMA__Memory__incremented__mode}
\input{group__DMA__Peripheral__data__size}
\input{group__DMA__Memory__data__size}
\input{group__DMA__mode}
\input{group__DMA__Priority__level}
\input{group__DMA__interrupt__enable__definitions}
\input{group__DMA__flag__definitions}
\input{group__DMA__Exported__Macros}
\input{group__DMA__Private__Macros}
\input{group__DMAEx__Exported__Types}
\input{group__DMAEx__Exported__Constants}
\input{group__DMAEx__DMAMUX__SyncSignalID__selection}
\input{group__DMAEx__DMAMUX__SyncPolarity__selection}
\input{group__DMAEx__DMAMUX__SignalGeneratorID__selection}
\input{group__DMAEx__DMAMUX__RequestGeneneratorPolarity__selection}
\input{group__DMAEx__Private__Macros}
\input{group__EXTI}
\input{group__EXTI__Exported__Types}
\input{group__EXTI__Exported__Constants}
\input{group__EXTI__Line}
\input{group__EXTI__Mode}
\input{group__EXTI__Trigger}
\input{group__EXTI__GPIOSel}
\input{group__EXTI__Exported__Macros}
\input{group__EXTI__Private__Constants}
\input{group__EXTI__Private__Macros}
\input{group__EXTI__Exported__Functions}
\input{group__EXTI__Exported__Functions__Group1}
\input{group__EXTI__Exported__Functions__Group2}
\input{group__FLASH__Exported__Types}
\input{group__FLASH__Exported__Constants}
\input{group__FLASH__Error}
\input{group__FLASH__Type__Erase}
\input{group__FLASH__Banks}
\input{group__FLASH__Type__Program}
\input{group__FLASH__OB__Type}
\input{group__FLASH__OB__WRP__Area}
\input{group__FLASH__OB__Boot__Lock}
\input{group__FLASH__OB__Read__Protection}
\input{group__FLASH__OB__USER__Type}
\input{group__FLASH__OB__USER__BOR__LEVEL}
\input{group__FLASH__OB__USER__nRST__STOP}
\input{group__FLASH__OB__USER__nRST__STANDBY}
\input{group__FLASH__OB__USER__nRST__SHUTDOWN}
\input{group__FLASH__OB__USER__IWDG__SW}
\input{group__FLASH__OB__USER__IWDG__STOP}
\input{group__FLASH__OB__USER__IWDG__STANDBY}
\input{group__FLASH__OB__USER__WWDG__SW}
\input{group__FLASH__OB__USER__nBOOT1}
\input{group__FLASH__OB__USER__SRAM__PE}
\input{group__FLASH__OB__USER__CCMSRAM__RST}
\input{group__FLASH__OB__USER__nSWBOOT0}
\input{group__FLASH__OB__USER__nBOOT0}
\input{group__FLASH__OB__USER__NRST__MODE}
\input{group__FLASH__OB__USER__INTERNAL__RESET__HOLDER}
\input{group__FLASH__OB__PCROP__RDP}
\input{group__FLASH__Latency}
\input{group__FLASH__Keys}
\input{group__FLASH__Flags}
\input{group__FLASH__Interrupt__definition}
\input{group__FLASH__Exported__Macros}
\input{group__FLASH__Interrupt}
\input{group__FLASH__Exported__Variables}
\input{group__FLASH__Private__Constants}
\input{group__FLASH__Private__Macros}
\input{group__GPIO}
\input{group__GPIO__Exported__Types}
\input{group__GPIO__Exported__Constants}
\input{group__GPIO__pins}
\input{group__GPIO__mode}
\input{group__GPIO__speed}
\input{group__GPIO__pull}
\input{group__GPIO__Exported__Macros}
\input{group__GPIO__Private__Constants}
\input{group__GPIO__Private__Macros}
\input{group__GPIO__Exported__Functions}
\input{group__GPIO__Exported__Functions__Group1}
\input{group__GPIO__Exported__Functions__Group2}
\input{group__GPIOEx}
\input{group__GPIOEx__Exported__Constants}
\input{group__GPIOEx__Alternate__function__selection}
\input{group__GPIOEx__Exported__Macros}
\input{group__GPIOEx__Get__Port__Index}
\input{group__PWR__Exported__Types}
\input{group__PWR__Exported__Constants}
\input{group__PWR__PVD__detection__level}
\input{group__PWR__PVD__Mode}
\input{group__PWR__Regulator__state__in__SLEEP__STOP__mode}
\input{group__PWR__SLEEP__mode__entry}
\input{group__PWR__STOP__mode__entry}
\input{group__PWR__PVD__EXTI__LINE}
\input{group__PWR__PVD__EVENT__LINE}
\input{group__PWR__Exported__Macros}
\input{group__PWREx__Exported__Types}
\input{group__PWREx__Exported__Constants}
\input{group__PWREx__WUP__Polarity}
\input{group__PWREx__WakeUp__Pins}
\input{group__PWREx__PVM__Type}
\input{group__PWREx__PVM__Mode}
\input{group__PWREx__Regulator__Voltage__Scale}
\input{group__PWREx__VBAT__Battery__Charging__Selection}
\input{group__PWREx__VBAT__Battery__Charging}
\input{group__PWREx__GPIO__Bit__Number}
\input{group__PWREx__GPIO}
\input{group__PWREx__PVM__EXTI__LINE}
\input{group__PWREx__PVM__EVENT__LINE}
\input{group__PWREx__Flag}
\input{group__PWREx__Exported__Macros}
\input{group__RCC__Exported__Types}
\input{group__RCC__Exported__Constants}
\input{group__RCC__Timeout__Value}
\input{group__RCC__Oscillator__Type}
\input{group__RCC__HSE__Config}
\input{group__RCC__LSE__Config}
\input{group__RCC__HSI__Config}
\input{group__RCC__LSI__Config}
\input{group__RCC__HSI48__Config}
\input{group__RCC__PLL__Config}
\input{group__RCC__PLLM__Clock__Divider}
\input{group__RCC__PLLP__Clock__Divider}
\input{group__RCC__PLLQ__Clock__Divider}
\input{group__RCC__PLLR__Clock__Divider}
\input{group__RCC__PLL__Clock__Source}
\input{group__RCC__PLL__Clock__Output}
\input{group__RCC__System__Clock__Type}
\input{group__RCC__System__Clock__Source}
\input{group__RCC__System__Clock__Source__Status}
\input{group__RCC__AHB__Clock__Source}
\input{group__RCC__APB1__APB2__Clock__Source}
\input{group__RCC__RTC__Clock__Source}
\input{group__RCC__MCO__Index}
\input{group__RCC__MCO1__Clock__Source}
\input{group__RCC__MCOx__Clock__Prescaler}
\input{group__RCC__Interrupt}
\input{group__RCC__Flag}
\input{group__RCC__LSEDrive__Config}
\input{group__RCC__Exported__Macros}
\input{group__RCC__AHB1__Peripheral__Clock__Enable__Disable}
\input{group__RCC__AHB2__Peripheral__Clock__Enable__Disable}
\input{group__RCC__AHB3__Clock__Enable__Disable}
\input{group__RCC__APB1__Clock__Enable__Disable}
\input{group__RCC__APB2__Clock__Enable__Disable}
\input{group__RCC__AHB1__Peripheral__Clock__Enable__Disable__Status}
\input{group__RCC__AHB2__Clock__Enable__Disable__Status}
\input{group__RCC__AHB3__Clock__Enable__Disable__Status}
\input{group__RCC__APB1__Clock__Enable__Disable__Status}
\input{group__RCC__APB2__Clock__Enable__Disable__Status}
\input{group__RCC__AHB1__Force__Release__Reset}
\input{group__RCC__AHB2__Force__Release__Reset}
\input{group__RCC__AHB3__Force__Release__Reset}
\input{group__RCC__APB1__Force__Release__Reset}
\input{group__RCC__APB2__Force__Release__Reset}
\input{group__RCC__AHB1__Clock__Sleep__Enable__Disable}
\input{group__RCC__AHB2__Clock__Sleep__Enable__Disable}
\input{group__RCC__AHB3__Clock__Sleep__Enable__Disable}
\input{group__RCC__APB1__Clock__Sleep__Enable__Disable}
\input{group__RCC__APB2__Clock__Sleep__Enable__Disable}
\input{group__RCC__AHB1__Clock__Sleep__Enable__Disable__Status}
\input{group__RCC__AHB2__Clock__Sleep__Enable__Disable__Status}
\input{group__RCC__AHB3__Clock__Sleep__Enable__Disable__Status}
\input{group__RCC__APB1__Clock__Sleep__Enable__Disable__Status}
\input{group__RCC__APB2__Clock__Sleep__Enable__Disable__Status}
\input{group__RCC__Backup__Domain__Reset}
\input{group__RCC__RTC__Clock__Configuration}
\input{group__RCC__Flags__Interrupts__Management}
\input{group__RCCEx__Exported__Types}
\input{group__RCCEx__Exported__Constants}
\input{group__RCCEx__LSCO__Clock__Source}
\input{group__RCCEx__Periph__Clock__Selection}
\input{group__RCCEx__USART1__Clock__Source}
\input{group__RCCEx__USART2__Clock__Source}
\input{group__RCCEx__USART3__Clock__Source}
\input{group__RCCEx__LPUART1__Clock__Source}
\input{group__RCCEx__I2C1__Clock__Source}
\input{group__RCCEx__I2C2__Clock__Source}
\input{group__RCCEx__I2C3__Clock__Source}
\input{group__RCCEx__LPTIM1__Clock__Source}
\input{group__RCCEx__SAI1__Clock__Source}
\input{group__RCCEx__I2S__Clock__Source}
\input{group__RCCEx__RNG__Clock__Source}
\input{group__RCCEx__USB__Clock__Source}
\input{group__RCCEx__ADC12__Clock__Source}
\input{group__RCCEx__EXTI__LINE__LSECSS}
\input{group__RCCEx__CRS__Status}
\input{group__RCCEx__CRS__SynchroSource}
\input{group__RCCEx__CRS__SynchroDivider}
\input{group__RCCEx__CRS__SynchroPolarity}
\input{group__RCCEx__CRS__ReloadValueDefault}
\input{group__RCCEx__CRS__ErrorLimitDefault}
\input{group__RCCEx__CRS__HSI48CalibrationDefault}
\input{group__RCCEx__CRS__FreqErrorDirection}
\input{group__RCCEx__CRS__Interrupt__Sources}
\input{group__RCCEx__CRS__Flags}
\input{group__RCCEx__Exported__Macros}
\input{group__RCCEx__Flags__Interrupts__Management}
\input{group__RCCEx__CRS__Extended__Features}
\input{group__TIM__Exported__Types}
\input{group__TIM__Exported__Constants}
\input{group__TIM__ClearInput__Source}
\input{group__TIM__DMA__Base__address}
\input{group__TIM__Event__Source}
\input{group__TIM__Input__Channel__Polarity}
\input{group__TIM__ETR__Polarity}
\input{group__TIM__ETR__Prescaler}
\input{group__TIM__Counter__Mode}
\input{group__TIM__Update__Interrupt__Flag__Remap}
\input{group__TIM__ClockDivision}
\input{group__TIM__Output__Compare__State}
\input{group__TIM__AutoReloadPreload}
\input{group__TIM__Output__Fast__State}
\input{group__TIM__Output__Compare__N__State}
\input{group__TIM__Output__Compare__Polarity}
\input{group__TIM__Output__Compare__N__Polarity}
\input{group__TIM__Output__Compare__Idle__State}
\input{group__TIM__Output__Compare__N__Idle__State}
\input{group__TIM__Input__Capture__Polarity}
\input{group__TIM__Encoder__Input__Polarity}
\input{group__TIM__Input__Capture__Selection}
\input{group__TIM__Input__Capture__Prescaler}
\input{group__TIM__One__Pulse__Mode}
\input{group__TIM__Encoder__Mode}
\input{group__TIM__Interrupt__definition}
\input{group__TIM__Commutation__Source}
\input{group__TIM__DMA__sources}
\input{group__TIM__Flag__definition}
\input{group__TIM__Channel}
\input{group__TIM__Clock__Source}
\input{group__TIM__Clock__Polarity}
\input{group__TIM__Clock__Prescaler}
\input{group__TIM__ClearInput__Polarity}
\input{group__TIM__ClearInput__Prescaler}
\input{group__TIM__OSSR__Off__State__Selection__for__Run__mode__state}
\input{group__TIM__OSSI__Off__State__Selection__for__Idle__mode__state}
\input{group__TIM__Lock__level}
\input{group__TIM__Break__Input__enable__disable}
\input{group__TIM__Break__Polarity}
\input{group__TIM__Break__Input__AF__Mode}
\input{group__TIM__Break2__Input__enable__disable}
\input{group__TIM__Break2__Polarity}
\input{group__TIM__Break2__Input__AF__Mode}
\input{group__TIM__AOE__Bit__Set__Reset}
\input{group__TIM__Group__Channel5}
\input{group__TIM__Master__Mode__Selection}
\input{group__TIM__Master__Mode__Selection__2}
\input{group__TIM__Master__Slave__Mode}
\input{group__TIM__Slave__Mode}
\input{group__TIM__Output__Compare__and__PWM__modes}
\input{group__TIM__Trigger__Selection}
\input{group__TIM__Trigger__Polarity}
\input{group__TIM__Trigger__Prescaler}
\input{group__TIM__TI1__Selection}
\input{group__TIM__DMA__Burst__Length}
\input{group__DMA__Handle__index}
\input{group__Channel__CC__State}
\input{group__TIM__Break__System}
\input{group__TIM__Exported__Macros}
\input{group__TIM__Private__Constants}
\input{group__TIM__Private__Macros}
\input{group__TIM__Exported__Functions__Group8}
\input{group__TIM__Exported__Functions__Group9}
\input{group__TIM__Exported__Functions__Group10}
\input{group__TIM__Private__Functions}
\input{group__TIMEx__Exported__Types}
\input{group__TIMEx__Exported__Constants}
\input{group__TIMEx__Remap}
\input{group__TIMEx__Break__Input}
\input{group__TIMEx__Break__Input__Source}
\input{group__TIMEx__Break__Input__Source__Enable}
\input{group__TIMEx__Break__Input__Source__Polarity}
\input{group__TIMEx__Timer__Input__Selection}
\input{group__TIMEx__SMS__Preload__Enable}
\input{group__TIMEx__Encoder__Index__Position}
\input{group__TIMEx__Encoder__Index__Direction}
\input{group__TIMEx__Encoder__Index__Polarity}
\input{group__TIMEx__Encoder__Index__Prescaler}
\input{group__TIMEx__Exported__Macros}
\input{group__TIMEx__Private__Macros}
\input{group__UART__Exported__Types}
\input{group__UART__Exported__Constants}
\input{group__UART__State__Definition}
\input{group__UART__Error__Definition}
\input{group__UART__Stop__Bits}
\input{group__UART__Parity}
\input{group__UART__Hardware__Flow__Control}
\input{group__UART__Mode}
\input{group__UART__State}
\input{group__UART__Over__Sampling}
\input{group__UART__OneBit__Sampling}
\input{group__UART__ClockPrescaler}
\input{group__UART__AutoBaud__Rate__Mode}
\input{group__UART__Receiver__Timeout}
\input{group__UART__LIN}
\input{group__UART__LIN__Break__Detection}
\input{group__UART__DMA__Tx}
\input{group__UART__DMA__Rx}
\input{group__UART__Half__Duplex__Selection}
\input{group__UART__WakeUp__Methods}
\input{group__UART__Request__Parameters}
\input{group__UART__Advanced__Features__Initialization__Type}
\input{group__UART__Tx__Inv}
\input{group__UART__Rx__Inv}
\input{group__UART__Data__Inv}
\input{group__UART__Rx__Tx__Swap}
\input{group__UART__Overrun__Disable}
\input{group__UART__AutoBaudRate__Enable}
\input{group__UART__DMA__Disable__on__Rx__Error}
\input{group__UART__MSB__First}
\input{group__UART__Stop__Mode__Enable}
\input{group__UART__Mute__Mode}
\input{group__UART__CR2__ADDRESS__LSB__POS}
\input{group__UART__WakeUp__from__Stop__Selection}
\input{group__UART__DriverEnable__Polarity}
\input{group__UART__CR1__DEAT__ADDRESS__LSB__POS}
\input{group__UART__CR1__DEDT__ADDRESS__LSB__POS}
\input{group__UART__Interruption__Mask}
\input{group__UART__TimeOut__Value}
\input{group__UART__Flags}
\input{group__UART__Interrupt__definition}
\input{group__UART__IT__CLEAR__Flags}
\input{group__UART__RECEPTION__TYPE__Values}
\input{group__UART__Exported__Macros}
\input{group__UART__Private__Macros}
\input{group__UART__Private__variables}
\input{group__UARTEx__Exported__Types}
\input{group__UARTEx__Exported__Constants}
\input{group__UARTEx__Word__Length}
\input{group__UARTEx__WakeUp__Address__Length}
\input{group__UARTEx__FIFO__mode}
\input{group__UARTEx__TXFIFO__threshold__level}
\input{group__UARTEx__RXFIFO__threshold__level}
\input{group__UARTEx__Private__Macros}
\input{group__CORTEX__LL}
\input{group__CORTEX__LL__Exported__Constants}
\input{group__CORTEX__LL__EC__CLKSOURCE__HCLK}
\input{group__CORTEX__LL__EC__FAULT}
\input{group__CORTEX__LL__Exported__Functions}
\input{group__CORTEX__LL__EF__SYSTICK}
\input{group__CORTEX__LL__EF__LOW__POWER__MODE}
\input{group__CORTEX__LL__EF__HANDLER}
\input{group__CORTEX__LL__EF__MCU__INFO}
\input{group__RCC__LL}
\input{group__RCC__LL__Private__Variables}
\input{group__RCC__LL__Private__Constants}
\input{group__RCC__LL__Exported__Constants}
\input{group__RCC__LL__EC__OSC__VALUES}
\input{group__RCC__LL__EC__CLEAR__FLAG}
\input{group__RCC__LL__EC__GET__FLAG}
\input{group__RCC__LL__EC__IT}
\input{group__RCC__LL__EC__LSEDRIVE}
\input{group__RCC__LL__EC__LSCO__CLKSOURCE}
\input{group__RCC__LL__EC__SYS__CLKSOURCE}
\input{group__RCC__LL__EC__SYS__CLKSOURCE__STATUS}
\input{group__RCC__LL__EC__SYSCLK__DIV}
\input{group__RCC__LL__EC__APB1__DIV}
\input{group__RCC__LL__EC__APB2__DIV}
\input{group__RCC__LL__EC__MCO1SOURCE}
\input{group__RCC__LL__EC__MCO1__DIV}
\input{group__RCC__LL__EC__USARTx__CLKSOURCE}
\input{group__RCC__LL__EC__UARTx__CLKSOURCE}
\input{group__RCC__LL__EC__LPUART1__CLKSOURCE}
\input{group__RCC__LL__EC__I2Cx__CLKSOURCE}
\input{group__RCC__LL__EC__LPTIM1__CLKSOURCE}
\input{group__RCC__LL__EC__SAI1__CLKSOURCE}
\input{group__RCC__LL__EC__I2S__CLKSOURCE}
\input{group__RCC__LL__EC__RNG__CLKSOURCE}
\input{group__RCC__LL__EC__USB__CLKSOURCE}
\input{group__RCC__LL__EC__ADC__CLKSOURCE}
\input{group__RCC__LL__EC__QUADSPI}
\input{group__RCC__LL__EC__USARTx}
\input{group__RCC__LL__EC__UARTx}
\input{group__RCC__LL__EC__LPUART1}
\input{group__RCC__LL__EC__I2C1}
\input{group__RCC__LL__EC__LPTIM1}
\input{group__RCC__LL__EC__SAI1}
\input{group__RCC__LL__EC__I2S}
\input{group__RCC__LL__EC__RNG}
\input{group__RCC__LL__EC__USB}
\input{group__RCC__LL__EC__ADC}
\input{group__RCC__LL__EC__RTC__CLKSOURCE}
\input{group__RCC__LL__EC__PLLSOURCE}
\input{group__RCC__LL__EC__PLLM__DIV}
\input{group__RCC__LL__EC__PLLR__DIV}
\input{group__RCC__LL__EC__PLLP__DIV}
\input{group__RCC__LL__EC__PLLQ__DIV}
\input{group__RCC__LL__Exported__Macros}
\input{group__RCC__LL__EM__WRITE__READ}
\input{group__RCC__LL__EM__CALC__FREQ}
\input{group__RCC__LL__Exported__Functions}
\input{group__RCC__LL__EF__HSE}
\input{group__RCC__LL__EF__HSI}
\input{group__RCC__LL__EF__HSI48}
\input{group__RCC__LL__EF__LSE}
\input{group__RCC__LL__EF__LSI}
\input{group__RCC__LL__EF__LSCO}
\input{group__RCC__LL__EF__System}
\input{group__RCC__LL__EF__MCO}
\input{group__RCC__LL__EF__Peripheral__Clock__Source}
\input{group__RCC__LL__EF__RTC}
\input{group__RCC__LL__EF__PLL}
\input{group__RCC__LL__EF__FLAG__Management}
\input{group__RCC__LL__EF__IT__Management}
\input{group__UTILS__LL}
\input{group__UTILS__LL__Private__Constants}
\input{group__UTILS__LL__Private__Macros}
\input{group__UTILS__LL__ES__INIT}
\input{group__UTILS__LL__Exported__Constants}
\input{group__UTILS__EC__HSE__BYPASS}
\input{group__UTILS__EC__PACKAGETYPE}
\input{group__UTILS__LL__Exported__Functions}
\input{group__UTILS__EF__DEVICE__ELECTRONIC__SIGNATURE}
\input{group__UTILS__LL__EF__DELAY}
\input{group__UTILS__EF__SYSTEM}
\input{group__HAL}
\input{group__ADC}
\input{group__ADCEx}
\input{group__DMA}
\input{group__DMAEx}
\input{group__FLASH}
\input{group__FLASHEx}
\input{group__FLASH__RAMFUNC}
\input{group__PWR}
\input{group__PWREx}
\input{group__RCC}
\input{group__RCCEx}
\input{group__TIM}
\input{group__TIMEx}
\input{group__UART}
\input{group__UARTEx}
\input{group__CMSIS}
\input{group__stm32g4xx__system}
\input{group__STM32G4xx__System__Private__Includes}
\input{group__STM32G4xx__System__Private__TypesDefinitions}
\input{group__STM32G4xx__System__Private__Defines}
\input{group__STM32G4xx__System__Private__Macros}
\input{group__STM32G4xx__System__Private__Variables}
\input{group__STM32G4xx__System__Private__FunctionPrototypes}
\input{group__STM32G4xx__System__Private__Functions}
\input{group__CMSIS__Device}
\input{group__stm32g474xx}
\input{group__Configuration__section__for__CMSIS}
\input{group__Peripheral__interrupt__number__definition}
\input{group__Peripheral__registers__structures}
\input{group__Peripheral__memory__map}
\input{group__Peripheral__declaration}
\input{group__Exported__constants}
\input{group__Hardware__Constant__Definition}
\input{group__Peripheral__Registers__Bits__Definition}
\input{group__Exported__macros}
\input{group__stm32g4xx}
\input{group__Library__configuration__section}
\input{group__Device__Included}
\input{group__Exported__types}
\input{group__STM32G4xx__System__Includes}
\input{group__STM32G4xx__System__Exported__Variables}
\input{group__STM32G4xx__System__Exported__Constants}
\input{group__STM32G4xx__System__Exported__Macros}
\input{group__STM32G4xx__System__Exported__Functions}
\input{group__STM32G4xx__HAL__Driver}
\input{group__HAL__Exported__Functions}
\input{group__HAL__Exported__Functions__Group1}
\input{group__HAL__Exported__Functions__Group2}
\input{group__HAL__Exported__Functions__Group3}
\input{group__HAL__Exported__Variables}
\input{group__HAL__Exported__Functions__Group4}
\input{group__ADC__Exported__Functions}
\input{group__ADC__Exported__Functions__Group1}
\input{group__ADC__Exported__Functions__Group2}
\input{group__ADC__Exported__Functions__Group3}
\input{group__ADC__Exported__Functions__Group4}
\input{group__ADC__Private__Functions}
\input{group__ADCEx__Exported__Functions}
\input{group__ADCEx__Exported__Functions__Group1}
\input{group__ADCEx__Exported__Functions__Group2}
\input{group__DMA__Exported__Functions}
\input{group__DMA__Exported__Functions__Group1}
\input{group__DMA__Exported__Functions__Group2}
\input{group__DMA__Exported__Functions__Group3}
\input{group__DMAEx__Exported__Functions}
\input{group__DMAEx__Exported__Functions__Group1}
\input{group__FLASH__Exported__Functions}
\input{group__FLASH__Exported__Functions__Group1}
\input{group__FLASH__Exported__Functions__Group2}
\input{group__FLASH__Exported__Functions__Group3}
\input{group__FLASH__Private__Functions}
\input{group__FLASHEx__Exported__Functions}
\input{group__FLASHEx__Exported__Functions__Group1}
\input{group__FLASHEx__Private__Functions}
\input{group__FLASH__RAMFUNC__Exported__Functions}
\input{group__FLASH__RAMFUNC__Exported__Functions__Group1}
\input{group__PWR__Private__Macros}
\input{group__PWR__Exported__Functions}
\input{group__PWR__Exported__Functions__Group1}
\input{group__PWR__Exported__Functions__Group2}
\input{group__PWREx__Private__Macros}
\input{group__PWREx__Exported__Functions}
\input{group__PWREx__Exported__Functions__Group1}
\input{group__RCC__Private__Constants}
\input{group__RCC__Private__Macros}
\input{group__RCC__Exported__Functions}
\input{group__RCC__Exported__Functions__Group1}
\input{group__RCC__Exported__Functions__Group2}
\input{group__RCCEx__Exported__Functions}
\input{group__RCCEx__Exported__Functions__Group1}
\input{group__RCCEx__Exported__Functions__Group2}
\input{group__RCCEx__Exported__Functions__Group3}
\input{group__RCCEx__Private__Macros}
\input{group__TIM__Exported__Functions}
\input{group__TIM__Exported__Functions__Group1}
\input{group__TIM__Exported__Functions__Group2}
\input{group__TIM__Exported__Functions__Group3}
\input{group__TIM__Exported__Functions__Group4}
\input{group__TIM__Exported__Functions__Group5}
\input{group__TIM__Exported__Functions__Group6}
\input{group__TIM__Exported__Functions__Group7}
\input{group__TIMEx__Exported__Functions}
\input{group__TIMEx__Exported__Functions__Group1}
\input{group__TIMEx__Exported__Functions__Group2}
\input{group__TIMEx__Exported__Functions__Group3}
\input{group__TIMEx__Exported__Functions__Group4}
\input{group__TIMEx__Exported__Functions__Group5}
\input{group__TIMEx__Exported__Functions__Group6}
\input{group__TIMEx__Exported__Functions__Group7}
\input{group__TIMEx__Private__Functions}
\input{group__UART__Exported__Functions}
\input{group__UART__Exported__Functions__Group1}
\input{group__UART__Exported__Functions__Group2}
\input{group__UART__Exported__Functions__Group3}
\input{group__UART__Exported__Functions__Group4}
\input{group__UART__Private__Functions}
\input{group__UARTEx__Exported__Functions}
\input{group__UARTEx__Exported__Functions__Group1}
\input{group__UARTEx__Exported__Functions__Group2}
\input{group__UARTEx__Exported__Functions__Group3}
\input{group__STM32G4xx__LL__Driver}
\chapter{Class Documentation}
\input{struct____DMA__HandleTypeDef}
\input{struct____iar__u32}
\input{struct____UART__HandleTypeDef}
\input{structADC__AnalogWDGConfTypeDef}
\input{structADC__ChannelConfTypeDef}
\input{structADC__Common__TypeDef}
\input{structADC__HandleTypeDef}
\input{structADC__InitTypeDef}
\input{structADC__InjectionConfigTypeDef}
\input{structADC__InjectionConfTypeDef}
\input{structADC__InjOversamplingTypeDef}
\input{structADC__OversamplingTypeDef}
\input{structADC__TypeDef}
\input{unionAPSR__Type}
\input{structARM__MPU__Region__t}
\input{structCOMP__TypeDef}
\input{unionCONTROL__Type}
\input{structCORDIC__TypeDef}
\input{structCoreDebug__Type}
\input{structCRC__TypeDef}
\input{structCRS__TypeDef}
\input{structDAC__TypeDef}
\input{structDBGMCU__TypeDef}
\input{structDMA__Channel__TypeDef}
\input{structDMA__InitTypeDef}
\input{structDMA__TypeDef}
\input{structDMAMUX__Channel__TypeDef}
\input{structDMAMUX__ChannelStatus__TypeDef}
\input{structDMAMUX__RequestGen__TypeDef}
\input{structDMAMUX__RequestGenStatus__TypeDef}
\input{structDWT__Type}
\input{structEXTI__ConfigTypeDef}
\input{structEXTI__HandleTypeDef}
\input{structEXTI__TypeDef}
\input{structFDCAN__Config__TypeDef}
\input{structFDCAN__GlobalTypeDef}
\input{structFLASH__EraseInitTypeDef}
\input{structFLASH__OBProgramInitTypeDef}
\input{structFLASH__ProcessTypeDef}
\input{structFLASH__TypeDef}
\input{structFMAC__TypeDef}
\input{structFMC__Bank1__TypeDef}
\input{structFMC__Bank1E__TypeDef}
\input{structFMC__Bank3__TypeDef}
\input{structFPU__Type}
\input{structGPIO__InitTypeDef}
\input{structGPIO__TypeDef}
\input{structHAL__DMA__MuxRequestGeneratorConfigTypeDef}
\input{structHAL__DMA__MuxSyncConfigTypeDef}
\input{structHRTIM__Common__TypeDef}
\input{structHRTIM__Master__TypeDef}
\input{structHRTIM__Timerx__TypeDef}
\input{structHRTIM__TypeDef}
\input{structI2C__TypeDef}
\input{unionIPSR__Type}
\input{structITM__Type}
\input{structIWDG__TypeDef}
\input{structLL__UTILS__ClkInitTypeDef}
\input{structLL__UTILS__PLLInitTypeDef}
\input{structLPTIM__TypeDef}
\input{structNVIC__Type}
\input{structOPAMP__TypeDef}
\input{structPWR__PVDTypeDef}
\input{structPWR__PVMTypeDef}
\input{structPWR__TypeDef}
\input{structQUADSPI__TypeDef}
\input{structRCC__ClkInitTypeDef}
\input{structRCC__CRSInitTypeDef}
\input{structRCC__CRSSynchroInfoTypeDef}
\input{structRCC__OscInitTypeDef}
\input{structRCC__PeriphCLKInitTypeDef}
\input{structRCC__PLLInitTypeDef}
\input{structRCC__TypeDef}
\input{structRNG__TypeDef}
\input{structRTC__TypeDef}
\input{structSAI__Block__TypeDef}
\input{structSAI__TypeDef}
\input{structSCB__Type}
\input{structSCnSCB__Type}
\input{structSPI__TypeDef}
\input{structSYSCFG__TypeDef}
\input{structSysTick__Type}
\input{structTAMP__TypeDef}
\input{structTIM__Base__InitTypeDef}
\input{structTIM__BreakDeadTimeConfigTypeDef}
\input{structTIM__ClearInputConfigTypeDef}
\input{structTIM__ClockConfigTypeDef}
\input{structTIM__Encoder__InitTypeDef}
\input{structTIM__HallSensor__InitTypeDef}
\input{structTIM__HandleTypeDef}
\input{structTIM__IC__InitTypeDef}
\input{structTIM__MasterConfigTypeDef}
\input{structTIM__OC__InitTypeDef}
\input{structTIM__OnePulse__InitTypeDef}
\input{structTIM__SlaveConfigTypeDef}
\input{structTIM__TypeDef}
\input{structTIMEx__BreakInputConfigTypeDef}
\input{structTIMEx__EncoderIndexConfigTypeDef}
\input{structTPI__Type}
\input{structUART__AdvFeatureInitTypeDef}
\input{structUART__InitTypeDef}
\input{structUART__WakeUpTypeDef}
\input{structUCPD__TypeDef}
\input{structUSART__TypeDef}
\input{structUSB__TypeDef}
\input{structVREFBUF__TypeDef}
\input{structWWDG__TypeDef}
\input{unionxPSR__Type}
\chapter{File Documentation}
\input{main_8h}
\input{stm32g4xx__hal__conf_8h}
\input{stm32g4xx__it_8h}
\input{main_8c}
\input{shell_8c}
\input{stm32g4xx__hal__msp_8c}
\input{stm32g4xx__it_8c}
\input{syscalls_8c}
\input{sysmem_8c}
\input{system__stm32g4xx_8c}
\input{stm32g474xx_8h}
\input{stm32g4xx_8h}
\input{system__stm32g4xx_8h}
\input{cmsis__armcc_8h}
\input{cmsis__armclang_8h}
\input{cmsis__armclang__ltm_8h}
\input{cmsis__compiler_8h}
\input{cmsis__gcc_8h}
\input{cmsis__iccarm_8h}
\input{cmsis__version_8h}
\input{core__armv81mml_8h}
\input{core__armv8mbl_8h}
\input{core__armv8mml_8h}
\input{core__cm0_8h}
\input{core__cm0plus_8h}
\input{core__cm1_8h}
\input{core__cm23_8h}
\input{core__cm3_8h}
\input{core__cm33_8h}
\input{core__cm35p_8h}
\input{core__cm4_8h}
\input{core__cm7_8h}
\input{core__sc000_8h}
\input{core__sc300_8h}
\input{stm32__hal__legacy_8h}
\input{stm32g4xx__hal_8h}
\input{stm32g4xx__hal__adc_8h}
\input{stm32g4xx__hal__adc__ex_8h}
\input{stm32g4xx__hal__cortex_8h}
\input{stm32g4xx__hal__def_8h}
\input{stm32g4xx__hal__dma_8h}
\input{stm32g4xx__hal__dma__ex_8h}
\input{stm32g4xx__hal__exti_8h}
\input{stm32g4xx__hal__flash_8h}
\input{stm32g4xx__hal__flash__ex_8h}
\input{stm32g4xx__hal__flash__ramfunc_8h}
\input{stm32g4xx__hal__gpio_8h}
\input{stm32g4xx__hal__gpio__ex_8h}
\input{stm32g4xx__hal__pwr_8h}
\input{stm32g4xx__hal__pwr__ex_8h}
\input{stm32g4xx__hal__rcc_8h}
\input{stm32g4xx__hal__rcc__ex_8h}
\input{stm32g4xx__hal__tim_8h}
\input{stm32g4xx__hal__tim__ex_8h}
\input{stm32g4xx__hal__uart_8h}
\input{stm32g4xx__hal__uart__ex_8h}
\input{stm32g4xx__ll__adc_8h}
\input{stm32g4xx__ll__bus_8h}
\input{stm32g4xx__ll__cortex_8h}
\input{stm32g4xx__ll__crs_8h}
\input{stm32g4xx__ll__dma_8h}
\input{stm32g4xx__ll__dmamux_8h}
\input{stm32g4xx__ll__exti_8h}
\input{stm32g4xx__ll__gpio_8h}
\input{stm32g4xx__ll__lpuart_8h}
\input{stm32g4xx__ll__pwr_8h}
\input{stm32g4xx__ll__rcc_8h}
\input{stm32g4xx__ll__system_8h}
\input{stm32g4xx__ll__tim_8h}
\input{stm32g4xx__ll__usart_8h}
\input{stm32g4xx__ll__utils_8h}
\input{stm32g4xx__hal_8c}
\input{stm32g4xx__hal__adc_8c}
\input{stm32g4xx__hal__adc__ex_8c}
\input{stm32g4xx__hal__cortex_8c}
\input{stm32g4xx__hal__dma_8c}
\input{stm32g4xx__hal__dma__ex_8c}
\input{stm32g4xx__hal__exti_8c}
\input{stm32g4xx__hal__flash_8c}
\input{stm32g4xx__hal__flash__ex_8c}
\input{stm32g4xx__hal__flash__ramfunc_8c}
\input{stm32g4xx__hal__gpio_8c}
\input{stm32g4xx__hal__pwr_8c}
\input{stm32g4xx__hal__pwr__ex_8c}
\input{stm32g4xx__hal__rcc_8c}
\input{stm32g4xx__hal__rcc__ex_8c}
\input{stm32g4xx__hal__tim_8c}
\input{stm32g4xx__hal__tim__ex_8c}
\input{stm32g4xx__hal__uart_8c}
\input{stm32g4xx__hal__uart__ex_8c}
\input{stm32g4xx__ll__adc_8c}
%--- End generated contents ---

% Index
\backmatter
\newpage
\phantomsection
\clearemptydoublepage
\addcontentsline{toc}{chapter}{\indexname}
\printindex

\end{document}
