git clone --depth 1 --no-tags https://github.com/GangaKM/Charge-pump.git f:/verilog_sva_gh_scraper/data/full_repos/698507973
git clone --depth 1 --no-tags https://github.com/Pritham13/Synthosphere_Pritham.git f:/verilog_sva_gh_scraper/data/full_repos/697872249
git clone --depth 1 --no-tags https://github.com/Likhitha811/SINGLE-CYCLE-RISC-V32I.git f:/verilog_sva_gh_scraper/data/full_repos/697838072
git clone --depth 1 --no-tags https://github.com/claven06/egd_top.git f:/verilog_sva_gh_scraper/data/full_repos/693973935
git clone --depth 1 --no-tags https://github.com/suraj4840/Decade_counter_008.git f:/verilog_sva_gh_scraper/data/full_repos/695788480
git clone --depth 1 --no-tags https://github.com/db2260/sdram-controller.git f:/verilog_sva_gh_scraper/data/full_repos/695842035
git clone --depth 1 --no-tags https://github.com/suraj4840/TFF_010.git f:/verilog_sva_gh_scraper/data/full_repos/696282407
git clone --depth 1 --no-tags https://github.com/AhmedOsama2000/Programmable_Interval_Timer.git f:/verilog_sva_gh_scraper/data/full_repos/699339771
git clone --depth 1 --no-tags https://github.com/Sometk233/somi.git f:/verilog_sva_gh_scraper/data/full_repos/699716212
git clone --depth 1 --no-tags https://github.com/Dakshpatel806/TEST.git f:/verilog_sva_gh_scraper/data/full_repos/699377959
git clone --depth 1 --no-tags https://github.com/kmarulab/RTL_100Days.git f:/verilog_sva_gh_scraper/data/full_repos/698849845
git clone --depth 1 --no-tags https://github.com/MichaelBell/tt05-spi-peripheral.git f:/verilog_sva_gh_scraper/data/full_repos/698677547
git clone --depth 1 --no-tags https://github.com/Jolllly-bot/RISCV-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/698064984
git clone --depth 1 --no-tags https://github.com/rolance110/SHA3_Project.git f:/verilog_sva_gh_scraper/data/full_repos/698098412
git clone --depth 1 --no-tags https://github.com/alwinshaju08/IIITB_Waterlevel_detector.git f:/verilog_sva_gh_scraper/data/full_repos/698508890
git clone --depth 1 --no-tags https://github.com/jross9/FPGAExamples.git f:/verilog_sva_gh_scraper/data/full_repos/692601692
git clone --depth 1 --no-tags https://github.com/gkim567/hodumaru.git f:/verilog_sva_gh_scraper/data/full_repos/698305212
git clone --depth 1 --no-tags https://github.com/yasharthparas/n-bit-Approx-Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/695609983
git clone --depth 1 --no-tags https://github.com/davidsiaw/fpga-dev-skel.git f:/verilog_sva_gh_scraper/data/full_repos/694351486
git clone --depth 1 --no-tags https://github.com/OmarMongy/VGA.git f:/verilog_sva_gh_scraper/data/full_repos/698277072
git clone --depth 1 --no-tags https://github.com/Kip-H/Verilog_HDL.git f:/verilog_sva_gh_scraper/data/full_repos/693622060
git clone --depth 1 --no-tags https://github.com/drago20013/Thesis.git f:/verilog_sva_gh_scraper/data/full_repos/695834545
git clone --depth 1 --no-tags https://github.com/ChloeeeYoo/Verilog_simplemodule.git f:/verilog_sva_gh_scraper/data/full_repos/693585416
git clone --depth 1 --no-tags https://github.com/shawntsai0312/NTUEE_COMPUTER_ARCHITECTURE_23FALL.git f:/verilog_sva_gh_scraper/data/full_repos/694631726
git clone --depth 1 --no-tags https://github.com/YihuiCalm/ECE6213_Design_of_VLSI_Circuits.git f:/verilog_sva_gh_scraper/data/full_repos/698053929
git clone --depth 1 --no-tags https://github.com/pedrosantos1403/computer-architecture-and-organization-II.git f:/verilog_sva_gh_scraper/data/full_repos/696503413
git clone --depth 1 --no-tags https://github.com/lukaschen1010/Lukas.git f:/verilog_sva_gh_scraper/data/full_repos/696564775
git clone --depth 1 --no-tags https://github.com/yudi7863/FPGA-Accelerated-SERDES-Simulation-System.git f:/verilog_sva_gh_scraper/data/full_repos/696055940
git clone --depth 1 --no-tags https://github.com/KerwinYang5453/Binary-to-BCD-Converter.git f:/verilog_sva_gh_scraper/data/full_repos/692697599
git clone --depth 1 --no-tags https://github.com/AliAkhgari/Pipelined-MIPS-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/693051550
git clone --depth 1 --no-tags https://github.com/TeOSobrino/DigitalSystems.git f:/verilog_sva_gh_scraper/data/full_repos/695988539
git clone --depth 1 --no-tags https://github.com/akita11/tt05-verilog-demo.git f:/verilog_sva_gh_scraper/data/full_repos/696115224
git clone --depth 1 --no-tags https://github.com/BigNixon/ula_test_openlane.git f:/verilog_sva_gh_scraper/data/full_repos/695309684
git clone --depth 1 --no-tags https://github.com/usc-chips/ee599-hw2-fall2023.git f:/verilog_sva_gh_scraper/data/full_repos/696457218
git clone --depth 1 --no-tags https://github.com/koala34025/11110-logic-design-lab.git f:/verilog_sva_gh_scraper/data/full_repos/696548219
git clone --depth 1 --no-tags https://github.com/suraj4840/Demux_1_4_005.git f:/verilog_sva_gh_scraper/data/full_repos/695621093
git clone --depth 1 --no-tags https://github.com/bassmawaleed/Linear-Feedback-Shift-Register-Implemented-for-CRC-purpose.git f:/verilog_sva_gh_scraper/data/full_repos/695716905
git clone --depth 1 --no-tags https://github.com/mshafique08/Binary_to_Decimal_convertor.git f:/verilog_sva_gh_scraper/data/full_repos/693530737
git clone --depth 1 --no-tags https://github.com/fefaortiz/ep1verilog.git f:/verilog_sva_gh_scraper/data/full_repos/693286900
git clone --depth 1 --no-tags https://github.com/SanjuctaChoudhury/Magic_Vlsi.git f:/verilog_sva_gh_scraper/data/full_repos/693178732
git clone --depth 1 --no-tags https://github.com/Graffitio/Harman_Project_MultiClock.git f:/verilog_sva_gh_scraper/data/full_repos/693387614
git clone --depth 1 --no-tags https://github.com/shmknrk/uart.git f:/verilog_sva_gh_scraper/data/full_repos/695114462
git clone --depth 1 --no-tags https://github.com/bassmawaleed/Low-Power-Configurable-Multi-Clock-Digital-System.git f:/verilog_sva_gh_scraper/data/full_repos/695714755
git clone --depth 1 --no-tags https://github.com/suraj4840/Full_adder_002.git f:/verilog_sva_gh_scraper/data/full_repos/695566723
git clone --depth 1 --no-tags https://github.com/MostafaEssamAbdelhameed/ALU.git f:/verilog_sva_gh_scraper/data/full_repos/695690653
git clone --depth 1 --no-tags https://github.com/YarosLove91/MIEM.git f:/verilog_sva_gh_scraper/data/full_repos/696995977
git clone --depth 1 --no-tags https://github.com/snaketail/VivadoOpalKelly.git f:/verilog_sva_gh_scraper/data/full_repos/696622858
git clone --depth 1 --no-tags https://github.com/Pavan-Kendaganna-Swamy/3StagePipeline.git f:/verilog_sva_gh_scraper/data/full_repos/700094170
git clone --depth 1 --no-tags https://github.com/Kowrisaan11/UART-Transmitter-and-Receiver.git f:/verilog_sva_gh_scraper/data/full_repos/698709899
git clone --depth 1 --no-tags https://github.com/uae-1208/MIPS-32-bit-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/698955474
git clone --depth 1 --no-tags https://github.com/HenryJuan325/IC_CONTEST_2020_String-Machine-Engine.git f:/verilog_sva_gh_scraper/data/full_repos/699260015
git clone --depth 1 --no-tags https://github.com/ChenChung107360206/SOC_Design.git f:/verilog_sva_gh_scraper/data/full_repos/699197022
git clone --depth 1 --no-tags https://github.com/itsramazain/simple_processor.git f:/verilog_sva_gh_scraper/data/full_repos/698994764
git clone --depth 1 --no-tags https://github.com/varmz120/Physical_Arcade_Game.git f:/verilog_sva_gh_scraper/data/full_repos/698732156
git clone --depth 1 --no-tags https://github.com/cp024s/RS-232.git f:/verilog_sva_gh_scraper/data/full_repos/698839588
git clone --depth 1 --no-tags https://github.com/harsha-xilinx/Basic-Verilog-Practices.git f:/verilog_sva_gh_scraper/data/full_repos/699059685
git clone --depth 1 --no-tags https://github.com/wayneouow/ICC2017_DT.git f:/verilog_sva_gh_scraper/data/full_repos/697952050
git clone --depth 1 --no-tags https://github.com/Fircube/ToyALU-2023.git f:/verilog_sva_gh_scraper/data/full_repos/697247345
git clone --depth 1 --no-tags https://github.com/jeffdi/sep_26_test.git f:/verilog_sva_gh_scraper/data/full_repos/697101034
git clone --depth 1 --no-tags https://github.com/yassershokr/UART.git f:/verilog_sva_gh_scraper/data/full_repos/697260603
git clone --depth 1 --no-tags https://github.com/whr-a/ALU.git f:/verilog_sva_gh_scraper/data/full_repos/697179533
git clone --depth 1 --no-tags https://github.com/Shahiraosama/DATA_SYNCRONIZER.git f:/verilog_sva_gh_scraper/data/full_repos/697512748
git clone --depth 1 --no-tags https://github.com/bassantatef/RISC-V-Single-Cycle-processor-based-on-Harvard-architecture-using-Verilog-HDL.-.git f:/verilog_sva_gh_scraper/data/full_repos/698623951
git clone --depth 1 --no-tags https://github.com/Songfung/SHA3_project.git f:/verilog_sva_gh_scraper/data/full_repos/698675690
git clone --depth 1 --no-tags https://github.com/yuwenwenwen/2006-IC-Design-Contest.git f:/verilog_sva_gh_scraper/data/full_repos/699713499
git clone --depth 1 --no-tags https://github.com/TonyHo722/caravel_user_project_la_test1.git f:/verilog_sva_gh_scraper/data/full_repos/692962825
git clone --depth 1 --no-tags https://github.com/fathimaruksana/Binary-Adder.git f:/verilog_sva_gh_scraper/data/full_repos/692787794
git clone --depth 1 --no-tags https://github.com/Ayazz11/car-parking.git f:/verilog_sva_gh_scraper/data/full_repos/694617504
git clone --depth 1 --no-tags https://github.com/thoughtfulape/BlackboardSynth_MANTIS.git f:/verilog_sva_gh_scraper/data/full_repos/693834732
git clone --depth 1 --no-tags https://github.com/misaki-rx/caravel_tut_test.git f:/verilog_sva_gh_scraper/data/full_repos/693937414
git clone --depth 1 --no-tags https://github.com/kutaybulun/itch_protocol_parser.git f:/verilog_sva_gh_scraper/data/full_repos/693757673
git clone --depth 1 --no-tags https://github.com/Steve-Asham/VeriRISC_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/694720686
git clone --depth 1 --no-tags https://github.com/danglevm/verilog-projects.git f:/verilog_sva_gh_scraper/data/full_repos/697036382
git clone --depth 1 --no-tags https://github.com/Hemanth-0107/Universal-Shift-register.git f:/verilog_sva_gh_scraper/data/full_repos/695488211
git clone --depth 1 --no-tags https://github.com/yzcccccccccc/2023-UCAS-CA.git f:/verilog_sva_gh_scraper/data/full_repos/695862983
git clone --depth 1 --no-tags https://github.com/jpppppppppppppppppppppppp/RISCV-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/697899078
git clone --depth 1 --no-tags https://github.com/Omarafifi1/32-BIT-SINGLE-CYCLE-MIPS-PROCESSOR-.git f:/verilog_sva_gh_scraper/data/full_repos/697978813
git clone --depth 1 --no-tags https://github.com/jhpower901/SulHoe.git f:/verilog_sva_gh_scraper/data/full_repos/695766864
git clone --depth 1 --no-tags https://github.com/BhanuPrakash4050/Frequency-divider.git f:/verilog_sva_gh_scraper/data/full_repos/692650139
git clone --depth 1 --no-tags https://github.com/DouerGan/junction_VeriSilicon_CNN_project.git f:/verilog_sva_gh_scraper/data/full_repos/692656763
git clone --depth 1 --no-tags https://github.com/Krishna-456/Basic-CPU-Design.git f:/verilog_sva_gh_scraper/data/full_repos/693383051
git clone --depth 1 --no-tags https://github.com/fathimaruksana/SRFF.git f:/verilog_sva_gh_scraper/data/full_repos/693068692
git clone --depth 1 --no-tags https://github.com/MinaGeo/ATM-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/693190334
git clone --depth 1 --no-tags https://github.com/fathimaruksana/Multiplexer.git f:/verilog_sva_gh_scraper/data/full_repos/693019137
git clone --depth 1 --no-tags https://github.com/vaishbv/pes_pd.git f:/verilog_sva_gh_scraper/data/full_repos/693180158
git clone --depth 1 --no-tags https://github.com/McLucifer2646/Programmable_Shader.git f:/verilog_sva_gh_scraper/data/full_repos/693582433
git clone --depth 1 --no-tags https://github.com/Fangtangtang/Adder.git f:/verilog_sva_gh_scraper/data/full_repos/696785416
git clone --depth 1 --no-tags https://github.com/mamodo123/multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/696959660
git clone --depth 1 --no-tags https://github.com/gbsha/tt05-fir.git f:/verilog_sva_gh_scraper/data/full_repos/692689509
git clone --depth 1 --no-tags https://github.com/xiaoaxiang1/parallel_prefix_adder.git f:/verilog_sva_gh_scraper/data/full_repos/692811802
git clone --depth 1 --no-tags https://github.com/WesleyRdS/PBL-CD-Lavanderia.git f:/verilog_sva_gh_scraper/data/full_repos/692874453
git clone --depth 1 --no-tags https://github.com/twodragonH/ETRI-project.git f:/verilog_sva_gh_scraper/data/full_repos/692636377
git clone --depth 1 --no-tags https://github.com/leoooo226/AD7606.git f:/verilog_sva_gh_scraper/data/full_repos/695152518
git clone --depth 1 --no-tags https://github.com/Prabha1010/ADLDO.git f:/verilog_sva_gh_scraper/data/full_repos/695030470
git clone --depth 1 --no-tags https://github.com/fleathlushby/tt05_boolean_pseudo_random_generator.git f:/verilog_sva_gh_scraper/data/full_repos/698336895
git clone --depth 1 --no-tags https://github.com/baguioni/nandland-go-board.git f:/verilog_sva_gh_scraper/data/full_repos/698352002
git clone --depth 1 --no-tags https://github.com/Ranjeeta170898/Day1_RTL_Half_Adder.git f:/verilog_sva_gh_scraper/data/full_repos/698281341
git clone --depth 1 --no-tags https://github.com/AhmedAyman2000128/Arithmetic-And-Logical-Unit.git f:/verilog_sva_gh_scraper/data/full_repos/698072453
git clone --depth 1 --no-tags https://github.com/mhdanasm/100rtlchallenge.git f:/verilog_sva_gh_scraper/data/full_repos/696409401
git clone --depth 1 --no-tags https://github.com/eslamaoao/UP_DN_Counter.git f:/verilog_sva_gh_scraper/data/full_repos/697580309
