Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Mon Dec 11 11:48:58 2023
| Host         : DESKTOP-A0RH3KH running 64-bit major release  (build 9200)
| Command      : report_drc -file zc706_fmc216_layer_drc_routed.rpt -pb zc706_fmc216_layer_drc_routed.pb -rpx zc706_fmc216_layer_drc_routed.rpx
| Design       : zc706_fmc216_layer
| Device       : xc7z045ffg900-2
| Speed File   : -2
| Design State : Fully Routed
------------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 60
+-----------+----------+----------------------------+------------+
| Rule      | Severity | Description                | Violations |
+-----------+----------+----------------------------+------------+
| CHECK-3   | Warning  | Report rule limit reached  | 1          |
| PDCN-1569 | Warning  | LUT equation term check    | 3          |
| PDRC-62   | Warning  | SLICEM_5lutO5_B5           | 3          |
| REQP-1839 | Warning  | RAMB36 async control check | 20         |
| REQP-1840 | Warning  | RAMB18 async control check | 16         |
| RTSTAT-10 | Warning  | No routable loads          | 1          |
| REQP-181  | Advisory | writefirst                 | 16         |
+-----------+----------+----------------------------+------------+

2. REPORT DETAILS
-----------------
CHECK-3#1 Warning
Report rule limit reached  
REQP-1839 rule limit reached: 20 violations have been found.
Related violations: <none>

PDCN-1569#1 Warning
LUT equation term check  
Used physical LUT pin 'A3' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A1))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#2 Warning
LUT equation term check  
Used physical LUT pin 'A4' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O5=(A1*A3)+(A1*(~A3)*(~A2))+((~A1))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#3 Warning
LUT equation term check  
Used physical LUT pin 'A5' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O5=(A1*A3)+(A1*(~A3)*(~A2))+((~A1))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDRC-62#1 Warning
SLICEM_5lutO5_B5  
Dangling output pin O5 on site SLICE_X46Y71:B5LUT. For this programming the O5 output pin should have a signal.
Related violations: <none>

PDRC-62#2 Warning
SLICEM_5lutO5_B5  
Dangling output pin O5 on site SLICE_X48Y93:B5LUT. For this programming the O5 output pin should have a signal.
Related violations: <none>

PDRC-62#3 Warning
SLICEM_5lutO5_B5  
Dangling output pin O5 on site SLICE_X52Y18:B5LUT. For this programming the O5 output pin should have a signal.
Related violations: <none>

REQP-1839#1 Warning
RAMB36 async control check  
The RAMB36E1 vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_ctrl_inst/wfm_dpram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_ctrl_inst/wfm_dpram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTREGB (net: vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_ctrl_inst/wfm_dpram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/rstb) which is driven by a register (vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/rst_rdclk_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#2 Warning
RAMB36 async control check  
The RAMB36E1 vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_ctrl_inst/wfm_dpram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_ctrl_inst/wfm_dpram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTREGB (net: vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_ctrl_inst/wfm_dpram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/rstb) which is driven by a register (vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/rst_rdclk_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#3 Warning
RAMB36 async control check  
The RAMB36E1 vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_ctrl_inst/wfm_dpram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_ctrl_inst/wfm_dpram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTREGB (net: vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_ctrl_inst/wfm_dpram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/rstb) which is driven by a register (vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/rst_rdclk_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#4 Warning
RAMB36 async control check  
The RAMB36E1 vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_ctrl_inst/wfm_dpram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_ctrl_inst/wfm_dpram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTREGB (net: vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_ctrl_inst/wfm_dpram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/rstb) which is driven by a register (vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/rst_rdclk_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#5 Warning
RAMB36 async control check  
The RAMB36E1 vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_ctrl_inst/wfm_dpram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_ctrl_inst/wfm_dpram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTREGB (net: vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_ctrl_inst/wfm_dpram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/rstb) which is driven by a register (vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/rst_rdclk_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#6 Warning
RAMB36 async control check  
The RAMB36E1 vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_ctrl_inst/wfm_dpram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_ctrl_inst/wfm_dpram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTREGB (net: vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_ctrl_inst/wfm_dpram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/rstb) which is driven by a register (vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/rst_rdclk_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#7 Warning
RAMB36 async control check  
The RAMB36E1 vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_ctrl_inst/wfm_dpram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_ctrl_inst/wfm_dpram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTREGB (net: vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_ctrl_inst/wfm_dpram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/rstb) which is driven by a register (vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/rst_rdclk_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#8 Warning
RAMB36 async control check  
The RAMB36E1 vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[10] (net: vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[4]) which is driven by a register (vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#9 Warning
RAMB36 async control check  
The RAMB36E1 vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[11] (net: vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]) which is driven by a register (vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#10 Warning
RAMB36 async control check  
The RAMB36E1 vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[12] (net: vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]) which is driven by a register (vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#11 Warning
RAMB36 async control check  
The RAMB36E1 vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[13] (net: vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]) which is driven by a register (vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#12 Warning
RAMB36 async control check  
The RAMB36E1 vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[14] (net: vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[8]) which is driven by a register (vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#13 Warning
RAMB36 async control check  
The RAMB36E1 vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[6] (net: vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[0]) which is driven by a register (vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#14 Warning
RAMB36 async control check  
The RAMB36E1 vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[7] (net: vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[1]) which is driven by a register (vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#15 Warning
RAMB36 async control check  
The RAMB36E1 vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[8] (net: vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[2]) which is driven by a register (vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#16 Warning
RAMB36 async control check  
The RAMB36E1 vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[9] (net: vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[3]) which is driven by a register (vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#17 Warning
RAMB36 async control check  
The RAMB36E1 vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[11] (net: vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[5]) which is driven by a register (vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#18 Warning
RAMB36 async control check  
The RAMB36E1 vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[12] (net: vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[6]) which is driven by a register (vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#19 Warning
RAMB36 async control check  
The RAMB36E1 vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[13] (net: vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[7]) which is driven by a register (vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#20 Warning
RAMB36 async control check  
The RAMB36E1 vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[14] (net: vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[8]) which is driven by a register (vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#1 Warning
RAMB18 async control check  
The RAMB18E1 vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_ctrl_inst/wfm_dpram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_ctrl_inst/wfm_dpram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/RSTREGB (net: vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_ctrl_inst/wfm_dpram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rstb) which is driven by a register (vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/rst_rdclk_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#2 Warning
RAMB18 async control check  
The RAMB18E1 vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[10].wfm_playback_inst0/wfm_ctrl_inst/wfm_dpram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[10].wfm_playback_inst0/wfm_ctrl_inst/wfm_dpram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/RSTREGB (net: vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[10].wfm_playback_inst0/wfm_ctrl_inst/wfm_dpram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rstb) which is driven by a register (vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[10].wfm_playback_inst0/rst_rdclk_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#3 Warning
RAMB18 async control check  
The RAMB18E1 vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[11].wfm_playback_inst0/wfm_ctrl_inst/wfm_dpram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[11].wfm_playback_inst0/wfm_ctrl_inst/wfm_dpram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/RSTREGB (net: vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[11].wfm_playback_inst0/wfm_ctrl_inst/wfm_dpram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rstb) which is driven by a register (vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[11].wfm_playback_inst0/rst_rdclk_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#4 Warning
RAMB18 async control check  
The RAMB18E1 vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[12].wfm_playback_inst0/wfm_ctrl_inst/wfm_dpram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[12].wfm_playback_inst0/wfm_ctrl_inst/wfm_dpram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/RSTREGB (net: vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[12].wfm_playback_inst0/wfm_ctrl_inst/wfm_dpram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rstb) which is driven by a register (vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[12].wfm_playback_inst0/rst_rdclk_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#5 Warning
RAMB18 async control check  
The RAMB18E1 vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[13].wfm_playback_inst0/wfm_ctrl_inst/wfm_dpram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[13].wfm_playback_inst0/wfm_ctrl_inst/wfm_dpram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/RSTREGB (net: vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[13].wfm_playback_inst0/wfm_ctrl_inst/wfm_dpram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rstb) which is driven by a register (vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[13].wfm_playback_inst0/rst_rdclk_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#6 Warning
RAMB18 async control check  
The RAMB18E1 vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[14].wfm_playback_inst0/wfm_ctrl_inst/wfm_dpram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[14].wfm_playback_inst0/wfm_ctrl_inst/wfm_dpram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/RSTREGB (net: vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[14].wfm_playback_inst0/wfm_ctrl_inst/wfm_dpram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rstb) which is driven by a register (vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[14].wfm_playback_inst0/rst_rdclk_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#7 Warning
RAMB18 async control check  
The RAMB18E1 vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[15].wfm_playback_inst0/wfm_ctrl_inst/wfm_dpram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[15].wfm_playback_inst0/wfm_ctrl_inst/wfm_dpram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/RSTREGB (net: vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[15].wfm_playback_inst0/wfm_ctrl_inst/wfm_dpram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rstb) which is driven by a register (vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[15].wfm_playback_inst0/rst_rdclk_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#8 Warning
RAMB18 async control check  
The RAMB18E1 vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[1].wfm_playback_inst0/wfm_ctrl_inst/wfm_dpram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[1].wfm_playback_inst0/wfm_ctrl_inst/wfm_dpram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/RSTREGB (net: vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[1].wfm_playback_inst0/wfm_ctrl_inst/wfm_dpram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rstb) which is driven by a register (vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[1].wfm_playback_inst0/rst_rdclk_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#9 Warning
RAMB18 async control check  
The RAMB18E1 vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[2].wfm_playback_inst0/wfm_ctrl_inst/wfm_dpram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[2].wfm_playback_inst0/wfm_ctrl_inst/wfm_dpram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/RSTREGB (net: vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[2].wfm_playback_inst0/wfm_ctrl_inst/wfm_dpram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rstb) which is driven by a register (vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[2].wfm_playback_inst0/rst_rdclk_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#10 Warning
RAMB18 async control check  
The RAMB18E1 vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[3].wfm_playback_inst0/wfm_ctrl_inst/wfm_dpram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[3].wfm_playback_inst0/wfm_ctrl_inst/wfm_dpram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/RSTREGB (net: vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[3].wfm_playback_inst0/wfm_ctrl_inst/wfm_dpram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rstb) which is driven by a register (vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[3].wfm_playback_inst0/rst_rdclk_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#11 Warning
RAMB18 async control check  
The RAMB18E1 vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[4].wfm_playback_inst0/wfm_ctrl_inst/wfm_dpram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[4].wfm_playback_inst0/wfm_ctrl_inst/wfm_dpram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/RSTREGB (net: vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[4].wfm_playback_inst0/wfm_ctrl_inst/wfm_dpram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rstb) which is driven by a register (vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[4].wfm_playback_inst0/rst_rdclk_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#12 Warning
RAMB18 async control check  
The RAMB18E1 vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[5].wfm_playback_inst0/wfm_ctrl_inst/wfm_dpram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[5].wfm_playback_inst0/wfm_ctrl_inst/wfm_dpram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/RSTREGB (net: vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[5].wfm_playback_inst0/wfm_ctrl_inst/wfm_dpram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rstb) which is driven by a register (vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[5].wfm_playback_inst0/rst_rdclk_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#13 Warning
RAMB18 async control check  
The RAMB18E1 vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[6].wfm_playback_inst0/wfm_ctrl_inst/wfm_dpram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[6].wfm_playback_inst0/wfm_ctrl_inst/wfm_dpram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/RSTREGB (net: vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[6].wfm_playback_inst0/wfm_ctrl_inst/wfm_dpram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rstb) which is driven by a register (vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[6].wfm_playback_inst0/rst_rdclk_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#14 Warning
RAMB18 async control check  
The RAMB18E1 vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[7].wfm_playback_inst0/wfm_ctrl_inst/wfm_dpram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[7].wfm_playback_inst0/wfm_ctrl_inst/wfm_dpram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/RSTREGB (net: vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[7].wfm_playback_inst0/wfm_ctrl_inst/wfm_dpram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rstb) which is driven by a register (vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[7].wfm_playback_inst0/rst_rdclk_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#15 Warning
RAMB18 async control check  
The RAMB18E1 vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[8].wfm_playback_inst0/wfm_ctrl_inst/wfm_dpram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[8].wfm_playback_inst0/wfm_ctrl_inst/wfm_dpram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/RSTREGB (net: vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[8].wfm_playback_inst0/wfm_ctrl_inst/wfm_dpram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rstb) which is driven by a register (vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[8].wfm_playback_inst0/rst_rdclk_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#16 Warning
RAMB18 async control check  
The RAMB18E1 vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[9].wfm_playback_inst0/wfm_ctrl_inst/wfm_dpram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[9].wfm_playback_inst0/wfm_ctrl_inst/wfm_dpram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/RSTREGB (net: vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[9].wfm_playback_inst0/wfm_ctrl_inst/wfm_dpram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rstb) which is driven by a register (vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[9].wfm_playback_inst0/rst_rdclk_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

RTSTAT-10#1 Warning
No routable loads  
287 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1],
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0],
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1],
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0],
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0],
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0],
vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[15].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i,
vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[1].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i,
vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[4].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i,
vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[5].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i,
vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[6].wfm_playback_inst0/wfm_input_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i
 (the first 15 of 157 listed).
Related violations: <none>

REQP-181#1 Advisory
writefirst  
Synchronous clocking is detected for BRAM (vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[0].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
Related violations: <none>

REQP-181#2 Advisory
writefirst  
Synchronous clocking is detected for BRAM (vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[10].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
Related violations: <none>

REQP-181#3 Advisory
writefirst  
Synchronous clocking is detected for BRAM (vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[11].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
Related violations: <none>

REQP-181#4 Advisory
writefirst  
Synchronous clocking is detected for BRAM (vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[12].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
Related violations: <none>

REQP-181#5 Advisory
writefirst  
Synchronous clocking is detected for BRAM (vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[13].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
Related violations: <none>

REQP-181#6 Advisory
writefirst  
Synchronous clocking is detected for BRAM (vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[14].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
Related violations: <none>

REQP-181#7 Advisory
writefirst  
Synchronous clocking is detected for BRAM (vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[15].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
Related violations: <none>

REQP-181#8 Advisory
writefirst  
Synchronous clocking is detected for BRAM (vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[1].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
Related violations: <none>

REQP-181#9 Advisory
writefirst  
Synchronous clocking is detected for BRAM (vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[2].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
Related violations: <none>

REQP-181#10 Advisory
writefirst  
Synchronous clocking is detected for BRAM (vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[3].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
Related violations: <none>

REQP-181#11 Advisory
writefirst  
Synchronous clocking is detected for BRAM (vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[4].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
Related violations: <none>

REQP-181#12 Advisory
writefirst  
Synchronous clocking is detected for BRAM (vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[5].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
Related violations: <none>

REQP-181#13 Advisory
writefirst  
Synchronous clocking is detected for BRAM (vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[6].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
Related violations: <none>

REQP-181#14 Advisory
writefirst  
Synchronous clocking is detected for BRAM (vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[7].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
Related violations: <none>

REQP-181#15 Advisory
writefirst  
Synchronous clocking is detected for BRAM (vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[8].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
Related violations: <none>

REQP-181#16 Advisory
writefirst  
Synchronous clocking is detected for BRAM (vc707_fmc216_viv_inst/sip_fmc216_8lane_0/fmc216_0/gen_wfm_repeat[9].wfm_playback_inst0/wfm_output_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
Related violations: <none>


