// Seed: 283867639
module module_0 (
    id_1
);
  input id_1;
  id_2(
      id_2, 1, id_1
  );
  logic id_3;
  assign id_2[1'b0] = id_1 - 1'd0;
  always id_2 <= 1;
  type_6(
      id_2
  );
  initial begin
    {1, 1, 1} <= 1;
    id_3 = id_3;
  end
  logic id_4;
endmodule
