// Seed: 3262667549
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  assign id_1 = id_1;
  parameter id_3 = 1;
endmodule
module module_0 #(
    parameter id_6 = 32'd11
) (
    id_1,
    id_2,
    id_3,
    module_1,
    id_5
);
  input logic [7:0] id_5;
  output wire id_4;
  inout wire id_3;
  input logic [7:0] id_2;
  module_0 modCall_1 (
      id_3,
      id_3
  );
  output wire id_1;
  _id_6 :
  assert property (@(negedge id_5[1]) id_5)
  else $signed(20);
  ;
endmodule
