Analysis & Synthesis report for de1soc
Tue Mar 27 13:59:53 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |de1soc_top|qsyscpu:u0|cpu:cpu_0|control_masterline:CPU_control|state
 11. Registers Protected by Synthesis
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (No Restructuring Performed)
 17. Source assignments for qsyscpu:u0|qsyscpu_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_20m1:auto_generated
 18. Source assignments for qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|qsyscpu_mm_interconnect_0_cmd_demux:cmd_demux
 19. Source assignments for qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|qsyscpu_mm_interconnect_0_rsp_demux:rsp_demux
 20. Source assignments for qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|qsyscpu_mm_interconnect_0_rsp_demux:rsp_demux_001
 21. Source assignments for qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|qsyscpu_mm_interconnect_0_rsp_demux:rsp_demux_002
 22. Source assignments for qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|qsyscpu_mm_interconnect_0_rsp_demux:rsp_demux_003
 23. Source assignments for qsyscpu:u0|altera_reset_controller:rst_controller
 24. Source assignments for qsyscpu:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 25. Source assignments for qsyscpu:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 26. Parameter Settings for User Entity Instance: qsyscpu:u0|qsyscpu_onchip_memory2_0:onchip_memory2_0
 27. Parameter Settings for User Entity Instance: qsyscpu:u0|qsyscpu_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram
 28. Parameter Settings for User Entity Instance: qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_avalon_master_translator
 29. Parameter Settings for User Entity Instance: qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:quad_hex_decode_0_avalon_slave_translator
 30. Parameter Settings for User Entity Instance: qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator
 31. Parameter Settings for User Entity Instance: qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator
 32. Parameter Settings for User Entity Instance: qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator
 33. Parameter Settings for User Entity Instance: qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_0_avalon_master_agent
 34. Parameter Settings for User Entity Instance: qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:quad_hex_decode_0_avalon_slave_agent
 35. Parameter Settings for User Entity Instance: qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:quad_hex_decode_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 36. Parameter Settings for User Entity Instance: qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quad_hex_decode_0_avalon_slave_agent_rsp_fifo
 37. Parameter Settings for User Entity Instance: qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent
 38. Parameter Settings for User Entity Instance: qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 39. Parameter Settings for User Entity Instance: qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo
 40. Parameter Settings for User Entity Instance: qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent
 41. Parameter Settings for User Entity Instance: qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 42. Parameter Settings for User Entity Instance: qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo
 43. Parameter Settings for User Entity Instance: qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent
 44. Parameter Settings for User Entity Instance: qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 45. Parameter Settings for User Entity Instance: qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo
 46. Parameter Settings for User Entity Instance: qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|qsyscpu_mm_interconnect_0_router:router|qsyscpu_mm_interconnect_0_router_default_decode:the_default_decode
 47. Parameter Settings for User Entity Instance: qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|qsyscpu_mm_interconnect_0_router_001:router_001|qsyscpu_mm_interconnect_0_router_001_default_decode:the_default_decode
 48. Parameter Settings for User Entity Instance: qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|qsyscpu_mm_interconnect_0_router_001:router_002|qsyscpu_mm_interconnect_0_router_001_default_decode:the_default_decode
 49. Parameter Settings for User Entity Instance: qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|qsyscpu_mm_interconnect_0_router_003:router_003|qsyscpu_mm_interconnect_0_router_003_default_decode:the_default_decode
 50. Parameter Settings for User Entity Instance: qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|qsyscpu_mm_interconnect_0_router_003:router_004|qsyscpu_mm_interconnect_0_router_003_default_decode:the_default_decode
 51. Parameter Settings for User Entity Instance: qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_0_avalon_master_limiter
 52. Parameter Settings for User Entity Instance: qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|qsyscpu_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
 53. Parameter Settings for User Entity Instance: qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|qsyscpu_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 54. Parameter Settings for User Entity Instance: qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sw_s1_cmd_width_adapter
 55. Parameter Settings for User Entity Instance: qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sw_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor
 56. Parameter Settings for User Entity Instance: qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:led_s1_cmd_width_adapter
 57. Parameter Settings for User Entity Instance: qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:led_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor
 58. Parameter Settings for User Entity Instance: qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sw_s1_rsp_width_adapter
 59. Parameter Settings for User Entity Instance: qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:led_s1_rsp_width_adapter
 60. Parameter Settings for User Entity Instance: qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|qsyscpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
 61. Parameter Settings for User Entity Instance: qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|qsyscpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
 62. Parameter Settings for User Entity Instance: qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|qsyscpu_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_002
 63. Parameter Settings for User Entity Instance: qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|qsyscpu_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_003
 64. Parameter Settings for User Entity Instance: qsyscpu:u0|altera_reset_controller:rst_controller
 65. Parameter Settings for User Entity Instance: qsyscpu:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 66. Parameter Settings for User Entity Instance: qsyscpu:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 67. altsyncram Parameter Settings by Entity Instance
 68. Port Connectivity Checks: "qsyscpu:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
 69. Port Connectivity Checks: "qsyscpu:u0|altera_reset_controller:rst_controller"
 70. Port Connectivity Checks: "qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:led_s1_rsp_width_adapter"
 71. Port Connectivity Checks: "qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sw_s1_rsp_width_adapter"
 72. Port Connectivity Checks: "qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:led_s1_cmd_width_adapter"
 73. Port Connectivity Checks: "qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sw_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
 74. Port Connectivity Checks: "qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sw_s1_cmd_width_adapter"
 75. Port Connectivity Checks: "qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|qsyscpu_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
 76. Port Connectivity Checks: "qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|qsyscpu_mm_interconnect_0_router_003:router_003|qsyscpu_mm_interconnect_0_router_003_default_decode:the_default_decode"
 77. Port Connectivity Checks: "qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|qsyscpu_mm_interconnect_0_router_001:router_001|qsyscpu_mm_interconnect_0_router_001_default_decode:the_default_decode"
 78. Port Connectivity Checks: "qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|qsyscpu_mm_interconnect_0_router:router|qsyscpu_mm_interconnect_0_router_default_decode:the_default_decode"
 79. Port Connectivity Checks: "qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo"
 80. Port Connectivity Checks: "qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent"
 81. Port Connectivity Checks: "qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo"
 82. Port Connectivity Checks: "qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent"
 83. Port Connectivity Checks: "qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo"
 84. Port Connectivity Checks: "qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent"
 85. Port Connectivity Checks: "qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quad_hex_decode_0_avalon_slave_agent_rsp_fifo"
 86. Port Connectivity Checks: "qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:quad_hex_decode_0_avalon_slave_agent"
 87. Port Connectivity Checks: "qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_0_avalon_master_agent"
 88. Port Connectivity Checks: "qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator"
 89. Port Connectivity Checks: "qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator"
 90. Port Connectivity Checks: "qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator"
 91. Port Connectivity Checks: "qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:quad_hex_decode_0_avalon_slave_translator"
 92. Port Connectivity Checks: "qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_avalon_master_translator"
 93. Port Connectivity Checks: "qsyscpu:u0|qsyscpu_onchip_memory2_0:onchip_memory2_0"
 94. Port Connectivity Checks: "qsyscpu:u0"
 95. Post-Synthesis Netlist Statistics for Top Partition
 96. Elapsed Time Per Partition
 97. Analysis & Synthesis Messages
 98. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Mar 27 13:59:53 2018       ;
; Quartus Prime Version           ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                   ; de1soc                                      ;
; Top-level Entity Name           ; de1soc_top                                  ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 445                                         ;
; Total pins                      ; 96                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 32,768                                      ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; de1soc_top         ; de1soc             ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Restructure Multiplexers                                                        ; Off                ; Auto               ;
; Optimization Technique                                                          ; Speed              ; Balanced           ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                                                                     ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                                         ; Library ;
+----------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------------------------------------+---------+
; de1soc_top.sv                                                                                                        ; yes             ; User SystemVerilog HDL File            ; C:/Dev/ECE342/Lab6/part2/de1soc_top.sv                                                                               ;         ;
; c:/dev/ece342/lab6/part2/db/ip/qsyscpu/qsyscpu.v                                                                     ; yes             ; Auto-Found Verilog HDL File            ; c:/dev/ece342/lab6/part2/db/ip/qsyscpu/qsyscpu.v                                                                     ; qsyscpu ;
; c:/dev/ece342/lab6/part2/db/ip/qsyscpu/submodules/alu.sv                                                             ; yes             ; Auto-Found SystemVerilog HDL File      ; c:/dev/ece342/lab6/part2/db/ip/qsyscpu/submodules/alu.sv                                                             ; qsyscpu ;
; c:/dev/ece342/lab6/part2/db/ip/qsyscpu/submodules/altera_avalon_sc_fifo.v                                            ; yes             ; Auto-Found SystemVerilog HDL File      ; c:/dev/ece342/lab6/part2/db/ip/qsyscpu/submodules/altera_avalon_sc_fifo.v                                            ; qsyscpu ;
; c:/dev/ece342/lab6/part2/db/ip/qsyscpu/submodules/altera_merlin_arbitrator.sv                                        ; yes             ; Auto-Found SystemVerilog HDL File      ; c:/dev/ece342/lab6/part2/db/ip/qsyscpu/submodules/altera_merlin_arbitrator.sv                                        ; qsyscpu ;
; c:/dev/ece342/lab6/part2/db/ip/qsyscpu/submodules/altera_merlin_burst_uncompressor.sv                                ; yes             ; Auto-Found SystemVerilog HDL File      ; c:/dev/ece342/lab6/part2/db/ip/qsyscpu/submodules/altera_merlin_burst_uncompressor.sv                                ; qsyscpu ;
; c:/dev/ece342/lab6/part2/db/ip/qsyscpu/submodules/altera_merlin_master_agent.sv                                      ; yes             ; Auto-Found SystemVerilog HDL File      ; c:/dev/ece342/lab6/part2/db/ip/qsyscpu/submodules/altera_merlin_master_agent.sv                                      ; qsyscpu ;
; c:/dev/ece342/lab6/part2/db/ip/qsyscpu/submodules/altera_merlin_master_translator.sv                                 ; yes             ; Auto-Found SystemVerilog HDL File      ; c:/dev/ece342/lab6/part2/db/ip/qsyscpu/submodules/altera_merlin_master_translator.sv                                 ; qsyscpu ;
; c:/dev/ece342/lab6/part2/db/ip/qsyscpu/submodules/altera_merlin_slave_agent.sv                                       ; yes             ; Auto-Found SystemVerilog HDL File      ; c:/dev/ece342/lab6/part2/db/ip/qsyscpu/submodules/altera_merlin_slave_agent.sv                                       ; qsyscpu ;
; c:/dev/ece342/lab6/part2/db/ip/qsyscpu/submodules/altera_merlin_slave_translator.sv                                  ; yes             ; Auto-Found SystemVerilog HDL File      ; c:/dev/ece342/lab6/part2/db/ip/qsyscpu/submodules/altera_merlin_slave_translator.sv                                  ; qsyscpu ;
; c:/dev/ece342/lab6/part2/db/ip/qsyscpu/submodules/altera_merlin_traffic_limiter.sv                                   ; yes             ; Auto-Found SystemVerilog HDL File      ; c:/dev/ece342/lab6/part2/db/ip/qsyscpu/submodules/altera_merlin_traffic_limiter.sv                                   ; qsyscpu ;
; c:/dev/ece342/lab6/part2/db/ip/qsyscpu/submodules/altera_merlin_width_adapter.sv                                     ; yes             ; Auto-Found SystemVerilog HDL File      ; c:/dev/ece342/lab6/part2/db/ip/qsyscpu/submodules/altera_merlin_width_adapter.sv                                     ; qsyscpu ;
; c:/dev/ece342/lab6/part2/db/ip/qsyscpu/submodules/altera_reset_controller.v                                          ; yes             ; Auto-Found Verilog HDL File            ; c:/dev/ece342/lab6/part2/db/ip/qsyscpu/submodules/altera_reset_controller.v                                          ; qsyscpu ;
; c:/dev/ece342/lab6/part2/db/ip/qsyscpu/submodules/altera_reset_synchronizer.v                                        ; yes             ; Auto-Found Verilog HDL File            ; c:/dev/ece342/lab6/part2/db/ip/qsyscpu/submodules/altera_reset_synchronizer.v                                        ; qsyscpu ;
; c:/dev/ece342/lab6/part2/db/ip/qsyscpu/submodules/control_masterline.sv                                              ; yes             ; Auto-Found SystemVerilog HDL File      ; c:/dev/ece342/lab6/part2/db/ip/qsyscpu/submodules/control_masterline.sv                                              ; qsyscpu ;
; c:/dev/ece342/lab6/part2/db/ip/qsyscpu/submodules/cpu.sv                                                             ; yes             ; Auto-Found SystemVerilog HDL File      ; c:/dev/ece342/lab6/part2/db/ip/qsyscpu/submodules/cpu.sv                                                             ; qsyscpu ;
; c:/dev/ece342/lab6/part2/db/ip/qsyscpu/submodules/data_masterline.sv                                                 ; yes             ; Auto-Found SystemVerilog HDL File      ; c:/dev/ece342/lab6/part2/db/ip/qsyscpu/submodules/data_masterline.sv                                                 ; qsyscpu ;
; c:/dev/ece342/lab6/part2/db/ip/qsyscpu/submodules/hex_decode.sv                                                      ; yes             ; Auto-Found SystemVerilog HDL File      ; c:/dev/ece342/lab6/part2/db/ip/qsyscpu/submodules/hex_decode.sv                                                      ; qsyscpu ;
; c:/dev/ece342/lab6/part2/db/ip/qsyscpu/submodules/qsyscpu_led.v                                                      ; yes             ; Auto-Found Verilog HDL File            ; c:/dev/ece342/lab6/part2/db/ip/qsyscpu/submodules/qsyscpu_led.v                                                      ; qsyscpu ;
; c:/dev/ece342/lab6/part2/db/ip/qsyscpu/submodules/qsyscpu_sw.v                                                       ; yes             ; Auto-Found Verilog HDL File            ; c:/dev/ece342/lab6/part2/db/ip/qsyscpu/submodules/qsyscpu_sw.v                                                       ; qsyscpu ;
; c:/dev/ece342/lab6/part2/db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0.v                                        ; yes             ; Auto-Found Verilog HDL File            ; c:/dev/ece342/lab6/part2/db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0.v                                        ; qsyscpu ;
; c:/dev/ece342/lab6/part2/db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0_avalon_st_adapter.v                      ; yes             ; Auto-Found Verilog HDL File            ; c:/dev/ece342/lab6/part2/db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0_avalon_st_adapter.v                      ; qsyscpu ;
; c:/dev/ece342/lab6/part2/db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0_avalon_st_adapter_002.v                  ; yes             ; Auto-Found Verilog HDL File            ; c:/dev/ece342/lab6/part2/db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0_avalon_st_adapter_002.v                  ; qsyscpu ;
; c:/dev/ece342/lab6/part2/db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv ; yes             ; Auto-Found SystemVerilog HDL File      ; c:/dev/ece342/lab6/part2/db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv ; qsyscpu ;
; c:/dev/ece342/lab6/part2/db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; yes             ; Auto-Found SystemVerilog HDL File      ; c:/dev/ece342/lab6/part2/db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; qsyscpu ;
; c:/dev/ece342/lab6/part2/db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0_cmd_demux.sv                             ; yes             ; Auto-Found SystemVerilog HDL File      ; c:/dev/ece342/lab6/part2/db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0_cmd_demux.sv                             ; qsyscpu ;
; c:/dev/ece342/lab6/part2/db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0_cmd_mux.sv                               ; yes             ; Auto-Found SystemVerilog HDL File      ; c:/dev/ece342/lab6/part2/db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0_cmd_mux.sv                               ; qsyscpu ;
; c:/dev/ece342/lab6/part2/db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0_router.sv                                ; yes             ; Auto-Found SystemVerilog HDL File      ; c:/dev/ece342/lab6/part2/db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0_router.sv                                ; qsyscpu ;
; c:/dev/ece342/lab6/part2/db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0_router_001.sv                            ; yes             ; Auto-Found SystemVerilog HDL File      ; c:/dev/ece342/lab6/part2/db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0_router_001.sv                            ; qsyscpu ;
; c:/dev/ece342/lab6/part2/db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0_router_003.sv                            ; yes             ; Auto-Found SystemVerilog HDL File      ; c:/dev/ece342/lab6/part2/db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0_router_003.sv                            ; qsyscpu ;
; c:/dev/ece342/lab6/part2/db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0_rsp_demux.sv                             ; yes             ; Auto-Found SystemVerilog HDL File      ; c:/dev/ece342/lab6/part2/db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0_rsp_demux.sv                             ; qsyscpu ;
; c:/dev/ece342/lab6/part2/db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0_rsp_mux.sv                               ; yes             ; Auto-Found SystemVerilog HDL File      ; c:/dev/ece342/lab6/part2/db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0_rsp_mux.sv                               ; qsyscpu ;
; c:/dev/ece342/lab6/part2/db/ip/qsyscpu/submodules/qsyscpu_onchip_memory2_0.v                                         ; yes             ; Auto-Found Verilog HDL File            ; c:/dev/ece342/lab6/part2/db/ip/qsyscpu/submodules/qsyscpu_onchip_memory2_0.v                                         ; qsyscpu ;
; c:/dev/ece342/lab6/part2/db/ip/qsyscpu/submodules/quad_hex_decode.sv                                                 ; yes             ; Auto-Found SystemVerilog HDL File      ; c:/dev/ece342/lab6/part2/db/ip/qsyscpu/submodules/quad_hex_decode.sv                                                 ; qsyscpu ;
; c:/dev/ece342/lab6/part2/db/ip/qsyscpu/submodules/reg_file.sv                                                        ; yes             ; Auto-Found SystemVerilog HDL File      ; c:/dev/ece342/lab6/part2/db/ip/qsyscpu/submodules/reg_file.sv                                                        ; qsyscpu ;
; altsyncram.tdf                                                                                                       ; yes             ; Megafunction                           ; c:/dev/fpga/quartus/libraries/megafunctions/altsyncram.tdf                                                           ;         ;
; stratix_ram_block.inc                                                                                                ; yes             ; Megafunction                           ; c:/dev/fpga/quartus/libraries/megafunctions/stratix_ram_block.inc                                                    ;         ;
; lpm_mux.inc                                                                                                          ; yes             ; Megafunction                           ; c:/dev/fpga/quartus/libraries/megafunctions/lpm_mux.inc                                                              ;         ;
; lpm_decode.inc                                                                                                       ; yes             ; Megafunction                           ; c:/dev/fpga/quartus/libraries/megafunctions/lpm_decode.inc                                                           ;         ;
; aglobal171.inc                                                                                                       ; yes             ; Megafunction                           ; c:/dev/fpga/quartus/libraries/megafunctions/aglobal171.inc                                                           ;         ;
; a_rdenreg.inc                                                                                                        ; yes             ; Megafunction                           ; c:/dev/fpga/quartus/libraries/megafunctions/a_rdenreg.inc                                                            ;         ;
; altrom.inc                                                                                                           ; yes             ; Megafunction                           ; c:/dev/fpga/quartus/libraries/megafunctions/altrom.inc                                                               ;         ;
; altram.inc                                                                                                           ; yes             ; Megafunction                           ; c:/dev/fpga/quartus/libraries/megafunctions/altram.inc                                                               ;         ;
; altdpram.inc                                                                                                         ; yes             ; Megafunction                           ; c:/dev/fpga/quartus/libraries/megafunctions/altdpram.inc                                                             ;         ;
; db/altsyncram_20m1.tdf                                                                                               ; yes             ; Auto-Generated Megafunction            ; C:/Dev/ECE342/Lab6/part2/db/altsyncram_20m1.tdf                                                                      ;         ;
; onchip_mem.mif                                                                                                       ; yes             ; Auto-Found Memory Initialization File  ; C:/Dev/ECE342/Lab6/part2/onchip_mem.mif                                                                              ;         ;
+----------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 372            ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 529            ;
;     -- 7 input functions                    ; 32             ;
;     -- 6 input functions                    ; 155            ;
;     -- 5 input functions                    ; 56             ;
;     -- 4 input functions                    ; 84             ;
;     -- <=3 input functions                  ; 202            ;
;                                             ;                ;
; Dedicated logic registers                   ; 445            ;
;                                             ;                ;
; I/O pins                                    ; 96             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 32768          ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 461            ;
; Total fan-out                               ; 4124           ;
; Average fan-out                             ; 3.49           ;
+---------------------------------------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+--------------+
; Compilation Hierarchy Node                                                          ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                         ; Entity Name                         ; Library Name ;
+-------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+--------------+
; |de1soc_top                                                                         ; 529 (1)             ; 445 (3)                   ; 32768             ; 0          ; 96   ; 0            ; |de1soc_top                                                                                                                                 ; de1soc_top                          ; work         ;
;    |qsyscpu:u0|                                                                     ; 528 (0)             ; 442 (0)                   ; 32768             ; 0          ; 0    ; 0            ; |de1soc_top|qsyscpu:u0                                                                                                                      ; qsyscpu                             ; qsyscpu      ;
;       |altera_reset_controller:rst_controller|                                      ; 6 (5)               ; 16 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |de1soc_top|qsyscpu:u0|altera_reset_controller:rst_controller                                                                               ; altera_reset_controller             ; qsyscpu      ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                           ; 1 (1)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |de1soc_top|qsyscpu:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                ; altera_reset_synchronizer           ; qsyscpu      ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |de1soc_top|qsyscpu:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                    ; altera_reset_synchronizer           ; qsyscpu      ;
;       |cpu:cpu_0|                                                                   ; 374 (0)             ; 328 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |de1soc_top|qsyscpu:u0|cpu:cpu_0                                                                                                            ; cpu                                 ; qsyscpu      ;
;          |control_masterline:CPU_control|                                           ; 29 (29)             ; 34 (34)                   ; 0                 ; 0          ; 0    ; 0            ; |de1soc_top|qsyscpu:u0|cpu:cpu_0|control_masterline:CPU_control                                                                             ; control_masterline                  ; qsyscpu      ;
;          |data_masterline:CPU_data|                                                 ; 345 (284)           ; 294 (166)                 ; 0                 ; 0          ; 0    ; 0            ; |de1soc_top|qsyscpu:u0|cpu:cpu_0|data_masterline:CPU_data                                                                                   ; data_masterline                     ; qsyscpu      ;
;             |ALU:ALU0|                                                              ; 21 (21)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de1soc_top|qsyscpu:u0|cpu:cpu_0|data_masterline:CPU_data|ALU:ALU0                                                                          ; ALU                                 ; qsyscpu      ;
;             |reg_file:RF|                                                           ; 40 (40)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |de1soc_top|qsyscpu:u0|cpu:cpu_0|data_masterline:CPU_data|reg_file:RF                                                                       ; reg_file                            ; qsyscpu      ;
;       |qsyscpu_LED:led|                                                             ; 13 (13)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |de1soc_top|qsyscpu:u0|qsyscpu_LED:led                                                                                                      ; qsyscpu_LED                         ; qsyscpu      ;
;       |qsyscpu_SW:sw|                                                               ; 8 (8)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |de1soc_top|qsyscpu:u0|qsyscpu_SW:sw                                                                                                        ; qsyscpu_SW                          ; qsyscpu      ;
;       |qsyscpu_mm_interconnect_0:mm_interconnect_0|                                 ; 98 (0)              ; 64 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |de1soc_top|qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0                                                                          ; qsyscpu_mm_interconnect_0           ; qsyscpu      ;
;          |altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|                              ; 12 (12)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |de1soc_top|qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo                              ; altera_avalon_sc_fifo               ; qsyscpu      ;
;          |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|                 ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |de1soc_top|qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                 ; altera_avalon_sc_fifo               ; qsyscpu      ;
;          |altera_avalon_sc_fifo:quad_hex_decode_0_avalon_slave_agent_rsp_fifo|      ; 7 (7)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |de1soc_top|qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quad_hex_decode_0_avalon_slave_agent_rsp_fifo      ; altera_avalon_sc_fifo               ; qsyscpu      ;
;          |altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|                               ; 9 (9)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |de1soc_top|qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo                               ; altera_avalon_sc_fifo               ; qsyscpu      ;
;          |altera_merlin_master_agent:cpu_0_avalon_master_agent|                     ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |de1soc_top|qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_0_avalon_master_agent                     ; altera_merlin_master_agent          ; qsyscpu      ;
;          |altera_merlin_slave_agent:onchip_memory2_0_s1_agent|                      ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de1soc_top|qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                      ; altera_merlin_slave_agent           ; qsyscpu      ;
;          |altera_merlin_slave_agent:quad_hex_decode_0_avalon_slave_agent|           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de1soc_top|qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:quad_hex_decode_0_avalon_slave_agent           ; altera_merlin_slave_agent           ; qsyscpu      ;
;          |altera_merlin_slave_agent:sw_s1_agent|                                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de1soc_top|qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent                                    ; altera_merlin_slave_agent           ; qsyscpu      ;
;          |altera_merlin_slave_translator:led_s1_translator|                         ; 5 (5)               ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |de1soc_top|qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator                         ; altera_merlin_slave_translator      ; qsyscpu      ;
;          |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|            ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de1soc_top|qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator            ; altera_merlin_slave_translator      ; qsyscpu      ;
;          |altera_merlin_slave_translator:quad_hex_decode_0_avalon_slave_translator| ; 5 (5)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |de1soc_top|qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:quad_hex_decode_0_avalon_slave_translator ; altera_merlin_slave_translator      ; qsyscpu      ;
;          |altera_merlin_slave_translator:sw_s1_translator|                          ; 5 (5)               ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |de1soc_top|qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator                          ; altera_merlin_slave_translator      ; qsyscpu      ;
;          |altera_merlin_traffic_limiter:cpu_0_avalon_master_limiter|                ; 6 (6)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |de1soc_top|qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_0_avalon_master_limiter                ; altera_merlin_traffic_limiter       ; qsyscpu      ;
;          |altera_merlin_width_adapter:led_s1_cmd_width_adapter|                     ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de1soc_top|qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:led_s1_cmd_width_adapter                     ; altera_merlin_width_adapter         ; qsyscpu      ;
;          |qsyscpu_mm_interconnect_0_cmd_demux:cmd_demux|                            ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de1soc_top|qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|qsyscpu_mm_interconnect_0_cmd_demux:cmd_demux                            ; qsyscpu_mm_interconnect_0_cmd_demux ; qsyscpu      ;
;          |qsyscpu_mm_interconnect_0_router:router|                                  ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de1soc_top|qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|qsyscpu_mm_interconnect_0_router:router                                  ; qsyscpu_mm_interconnect_0_router    ; qsyscpu      ;
;          |qsyscpu_mm_interconnect_0_rsp_mux:rsp_mux|                                ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de1soc_top|qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|qsyscpu_mm_interconnect_0_rsp_mux:rsp_mux                                ; qsyscpu_mm_interconnect_0_rsp_mux   ; qsyscpu      ;
;       |qsyscpu_onchip_memory2_0:onchip_memory2_0|                                   ; 1 (1)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |de1soc_top|qsyscpu:u0|qsyscpu_onchip_memory2_0:onchip_memory2_0                                                                            ; qsyscpu_onchip_memory2_0            ; qsyscpu      ;
;          |altsyncram:the_altsyncram|                                                ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |de1soc_top|qsyscpu:u0|qsyscpu_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                  ; altsyncram                          ; work         ;
;             |altsyncram_20m1:auto_generated|                                        ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |de1soc_top|qsyscpu:u0|qsyscpu_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_20m1:auto_generated                   ; altsyncram_20m1                     ; work         ;
;       |quad_hex_decode:quad_hex_decode_0|                                           ; 28 (0)              ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |de1soc_top|qsyscpu:u0|quad_hex_decode:quad_hex_decode_0                                                                                    ; quad_hex_decode                     ; qsyscpu      ;
;          |hex_decode:dec0|                                                          ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de1soc_top|qsyscpu:u0|quad_hex_decode:quad_hex_decode_0|hex_decode:dec0                                                                    ; hex_decode                          ; qsyscpu      ;
;          |hex_decode:dec1|                                                          ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de1soc_top|qsyscpu:u0|quad_hex_decode:quad_hex_decode_0|hex_decode:dec1                                                                    ; hex_decode                          ; qsyscpu      ;
;          |hex_decode:dec2|                                                          ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de1soc_top|qsyscpu:u0|quad_hex_decode:quad_hex_decode_0|hex_decode:dec2                                                                    ; hex_decode                          ; qsyscpu      ;
;          |hex_decode:dec3|                                                          ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de1soc_top|qsyscpu:u0|quad_hex_decode:quad_hex_decode_0|hex_decode:dec3                                                                    ; hex_decode                          ; qsyscpu      ;
+-------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+----------------+
; Name                                                                                                                     ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF            ;
+--------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+----------------+
; qsyscpu:u0|qsyscpu_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_20m1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 2048         ; 16           ; --           ; --           ; 32768 ; onchip_mem.mif ;
+--------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                               ;
+--------+---------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+
; Vendor ; IP Core Name                    ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                          ; IP Include File                       ;
+--------+---------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+
; N/A    ; Qsys                            ; 17.1    ; N/A          ; N/A          ; |de1soc_top|qsyscpu:u0                                                                                                                                                                                                   ; C:/Dev/ECE342/Lab6/part2/qsyscpu.qsys ;
; Altera ; altera_avalon_pio               ; 17.1    ; N/A          ; N/A          ; |de1soc_top|qsyscpu:u0|qsyscpu_LED:led                                                                                                                                                                                   ; C:/Dev/ECE342/Lab6/part2/qsyscpu.qsys ;
; Altera ; altera_mm_interconnect          ; 17.1    ; N/A          ; N/A          ; |de1soc_top|qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0                                                                                                                                                       ; C:/Dev/ECE342/Lab6/part2/qsyscpu.qsys ;
; Altera ; altera_avalon_st_adapter        ; 17.1    ; N/A          ; N/A          ; |de1soc_top|qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|qsyscpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                         ; C:/Dev/ECE342/Lab6/part2/qsyscpu.qsys ;
; Altera ; error_adapter                   ; 17.1    ; N/A          ; N/A          ; |de1soc_top|qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|qsyscpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|qsyscpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0             ; C:/Dev/ECE342/Lab6/part2/qsyscpu.qsys ;
; Altera ; altera_avalon_st_adapter        ; 17.1    ; N/A          ; N/A          ; |de1soc_top|qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|qsyscpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                     ; C:/Dev/ECE342/Lab6/part2/qsyscpu.qsys ;
; Altera ; error_adapter                   ; 17.1    ; N/A          ; N/A          ; |de1soc_top|qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|qsyscpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|qsyscpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0         ; C:/Dev/ECE342/Lab6/part2/qsyscpu.qsys ;
; Altera ; altera_avalon_st_adapter        ; 17.1    ; N/A          ; N/A          ; |de1soc_top|qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|qsyscpu_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_002                                                                                 ; C:/Dev/ECE342/Lab6/part2/qsyscpu.qsys ;
; Altera ; error_adapter                   ; 17.1    ; N/A          ; N/A          ; |de1soc_top|qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|qsyscpu_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_002|qsyscpu_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0:error_adapter_0 ; C:/Dev/ECE342/Lab6/part2/qsyscpu.qsys ;
; Altera ; altera_avalon_st_adapter        ; 17.1    ; N/A          ; N/A          ; |de1soc_top|qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|qsyscpu_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_003                                                                                 ; C:/Dev/ECE342/Lab6/part2/qsyscpu.qsys ;
; Altera ; error_adapter                   ; 17.1    ; N/A          ; N/A          ; |de1soc_top|qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|qsyscpu_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_003|qsyscpu_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0:error_adapter_0 ; C:/Dev/ECE342/Lab6/part2/qsyscpu.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 17.1    ; N/A          ; N/A          ; |de1soc_top|qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|qsyscpu_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                         ; C:/Dev/ECE342/Lab6/part2/qsyscpu.qsys ;
; Altera ; altera_merlin_multiplexer       ; 17.1    ; N/A          ; N/A          ; |de1soc_top|qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|qsyscpu_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                             ; C:/Dev/ECE342/Lab6/part2/qsyscpu.qsys ;
; Altera ; altera_merlin_multiplexer       ; 17.1    ; N/A          ; N/A          ; |de1soc_top|qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|qsyscpu_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                         ; C:/Dev/ECE342/Lab6/part2/qsyscpu.qsys ;
; Altera ; altera_merlin_multiplexer       ; 17.1    ; N/A          ; N/A          ; |de1soc_top|qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|qsyscpu_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                         ; C:/Dev/ECE342/Lab6/part2/qsyscpu.qsys ;
; Altera ; altera_merlin_multiplexer       ; 17.1    ; N/A          ; N/A          ; |de1soc_top|qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|qsyscpu_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                         ; C:/Dev/ECE342/Lab6/part2/qsyscpu.qsys ;
; Altera ; altera_merlin_master_agent      ; 17.1    ; N/A          ; N/A          ; |de1soc_top|qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_0_avalon_master_agent                                                                                                  ; C:/Dev/ECE342/Lab6/part2/qsyscpu.qsys ;
; Altera ; altera_merlin_traffic_limiter   ; 17.1    ; N/A          ; N/A          ; |de1soc_top|qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_0_avalon_master_limiter                                                                                             ; C:/Dev/ECE342/Lab6/part2/qsyscpu.qsys ;
; Altera ; altera_merlin_master_translator ; 17.1    ; N/A          ; N/A          ; |de1soc_top|qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_avalon_master_translator                                                                                        ; C:/Dev/ECE342/Lab6/part2/qsyscpu.qsys ;
; Altera ; altera_merlin_slave_agent       ; 17.1    ; N/A          ; N/A          ; |de1soc_top|qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent                                                                                                                ; C:/Dev/ECE342/Lab6/part2/qsyscpu.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 17.1    ; N/A          ; N/A          ; |de1soc_top|qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo                                                                                                           ; C:/Dev/ECE342/Lab6/part2/qsyscpu.qsys ;
; Altera ; altera_merlin_width_adapter     ; 17.1    ; N/A          ; N/A          ; |de1soc_top|qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:led_s1_cmd_width_adapter                                                                                                  ; C:/Dev/ECE342/Lab6/part2/qsyscpu.qsys ;
; Altera ; altera_merlin_width_adapter     ; 17.1    ; N/A          ; N/A          ; |de1soc_top|qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:led_s1_rsp_width_adapter                                                                                                  ; C:/Dev/ECE342/Lab6/part2/qsyscpu.qsys ;
; Altera ; altera_merlin_slave_translator  ; 17.1    ; N/A          ; N/A          ; |de1soc_top|qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator                                                                                                      ; C:/Dev/ECE342/Lab6/part2/qsyscpu.qsys ;
; Altera ; altera_merlin_slave_agent       ; 17.1    ; N/A          ; N/A          ; |de1soc_top|qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                                   ; C:/Dev/ECE342/Lab6/part2/qsyscpu.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 17.1    ; N/A          ; N/A          ; |de1soc_top|qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                              ; C:/Dev/ECE342/Lab6/part2/qsyscpu.qsys ;
; Altera ; altera_merlin_slave_translator  ; 17.1    ; N/A          ; N/A          ; |de1soc_top|qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                         ; C:/Dev/ECE342/Lab6/part2/qsyscpu.qsys ;
; Altera ; altera_merlin_slave_agent       ; 17.1    ; N/A          ; N/A          ; |de1soc_top|qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:quad_hex_decode_0_avalon_slave_agent                                                                                        ; C:/Dev/ECE342/Lab6/part2/qsyscpu.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 17.1    ; N/A          ; N/A          ; |de1soc_top|qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quad_hex_decode_0_avalon_slave_agent_rsp_fifo                                                                                   ; C:/Dev/ECE342/Lab6/part2/qsyscpu.qsys ;
; Altera ; altera_merlin_slave_translator  ; 17.1    ; N/A          ; N/A          ; |de1soc_top|qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:quad_hex_decode_0_avalon_slave_translator                                                                              ; C:/Dev/ECE342/Lab6/part2/qsyscpu.qsys ;
; Altera ; altera_merlin_router            ; 17.1    ; N/A          ; N/A          ; |de1soc_top|qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|qsyscpu_mm_interconnect_0_router:router                                                                                                               ; C:/Dev/ECE342/Lab6/part2/qsyscpu.qsys ;
; Altera ; altera_merlin_router            ; 17.1    ; N/A          ; N/A          ; |de1soc_top|qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|qsyscpu_mm_interconnect_0_router_001:router_001                                                                                                       ; C:/Dev/ECE342/Lab6/part2/qsyscpu.qsys ;
; Altera ; altera_merlin_router            ; 17.1    ; N/A          ; N/A          ; |de1soc_top|qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|qsyscpu_mm_interconnect_0_router_001:router_002                                                                                                       ; C:/Dev/ECE342/Lab6/part2/qsyscpu.qsys ;
; Altera ; altera_merlin_router            ; 17.1    ; N/A          ; N/A          ; |de1soc_top|qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|qsyscpu_mm_interconnect_0_router_003:router_003                                                                                                       ; C:/Dev/ECE342/Lab6/part2/qsyscpu.qsys ;
; Altera ; altera_merlin_router            ; 17.1    ; N/A          ; N/A          ; |de1soc_top|qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|qsyscpu_mm_interconnect_0_router_003:router_004                                                                                                       ; C:/Dev/ECE342/Lab6/part2/qsyscpu.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 17.1    ; N/A          ; N/A          ; |de1soc_top|qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|qsyscpu_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                         ; C:/Dev/ECE342/Lab6/part2/qsyscpu.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 17.1    ; N/A          ; N/A          ; |de1soc_top|qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|qsyscpu_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                     ; C:/Dev/ECE342/Lab6/part2/qsyscpu.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 17.1    ; N/A          ; N/A          ; |de1soc_top|qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|qsyscpu_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                     ; C:/Dev/ECE342/Lab6/part2/qsyscpu.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 17.1    ; N/A          ; N/A          ; |de1soc_top|qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|qsyscpu_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                                     ; C:/Dev/ECE342/Lab6/part2/qsyscpu.qsys ;
; Altera ; altera_merlin_multiplexer       ; 17.1    ; N/A          ; N/A          ; |de1soc_top|qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|qsyscpu_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                             ; C:/Dev/ECE342/Lab6/part2/qsyscpu.qsys ;
; Altera ; altera_merlin_slave_agent       ; 17.1    ; N/A          ; N/A          ; |de1soc_top|qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent                                                                                                                 ; C:/Dev/ECE342/Lab6/part2/qsyscpu.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 17.1    ; N/A          ; N/A          ; |de1soc_top|qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo                                                                                                            ; C:/Dev/ECE342/Lab6/part2/qsyscpu.qsys ;
; Altera ; altera_merlin_width_adapter     ; 17.1    ; N/A          ; N/A          ; |de1soc_top|qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sw_s1_cmd_width_adapter                                                                                                   ; C:/Dev/ECE342/Lab6/part2/qsyscpu.qsys ;
; Altera ; altera_merlin_width_adapter     ; 17.1    ; N/A          ; N/A          ; |de1soc_top|qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sw_s1_rsp_width_adapter                                                                                                   ; C:/Dev/ECE342/Lab6/part2/qsyscpu.qsys ;
; Altera ; altera_merlin_slave_translator  ; 17.1    ; N/A          ; N/A          ; |de1soc_top|qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator                                                                                                       ; C:/Dev/ECE342/Lab6/part2/qsyscpu.qsys ;
; Altera ; altera_avalon_onchip_memory2    ; 17.1    ; N/A          ; N/A          ; |de1soc_top|qsyscpu:u0|qsyscpu_onchip_memory2_0:onchip_memory2_0                                                                                                                                                         ; C:/Dev/ECE342/Lab6/part2/qsyscpu.qsys ;
; Altera ; altera_reset_controller         ; 17.1    ; N/A          ; N/A          ; |de1soc_top|qsyscpu:u0|altera_reset_controller:rst_controller                                                                                                                                                            ; C:/Dev/ECE342/Lab6/part2/qsyscpu.qsys ;
; Altera ; altera_avalon_pio               ; 17.1    ; N/A          ; N/A          ; |de1soc_top|qsyscpu:u0|qsyscpu_SW:sw                                                                                                                                                                                     ; C:/Dev/ECE342/Lab6/part2/qsyscpu.qsys ;
+--------+---------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |de1soc_top|qsyscpu:u0|cpu:cpu_0|control_masterline:CPU_control|state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+----------------+--------------+-----------------+-----------------+---------------------+------------------+-------------------+----------------+---------------+-------------+--------------+------------------+------------------+---------------+---------------------+--------------------+-----------------+--------------+-------------------+---------------+------------------+------------------+------------------+---------------+------------------+--------------------+-----------------+--------------+--------------------+--------------+----------------+--------------+---------------+-----------------+-------------+
; Name                ; state.Ins_call ; state.New_PC ; state.Jump_wait ; state.Ins_jumps ; state.Read_mvi_wait ; state.ReadRx_mvi ; state.WriteRx_mvi ; state.Ins_addi ; state.Ins_mvi ; state.St_Rx ; state.Ins_st ; state.WriteRx_ld ; state.rd_wait_ld ; state.ReadMem ; state.Assert_rd_mem ; state.Read_ld_wait ; state.ReadRy_ld ; state.Ins_ld ; state.WriteRx_add ; state.Add_add ; state.ReadRy_add ; state.ReadR_wait ; state.ReadRx_add ; state.Ins_add ; state.WriteRx_mv ; state.Read_mv_wait ; state.ReadRy_mv ; state.Ins_mv ; state.Instr_branch ; state.Decode ; state.UpdatePC ; state.Inc_PC ; state.Rd_data ; state.Assert_rd ; state.Reset ;
+---------------------+----------------+--------------+-----------------+-----------------+---------------------+------------------+-------------------+----------------+---------------+-------------+--------------+------------------+------------------+---------------+---------------------+--------------------+-----------------+--------------+-------------------+---------------+------------------+------------------+------------------+---------------+------------------+--------------------+-----------------+--------------+--------------------+--------------+----------------+--------------+---------------+-----------------+-------------+
; state.Reset         ; 0              ; 0            ; 0               ; 0               ; 0                   ; 0                ; 0                 ; 0              ; 0             ; 0           ; 0            ; 0                ; 0                ; 0             ; 0                   ; 0                  ; 0               ; 0            ; 0                 ; 0             ; 0                ; 0                ; 0                ; 0             ; 0                ; 0                  ; 0               ; 0            ; 0                  ; 0            ; 0              ; 0            ; 0             ; 0               ; 0           ;
; state.Assert_rd     ; 0              ; 0            ; 0               ; 0               ; 0                   ; 0                ; 0                 ; 0              ; 0             ; 0           ; 0            ; 0                ; 0                ; 0             ; 0                   ; 0                  ; 0               ; 0            ; 0                 ; 0             ; 0                ; 0                ; 0                ; 0             ; 0                ; 0                  ; 0               ; 0            ; 0                  ; 0            ; 0              ; 0            ; 0             ; 1               ; 1           ;
; state.Rd_data       ; 0              ; 0            ; 0               ; 0               ; 0                   ; 0                ; 0                 ; 0              ; 0             ; 0           ; 0            ; 0                ; 0                ; 0             ; 0                   ; 0                  ; 0               ; 0            ; 0                 ; 0             ; 0                ; 0                ; 0                ; 0             ; 0                ; 0                  ; 0               ; 0            ; 0                  ; 0            ; 0              ; 0            ; 1             ; 0               ; 1           ;
; state.Inc_PC        ; 0              ; 0            ; 0               ; 0               ; 0                   ; 0                ; 0                 ; 0              ; 0             ; 0           ; 0            ; 0                ; 0                ; 0             ; 0                   ; 0                  ; 0               ; 0            ; 0                 ; 0             ; 0                ; 0                ; 0                ; 0             ; 0                ; 0                  ; 0               ; 0            ; 0                  ; 0            ; 0              ; 1            ; 0             ; 0               ; 1           ;
; state.UpdatePC      ; 0              ; 0            ; 0               ; 0               ; 0                   ; 0                ; 0                 ; 0              ; 0             ; 0           ; 0            ; 0                ; 0                ; 0             ; 0                   ; 0                  ; 0               ; 0            ; 0                 ; 0             ; 0                ; 0                ; 0                ; 0             ; 0                ; 0                  ; 0               ; 0            ; 0                  ; 0            ; 1              ; 0            ; 0             ; 0               ; 1           ;
; state.Decode        ; 0              ; 0            ; 0               ; 0               ; 0                   ; 0                ; 0                 ; 0              ; 0             ; 0           ; 0            ; 0                ; 0                ; 0             ; 0                   ; 0                  ; 0               ; 0            ; 0                 ; 0             ; 0                ; 0                ; 0                ; 0             ; 0                ; 0                  ; 0               ; 0            ; 0                  ; 1            ; 0              ; 0            ; 0             ; 0               ; 1           ;
; state.Instr_branch  ; 0              ; 0            ; 0               ; 0               ; 0                   ; 0                ; 0                 ; 0              ; 0             ; 0           ; 0            ; 0                ; 0                ; 0             ; 0                   ; 0                  ; 0               ; 0            ; 0                 ; 0             ; 0                ; 0                ; 0                ; 0             ; 0                ; 0                  ; 0               ; 0            ; 1                  ; 0            ; 0              ; 0            ; 0             ; 0               ; 1           ;
; state.Ins_mv        ; 0              ; 0            ; 0               ; 0               ; 0                   ; 0                ; 0                 ; 0              ; 0             ; 0           ; 0            ; 0                ; 0                ; 0             ; 0                   ; 0                  ; 0               ; 0            ; 0                 ; 0             ; 0                ; 0                ; 0                ; 0             ; 0                ; 0                  ; 0               ; 1            ; 0                  ; 0            ; 0              ; 0            ; 0             ; 0               ; 1           ;
; state.ReadRy_mv     ; 0              ; 0            ; 0               ; 0               ; 0                   ; 0                ; 0                 ; 0              ; 0             ; 0           ; 0            ; 0                ; 0                ; 0             ; 0                   ; 0                  ; 0               ; 0            ; 0                 ; 0             ; 0                ; 0                ; 0                ; 0             ; 0                ; 0                  ; 1               ; 0            ; 0                  ; 0            ; 0              ; 0            ; 0             ; 0               ; 1           ;
; state.Read_mv_wait  ; 0              ; 0            ; 0               ; 0               ; 0                   ; 0                ; 0                 ; 0              ; 0             ; 0           ; 0            ; 0                ; 0                ; 0             ; 0                   ; 0                  ; 0               ; 0            ; 0                 ; 0             ; 0                ; 0                ; 0                ; 0             ; 0                ; 1                  ; 0               ; 0            ; 0                  ; 0            ; 0              ; 0            ; 0             ; 0               ; 1           ;
; state.WriteRx_mv    ; 0              ; 0            ; 0               ; 0               ; 0                   ; 0                ; 0                 ; 0              ; 0             ; 0           ; 0            ; 0                ; 0                ; 0             ; 0                   ; 0                  ; 0               ; 0            ; 0                 ; 0             ; 0                ; 0                ; 0                ; 0             ; 1                ; 0                  ; 0               ; 0            ; 0                  ; 0            ; 0              ; 0            ; 0             ; 0               ; 1           ;
; state.Ins_add       ; 0              ; 0            ; 0               ; 0               ; 0                   ; 0                ; 0                 ; 0              ; 0             ; 0           ; 0            ; 0                ; 0                ; 0             ; 0                   ; 0                  ; 0               ; 0            ; 0                 ; 0             ; 0                ; 0                ; 0                ; 1             ; 0                ; 0                  ; 0               ; 0            ; 0                  ; 0            ; 0              ; 0            ; 0             ; 0               ; 1           ;
; state.ReadRx_add    ; 0              ; 0            ; 0               ; 0               ; 0                   ; 0                ; 0                 ; 0              ; 0             ; 0           ; 0            ; 0                ; 0                ; 0             ; 0                   ; 0                  ; 0               ; 0            ; 0                 ; 0             ; 0                ; 0                ; 1                ; 0             ; 0                ; 0                  ; 0               ; 0            ; 0                  ; 0            ; 0              ; 0            ; 0             ; 0               ; 1           ;
; state.ReadR_wait    ; 0              ; 0            ; 0               ; 0               ; 0                   ; 0                ; 0                 ; 0              ; 0             ; 0           ; 0            ; 0                ; 0                ; 0             ; 0                   ; 0                  ; 0               ; 0            ; 0                 ; 0             ; 0                ; 1                ; 0                ; 0             ; 0                ; 0                  ; 0               ; 0            ; 0                  ; 0            ; 0              ; 0            ; 0             ; 0               ; 1           ;
; state.ReadRy_add    ; 0              ; 0            ; 0               ; 0               ; 0                   ; 0                ; 0                 ; 0              ; 0             ; 0           ; 0            ; 0                ; 0                ; 0             ; 0                   ; 0                  ; 0               ; 0            ; 0                 ; 0             ; 1                ; 0                ; 0                ; 0             ; 0                ; 0                  ; 0               ; 0            ; 0                  ; 0            ; 0              ; 0            ; 0             ; 0               ; 1           ;
; state.Add_add       ; 0              ; 0            ; 0               ; 0               ; 0                   ; 0                ; 0                 ; 0              ; 0             ; 0           ; 0            ; 0                ; 0                ; 0             ; 0                   ; 0                  ; 0               ; 0            ; 0                 ; 1             ; 0                ; 0                ; 0                ; 0             ; 0                ; 0                  ; 0               ; 0            ; 0                  ; 0            ; 0              ; 0            ; 0             ; 0               ; 1           ;
; state.WriteRx_add   ; 0              ; 0            ; 0               ; 0               ; 0                   ; 0                ; 0                 ; 0              ; 0             ; 0           ; 0            ; 0                ; 0                ; 0             ; 0                   ; 0                  ; 0               ; 0            ; 1                 ; 0             ; 0                ; 0                ; 0                ; 0             ; 0                ; 0                  ; 0               ; 0            ; 0                  ; 0            ; 0              ; 0            ; 0             ; 0               ; 1           ;
; state.Ins_ld        ; 0              ; 0            ; 0               ; 0               ; 0                   ; 0                ; 0                 ; 0              ; 0             ; 0           ; 0            ; 0                ; 0                ; 0             ; 0                   ; 0                  ; 0               ; 1            ; 0                 ; 0             ; 0                ; 0                ; 0                ; 0             ; 0                ; 0                  ; 0               ; 0            ; 0                  ; 0            ; 0              ; 0            ; 0             ; 0               ; 1           ;
; state.ReadRy_ld     ; 0              ; 0            ; 0               ; 0               ; 0                   ; 0                ; 0                 ; 0              ; 0             ; 0           ; 0            ; 0                ; 0                ; 0             ; 0                   ; 0                  ; 1               ; 0            ; 0                 ; 0             ; 0                ; 0                ; 0                ; 0             ; 0                ; 0                  ; 0               ; 0            ; 0                  ; 0            ; 0              ; 0            ; 0             ; 0               ; 1           ;
; state.Read_ld_wait  ; 0              ; 0            ; 0               ; 0               ; 0                   ; 0                ; 0                 ; 0              ; 0             ; 0           ; 0            ; 0                ; 0                ; 0             ; 0                   ; 1                  ; 0               ; 0            ; 0                 ; 0             ; 0                ; 0                ; 0                ; 0             ; 0                ; 0                  ; 0               ; 0            ; 0                  ; 0            ; 0              ; 0            ; 0             ; 0               ; 1           ;
; state.Assert_rd_mem ; 0              ; 0            ; 0               ; 0               ; 0                   ; 0                ; 0                 ; 0              ; 0             ; 0           ; 0            ; 0                ; 0                ; 0             ; 1                   ; 0                  ; 0               ; 0            ; 0                 ; 0             ; 0                ; 0                ; 0                ; 0             ; 0                ; 0                  ; 0               ; 0            ; 0                  ; 0            ; 0              ; 0            ; 0             ; 0               ; 1           ;
; state.ReadMem       ; 0              ; 0            ; 0               ; 0               ; 0                   ; 0                ; 0                 ; 0              ; 0             ; 0           ; 0            ; 0                ; 0                ; 1             ; 0                   ; 0                  ; 0               ; 0            ; 0                 ; 0             ; 0                ; 0                ; 0                ; 0             ; 0                ; 0                  ; 0               ; 0            ; 0                  ; 0            ; 0              ; 0            ; 0             ; 0               ; 1           ;
; state.rd_wait_ld    ; 0              ; 0            ; 0               ; 0               ; 0                   ; 0                ; 0                 ; 0              ; 0             ; 0           ; 0            ; 0                ; 1                ; 0             ; 0                   ; 0                  ; 0               ; 0            ; 0                 ; 0             ; 0                ; 0                ; 0                ; 0             ; 0                ; 0                  ; 0               ; 0            ; 0                  ; 0            ; 0              ; 0            ; 0             ; 0               ; 1           ;
; state.WriteRx_ld    ; 0              ; 0            ; 0               ; 0               ; 0                   ; 0                ; 0                 ; 0              ; 0             ; 0           ; 0            ; 1                ; 0                ; 0             ; 0                   ; 0                  ; 0               ; 0            ; 0                 ; 0             ; 0                ; 0                ; 0                ; 0             ; 0                ; 0                  ; 0               ; 0            ; 0                  ; 0            ; 0              ; 0            ; 0             ; 0               ; 1           ;
; state.Ins_st        ; 0              ; 0            ; 0               ; 0               ; 0                   ; 0                ; 0                 ; 0              ; 0             ; 0           ; 1            ; 0                ; 0                ; 0             ; 0                   ; 0                  ; 0               ; 0            ; 0                 ; 0             ; 0                ; 0                ; 0                ; 0             ; 0                ; 0                  ; 0               ; 0            ; 0                  ; 0            ; 0              ; 0            ; 0             ; 0               ; 1           ;
; state.St_Rx         ; 0              ; 0            ; 0               ; 0               ; 0                   ; 0                ; 0                 ; 0              ; 0             ; 1           ; 0            ; 0                ; 0                ; 0             ; 0                   ; 0                  ; 0               ; 0            ; 0                 ; 0             ; 0                ; 0                ; 0                ; 0             ; 0                ; 0                  ; 0               ; 0            ; 0                  ; 0            ; 0              ; 0            ; 0             ; 0               ; 1           ;
; state.Ins_mvi       ; 0              ; 0            ; 0               ; 0               ; 0                   ; 0                ; 0                 ; 0              ; 1             ; 0           ; 0            ; 0                ; 0                ; 0             ; 0                   ; 0                  ; 0               ; 0            ; 0                 ; 0             ; 0                ; 0                ; 0                ; 0             ; 0                ; 0                  ; 0               ; 0            ; 0                  ; 0            ; 0              ; 0            ; 0             ; 0               ; 1           ;
; state.Ins_addi      ; 0              ; 0            ; 0               ; 0               ; 0                   ; 0                ; 0                 ; 1              ; 0             ; 0           ; 0            ; 0                ; 0                ; 0             ; 0                   ; 0                  ; 0               ; 0            ; 0                 ; 0             ; 0                ; 0                ; 0                ; 0             ; 0                ; 0                  ; 0               ; 0            ; 0                  ; 0            ; 0              ; 0            ; 0             ; 0               ; 1           ;
; state.WriteRx_mvi   ; 0              ; 0            ; 0               ; 0               ; 0                   ; 0                ; 1                 ; 0              ; 0             ; 0           ; 0            ; 0                ; 0                ; 0             ; 0                   ; 0                  ; 0               ; 0            ; 0                 ; 0             ; 0                ; 0                ; 0                ; 0             ; 0                ; 0                  ; 0               ; 0            ; 0                  ; 0            ; 0              ; 0            ; 0             ; 0               ; 1           ;
; state.ReadRx_mvi    ; 0              ; 0            ; 0               ; 0               ; 0                   ; 1                ; 0                 ; 0              ; 0             ; 0           ; 0            ; 0                ; 0                ; 0             ; 0                   ; 0                  ; 0               ; 0            ; 0                 ; 0             ; 0                ; 0                ; 0                ; 0             ; 0                ; 0                  ; 0               ; 0            ; 0                  ; 0            ; 0              ; 0            ; 0             ; 0               ; 1           ;
; state.Read_mvi_wait ; 0              ; 0            ; 0               ; 0               ; 1                   ; 0                ; 0                 ; 0              ; 0             ; 0           ; 0            ; 0                ; 0                ; 0             ; 0                   ; 0                  ; 0               ; 0            ; 0                 ; 0             ; 0                ; 0                ; 0                ; 0             ; 0                ; 0                  ; 0               ; 0            ; 0                  ; 0            ; 0              ; 0            ; 0             ; 0               ; 1           ;
; state.Ins_jumps     ; 0              ; 0            ; 0               ; 1               ; 0                   ; 0                ; 0                 ; 0              ; 0             ; 0           ; 0            ; 0                ; 0                ; 0             ; 0                   ; 0                  ; 0               ; 0            ; 0                 ; 0             ; 0                ; 0                ; 0                ; 0             ; 0                ; 0                  ; 0               ; 0            ; 0                  ; 0            ; 0              ; 0            ; 0             ; 0               ; 1           ;
; state.Jump_wait     ; 0              ; 0            ; 1               ; 0               ; 0                   ; 0                ; 0                 ; 0              ; 0             ; 0           ; 0            ; 0                ; 0                ; 0             ; 0                   ; 0                  ; 0               ; 0            ; 0                 ; 0             ; 0                ; 0                ; 0                ; 0             ; 0                ; 0                  ; 0               ; 0            ; 0                  ; 0            ; 0              ; 0            ; 0             ; 0               ; 1           ;
; state.New_PC        ; 0              ; 1            ; 0               ; 0               ; 0                   ; 0                ; 0                 ; 0              ; 0             ; 0           ; 0            ; 0                ; 0                ; 0             ; 0                   ; 0                  ; 0               ; 0            ; 0                 ; 0             ; 0                ; 0                ; 0                ; 0             ; 0                ; 0                  ; 0               ; 0            ; 0                  ; 0            ; 0              ; 0            ; 0             ; 0               ; 1           ;
; state.Ins_call      ; 1              ; 0            ; 0               ; 0               ; 0                   ; 0                ; 0                 ; 0              ; 0             ; 0           ; 0            ; 0                ; 0                ; 0             ; 0                   ; 0                  ; 0               ; 0            ; 0                 ; 0             ; 0                ; 0                ; 0                ; 0             ; 0                ; 0                  ; 0               ; 0            ; 0                  ; 0            ; 0              ; 0            ; 0             ; 0               ; 1           ;
+---------------------+----------------+--------------+-----------------+-----------------+---------------------+------------------+-------------------+----------------+---------------+-------------+--------------+------------------+------------------+---------------+---------------------+--------------------+-----------------+--------------+-------------------+---------------+------------------+------------------+------------------+---------------+------------------+--------------------+-----------------+--------------+--------------------+--------------+----------------+--------------+---------------+-----------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                           ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; qsyscpu:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                ; yes                                                              ; yes                                        ;
; qsyscpu:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                ; yes                                                              ; yes                                        ;
; qsyscpu:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                ; yes                                                              ; yes                                        ;
; qsyscpu:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                ; yes                                                              ; yes                                        ;
; qsyscpu:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                ; yes                                                              ; yes                                        ;
; qsyscpu:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]     ; yes                                                              ; yes                                        ;
; qsyscpu:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0] ; yes                                                              ; yes                                        ;
; qsyscpu:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]     ; yes                                                              ; yes                                        ;
; qsyscpu:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1] ; yes                                                              ; yes                                        ;
; Total number of protected registers is 9                                                                                                ;                                                                  ;                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                           ; Reason for Removal                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[10..31]                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_chipselect_pre                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|av_chipselect_pre                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:quad_hex_decode_0_avalon_slave_translator|av_readdata_pre[1,4,6,8,13]                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; qsyscpu:u0|qsyscpu_SW:sw|readdata[8..31]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][72]                                                                                           ; Lost fanout                                                                                                                                                                              ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][71]                                                                                           ; Lost fanout                                                                                                                                                                              ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][72]                                                                                            ; Lost fanout                                                                                                                                                                              ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][71]                                                                                            ; Lost fanout                                                                                                                                                                              ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][54]                                                                              ; Lost fanout                                                                                                                                                                              ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][53]                                                                              ; Lost fanout                                                                                                                                                                              ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quad_hex_decode_0_avalon_slave_agent_rsp_fifo|mem[0][54]                                                                   ; Lost fanout                                                                                                                                                                              ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quad_hex_decode_0_avalon_slave_agent_rsp_fifo|mem[0][53]                                                                   ; Lost fanout                                                                                                                                                                              ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[8..31]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:led_s1_cmd_width_adapter|p0_reg_last_field[35,36]                                                                    ; Lost fanout                                                                                                                                                                              ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sw_s1_cmd_width_adapter|p0_reg_last_field[35,36]                                                                     ; Lost fanout                                                                                                                                                                              ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][72]                                                                                           ; Lost fanout                                                                                                                                                                              ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][71]                                                                                           ; Lost fanout                                                                                                                                                                              ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][72]                                                                                            ; Lost fanout                                                                                                                                                                              ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][71]                                                                                            ; Lost fanout                                                                                                                                                                              ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][54]                                                                              ; Lost fanout                                                                                                                                                                              ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][53]                                                                              ; Lost fanout                                                                                                                                                                              ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quad_hex_decode_0_avalon_slave_agent_rsp_fifo|mem[1][54]                                                                   ; Lost fanout                                                                                                                                                                              ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quad_hex_decode_0_avalon_slave_agent_rsp_fifo|mem[1][53]                                                                   ; Lost fanout                                                                                                                                                                              ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:led_s1_cmd_width_adapter|p0_reg_bwrap_field[0]                                                                       ; Merged with qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:led_s1_cmd_width_adapter|p0_reg_endofpacket                                               ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:led_s1_cmd_width_adapter|p0_reg_byte_cnt_field[1]                                                                    ; Merged with qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:led_s1_cmd_width_adapter|p0_reg_endofpacket                                               ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:led_s1_cmd_width_adapter|p0_reg_byteen_field[0,1]                                                                    ; Merged with qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:led_s1_cmd_width_adapter|p0_reg_endofpacket                                               ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:led_s1_cmd_width_adapter|p0_reg_byte_cnt_field[0,2]                                                                  ; Merged with qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:led_s1_cmd_width_adapter|p0_reg_address_field[0]                                          ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:led_s1_cmd_width_adapter|p0_reg_last_field[17]                                                                       ; Merged with qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:led_s1_cmd_width_adapter|p0_reg_last_field[18]                                            ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sw_s1_cmd_width_adapter|p0_reg_byteen_field[0,1]                                                                     ; Merged with qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sw_s1_cmd_width_adapter|p0_reg_endofpacket                                                ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sw_s1_cmd_width_adapter|p0_reg_byte_cnt_field[1]                                                                     ; Merged with qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sw_s1_cmd_width_adapter|p0_reg_endofpacket                                                ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sw_s1_cmd_width_adapter|p0_reg_bwrap_field[0]                                                                        ; Merged with qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sw_s1_cmd_width_adapter|p0_reg_endofpacket                                                ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sw_s1_cmd_width_adapter|p0_reg_byte_cnt_field[0,2]                                                                   ; Merged with qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sw_s1_cmd_width_adapter|p0_reg_address_field[0]                                           ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sw_s1_cmd_width_adapter|p0_reg_last_field[17]                                                                        ; Merged with qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sw_s1_cmd_width_adapter|p0_reg_last_field[18]                                             ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][58]                                                                                           ; Merged with qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][59]                                                                ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][58]                                                                                            ; Merged with qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][59]                                                                 ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][17]                                                                              ; Merged with qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][71]                                                   ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][16]                                                                              ; Merged with qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][71]                                                   ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][41]                                                                              ; Merged with qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][71]                                                   ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][34]                                                                              ; Merged with qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][42]                                                   ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][40]                                                                              ; Merged with qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][42]                                                   ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quad_hex_decode_0_avalon_slave_agent_rsp_fifo|mem[1][41]                                                                   ; Merged with qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quad_hex_decode_0_avalon_slave_agent_rsp_fifo|mem[1][71]                                        ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quad_hex_decode_0_avalon_slave_agent_rsp_fifo|mem[1][17]                                                                   ; Merged with qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quad_hex_decode_0_avalon_slave_agent_rsp_fifo|mem[1][71]                                        ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quad_hex_decode_0_avalon_slave_agent_rsp_fifo|mem[1][16]                                                                   ; Merged with qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quad_hex_decode_0_avalon_slave_agent_rsp_fifo|mem[1][71]                                        ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quad_hex_decode_0_avalon_slave_agent_rsp_fifo|mem[1][40]                                                                   ; Merged with qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quad_hex_decode_0_avalon_slave_agent_rsp_fifo|mem[1][42]                                        ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quad_hex_decode_0_avalon_slave_agent_rsp_fifo|mem[1][34]                                                                   ; Merged with qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quad_hex_decode_0_avalon_slave_agent_rsp_fifo|mem[1][42]                                        ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quad_hex_decode_0_avalon_slave_agent_rsp_fifo|mem[0][17]                                                                   ; Merged with qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quad_hex_decode_0_avalon_slave_agent_rsp_fifo|mem[0][16]                                        ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quad_hex_decode_0_avalon_slave_agent_rsp_fifo|mem[0][41]                                                                   ; Merged with qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quad_hex_decode_0_avalon_slave_agent_rsp_fifo|mem[0][16]                                        ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quad_hex_decode_0_avalon_slave_agent_rsp_fifo|mem[0][71]                                                                   ; Merged with qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quad_hex_decode_0_avalon_slave_agent_rsp_fifo|mem[0][16]                                        ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][17]                                                                              ; Merged with qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][16]                                                   ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][41]                                                                              ; Merged with qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][16]                                                   ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][71]                                                                              ; Merged with qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][16]                                                   ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quad_hex_decode_0_avalon_slave_agent_rsp_fifo|mem[0][40]                                                                   ; Merged with qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quad_hex_decode_0_avalon_slave_agent_rsp_fifo|mem[0][34]                                        ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quad_hex_decode_0_avalon_slave_agent_rsp_fifo|mem[0][42]                                                                   ; Merged with qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quad_hex_decode_0_avalon_slave_agent_rsp_fifo|mem[0][34]                                        ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][40]                                                                              ; Merged with qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][34]                                                   ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][42]                                                                              ; Merged with qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][34]                                                   ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][59]                                                                                            ; Merged with qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][58]                                                                 ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][59]                                                                                           ; Merged with qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][58]                                                                ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:quad_hex_decode_0_avalon_slave_translator|av_readdata_pre[2,3,5,7,9..12,14,15]                                    ; Merged with qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:quad_hex_decode_0_avalon_slave_translator|av_readdata_pre[0]                           ;
; qsyscpu:u0|cpu:cpu_0|data_masterline:CPU_data|imm8[7]                                                                                                                                                   ; Merged with qsyscpu:u0|cpu:cpu_0|data_masterline:CPU_data|imm11[10]                                                                                                                      ;
; qsyscpu:u0|cpu:cpu_0|data_masterline:CPU_data|imm11[0]                                                                                                                                                  ; Merged with qsyscpu:u0|cpu:cpu_0|data_masterline:CPU_data|Rx[0]                                                                                                                          ;
; qsyscpu:u0|cpu:cpu_0|data_masterline:CPU_data|imm11[1]                                                                                                                                                  ; Merged with qsyscpu:u0|cpu:cpu_0|data_masterline:CPU_data|Rx[1]                                                                                                                          ;
; qsyscpu:u0|cpu:cpu_0|data_masterline:CPU_data|imm11[2]                                                                                                                                                  ; Merged with qsyscpu:u0|cpu:cpu_0|data_masterline:CPU_data|Rx[2]                                                                                                                          ;
; qsyscpu:u0|cpu:cpu_0|data_masterline:CPU_data|imm11[3]                                                                                                                                                  ; Merged with qsyscpu:u0|cpu:cpu_0|data_masterline:CPU_data|Ry[0]                                                                                                                          ;
; qsyscpu:u0|cpu:cpu_0|data_masterline:CPU_data|imm8[0]                                                                                                                                                   ; Merged with qsyscpu:u0|cpu:cpu_0|data_masterline:CPU_data|Ry[0]                                                                                                                          ;
; qsyscpu:u0|cpu:cpu_0|data_masterline:CPU_data|imm11[4]                                                                                                                                                  ; Merged with qsyscpu:u0|cpu:cpu_0|data_masterline:CPU_data|Ry[1]                                                                                                                          ;
; qsyscpu:u0|cpu:cpu_0|data_masterline:CPU_data|imm8[1]                                                                                                                                                   ; Merged with qsyscpu:u0|cpu:cpu_0|data_masterline:CPU_data|Ry[1]                                                                                                                          ;
; qsyscpu:u0|cpu:cpu_0|data_masterline:CPU_data|imm8[5]                                                                                                                                                   ; Merged with qsyscpu:u0|cpu:cpu_0|data_masterline:CPU_data|imm11[8]                                                                                                                       ;
; qsyscpu:u0|cpu:cpu_0|data_masterline:CPU_data|imm11[5]                                                                                                                                                  ; Merged with qsyscpu:u0|cpu:cpu_0|data_masterline:CPU_data|Ry[2]                                                                                                                          ;
; qsyscpu:u0|cpu:cpu_0|data_masterline:CPU_data|imm8[2]                                                                                                                                                   ; Merged with qsyscpu:u0|cpu:cpu_0|data_masterline:CPU_data|Ry[2]                                                                                                                          ;
; qsyscpu:u0|cpu:cpu_0|data_masterline:CPU_data|imm8[3]                                                                                                                                                   ; Merged with qsyscpu:u0|cpu:cpu_0|data_masterline:CPU_data|imm11[6]                                                                                                                       ;
; qsyscpu:u0|cpu:cpu_0|data_masterline:CPU_data|imm8[4]                                                                                                                                                   ; Merged with qsyscpu:u0|cpu:cpu_0|data_masterline:CPU_data|imm11[7]                                                                                                                       ;
; qsyscpu:u0|cpu:cpu_0|data_masterline:CPU_data|imm8[6]                                                                                                                                                   ; Merged with qsyscpu:u0|cpu:cpu_0|data_masterline:CPU_data|imm11[9]                                                                                                                       ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                            ; Merged with qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1] ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                             ; Merged with qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]  ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:led_s1_cmd_width_adapter|p0_reg_address_field[0]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:led_s1_cmd_width_adapter|p0_reg_cmpr_read                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:led_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                              ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:led_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]           ; Stuck at GND due to stuck port clock_enable                                                                                                                                              ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:led_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[0..3]           ; Stuck at GND due to stuck port clock_enable                                                                                                                                              ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sw_s1_cmd_width_adapter|p0_reg_address_field[0]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sw_s1_cmd_width_adapter|p0_reg_cmpr_read                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sw_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                          ; Stuck at GND due to stuck port clock_enable                                                                                                                                              ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sw_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]            ; Stuck at GND due to stuck port clock_enable                                                                                                                                              ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sw_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[0..3]            ; Stuck at GND due to stuck port clock_enable                                                                                                                                              ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][59]                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][59]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][42]                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quad_hex_decode_0_avalon_slave_agent_rsp_fifo|mem[1][42]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:led_s1_cmd_width_adapter|p0_reg_data_field[0..15]                                                                    ; Stuck at GND due to stuck port clock_enable                                                                                                                                              ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:led_s1_cmd_width_adapter|p0_reg_address_field[2..15]                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                                              ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:led_s1_cmd_width_adapter|p0_reg_last_field[18,19]                                                                    ; Stuck at GND due to stuck port clock_enable                                                                                                                                              ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:led_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0..15]        ; Stuck at GND due to stuck port clock_enable                                                                                                                                              ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sw_s1_cmd_width_adapter|p0_reg_address_field[2..15]                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                                                                              ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sw_s1_cmd_width_adapter|p0_reg_last_field[18,19]                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                                                              ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sw_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0..15]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                              ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][58]                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][58]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][34]                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]            ; Lost fanout                                                                                                                                                                              ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                          ; Lost fanout                                                                                                                                                                              ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quad_hex_decode_0_avalon_slave_agent_rsp_fifo|mem[0][34]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:quad_hex_decode_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3] ; Lost fanout                                                                                                                                                                              ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:quad_hex_decode_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy               ; Lost fanout                                                                                                                                                                              ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:led_s1_cmd_width_adapter|p0_use_reg                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:led_s1_cmd_width_adapter|p0_reg_endofpacket                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:led_s1_cmd_width_adapter|p0_reg_address_field[1]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sw_s1_cmd_width_adapter|p0_use_reg                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sw_s1_cmd_width_adapter|p0_reg_endofpacket                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sw_s1_cmd_width_adapter|p0_reg_address_field[1]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][52]                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                            ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][52]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                             ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:led_s1_cmd_width_adapter|data_reg[0..9]                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:led_s1_cmd_width_adapter|byteen_reg[0..3]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sw_s1_cmd_width_adapter|byteen_reg[0..3]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][52]                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][60]                                                                                           ; Lost fanout                                                                                                                                                                              ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2,3]                          ; Lost fanout                                                                                                                                                                              ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                       ; Lost fanout                                                                                                                                                                              ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][52]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][60]                                                                                            ; Lost fanout                                                                                                                                                                              ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2,3]                           ; Lost fanout                                                                                                                                                                              ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                        ; Lost fanout                                                                                                                                                                              ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][60]                                                                                            ; Lost fanout                                                                                                                                                                              ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][60]                                                                                           ; Merged with qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][89]                                                                ;
; qsyscpu:u0|cpu:cpu_0|data_masterline:CPU_data|o_mem_addr[13..15]                                                                                                                                        ; Lost fanout                                                                                                                                                                              ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quad_hex_decode_0_avalon_slave_agent_rsp_fifo|mem[1][70]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][70]                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][88]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][88]                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quad_hex_decode_0_avalon_slave_agent_rsp_fifo|mem[0][70]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][70]                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][88]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][88]                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_0_avalon_master_limiter|last_channel[0]                                                                        ; Lost fanout                                                                                                                                                                              ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][35]                                                                                            ; Merged with qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][34]                                                                 ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][33]                                                                                            ; Merged with qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][32]                                                                 ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][35]                                                                                           ; Merged with qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][34]                                                                ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][33]                                                                                           ; Merged with qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][32]                                                                ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][35]                                                                                            ; Merged with qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][34]                                                                 ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][33]                                                                                            ; Merged with qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][32]                                                                 ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][35]                                                                                           ; Merged with qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][34]                                                                ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][33]                                                                                           ; Merged with qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][32]                                                                ;
; qsyscpu:u0|cpu:cpu_0|control_masterline:CPU_control|state~4                                                                                                                                             ; Lost fanout                                                                                                                                                                              ;
; qsyscpu:u0|cpu:cpu_0|control_masterline:CPU_control|state~5                                                                                                                                             ; Lost fanout                                                                                                                                                                              ;
; qsyscpu:u0|cpu:cpu_0|control_masterline:CPU_control|state~6                                                                                                                                             ; Lost fanout                                                                                                                                                                              ;
; qsyscpu:u0|cpu:cpu_0|control_masterline:CPU_control|state~7                                                                                                                                             ; Lost fanout                                                                                                                                                                              ;
; qsyscpu:u0|cpu:cpu_0|control_masterline:CPU_control|state~8                                                                                                                                             ; Lost fanout                                                                                                                                                                              ;
; qsyscpu:u0|cpu:cpu_0|control_masterline:CPU_control|state~9                                                                                                                                             ; Lost fanout                                                                                                                                                                              ;
; qsyscpu:u0|cpu:cpu_0|control_masterline:CPU_control|state~10                                                                                                                                            ; Lost fanout                                                                                                                                                                              ;
; qsyscpu:u0|cpu:cpu_0|control_masterline:CPU_control|state~11                                                                                                                                            ; Lost fanout                                                                                                                                                                              ;
; qsyscpu:u0|cpu:cpu_0|control_masterline:CPU_control|state~12                                                                                                                                            ; Lost fanout                                                                                                                                                                              ;
; qsyscpu:u0|cpu:cpu_0|control_masterline:CPU_control|state~13                                                                                                                                            ; Lost fanout                                                                                                                                                                              ;
; qsyscpu:u0|cpu:cpu_0|control_masterline:CPU_control|state~14                                                                                                                                            ; Lost fanout                                                                                                                                                                              ;
; qsyscpu:u0|cpu:cpu_0|control_masterline:CPU_control|state~15                                                                                                                                            ; Lost fanout                                                                                                                                                                              ;
; qsyscpu:u0|cpu:cpu_0|control_masterline:CPU_control|state~16                                                                                                                                            ; Lost fanout                                                                                                                                                                              ;
; qsyscpu:u0|cpu:cpu_0|control_masterline:CPU_control|state~17                                                                                                                                            ; Lost fanout                                                                                                                                                                              ;
; qsyscpu:u0|cpu:cpu_0|control_masterline:CPU_control|state~18                                                                                                                                            ; Lost fanout                                                                                                                                                                              ;
; qsyscpu:u0|cpu:cpu_0|control_masterline:CPU_control|state~19                                                                                                                                            ; Lost fanout                                                                                                                                                                              ;
; qsyscpu:u0|cpu:cpu_0|control_masterline:CPU_control|state~20                                                                                                                                            ; Lost fanout                                                                                                                                                                              ;
; qsyscpu:u0|cpu:cpu_0|control_masterline:CPU_control|state~21                                                                                                                                            ; Lost fanout                                                                                                                                                                              ;
; qsyscpu:u0|cpu:cpu_0|control_masterline:CPU_control|state~22                                                                                                                                            ; Lost fanout                                                                                                                                                                              ;
; qsyscpu:u0|cpu:cpu_0|control_masterline:CPU_control|state~23                                                                                                                                            ; Lost fanout                                                                                                                                                                              ;
; qsyscpu:u0|cpu:cpu_0|control_masterline:CPU_control|state~24                                                                                                                                            ; Lost fanout                                                                                                                                                                              ;
; qsyscpu:u0|cpu:cpu_0|control_masterline:CPU_control|state~25                                                                                                                                            ; Lost fanout                                                                                                                                                                              ;
; qsyscpu:u0|cpu:cpu_0|control_masterline:CPU_control|state~26                                                                                                                                            ; Lost fanout                                                                                                                                                                              ;
; qsyscpu:u0|cpu:cpu_0|control_masterline:CPU_control|state~27                                                                                                                                            ; Lost fanout                                                                                                                                                                              ;
; qsyscpu:u0|cpu:cpu_0|control_masterline:CPU_control|state~28                                                                                                                                            ; Lost fanout                                                                                                                                                                              ;
; qsyscpu:u0|cpu:cpu_0|control_masterline:CPU_control|state~29                                                                                                                                            ; Lost fanout                                                                                                                                                                              ;
; qsyscpu:u0|cpu:cpu_0|control_masterline:CPU_control|state~30                                                                                                                                            ; Lost fanout                                                                                                                                                                              ;
; qsyscpu:u0|cpu:cpu_0|control_masterline:CPU_control|state~31                                                                                                                                            ; Lost fanout                                                                                                                                                                              ;
; qsyscpu:u0|cpu:cpu_0|control_masterline:CPU_control|state~32                                                                                                                                            ; Lost fanout                                                                                                                                                                              ;
; qsyscpu:u0|cpu:cpu_0|control_masterline:CPU_control|state~33                                                                                                                                            ; Lost fanout                                                                                                                                                                              ;
; qsyscpu:u0|cpu:cpu_0|control_masterline:CPU_control|state~34                                                                                                                                            ; Lost fanout                                                                                                                                                                              ;
; qsyscpu:u0|cpu:cpu_0|control_masterline:CPU_control|state~35                                                                                                                                            ; Lost fanout                                                                                                                                                                              ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:quad_hex_decode_0_avalon_slave_translator|waitrequest_reset_override                                              ; Merged with qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:quad_hex_decode_0_avalon_slave_translator|av_readdata_pre[0]                           ;
; qsyscpu:u0|cpu:cpu_0|control_masterline:CPU_control|state.rd_wait_ld                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                   ;
; Total Number of Removed Registers = 375                                                                                                                                                                 ;                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                   ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:led_s1_cmd_width_adapter|p0_reg_cmpr_read                                                    ; Stuck at GND                   ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:led_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],          ;
;                                                                                                                                                                                 ; due to stuck port data_in      ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:led_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],          ;
;                                                                                                                                                                                 ;                                ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:led_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[3],          ;
;                                                                                                                                                                                 ;                                ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:led_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2],          ;
;                                                                                                                                                                                 ;                                ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:led_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1],          ;
;                                                                                                                                                                                 ;                                ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:led_s1_cmd_width_adapter|p0_reg_data_field[15],                                                                   ;
;                                                                                                                                                                                 ;                                ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:led_s1_cmd_width_adapter|p0_reg_data_field[14],                                                                   ;
;                                                                                                                                                                                 ;                                ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:led_s1_cmd_width_adapter|p0_reg_data_field[13],                                                                   ;
;                                                                                                                                                                                 ;                                ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:led_s1_cmd_width_adapter|p0_reg_data_field[12],                                                                   ;
;                                                                                                                                                                                 ;                                ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:led_s1_cmd_width_adapter|p0_reg_data_field[11],                                                                   ;
;                                                                                                                                                                                 ;                                ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:led_s1_cmd_width_adapter|p0_reg_data_field[10],                                                                   ;
;                                                                                                                                                                                 ;                                ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:led_s1_cmd_width_adapter|p0_reg_data_field[9],                                                                    ;
;                                                                                                                                                                                 ;                                ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:led_s1_cmd_width_adapter|p0_reg_data_field[8],                                                                    ;
;                                                                                                                                                                                 ;                                ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:led_s1_cmd_width_adapter|p0_reg_data_field[7],                                                                    ;
;                                                                                                                                                                                 ;                                ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:led_s1_cmd_width_adapter|p0_reg_data_field[6],                                                                    ;
;                                                                                                                                                                                 ;                                ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:led_s1_cmd_width_adapter|p0_reg_data_field[5],                                                                    ;
;                                                                                                                                                                                 ;                                ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:led_s1_cmd_width_adapter|p0_reg_data_field[4],                                                                    ;
;                                                                                                                                                                                 ;                                ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:led_s1_cmd_width_adapter|p0_reg_data_field[3],                                                                    ;
;                                                                                                                                                                                 ;                                ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:led_s1_cmd_width_adapter|p0_reg_data_field[2],                                                                    ;
;                                                                                                                                                                                 ;                                ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:led_s1_cmd_width_adapter|p0_reg_data_field[1],                                                                    ;
;                                                                                                                                                                                 ;                                ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:led_s1_cmd_width_adapter|p0_reg_data_field[0],                                                                    ;
;                                                                                                                                                                                 ;                                ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:led_s1_cmd_width_adapter|p0_reg_address_field[2],                                                                 ;
;                                                                                                                                                                                 ;                                ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:led_s1_cmd_width_adapter|p0_reg_last_field[19],                                                                   ;
;                                                                                                                                                                                 ;                                ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:led_s1_cmd_width_adapter|p0_reg_last_field[18],                                                                   ;
;                                                                                                                                                                                 ;                                ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:led_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15],       ;
;                                                                                                                                                                                 ;                                ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:led_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14],       ;
;                                                                                                                                                                                 ;                                ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:led_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13],       ;
;                                                                                                                                                                                 ;                                ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:led_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12],       ;
;                                                                                                                                                                                 ;                                ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:led_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11],       ;
;                                                                                                                                                                                 ;                                ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:led_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10],       ;
;                                                                                                                                                                                 ;                                ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:led_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9],        ;
;                                                                                                                                                                                 ;                                ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:led_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8],        ;
;                                                                                                                                                                                 ;                                ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:led_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7],        ;
;                                                                                                                                                                                 ;                                ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:led_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6],        ;
;                                                                                                                                                                                 ;                                ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:led_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5],        ;
;                                                                                                                                                                                 ;                                ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:led_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4],        ;
;                                                                                                                                                                                 ;                                ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:led_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3],        ;
;                                                                                                                                                                                 ;                                ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:led_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2],        ;
;                                                                                                                                                                                 ;                                ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:led_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1],        ;
;                                                                                                                                                                                 ;                                ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:led_s1_cmd_width_adapter|p0_reg_address_field[1],                                                                 ;
;                                                                                                                                                                                 ;                                ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:led_s1_cmd_width_adapter|data_reg[9],                                                                             ;
;                                                                                                                                                                                 ;                                ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:led_s1_cmd_width_adapter|data_reg[8],                                                                             ;
;                                                                                                                                                                                 ;                                ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:led_s1_cmd_width_adapter|data_reg[7],                                                                             ;
;                                                                                                                                                                                 ;                                ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:led_s1_cmd_width_adapter|data_reg[6],                                                                             ;
;                                                                                                                                                                                 ;                                ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:led_s1_cmd_width_adapter|data_reg[5],                                                                             ;
;                                                                                                                                                                                 ;                                ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:led_s1_cmd_width_adapter|data_reg[4],                                                                             ;
;                                                                                                                                                                                 ;                                ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:led_s1_cmd_width_adapter|data_reg[3],                                                                             ;
;                                                                                                                                                                                 ;                                ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:led_s1_cmd_width_adapter|data_reg[2],                                                                             ;
;                                                                                                                                                                                 ;                                ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:led_s1_cmd_width_adapter|data_reg[1],                                                                             ;
;                                                                                                                                                                                 ;                                ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:led_s1_cmd_width_adapter|data_reg[0],                                                                             ;
;                                                                                                                                                                                 ;                                ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:led_s1_cmd_width_adapter|byteen_reg[3],                                                                           ;
;                                                                                                                                                                                 ;                                ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:led_s1_cmd_width_adapter|byteen_reg[2],                                                                           ;
;                                                                                                                                                                                 ;                                ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:led_s1_cmd_width_adapter|byteen_reg[1],                                                                           ;
;                                                                                                                                                                                 ;                                ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:led_s1_cmd_width_adapter|byteen_reg[0],                                                                           ;
;                                                                                                                                                                                 ;                                ; qsyscpu:u0|cpu:cpu_0|data_masterline:CPU_data|o_mem_addr[13],                                                                                                                                        ;
;                                                                                                                                                                                 ;                                ; qsyscpu:u0|cpu:cpu_0|data_masterline:CPU_data|o_mem_addr[14],                                                                                                                                        ;
;                                                                                                                                                                                 ;                                ; qsyscpu:u0|cpu:cpu_0|data_masterline:CPU_data|o_mem_addr[15],                                                                                                                                        ;
;                                                                                                                                                                                 ;                                ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][88],                                                                                       ;
;                                                                                                                                                                                 ;                                ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][88]                                                                                        ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sw_s1_cmd_width_adapter|p0_reg_cmpr_read                                                     ; Stuck at GND                   ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sw_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],           ;
;                                                                                                                                                                                 ; due to stuck port data_in      ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sw_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],           ;
;                                                                                                                                                                                 ;                                ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sw_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[3],           ;
;                                                                                                                                                                                 ;                                ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sw_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2],           ;
;                                                                                                                                                                                 ;                                ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sw_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1],           ;
;                                                                                                                                                                                 ;                                ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sw_s1_cmd_width_adapter|p0_reg_address_field[2],                                                                  ;
;                                                                                                                                                                                 ;                                ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sw_s1_cmd_width_adapter|p0_reg_last_field[19],                                                                    ;
;                                                                                                                                                                                 ;                                ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sw_s1_cmd_width_adapter|p0_reg_last_field[18],                                                                    ;
;                                                                                                                                                                                 ;                                ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sw_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15],        ;
;                                                                                                                                                                                 ;                                ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sw_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14],        ;
;                                                                                                                                                                                 ;                                ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sw_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13],        ;
;                                                                                                                                                                                 ;                                ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sw_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12],        ;
;                                                                                                                                                                                 ;                                ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sw_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11],        ;
;                                                                                                                                                                                 ;                                ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sw_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10],        ;
;                                                                                                                                                                                 ;                                ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sw_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9],         ;
;                                                                                                                                                                                 ;                                ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sw_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8],         ;
;                                                                                                                                                                                 ;                                ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sw_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7],         ;
;                                                                                                                                                                                 ;                                ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sw_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6],         ;
;                                                                                                                                                                                 ;                                ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sw_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5],         ;
;                                                                                                                                                                                 ;                                ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sw_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4],         ;
;                                                                                                                                                                                 ;                                ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sw_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3],         ;
;                                                                                                                                                                                 ;                                ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sw_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2],         ;
;                                                                                                                                                                                 ;                                ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sw_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1],         ;
;                                                                                                                                                                                 ;                                ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sw_s1_cmd_width_adapter|p0_reg_address_field[1],                                                                  ;
;                                                                                                                                                                                 ;                                ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sw_s1_cmd_width_adapter|byteen_reg[3],                                                                            ;
;                                                                                                                                                                                 ;                                ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sw_s1_cmd_width_adapter|byteen_reg[2],                                                                            ;
;                                                                                                                                                                                 ;                                ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sw_s1_cmd_width_adapter|byteen_reg[1],                                                                            ;
;                                                                                                                                                                                 ;                                ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sw_s1_cmd_width_adapter|byteen_reg[0],                                                                            ;
;                                                                                                                                                                                 ;                                ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][88],                                                                                        ;
;                                                                                                                                                                                 ;                                ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][88]                                                                                         ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][59]                                                                    ; Stuck at GND                   ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][58],                                                                                        ;
;                                                                                                                                                                                 ; due to stuck port data_in      ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                         ;
;                                                                                                                                                                                 ;                                ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][60],                                                                                        ;
;                                                                                                                                                                                 ;                                ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                         ;
;                                                                                                                                                                                 ;                                ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][60]                                                                                         ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][59]                                                                   ; Stuck at GND                   ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][58],                                                                                       ;
;                                                                                                                                                                                 ; due to stuck port data_in      ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                        ;
;                                                                                                                                                                                 ;                                ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][60],                                                                                       ;
;                                                                                                                                                                                 ;                                ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                         ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][72]                                                                   ; Lost Fanouts                   ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:led_s1_cmd_width_adapter|p0_reg_last_field[36],                                                                   ;
;                                                                                                                                                                                 ;                                ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][72],                                                                                       ;
;                                                                                                                                                                                 ;                                ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                    ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][72]                                                                    ; Lost Fanouts                   ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sw_s1_cmd_width_adapter|p0_reg_last_field[36],                                                                    ;
;                                                                                                                                                                                 ;                                ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][72],                                                                                        ;
;                                                                                                                                                                                 ;                                ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                     ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][54]                                                      ; Lost Fanouts                   ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][54],                                                                          ;
;                                                                                                                                                                                 ;                                ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                       ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][42]                                                      ; Stuck at GND                   ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][34],                                                                          ;
;                                                                                                                                                                                 ; due to stuck port data_in      ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]            ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][71]                                                                   ; Lost Fanouts                   ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:led_s1_cmd_width_adapter|p0_reg_last_field[35],                                                                   ;
;                                                                                                                                                                                 ;                                ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][71]                                                                                        ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][71]                                                                    ; Lost Fanouts                   ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sw_s1_cmd_width_adapter|p0_reg_last_field[35],                                                                    ;
;                                                                                                                                                                                 ;                                ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][71]                                                                                         ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quad_hex_decode_0_avalon_slave_agent_rsp_fifo|mem[0][54]                                           ; Lost Fanouts                   ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quad_hex_decode_0_avalon_slave_agent_rsp_fifo|mem[1][54],                                                               ;
;                                                                                                                                                                                 ;                                ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:quad_hex_decode_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy            ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:led_s1_cmd_width_adapter|p0_reg_address_field[0]                                             ; Stuck at GND                   ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:led_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[0],          ;
;                                                                                                                                                                                 ; due to stuck port data_in      ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:led_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0]         ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sw_s1_cmd_width_adapter|p0_reg_address_field[0]                                              ; Stuck at GND                   ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sw_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[0],           ;
;                                                                                                                                                                                 ; due to stuck port data_in      ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sw_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0]          ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quad_hex_decode_0_avalon_slave_agent_rsp_fifo|mem[1][42]                                           ; Stuck at GND                   ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quad_hex_decode_0_avalon_slave_agent_rsp_fifo|mem[0][34],                                                               ;
;                                                                                                                                                                                 ; due to stuck port data_in      ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:quad_hex_decode_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1] ;
; qsyscpu:u0|qsyscpu_SW:sw|readdata[18]                                                                                                                                           ; Stuck at GND                   ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[18]                                                                           ;
;                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                      ;
; qsyscpu:u0|qsyscpu_SW:sw|readdata[17]                                                                                                                                           ; Stuck at GND                   ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[17]                                                                           ;
;                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                      ;
; qsyscpu:u0|qsyscpu_SW:sw|readdata[16]                                                                                                                                           ; Stuck at GND                   ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[16]                                                                           ;
;                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                      ;
; qsyscpu:u0|qsyscpu_SW:sw|readdata[15]                                                                                                                                           ; Stuck at GND                   ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[15]                                                                           ;
;                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                      ;
; qsyscpu:u0|qsyscpu_SW:sw|readdata[14]                                                                                                                                           ; Stuck at GND                   ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[14]                                                                           ;
;                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                      ;
; qsyscpu:u0|qsyscpu_SW:sw|readdata[12]                                                                                                                                           ; Stuck at GND                   ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[12]                                                                           ;
;                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                      ;
; qsyscpu:u0|qsyscpu_SW:sw|readdata[11]                                                                                                                                           ; Stuck at GND                   ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[11]                                                                           ;
;                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                      ;
; qsyscpu:u0|qsyscpu_SW:sw|readdata[10]                                                                                                                                           ; Stuck at GND                   ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[10]                                                                           ;
;                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                      ;
; qsyscpu:u0|qsyscpu_SW:sw|readdata[9]                                                                                                                                            ; Stuck at GND                   ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[9]                                                                            ;
;                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                      ;
; qsyscpu:u0|qsyscpu_SW:sw|readdata[26]                                                                                                                                           ; Stuck at GND                   ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[26]                                                                           ;
;                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                      ;
; qsyscpu:u0|qsyscpu_SW:sw|readdata[31]                                                                                                                                           ; Stuck at GND                   ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[31]                                                                           ;
;                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                      ;
; qsyscpu:u0|qsyscpu_SW:sw|readdata[30]                                                                                                                                           ; Stuck at GND                   ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[30]                                                                           ;
;                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                      ;
; qsyscpu:u0|qsyscpu_SW:sw|readdata[29]                                                                                                                                           ; Stuck at GND                   ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[29]                                                                           ;
;                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                      ;
; qsyscpu:u0|qsyscpu_SW:sw|readdata[28]                                                                                                                                           ; Stuck at GND                   ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[28]                                                                           ;
;                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                      ;
; qsyscpu:u0|qsyscpu_SW:sw|readdata[8]                                                                                                                                            ; Stuck at GND                   ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[8]                                                                            ;
;                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                      ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][53]                                                      ; Lost Fanouts                   ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][53]                                                                           ;
; qsyscpu:u0|qsyscpu_SW:sw|readdata[27]                                                                                                                                           ; Stuck at GND                   ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[27]                                                                           ;
;                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                      ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quad_hex_decode_0_avalon_slave_agent_rsp_fifo|mem[0][53]                                           ; Lost Fanouts                   ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quad_hex_decode_0_avalon_slave_agent_rsp_fifo|mem[1][53]                                                                ;
; qsyscpu:u0|qsyscpu_SW:sw|readdata[25]                                                                                                                                           ; Stuck at GND                   ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[25]                                                                           ;
;                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                      ;
; qsyscpu:u0|qsyscpu_SW:sw|readdata[24]                                                                                                                                           ; Stuck at GND                   ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[24]                                                                           ;
;                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                      ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:led_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy ; Stuck at GND                   ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:led_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]           ;
;                                                                                                                                                                                 ; due to stuck port clock_enable ;                                                                                                                                                                                                      ;
; qsyscpu:u0|qsyscpu_SW:sw|readdata[23]                                                                                                                                           ; Stuck at GND                   ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[23]                                                                           ;
;                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                      ;
; qsyscpu:u0|qsyscpu_SW:sw|readdata[22]                                                                                                                                           ; Stuck at GND                   ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[22]                                                                           ;
;                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                      ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sw_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy  ; Stuck at GND                   ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sw_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]            ;
;                                                                                                                                                                                 ; due to stuck port clock_enable ;                                                                                                                                                                                                      ;
; qsyscpu:u0|qsyscpu_SW:sw|readdata[21]                                                                                                                                           ; Stuck at GND                   ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[21]                                                                           ;
;                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                      ;
; qsyscpu:u0|qsyscpu_SW:sw|readdata[20]                                                                                                                                           ; Stuck at GND                   ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[20]                                                                           ;
;                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                      ;
; qsyscpu:u0|qsyscpu_SW:sw|readdata[13]                                                                                                                                           ; Stuck at GND                   ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[13]                                                                           ;
;                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                      ;
; qsyscpu:u0|qsyscpu_SW:sw|readdata[19]                                                                                                                                           ; Stuck at GND                   ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[19]                                                                           ;
;                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                      ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][52]                                                                   ; Stuck at GND                   ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][52]                                                                                        ;
;                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                      ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][52]                                                                    ; Stuck at GND                   ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][52]                                                                                         ;
;                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                      ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quad_hex_decode_0_avalon_slave_agent_rsp_fifo|mem[1][70]                                           ; Stuck at GND                   ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quad_hex_decode_0_avalon_slave_agent_rsp_fifo|mem[0][70]                                                                ;
;                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                      ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][70]                                                      ; Stuck at GND                   ; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][70]                                                                           ;
;                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 445   ;
; Number of registers using Synchronous Clear  ; 20    ;
; Number of registers using Synchronous Load   ; 31    ;
; Number of registers using Asynchronous Clear ; 135   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 327   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                               ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_0_avalon_master_agent|hold_waitrequest                    ; 16      ;
; qsyscpu:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                           ; 1       ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|waitrequest_reset_override              ; 5       ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|waitrequest_reset_override               ; 2       ;
; qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override ; 2       ;
; qsyscpu:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                        ; 1       ;
; qsyscpu:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                        ; 4       ;
; qsyscpu:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                           ; 2       ;
; qsyscpu:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                        ; 1       ;
; qsyscpu:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                           ; 1       ;
; qsyscpu:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                        ; 1       ;
; qsyscpu:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out            ; 1       ;
; qsyscpu:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]             ; 1       ;
; qsyscpu:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]             ; 1       ;
; Total number of inverted registers = 14                                                                                                         ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (No Restructuring Performed)                                                                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |de1soc_top|qsyscpu:u0|cpu:cpu_0|data_masterline:CPU_data|tempReg2[11]                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |de1soc_top|qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[0]                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |de1soc_top|qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:quad_hex_decode_0_avalon_slave_translator|wait_latency_counter[1] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |de1soc_top|qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|wait_latency_counter[1]                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |de1soc_top|qsyscpu:u0|cpu:cpu_0|data_masterline:CPU_data|IR[14]                                                                                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |de1soc_top|qsyscpu:u0|cpu:cpu_0|data_masterline:CPU_data|ALU_in0[5]                                                                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |de1soc_top|qsyscpu:u0|cpu:cpu_0|data_masterline:CPU_data|ALU_in1[10]                                                                                               ;
; 5:1                ; 12 bits   ; 36 LEs        ; 24 LEs               ; 12 LEs                 ; Yes        ; |de1soc_top|qsyscpu:u0|cpu:cpu_0|data_masterline:CPU_data|o_mem_addr[11]                                                                                            ;
; 5:1                ; 16 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |de1soc_top|qsyscpu:u0|cpu:cpu_0|data_masterline:CPU_data|PC[3]                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |de1soc_top|qsyscpu:u0|cpu:cpu_0|data_masterline:CPU_data|reg_data_in[1]                                                                                            ;
; 10:1               ; 7 bits    ; 42 LEs        ; 28 LEs               ; 14 LEs                 ; Yes        ; |de1soc_top|qsyscpu:u0|cpu:cpu_0|data_masterline:CPU_data|reg_data_in[12]                                                                                           ;
; 11:1               ; 16 bits   ; 112 LEs       ; 0 LEs                ; 112 LEs                ; Yes        ; |de1soc_top|qsyscpu:u0|cpu:cpu_0|data_masterline:CPU_data|tempReg1[0]                                                                                               ;
; 16:1               ; 3 bits    ; 30 LEs        ; 6 LEs                ; 24 LEs                 ; Yes        ; |de1soc_top|qsyscpu:u0|cpu:cpu_0|data_masterline:CPU_data|reg_addr[2]                                                                                               ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |de1soc_top|qsyscpu:u0|cpu:cpu_0|data_masterline:CPU_data|reg_file:RF|data_out[1]                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsyscpu:u0|qsyscpu_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_20m1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|qsyscpu_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                         ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                      ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|qsyscpu_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                         ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                      ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|qsyscpu_mm_interconnect_0_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                             ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                          ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|qsyscpu_mm_interconnect_0_rsp_demux:rsp_demux_002 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                             ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                          ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|qsyscpu_mm_interconnect_0_rsp_demux:rsp_demux_003 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                             ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                          ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for qsyscpu:u0|altera_reset_controller:rst_controller  ;
+-------------------+-------+------+----------------------------------------+
; Assignment        ; Value ; From ; To                                     ;
+-------------------+-------+------+----------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0] ;
+-------------------+-------+------+----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsyscpu:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                               ;
+-------------------+-------+------+----------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                           ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                           ;
+-------------------+-------+------+----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsyscpu:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                   ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                               ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsyscpu:u0|qsyscpu_onchip_memory2_0:onchip_memory2_0 ;
+----------------+----------------+-----------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                            ;
+----------------+----------------+-----------------------------------------------------------------+
; INIT_FILE      ; onchip_mem.mif ; String                                                          ;
+----------------+----------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsyscpu:u0|qsyscpu_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                            ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                         ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                         ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                  ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                                                  ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; WIDTH_B                            ; 1                    ; Untyped                                                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; WIDTH_BYTEENA_A                    ; 2                    ; Signed Integer                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                         ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                         ;
; INIT_FILE                          ; onchip_mem.mif       ; Untyped                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                         ;
; MAXIMUM_DEPTH                      ; 2048                 ; Signed Integer                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                         ;
; CBXI_PARAMETER                     ; altsyncram_20m1      ; Untyped                                                         ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_avalon_master_translator ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                         ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 16    ; Signed Integer                                                                                                               ;
; AV_DATA_W                   ; 16    ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                               ;
; AV_BYTEENABLE_W             ; 2     ; Signed Integer                                                                                                               ;
; UAV_ADDRESS_W               ; 16    ; Signed Integer                                                                                                               ;
; UAV_BURSTCOUNT_W            ; 2     ; Signed Integer                                                                                                               ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                               ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                               ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                               ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                               ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                               ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                               ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                               ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                               ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                               ;
; AV_SYMBOLS_PER_WORD         ; 2     ; Signed Integer                                                                                                               ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                               ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                               ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:quad_hex_decode_0_avalon_slave_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                      ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                      ;
; AV_BYTEENABLE_W                ; 2     ; Signed Integer                                                                                                                      ;
; UAV_BYTEENABLE_W               ; 2     ; Signed Integer                                                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                      ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 2     ; Signed Integer                                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                      ;
; BITS_PER_WORD                  ; 1     ; Signed Integer                                                                                                                      ;
; UAV_ADDRESS_W                  ; 16    ; Signed Integer                                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 2     ; Signed Integer                                                                                                                      ;
; UAV_DATA_W                     ; 16    ; Signed Integer                                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                      ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 11    ; Signed Integer                                                                                                           ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                           ;
; AV_BYTEENABLE_W                ; 2     ; Signed Integer                                                                                                           ;
; UAV_BYTEENABLE_W               ; 2     ; Signed Integer                                                                                                           ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                           ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 2     ; Signed Integer                                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                           ;
; BITS_PER_WORD                  ; 1     ; Signed Integer                                                                                                           ;
; UAV_ADDRESS_W                  ; 16    ; Signed Integer                                                                                                           ;
; UAV_BURSTCOUNT_W               ; 2     ; Signed Integer                                                                                                           ;
; UAV_DATA_W                     ; 16    ; Signed Integer                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                       ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                             ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                             ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                             ;
; UAV_ADDRESS_W                  ; 16    ; Signed Integer                                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                             ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                        ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                              ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                              ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                              ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                              ;
; UAV_ADDRESS_W                  ; 16    ; Signed Integer                                                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                              ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_0_avalon_master_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 52    ; Signed Integer                                                                                                       ;
; PKT_QOS_L                 ; 52    ; Signed Integer                                                                                                       ;
; PKT_DATA_SIDEBAND_H       ; 50    ; Signed Integer                                                                                                       ;
; PKT_DATA_SIDEBAND_L       ; 50    ; Signed Integer                                                                                                       ;
; PKT_ADDR_SIDEBAND_H       ; 49    ; Signed Integer                                                                                                       ;
; PKT_ADDR_SIDEBAND_L       ; 49    ; Signed Integer                                                                                                       ;
; PKT_CACHE_H               ; 64    ; Signed Integer                                                                                                       ;
; PKT_CACHE_L               ; 61    ; Signed Integer                                                                                                       ;
; PKT_THREAD_ID_H           ; 57    ; Signed Integer                                                                                                       ;
; PKT_THREAD_ID_L           ; 57    ; Signed Integer                                                                                                       ;
; PKT_BEGIN_BURST           ; 51    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_H          ; 60    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_L          ; 58    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_H           ; 43    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_L           ; 43    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_H            ; 42    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_L            ; 40    ; Signed Integer                                                                                                       ;
; PKT_ADDR_H                ; 33    ; Signed Integer                                                                                                       ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_H          ; 46    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_L          ; 44    ; Signed Integer                                                                                                       ;
; PKT_BURST_TYPE_H          ; 48    ; Signed Integer                                                                                                       ;
; PKT_BURST_TYPE_L          ; 47    ; Signed Integer                                                                                                       ;
; PKT_TRANS_EXCLUSIVE       ; 39    ; Signed Integer                                                                                                       ;
; PKT_TRANS_LOCK            ; 38    ; Signed Integer                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 34    ; Signed Integer                                                                                                       ;
; PKT_TRANS_POSTED          ; 35    ; Signed Integer                                                                                                       ;
; PKT_TRANS_WRITE           ; 36    ; Signed Integer                                                                                                       ;
; PKT_TRANS_READ            ; 37    ; Signed Integer                                                                                                       ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_H              ; 54    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_L              ; 53    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_H             ; 56    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_L             ; 55    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 65    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 66    ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 67    ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 69    ; Signed Integer                                                                                                       ;
; ST_DATA_W                 ; 70    ; Signed Integer                                                                                                       ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_W           ; 2     ; Signed Integer                                                                                                       ;
; ID                        ; 0     ; Signed Integer                                                                                                       ;
; SUPPRESS_0_BYTEEN_RSP     ; 1     ; Signed Integer                                                                                                       ;
; BURSTWRAP_VALUE           ; 1     ; Signed Integer                                                                                                       ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                       ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_W           ; 1     ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                       ;
; PKT_ADDR_W                ; 16    ; Signed Integer                                                                                                       ;
; PKT_DATA_W                ; 16    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_W              ; 2     ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_W              ; 2     ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_W             ; 2     ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:quad_hex_decode_0_avalon_slave_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 51    ; Signed Integer                                                                                                                 ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_H                ; 33    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_LOCK            ; 38    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 34    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_POSTED          ; 35    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_WRITE           ; 36    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_READ            ; 37    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_H              ; 54    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_L              ; 53    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_H             ; 56    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_L             ; 55    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_H           ; 43    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_L           ; 43    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 42    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 40    ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_H          ; 60    ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_L          ; 58    ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 66    ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 65    ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_H          ; 46    ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_L          ; 44    ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 67    ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 69    ; Signed Integer                                                                                                                 ;
; ST_DATA_W                 ; 70    ; Signed Integer                                                                                                                 ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                 ;
; ADDR_W                    ; 16    ; Signed Integer                                                                                                                 ;
; AVS_DATA_W                ; 16    ; Signed Integer                                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 2     ; Signed Integer                                                                                                                 ;
; PKT_SYMBOLS               ; 2     ; Signed Integer                                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                 ;
; AVS_BE_W                  ; 2     ; Signed Integer                                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                 ;
; FIFO_DATA_W               ; 71    ; Signed Integer                                                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:quad_hex_decode_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 16    ; Signed Integer                                                                                                                                                                          ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                          ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quad_hex_decode_0_avalon_slave_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                            ;
; BITS_PER_SYMBOL     ; 71    ; Signed Integer                                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                            ;
; DATA_WIDTH          ; 71    ; Signed Integer                                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                            ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 51    ; Signed Integer                                                                                                      ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                      ;
; PKT_ADDR_H                ; 33    ; Signed Integer                                                                                                      ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                      ;
; PKT_TRANS_LOCK            ; 38    ; Signed Integer                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 34    ; Signed Integer                                                                                                      ;
; PKT_TRANS_POSTED          ; 35    ; Signed Integer                                                                                                      ;
; PKT_TRANS_WRITE           ; 36    ; Signed Integer                                                                                                      ;
; PKT_TRANS_READ            ; 37    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_H              ; 54    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_L              ; 53    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_H             ; 56    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_L             ; 55    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_H           ; 43    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_L           ; 43    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_H            ; 42    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_L            ; 40    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_H          ; 60    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_L          ; 58    ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 66    ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 65    ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_H          ; 46    ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_L          ; 44    ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 67    ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 69    ; Signed Integer                                                                                                      ;
; ST_DATA_W                 ; 70    ; Signed Integer                                                                                                      ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                      ;
; ADDR_W                    ; 16    ; Signed Integer                                                                                                      ;
; AVS_DATA_W                ; 16    ; Signed Integer                                                                                                      ;
; AVS_BURSTCOUNT_W          ; 2     ; Signed Integer                                                                                                      ;
; PKT_SYMBOLS               ; 2     ; Signed Integer                                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                      ;
; AVS_BE_W                  ; 2     ; Signed Integer                                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                      ;
; FIFO_DATA_W               ; 71    ; Signed Integer                                                                                                      ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 16    ; Signed Integer                                                                                                                                                               ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                               ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                 ;
; BITS_PER_SYMBOL     ; 71    ; Signed Integer                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                 ;
; DATA_WIDTH          ; 71    ; Signed Integer                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                        ;
; PKT_ADDR_H                ; 51    ; Signed Integer                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                        ;
; PKT_TRANS_LOCK            ; 56    ; Signed Integer                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 52    ; Signed Integer                                                                                        ;
; PKT_TRANS_POSTED          ; 53    ; Signed Integer                                                                                        ;
; PKT_TRANS_WRITE           ; 54    ; Signed Integer                                                                                        ;
; PKT_TRANS_READ            ; 55    ; Signed Integer                                                                                        ;
; PKT_SRC_ID_H              ; 72    ; Signed Integer                                                                                        ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                        ;
; PKT_DEST_ID_H             ; 74    ; Signed Integer                                                                                        ;
; PKT_DEST_ID_L             ; 73    ; Signed Integer                                                                                        ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                        ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                                        ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                        ;
; PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                                                        ;
; PKT_PROTECTION_H          ; 78    ; Signed Integer                                                                                        ;
; PKT_PROTECTION_L          ; 76    ; Signed Integer                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 84    ; Signed Integer                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 83    ; Signed Integer                                                                                        ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                        ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 85    ; Signed Integer                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 87    ; Signed Integer                                                                                        ;
; ST_DATA_W                 ; 88    ; Signed Integer                                                                                        ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                        ;
; ADDR_W                    ; 16    ; Signed Integer                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                        ;
; FIFO_DATA_W               ; 89    ; Signed Integer                                                                                        ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 16    ; Signed Integer                                                                                                                                                 ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                   ;
; BITS_PER_SYMBOL     ; 89    ; Signed Integer                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                   ;
; DATA_WIDTH          ; 89    ; Signed Integer                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                         ;
; PKT_ADDR_H                ; 51    ; Signed Integer                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                         ;
; PKT_TRANS_LOCK            ; 56    ; Signed Integer                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 52    ; Signed Integer                                                                                         ;
; PKT_TRANS_POSTED          ; 53    ; Signed Integer                                                                                         ;
; PKT_TRANS_WRITE           ; 54    ; Signed Integer                                                                                         ;
; PKT_TRANS_READ            ; 55    ; Signed Integer                                                                                         ;
; PKT_SRC_ID_H              ; 72    ; Signed Integer                                                                                         ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                         ;
; PKT_DEST_ID_H             ; 74    ; Signed Integer                                                                                         ;
; PKT_DEST_ID_L             ; 73    ; Signed Integer                                                                                         ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                         ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                                         ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                         ;
; PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                                                         ;
; PKT_PROTECTION_H          ; 78    ; Signed Integer                                                                                         ;
; PKT_PROTECTION_L          ; 76    ; Signed Integer                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 84    ; Signed Integer                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 83    ; Signed Integer                                                                                         ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                         ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 85    ; Signed Integer                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 87    ; Signed Integer                                                                                         ;
; ST_DATA_W                 ; 88    ; Signed Integer                                                                                         ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                         ;
; ADDR_W                    ; 16    ; Signed Integer                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                         ;
; FIFO_DATA_W               ; 89    ; Signed Integer                                                                                         ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 16    ; Signed Integer                                                                                                                                                  ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                    ;
; BITS_PER_SYMBOL     ; 89    ; Signed Integer                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                    ;
; DATA_WIDTH          ; 89    ; Signed Integer                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|qsyscpu_mm_interconnect_0_router:router|qsyscpu_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|qsyscpu_mm_interconnect_0_router_001:router_001|qsyscpu_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|qsyscpu_mm_interconnect_0_router_001:router_002|qsyscpu_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|qsyscpu_mm_interconnect_0_router_003:router_003|qsyscpu_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|qsyscpu_mm_interconnect_0_router_003:router_004|qsyscpu_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_0_avalon_master_limiter ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 35    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_H             ; 56    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_L             ; 55    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_H              ; 54    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_L              ; 53    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_H            ; 42    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_L            ; 40    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                            ;
; PKT_TRANS_WRITE           ; 36    ; Signed Integer                                                                                                            ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                            ;
; ST_DATA_W                 ; 70    ; Signed Integer                                                                                                            ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                            ;
; MAX_OUTSTANDING_RESPONSES ; 1     ; Signed Integer                                                                                                            ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                            ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                            ;
; VALID_WIDTH               ; 4     ; Signed Integer                                                                                                            ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                            ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                            ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                            ;
; REORDER                   ; 0     ; Signed Integer                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|qsyscpu_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                             ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 4      ; Signed Integer                                                                                                                                   ;
; SCHEME         ; no-arb ; String                                                                                                                                           ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                   ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|qsyscpu_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sw_s1_cmd_width_adapter ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                            ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                                                                  ;
; IN_PKT_ADDR_H                 ; 33    ; Signed Integer                                                                                                  ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                  ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                                                                  ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                                                                  ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                                                                  ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 34    ; Signed Integer                                                                                                  ;
; IN_PKT_BYTE_CNT_L             ; 40    ; Signed Integer                                                                                                  ;
; IN_PKT_BYTE_CNT_H             ; 42    ; Signed Integer                                                                                                  ;
; IN_PKT_BURSTWRAP_L            ; 43    ; Signed Integer                                                                                                  ;
; IN_PKT_BURSTWRAP_H            ; 43    ; Signed Integer                                                                                                  ;
; IN_PKT_BURST_SIZE_L           ; 44    ; Signed Integer                                                                                                  ;
; IN_PKT_BURST_SIZE_H           ; 46    ; Signed Integer                                                                                                  ;
; IN_PKT_RESPONSE_STATUS_L      ; 65    ; Signed Integer                                                                                                  ;
; IN_PKT_RESPONSE_STATUS_H      ; 66    ; Signed Integer                                                                                                  ;
; IN_PKT_TRANS_EXCLUSIVE        ; 39    ; Signed Integer                                                                                                  ;
; IN_PKT_BURST_TYPE_L           ; 47    ; Signed Integer                                                                                                  ;
; IN_PKT_BURST_TYPE_H           ; 48    ; Signed Integer                                                                                                  ;
; IN_PKT_ORI_BURST_SIZE_L       ; 67    ; Signed Integer                                                                                                  ;
; IN_PKT_ORI_BURST_SIZE_H       ; 69    ; Signed Integer                                                                                                  ;
; IN_PKT_TRANS_WRITE            ; 36    ; Signed Integer                                                                                                  ;
; IN_ST_DATA_W                  ; 70    ; Signed Integer                                                                                                  ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                  ;
; OUT_PKT_ADDR_H                ; 51    ; Signed Integer                                                                                                  ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                  ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                  ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                  ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                  ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 52    ; Signed Integer                                                                                                  ;
; OUT_PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                                                                  ;
; OUT_PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                                  ;
; OUT_PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                                  ;
; OUT_PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                                  ;
; OUT_PKT_RESPONSE_STATUS_L     ; 83    ; Signed Integer                                                                                                  ;
; OUT_PKT_RESPONSE_STATUS_H     ; 84    ; Signed Integer                                                                                                  ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 57    ; Signed Integer                                                                                                  ;
; OUT_PKT_BURST_TYPE_L          ; 65    ; Signed Integer                                                                                                  ;
; OUT_PKT_BURST_TYPE_H          ; 66    ; Signed Integer                                                                                                  ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 85    ; Signed Integer                                                                                                  ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 87    ; Signed Integer                                                                                                  ;
; OUT_ST_DATA_W                 ; 88    ; Signed Integer                                                                                                  ;
; ST_CHANNEL_W                  ; 4     ; Signed Integer                                                                                                  ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                  ;
; PACKING                       ; 1     ; Signed Integer                                                                                                  ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                  ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                  ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                  ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sw_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 16    ; Signed Integer                                                                                                                                                               ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                               ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:led_s1_cmd_width_adapter ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                             ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                                                                   ;
; IN_PKT_ADDR_H                 ; 33    ; Signed Integer                                                                                                   ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                   ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                                                                   ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                                                                   ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                                                                   ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 34    ; Signed Integer                                                                                                   ;
; IN_PKT_BYTE_CNT_L             ; 40    ; Signed Integer                                                                                                   ;
; IN_PKT_BYTE_CNT_H             ; 42    ; Signed Integer                                                                                                   ;
; IN_PKT_BURSTWRAP_L            ; 43    ; Signed Integer                                                                                                   ;
; IN_PKT_BURSTWRAP_H            ; 43    ; Signed Integer                                                                                                   ;
; IN_PKT_BURST_SIZE_L           ; 44    ; Signed Integer                                                                                                   ;
; IN_PKT_BURST_SIZE_H           ; 46    ; Signed Integer                                                                                                   ;
; IN_PKT_RESPONSE_STATUS_L      ; 65    ; Signed Integer                                                                                                   ;
; IN_PKT_RESPONSE_STATUS_H      ; 66    ; Signed Integer                                                                                                   ;
; IN_PKT_TRANS_EXCLUSIVE        ; 39    ; Signed Integer                                                                                                   ;
; IN_PKT_BURST_TYPE_L           ; 47    ; Signed Integer                                                                                                   ;
; IN_PKT_BURST_TYPE_H           ; 48    ; Signed Integer                                                                                                   ;
; IN_PKT_ORI_BURST_SIZE_L       ; 67    ; Signed Integer                                                                                                   ;
; IN_PKT_ORI_BURST_SIZE_H       ; 69    ; Signed Integer                                                                                                   ;
; IN_PKT_TRANS_WRITE            ; 36    ; Signed Integer                                                                                                   ;
; IN_ST_DATA_W                  ; 70    ; Signed Integer                                                                                                   ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                   ;
; OUT_PKT_ADDR_H                ; 51    ; Signed Integer                                                                                                   ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                   ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                   ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                   ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                   ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 52    ; Signed Integer                                                                                                   ;
; OUT_PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                                                                   ;
; OUT_PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                                   ;
; OUT_PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                                   ;
; OUT_PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                                   ;
; OUT_PKT_RESPONSE_STATUS_L     ; 83    ; Signed Integer                                                                                                   ;
; OUT_PKT_RESPONSE_STATUS_H     ; 84    ; Signed Integer                                                                                                   ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 57    ; Signed Integer                                                                                                   ;
; OUT_PKT_BURST_TYPE_L          ; 65    ; Signed Integer                                                                                                   ;
; OUT_PKT_BURST_TYPE_H          ; 66    ; Signed Integer                                                                                                   ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 85    ; Signed Integer                                                                                                   ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 87    ; Signed Integer                                                                                                   ;
; OUT_ST_DATA_W                 ; 88    ; Signed Integer                                                                                                   ;
; ST_CHANNEL_W                  ; 4     ; Signed Integer                                                                                                   ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                   ;
; PACKING                       ; 1     ; Signed Integer                                                                                                   ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                   ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                   ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                   ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:led_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 16    ; Signed Integer                                                                                                                                                                ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sw_s1_rsp_width_adapter ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                            ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                  ;
; IN_PKT_ADDR_H                 ; 51    ; Signed Integer                                                                                                  ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                  ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                  ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                  ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                  ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 52    ; Signed Integer                                                                                                  ;
; IN_PKT_BYTE_CNT_L             ; 58    ; Signed Integer                                                                                                  ;
; IN_PKT_BYTE_CNT_H             ; 60    ; Signed Integer                                                                                                  ;
; IN_PKT_BURSTWRAP_L            ; 61    ; Signed Integer                                                                                                  ;
; IN_PKT_BURSTWRAP_H            ; 61    ; Signed Integer                                                                                                  ;
; IN_PKT_BURST_SIZE_L           ; 62    ; Signed Integer                                                                                                  ;
; IN_PKT_BURST_SIZE_H           ; 64    ; Signed Integer                                                                                                  ;
; IN_PKT_RESPONSE_STATUS_L      ; 83    ; Signed Integer                                                                                                  ;
; IN_PKT_RESPONSE_STATUS_H      ; 84    ; Signed Integer                                                                                                  ;
; IN_PKT_TRANS_EXCLUSIVE        ; 57    ; Signed Integer                                                                                                  ;
; IN_PKT_BURST_TYPE_L           ; 65    ; Signed Integer                                                                                                  ;
; IN_PKT_BURST_TYPE_H           ; 66    ; Signed Integer                                                                                                  ;
; IN_PKT_ORI_BURST_SIZE_L       ; 85    ; Signed Integer                                                                                                  ;
; IN_PKT_ORI_BURST_SIZE_H       ; 87    ; Signed Integer                                                                                                  ;
; IN_PKT_TRANS_WRITE            ; 54    ; Signed Integer                                                                                                  ;
; IN_ST_DATA_W                  ; 88    ; Signed Integer                                                                                                  ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                  ;
; OUT_PKT_ADDR_H                ; 33    ; Signed Integer                                                                                                  ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                  ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                                                                  ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                  ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                  ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 34    ; Signed Integer                                                                                                  ;
; OUT_PKT_BYTE_CNT_L            ; 40    ; Signed Integer                                                                                                  ;
; OUT_PKT_BYTE_CNT_H            ; 42    ; Signed Integer                                                                                                  ;
; OUT_PKT_BURST_SIZE_L          ; 44    ; Signed Integer                                                                                                  ;
; OUT_PKT_BURST_SIZE_H          ; 46    ; Signed Integer                                                                                                  ;
; OUT_PKT_RESPONSE_STATUS_L     ; 65    ; Signed Integer                                                                                                  ;
; OUT_PKT_RESPONSE_STATUS_H     ; 66    ; Signed Integer                                                                                                  ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 39    ; Signed Integer                                                                                                  ;
; OUT_PKT_BURST_TYPE_L          ; 47    ; Signed Integer                                                                                                  ;
; OUT_PKT_BURST_TYPE_H          ; 48    ; Signed Integer                                                                                                  ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 67    ; Signed Integer                                                                                                  ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 69    ; Signed Integer                                                                                                  ;
; OUT_ST_DATA_W                 ; 70    ; Signed Integer                                                                                                  ;
; ST_CHANNEL_W                  ; 4     ; Signed Integer                                                                                                  ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                  ;
; PACKING                       ; 1     ; Signed Integer                                                                                                  ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                  ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                  ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                  ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:led_s1_rsp_width_adapter ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                             ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                   ;
; IN_PKT_ADDR_H                 ; 51    ; Signed Integer                                                                                                   ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                   ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                   ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                   ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                   ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 52    ; Signed Integer                                                                                                   ;
; IN_PKT_BYTE_CNT_L             ; 58    ; Signed Integer                                                                                                   ;
; IN_PKT_BYTE_CNT_H             ; 60    ; Signed Integer                                                                                                   ;
; IN_PKT_BURSTWRAP_L            ; 61    ; Signed Integer                                                                                                   ;
; IN_PKT_BURSTWRAP_H            ; 61    ; Signed Integer                                                                                                   ;
; IN_PKT_BURST_SIZE_L           ; 62    ; Signed Integer                                                                                                   ;
; IN_PKT_BURST_SIZE_H           ; 64    ; Signed Integer                                                                                                   ;
; IN_PKT_RESPONSE_STATUS_L      ; 83    ; Signed Integer                                                                                                   ;
; IN_PKT_RESPONSE_STATUS_H      ; 84    ; Signed Integer                                                                                                   ;
; IN_PKT_TRANS_EXCLUSIVE        ; 57    ; Signed Integer                                                                                                   ;
; IN_PKT_BURST_TYPE_L           ; 65    ; Signed Integer                                                                                                   ;
; IN_PKT_BURST_TYPE_H           ; 66    ; Signed Integer                                                                                                   ;
; IN_PKT_ORI_BURST_SIZE_L       ; 85    ; Signed Integer                                                                                                   ;
; IN_PKT_ORI_BURST_SIZE_H       ; 87    ; Signed Integer                                                                                                   ;
; IN_PKT_TRANS_WRITE            ; 54    ; Signed Integer                                                                                                   ;
; IN_ST_DATA_W                  ; 88    ; Signed Integer                                                                                                   ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                   ;
; OUT_PKT_ADDR_H                ; 33    ; Signed Integer                                                                                                   ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                   ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                                                                   ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                   ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                   ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 34    ; Signed Integer                                                                                                   ;
; OUT_PKT_BYTE_CNT_L            ; 40    ; Signed Integer                                                                                                   ;
; OUT_PKT_BYTE_CNT_H            ; 42    ; Signed Integer                                                                                                   ;
; OUT_PKT_BURST_SIZE_L          ; 44    ; Signed Integer                                                                                                   ;
; OUT_PKT_BURST_SIZE_H          ; 46    ; Signed Integer                                                                                                   ;
; OUT_PKT_RESPONSE_STATUS_L     ; 65    ; Signed Integer                                                                                                   ;
; OUT_PKT_RESPONSE_STATUS_H     ; 66    ; Signed Integer                                                                                                   ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 39    ; Signed Integer                                                                                                   ;
; OUT_PKT_BURST_TYPE_L          ; 47    ; Signed Integer                                                                                                   ;
; OUT_PKT_BURST_TYPE_H          ; 48    ; Signed Integer                                                                                                   ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 67    ; Signed Integer                                                                                                   ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 69    ; Signed Integer                                                                                                   ;
; OUT_ST_DATA_W                 ; 70    ; Signed Integer                                                                                                   ;
; ST_CHANNEL_W                  ; 4     ; Signed Integer                                                                                                   ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                   ;
; PACKING                       ; 1     ; Signed Integer                                                                                                   ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                   ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                   ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                   ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|qsyscpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                    ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 18    ; Signed Integer                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                          ;
; inDataWidth     ; 18    ; Signed Integer                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                          ;
; outDataWidth    ; 18    ; Signed Integer                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                          ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|qsyscpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                        ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 18    ; Signed Integer                                                                                                                              ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                              ;
; inDataWidth     ; 18    ; Signed Integer                                                                                                                              ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                              ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                              ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                              ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                              ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                              ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                              ;
; outDataWidth    ; 18    ; Signed Integer                                                                                                                              ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                              ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                              ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                              ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                              ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                              ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|qsyscpu_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_002 ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                            ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                  ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                  ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                  ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                  ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                  ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                  ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                  ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                  ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                  ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                  ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                  ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                  ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                  ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                  ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                  ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                  ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|qsyscpu_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_003 ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                            ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                  ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                  ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                  ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                  ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                  ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                  ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                  ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                  ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                  ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                  ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                  ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                  ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                  ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                  ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                  ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                  ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsyscpu:u0|altera_reset_controller:rst_controller ;
+---------------------------+----------+---------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                    ;
+---------------------------+----------+---------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                          ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                  ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                          ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                          ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                          ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                          ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                          ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                          ;
+---------------------------+----------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsyscpu:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                  ;
; DEPTH          ; 2     ; Signed Integer                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsyscpu:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                           ;
+-------------------------------------------+--------------------------------------------------------------------------------+
; Name                                      ; Value                                                                          ;
+-------------------------------------------+--------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                              ;
; Entity Instance                           ; qsyscpu:u0|qsyscpu_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                    ;
;     -- WIDTH_A                            ; 16                                                                             ;
;     -- NUMWORDS_A                         ; 2048                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                   ;
;     -- WIDTH_B                            ; 1                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                      ;
+-------------------------------------------+--------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsyscpu:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                        ;
+----------+-------+----------+------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                   ;
+----------+-------+----------+------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsyscpu:u0|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+-------------------------------------------+
; Port           ; Type  ; Severity ; Details                                   ;
+----------------+-------+----------+-------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                              ;
; reset_in1      ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                              ;
; reset_in2      ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                              ;
; reset_in3      ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                              ;
; reset_in4      ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                              ;
; reset_in5      ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                              ;
; reset_in6      ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                              ;
; reset_in7      ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                              ;
; reset_in8      ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                              ;
; reset_in9      ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                              ;
; reset_in10     ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                              ;
; reset_in11     ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                              ;
; reset_in12     ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                              ;
; reset_in13     ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                              ;
; reset_in14     ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                              ;
; reset_in15     ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                              ;
+----------------+-------+----------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:led_s1_rsp_width_adapter" ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                       ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                  ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sw_s1_rsp_width_adapter" ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                      ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                 ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:led_s1_cmd_width_adapter" ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                       ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                  ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sw_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                   ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                       ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                              ;
; sink_burstsize[2..1] ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                              ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sw_s1_cmd_width_adapter" ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                      ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                 ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|qsyscpu_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                   ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[7..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                       ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|qsyscpu_mm_interconnect_0_router_003:router_003|qsyscpu_mm_interconnect_0_router_003_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                      ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|qsyscpu_mm_interconnect_0_router_001:router_001|qsyscpu_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                      ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|qsyscpu_mm_interconnect_0_router:router|qsyscpu_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                              ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                 ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                        ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                   ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                   ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                               ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                       ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                  ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                  ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                             ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                              ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                     ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quad_hex_decode_0_avalon_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                        ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                         ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:quad_hex_decode_0_avalon_slave_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                           ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_0_avalon_master_agent" ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                     ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                      ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                           ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                           ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                 ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                           ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                 ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                           ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                           ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                               ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                          ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                          ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                          ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                          ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                          ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                             ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                        ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                        ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:quad_hex_decode_0_avalon_slave_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                        ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; av_address             ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_readdata[15..14]    ; Input  ; Info     ; Stuck at VCC                                                                                                   ;
; av_readdata[12..9]     ; Input  ; Info     ; Stuck at VCC                                                                                                   ;
; av_readdata[3..2]      ; Input  ; Info     ; Stuck at VCC                                                                                                   ;
; av_readdata[13]        ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_readdata[8]         ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_readdata[7]         ; Input  ; Info     ; Stuck at VCC                                                                                                   ;
; av_readdata[6]         ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_readdata[5]         ; Input  ; Info     ; Stuck at VCC                                                                                                   ;
; av_readdata[4]         ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_readdata[1]         ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_readdata[0]         ; Input  ; Info     ; Stuck at VCC                                                                                                   ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                   ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_avalon_master_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                              ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                         ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                         ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                         ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                               ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsyscpu:u0|qsyscpu_onchip_memory2_0:onchip_memory2_0" ;
+--------+-------+----------+------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                              ;
+--------+-------+----------+------------------------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                                         ;
+--------+-------+----------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsyscpu:u0"                                                                                                                                                                                      ;
+--------------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                           ; Type   ; Severity ; Details                                                                                                                                                                ;
+--------------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sw_external_connection_export  ; Input  ; Warning  ; Input port expression (8 bits) is smaller than the input port (10 bits) it drives.  Extra input bit(s) "sw_external_connection_export[9..8]" will be connected to GND. ;
; led_external_connection_export ; Output ; Warning  ; Output or bidir port (10 bits) is wider than the port expression (8 bits) it drives; bit(s) "led_external_connection_export[9..8]" have no fanouts                     ;
+--------------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 445                         ;
;     CLR               ; 98                          ;
;     ENA               ; 245                         ;
;     ENA CLR           ; 37                          ;
;     ENA SCLR          ; 17                          ;
;     ENA SLD           ; 28                          ;
;     SCLR SLD          ; 3                           ;
;     plain             ; 17                          ;
; arriav_lcell_comb     ; 529                         ;
;     arith             ; 32                          ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 15                          ;
;         3 data inputs ; 16                          ;
;     extend            ; 32                          ;
;         7 data inputs ; 32                          ;
;     normal            ; 465                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 55                          ;
;         3 data inputs ; 112                         ;
;         4 data inputs ; 84                          ;
;         5 data inputs ; 56                          ;
;         6 data inputs ; 155                         ;
; boundary_port         ; 96                          ;
; stratixv_ram_block    ; 16                          ;
;                       ;                             ;
; Max LUT depth         ; 5.00                        ;
; Average LUT depth     ; 2.56                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Tue Mar 27 13:59:09 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off de1soc -c de1soc
Info (16303): Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12248): Elaborating Platform Designer system entity "qsyscpu.qsys"
Info (12250): 2018.03.27.13:59:29 Progress: Loading part2/qsyscpu.qsys
Info (12250): 2018.03.27.13:59:30 Progress: Reading input file
Info (12250): 2018.03.27.13:59:30 Progress: Adding LED [altera_avalon_pio 17.1]
Info (12250): 2018.03.27.13:59:30 Progress: Parameterizing module LED
Info (12250): 2018.03.27.13:59:30 Progress: Adding SW [altera_avalon_pio 17.1]
Info (12250): 2018.03.27.13:59:30 Progress: Parameterizing module SW
Info (12250): 2018.03.27.13:59:30 Progress: Adding clk_0 [clock_source 17.1]
Info (12250): 2018.03.27.13:59:31 Progress: Parameterizing module clk_0
Info (12250): 2018.03.27.13:59:31 Progress: Adding cpu_0 [cpu 1.0]
Info (12250): 2018.03.27.13:59:32 Progress: Parameterizing module cpu_0
Info (12250): 2018.03.27.13:59:32 Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 17.1]
Info (12250): 2018.03.27.13:59:32 Progress: Parameterizing module onchip_memory2_0
Info (12250): 2018.03.27.13:59:32 Progress: Adding quad_hex_decode_0 [quad_hex_decode 1.0]
Info (12250): 2018.03.27.13:59:32 Progress: Parameterizing module quad_hex_decode_0
Info (12250): 2018.03.27.13:59:32 Progress: Building connections
Info (12250): 2018.03.27.13:59:32 Progress: Parameterizing connections
Info (12250): 2018.03.27.13:59:32 Progress: Validating
Info (12250): 2018.03.27.13:59:32 Progress: Done reading input file
Info (12250): Qsyscpu.SW: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning (12251): Qsyscpu.cpu_0.avalon_master/LED.s1: Master cpu_0.avalon_master cannot safely write to slave LED.s1, because the master data width is narrower than the slave data width. Add byteenable support to the slave to support safe writes from a narrow master.
Info (12250): Qsyscpu: Generating qsyscpu "qsyscpu" for QUARTUS_SYNTH
Info (12250): LED: Starting RTL generation for module 'qsyscpu_LED'
Info (12250): LED:   Generation command is [exec C:/dev/fpga/quartus/bin64/perl/bin/perl.exe -I C:/dev/fpga/quartus/bin64/perl/lib -I C:/dev/fpga/quartus/sopc_builder/bin/europa -I C:/dev/fpga/quartus/sopc_builder/bin/perl_lib -I C:/dev/fpga/quartus/sopc_builder/bin -I C:/dev/fpga/quartus/../ip/altera/sopc_builder_ip/common -I C:/dev/fpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/dev/fpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=qsyscpu_LED --dir=C:/Users/KEVINX~1/AppData/Local/Temp/alt7617_6090861101931189020.dir/0002_LED_gen/ --quartus_dir=C:/dev/fpga/quartus --verilog --config=C:/Users/KEVINX~1/AppData/Local/Temp/alt7617_6090861101931189020.dir/0002_LED_gen//qsyscpu_LED_component_configuration.pl  --do_build_sim=0  ]
Info (12250): LED: Done RTL generation for module 'qsyscpu_LED'
Info (12250): LED: "qsyscpu" instantiated altera_avalon_pio "LED"
Info (12250): SW: Starting RTL generation for module 'qsyscpu_SW'
Info (12250): SW:   Generation command is [exec C:/dev/fpga/quartus/bin64/perl/bin/perl.exe -I C:/dev/fpga/quartus/bin64/perl/lib -I C:/dev/fpga/quartus/sopc_builder/bin/europa -I C:/dev/fpga/quartus/sopc_builder/bin/perl_lib -I C:/dev/fpga/quartus/sopc_builder/bin -I C:/dev/fpga/quartus/../ip/altera/sopc_builder_ip/common -I C:/dev/fpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/dev/fpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=qsyscpu_SW --dir=C:/Users/KEVINX~1/AppData/Local/Temp/alt7617_6090861101931189020.dir/0003_SW_gen/ --quartus_dir=C:/dev/fpga/quartus --verilog --config=C:/Users/KEVINX~1/AppData/Local/Temp/alt7617_6090861101931189020.dir/0003_SW_gen//qsyscpu_SW_component_configuration.pl  --do_build_sim=0  ]
Info (12250): SW: Done RTL generation for module 'qsyscpu_SW'
Info (12250): SW: "qsyscpu" instantiated altera_avalon_pio "SW"
Info (12250): Cpu_0: "qsyscpu" instantiated cpu "cpu_0"
Info (12250): Onchip_memory2_0: Starting RTL generation for module 'qsyscpu_onchip_memory2_0'
Info (12250): Onchip_memory2_0:   Generation command is [exec C:/dev/fpga/quartus/bin64/perl/bin/perl.exe -I C:/dev/fpga/quartus/bin64/perl/lib -I C:/dev/fpga/quartus/sopc_builder/bin/europa -I C:/dev/fpga/quartus/sopc_builder/bin/perl_lib -I C:/dev/fpga/quartus/sopc_builder/bin -I C:/dev/fpga/quartus/../ip/altera/sopc_builder_ip/common -I C:/dev/fpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/dev/fpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=qsyscpu_onchip_memory2_0 --dir=C:/Users/KEVINX~1/AppData/Local/Temp/alt7617_6090861101931189020.dir/0005_onchip_memory2_0_gen/ --quartus_dir=C:/dev/fpga/quartus --verilog --config=C:/Users/KEVINX~1/AppData/Local/Temp/alt7617_6090861101931189020.dir/0005_onchip_memory2_0_gen//qsyscpu_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Onchip_memory2_0: Done RTL generation for module 'qsyscpu_onchip_memory2_0'
Info (12250): Onchip_memory2_0: "qsyscpu" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info (12250): Quad_hex_decode_0: "qsyscpu" instantiated quad_hex_decode "quad_hex_decode_0"
Info (12250): Avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info (12250): Mm_interconnect_0: "qsyscpu" instantiated altera_mm_interconnect "mm_interconnect_0"
Info (12250): Rst_controller: "qsyscpu" instantiated altera_reset_controller "rst_controller"
Info (12250): Cpu_0_avalon_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_0_avalon_master_translator"
Info (12250): Quad_hex_decode_0_avalon_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "quad_hex_decode_0_avalon_slave_translator"
Info (12250): Cpu_0_avalon_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_0_avalon_master_agent"
Info (12250): Quad_hex_decode_0_avalon_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "quad_hex_decode_0_avalon_slave_agent"
Info (12250): Quad_hex_decode_0_avalon_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "quad_hex_decode_0_avalon_slave_agent_rsp_fifo"
Info (12250): Router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info (12250): Router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info (12250): Router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info (12250): Cpu_0_avalon_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "cpu_0_avalon_master_limiter"
Info (12250): Reusing file C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/altera_avalon_sc_fifo.v
Info (12250): Cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info (12250): Rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/altera_merlin_arbitrator.sv
Info (12250): SW_s1_cmd_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "SW_s1_cmd_width_adapter"
Info (12250): Reusing file C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/altera_merlin_burst_uncompressor.sv
Info (12250): Avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info (12250): Avalon_st_adapter_002: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_002"
Info (12250): Error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info (12250): Error_adapter_0: "avalon_st_adapter_002" instantiated error_adapter "error_adapter_0"
Info (12250): Qsyscpu: Done "qsyscpu" with 26 modules, 38 files
Info (12249): Finished elaborating Platform Designer system entity "qsyscpu.qsys"
Info (12021): Found 1 design units, including 1 entities, in source file de1soc_top.sv
    Info (12023): Found entity 1: de1soc_top File: C:/Dev/ECE342/Lab6/part2/de1soc_top.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsyscpu/qsyscpu.v
    Info (12023): Found entity 1: qsyscpu File: C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/qsyscpu.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsyscpu/submodules/alu.sv
    Info (12023): Found entity 1: ALU File: C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/alu.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsyscpu/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsyscpu/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsyscpu/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/qsyscpu/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsyscpu/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsyscpu/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsyscpu/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/qsyscpu/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsyscpu/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsyscpu/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsyscpu/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsyscpu/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsyscpu/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsyscpu/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsyscpu/submodules/control_masterline.sv
    Info (12023): Found entity 1: control_masterline File: C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/control_masterline.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsyscpu/submodules/cpu.sv
    Info (12023): Found entity 1: cpu File: C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/cpu.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsyscpu/submodules/data_masterline.sv
    Info (12023): Found entity 1: data_masterline File: C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/data_masterline.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsyscpu/submodules/hex_decode.sv
    Info (12023): Found entity 1: hex_decode File: C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/hex_decode.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsyscpu/submodules/qsyscpu_led.v
    Info (12023): Found entity 1: qsyscpu_LED File: C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/qsyscpu_led.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsyscpu/submodules/qsyscpu_sw.v
    Info (12023): Found entity 1: qsyscpu_SW File: C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/qsyscpu_sw.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0.v
    Info (12023): Found entity 1: qsyscpu_mm_interconnect_0 File: C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: qsyscpu_mm_interconnect_0_avalon_st_adapter File: C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0_avalon_st_adapter_002.v
    Info (12023): Found entity 1: qsyscpu_mm_interconnect_0_avalon_st_adapter_002 File: C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0_avalon_st_adapter_002.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv
    Info (12023): Found entity 1: qsyscpu_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0 File: C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: qsyscpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: qsyscpu_mm_interconnect_0_cmd_demux File: C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: qsyscpu_mm_interconnect_0_cmd_mux File: C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: qsyscpu_mm_interconnect_0_router_default_decode File: C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: qsyscpu_mm_interconnect_0_router File: C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: qsyscpu_mm_interconnect_0_router_001_default_decode File: C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: qsyscpu_mm_interconnect_0_router_001 File: C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: qsyscpu_mm_interconnect_0_router_003_default_decode File: C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: qsyscpu_mm_interconnect_0_router_003 File: C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: qsyscpu_mm_interconnect_0_rsp_demux File: C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: qsyscpu_mm_interconnect_0_rsp_mux File: C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsyscpu/submodules/qsyscpu_onchip_memory2_0.v
    Info (12023): Found entity 1: qsyscpu_onchip_memory2_0 File: C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/qsyscpu_onchip_memory2_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsyscpu/submodules/quad_hex_decode.sv
    Info (12023): Found entity 1: quad_hex_decode File: C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/quad_hex_decode.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsyscpu/submodules/reg_file.sv
    Info (12023): Found entity 1: reg_file File: C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/reg_file.sv Line: 2
Info (12127): Elaborating entity "de1soc_top" for the top level hierarchy
Warning (10034): Output port "HEX4" at de1soc_top.sv(14) has no driver File: C:/Dev/ECE342/Lab6/part2/de1soc_top.sv Line: 14
Warning (10034): Output port "HEX5" at de1soc_top.sv(15) has no driver File: C:/Dev/ECE342/Lab6/part2/de1soc_top.sv Line: 15
Warning (10034): Output port "LEDR[9..8]" at de1soc_top.sv(21) has no driver File: C:/Dev/ECE342/Lab6/part2/de1soc_top.sv Line: 21
Warning (10034): Output port "VGA_B" at de1soc_top.sv(27) has no driver File: C:/Dev/ECE342/Lab6/part2/de1soc_top.sv Line: 27
Warning (10034): Output port "VGA_G" at de1soc_top.sv(30) has no driver File: C:/Dev/ECE342/Lab6/part2/de1soc_top.sv Line: 30
Warning (10034): Output port "VGA_R" at de1soc_top.sv(32) has no driver File: C:/Dev/ECE342/Lab6/part2/de1soc_top.sv Line: 32
Warning (10034): Output port "VGA_BLANK_N" at de1soc_top.sv(28) has no driver File: C:/Dev/ECE342/Lab6/part2/de1soc_top.sv Line: 28
Warning (10034): Output port "VGA_CLK" at de1soc_top.sv(29) has no driver File: C:/Dev/ECE342/Lab6/part2/de1soc_top.sv Line: 29
Warning (10034): Output port "VGA_HS" at de1soc_top.sv(31) has no driver File: C:/Dev/ECE342/Lab6/part2/de1soc_top.sv Line: 31
Warning (10034): Output port "VGA_SYNC_N" at de1soc_top.sv(33) has no driver File: C:/Dev/ECE342/Lab6/part2/de1soc_top.sv Line: 33
Warning (10034): Output port "VGA_VS" at de1soc_top.sv(35) has no driver File: C:/Dev/ECE342/Lab6/part2/de1soc_top.sv Line: 35
Info (12128): Elaborating entity "qsyscpu" for hierarchy "qsyscpu:u0" File: C:/Dev/ECE342/Lab6/part2/de1soc_top.sv Line: 56
Info (12128): Elaborating entity "qsyscpu_LED" for hierarchy "qsyscpu:u0|qsyscpu_LED:led" File: C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/qsyscpu.v Line: 52
Info (12128): Elaborating entity "qsyscpu_SW" for hierarchy "qsyscpu:u0|qsyscpu_SW:sw" File: C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/qsyscpu.v Line: 60
Info (12128): Elaborating entity "cpu" for hierarchy "qsyscpu:u0|cpu:cpu_0" File: C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/qsyscpu.v Line: 72
Info (12128): Elaborating entity "control_masterline" for hierarchy "qsyscpu:u0|cpu:cpu_0|control_masterline:CPU_control" File: C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/cpu.sv Line: 93
Warning (10036): Verilog HDL or VHDL warning at control_masterline.sv(47): object "o_mem_rd" assigned a value but never read File: C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/control_masterline.sv Line: 47
Warning (10036): Verilog HDL or VHDL warning at control_masterline.sv(48): object "o_mem_wr" assigned a value but never read File: C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/control_masterline.sv Line: 48
Warning (10270): Verilog HDL Case Statement warning at control_masterline.sv(179): incomplete case statement has no default case item File: C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/control_masterline.sv Line: 179
Info (12128): Elaborating entity "data_masterline" for hierarchy "qsyscpu:u0|cpu:cpu_0|data_masterline:CPU_data" File: C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/cpu.sv Line: 138
Warning (10036): Verilog HDL or VHDL warning at data_masterline.sv(107): object "mem_data" assigned a value but never read File: C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/data_masterline.sv Line: 107
Warning (10230): Verilog HDL assignment warning at data_masterline.sv(261): truncated value with size 32 to match size of target (16) File: C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/data_masterline.sv Line: 261
Info (12128): Elaborating entity "ALU" for hierarchy "qsyscpu:u0|cpu:cpu_0|data_masterline:CPU_data|ALU:ALU0" File: C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/data_masterline.sv Line: 67
Info (12128): Elaborating entity "reg_file" for hierarchy "qsyscpu:u0|cpu:cpu_0|data_masterline:CPU_data|reg_file:RF" File: C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/data_masterline.sv Line: 93
Info (12128): Elaborating entity "qsyscpu_onchip_memory2_0" for hierarchy "qsyscpu:u0|qsyscpu_onchip_memory2_0:onchip_memory2_0" File: C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/qsyscpu.v Line: 86
Info (12128): Elaborating entity "altsyncram" for hierarchy "qsyscpu:u0|qsyscpu_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/qsyscpu_onchip_memory2_0.v Line: 69
Info (12130): Elaborated megafunction instantiation "qsyscpu:u0|qsyscpu_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/qsyscpu_onchip_memory2_0.v Line: 69
Info (12133): Instantiated megafunction "qsyscpu:u0|qsyscpu_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter: File: C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/qsyscpu_onchip_memory2_0.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "onchip_mem.mif"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "2048"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "2"
    Info (12134): Parameter "widthad_a" = "11"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_20m1.tdf
    Info (12023): Found entity 1: altsyncram_20m1 File: C:/Dev/ECE342/Lab6/part2/db/altsyncram_20m1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_20m1" for hierarchy "qsyscpu:u0|qsyscpu_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_20m1:auto_generated" File: c:/dev/fpga/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Critical Warning (127005): Memory depth (2048) in the design file differs from memory depth (20) in the Memory Initialization File "C:/Dev/ECE342/Lab6/part2/onchip_mem.mif" -- setting initial value for remaining addresses to 0 File: C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/qsyscpu_onchip_memory2_0.v Line: 69
Info (12128): Elaborating entity "quad_hex_decode" for hierarchy "qsyscpu:u0|quad_hex_decode:quad_hex_decode_0" File: C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/qsyscpu.v Line: 97
Info (12128): Elaborating entity "hex_decode" for hierarchy "qsyscpu:u0|quad_hex_decode:quad_hex_decode_0|hex_decode:dec0" File: C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/quad_hex_decode.sv Line: 26
Info (12128): Elaborating entity "qsyscpu_mm_interconnect_0" for hierarchy "qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0" File: C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/qsyscpu.v Line: 125
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_avalon_master_translator" File: C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0.v Line: 388
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:quad_hex_decode_0_avalon_slave_translator" File: C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0.v Line: 452
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" File: C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0.v Line: 516
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator" File: C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0.v Line: 580
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_0_avalon_master_agent" File: C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0.v Line: 725
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:quad_hex_decode_0_avalon_slave_agent" File: C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0.v Line: 809
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:quad_hex_decode_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quad_hex_decode_0_avalon_slave_agent_rsp_fifo" File: C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0.v Line: 850
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent" File: C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0.v Line: 1059
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo" File: C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0.v Line: 1100
Info (12128): Elaborating entity "qsyscpu_mm_interconnect_0_router" for hierarchy "qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|qsyscpu_mm_interconnect_0_router:router" File: C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0.v Line: 1241
Info (12128): Elaborating entity "qsyscpu_mm_interconnect_0_router_default_decode" for hierarchy "qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|qsyscpu_mm_interconnect_0_router:router|qsyscpu_mm_interconnect_0_router_default_decode:the_default_decode" File: C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0_router.sv Line: 189
Info (12128): Elaborating entity "qsyscpu_mm_interconnect_0_router_001" for hierarchy "qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|qsyscpu_mm_interconnect_0_router_001:router_001" File: C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0.v Line: 1257
Info (12128): Elaborating entity "qsyscpu_mm_interconnect_0_router_001_default_decode" for hierarchy "qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|qsyscpu_mm_interconnect_0_router_001:router_001|qsyscpu_mm_interconnect_0_router_001_default_decode:the_default_decode" File: C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0_router_001.sv Line: 173
Info (12128): Elaborating entity "qsyscpu_mm_interconnect_0_router_003" for hierarchy "qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|qsyscpu_mm_interconnect_0_router_003:router_003" File: C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0.v Line: 1289
Info (12128): Elaborating entity "qsyscpu_mm_interconnect_0_router_003_default_decode" for hierarchy "qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|qsyscpu_mm_interconnect_0_router_003:router_003|qsyscpu_mm_interconnect_0_router_003_default_decode:the_default_decode" File: C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0_router_003.sv Line: 173
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_0_avalon_master_limiter" File: C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0.v Line: 1355
Info (12128): Elaborating entity "qsyscpu_mm_interconnect_0_cmd_demux" for hierarchy "qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|qsyscpu_mm_interconnect_0_cmd_demux:cmd_demux" File: C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0.v Line: 1390
Info (12128): Elaborating entity "qsyscpu_mm_interconnect_0_cmd_mux" for hierarchy "qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|qsyscpu_mm_interconnect_0_cmd_mux:cmd_mux" File: C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0.v Line: 1407
Info (12128): Elaborating entity "qsyscpu_mm_interconnect_0_rsp_demux" for hierarchy "qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|qsyscpu_mm_interconnect_0_rsp_demux:rsp_demux" File: C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0.v Line: 1475
Info (12128): Elaborating entity "qsyscpu_mm_interconnect_0_rsp_mux" for hierarchy "qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|qsyscpu_mm_interconnect_0_rsp_mux:rsp_mux" File: C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0.v Line: 1561
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|qsyscpu_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0_rsp_mux.sv Line: 342
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|qsyscpu_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sw_s1_cmd_width_adapter" File: C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0.v Line: 1627
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/altera_merlin_width_adapter.sv Line: 283
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sw_s1_rsp_width_adapter" File: C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0.v Line: 1759
Info (12128): Elaborating entity "qsyscpu_mm_interconnect_0_avalon_st_adapter" for hierarchy "qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|qsyscpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0.v Line: 1854
Info (12128): Elaborating entity "qsyscpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|qsyscpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|qsyscpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "qsyscpu_mm_interconnect_0_avalon_st_adapter_002" for hierarchy "qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|qsyscpu_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_002" File: C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0.v Line: 1912
Info (12128): Elaborating entity "qsyscpu_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0" for hierarchy "qsyscpu:u0|qsyscpu_mm_interconnect_0:mm_interconnect_0|qsyscpu_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_002|qsyscpu_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0:error_adapter_0" File: C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/qsyscpu_mm_interconnect_0_avalon_st_adapter_002.v Line: 200
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "qsyscpu:u0|altera_reset_controller:rst_controller" File: C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/qsyscpu.v Line: 188
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "qsyscpu:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "qsyscpu:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Dev/ECE342/Lab6/part2/db/ip/qsyscpu/submodules/altera_reset_controller.v Line: 220
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX4[0]" is stuck at GND File: C:/Dev/ECE342/Lab6/part2/de1soc_top.sv Line: 14
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: C:/Dev/ECE342/Lab6/part2/de1soc_top.sv Line: 14
    Warning (13410): Pin "HEX4[2]" is stuck at GND File: C:/Dev/ECE342/Lab6/part2/de1soc_top.sv Line: 14
    Warning (13410): Pin "HEX4[3]" is stuck at GND File: C:/Dev/ECE342/Lab6/part2/de1soc_top.sv Line: 14
    Warning (13410): Pin "HEX4[4]" is stuck at GND File: C:/Dev/ECE342/Lab6/part2/de1soc_top.sv Line: 14
    Warning (13410): Pin "HEX4[5]" is stuck at GND File: C:/Dev/ECE342/Lab6/part2/de1soc_top.sv Line: 14
    Warning (13410): Pin "HEX4[6]" is stuck at GND File: C:/Dev/ECE342/Lab6/part2/de1soc_top.sv Line: 14
    Warning (13410): Pin "HEX5[0]" is stuck at GND File: C:/Dev/ECE342/Lab6/part2/de1soc_top.sv Line: 15
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: C:/Dev/ECE342/Lab6/part2/de1soc_top.sv Line: 15
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: C:/Dev/ECE342/Lab6/part2/de1soc_top.sv Line: 15
    Warning (13410): Pin "HEX5[3]" is stuck at GND File: C:/Dev/ECE342/Lab6/part2/de1soc_top.sv Line: 15
    Warning (13410): Pin "HEX5[4]" is stuck at GND File: C:/Dev/ECE342/Lab6/part2/de1soc_top.sv Line: 15
    Warning (13410): Pin "HEX5[5]" is stuck at GND File: C:/Dev/ECE342/Lab6/part2/de1soc_top.sv Line: 15
    Warning (13410): Pin "HEX5[6]" is stuck at GND File: C:/Dev/ECE342/Lab6/part2/de1soc_top.sv Line: 15
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Dev/ECE342/Lab6/part2/de1soc_top.sv Line: 21
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/Dev/ECE342/Lab6/part2/de1soc_top.sv Line: 21
    Warning (13410): Pin "VGA_B[0]" is stuck at GND File: C:/Dev/ECE342/Lab6/part2/de1soc_top.sv Line: 27
    Warning (13410): Pin "VGA_B[1]" is stuck at GND File: C:/Dev/ECE342/Lab6/part2/de1soc_top.sv Line: 27
    Warning (13410): Pin "VGA_B[2]" is stuck at GND File: C:/Dev/ECE342/Lab6/part2/de1soc_top.sv Line: 27
    Warning (13410): Pin "VGA_B[3]" is stuck at GND File: C:/Dev/ECE342/Lab6/part2/de1soc_top.sv Line: 27
    Warning (13410): Pin "VGA_B[4]" is stuck at GND File: C:/Dev/ECE342/Lab6/part2/de1soc_top.sv Line: 27
    Warning (13410): Pin "VGA_B[5]" is stuck at GND File: C:/Dev/ECE342/Lab6/part2/de1soc_top.sv Line: 27
    Warning (13410): Pin "VGA_B[6]" is stuck at GND File: C:/Dev/ECE342/Lab6/part2/de1soc_top.sv Line: 27
    Warning (13410): Pin "VGA_B[7]" is stuck at GND File: C:/Dev/ECE342/Lab6/part2/de1soc_top.sv Line: 27
    Warning (13410): Pin "VGA_BLANK_N" is stuck at GND File: C:/Dev/ECE342/Lab6/part2/de1soc_top.sv Line: 28
    Warning (13410): Pin "VGA_CLK" is stuck at GND File: C:/Dev/ECE342/Lab6/part2/de1soc_top.sv Line: 29
    Warning (13410): Pin "VGA_G[0]" is stuck at GND File: C:/Dev/ECE342/Lab6/part2/de1soc_top.sv Line: 30
    Warning (13410): Pin "VGA_G[1]" is stuck at GND File: C:/Dev/ECE342/Lab6/part2/de1soc_top.sv Line: 30
    Warning (13410): Pin "VGA_G[2]" is stuck at GND File: C:/Dev/ECE342/Lab6/part2/de1soc_top.sv Line: 30
    Warning (13410): Pin "VGA_G[3]" is stuck at GND File: C:/Dev/ECE342/Lab6/part2/de1soc_top.sv Line: 30
    Warning (13410): Pin "VGA_G[4]" is stuck at GND File: C:/Dev/ECE342/Lab6/part2/de1soc_top.sv Line: 30
    Warning (13410): Pin "VGA_G[5]" is stuck at GND File: C:/Dev/ECE342/Lab6/part2/de1soc_top.sv Line: 30
    Warning (13410): Pin "VGA_G[6]" is stuck at GND File: C:/Dev/ECE342/Lab6/part2/de1soc_top.sv Line: 30
    Warning (13410): Pin "VGA_G[7]" is stuck at GND File: C:/Dev/ECE342/Lab6/part2/de1soc_top.sv Line: 30
    Warning (13410): Pin "VGA_HS" is stuck at GND File: C:/Dev/ECE342/Lab6/part2/de1soc_top.sv Line: 31
    Warning (13410): Pin "VGA_R[0]" is stuck at GND File: C:/Dev/ECE342/Lab6/part2/de1soc_top.sv Line: 32
    Warning (13410): Pin "VGA_R[1]" is stuck at GND File: C:/Dev/ECE342/Lab6/part2/de1soc_top.sv Line: 32
    Warning (13410): Pin "VGA_R[2]" is stuck at GND File: C:/Dev/ECE342/Lab6/part2/de1soc_top.sv Line: 32
    Warning (13410): Pin "VGA_R[3]" is stuck at GND File: C:/Dev/ECE342/Lab6/part2/de1soc_top.sv Line: 32
    Warning (13410): Pin "VGA_R[4]" is stuck at GND File: C:/Dev/ECE342/Lab6/part2/de1soc_top.sv Line: 32
    Warning (13410): Pin "VGA_R[5]" is stuck at GND File: C:/Dev/ECE342/Lab6/part2/de1soc_top.sv Line: 32
    Warning (13410): Pin "VGA_R[6]" is stuck at GND File: C:/Dev/ECE342/Lab6/part2/de1soc_top.sv Line: 32
    Warning (13410): Pin "VGA_R[7]" is stuck at GND File: C:/Dev/ECE342/Lab6/part2/de1soc_top.sv Line: 32
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND File: C:/Dev/ECE342/Lab6/part2/de1soc_top.sv Line: 33
    Warning (13410): Pin "VGA_VS" is stuck at GND File: C:/Dev/ECE342/Lab6/part2/de1soc_top.sv Line: 35
Info (286030): Timing-Driven Synthesis is running
Info (17049): 75 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Dev/ECE342/Lab6/part2/out/de1soc.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 6 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[0]" File: C:/Dev/ECE342/Lab6/part2/de1soc_top.sv Line: 18
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Dev/ECE342/Lab6/part2/de1soc_top.sv Line: 18
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/Dev/ECE342/Lab6/part2/de1soc_top.sv Line: 18
    Warning (15610): No output dependent on input pin "KEY[3]" File: C:/Dev/ECE342/Lab6/part2/de1soc_top.sv Line: 18
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Dev/ECE342/Lab6/part2/de1soc_top.sv Line: 24
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Dev/ECE342/Lab6/part2/de1soc_top.sv Line: 24
Info (21057): Implemented 880 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 81 output pins
    Info (21061): Implemented 768 logic cells
    Info (21064): Implemented 16 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 74 warnings
    Info: Peak virtual memory: 780 megabytes
    Info: Processing ended: Tue Mar 27 13:59:53 2018
    Info: Elapsed time: 00:00:44
    Info: Total CPU time (on all processors): 00:01:25


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Dev/ECE342/Lab6/part2/out/de1soc.map.smsg.


