21,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/LU32PEEng_submodules/ram1.v.out,28,16559,20,10401,1,7168,0,14,0,0,0,0,0,0,0,0,0,0,0,0,1024,1024,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2064,0,0,0,0,0,0,0,2048,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
22,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/LU32PEEng_submodules/ram2.v.out,28,16559,20,10401,1,7168,0,14,0,0,0,0,0,0,0,0,0,0,0,0,1024,1024,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2064,0,0,0,0,0,0,0,2048,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
23,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/LU32PEEng_submodules/ram3.v.out,28,16559,20,10401,1,7168,0,14,0,0,0,0,0,0,0,0,0,0,0,0,1024,1024,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2064,0,0,0,0,0,0,0,2048,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
36,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/LU64PEEng_submodules/assemble.v.out,16,257,12,163,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,156,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
37,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/LU64PEEng_submodules/div_24b.v.out,75,2076,28,1247,0,0,0,94,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,852,0,0,0,0,0,0,0,805,0,0,0,0,0,0,0,0,0,0,1105,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
38,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/LU64PEEng_submodules/dual_port_ram.v.out,17,2603,9,1047,1,2560,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,534,0,0,0,0,0,0,0,512,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
39,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/LU64PEEng_submodules/exponent.v.out,10,130,5,32,0,0,0,6,0,0,0,0,9,0,0,0,1,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,64,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
40,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/LU64PEEng_submodules/flag.v.out,10,14,7,11,0,0,0,5,1,0,0,0,0,0,0,0,0,0,0,0,2,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
41,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/LU64PEEng_submodules/fpmul.v.out,344,4098,157,1978,0,0,0,239,7,0,10,24,272,0,0,0,6,0,0,0,26,24,4,0,0,0,0,0,0,0,0,0,385,0,0,0,23,32,106,96,48,0,0,0,0,0,0,0,0,0,2122,144,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
42,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/LU64PEEng_submodules/fpu_add.v.out,126,1419,11,243,0,0,0,148,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,368,0,0,0,0,8,33,250,0,0,0,0,0,0,3,0,0,0,905,48,0,0,0,0,0,64,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
43,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/LU64PEEng_submodules/fpu_div.v.out,137,3170,40,1442,0,0,0,176,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,852,0,0,0,0,8,0,8,1013,0,0,0,0,0,0,0,0,0,0,1826,0,0,0,0,0,0,64,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
44,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/LU64PEEng_submodules/memcmd_fifo.v.out,45,494,22,281,1,112,0,33,0,0,0,0,0,0,0,7,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5,5,0,0,0,0,13,5,0,0,0,0,0,0,4,0,0,0,76,0,0,0,0,0,0,0,97,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
45,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/LU64PEEng_submodules/mult_add.v.out,480,5779,178,2483,0,0,0,389,9,0,10,24,272,0,0,0,6,0,0,0,26,24,4,0,0,0,0,0,0,0,32,0,753,0,0,0,23,40,139,346,48,0,0,0,0,0,3,0,0,0,3027,192,0,0,0,0,0,160,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
46,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/LU64PEEng_submodules/multiply_a.v.out,4,97,4,97,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,48,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
47,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/LU64PEEng_submodules/normalize.v.out,7,148,4,98,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,1,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,96,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
48,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/LU64PEEng_submodules/prenorm.v.out,108,1792,14,210,0,0,0,98,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,230,0,0,0,0,0,0,64,0,0,0,0,0,0,0,0,0,0,1520,48,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
49,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/LU64PEEng_submodules/preprocess.v.out,31,153,23,145,0,0,0,21,0,0,0,16,62,0,0,0,4,0,0,0,8,2,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
51,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/LU64PEEng_submodules/ram1.v.out,28,33077,20,20773,1,16384,0,14,0,0,0,0,0,0,0,0,0,0,0,0,2048,2048,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4114,0,0,0,0,0,0,0,4096,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
52,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/LU64PEEng_submodules/ram2.v.out,28,33077,20,20773,1,16384,0,14,0,0,0,0,0,0,0,0,0,0,0,0,2048,2048,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4114,0,0,0,0,0,0,0,4096,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
53,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/LU64PEEng_submodules/ram3.v.out,28,33077,20,20773,1,16384,0,14,0,0,0,0,0,0,0,0,0,0,0,0,2048,2048,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4114,0,0,0,0,0,0,0,4096,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
55,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/LU64PEEng_submodules/round.v.out,45,327,22,211,0,0,0,34,4,0,0,8,153,0,0,0,1,0,0,0,10,9,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,42,0,0,0,0,0,0,0,0,0,0,0,64,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
56,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/LU64PEEng_submodules/shift.v.out,47,472,11,374,0,0,0,42,1,0,10,0,48,0,0,0,0,0,0,0,2,1,0,0,0,0,0,0,0,0,0,0,155,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,160,96,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
57,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/LU64PEEng_submodules/special.v.out,24,206,14,136,0,0,0,17,1,0,0,0,0,0,0,0,0,0,0,0,2,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,23,0,0,0,0,0,0,0,0,0,0,0,0,0,126,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
66,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/LU8PEEng_submodules/assemble.v.out,16,257,12,163,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,156,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
67,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/LU8PEEng_submodules/div_24b.v.out,75,2076,28,1247,0,0,0,94,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,852,0,0,0,0,0,0,0,805,0,0,0,0,0,0,0,0,0,0,1105,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
68,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/LU8PEEng_submodules/dual_port_ram.v.out,17,2603,9,1047,1,2560,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,534,0,0,0,0,0,0,0,512,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
69,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/LU8PEEng_submodules/exponent.v.out,10,130,5,32,0,0,0,6,0,0,0,0,9,0,0,0,1,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,64,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
70,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/LU8PEEng_submodules/flag.v.out,10,14,7,11,0,0,0,5,1,0,0,0,0,0,0,0,0,0,0,0,2,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
72,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/LU8PEEng_submodules/fpu_add.v.out,126,1419,11,243,0,0,0,148,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,368,0,0,0,0,8,33,250,0,0,0,0,0,0,3,0,0,0,905,48,0,0,0,0,0,64,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
73,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/LU8PEEng_submodules/fpu_div.v.out,137,3170,40,1442,0,0,0,176,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,852,0,0,0,0,8,0,8,1013,0,0,0,0,0,0,0,0,0,0,1826,0,0,0,0,0,0,64,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
74,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/LU8PEEng_submodules/memcmd_fifo.v.out,45,494,22,281,1,112,0,33,0,0,0,0,0,0,0,7,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5,5,0,0,0,0,13,5,0,0,0,0,0,0,4,0,0,0,76,0,0,0,0,0,0,0,97,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
76,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/LU8PEEng_submodules/multiply_a.v.out,4,97,4,97,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,48,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
77,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/LU8PEEng_submodules/normalize.v.out,7,148,4,98,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,1,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,96,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
78,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/LU8PEEng_submodules/prenorm.v.out,108,1792,14,210,0,0,0,98,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,230,0,0,0,0,0,0,64,0,0,0,0,0,0,0,0,0,0,1520,48,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
79,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/LU8PEEng_submodules/preprocess.v.out,31,153,23,145,0,0,0,21,0,0,0,16,62,0,0,0,4,0,0,0,8,2,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
81,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/LU8PEEng_submodules/ram1.v.out,28,4163,20,2617,1,1280,0,14,0,0,0,0,0,0,0,0,0,0,0,0,256,256,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,524,0,0,0,0,0,0,0,512,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
82,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/LU8PEEng_submodules/ram2.v.out,28,4163,20,2617,1,1280,0,14,0,0,0,0,0,0,0,0,0,0,0,0,256,256,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,524,0,0,0,0,0,0,0,512,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
83,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/LU8PEEng_submodules/ram3.v.out,28,4163,20,2617,1,1280,0,14,0,0,0,0,0,0,0,0,0,0,0,0,256,256,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,524,0,0,0,0,0,0,0,512,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
85,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/LU8PEEng_submodules/round.v.out,45,327,22,211,0,0,0,34,4,0,0,8,153,0,0,0,1,0,0,0,10,9,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,42,0,0,0,0,0,0,0,0,0,0,0,64,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
86,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/LU8PEEng_submodules/shift.v.out,47,472,11,374,0,0,0,42,1,0,10,0,48,0,0,0,0,0,0,0,2,1,0,0,0,0,0,0,0,0,0,0,155,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,160,96,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
87,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/LU8PEEng_submodules/special.v.out,24,206,14,136,0,0,0,17,1,0,0,0,0,0,0,0,0,0,0,0,2,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,23,0,0,0,0,0,0,0,0,0,0,0,0,0,126,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
114,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/bgm_submodules/b_right_shifter.v.out,150,296,3,102,0,0,0,148,49,0,0,0,0,0,0,0,6,0,0,0,48,0,0,0,0,0,0,0,0,0,0,0,288,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,48,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,48,0,0,0,0,0,0,0,0,0,0,0
143,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/ch_intrinsics_submodules/single_port_ram.v.out,9,1302,5,524,1,2560,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,267,0,0,0,0,0,0,0,256,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
184,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/attention_layer_submodules/mode6_sub.v.out,83,990,51,522,0,0,0,40,132,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,264,0,0,0,0,0,0,0,8,0,0,0,196,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
185,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/attention_layer_submodules/mode7_exp.v.out,620,2264,88,1424,0,0,0,576,192,0,0,0,8,0,0,0,28,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3572,0,0,0,0,0,256,0,128,0,0,0,0,0,0,0,0,0,64,128,0,0,0,0,0,0,0,0,0,0,0,0,0,0,576,0,0,0,0,0,0,0,0,0,0,0,0,0
222,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/bnn_submodules/relu_max_ap_fixed_ap_fixed_1_relu1_config9_s.v.out,353,2593,321,2561,0,0,0,160,32,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,512,0,0,0,0,0,0,0,0,0,0,0,0,544,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
232,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock98050_18.v.out,1145,18812,1033,16252,0,0,0,338,128,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1568,0,864,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2304,1440,0,0,0,0,0,0,6,36,0,0,0,0,0,0,0,0,0,0,0,0,0
233,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock99168_18.v.out,587,9291,523,8139,0,0,0,163,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1152,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1152,576,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0
235,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.large_submodules/counter_31_3.v.out,7,64,4,17,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0
236,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.large_submodules/counter_41_1.v.out,7,64,4,17,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0
237,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.large_submodules/counter_41_1_32.v.out,7,64,4,17,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0
238,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.large_submodules/counter_63_1.v.out,7,64,4,17,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0
239,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.large_submodules/counter_63_3.v.out,7,64,4,17,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0
240,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.large_submodules/counter_8_1.v.out,7,64,4,17,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0
253,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.large_submodules/idft_16_top_18.v.out,1899,30990,1723,27278,0,0,0,501,128,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2720,0,864,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3456,2016,0,0,0,0,0,0,9,36,0,0,0,0,0,0,0,0,0,0,0,0,0
258,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.large_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_64.v.out,15620,254822,14409,226588,0,0,0,5194,513,0,378,6,0,0,0,0,0,0,0,0,31,0,0,0,0,0,0,0,0,0,0,0,42,0,0,0,0,0,17186,486,7896,0,0,0,0,0,0,0,0,0,5766,0,0,0,0,0,0,13824,8064,0,0,0,0,0,0,36,43941,0,0,0,0,0,0,0,0,0,0,0,0,0
262,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.large_submodules/ram_288_0_64.v.out,25,4073,17,2333,1,1728,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,590,0,0,0,0,0,0,0,576,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
269,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_48_18.v.out,1203,19155,1203,19155,0,0,0,864,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,15552,0,0,0,0,0,0,0,0,0,0,0,0,0
280,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_unit_1_2.v.out,7,7,7,7,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0
290,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.large_submodules/subfxp_18_1.v.out,6,91,5,73,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
292,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.large_submodules/sum_complex_vector_unit_18_18_16_64.v.out,171,2948,104,1749,0,0,0,103,0,0,0,2,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,14,0,0,0,0,0,608,0,0,0,0,0,0,0,0,0,0,0,590,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,591,0,0,0,0,0,0,0,0,0,0,0,0,0
293,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.large_submodules/tanh_core_18_18_10_32_1.v.out,243,2571,140,1583,0,0,0,134,1,0,18,2,0,0,0,0,5,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,155,0,0,0,32,0,64,32,32,0,0,0,0,0,0,0,0,0,951,0,0,0,0,0,0,0,1,0,0,0,0,0,0,86,151,0,0,0,0,0,0,0,0,0,0,0,0,0
295,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.large_submodules/weight_buffer_18_16_3_64_Wic_0.v.out,89,6146,75,3524,3,5184,0,23,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,0,0,0,0,885,0,0,0,0,0,0,18,864,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,3,0,0,0,0,0
296,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.large_submodules/weight_buffer_18_16_3_64_Woc_0.v.out,89,6146,75,3524,3,5184,0,23,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,0,0,0,0,885,0,0,0,0,0,0,18,864,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,3,0,0,0,0,0
297,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.large_submodules/weight_buffer_18_16_3_64_bc_0.v.out,89,6146,75,3524,3,5184,0,23,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,0,0,0,0,885,0,0,0,0,0,0,18,864,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,3,0,0,0,0,0
298,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.large_submodules/weight_buffer_18_16_3_64_bf_0.v.out,89,6146,75,3524,3,5184,0,23,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,0,0,0,0,885,0,0,0,0,0,0,18,864,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,3,0,0,0,0,0
299,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.large_submodules/weight_buffer_18_16_3_64_bi_0.v.out,89,6146,75,3524,3,5184,0,23,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,0,0,0,0,885,0,0,0,0,0,0,18,864,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,3,0,0,0,0,0
300,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.large_submodules/weight_buffer_18_16_3_64_bo_0.v.out,89,6146,75,3524,3,5184,0,23,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,0,0,0,0,885,0,0,0,0,0,0,18,864,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,3,0,0,0,0,0
302,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.large_submodules/weight_buffer_18_9_3_64_2048_Wym_real_half_0.v.out,68,3575,54,2062,3,5346,0,23,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,22,0,0,0,0,0,0,0,0,0,0,0,522,0,0,0,0,0,0,33,486,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,3,0,0,0,0,0
304,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.large_submodules/weight_buffer_18_9_42_3_2688Wcxr_real_half_0.v.out,68,3590,54,2072,3,5832,0,23,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,24,0,0,0,0,0,0,0,0,0,0,0,525,0,0,0,0,0,0,36,486,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,3,0,0,0,0,0
305,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.large_submodules/weight_buffer_18_9_42_3_2688Wfxr_imag_half_0.v.out,68,3590,54,2072,3,5832,0,23,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,24,0,0,0,0,0,0,0,0,0,0,0,525,0,0,0,0,0,0,36,486,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,3,0,0,0,0,0
306,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.large_submodules/weight_buffer_18_9_42_3_2688Wfxr_real_half_0.v.out,68,3590,54,2072,3,5832,0,23,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,24,0,0,0,0,0,0,0,0,0,0,0,525,0,0,0,0,0,0,36,486,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,3,0,0,0,0,0
307,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.large_submodules/weight_buffer_18_9_42_3_2688Wixr_imag_half_0.v.out,68,3590,54,2072,3,5832,0,23,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,24,0,0,0,0,0,0,0,0,0,0,0,525,0,0,0,0,0,0,36,486,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,3,0,0,0,0,0
308,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.large_submodules/weight_buffer_18_9_42_3_2688Wixr_real_half_0.v.out,68,3590,54,2072,3,5832,0,23,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,24,0,0,0,0,0,0,0,0,0,0,0,525,0,0,0,0,0,0,36,486,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,3,0,0,0,0,0
309,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.large_submodules/weight_buffer_18_9_42_3_2688Woxr_imag_half_0.v.out,68,3590,54,2072,3,5832,0,23,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,24,0,0,0,0,0,0,0,0,0,0,0,525,0,0,0,0,0,0,36,486,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,3,0,0,0,0,0
310,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.large_submodules/weight_buffer_18_9_42_3_2688Woxr_real_half_0.v.out,68,3590,54,2072,3,5832,0,23,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,24,0,0,0,0,0,0,0,0,0,0,0,525,0,0,0,0,0,0,36,486,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,3,0,0,0,0,0
315,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.medium_submodules/abs_unit_18.v.out,11,96,10,78,0,0,0,4,0,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,0
316,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.medium_submodules/addfxp_18_1.v.out,6,91,5,73,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
318,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.medium_submodules/codeBlock88206_18.v.out,1145,18812,1033,16252,0,0,0,338,128,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1568,0,864,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2304,1440,0,0,0,0,0,0,6,36,0,0,0,0,0,0,0,0,0,0,0,0,0
319,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.medium_submodules/codeBlock89324_18.v.out,587,9291,523,8139,0,0,0,163,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1152,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1152,576,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0
320,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.medium_submodules/codeBlock98050_18.v.out,1145,18812,1033,16252,0,0,0,338,128,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1568,0,864,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2304,1440,0,0,0,0,0,0,6,36,0,0,0,0,0,0,0,0,0,0,0,0,0
321,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.medium_submodules/codeBlock99168_18.v.out,587,9291,523,8139,0,0,0,163,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1152,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1152,576,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0
322,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.medium_submodules/counter_14_1.v.out,7,64,4,17,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0
323,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.medium_submodules/counter_31_1.v.out,7,64,4,17,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0
324,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.medium_submodules/counter_31_2.v.out,7,64,4,17,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0
325,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.medium_submodules/counter_41_1.v.out,7,64,4,17,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0
326,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.medium_submodules/counter_41_1_32.v.out,7,64,4,17,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0
327,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.medium_submodules/counter_63_1.v.out,7,64,4,17,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0
328,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.medium_submodules/counter_63_2.v.out,7,64,4,17,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0
329,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.medium_submodules/dft_16_top_18.v.out,1899,30990,1723,27278,0,0,0,501,128,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2720,0,864,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3456,2016,0,0,0,0,0,0,9,36,0,0,0,0,0,0,0,0,0,0,0,0,0
330,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.medium_submodules/dsp_signed_mac_18_13_23_32.v.out,18,244,16,180,0,0,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,86,3,0,0,0,0,0,0,0,0,0,0,0,0,0
331,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.medium_submodules/dsp_signed_mult_18x18_unit_18_18_1.v.out,22,374,20,300,0,0,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,74,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,149,0,0,0,0,0,0,0,0,0,0,0,0,0
332,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.medium_submodules/dsp_signed_mult_18x18_unit_18_36_0.v.out,18,296,16,224,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,72,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,72,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
333,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.medium_submodules/dual_port_ram.v.out,17,2907,9,1167,1,1728,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,590,0,0,0,0,0,0,0,576,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
335,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_9.v.out,72,1143,63,981,0,0,0,39,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,162,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,488,0,0,0,0,0,0,0,0,0,0,0,0,0
336,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_mult_core_18_1810_9_1.v.out,344,5938,325,5235,0,0,0,147,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,333,0,370,0,0,0,0,0,0,0,0,0,333,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2006,0,0,0,0,0,0,0,0,0,0,0,0,0
338,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_sub_core_18_18_9.v.out,72,1143,63,981,0,0,0,39,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,162,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,488,0,0,0,0,0,0,0,0,0,0,0,0,0
339,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.medium_submodules/fp_rounding_unit_1_32_11.v.out,15,232,14,200,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,88,0,0,0,0,0,0,0,0,0,0,0,0,0
340,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.medium_submodules/fp_rounding_unit_1_37_10.v.out,15,267,14,230,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,37,0,0,0,0,0,0,0,0,0,0,0,37,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,104,0,0,0,0,0,0,0,0,0,0,0,0,0
341,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v.out,1899,30990,1723,27278,0,0,0,501,128,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2720,0,864,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3456,2016,0,0,0,0,0,0,9,36,0,0,0,0,0,0,0,0,0,0,0,0,0
344,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.medium_submodules/multfix_alt_dsp_18.v.out,30,514,28,442,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,72,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,72,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
346,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_64.v.out,11087,180796,10220,160735,0,0,0,3644,385,0,252,4,0,0,0,0,0,0,0,0,22,0,0,0,0,0,0,0,0,0,0,0,28,0,0,0,0,0,12364,324,5552,0,0,0,0,0,0,0,0,0,3844,0,0,0,0,0,0,10368,6048,0,0,0,0,0,0,27,29500,0,0,0,0,0,0,0,0,0,0,0,0,0
349,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.medium_submodules/ram_288_0_42.v.out,25,4073,17,2333,1,1728,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,590,0,0,0,0,0,0,0,576,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
350,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.medium_submodules/ram_288_0_64.v.out,25,4073,17,2333,1,1728,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,590,0,0,0,0,0,0,0,576,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
351,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.medium_submodules/shiftRegFIFO_2_1.v.out,6,6,6,6,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0
352,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.medium_submodules/shiftRegFIFO_5_1.v.out,9,9,9,9,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0
353,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.medium_submodules/shift_register_group_18_16_1.v.out,131,1491,131,1491,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,288,0,0,0,0,0,0,0,0,0,0,0,0,0
354,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.medium_submodules/shift_register_group_18_16_3.v.out,163,2067,163,2067,0,0,0,48,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,864,0,0,0,0,0,0,0,0,0,0,0,0,0
357,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.medium_submodules/shift_register_group_18_32_18.v.out,803,12771,803,12771,0,0,0,576,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,10368,0,0,0,0,0,0,0,0,0,0,0,0,0
360,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.medium_submodules/shift_register_group_18_910.v.out,156,2298,156,2298,0,0,0,90,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1620,0,0,0,0,0,0,0,0,0,0,0,0,0
361,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.medium_submodules/shift_register_unit_12.v.out,7,7,7,7,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0
362,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.medium_submodules/shift_register_unit_18_1.v.out,6,57,6,57,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0
363,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.medium_submodules/shift_register_unit_18_10.v.out,15,219,15,219,0,0,0,10,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,180,0,0,0,0,0,0,0,0,0,0,0,0,0
364,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.medium_submodules/shift_register_unit_18_14.v.out,19,291,19,291,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,252,0,0,0,0,0,0,0,0,0,0,0,0,0
365,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.medium_submodules/shift_register_unit_18_18.v.out,23,363,23,363,0,0,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,324,0,0,0,0,0,0,0,0,0,0,0,0,0
366,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.medium_submodules/shift_register_unit_18_3.v.out,8,93,8,93,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,54,0,0,0,0,0,0,0,0,0,0,0,0,0
367,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.medium_submodules/shift_register_unit_18_6.v.out,11,147,11,147,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,108,0,0,0,0,0,0,0,0,0,0,0,0,0
368,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.medium_submodules/shift_register_unit_1_2.v.out,7,7,7,7,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0
369,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.medium_submodules/shift_register_unit_1_3.v.out,8,8,8,8,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
370,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.medium_submodules/sigmoid_core_18_18_10_32_1.v.out,243,2571,140,1583,0,0,0,134,1,0,18,2,0,0,0,0,5,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,155,0,0,0,32,0,64,32,32,0,0,0,0,0,0,0,0,0,951,0,0,0,0,0,0,0,1,0,0,0,0,0,0,86,151,0,0,0,0,0,0,0,0,0,0,0,0,0
371,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.medium_submodules/single_port_ram.v.out,9,1454,5,584,1,1728,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,295,0,0,0,0,0,0,0,288,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
374,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.medium_submodules/stage2_mt_buffer_18_2_16_64_32.v.out,139,5520,100,3617,1,1728,0,58,2,0,0,0,0,0,0,4,42,0,0,0,0,0,0,0,0,0,0,0,0,0,0,96,42,0,0,0,0,0,96,0,0,0,0,0,0,0,9,0,0,0,643,0,0,0,0,0,0,0,576,0,0,0,0,0,0,1,50,0,0,0,0,2,0,0,2,0,0,0,0,0
376,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.medium_submodules/stage3_X_Y_buffer_18_16_2_10_32_64.v.out,151,6071,118,4174,1,1728,0,64,2,0,0,0,0,0,0,4,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,96,28,0,0,0,32,0,96,0,0,0,0,0,0,0,6,0,0,0,925,0,0,0,0,0,0,0,576,0,0,0,0,0,0,1,46,0,0,0,0,2,0,0,2,0,0,0,0,0
378,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.medium_submodules/subfxp_18_1.v.out,6,91,5,73,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
379,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.medium_submodules/sum_complex_vector_unit_18_18_16_42.v.out,171,2948,104,1749,0,0,0,103,0,0,0,2,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,14,0,0,0,0,0,608,0,0,0,0,0,0,0,0,0,0,0,590,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,591,0,0,0,0,0,0,0,0,0,0,0,0,0
380,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.medium_submodules/sum_complex_vector_unit_18_18_16_64.v.out,171,2948,104,1749,0,0,0,103,0,0,0,2,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,14,0,0,0,0,0,608,0,0,0,0,0,0,0,0,0,0,0,590,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,591,0,0,0,0,0,0,0,0,0,0,0,0,0
381,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.medium_submodules/tanh_core_18_18_10_32_1.v.out,243,2571,140,1583,0,0,0,134,1,0,18,2,0,0,0,0,5,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,155,0,0,0,32,0,64,32,32,0,0,0,0,0,0,0,0,0,951,0,0,0,0,0,0,0,1,0,0,0,0,0,0,86,151,0,0,0,0,0,0,0,0,0,0,0,0,0
383,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.medium_submodules/weight_buffer_18_16_2_64_Wic_0.v.out,60,4098,51,2352,2,3456,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,590,0,0,0,0,0,0,12,576,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
384,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.medium_submodules/weight_buffer_18_16_2_64_Woc_0.v.out,60,4098,51,2352,2,3456,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,590,0,0,0,0,0,0,12,576,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
385,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.medium_submodules/weight_buffer_18_16_2_64_bc_0.v.out,60,4098,51,2352,2,3456,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,590,0,0,0,0,0,0,12,576,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
386,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.medium_submodules/weight_buffer_18_16_2_64_bf_0.v.out,60,4098,51,2352,2,3456,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,590,0,0,0,0,0,0,12,576,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
387,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.medium_submodules/weight_buffer_18_16_2_64_bi_0.v.out,60,4098,51,2352,2,3456,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,590,0,0,0,0,0,0,12,576,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
388,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.medium_submodules/weight_buffer_18_16_2_64_bo_0.v.out,60,4098,51,2352,2,3456,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,590,0,0,0,0,0,0,12,576,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
390,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.medium_submodules/weight_buffer_18_9_2_64_2048_Wym_real_half_0.v.out,46,2388,37,1381,2,3888,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,11,0,0,0,0,0,0,0,0,0,0,0,350,0,0,0,0,0,0,22,324,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
392,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.medium_submodules/weight_buffer_18_9_42_2_2688Wcxr_real_half_0.v.out,46,2394,37,1386,2,3888,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,0,0,0,0,350,0,0,0,0,0,0,24,324,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
393,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.medium_submodules/weight_buffer_18_9_42_2_2688Wfxr_imag_half_0.v.out,46,2394,37,1386,2,3888,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,0,0,0,0,350,0,0,0,0,0,0,24,324,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
394,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.medium_submodules/weight_buffer_18_9_42_2_2688Wfxr_real_half_0.v.out,46,2394,37,1386,2,3888,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,0,0,0,0,350,0,0,0,0,0,0,24,324,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
395,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.medium_submodules/weight_buffer_18_9_42_2_2688Wixr_imag_half_0.v.out,46,2394,37,1386,2,3888,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,0,0,0,0,350,0,0,0,0,0,0,24,324,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
396,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.medium_submodules/weight_buffer_18_9_42_2_2688Wixr_real_half_0.v.out,46,2394,37,1386,2,3888,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,0,0,0,0,350,0,0,0,0,0,0,24,324,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
397,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.medium_submodules/weight_buffer_18_9_42_2_2688Woxr_imag_half_0.v.out,46,2394,37,1386,2,3888,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,0,0,0,0,350,0,0,0,0,0,0,24,324,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
398,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.medium_submodules/weight_buffer_18_9_42_2_2688Woxr_real_half_0.v.out,46,2394,37,1386,2,3888,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,0,0,0,0,350,0,0,0,0,0,0,24,324,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
403,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.small_submodules/abs_unit_18.v.out,11,96,10,78,0,0,0,4,0,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,0
404,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.small_submodules/addfxp_18_1.v.out,6,91,5,73,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
406,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.small_submodules/codeBlock88206_18.v.out,1145,18812,1033,16252,0,0,0,338,128,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1568,0,864,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2304,1440,0,0,0,0,0,0,6,36,0,0,0,0,0,0,0,0,0,0,0,0,0
407,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.small_submodules/codeBlock89324_18.v.out,587,9291,523,8139,0,0,0,163,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1152,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1152,576,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0
408,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.small_submodules/codeBlock98050_18.v.out,1145,18812,1033,16252,0,0,0,338,128,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1568,0,864,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2304,1440,0,0,0,0,0,0,6,36,0,0,0,0,0,0,0,0,0,0,0,0,0
409,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.small_submodules/codeBlock99168_18.v.out,587,9291,523,8139,0,0,0,163,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1152,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1152,576,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0
410,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.small_submodules/counter_30_1.v.out,7,64,4,17,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0
411,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.small_submodules/counter_31_1.v.out,7,64,4,17,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0
412,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.small_submodules/counter_41_1.v.out,7,64,4,17,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0
413,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.small_submodules/counter_41_1_32.v.out,7,64,4,17,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0
414,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.small_submodules/counter_63_1.v.out,7,64,4,17,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0
415,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.small_submodules/dft_16_top_18.v.out,1899,30990,1723,27278,0,0,0,501,128,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2720,0,864,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3456,2016,0,0,0,0,0,0,9,36,0,0,0,0,0,0,0,0,0,0,0,0,0
416,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.small_submodules/dsp_signed_mac_18_13_23_32.v.out,18,244,16,180,0,0,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,86,3,0,0,0,0,0,0,0,0,0,0,0,0,0
417,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.small_submodules/dsp_signed_mult_18x18_unit_18_18_1.v.out,22,374,20,300,0,0,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,74,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,149,0,0,0,0,0,0,0,0,0,0,0,0,0
418,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.small_submodules/dsp_signed_mult_18x18_unit_18_36_0.v.out,18,296,16,224,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,72,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,72,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
419,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.small_submodules/dual_port_ram.v.out,17,2907,9,1167,1,1728,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,590,0,0,0,0,0,0,0,576,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
421,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_add_core_18_18_9.v.out,72,1143,63,981,0,0,0,39,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,162,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,488,0,0,0,0,0,0,0,0,0,0,0,0,0
422,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_mult_core_18_1810_9_1.v.out,344,5938,325,5235,0,0,0,147,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,333,0,370,0,0,0,0,0,0,0,0,0,333,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2006,0,0,0,0,0,0,0,0,0,0,0,0,0
424,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_sub_core_18_18_9.v.out,72,1143,63,981,0,0,0,39,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,162,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,488,0,0,0,0,0,0,0,0,0,0,0,0,0
425,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.small_submodules/fp_rounding_unit_1_32_11.v.out,15,232,14,200,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,88,0,0,0,0,0,0,0,0,0,0,0,0,0
426,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.small_submodules/fp_rounding_unit_1_37_10.v.out,15,267,14,230,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,37,0,0,0,0,0,0,0,0,0,0,0,37,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,104,0,0,0,0,0,0,0,0,0,0,0,0,0
427,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.small_submodules/idft_16_top_18.v.out,1899,30990,1723,27278,0,0,0,501,128,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2720,0,864,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3456,2016,0,0,0,0,0,0,9,36,0,0,0,0,0,0,0,0,0,0,0,0,0
430,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.small_submodules/multfix_alt_dsp_18.v.out,30,514,28,442,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,72,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,72,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
432,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.small_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64.v.out,6554,106770,6031,94882,0,0,0,2094,257,0,126,2,0,0,0,0,0,0,0,0,13,0,0,0,0,0,0,0,0,0,0,0,14,0,0,0,0,0,7542,162,3208,0,0,0,0,0,0,0,0,0,1922,0,0,0,0,0,0,6912,4032,0,0,0,0,0,0,18,15059,0,0,0,0,0,0,0,0,0,0,0,0,0
435,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.small_submodules/ram_288_0_42.v.out,25,4073,17,2333,1,1728,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,590,0,0,0,0,0,0,0,576,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
436,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.small_submodules/ram_288_0_64.v.out,25,4073,17,2333,1,1728,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,590,0,0,0,0,0,0,0,576,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
437,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.small_submodules/shiftRegFIFO_2_1.v.out,6,6,6,6,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0
438,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.small_submodules/shiftRegFIFO_5_1.v.out,9,9,9,9,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0
439,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.small_submodules/shift_register_group_18_16_1.v.out,131,1491,131,1491,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,288,0,0,0,0,0,0,0,0,0,0,0,0,0
442,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.small_submodules/shift_register_group_18_16_18.v.out,403,6387,403,6387,0,0,0,288,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5184,0,0,0,0,0,0,0,0,0,0,0,0,0
443,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.small_submodules/shift_register_group_18_16_3.v.out,163,2067,163,2067,0,0,0,48,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,864,0,0,0,0,0,0,0,0,0,0,0,0,0
445,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.small_submodules/shift_register_group_18_910.v.out,156,2298,156,2298,0,0,0,90,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1620,0,0,0,0,0,0,0,0,0,0,0,0,0
446,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.small_submodules/shift_register_unit_12.v.out,7,7,7,7,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0
447,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.small_submodules/shift_register_unit_18_1.v.out,6,57,6,57,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0
448,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.small_submodules/shift_register_unit_18_10.v.out,15,219,15,219,0,0,0,10,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,180,0,0,0,0,0,0,0,0,0,0,0,0,0
449,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.small_submodules/shift_register_unit_18_14.v.out,19,291,19,291,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,252,0,0,0,0,0,0,0,0,0,0,0,0,0
450,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.small_submodules/shift_register_unit_18_18.v.out,23,363,23,363,0,0,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,324,0,0,0,0,0,0,0,0,0,0,0,0,0
451,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.small_submodules/shift_register_unit_18_3.v.out,8,93,8,93,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,54,0,0,0,0,0,0,0,0,0,0,0,0,0
452,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.small_submodules/shift_register_unit_18_6.v.out,11,147,11,147,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,108,0,0,0,0,0,0,0,0,0,0,0,0,0
453,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.small_submodules/shift_register_unit_1_2.v.out,7,7,7,7,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0
454,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.small_submodules/shift_register_unit_1_3.v.out,8,8,8,8,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
455,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.small_submodules/sigmoid_core_18_18_10_32_1.v.out,243,2571,140,1583,0,0,0,134,1,0,18,2,0,0,0,0,5,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,155,0,0,0,32,0,64,32,32,0,0,0,0,0,0,0,0,0,951,0,0,0,0,0,0,0,1,0,0,0,0,0,0,86,151,0,0,0,0,0,0,0,0,0,0,0,0,0
456,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.small_submodules/single_port_ram.v.out,9,1454,5,584,1,1728,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,295,0,0,0,0,0,0,0,288,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
459,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.small_submodules/stage2_mt_buffer_18_1_16_64_32.v.out,139,5520,100,3617,1,1728,0,58,2,0,0,0,0,0,0,4,42,0,0,0,0,0,0,0,0,0,0,0,0,0,0,96,42,0,0,0,0,0,96,0,0,0,0,0,0,0,9,0,0,0,643,0,0,0,0,0,0,0,576,0,0,0,0,0,0,1,50,0,0,0,0,2,0,0,2,0,0,0,0,0
461,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.small_submodules/stage3_X_Y_buffer_18_16_1_10_32_64.v.out,151,6071,118,4174,1,1728,0,64,2,0,0,0,0,0,0,4,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,96,28,0,0,0,32,0,96,0,0,0,0,0,0,0,6,0,0,0,925,0,0,0,0,0,0,0,576,0,0,0,0,0,0,1,46,0,0,0,0,2,0,0,2,0,0,0,0,0
463,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.small_submodules/subfxp_18_1.v.out,6,91,5,73,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
464,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.small_submodules/sum_complex_vector_unit_18_18_16_42.v.out,171,2948,104,1749,0,0,0,103,0,0,0,2,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,14,0,0,0,0,0,608,0,0,0,0,0,0,0,0,0,0,0,590,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,591,0,0,0,0,0,0,0,0,0,0,0,0,0
465,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.small_submodules/sum_complex_vector_unit_18_18_16_64.v.out,171,2948,104,1749,0,0,0,103,0,0,0,2,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,14,0,0,0,0,0,608,0,0,0,0,0,0,0,0,0,0,0,590,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,591,0,0,0,0,0,0,0,0,0,0,0,0,0
466,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.small_submodules/tanh_core_18_18_10_32_1.v.out,243,2571,140,1583,0,0,0,134,1,0,18,2,0,0,0,0,5,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,155,0,0,0,32,0,64,32,32,0,0,0,0,0,0,0,0,0,951,0,0,0,0,0,0,0,1,0,0,0,0,0,0,86,151,0,0,0,0,0,0,0,0,0,0,0,0,0
468,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.small_submodules/weight_buffer_18_16_1_64_Wic_0.v.out,31,2050,27,1180,1,1728,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,295,0,0,0,0,0,0,6,288,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
469,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.small_submodules/weight_buffer_18_16_1_64_Woc_0.v.out,31,2050,27,1180,1,1728,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,295,0,0,0,0,0,0,6,288,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
470,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.small_submodules/weight_buffer_18_16_1_64_bc_0.v.out,31,2050,27,1180,1,1728,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,295,0,0,0,0,0,0,6,288,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
471,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.small_submodules/weight_buffer_18_16_1_64_bf_0.v.out,31,2050,27,1180,1,1728,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,295,0,0,0,0,0,0,6,288,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
472,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.small_submodules/weight_buffer_18_16_1_64_bi_0.v.out,31,2050,27,1180,1,1728,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,295,0,0,0,0,0,0,6,288,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
473,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.small_submodules/weight_buffer_18_16_1_64_bo_0.v.out,31,2050,27,1180,1,1728,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,295,0,0,0,0,0,0,6,288,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
475,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.small_submodules/weight_buffer_18_9_1_64_2048_Wym_real_half_0.v.out,24,1195,20,697,1,1944,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,175,0,0,0,0,0,0,11,162,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
477,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.small_submodules/weight_buffer_18_9_42_1_2688Wcxr_real_half_0.v.out,24,1198,20,700,1,1944,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,175,0,0,0,0,0,0,12,162,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
478,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.small_submodules/weight_buffer_18_9_42_1_2688Wfxr_imag_half_0.v.out,24,1198,20,700,1,1944,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,175,0,0,0,0,0,0,12,162,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
479,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.small_submodules/weight_buffer_18_9_42_1_2688Wfxr_real_half_0.v.out,24,1198,20,700,1,1944,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,175,0,0,0,0,0,0,12,162,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
480,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.small_submodules/weight_buffer_18_9_42_1_2688Wixr_imag_half_0.v.out,24,1198,20,700,1,1944,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,175,0,0,0,0,0,0,12,162,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
481,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.small_submodules/weight_buffer_18_9_42_1_2688Wixr_real_half_0.v.out,24,1198,20,700,1,1944,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,175,0,0,0,0,0,0,12,162,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
482,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.small_submodules/weight_buffer_18_9_42_1_2688Woxr_imag_half_0.v.out,24,1198,20,700,1,1944,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,175,0,0,0,0,0,0,12,162,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
483,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.small_submodules/weight_buffer_18_9_42_1_2688Woxr_real_half_0.v.out,24,1198,20,700,1,1944,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,175,0,0,0,0,0,0,12,162,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
487,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/conv_layer_hls_submodules/FPAddSub_AlignModule.v.out,8,71,8,71,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,30,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
489,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/conv_layer_hls_submodules/FPAddSub_AlignShift2.v.out,11,63,5,57,0,0,0,17,0,0,0,0,5,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
490,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/conv_layer_hls_submodules/FPAddSub_ExceptionModule.v.out,23,61,13,51,0,0,0,15,2,0,0,5,8,0,0,0,1,0,0,0,4,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
492,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/conv_layer_hls_submodules/FPAddSub_NormalizeModule.v.out,16,116,4,56,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,82,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
494,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/conv_layer_hls_submodules/FPAddSub_NormalizeShift2.v.out,14,62,13,61,0,0,0,6,0,0,0,0,21,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,6,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
495,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/conv_layer_hls_submodules/FPAddSub_PrealignModule.v.out,30,295,16,95,0,0,0,19,64,0,0,10,20,0,0,0,2,0,0,0,4,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,128,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
540,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.medium_submodules/buffer_16_12100_buffer_init_01.v.out,29,375,21,251,1,224,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,62,0,0,0,0,0,0,46,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
541,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.medium_submodules/buffer_16_12100_buffer_init_02.v.out,29,375,21,251,1,224,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,62,0,0,0,0,0,0,46,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
542,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.medium_submodules/buffer_16_12100_buffer_init_03.v.out,29,375,21,251,1,224,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,62,0,0,0,0,0,0,46,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
543,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.medium_submodules/buffer_16_12100_buffer_init_04.v.out,29,375,21,251,1,224,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,62,0,0,0,0,0,0,46,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
544,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.medium_submodules/buffer_16_12100_buffer_init_05.v.out,29,375,21,251,1,224,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,62,0,0,0,0,0,0,46,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
545,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.medium_submodules/buffer_16_12100_buffer_init_10.v.out,29,375,21,251,1,224,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,62,0,0,0,0,0,0,46,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
546,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.medium_submodules/buffer_16_12100_buffer_init_11.v.out,29,375,21,251,1,224,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,62,0,0,0,0,0,0,46,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
547,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.medium_submodules/buffer_16_12100_buffer_init_12.v.out,29,375,21,251,1,224,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,62,0,0,0,0,0,0,46,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
548,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.medium_submodules/buffer_16_12100_buffer_init_13.v.out,29,375,21,251,1,224,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,62,0,0,0,0,0,0,46,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
549,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.medium_submodules/buffer_16_12100_buffer_init_14.v.out,29,375,21,251,1,224,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,62,0,0,0,0,0,0,46,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
550,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.medium_submodules/buffer_16_12100_buffer_init_15.v.out,29,375,21,251,1,224,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,62,0,0,0,0,0,0,46,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
551,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.medium_submodules/buffer_16_12100_buffer_init_20.v.out,29,375,21,251,1,224,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,62,0,0,0,0,0,0,46,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
552,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.medium_submodules/buffer_16_12100_buffer_init_21.v.out,29,375,21,251,1,224,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,62,0,0,0,0,0,0,46,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
553,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.medium_submodules/buffer_16_12100_buffer_init_22.v.out,29,375,21,251,1,224,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,62,0,0,0,0,0,0,46,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
554,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.medium_submodules/buffer_16_12100_buffer_init_23.v.out,29,375,21,251,1,224,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,62,0,0,0,0,0,0,46,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
555,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.medium_submodules/buffer_16_12100_buffer_init_24.v.out,29,375,21,251,1,224,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,62,0,0,0,0,0,0,46,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
556,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.medium_submodules/buffer_16_12100_buffer_init_25.v.out,29,375,21,251,1,224,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,62,0,0,0,0,0,0,46,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
557,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.medium_submodules/buffer_16_12100_buffer_init_30.v.out,29,375,21,251,1,224,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,62,0,0,0,0,0,0,46,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
558,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.medium_submodules/buffer_16_12100_buffer_init_31.v.out,29,375,21,251,1,224,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,62,0,0,0,0,0,0,46,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
559,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.medium_submodules/buffer_16_12100_buffer_init_32.v.out,29,375,21,251,1,224,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,62,0,0,0,0,0,0,46,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
560,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.medium_submodules/buffer_16_12100_buffer_init_33.v.out,29,375,21,251,1,224,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,62,0,0,0,0,0,0,46,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
561,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.medium_submodules/buffer_16_12100_buffer_init_34.v.out,29,375,21,251,1,224,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,62,0,0,0,0,0,0,46,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
562,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.medium_submodules/buffer_16_12100_buffer_init_35.v.out,29,375,21,251,1,224,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,62,0,0,0,0,0,0,46,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
565,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.medium_submodules/dsp_block_16_8_true.v.out,19,518,15,262,0,0,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,128,0,128,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,72,0,0,0,0,0,0,0,0,0,0,0,0,0,0
598,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.medium_submodules/stream_buffer_0_1.v.out,120,1250,75,763,2,448,0,73,0,0,0,0,6,0,0,4,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,192,0,0,0,0,0,0,0,2,0,0,0,205,0,0,0,0,0,0,93,64,0,0,0,0,0,0,34,32,0,0,0,0,4,0,0,4,0,0,0,0,0
599,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.medium_submodules/stream_buffer_0_2.v.out,120,1250,75,763,2,448,0,73,0,0,0,0,6,0,0,4,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,192,0,0,0,0,0,0,0,2,0,0,0,205,0,0,0,0,0,0,93,64,0,0,0,0,0,0,34,32,0,0,0,0,4,0,0,4,0,0,0,0,0
600,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.medium_submodules/stream_buffer_0_3.v.out,120,1250,75,763,2,448,0,73,0,0,0,0,6,0,0,4,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,192,0,0,0,0,0,0,0,2,0,0,0,205,0,0,0,0,0,0,93,64,0,0,0,0,0,0,34,32,0,0,0,0,4,0,0,4,0,0,0,0,0
601,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.medium_submodules/stream_buffer_1_0.v.out,120,1250,75,763,2,448,0,73,0,0,0,0,6,0,0,4,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,192,0,0,0,0,0,0,0,2,0,0,0,205,0,0,0,0,0,0,93,64,0,0,0,0,0,0,34,32,0,0,0,0,4,0,0,4,0,0,0,0,0
602,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.medium_submodules/stream_buffer_1_1.v.out,120,1250,75,763,2,448,0,73,0,0,0,0,6,0,0,4,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,192,0,0,0,0,0,0,0,2,0,0,0,205,0,0,0,0,0,0,93,64,0,0,0,0,0,0,34,32,0,0,0,0,4,0,0,4,0,0,0,0,0
603,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.medium_submodules/stream_buffer_1_2.v.out,120,1250,75,763,2,448,0,73,0,0,0,0,6,0,0,4,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,192,0,0,0,0,0,0,0,2,0,0,0,205,0,0,0,0,0,0,93,64,0,0,0,0,0,0,34,32,0,0,0,0,4,0,0,4,0,0,0,0,0
604,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.medium_submodules/stream_buffer_1_3.v.out,120,1250,75,763,2,448,0,73,0,0,0,0,6,0,0,4,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,192,0,0,0,0,0,0,0,2,0,0,0,205,0,0,0,0,0,0,93,64,0,0,0,0,0,0,34,32,0,0,0,0,4,0,0,4,0,0,0,0,0
605,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.medium_submodules/stream_buffer_2_0.v.out,120,1250,75,763,2,448,0,73,0,0,0,0,6,0,0,4,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,192,0,0,0,0,0,0,0,2,0,0,0,205,0,0,0,0,0,0,93,64,0,0,0,0,0,0,34,32,0,0,0,0,4,0,0,4,0,0,0,0,0
606,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.medium_submodules/stream_buffer_2_1.v.out,120,1250,75,763,2,448,0,73,0,0,0,0,6,0,0,4,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,192,0,0,0,0,0,0,0,2,0,0,0,205,0,0,0,0,0,0,93,64,0,0,0,0,0,0,34,32,0,0,0,0,4,0,0,4,0,0,0,0,0
607,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.medium_submodules/stream_buffer_2_2.v.out,120,1250,75,763,2,448,0,73,0,0,0,0,6,0,0,4,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,192,0,0,0,0,0,0,0,2,0,0,0,205,0,0,0,0,0,0,93,64,0,0,0,0,0,0,34,32,0,0,0,0,4,0,0,4,0,0,0,0,0
608,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.medium_submodules/stream_buffer_2_3.v.out,120,1250,75,763,2,448,0,73,0,0,0,0,6,0,0,4,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,192,0,0,0,0,0,0,0,2,0,0,0,205,0,0,0,0,0,0,93,64,0,0,0,0,0,0,34,32,0,0,0,0,4,0,0,4,0,0,0,0,0
609,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.medium_submodules/stream_buffer_3_0.v.out,120,1250,75,763,2,448,0,73,0,0,0,0,6,0,0,4,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,192,0,0,0,0,0,0,0,2,0,0,0,205,0,0,0,0,0,0,93,64,0,0,0,0,0,0,34,32,0,0,0,0,4,0,0,4,0,0,0,0,0
610,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.medium_submodules/stream_buffer_3_1.v.out,120,1250,75,763,2,448,0,73,0,0,0,0,6,0,0,4,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,192,0,0,0,0,0,0,0,2,0,0,0,205,0,0,0,0,0,0,93,64,0,0,0,0,0,0,34,32,0,0,0,0,4,0,0,4,0,0,0,0,0
611,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.medium_submodules/stream_buffer_3_2.v.out,120,1250,75,763,2,448,0,73,0,0,0,0,6,0,0,4,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,192,0,0,0,0,0,0,0,2,0,0,0,205,0,0,0,0,0,0,93,64,0,0,0,0,0,0,34,32,0,0,0,0,4,0,0,4,0,0,0,0,0
612,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.medium_submodules/stream_buffer_3_3.v.out,120,1250,75,763,2,448,0,73,0,0,0,0,6,0,0,4,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,192,0,0,0,0,0,0,0,2,0,0,0,205,0,0,0,0,0,0,93,64,0,0,0,0,0,0,34,32,0,0,0,0,4,0,0,4,0,0,0,0,0
613,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.medium_submodules/stream_buffer_4_0.v.out,120,1250,75,763,2,448,0,73,0,0,0,0,6,0,0,4,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,192,0,0,0,0,0,0,0,2,0,0,0,205,0,0,0,0,0,0,93,64,0,0,0,0,0,0,34,32,0,0,0,0,4,0,0,4,0,0,0,0,0
614,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.medium_submodules/stream_buffer_4_1.v.out,120,1250,75,763,2,448,0,73,0,0,0,0,6,0,0,4,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,192,0,0,0,0,0,0,0,2,0,0,0,205,0,0,0,0,0,0,93,64,0,0,0,0,0,0,34,32,0,0,0,0,4,0,0,4,0,0,0,0,0
615,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.medium_submodules/stream_buffer_4_2.v.out,120,1250,75,763,2,448,0,73,0,0,0,0,6,0,0,4,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,192,0,0,0,0,0,0,0,2,0,0,0,205,0,0,0,0,0,0,93,64,0,0,0,0,0,0,34,32,0,0,0,0,4,0,0,4,0,0,0,0,0
616,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.medium_submodules/stream_buffer_4_3.v.out,120,1250,75,763,2,448,0,73,0,0,0,0,6,0,0,4,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,192,0,0,0,0,0,0,0,2,0,0,0,205,0,0,0,0,0,0,93,64,0,0,0,0,0,0,34,32,0,0,0,0,4,0,0,4,0,0,0,0,0
617,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.medium_submodules/stream_buffer_5_0.v.out,120,1250,75,763,2,448,0,73,0,0,0,0,6,0,0,4,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,192,0,0,0,0,0,0,0,2,0,0,0,205,0,0,0,0,0,0,93,64,0,0,0,0,0,0,34,32,0,0,0,0,4,0,0,4,0,0,0,0,0
618,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.medium_submodules/stream_buffer_5_1.v.out,120,1250,75,763,2,448,0,73,0,0,0,0,6,0,0,4,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,192,0,0,0,0,0,0,0,2,0,0,0,205,0,0,0,0,0,0,93,64,0,0,0,0,0,0,34,32,0,0,0,0,4,0,0,4,0,0,0,0,0
619,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.medium_submodules/stream_buffer_5_2.v.out,120,1250,75,763,2,448,0,73,0,0,0,0,6,0,0,4,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,192,0,0,0,0,0,0,0,2,0,0,0,205,0,0,0,0,0,0,93,64,0,0,0,0,0,0,34,32,0,0,0,0,4,0,0,4,0,0,0,0,0
620,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.medium_submodules/stream_buffer_5_3.v.out,120,1250,75,763,2,448,0,73,0,0,0,0,6,0,0,4,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,192,0,0,0,0,0,0,0,2,0,0,0,205,0,0,0,0,0,0,93,64,0,0,0,0,0,0,34,32,0,0,0,0,4,0,0,4,0,0,0,0,0
622,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.medium_submodules/weight_cache_2048_8_0_weight_init_01.v.out,32,238,24,168,1,88,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,40,0,0,0,0,0,0,38,16,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
623,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.medium_submodules/weight_cache_2048_8_0_weight_init_02.v.out,32,238,24,168,1,88,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,40,0,0,0,0,0,0,38,16,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
624,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.medium_submodules/weight_cache_2048_8_0_weight_init_03.v.out,32,238,24,168,1,88,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,40,0,0,0,0,0,0,38,16,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
625,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.medium_submodules/weight_cache_2048_8_0_weight_init_04.v.out,32,238,24,168,1,88,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,40,0,0,0,0,0,0,38,16,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
626,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.medium_submodules/weight_cache_2048_8_0_weight_init_05.v.out,32,238,24,168,1,88,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,40,0,0,0,0,0,0,38,16,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
627,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.medium_submodules/weight_cache_2048_8_0_weight_init_20.v.out,32,238,24,168,1,88,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,40,0,0,0,0,0,0,38,16,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
628,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.medium_submodules/weight_cache_2048_8_0_weight_init_21.v.out,32,238,24,168,1,88,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,40,0,0,0,0,0,0,38,16,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
629,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.medium_submodules/weight_cache_2048_8_0_weight_init_22.v.out,32,238,24,168,1,88,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,40,0,0,0,0,0,0,38,16,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
630,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.medium_submodules/weight_cache_2048_8_0_weight_init_23.v.out,32,238,24,168,1,88,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,40,0,0,0,0,0,0,38,16,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
631,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.medium_submodules/weight_cache_2048_8_0_weight_init_24.v.out,32,238,24,168,1,88,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,40,0,0,0,0,0,0,38,16,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
632,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.medium_submodules/weight_cache_2048_8_0_weight_init_25.v.out,32,238,24,168,1,88,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,40,0,0,0,0,0,0,38,16,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
636,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.medium_submodules/winograd_transform_1.v.out,3720,53438,2138,33464,0,0,0,2517,0,0,1152,0,114,0,0,0,168,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1179,0,0,0,0,0,10803,0,896,0,0,0,0,0,0,0,0,0,7769,0,0,0,0,0,0,12085,216,0,0,0,0,0,0,2692,0,0,0,0,0,0,0,0,0,0,0,0,0,0
637,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.medium_submodules/winograd_transform_2.v.out,3720,53438,2138,33464,0,0,0,2517,0,0,1152,0,114,0,0,0,168,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1179,0,0,0,0,0,10803,0,896,0,0,0,0,0,0,0,0,0,7769,0,0,0,0,0,0,12085,216,0,0,0,0,0,0,2692,0,0,0,0,0,0,0,0,0,0,0,0,0,0
638,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.medium_submodules/winograd_transform_3.v.out,3720,53438,2138,33464,0,0,0,2517,0,0,1152,0,114,0,0,0,168,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1179,0,0,0,0,0,10803,0,896,0,0,0,0,0,0,0,0,0,7769,0,0,0,0,0,0,12085,216,0,0,0,0,0,0,2692,0,0,0,0,0,0,0,0,0,0,0,0,0,0
642,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.small_submodules/buffer_16_24200_buffer_init_01.v.out,29,382,21,256,1,240,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,64,0,0,0,0,0,0,47,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
643,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.small_submodules/buffer_16_24200_buffer_init_02.v.out,29,382,21,256,1,240,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,64,0,0,0,0,0,0,47,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
644,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.small_submodules/buffer_16_24200_buffer_init_03.v.out,29,382,21,256,1,240,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,64,0,0,0,0,0,0,47,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
645,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.small_submodules/buffer_16_24200_buffer_init_04.v.out,29,382,21,256,1,240,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,64,0,0,0,0,0,0,47,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
646,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.small_submodules/buffer_16_24200_buffer_init_05.v.out,29,382,21,256,1,240,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,64,0,0,0,0,0,0,47,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
647,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.small_submodules/buffer_16_24200_buffer_init_10.v.out,29,382,21,256,1,240,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,64,0,0,0,0,0,0,47,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
648,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.small_submodules/buffer_16_24200_buffer_init_11.v.out,29,382,21,256,1,240,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,64,0,0,0,0,0,0,47,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
649,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.small_submodules/buffer_16_24200_buffer_init_12.v.out,29,382,21,256,1,240,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,64,0,0,0,0,0,0,47,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
650,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.small_submodules/buffer_16_24200_buffer_init_13.v.out,29,382,21,256,1,240,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,64,0,0,0,0,0,0,47,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
651,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.small_submodules/buffer_16_24200_buffer_init_14.v.out,29,382,21,256,1,240,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,64,0,0,0,0,0,0,47,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
652,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.small_submodules/buffer_16_24200_buffer_init_15.v.out,29,382,21,256,1,240,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,64,0,0,0,0,0,0,47,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
654,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.small_submodules/dsp_block_16_8_false.v.out,19,518,15,262,0,0,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,128,0,128,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,72,0,0,0,0,0,0,0,0,0,0,0,0,0,0
655,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.small_submodules/dual_port_ram.v.out,17,2603,9,1047,1,2560,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,534,0,0,0,0,0,0,0,512,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
656,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.small_submodules/inverse_winograd_0.v.out,468,12700,275,7388,0,0,0,380,3,0,210,10,0,0,0,4,3,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,8,5,0,0,0,0,1322,0,0,0,0,0,0,0,0,0,0,0,4042,0,0,0,0,0,0,3523,1320,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
657,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.small_submodules/inverse_winograd_1.v.out,463,12579,270,7267,0,0,0,375,3,0,210,10,0,0,0,4,3,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,8,5,0,0,0,0,1322,0,0,0,0,0,0,0,0,0,0,0,4042,0,0,0,0,0,0,3402,1320,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
658,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.small_submodules/inverse_winograd_10.v.out,418,11490,225,6178,0,0,0,330,3,0,210,10,0,0,0,4,3,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,8,5,0,0,0,0,1322,0,0,0,0,0,0,0,0,0,0,0,4042,0,0,0,0,0,0,2313,1320,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
659,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.small_submodules/inverse_winograd_11.v.out,413,11369,220,6057,0,0,0,325,3,0,210,10,0,0,0,4,3,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,8,5,0,0,0,0,1322,0,0,0,0,0,0,0,0,0,0,0,4042,0,0,0,0,0,0,2192,1320,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
660,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.small_submodules/inverse_winograd_2.v.out,458,12458,265,7146,0,0,0,370,3,0,210,10,0,0,0,4,3,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,8,5,0,0,0,0,1322,0,0,0,0,0,0,0,0,0,0,0,4042,0,0,0,0,0,0,3281,1320,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
661,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.small_submodules/inverse_winograd_3.v.out,453,12337,260,7025,0,0,0,365,3,0,210,10,0,0,0,4,3,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,8,5,0,0,0,0,1322,0,0,0,0,0,0,0,0,0,0,0,4042,0,0,0,0,0,0,3160,1320,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
662,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.small_submodules/inverse_winograd_4.v.out,448,12216,255,6904,0,0,0,360,3,0,210,10,0,0,0,4,3,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,8,5,0,0,0,0,1322,0,0,0,0,0,0,0,0,0,0,0,4042,0,0,0,0,0,0,3039,1320,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
663,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.small_submodules/inverse_winograd_5.v.out,443,12095,250,6783,0,0,0,355,3,0,210,10,0,0,0,4,3,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,8,5,0,0,0,0,1322,0,0,0,0,0,0,0,0,0,0,0,4042,0,0,0,0,0,0,2918,1320,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
664,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.small_submodules/inverse_winograd_6.v.out,438,11974,245,6662,0,0,0,350,3,0,210,10,0,0,0,4,3,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,8,5,0,0,0,0,1322,0,0,0,0,0,0,0,0,0,0,0,4042,0,0,0,0,0,0,2797,1320,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
665,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.small_submodules/inverse_winograd_7.v.out,433,11853,240,6541,0,0,0,345,3,0,210,10,0,0,0,4,3,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,8,5,0,0,0,0,1322,0,0,0,0,0,0,0,0,0,0,0,4042,0,0,0,0,0,0,2676,1320,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
666,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.small_submodules/inverse_winograd_8.v.out,428,11732,235,6420,0,0,0,340,3,0,210,10,0,0,0,4,3,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,8,5,0,0,0,0,1322,0,0,0,0,0,0,0,0,0,0,0,4042,0,0,0,0,0,0,2555,1320,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
667,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.small_submodules/inverse_winograd_9.v.out,423,11611,230,6299,0,0,0,335,3,0,210,10,0,0,0,4,3,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,8,5,0,0,0,0,1322,0,0,0,0,0,0,0,0,0,0,0,4042,0,0,0,0,0,0,2434,1320,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
668,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.small_submodules/inverse_winograd_adder_30_3.v.out,19,574,14,409,0,0,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,165,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,198,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
669,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.small_submodules/pipelined_xor_tree_16.v.out,67,82,52,67,0,0,0,36,0,0,0,0,0,0,0,0,0,0,0,0,0,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,21,0,0,0,0,0,0,0,0,0,0,0,0,0,0
670,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.small_submodules/pooling.v.out,35,275,19,184,0,0,0,26,2,0,0,5,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,64,1,0,0,0,0,0,0,0,0,1,0,0,80,0,0,0,0,0,0,35,64,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0
675,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.small_submodules/stream_buffer_0_1.v.out,120,1278,75,781,2,480,0,73,0,0,0,0,6,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8,0,0,0,0,0,196,0,0,0,0,0,0,0,2,0,0,0,213,0,0,0,0,0,0,95,64,0,0,0,0,0,0,36,34,0,0,0,0,4,0,0,4,0,0,0,0,0
676,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.small_submodules/stream_buffer_1_0.v.out,120,1278,75,781,2,480,0,73,0,0,0,0,6,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8,0,0,0,0,0,196,0,0,0,0,0,0,0,2,0,0,0,213,0,0,0,0,0,0,95,64,0,0,0,0,0,0,36,34,0,0,0,0,4,0,0,4,0,0,0,0,0
677,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.small_submodules/stream_buffer_1_1.v.out,120,1278,75,781,2,480,0,73,0,0,0,0,6,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8,0,0,0,0,0,196,0,0,0,0,0,0,0,2,0,0,0,213,0,0,0,0,0,0,95,64,0,0,0,0,0,0,36,34,0,0,0,0,4,0,0,4,0,0,0,0,0
678,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.small_submodules/stream_buffer_2_0.v.out,120,1278,75,781,2,480,0,73,0,0,0,0,6,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8,0,0,0,0,0,196,0,0,0,0,0,0,0,2,0,0,0,213,0,0,0,0,0,0,95,64,0,0,0,0,0,0,36,34,0,0,0,0,4,0,0,4,0,0,0,0,0
679,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.small_submodules/stream_buffer_2_1.v.out,120,1278,75,781,2,480,0,73,0,0,0,0,6,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8,0,0,0,0,0,196,0,0,0,0,0,0,0,2,0,0,0,213,0,0,0,0,0,0,95,64,0,0,0,0,0,0,36,34,0,0,0,0,4,0,0,4,0,0,0,0,0
680,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.small_submodules/stream_buffer_3_0.v.out,120,1278,75,781,2,480,0,73,0,0,0,0,6,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8,0,0,0,0,0,196,0,0,0,0,0,0,0,2,0,0,0,213,0,0,0,0,0,0,95,64,0,0,0,0,0,0,36,34,0,0,0,0,4,0,0,4,0,0,0,0,0
681,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.small_submodules/stream_buffer_3_1.v.out,120,1278,75,781,2,480,0,73,0,0,0,0,6,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8,0,0,0,0,0,196,0,0,0,0,0,0,0,2,0,0,0,213,0,0,0,0,0,0,95,64,0,0,0,0,0,0,36,34,0,0,0,0,4,0,0,4,0,0,0,0,0
682,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.small_submodules/stream_buffer_4_0.v.out,120,1278,75,781,2,480,0,73,0,0,0,0,6,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8,0,0,0,0,0,196,0,0,0,0,0,0,0,2,0,0,0,213,0,0,0,0,0,0,95,64,0,0,0,0,0,0,36,34,0,0,0,0,4,0,0,4,0,0,0,0,0
683,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.small_submodules/stream_buffer_4_1.v.out,120,1278,75,781,2,480,0,73,0,0,0,0,6,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8,0,0,0,0,0,196,0,0,0,0,0,0,0,2,0,0,0,213,0,0,0,0,0,0,95,64,0,0,0,0,0,0,36,34,0,0,0,0,4,0,0,4,0,0,0,0,0
684,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.small_submodules/stream_buffer_5_0.v.out,120,1278,75,781,2,480,0,73,0,0,0,0,6,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8,0,0,0,0,0,196,0,0,0,0,0,0,0,2,0,0,0,213,0,0,0,0,0,0,95,64,0,0,0,0,0,0,36,34,0,0,0,0,4,0,0,4,0,0,0,0,0
685,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.small_submodules/stream_buffer_5_1.v.out,120,1278,75,781,2,480,0,73,0,0,0,0,6,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8,0,0,0,0,0,196,0,0,0,0,0,0,0,2,0,0,0,213,0,0,0,0,0,0,95,64,0,0,0,0,0,0,36,34,0,0,0,0,4,0,0,4,0,0,0,0,0
686,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.small_submodules/weight_cache_2048_8_0_weight_init_00.v.out,32,238,24,168,1,88,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,40,0,0,0,0,0,0,38,16,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
687,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.small_submodules/weight_cache_2048_8_0_weight_init_01.v.out,32,238,24,168,1,88,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,40,0,0,0,0,0,0,38,16,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
688,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.small_submodules/weight_cache_2048_8_0_weight_init_02.v.out,32,238,24,168,1,88,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,40,0,0,0,0,0,0,38,16,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
689,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.small_submodules/weight_cache_2048_8_0_weight_init_03.v.out,32,238,24,168,1,88,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,40,0,0,0,0,0,0,38,16,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
690,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.small_submodules/weight_cache_2048_8_0_weight_init_04.v.out,32,238,24,168,1,88,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,40,0,0,0,0,0,0,38,16,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
691,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.small_submodules/weight_cache_2048_8_0_weight_init_05.v.out,32,238,24,168,1,88,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,40,0,0,0,0,0,0,38,16,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
692,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_adder_16_20_4.v.out,49,878,34,578,0,0,0,30,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,300,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,300,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
693,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_dsp_16.v.out,51,475,15,169,0,0,0,44,0,0,0,0,4,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,42,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,256,0,0,0,0,0,0,0,0,0,0,0,0,0,0,96,0,0,0,0,0,0,0,0,0,0,0,0,0,0
695,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_1.v.out,3708,53246,2126,33272,0,0,0,2517,0,0,1152,0,114,0,0,0,168,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1179,0,0,0,0,0,10803,0,896,0,0,0,0,0,0,0,0,0,7769,0,0,0,0,0,0,12085,216,0,0,0,0,0,0,2692,0,0,0,0,0,0,0,0,0,0,0,0,0,0
697,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/eltwise_layer_submodules/FPAddSub.v.out,233,1761,150,1360,0,0,0,160,72,0,0,15,66,0,0,0,10,0,0,0,18,13,4,0,0,0,0,0,0,0,15,0,18,0,0,0,0,0,189,23,0,0,0,0,0,0,0,0,0,0,173,43,0,0,0,0,0,0,0,0,0,0,0,0,0,157,0,0,13,0,0,0,0,0,0,0,0,0,0,0
698,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/eltwise_layer_submodules/FPAddSub_AlignModule.v.out,8,71,8,71,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,30,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
699,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/eltwise_layer_submodules/FPAddSub_AlignShift1.v.out,11,114,9,112,0,0,0,11,1,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,11,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
700,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/eltwise_layer_submodules/FPAddSub_AlignShift2.v.out,11,63,5,57,0,0,0,17,0,0,0,0,5,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
701,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/eltwise_layer_submodules/FPAddSub_ExceptionModule.v.out,23,61,13,51,0,0,0,15,2,0,0,5,8,0,0,0,1,0,0,0,4,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
702,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/eltwise_layer_submodules/FPAddSub_ExecutionModule.v.out,13,84,10,49,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,17,17,0,0,0,0,0,0,0,0,0,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
703,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/eltwise_layer_submodules/FPAddSub_NormalizeModule.v.out,16,116,4,56,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,82,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
704,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/eltwise_layer_submodules/FPAddSub_NormalizeShift1.v.out,26,175,7,140,0,0,0,41,3,0,0,0,10,0,0,0,4,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8,21,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,13,0,0,0,0,0,0,0,0,0,0,0
705,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/eltwise_layer_submodules/FPAddSub_NormalizeShift2.v.out,14,62,13,61,0,0,0,6,0,0,0,0,21,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,6,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
706,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/eltwise_layer_submodules/FPAddSub_PrealignModule.v.out,30,295,16,95,0,0,0,19,64,0,0,10,20,0,0,0,2,0,0,0,4,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,128,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
707,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/eltwise_layer_submodules/FPAddSub_RoundModule.v.out,36,130,20,78,0,0,0,22,2,0,0,0,0,0,0,0,0,0,0,0,7,5,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,38,0,0,0,0,0,0,0,0,0,0,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
709,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/eltwise_layer_submodules/FPMult_ExecuteModule.v.out,15,103,12,95,0,0,0,7,0,0,0,0,10,0,0,0,0,0,0,0,1,1,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,0,0,0,0,10,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
711,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/eltwise_layer_submodules/FPMult_PrepModule.v.out,23,86,14,77,0,0,0,15,0,0,0,10,20,0,0,0,2,0,0,0,4,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,22,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
712,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/eltwise_layer_submodules/FPMult_RoundModule.v.out,12,90,12,90,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,28,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
718,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/eltwise_layer_submodules/ram.v.out,42,1149,10,317,1,16384,0,48,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,192,0,0,0,0,0,0,0,0,0,0,0,392,0,0,0,0,0,0,128,0,0,0,0,0,0,0,0,0,0,0,0,0,8,0,0,8,0,0,0,0,0
721,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/eltwise_layer_submodules/seq_sub.v.out,242,1875,159,1474,0,0,0,163,72,0,0,15,66,0,0,0,10,0,0,0,18,13,4,0,0,0,0,0,0,0,15,0,18,0,0,0,0,0,189,23,0,0,0,0,0,0,0,0,0,0,173,43,0,0,0,0,0,0,0,0,0,0,0,0,0,205,0,0,13,0,0,0,0,0,0,0,0,0,0,0
727,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/gemm_layer_submodules/FPMult_16.v.out,86,741,72,660,0,0,0,33,0,0,0,10,30,0,0,0,2,0,0,0,5,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,70,22,0,0,0,0,0,0,0,0,0,38,0,0,0,0,0,0,0,0,0,0,0,0,0,0,175,0,0,0,0,0,0,0,0,0,0,0,0,0,0
728,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/gemm_layer_submodules/FPMult_ExecuteModule.v.out,15,103,12,95,0,0,0,7,0,0,0,0,10,0,0,0,0,0,0,0,1,1,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,0,0,0,0,10,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
729,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/gemm_layer_submodules/FPMult_NormalizeModule.v.out,9,119,7,55,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,70,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
730,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/gemm_layer_submodules/FPMult_PrepModule.v.out,23,86,14,77,0,0,0,15,0,0,0,10,20,0,0,0,2,0,0,0,4,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,22,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
731,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/gemm_layer_submodules/FPMult_RoundModule.v.out,12,90,12,90,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,28,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
746,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/lstm_submodules/qadd2.v.out,3,48,3,48,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
748,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/lstm_submodules/signedmul.v.out,21,278,14,181,0,0,0,20,48,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,48,0,32,0,0,0,0,0,0,0,0,0,48,0,0,0,0,0,0,66,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0
753,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/lstm_submodules/vecmat_add_h.v.out,272,5330,272,5330,0,0,0,80,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1008,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,272,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
764,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/softmax_submodules/FPAddSub_16.v.out,233,1761,150,1360,0,0,0,160,72,0,0,15,66,0,0,0,10,0,0,0,18,13,4,0,0,0,0,0,0,0,15,0,18,0,0,0,0,0,189,23,0,0,0,0,0,0,0,0,0,0,173,43,0,0,0,0,0,0,0,0,0,0,0,0,0,157,0,0,13,0,0,0,0,0,0,0,0,0,0,0
765,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/softmax_submodules/FPAddSub_AlignModule.v.out,8,71,8,71,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,30,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
766,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/softmax_submodules/FPAddSub_AlignShift1.v.out,11,114,9,112,0,0,0,11,1,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,11,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
767,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/softmax_submodules/FPAddSub_AlignShift2.v.out,11,63,5,57,0,0,0,17,0,0,0,0,5,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
768,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/softmax_submodules/FPAddSub_ExceptionModule.v.out,23,61,13,51,0,0,0,15,2,0,0,5,8,0,0,0,1,0,0,0,4,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
769,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/softmax_submodules/FPAddSub_ExecutionModule.v.out,13,84,10,49,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,17,17,0,0,0,0,0,0,0,0,0,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
770,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/softmax_submodules/FPAddSub_NormalizeModule.v.out,16,116,4,56,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,82,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
771,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/softmax_submodules/FPAddSub_NormalizeShift1.v.out,26,175,7,140,0,0,0,41,3,0,0,0,10,0,0,0,4,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8,21,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,13,0,0,0,0,0,0,0,0,0,0,0
772,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/softmax_submodules/FPAddSub_NormalizeShift2.v.out,14,62,13,61,0,0,0,6,0,0,0,0,21,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,6,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
773,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/softmax_submodules/FPAddSub_PrealignModule.v.out,30,295,16,95,0,0,0,19,64,0,0,10,20,0,0,0,2,0,0,0,4,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,128,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
774,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/softmax_submodules/FPAddSub_RoundModule.v.out,36,130,20,78,0,0,0,22,2,0,0,0,0,0,0,0,0,0,0,0,7,5,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,38,0,0,0,0,0,0,0,0,0,0,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
776,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/softmax_submodules/FPMult_16.v.out,86,741,72,660,0,0,0,33,0,0,0,10,30,0,0,0,2,0,0,0,5,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,70,22,0,0,0,0,0,0,0,0,0,38,0,0,0,0,0,0,0,0,0,0,0,0,0,0,175,0,0,0,0,0,0,0,0,0,0,0,0,0,0
777,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/softmax_submodules/FPMult_ExecuteModule.v.out,15,103,12,95,0,0,0,7,0,0,0,0,10,0,0,0,0,0,0,0,1,1,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,0,0,0,0,10,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
778,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/softmax_submodules/FPMult_NormalizeModule.v.out,9,119,7,55,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,70,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
779,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/softmax_submodules/FPMult_PrepModule.v.out,23,86,14,77,0,0,0,15,0,0,0,10,20,0,0,0,2,0,0,0,4,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,22,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
780,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/softmax_submodules/FPMult_RoundModule.v.out,12,90,12,90,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,28,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
782,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/softmax_submodules/LUT1.v.out,34,53,2,21,0,0,0,33,0,0,0,0,0,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,155,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
797,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/softmax_submodules/mode6_sub.v.out,1947,14850,1283,11642,0,0,0,1280,576,0,0,120,528,0,0,0,80,0,0,0,144,104,32,0,0,0,0,0,0,0,120,0,144,0,0,0,0,0,1512,184,0,0,0,0,0,0,0,0,0,0,1384,344,0,0,0,0,0,0,0,0,0,0,0,0,0,1256,0,0,104,0,0,0,0,0,0,0,0,0,0,0
798,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/softmax_submodules/mode7_exp.v.out,3484,25660,2108,19852,0,0,0,2200,840,0,0,216,768,0,0,0,264,0,0,0,184,136,40,0,128,128,0,0,0,0,120,0,3168,0,0,0,0,256,1864,1000,176,0,0,0,0,0,0,0,0,0,2328,600,0,0,0,0,0,0,0,0,0,0,0,0,0,2656,768,0,104,0,0,0,0,0,0,0,0,0,0,0
807,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/spmv_submodules/dpram.v.out,17,363,9,151,1,32768,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,86,0,0,0,0,0,0,0,64,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
812,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/test_submodules/FPMult_16.v.out,86,741,72,660,0,0,0,33,0,0,0,10,30,0,0,0,2,0,0,0,5,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,70,22,0,0,0,0,0,0,0,0,0,38,0,0,0,0,0,0,0,0,0,0,0,0,0,0,175,0,0,0,0,0,0,0,0,0,0,0,0,0,0
813,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/test_submodules/FPMult_ExecuteModule.v.out,15,103,12,95,0,0,0,7,0,0,0,0,10,0,0,0,0,0,0,0,1,1,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,0,0,0,0,10,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
814,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/test_submodules/FPMult_NormalizeModule.v.out,9,119,7,55,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,70,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
815,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/test_submodules/FPMult_PrepModule.v.out,23,86,14,77,0,0,0,15,0,0,0,10,20,0,0,0,2,0,0,0,4,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,22,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
816,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/test_submodules/FPMult_RoundModule.v.out,12,90,12,90,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,28,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
817,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/test_submodules/dot_product_16_8_30_4.v.out,67,1480,59,968,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,256,0,256,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,289,0,0,0,0,0,0,0,0,0,0,0,0,0,0
818,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/test_submodules/dsp_block_16_8.v.out,19,518,15,262,0,0,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,128,0,128,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,72,0,0,0,0,0,0,0,0,0,0,0,0,0,0
819,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/test_submodules/seq_mul.v.out,95,855,81,774,0,0,0,36,0,0,0,10,30,0,0,0,2,0,0,0,5,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,70,22,0,0,0,0,0,0,0,0,0,38,0,0,0,0,0,0,0,0,0,0,0,0,0,0,223,0,0,0,0,0,0,0,0,0,0,0,0,0,0
821,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/FPAddSub.v.out,225,1688,145,1306,0,0,0,151,68,0,0,15,67,0,0,0,12,0,0,0,15,13,4,0,0,0,0,0,0,0,15,0,24,0,0,0,0,0,189,23,0,0,0,0,0,0,0,0,0,0,503,56,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
822,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/FPAddSub_AlignModule.v.out,8,71,8,71,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,30,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
823,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/FPAddSub_AlignShift1.v.out,12,74,6,68,0,0,0,18,0,0,0,0,5,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,11,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
824,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/FPAddSub_AlignShift2.v.out,11,63,5,57,0,0,0,17,0,0,0,0,5,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
825,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/FPAddSub_ExceptionModule.v.out,23,61,13,51,0,0,0,15,2,0,0,5,8,0,0,0,1,0,0,0,4,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
826,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/FPAddSub_ExecutionModule.v.out,12,79,9,44,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,17,17,0,0,0,0,0,0,0,0,0,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
827,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/FPAddSub_NormalizeModule.v.out,16,116,4,56,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,82,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
828,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/FPAddSub_NormalizeShift1.v.out,19,152,7,140,0,0,0,20,0,0,0,0,8,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,34,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
829,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/FPAddSub_NormalizeShift2.v.out,14,62,13,61,0,0,0,6,0,0,0,0,21,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,6,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
830,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/FPAddSub_PrealignModule.v.out,30,295,16,95,0,0,0,19,64,0,0,10,20,0,0,0,2,0,0,0,4,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,128,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
831,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/FPAddSub_RoundModule.v.out,35,124,19,72,0,0,0,22,2,0,0,0,0,0,0,0,0,0,0,0,7,5,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,38,0,0,0,0,0,0,0,0,0,0,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
832,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/FPMult_16.v.out,85,741,71,660,0,0,0,32,0,0,0,10,30,0,0,0,2,0,0,0,5,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,64,22,0,0,0,0,0,0,0,0,0,203,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
833,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/FPMult_ExecuteModule.v.out,15,103,12,95,0,0,0,7,0,0,0,0,10,0,0,0,0,0,0,0,1,1,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,0,0,0,0,10,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
834,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/FPMult_NormalizeModule.v.out,8,114,6,50,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,64,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
835,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/FPMult_PrepModule.v.out,23,86,14,77,0,0,0,15,0,0,0,10,20,0,0,0,2,0,0,0,4,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,22,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
836,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/FPMult_RoundModule.v.out,12,90,12,90,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,28,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
837,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_Block_entry_proc_proc.v.out,16,61,14,59,0,0,0,9,1,0,0,0,2,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0
838,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_Block_entry_proc_proc491.v.out,16,61,14,59,0,0,0,9,1,0,0,0,2,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0
839,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_Block_entry_proc_proc492.v.out,16,61,14,59,0,0,0,9,1,0,0,0,2,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0
840,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_Block_entry_proc_proc493.v.out,16,61,14,59,0,0,0,9,1,0,0,0,2,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0
841,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_Block_entry_proc_proc498.v.out,16,61,14,59,0,0,0,9,1,0,0,0,2,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0
842,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_Block_entry_proc_proc499.v.out,16,61,14,59,0,0,0,9,1,0,0,0,2,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0
843,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_Block_entry_proc_proc500.v.out,16,61,14,59,0,0,0,9,1,0,0,0,2,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0
844,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_Block_entry_proc_proc501.v.out,16,61,14,59,0,0,0,9,1,0,0,0,2,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0
845,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_Block_entry_proc_proc506.v.out,16,61,14,59,0,0,0,9,1,0,0,0,2,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0
846,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_Block_entry_proc_proc512.v.out,16,61,14,59,0,0,0,9,1,0,0,0,2,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0
847,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_Block_entry_proc_proc513.v.out,16,61,14,59,0,0,0,9,1,0,0,0,2,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0
848,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_Block_entry_proc_proc514.v.out,16,61,14,59,0,0,0,9,1,0,0,0,2,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0
849,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_Block_entry_proc_proc515.v.out,16,61,14,59,0,0,0,9,1,0,0,0,2,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0
850,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_Block_entry_proc_proc520.v.out,16,61,14,59,0,0,0,9,1,0,0,0,2,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0
851,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_Block_entry_proc_proc521.v.out,16,61,14,59,0,0,0,9,1,0,0,0,2,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0
852,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_Block_entry_proc_proc522.v.out,16,61,14,59,0,0,0,9,1,0,0,0,2,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0
853,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_Block_entry_proc_proc523.v.out,16,61,14,59,0,0,0,9,1,0,0,0,2,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0
854,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_Block_entry_proc_proc528.v.out,16,61,14,59,0,0,0,9,1,0,0,0,2,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0
855,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_Block_entry_proc_proc534.v.out,16,61,14,59,0,0,0,9,1,0,0,0,2,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0
856,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_Block_entry_proc_proc535.v.out,16,61,14,59,0,0,0,9,1,0,0,0,2,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0
857,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_Block_entry_proc_proc536.v.out,16,61,14,59,0,0,0,9,1,0,0,0,2,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0
858,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_Block_entry_proc_proc537.v.out,16,61,14,59,0,0,0,9,1,0,0,0,2,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0
859,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_Block_entry_proc_proc542.v.out,16,61,14,59,0,0,0,9,1,0,0,0,2,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0
860,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_Block_entry_proc_proc543.v.out,16,61,14,59,0,0,0,9,1,0,0,0,2,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0
861,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_Block_entry_proc_proc544.v.out,16,61,14,59,0,0,0,9,1,0,0,0,2,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0
862,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_Block_entry_proc_proc545.v.out,16,61,14,59,0,0,0,9,1,0,0,0,2,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0
863,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_Block_entry_proc_proc550.v.out,16,61,14,59,0,0,0,9,1,0,0,0,2,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0
864,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_Block_entry_proc_proc556.v.out,16,61,14,59,0,0,0,9,1,0,0,0,2,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0
865,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_Block_entry_proc_proc557.v.out,16,61,14,59,0,0,0,9,1,0,0,0,2,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0
866,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_Block_entry_proc_proc558.v.out,16,61,14,59,0,0,0,9,1,0,0,0,2,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0
867,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_Block_entry_proc_proc559.v.out,16,61,14,59,0,0,0,9,1,0,0,0,2,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0
868,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_Block_entry_proc_proc565.v.out,16,61,14,59,0,0,0,9,1,0,0,0,2,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0
869,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_Block_entry_proc_proc566.v.out,16,61,14,59,0,0,0,9,1,0,0,0,2,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0
870,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_Block_entry_proc_proc567.v.out,16,61,14,59,0,0,0,9,1,0,0,0,2,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0
871,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_Block_entry_proc_proc568.v.out,16,61,14,59,0,0,0,9,1,0,0,0,2,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0
872,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_Block_entry_proc_proc573.v.out,16,61,14,59,0,0,0,9,1,0,0,0,2,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0
873,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_Block_entry_proc_proc574.v.out,16,61,14,59,0,0,0,9,1,0,0,0,2,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0
895,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47680_accum2_out_0_memcore.v.out,37,331,23,155,1,256,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,84,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
896,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47680_accum2_out_0_memcore_ram.v.out,25,253,11,77,1,256,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,84,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
917,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47866_accum1_out_0.v.out,184,1129,104,683,2,1024,0,122,1,0,0,0,2,0,0,8,9,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,11,1,0,0,384,0,0,0,0,0,0,0,64,0,0,0,0,0,0,2,40,0,0,0,0,4,0,0,4,0,0,0,0,0
918,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47866_accum1_out_0_memcore.v.out,37,339,23,159,1,512,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,88,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
919,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47866_accum1_out_0_memcore_ram.v.out,25,259,11,79,1,512,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,88,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
920,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47866_accum2_out_0.v.out,167,899,96,523,2,256,0,107,1,0,0,0,2,0,0,6,7,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,10,1,0,0,310,0,0,0,0,0,0,0,32,0,0,0,0,0,0,2,23,0,0,0,0,2,0,0,4,0,0,0,0,0
921,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47866_accum2_out_0_memcore.v.out,34,275,21,119,1,128,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,80,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,2,0,0,0,0,0
922,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47866_accum2_out_0_memcore_ram.v.out,23,215,10,59,1,128,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,80,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,2,0,0,0,0,0
923,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47866_ifmap_vec_0.v.out,92,521,51,294,1,4608,0,53,0,0,0,0,2,0,0,4,5,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,7,1,0,0,112,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,6,0,0,0,0,2,0,0,2,0,0,0,0,0
924,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47866_ifmap_vec_0_memcore.v.out,37,371,23,175,1,4608,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,104,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
925,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47866_ifmap_vec_0_memcore_ram.v.out,25,283,11,87,1,4608,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,104,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
929,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47866_l2_products_0.v.out,155,863,89,563,2,2048,0,102,1,0,0,0,2,0,0,8,9,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,11,1,0,0,268,0,0,0,0,0,0,0,64,0,0,0,0,0,0,2,40,0,0,0,0,4,0,0,2,0,0,0,0,0
930,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47866_l2_products_0_memcore.v.out,27,237,19,129,1,1024,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,46,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,1,0,0,0,0,0
931,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47866_l2_products_0_memcore_ram.v.out,17,172,9,64,1,1024,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,46,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,1,0,0,0,0,0
932,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47866_products_0_0.v.out,155,903,89,595,2,4608,0,102,1,0,0,0,2,0,0,8,9,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,11,1,0,0,284,0,0,0,0,0,0,0,64,0,0,0,0,0,0,2,40,0,0,0,0,4,0,0,2,0,0,0,0,0
933,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47866_products_0_0_memcore.v.out,27,249,19,137,1,2304,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,50,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,1,0,0,0,0,0
934,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47866_products_0_0_memcore_ram.v.out,17,180,9,68,1,2304,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,50,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,1,0,0,0,0,0
936,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47956_accum1_out_0.v.out,167,923,96,539,2,512,0,107,1,0,0,0,2,0,0,6,7,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,10,1,0,0,322,0,0,0,0,0,0,0,32,0,0,0,0,0,0,2,23,0,0,0,0,2,0,0,4,0,0,0,0,0
937,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47956_accum1_out_0_memcore.v.out,34,283,21,123,1,256,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,84,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,2,0,0,0,0,0
938,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47956_accum1_out_0_memcore_ram.v.out,23,221,10,61,1,256,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,84,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,2,0,0,0,0,0
939,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47956_ifmap_vec_0.v.out,92,521,51,294,1,4608,0,53,0,0,0,0,2,0,0,4,5,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,7,1,0,0,112,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,6,0,0,0,0,2,0,0,2,0,0,0,0,0
940,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47956_ifmap_vec_0_memcore.v.out,37,371,23,175,1,4608,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,104,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
941,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47956_ifmap_vec_0_memcore_ram.v.out,25,283,11,87,1,4608,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,104,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
942,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47956_products_0_0.v.out,155,903,89,595,2,4608,0,102,1,0,0,0,2,0,0,8,9,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,11,1,0,0,284,0,0,0,0,0,0,0,64,0,0,0,0,0,0,2,40,0,0,0,0,4,0,0,2,0,0,0,0,0
943,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47956_products_0_0_memcore.v.out,27,249,19,137,1,2304,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,50,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,1,0,0,0,0,0
944,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47956_products_0_0_memcore_ram.v.out,17,180,9,68,1,2304,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,50,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,1,0,0,0,0,0
946,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48049_accum1_out_0.v.out,184,1129,104,683,2,1024,0,122,1,0,0,0,2,0,0,8,9,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,11,1,0,0,384,0,0,0,0,0,0,0,64,0,0,0,0,0,0,2,40,0,0,0,0,4,0,0,4,0,0,0,0,0
947,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48049_accum1_out_0_memcore.v.out,37,339,23,159,1,512,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,88,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
948,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48049_accum1_out_0_memcore_ram.v.out,25,259,11,79,1,512,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,88,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
949,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48049_accum2_out_0.v.out,167,899,96,523,2,256,0,107,1,0,0,0,2,0,0,6,7,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,10,1,0,0,310,0,0,0,0,0,0,0,32,0,0,0,0,0,0,2,23,0,0,0,0,2,0,0,4,0,0,0,0,0
950,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48049_accum2_out_0_memcore.v.out,34,275,21,119,1,128,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,80,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,2,0,0,0,0,0
951,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48049_accum2_out_0_memcore_ram.v.out,23,215,10,59,1,128,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,80,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,2,0,0,0,0,0
955,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48049_l2_partial_sums_0.v.out,167,899,96,523,2,256,0,107,1,0,0,0,2,0,0,6,7,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,10,1,0,0,310,0,0,0,0,0,0,0,32,0,0,0,0,0,0,2,23,0,0,0,0,2,0,0,4,0,0,0,0,0
956,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48049_l2_partial_sums_0_memcore.v.out,34,275,21,119,1,128,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,80,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,2,0,0,0,0,0
957,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48049_l2_partial_sums_0_memcore_ram.v.out,23,215,10,59,1,128,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,80,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,2,0,0,0,0,0
965,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48139_accum1_out_0.v.out,184,1105,104,667,2,512,0,122,1,0,0,0,2,0,0,8,9,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,11,1,0,0,372,0,0,0,0,0,0,0,64,0,0,0,0,0,0,2,40,0,0,0,0,4,0,0,4,0,0,0,0,0
966,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48139_accum1_out_0_memcore.v.out,37,331,23,155,1,256,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,84,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
967,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48139_accum1_out_0_memcore_ram.v.out,25,253,11,77,1,256,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,84,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
968,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48139_accum2_out_0.v.out,92,461,51,254,1,256,0,53,0,0,0,0,2,0,0,4,5,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,7,1,0,0,92,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,6,0,0,0,0,2,0,0,2,0,0,0,0,0
969,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48139_accum2_out_0_memcore.v.out,37,331,23,155,1,256,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,84,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
970,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48139_accum2_out_0_memcore_ram.v.out,25,253,11,77,1,256,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,84,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
971,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48139_ifmap_vec_0.v.out,92,509,51,286,1,2304,0,53,0,0,0,0,2,0,0,4,5,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,7,1,0,0,108,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,6,0,0,0,0,2,0,0,2,0,0,0,0,0
972,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48139_ifmap_vec_0_memcore.v.out,37,363,23,171,1,2304,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,100,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
973,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48139_ifmap_vec_0_memcore_ram.v.out,25,277,11,85,1,2304,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,100,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
974,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48139_products_0_0.v.out,155,883,89,579,2,2304,0,102,1,0,0,0,2,0,0,8,9,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,11,1,0,0,276,0,0,0,0,0,0,0,64,0,0,0,0,0,0,2,40,0,0,0,0,4,0,0,2,0,0,0,0,0
975,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48139_products_0_0_memcore.v.out,27,243,19,133,1,1152,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,48,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,1,0,0,0,0,0
976,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48139_products_0_0_memcore_ram.v.out,17,176,9,66,1,1152,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,48,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,1,0,0,0,0,0
978,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_accum1_out_0.v.out,184,1129,104,683,2,1024,0,122,1,0,0,0,2,0,0,8,9,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,11,1,0,0,384,0,0,0,0,0,0,0,64,0,0,0,0,0,0,2,40,0,0,0,0,4,0,0,4,0,0,0,0,0
979,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_accum1_out_0_memcore.v.out,37,339,23,159,1,512,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,88,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
980,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_accum1_out_0_memcore_ram.v.out,25,259,11,79,1,512,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,88,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
997,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48322_accum1_out_0.v.out,184,1105,104,667,2,512,0,122,1,0,0,0,2,0,0,8,9,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,11,1,0,0,372,0,0,0,0,0,0,0,64,0,0,0,0,0,0,2,40,0,0,0,0,4,0,0,4,0,0,0,0,0
998,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48322_accum1_out_0_memcore.v.out,37,331,23,155,1,256,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,84,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
999,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48322_accum1_out_0_memcore_ram.v.out,25,253,11,77,1,256,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,84,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
1000,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48322_accum2_out_0.v.out,92,461,51,254,1,256,0,53,0,0,0,0,2,0,0,4,5,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,7,1,0,0,92,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,6,0,0,0,0,2,0,0,2,0,0,0,0,0
1001,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48322_accum2_out_0_memcore.v.out,37,331,23,155,1,256,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,84,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
1002,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48322_accum2_out_0_memcore_ram.v.out,25,253,11,77,1,256,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,84,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
1003,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48322_ifmap_vec_0.v.out,92,509,51,286,1,2304,0,53,0,0,0,0,2,0,0,4,5,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,7,1,0,0,108,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,6,0,0,0,0,2,0,0,2,0,0,0,0,0
1004,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48322_ifmap_vec_0_memcore.v.out,37,363,23,171,1,2304,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,100,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
1005,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48322_ifmap_vec_0_memcore_ram.v.out,25,277,11,85,1,2304,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,100,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
1006,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48322_products_0_0.v.out,155,883,89,579,2,2304,0,102,1,0,0,0,2,0,0,8,9,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,11,1,0,0,276,0,0,0,0,0,0,0,64,0,0,0,0,0,0,2,40,0,0,0,0,4,0,0,2,0,0,0,0,0
1007,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48322_products_0_0_memcore.v.out,27,243,19,133,1,1152,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,48,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,1,0,0,0,0,0
1008,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48322_products_0_0_memcore_ram.v.out,17,176,9,66,1,1152,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,48,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,1,0,0,0,0,0
1010,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0.v.out,167,899,96,523,2,256,0,107,1,0,0,0,2,0,0,6,7,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,10,1,0,0,310,0,0,0,0,0,0,0,32,0,0,0,0,0,0,2,23,0,0,0,0,2,0,0,4,0,0,0,0,0
1011,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore.v.out,34,275,21,119,1,128,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,80,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,2,0,0,0,0,0
1012,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462_accum1_out_0_memcore_ram.v.out,23,215,10,59,1,128,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,80,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,2,0,0,0,0,0
1023,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0.v.out,167,899,96,523,2,256,0,107,1,0,0,0,2,0,0,6,7,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,10,1,0,0,310,0,0,0,0,0,0,0,32,0,0,0,0,0,0,2,23,0,0,0,0,2,0,0,4,0,0,0,0,0
1024,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0_memcore.v.out,34,275,21,119,1,128,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,80,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,2,0,0,0,0,0
1025,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_accum1_out_0_memcore_ram.v.out,23,215,10,59,1,128,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,80,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,2,0,0,0,0,0
1036,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.v.out,184,1081,104,651,2,256,0,122,1,0,0,0,2,0,0,8,9,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,11,1,0,0,360,0,0,0,0,0,0,0,64,0,0,0,0,0,0,2,40,0,0,0,0,4,0,0,4,0,0,0,0,0
1037,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore.v.out,37,323,23,151,1,128,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,80,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
1038,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore_ram.v.out,25,247,11,75,1,128,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,80,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
1042,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.v.out,155,843,89,547,2,1024,0,102,1,0,0,0,2,0,0,8,9,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,11,1,0,0,260,0,0,0,0,0,0,0,64,0,0,0,0,0,0,2,40,0,0,0,0,4,0,0,2,0,0,0,0,0
1043,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore.v.out,27,231,19,125,1,512,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,44,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,1,0,0,0,0,0
1044,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore_ram.v.out,17,168,9,62,1,512,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,44,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,1,0,0,0,0,0
1062,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w16_d2_S.v.out,53,240,24,145,0,0,0,37,3,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,16,0,0,0,0,0,0,32,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1063,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w16_d2_S_shiftReg.v.out,8,68,7,67,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1064,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w16_d2_S_x.v.out,53,240,24,145,0,0,0,37,3,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,16,0,0,0,0,0,0,32,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1065,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w16_d2_S_x0.v.out,53,240,24,145,0,0,0,37,3,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,16,0,0,0,0,0,0,32,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1066,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w16_d2_S_x0_shiftReg.v.out,8,68,7,67,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1067,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w16_d2_S_x1.v.out,53,240,24,145,0,0,0,37,3,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,16,0,0,0,0,0,0,32,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1068,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w16_d2_S_x1_shiftReg.v.out,8,68,7,67,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1069,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w16_d2_S_x2.v.out,53,240,24,145,0,0,0,37,3,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,16,0,0,0,0,0,0,32,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1070,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w16_d2_S_x2_shiftReg.v.out,8,68,7,67,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1071,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w16_d2_S_x3.v.out,53,240,24,145,0,0,0,37,3,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,16,0,0,0,0,0,0,32,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1072,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w16_d2_S_x3_shiftReg.v.out,8,68,7,67,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1073,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w16_d2_S_x4.v.out,53,240,24,145,0,0,0,37,3,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,16,0,0,0,0,0,0,32,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1074,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w16_d2_S_x4_shiftReg.v.out,8,68,7,67,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1075,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w16_d2_S_x5.v.out,53,240,24,145,0,0,0,37,3,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,16,0,0,0,0,0,0,32,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1076,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w16_d2_S_x5_shiftReg.v.out,8,68,7,67,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1077,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w16_d2_S_x6.v.out,53,240,24,145,0,0,0,37,3,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,16,0,0,0,0,0,0,32,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1078,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w16_d2_S_x6_shiftReg.v.out,8,68,7,67,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1079,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w16_d2_S_x7.v.out,53,240,24,145,0,0,0,37,3,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,16,0,0,0,0,0,0,32,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1080,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w16_d2_S_x7_shiftReg.v.out,8,68,7,67,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1081,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w16_d2_S_x8.v.out,53,240,24,145,0,0,0,37,3,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,16,0,0,0,0,0,0,32,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1082,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w16_d2_S_x8_shiftReg.v.out,8,68,7,67,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1083,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w16_d2_S_x9.v.out,53,240,24,145,0,0,0,37,3,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,16,0,0,0,0,0,0,32,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1084,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w16_d2_S_x9_shiftReg.v.out,8,68,7,67,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1085,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w16_d2_S_x_shiftReg.v.out,8,68,7,67,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1090,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w1_d11_S_x.v.out,72,160,33,43,0,0,0,56,2,0,0,4,2,0,0,2,73,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,105,2,0,0,0,0,5,5,0,0,0,0,0,0,2,0,0,0,17,1,0,0,0,0,0,0,11,0,0,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0
1091,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w1_d11_S_x0.v.out,72,160,33,43,0,0,0,56,2,0,0,4,2,0,0,2,73,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,105,2,0,0,0,0,5,5,0,0,0,0,0,0,2,0,0,0,17,1,0,0,0,0,0,0,11,0,0,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0
1092,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w1_d11_S_x0_shiftReg.v.out,26,29,16,19,0,0,0,22,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,36,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1093,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w1_d11_S_x_shiftReg.v.out,26,29,16,19,0,0,0,22,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,36,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1100,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w1_d9_S_x.v.out,68,156,31,41,0,0,0,52,2,0,0,4,2,0,0,2,73,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,97,2,0,0,0,0,5,5,0,0,0,0,0,0,2,0,0,0,17,1,0,0,0,0,0,0,9,0,0,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0
1101,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w1_d9_S_x_shiftReg.v.out,22,25,14,17,0,0,0,18,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,28,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1108,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w4_d10_S_x.v.out,70,206,32,90,0,0,0,54,2,0,0,4,2,0,0,2,73,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,101,2,0,0,0,0,5,5,0,0,0,0,0,0,2,0,0,0,17,4,0,0,0,0,0,0,40,0,0,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0
1109,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w4_d10_S_x_shiftReg.v.out,24,63,15,54,0,0,0,20,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,40,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1110,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w4_d2_S.v.out,53,144,24,49,0,0,0,37,3,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,4,0,0,0,0,0,0,8,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1111,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w4_d2_S_shiftReg.v.out,8,20,7,19,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1112,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w4_d2_S_x.v.out,53,144,24,49,0,0,0,37,3,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,4,0,0,0,0,0,0,8,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1113,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w4_d2_S_x_shiftReg.v.out,8,20,7,19,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1118,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w4_d8_S_x.v.out,67,190,30,79,0,0,0,51,2,0,0,4,2,0,0,2,71,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,89,2,0,0,0,0,4,4,0,0,0,0,0,0,2,0,0,0,14,4,0,0,0,0,0,0,32,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1119,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w4_d8_S_x0.v.out,67,190,30,79,0,0,0,51,2,0,0,4,2,0,0,2,71,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,89,2,0,0,0,0,4,4,0,0,0,0,0,0,2,0,0,0,14,4,0,0,0,0,0,0,32,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1120,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w4_d8_S_x0_shiftReg.v.out,21,53,13,45,0,0,0,17,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,21,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1121,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w4_d8_S_x_shiftReg.v.out,21,53,13,45,0,0,0,17,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,21,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1128,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w5_d2_S_x.v.out,53,152,24,57,0,0,0,37,3,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,5,0,0,0,0,0,0,10,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1129,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w5_d2_S_x0.v.out,53,152,24,57,0,0,0,37,3,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,5,0,0,0,0,0,0,10,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1130,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w5_d2_S_x0_shiftReg.v.out,8,24,7,23,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5,0,0,0,0,0,0,10,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1131,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w5_d2_S_x1.v.out,53,152,24,57,0,0,0,37,3,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,5,0,0,0,0,0,0,10,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1132,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w5_d2_S_x1_shiftReg.v.out,8,24,7,23,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5,0,0,0,0,0,0,10,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1133,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w5_d2_S_x_shiftReg.v.out,8,24,7,23,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5,0,0,0,0,0,0,10,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1140,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w5_d9_S_x.v.out,68,216,31,101,0,0,0,52,2,0,0,4,2,0,0,2,73,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,97,2,0,0,0,0,5,5,0,0,0,0,0,0,2,0,0,0,17,5,0,0,0,0,0,0,45,0,0,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0
1141,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w5_d9_S_x_shiftReg.v.out,22,69,14,61,0,0,0,18,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,28,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5,0,0,0,0,0,0,45,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1146,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w6_d2_S_x.v.out,53,160,24,65,0,0,0,37,3,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,6,0,0,0,0,0,0,12,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1147,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w6_d2_S_x0.v.out,53,160,24,65,0,0,0,37,3,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,6,0,0,0,0,0,0,12,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1148,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w6_d2_S_x0_shiftReg.v.out,8,28,7,27,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1149,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w6_d2_S_x_shiftReg.v.out,8,28,7,27,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1154,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w6_d8_S_x.v.out,67,218,30,107,0,0,0,51,2,0,0,4,2,0,0,2,71,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,89,2,0,0,0,0,4,4,0,0,0,0,0,0,2,0,0,0,14,6,0,0,0,0,0,0,48,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1155,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w6_d8_S_x_shiftReg.v.out,21,73,13,65,0,0,0,17,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,21,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,48,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1162,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w7_d2_S_x.v.out,53,168,24,73,0,0,0,37,3,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,7,0,0,0,0,0,0,14,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1163,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w7_d2_S_x0.v.out,53,168,24,73,0,0,0,37,3,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,7,0,0,0,0,0,0,14,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1164,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w7_d2_S_x0_shiftReg.v.out,8,32,7,31,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7,0,0,0,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1165,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w7_d2_S_x_shiftReg.v.out,8,32,7,31,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7,0,0,0,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1168,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w7_d8_S_x.v.out,67,232,30,121,0,0,0,51,2,0,0,4,2,0,0,2,71,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,89,2,0,0,0,0,4,4,0,0,0,0,0,0,2,0,0,0,14,7,0,0,0,0,0,0,56,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1169,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w7_d8_S_x0.v.out,67,232,30,121,0,0,0,51,2,0,0,4,2,0,0,2,71,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,89,2,0,0,0,0,4,4,0,0,0,0,0,0,2,0,0,0,14,7,0,0,0,0,0,0,56,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1170,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w7_d8_S_x0_shiftReg.v.out,21,83,13,75,0,0,0,17,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,21,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7,0,0,0,0,0,0,56,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1171,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w7_d8_S_x_shiftReg.v.out,21,83,13,75,0,0,0,17,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,21,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7,0,0,0,0,0,0,56,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1174,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w8_d10_S_x.v.out,70,270,32,154,0,0,0,54,2,0,0,4,2,0,0,2,73,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,101,2,0,0,0,0,5,5,0,0,0,0,0,0,2,0,0,0,17,8,0,0,0,0,0,0,80,0,0,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0
1175,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w8_d10_S_x_shiftReg.v.out,24,111,15,102,0,0,0,20,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8,0,0,0,0,0,0,80,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1180,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w8_d7_S_x.v.out,64,236,29,127,0,0,0,48,2,0,0,4,2,0,0,2,71,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,83,2,0,0,0,0,4,4,0,0,0,0,0,0,2,0,0,0,14,8,0,0,0,0,0,0,56,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1181,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w8_d7_S_x_shiftReg.v.out,18,83,12,77,0,0,0,14,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8,0,0,0,0,0,0,56,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1184,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w8_d8_S_x.v.out,67,246,30,135,0,0,0,51,2,0,0,4,2,0,0,2,71,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,89,2,0,0,0,0,4,4,0,0,0,0,0,0,2,0,0,0,14,8,0,0,0,0,0,0,64,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1185,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w8_d8_S_x_shiftReg.v.out,21,93,13,85,0,0,0,17,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,21,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8,0,0,0,0,0,0,64,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1193,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.v.out,256,1974,176,1592,0,0,0,159,68,0,0,15,67,0,0,0,12,0,0,0,15,13,4,0,0,0,0,0,0,0,15,0,24,0,0,0,0,0,189,23,0,0,0,0,0,0,0,0,0,0,519,56,0,0,0,0,0,17,80,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1208,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_start_for_tdf11_readFilters77_U0.v.out,53,120,24,25,0,0,0,37,3,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,1,0,0,0,0,0,0,2,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1209,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_start_for_tdf11_readFilters77_U0_shiftReg.v.out,8,8,7,7,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1210,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_start_for_tdf12_readFilters82_U0.v.out,53,120,24,25,0,0,0,37,3,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,1,0,0,0,0,0,0,2,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1211,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_start_for_tdf12_readFilters82_U0_shiftReg.v.out,8,8,7,7,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1212,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_start_for_tdf1_readFilters18_U0.v.out,53,120,24,25,0,0,0,37,3,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,1,0,0,0,0,0,0,2,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1213,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_start_for_tdf1_readFilters18_U0_shiftReg.v.out,8,8,7,7,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1214,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_start_for_tdf2_readFilters24_U0.v.out,53,120,24,25,0,0,0,37,3,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,1,0,0,0,0,0,0,2,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1215,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_start_for_tdf2_readFilters24_U0_shiftReg.v.out,8,8,7,7,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1216,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_start_for_tdf3_readFilters30_U0.v.out,53,120,24,25,0,0,0,37,3,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,1,0,0,0,0,0,0,2,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1217,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_start_for_tdf3_readFilters30_U0_shiftReg.v.out,8,8,7,7,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1218,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_start_for_tdf4_readFilters36_U0.v.out,53,120,24,25,0,0,0,37,3,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,1,0,0,0,0,0,0,2,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1219,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_start_for_tdf4_readFilters36_U0_shiftReg.v.out,8,8,7,7,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1220,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_start_for_tdf5_readFilters41_U0.v.out,53,120,24,25,0,0,0,37,3,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,1,0,0,0,0,0,0,2,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1221,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_start_for_tdf5_readFilters41_U0_shiftReg.v.out,8,8,7,7,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1222,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_start_for_tdf6_readFilters47_U0.v.out,53,120,24,25,0,0,0,37,3,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,1,0,0,0,0,0,0,2,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1223,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_start_for_tdf6_readFilters47_U0_shiftReg.v.out,8,8,7,7,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1224,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_start_for_tdf7_readFilters53_U0.v.out,53,120,24,25,0,0,0,37,3,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,1,0,0,0,0,0,0,2,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1225,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_start_for_tdf7_readFilters53_U0_shiftReg.v.out,8,8,7,7,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1226,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_start_for_tdf8_readFilters58_U0.v.out,53,120,24,25,0,0,0,37,3,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,1,0,0,0,0,0,0,2,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1227,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_start_for_tdf8_readFilters58_U0_shiftReg.v.out,8,8,7,7,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1228,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_start_for_tdf9_readFilters64_U0.v.out,53,120,24,25,0,0,0,37,3,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,1,0,0,0,0,0,0,2,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1229,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_start_for_tdf9_readFilters64_U0_shiftReg.v.out,8,8,7,7,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1257,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_accum_3_1.v.out,306,2228,206,1806,0,0,0,195,70,0,0,15,69,0,0,0,12,0,0,0,18,14,4,0,0,0,0,0,0,0,15,0,149,0,0,0,0,0,193,23,0,0,0,0,0,0,0,0,0,0,562,67,0,0,0,0,0,17,100,0,0,0,0,0,0,28,20,0,0,0,0,0,0,0,0,0,0,0,0,0
1258,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_accum_3_2.v.out,306,2228,206,1806,0,0,0,195,70,0,0,15,69,0,0,0,12,0,0,0,18,14,4,0,0,0,0,0,0,0,15,0,149,0,0,0,0,0,193,23,0,0,0,0,0,0,0,0,0,0,562,67,0,0,0,0,0,17,100,0,0,0,0,0,0,28,20,0,0,0,0,0,0,0,0,0,0,0,0,0
1259,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_accum_3_3.v.out,306,2228,206,1806,0,0,0,195,70,0,0,15,69,0,0,0,12,0,0,0,18,14,4,0,0,0,0,0,0,0,15,0,149,0,0,0,0,0,193,23,0,0,0,0,0,0,0,0,0,0,562,67,0,0,0,0,0,17,100,0,0,0,0,0,0,28,20,0,0,0,0,0,0,0,0,0,0,0,0,0
1281,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf11_accum_1.v.out,1776,14360,1156,11066,0,0,0,1164,362,0,0,75,341,0,0,4,65,0,0,0,136,131,20,0,0,0,0,0,0,0,85,0,383,0,0,0,0,0,961,115,0,0,0,0,0,0,0,0,0,0,4314,291,0,0,0,0,0,85,1476,0,0,0,0,0,0,13,10,0,0,0,0,0,0,0,0,0,0,0,0,0
1282,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf11_accum_2.v.out,755,5826,491,4576,0,0,0,482,147,0,0,30,138,0,0,4,27,0,0,0,63,69,8,0,0,0,0,0,0,0,30,0,184,0,0,0,0,0,388,46,0,0,0,0,0,0,0,0,0,0,1610,123,0,0,0,0,0,34,435,0,0,0,0,0,0,12,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1283,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf11_accum_3.v.out,306,2228,206,1806,0,0,0,195,70,0,0,15,69,0,0,0,12,0,0,0,18,14,4,0,0,0,0,0,0,0,15,0,149,0,0,0,0,0,193,23,0,0,0,0,0,0,0,0,0,0,562,67,0,0,0,0,0,17,100,0,0,0,0,0,0,28,20,0,0,0,0,0,0,0,0,0,0,0,0,0
1284,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf11_accum_3_1.v.out,306,2228,206,1806,0,0,0,195,70,0,0,15,69,0,0,0,12,0,0,0,18,14,4,0,0,0,0,0,0,0,15,0,149,0,0,0,0,0,193,23,0,0,0,0,0,0,0,0,0,0,562,67,0,0,0,0,0,17,100,0,0,0,0,0,0,28,20,0,0,0,0,0,0,0,0,0,0,0,0,0
1285,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf11_accum_3_2.v.out,306,2228,206,1806,0,0,0,195,70,0,0,15,69,0,0,0,12,0,0,0,18,14,4,0,0,0,0,0,0,0,15,0,149,0,0,0,0,0,193,23,0,0,0,0,0,0,0,0,0,0,562,67,0,0,0,0,0,17,100,0,0,0,0,0,0,28,20,0,0,0,0,0,0,0,0,0,0,0,0,0
1286,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf11_accum_3_3.v.out,306,2228,206,1806,0,0,0,195,70,0,0,15,69,0,0,0,12,0,0,0,18,14,4,0,0,0,0,0,0,0,15,0,149,0,0,0,0,0,193,23,0,0,0,0,0,0,0,0,0,0,562,67,0,0,0,0,0,17,100,0,0,0,0,0,0,28,20,0,0,0,0,0,0,0,0,0,0,0,0,0
1287,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf11_adjust.v.out,856,6228,641,5334,0,0,0,518,147,0,0,53,168,0,0,2,28,0,0,0,44,33,9,0,0,0,0,0,0,0,30,0,64,0,0,0,0,0,393,110,22,0,0,0,0,0,0,0,0,0,1345,115,0,0,0,0,0,415,432,0,0,0,0,0,0,26,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1288,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf11_dot_product.v.out,2209,19012,1939,17629,0,0,0,811,11,0,0,160,484,0,0,4,32,0,0,0,94,85,16,0,0,0,0,0,0,0,0,0,24,0,0,0,0,0,232,1037,352,0,0,0,0,0,0,0,0,0,3609,3,0,0,0,0,0,362,1922,0,0,0,0,0,0,12,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1289,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf11_get_next_ijk.v.out,80,278,45,213,0,0,0,56,10,0,0,0,2,0,0,2,0,0,0,0,8,7,0,0,0,0,0,0,0,0,0,0,64,0,0,0,0,0,48,0,0,0,0,0,0,0,0,0,0,0,77,0,0,0,0,0,0,0,32,0,0,0,0,0,0,1,1,16,0,0,0,0,0,0,0,0,0,0,0,0
1295,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf11_readFilters77.v.out,331,8093,283,8004,0,0,0,120,12,0,0,0,4,0,0,4,0,0,0,0,14,4,0,0,0,0,0,0,0,0,0,0,24,0,0,0,0,0,103,75,0,0,0,0,0,0,0,0,0,0,862,3,0,0,0,0,0,11,323,0,0,0,0,0,0,7,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1296,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf11_readInputs78.v.out,276,1522,210,1412,0,0,0,190,16,0,0,0,4,0,0,4,0,0,0,0,19,13,0,0,0,0,0,0,0,0,0,0,31,0,0,0,0,89,190,14,0,0,0,0,0,0,0,0,0,0,170,4,0,0,0,0,0,23,191,0,0,0,0,0,0,9,1,64,0,0,0,0,0,0,0,0,0,0,0,0
1300,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_accum_3.v.out,306,2228,206,1806,0,0,0,195,70,0,0,15,69,0,0,0,12,0,0,0,18,14,4,0,0,0,0,0,0,0,15,0,149,0,0,0,0,0,193,23,0,0,0,0,0,0,0,0,0,0,562,67,0,0,0,0,0,17,100,0,0,0,0,0,0,28,20,0,0,0,0,0,0,0,0,0,0,0,0,0
1301,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_accum_3_1.v.out,306,2228,206,1806,0,0,0,195,70,0,0,15,69,0,0,0,12,0,0,0,18,14,4,0,0,0,0,0,0,0,15,0,149,0,0,0,0,0,193,23,0,0,0,0,0,0,0,0,0,0,562,67,0,0,0,0,0,17,100,0,0,0,0,0,0,28,20,0,0,0,0,0,0,0,0,0,0,0,0,0
1318,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_3_1.v.out,388,2477,268,2047,0,0,0,256,77,0,0,28,71,0,0,2,14,0,0,0,26,17,4,0,0,0,0,0,0,0,15,0,43,0,0,0,0,0,192,23,0,0,0,0,0,0,0,0,0,0,543,59,0,0,0,0,0,41,186,0,0,0,0,0,0,14,1,16,0,0,0,0,0,0,0,0,0,0,0,0
1319,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_3_2.v.out,388,2477,268,2047,0,0,0,256,77,0,0,28,71,0,0,2,14,0,0,0,26,17,4,0,0,0,0,0,0,0,15,0,43,0,0,0,0,0,192,23,0,0,0,0,0,0,0,0,0,0,543,59,0,0,0,0,0,41,186,0,0,0,0,0,0,14,1,16,0,0,0,0,0,0,0,0,0,0,0,0
1320,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_3_3.v.out,388,2477,268,2047,0,0,0,256,77,0,0,28,71,0,0,2,14,0,0,0,26,17,4,0,0,0,0,0,0,0,15,0,43,0,0,0,0,0,192,23,0,0,0,0,0,0,0,0,0,0,543,59,0,0,0,0,0,41,186,0,0,0,0,0,0,14,1,16,0,0,0,0,0,0,0,0,0,0,0,0
1322,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_4_1.v.out,580,4271,388,3430,0,0,0,365,138,0,0,30,136,0,0,0,24,0,0,0,33,34,8,0,0,0,0,0,0,0,30,0,304,0,0,0,0,0,378,46,0,0,0,0,0,0,0,0,0,0,1139,128,0,0,0,0,0,34,192,0,0,0,0,0,0,33,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1323,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_4_2.v.out,580,4271,388,3430,0,0,0,365,138,0,0,30,136,0,0,0,24,0,0,0,33,34,8,0,0,0,0,0,0,0,30,0,304,0,0,0,0,0,378,46,0,0,0,0,0,0,0,0,0,0,1139,128,0,0,0,0,0,34,192,0,0,0,0,0,0,33,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1324,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_4_3.v.out,580,4271,388,3430,0,0,0,365,138,0,0,30,136,0,0,0,24,0,0,0,33,34,8,0,0,0,0,0,0,0,30,0,304,0,0,0,0,0,378,46,0,0,0,0,0,0,0,0,0,0,1139,128,0,0,0,0,0,34,192,0,0,0,0,0,0,33,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1340,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_accum_2.v.out,370,2445,259,2026,0,0,0,240,77,0,0,15,71,0,0,0,12,0,0,0,26,19,4,0,0,0,0,0,0,0,15,0,37,0,0,0,0,0,193,23,0,0,0,0,0,0,0,0,0,0,541,59,0,0,0,0,0,57,138,0,0,0,0,0,0,18,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1341,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_accum_3.v.out,306,2228,206,1806,0,0,0,195,70,0,0,15,69,0,0,0,12,0,0,0,18,14,4,0,0,0,0,0,0,0,15,0,149,0,0,0,0,0,193,23,0,0,0,0,0,0,0,0,0,0,562,67,0,0,0,0,0,17,100,0,0,0,0,0,0,28,20,0,0,0,0,0,0,0,0,0,0,0,0,0
1342,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_accum_3_1.v.out,306,2228,206,1806,0,0,0,195,70,0,0,15,69,0,0,0,12,0,0,0,18,14,4,0,0,0,0,0,0,0,15,0,149,0,0,0,0,0,193,23,0,0,0,0,0,0,0,0,0,0,562,67,0,0,0,0,0,17,100,0,0,0,0,0,0,28,20,0,0,0,0,0,0,0,0,0,0,0,0,0
1343,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_accum_3_2.v.out,306,2228,206,1806,0,0,0,195,70,0,0,15,69,0,0,0,12,0,0,0,18,14,4,0,0,0,0,0,0,0,15,0,149,0,0,0,0,0,193,23,0,0,0,0,0,0,0,0,0,0,562,67,0,0,0,0,0,17,100,0,0,0,0,0,0,28,20,0,0,0,0,0,0,0,0,0,0,0,0,0
1344,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_accum_3_3.v.out,306,2228,206,1806,0,0,0,195,70,0,0,15,69,0,0,0,12,0,0,0,18,14,4,0,0,0,0,0,0,0,15,0,149,0,0,0,0,0,193,23,0,0,0,0,0,0,0,0,0,0,562,67,0,0,0,0,0,17,100,0,0,0,0,0,0,28,20,0,0,0,0,0,0,0,0,0,0,0,0,0
1359,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_accum_1.v.out,755,5826,491,4576,0,0,0,482,147,0,0,30,138,0,0,4,27,0,0,0,63,69,8,0,0,0,0,0,0,0,30,0,184,0,0,0,0,0,388,46,0,0,0,0,0,0,0,0,0,0,1610,123,0,0,0,0,0,34,435,0,0,0,0,0,0,12,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1372,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_accum_2.v.out,755,5826,491,4576,0,0,0,482,147,0,0,30,138,0,0,4,27,0,0,0,63,69,8,0,0,0,0,0,0,0,30,0,184,0,0,0,0,0,388,46,0,0,0,0,0,0,0,0,0,0,1610,123,0,0,0,0,0,34,435,0,0,0,0,0,0,12,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1373,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_accum_3.v.out,385,2474,266,2045,0,0,0,253,77,0,0,28,71,0,0,2,14,0,0,0,26,17,4,0,0,0,0,0,0,0,15,0,40,0,0,0,0,0,192,23,0,0,0,0,0,0,0,0,0,0,542,59,0,0,0,0,0,41,201,0,0,0,0,0,0,14,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1374,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_accum_3_1.v.out,385,2474,266,2045,0,0,0,253,77,0,0,28,71,0,0,2,14,0,0,0,26,17,4,0,0,0,0,0,0,0,15,0,40,0,0,0,0,0,192,23,0,0,0,0,0,0,0,0,0,0,542,59,0,0,0,0,0,41,201,0,0,0,0,0,0,14,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1375,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_accum_3_2.v.out,385,2474,266,2045,0,0,0,253,77,0,0,28,71,0,0,2,14,0,0,0,26,17,4,0,0,0,0,0,0,0,15,0,40,0,0,0,0,0,192,23,0,0,0,0,0,0,0,0,0,0,542,59,0,0,0,0,0,41,201,0,0,0,0,0,0,14,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1376,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_accum_3_3.v.out,385,2474,266,2045,0,0,0,253,77,0,0,28,71,0,0,2,14,0,0,0,26,17,4,0,0,0,0,0,0,0,15,0,40,0,0,0,0,0,192,23,0,0,0,0,0,0,0,0,0,0,542,59,0,0,0,0,0,41,201,0,0,0,0,0,0,14,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1377,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_accum_4.v.out,318,2351,217,1930,0,0,0,198,71,0,0,15,69,0,0,0,12,0,0,0,19,14,4,0,0,0,0,0,0,0,15,0,127,0,0,0,0,0,192,23,0,0,0,0,0,0,0,0,0,0,607,66,0,0,0,0,0,17,99,0,0,0,0,0,0,27,19,0,0,0,0,0,0,0,0,0,0,0,0,0
1378,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_accum_4_1.v.out,318,2351,217,1930,0,0,0,198,71,0,0,15,69,0,0,0,12,0,0,0,19,14,4,0,0,0,0,0,0,0,15,0,127,0,0,0,0,0,192,23,0,0,0,0,0,0,0,0,0,0,607,66,0,0,0,0,0,17,99,0,0,0,0,0,0,27,19,0,0,0,0,0,0,0,0,0,0,0,0,0
1379,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_accum_4_2.v.out,318,2351,217,1930,0,0,0,198,71,0,0,15,69,0,0,0,12,0,0,0,19,14,4,0,0,0,0,0,0,0,15,0,127,0,0,0,0,0,192,23,0,0,0,0,0,0,0,0,0,0,607,66,0,0,0,0,0,17,99,0,0,0,0,0,0,27,19,0,0,0,0,0,0,0,0,0,0,0,0,0
1380,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_accum_4_3.v.out,318,2351,217,1930,0,0,0,198,71,0,0,15,69,0,0,0,12,0,0,0,19,14,4,0,0,0,0,0,0,0,15,0,127,0,0,0,0,0,192,23,0,0,0,0,0,0,0,0,0,0,607,66,0,0,0,0,0,17,99,0,0,0,0,0,0,27,19,0,0,0,0,0,0,0,0,0,0,0,0,0
1402,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_accum_1.v.out,1097,8704,710,6739,0,0,0,712,216,0,0,45,205,0,0,4,40,0,0,0,93,97,12,0,0,0,0,0,0,0,53,0,245,0,0,0,0,0,580,69,0,0,0,0,0,0,0,0,0,0,2544,179,0,0,0,0,0,51,777,0,0,0,0,0,0,12,8,0,0,0,0,0,0,0,0,0,0,0,0,0
1403,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_accum_2.v.out,370,2445,259,2026,0,0,0,240,77,0,0,15,71,0,0,0,12,0,0,0,26,19,4,0,0,0,0,0,0,0,15,0,37,0,0,0,0,0,193,23,0,0,0,0,0,0,0,0,0,0,541,59,0,0,0,0,0,57,138,0,0,0,0,0,0,18,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1404,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_accum_3.v.out,306,2228,206,1806,0,0,0,195,70,0,0,15,69,0,0,0,12,0,0,0,18,14,4,0,0,0,0,0,0,0,15,0,149,0,0,0,0,0,193,23,0,0,0,0,0,0,0,0,0,0,562,67,0,0,0,0,0,17,100,0,0,0,0,0,0,28,20,0,0,0,0,0,0,0,0,0,0,0,0,0
1405,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_accum_3_1.v.out,306,2228,206,1806,0,0,0,195,70,0,0,15,69,0,0,0,12,0,0,0,18,14,4,0,0,0,0,0,0,0,15,0,149,0,0,0,0,0,193,23,0,0,0,0,0,0,0,0,0,0,562,67,0,0,0,0,0,17,100,0,0,0,0,0,0,28,20,0,0,0,0,0,0,0,0,0,0,0,0,0
1406,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_accum_3_2.v.out,306,2228,206,1806,0,0,0,195,70,0,0,15,69,0,0,0,12,0,0,0,18,14,4,0,0,0,0,0,0,0,15,0,149,0,0,0,0,0,193,23,0,0,0,0,0,0,0,0,0,0,562,67,0,0,0,0,0,17,100,0,0,0,0,0,0,28,20,0,0,0,0,0,0,0,0,0,0,0,0,0
1407,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_accum_3_3.v.out,306,2228,206,1806,0,0,0,195,70,0,0,15,69,0,0,0,12,0,0,0,18,14,4,0,0,0,0,0,0,0,15,0,149,0,0,0,0,0,193,23,0,0,0,0,0,0,0,0,0,0,562,67,0,0,0,0,0,17,100,0,0,0,0,0,0,28,20,0,0,0,0,0,0,0,0,0,0,0,0,0
1409,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_dot_product.v.out,1183,9681,1026,8949,0,0,0,470,11,0,0,80,244,0,0,4,16,0,0,0,52,39,8,0,0,0,0,0,0,0,0,0,22,0,0,0,0,0,132,525,176,0,0,0,0,0,0,0,0,0,1851,3,0,0,0,0,0,202,982,0,0,0,0,0,0,12,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1414,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_get_next_ijk.v.out,111,379,72,340,0,0,0,82,14,0,0,0,6,0,0,2,2,0,0,0,14,10,0,0,0,0,0,0,0,0,0,0,56,0,0,0,0,0,116,0,0,0,0,0,0,0,0,0,0,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,1,84,0,0,0,0,0,0,0,0,0,0,0,0
1421,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_accum_2.v.out,306,2228,206,1806,0,0,0,195,70,0,0,15,69,0,0,0,12,0,0,0,18,14,4,0,0,0,0,0,0,0,15,0,149,0,0,0,0,0,193,23,0,0,0,0,0,0,0,0,0,0,562,67,0,0,0,0,0,17,100,0,0,0,0,0,0,28,20,0,0,0,0,0,0,0,0,0,0,0,0,0
1432,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_accum_2.v.out,755,5826,491,4576,0,0,0,482,147,0,0,30,138,0,0,4,27,0,0,0,63,69,8,0,0,0,0,0,0,0,30,0,184,0,0,0,0,0,388,46,0,0,0,0,0,0,0,0,0,0,1610,123,0,0,0,0,0,34,435,0,0,0,0,0,0,12,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1433,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_accum_3.v.out,306,2228,206,1806,0,0,0,195,70,0,0,15,69,0,0,0,12,0,0,0,18,14,4,0,0,0,0,0,0,0,15,0,149,0,0,0,0,0,193,23,0,0,0,0,0,0,0,0,0,0,562,67,0,0,0,0,0,17,100,0,0,0,0,0,0,28,20,0,0,0,0,0,0,0,0,0,0,0,0,0
1434,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_accum_3_1.v.out,306,2228,206,1806,0,0,0,195,70,0,0,15,69,0,0,0,12,0,0,0,18,14,4,0,0,0,0,0,0,0,15,0,149,0,0,0,0,0,193,23,0,0,0,0,0,0,0,0,0,0,562,67,0,0,0,0,0,17,100,0,0,0,0,0,0,28,20,0,0,0,0,0,0,0,0,0,0,0,0,0
1435,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_accum_3_2.v.out,306,2228,206,1806,0,0,0,195,70,0,0,15,69,0,0,0,12,0,0,0,18,14,4,0,0,0,0,0,0,0,15,0,149,0,0,0,0,0,193,23,0,0,0,0,0,0,0,0,0,0,562,67,0,0,0,0,0,17,100,0,0,0,0,0,0,28,20,0,0,0,0,0,0,0,0,0,0,0,0,0
1436,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_accum_3_3.v.out,306,2228,206,1806,0,0,0,195,70,0,0,15,69,0,0,0,12,0,0,0,18,14,4,0,0,0,0,0,0,0,15,0,149,0,0,0,0,0,193,23,0,0,0,0,0,0,0,0,0,0,562,67,0,0,0,0,0,17,100,0,0,0,0,0,0,28,20,0,0,0,0,0,0,0,0,0,0,0,0,0
1460,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_accum_2_1.v.out,306,2232,206,1810,0,0,0,195,70,0,0,15,69,0,0,0,12,0,0,0,18,14,4,0,0,0,0,0,0,0,15,0,150,0,0,0,0,0,194,23,0,0,0,0,0,0,0,0,0,0,562,67,0,0,0,0,0,17,101,0,0,0,0,0,0,28,21,0,0,0,0,0,0,0,0,0,0,0,0,0
1461,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_accum_2_2.v.out,306,2232,206,1810,0,0,0,195,70,0,0,15,69,0,0,0,12,0,0,0,18,14,4,0,0,0,0,0,0,0,15,0,150,0,0,0,0,0,194,23,0,0,0,0,0,0,0,0,0,0,562,67,0,0,0,0,0,17,101,0,0,0,0,0,0,28,21,0,0,0,0,0,0,0,0,0,0,0,0,0
1462,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_accum_2_3.v.out,306,2232,206,1810,0,0,0,195,70,0,0,15,69,0,0,0,12,0,0,0,18,14,4,0,0,0,0,0,0,0,15,0,150,0,0,0,0,0,194,23,0,0,0,0,0,0,0,0,0,0,562,67,0,0,0,0,0,17,101,0,0,0,0,0,0,28,21,0,0,0,0,0,0,0,0,0,0,0,0,0
1469,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_get_next_ijk.v.out,111,378,72,339,0,0,0,82,14,0,0,0,6,0,0,2,2,0,0,0,14,10,0,0,0,0,0,0,0,0,0,0,56,0,0,0,0,0,116,0,0,0,0,0,0,0,0,0,0,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,1,84,0,0,0,0,0,0,0,0,0,0,0,0
1476,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_accum_2.v.out,306,2228,206,1806,0,0,0,195,70,0,0,15,69,0,0,0,12,0,0,0,18,14,4,0,0,0,0,0,0,0,15,0,149,0,0,0,0,0,193,23,0,0,0,0,0,0,0,0,0,0,562,67,0,0,0,0,0,17,100,0,0,0,0,0,0,28,20,0,0,0,0,0,0,0,0,0,0,0,0,0
1488,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/FPAddSub.v.out,225,1688,145,1306,0,0,0,151,68,0,0,15,67,0,0,0,12,0,0,0,15,13,4,0,0,0,0,0,0,0,15,0,24,0,0,0,0,0,189,23,0,0,0,0,0,0,0,0,0,0,503,56,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1489,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/FPAddSub_AlignModule.v.out,8,71,8,71,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,30,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1490,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/FPAddSub_AlignShift1.v.out,12,74,6,68,0,0,0,18,0,0,0,0,5,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,11,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1491,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/FPAddSub_AlignShift2.v.out,11,63,5,57,0,0,0,17,0,0,0,0,5,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1492,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/FPAddSub_ExceptionModule.v.out,23,61,13,51,0,0,0,15,2,0,0,5,8,0,0,0,1,0,0,0,4,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1493,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/FPAddSub_ExecutionModule.v.out,12,79,9,44,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,17,17,0,0,0,0,0,0,0,0,0,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1494,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/FPAddSub_NormalizeModule.v.out,16,116,4,56,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,82,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1495,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/FPAddSub_NormalizeShift1.v.out,19,152,7,140,0,0,0,20,0,0,0,0,8,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,34,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1496,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/FPAddSub_NormalizeShift2.v.out,14,62,13,61,0,0,0,6,0,0,0,0,21,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,6,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1497,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/FPAddSub_PrealignModule.v.out,30,295,16,95,0,0,0,19,64,0,0,10,20,0,0,0,2,0,0,0,4,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,128,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1498,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/FPAddSub_RoundModule.v.out,35,124,19,72,0,0,0,22,2,0,0,0,0,0,0,0,0,0,0,0,7,5,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,38,0,0,0,0,0,0,0,0,0,0,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1499,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/FPMult_16.v.out,85,741,71,660,0,0,0,32,0,0,0,10,30,0,0,0,2,0,0,0,5,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,64,22,0,0,0,0,0,0,0,0,0,203,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1500,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/FPMult_ExecuteModule.v.out,15,103,12,95,0,0,0,7,0,0,0,0,10,0,0,0,0,0,0,0,1,1,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,0,0,0,0,10,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1501,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/FPMult_NormalizeModule.v.out,8,114,6,50,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,64,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1502,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/FPMult_PrepModule.v.out,23,86,14,77,0,0,0,15,0,0,0,10,20,0,0,0,2,0,0,0,4,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,22,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1503,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/FPMult_RoundModule.v.out,12,90,12,90,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,28,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1504,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_Block_entry_proc_proc.v.out,16,61,14,59,0,0,0,9,1,0,0,0,2,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1505,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_Block_entry_proc_proc392.v.out,16,61,14,59,0,0,0,9,1,0,0,0,2,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1506,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_Block_entry_proc_proc397.v.out,16,61,14,59,0,0,0,9,1,0,0,0,2,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1507,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_Block_entry_proc_proc403.v.out,16,61,14,59,0,0,0,9,1,0,0,0,2,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1508,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_Block_entry_proc_proc408.v.out,16,61,14,59,0,0,0,9,1,0,0,0,2,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1509,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_Block_entry_proc_proc413.v.out,16,61,14,59,0,0,0,9,1,0,0,0,2,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1510,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_Block_entry_proc_proc419.v.out,16,61,14,59,0,0,0,9,1,0,0,0,2,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1511,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_Block_entry_proc_proc424.v.out,16,61,14,59,0,0,0,9,1,0,0,0,2,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1512,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_Block_entry_proc_proc429.v.out,16,61,14,59,0,0,0,9,1,0,0,0,2,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1513,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_Block_entry_proc_proc435.v.out,16,61,14,59,0,0,0,9,1,0,0,0,2,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1514,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_Block_entry_proc_proc441.v.out,16,61,14,59,0,0,0,9,1,0,0,0,2,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1515,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_Block_entry_proc_proc446.v.out,16,61,14,59,0,0,0,9,1,0,0,0,2,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1516,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_ap_hadd_3_full_dsp_16.v.out,237,1805,157,1423,0,0,0,154,68,0,0,15,67,0,0,0,12,0,0,0,15,13,4,0,0,0,0,0,0,0,15,0,24,0,0,0,0,0,189,23,0,0,0,0,0,0,0,0,0,0,503,56,0,0,0,0,0,0,48,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1517,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_ap_hcmp_0_no_dsp_16.v.out,235,1772,155,1390,0,0,0,152,69,0,0,15,67,0,0,0,12,0,0,0,15,13,4,0,0,0,0,0,0,0,15,0,24,0,0,0,0,0,189,23,0,0,0,0,0,0,0,0,0,0,503,56,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1518,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_ap_hmul_2_max_dsp_16.v.out,97,858,83,777,0,0,0,35,0,0,0,10,30,0,0,0,2,0,0,0,5,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,64,22,0,0,0,0,0,0,0,0,0,203,0,0,0,0,0,0,0,48,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1520,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0.v.out,167,899,96,523,2,256,0,107,1,0,0,0,2,0,0,6,7,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,10,1,0,0,310,0,0,0,0,0,0,0,32,0,0,0,0,0,0,2,23,0,0,0,0,2,0,0,4,0,0,0,0,0
1521,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0_memcore.v.out,34,275,21,119,1,128,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,80,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,2,0,0,0,0,0
1522,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360_accum1_out_0_memcore_ram.v.out,23,215,10,59,1,128,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,80,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,2,0,0,0,0,0
1523,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0.v.out,167,1019,96,603,2,8192,0,107,1,0,0,0,2,0,0,6,7,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,10,1,0,0,370,0,0,0,0,0,0,0,32,0,0,0,0,0,0,2,23,0,0,0,0,2,0,0,4,0,0,0,0,0
1524,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0_memcore.v.out,34,315,21,139,1,4096,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,100,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,2,0,0,0,0,0
1525,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360_ifmap_vec_0_0_memcore_ram.v.out,23,245,10,69,1,4096,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,100,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,2,0,0,0,0,0
1526,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0.v.out,155,903,89,595,2,8192,0,102,1,0,0,0,2,0,0,8,9,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,11,1,0,0,284,0,0,0,0,0,0,0,64,0,0,0,0,0,0,2,40,0,0,0,0,4,0,0,2,0,0,0,0,0
1527,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0_memcore.v.out,27,249,19,137,1,4096,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,50,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,1,0,0,0,0,0
1528,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360_products_0_memcore_ram.v.out,17,180,9,68,1,4096,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,50,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,1,0,0,0,0,0
1529,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0.v.out,92,521,51,294,1,8192,0,53,0,0,0,0,2,0,0,4,5,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,7,1,0,0,112,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,6,0,0,0,0,2,0,0,2,0,0,0,0,0
1530,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0_memcore.v.out,37,371,23,175,1,8192,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,104,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
1531,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360_weight_vecs_0_0_0_memcore_ram.v.out,25,283,11,87,1,8192,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,104,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
1533,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0.v.out,167,899,96,523,2,256,0,107,1,0,0,0,2,0,0,6,7,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,10,1,0,0,310,0,0,0,0,0,0,0,32,0,0,0,0,0,0,2,23,0,0,0,0,2,0,0,4,0,0,0,0,0
1534,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore.v.out,34,275,21,119,1,128,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,80,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,2,0,0,0,0,0
1535,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454_accum1_out_0_memcore_ram.v.out,23,215,10,59,1,128,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,80,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,2,0,0,0,0,0
1546,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37548_accum1_out_0.v.out,167,899,96,523,2,256,0,107,1,0,0,0,2,0,0,6,7,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,10,1,0,0,310,0,0,0,0,0,0,0,32,0,0,0,0,0,0,2,23,0,0,0,0,2,0,0,4,0,0,0,0,0
1547,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37548_accum1_out_0_memcore.v.out,34,275,21,119,1,128,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,80,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,2,0,0,0,0,0
1548,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37548_accum1_out_0_memcore_ram.v.out,23,215,10,59,1,128,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,80,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,2,0,0,0,0,0
1549,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37548_ifmap_vec.v.out,167,1043,96,619,2,9216,0,107,1,0,0,0,2,0,0,6,7,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,10,1,0,0,382,0,0,0,0,0,0,0,32,0,0,0,0,0,0,2,23,0,0,0,0,2,0,0,4,0,0,0,0,0
1550,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37548_ifmap_vec_memcore.v.out,34,323,21,143,1,4608,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,104,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,2,0,0,0,0,0
1551,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37548_ifmap_vec_memcore_ram.v.out,23,251,10,71,1,4608,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,104,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,2,0,0,0,0,0
1552,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37548_l2_products.v.out,92,485,51,270,1,1024,0,53,0,0,0,0,2,0,0,4,5,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,7,1,0,0,100,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,6,0,0,0,0,2,0,0,2,0,0,0,0,0
1553,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37548_l2_products_memcore.v.out,37,347,23,163,1,1024,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,92,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
1554,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37548_l2_products_memcore_ram.v.out,25,265,11,81,1,1024,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,92,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
1555,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37548_products_0.v.out,155,923,89,611,2,9216,0,102,1,0,0,0,2,0,0,8,9,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,11,1,0,0,292,0,0,0,0,0,0,0,64,0,0,0,0,0,0,2,40,0,0,0,0,4,0,0,2,0,0,0,0,0
1556,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37548_products_0_memcore.v.out,27,255,19,141,1,4608,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,52,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,1,0,0,0,0,0
1557,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37548_products_0_memcore_ram.v.out,17,184,9,70,1,4608,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,52,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,1,0,0,0,0,0
1558,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37548_weight_vecs_0.v.out,92,533,51,302,1,9216,0,53,0,0,0,0,2,0,0,4,5,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,7,1,0,0,116,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,6,0,0,0,0,2,0,0,2,0,0,0,0,0
1559,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37548_weight_vecs_0_memcore.v.out,37,379,23,179,1,9216,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,108,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
1560,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37548_weight_vecs_0_memcore_ram.v.out,25,289,11,89,1,9216,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,108,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
1562,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0.v.out,167,899,96,523,2,256,0,107,1,0,0,0,2,0,0,6,7,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,10,1,0,0,310,0,0,0,0,0,0,0,32,0,0,0,0,0,0,2,23,0,0,0,0,2,0,0,4,0,0,0,0,0
1563,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0_memcore.v.out,34,275,21,119,1,128,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,80,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,2,0,0,0,0,0
1564,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644_accum1_out_0_memcore_ram.v.out,23,215,10,59,1,128,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,80,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,2,0,0,0,0,0
1565,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0.v.out,167,995,96,587,2,4096,0,107,1,0,0,0,2,0,0,6,7,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,10,1,0,0,358,0,0,0,0,0,0,0,32,0,0,0,0,0,0,2,23,0,0,0,0,2,0,0,4,0,0,0,0,0
1566,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0_memcore.v.out,34,307,21,135,1,2048,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,96,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,2,0,0,0,0,0
1567,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644_ifmap_vec_0_0_memcore_ram.v.out,23,239,10,67,1,2048,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,96,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,2,0,0,0,0,0
1568,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0.v.out,155,883,89,579,2,4096,0,102,1,0,0,0,2,0,0,8,9,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,11,1,0,0,276,0,0,0,0,0,0,0,64,0,0,0,0,0,0,2,40,0,0,0,0,4,0,0,2,0,0,0,0,0
1569,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0_memcore.v.out,27,243,19,133,1,2048,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,48,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,1,0,0,0,0,0
1570,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644_products_0_memcore_ram.v.out,17,176,9,66,1,2048,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,48,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,1,0,0,0,0,0
1571,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0.v.out,92,509,51,286,1,4096,0,53,0,0,0,0,2,0,0,4,5,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,7,1,0,0,108,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,6,0,0,0,0,2,0,0,2,0,0,0,0,0
1572,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0_memcore.v.out,37,363,23,171,1,4096,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,100,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
1573,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644_weight_vecs_0_0_0_memcore_ram.v.out,25,277,11,85,1,4096,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,100,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
1575,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37738_accum1_out_0.v.out,167,899,96,523,2,256,0,107,1,0,0,0,2,0,0,6,7,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,10,1,0,0,310,0,0,0,0,0,0,0,32,0,0,0,0,0,0,2,23,0,0,0,0,2,0,0,4,0,0,0,0,0
1576,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37738_accum1_out_0_memcore.v.out,34,275,21,119,1,128,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,80,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,2,0,0,0,0,0
1577,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37738_accum1_out_0_memcore_ram.v.out,23,215,10,59,1,128,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,80,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,2,0,0,0,0,0
1581,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37738_products_0.v.out,155,903,89,595,2,4608,0,102,1,0,0,0,2,0,0,8,9,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,11,1,0,0,284,0,0,0,0,0,0,0,64,0,0,0,0,0,0,2,40,0,0,0,0,4,0,0,2,0,0,0,0,0
1582,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37738_products_0_memcore.v.out,27,249,19,137,1,2304,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,50,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,1,0,0,0,0,0
1583,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37738_products_0_memcore_ram.v.out,17,180,9,68,1,2304,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,50,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,1,0,0,0,0,0
1584,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37738_weight_vecs_0.v.out,92,521,51,294,1,4608,0,53,0,0,0,0,2,0,0,4,5,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,7,1,0,0,112,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,6,0,0,0,0,2,0,0,2,0,0,0,0,0
1585,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37738_weight_vecs_0_memcore.v.out,37,371,23,175,1,4608,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,104,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
1586,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37738_weight_vecs_0_memcore_ram.v.out,25,283,11,87,1,4608,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,104,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
1588,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37832_accum1_out_0.v.out,167,899,96,523,2,256,0,107,1,0,0,0,2,0,0,6,7,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,10,1,0,0,310,0,0,0,0,0,0,0,32,0,0,0,0,0,0,2,23,0,0,0,0,2,0,0,4,0,0,0,0,0
1589,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37832_accum1_out_0_memcore.v.out,34,275,21,119,1,128,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,80,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,2,0,0,0,0,0
1590,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37832_accum1_out_0_memcore_ram.v.out,23,215,10,59,1,128,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,80,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,2,0,0,0,0,0
1591,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37832_ifmap_vec.v.out,167,1019,96,603,2,4608,0,107,1,0,0,0,2,0,0,6,7,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,10,1,0,0,370,0,0,0,0,0,0,0,32,0,0,0,0,0,0,2,23,0,0,0,0,2,0,0,4,0,0,0,0,0
1592,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37832_ifmap_vec_memcore.v.out,34,315,21,139,1,2304,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,100,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,2,0,0,0,0,0
1593,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37832_ifmap_vec_memcore_ram.v.out,23,245,10,69,1,2304,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,100,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,2,0,0,0,0,0
1595,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37832_l2_products_memcore.v.out,37,339,23,159,1,512,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,88,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
1596,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37832_l2_products_memcore_ram.v.out,25,259,11,79,1,512,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,88,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
1597,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37832_products_0.v.out,155,903,89,595,2,4608,0,102,1,0,0,0,2,0,0,8,9,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,11,1,0,0,284,0,0,0,0,0,0,0,64,0,0,0,0,0,0,2,40,0,0,0,0,4,0,0,2,0,0,0,0,0
1598,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37832_products_0_memcore.v.out,27,249,19,137,1,2304,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,50,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,1,0,0,0,0,0
1599,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37832_products_0_memcore_ram.v.out,17,180,9,68,1,2304,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,50,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,1,0,0,0,0,0
1600,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37832_weight_vecs_0.v.out,92,521,51,294,1,4608,0,53,0,0,0,0,2,0,0,4,5,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,7,1,0,0,112,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,6,0,0,0,0,2,0,0,2,0,0,0,0,0
1601,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37832_weight_vecs_0_memcore.v.out,37,371,23,175,1,4608,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,104,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
1602,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37832_weight_vecs_0_memcore_ram.v.out,25,283,11,87,1,4608,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,104,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
1604,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37928_accum1_out_0.v.out,167,899,96,523,2,256,0,107,1,0,0,0,2,0,0,6,7,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,10,1,0,0,310,0,0,0,0,0,0,0,32,0,0,0,0,0,0,2,23,0,0,0,0,2,0,0,4,0,0,0,0,0
1605,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37928_accum1_out_0_memcore.v.out,34,275,21,119,1,128,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,80,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,2,0,0,0,0,0
1606,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37928_accum1_out_0_memcore_ram.v.out,23,215,10,59,1,128,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,80,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,2,0,0,0,0,0
1607,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37928_ifmap_vec_0_0.v.out,167,947,96,555,2,1024,0,107,1,0,0,0,2,0,0,6,7,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,10,1,0,0,334,0,0,0,0,0,0,0,32,0,0,0,0,0,0,2,23,0,0,0,0,2,0,0,4,0,0,0,0,0
1608,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37928_ifmap_vec_0_0_memcore.v.out,34,291,21,127,1,512,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,88,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,2,0,0,0,0,0
1609,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37928_ifmap_vec_0_0_memcore_ram.v.out,23,227,10,63,1,512,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,88,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,2,0,0,0,0,0
1610,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37928_products_0.v.out,155,843,89,547,2,1024,0,102,1,0,0,0,2,0,0,8,9,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,11,1,0,0,260,0,0,0,0,0,0,0,64,0,0,0,0,0,0,2,40,0,0,0,0,4,0,0,2,0,0,0,0,0
1611,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37928_products_0_memcore.v.out,27,231,19,125,1,512,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,44,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,1,0,0,0,0,0
1612,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37928_products_0_memcore_ram.v.out,17,168,9,62,1,512,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,44,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,1,0,0,0,0,0
1613,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37928_weight_vecs_0_0_0.v.out,92,485,51,270,1,1024,0,53,0,0,0,0,2,0,0,4,5,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,7,1,0,0,100,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,6,0,0,0,0,2,0,0,2,0,0,0,0,0
1614,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37928_weight_vecs_0_0_0_memcore.v.out,37,347,23,163,1,1024,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,92,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
1615,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37928_weight_vecs_0_0_0_memcore_ram.v.out,25,265,11,81,1,1024,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,92,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
1617,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0.v.out,167,899,96,523,2,256,0,107,1,0,0,0,2,0,0,6,7,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,10,1,0,0,310,0,0,0,0,0,0,0,32,0,0,0,0,0,0,2,23,0,0,0,0,2,0,0,4,0,0,0,0,0
1618,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore.v.out,34,275,21,119,1,128,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,80,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,2,0,0,0,0,0
1619,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022_accum1_out_0_memcore_ram.v.out,23,215,10,59,1,128,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,80,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,2,0,0,0,0,0
1620,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec.v.out,167,1019,96,603,2,4608,0,107,1,0,0,0,2,0,0,6,7,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,10,1,0,0,370,0,0,0,0,0,0,0,32,0,0,0,0,0,0,2,23,0,0,0,0,2,0,0,4,0,0,0,0,0
1621,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore.v.out,34,315,21,139,1,2304,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,100,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,2,0,0,0,0,0
1622,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022_ifmap_vec_memcore_ram.v.out,23,245,10,69,1,2304,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,100,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,2,0,0,0,0,0
1623,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0.v.out,155,903,89,595,2,4608,0,102,1,0,0,0,2,0,0,8,9,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,11,1,0,0,284,0,0,0,0,0,0,0,64,0,0,0,0,0,0,2,40,0,0,0,0,4,0,0,2,0,0,0,0,0
1624,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore.v.out,27,249,19,137,1,2304,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,50,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,1,0,0,0,0,0
1625,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022_products_0_memcore_ram.v.out,17,180,9,68,1,2304,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,50,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,1,0,0,0,0,0
1626,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0.v.out,92,521,51,294,1,4608,0,53,0,0,0,0,2,0,0,4,5,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,7,1,0,0,112,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,6,0,0,0,0,2,0,0,2,0,0,0,0,0
1627,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore.v.out,37,371,23,175,1,4608,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,104,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
1628,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022_weight_vecs_0_memcore_ram.v.out,25,283,11,87,1,4608,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,104,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
1630,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38116_accum1_out_0.v.out,155,823,89,531,2,448,0,102,1,0,0,0,2,0,0,8,9,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,11,1,0,0,252,0,0,0,0,0,0,0,64,0,0,0,0,0,0,2,40,0,0,0,0,4,0,0,2,0,0,0,0,0
1631,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38116_accum1_out_0_memcore.v.out,27,225,19,121,1,224,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,42,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,1,0,0,0,0,0
1632,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38116_accum1_out_0_memcore_ram.v.out,17,164,9,60,1,224,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,42,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,1,0,0,0,0,0
1636,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38116_ifmap_vec.v.out,92,485,51,270,1,864,0,53,0,0,0,0,2,0,0,4,5,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,7,1,0,0,100,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,6,0,0,0,0,2,0,0,2,0,0,0,0,0
1637,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38116_ifmap_vec_memcore.v.out,37,347,23,163,1,864,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,92,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
1638,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38116_ifmap_vec_memcore_ram.v.out,25,265,11,81,1,864,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,92,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
1639,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38116_products_0.v.out,155,843,89,547,2,864,0,102,1,0,0,0,2,0,0,8,9,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,11,1,0,0,260,0,0,0,0,0,0,0,64,0,0,0,0,0,0,2,40,0,0,0,0,4,0,0,2,0,0,0,0,0
1640,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38116_products_0_memcore.v.out,27,231,19,125,1,432,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,44,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,1,0,0,0,0,0
1641,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38116_products_0_memcore_ram.v.out,17,168,9,62,1,432,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,44,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,1,0,0,0,0,0
1643,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38270_accum1_out_0.v.out,167,899,96,523,2,256,0,107,1,0,0,0,2,0,0,6,7,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,10,1,0,0,310,0,0,0,0,0,0,0,32,0,0,0,0,0,0,2,23,0,0,0,0,2,0,0,4,0,0,0,0,0
1644,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38270_accum1_out_0_memcore.v.out,34,275,21,119,1,128,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,80,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,2,0,0,0,0,0
1645,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38270_accum1_out_0_memcore_ram.v.out,23,215,10,59,1,128,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,80,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,2,0,0,0,0,0
1649,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38270_l2_products.v.out,92,509,51,286,1,4096,0,53,0,0,0,0,2,0,0,4,5,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,7,1,0,0,108,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,6,0,0,0,0,2,0,0,2,0,0,0,0,0
1650,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38270_l2_products_memcore.v.out,37,363,23,171,1,4096,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,100,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
1651,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38270_l2_products_memcore_ram.v.out,25,277,11,85,1,4096,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,100,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
1656,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38364_accum1_out_0.v.out,167,899,96,523,2,256,0,107,1,0,0,0,2,0,0,6,7,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,10,1,0,0,310,0,0,0,0,0,0,0,32,0,0,0,0,0,0,2,23,0,0,0,0,2,0,0,4,0,0,0,0,0
1657,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38364_accum1_out_0_memcore.v.out,34,275,21,119,1,128,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,80,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,2,0,0,0,0,0
1658,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38364_accum1_out_0_memcore_ram.v.out,23,215,10,59,1,128,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,80,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,2,0,0,0,0,0
1659,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38364_ifmap_vec.v.out,167,1067,96,635,2,18432,0,107,1,0,0,0,2,0,0,6,7,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,10,1,0,0,394,0,0,0,0,0,0,0,32,0,0,0,0,0,0,2,23,0,0,0,0,2,0,0,4,0,0,0,0,0
1660,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38364_ifmap_vec_memcore.v.out,34,331,21,147,1,9216,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,108,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,2,0,0,0,0,0
1661,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38364_ifmap_vec_memcore_ram.v.out,23,257,10,73,1,9216,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,108,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,2,0,0,0,0,0
1662,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38364_l2_products.v.out,92,497,51,278,1,2048,0,53,0,0,0,0,2,0,0,4,5,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,7,1,0,0,104,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,6,0,0,0,0,2,0,0,2,0,0,0,0,0
1663,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38364_l2_products_memcore.v.out,37,355,23,167,1,2048,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,96,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
1664,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38364_l2_products_memcore_ram.v.out,25,271,11,83,1,2048,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,96,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
1665,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38364_products_0.v.out,155,943,89,627,2,18432,0,102,1,0,0,0,2,0,0,8,9,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,11,1,0,0,300,0,0,0,0,0,0,0,64,0,0,0,0,0,0,2,40,0,0,0,0,4,0,0,2,0,0,0,0,0
1666,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38364_products_0_memcore.v.out,27,261,19,145,1,9216,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,54,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,1,0,0,0,0,0
1667,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38364_products_0_memcore_ram.v.out,17,188,9,72,1,9216,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,54,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,1,0,0,0,0,0
1669,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0.v.out,167,899,96,523,2,256,0,107,1,0,0,0,2,0,0,6,7,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,10,1,0,0,310,0,0,0,0,0,0,0,32,0,0,0,0,0,0,2,23,0,0,0,0,2,0,0,4,0,0,0,0,0
1670,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0_memcore.v.out,34,275,21,119,1,128,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,80,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,2,0,0,0,0,0
1671,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP76_accum1_out_0_memcore_ram.v.out,23,215,10,59,1,128,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,80,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,2,0,0,0,0,0
1672,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0.v.out,167,995,96,587,2,4096,0,107,1,0,0,0,2,0,0,6,7,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,10,1,0,0,358,0,0,0,0,0,0,0,32,0,0,0,0,0,0,2,23,0,0,0,0,2,0,0,4,0,0,0,0,0
1673,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0_memcore.v.out,34,307,21,135,1,2048,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,96,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,2,0,0,0,0,0
1674,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP76_ifmap_vec_0_0_memcore_ram.v.out,23,239,10,67,1,2048,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,96,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,2,0,0,0,0,0
1675,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0.v.out,155,883,89,579,2,4096,0,102,1,0,0,0,2,0,0,8,9,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,11,1,0,0,276,0,0,0,0,0,0,0,64,0,0,0,0,0,0,2,40,0,0,0,0,4,0,0,2,0,0,0,0,0
1676,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore.v.out,27,243,19,133,1,2048,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,48,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,1,0,0,0,0,0
1677,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP76_products_0_memcore_ram.v.out,17,176,9,66,1,2048,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,48,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,1,0,0,0,0,0
1678,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0.v.out,92,509,51,286,1,4096,0,53,0,0,0,0,2,0,0,4,5,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,7,1,0,0,108,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,6,0,0,0,0,2,0,0,2,0,0,0,0,0
1679,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0_memcore.v.out,37,363,23,171,1,4096,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,100,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
1680,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP76_weight_vecs_0_0_0_memcore_ram.v.out,25,277,11,85,1,4096,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,100,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
1683,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w10_d7_S.v.out,64,262,29,153,0,0,0,48,2,0,0,4,2,0,0,2,71,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,83,2,0,0,0,0,4,4,0,0,0,0,0,0,2,0,0,0,14,10,0,0,0,0,0,0,70,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1684,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w10_d7_S_shiftReg.v.out,18,101,12,95,0,0,0,14,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,10,0,0,0,0,0,0,70,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1685,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w10_d7_S_x.v.out,64,262,29,153,0,0,0,48,2,0,0,4,2,0,0,2,71,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,83,2,0,0,0,0,4,4,0,0,0,0,0,0,2,0,0,0,14,10,0,0,0,0,0,0,70,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1686,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w10_d7_S_x_shiftReg.v.out,18,101,12,95,0,0,0,14,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,10,0,0,0,0,0,0,70,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1689,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w10_d8_S_x.v.out,67,274,30,163,0,0,0,51,2,0,0,4,2,0,0,2,71,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,89,2,0,0,0,0,4,4,0,0,0,0,0,0,2,0,0,0,14,10,0,0,0,0,0,0,80,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1690,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w10_d8_S_x_shiftReg.v.out,21,113,13,105,0,0,0,17,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,21,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,10,0,0,0,0,0,0,80,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1697,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w12_d8_S.v.out,67,302,30,191,0,0,0,51,2,0,0,4,2,0,0,2,71,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,89,2,0,0,0,0,4,4,0,0,0,0,0,0,2,0,0,0,14,12,0,0,0,0,0,0,96,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1698,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w12_d8_S_shiftReg.v.out,21,133,13,125,0,0,0,17,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,21,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,96,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1699,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w12_d8_S_x.v.out,67,302,30,191,0,0,0,51,2,0,0,4,2,0,0,2,71,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,89,2,0,0,0,0,4,4,0,0,0,0,0,0,2,0,0,0,14,12,0,0,0,0,0,0,96,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1700,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w12_d8_S_x_shiftReg.v.out,21,133,13,125,0,0,0,17,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,21,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,96,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1711,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w16_d2_S.v.out,53,240,24,145,0,0,0,37,3,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,16,0,0,0,0,0,0,32,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1712,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w16_d2_S_shiftReg.v.out,8,68,7,67,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1713,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w16_d2_S_x.v.out,53,240,24,145,0,0,0,37,3,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,16,0,0,0,0,0,0,32,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1714,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w16_d2_S_x0.v.out,53,240,24,145,0,0,0,37,3,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,16,0,0,0,0,0,0,32,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1715,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w16_d2_S_x0_shiftReg.v.out,8,68,7,67,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1716,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w16_d2_S_x1.v.out,53,240,24,145,0,0,0,37,3,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,16,0,0,0,0,0,0,32,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1717,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w16_d2_S_x1_shiftReg.v.out,8,68,7,67,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1718,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w16_d2_S_x2.v.out,53,240,24,145,0,0,0,37,3,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,16,0,0,0,0,0,0,32,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1719,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w16_d2_S_x2_shiftReg.v.out,8,68,7,67,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1720,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w16_d2_S_x3.v.out,53,240,24,145,0,0,0,37,3,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,16,0,0,0,0,0,0,32,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1721,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w16_d2_S_x3_shiftReg.v.out,8,68,7,67,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1722,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w16_d2_S_x4.v.out,53,240,24,145,0,0,0,37,3,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,16,0,0,0,0,0,0,32,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1723,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w16_d2_S_x4_shiftReg.v.out,8,68,7,67,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1724,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w16_d2_S_x5.v.out,53,240,24,145,0,0,0,37,3,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,16,0,0,0,0,0,0,32,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1725,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w16_d2_S_x5_shiftReg.v.out,8,68,7,67,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1726,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w16_d2_S_x6.v.out,53,240,24,145,0,0,0,37,3,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,16,0,0,0,0,0,0,32,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1727,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w16_d2_S_x6_shiftReg.v.out,8,68,7,67,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1728,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w16_d2_S_x7.v.out,53,240,24,145,0,0,0,37,3,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,16,0,0,0,0,0,0,32,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1729,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w16_d2_S_x7_shiftReg.v.out,8,68,7,67,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1730,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w16_d2_S_x8.v.out,53,240,24,145,0,0,0,37,3,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,16,0,0,0,0,0,0,32,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1731,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w16_d2_S_x8_shiftReg.v.out,8,68,7,67,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1732,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w16_d2_S_x9.v.out,53,240,24,145,0,0,0,37,3,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,16,0,0,0,0,0,0,32,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1733,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w16_d2_S_x9_shiftReg.v.out,8,68,7,67,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1734,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w16_d2_S_x_shiftReg.v.out,8,68,7,67,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1735,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w1_d8_S.v.out,67,148,30,37,0,0,0,51,2,0,0,4,2,0,0,2,71,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,89,2,0,0,0,0,4,4,0,0,0,0,0,0,2,0,0,0,14,1,0,0,0,0,0,0,8,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1736,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w1_d8_S_shiftReg.v.out,21,23,13,15,0,0,0,17,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,21,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1737,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w1_d8_S_x.v.out,67,148,30,37,0,0,0,51,2,0,0,4,2,0,0,2,71,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,89,2,0,0,0,0,4,4,0,0,0,0,0,0,2,0,0,0,14,1,0,0,0,0,0,0,8,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1738,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w1_d8_S_x0.v.out,67,148,30,37,0,0,0,51,2,0,0,4,2,0,0,2,71,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,89,2,0,0,0,0,4,4,0,0,0,0,0,0,2,0,0,0,14,1,0,0,0,0,0,0,8,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1739,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w1_d8_S_x0_shiftReg.v.out,21,23,13,15,0,0,0,17,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,21,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1740,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w1_d8_S_x_shiftReg.v.out,21,23,13,15,0,0,0,17,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,21,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1741,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w1_d9_S.v.out,68,156,31,41,0,0,0,52,2,0,0,4,2,0,0,2,73,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,97,2,0,0,0,0,5,5,0,0,0,0,0,0,2,0,0,0,17,1,0,0,0,0,0,0,9,0,0,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0
1742,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w1_d9_S_shiftReg.v.out,22,25,14,17,0,0,0,18,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,28,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1743,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w1_d9_S_x.v.out,68,156,31,41,0,0,0,52,2,0,0,4,2,0,0,2,73,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,97,2,0,0,0,0,5,5,0,0,0,0,0,0,2,0,0,0,17,1,0,0,0,0,0,0,9,0,0,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0
1744,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w1_d9_S_x0.v.out,68,156,31,41,0,0,0,52,2,0,0,4,2,0,0,2,73,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,97,2,0,0,0,0,5,5,0,0,0,0,0,0,2,0,0,0,17,1,0,0,0,0,0,0,9,0,0,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0
1745,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w1_d9_S_x0_shiftReg.v.out,22,25,14,17,0,0,0,18,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,28,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1746,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w1_d9_S_x1.v.out,68,156,31,41,0,0,0,52,2,0,0,4,2,0,0,2,73,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,97,2,0,0,0,0,5,5,0,0,0,0,0,0,2,0,0,0,17,1,0,0,0,0,0,0,9,0,0,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0
1747,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w1_d9_S_x1_shiftReg.v.out,22,25,14,17,0,0,0,18,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,28,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1748,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w1_d9_S_x2.v.out,68,156,31,41,0,0,0,52,2,0,0,4,2,0,0,2,73,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,97,2,0,0,0,0,5,5,0,0,0,0,0,0,2,0,0,0,17,1,0,0,0,0,0,0,9,0,0,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0
1749,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w1_d9_S_x2_shiftReg.v.out,22,25,14,17,0,0,0,18,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,28,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1750,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w1_d9_S_x_shiftReg.v.out,22,25,14,17,0,0,0,18,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,28,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1751,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w4_d2_S.v.out,53,144,24,49,0,0,0,37,3,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,4,0,0,0,0,0,0,8,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1752,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w4_d2_S_shiftReg.v.out,8,20,7,19,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1753,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w4_d2_S_x.v.out,53,144,24,49,0,0,0,37,3,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,4,0,0,0,0,0,0,8,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1754,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w4_d2_S_x_shiftReg.v.out,8,20,7,19,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1755,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w4_d7_S.v.out,64,184,29,75,0,0,0,48,2,0,0,4,2,0,0,2,71,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,83,2,0,0,0,0,4,4,0,0,0,0,0,0,2,0,0,0,14,4,0,0,0,0,0,0,28,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1756,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w4_d7_S_shiftReg.v.out,18,47,12,41,0,0,0,14,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,28,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1757,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w4_d7_S_x.v.out,64,184,29,75,0,0,0,48,2,0,0,4,2,0,0,2,71,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,83,2,0,0,0,0,4,4,0,0,0,0,0,0,2,0,0,0,14,4,0,0,0,0,0,0,28,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1758,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w4_d7_S_x0.v.out,64,184,29,75,0,0,0,48,2,0,0,4,2,0,0,2,71,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,83,2,0,0,0,0,4,4,0,0,0,0,0,0,2,0,0,0,14,4,0,0,0,0,0,0,28,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1759,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w4_d7_S_x0_shiftReg.v.out,18,47,12,41,0,0,0,14,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,28,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1760,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w4_d7_S_x_shiftReg.v.out,18,47,12,41,0,0,0,14,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,28,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1761,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w4_d8_S.v.out,67,190,30,79,0,0,0,51,2,0,0,4,2,0,0,2,71,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,89,2,0,0,0,0,4,4,0,0,0,0,0,0,2,0,0,0,14,4,0,0,0,0,0,0,32,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1762,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w4_d8_S_shiftReg.v.out,21,53,13,45,0,0,0,17,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,21,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1763,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w4_d8_S_x.v.out,67,190,30,79,0,0,0,51,2,0,0,4,2,0,0,2,71,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,89,2,0,0,0,0,4,4,0,0,0,0,0,0,2,0,0,0,14,4,0,0,0,0,0,0,32,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1764,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w4_d8_S_x0.v.out,67,190,30,79,0,0,0,51,2,0,0,4,2,0,0,2,71,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,89,2,0,0,0,0,4,4,0,0,0,0,0,0,2,0,0,0,14,4,0,0,0,0,0,0,32,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1765,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w4_d8_S_x0_shiftReg.v.out,21,53,13,45,0,0,0,17,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,21,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1766,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w4_d8_S_x1.v.out,67,190,30,79,0,0,0,51,2,0,0,4,2,0,0,2,71,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,89,2,0,0,0,0,4,4,0,0,0,0,0,0,2,0,0,0,14,4,0,0,0,0,0,0,32,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1767,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w4_d8_S_x1_shiftReg.v.out,21,53,13,45,0,0,0,17,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,21,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1768,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w4_d8_S_x_shiftReg.v.out,21,53,13,45,0,0,0,17,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,21,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1769,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w5_d2_S.v.out,53,152,24,57,0,0,0,37,3,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,5,0,0,0,0,0,0,10,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1770,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w5_d2_S_shiftReg.v.out,8,24,7,23,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5,0,0,0,0,0,0,10,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1771,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w5_d2_S_x.v.out,53,152,24,57,0,0,0,37,3,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,5,0,0,0,0,0,0,10,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1772,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w5_d2_S_x_shiftReg.v.out,8,24,7,23,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5,0,0,0,0,0,0,10,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1773,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w5_d7_S.v.out,64,197,29,88,0,0,0,48,2,0,0,4,2,0,0,2,71,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,83,2,0,0,0,0,4,4,0,0,0,0,0,0,2,0,0,0,14,5,0,0,0,0,0,0,35,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1774,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w5_d7_S_shiftReg.v.out,18,56,12,50,0,0,0,14,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5,0,0,0,0,0,0,35,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1775,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w5_d7_S_x.v.out,64,197,29,88,0,0,0,48,2,0,0,4,2,0,0,2,71,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,83,2,0,0,0,0,4,4,0,0,0,0,0,0,2,0,0,0,14,5,0,0,0,0,0,0,35,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1776,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w5_d7_S_x_shiftReg.v.out,18,56,12,50,0,0,0,14,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5,0,0,0,0,0,0,35,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1777,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w5_d8_S.v.out,67,204,30,93,0,0,0,51,2,0,0,4,2,0,0,2,71,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,89,2,0,0,0,0,4,4,0,0,0,0,0,0,2,0,0,0,14,5,0,0,0,0,0,0,40,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1778,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w5_d8_S_shiftReg.v.out,21,63,13,55,0,0,0,17,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,21,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5,0,0,0,0,0,0,40,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1779,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w5_d8_S_x.v.out,67,204,30,93,0,0,0,51,2,0,0,4,2,0,0,2,71,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,89,2,0,0,0,0,4,4,0,0,0,0,0,0,2,0,0,0,14,5,0,0,0,0,0,0,40,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1780,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w5_d8_S_x_shiftReg.v.out,21,63,13,55,0,0,0,17,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,21,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5,0,0,0,0,0,0,40,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1781,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w6_d2_S.v.out,53,160,24,65,0,0,0,37,3,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,6,0,0,0,0,0,0,12,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1782,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w6_d2_S_shiftReg.v.out,8,28,7,27,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1783,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w6_d7_S.v.out,64,210,29,101,0,0,0,48,2,0,0,4,2,0,0,2,71,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,83,2,0,0,0,0,4,4,0,0,0,0,0,0,2,0,0,0,14,6,0,0,0,0,0,0,42,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1784,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w6_d7_S_shiftReg.v.out,18,65,12,59,0,0,0,14,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,42,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1785,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w6_d7_S_x.v.out,64,210,29,101,0,0,0,48,2,0,0,4,2,0,0,2,71,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,83,2,0,0,0,0,4,4,0,0,0,0,0,0,2,0,0,0,14,6,0,0,0,0,0,0,42,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1786,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w6_d7_S_x_shiftReg.v.out,18,65,12,59,0,0,0,14,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,42,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1787,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w6_d8_S.v.out,67,218,30,107,0,0,0,51,2,0,0,4,2,0,0,2,71,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,89,2,0,0,0,0,4,4,0,0,0,0,0,0,2,0,0,0,14,6,0,0,0,0,0,0,48,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1788,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w6_d8_S_shiftReg.v.out,21,73,13,65,0,0,0,17,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,21,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,48,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1789,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w6_d8_S_x.v.out,67,218,30,107,0,0,0,51,2,0,0,4,2,0,0,2,71,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,89,2,0,0,0,0,4,4,0,0,0,0,0,0,2,0,0,0,14,6,0,0,0,0,0,0,48,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1790,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w6_d8_S_x_shiftReg.v.out,21,73,13,65,0,0,0,17,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,21,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,48,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1791,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w7_d2_S.v.out,53,168,24,73,0,0,0,37,3,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,7,0,0,0,0,0,0,14,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1792,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w7_d2_S_shiftReg.v.out,8,32,7,31,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7,0,0,0,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1793,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w7_d2_S_x.v.out,53,168,24,73,0,0,0,37,3,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,7,0,0,0,0,0,0,14,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1794,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w7_d2_S_x_shiftReg.v.out,8,32,7,31,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7,0,0,0,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1799,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w8_d2_S.v.out,53,176,24,81,0,0,0,37,3,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,8,0,0,0,0,0,0,16,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1800,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w8_d2_S_shiftReg.v.out,8,36,7,35,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1801,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w8_d2_S_x.v.out,53,176,24,81,0,0,0,37,3,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,8,0,0,0,0,0,0,16,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1802,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w8_d2_S_x_shiftReg.v.out,8,36,7,35,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1803,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w8_d7_S.v.out,64,236,29,127,0,0,0,48,2,0,0,4,2,0,0,2,71,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,83,2,0,0,0,0,4,4,0,0,0,0,0,0,2,0,0,0,14,8,0,0,0,0,0,0,56,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1804,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w8_d7_S_shiftReg.v.out,18,83,12,77,0,0,0,14,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8,0,0,0,0,0,0,56,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1805,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w8_d7_S_x.v.out,64,236,29,127,0,0,0,48,2,0,0,4,2,0,0,2,71,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,83,2,0,0,0,0,4,4,0,0,0,0,0,0,2,0,0,0,14,8,0,0,0,0,0,0,56,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1806,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w8_d7_S_x0.v.out,64,236,29,127,0,0,0,48,2,0,0,4,2,0,0,2,71,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,83,2,0,0,0,0,4,4,0,0,0,0,0,0,2,0,0,0,14,8,0,0,0,0,0,0,56,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1807,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w8_d7_S_x0_shiftReg.v.out,18,83,12,77,0,0,0,14,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8,0,0,0,0,0,0,56,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1808,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w8_d7_S_x_shiftReg.v.out,18,83,12,77,0,0,0,14,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8,0,0,0,0,0,0,56,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1809,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w8_d8_S.v.out,67,246,30,135,0,0,0,51,2,0,0,4,2,0,0,2,71,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,89,2,0,0,0,0,4,4,0,0,0,0,0,0,2,0,0,0,14,8,0,0,0,0,0,0,64,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1810,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w8_d8_S_shiftReg.v.out,21,93,13,85,0,0,0,17,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,21,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8,0,0,0,0,0,0,64,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1811,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w8_d8_S_x.v.out,67,246,30,135,0,0,0,51,2,0,0,4,2,0,0,2,71,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,89,2,0,0,0,0,4,4,0,0,0,0,0,0,2,0,0,0,14,8,0,0,0,0,0,0,64,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1812,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w8_d8_S_x0.v.out,67,246,30,135,0,0,0,51,2,0,0,4,2,0,0,2,71,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,89,2,0,0,0,0,4,4,0,0,0,0,0,0,2,0,0,0,14,8,0,0,0,0,0,0,64,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1813,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w8_d8_S_x0_shiftReg.v.out,21,93,13,85,0,0,0,17,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,21,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8,0,0,0,0,0,0,64,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1814,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w8_d8_S_x_shiftReg.v.out,21,93,13,85,0,0,0,17,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,21,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8,0,0,0,0,0,0,64,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1815,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w9_d2_S.v.out,53,184,24,89,0,0,0,37,3,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,9,0,0,0,0,0,0,18,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1816,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w9_d2_S_shiftReg.v.out,8,40,7,39,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,9,0,0,0,0,0,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1817,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w9_d2_S_x.v.out,53,184,24,89,0,0,0,37,3,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,9,0,0,0,0,0,0,18,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1818,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w9_d2_S_x_shiftReg.v.out,8,40,7,39,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,9,0,0,0,0,0,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1821,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_hadd_16ns_16ns_16_5_full_dsp_1.v.out,256,1974,176,1592,0,0,0,159,68,0,0,15,67,0,0,0,12,0,0,0,15,13,4,0,0,0,0,0,0,0,15,0,24,0,0,0,0,0,189,23,0,0,0,0,0,0,0,0,0,0,519,56,0,0,0,0,0,17,80,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1822,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.v.out,262,1911,176,1523,0,0,0,165,69,0,0,15,67,0,0,0,12,0,0,0,15,13,4,0,0,0,0,0,0,0,15,0,54,0,0,0,0,0,189,23,0,0,0,0,0,0,0,0,0,0,504,64,0,0,0,0,0,2,37,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1823,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_hmul_16ns_16ns_16_4_max_dsp_1.v.out,116,1027,102,946,0,0,0,40,0,0,0,10,30,0,0,0,2,0,0,0,5,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,64,22,0,0,0,0,0,0,0,0,0,219,0,0,0,0,0,0,17,80,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1824,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_hsub_16ns_16ns_16_5_full_dsp_1.v.out,256,1974,176,1592,0,0,0,159,68,0,0,15,67,0,0,0,12,0,0,0,15,13,4,0,0,0,0,0,0,0,15,0,24,0,0,0,0,0,189,23,0,0,0,0,0,0,0,0,0,0,519,56,0,0,0,0,0,17,80,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1825,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1.v.out,24,392,23,377,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,48,0,45,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,112,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1826,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0.v.out,16,370,16,370,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,48,0,45,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,112,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1827,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_mul_10s_9ns_16_1_1.v.out,7,53,6,38,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1828,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_mul_10s_9ns_16_1_1_Multiplier_0.v.out,3,35,3,35,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1829,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_regslice_both.v.out,59,249,24,211,0,0,0,46,6,0,0,0,2,0,0,0,0,0,0,0,16,5,0,0,0,0,0,0,0,0,0,0,10,2,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,39,0,0,0,0,0,0,0,64,0,0,0,0,0,0,2,2,0,0,0,0,0,0,0,0,0,0,0,0,0
1830,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_start_for_tdf10_readFilters68_U0.v.out,53,120,24,25,0,0,0,37,3,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,1,0,0,0,0,0,0,2,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1831,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_start_for_tdf10_readFilters68_U0_shiftReg.v.out,8,8,7,7,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1832,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_start_for_tdf11_readFilters74_U0.v.out,53,120,24,25,0,0,0,37,3,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,1,0,0,0,0,0,0,2,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1833,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_start_for_tdf11_readFilters74_U0_shiftReg.v.out,8,8,7,7,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1834,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_start_for_tdf12_readFilters78_U0.v.out,53,120,24,25,0,0,0,37,3,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,1,0,0,0,0,0,0,2,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1835,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_start_for_tdf12_readFilters78_U0_shiftReg.v.out,8,8,7,7,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1836,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_start_for_tdf1_readFilters18_U0.v.out,53,120,24,25,0,0,0,37,3,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,1,0,0,0,0,0,0,2,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1837,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_start_for_tdf1_readFilters18_U0_shiftReg.v.out,8,8,7,7,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1838,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_start_for_tdf2_readFilters24_U0.v.out,53,120,24,25,0,0,0,37,3,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,1,0,0,0,0,0,0,2,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1839,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_start_for_tdf2_readFilters24_U0_shiftReg.v.out,8,8,7,7,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1840,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_start_for_tdf3_readFilters30_U0.v.out,53,120,24,25,0,0,0,37,3,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,1,0,0,0,0,0,0,2,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1841,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_start_for_tdf3_readFilters30_U0_shiftReg.v.out,8,8,7,7,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1842,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_start_for_tdf4_readFilters36_U0.v.out,53,120,24,25,0,0,0,37,3,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,1,0,0,0,0,0,0,2,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1843,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_start_for_tdf4_readFilters36_U0_shiftReg.v.out,8,8,7,7,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1844,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_start_for_tdf5_readFilters40_U0.v.out,53,120,24,25,0,0,0,37,3,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,1,0,0,0,0,0,0,2,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1845,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_start_for_tdf5_readFilters40_U0_shiftReg.v.out,8,8,7,7,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1846,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_start_for_tdf6_readFilters46_U0.v.out,53,120,24,25,0,0,0,37,3,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,1,0,0,0,0,0,0,2,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1847,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_start_for_tdf6_readFilters46_U0_shiftReg.v.out,8,8,7,7,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1848,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_start_for_tdf7_readFilters52_U0.v.out,53,120,24,25,0,0,0,37,3,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,1,0,0,0,0,0,0,2,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1849,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_start_for_tdf7_readFilters52_U0_shiftReg.v.out,8,8,7,7,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1850,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_start_for_tdf8_readFilters56_U0.v.out,53,120,24,25,0,0,0,37,3,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,1,0,0,0,0,0,0,2,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1851,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_start_for_tdf8_readFilters56_U0_shiftReg.v.out,8,8,7,7,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1852,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_start_for_tdf9_readFilters62_U0.v.out,53,120,24,25,0,0,0,37,3,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,1,0,0,0,0,0,0,2,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1853,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_start_for_tdf9_readFilters62_U0_shiftReg.v.out,8,8,7,7,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1856,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_in_p.v.out,45,327,35,195,4,256,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,38,0,0,0,0,0,0,0,64,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,4,0,0,0,0,0
1857,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_in_p_ram.v.out,27,229,17,97,4,256,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,38,0,0,0,0,0,0,0,64,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,4,0,0,0,0,0
1891,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_l2_writeOutputs_165_running_sums_3.v.out,24,189,17,97,1,1024,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,46,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1892,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_l2_writeOutputs_165_running_sums_3_ram.v.out,15,140,8,48,1,1024,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,46,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1896,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_accum_1.v.out,729,5823,476,4608,0,0,0,473,144,0,0,30,138,0,0,4,27,0,0,0,61,104,8,0,0,0,0,0,0,0,40,0,127,0,0,0,0,0,392,46,0,0,0,0,0,0,0,0,0,0,1597,120,0,0,0,0,0,34,439,0,0,0,0,0,0,9,7,0,0,0,0,0,0,0,0,0,0,0,0,0
1897,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_accum_2.v.out,300,2191,204,1781,0,0,0,190,70,0,0,15,69,0,0,0,12,0,0,0,18,14,4,0,0,0,0,0,0,0,15,0,77,0,0,0,0,0,193,23,0,0,0,0,0,0,0,0,0,0,554,63,0,0,0,0,0,17,84,0,0,0,0,0,0,24,20,0,0,0,0,0,0,0,0,0,0,0,0,0
1899,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_dot_product.v.out,292,1746,225,1557,0,0,0,175,12,0,0,10,34,0,0,6,2,0,0,0,23,7,1,0,0,0,0,0,0,0,0,0,35,0,0,0,0,0,64,76,22,0,0,0,0,0,0,0,0,0,336,3,0,0,0,0,0,72,191,0,0,0,0,0,0,11,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1905,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_l2_writeOutputs_171_running_sums_2.v.out,24,195,17,101,1,2048,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,48,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1906,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_l2_writeOutputs_171_running_sums_2_ram.v.out,15,144,8,50,1,2048,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,48,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1907,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readFilters74.v.out,198,1511,129,1350,0,0,0,141,10,0,0,0,4,0,0,4,0,0,0,0,25,28,0,0,0,0,0,0,0,0,0,0,38,0,0,0,0,0,115,77,0,0,0,0,0,0,0,0,0,0,211,4,0,0,0,0,0,0,125,0,0,0,0,0,0,5,3,10,0,0,0,0,0,0,0,0,0,0,0,0
1908,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_readInputs75.v.out,301,1874,216,1646,0,0,0,214,15,0,0,0,4,0,0,6,0,0,0,0,22,36,0,0,0,0,0,0,0,0,0,0,47,0,0,0,0,89,200,14,0,0,0,0,0,0,0,0,0,0,371,5,0,0,0,0,0,0,188,0,0,0,0,0,0,6,3,42,0,0,0,0,0,0,0,0,0,0,0,0
1911,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_accum_2.v.out,300,2191,204,1781,0,0,0,190,70,0,0,15,69,0,0,0,12,0,0,0,18,14,4,0,0,0,0,0,0,0,15,0,77,0,0,0,0,0,193,23,0,0,0,0,0,0,0,0,0,0,554,63,0,0,0,0,0,17,84,0,0,0,0,0,0,24,20,0,0,0,0,0,0,0,0,0,0,0,0,0
1939,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_accum_2.v.out,300,2191,204,1781,0,0,0,190,70,0,0,15,69,0,0,0,12,0,0,0,18,14,4,0,0,0,0,0,0,0,15,0,77,0,0,0,0,0,193,23,0,0,0,0,0,0,0,0,0,0,554,63,0,0,0,0,0,17,84,0,0,0,0,0,0,24,20,0,0,0,0,0,0,0,0,0,0,0,0,0
1946,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_get_next_ijk.v.out,112,385,73,346,0,0,0,82,14,0,0,0,6,0,0,2,2,0,0,0,14,10,0,0,0,0,0,0,0,0,0,0,56,0,0,0,0,0,116,0,0,0,0,0,0,0,0,0,0,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,1,84,0,0,0,0,0,0,0,0,0,0,0,0
1953,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf3_accum_2.v.out,300,2191,204,1781,0,0,0,190,70,0,0,15,69,0,0,0,12,0,0,0,18,14,4,0,0,0,0,0,0,0,15,0,77,0,0,0,0,0,193,23,0,0,0,0,0,0,0,0,0,0,554,63,0,0,0,0,0,17,84,0,0,0,0,0,0,24,20,0,0,0,0,0,0,0,0,0,0,0,0,0
1954,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf3_adjust.v.out,698,5419,496,4530,0,0,0,400,139,0,0,40,166,0,0,0,26,0,0,0,37,35,9,0,0,0,0,0,0,0,30,0,337,0,0,0,0,0,390,110,22,0,0,0,0,0,0,0,0,0,1295,129,0,0,0,0,0,51,304,0,0,0,0,0,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1958,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf3_get_next_ijk.v.out,74,263,42,201,0,0,0,52,9,0,0,0,2,0,0,2,0,0,0,0,8,6,0,0,0,0,0,0,0,0,0,0,48,0,0,0,0,0,48,0,0,0,0,0,0,0,0,0,0,0,76,0,0,0,0,0,0,0,32,0,0,0,0,0,0,1,1,16,0,0,0,0,0,0,0,0,0,0,0,0
1963,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_accum_1.v.out,729,5777,476,4582,0,0,0,473,144,0,0,30,138,0,0,4,27,0,0,0,61,90,8,0,0,0,0,0,0,0,38,0,127,0,0,0,0,0,390,46,0,0,0,0,0,0,0,0,0,0,1571,120,0,0,0,0,0,34,435,0,0,0,0,0,0,9,7,0,0,0,0,0,0,0,0,0,0,0,0,0
1964,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_accum_2.v.out,300,2191,204,1781,0,0,0,190,70,0,0,15,69,0,0,0,12,0,0,0,18,14,4,0,0,0,0,0,0,0,15,0,77,0,0,0,0,0,193,23,0,0,0,0,0,0,0,0,0,0,554,63,0,0,0,0,0,17,84,0,0,0,0,0,0,24,20,0,0,0,0,0,0,0,0,0,0,0,0,0
1968,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_dot_product.v.out,292,1686,225,1509,0,0,0,175,12,0,0,10,34,0,0,6,2,0,0,0,23,7,1,0,0,0,0,0,0,0,0,0,29,0,0,0,0,0,56,76,22,0,0,0,0,0,0,0,0,0,320,3,0,0,0,0,0,62,179,0,0,0,0,0,0,11,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1976,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_l2_writeOutputs_133_running_sums_1.v.out,24,177,17,89,1,256,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,42,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1977,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_l2_writeOutputs_133_running_sums_1_ram.v.out,15,132,8,44,1,256,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,42,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1981,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_accum_1.v.out,729,5777,476,4582,0,0,0,473,144,0,0,30,138,0,0,4,27,0,0,0,61,90,8,0,0,0,0,0,0,0,38,0,127,0,0,0,0,0,390,46,0,0,0,0,0,0,0,0,0,0,1571,120,0,0,0,0,0,34,435,0,0,0,0,0,0,9,7,0,0,0,0,0,0,0,0,0,0,0,0,0
1982,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_accum_2.v.out,300,2191,204,1781,0,0,0,190,70,0,0,15,69,0,0,0,12,0,0,0,18,14,4,0,0,0,0,0,0,0,15,0,77,0,0,0,0,0,193,23,0,0,0,0,0,0,0,0,0,0,554,63,0,0,0,0,0,17,84,0,0,0,0,0,0,24,20,0,0,0,0,0,0,0,0,0,0,0,0,0
1984,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_dot_product.v.out,292,1686,225,1509,0,0,0,175,12,0,0,10,34,0,0,6,2,0,0,0,23,7,1,0,0,0,0,0,0,0,0,0,29,0,0,0,0,0,56,76,22,0,0,0,0,0,0,0,0,0,320,3,0,0,0,0,0,62,179,0,0,0,0,0,0,11,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1987,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readFilters40.v.out,155,654,97,553,0,0,0,118,13,0,0,0,4,0,0,6,0,0,0,0,18,7,0,0,0,0,0,0,0,0,0,0,29,0,0,0,0,0,73,25,0,0,0,0,0,0,0,0,0,0,90,3,0,0,0,0,0,18,49,0,0,0,0,0,0,8,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1991,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_accum_1.v.out,736,5779,478,4587,0,0,0,478,147,0,0,30,138,0,0,4,27,0,0,0,64,83,8,0,0,0,0,0,0,0,30,0,127,0,0,0,0,0,390,46,0,0,0,0,0,0,0,0,0,0,1560,120,0,0,0,0,0,34,442,0,0,0,0,0,0,9,7,0,0,0,0,0,0,0,0,0,0,0,0,0
1992,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_accum_2.v.out,300,2191,204,1781,0,0,0,190,70,0,0,15,69,0,0,0,12,0,0,0,18,14,4,0,0,0,0,0,0,0,15,0,77,0,0,0,0,0,193,23,0,0,0,0,0,0,0,0,0,0,554,63,0,0,0,0,0,17,84,0,0,0,0,0,0,24,20,0,0,0,0,0,0,0,0,0,0,0,0,0
1993,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_adjust.v.out,698,5421,496,4532,0,0,0,400,139,0,0,40,166,0,0,0,26,0,0,0,37,35,9,0,0,0,0,0,0,0,30,0,337,0,0,0,0,0,390,110,22,0,0,0,0,0,0,0,0,0,1295,129,0,0,0,0,0,51,304,0,0,0,0,0,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1994,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_dot_product.v.out,215,1728,164,1590,0,0,0,113,10,0,0,10,34,0,0,2,2,0,0,0,18,6,1,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,20,64,22,0,0,0,0,0,0,0,0,0,253,3,0,0,0,0,0,53,154,0,0,0,0,0,0,10,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1997,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_get_next_ijk.v.out,74,266,42,204,0,0,0,52,9,0,0,0,2,0,0,2,0,0,0,0,8,6,0,0,0,0,0,0,0,0,0,0,48,0,0,0,0,0,48,0,0,0,0,0,0,0,0,0,0,0,76,0,0,0,0,0,0,0,32,0,0,0,0,0,0,1,1,16,0,0,0,0,0,0,0,0,0,0,0,0
2003,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf7_accum_2.v.out,300,2191,204,1781,0,0,0,190,70,0,0,15,69,0,0,0,12,0,0,0,18,14,4,0,0,0,0,0,0,0,15,0,77,0,0,0,0,0,193,23,0,0,0,0,0,0,0,0,0,0,554,63,0,0,0,0,0,17,84,0,0,0,0,0,0,24,20,0,0,0,0,0,0,0,0,0,0,0,0,0
2015,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf7_l2_writeOutputs_149_running_sums.v.out,24,183,17,93,1,512,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,44,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
2016,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf7_l2_writeOutputs_149_running_sums_ram.v.out,15,136,8,46,1,512,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,44,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
2020,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_accum_1.v.out,729,5800,476,4595,0,0,0,473,144,0,0,30,138,0,0,4,27,0,0,0,61,97,8,0,0,0,0,0,0,0,39,0,127,0,0,0,0,0,391,46,0,0,0,0,0,0,0,0,0,0,1584,120,0,0,0,0,0,34,437,0,0,0,0,0,0,9,7,0,0,0,0,0,0,0,0,0,0,0,0,0
2021,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_accum_2.v.out,300,2191,204,1781,0,0,0,190,70,0,0,15,69,0,0,0,12,0,0,0,18,14,4,0,0,0,0,0,0,0,15,0,77,0,0,0,0,0,193,23,0,0,0,0,0,0,0,0,0,0,554,63,0,0,0,0,0,17,84,0,0,0,0,0,0,24,20,0,0,0,0,0,0,0,0,0,0,0,0,0
2023,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_dot_product.v.out,292,1716,225,1533,0,0,0,175,12,0,0,10,34,0,0,6,2,0,0,0,23,7,1,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,60,76,22,0,0,0,0,0,0,0,0,0,328,3,0,0,0,0,0,67,185,0,0,0,0,0,0,11,1,0,0,0,0,0,0,0,0,0,0,0,0,0
2024,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_get_next_ijk.v.out,112,388,73,349,0,0,0,82,14,0,0,0,6,0,0,2,2,0,0,0,14,10,0,0,0,0,0,0,0,0,0,0,56,0,0,0,0,0,116,0,0,0,0,0,0,0,0,0,0,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,1,84,0,0,0,0,0,0,0,0,0,0,0,0
2026,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_readFilters56.v.out,155,696,97,589,0,0,0,118,13,0,0,0,4,0,0,6,0,0,0,0,18,7,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,81,27,0,0,0,0,0,0,0,0,0,0,98,3,0,0,0,0,0,20,54,0,0,0,0,0,0,8,1,0,0,0,0,0,0,0,0,0,0,0,0,0
2031,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_accum_2.v.out,300,2191,204,1781,0,0,0,190,70,0,0,15,69,0,0,0,12,0,0,0,18,14,4,0,0,0,0,0,0,0,15,0,77,0,0,0,0,0,193,23,0,0,0,0,0,0,0,0,0,0,554,63,0,0,0,0,0,17,84,0,0,0,0,0,0,24,20,0,0,0,0,0,0,0,0,0,0,0,0,0
2038,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_get_next_ijk.v.out,74,269,42,207,0,0,0,52,9,0,0,0,2,0,0,2,0,0,0,0,8,6,0,0,0,0,0,0,0,0,0,0,48,0,0,0,0,0,48,0,0,0,0,0,0,0,0,0,0,0,76,0,0,0,0,0,0,0,32,0,0,0,0,0,0,1,1,16,0,0,0,0,0,0,0,0,0,0,0,0
2051,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tpu_like.medium_submodules/qadd.v.out,3,48,3,48,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2060,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tpu_like.small_submodules/control.v.out,51,90,15,18,0,0,0,39,1,0,0,11,0,0,0,8,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,20,15,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,48,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
2065,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tpu_like.small_submodules/processing_element.v.out,28,253,25,236,0,0,0,12,0,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,16,0,16,0,0,0,0,0,0,0,0,0,24,0,0,0,0,0,0,48,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2066,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tpu_like.small_submodules/qadd.v.out,3,48,3,48,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2067,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tpu_like.small_submodules/qmult.v.out,3,32,3,32,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2069,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tpu_like.small_submodules/seq_mac.v.out,20,203,17,186,0,0,0,10,0,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,16,0,16,0,0,0,0,0,0,0,0,0,24,0,0,0,0,0,0,48,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2099,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/mcml_submodules/dual_port_mem_xx.v.out,26,532,18,314,1,416,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,92,0,0,0,0,0,0,0,64,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
2100,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/mcml_submodules/dual_port_mem_yy.v.out,26,532,18,314,1,416,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,92,0,0,0,0,0,0,0,64,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
2101,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/mcml_submodules/dual_port_mem_zz.v.out,26,532,18,314,1,416,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,92,0,0,0,0,0,0,0,64,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
2102,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/mcml_submodules/dual_port_ram.v.out,17,2603,9,1047,1,2560,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,534,0,0,0,0,0,0,0,512,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
2107,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/mcml_submodules/single_port_ram.v.out,9,1302,5,524,1,2560,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,267,0,0,0,0,0,0,0,256,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
2116,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/mkDelayWorker32B_submodules/arSRLFIFO_b.v.out,128,673,54,391,1,128,0,95,1,0,0,0,2,0,0,14,5,0,0,0,25,4,0,0,0,0,0,0,0,0,64,64,16,12,0,0,64,0,22,0,0,0,0,0,0,0,0,0,0,0,96,0,0,0,0,0,0,0,64,0,0,0,0,0,0,0,19,0,0,0,0,2,0,0,2,0,0,0,0,0
2119,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/mkDelayWorker32B_submodules/dual_port_ram.v.out,17,2603,9,1047,1,2560,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,534,0,0,0,0,0,0,0,512,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
2121,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/mkDelayWorker32B_submodules/generic_fifo_sc_b.v.out,110,592,36,310,1,128,0,95,1,0,0,0,2,0,0,14,5,0,0,0,25,4,0,0,0,0,0,0,0,0,64,64,16,12,0,0,64,0,22,0,0,0,0,0,0,0,0,0,0,0,96,0,0,0,0,0,0,0,64,0,0,0,0,0,0,0,19,0,0,0,0,2,0,0,2,0,0,0,0,0
2129,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/mkPktMerge_submodules/arSRLFIFO_b.v.out,129,2762,55,1754,1,612,0,95,1,0,0,0,2,0,0,14,5,0,0,0,0,4,0,0,0,0,0,0,0,0,64,64,16,12,0,0,64,0,22,0,0,0,0,0,0,0,25,0,0,0,338,0,0,0,0,0,0,0,306,0,0,0,0,0,0,0,19,0,0,0,0,2,0,0,2,0,0,0,0,0
2130,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/mkPktMerge_submodules/arSRLFIFO_c.v.out,129,2762,55,1754,1,612,0,95,1,0,0,0,2,0,0,14,5,0,0,0,0,4,0,0,0,0,0,0,0,0,64,64,16,12,0,0,64,0,22,0,0,0,0,0,0,0,25,0,0,0,338,0,0,0,0,0,0,0,306,0,0,0,0,0,0,0,19,0,0,0,0,2,0,0,2,0,0,0,0,0
2131,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/mkPktMerge_submodules/dual_port_ram.v.out,17,2603,9,1047,1,2560,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,534,0,0,0,0,0,0,0,512,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
2133,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/mkPktMerge_submodules/generic_fifo_sc_b.v.out,111,2439,37,1431,1,612,0,95,1,0,0,0,2,0,0,14,5,0,0,0,0,4,0,0,0,0,0,0,0,0,64,64,16,12,0,0,64,0,22,0,0,0,0,0,0,0,25,0,0,0,338,0,0,0,0,0,0,0,306,0,0,0,0,0,0,0,19,0,0,0,0,2,0,0,2,0,0,0,0,0
2134,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/mkPktMerge_submodules/generic_fifo_sc_c.v.out,111,2439,37,1431,1,612,0,95,1,0,0,0,2,0,0,14,5,0,0,0,0,4,0,0,0,0,0,0,0,0,64,64,16,12,0,0,64,0,22,0,0,0,0,0,0,0,25,0,0,0,338,0,0,0,0,0,0,0,306,0,0,0,0,0,0,0,19,0,0,0,0,2,0,0,2,0,0,0,0,0
2136,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/mkSMAdapter4B_submodules/ResetToBool.v.out,2,2,2,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2140,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/mkSMAdapter4B_submodules/dual_port_ram.v.out,17,2603,9,1047,1,2560,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,534,0,0,0,0,0,0,0,512,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
2145,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/multiclock_output_and_latch_submodules/and_latch.v.out,5,5,4,4,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2148,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/multiclock_separate_and_latch_submodules/and_latch.v.out,5,5,4,4,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2150,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/or1200_submodules/dual_port_ram.v.out,17,2603,9,1047,1,2560,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,534,0,0,0,0,0,0,0,512,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
2173,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/raygentop_submodules/onlyonecycle.v.out,24,61,8,10,0,0,0,21,3,0,0,0,0,0,0,0,2,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,8,2,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,4,0,0,0,0,0,0,0,0,0,0,0
2180,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/raygentop_submodules/single_port_ram.v.out,9,1302,5,524,1,2560,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,267,0,0,0,0,0,0,0,256,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
2184,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/single_wire.v.out,2,2,2,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2189,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/spree_submodules/dual_port_ram.v.out,17,2603,9,1047,1,2560,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,534,0,0,0,0,0,0,0,512,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
2197,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/spree_submodules/lo_reg.v.out,5,67,5,67,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0
2213,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/spree_submodules/single_port_ram.v.out,9,1302,5,524,1,2560,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,267,0,0,0,0,0,0,0,256,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
2221,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/stereovision0_submodules/lp_fltr_v2.v.out,26,174,24,154,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,20,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,20,80,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2222,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/stereovision0_submodules/lp_fltr_v4.v.out,26,174,24,154,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,20,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,20,80,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2224,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/stereovision0_submodules/my_fifo_179.v.out,6,34,6,34,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,24,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2226,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/stereovision0_submodules/my_fifo_316.v.out,6,34,6,34,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,24,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2227,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/stereovision0_submodules/my_fifo_359.v.out,6,34,6,34,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,24,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2228,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/stereovision0_submodules/my_fifo_496.v.out,6,34,6,34,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,24,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2229,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/stereovision0_submodules/my_fifo_89.v.out,6,34,6,34,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,24,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2256,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/stereovision1_submodules/wrapper_norm_seq.v.out,165,1172,91,557,0,0,0,122,66,0,0,0,24,0,0,8,16,0,0,0,0,48,0,0,0,0,0,0,0,0,0,0,20,0,0,0,0,0,225,32,0,0,0,0,0,0,0,0,0,0,226,16,0,0,0,0,0,112,32,0,0,0,0,0,0,11,90,0,0,0,0,0,0,0,0,0,0,0,0,0
2258,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/stereovision2_submodules/fifo226.v.out,6,34,6,34,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,24,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2259,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/stereovision2_submodules/fifo316.v.out,6,34,6,34,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,24,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2260,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/stereovision2_submodules/fifo496.v.out,6,34,6,34,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,24,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2265,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/stereovision2_submodules/fltr_compute_h2.v.out,22,417,11,212,0,0,0,20,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,120,0,83,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,135,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2273,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/stereovision2_submodules/my_fir_h2.v.out,23,496,11,143,0,0,0,20,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,192,0,158,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,1,124,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2275,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/stereovision2_submodules/my_fir_h4.v.out,23,496,11,143,0,0,0,20,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,160,0,186,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,1,124,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2279,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/stereovision2_submodules/v_fltr_316x7.v.out,218,3402,137,1908,0,0,0,162,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,780,0,684,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,968,168,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2280,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/stereovision2_submodules/v_fltr_496x7.v.out,218,3402,137,1908,0,0,0,162,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,780,0,684,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,968,168,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
