{
    "id": "1527493026",
    "title": "Checking consistency of C and Verilog using predicate abstraction and induction",
    "venue": "international conference on computer aided design",
    "year": 2004,
    "authors": [
        {
            "name": "Daniel Kroening",
            "id": "2132595810",
            "org": "Comput. Syst. Inst., ETH Zurich, Switzerland"
        },
        {
            "name": "Edmund M. Clarke",
            "id": "2129477832",
            "org": "Computer Science Department, Carnegie Mellon University, Pittsburgh, PA"
        }
    ],
    "fields_of_study": [
        "Predicate abstraction",
        "Operator (computer programming)",
        "Verilog",
        "Formal verification",
        "Computer architecture",
        "Computer science",
        "Out-of-order execution",
        "Reduced instruction set computing",
        "Model checking",
        "Programming language",
        "Hardware description language"
    ],
    "references": [
        "1497571013",
        "1503973138",
        "1506660274",
        "1574896545",
        "1575176197",
        "1601517679",
        "1787074469",
        "1979840340",
        "2024148935",
        "2043876870",
        "2055477538",
        "2066736792",
        "2089139117",
        "2107916517",
        "2114092850",
        "2137558955",
        "2142785340",
        "2151398141",
        "2158395308",
        "2171999426",
        "2611863566"
    ]
}