<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.5"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>XeTLA: include/experimental/group/reduction/reduction_xe.hpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.5/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">XeTLA<span id="projectnumber">&#160;v0.3.1</span>
   </div>
   <div id="projectbrief">IntelÂ® Xe Templates for Linear Algebra - API Definition Document</div>
  </td>
    <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <span id="MSearchSelect"                onmouseover="return searchBox.OnSearchSelectShow()"                onmouseout="return searchBox.OnSearchSelectHide()">&#160;</span>
          <input type="text" id="MSearchField" value="" placeholder="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.5 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('reduction__xe_8hpp_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">reduction_xe.hpp</div></div>
</div><!--header-->
<div class="contents">
<a href="reduction__xe_8hpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/*******************************************************************************</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment">* Copyright (c) 2022-2023 Intel Corporation</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment">*</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment">* Licensed under the Apache License, Version 2.0 (the &quot;License&quot;);</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment">* you may not use this file except in compliance with the License.</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment">* You may obtain a copy of the License at</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment">*</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">*     http://www.apache.org/licenses/LICENSE-2.0</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">*</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">* Unless required by applicable law or agreed to in writing, software</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment">* distributed under the License is distributed on an &quot;AS IS&quot; BASIS,</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment">* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="comment">* See the License for the specific language governing permissions and</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="comment">* limitations under the License.</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="comment">*******************************************************************************/</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span> </div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span> </div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="preprocessor">#pragma once</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span> </div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="preprocessor">#include &quot;<a class="code" href="reduction__api_8hpp.html">experimental/group/reduction/reduction_api.hpp</a>&quot;</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span> </div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="keyword">namespace </span><a class="code hl_namespace" href="namespacegpu_1_1xetla_1_1group.html">gpu::xetla::group</a> {</div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span> </div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="keyword">template</span> &lt;<span class="keyword">typename</span> <a class="code hl_define" href="multi__head__attention_8cpp.html#a0acb682b8260ab1c60b918599864e2e5">T</a>, uint32_t SZ, uint32_t <a class="code hl_define" href="multi__head__attention_8cpp.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#a7bbd70f1164d3a7251729e89fffc0609">reduce_op</a> Op, uint32_t N_SG,</div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span>        <span class="keywordtype">bool</span> is_all_reduce&gt;</div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1group_1_1group__reduce__t_3_01T_00_01SZ_00_01N_00_01Op_00_01N__SG_00_01is_312e6f1fad2d403551d4a5a4b4ddfc07.html">   28</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1group_1_1group__reduce__t.html">group_reduce_t</a>&lt;<a class="code hl_define" href="multi__head__attention_8cpp.html#a0acb682b8260ab1c60b918599864e2e5">T</a>, SZ, <a class="code hl_define" href="multi__head__attention_8cpp.html#a0240ac851181b84ac374872dc5434ee4">N</a>, Op, N_SG, is_all_reduce, <a class="code hl_enumeration" href="group__xetla__core__arch__config.html#gaa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a>::<a class="code hl_enumvalue" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">Xe</a>&gt; {</div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1group_1_1group__reduce__t_3_01T_00_01SZ_00_01N_00_01Op_00_01N__SG_00_01is_312e6f1fad2d403551d4a5a4b4ddfc07.html#afa17ff59317261b0de3e98004f9b9060">   29</a></span>    <a class="code hl_struct" href="structgpu_1_1xetla_1_1group_1_1group__reduce__t.html">group_reduce_t&lt;T, SZ, N, Op, 1, is_all_reduce, gpu_arch::Xe&gt;</a> sg_reduce {};</div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1group_1_1group__reduce__t_3_01T_00_01SZ_00_01N_00_01Op_00_01N__SG_00_01is_312e6f1fad2d403551d4a5a4b4ddfc07.html#ae2c87aa8792c762cc949fead67161c5c">   30</a></span>    <a class="code hl_struct" href="structgpu_1_1xetla_1_1xetla__nbarrier__t.html">xetla_nbarrier_t&lt;N_SG, N_SG&gt;</a> <a class="code hl_variable" href="structgpu_1_1xetla_1_1group_1_1group__reduce__t_3_01T_00_01SZ_00_01N_00_01Op_00_01N__SG_00_01is_312e6f1fad2d403551d4a5a4b4ddfc07.html#ae2c87aa8792c762cc949fead67161c5c">nbarrier</a>;</div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1group_1_1group__reduce__t_3_01T_00_01SZ_00_01N_00_01Op_00_01N__SG_00_01is_312e6f1fad2d403551d4a5a4b4ddfc07.html#a427ca747533511c8a9a671c49bc9e3ba">   31</a></span>    uint32_t <a class="code hl_variable" href="structgpu_1_1xetla_1_1group_1_1group__reduce__t_3_01T_00_01SZ_00_01N_00_01Op_00_01N__SG_00_01is_312e6f1fad2d403551d4a5a4b4ddfc07.html#a427ca747533511c8a9a671c49bc9e3ba">slm_base</a>;</div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1group_1_1group__reduce__t_3_01T_00_01SZ_00_01N_00_01Op_00_01N__SG_00_01is_312e6f1fad2d403551d4a5a4b4ddfc07.html#a77dd31d9bb35a2ad6e1e210c2dfdeeb1">   32</a></span>    uint32_t <a class="code hl_variable" href="structgpu_1_1xetla_1_1group_1_1group__reduce__t_3_01T_00_01SZ_00_01N_00_01Op_00_01N__SG_00_01is_312e6f1fad2d403551d4a5a4b4ddfc07.html#a77dd31d9bb35a2ad6e1e210c2dfdeeb1">sg_id</a>;</div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1group_1_1group__reduce__t_3_01T_00_01SZ_00_01N_00_01Op_00_01N__SG_00_01is_312e6f1fad2d403551d4a5a4b4ddfc07.html#a109451e96f2328011925c3f6d7833ed7">   33</a></span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">local_st_tile_desc</a></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span>            = <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">subgroup::tile_desc_t&lt;N, 1, N, 1, reg_layout::tiled&gt;</a>;</div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1group_1_1group__reduce__t_3_01T_00_01SZ_00_01N_00_01Op_00_01N__SG_00_01is_312e6f1fad2d403551d4a5a4b4ddfc07.html#a3d909ca7d687a600ac12146d5cbe4504">   35</a></span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">local_ld_tile_desc</a> = <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">subgroup::tile_desc_t</a>&lt;N_SG * <a class="code hl_define" href="multi__head__attention_8cpp.html#a0240ac851181b84ac374872dc5434ee4">N</a>, 1, N_SG * <a class="code hl_define" href="multi__head__attention_8cpp.html#a0240ac851181b84ac374872dc5434ee4">N</a>, 1,</div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span>            <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa78506882d645395a052df8b01a927395">reg_layout::tiled</a>&gt;;</div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1group_1_1group__reduce__t_3_01T_00_01SZ_00_01N_00_01Op_00_01N__SG_00_01is_312e6f1fad2d403551d4a5a4b4ddfc07.html#ab1df91863535bcfa64120266c11d89e2">   37</a></span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">local_ld_t</a> = <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">subgroup::tile_t&lt;T, local_ld_tile_desc&gt;</a>;</div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1group_1_1group__reduce__t_3_01T_00_01SZ_00_01N_00_01Op_00_01N__SG_00_01is_312e6f1fad2d403551d4a5a4b4ddfc07.html#a850378568b0ab9f024f51f33504f3bdb">   38</a></span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">local_st_t</a> = <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">subgroup::tile_t&lt;T, local_st_tile_desc&gt;</a>;</div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1group_1_1group__reduce__t_3_01T_00_01SZ_00_01N_00_01Op_00_01N__SG_00_01is_312e6f1fad2d403551d4a5a4b4ddfc07.html#a2deca4f1ef1ccbf2a2c6646f35e4300c">   39</a></span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">local_ld_payload_t</a> = <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">subgroup::mem_payload_t</a>&lt;<a class="code hl_define" href="multi__head__attention_8cpp.html#a0acb682b8260ab1c60b918599864e2e5">T</a>, <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">local_ld_tile_desc</a>,</div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span>            subgroup::msg_type_v&lt;local_ld_tile_desc, mem_space::local&gt;,</div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span>            <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2">mem_space::local</a>, <a class="code hl_enumvalue" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt;;</div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1group_1_1group__reduce__t_3_01T_00_01SZ_00_01N_00_01Op_00_01N__SG_00_01is_312e6f1fad2d403551d4a5a4b4ddfc07.html#adbc4156eae4f355458b434e1aafee4b2">   42</a></span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">local_st_payload_t</a></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span>            = <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">subgroup::mem_payload_t</a>&lt;<a class="code hl_define" href="multi__head__attention_8cpp.html#a0acb682b8260ab1c60b918599864e2e5">T</a>, <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">local_st_tile_desc</a>, <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a5baf9a1aba8e4b6fa44c20aafacc4233">msg_type::block_1d</a>,</div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span>                    <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2">mem_space::local</a>, <a class="code hl_enumvalue" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt;;</div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1group_1_1group__reduce__t_3_01T_00_01SZ_00_01N_00_01Op_00_01N__SG_00_01is_312e6f1fad2d403551d4a5a4b4ddfc07.html#ad224bbe3fa0643a73ddd9d93259e9a81">   45</a></span>    <span class="keyword">inline</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1group_1_1group__reduce__t_3_01T_00_01SZ_00_01N_00_01Op_00_01N__SG_00_01is_312e6f1fad2d403551d4a5a4b4ddfc07.html#ad224bbe3fa0643a73ddd9d93259e9a81">group_reduce_t</a>() = <span class="keywordflow">default</span>;</div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1group_1_1group__reduce__t_3_01T_00_01SZ_00_01N_00_01Op_00_01N__SG_00_01is_312e6f1fad2d403551d4a5a4b4ddfc07.html#af73b2500343229be5f561de4b19f3061">   46</a></span>    <span class="keyword">inline</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1group_1_1group__reduce__t_3_01T_00_01SZ_00_01N_00_01Op_00_01N__SG_00_01is_312e6f1fad2d403551d4a5a4b4ddfc07.html#af73b2500343229be5f561de4b19f3061">group_reduce_t</a>(</div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span>            uint32_t sg_id_, uint32_t nbarrier_id, uint32_t slm_base_) {</div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span>        nbarrier.<a class="code hl_function" href="structgpu_1_1xetla_1_1xetla__nbarrier__t.html#ae77b04d911300020ab3dff5f9d4f9d54">init_nbarrier</a>(nbarrier_id, <a class="code hl_enumvalue" href="group__xetla__util__named__barrier.html#ggaad562941909edcd788dd091e31841fe1a4c44b0011c9c00f486a2d65f1293de8f">nbarrier_role::producer_consumer</a>);</div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span>        sg_id = sg_id_;</div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span>        slm_base = slm_base_;</div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span>    }</div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1group_1_1group__reduce__t_3_01T_00_01SZ_00_01N_00_01Op_00_01N__SG_00_01is_312e6f1fad2d403551d4a5a4b4ddfc07.html#a4b2d794c3bf0f146b11d2fe8d6b551fc">   52</a></span>    <span class="keyword">inline</span> <span class="keywordtype">void</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1group_1_1group__reduce__t_3_01T_00_01SZ_00_01N_00_01Op_00_01N__SG_00_01is_312e6f1fad2d403551d4a5a4b4ddfc07.html#a4b2d794c3bf0f146b11d2fe8d6b551fc">init</a>(uint32_t sg_id_ = 0, uint32_t nbarrier_id = 0,</div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span>            uint32_t slm_base_ = 0) {</div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span>        nbarrier.<a class="code hl_function" href="structgpu_1_1xetla_1_1xetla__nbarrier__t.html#ae77b04d911300020ab3dff5f9d4f9d54">init_nbarrier</a>(nbarrier_id, <a class="code hl_enumvalue" href="group__xetla__util__named__barrier.html#ggaad562941909edcd788dd091e31841fe1a4c44b0011c9c00f486a2d65f1293de8f">nbarrier_role::producer_consumer</a>);</div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span>        sg_id = sg_id_;</div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span>        slm_base = slm_base_;</div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span>    }</div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1group_1_1group__reduce__t_3_01T_00_01SZ_00_01N_00_01Op_00_01N__SG_00_01is_312e6f1fad2d403551d4a5a4b4ddfc07.html#a3b2d6affc44e7362c22dda20a18a73c7">   58</a></span>    <span class="keyword">inline</span> <span class="keywordtype">void</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1group_1_1group__reduce__t_3_01T_00_01SZ_00_01N_00_01Op_00_01N__SG_00_01is_312e6f1fad2d403551d4a5a4b4ddfc07.html#a3b2d6affc44e7362c22dda20a18a73c7">set_slm_base</a>(uint32_t slm_base_ = 0) { slm_base = slm_base_; }</div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span> </div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1group_1_1group__reduce__t_3_01T_00_01SZ_00_01N_00_01Op_00_01N__SG_00_01is_312e6f1fad2d403551d4a5a4b4ddfc07.html#a10f7e079836b3307a5e2c91ab84988ce">   60</a></span>    <span class="keyword">inline</span> <a class="code hl_define" href="group__xetla__core.html#gafb2a0442e367d71b79a2f932d0d39c8b">KERNEL_FUNC</a> <a class="code hl_typedef" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector&lt;T, N&gt;</a> <a class="code hl_function" href="structgpu_1_1xetla_1_1group_1_1group__reduce__t_3_01T_00_01SZ_00_01N_00_01Op_00_01N__SG_00_01is_312e6f1fad2d403551d4a5a4b4ddfc07.html#a10f7e079836b3307a5e2c91ab84988ce">operator()</a>(</div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span>            <a class="code hl_typedef" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector&lt;T, N * SZ&gt;</a> buffer) {</div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span>        <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">local_st_t</a> local_st;</div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span>        <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">local_st_payload_t</a> local_st_payload;</div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span>        <a class="code hl_typedef" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector&lt;T, N&gt;</a> ret = sg_reduce(buffer);</div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span>        local_st.<a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html#a7985ceac15e399ebf3000e5693d8801e">reg</a> = ret;</div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span>        local_st_payload.init(slm_base, N_SG * <a class="code hl_define" href="multi__head__attention_8cpp.html#a0240ac851181b84ac374872dc5434ee4">N</a>, 1, N_SG * <a class="code hl_define" href="multi__head__attention_8cpp.html#a0240ac851181b84ac374872dc5434ee4">N</a>, sg_id * <a class="code hl_define" href="multi__head__attention_8cpp.html#a0240ac851181b84ac374872dc5434ee4">N</a>, 0);</div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span>        <a class="code hl_function" href="namespacegpu_1_1xetla_1_1subgroup.html#aca86d85d16cd70ce167a4819af5d29ef">subgroup::tile_store</a>(local_st, local_st_payload);</div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span>        xetla_fence&lt;memory_kind::shared_local&gt;();</div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span>        nbarrier.<a class="code hl_function" href="structgpu_1_1xetla_1_1xetla__nbarrier__t.html#af5d567e056aac620a2b7f0728ba5c490">arrive</a>();</div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span>        nbarrier.<a class="code hl_function" href="structgpu_1_1xetla_1_1xetla__nbarrier__t.html#aadcb3c9fab48cd482e554357fdef4ae0">wait</a>();</div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span>        <span class="keywordflow">if</span> <span class="keyword">constexpr</span> (is_all_reduce) {</div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span>            <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">local_ld_t</a> local_ld;</div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span>            <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">local_ld_payload_t</a> local_ld_payload(</div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span>                    slm_base, N_SG * <a class="code hl_define" href="multi__head__attention_8cpp.html#a0240ac851181b84ac374872dc5434ee4">N</a>, 1, N_SG * <a class="code hl_define" href="multi__head__attention_8cpp.html#a0240ac851181b84ac374872dc5434ee4">N</a>, 0, 0);</div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span>            <a class="code hl_function" href="namespacegpu_1_1xetla_1_1subgroup.html#ae110043dd5332ce2a7ef91d2c8ae79ef">subgroup::tile_load</a>(local_ld, local_ld_payload);</div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span>            ret = recur_row_reduce&lt;Op, T, N, N_SG&gt;(local_ld.<a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html#a7985ceac15e399ebf3000e5693d8801e">reg</a>);</div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span>        } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span>            <span class="keywordflow">if</span> (sg_id == 0) {</div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span>                <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">local_ld_t</a> local_ld;</div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span>                <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">local_ld_payload_t</a> local_ld_payload;</div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span>                local_ld_payload.init(slm_base, N_SG * <a class="code hl_define" href="multi__head__attention_8cpp.html#a0240ac851181b84ac374872dc5434ee4">N</a>, 1, N_SG * <a class="code hl_define" href="multi__head__attention_8cpp.html#a0240ac851181b84ac374872dc5434ee4">N</a>, 0, 0);</div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span>                <a class="code hl_function" href="namespacegpu_1_1xetla_1_1subgroup.html#ae110043dd5332ce2a7ef91d2c8ae79ef">subgroup::tile_load</a>(local_ld, local_ld_payload);</div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span>                ret = recur_row_reduce&lt;Op, T, N, N_SG&gt;(local_ld.<a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html#a7985ceac15e399ebf3000e5693d8801e">reg</a>);</div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span>            }</div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span>        }</div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span>        <span class="keywordflow">return</span> ret;</div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span>    }</div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span>};</div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span> </div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span><span class="keyword">template</span> &lt;<span class="keyword">typename</span> T, u<span class="keywordtype">int</span>32_t SZ, u<span class="keywordtype">int</span>32_t N, reduce_op Op, <span class="keywordtype">bool</span> is_all_reduce&gt;</div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1group_1_1group__reduce__t_3_01T_00_01SZ_00_01N_00_01Op_00_011_00_01is__all91388879f880ff2671715a7c4fe8af7c.html">   91</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1group_1_1group__reduce__t.html">group_reduce_t</a>&lt;<a class="code hl_define" href="multi__head__attention_8cpp.html#a0acb682b8260ab1c60b918599864e2e5">T</a>, SZ, <a class="code hl_define" href="multi__head__attention_8cpp.html#a0240ac851181b84ac374872dc5434ee4">N</a>, Op, 1, is_all_reduce, <a class="code hl_enumeration" href="group__xetla__core__arch__config.html#gaa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a>::<a class="code hl_enumvalue" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">Xe</a>&gt; {</div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1group_1_1group__reduce__t_3_01T_00_01SZ_00_01N_00_01Op_00_011_00_01is__all91388879f880ff2671715a7c4fe8af7c.html#ac457d48305d6fd2c7c4324bf8366eb16">   92</a></span>    <span class="keyword">inline</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1group_1_1group__reduce__t_3_01T_00_01SZ_00_01N_00_01Op_00_011_00_01is__all91388879f880ff2671715a7c4fe8af7c.html#ac457d48305d6fd2c7c4324bf8366eb16">group_reduce_t</a>() = <span class="keywordflow">default</span>;</div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1group_1_1group__reduce__t_3_01T_00_01SZ_00_01N_00_01Op_00_011_00_01is__all91388879f880ff2671715a7c4fe8af7c.html#a498d4690bcbc879a81838b6f3fc7a7e2">   93</a></span>    <span class="keyword">inline</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1group_1_1group__reduce__t_3_01T_00_01SZ_00_01N_00_01Op_00_011_00_01is__all91388879f880ff2671715a7c4fe8af7c.html#a498d4690bcbc879a81838b6f3fc7a7e2">group_reduce_t</a>(</div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span>            uint32_t sg_id_, uint32_t nbarrier_id, uint32_t slm_base_) {}</div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1group_1_1group__reduce__t_3_01T_00_01SZ_00_01N_00_01Op_00_011_00_01is__all91388879f880ff2671715a7c4fe8af7c.html#a2053edc9237a77be09bb86e862d63f9b">   95</a></span>    <span class="keyword">inline</span> <span class="keywordtype">void</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1group_1_1group__reduce__t_3_01T_00_01SZ_00_01N_00_01Op_00_011_00_01is__all91388879f880ff2671715a7c4fe8af7c.html#a2053edc9237a77be09bb86e862d63f9b">init</a>(uint32_t sg_id_ = 0, uint32_t nbarrier_id = 0,</div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span>            uint32_t slm_base_ = 0) {}</div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1group_1_1group__reduce__t_3_01T_00_01SZ_00_01N_00_01Op_00_011_00_01is__all91388879f880ff2671715a7c4fe8af7c.html#a7bdc0533b03ed7ab938e85ea75ffb244">   97</a></span>    <span class="keyword">inline</span> <span class="keywordtype">void</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1group_1_1group__reduce__t_3_01T_00_01SZ_00_01N_00_01Op_00_011_00_01is__all91388879f880ff2671715a7c4fe8af7c.html#a7bdc0533b03ed7ab938e85ea75ffb244">set_slm_base</a>(uint32_t slm_base_ = 0) {}</div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1group_1_1group__reduce__t_3_01T_00_01SZ_00_01N_00_01Op_00_011_00_01is__all91388879f880ff2671715a7c4fe8af7c.html#ad55c2960fee327f983696d6442172860">   98</a></span>    <span class="keyword">inline</span> <a class="code hl_define" href="group__xetla__core.html#gafb2a0442e367d71b79a2f932d0d39c8b">KERNEL_FUNC</a> <a class="code hl_typedef" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector&lt;T, N&gt;</a> <a class="code hl_function" href="structgpu_1_1xetla_1_1group_1_1group__reduce__t_3_01T_00_01SZ_00_01N_00_01Op_00_011_00_01is__all91388879f880ff2671715a7c4fe8af7c.html#ad55c2960fee327f983696d6442172860">operator()</a>(</div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span>            <a class="code hl_typedef" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector&lt;T, N * SZ&gt;</a> buffer) {</div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span>        <span class="keyword">auto</span> buffer_2d = buffer.xetla_format&lt;<a class="code hl_define" href="multi__head__attention_8cpp.html#a0acb682b8260ab1c60b918599864e2e5">T</a>, <a class="code hl_define" href="multi__head__attention_8cpp.html#a0240ac851181b84ac374872dc5434ee4">N</a>, SZ&gt;();</div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span>        <a class="code hl_typedef" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector&lt;T, N&gt;</a> ret;</div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span><span class="preprocessor">#pragma unroll</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span>        <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0; i &lt; <a class="code hl_define" href="multi__head__attention_8cpp.html#a0240ac851181b84ac374872dc5434ee4">N</a>; i++) {</div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span>            ret[i] = xetla_reduce&lt;T, T, SZ, Op&gt;(buffer_2d.row(i));</div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span>        }</div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span>        <span class="keywordflow">return</span> ret;</div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span>    }</div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span>};</div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span> </div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span>} <span class="comment">// namespace gpu::xetla::group</span></div>
<div class="ttc" id="agroup__xetla__core__arch__config_html_gaa5a2713edb27d6fed88a3c61673556f1"><div class="ttname"><a href="group__xetla__core__arch__config.html#gaa5a2713edb27d6fed88a3c61673556f1">gpu::xetla::gpu_arch</a></div><div class="ttdeci">gpu_arch</div><div class="ttdef"><b>Definition:</b> arch_config.hpp:28</div></div>
<div class="ttc" id="agroup__xetla__core__arch__config_html_ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130"><div class="ttname"><a href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu::xetla::gpu_arch::Xe</a></div><div class="ttdeci">@ Xe</div></div>
<div class="ttc" id="agroup__xetla__core__base__types_html_ga8cf5d016d24c8870706e20c376287e04"><div class="ttname"><a href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">gpu::xetla::xetla_vector</a></div><div class="ttdeci">__ESIMD_NS::simd&lt; native_type_t&lt; Ty &gt;, N &gt; xetla_vector</div><div class="ttdoc">wrapper for xetla_vector.</div><div class="ttdef"><b>Definition:</b> base_types.hpp:161</div></div>
<div class="ttc" id="agroup__xetla__core_html_gafb2a0442e367d71b79a2f932d0d39c8b"><div class="ttname"><a href="group__xetla__core.html#gafb2a0442e367d71b79a2f932d0d39c8b">KERNEL_FUNC</a></div><div class="ttdeci">#define KERNEL_FUNC</div><div class="ttdoc">KERNEL_FUNC macro.</div><div class="ttdef"><b>Definition:</b> common.hpp:39</div></div>
<div class="ttc" id="agroup__xetla__util__named__barrier_html_ggaad562941909edcd788dd091e31841fe1a4c44b0011c9c00f486a2d65f1293de8f"><div class="ttname"><a href="group__xetla__util__named__barrier.html#ggaad562941909edcd788dd091e31841fe1a4c44b0011c9c00f486a2d65f1293de8f">gpu::xetla::nbarrier_role::producer_consumer</a></div><div class="ttdeci">@ producer_consumer</div></div>
<div class="ttc" id="amulti__head__attention_8cpp_html_a0240ac851181b84ac374872dc5434ee4"><div class="ttname"><a href="multi__head__attention_8cpp.html#a0240ac851181b84ac374872dc5434ee4">N</a></div><div class="ttdeci">#define N</div><div class="ttdef"><b>Definition:</b> multi_head_attention.cpp:26</div></div>
<div class="ttc" id="amulti__head__attention_8cpp_html_a0acb682b8260ab1c60b918599864e2e5"><div class="ttname"><a href="multi__head__attention_8cpp.html#a0acb682b8260ab1c60b918599864e2e5">T</a></div><div class="ttdeci">#define T</div><div class="ttdef"><b>Definition:</b> multi_head_attention.cpp:28</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_1_1group_html"><div class="ttname"><a href="namespacegpu_1_1xetla_1_1group.html">gpu::xetla::group</a></div><div class="ttdef"><b>Definition:</b> dropout_mask_gen.hpp:25</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_1_1subgroup_html_aca86d85d16cd70ce167a4819af5d29ef"><div class="ttname"><a href="namespacegpu_1_1xetla_1_1subgroup.html#aca86d85d16cd70ce167a4819af5d29ef">gpu::xetla::subgroup::tile_store</a></div><div class="ttdeci">__XETLA_API std::enable_if_t&lt; detail::check_store_type&lt; tile_t, payload_t &gt;::is_global_2d_xe &gt; tile_store(tile_t &amp;tile, payload_t &amp;payload)</div><div class="ttdoc">Is the func storing data from register file to global memory.</div><div class="ttdef"><b>Definition:</b> store_xe.hpp:156</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_1_1subgroup_html_ae110043dd5332ce2a7ef91d2c8ae79ef"><div class="ttname"><a href="namespacegpu_1_1xetla_1_1subgroup.html#ae110043dd5332ce2a7ef91d2c8ae79ef">gpu::xetla::subgroup::tile_load</a></div><div class="ttdeci">__XETLA_API std::enable_if_t&lt; detail::check_load_type&lt; tile_t, payload_t &gt;::is_global_2d_xe &gt; tile_load(tile_t &amp;tile, payload_t &amp;payload)</div><div class="ttdoc">This function loads data from 2D memory surface.</div><div class="ttdef"><b>Definition:</b> load_xe.hpp:138</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_html_a51137fd81d0d9d2156525a1e279432aaa78506882d645395a052df8b01a927395"><div class="ttname"><a href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa78506882d645395a052df8b01a927395">gpu::xetla::reg_layout::tiled</a></div><div class="ttdeci">@ tiled</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_html_a7bbd70f1164d3a7251729e89fffc0609"><div class="ttname"><a href="namespacegpu_1_1xetla.html#a7bbd70f1164d3a7251729e89fffc0609">gpu::xetla::reduce_op</a></div><div class="ttdeci">reduce_op</div><div class="ttdoc">xetla reduce op</div><div class="ttdef"><b>Definition:</b> common.hpp:206</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_html_a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2"><div class="ttname"><a href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59daf5ddaf0ca7929578b408c909429f68f2">gpu::xetla::mem_space::local</a></div><div class="ttdeci">@ local</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_html_aa8afe1d12e7777419fb6ea09534a0aa7a5baf9a1aba8e4b6fa44c20aafacc4233"><div class="ttname"><a href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a5baf9a1aba8e4b6fa44c20aafacc4233">gpu::xetla::msg_type::block_1d</a></div><div class="ttdeci">@ block_1d</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_html_af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c"><div class="ttname"><a href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">gpu::xetla::mem_layout::row_major</a></div><div class="ttdeci">@ row_major</div></div>
<div class="ttc" id="areduction__api_8hpp_html"><div class="ttname"><a href="reduction__api_8hpp.html">reduction_api.hpp</a></div><div class="ttdoc">C++ API.</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1group_1_1group__reduce__t_3_01T_00_01SZ_00_01N_00_01Op_00_011_00_01is__all91388879f880ff2671715a7c4fe8af7c_html_a2053edc9237a77be09bb86e862d63f9b"><div class="ttname"><a href="structgpu_1_1xetla_1_1group_1_1group__reduce__t_3_01T_00_01SZ_00_01N_00_01Op_00_011_00_01is__all91388879f880ff2671715a7c4fe8af7c.html#a2053edc9237a77be09bb86e862d63f9b">gpu::xetla::group::group_reduce_t&lt; T, SZ, N, Op, 1, is_all_reduce, gpu_arch::Xe &gt;::init</a></div><div class="ttdeci">void init(uint32_t sg_id_=0, uint32_t nbarrier_id=0, uint32_t slm_base_=0)</div><div class="ttdef"><b>Definition:</b> reduction_xe.hpp:95</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1group_1_1group__reduce__t_3_01T_00_01SZ_00_01N_00_01Op_00_011_00_01is__all91388879f880ff2671715a7c4fe8af7c_html_a498d4690bcbc879a81838b6f3fc7a7e2"><div class="ttname"><a href="structgpu_1_1xetla_1_1group_1_1group__reduce__t_3_01T_00_01SZ_00_01N_00_01Op_00_011_00_01is__all91388879f880ff2671715a7c4fe8af7c.html#a498d4690bcbc879a81838b6f3fc7a7e2">gpu::xetla::group::group_reduce_t&lt; T, SZ, N, Op, 1, is_all_reduce, gpu_arch::Xe &gt;::group_reduce_t</a></div><div class="ttdeci">group_reduce_t(uint32_t sg_id_, uint32_t nbarrier_id, uint32_t slm_base_)</div><div class="ttdef"><b>Definition:</b> reduction_xe.hpp:93</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1group_1_1group__reduce__t_3_01T_00_01SZ_00_01N_00_01Op_00_011_00_01is__all91388879f880ff2671715a7c4fe8af7c_html_a7bdc0533b03ed7ab938e85ea75ffb244"><div class="ttname"><a href="structgpu_1_1xetla_1_1group_1_1group__reduce__t_3_01T_00_01SZ_00_01N_00_01Op_00_011_00_01is__all91388879f880ff2671715a7c4fe8af7c.html#a7bdc0533b03ed7ab938e85ea75ffb244">gpu::xetla::group::group_reduce_t&lt; T, SZ, N, Op, 1, is_all_reduce, gpu_arch::Xe &gt;::set_slm_base</a></div><div class="ttdeci">void set_slm_base(uint32_t slm_base_=0)</div><div class="ttdef"><b>Definition:</b> reduction_xe.hpp:97</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1group_1_1group__reduce__t_3_01T_00_01SZ_00_01N_00_01Op_00_011_00_01is__all91388879f880ff2671715a7c4fe8af7c_html_ac457d48305d6fd2c7c4324bf8366eb16"><div class="ttname"><a href="structgpu_1_1xetla_1_1group_1_1group__reduce__t_3_01T_00_01SZ_00_01N_00_01Op_00_011_00_01is__all91388879f880ff2671715a7c4fe8af7c.html#ac457d48305d6fd2c7c4324bf8366eb16">gpu::xetla::group::group_reduce_t&lt; T, SZ, N, Op, 1, is_all_reduce, gpu_arch::Xe &gt;::group_reduce_t</a></div><div class="ttdeci">group_reduce_t()=default</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1group_1_1group__reduce__t_3_01T_00_01SZ_00_01N_00_01Op_00_011_00_01is__all91388879f880ff2671715a7c4fe8af7c_html_ad55c2960fee327f983696d6442172860"><div class="ttname"><a href="structgpu_1_1xetla_1_1group_1_1group__reduce__t_3_01T_00_01SZ_00_01N_00_01Op_00_011_00_01is__all91388879f880ff2671715a7c4fe8af7c.html#ad55c2960fee327f983696d6442172860">gpu::xetla::group::group_reduce_t&lt; T, SZ, N, Op, 1, is_all_reduce, gpu_arch::Xe &gt;::operator()</a></div><div class="ttdeci">KERNEL_FUNC xetla_vector&lt; T, N &gt; operator()(xetla_vector&lt; T, N *SZ &gt; buffer)</div><div class="ttdef"><b>Definition:</b> reduction_xe.hpp:98</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1group_1_1group__reduce__t_3_01T_00_01SZ_00_01N_00_01Op_00_01N__SG_00_01is_312e6f1fad2d403551d4a5a4b4ddfc07_html_a10f7e079836b3307a5e2c91ab84988ce"><div class="ttname"><a href="structgpu_1_1xetla_1_1group_1_1group__reduce__t_3_01T_00_01SZ_00_01N_00_01Op_00_01N__SG_00_01is_312e6f1fad2d403551d4a5a4b4ddfc07.html#a10f7e079836b3307a5e2c91ab84988ce">gpu::xetla::group::group_reduce_t&lt; T, SZ, N, Op, N_SG, is_all_reduce, gpu_arch::Xe &gt;::operator()</a></div><div class="ttdeci">KERNEL_FUNC xetla_vector&lt; T, N &gt; operator()(xetla_vector&lt; T, N *SZ &gt; buffer)</div><div class="ttdef"><b>Definition:</b> reduction_xe.hpp:60</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1group_1_1group__reduce__t_3_01T_00_01SZ_00_01N_00_01Op_00_01N__SG_00_01is_312e6f1fad2d403551d4a5a4b4ddfc07_html_a3b2d6affc44e7362c22dda20a18a73c7"><div class="ttname"><a href="structgpu_1_1xetla_1_1group_1_1group__reduce__t_3_01T_00_01SZ_00_01N_00_01Op_00_01N__SG_00_01is_312e6f1fad2d403551d4a5a4b4ddfc07.html#a3b2d6affc44e7362c22dda20a18a73c7">gpu::xetla::group::group_reduce_t&lt; T, SZ, N, Op, N_SG, is_all_reduce, gpu_arch::Xe &gt;::set_slm_base</a></div><div class="ttdeci">void set_slm_base(uint32_t slm_base_=0)</div><div class="ttdef"><b>Definition:</b> reduction_xe.hpp:58</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1group_1_1group__reduce__t_3_01T_00_01SZ_00_01N_00_01Op_00_01N__SG_00_01is_312e6f1fad2d403551d4a5a4b4ddfc07_html_a427ca747533511c8a9a671c49bc9e3ba"><div class="ttname"><a href="structgpu_1_1xetla_1_1group_1_1group__reduce__t_3_01T_00_01SZ_00_01N_00_01Op_00_01N__SG_00_01is_312e6f1fad2d403551d4a5a4b4ddfc07.html#a427ca747533511c8a9a671c49bc9e3ba">gpu::xetla::group::group_reduce_t&lt; T, SZ, N, Op, N_SG, is_all_reduce, gpu_arch::Xe &gt;::slm_base</a></div><div class="ttdeci">uint32_t slm_base</div><div class="ttdef"><b>Definition:</b> reduction_xe.hpp:31</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1group_1_1group__reduce__t_3_01T_00_01SZ_00_01N_00_01Op_00_01N__SG_00_01is_312e6f1fad2d403551d4a5a4b4ddfc07_html_a4b2d794c3bf0f146b11d2fe8d6b551fc"><div class="ttname"><a href="structgpu_1_1xetla_1_1group_1_1group__reduce__t_3_01T_00_01SZ_00_01N_00_01Op_00_01N__SG_00_01is_312e6f1fad2d403551d4a5a4b4ddfc07.html#a4b2d794c3bf0f146b11d2fe8d6b551fc">gpu::xetla::group::group_reduce_t&lt; T, SZ, N, Op, N_SG, is_all_reduce, gpu_arch::Xe &gt;::init</a></div><div class="ttdeci">void init(uint32_t sg_id_=0, uint32_t nbarrier_id=0, uint32_t slm_base_=0)</div><div class="ttdef"><b>Definition:</b> reduction_xe.hpp:52</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1group_1_1group__reduce__t_3_01T_00_01SZ_00_01N_00_01Op_00_01N__SG_00_01is_312e6f1fad2d403551d4a5a4b4ddfc07_html_a77dd31d9bb35a2ad6e1e210c2dfdeeb1"><div class="ttname"><a href="structgpu_1_1xetla_1_1group_1_1group__reduce__t_3_01T_00_01SZ_00_01N_00_01Op_00_01N__SG_00_01is_312e6f1fad2d403551d4a5a4b4ddfc07.html#a77dd31d9bb35a2ad6e1e210c2dfdeeb1">gpu::xetla::group::group_reduce_t&lt; T, SZ, N, Op, N_SG, is_all_reduce, gpu_arch::Xe &gt;::sg_id</a></div><div class="ttdeci">uint32_t sg_id</div><div class="ttdef"><b>Definition:</b> reduction_xe.hpp:32</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1group_1_1group__reduce__t_3_01T_00_01SZ_00_01N_00_01Op_00_01N__SG_00_01is_312e6f1fad2d403551d4a5a4b4ddfc07_html_ad224bbe3fa0643a73ddd9d93259e9a81"><div class="ttname"><a href="structgpu_1_1xetla_1_1group_1_1group__reduce__t_3_01T_00_01SZ_00_01N_00_01Op_00_01N__SG_00_01is_312e6f1fad2d403551d4a5a4b4ddfc07.html#ad224bbe3fa0643a73ddd9d93259e9a81">gpu::xetla::group::group_reduce_t&lt; T, SZ, N, Op, N_SG, is_all_reduce, gpu_arch::Xe &gt;::group_reduce_t</a></div><div class="ttdeci">group_reduce_t()=default</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1group_1_1group__reduce__t_3_01T_00_01SZ_00_01N_00_01Op_00_01N__SG_00_01is_312e6f1fad2d403551d4a5a4b4ddfc07_html_ae2c87aa8792c762cc949fead67161c5c"><div class="ttname"><a href="structgpu_1_1xetla_1_1group_1_1group__reduce__t_3_01T_00_01SZ_00_01N_00_01Op_00_01N__SG_00_01is_312e6f1fad2d403551d4a5a4b4ddfc07.html#ae2c87aa8792c762cc949fead67161c5c">gpu::xetla::group::group_reduce_t&lt; T, SZ, N, Op, N_SG, is_all_reduce, gpu_arch::Xe &gt;::nbarrier</a></div><div class="ttdeci">xetla_nbarrier_t&lt; N_SG, N_SG &gt; nbarrier</div><div class="ttdef"><b>Definition:</b> reduction_xe.hpp:30</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1group_1_1group__reduce__t_3_01T_00_01SZ_00_01N_00_01Op_00_01N__SG_00_01is_312e6f1fad2d403551d4a5a4b4ddfc07_html_af73b2500343229be5f561de4b19f3061"><div class="ttname"><a href="structgpu_1_1xetla_1_1group_1_1group__reduce__t_3_01T_00_01SZ_00_01N_00_01Op_00_01N__SG_00_01is_312e6f1fad2d403551d4a5a4b4ddfc07.html#af73b2500343229be5f561de4b19f3061">gpu::xetla::group::group_reduce_t&lt; T, SZ, N, Op, N_SG, is_all_reduce, gpu_arch::Xe &gt;::group_reduce_t</a></div><div class="ttdeci">group_reduce_t(uint32_t sg_id_, uint32_t nbarrier_id, uint32_t slm_base_)</div><div class="ttdef"><b>Definition:</b> reduction_xe.hpp:46</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1group_1_1group__reduce__t_html"><div class="ttname"><a href="structgpu_1_1xetla_1_1group_1_1group__reduce__t.html">gpu::xetla::group::group_reduce_t</a></div><div class="ttdoc">This is the group reduction.</div><div class="ttdef"><b>Definition:</b> reduction_api.hpp:51</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_html"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a></div><div class="ttdoc">Is to illustrate the memory information.</div><div class="ttdef"><b>Definition:</b> api.hpp:46</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1tile__desc__t_html"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">gpu::xetla::subgroup::tile_desc_t</a></div><div class="ttdoc">Is to illustrate the tile information about a sub matrix.</div><div class="ttdef"><b>Definition:</b> api.hpp:69</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1tile__t_html"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">gpu::xetla::subgroup::tile_t</a></div><div class="ttdoc">Is a struct contains some register file.</div><div class="ttdef"><b>Definition:</b> api.hpp:104</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1tile__t_html_a7985ceac15e399ebf3000e5693d8801e"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html#a7985ceac15e399ebf3000e5693d8801e">gpu::xetla::subgroup::tile_t::reg</a></div><div class="ttdeci">xetla_vector&lt; dtype, tile_desc::tile_elems &gt; reg</div><div class="ttdef"><b>Definition:</b> api.hpp:107</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1xetla__nbarrier__t_html"><div class="ttname"><a href="structgpu_1_1xetla_1_1xetla__nbarrier__t.html">gpu::xetla::xetla_nbarrier_t</a></div><div class="ttdoc">xetla nbarrier definition API.</div><div class="ttdef"><b>Definition:</b> raw_send_nbarrier.hpp:42</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1xetla__nbarrier__t_html_aadcb3c9fab48cd482e554357fdef4ae0"><div class="ttname"><a href="structgpu_1_1xetla_1_1xetla__nbarrier__t.html#aadcb3c9fab48cd482e554357fdef4ae0">gpu::xetla::xetla_nbarrier_t::wait</a></div><div class="ttdeci">__XETLA_API void wait()</div><div class="ttdoc">named barrier wait within subgroup.</div><div class="ttdef"><b>Definition:</b> raw_send_nbarrier.hpp:75</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1xetla__nbarrier__t_html_ae77b04d911300020ab3dff5f9d4f9d54"><div class="ttname"><a href="structgpu_1_1xetla_1_1xetla__nbarrier__t.html#ae77b04d911300020ab3dff5f9d4f9d54">gpu::xetla::xetla_nbarrier_t::init_nbarrier</a></div><div class="ttdeci">__XETLA_API void init_nbarrier(uint8_t nbarrier_id, nbarrier_role role=nbarrier_role::producer_consumer)</div><div class="ttdef"><b>Definition:</b> raw_send_nbarrier.hpp:54</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1xetla__nbarrier__t_html_af5d567e056aac620a2b7f0728ba5c490"><div class="ttname"><a href="structgpu_1_1xetla_1_1xetla__nbarrier__t.html#af5d567e056aac620a2b7f0728ba5c490">gpu::xetla::xetla_nbarrier_t::arrive</a></div><div class="ttdeci">__XETLA_API void arrive()</div><div class="ttdoc">named barrier signal from subgroup.</div><div class="ttdef"><b>Definition:</b> raw_send_nbarrier.hpp:64</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_8966848d4591654ab1db845bb311f08b.html">experimental</a></li><li class="navelem"><a class="el" href="dir_6cebb349e4d63b3d4aebac2b846d4ac3.html">group</a></li><li class="navelem"><a class="el" href="dir_36674c3a6eb672523dfb54a834a8c284.html">reduction</a></li><li class="navelem"><a class="el" href="reduction__xe_8hpp.html">reduction_xe.hpp</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.5 </li>
  </ul>
</div>
</body>
</html>
