read_sverilog  mult.sv
compile
report_timing
report_area
write -format verilog -hierarchy -output mult.v
quit!
