----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Notes: 
  Total_num: the numbers of add/sub in rtl
  Module Name: the module name of the instantiated module calling directly the add/sub sub module
  Location/Inst Name: if linefile info exists(no optimization), print the codes location of add/sub in rtl, else print the inst name
  Count: the amount of lutcarry for add/sub
  Number: the numbers of add/sub with the same lutcarry counts and linefile

Detailed RTL Component Info :
-----Add :
               Total_Num :299
-----Sub :
               Total_Num :94
-----AddSub :
               Total_Num :0

Add_Sub_AddSub: Initial Mapping Report :
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|Module Name                                       |Type     |Count    |Number   |Location/Inst Name                                                                                                                                          |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|video_top                                         |Add      |14       |1        |../../Source/top/video_top.v:440                                                                                                                            |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|PRE_PASS_LOOP[0].timing_pre_pass                  |Add      |5        |1        |../source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:187                                                                         |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|PRE_PASS_LOOP[0].timing_pre_pass                  |Add      |6        |1        |../source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp:190                                                                         |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|PRE_PASS_LOOP[0].timing_pre_pass                  |Sub      |4        |1        |u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/N88_8                                                          |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|PRE_PASS_LOOP[0].timing_pre_pass                  |Sub      |5        |1        |u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/N91_8                                                          |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|PRE_PASS_LOOP[1].timing_pre_pass                  |Sub      |4        |1        |u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/N88_8                                                          |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|PRE_PASS_LOOP[1].timing_pre_pass                  |Sub      |5        |1        |u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/N91_8                                                          |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|PRE_PASS_LOOP[2].timing_pre_pass                  |Sub      |4        |1        |u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/N88_8                                                          |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|PRE_PASS_LOOP[2].timing_pre_pass                  |Sub      |5        |1        |u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/N91_8                                                          |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|PRE_PASS_LOOP[3].timing_pre_pass                  |Sub      |4        |1        |u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/N88_8                                                          |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|PRE_PASS_LOOP[3].timing_pre_pass                  |Sub      |5        |1        |u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/N91_8                                                          |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|PRE_PASS_LOOP[4].timing_pre_pass                  |Sub      |4        |1        |u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/N88_8                                                          |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|PRE_PASS_LOOP[4].timing_pre_pass                  |Sub      |5        |1        |u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/N91_8                                                          |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|PRE_PASS_LOOP[5].timing_pre_pass                  |Sub      |4        |1        |u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/N88_8                                                          |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|PRE_PASS_LOOP[5].timing_pre_pass                  |Sub      |5        |1        |u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/N91_8                                                          |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|PRE_PASS_LOOP[6].timing_pre_pass                  |Sub      |4        |1        |u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/N88_8                                                          |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|PRE_PASS_LOOP[6].timing_pre_pass                  |Sub      |5        |1        |u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/N91_8                                                          |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|PRE_PASS_LOOP[7].timing_pre_pass                  |Sub      |4        |1        |u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/N88_8                                                          |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|PRE_PASS_LOOP[7].timing_pre_pass                  |Sub      |5        |1        |u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/N91_8                                                          |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|TRDA2ACT_LOOP[0].trda2act_timing                  |Add      |5        |1        |../source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp:122                                                                              |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|TRDA2ACT_LOOP[0].trda2act_timing                  |Sub      |4        |1        |u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing/N31_8                                                          |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|TRDA2ACT_LOOP[1].trda2act_timing                  |Sub      |4        |1        |u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[1].trda2act_timing/N31_8                                                          |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|TRDA2ACT_LOOP[2].trda2act_timing                  |Sub      |4        |1        |u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[2].trda2act_timing/N31_8                                                          |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|TRDA2ACT_LOOP[3].trda2act_timing                  |Sub      |4        |1        |u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[3].trda2act_timing/N31_8                                                          |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|TRDA2ACT_LOOP[4].trda2act_timing                  |Sub      |4        |1        |u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[4].trda2act_timing/N31_8                                                          |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|TRDA2ACT_LOOP[5].trda2act_timing                  |Sub      |4        |1        |u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[5].trda2act_timing/N31_8                                                          |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|TRDA2ACT_LOOP[6].trda2act_timing                  |Sub      |4        |1        |u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[6].trda2act_timing/N31_8                                                          |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|TRDA2ACT_LOOP[7].trda2act_timing                  |Sub      |4        |1        |u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[7].trda2act_timing/N31_8                                                          |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|TWRA2ACT_LOOP[0].twra2act_timing                  |Add      |6        |1        |../source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp:122                                                                              |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|TWRA2ACT_LOOP[0].twra2act_timing                  |Sub      |5        |1        |u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[0].twra2act_timing/N31_8                                                          |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|TWRA2ACT_LOOP[1].twra2act_timing                  |Sub      |5        |1        |u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[1].twra2act_timing/N31_8                                                          |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|TWRA2ACT_LOOP[2].twra2act_timing                  |Sub      |5        |1        |u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[2].twra2act_timing/N31_8                                                          |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|TWRA2ACT_LOOP[3].twra2act_timing                  |Sub      |5        |1        |u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[3].twra2act_timing/N31_8                                                          |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|TWRA2ACT_LOOP[4].twra2act_timing                  |Sub      |5        |1        |u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[4].twra2act_timing/N31_8                                                          |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|TWRA2ACT_LOOP[5].twra2act_timing                  |Sub      |5        |1        |u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[5].twra2act_timing/N31_8                                                          |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|TWRA2ACT_LOOP[6].twra2act_timing                  |Sub      |5        |1        |u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[6].twra2act_timing/N31_8                                                          |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|TWRA2ACT_LOOP[7].twra2act_timing                  |Sub      |5        |1        |u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[7].twra2act_timing/N31_8                                                          |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|U_ipml_fifo_ctrl                                  |Add      |9        |6        |../ipcore/fifo_16i_256O/rtl/ipml_fifo_ctrl_v1_3.v:148                                                                                                       |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|U_ipml_fifo_ctrl                                  |Add      |12       |3        |../ipcore/fifo_16i_256O/rtl/ipml_fifo_ctrl_v1_3.v:148                                                                                                       |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|U_ipml_fifo_ctrl                                  |Add      |13       |3        |../ipcore/fifo_16i_256O/rtl/ipml_fifo_ctrl_v1_3.v:148                                                                                                       |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|U_ipml_fifo_ctrl                                  |Add      |15       |2        |../ipcore/fifo_16i_256O/rtl/ipml_fifo_ctrl_v1_3.v:148                                                                                                       |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|U_ipml_fifo_ctrl                                  |Add      |16       |3        |../ipcore/fifo_16i_256O/rtl/ipml_fifo_ctrl_v1_3.v:148                                                                                                       |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|U_ipml_fifo_ctrl                                  |Add      |13       |1        |../ipcore/fifo_16i_256O/rtl/ipml_fifo_ctrl_v1_3.v:225                                                                                                       |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|U_ipml_fifo_ctrl                                  |Add      |13       |1        |../ipcore/fifo_16i_256O/rtl/ipml_fifo_ctrl_v1_3.v:270                                                                                                       |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|U_ipml_fifo_ctrl                                  |Add      |12       |3        |../ipcore/fifo_16i_256O/rtl/ipml_fifo_ctrl_v1_3.v:96                                                                                                        |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|U_ipml_fifo_ctrl                                  |Add      |13       |12       |../ipcore/fifo_16i_256O/rtl/ipml_fifo_ctrl_v1_3.v:96                                                                                                        |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|U_ipml_fifo_ctrl                                  |Add      |16       |2        |../ipcore/fifo_16i_256O/rtl/ipml_fifo_ctrl_v1_3.v:96                                                                                                        |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|U_ipml_fifo_ctrl                                  |Sub      |12       |1        |fram_buf/rd_buf/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_fifo_ctrl/N303_5                                                                     |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|U_ipml_fifo_ctrl                                  |Sub      |12       |1        |fram_buf/u_processor_inst/u_scale_ctr/rd_buf_cmos1/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_fifo_ctrl/N303_5                                  |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|U_ipml_fifo_ctrl                                  |Sub      |13       |1        |fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_b/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/N328_5                        |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|U_ipml_fifo_ctrl                                  |Sub      |13       |1        |fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_g/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/N328_5                        |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|U_ipml_fifo_ctrl                                  |Sub      |13       |1        |fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/N328_6                        |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|U_ipml_fifo_ctrl                                  |Sub      |13       |1        |fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/N328_7                        |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|U_ipml_fifo_ctrl                                  |Sub      |13       |1        |fram_buf/u_processor_inst/u_scale_ctr/u_scale_top/u_vin_scale_down_r/u_fifo_4096x8_1/U_ipml_fifo_fifo_8I8O_1/U_ipml_fifo_ctrl/N328_8                        |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|U_ipml_fifo_ctrl                                  |Sub      |9        |1        |fram_buf/u_processor_inst/u_scale_ctr/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N309_5                                  |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|U_ipml_fifo_ctrl                                  |Sub      |12       |1        |fram_buf/u_rd_char/u_fifo_256i_16O_axiRd/U_ipml_fifo_fifo_256i_16O/U_ipml_fifo_ctrl/N303_5                                                                  |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|U_ipml_fifo_ctrl                                  |Sub      |9        |1        |fram_buf/u_wr_char/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N309_5                                                                  |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|U_ipml_fifo_ctrl                                  |Sub      |9        |1        |fram_buf/wr_buf_cmos1/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N309_5                                                               |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|U_ipml_fifo_ctrl                                  |Sub      |9        |1        |fram_buf/wr_buf_cmos2/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N309_5                                                               |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|U_ipml_fifo_ctrl                                  |Sub      |9        |1        |fram_buf/wr_buf_hdmi_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N309_5                                                             |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|U_ipml_fifo_ctrl                                  |Sub      |9        |1        |fram_buf/wr_buf_udp_in/u_fifo_16i_256O_axiWr/U_ipml_fifo_fifo_16i_256O/U_ipml_fifo_ctrl/N309_5                                                              |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|U_ipml_fifo_ctrl                                  |Sub      |15       |1        |udp_char_inst/u_fifo_8i_16o_14a/U_ipml_fifo_fifo_8i_16o_14a/U_ipml_fifo_ctrl/N353_5                                                                         |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|U_ipml_fifo_ctrl                                  |Sub      |15       |1        |udp_databus_inst/u_fifo_8i_16o_14a/U_ipml_fifo_fifo_8i_16o_14a/U_ipml_fifo_ctrl/N353_5                                                                      |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|arp_rx                                            |Add      |8        |1        |../../Source/UDP/arp_rx.v:143                                                                                                                               |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|arp_tx                                            |Add      |16       |1        |../../Source/UDP/arp_tx.v:211                                                                                                                               |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|arp_tx                                            |Add      |16       |1        |../../Source/UDP/arp_tx.v:251                                                                                                                               |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|brightness_contrast_inst                          |Add      |13       |1        |../../Source/Processor/brightness_contrast/brightness_contrast.v:112                                                                                        |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|brightness_contrast_inst                          |Add      |13       |1        |../../Source/Processor/brightness_contrast/brightness_contrast.v:115                                                                                        |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|brightness_contrast_inst                          |Add      |13       |1        |../../Source/Processor/brightness_contrast/brightness_contrast.v:118                                                                                        |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|brightness_contrast_inst                          |Add      |11       |1        |fram_buf/u_processor_inst/brightness_contrast_inst/N141_6                                                                                                   |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|brightness_contrast_inst                          |Add      |11       |1        |fram_buf/u_processor_inst/brightness_contrast_inst/N153_6                                                                                                   |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|calu_h                                            |Add      |10       |3        |../../Source/Processor/scale/calu.v:73                                                                                                                      |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|calu_v                                            |Add      |10       |3        |../../Source/Processor/scale/calu.v:73                                                                                                                      |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|coms1_reg_config                                  |Add      |12       |1        |../source/rtl/reg_config.v:58                                                                                                                               |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|coms1_reg_config                                  |Add      |9        |1        |../source/rtl/reg_config.v:91                                                                                                                               |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|coms2_reg_config                                  |Add      |9        |1        |../source/rtl/reg_config.v:91                                                                                                                               |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|data_slice_wrlvl                                  |Add      |8        |4        |../source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:404                                                                                 |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|data_slice_wrlvl                                  |Add      |8        |4        |../source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:407                                                                                 |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|data_slice_wrlvl                                  |Add      |8        |4        |../source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp:516                                                                                 |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|ddrphy_info                                       |Add      |6        |1        |../source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_info_v1_0.vp:271                                                                                             |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|ddrphy_info                                       |Add      |6        |1        |../source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_info_v1_0.vp:273                                                                                             |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|ddrphy_info                                       |Sub      |5        |1        |u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6                                                                                                                 |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|ddrphy_init                                       |Add      |16       |1        |../source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:330                                                                                             |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|ddrphy_init                                       |Add      |16       |1        |../source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:352                                                                                             |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|ddrphy_init                                       |Add      |8        |1        |../source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:373                                                                                             |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|ddrphy_init                                       |Add      |10       |1        |../source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp:427                                                                                             |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|ddrphy_pll_lock_debounce                          |Add      |19       |1        |../source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_rst_debounce_v1_0.vp:102                                                                                     |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|ddrphy_reset_ctrl                                 |Add      |8        |1        |../source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_reset_ctrl_v1_4.vp:286                                                                                       |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|ddrphy_slice_top                                  |Add      |8        |1        |../source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_4.v:479                                                                                         |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|ddrphy_wrlvl                                      |Add      |8        |1        |../source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_wrlvl_v1_0.vp:241                                                                                            |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|dqsi_rdel_cal                                     |Sub      |7        |2        |../source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:406                                                                                    |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|dqsi_rdel_cal                                     |Add      |8        |2        |../source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:409                                                                                    |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|dqsi_rdel_cal                                     |Sub      |8        |2        |../source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:418                                                                                    |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|dqsi_rdel_cal                                     |Add      |6        |2        |../source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:448                                                                                    |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|dqsi_rdel_cal                                     |Add      |9        |4        |../source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:457                                                                                    |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|dqsi_rdel_cal                                     |Add      |10       |4        |../source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:480                                                                                    |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|dqsi_rdel_cal                                     |Add      |8        |4        |../source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:631                                                                                    |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|dqsi_rdel_cal                                     |Add      |8        |4        |../source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:645                                                                                    |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|dqsi_rdel_cal                                     |Add      |10       |4        |../source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp:646                                                                                    |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|drift_dqs_group[0].ddrphy_drift_ctrl              |Add      |10       |1        |../source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_drift_ctrl_v1_3.vp:331                                                                                       |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|drift_dqs_group[1].ddrphy_drift_ctrl              |Add      |10       |1        |../source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_drift_ctrl_v1_3.vp:331                                                                                       |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|drift_dqs_group[2].ddrphy_drift_ctrl              |Add      |10       |1        |../source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_drift_ctrl_v1_3.vp:331                                                                                       |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|drift_dqs_group[3].ddrphy_drift_ctrl              |Add      |10       |1        |../source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_drift_ctrl_v1_3.vp:331                                                                                       |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|eth_udp_test                                      |Add      |32       |1        |../../Source/UDP/eth_udp_test.v:284                                                                                                                         |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|eth_udp_test                                      |Add      |8        |1        |../../Source/UDP/eth_udp_test.v:315                                                                                                                         |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|gatecal                                           |Add      |6        |4        |../source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:443                                                                                          |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|gatecal                                           |Add      |5        |4        |../source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:552                                                                                          |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|gatecal                                           |Add      |6        |4        |../source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:559                                                                                          |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|gatecal                                           |Add      |6        |4        |../source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp:575                                                                                          |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|gatecal                                           |Sub      |6        |1        |u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8                                          |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|gatecal                                           |Sub      |6        |1        |u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8                                          |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|gatecal                                           |Sub      |6        |1        |u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8                                          |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|gatecal                                           |Sub      |6        |1        |u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8                                          |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|icmp                                              |Sub      |17       |1        |../../Source/UDP/icmp.v:106                                                                                                                                 |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|icmp                                              |Sub      |16       |1        |../../Source/UDP/icmp.v:108                                                                                                                                 |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|icmp                                              |Sub      |8        |1        |../../Source/UDP/icmp.v:231                                                                                                                                 |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|icmp                                              |Add      |16       |1        |../../Source/UDP/icmp.v:242                                                                                                                                 |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|icmp                                              |Add      |16       |1        |../../Source/UDP/icmp.v:278                                                                                                                                 |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|icmp                                              |Sub      |10       |1        |../../Source/UDP/icmp.v:332                                                                                                                                 |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|icmp                                              |Add      |33       |1        |u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N664_3                                                                                               |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|icmp                                              |Add      |18       |1        |u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N675_3                                                                                               |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|icmp                                              |Add      |18       |1        |u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N706_3                                                                                               |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|icmp                                              |Add      |33       |1        |u_ethernet_1/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7                                                                                               |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|ip_rx                                             |Add      |17       |1        |../../Source/UDP/check_sum.vh:17                                                                                                                            |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|ip_rx                                             |Add      |33       |1        |../../Source/UDP/check_sum.vh:8                                                                                                                             |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|ip_rx                                             |Sub      |17       |1        |../../Source/UDP/ip_rx.v:119                                                                                                                                |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|ip_rx                                             |Sub      |15       |1        |../../Source/UDP/ip_rx.v:167                                                                                                                                |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|ip_rx                                             |Add      |16       |1        |../../Source/UDP/ip_rx.v:189                                                                                                                                |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|ip_tx                                             |Add      |17       |1        |../../Source/UDP/check_sum.vh:17                                                                                                                            |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|ip_tx                                             |Add      |18       |1        |../../Source/UDP/check_sum.vh:17                                                                                                                            |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|ip_tx                                             |Add      |3        |2        |../../Source/UDP/check_sum.vh:8                                                                                                                             |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|ip_tx                                             |Add      |4        |2        |../../Source/UDP/check_sum.vh:8                                                                                                                             |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|ip_tx                                             |Add      |9        |1        |../../Source/UDP/check_sum.vh:8                                                                                                                             |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|ip_tx                                             |Add      |19       |1        |../../Source/UDP/check_sum.vh:8                                                                                                                             |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|ip_tx                                             |Add      |20       |1        |../../Source/UDP/check_sum.vh:8                                                                                                                             |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|ip_tx                                             |Add      |21       |1        |../../Source/UDP/check_sum.vh:8                                                                                                                             |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|ip_tx                                             |Add      |16       |1        |../../Source/UDP/ip_tx.v:133                                                                                                                                |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|ip_tx                                             |Add      |15       |1        |../../Source/UDP/ip_tx.v:182                                                                                                                                |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|ip_tx                                             |Add      |16       |1        |../../Source/UDP/ip_tx.v:207                                                                                                                                |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|ip_tx                                             |Add      |16       |1        |../../Source/UDP/ip_tx.v:227                                                                                                                                |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|ip_tx                                             |Add      |16       |1        |../../Source/UDP/ip_tx.v:248                                                                                                                                |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|ip_tx_mode                                        |Add      |16       |1        |../../Source/UDP/ip_tx_mode.v:125                                                                                                                           |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|ip_tx_mode                                        |Add      |14       |1        |../../Source/UDP/ip_tx_mode.v:137                                                                                                                           |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|mac_rx                                            |Add      |16       |1        |../../Source/UDP/mac_rx.v:175                                                                                                                               |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|mac_tx                                            |Add      |16       |1        |../../Source/UDP/mac_tx.v:218                                                                                                                               |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|mac_tx_mode                                       |Add      |16       |1        |../../Source/UDP/mac_tx_mode.v:121                                                                                                                          |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|mcdq_cfg_apb                                      |Add      |6        |1        |../source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_cfg_apb_v1_2.vp:1182                                                                                        |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|mcdq_cfg_apb                                      |Sub      |5        |1        |u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/ddr3_mc_al_6                                                                                                       |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|mcdq_dcd_bm                                       |Add      |13       |1        |../source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp:327                                                                                          |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|mcdq_dcd_sm                                       |Add      |8        |1        |u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/N162[9:0]_6                                                                                            |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|mcdq_dcp_buf                                      |Add      |7        |1        |../source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:388                                                                                         |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|mcdq_dcp_buf                                      |Add      |7        |1        |../source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp:549                                                                                         |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|mcdq_mrs                                          |Sub      |5        |1        |../source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_mrs_v1_2.vp:456                                                                                             |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|mcdq_mrs                                          |Add      |5        |1        |u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/N255_7                                                                                                                 |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|mcdq_timing_rd_pass                               |Sub      |5        |1        |u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/mcdq_timing_rd_pass/N110_8                                                                      |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|mcdq_ui_axi                                       |Add      |9        |1        |../source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp:441                                                                                          |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|mcdq_ui_axi                                       |Add      |5        |1        |u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/N59_1                                                                                                               |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|mcdq_ui_axi                                       |Add      |26       |1        |u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/N69_2                                                                                                               |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|mem_write_arbi_m0                                 |Add      |16       |1        |../../Source/AXI_arbit/mem_write_arbi.v:150                                                                                                                 |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|ms7200_ctl                                        |Add      |9        |1        |../source/rtl/ms7200_ctl.v:487                                                                                                                              |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|ms7200_ctl                                        |Add      |9        |1        |../source/rtl/ms7200_ctl.v:629                                                                                                                              |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|ms7210_ctl                                        |Add      |22       |1        |../source/rtl/ms7210_ctl.v:225                                                                                                                              |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|ms7210_ctl                                        |Add      |6        |1        |../source/rtl/ms7210_ctl.v:291                                                                                                                              |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|power_on_delay_inst                               |Add      |19       |1        |../source/rtl/power_on_delay.v:48                                                                                                                           |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|power_on_delay_inst                               |Add      |16       |1        |../source/rtl/power_on_delay.v:62                                                                                                                           |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|rd_buf                                            |Add      |15       |1        |../../Source/Frame/rd_buf.v:137                                                                                                                             |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|rd_buf                                            |Add      |4        |1        |../../Source/Frame/rd_buf.v:143                                                                                                                             |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|rd_buf_cmos1                                      |Add      |14       |1        |../../Source/Processor/scale/rd_scale.v:172                                                                                                                 |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|rd_buf_cmos1                                      |Add      |4        |1        |../../Source/Processor/scale/rd_scale.v:178                                                                                                                 |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|rd_buf_cmos1                                      |Add      |13       |1        |../../Source/Processor/scale/rd_scale.v:251                                                                                                                 |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|rd_buf_cmos1                                      |Add      |13       |1        |../../Source/Processor/scale/rd_scale.v:263                                                                                                                 |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|rd_buf_cmos1                                      |Sub      |12       |1        |fram_buf/u_processor_inst/u_scale_ctr/rd_buf_cmos1/N168_4                                                                                                   |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|rd_buf_cmos1                                      |Add      |12       |1        |fram_buf/u_processor_inst/u_scale_ctr/rd_buf_cmos1/N169_4                                                                                                   |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|rd_buf_cmos1                                      |Sub      |12       |1        |fram_buf/u_processor_inst/u_scale_ctr/rd_buf_cmos1/N170_4                                                                                                   |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|rd_buf_cmos1                                      |Sub      |13       |1        |fram_buf/u_processor_inst/u_scale_ctr/rd_buf_cmos1/N171_5                                                                                                   |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|rd_buf_cmos1                                      |Add      |13       |1        |fram_buf/u_processor_inst/u_scale_ctr/rd_buf_cmos1/N171_7                                                                                                   |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|rdcal                                             |Add      |18       |1        |../source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp:654                                                                                            |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|timing_act_pass                                   |Sub      |5        |1        |u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_8                                                                           |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|timing_prea_pass                                  |Sub      |4        |1        |u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/N88_8                                                                          |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|timing_prea_pass                                  |Sub      |5        |1        |u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/N91_8                                                                          |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|timing_ref_pass                                   |Add      |6        |1        |../source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_ref_pass_v1_2.vp:120                                                                         |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|timing_ref_pass                                   |Sub      |5        |1        |u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_ref_pass/N50_12                                                                          |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|timing_ref_pass                                   |Sub      |5        |1        |u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_ref_pass/N50_13                                                                          |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|timing_wr_pass                                    |Add      |5        |1        |../source/rtl/DDR3_50H/rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_wr_pass_v1_2.vp:166                                                                          |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|timing_wr_pass                                    |Sub      |4        |1        |u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_wr_pass/N110_8                                                                           |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|u1                                                |Add      |6        |2        |../source/rtl/i2c_com.v:62                                                                                                                                  |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|u_Frame_cnt                                       |Add      |12       |4        |../../Source/Frame/Frame_cnt.v:42                                                                                                                           |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|u_Frame_cnt                                       |Add      |32       |3        |../../Source/Frame/Frame_cnt.v:72                                                                                                                           |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|u_btn_deb_fix                                     |Add      |18       |8        |../../Source/Mode_choice/btn_deb_fix.v:64                                                                                                                   |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|u_color_bar_11                                    |Add      |11       |1        |../../Source/HDMI/color_bar.v:259                                                                                                                           |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|u_color_bar_11                                    |Add      |10       |1        |../../Source/HDMI/color_bar.v:280                                                                                                                           |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|u_color_bar_12                                    |Add      |12       |1        |../../Source/HDMI/color_bar.v:259                                                                                                                           |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|u_color_bar_12                                    |Add      |11       |1        |../../Source/HDMI/color_bar.v:280                                                                                                                           |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|u_ipsxb_ddrc_top                                  |Add      |6        |1        |../source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp:842                                                                                        |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|u_ipsxb_ddrc_top                                  |Add      |6        |1        |../source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp:844                                                                                        |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|u_ipsxb_ddrc_top                                  |Add      |6        |1        |../source/rtl/DDR3_50H/rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2a.vp:849                                                                                        |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|u_ipsxb_ddrc_top                                  |Sub      |7        |1        |u_DDR3_50H/u_ipsxb_ddrc_top/N32_2                                                                                                                           |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|u_ipsxb_ddrc_top                                  |Add      |3        |1        |u_DDR3_50H/u_ipsxb_ddrc_top/N32_3                                                                                                                           |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|u_ipsxb_ddrc_top                                  |Add      |6        |1        |u_DDR3_50H/u_ipsxb_ddrc_top/N6_2                                                                                                                            |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|u_ipsxb_distributed_fifo_ctr                      |Add      |6        |3        |../source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:218                                                             |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|u_ipsxb_distributed_fifo_ctr                      |Add      |6        |3        |../source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:255                                                             |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|u_ipsxb_distributed_fifo_ctr                      |Sub      |7        |2        |../source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:299                                                             |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|u_ipsxb_distributed_fifo_ctr                      |Sub      |7        |2        |../source/rtl/DDR3_50H/rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v:301                                                             |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|u_line_shift_ram_8bit                             |Add      |12       |1        |../../Source/Processor/mean_filter/line_shift_ram_8bit.v:30                                                                                                 |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|u_mem_read_arbi                                   |Add      |16       |1        |../../Source/AXI_arbit/mem_read_arbi.v:119                                                                                                                  |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|u_multiCamera_ctr                                 |Add      |12       |1        |../../Source/Processor/multiCamera_ctr/multiCamera_ctr.v:172                                                                                                |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|u_multiCamera_ctr                                 |Add      |12       |1        |../../Source/Processor/multiCamera_ctr/multiCamera_ctr.v:189                                                                                                |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|u_multiCamera_ctr                                 |Add      |6        |1        |../../Source/Processor/multiCamera_ctr/multiCamera_ctr.v:381                                                                                                |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|u_multiCamera_ctr                                 |Sub      |4        |1        |../../Source/Processor/multiCamera_ctr/multiCamera_ctr.v:406                                                                                                |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|u_multiCamera_ctr                                 |Add      |13       |1        |fram_buf/u_processor_inst/u_multiCamera_ctr/N271_5                                                                                                          |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|u_rd_char                                         |Add      |16       |1        |../../Source/Frame/rd_char.v:148                                                                                                                            |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|u_rgb2ycbcr                                       |Add      |17       |1        |fram_buf/u_processor_inst/u_vip/u_rgb2ycbcr/N74_1                                                                                                           |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|u_rgb2ycbcr                                       |Add      |16       |1        |fram_buf/u_processor_inst/u_vip/u_rgb2ycbcr/N74_2                                                                                                           |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|u_scale_ctr                                       |Add      |12       |1        |fram_buf/u_processor_inst/u_scale_ctr/N192_6                                                                                                                |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|u_scale_ctr                                       |Add      |12       |1        |fram_buf/u_processor_inst/u_scale_ctr/N214_6                                                                                                                |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|u_scaler                                          |Add      |21       |3        |../../Source/Processor/scale/scaler.v:101                                                                                                                   |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|u_scaler                                          |Add      |21       |3        |../../Source/Processor/scale/scaler.v:104                                                                                                                   |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|u_scaler                                          |Sub      |12       |3        |../../Source/Processor/scale/scaler.v:107                                                                                                                   |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|u_scaler                                          |Add      |12       |3        |../../Source/Processor/scale/scaler.v:135                                                                                                                   |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|u_scaler                                          |Add      |12       |3        |../../Source/Processor/scale/scaler.v:219                                                                                                                   |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|u_scaler                                          |Add      |12       |3        |../../Source/Processor/scale/scaler.v:256                                                                                                                   |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|u_scaler                                          |Sub      |13       |1        |../../Source/Processor/scale/scaler.v:268                                                                                                                   |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|u_scaler                                          |Add      |12       |3        |../../Source/Processor/scale/scaler.v:299                                                                                                                   |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|u_scaler                                          |Add      |12       |3        |../../Source/Processor/scale/scaler.v:327                                                                                                                   |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|u_scaler                                          |Add      |12       |3        |../../Source/Processor/scale/scaler.v:357                                                                                                                   |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|u_scaler                                          |Add      |12       |3        |../../Source/Processor/scale/scaler.v:515                                                                                                                   |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|u_scaler                                          |Add      |12       |3        |../../Source/Processor/scale/scaler.v:530                                                                                                                   |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|u_scaler                                          |Add      |12       |3        |../../Source/Processor/scale/scaler.v:548                                                                                                                   |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|u_scaler                                          |Sub      |13       |1        |../../Source/Processor/scale/scaler.v:572                                                                                                                   |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|u_scaler                                          |Add      |13       |3        |../../Source/Processor/scale/scaler.v:575                                                                                                                   |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|u_scaler                                          |Sub      |12       |1        |../../Source/Processor/scale/scaler.v:577                                                                                                                   |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|u_scaler                                          |Add      |12       |3        |../../Source/Processor/scale/scaler.v:667                                                                                                                   |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|u_wr_char                                         |Add      |12       |1        |../../Source/Frame/wr_char.v:167                                                                                                                            |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|u_wr_char                                         |Add      |12       |1        |../../Source/Frame/wr_char.v:177                                                                                                                            |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|u_wr_char                                         |Add      |16       |1        |../../Source/Frame/wr_char.v:358                                                                                                                            |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|udp_char_inst                                     |Add      |12       |1        |../../Source/UDP/data_gen/udp_char.v:142                                                                                                                    |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|udp_char_inst                                     |Add      |16       |1        |../../Source/UDP/data_gen/udp_char.v:170                                                                                                                    |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|udp_databus_inst                                  |Add      |12       |1        |../../Source/UDP/data_gen/udp_databus.v:142                                                                                                                 |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|udp_databus_inst                                  |Add      |16       |1        |../../Source/UDP/data_gen/udp_databus.v:170                                                                                                                 |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|udp_rx                                            |Sub      |13       |1        |../../Source/UDP/udp_rx.v:123                                                                                                                               |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|udp_rx                                            |Add      |16       |1        |../../Source/UDP/udp_rx.v:131                                                                                                                               |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|udp_rx                                            |Sub      |17       |1        |../../Source/UDP/udp_rx.v:90                                                                                                                                |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|udp_tx                                            |Sub      |13       |1        |../../Source/UDP/udp_tx.v:110                                                                                                                               |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|udp_tx                                            |Add      |13       |1        |../../Source/UDP/udp_tx.v:123                                                                                                                               |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|udp_tx                                            |Add      |16       |1        |../../Source/UDP/udp_tx.v:194                                                                                                                               |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|upcal                                             |Add      |8        |1        |../source/rtl/DDR3_50H/rtl/ddrphy/ipsxb_ddrphy_upcal_v1_4.vp:634                                                                                            |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|wr_buf_cmos1                                      |Add      |12       |1        |../../Source/Frame/wr_buf.v:179                                                                                                                             |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|wr_buf_cmos1                                      |Add      |12       |1        |../../Source/Frame/wr_buf.v:189                                                                                                                             |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|wr_buf_cmos1                                      |Add      |15       |1        |../../Source/Frame/wr_buf.v:370                                                                                                                             |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|wr_buf_cmos1                                      |Add      |4        |1        |../../Source/Frame/wr_buf.v:385                                                                                                                             |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|wr_buf_cmos1                                      |Add      |12       |1        |../../Source/Processor/scale/wr_scale.v:183                                                                                                                 |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|wr_buf_cmos1                                      |Add      |14       |1        |../../Source/Processor/scale/wr_scale.v:393                                                                                                                 |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|wr_buf_cmos1                                      |Add      |4        |1        |../../Source/Processor/scale/wr_scale.v:412                                                                                                                 |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|wr_buf_cmos2                                      |Add      |12       |1        |../../Source/Frame/wr_buf.v:179                                                                                                                             |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|wr_buf_cmos2                                      |Add      |12       |1        |../../Source/Frame/wr_buf.v:189                                                                                                                             |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|wr_buf_cmos2                                      |Add      |15       |1        |../../Source/Frame/wr_buf.v:370                                                                                                                             |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|wr_buf_cmos2                                      |Add      |17       |1        |../../Source/Frame/wr_buf.v:385                                                                                                                             |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|wr_buf_hdmi_in                                    |Add      |12       |1        |../../Source/Frame/wr_buf.v:179                                                                                                                             |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|wr_buf_hdmi_in                                    |Add      |12       |1        |../../Source/Frame/wr_buf.v:189                                                                                                                             |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|wr_buf_hdmi_in                                    |Add      |15       |1        |../../Source/Frame/wr_buf.v:370                                                                                                                             |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|wr_buf_hdmi_in                                    |Add      |13       |1        |../../Source/Frame/wr_buf.v:385                                                                                                                             |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|wr_buf_udp_in                                     |Add      |12       |1        |../../Source/Frame/wr_buf.v:179                                                                                                                             |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|wr_buf_udp_in                                     |Add      |12       |1        |../../Source/Frame/wr_buf.v:189                                                                                                                             |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|wr_buf_udp_in                                     |Add      |15       |1        |../../Source/Frame/wr_buf.v:370                                                                                                                             |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|wr_buf_udp_in                                     |Add      |17       |1        |../../Source/Frame/wr_buf.v:385                                                                                                                             |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|wr_cmd_trans                                      |Add      |12       |1        |../source/rtl/wr_cmd_trans.v:114                                                                                                                            |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|wr_cmd_trans                                      |Sub      |28       |1        |../source/rtl/wr_cmd_trans.v:250                                                                                                                            |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|wr_cmd_trans                                      |Sub      |32       |1        |../source/rtl/wr_cmd_trans.v:281                                                                                                                            |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|wr_cmd_trans                                      |Add      |16       |1        |../source/rtl/wr_cmd_trans.v:284                                                                                                                            |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|wr_cmd_trans                                      |Sub      |28       |1        |../source/rtl/wr_cmd_trans.v:326                                                                                                                            |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|wr_cmd_trans                                      |Add      |12       |1        |../source/rtl/wr_cmd_trans.v:329                                                                                                                            |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|wr_cmd_trans                                      |Sub      |5        |1        |../source/rtl/wr_cmd_trans.v:354                                                                                                                            |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|wr_cmd_trans                                      |Add      |26       |1        |fram_buf/wr_rd_ctrl_top/wr_cmd_trans/N227_2                                                                                                                 |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|wr_cmd_trans                                      |Add      |26       |1        |fram_buf/wr_rd_ctrl_top/wr_cmd_trans/N86_2                                                                                                                  |
|--------------------------------------------------|---------|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|

----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

