<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>DesignWare USB 2.0 OTG Controller (DWC_otg) Device Driver: dwc_otg_regs.h File Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.3.9.1 -->
<div class="qindex"><a class="qindex" href="main.html">Main&nbsp;Page</a> | <a class="qindex" href="annotated.html">Data&nbsp;Structures</a> | <a class="qindex" href="files.html">File&nbsp;List</a> | <a class="qindex" href="functions.html">Data&nbsp;Fields</a> | <a class="qindex" href="globals.html">Globals</a> | <a class="qindex" href="pages.html">Related&nbsp;Pages</a></div>
<h1>dwc_otg_regs.h File Reference</h1>This file contains the data structures for accessing the DWC_otg core registers. <a href="#_details">More...</a>
<p>
<code>#include "<a class="el" href="dwc__otg__core__if_8h-source.html">dwc_otg_core_if.h</a>"</code><br>

<p>
<a href="dwc__otg__regs_8h-source.html">Go to the source code of this file.</a><table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Data Structures</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__global__regs.html">dwc_otg_core_global_regs</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">DWC_otg Core registers .  <a href="structdwc__otg__core__global__regs.html#_details">More...</a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">union &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="uniongotgctl__data.html">gotgctl_data</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This union represents the bit fields of the Core OTG Control and Status Register (GOTGCTL).  <a href="uniongotgctl__data.html#_details">More...</a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">union &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="uniongotgint__data.html">gotgint_data</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This union represents the bit fields of the Core OTG Interrupt Register (GOTGINT).  <a href="uniongotgint__data.html#_details">More...</a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">union &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="uniongahbcfg__data.html">gahbcfg_data</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This union represents the bit fields of the Core AHB Configuration Register (GAHBCFG).  <a href="uniongahbcfg__data.html#_details">More...</a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">union &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="uniongusbcfg__data.html">gusbcfg_data</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This union represents the bit fields of the Core USB Configuration Register (GUSBCFG).  <a href="uniongusbcfg__data.html#_details">More...</a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">union &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="uniongrstctl__data.html">grstctl_data</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This union represents the bit fields of the Core Reset Register (GRSTCTL).  <a href="uniongrstctl__data.html#_details">More...</a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">union &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="uniongintmsk__data.html">gintmsk_data</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This union represents the bit fields of the Core Interrupt Mask Register (GINTMSK).  <a href="uniongintmsk__data.html#_details">More...</a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">union &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="uniongintsts__data.html">gintsts_data</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This union represents the bit fields of the Core Interrupt Register (GINTSTS).  <a href="uniongintsts__data.html#_details">More...</a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">union &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="uniondevice__grxsts__data.html">device_grxsts_data</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This union represents the bit fields in the Device Receive Status Read and Pop Registers (GRXSTSR, GRXSTSP) Read the register into the <em>d32</em> element then read out the bits using the <em>b</em>it elements.  <a href="uniondevice__grxsts__data.html#_details">More...</a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">union &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionhost__grxsts__data.html">host_grxsts_data</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This union represents the bit fields in the Host Receive Status Read and Pop Registers (GRXSTSR, GRXSTSP) Read the register into the <em>d32</em> element then read out the bits using the <em>b</em>it elements.  <a href="unionhost__grxsts__data.html#_details">More...</a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">union &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionfifosize__data.html">fifosize_data</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This union represents the bit fields in the FIFO Size Registers (HPTXFSIZ, GNPTXFSIZ, DPTXFSIZn, DIEPTXFn).  <a href="unionfifosize__data.html#_details">More...</a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">union &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="uniongnptxsts__data.html">gnptxsts_data</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This union represents the bit fields in the Non-Periodic Transmit FIFO/Queue Status Register (GNPTXSTS).  <a href="uniongnptxsts__data.html#_details">More...</a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">union &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="uniondtxfsts__data.html">dtxfsts_data</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This union represents the bit fields in the Transmit FIFO Status Register (DTXFSTS).  <a href="uniondtxfsts__data.html#_details">More...</a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">union &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="uniongi2cctl__data.html">gi2cctl_data</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This union represents the bit fields in the I2C Control Register (I2CCTL).  <a href="uniongi2cctl__data.html#_details">More...</a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">union &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="uniongpvndctl__data.html">gpvndctl_data</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This union represents the bit fields in the PHY Vendor Control Register (GPVNDCTL).  <a href="uniongpvndctl__data.html#_details">More...</a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">union &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionggpio__data.html">ggpio_data</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This union represents the bit fields in the General Purpose Input/Output Register (GGPIO).  <a href="unionggpio__data.html#_details">More...</a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">union &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionguid__data.html">guid_data</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This union represents the bit fields in the User ID Register (GUID).  <a href="unionguid__data.html#_details">More...</a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">union &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="uniongsnpsid__data.html">gsnpsid_data</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This union represents the bit fields in the Synopsys ID Register (GSNPSID).  <a href="uniongsnpsid__data.html#_details">More...</a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">union &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionhwcfg1__data.html">hwcfg1_data</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This union represents the bit fields in the User HW Config1 Register.  <a href="unionhwcfg1__data.html#_details">More...</a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">union &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionhwcfg2__data.html">hwcfg2_data</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This union represents the bit fields in the User HW Config2 Register.  <a href="unionhwcfg2__data.html#_details">More...</a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">union &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionhwcfg3__data.html">hwcfg3_data</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This union represents the bit fields in the User HW Config3 Register.  <a href="unionhwcfg3__data.html#_details">More...</a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">union &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionhwcfg4__data.html">hwcfg4_data</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This union represents the bit fields in the User HW Config4 Register.  <a href="unionhwcfg4__data.html#_details">More...</a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">union &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionglpmctl__data.html">glpmctl_data</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This union represents the bit fields of the Core LPM Configuration Register (GLPMCFG).  <a href="unionglpmctl__data.html#_details">More...</a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">union &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionadpctl__data.html">adpctl_data</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This union represents the bit fields of the Core ADP Timer, Control and Status Register (ADPTIMCTLSTS).  <a href="unionadpctl__data.html#_details">More...</a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__dev__global__regs.html">dwc_otg_dev_global_regs</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Device Global Registers.  <a href="structdwc__otg__dev__global__regs.html#_details">More...</a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">union &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="uniondcfg__data.html">dcfg_data</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This union represents the bit fields in the Device Configuration Register.  <a href="uniondcfg__data.html#_details">More...</a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">union &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="uniondctl__data.html">dctl_data</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This union represents the bit fields in the Device Control Register.  <a href="uniondctl__data.html#_details">More...</a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">union &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="uniondsts__data.html">dsts_data</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This union represents the bit fields in the Device Status Register.  <a href="uniondsts__data.html#_details">More...</a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">union &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="uniondiepint__data.html">diepint_data</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This union represents the bit fields in the Device IN EP Interrupt Register and the Device IN EP Common Mask Register.  <a href="uniondiepint__data.html#_details">More...</a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">union &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="uniondoepint__data.html">doepint_data</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This union represents the bit fields in the Device OUT EP Interrupt Registerand Device OUT EP Common Interrupt Mask Register.  <a href="uniondoepint__data.html#_details">More...</a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">union &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="uniondaint__data.html">daint_data</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This union represents the bit fields in the Device All EP Interrupt and Mask Registers.  <a href="uniondaint__data.html#_details">More...</a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">union &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="uniondtknq1__data.html">dtknq1_data</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This union represents the bit fields in the Device IN Token Queue Read Registers.  <a href="uniondtknq1__data.html#_details">More...</a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">union &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="uniondthrctl__data.html">dthrctl_data</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This union represents Threshold control Register Read and write the register into the <em>d32</em> member.  <a href="uniondthrctl__data.html#_details">More...</a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__dev__in__ep__regs.html">dwc_otg_dev_in_ep_regs</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Device Logical IN Endpoint-Specific Registers.  <a href="structdwc__otg__dev__in__ep__regs.html#_details">More...</a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__dev__out__ep__regs.html">dwc_otg_dev_out_ep_regs</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Device Logical OUT Endpoint-Specific Registers.  <a href="structdwc__otg__dev__out__ep__regs.html#_details">More...</a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">union &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="uniondepctl__data.html">depctl_data</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This union represents the bit fields in the Device EP Control Register.  <a href="uniondepctl__data.html#_details">More...</a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">union &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="uniondeptsiz__data.html">deptsiz_data</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This union represents the bit fields in the Device EP Transfer Size Register.  <a href="uniondeptsiz__data.html#_details">More...</a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">union &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="uniondeptsiz0__data.html">deptsiz0_data</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This union represents the bit fields in the Device EP 0 Transfer Size Register.  <a href="uniondeptsiz0__data.html#_details">More...</a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">union &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="uniondev__dma__desc__sts.html">dev_dma_desc_sts</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This union represents the bit fields in the DMA Descriptor status quadlet.  <a href="uniondev__dma__desc__sts.html#_details">More...</a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__dev__dma__desc.html">dwc_otg_dev_dma_desc</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">DMA Descriptor structure.  <a href="structdwc__otg__dev__dma__desc.html#_details">More...</a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__dev__if.html">dwc_otg_dev_if</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The dwc_otg_dev_if structure contains information needed to manage the DWC_otg controller acting in device mode.  <a href="structdwc__otg__dev__if.html#_details">More...</a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__host__global__regs.html">dwc_otg_host_global_regs</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The Host Global Registers structure defines the size and relative field offsets for the Host Mode Global Registers.  <a href="structdwc__otg__host__global__regs.html#_details">More...</a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">union &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionhcfg__data.html">hcfg_data</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This union represents the bit fields in the Host Configuration Register.  <a href="unionhcfg__data.html#_details">More...</a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">union &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionhfir__data.html">hfir_data</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This union represents the bit fields in the Host Frame Remaing/Number Register.  <a href="unionhfir__data.html#_details">More...</a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">union &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionhfnum__data.html">hfnum_data</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This union represents the bit fields in the Host Frame Remaing/Number Register.  <a href="unionhfnum__data.html#_details">More...</a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">union &nbsp;</td><td class="memItemRight" valign="bottom"><b>hptxsts_data</b></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">union &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionhprt0__data.html">hprt0_data</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This union represents the bit fields in the Host Port Control and Status Register.  <a href="unionhprt0__data.html#_details">More...</a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">union &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionhaint__data.html">haint_data</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This union represents the bit fields in the Host All Interrupt Register.  <a href="unionhaint__data.html#_details">More...</a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">union &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionhaintmsk__data.html">haintmsk_data</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This union represents the bit fields in the Host All Interrupt Register.  <a href="unionhaintmsk__data.html#_details">More...</a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__hc__regs.html">dwc_otg_hc_regs</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Host Channel Specific Registers.  <a href="structdwc__otg__hc__regs.html#_details">More...</a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">union &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionhcchar__data.html">hcchar_data</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This union represents the bit fields in the Host Channel Characteristics Register.  <a href="unionhcchar__data.html#_details">More...</a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">union &nbsp;</td><td class="memItemRight" valign="bottom"><b>hcsplt_data</b></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">union &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionhcint__data.html">hcint_data</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This union represents the bit fields in the Host All Interrupt Register.  <a href="unionhcint__data.html#_details">More...</a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">union &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionhcintmsk__data.html">hcintmsk_data</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This union represents the bit fields in the Host Channel Interrupt Mask Register.  <a href="unionhcintmsk__data.html#_details">More...</a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">union &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionhctsiz__data.html">hctsiz_data</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This union represents the bit fields in the Host Channel Transfer Size Register.  <a href="unionhctsiz__data.html#_details">More...</a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">union &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionhcdma__data.html">hcdma_data</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This union represents the bit fields in the Host DMA Address Register used in Descriptor DMA mode.  <a href="unionhcdma__data.html#_details">More...</a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">union &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionhost__dma__desc__sts.html">host_dma_desc_sts</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This union represents the bit fields in the DMA Descriptor status quadlet for host mode.  <a href="unionhost__dma__desc__sts.html#_details">More...</a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__host__dma__desc.html">dwc_otg_host_dma_desc</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Host-mode DMA Descriptor structure.  <a href="structdwc__otg__host__dma__desc.html#_details">More...</a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__host__if.html">dwc_otg_host_if</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">OTG Host Interface Structure.  <a href="structdwc__otg__host__if.html#_details">More...</a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">union &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionpcgcctl__data.html">pcgcctl_data</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This union represents the bit fields in the Power and Clock Gating Control Register.  <a href="unionpcgcctl__data.html#_details">More...</a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">union &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="uniongdfifocfg__data.html">gdfifocfg_data</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This union represents the bit fields in the Global Data FIFO Software Configuration Register.  <a href="uniongdfifocfg__data.html#_details">More...</a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">union &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="uniongpwrdn__data.html">gpwrdn_data</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This union represents the bit fields in the Global Power Down Register Register.  <a href="uniongpwrdn__data.html#_details">More...</a><br></td></tr>
<tr><td colspan="2"><br><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a0" doxytag="dwc_otg_regs.h::DWC_GLBINTRMASK"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DWC_GLBINTRMASK</b>&nbsp;&nbsp;&nbsp;0x0001</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a1" doxytag="dwc_otg_regs.h::DWC_DMAENABLE"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DWC_DMAENABLE</b>&nbsp;&nbsp;&nbsp;0x0020</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a2" doxytag="dwc_otg_regs.h::DWC_NPTXEMPTYLVL_EMPTY"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DWC_NPTXEMPTYLVL_EMPTY</b>&nbsp;&nbsp;&nbsp;0x0080</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a3" doxytag="dwc_otg_regs.h::DWC_NPTXEMPTYLVL_HALFEMPTY"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DWC_NPTXEMPTYLVL_HALFEMPTY</b>&nbsp;&nbsp;&nbsp;0x0000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a4" doxytag="dwc_otg_regs.h::DWC_PTXEMPTYLVL_EMPTY"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DWC_PTXEMPTYLVL_EMPTY</b>&nbsp;&nbsp;&nbsp;0x0100</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a5" doxytag="dwc_otg_regs.h::DWC_PTXEMPTYLVL_HALFEMPTY"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DWC_PTXEMPTYLVL_HALFEMPTY</b>&nbsp;&nbsp;&nbsp;0x0000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a6" doxytag="dwc_otg_regs.h::DWC_SLAVE_ONLY_ARCH"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DWC_SLAVE_ONLY_ARCH</b>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a7" doxytag="dwc_otg_regs.h::DWC_EXT_DMA_ARCH"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DWC_EXT_DMA_ARCH</b>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a8" doxytag="dwc_otg_regs.h::DWC_INT_DMA_ARCH"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DWC_INT_DMA_ARCH</b>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a9" doxytag="dwc_otg_regs.h::DWC_MODE_HNP_SRP_CAPABLE"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DWC_MODE_HNP_SRP_CAPABLE</b>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a10" doxytag="dwc_otg_regs.h::DWC_MODE_SRP_ONLY_CAPABLE"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DWC_MODE_SRP_ONLY_CAPABLE</b>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a11" doxytag="dwc_otg_regs.h::DWC_MODE_NO_HNP_SRP_CAPABLE"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DWC_MODE_NO_HNP_SRP_CAPABLE</b>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a12" doxytag="dwc_otg_regs.h::DWC_MODE_SRP_CAPABLE_DEVICE"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DWC_MODE_SRP_CAPABLE_DEVICE</b>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a13" doxytag="dwc_otg_regs.h::DWC_MODE_NO_SRP_CAPABLE_DEVICE"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DWC_MODE_NO_SRP_CAPABLE_DEVICE</b>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a14" doxytag="dwc_otg_regs.h::DWC_MODE_SRP_CAPABLE_HOST"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DWC_MODE_SRP_CAPABLE_HOST</b>&nbsp;&nbsp;&nbsp;5</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a15" doxytag="dwc_otg_regs.h::DWC_MODE_NO_SRP_CAPABLE_HOST"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DWC_MODE_NO_SRP_CAPABLE_HOST</b>&nbsp;&nbsp;&nbsp;6</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a16" doxytag="dwc_otg_regs.h::DWC_GAHBCFG_GLBINT_ENABLE"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DWC_GAHBCFG_GLBINT_ENABLE</b>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a17" doxytag="dwc_otg_regs.h::DWC_GAHBCFG_INT_DMA_BURST_SINGLE"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DWC_GAHBCFG_INT_DMA_BURST_SINGLE</b>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a18" doxytag="dwc_otg_regs.h::DWC_GAHBCFG_INT_DMA_BURST_INCR"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DWC_GAHBCFG_INT_DMA_BURST_INCR</b>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a19" doxytag="dwc_otg_regs.h::DWC_GAHBCFG_INT_DMA_BURST_INCR4"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DWC_GAHBCFG_INT_DMA_BURST_INCR4</b>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a20" doxytag="dwc_otg_regs.h::DWC_GAHBCFG_INT_DMA_BURST_INCR8"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DWC_GAHBCFG_INT_DMA_BURST_INCR8</b>&nbsp;&nbsp;&nbsp;5</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a21" doxytag="dwc_otg_regs.h::DWC_GAHBCFG_INT_DMA_BURST_INCR16"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DWC_GAHBCFG_INT_DMA_BURST_INCR16</b>&nbsp;&nbsp;&nbsp;7</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a22" doxytag="dwc_otg_regs.h::DWC_GAHBCFG_DMAENABLE"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DWC_GAHBCFG_DMAENABLE</b>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a23" doxytag="dwc_otg_regs.h::DWC_GAHBCFG_TXFEMPTYLVL_EMPTY"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DWC_GAHBCFG_TXFEMPTYLVL_EMPTY</b>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a24" doxytag="dwc_otg_regs.h::DWC_GAHBCFG_TXFEMPTYLVL_HALFEMPTY"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DWC_GAHBCFG_TXFEMPTYLVL_HALFEMPTY</b>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a25" doxytag="dwc_otg_regs.h::DWC_SOF_INTR_MASK"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DWC_SOF_INTR_MASK</b>&nbsp;&nbsp;&nbsp;0x0008</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a26" doxytag="dwc_otg_regs.h::DWC_HOST_MODE"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DWC_HOST_MODE</b>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a27" doxytag="dwc_otg_regs.h::DWC_STS_DATA_UPDT"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DWC_STS_DATA_UPDT</b>&nbsp;&nbsp;&nbsp;0x2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a28" doxytag="dwc_otg_regs.h::DWC_STS_XFER_COMP"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DWC_STS_XFER_COMP</b>&nbsp;&nbsp;&nbsp;0x3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a29" doxytag="dwc_otg_regs.h::DWC_DSTS_GOUT_NAK"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DWC_DSTS_GOUT_NAK</b>&nbsp;&nbsp;&nbsp;0x1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a30" doxytag="dwc_otg_regs.h::DWC_DSTS_SETUP_COMP"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DWC_DSTS_SETUP_COMP</b>&nbsp;&nbsp;&nbsp;0x4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a31" doxytag="dwc_otg_regs.h::DWC_DSTS_SETUP_UPDT"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DWC_DSTS_SETUP_UPDT</b>&nbsp;&nbsp;&nbsp;0x6</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a32" doxytag="dwc_otg_regs.h::DWC_GRXSTS_PKTSTS_IN"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DWC_GRXSTS_PKTSTS_IN</b>&nbsp;&nbsp;&nbsp;0x2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a33" doxytag="dwc_otg_regs.h::DWC_GRXSTS_PKTSTS_IN_XFER_COMP"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DWC_GRXSTS_PKTSTS_IN_XFER_COMP</b>&nbsp;&nbsp;&nbsp;0x3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a34" doxytag="dwc_otg_regs.h::DWC_GRXSTS_PKTSTS_DATA_TOGGLE_ERR"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DWC_GRXSTS_PKTSTS_DATA_TOGGLE_ERR</b>&nbsp;&nbsp;&nbsp;0x5</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a35" doxytag="dwc_otg_regs.h::DWC_GRXSTS_PKTSTS_CH_HALTED"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DWC_GRXSTS_PKTSTS_CH_HALTED</b>&nbsp;&nbsp;&nbsp;0x7</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a36" doxytag="dwc_otg_regs.h::DWC_HWCFG2_OP_MODE_HNP_SRP_CAPABLE_OTG"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DWC_HWCFG2_OP_MODE_HNP_SRP_CAPABLE_OTG</b>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a37" doxytag="dwc_otg_regs.h::DWC_HWCFG2_OP_MODE_SRP_ONLY_CAPABLE_OTG"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DWC_HWCFG2_OP_MODE_SRP_ONLY_CAPABLE_OTG</b>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a38" doxytag="dwc_otg_regs.h::DWC_HWCFG2_OP_MODE_NO_HNP_SRP_CAPABLE_OTG"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DWC_HWCFG2_OP_MODE_NO_HNP_SRP_CAPABLE_OTG</b>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a39" doxytag="dwc_otg_regs.h::DWC_HWCFG2_OP_MODE_SRP_CAPABLE_DEVICE"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DWC_HWCFG2_OP_MODE_SRP_CAPABLE_DEVICE</b>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a40" doxytag="dwc_otg_regs.h::DWC_HWCFG2_OP_MODE_NO_SRP_CAPABLE_DEVICE"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DWC_HWCFG2_OP_MODE_NO_SRP_CAPABLE_DEVICE</b>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a41" doxytag="dwc_otg_regs.h::DWC_HWCFG2_OP_MODE_SRP_CAPABLE_HOST"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DWC_HWCFG2_OP_MODE_SRP_CAPABLE_HOST</b>&nbsp;&nbsp;&nbsp;5</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a42" doxytag="dwc_otg_regs.h::DWC_HWCFG2_OP_MODE_NO_SRP_CAPABLE_HOST"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DWC_HWCFG2_OP_MODE_NO_SRP_CAPABLE_HOST</b>&nbsp;&nbsp;&nbsp;6</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a43" doxytag="dwc_otg_regs.h::DWC_HWCFG2_HS_PHY_TYPE_NOT_SUPPORTED"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DWC_HWCFG2_HS_PHY_TYPE_NOT_SUPPORTED</b>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a44" doxytag="dwc_otg_regs.h::DWC_HWCFG2_HS_PHY_TYPE_UTMI"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DWC_HWCFG2_HS_PHY_TYPE_UTMI</b>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a45" doxytag="dwc_otg_regs.h::DWC_HWCFG2_HS_PHY_TYPE_ULPI"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DWC_HWCFG2_HS_PHY_TYPE_ULPI</b>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a46" doxytag="dwc_otg_regs.h::DWC_HWCFG2_HS_PHY_TYPE_UTMI_ULPI"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DWC_HWCFG2_HS_PHY_TYPE_UTMI_ULPI</b>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a47" doxytag="dwc_otg_regs.h::DWC_DCFG_SEND_STALL"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DWC_DCFG_SEND_STALL</b>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a48" doxytag="dwc_otg_regs.h::DWC_DCFG_FRAME_INTERVAL_80"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DWC_DCFG_FRAME_INTERVAL_80</b>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a49" doxytag="dwc_otg_regs.h::DWC_DCFG_FRAME_INTERVAL_85"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DWC_DCFG_FRAME_INTERVAL_85</b>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a50" doxytag="dwc_otg_regs.h::DWC_DCFG_FRAME_INTERVAL_90"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DWC_DCFG_FRAME_INTERVAL_90</b>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a51" doxytag="dwc_otg_regs.h::DWC_DCFG_FRAME_INTERVAL_95"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DWC_DCFG_FRAME_INTERVAL_95</b>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a52" doxytag="dwc_otg_regs.h::DWC_DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DWC_DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ</b>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a53" doxytag="dwc_otg_regs.h::DWC_DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DWC_DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ</b>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a54" doxytag="dwc_otg_regs.h::DWC_DSTS_ENUMSPD_LS_PHY_6MHZ"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DWC_DSTS_ENUMSPD_LS_PHY_6MHZ</b>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a55" doxytag="dwc_otg_regs.h::DWC_DSTS_ENUMSPD_FS_PHY_48MHZ"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DWC_DSTS_ENUMSPD_FS_PHY_48MHZ</b>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a56" doxytag="dwc_otg_regs.h::DWC_DEP0CTL_MPS_64"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DWC_DEP0CTL_MPS_64</b>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a57" doxytag="dwc_otg_regs.h::DWC_DEP0CTL_MPS_32"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DWC_DEP0CTL_MPS_32</b>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a58" doxytag="dwc_otg_regs.h::DWC_DEP0CTL_MPS_16"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DWC_DEP0CTL_MPS_16</b>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a59" doxytag="dwc_otg_regs.h::DWC_DEP0CTL_MPS_8"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DWC_DEP0CTL_MPS_8</b>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a60" doxytag="dwc_otg_regs.h::MAX_PKT_CNT"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__regs_8h.html#a60">MAX_PKT_CNT</a>&nbsp;&nbsp;&nbsp;1023</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Max packet count for EP (pow(2,10)-1). <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a61" doxytag="dwc_otg_regs.h::BS_HOST_READY"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__regs_8h.html#a61">BS_HOST_READY</a>&nbsp;&nbsp;&nbsp;0x0</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Buffer status definitions. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a62" doxytag="dwc_otg_regs.h::BS_DMA_BUSY"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>BS_DMA_BUSY</b>&nbsp;&nbsp;&nbsp;0x1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a63" doxytag="dwc_otg_regs.h::BS_DMA_DONE"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>BS_DMA_DONE</b>&nbsp;&nbsp;&nbsp;0x2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a64" doxytag="dwc_otg_regs.h::BS_HOST_BUSY"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>BS_HOST_BUSY</b>&nbsp;&nbsp;&nbsp;0x3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a65" doxytag="dwc_otg_regs.h::RTS_SUCCESS"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__regs_8h.html#a65">RTS_SUCCESS</a>&nbsp;&nbsp;&nbsp;0x0</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive/Transmit status definitions. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a66" doxytag="dwc_otg_regs.h::RTS_BUFFLUSH"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>RTS_BUFFLUSH</b>&nbsp;&nbsp;&nbsp;0x1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a67" doxytag="dwc_otg_regs.h::RTS_RESERVED"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>RTS_RESERVED</b>&nbsp;&nbsp;&nbsp;0x2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a68" doxytag="dwc_otg_regs.h::RTS_BUFERR"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>RTS_BUFERR</b>&nbsp;&nbsp;&nbsp;0x3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a69" doxytag="dwc_otg_regs.h::DWC_DEV_GLOBAL_REG_OFFSET"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DWC_DEV_GLOBAL_REG_OFFSET</b>&nbsp;&nbsp;&nbsp;0x800</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a70" doxytag="dwc_otg_regs.h::DWC_DEV_IN_EP_REG_OFFSET"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DWC_DEV_IN_EP_REG_OFFSET</b>&nbsp;&nbsp;&nbsp;0x900</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a71" doxytag="dwc_otg_regs.h::DWC_EP_REG_OFFSET"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DWC_EP_REG_OFFSET</b>&nbsp;&nbsp;&nbsp;0x20</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a72" doxytag="dwc_otg_regs.h::DWC_DEV_OUT_EP_REG_OFFSET"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DWC_DEV_OUT_EP_REG_OFFSET</b>&nbsp;&nbsp;&nbsp;0xB00</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a73" doxytag="dwc_otg_regs.h::DWC_HCFG_30_60_MHZ"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DWC_HCFG_30_60_MHZ</b>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a74" doxytag="dwc_otg_regs.h::DWC_HCFG_48_MHZ"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DWC_HCFG_48_MHZ</b>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a75" doxytag="dwc_otg_regs.h::DWC_HCFG_6_MHZ"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DWC_HCFG_6_MHZ</b>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a76" doxytag="dwc_otg_regs.h::DWC_HFNUM_MAX_FRNUM"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DWC_HFNUM_MAX_FRNUM</b>&nbsp;&nbsp;&nbsp;0x3FFF</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a77" doxytag="dwc_otg_regs.h::DWC_HPRT0_PRTSPD_HIGH_SPEED"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DWC_HPRT0_PRTSPD_HIGH_SPEED</b>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a78" doxytag="dwc_otg_regs.h::DWC_HPRT0_PRTSPD_FULL_SPEED"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DWC_HPRT0_PRTSPD_FULL_SPEED</b>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a79" doxytag="dwc_otg_regs.h::DWC_HPRT0_PRTSPD_LOW_SPEED"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DWC_HPRT0_PRTSPD_LOW_SPEED</b>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a80" doxytag="dwc_otg_regs.h::DWC_HCSPLIT_XACTPOS_MID"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DWC_HCSPLIT_XACTPOS_MID</b>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a81" doxytag="dwc_otg_regs.h::DWC_HCSPLIT_XACTPOS_END"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DWC_HCSPLIT_XACTPOS_END</b>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a82" doxytag="dwc_otg_regs.h::DWC_HCSPLIT_XACTPOS_BEGIN"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DWC_HCSPLIT_XACTPOS_BEGIN</b>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a83" doxytag="dwc_otg_regs.h::DWC_HCSPLIT_XACTPOS_ALL"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DWC_HCSPLIT_XACTPOS_ALL</b>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a84" doxytag="dwc_otg_regs.h::DWC_HCTSIZ_DATA0"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DWC_HCTSIZ_DATA0</b>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a85" doxytag="dwc_otg_regs.h::DWC_HCTSIZ_DATA1"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DWC_HCTSIZ_DATA1</b>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a86" doxytag="dwc_otg_regs.h::DWC_HCTSIZ_DATA2"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DWC_HCTSIZ_DATA2</b>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a87" doxytag="dwc_otg_regs.h::DWC_HCTSIZ_MDATA"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DWC_HCTSIZ_MDATA</b>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a88" doxytag="dwc_otg_regs.h::DWC_HCTSIZ_SETUP"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DWC_HCTSIZ_SETUP</b>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a89" doxytag="dwc_otg_regs.h::DMA_DESC_STS_PKTERR"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DMA_DESC_STS_PKTERR</b>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a90" doxytag="dwc_otg_regs.h::MAX_DMA_DESC_SIZE"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>MAX_DMA_DESC_SIZE</b>&nbsp;&nbsp;&nbsp;131071</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a91" doxytag="dwc_otg_regs.h::MAX_DMA_DESC_NUM_GENERIC"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>MAX_DMA_DESC_NUM_GENERIC</b>&nbsp;&nbsp;&nbsp;64</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a92" doxytag="dwc_otg_regs.h::MAX_DMA_DESC_NUM_HS_ISOC"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>MAX_DMA_DESC_NUM_HS_ISOC</b>&nbsp;&nbsp;&nbsp;256</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a93" doxytag="dwc_otg_regs.h::MAX_FRLIST_EN_NUM"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>MAX_FRLIST_EN_NUM</b>&nbsp;&nbsp;&nbsp;64</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a94" doxytag="dwc_otg_regs.h::DWC_OTG_HOST_GLOBAL_REG_OFFSET"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DWC_OTG_HOST_GLOBAL_REG_OFFSET</b>&nbsp;&nbsp;&nbsp;0x400</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a95" doxytag="dwc_otg_regs.h::DWC_OTG_HOST_PORT_REGS_OFFSET"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DWC_OTG_HOST_PORT_REGS_OFFSET</b>&nbsp;&nbsp;&nbsp;0x440</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a96" doxytag="dwc_otg_regs.h::DWC_OTG_HOST_CHAN_REGS_OFFSET"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DWC_OTG_HOST_CHAN_REGS_OFFSET</b>&nbsp;&nbsp;&nbsp;0x500</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a97" doxytag="dwc_otg_regs.h::DWC_OTG_CHAN_REGS_OFFSET"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DWC_OTG_CHAN_REGS_OFFSET</b>&nbsp;&nbsp;&nbsp;0x20</td></tr>

<tr><td colspan="2"><br><h2>Typedefs</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">typedef <a class="el" href="structdwc__otg__core__global__regs.html">dwc_otg_core_global_regs</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__regs_8h.html#a98">dwc_otg_core_global_regs_t</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">DWC_otg Core registers .  <a href="#a98"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">typedef <a class="el" href="uniongotgctl__data.html">gotgctl_data</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__regs_8h.html#a99">gotgctl_data_t</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This union represents the bit fields of the Core OTG Control and Status Register (GOTGCTL).  <a href="#a99"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">typedef <a class="el" href="uniongotgint__data.html">gotgint_data</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__regs_8h.html#a100">gotgint_data_t</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This union represents the bit fields of the Core OTG Interrupt Register (GOTGINT).  <a href="#a100"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">typedef <a class="el" href="uniongahbcfg__data.html">gahbcfg_data</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__regs_8h.html#a101">gahbcfg_data_t</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This union represents the bit fields of the Core AHB Configuration Register (GAHBCFG).  <a href="#a101"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">typedef <a class="el" href="uniongusbcfg__data.html">gusbcfg_data</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__regs_8h.html#a102">gusbcfg_data_t</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This union represents the bit fields of the Core USB Configuration Register (GUSBCFG).  <a href="#a102"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">typedef <a class="el" href="uniongrstctl__data.html">grstctl_data</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__regs_8h.html#a103">grstctl_t</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This union represents the bit fields of the Core Reset Register (GRSTCTL).  <a href="#a103"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">typedef <a class="el" href="uniongintmsk__data.html">gintmsk_data</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__regs_8h.html#a104">gintmsk_data_t</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This union represents the bit fields of the Core Interrupt Mask Register (GINTMSK).  <a href="#a104"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">typedef <a class="el" href="uniongintsts__data.html">gintsts_data</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__regs_8h.html#a105">gintsts_data_t</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This union represents the bit fields of the Core Interrupt Register (GINTSTS).  <a href="#a105"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a106" doxytag="dwc_otg_regs.h::device_grxsts_data_t"></a>
typedef <a class="el" href="uniondevice__grxsts__data.html">device_grxsts_data</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__regs_8h.html#a106">device_grxsts_data_t</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This union represents the bit fields in the Device Receive Status Read and Pop Registers (GRXSTSR, GRXSTSP) Read the register into the <em>d32</em> element then read out the bits using the <em>b</em>it elements. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a107" doxytag="dwc_otg_regs.h::host_grxsts_data_t"></a>
typedef <a class="el" href="unionhost__grxsts__data.html">host_grxsts_data</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__regs_8h.html#a107">host_grxsts_data_t</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This union represents the bit fields in the Host Receive Status Read and Pop Registers (GRXSTSR, GRXSTSP) Read the register into the <em>d32</em> element then read out the bits using the <em>b</em>it elements. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">typedef <a class="el" href="unionfifosize__data.html">fifosize_data</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__regs_8h.html#a108">fifosize_data_t</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This union represents the bit fields in the FIFO Size Registers (HPTXFSIZ, GNPTXFSIZ, DPTXFSIZn, DIEPTXFn).  <a href="#a108"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">typedef <a class="el" href="uniongnptxsts__data.html">gnptxsts_data</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__regs_8h.html#a109">gnptxsts_data_t</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This union represents the bit fields in the Non-Periodic Transmit FIFO/Queue Status Register (GNPTXSTS).  <a href="#a109"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">typedef <a class="el" href="uniondtxfsts__data.html">dtxfsts_data</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__regs_8h.html#a110">dtxfsts_data_t</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This union represents the bit fields in the Transmit FIFO Status Register (DTXFSTS).  <a href="#a110"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">typedef <a class="el" href="uniongi2cctl__data.html">gi2cctl_data</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__regs_8h.html#a111">gi2cctl_data_t</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This union represents the bit fields in the I2C Control Register (I2CCTL).  <a href="#a111"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">typedef <a class="el" href="uniongpvndctl__data.html">gpvndctl_data</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__regs_8h.html#a112">gpvndctl_data_t</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This union represents the bit fields in the PHY Vendor Control Register (GPVNDCTL).  <a href="#a112"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">typedef <a class="el" href="unionggpio__data.html">ggpio_data</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__regs_8h.html#a113">ggpio_data_t</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This union represents the bit fields in the General Purpose Input/Output Register (GGPIO).  <a href="#a113"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">typedef <a class="el" href="unionguid__data.html">guid_data</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__regs_8h.html#a114">guid_data_t</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This union represents the bit fields in the User ID Register (GUID).  <a href="#a114"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">typedef <a class="el" href="uniongsnpsid__data.html">gsnpsid_data</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__regs_8h.html#a115">gsnpsid_data_t</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This union represents the bit fields in the Synopsys ID Register (GSNPSID).  <a href="#a115"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">typedef <a class="el" href="unionhwcfg1__data.html">hwcfg1_data</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__regs_8h.html#a116">hwcfg1_data_t</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This union represents the bit fields in the User HW Config1 Register.  <a href="#a116"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">typedef <a class="el" href="unionhwcfg2__data.html">hwcfg2_data</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__regs_8h.html#a117">hwcfg2_data_t</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This union represents the bit fields in the User HW Config2 Register.  <a href="#a117"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">typedef <a class="el" href="unionhwcfg3__data.html">hwcfg3_data</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__regs_8h.html#a118">hwcfg3_data_t</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This union represents the bit fields in the User HW Config3 Register.  <a href="#a118"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">typedef <a class="el" href="unionhwcfg4__data.html">hwcfg4_data</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__regs_8h.html#a119">hwcfg4_data_t</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This union represents the bit fields in the User HW Config4 Register.  <a href="#a119"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">typedef <a class="el" href="unionglpmctl__data.html">glpmctl_data</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__regs_8h.html#a120">glpmcfg_data_t</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This union represents the bit fields of the Core LPM Configuration Register (GLPMCFG).  <a href="#a120"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">typedef <a class="el" href="unionadpctl__data.html">adpctl_data</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__regs_8h.html#a121">adpctl_data_t</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This union represents the bit fields of the Core ADP Timer, Control and Status Register (ADPTIMCTLSTS).  <a href="#a121"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">typedef <a class="el" href="structdwc__otg__dev__global__regs.html">dwc_otg_dev_global_regs</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__regs_8h.html#a122">dwc_otg_device_global_regs_t</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Device Global Registers.  <a href="#a122"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">typedef <a class="el" href="uniondcfg__data.html">dcfg_data</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__regs_8h.html#a123">dcfg_data_t</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This union represents the bit fields in the Device Configuration Register.  <a href="#a123"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">typedef <a class="el" href="uniondctl__data.html">dctl_data</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__regs_8h.html#a124">dctl_data_t</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This union represents the bit fields in the Device Control Register.  <a href="#a124"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">typedef <a class="el" href="uniondsts__data.html">dsts_data</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__regs_8h.html#a125">dsts_data_t</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This union represents the bit fields in the Device Status Register.  <a href="#a125"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">typedef <a class="el" href="uniondiepint__data.html">diepint_data</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__regs_8h.html#a126">diepint_data_t</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This union represents the bit fields in the Device IN EP Interrupt Register and the Device IN EP Common Mask Register.  <a href="#a126"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a127" doxytag="dwc_otg_regs.h::diepmsk_data_t"></a>
typedef <a class="el" href="uniondiepint__data.html">diepint_data</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__regs_8h.html#a127">diepmsk_data_t</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This union represents the bit fields in the Device IN EP Common/Dedicated Interrupt Mask Register. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">typedef <a class="el" href="uniondoepint__data.html">doepint_data</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__regs_8h.html#a128">doepint_data_t</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This union represents the bit fields in the Device OUT EP Interrupt Registerand Device OUT EP Common Interrupt Mask Register.  <a href="#a128"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a129" doxytag="dwc_otg_regs.h::doepmsk_data_t"></a>
typedef <a class="el" href="uniondoepint__data.html">doepint_data</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__regs_8h.html#a129">doepmsk_data_t</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This union represents the bit fields in the Device OUT EP Common/Dedicated Interrupt Mask Register. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">typedef <a class="el" href="uniondaint__data.html">daint_data</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__regs_8h.html#a130">daint_data_t</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This union represents the bit fields in the Device All EP Interrupt and Mask Registers.  <a href="#a130"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">typedef <a class="el" href="uniondtknq1__data.html">dtknq1_data</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__regs_8h.html#a131">dtknq1_data_t</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This union represents the bit fields in the Device IN Token Queue Read Registers.  <a href="#a131"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">typedef <a class="el" href="uniondthrctl__data.html">dthrctl_data</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__regs_8h.html#a132">dthrctl_data_t</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This union represents Threshold control Register Read and write the register into the <em>d32</em> member.  <a href="#a132"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">typedef <a class="el" href="structdwc__otg__dev__in__ep__regs.html">dwc_otg_dev_in_ep_regs</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__regs_8h.html#a133">dwc_otg_dev_in_ep_regs_t</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Device Logical IN Endpoint-Specific Registers.  <a href="#a133"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">typedef <a class="el" href="structdwc__otg__dev__out__ep__regs.html">dwc_otg_dev_out_ep_regs</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__regs_8h.html#a134">dwc_otg_dev_out_ep_regs_t</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Device Logical OUT Endpoint-Specific Registers.  <a href="#a134"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">typedef <a class="el" href="uniondepctl__data.html">depctl_data</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__regs_8h.html#a135">depctl_data_t</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This union represents the bit fields in the Device EP Control Register.  <a href="#a135"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">typedef <a class="el" href="uniondeptsiz__data.html">deptsiz_data</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__regs_8h.html#a136">deptsiz_data_t</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This union represents the bit fields in the Device EP Transfer Size Register.  <a href="#a136"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">typedef <a class="el" href="uniondeptsiz0__data.html">deptsiz0_data</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__regs_8h.html#a137">deptsiz0_data_t</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This union represents the bit fields in the Device EP 0 Transfer Size Register.  <a href="#a137"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">typedef <a class="el" href="uniondev__dma__desc__sts.html">dev_dma_desc_sts</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__regs_8h.html#a138">dev_dma_desc_sts_t</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This union represents the bit fields in the DMA Descriptor status quadlet.  <a href="#a138"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">typedef <a class="el" href="structdwc__otg__dev__dma__desc.html">dwc_otg_dev_dma_desc</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__regs_8h.html#a139">dwc_otg_dev_dma_desc_t</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">DMA Descriptor structure.  <a href="#a139"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">typedef <a class="el" href="structdwc__otg__dev__if.html">dwc_otg_dev_if</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__regs_8h.html#a140">dwc_otg_dev_if_t</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The <a class="el" href="structdwc__otg__dev__if.html">dwc_otg_dev_if</a> structure contains information needed to manage the DWC_otg controller acting in device mode.  <a href="#a140"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">typedef <a class="el" href="structdwc__otg__host__global__regs.html">dwc_otg_host_global_regs</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__regs_8h.html#a141">dwc_otg_host_global_regs_t</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The Host Global Registers structure defines the size and relative field offsets for the Host Mode Global Registers.  <a href="#a141"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">typedef <a class="el" href="unionhcfg__data.html">hcfg_data</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__regs_8h.html#a142">hcfg_data_t</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This union represents the bit fields in the Host Configuration Register.  <a href="#a142"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a143" doxytag="dwc_otg_regs.h::hfir_data_t"></a>
typedef <a class="el" href="unionhfir__data.html">hfir_data</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__regs_8h.html#a143">hfir_data_t</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This union represents the bit fields in the Host Frame Remaing/Number Register. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a144" doxytag="dwc_otg_regs.h::hfnum_data_t"></a>
typedef <a class="el" href="unionhfnum__data.html">hfnum_data</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__regs_8h.html#a144">hfnum_data_t</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This union represents the bit fields in the Host Frame Remaing/Number Register. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a145" doxytag="dwc_otg_regs.h::hptxsts_data_t"></a>
typedef hptxsts_data&nbsp;</td><td class="memItemRight" valign="bottom"><b>hptxsts_data_t</b></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">typedef <a class="el" href="unionhprt0__data.html">hprt0_data</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__regs_8h.html#a146">hprt0_data_t</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This union represents the bit fields in the Host Port Control and Status Register.  <a href="#a146"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a147" doxytag="dwc_otg_regs.h::haint_data_t"></a>
typedef <a class="el" href="unionhaint__data.html">haint_data</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__regs_8h.html#a147">haint_data_t</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This union represents the bit fields in the Host All Interrupt Register. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a148" doxytag="dwc_otg_regs.h::haintmsk_data_t"></a>
typedef <a class="el" href="unionhaintmsk__data.html">haintmsk_data</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__regs_8h.html#a148">haintmsk_data_t</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This union represents the bit fields in the Host All Interrupt Register. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">typedef <a class="el" href="structdwc__otg__hc__regs.html">dwc_otg_hc_regs</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__regs_8h.html#a149">dwc_otg_hc_regs_t</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Host Channel Specific Registers.  <a href="#a149"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">typedef <a class="el" href="unionhcchar__data.html">hcchar_data</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__regs_8h.html#a150">hcchar_data_t</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This union represents the bit fields in the Host Channel Characteristics Register.  <a href="#a150"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a151" doxytag="dwc_otg_regs.h::hcsplt_data_t"></a>
typedef hcsplt_data&nbsp;</td><td class="memItemRight" valign="bottom"><b>hcsplt_data_t</b></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a152" doxytag="dwc_otg_regs.h::hcint_data_t"></a>
typedef <a class="el" href="unionhcint__data.html">hcint_data</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__regs_8h.html#a152">hcint_data_t</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This union represents the bit fields in the Host All Interrupt Register. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">typedef <a class="el" href="unionhcintmsk__data.html">hcintmsk_data</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__regs_8h.html#a153">hcintmsk_data_t</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This union represents the bit fields in the Host Channel Interrupt Mask Register.  <a href="#a153"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">typedef <a class="el" href="unionhctsiz__data.html">hctsiz_data</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__regs_8h.html#a154">hctsiz_data_t</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This union represents the bit fields in the Host Channel Transfer Size Register.  <a href="#a154"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a155" doxytag="dwc_otg_regs.h::hcdma_data_t"></a>
typedef <a class="el" href="unionhcdma__data.html">hcdma_data</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__regs_8h.html#a155">hcdma_data_t</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This union represents the bit fields in the Host DMA Address Register used in Descriptor DMA mode. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">typedef <a class="el" href="unionhost__dma__desc__sts.html">host_dma_desc_sts</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__regs_8h.html#a156">host_dma_desc_sts_t</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This union represents the bit fields in the DMA Descriptor status quadlet for host mode.  <a href="#a156"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">typedef <a class="el" href="structdwc__otg__host__dma__desc.html">dwc_otg_host_dma_desc</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__regs_8h.html#a157">dwc_otg_host_dma_desc_t</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Host-mode DMA Descriptor structure.  <a href="#a157"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">typedef <a class="el" href="structdwc__otg__host__if.html">dwc_otg_host_if</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__regs_8h.html#a158">dwc_otg_host_if_t</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">OTG Host Interface Structure.  <a href="#a158"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">typedef <a class="el" href="unionpcgcctl__data.html">pcgcctl_data</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__regs_8h.html#a159">pcgcctl_data_t</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This union represents the bit fields in the Power and Clock Gating Control Register.  <a href="#a159"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">typedef <a class="el" href="uniongdfifocfg__data.html">gdfifocfg_data</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__regs_8h.html#a160">gdfifocfg_data_t</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This union represents the bit fields in the Global Data FIFO Software Configuration Register.  <a href="#a160"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">typedef <a class="el" href="uniongpwrdn__data.html">gpwrdn_data</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__regs_8h.html#a161">gpwrdn_data_t</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This union represents the bit fields in the Global Power Down Register Register.  <a href="#a161"></a><br></td></tr>
</table>
<hr><a name="_details"></a><h2>Detailed Description</h2>
This file contains the data structures for accessing the DWC_otg core registers. 
<p>
The application interfaces with the HS OTG core by reading from and writing to the Control and Status Register (CSR) space through the AHB Slave interface. These registers are 32 bits wide, and the addresses are 32-bit-block aligned. CSRs are classified as follows:<ul>
<li>Core Global Registers</li><li>Device Mode Registers</li><li>Device Global Registers</li><li>Device Endpoint Specific Registers</li><li>Host Mode Registers</li><li>Host Global Registers</li><li>Host Port CSRs</li><li>Host Channel Specific Registers</li></ul>
<p>
Only the Core Global registers can be accessed in both Device and Host modes. When the HS OTG core is operating in one mode, either Device or Host, the application must not access registers from the other mode. When the core switches from one mode to another, the registers in the new mode of operation must be reprogrammed as they would be after a power-on reset.
<p>
Definition in file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.<hr><h2>Typedef Documentation</h2>
<a class="anchor" name="a98" doxytag="dwc_otg_regs.h::dwc_otg_core_global_regs_t"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">typedef struct <a class="el" href="structdwc__otg__core__global__regs.html">dwc_otg_core_global_regs</a>  <a class="el" href="structdwc__otg__core__global__regs.html">dwc_otg_core_global_regs_t</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
DWC_otg Core registers . 
<p>
The <a class="el" href="structdwc__otg__core__global__regs.html">dwc_otg_core_global_regs</a> structure defines the size and relative field offsets for the Core Global registers.     </td>
  </tr>
</table>
<a class="anchor" name="a99" doxytag="dwc_otg_regs.h::gotgctl_data_t"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">typedef union <a class="el" href="uniongotgctl__data.html">gotgctl_data</a>  <a class="el" href="uniongotgctl__data.html">gotgctl_data_t</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
This union represents the bit fields of the Core OTG Control and Status Register (GOTGCTL). 
<p>
Set the bits using the bit fields then write the <em>d32</em> value to the register.     </td>
  </tr>
</table>
<a class="anchor" name="a100" doxytag="dwc_otg_regs.h::gotgint_data_t"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">typedef union <a class="el" href="uniongotgint__data.html">gotgint_data</a>  <a class="el" href="uniongotgint__data.html">gotgint_data_t</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
This union represents the bit fields of the Core OTG Interrupt Register (GOTGINT). 
<p>
Set/clear the bits using the bit fields then write the <em>d32</em> value to the register.     </td>
  </tr>
</table>
<a class="anchor" name="a101" doxytag="dwc_otg_regs.h::gahbcfg_data_t"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">typedef union <a class="el" href="uniongahbcfg__data.html">gahbcfg_data</a>  <a class="el" href="uniongahbcfg__data.html">gahbcfg_data_t</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
This union represents the bit fields of the Core AHB Configuration Register (GAHBCFG). 
<p>
Set/clear the bits using the bit fields then write the <em>d32</em> value to the register.     </td>
  </tr>
</table>
<a class="anchor" name="a102" doxytag="dwc_otg_regs.h::gusbcfg_data_t"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">typedef union <a class="el" href="uniongusbcfg__data.html">gusbcfg_data</a>  <a class="el" href="uniongusbcfg__data.html">gusbcfg_data_t</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
This union represents the bit fields of the Core USB Configuration Register (GUSBCFG). 
<p>
Set the bits using the bit fields then write the <em>d32</em> value to the register.     </td>
  </tr>
</table>
<a class="anchor" name="a103" doxytag="dwc_otg_regs.h::grstctl_t"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">typedef union <a class="el" href="uniongrstctl__data.html">grstctl_data</a>  <a class="el" href="uniongrstctl__data.html">grstctl_t</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
This union represents the bit fields of the Core Reset Register (GRSTCTL). 
<p>
Set/clear the bits using the bit fields then write the <em>d32</em> value to the register.     </td>
  </tr>
</table>
<a class="anchor" name="a104" doxytag="dwc_otg_regs.h::gintmsk_data_t"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">typedef union <a class="el" href="uniongintmsk__data.html">gintmsk_data</a>  <a class="el" href="uniongintmsk__data.html">gintmsk_data_t</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
This union represents the bit fields of the Core Interrupt Mask Register (GINTMSK). 
<p>
Set/clear the bits using the bit fields then write the <em>d32</em> value to the register.     </td>
  </tr>
</table>
<a class="anchor" name="a105" doxytag="dwc_otg_regs.h::gintsts_data_t"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">typedef union <a class="el" href="uniongintsts__data.html">gintsts_data</a>  <a class="el" href="uniongintsts__data.html">gintsts_data_t</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
This union represents the bit fields of the Core Interrupt Register (GINTSTS). 
<p>
Set/clear the bits using the bit fields then write the <em>d32</em> value to the register.     </td>
  </tr>
</table>
<a class="anchor" name="a108" doxytag="dwc_otg_regs.h::fifosize_data_t"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">typedef union <a class="el" href="unionfifosize__data.html">fifosize_data</a>  <a class="el" href="unionfifosize__data.html">fifosize_data_t</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
This union represents the bit fields in the FIFO Size Registers (HPTXFSIZ, GNPTXFSIZ, DPTXFSIZn, DIEPTXFn). 
<p>
Read the register into the <em>d32</em> element then read out the bits using the <em>b</em>it elements.     </td>
  </tr>
</table>
<a class="anchor" name="a109" doxytag="dwc_otg_regs.h::gnptxsts_data_t"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">typedef union <a class="el" href="uniongnptxsts__data.html">gnptxsts_data</a>  <a class="el" href="uniongnptxsts__data.html">gnptxsts_data_t</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
This union represents the bit fields in the Non-Periodic Transmit FIFO/Queue Status Register (GNPTXSTS). 
<p>
Read the register into the <em>d32</em> element then read out the bits using the <em>b</em>it elements.     </td>
  </tr>
</table>
<a class="anchor" name="a110" doxytag="dwc_otg_regs.h::dtxfsts_data_t"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">typedef union <a class="el" href="uniondtxfsts__data.html">dtxfsts_data</a>  <a class="el" href="uniondtxfsts__data.html">dtxfsts_data_t</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
This union represents the bit fields in the Transmit FIFO Status Register (DTXFSTS). 
<p>
Read the register into the <em>d32</em> element then read out the bits using the <em>b</em>it elements.     </td>
  </tr>
</table>
<a class="anchor" name="a111" doxytag="dwc_otg_regs.h::gi2cctl_data_t"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">typedef union <a class="el" href="uniongi2cctl__data.html">gi2cctl_data</a>  <a class="el" href="uniongi2cctl__data.html">gi2cctl_data_t</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
This union represents the bit fields in the I2C Control Register (I2CCTL). 
<p>
Read the register into the <em>d32</em> element then read out the bits using the <em>b</em>it elements.     </td>
  </tr>
</table>
<a class="anchor" name="a112" doxytag="dwc_otg_regs.h::gpvndctl_data_t"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">typedef union <a class="el" href="uniongpvndctl__data.html">gpvndctl_data</a>  <a class="el" href="uniongpvndctl__data.html">gpvndctl_data_t</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
This union represents the bit fields in the PHY Vendor Control Register (GPVNDCTL). 
<p>
Read the register into the <em>d32</em> element then read out the bits using the <em>b</em>it elements.     </td>
  </tr>
</table>
<a class="anchor" name="a113" doxytag="dwc_otg_regs.h::ggpio_data_t"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">typedef union <a class="el" href="unionggpio__data.html">ggpio_data</a>  <a class="el" href="unionggpio__data.html">ggpio_data_t</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
This union represents the bit fields in the General Purpose Input/Output Register (GGPIO). 
<p>
Read the register into the <em>d32</em> element then read out the bits using the <em>b</em>it elements.     </td>
  </tr>
</table>
<a class="anchor" name="a114" doxytag="dwc_otg_regs.h::guid_data_t"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">typedef union <a class="el" href="unionguid__data.html">guid_data</a>  <a class="el" href="unionguid__data.html">guid_data_t</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
This union represents the bit fields in the User ID Register (GUID). 
<p>
Read the register into the <em>d32</em> element then read out the bits using the <em>b</em>it elements.     </td>
  </tr>
</table>
<a class="anchor" name="a115" doxytag="dwc_otg_regs.h::gsnpsid_data_t"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">typedef union <a class="el" href="uniongsnpsid__data.html">gsnpsid_data</a>  <a class="el" href="uniongsnpsid__data.html">gsnpsid_data_t</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
This union represents the bit fields in the Synopsys ID Register (GSNPSID). 
<p>
Read the register into the <em>d32</em> element then read out the bits using the <em>b</em>it elements.     </td>
  </tr>
</table>
<a class="anchor" name="a116" doxytag="dwc_otg_regs.h::hwcfg1_data_t"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">typedef union <a class="el" href="unionhwcfg1__data.html">hwcfg1_data</a>  <a class="el" href="unionhwcfg1__data.html">hwcfg1_data_t</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
This union represents the bit fields in the User HW Config1 Register. 
<p>
Read the register into the <em>d32</em> element then read out the bits using the <em>b</em>it elements.     </td>
  </tr>
</table>
<a class="anchor" name="a117" doxytag="dwc_otg_regs.h::hwcfg2_data_t"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">typedef union <a class="el" href="unionhwcfg2__data.html">hwcfg2_data</a>  <a class="el" href="unionhwcfg2__data.html">hwcfg2_data_t</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
This union represents the bit fields in the User HW Config2 Register. 
<p>
Read the register into the <em>d32</em> element then read out the bits using the <em>b</em>it elements.     </td>
  </tr>
</table>
<a class="anchor" name="a118" doxytag="dwc_otg_regs.h::hwcfg3_data_t"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">typedef union <a class="el" href="unionhwcfg3__data.html">hwcfg3_data</a>  <a class="el" href="unionhwcfg3__data.html">hwcfg3_data_t</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
This union represents the bit fields in the User HW Config3 Register. 
<p>
Read the register into the <em>d32</em> element then read out the bits using the <em>b</em>it elements.     </td>
  </tr>
</table>
<a class="anchor" name="a119" doxytag="dwc_otg_regs.h::hwcfg4_data_t"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">typedef union <a class="el" href="unionhwcfg4__data.html">hwcfg4_data</a>  <a class="el" href="unionhwcfg4__data.html">hwcfg4_data_t</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
This union represents the bit fields in the User HW Config4 Register. 
<p>
Read the register into the <em>d32</em> element then read out the bits using the <em>b</em>it elements.     </td>
  </tr>
</table>
<a class="anchor" name="a120" doxytag="dwc_otg_regs.h::glpmcfg_data_t"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">typedef union <a class="el" href="unionglpmctl__data.html">glpmctl_data</a>  <a class="el" href="unionglpmctl__data.html">glpmcfg_data_t</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
This union represents the bit fields of the Core LPM Configuration Register (GLPMCFG). 
<p>
Set the bits using bit fields then write the <em>d32</em> value to the register.     </td>
  </tr>
</table>
<a class="anchor" name="a121" doxytag="dwc_otg_regs.h::adpctl_data_t"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">typedef union <a class="el" href="unionadpctl__data.html">adpctl_data</a>  <a class="el" href="unionadpctl__data.html">adpctl_data_t</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
This union represents the bit fields of the Core ADP Timer, Control and Status Register (ADPTIMCTLSTS). 
<p>
Set the bits using bit fields then write the <em>d32</em> value to the register.     </td>
  </tr>
</table>
<a class="anchor" name="a122" doxytag="dwc_otg_regs.h::dwc_otg_device_global_regs_t"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">typedef struct <a class="el" href="structdwc__otg__dev__global__regs.html">dwc_otg_dev_global_regs</a>  <a class="el" href="structdwc__otg__dev__global__regs.html">dwc_otg_device_global_regs_t</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Device Global Registers. 
<p>
<em>Offsets 800h-BFFh</em><p>
The following structures define the size and relative field offsets for the Device Mode Registers.<p>
<em>These registers are visible only in Device mode and must not be accessed in Host mode, as the results are unknown.</em>     </td>
  </tr>
</table>
<a class="anchor" name="a123" doxytag="dwc_otg_regs.h::dcfg_data_t"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">typedef union <a class="el" href="uniondcfg__data.html">dcfg_data</a>  <a class="el" href="uniondcfg__data.html">dcfg_data_t</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
This union represents the bit fields in the Device Configuration Register. 
<p>
Read the register into the <em>d32</em> member then set/clear the bits using the <em>b</em>it elements. Write the <em>d32</em> member to the dcfg register.     </td>
  </tr>
</table>
<a class="anchor" name="a124" doxytag="dwc_otg_regs.h::dctl_data_t"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">typedef union <a class="el" href="uniondctl__data.html">dctl_data</a>  <a class="el" href="uniondctl__data.html">dctl_data_t</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
This union represents the bit fields in the Device Control Register. 
<p>
Read the register into the <em>d32</em> member then set/clear the bits using the <em>b</em>it elements.     </td>
  </tr>
</table>
<a class="anchor" name="a125" doxytag="dwc_otg_regs.h::dsts_data_t"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">typedef union <a class="el" href="uniondsts__data.html">dsts_data</a>  <a class="el" href="uniondsts__data.html">dsts_data_t</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
This union represents the bit fields in the Device Status Register. 
<p>
Read the register into the <em>d32</em> member then set/clear the bits using the <em>b</em>it elements.     </td>
  </tr>
</table>
<a class="anchor" name="a126" doxytag="dwc_otg_regs.h::diepint_data_t"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">typedef union <a class="el" href="uniondiepint__data.html">diepint_data</a>  <a class="el" href="uniondiepint__data.html">diepint_data_t</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
This union represents the bit fields in the Device IN EP Interrupt Register and the Device IN EP Common Mask Register. 
<p>
<ul>
<li>Read the register into the <em>d32</em> member then set/clear the bits using the <em>b</em>it elements. </li></ul>
    </td>
  </tr>
</table>
<a class="anchor" name="a128" doxytag="dwc_otg_regs.h::doepint_data_t"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">typedef union <a class="el" href="uniondoepint__data.html">doepint_data</a>  <a class="el" href="uniondoepint__data.html">doepint_data_t</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
This union represents the bit fields in the Device OUT EP Interrupt Registerand Device OUT EP Common Interrupt Mask Register. 
<p>
<ul>
<li>Read the register into the <em>d32</em> member then set/clear the bits using the <em>b</em>it elements. </li></ul>
    </td>
  </tr>
</table>
<a class="anchor" name="a130" doxytag="dwc_otg_regs.h::daint_data_t"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">typedef union <a class="el" href="uniondaint__data.html">daint_data</a>  <a class="el" href="uniondaint__data.html">daint_data_t</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
This union represents the bit fields in the Device All EP Interrupt and Mask Registers. 
<p>
<ul>
<li>Read the register into the <em>d32</em> member then set/clear the bits using the <em>b</em>it elements. </li></ul>
    </td>
  </tr>
</table>
<a class="anchor" name="a131" doxytag="dwc_otg_regs.h::dtknq1_data_t"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">typedef union <a class="el" href="uniondtknq1__data.html">dtknq1_data</a>  <a class="el" href="uniondtknq1__data.html">dtknq1_data_t</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
This union represents the bit fields in the Device IN Token Queue Read Registers. 
<p>
<ul>
<li>Read the register into the <em>d32</em> member.</li><li>READ-ONLY Register </li></ul>
    </td>
  </tr>
</table>
<a class="anchor" name="a132" doxytag="dwc_otg_regs.h::dthrctl_data_t"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">typedef union <a class="el" href="uniondthrctl__data.html">dthrctl_data</a>  <a class="el" href="uniondthrctl__data.html">dthrctl_data_t</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
This union represents Threshold control Register Read and write the register into the <em>d32</em> member. 
<p>
<ul>
<li>* - READ-WRITABLE Register </li></ul>
    </td>
  </tr>
</table>
<a class="anchor" name="a133" doxytag="dwc_otg_regs.h::dwc_otg_dev_in_ep_regs_t"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">typedef struct <a class="el" href="structdwc__otg__dev__in__ep__regs.html">dwc_otg_dev_in_ep_regs</a>  <a class="el" href="structdwc__otg__dev__in__ep__regs.html">dwc_otg_dev_in_ep_regs_t</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Device Logical IN Endpoint-Specific Registers. 
<p>
<em>Offsets 900h-AFCh</em><p>
There will be one set of endpoint registers per logical endpoint implemented.<p>
<em>These registers are visible only in Device mode and must not be accessed in Host mode, as the results are unknown.</em>     </td>
  </tr>
</table>
<a class="anchor" name="a134" doxytag="dwc_otg_regs.h::dwc_otg_dev_out_ep_regs_t"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">typedef struct <a class="el" href="structdwc__otg__dev__out__ep__regs.html">dwc_otg_dev_out_ep_regs</a>  <a class="el" href="structdwc__otg__dev__out__ep__regs.html">dwc_otg_dev_out_ep_regs_t</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Device Logical OUT Endpoint-Specific Registers. 
<p>
<em>Offsets: B00h-CFCh</em><p>
There will be one set of endpoint registers per logical endpoint implemented.<p>
<em>These registers are visible only in Device mode and must not be accessed in Host mode, as the results are unknown.</em>     </td>
  </tr>
</table>
<a class="anchor" name="a135" doxytag="dwc_otg_regs.h::depctl_data_t"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">typedef union <a class="el" href="uniondepctl__data.html">depctl_data</a>  <a class="el" href="uniondepctl__data.html">depctl_data_t</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
This union represents the bit fields in the Device EP Control Register. 
<p>
Read the register into the <em>d32</em> member then set/clear the bits using the <em>b</em>it elements.     </td>
  </tr>
</table>
<a class="anchor" name="a136" doxytag="dwc_otg_regs.h::deptsiz_data_t"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">typedef union <a class="el" href="uniondeptsiz__data.html">deptsiz_data</a>  <a class="el" href="uniondeptsiz__data.html">deptsiz_data_t</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
This union represents the bit fields in the Device EP Transfer Size Register. 
<p>
Read the register into the <em>d32</em> member then set/clear the bits using the <em>b</em>it elements.     </td>
  </tr>
</table>
<a class="anchor" name="a137" doxytag="dwc_otg_regs.h::deptsiz0_data_t"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">typedef union <a class="el" href="uniondeptsiz0__data.html">deptsiz0_data</a>  <a class="el" href="uniondeptsiz0__data.html">deptsiz0_data_t</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
This union represents the bit fields in the Device EP 0 Transfer Size Register. 
<p>
Read the register into the <em>d32</em> member then set/clear the bits using the <em>b</em>it elements.     </td>
  </tr>
</table>
<a class="anchor" name="a138" doxytag="dwc_otg_regs.h::dev_dma_desc_sts_t"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">typedef union <a class="el" href="uniondev__dma__desc__sts.html">dev_dma_desc_sts</a>  <a class="el" href="uniondev__dma__desc__sts.html">dev_dma_desc_sts_t</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
This union represents the bit fields in the DMA Descriptor status quadlet. 
<p>
Read the quadlet into the <em>d32</em> member then set/clear the bits using the <em>b</em>it, <em>b_iso_out</em> and <em>b_iso_in</em> elements.     </td>
  </tr>
</table>
<a class="anchor" name="a139" doxytag="dwc_otg_regs.h::dwc_otg_dev_dma_desc_t"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">typedef struct <a class="el" href="structdwc__otg__dev__dma__desc.html">dwc_otg_dev_dma_desc</a>  <a class="el" href="structdwc__otg__dev__dma__desc.html">dwc_otg_dev_dma_desc_t</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
DMA Descriptor structure. 
<p>
DMA Descriptor structure contains two quadlets: Status quadlet and Data buffer pointer.     </td>
  </tr>
</table>
<a class="anchor" name="a140" doxytag="dwc_otg_regs.h::dwc_otg_dev_if_t"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">typedef struct <a class="el" href="structdwc__otg__dev__if.html">dwc_otg_dev_if</a>  <a class="el" href="structdwc__otg__dev__if.html">dwc_otg_dev_if_t</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
The <a class="el" href="structdwc__otg__dev__if.html">dwc_otg_dev_if</a> structure contains information needed to manage the DWC_otg controller acting in device mode. 
<p>
It represents the programming view of the device-specific aspects of the controller.     </td>
  </tr>
</table>
<a class="anchor" name="a141" doxytag="dwc_otg_regs.h::dwc_otg_host_global_regs_t"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">typedef struct <a class="el" href="structdwc__otg__host__global__regs.html">dwc_otg_host_global_regs</a>  <a class="el" href="structdwc__otg__host__global__regs.html">dwc_otg_host_global_regs_t</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
The Host Global Registers structure defines the size and relative field offsets for the Host Mode Global Registers. 
<p>
Host Global Registers offsets 400h-7FFh.     </td>
  </tr>
</table>
<a class="anchor" name="a142" doxytag="dwc_otg_regs.h::hcfg_data_t"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">typedef union <a class="el" href="unionhcfg__data.html">hcfg_data</a>  <a class="el" href="unionhcfg__data.html">hcfg_data_t</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
This union represents the bit fields in the Host Configuration Register. 
<p>
Read the register into the <em>d32</em> member then set/clear the bits using the <em>b</em>it elements. Write the <em>d32</em> member to the hcfg register.     </td>
  </tr>
</table>
<a class="anchor" name="a146" doxytag="dwc_otg_regs.h::hprt0_data_t"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">typedef union <a class="el" href="unionhprt0__data.html">hprt0_data</a>  <a class="el" href="unionhprt0__data.html">hprt0_data_t</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
This union represents the bit fields in the Host Port Control and Status Register. 
<p>
Read the register into the <em>d32</em> member then set/clear the bits using the <em>b</em>it elements. Write the <em>d32</em> member to the hprt0 register.     </td>
  </tr>
</table>
<a class="anchor" name="a149" doxytag="dwc_otg_regs.h::dwc_otg_hc_regs_t"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">typedef struct <a class="el" href="structdwc__otg__hc__regs.html">dwc_otg_hc_regs</a>  <a class="el" href="structdwc__otg__hc__regs.html">dwc_otg_hc_regs_t</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Host Channel Specific Registers. 
<p>
<em>500h-5FCh</em>     </td>
  </tr>
</table>
<a class="anchor" name="a150" doxytag="dwc_otg_regs.h::hcchar_data_t"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">typedef union <a class="el" href="unionhcchar__data.html">hcchar_data</a>  <a class="el" href="unionhcchar__data.html">hcchar_data_t</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
This union represents the bit fields in the Host Channel Characteristics Register. 
<p>
Read the register into the <em>d32</em> member then set/clear the bits using the <em>b</em>it elements. Write the <em>d32</em> member to the hcchar register.     </td>
  </tr>
</table>
<a class="anchor" name="a153" doxytag="dwc_otg_regs.h::hcintmsk_data_t"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">typedef union <a class="el" href="unionhcintmsk__data.html">hcintmsk_data</a>  <a class="el" href="unionhcintmsk__data.html">hcintmsk_data_t</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
This union represents the bit fields in the Host Channel Interrupt Mask Register. 
<p>
Read the register into the <em>d32</em> member then set/clear the bits using the <em>b</em>it elements. Write the <em>d32</em> member to the hcintmsk register.     </td>
  </tr>
</table>
<a class="anchor" name="a154" doxytag="dwc_otg_regs.h::hctsiz_data_t"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">typedef union <a class="el" href="unionhctsiz__data.html">hctsiz_data</a>  <a class="el" href="unionhctsiz__data.html">hctsiz_data_t</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
This union represents the bit fields in the Host Channel Transfer Size Register. 
<p>
Read the register into the <em>d32</em> member then set/clear the bits using the <em>b</em>it elements. Write the <em>d32</em> member to the hcchar register.     </td>
  </tr>
</table>
<a class="anchor" name="a156" doxytag="dwc_otg_regs.h::host_dma_desc_sts_t"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">typedef union <a class="el" href="unionhost__dma__desc__sts.html">host_dma_desc_sts</a>  <a class="el" href="unionhost__dma__desc__sts.html">host_dma_desc_sts_t</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
This union represents the bit fields in the DMA Descriptor status quadlet for host mode. 
<p>
Read the quadlet into the <em>d32</em> member then set/clear the bits using the <em>b</em>it elements.     </td>
  </tr>
</table>
<a class="anchor" name="a157" doxytag="dwc_otg_regs.h::dwc_otg_host_dma_desc_t"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">typedef struct <a class="el" href="structdwc__otg__host__dma__desc.html">dwc_otg_host_dma_desc</a>  <a class="el" href="structdwc__otg__host__dma__desc.html">dwc_otg_host_dma_desc_t</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Host-mode DMA Descriptor structure. 
<p>
DMA Descriptor structure contains two quadlets: Status quadlet and Data buffer pointer.     </td>
  </tr>
</table>
<a class="anchor" name="a158" doxytag="dwc_otg_regs.h::dwc_otg_host_if_t"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">typedef struct <a class="el" href="structdwc__otg__host__if.html">dwc_otg_host_if</a>  <a class="el" href="structdwc__otg__host__if.html">dwc_otg_host_if_t</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
OTG Host Interface Structure. 
<p>
The OTG Host Interface Structure structure contains information needed to manage the DWC_otg controller acting in host mode. It represents the programming view of the host-specific aspects of the controller.     </td>
  </tr>
</table>
<a class="anchor" name="a159" doxytag="dwc_otg_regs.h::pcgcctl_data_t"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">typedef union <a class="el" href="unionpcgcctl__data.html">pcgcctl_data</a>  <a class="el" href="unionpcgcctl__data.html">pcgcctl_data_t</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
This union represents the bit fields in the Power and Clock Gating Control Register. 
<p>
Read the register into the <em>d32</em> member then set/clear the bits using the <em>b</em>it elements.     </td>
  </tr>
</table>
<a class="anchor" name="a160" doxytag="dwc_otg_regs.h::gdfifocfg_data_t"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">typedef union <a class="el" href="uniongdfifocfg__data.html">gdfifocfg_data</a>  <a class="el" href="uniongdfifocfg__data.html">gdfifocfg_data_t</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
This union represents the bit fields in the Global Data FIFO Software Configuration Register. 
<p>
Read the register into the <em>d32</em> member then set/clear the bits using the <em>b</em>it elements.     </td>
  </tr>
</table>
<a class="anchor" name="a161" doxytag="dwc_otg_regs.h::gpwrdn_data_t"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">typedef union <a class="el" href="uniongpwrdn__data.html">gpwrdn_data</a>  <a class="el" href="uniongpwrdn__data.html">gpwrdn_data_t</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
This union represents the bit fields in the Global Power Down Register Register. 
<p>
Read the register into the <em>d32</em> member then set/clear the bits using the <em>b</em>it elements.     </td>
  </tr>
</table>
<hr size="1"><address style="align: right;"><small>Generated on Thu Oct 27 03:56:38 2011 for DesignWare USB 2.0 OTG Controller (DWC_otg) Device Driver by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.3.9.1 </small></address>
</body>
</html>
