Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vitis/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 8be848a6781048e2aee97b1e52ebce01 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot HaultDesignTest_behav xil_defaultlib.HaultDesignTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HaultDesign
Compiling module xil_defaultlib.HaultDesignTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot HaultDesignTest_behav
