#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Wed May 14 18:56:31 2025
# Process ID         : 210616
# Current directory  : /home/ethan/Documents/ee119c/Class_D_Amp_2025/src/class_d_amplifier/class_d_amplifier.runs/clk_setup_I2S_interconnect_0_0_synth_1
# Command line       : vivado -log clk_setup_I2S_interconnect_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source clk_setup_I2S_interconnect_0_0.tcl
# Log file           : /home/ethan/Documents/ee119c/Class_D_Amp_2025/src/class_d_amplifier/class_d_amplifier.runs/clk_setup_I2S_interconnect_0_0_synth_1/clk_setup_I2S_interconnect_0_0.vds
# Journal file       : /home/ethan/Documents/ee119c/Class_D_Amp_2025/src/class_d_amplifier/class_d_amplifier.runs/clk_setup_I2S_interconnect_0_0_synth_1/vivado.jou
# Running On         : legolas
# Platform           : unknown
# Operating System   : unknown
# Processor Detail   : AMD Ryzen 7 PRO 6850U with Radeon Graphics
# CPU Frequency      : 1091.000 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 15449 MB
# Swap memory        : 8589 MB
# Total Virtual      : 24038 MB
# Available Virtual  : 15192 MB
#-----------------------------------------------------------
source clk_setup_I2S_interconnect_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/ethan/Xilinx_Vivado/Vivado/2024.2/data/ip'.
Command: synth_design -top clk_setup_I2S_interconnect_0_0 -part xc7a35tftg256-2 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 210812
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2112.488 ; gain = 400.668 ; free physical = 2197 ; free virtual = 11401
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'clk_setup_I2S_interconnect_0_0' [/home/ethan/Documents/ee119c/Class_D_Amp_2025/src/class_d_amplifier/class_d_amplifier.gen/sources_1/bd/clk_setup/ip/clk_setup_I2S_interconnect_0_0/synth/clk_setup_I2S_interconnect_0_0.v:53]
INFO: [Synth 8-638] synthesizing module 'I2S_interconnect' [/home/ethan/Documents/ee119c/Class_D_Amp_2025/src/class_d_amplifier/class_d_amplifier.srcs/sources_1/new/I2S_interconnect.vhd:52]
INFO: [Synth 8-3491] module 'I2S_CLK_MGR' declared at '/home/ethan/Documents/ee119c/Class_D_Amp_2025/src/class_d_amplifier/class_d_amplifier.srcs/sources_1/new/CLK_MGR.vhd:36' bound to instance 'clk_mgr' of component 'I2S_CLK_MGR' [/home/ethan/Documents/ee119c/Class_D_Amp_2025/src/class_d_amplifier/class_d_amplifier.srcs/sources_1/new/I2S_interconnect.vhd:103]
INFO: [Synth 8-638] synthesizing module 'I2S_CLK_MGR' [/home/ethan/Documents/ee119c/Class_D_Amp_2025/src/class_d_amplifier/class_d_amplifier.srcs/sources_1/new/CLK_MGR.vhd:45]
WARNING: [Synth 8-614] signal 'RST' is read in the process but is not in the sensitivity list [/home/ethan/Documents/ee119c/Class_D_Amp_2025/src/class_d_amplifier/class_d_amplifier.srcs/sources_1/new/CLK_MGR.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'I2S_CLK_MGR' (0#1) [/home/ethan/Documents/ee119c/Class_D_Amp_2025/src/class_d_amplifier/class_d_amplifier.srcs/sources_1/new/CLK_MGR.vhd:45]
INFO: [Synth 8-3491] module 'I2S_master' declared at '/home/ethan/Documents/ee119c/Class_D_Amp_2025/src/class_d_amplifier/SRC/I2S_master.vhd:38' bound to instance 'control' of component 'I2S_master' [/home/ethan/Documents/ee119c/Class_D_Amp_2025/src/class_d_amplifier/class_d_amplifier.srcs/sources_1/new/I2S_interconnect.vhd:112]
INFO: [Synth 8-638] synthesizing module 'I2S_master' [/home/ethan/Documents/ee119c/Class_D_Amp_2025/src/class_d_amplifier/SRC/I2S_master.vhd:58]
WARNING: [Synth 8-614] signal 'RST' is read in the process but is not in the sensitivity list [/home/ethan/Documents/ee119c/Class_D_Amp_2025/src/class_d_amplifier/SRC/I2S_master.vhd:89]
INFO: [Synth 8-256] done synthesizing module 'I2S_master' (0#1) [/home/ethan/Documents/ee119c/Class_D_Amp_2025/src/class_d_amplifier/SRC/I2S_master.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'I2S_interconnect' (0#1) [/home/ethan/Documents/ee119c/Class_D_Amp_2025/src/class_d_amplifier/class_d_amplifier.srcs/sources_1/new/I2S_interconnect.vhd:52]
INFO: [Synth 8-6155] done synthesizing module 'clk_setup_I2S_interconnect_0_0' (0#1) [/home/ethan/Documents/ee119c/Class_D_Amp_2025/src/class_d_amplifier/class_d_amplifier.gen/sources_1/bd/clk_setup/ip/clk_setup_I2S_interconnect_0_0/synth/clk_setup_I2S_interconnect_0_0.v:53]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2185.426 ; gain = 473.605 ; free physical = 1954 ; free virtual = 11160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2203.238 ; gain = 491.418 ; free physical = 1954 ; free virtual = 11162
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2203.238 ; gain = 491.418 ; free physical = 1954 ; free virtual = 11162
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2203.238 ; gain = 0.000 ; free physical = 1954 ; free virtual = 11161
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2324.008 ; gain = 0.000 ; free physical = 1972 ; free virtual = 11180
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2324.008 ; gain = 0.000 ; free physical = 1972 ; free virtual = 11180
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2324.008 ; gain = 612.188 ; free physical = 1997 ; free virtual = 11206
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2332.012 ; gain = 620.191 ; free physical = 1997 ; free virtual = 11206
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2332.012 ; gain = 620.191 ; free physical = 1997 ; free virtual = 11206
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2332.012 ; gain = 620.191 ; free physical = 1981 ; free virtual = 11192
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input   16 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2332.012 ; gain = 620.191 ; free physical = 1966 ; free virtual = 11177
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2347.012 ; gain = 635.191 ; free physical = 1695 ; free virtual = 10906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2347.012 ; gain = 635.191 ; free physical = 1695 ; free virtual = 10906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2366.043 ; gain = 654.223 ; free physical = 1672 ; free virtual = 10882
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2518.855 ; gain = 807.035 ; free physical = 1266 ; free virtual = 10477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2518.855 ; gain = 807.035 ; free physical = 1266 ; free virtual = 10477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2518.855 ; gain = 807.035 ; free physical = 1266 ; free virtual = 10477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2518.855 ; gain = 807.035 ; free physical = 1266 ; free virtual = 10477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2518.855 ; gain = 807.035 ; free physical = 1266 ; free virtual = 10477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2518.855 ; gain = 807.035 ; free physical = 1266 ; free virtual = 10477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     3|
|2     |LUT1   |     2|
|3     |LUT2   |     5|
|4     |LUT3   |     6|
|5     |LUT4   |     2|
|6     |LUT5   |     1|
|7     |LUT6   |    16|
|8     |FDCE   |    11|
|9     |FDRE   |    54|
|10    |FDSE   |     4|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2518.855 ; gain = 807.035 ; free physical = 1266 ; free virtual = 10477
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2518.855 ; gain = 686.266 ; free physical = 1421 ; free virtual = 10631
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2518.863 ; gain = 807.035 ; free physical = 1421 ; free virtual = 10631
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2518.863 ; gain = 0.000 ; free physical = 1421 ; free virtual = 10631
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2574.883 ; gain = 0.000 ; free physical = 1762 ; free virtual = 10972
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 4198f8f7
INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 2574.883 ; gain = 919.090 ; free physical = 1762 ; free virtual = 10971
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1375.283; main = 1375.283; forked = 209.260
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3896.859; main = 2574.887; forked = 1564.844
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2598.895 ; gain = 0.000 ; free physical = 1763 ; free virtual = 10970
INFO: [Common 17-1381] The checkpoint '/home/ethan/Documents/ee119c/Class_D_Amp_2025/src/class_d_amplifier/class_d_amplifier.runs/clk_setup_I2S_interconnect_0_0_synth_1/clk_setup_I2S_interconnect_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file clk_setup_I2S_interconnect_0_0_utilization_synth.rpt -pb clk_setup_I2S_interconnect_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed May 14 18:56:56 2025...
