<profile>

<RTLDesignHierarchy>
<TopModule>
<ModuleName>unoptimized_resnet</ModuleName>
</TopModule>
</RTLDesignHierarchy>

<ModuleInformation>
<Module>
<Name>unoptimized_resnet</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>5.00</TargetClockPeriod>
<ClockUncertainty>0.62</ClockUncertainty>
<EstimatedClockPeriod>4.950</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>584401</Best-caseLatency>
<Average-caseLatency>584401</Average-caseLatency>
<Worst-caseLatency>584401</Worst-caseLatency>
<Best-caseRealTimeLatency>2.922 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>2.922 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>2.922 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>584402</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<Loop1>
<Name>Loop 1</Name>
<TripCount>30</TripCount>
<Latency>16260</Latency>
<IterationLatency>542</IterationLatency>
<PipelineDepth>542</PipelineDepth>
<Loop1.1>
<Name>Loop 1.1</Name>
<TripCount>30</TripCount>
<Latency>540</Latency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<Loop1.1.1>
<Name>Loop 1.1.1</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</Loop1.1.1>
</Loop1.1>
</Loop1>
<Loop2>
<Name>Loop 2</Name>
<TripCount>3</TripCount>
<Latency>2616</Latency>
<IterationLatency>872</IterationLatency>
<PipelineDepth>872</PipelineDepth>
<Loop2.1>
<Name>Loop 2.1</Name>
<TripCount>3</TripCount>
<Latency>870</Latency>
<IterationLatency>290</IterationLatency>
<PipelineDepth>290</PipelineDepth>
<Loop2.1.1>
<Name>Loop 2.1.1</Name>
<TripCount>16</TripCount>
<Latency>288</Latency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<Loop2.1.1.1>
<Name>Loop 2.1.1.1</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</Loop2.1.1.1>
</Loop2.1.1>
</Loop2.1>
</Loop2>
<Loop3>
<Name>Loop 3</Name>
<TripCount>28</TripCount>
<Latency>14168</Latency>
<IterationLatency>506</IterationLatency>
<PipelineDepth>506</PipelineDepth>
<Loop3.1>
<Name>Loop 3.1</Name>
<TripCount>28</TripCount>
<Latency>504</Latency>
<IterationLatency>18</IterationLatency>
<PipelineDepth>18</PipelineDepth>
<Loop3.1.1>
<Name>Loop 3.1.1</Name>
<TripCount>16</TripCount>
<Latency>16</Latency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</Loop3.1.1>
</Loop3.1>
</Loop3>
<Loop4>
<Name>Loop 4</Name>
<TripCount>28</TripCount>
<Latency>500248</Latency>
<IterationLatency>17866</IterationLatency>
<PipelineDepth>17866</PipelineDepth>
<Loop4.1>
<Name>Loop 4.1</Name>
<TripCount>28</TripCount>
<Latency>17864</Latency>
<IterationLatency>638</IterationLatency>
<PipelineDepth>638</PipelineDepth>
<Loop4.1.1>
<Name>Loop 4.1.1</Name>
<TripCount>3</TripCount>
<Latency>636</Latency>
<IterationLatency>212</IterationLatency>
<PipelineDepth>212</PipelineDepth>
<Loop4.1.1.1>
<Name>Loop 4.1.1.1</Name>
<TripCount>3</TripCount>
<Latency>210</Latency>
<IterationLatency>70</IterationLatency>
<PipelineDepth>70</PipelineDepth>
</Loop4.1.1.1>
</Loop4.1.1>
</Loop4.1>
</Loop4>
<Loop5>
<Name>Loop 5</Name>
<TripCount>16</TripCount>
<Latency>51104</Latency>
<IterationLatency>3194</IterationLatency>
<PipelineDepth>3194</PipelineDepth>
<Loop5.1>
<Name>Loop 5.1</Name>
<TripCount>28</TripCount>
<Latency>3192</Latency>
<IterationLatency>114</IterationLatency>
<PipelineDepth>114</PipelineDepth>
<Loop5.1.1>
<Name>Loop 5.1.1</Name>
<TripCount>28</TripCount>
<Latency>112</Latency>
<IterationLatency>4</IterationLatency>
<PipelineDepth>4</PipelineDepth>
</Loop5.1.1>
</Loop5.1>
</Loop5>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>26</BRAM_18K>
<DSP48E>128</DSP48E>
<FF>3538</FF>
<LUT>6144</LUT>
<URAM>0</URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>unoptimized_resnet</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>unoptimized_resnet</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>unoptimized_resnet</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>unoptimized_resnet</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>unoptimized_resnet</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>unoptimized_resnet</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>input_copy_stencil_values_V_val_V_dout</name>
<Object>input_copy_stencil_values_V_val_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>input_copy_stencil_values_V_val_V_empty_n</name>
<Object>input_copy_stencil_values_V_val_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>input_copy_stencil_values_V_val_V_read</name>
<Object>input_copy_stencil_values_V_val_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>kernel_copy_stencil_values_V_val_V_dout</name>
<Object>kernel_copy_stencil_values_V_val_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>kernel_copy_stencil_values_V_val_V_empty_n</name>
<Object>kernel_copy_stencil_values_V_val_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>kernel_copy_stencil_values_V_val_V_read</name>
<Object>kernel_copy_stencil_values_V_val_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>hw_output_stencil_values_V_val_V_din</name>
<Object>hw_output_stencil_values_V_val_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>hw_output_stencil_values_V_val_V_full_n</name>
<Object>hw_output_stencil_values_V_val_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>hw_output_stencil_values_V_val_V_write</name>
<Object>hw_output_stencil_values_V_val_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
</InterfaceSummary>
</Module>
</ModuleInformation>

</profile>
