# COA MCQ Only Sheet (260 Questions)

**Format:** Question → Options (A–D) → Correct Option

---

## Q1. Stack Pointer (SP) points to

A. Interrupt vector  
B. Top of stack  
C. Next instruction  
D. Next cache line  

> **Correct Option: B**

## Q2. Branch prediction reduces

A. Control hazard stalls  
B. ALU latency  
C. Register count  
D. Cache size  

> **Correct Option: A**

## Q3. Vectored interrupt means

A. Only polling  
B. Interrupt gives address of ISR  
C. Interrupts are ignored  
D. DMA handles ISR  

> **Correct Option: B**

## Q4. Microprogrammed control refers to

A. Only for RISC  
B. No control memory  
C. Always fastest  
D. More flexible but slower  

> **Correct Option: D**

## Q5. Auto-increment addressing is useful for

A. Microprogram  
B. Cache mapping  
C. Stack/arrays traversal  
D. Branch prediction  

> **Correct Option: C**

## Q6. Interrupt driven I/O ?

A. Improves CPU utilization  
B. Needs no ISR  
C. Blocks CPU completely  
D. Avoids interrupts  

> **Correct Option: A**

## Q7. RISC instructions are generally ?

A. Fixed length  
B. Variable length  
C. Only microcoded  
D. Only 1 byte  

> **Correct Option: A**

## Q8. TLB stores

A. Microinstructions  
B. Recent page table entries  
C. Interrupt vectors  
D. Cache blocks  

> **Correct Option: B**

## Q9. TLB stores

A. Microinstructions  
B. Cache blocks  
C. Recent page table entries  
D. Interrupt vectors  

> **Correct Option: C**

## Q10. RISC instructions are generally

A. Only microcoded  
B. Variable length  
C. Fixed length  
D. Only 1 byte  

> **Correct Option: C**

## Q11. Paging reduces ?

A. Cache misses  
B. Interrupt latency  
C. External fragmentation  
D. Internal fragmentation  

> **Correct Option: C**

## Q12. Indexed addressing refers to best for

A. Arrays  
B. I/O ports  
C. Interrupts  
D. Constants  

> **Correct Option: A**

## Q13. Forwarding helps reduce

A. Data hazards  
B. Control hazards  
C. Interrupts  
D. Structural hazards  

> **Correct Option: A**

## Q14. Indexed addressing is best for

A. Constants  
B. I/O ports  
C. Interrupts  
D. Arrays  

> **Correct Option: D**

## Q15. PC register stores

A. Operand  
B. Current instruction  
C. Address of next instruction  
D. ALU result  

> **Correct Option: C**

## Q16. In 5-stage pipeline, MEM stage refers to used for

A. Register write back  
B. ALU execution  
C. Data memory access  
D. Instruction decode  

> **Correct Option: C**

## Q17. 32-bit address bus can address ?

A. 4 GB (byte-addressable)  
B. 8 GB  
C. 16 GB  
D. 2 GB  

> **Correct Option: A**

## Q18. Segmentation suffers from ?

A. No overhead  
B. External fragmentation  
C. No fragmentation  
D. Only internal fragmentation  

> **Correct Option: B**

## Q19. Auto-increment addressing refers to useful for

A. Microprogram  
B. Cache mapping  
C. Stack/arrays traversal  
D. Branch prediction  

> **Correct Option: C**

## Q20. Immediate addressing mode means ?

A. Address is in memory  
B. Operand is in instruction  
C. Operand is in cache  
D. Address is in register  

> **Correct Option: B**

## Q21. Flynn taxonomy: SIMD means

A. Single instruction single data  
B. Multiple instruction single data  
C. Single instruction multiple data  
D. Multiple instruction multiple data  

> **Correct Option: C**

## Q22. CPU instruction cycle starts with

A. Interrupt  
B. Write back  
C. Fetch  
D. Execute  

> **Correct Option: C**

## Q23. In 5-stage pipeline, MEM stage is used for

A. Instruction decode  
B. Data memory access  
C. Register write back  
D. ALU execution  

> **Correct Option: B**

## Q24. Fully associative cache requires ?

A. Only modulo  
B. Searching all cache tags  
C. No tag  
D. No comparator  

> **Correct Option: B**

## Q25. Accumulator (ACC) is used to

A. Store I/O status  
B. Hold intermediate ALU results  
C. Store next instruction address  
D. Store page table entries  

> **Correct Option: B**

## Q26. 32-bit address bus can address ?

A. 4 GB (byte-addressable)  
B. 16 GB  
C. 2 GB  
D. 8 GB  

> **Correct Option: A**

## Q27. In 5-stage pipeline, MEM stage refers to used for

A. ALU execution  
B. Data memory access  
C. Register write back  
D. Instruction decode  

> **Correct Option: B**

## Q28. RISC instructions are generally ?

A. Only 1 byte  
B. Variable length  
C. Only microcoded  
D. Fixed length  

> **Correct Option: D**

## Q29. Data bus is generally

A. Unidirectional  
B. Bidirectional  
C. Only CPU->Memory  
D. Only Memory->CPU  

> **Correct Option: B**

## Q30. ISR stands for

A. Instruction Set Register  
B. Interrupt Service Routine  
C. Interrupt Status Register  
D. Internal Storage Register  

> **Correct Option: B**

## Q31. 32-bit address bus can address

A. 4 GB (byte-addressable)  
B. 16 GB  
C. 2 GB  
D. 8 GB  

> **Correct Option: A**

## Q32. Microprogrammed control refers to

A. No control memory  
B. Always fastest  
C. More flexible but slower  
D. Only for RISC  

> **Correct Option: C**

## Q33. Main memory is commonly built using

A. Registers  
B. EEPROM  
C. DRAM  
D. SRAM  

> **Correct Option: C**

## Q34. DMA transfers data between

A. Cache and registers only  
B. CPU and ALU  
C. ALU and CU  
D. Device and memory  

> **Correct Option: D**

## Q35. PC register stores

A. Current instruction  
B. Address of next instruction  
C. Operand  
D. ALU result  

> **Correct Option: B**

## Q36. Von Neumann architecture uses

A. Single memory for data and instructions  
B. Separate memory for data and instructions  
C. Only instruction memory  
D. Only data memory  

> **Correct Option: A**

## Q37. Miss penalty is

A. Cache access time  
B. Extra time for a cache miss  
C. TLB access time  
D. Pipeline depth  

> **Correct Option: B**

## Q38. PC register stores

A. Current instruction  
B. Address of next instruction  
C. ALU result  
D. Operand  

> **Correct Option: B**

## Q39. Vectored interrupt means ?

A. DMA handles ISR  
B. Interrupt gives address of ISR  
C. Interrupts are ignored  
D. Only polling  

> **Correct Option: B**

## Q40. Immediate addressing mode means

A. Address is in memory  
B. Address is in register  
C. Operand is in instruction  
D. Operand is in cache  

> **Correct Option: C**

## Q41. Von Neumann architecture uses ?

A. Only data memory  
B. Single memory for data and instructions  
C. Only instruction memory  
D. Separate memory for data and instructions  

> **Correct Option: B**

## Q42. CISC control unit is often

A. Only combinational  
B. No control unit  
C. Microprogrammed  
D. Hardwired  

> **Correct Option: C**

## Q43. DMA transfers data between ?

A. CPU and ALU  
B. Device and memory  
C. Cache and registers only  
D. ALU and CU  

> **Correct Option: B**

## Q44. Address bus is generally

A. Half duplex  
B. Not used  
C. Bidirectional  
D. Unidirectional  

> **Correct Option: D**

## Q45. Status/Flag register contains

A. Cache tags  
B. Memory addresses  
C. Condition codes (Z, C, S, V)  
D. Only opcode  

> **Correct Option: C**

## Q46. PC register stores

A. ALU result  
B. Operand  
C. Current instruction  
D. Address of next instruction  

> **Correct Option: D**

## Q47. 32-bit address bus can address

A. 8 GB  
B. 16 GB  
C. 2 GB  
D. 4 GB (byte-addressable)  

> **Correct Option: D**

## Q48. Address bus refers to generally

A. Half duplex  
B. Not used  
C. Unidirectional  
D. Bidirectional  

> **Correct Option: C**

## Q49. Forwarding helps reduce

A. Data hazards  
B. Interrupts  
C. Control hazards  
D. Structural hazards  

> **Correct Option: A**

## Q50. Vectored interrupt means ?

A. Only polling  
B. Interrupt gives address of ISR  
C. Interrupts are ignored  
D. DMA handles ISR  

> **Correct Option: B**

## Q51. RAW hazard stands for ?

A. Read After Wait  
B. Run After Write  
C. Read After Write  
D. Read And Write  

> **Correct Option: C**

## Q52. Control hazard commonly arises from

A. Move instruction  
B. Branch instructions  
C. NOP  
D. Add instruction  

> **Correct Option: B**

## Q53. Auto-increment addressing refers to useful for

A. Branch prediction  
B. Cache mapping  
C. Microprogram  
D. Stack/arrays traversal  

> **Correct Option: D**

## Q54. Flynn taxonomy: SIMD means ?

A. Multiple instruction multiple data  
B. Single instruction single data  
C. Single instruction multiple data  
D. Multiple instruction single data  

> **Correct Option: C**

## Q55. Stack Pointer (SP) points to

A. Top of stack  
B. Interrupt vector  
C. Next instruction  
D. Next cache line  

> **Correct Option: A**

## Q56. IR register stores

A. Next instruction  
B. Stack top  
C. Current instruction  
D. Memory address  

> **Correct Option: C**

## Q57. Branch prediction reduces ?

A. ALU latency  
B. Cache size  
C. Control hazard stalls  
D. Register count  

> **Correct Option: C**

## Q58. PC register stores

A. Operand  
B. ALU result  
C. Address of next instruction  
D. Current instruction  

> **Correct Option: C**

## Q59. 32-bit address bus can address

A. 2 GB  
B. 8 GB  
C. 4 GB (byte-addressable)  
D. 16 GB  

> **Correct Option: C**

## Q60. Programmed I/O is also called

A. Polling  
B. Interrupt I/O  
C. DMA  
D. Spooling  

> **Correct Option: A**

## Q61. RISC instructions are generally

A. Only microcoded  
B. Fixed length  
C. Variable length  
D. Only 1 byte  

> **Correct Option: B**

## Q62. Relative addressing uses

A. Direct address  
B. PC + offset  
C. Base + index  
D. Stack pointer  

> **Correct Option: B**

## Q63. Programmed I/O is also called

A. DMA  
B. Interrupt I/O  
C. Spooling  
D. Polling  

> **Correct Option: D**

## Q64. Von Neumann architecture uses

A. Single memory for data and instructions  
B. Only instruction memory  
C. Separate memory for data and instructions  
D. Only data memory  

> **Correct Option: A**

## Q65. In 5-stage pipeline, MEM stage is used for

A. ALU execution  
B. Instruction decode  
C. Data memory access  
D. Register write back  

> **Correct Option: C**

## Q66. RAW hazard stands for ?

A. Run After Write  
B. Read After Write  
C. Read And Write  
D. Read After Wait  

> **Correct Option: B**

## Q67. Segmentation suffers from ?

A. No fragmentation  
B. Only internal fragmentation  
C. External fragmentation  
D. No overhead  

> **Correct Option: C**

## Q68. ISR stands for

A. Interrupt Status Register  
B. Interrupt Service Routine  
C. Instruction Set Register  
D. Internal Storage Register  

> **Correct Option: B**

## Q69. MAR holds

A. Memory address for access  
B. Flags  
C. Opcode  
D. Data to write  

> **Correct Option: A**

## Q70. Programmed I/O is also called

A. Interrupt I/O  
B. Spooling  
C. DMA  
D. Polling  

> **Correct Option: D**

## Q71. Von Neumann architecture uses ?

A. Only data memory  
B. Single memory for data and instructions  
C. Only instruction memory  
D. Separate memory for data and instructions  

> **Correct Option: B**

## Q72. Accumulator (ACC) is used to

A. Store I/O status  
B. Hold intermediate ALU results  
C. Store page table entries  
D. Store next instruction address  

> **Correct Option: B**

## Q73. Auto-increment addressing refers to useful for

A. Branch prediction  
B. Stack/arrays traversal  
C. Microprogram  
D. Cache mapping  

> **Correct Option: B**

## Q74. Cache hit ratio refers to

A. Hits * Misses  
B. Hits / (Hits + Misses)  
C. Misses / Hits  
D. 1 / Hits  

> **Correct Option: B**

## Q75. 32-bit address bus can address ?

A. 4 GB (byte-addressable)  
B. 8 GB  
C. 2 GB  
D. 16 GB  

> **Correct Option: A**

## Q76. IR register stores ?

A. Stack top  
B. Next instruction  
C. Memory address  
D. Current instruction  

> **Correct Option: D**

## Q77. Indexed addressing is best for

A. I/O ports  
B. Interrupts  
C. Constants  
D. Arrays  

> **Correct Option: D**

## Q78. Immediate addressing mode means ?

A. Operand is in instruction  
B. Operand is in cache  
C. Address is in memory  
D. Address is in register  

> **Correct Option: A**

## Q79. Hardwired control is

A. No control signals  
B. Faster but less flexible  
C. Only for CISC  
D. Slower but flexible  

> **Correct Option: B**

## Q80. Stack Pointer (SP) points to ?

A. Next cache line  
B. Top of stack  
C. Next instruction  
D. Interrupt vector  

> **Correct Option: B**

## Q81. Status/Flag register contains ?

A. Condition codes (Z, C, S, V)  
B. Only opcode  
C. Cache tags  
D. Memory addresses  

> **Correct Option: A**

## Q82. Relative addressing uses

A. Stack pointer  
B. PC + offset  
C. Direct address  
D. Base + index  

> **Correct Option: B**

## Q83. Segmentation suffers from ?

A. Only internal fragmentation  
B. No fragmentation  
C. External fragmentation  
D. No overhead  

> **Correct Option: C**

## Q84. RISC instructions are generally

A. Only microcoded  
B. Only 1 byte  
C. Fixed length  
D. Variable length  

> **Correct Option: C**

## Q85. MDR holds

A. Only address  
B. Only opcode  
C. Data read from / to be written to memory  
D. Only flags  

> **Correct Option: C**

## Q86. Indexed addressing is best for

A. I/O ports  
B. Constants  
C. Arrays  
D. Interrupts  

> **Correct Option: C**

## Q87. Mrefers tos penalty refers to

A. TLB access time  
B. Pipeline depth  
C. Extra time for a cache miss  
D. Cache access time  

> **Correct Option: C**

## Q88. Von Neumann architecture uses ?

A. Only data memory  
B. Only instruction memory  
C. Separate memory for data and instructions  
D. Single memory for data and instructions  

> **Correct Option: D**

## Q89. Ideal pipeline speedup for k stages refers to about

A. k^2  
B. k  
C. 1/k  
D. log k  

> **Correct Option: B**

## Q90. CISC control unit is often

A. No control unit  
B. Only combinational  
C. Microprogrammed  
D. Hardwired  

> **Correct Option: C**

## Q91. Pipeline hazard due to resource conflict is

A. Structural hazard  
B. Control hazard  
C. Cache hazard  
D. Data hazard  

> **Correct Option: A**

## Q92. Direct mapped cache maps a memory block to ?

A. Only first line  
B. Exactly one cache line  
C. Any cache line  
D. No line  

> **Correct Option: B**

## Q93. Vectored interrupt means

A. Interrupts are ignored  
B. DMA handles ISR  
C. Interrupt gives address of ISR  
D. Only polling  

> **Correct Option: C**

## Q94. Paging reduces ?

A. Internal fragmentation  
B. Interrupt latency  
C. External fragmentation  
D. Cache misses  

> **Correct Option: C**

## Q95. MDR holds

A. Data read from / to be written to memory  
B. Only address  
C. Only opcode  
D. Only flags  

> **Correct Option: A**

## Q96. CISC control unit refers to often

A. Only combinational  
B. No control unit  
C. Microprogrammed  
D. Hardwired  

> **Correct Option: C**

## Q97. 32-bit address bus can address

A. 16 GB  
B. 4 GB (byte-addressable)  
C. 2 GB  
D. 8 GB  

> **Correct Option: B**

## Q98. Immediate addressing mode means

A. Address is in memory  
B. Address is in register  
C. Operand is in cache  
D. Operand is in instruction  

> **Correct Option: D**

## Q99. Branch prediction reduces ?

A. Control hazard stalls  
B. Register count  
C. Cache size  
D. ALU latency  

> **Correct Option: A**

## Q100. Immediate addressing mode means

A. Address is in memory  
B. Operand is in instruction  
C. Operand is in cache  
D. Address is in register  

> **Correct Option: B**

## Q101. Harvard architecture uses ?

A. Only registers  
B. No bus  
C. Separate memory for data and instructions  
D. Single shared memory  

> **Correct Option: C**

## Q102. Relative addressing uses ?

A. Stack pointer  
B. Base + index  
C. PC + offset  
D. Direct address  

> **Correct Option: C**

## Q103. MIMD systems are ?

A. Single core  
B. Stack machines  
C. Multi-core / multiprocessor  
D. Vector only  

> **Correct Option: C**

## Q104. Hardwired control is

A. Only for CISC  
B. No control signals  
C. Slower but flexible  
D. Faster but less flexible  

> **Correct Option: D**

## Q105. MDR holds

A. Only flags  
B. Only address  
C. Only opcode  
D. Data read from / to be written to memory  

> **Correct Option: D**

## Q106. Segmentation suffers from

A. External fragmentation  
B. No fragmentation  
C. No overhead  
D. Only internal fragmentation  

> **Correct Option: A**

## Q107. MAR holds

A. Memory address for access  
B. Flags  
C. Data to write  
D. Opcode  

> **Correct Option: A**

## Q108. MAR holds

A. Flags  
B. Opcode  
C. Memory address for access  
D. Data to write  

> **Correct Option: C**

## Q109. Control hazard commonly arises from ?

A. Add instruction  
B. NOP  
C. Move instruction  
D. Branch instructions  

> **Correct Option: D**

## Q110. Flynn taxonomy: SIMD means

A. Single instruction multiple data  
B. Multiple instruction single data  
C. Multiple instruction multiple data  
D. Single instruction single data  

> **Correct Option: A**

## Q111. Pipeline hazard due to resource conflict refers to

A. Structural hazard  
B. Control hazard  
C. Cache hazard  
D. Data hazard  

> **Correct Option: A**

## Q112. ISR stands for

A. Interrupt Status Register  
B. Internal Storage Register  
C. Interrupt Service Routine  
D. Instruction Set Register  

> **Correct Option: C**

## Q113. ISR stands for

A. Instruction Set Register  
B. Interrupt Status Register  
C. Interrupt Service Routine  
D. Internal Storage Register  

> **Correct Option: C**

## Q114. Set associative cache is a compromise between

A. SRAM and DRAM  
B. ALU and CU  
C. Paging and segmentation  
D. Direct and associative  

> **Correct Option: D**

## Q115. Branch prediction reduces ?

A. Cache size  
B. Register count  
C. ALU latency  
D. Control hazard stalls  

> **Correct Option: D**

## Q116. 32-bit address bus can address ?

A. 16 GB  
B. 2 GB  
C. 8 GB  
D. 4 GB (byte-addressable)  

> **Correct Option: D**

## Q117. Immediate addressing mode means

A. Operand is in instruction  
B. Address is in register  
C. Address is in memory  
D. Operand is in cache  

> **Correct Option: A**

## Q118. Ideal pipeline speedup for k stages is about

A. k^2  
B. log k  
C. 1/k  
D. k  

> **Correct Option: D**

## Q119. Programmed I/O refers to also called

A. DMA  
B. Polling  
C. Interrupt I/O  
D. Spooling  

> **Correct Option: B**

## Q120. ISR stands for

A. Instruction Set Register  
B. Interrupt Service Routine  
C. Internal Storage Register  
D. Interrupt Status Register  

> **Correct Option: B**

## Q121. Indexed addressing refers to best for

A. Constants  
B. I/O ports  
C. Arrays  
D. Interrupts  

> **Correct Option: C**

## Q122. Vectored interrupt means ?

A. DMA handles ISR  
B. Interrupts are ignored  
C. Only polling  
D. Interrupt gives address of ISR  

> **Correct Option: D**

## Q123. RISC instructions are generally ?

A. Variable length  
B. Only 1 byte  
C. Fixed length  
D. Only microcoded  

> **Correct Option: C**

## Q124. IR register stores

A. Current instruction  
B. Memory address  
C. Stack top  
D. Next instruction  

> **Correct Option: A**

## Q125. Data bus is generally

A. Unidirectional  
B. Only Memory->CPU  
C. Bidirectional  
D. Only CPU->Memory  

> **Correct Option: C**

## Q126. Direct mapped cache maps a memory block to ?

A. No line  
B. Any cache line  
C. Only first line  
D. Exactly one cache line  

> **Correct Option: D**

## Q127. Indexed addressing is best for

A. Constants  
B. I/O ports  
C. Interrupts  
D. Arrays  

> **Correct Option: D**

## Q128. Data bus is generally

A. Only CPU->Memory  
B. Unidirectional  
C. Only Memory->CPU  
D. Bidirectional  

> **Correct Option: D**

## Q129. Cache is commonly built using

A. DRAM  
B. Magnetic disk  
C. Flash  
D. SRAM  

> **Correct Option: D**

## Q130. Forwarding helps reduce

A. Data hazards  
B. Control hazards  
C. Structural hazards  
D. Interrupts  

> **Correct Option: A**

## Q131. Data bus is generally

A. Only Memory->CPU  
B. Unidirectional  
C. Bidirectional  
D. Only CPU->Memory  

> **Correct Option: C**

## Q132. DMA transfers data between

A. Cache and registers only  
B. Device and memory  
C. CPU and ALU  
D. ALU and CU  

> **Correct Option: B**

## Q133. Indexed addressing is best for

A. Arrays  
B. Constants  
C. I/O ports  
D. Interrupts  

> **Correct Option: A**

## Q134. Branch prediction reduces ?

A. Register count  
B. ALU latency  
C. Control hazard stalls  
D. Cache size  

> **Correct Option: C**

## Q135. Indexed addressing is best for

A. Arrays  
B. Constants  
C. Interrupts  
D. I/O ports  

> **Correct Option: A**

## Q136. Data bus is generally

A. Bidirectional  
B. Only Memory->CPU  
C. Unidirectional  
D. Only CPU->Memory  

> **Correct Option: A**

## Q137. Microprogrammed control is

A. No control memory  
B. More flexible but slower  
C. Always fastest  
D. Only for RISC  

> **Correct Option: B**

## Q138. Cache hit ratio is

A. Misses / Hits  
B. 1 / Hits  
C. Hits * Misses  
D. Hits / (Hits + Misses)  

> **Correct Option: D**

## Q139. Direct mapped cache maps a memory block to ?

A. Exactly one cache line  
B. Any cache line  
C. Only first line  
D. No line  

> **Correct Option: A**

## Q140. Indexed addressing is best for

A. Interrupts  
B. Arrays  
C. Constants  
D. I/O ports  

> **Correct Option: B**

## Q141. Flynn taxonomy: SIMD means ?

A. Multiple instruction single data  
B. Single instruction single data  
C. Single instruction multiple data  
D. Multiple instruction multiple data  

> **Correct Option: C**

## Q142. Flynn taxonomy: SIMD means

A. Multiple instruction single data  
B. Single instruction single data  
C. Single instruction multiple data  
D. Multiple instruction multiple data  

> **Correct Option: C**

## Q143. Von Neumann architecture uses

A. Single memory for data and instructions  
B. Only data memory  
C. Only instruction memory  
D. Separate memory for data and instructions  

> **Correct Option: A**

## Q144. Status/Flag register contains

A. Only opcode  
B. Condition codes (Z, C, S, V)  
C. Cache tags  
D. Memory addresses  

> **Correct Option: B**

## Q145. Accumulator (ACC) refers to used to

A. Store next instruction address  
B. Hold intermediate ALU results  
C. Store I/O status  
D. Store page table entries  

> **Correct Option: B**

## Q146. Status/Flag register contains

A. Memory addresses  
B. Only opcode  
C. Cache tags  
D. Condition codes (Z, C, S, V)  

> **Correct Option: D**

## Q147. MDR holds ?

A. Only flags  
B. Only address  
C. Only opcode  
D. Data read from / to be written to memory  

> **Correct Option: D**

## Q148. Microprogrammed control is

A. Always fastest  
B. No control memory  
C. More flexible but slower  
D. Only for RISC  

> **Correct Option: C**

## Q149. Control hazard commonly arises from

A. Add instruction  
B. Move instruction  
C. Branch instructions  
D. NOP  

> **Correct Option: C**

## Q150. CPU instruction cycle starts with

A. Fetch  
B. Execute  
C. Write back  
D. Interrupt  

> **Correct Option: A**

## Q151. Vectored interrupt means

A. Interrupt gives address of ISR  
B. DMA handles ISR  
C. Only polling  
D. Interrupts are ignored  

> **Correct Option: A**

## Q152. ISR stands for ?

A. Interrupt Service Routine  
B. Interrupt Status Register  
C. Instruction Set Register  
D. Internal Storage Register  

> **Correct Option: A**

## Q153. Address bus refers to generally

A. Unidirectional  
B. Half duplex  
C. Bidirectional  
D. Not used  

> **Correct Option: A**

## Q154. Paging reduces

A. Internal fragmentation  
B. External fragmentation  
C. Cache misses  
D. Interrupt latency  

> **Correct Option: B**

## Q155. Direct mapped cache maps a memory block to ?

A. Only first line  
B. No line  
C. Any cache line  
D. Exactly one cache line  

> **Correct Option: D**

## Q156. Miss penalty is

A. Extra time for a cache miss  
B. Cache access time  
C. TLB access time  
D. Pipeline depth  

> **Correct Option: A**

## Q157. Microprogrammed control refers to

A. Always fastest  
B. Only for RISC  
C. No control memory  
D. More flexible but slower  

> **Correct Option: D**

## Q158. RAW hazard stands for ?

A. Read And Write  
B. Read After Write  
C. Read After Wait  
D. Run After Write  

> **Correct Option: B**

## Q159. Pipeline hazard due to resource conflict refers to

A. Structural hazard  
B. Cache hazard  
C. Data hazard  
D. Control hazard  

> **Correct Option: A**

## Q160. Paging reduces

A. Cache misses  
B. Internal fragmentation  
C. External fragmentation  
D. Interrupt latency  

> **Correct Option: C**

## Q161. MIMD systems are

A. Multi-core / multiprocessor  
B. Vector only  
C. Stack machines  
D. Single core  

> **Correct Option: A**

## Q162. Paging reduces ?

A. External fragmentation  
B. Cache misses  
C. Internal fragmentation  
D. Interrupt latency  

> **Correct Option: A**

## Q163. RAW hazard stands for

A. Read After Wait  
B. Run After Write  
C. Read After Write  
D. Read And Write  

> **Correct Option: C**

## Q164. Von Neumann architecture uses ?

A. Only instruction memory  
B. Separate memory for data and instructions  
C. Only data memory  
D. Single memory for data and instructions  

> **Correct Option: D**

## Q165. CISC control unit refers to often

A. Only combinational  
B. No control unit  
C. Microprogrammed  
D. Hardwired  

> **Correct Option: C**

## Q166. CISC control unit refers to often

A. Microprogrammed  
B. Only combinational  
C. Hardwired  
D. No control unit  

> **Correct Option: A**

## Q167. Stack Pointer (SP) points to ?

A. Next cache line  
B. Next instruction  
C. Top of stack  
D. Interrupt vector  

> **Correct Option: C**

## Q168. PC register stores ?

A. Operand  
B. ALU result  
C. Current instruction  
D. Address of next instruction  

> **Correct Option: D**

## Q169. In 5-stage pipeline, MEM stage is used for

A. Data memory access  
B. Register write back  
C. Instruction decode  
D. ALU execution  

> **Correct Option: A**

## Q170. Vectored interrupt means

A. Only polling  
B. Interrupt gives address of ISR  
C. DMA handles ISR  
D. Interrupts are ignored  

> **Correct Option: B**

## Q171. RISC instructions are generally

A. Only microcoded  
B. Only 1 byte  
C. Fixed length  
D. Variable length  

> **Correct Option: C**

## Q172. MIMD systems are

A. Multi-core / multiprocessor  
B. Vector only  
C. Stack machines  
D. Single core  

> **Correct Option: A**

## Q173. In 5-stage pipeline, MEM stage refers to used for

A. Register write back  
B. ALU execution  
C. Instruction decode  
D. Data memory access  

> **Correct Option: D**

## Q174. Miss penalty is

A. Extra time for a cache miss  
B. TLB access time  
C. Pipeline depth  
D. Cache access time  

> **Correct Option: A**

## Q175. Paging reduces ?

A. Internal fragmentation  
B. External fragmentation  
C. Interrupt latency  
D. Cache misses  

> **Correct Option: B**

## Q176. Forwarding helps reduce

A. Data hazards  
B. Interrupts  
C. Structural hazards  
D. Control hazards  

> **Correct Option: A**

## Q177. In 5-stage pipeline, MEM stage is used for

A. Instruction decode  
B. Data memory access  
C. ALU execution  
D. Register write back  

> **Correct Option: B**

## Q178. MIMD systems are

A. Vector only  
B. Single core  
C. Multi-core / multiprocessor  
D. Stack machines  

> **Correct Option: C**

## Q179. In 5-stage pipeline, MEM stage refers to used for

A. Register write back  
B. Instruction decode  
C. ALU execution  
D. Data memory access  

> **Correct Option: D**

## Q180. In 5-stage pipeline, MEM stage is used for

A. Register write back  
B. Instruction decode  
C. Data memory access  
D. ALU execution  

> **Correct Option: C**

## Q181. Harvard architecture uses ?

A. No bus  
B. Single shared memory  
C. Only registers  
D. Separate memory for data and instructions  

> **Correct Option: D**

## Q182. Auto-increment addressing refers to useful for

A. Cache mapping  
B. Stack/arrays traversal  
C. Branch prediction  
D. Microprogram  

> **Correct Option: B**

## Q183. Ideal pipeline speedup for k stages is about

A. log k  
B. 1/k  
C. k^2  
D. k  

> **Correct Option: D**

## Q184. RAW hazard stands for

A. Read And Write  
B. Read After Write  
C. Run After Write  
D. Read After Wait  

> **Correct Option: B**

## Q185. Indexed addressing refers to best for

A. Interrupts  
B. Constants  
C. Arrays  
D. I/O ports  

> **Correct Option: C**

## Q186. Direct mapped cache maps a memory block to

A. Any cache line  
B. Only first line  
C. No line  
D. Exactly one cache line  

> **Correct Option: D**

## Q187. Paging reduces

A. Interrupt latency  
B. Cache misses  
C. External fragmentation  
D. Internal fragmentation  

> **Correct Option: C**

## Q188. Programmed I/O is also called

A. Interrupt I/O  
B. Spooling  
C. DMA  
D. Polling  

> **Correct Option: D**

## Q189. Cache is commonly built using

A. SRAM  
B. DRAM  
C. Flash  
D. Magnetic disk  

> **Correct Option: A**

## Q190. DMA transfers data between ?

A. Device and memory  
B. ALU and CU  
C. Cache and registers only  
D. CPU and ALU  

> **Correct Option: A**

## Q191. Address bus refers to generally

A. Unidirectional  
B. Half duplex  
C. Not used  
D. Bidirectional  

> **Correct Option: A**

## Q192. PC register stores ?

A. ALU result  
B. Current instruction  
C. Address of next instruction  
D. Operand  

> **Correct Option: C**

## Q193. Segmentation suffers from ?

A. No fragmentation  
B. No overhead  
C. Only internal fragmentation  
D. External fragmentation  

> **Correct Option: D**

## Q194. Harvard architecture uses

A. Single shared memory  
B. No bus  
C. Only registers  
D. Separate memory for data and instructions  

> **Correct Option: D**

## Q195. Programmed I/O is also called

A. DMA  
B. Polling  
C. Interrupt I/O  
D. Spooling  

> **Correct Option: B**

## Q196. CISC control unit refers to often

A. No control unit  
B. Only combinational  
C. Hardwired  
D. Microprogrammed  

> **Correct Option: D**

## Q197. Programmed I/O is also called

A. Interrupt I/O  
B. DMA  
C. Spooling  
D. Polling  

> **Correct Option: D**

## Q198. Accumulator (ACC) is used to

A. Hold intermediate ALU results  
B. Store next instruction address  
C. Store I/O status  
D. Store page table entries  

> **Correct Option: A**

## Q199. Indexed addressing refers to best for

A. Constants  
B. Interrupts  
C. I/O ports  
D. Arrays  

> **Correct Option: D**

## Q200. Ideal pipeline speedup for k stages is about

A. k^2  
B. k  
C. 1/k  
D. log k  

> **Correct Option: B**

## Q201. MIMD systems are

A. Multi-core / multiprocessor  
B. Vector only  
C. Stack machines  
D. Single core  

> **Correct Option: A**

## Q202. Set associative cache is a compromise between

A. Paging and segmentation  
B. ALU and CU  
C. SRAM and DRAM  
D. Direct and associative  

> **Correct Option: D**

## Q203. ISR stands for ?

A. Internal Storage Register  
B. Interrupt Service Routine  
C. Instruction Set Register  
D. Interrupt Status Register  

> **Correct Option: B**

## Q204. Set associative cache refers to a compromrefers toe between

A. ALU and CU  
B. SRAM and DRAM  
C. Direct and associative  
D. Paging and segmentation  

> **Correct Option: C**

## Q205. MDR holds

A. Only address  
B. Only opcode  
C. Data read from / to be written to memory  
D. Only flags  

> **Correct Option: C**

## Q206. Branch prediction reduces

A. Register count  
B. Cache size  
C. Control hazard stalls  
D. ALU latency  

> **Correct Option: C**

## Q207. Branch prediction reduces

A. Register count  
B. ALU latency  
C. Cache size  
D. Control hazard stalls  

> **Correct Option: D**

## Q208. Set associative cache is a compromise between

A. Direct and associative  
B. Paging and segmentation  
C. SRAM and DRAM  
D. ALU and CU  

> **Correct Option: A**

## Q209. Set associative cache is a compromise between

A. SRAM and DRAM  
B. Paging and segmentation  
C. Direct and associative  
D. ALU and CU  

> **Correct Option: C**

## Q210. MDR holds

A. Only flags  
B. Only address  
C. Data read from / to be written to memory  
D. Only opcode  

> **Correct Option: C**

## Q211. Direct mapped cache maps a memory block to ?

A. Only first line  
B. Exactly one cache line  
C. No line  
D. Any cache line  

> **Correct Option: B**

## Q212. Segmentation suffers from

A. No overhead  
B. Only internal fragmentation  
C. No fragmentation  
D. External fragmentation  

> **Correct Option: D**

## Q213. Flynn taxonomy: SIMD means

A. Multiple instruction single data  
B. Multiple instruction multiple data  
C. Single instruction single data  
D. Single instruction multiple data  

> **Correct Option: D**

## Q214. Branch prediction reduces

A. Register count  
B. Control hazard stalls  
C. Cache size  
D. ALU latency  

> **Correct Option: B**

## Q215. Main memory is commonly built using

A. SRAM  
B. DRAM  
C. Registers  
D. EEPROM  

> **Correct Option: B**

## Q216. Data bus refers to generally

A. Bidirectional  
B. Only CPU->Memory  
C. Unidirectional  
D. Only Memory->CPU  

> **Correct Option: A**

## Q217. Immediate addressing mode means

A. Address is in register  
B. Address is in memory  
C. Operand is in instruction  
D. Operand is in cache  

> **Correct Option: C**

## Q218. Flynn taxonomy: SIMD means ?

A. Multiple instruction single data  
B. Multiple instruction multiple data  
C. Single instruction single data  
D. Single instruction multiple data  

> **Correct Option: D**

## Q219. Hardwired control is

A. Slower but flexible  
B. No control signals  
C. Only for CISC  
D. Faster but less flexible  

> **Correct Option: D**

## Q220. Flynn taxonomy: SIMD means

A. Multiple instruction single data  
B. Single instruction single data  
C. Multiple instruction multiple data  
D. Single instruction multiple data  

> **Correct Option: D**

## Q221. Stack Pointer (SP) points to ?

A. Interrupt vector  
B. Next cache line  
C. Top of stack  
D. Next instruction  

> **Correct Option: C**

## Q222. Microprogrammed control refers to

A. Always fastest  
B. No control memory  
C. Only for RISC  
D. More flexible but slower  

> **Correct Option: D**

## Q223. Flynn taxonomy: SIMD means ?

A. Multiple instruction single data  
B. Single instruction multiple data  
C. Single instruction single data  
D. Multiple instruction multiple data  

> **Correct Option: B**

## Q224. IR register stores ?

A. Stack top  
B. Current instruction  
C. Next instruction  
D. Memory address  

> **Correct Option: B**

## Q225. Pipeline hazard due to resource conflict is

A. Structural hazard  
B. Control hazard  
C. Data hazard  
D. Cache hazard  

> **Correct Option: A**

## Q226. Ideal pipeline speedup for k stages is about

A. k^2  
B. k  
C. 1/k  
D. log k  

> **Correct Option: B**

## Q227. Vectored interrupt means ?

A. Interrupts are ignored  
B. DMA handles ISR  
C. Only polling  
D. Interrupt gives address of ISR  

> **Correct Option: D**

## Q228. DMA transfers data between

A. Device and memory  
B. CPU and ALU  
C. ALU and CU  
D. Cache and registers only  

> **Correct Option: A**

## Q229. Flynn taxonomy: SIMD means ?

A. Single instruction multiple data  
B. Multiple instruction single data  
C. Single instruction single data  
D. Multiple instruction multiple data  

> **Correct Option: A**

## Q230. ISR stands for

A. Interrupt Service Routine  
B. Interrupt Status Register  
C. Internal Storage Register  
D. Instruction Set Register  

> **Correct Option: A**

## Q231. Branch prediction reduces ?

A. ALU latency  
B. Control hazard stalls  
C. Cache size  
D. Register count  

> **Correct Option: B**

## Q232. Control hazard commonly arises from

A. Branch instructions  
B. Move instruction  
C. NOP  
D. Add instruction  

> **Correct Option: A**

## Q233. Data bus is generally

A. Only CPU->Memory  
B. Unidirectional  
C. Only Memory->CPU  
D. Bidirectional  

> **Correct Option: D**

## Q234. Relative addressing uses ?

A. PC + offset  
B. Base + index  
C. Stack pointer  
D. Direct address  

> **Correct Option: A**

## Q235. ISR stands for ?

A. Interrupt Status Register  
B. Instruction Set Register  
C. Internal Storage Register  
D. Interrupt Service Routine  

> **Correct Option: D**

## Q236. Immediate addressing mode means ?

A. Address is in register  
B. Address is in memory  
C. Operand is in instruction  
D. Operand is in cache  

> **Correct Option: C**

## Q237. Auto-increment addressing is useful for

A. Cache mapping  
B. Stack/arrays traversal  
C. Branch prediction  
D. Microprogram  

> **Correct Option: B**

## Q238. Fully associative cache requires ?

A. Searching all cache tags  
B. No tag  
C. No comparator  
D. Only modulo  

> **Correct Option: A**

## Q239. Branch prediction reduces ?

A. Cache size  
B. Control hazard stalls  
C. ALU latency  
D. Register count  

> **Correct Option: B**

## Q240. Control hazard commonly arises from ?

A. Add instruction  
B. Branch instructions  
C. NOP  
D. Move instruction  

> **Correct Option: B**

## Q241. Indexed addressing is best for

A. Constants  
B. I/O ports  
C. Arrays  
D. Interrupts  

> **Correct Option: C**

## Q242. Cache hit ratio is

A. 1 / Hits  
B. Hits * Misses  
C. Hits / (Hits + Misses)  
D. Misses / Hits  

> **Correct Option: C**

## Q243. RISC instructions are generally

A. Only 1 byte  
B. Fixed length  
C. Variable length  
D. Only microcoded  

> **Correct Option: B**

## Q244. Hardwired control is

A. No control signals  
B. Faster but less flexible  
C. Slower but flexible  
D. Only for CISC  

> **Correct Option: B**

## Q245. DMA transfers data between

A. Cache and registers only  
B. CPU and ALU  
C. ALU and CU  
D. Device and memory  

> **Correct Option: D**

## Q246. Programmed I/O is also called

A. Interrupt I/O  
B. Spooling  
C. Polling  
D. DMA  

> **Correct Option: C**

## Q247. Accumulator (ACC) is used to

A. Hold intermediate ALU results  
B. Store I/O status  
C. Store next instruction address  
D. Store page table entries  

> **Correct Option: A**

## Q248. Branch prediction reduces

A. Cache size  
B. Register count  
C. ALU latency  
D. Control hazard stalls  

> **Correct Option: D**

## Q249. Vectored interrupt means ?

A. Only polling  
B. DMA handles ISR  
C. Interrupts are ignored  
D. Interrupt gives address of ISR  

> **Correct Option: D**

## Q250. Immediate addressing mode means ?

A. Address is in register  
B. Operand is in instruction  
C. Address is in memory  
D. Operand is in cache  

> **Correct Option: B**

## Q251. Fully associative cache requires ?

A. Searching all cache tags  
B. No comparator  
C. No tag  
D. Only modulo  

> **Correct Option: A**

## Q252. Relative addressing uses

A. Direct address  
B. Base + index  
C. Stack pointer  
D. PC + offset  

> **Correct Option: D**

## Q253. IR register stores

A. Next instruction  
B. Stack top  
C. Memory address  
D. Current instruction  

> **Correct Option: D**

## Q254. In 5-stage pipeline, MEM stage is used for

A. Register write back  
B. Instruction decode  
C. Data memory access  
D. ALU execution  

> **Correct Option: C**

## Q255. Harvard architecture uses

A. No bus  
B. Separate memory for data and instructions  
C. Single shared memory  
D. Only registers  

> **Correct Option: B**

## Q256. Hardwired control refers to

A. Faster but less flexible  
B. No control signals  
C. Only for CISC  
D. Slower but flexible  

> **Correct Option: A**

## Q257. Stack Pointer (SP) points to ?

A. Next instruction  
B. Top of stack  
C. Interrupt vector  
D. Next cache line  

> **Correct Option: B**

## Q258. Auto-increment addressing is useful for

A. Cache mapping  
B. Microprogram  
C. Branch prediction  
D. Stack/arrays traversal  

> **Correct Option: D**

## Q259. Flynn taxonomy: SIMD means

A. Multiple instruction multiple data  
B. Single instruction multiple data  
C. Multiple instruction single data  
D. Single instruction single data  

> **Correct Option: B**

## Q260. Accumulator (ACC) is used to

A. Store I/O status  
B. Hold intermediate ALU results  
C. Store next instruction address  
D. Store page table entries  

> **Correct Option: B**

