# HWSW_codesign
Accelerating VGG16 DCNN with an FPGA
