<stg><name>Quantization_and_coding</name>


<trans_list>

<trans id="139" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="140" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="141" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="142" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="143" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="144" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="145" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:1 %LARc_addr = getelementptr i16 %LARc, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="LARc_addr"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="16" op_0_bw="3">
<![CDATA[
entry_ifconv:2 %LARc_load = load i3 %LARc_addr

]]></Node>
<StgValue><ssdm name="LARc_load"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:16 %LARc_addr_3 = getelementptr i16 %LARc, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="LARc_addr_3"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="16" op_0_bw="3">
<![CDATA[
entry_ifconv:17 %LARc_load_1 = load i3 %LARc_addr_3

]]></Node>
<StgValue><ssdm name="LARc_load_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="13" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="16" op_0_bw="3">
<![CDATA[
entry_ifconv:2 %LARc_load = load i3 %LARc_addr

]]></Node>
<StgValue><ssdm name="LARc_load"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="16" op_0_bw="16" op_1_bw="15" op_2_bw="16">
<![CDATA[
entry_ifconv:3 %temp = call i16 @gsm_mult, i15 20480, i16 %LARc_load

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="16" op_0_bw="3">
<![CDATA[
entry_ifconv:17 %LARc_load_1 = load i3 %LARc_addr_3

]]></Node>
<StgValue><ssdm name="LARc_load_1"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="16" op_0_bw="16" op_1_bw="15" op_2_bw="16">
<![CDATA[
entry_ifconv:18 %temp_9 = call i16 @gsm_mult, i15 20480, i16 %LARc_load_1

]]></Node>
<StgValue><ssdm name="temp_9"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:31 %LARc_addr_4 = getelementptr i16 %LARc, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="LARc_addr_4"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="3">
<![CDATA[
entry_ifconv:32 %LARc_load_2 = load i3 %LARc_addr_4

]]></Node>
<StgValue><ssdm name="LARc_load_2"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:46 %LARc_addr_5 = getelementptr i16 %LARc, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="LARc_addr_5"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="3">
<![CDATA[
entry_ifconv:47 %LARc_load_3 = load i3 %LARc_addr_5

]]></Node>
<StgValue><ssdm name="LARc_load_3"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="21" st_id="3" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:4 %temp_6 = call i16 @gsm_add, i16 %temp, i16 0

]]></Node>
<StgValue><ssdm name="temp_6"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:5 %temp_7 = call i16 @gsm_add, i16 %temp_6, i16 256

]]></Node>
<StgValue><ssdm name="temp_7"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:6 %temp_8 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %temp_7, i32 9, i32 15

]]></Node>
<StgValue><ssdm name="temp_8"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:7 %tmp = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %temp_7, i32 14, i32 15

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry_ifconv:8 %icmp_ln289 = icmp_eq  i2 %tmp, i2 1

]]></Node>
<StgValue><ssdm name="icmp_ln289"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry_ifconv:9 %icmp_ln289_1 = icmp_slt  i7 %temp_8, i7 96

]]></Node>
<StgValue><ssdm name="icmp_ln289_1"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry_ifconv:10 %add_ln289 = add i7 %temp_8, i7 32

]]></Node>
<StgValue><ssdm name="add_ln289"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
entry_ifconv:11 %select_ln289 = select i1 %icmp_ln289, i7 63, i7 0

]]></Node>
<StgValue><ssdm name="select_ln289"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:12 %or_ln289 = or i1 %icmp_ln289, i1 %icmp_ln289_1

]]></Node>
<StgValue><ssdm name="or_ln289"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
entry_ifconv:13 %select_ln289_1 = select i1 %or_ln289, i7 %select_ln289, i7 %add_ln289

]]></Node>
<StgValue><ssdm name="select_ln289_1"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:19 %temp_10 = call i16 @gsm_add, i16 %temp_9, i16 0

]]></Node>
<StgValue><ssdm name="temp_10"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:20 %temp_11 = call i16 @gsm_add, i16 %temp_10, i16 256

]]></Node>
<StgValue><ssdm name="temp_11"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:21 %temp_12 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %temp_11, i32 9, i32 15

]]></Node>
<StgValue><ssdm name="temp_12"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:22 %tmp_4 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %temp_11, i32 14, i32 15

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry_ifconv:23 %icmp_ln290 = icmp_eq  i2 %tmp_4, i2 1

]]></Node>
<StgValue><ssdm name="icmp_ln290"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry_ifconv:24 %icmp_ln290_1 = icmp_slt  i7 %temp_12, i7 96

]]></Node>
<StgValue><ssdm name="icmp_ln290_1"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry_ifconv:25 %add_ln290 = add i7 %temp_12, i7 32

]]></Node>
<StgValue><ssdm name="add_ln290"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
entry_ifconv:26 %select_ln290 = select i1 %icmp_ln290, i7 63, i7 0

]]></Node>
<StgValue><ssdm name="select_ln290"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:27 %or_ln290 = or i1 %icmp_ln290, i1 %icmp_ln290_1

]]></Node>
<StgValue><ssdm name="or_ln290"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
entry_ifconv:28 %select_ln290_1 = select i1 %or_ln290, i7 %select_ln290, i7 %add_ln290

]]></Node>
<StgValue><ssdm name="select_ln290_1"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="3">
<![CDATA[
entry_ifconv:32 %LARc_load_2 = load i3 %LARc_addr_4

]]></Node>
<StgValue><ssdm name="LARc_load_2"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="16" op_1_bw="15" op_2_bw="16">
<![CDATA[
entry_ifconv:33 %temp_13 = call i16 @gsm_mult, i15 20480, i16 %LARc_load_2

]]></Node>
<StgValue><ssdm name="temp_13"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="3">
<![CDATA[
entry_ifconv:47 %LARc_load_3 = load i3 %LARc_addr_5

]]></Node>
<StgValue><ssdm name="LARc_load_3"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="16" op_1_bw="15" op_2_bw="16">
<![CDATA[
entry_ifconv:48 %temp_17 = call i16 @gsm_mult, i15 20480, i16 %LARc_load_3

]]></Node>
<StgValue><ssdm name="temp_17"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:61 %LARc_addr_6 = getelementptr i16 %LARc, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="LARc_addr_6"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="3">
<![CDATA[
entry_ifconv:62 %LARc_load_4 = load i3 %LARc_addr_6

]]></Node>
<StgValue><ssdm name="LARc_load_4"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:76 %LARc_addr_7 = getelementptr i16 %LARc, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="LARc_addr_7"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="3">
<![CDATA[
entry_ifconv:77 %LARc_load_5 = load i3 %LARc_addr_7

]]></Node>
<StgValue><ssdm name="LARc_load_5"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="49" st_id="4" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:34 %temp_14 = call i16 @gsm_add, i16 %temp_13, i16 2048

]]></Node>
<StgValue><ssdm name="temp_14"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:35 %temp_15 = call i16 @gsm_add, i16 %temp_14, i16 256

]]></Node>
<StgValue><ssdm name="temp_15"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:36 %temp_16 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %temp_15, i32 9, i32 15

]]></Node>
<StgValue><ssdm name="temp_16"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:37 %tmp_5 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %temp_15, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry_ifconv:38 %icmp_ln291 = icmp_sgt  i3 %tmp_5, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln291"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry_ifconv:39 %icmp_ln291_1 = icmp_slt  i7 %temp_16, i7 112

]]></Node>
<StgValue><ssdm name="icmp_ln291_1"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry_ifconv:40 %add_ln291 = add i7 %temp_16, i7 16

]]></Node>
<StgValue><ssdm name="add_ln291"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
entry_ifconv:41 %select_ln291 = select i1 %icmp_ln291, i7 31, i7 0

]]></Node>
<StgValue><ssdm name="select_ln291"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:42 %or_ln291 = or i1 %icmp_ln291, i1 %icmp_ln291_1

]]></Node>
<StgValue><ssdm name="or_ln291"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
entry_ifconv:43 %select_ln291_1 = select i1 %or_ln291, i7 %select_ln291, i7 %add_ln291

]]></Node>
<StgValue><ssdm name="select_ln291_1"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:49 %temp_18 = call i16 @gsm_add, i16 %temp_17, i16 62976

]]></Node>
<StgValue><ssdm name="temp_18"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:50 %temp_19 = call i16 @gsm_add, i16 %temp_18, i16 256

]]></Node>
<StgValue><ssdm name="temp_19"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:51 %temp_20 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %temp_19, i32 9, i32 15

]]></Node>
<StgValue><ssdm name="temp_20"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:52 %tmp_6 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %temp_19, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry_ifconv:53 %icmp_ln292 = icmp_sgt  i3 %tmp_6, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln292"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry_ifconv:54 %icmp_ln292_1 = icmp_slt  i7 %temp_20, i7 112

]]></Node>
<StgValue><ssdm name="icmp_ln292_1"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry_ifconv:55 %add_ln292 = add i7 %temp_20, i7 16

]]></Node>
<StgValue><ssdm name="add_ln292"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
entry_ifconv:56 %select_ln292 = select i1 %icmp_ln292, i7 31, i7 0

]]></Node>
<StgValue><ssdm name="select_ln292"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:57 %or_ln292 = or i1 %icmp_ln292, i1 %icmp_ln292_1

]]></Node>
<StgValue><ssdm name="or_ln292"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
entry_ifconv:58 %select_ln292_1 = select i1 %or_ln292, i7 %select_ln292, i7 %add_ln292

]]></Node>
<StgValue><ssdm name="select_ln292_1"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="3">
<![CDATA[
entry_ifconv:62 %LARc_load_4 = load i3 %LARc_addr_6

]]></Node>
<StgValue><ssdm name="LARc_load_4"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="16" op_1_bw="15" op_2_bw="16">
<![CDATA[
entry_ifconv:63 %temp_21 = call i16 @gsm_mult, i15 13964, i16 %LARc_load_4

]]></Node>
<StgValue><ssdm name="temp_21"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="3">
<![CDATA[
entry_ifconv:77 %LARc_load_5 = load i3 %LARc_addr_7

]]></Node>
<StgValue><ssdm name="LARc_load_5"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="16" op_1_bw="15" op_2_bw="16">
<![CDATA[
entry_ifconv:78 %temp_25 = call i16 @gsm_mult, i15 15360, i16 %LARc_load_5

]]></Node>
<StgValue><ssdm name="temp_25"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:91 %LARc_addr_8 = getelementptr i16 %LARc, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="LARc_addr_8"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="3">
<![CDATA[
entry_ifconv:92 %LARc_load_6 = load i3 %LARc_addr_8

]]></Node>
<StgValue><ssdm name="LARc_load_6"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:106 %LARc_addr_9 = getelementptr i16 %LARc, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="LARc_addr_9"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="3">
<![CDATA[
entry_ifconv:107 %LARc_load_7 = load i3 %LARc_addr_9

]]></Node>
<StgValue><ssdm name="LARc_load_7"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="77" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="16" op_0_bw="7">
<![CDATA[
entry_ifconv:14 %zext_ln289 = zext i7 %select_ln289_1

]]></Node>
<StgValue><ssdm name="zext_ln289"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="16" op_1_bw="3" op_2_bw="0">
<![CDATA[
entry_ifconv:15 %store_ln289 = store i16 %zext_ln289, i3 %LARc_addr

]]></Node>
<StgValue><ssdm name="store_ln289"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="7">
<![CDATA[
entry_ifconv:29 %zext_ln290 = zext i7 %select_ln290_1

]]></Node>
<StgValue><ssdm name="zext_ln290"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="16" op_1_bw="3" op_2_bw="0">
<![CDATA[
entry_ifconv:30 %store_ln290 = store i16 %zext_ln290, i3 %LARc_addr_3

]]></Node>
<StgValue><ssdm name="store_ln290"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:64 %temp_22 = call i16 @gsm_add, i16 %temp_21, i16 94

]]></Node>
<StgValue><ssdm name="temp_22"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:65 %temp_23 = call i16 @gsm_add, i16 %temp_22, i16 256

]]></Node>
<StgValue><ssdm name="temp_23"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:66 %temp_24 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %temp_23, i32 9, i32 15

]]></Node>
<StgValue><ssdm name="temp_24"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:67 %tmp_7 = partselect i4 @_ssdm_op_PartSelect.i4.i16.i32.i32, i16 %temp_23, i32 12, i32 15

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:68 %icmp_ln294 = icmp_sgt  i4 %tmp_7, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln294"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry_ifconv:69 %icmp_ln294_1 = icmp_slt  i7 %temp_24, i7 120

]]></Node>
<StgValue><ssdm name="icmp_ln294_1"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry_ifconv:70 %add_ln294 = add i7 %temp_24, i7 8

]]></Node>
<StgValue><ssdm name="add_ln294"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
entry_ifconv:71 %select_ln294 = select i1 %icmp_ln294, i7 15, i7 0

]]></Node>
<StgValue><ssdm name="select_ln294"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:72 %or_ln294 = or i1 %icmp_ln294, i1 %icmp_ln294_1

]]></Node>
<StgValue><ssdm name="or_ln294"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
entry_ifconv:73 %select_ln294_1 = select i1 %or_ln294, i7 %select_ln294, i7 %add_ln294

]]></Node>
<StgValue><ssdm name="select_ln294_1"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:79 %temp_26 = call i16 @gsm_add, i16 %temp_25, i16 63744

]]></Node>
<StgValue><ssdm name="temp_26"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:80 %temp_27 = call i16 @gsm_add, i16 %temp_26, i16 256

]]></Node>
<StgValue><ssdm name="temp_27"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:81 %temp_28 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %temp_27, i32 9, i32 15

]]></Node>
<StgValue><ssdm name="temp_28"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:82 %tmp_8 = partselect i4 @_ssdm_op_PartSelect.i4.i16.i32.i32, i16 %temp_27, i32 12, i32 15

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:83 %icmp_ln295 = icmp_sgt  i4 %tmp_8, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln295"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry_ifconv:84 %icmp_ln295_1 = icmp_slt  i7 %temp_28, i7 120

]]></Node>
<StgValue><ssdm name="icmp_ln295_1"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry_ifconv:85 %add_ln295 = add i7 %temp_28, i7 8

]]></Node>
<StgValue><ssdm name="add_ln295"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
entry_ifconv:86 %select_ln295 = select i1 %icmp_ln295, i7 15, i7 0

]]></Node>
<StgValue><ssdm name="select_ln295"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:87 %or_ln295 = or i1 %icmp_ln295, i1 %icmp_ln295_1

]]></Node>
<StgValue><ssdm name="or_ln295"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
entry_ifconv:88 %select_ln295_1 = select i1 %or_ln295, i7 %select_ln295, i7 %add_ln295

]]></Node>
<StgValue><ssdm name="select_ln295_1"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="3">
<![CDATA[
entry_ifconv:92 %LARc_load_6 = load i3 %LARc_addr_8

]]></Node>
<StgValue><ssdm name="LARc_load_6"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="16" op_1_bw="15" op_2_bw="16">
<![CDATA[
entry_ifconv:93 %temp_29 = call i16 @gsm_mult, i15 8534, i16 %LARc_load_6

]]></Node>
<StgValue><ssdm name="temp_29"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="3">
<![CDATA[
entry_ifconv:107 %LARc_load_7 = load i3 %LARc_addr_9

]]></Node>
<StgValue><ssdm name="LARc_load_7"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="16" op_1_bw="15" op_2_bw="16">
<![CDATA[
entry_ifconv:108 %temp_33 = call i16 @gsm_mult, i15 9036, i16 %LARc_load_7

]]></Node>
<StgValue><ssdm name="temp_33"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="105" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="7">
<![CDATA[
entry_ifconv:44 %zext_ln291 = zext i7 %select_ln291_1

]]></Node>
<StgValue><ssdm name="zext_ln291"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="16" op_1_bw="3" op_2_bw="0">
<![CDATA[
entry_ifconv:45 %store_ln291 = store i16 %zext_ln291, i3 %LARc_addr_4

]]></Node>
<StgValue><ssdm name="store_ln291"/></StgValue>
</operation>

<operation id="107" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="7">
<![CDATA[
entry_ifconv:59 %zext_ln292 = zext i7 %select_ln292_1

]]></Node>
<StgValue><ssdm name="zext_ln292"/></StgValue>
</operation>

<operation id="108" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="16" op_1_bw="3" op_2_bw="0">
<![CDATA[
entry_ifconv:60 %store_ln292 = store i16 %zext_ln292, i3 %LARc_addr_5

]]></Node>
<StgValue><ssdm name="store_ln292"/></StgValue>
</operation>

<operation id="109" st_id="6" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:94 %temp_30 = call i16 @gsm_add, i16 %temp_29, i16 65195

]]></Node>
<StgValue><ssdm name="temp_30"/></StgValue>
</operation>

<operation id="110" st_id="6" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:95 %temp_31 = call i16 @gsm_add, i16 %temp_30, i16 256

]]></Node>
<StgValue><ssdm name="temp_31"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:96 %temp_32 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %temp_31, i32 9, i32 15

]]></Node>
<StgValue><ssdm name="temp_32"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:97 %tmp_9 = partselect i5 @_ssdm_op_PartSelect.i5.i16.i32.i32, i16 %temp_31, i32 11, i32 15

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:98 %icmp_ln296 = icmp_sgt  i5 %tmp_9, i5 0

]]></Node>
<StgValue><ssdm name="icmp_ln296"/></StgValue>
</operation>

<operation id="114" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry_ifconv:99 %icmp_ln296_1 = icmp_slt  i7 %temp_32, i7 124

]]></Node>
<StgValue><ssdm name="icmp_ln296_1"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry_ifconv:100 %add_ln296 = add i7 %temp_32, i7 4

]]></Node>
<StgValue><ssdm name="add_ln296"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
entry_ifconv:101 %select_ln296 = select i1 %icmp_ln296, i7 7, i7 0

]]></Node>
<StgValue><ssdm name="select_ln296"/></StgValue>
</operation>

<operation id="117" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:102 %or_ln296 = or i1 %icmp_ln296, i1 %icmp_ln296_1

]]></Node>
<StgValue><ssdm name="or_ln296"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
entry_ifconv:103 %select_ln296_1 = select i1 %or_ln296, i7 %select_ln296, i7 %add_ln296

]]></Node>
<StgValue><ssdm name="select_ln296_1"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:109 %temp_34 = call i16 @gsm_add, i16 %temp_33, i16 64392

]]></Node>
<StgValue><ssdm name="temp_34"/></StgValue>
</operation>

<operation id="120" st_id="6" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:110 %temp_35 = call i16 @gsm_add, i16 %temp_34, i16 256

]]></Node>
<StgValue><ssdm name="temp_35"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:111 %temp_36 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %temp_35, i32 9, i32 15

]]></Node>
<StgValue><ssdm name="temp_36"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:112 %tmp_10 = partselect i5 @_ssdm_op_PartSelect.i5.i16.i32.i32, i16 %temp_35, i32 11, i32 15

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:113 %icmp_ln297 = icmp_sgt  i5 %tmp_10, i5 0

]]></Node>
<StgValue><ssdm name="icmp_ln297"/></StgValue>
</operation>

<operation id="124" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry_ifconv:114 %icmp_ln297_1 = icmp_slt  i7 %temp_36, i7 124

]]></Node>
<StgValue><ssdm name="icmp_ln297_1"/></StgValue>
</operation>

<operation id="125" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry_ifconv:115 %add_ln297 = add i7 %temp_36, i7 4

]]></Node>
<StgValue><ssdm name="add_ln297"/></StgValue>
</operation>

<operation id="126" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
entry_ifconv:116 %select_ln297 = select i1 %icmp_ln297, i7 7, i7 0

]]></Node>
<StgValue><ssdm name="select_ln297"/></StgValue>
</operation>

<operation id="127" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:117 %or_ln297 = or i1 %icmp_ln297, i1 %icmp_ln297_1

]]></Node>
<StgValue><ssdm name="or_ln297"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
entry_ifconv:118 %select_ln297_1 = select i1 %or_ln297, i7 %select_ln297, i7 %add_ln297

]]></Node>
<StgValue><ssdm name="select_ln297_1"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="129" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="7">
<![CDATA[
entry_ifconv:74 %zext_ln294 = zext i7 %select_ln294_1

]]></Node>
<StgValue><ssdm name="zext_ln294"/></StgValue>
</operation>

<operation id="130" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="16" op_1_bw="3" op_2_bw="0">
<![CDATA[
entry_ifconv:75 %store_ln294 = store i16 %zext_ln294, i3 %LARc_addr_6

]]></Node>
<StgValue><ssdm name="store_ln294"/></StgValue>
</operation>

<operation id="131" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="7">
<![CDATA[
entry_ifconv:89 %zext_ln295 = zext i7 %select_ln295_1

]]></Node>
<StgValue><ssdm name="zext_ln295"/></StgValue>
</operation>

<operation id="132" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="16" op_1_bw="3" op_2_bw="0">
<![CDATA[
entry_ifconv:90 %store_ln295 = store i16 %zext_ln295, i3 %LARc_addr_7

]]></Node>
<StgValue><ssdm name="store_ln295"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="133" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %LARc, void @empty_9, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="134" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="7">
<![CDATA[
entry_ifconv:104 %zext_ln296 = zext i7 %select_ln296_1

]]></Node>
<StgValue><ssdm name="zext_ln296"/></StgValue>
</operation>

<operation id="135" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="16" op_1_bw="3" op_2_bw="0">
<![CDATA[
entry_ifconv:105 %store_ln296 = store i16 %zext_ln296, i3 %LARc_addr_8

]]></Node>
<StgValue><ssdm name="store_ln296"/></StgValue>
</operation>

<operation id="136" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="7">
<![CDATA[
entry_ifconv:119 %zext_ln297 = zext i7 %select_ln297_1

]]></Node>
<StgValue><ssdm name="zext_ln297"/></StgValue>
</operation>

<operation id="137" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="16" op_1_bw="3" op_2_bw="0">
<![CDATA[
entry_ifconv:120 %store_ln297 = store i16 %zext_ln297, i3 %LARc_addr_9

]]></Node>
<StgValue><ssdm name="store_ln297"/></StgValue>
</operation>

<operation id="138" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0">
<![CDATA[
entry_ifconv:121 %ret_ln300 = ret

]]></Node>
<StgValue><ssdm name="ret_ln300"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
