ncverilog(64): 15.20-s085: (c) Copyright 1995-2020 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s085: Started on Nov 20, 2021 at 11:16:30 IST
ncverilog
	+access+rw
	halfadder_tb.v
	halfadder.v
file: halfadder_tb.v
	module worklib.main:v
		errors: 0, warnings: 0
	Total errors/warnings found outside modules and primitives:
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.main:v <0x6e901127>
			streams:   4, words:  4244
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		             Instances  Unique
		Modules:             2       2
		Primitives:          2       2
		Registers:           2       2
		Scalar wires:        2       -
		Always blocks:       1       1
		Initial blocks:      1       1
		Pseudo assignments:  2       2
	Writing initial simulation snapshot: worklib.main:v
Loading snapshot worklib.main:v .................... Done
ncsim> source /tools/cadence/INCISIVE/15.20.085/tools/inca/files/ncsimrc
ncsim> run
time=                   0:0 + 0 = 0, carry = 0

time=                   5:0 + 1 = 1, carry = 0

time=                  15:1 + 1 = 0, carry = 1

Simulation complete via $finish(1) at time 20 NS + 0
./halfadder_tb.v:23 			$finish;
ncsim> exit
TOOL:	ncverilog	15.20-s085: Exiting on Nov 20, 2021 at 11:16:31 IST  (total: 00:00:01)
