// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See Vrtlsim_shim.h for the primary calling header

#include "Vrtlsim_shim__pch.h"
#include "Vrtlsim_shim_VX_pe_switch__pi45.h"

extern const VlWide<10>/*319:0*/ Vrtlsim_shim__ConstPool__CONST_h3c6d891d_0;

VL_ATTR_COLD void Vrtlsim_shim_VX_pe_switch__pi45___eval_initial__TOP__rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch(Vrtlsim_shim_VX_pe_switch__pi45* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vrtlsim_shim__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+                    Vrtlsim_shim_VX_pe_switch__pi45___eval_initial__TOP__rtlsim_shim__DOT__vortex__DOT__g_clusters__BRA__0__KET____DOT__cluster__DOT__g_sockets__BRA__0__KET____DOT__socket__DOT__g_cores__BRA__0__KET____DOT__core__DOT__execute__DOT__sfu_unit__DOT__pe_switch\n"); );
    // Init
    VlWide<10>/*319:0*/ __Vtemp_1;
    // Body
    VL_RAND_RESET_W(308, __Vtemp_1);
    vlSelf->rsp_arb__DOT____Vxrand_h62f19b90__0[0U] 
        = (Vrtlsim_shim__ConstPool__CONST_h3c6d891d_0[0U] 
           & __Vtemp_1[0U]);
    vlSelf->rsp_arb__DOT____Vxrand_h62f19b90__0[1U] 
        = (Vrtlsim_shim__ConstPool__CONST_h3c6d891d_0[1U] 
           & __Vtemp_1[1U]);
    vlSelf->rsp_arb__DOT____Vxrand_h62f19b90__0[2U] 
        = (Vrtlsim_shim__ConstPool__CONST_h3c6d891d_0[2U] 
           & __Vtemp_1[2U]);
    vlSelf->rsp_arb__DOT____Vxrand_h62f19b90__0[3U] 
        = (Vrtlsim_shim__ConstPool__CONST_h3c6d891d_0[3U] 
           & __Vtemp_1[3U]);
    vlSelf->rsp_arb__DOT____Vxrand_h62f19b90__0[4U] 
        = (Vrtlsim_shim__ConstPool__CONST_h3c6d891d_0[4U] 
           & __Vtemp_1[4U]);
    vlSelf->rsp_arb__DOT____Vxrand_h62f19b90__0[5U] 
        = (Vrtlsim_shim__ConstPool__CONST_h3c6d891d_0[5U] 
           & __Vtemp_1[5U]);
    vlSelf->rsp_arb__DOT____Vxrand_h62f19b90__0[6U] 
        = (Vrtlsim_shim__ConstPool__CONST_h3c6d891d_0[6U] 
           & __Vtemp_1[6U]);
    vlSelf->rsp_arb__DOT____Vxrand_h62f19b90__0[7U] 
        = (Vrtlsim_shim__ConstPool__CONST_h3c6d891d_0[7U] 
           & __Vtemp_1[7U]);
    vlSelf->rsp_arb__DOT____Vxrand_h62f19b90__0[8U] 
        = (Vrtlsim_shim__ConstPool__CONST_h3c6d891d_0[8U] 
           & __Vtemp_1[8U]);
    vlSelf->rsp_arb__DOT____Vxrand_h62f19b90__0[9U] 
        = (Vrtlsim_shim__ConstPool__CONST_h3c6d891d_0[9U] 
           & __Vtemp_1[9U]);
}

VL_ATTR_COLD void Vrtlsim_shim_VX_pe_switch__pi45___ctor_var_reset(Vrtlsim_shim_VX_pe_switch__pi45* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vrtlsim_shim__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+                    Vrtlsim_shim_VX_pe_switch__pi45___ctor_var_reset\n"); );
    // Body
    vlSelf->clk = VL_RAND_RESET_I(1);
    vlSelf->reset = VL_RAND_RESET_I(1);
    vlSelf->pe_sel = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pe_req_valid = VL_RAND_RESET_I(2);
    vlSelf->__PVT__pe_req_ready = VL_RAND_RESET_I(2);
    vlSelf->__PVT__pe_rsp_valid = VL_RAND_RESET_I(2);
    VL_RAND_RESET_W(616, vlSelf->__PVT__pe_rsp_data);
    vlSelf->__PVT__pe_rsp_ready = VL_RAND_RESET_I(2);
    VL_RAND_RESET_W(308, vlSelf->rsp_arb__DOT____Vxrand_h62f19b90__0);
    vlSelf->__PVT__rsp_arb__DOT__g_input_select__DOT__g_arbiter__DOT__arb_onehot = VL_RAND_RESET_I(2);
    VL_RAND_RESET_W(309, vlSelf->rsp_arb__DOT____Vcellinp__g_input_select__DOT__g_arbiter__DOT__g_out_buf__BRA__0__KET____DOT__out_buf__data_in);
    vlSelf->__PVT__rsp_arb__DOT__g_input_select__DOT__g_arbiter__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__masked_pri_reqs = VL_RAND_RESET_I(2);
    vlSelf->__PVT__rsp_arb__DOT__g_input_select__DOT__g_arbiter__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__unmasked_pri_reqs = VL_RAND_RESET_I(2);
    vlSelf->__PVT__rsp_arb__DOT__g_input_select__DOT__g_arbiter__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__reqs_mask = VL_RAND_RESET_I(2);
    vlSelf->__PVT__rsp_arb__DOT__g_input_select__DOT__g_arbiter__DOT__arbiter__DOT__g_round_robin__DOT__rr_arbiter__DOT__g_model1__DOT__masked_reqs = VL_RAND_RESET_I(2);
    VL_RAND_RESET_W(309, vlSelf->__PVT__rsp_arb__DOT__g_input_select__DOT__g_arbiter__DOT__g_out_buf__BRA__0__KET____DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_buffer__DOT__data_out_r);
    VL_RAND_RESET_W(309, vlSelf->__PVT__rsp_arb__DOT__g_input_select__DOT__g_arbiter__DOT__g_out_buf__BRA__0__KET____DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_buffer__DOT__buffer_r);
    vlSelf->__PVT__rsp_arb__DOT__g_input_select__DOT__g_arbiter__DOT__g_out_buf__BRA__0__KET____DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_buffer__DOT__valid_out_r = VL_RAND_RESET_I(1);
    vlSelf->__PVT__rsp_arb__DOT__g_input_select__DOT__g_arbiter__DOT__g_out_buf__BRA__0__KET____DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_buffer__DOT__valid_in_r = VL_RAND_RESET_I(1);
    vlSelf->__PVT__rsp_arb__DOT__g_input_select__DOT__g_arbiter__DOT__g_out_buf__BRA__0__KET____DOT__out_buf__DOT__g_eb2__DOT__stream_buffer__DOT__g_buffer__DOT__flow_out = VL_RAND_RESET_I(1);
}
