<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="AVR.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="ALU.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ALU.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ALU.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ALU.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALUAddBlock.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ALUAddBlock.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ALUAddBlock.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALUFBlock.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ALUFBlock.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ALUFBlock.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALUMulBlock.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ALUMulBlock.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ALUMulBlock.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ALUMulBlock_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALUMulBlock_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALUShiftBlock.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ALUShiftBlock.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ALUShiftBlock.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALUStatus.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ALUStatus.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ALUStatus.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ALUStatus_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALUStatus_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU_TEST.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ALU_TEST.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ALU_TEST.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="AVRControl.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="AVRControl.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="AVRControl.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="AVRControl_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="AVRRegisters.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="AVRRegisters.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="AVRRegisters.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="AVRRegisters_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="REG_TEST.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="REG_TEST.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="REG_TEST.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="REG_TEST_TB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="REG_TEST_TB_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="REG_TEST_TB_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1422316088" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1422316088">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1422589731" xil_pn:in_ck="-2582340011197806115" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1422589731">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="ALUAddBlock.vhd"/>
      <outfile xil_pn:name="ALUCommands.vhd"/>
      <outfile xil_pn:name="ALUFBlock.vhd"/>
      <outfile xil_pn:name="ALUMulBlock.vhd"/>
      <outfile xil_pn:name="ALUShiftBlock.vhd"/>
      <outfile xil_pn:name="ALUStatus.vhd"/>
      <outfile xil_pn:name="ALUTest.vhd"/>
      <outfile xil_pn:name="ALUTestBench.vhd"/>
      <outfile xil_pn:name="ALU_TEST_TB.vhd"/>
      <outfile xil_pn:name="AVRControl.vhd"/>
      <outfile xil_pn:name="AVRRegisters.vhd"/>
      <outfile xil_pn:name="REG_TEST_TB.vhd"/>
      <outfile xil_pn:name="RegTest.vhd"/>
      <outfile xil_pn:name="opcodes.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1422589640" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-5660481985934967968" xil_pn:start_ts="1422589640">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1422589640" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="2847798452075331938" xil_pn:start_ts="1422589640">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1422589640" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="4843947286757330838" xil_pn:start_ts="1422589640">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1422589731" xil_pn:in_ck="-2582340011197806115" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1422589731">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="ALUAddBlock.vhd"/>
      <outfile xil_pn:name="ALUCommands.vhd"/>
      <outfile xil_pn:name="ALUFBlock.vhd"/>
      <outfile xil_pn:name="ALUMulBlock.vhd"/>
      <outfile xil_pn:name="ALUShiftBlock.vhd"/>
      <outfile xil_pn:name="ALUStatus.vhd"/>
      <outfile xil_pn:name="ALUTest.vhd"/>
      <outfile xil_pn:name="ALUTestBench.vhd"/>
      <outfile xil_pn:name="ALU_TEST_TB.vhd"/>
      <outfile xil_pn:name="AVRControl.vhd"/>
      <outfile xil_pn:name="AVRRegisters.vhd"/>
      <outfile xil_pn:name="REG_TEST_TB.vhd"/>
      <outfile xil_pn:name="RegTest.vhd"/>
      <outfile xil_pn:name="opcodes.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1422589733" xil_pn:in_ck="-2582340011197806115" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="4276927037886107929" xil_pn:start_ts="1422589731">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1422316096" xil_pn:in_ck="2054571114405761824" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="6942639812640200647" xil_pn:start_ts="1422316095">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForced"/>
      <outfile xil_pn:name="REG_TEST_TB_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
    </transform>
  </transforms>

</generated_project>
