{
    "DESIGN_NAME"  : "CONV_ACC",
     "VERILOG_FILES":[      "/home/cucai2001/PE/CNN_acc_3x3/CONV_ACC.v"],
 			"VERILOG_FILES":[		 "/home/cucai2001/PE/CNN_acc_3x3/WRITE_BACK.v"],
 				"VERILOG_FILES":[	 "/home/cucai2001/PE/CNN_acc_3x3/IFM_BUFF.v"],
 					"VERILOG_FILES":[ "/home/cucai2001/PE/CNN_acc_3x3/PE.v"],
 					 "VERILOG_FILES":["/home/cucai2001/PE/CNN_acc_3x3/PE_FSM.v"],
 					 "VERILOG_FILES":["/home/cucai2001/PE/CNN_acc_3x3/PSUM_ADD.v"],
 					 "VERILOG_FILES":["/home/cucai2001/PE/CNN_acc_3x3/PSUM_BUFF.v"],
 					 "VERILOG_FILES":["/home/cucai2001/PE/CNN_acc_3x3/SYNCH_FIFO.v"],
					 "VERILOG_FILES":["/home/cucai2001/PE/CNN_acc_3x3/WGT_BUFF.v "
		],
    "CLOCK_PERIOD": 4.3,
    "CLOCK_PORT": "clk",
    "BASE_SDC_FILE": "dir::CONV_ACC.sdc",
    "io_delay_constraint": 0.25,
    "FP_SIZING": "absolute",
    "DIE_AREA": "0 0 1000 1000",
    "PL_TARGET_DENSITY": 0.5,
    "DESIGN_IS_CORE": true,
    "FP_PDN_IRDROP": 1,
    "FP_PDN_VPITCH": 15,
    "FP_PDN_HPITCH": 20,
	  "FP_PDN_HORIZONTAL_HALO": 5,
	  "FP_PDN_VERTICAL_HALO": 5,
    "MAGIC_DRC_USE_GDS": true,
    "RUN_LINTER": 0,
    "GLB_RESIZER_TIMING_OPTIMIZATIONS": 0
}
