>>> Opening project: build-B200//b200.xise
Changed current working directory to the project directory:
"/home/thompsonlab/Documents/fpga/usrp3/top/b200/build-B200" 
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/axi/axi_chdr_header_trigger.v"
   into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/axi/axi_chdr_test_pattern.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/axi/axi_dma_fifo.v" into library
   work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/axi/axi_dma_master.v" into
   library work
INFO:ProjectMgmt - Include file found:
   '/home/thompsonlab/Documents/fpga/usrp3/lib/axi/axi_defs.v' in file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/axi/axi_dma_master.v" line 5
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/axi/axi_embed_tlast.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/axi/axi_extract_tlast.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/axi/axi_fast_extract_tlast.v"
   into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/axi/axi_fast_fifo.v" into library
   work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/axi/axi_to_strobed.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/axi/strobed_to_axi.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/control/ad5662_auto_spi.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/control/arb_qualify_master.v"
   into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/control/axi_crossbar.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/control/axi_fifo_header.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/control/axi_forwarding_cam.v"
   into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/control/axi_setting_reg.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/control/axi_slave_mux.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/control/axi_test_vfifo.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/control/bin2gray.v" into library
   work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/control/binary_encoder.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/control/dram_2port.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/control/filter_bad_sid.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/control/gpio_atr.v" into library
   work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/control/gpio_atr_io.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/control/gray2bin.v" into library
   work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/control/por_gen.v" into library
   work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/control/priority_encoder.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/control/priority_encoder_one_hot.
   v" into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/control/radio_ctrl_proc.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/control/ram_2port.v" into library
   work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/control/reset_sync.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/control/s7_icap_wb.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/control/serial_to_settings.v"
   into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/control/setting_reg.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/control/settings_bus_crossclock.v
   " into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/control/settings_bus_mux.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/control/settings_bus_mux_crossclo
   ck.v" into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/control/settings_bus_timed_fifo.v
   " into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/control/simple_i2c_core.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/control/simple_spi_core.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/control/synchronizer.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/control/synchronizer_impl.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/control/user_settings.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/control_200/cvita_uart.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/acc.v" into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/add2.v" into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/add2_and_clip.v" into library
   work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/add2_and_clip_reg.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/add2_and_round.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/add2_and_round_reg.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/add2_reg.v" into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/add_then_mac.v" into library
   work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/cic_dec_shifter.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/cic_decim.v" into library
   work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/cic_int_shifter.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/cic_interp.v" into library
   work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/cic_strober.v" into library
   work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/clip.v" into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/clip_reg.v" into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/cordic_stage.v" into library
   work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/cordic_z24.v" into library
   work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/ddc_chain.v" into library
   work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/duc_chain.v" into library
   work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/hb47_int.v" into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/hb_dec.v" into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/hb_interp.v" into library
   work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/round.v" into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/round_reg.v" into library
   work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/round_sd.v" into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/rx_dcoffset.v" into library
   work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/rx_frontend.v" into library
   work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/sign_extend.v" into library
   work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/small_hb_dec.v" into library
   work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/small_hb_int.v" into library
   work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/srl.v" into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/tx_frontend.v" into library
   work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/fifo/axi_demux.v" into library
   work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/fifo/axi_demux4.v" into library
   work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/fifo/axi_demux8.v" into library
   work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/fifo/axi_fifo.v" into library
   work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/fifo/axi_fifo32_to_fifo64.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/fifo/axi_fifo64_to_fifo32.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/fifo/axi_fifo_2clk.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/fifo/axi_fifo_2clk_cascade.v"
   into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/fifo/axi_fifo_bram.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/fifo/axi_fifo_cascade.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/fifo/axi_fifo_flop.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/fifo/axi_fifo_flop2.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/fifo/axi_fifo_short.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/fifo/axi_filter_mux4.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/fifo/axi_loopback.v" into library
   work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/fifo/axi_mux.v" into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/fifo/axi_mux4.v" into library
   work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/fifo/axi_mux8.v" into library
   work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/fifo/axi_mux_select.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/fifo/axi_packet_gate.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/fifo/monitor_axi_fifo.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/fifo/shortfifo.v" into library
   work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/fifo_200/axi_fifo_legacy.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/gpif2/fifo64_to_gpif2.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/gpif2/gpif2_error_checker.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/gpif2/gpif2_slave_fifo32.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/gpif2/gpif2_to_fifo64.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/io_cap_gen/cat_input_lvds.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/io_cap_gen/cat_io_lvds.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/io_cap_gen/cat_output_lvds.v"
   into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/io_cap_gen/catcap_ddr_cmos.v"
   into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/io_cap_gen/catcodec_ddr_cmos.v"
   into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/io_cap_gen/catgen_ddr_cmos.v"
   into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/packet_proc/axis_packet_debug.v"
   into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/packet_proc/chdr_eth_framer.v"
   into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/packet_proc/cvita_chunker.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/packet_proc/cvita_dechunker.v"
   into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/packet_proc/cvita_dest_lookup.v"
   into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/packet_proc/cvita_insert_tlast.v"
   into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/packet_proc/cvita_packet_debug.v"
   into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/packet_proc/eth_dispatch.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/packet_proc/eth_interface.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/packet_proc/fix_short_packet.v"
   into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/packet_proc/ip_hdr_checksum.v"
   into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/packet_proc/source_flow_control.v
   " into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/packet_proc/vita_eth_framer.v"
   into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/packet_proc_200/cvita_dest_lookup
   _legacy.v" into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/packet_proc_200/source_flow_contr
   ol_legacy.v" into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/radio_200/radio_legacy.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/timing/pps_generator.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/timing/pps_synchronizer.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/timing/time_compare.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/timing/timekeeper.v" into library
   work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/vita/flow_control_responder.v"
   into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/vita/packet_error_responder.v"
   into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/vita_200/chdr_12sc_to_16sc.v"
   into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/vita_200/chdr_16s_to_32f.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/vita_200/chdr_16s_to_8s.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/vita_200/chdr_16sc_to_12sc.v"
   into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/vita_200/chdr_16sc_to_32f.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/vita_200/chdr_16sc_to_8sc.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/vita_200/chdr_16sc_to_xxxx_chain.
   v" into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/vita_200/chdr_32f_to_16s.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/vita_200/chdr_32f_to_16sc.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/vita_200/chdr_8s_to_16s.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/vita_200/chdr_8sc_to_16sc.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/vita_200/chdr_xxxx_to_16sc_chain.
   v" into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/vita_200/context_packet_gen.v"
   into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/vita_200/float_to_iq.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/vita_200/iq_to_float.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/vita_200/new_rx_control.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/vita_200/new_rx_framer.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/vita_200/new_tx_control.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/vita_200/new_tx_deframer.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/vita_200/trigger_context_pkt.v"
   into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/vita_200/tx_responder.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/vita_200/xxf_to_xxs.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/vita_200/xxs_to_xxf.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/wishbone/axi_stream_to_wb.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/wishbone/i2c_master_bit_ctrl.v"
   into library work
INFO:ProjectMgmt - Include file found:
   '/home/thompsonlab/Documents/fpga/usrp3/lib/wishbone/i2c_master_defines.v' in
   file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/wishbone/i2c_master_bit_ctrl.v"
   line 131
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/wishbone/i2c_master_byte_ctrl.v"
   into library work
INFO:ProjectMgmt - Include file found:
   '/home/thompsonlab/Documents/fpga/usrp3/lib/wishbone/i2c_master_defines.v' in
   file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/wishbone/i2c_master_byte_ctrl.v"
   line 73
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/wishbone/i2c_master_top.v" into
   library work
INFO:ProjectMgmt - Include file found:
   '/home/thompsonlab/Documents/fpga/usrp3/lib/wishbone/i2c_master_defines.v' in
   file "/home/thompsonlab/Documents/fpga/usrp3/lib/wishbone/i2c_master_top.v"
   line 77
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/wishbone/settings_bus.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/wishbone/settings_readback.v"
   into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/wishbone/simple_uart.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/wishbone/simple_uart_rx.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/wishbone/simple_uart_tx.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/wishbone/wb_1master.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/top/b200/S6CLK2PIN.v" into library
   work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/top/b200/b200.v" into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/top/b200/b200_core.v" into library
   work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/top/b200/b200_io.v" into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/top/b200/coregen/b200_clk_gen.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/top/b200/coregen/chipscope_icon.v"
   into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/top/b200/coregen/chipscope_ila_128.v"
   into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/top/b200/coregen/chipscope_ila_256.v"
   into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/top/b200/coregen/chipscope_ila_32.v"
   into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/top/b200/output.v" into library work
ERROR:HDLCompiler:806 -
   "/home/thompsonlab/Documents/fpga/usrp3/top/b200/output.v" Line 1: Syntax
   error near "output".
ERROR:ProjectMgmt - 1 error(s) found while parsing design hierarchy.
WARNING:ProjectMgmt - Duplicate Design Unit 'chipscope_ila_32' found in library
   'work'
WARNING:ProjectMgmt -   
   "/home/thompsonlab/Documents/fpga/usrp3/top/b200/coregen/chipscope_ila_32.xco
   " line 0 (active)
WARNING:ProjectMgmt -   
   "/home/thompsonlab/Documents/fpga/usrp3/top/b200/coregen/chipscope_ila_32.v"
   line 21 
WARNING:ProjectMgmt - Duplicate Design Unit 'chipscope_icon' found in library
   'work'
WARNING:ProjectMgmt -   
   "/home/thompsonlab/Documents/fpga/usrp3/top/b200/coregen/chipscope_icon.xco"
   line 0 (active)
WARNING:ProjectMgmt -   
   "/home/thompsonlab/Documents/fpga/usrp3/top/b200/coregen/chipscope_icon.v"
   line 21 
WARNING:ProjectMgmt - Duplicate Design Unit 'chipscope_ila_256' found in library
   'work'
WARNING:ProjectMgmt -   
   "/home/thompsonlab/Documents/fpga/usrp3/top/b200/coregen/chipscope_ila_256.xc
   o" line 0 (active)
WARNING:ProjectMgmt -   
   "/home/thompsonlab/Documents/fpga/usrp3/top/b200/coregen/chipscope_ila_256.v"
   line 21 
WARNING:ProjectMgmt - Duplicate Design Unit 'chipscope_ila_128' found in library
   'work'
WARNING:ProjectMgmt -   
   "/home/thompsonlab/Documents/fpga/usrp3/top/b200/coregen/chipscope_ila_128.xc
   o" line 0 (active)
WARNING:ProjectMgmt -   
   "/home/thompsonlab/Documents/fpga/usrp3/top/b200/coregen/chipscope_ila_128.v"
   line 21 
>>> Running Process: Generate Programming File

Started : "Translate".
Running ngdbuild...
Command Line: ngdbuild -intstyle ise -dd _ngo -sd ../coregen -sd ../coregen_dsp -sd ../../../coregen -nt timestamp -uc /home/thompsonlab/Documents/fpga/usrp3/top/b200/b200.ucf -uc /home/thompsonlab/Documents/fpga/usrp3/top/b200/timing.ucf -p xc6slx75-fgg484-3 b200.ngc b200.ngd

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -intstyle
ise -dd _ngo -sd ../coregen -sd ../coregen_dsp -sd ../../../coregen -nt
timestamp -uc /home/thompsonlab/Documents/fpga/usrp3/top/b200/b200.ucf -uc
/home/thompsonlab/Documents/fpga/usrp3/top/b200/timing.ucf -p xc6slx75-fgg484-3
b200.ngc b200.ngd

Reading NGO file
"/home/thompsonlab/Documents/fpga/usrp3/top/b200/build-B200/b200.ngc" ...
Loading design module "../coregen/fifo_short_2clk.ngc"...
Loading design module "../coregen/fifo_4k_2clk.ngc"...
Loading design module "../coregen_dsp/hbdec1.ngc"...
Loading design module "../coregen_dsp/hbdec2.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file
"/home/thompsonlab/Documents/fpga/usrp3/top/b200/b200.ucf" ...
Annotating constraints to design from ucf file
"/home/thompsonlab/Documents/fpga/usrp3/top/b200/timing.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...








Done...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'b200_core/radio_0/ddc_chain/new_hb.hbdec1/blk00000003/blk00000023' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'b200_core/radio_0/ddc_chain/new_hb.hbdec1/blk00000003/blk00000027' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'b200_core/radio_0/ddc_chain/new_hb.hbdec1/blk00000003/blk000000b3' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'b200_core/radio_0/ddc_chain/new_hb.hbdec1/blk00000003/blk000000b5' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'b200_core/radio_0/ddc_chain/new_hb.hbdec2/blk00000003/blk00000020' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'b200_core/radio_0/ddc_chain/new_hb.hbdec2/blk00000003/blk00000024' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'b200_core/radio_0/ddc_chain/new_hb.hbdec2/blk00000003/blk000000b1' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'b200_core/radio_0/ddc_chain/new_hb.hbdec2/blk00000003/blk000000b2' has
   unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   8

Writing NGD file "b200.ngd" ...
Total REAL time to NGDBUILD completion:  21 sec
Total CPU time to NGDBUILD completion:   21 sec

Writing NGDBUILD log file "b200.bld"...

NGDBUILD done.

Process "Translate" completed successfully

Started : "Map".
Running map...
Command Line: map -intstyle ise -p xc6slx75-fgg484-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -detail -ir off -ignore_keep_hierarchy -pr off -lc off -power off -o b200_map.ncd b200.ngd b200.pcf
Using target part "6slx75fgg484-3".
Mapping design into LUTs...
WARNING:MapLib:701 - Signal fx3_miso connected to top level port fx3_miso has
   been removed.
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 1 mins 3 secs 
Total CPU  time at the beginning of Placer: 1 mins 3 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:7928e861) REAL time: 1 mins 10 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:7928e861) REAL time: 1 mins 12 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:7928e861) REAL time: 1 mins 12 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:a95a4c94) REAL time: 2 mins 3 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:a95a4c94) REAL time: 2 mins 3 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:a95a4c94) REAL time: 2 mins 3 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:a95a4c94) REAL time: 2 mins 3 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:a95a4c94) REAL time: 2 mins 3 secs 

Phase 9.8  Global Placement
...................................
..........................................................................................................................................................
.......................................................................................................................................................................
......................................................................................................................................................................................
.........................................................................
Phase 9.8  Global Placement (Checksum:df7fce6e) REAL time: 5 mins 15 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:df7fce6e) REAL time: 5 mins 16 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:56d281d9) REAL time: 5 mins 52 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:56d281d9) REAL time: 5 mins 53 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:8e60ee96) REAL time: 5 mins 54 secs 

Total REAL time to Placer completion: 5 mins 55 secs 
Total CPU  time to Placer completion: 5 mins 55 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   64
Slice Logic Utilization:
  Number of Slice Registers:                17,653 out of  93,296   18%
    Number used as Flip Flops:              17,615
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               38
  Number of Slice LUTs:                     17,365 out of  46,648   37%
    Number used as logic:                   13,594 out of  46,648   29%
      Number using O6 output only:           9,976
      Number using O5 output only:             691
      Number using O5 and O6:                2,927
      Number used as ROM:                        0
    Number used as Memory:                   3,273 out of  11,072   29%
      Number used as Dual Port RAM:            544
        Number using O6 output only:            44
        Number using O5 output only:            11
        Number using O5 and O6:                489
      Number used as Single Port RAM:            0
      Number used as Shift Register:         2,729
        Number using O6 output only:         2,015
        Number using O5 output only:             0
        Number using O5 and O6:                714
    Number used exclusively as route-thrus:    498
      Number with same-slice register load:    443
      Number with same-slice carry load:        55
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 6,091 out of  11,662   52%
  Number of MUXCYs used:                     7,544 out of  23,324   32%
  Number of LUT Flip Flop pairs used:       20,456
    Number with an unused Flip Flop:         4,720 out of  20,456   23%
    Number with an unused LUT:               3,091 out of  20,456   15%
    Number of fully used LUT-FF pairs:      12,645 out of  20,456   61%
    Number of unique control sets:             488
    Number of slice register sites lost
      to control set restrictions:           1,581 out of  93,296    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                       170 out of     280   60%
    Number of LOCed IOBs:                      170 out of     170  100%
    IOB Flip Flops:                            160

Specific Feature Utilization:
  Number of RAMB16BWERs:                       140 out of     172   81%
  Number of RAMB8BWERs:                          7 out of     344    2%
  Number of BUFIO2/BUFIO2_2CLKs:                 5 out of      32   15%
    Number used as BUFIO2s:                      4
    Number used as BUFIO2_2CLKs:                 1
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             1 out of      32    3%
    Number used as BUFIO2FBs:                    1
    Number used as BUFIO2FB_2CLKs:               0
  Number of BUFG/BUFGMUXs:                       4 out of      16   25%
    Number used as BUFGs:                        3
    Number used as BUFGMUX:                      1
  Number of DCM/DCM_CLKGENs:                     1 out of      12    8%
    Number used as DCMs:                         1
    Number used as DCM_CLKGENs:                  0
  Number of ILOGIC2/ISERDES2s:                  49 out of     442   11%
    Number used as ILOGIC2s:                    49
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         2 out of     442    1%
    Number used as IODELAY2s:                    2
    Number used as IODRP2s:                      0
    Number used as IODRP2_MCBs:                  0
  Number of OLOGIC2/OSERDES2s:                  77 out of     442   17%
    Number used as OLOGIC2s:                    77
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     384    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                           76 out of     132   57%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       4    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            0 out of       6    0%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

Average Fanout of Non-Clock Nets:                3.71

Peak Memory Usage:  1442 MB
Total REAL time to MAP completion:  6 mins 7 secs 
Total CPU time to MAP completion:   6 mins 7 secs 

Mapping completed.
See MAP report file "b200_map.mrp" for details.

Process "Map" completed successfully

Started : "Place & Route".
Running par...
Command Line: par -w -intstyle ise -ol high -mt off b200_map.ncd b200.ncd b200.pcf



Constraints file: b200.pcf.
Loading device for application Rf_Device from file '6slx75.nph' in environment /opt/Xilinx/14.7/ISE_DS/ISE/.
   "b200" is an NCD, version 3.2, device xc6slx75, package fgg484, speed -3

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.23 2013-10-13".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                17,653 out of  93,296   18%
    Number used as Flip Flops:              17,615
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               38
  Number of Slice LUTs:                     17,365 out of  46,648   37%
    Number used as logic:                   13,594 out of  46,648   29%
      Number using O6 output only:           9,976
      Number using O5 output only:             691
      Number using O5 and O6:                2,927
      Number used as ROM:                        0
    Number used as Memory:                   3,273 out of  11,072   29%
      Number used as Dual Port RAM:            544
        Number using O6 output only:            44
        Number using O5 output only:            11
        Number using O5 and O6:                489
      Number used as Single Port RAM:            0
      Number used as Shift Register:         2,729
        Number using O6 output only:         2,015
        Number using O5 output only:             0
        Number using O5 and O6:                714
    Number used exclusively as route-thrus:    498
      Number with same-slice register load:    443
      Number with same-slice carry load:        55
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 6,091 out of  11,662   52%
  Number of MUXCYs used:                     7,544 out of  23,324   32%
  Number of LUT Flip Flop pairs used:       20,456
    Number with an unused Flip Flop:         4,720 out of  20,456   23%
    Number with an unused LUT:               3,091 out of  20,456   15%
    Number of fully used LUT-FF pairs:      12,645 out of  20,456   61%
    Number of slice register sites lost
      to control set restrictions:               0 out of  93,296    0%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                       170 out of     280   60%
    Number of LOCed IOBs:                      170 out of     170  100%
    IOB Flip Flops:                            160

Specific Feature Utilization:
  Number of RAMB16BWERs:                       140 out of     172   81%
  Number of RAMB8BWERs:                          7 out of     344    2%
  Number of BUFIO2/BUFIO2_2CLKs:                 5 out of      32   15%
    Number used as BUFIO2s:                      4
    Number used as BUFIO2_2CLKs:                 1
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             1 out of      32    3%
    Number used as BUFIO2FBs:                    1
    Number used as BUFIO2FB_2CLKs:               0
  Number of BUFG/BUFGMUXs:                       4 out of      16   25%
    Number used as BUFGs:                        3
    Number used as BUFGMUX:                      1
  Number of DCM/DCM_CLKGENs:                     1 out of      12    8%
    Number used as DCMs:                         1
    Number used as DCM_CLKGENs:                  0
  Number of ILOGIC2/ISERDES2s:                  49 out of     442   11%
    Number used as ILOGIC2s:                    49
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         2 out of     442    1%
    Number used as IODELAY2s:                    2
    Number used as IODRP2s:                      0
    Number used as IODRP2_MCBs:                  0
  Number of OLOGIC2/OSERDES2s:                  77 out of     442   17%
    Number used as OLOGIC2s:                    77
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     384    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                           76 out of     132   57%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       4    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            0 out of       6    0%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 27 secs 
Finished initial Timing Analysis.  REAL time: 28 secs 

WARNING:Par:288 - The signal fx3_ce_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal codec_ctrl_out<0>_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal codec_ctrl_out<1>_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal codec_ctrl_out<2>_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal codec_ctrl_out<3>_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal codec_ctrl_out<4>_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal codec_ctrl_out<5>_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fx3_sclk_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fx3_mosi_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal gps_lock_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal gps_txd_nmea_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal GPIF_CTL6_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal GPIF_CTL8_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal FX3_EXTINT_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal AUX_PWR_ON_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal cat_clkout_fpga_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm
   /Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm
   /Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm
   /Mram_RAM6_RAMC_D1_DPO has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm
   /Mram_RAM6_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm
   /Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm
   /Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm
   /Mram_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm
   /Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm
   /Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm
   /Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/M
   ram_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/M
   ram_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/M
   ram_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/M
   ram_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm
   /Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm
   /Mram_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/M
   ram_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/M
   ram_RAM6_RAMC_D1_DPO has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/M
   ram_RAM6_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm
   /Mram_RAM6_RAMC_D1_DPO has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm
   /Mram_RAM6_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/M
   ram_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/M
   ram_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/M
   ram_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/M
   ram_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/M
   ram_RAM6_RAMC_D1_DPO has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/M
   ram_RAM6_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/M
   ram_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 118072 unrouted;      REAL time: 31 secs 

Phase  2  : 95067 unrouted;      REAL time: 36 secs 

Phase  3  : 33224 unrouted;      REAL time: 1 mins 38 secs 

Phase  4  : 33224 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 41 secs 

Updating file: b200.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 3 mins 16 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 3 mins 16 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 3 mins 16 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 3 mins 16 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 3 mins 16 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 3 mins 23 secs 
Total REAL time to Router completion: 3 mins 23 secs 
Total CPU time to Router completion: 3 mins 28 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|            gpif_clk | BUFGMUX_X3Y13| No   | 1432 |  0.912     |  1.897      |
+---------------------+--------------+------+------+------------+-------------+
|           radio_clk | BUFGMUX_X3Y16| No   | 3649 |  0.905     |  1.888      |
+---------------------+--------------+------+------+------------+-------------+
| b200_io_i0/siso_clk | BUFGMUX_X2Y11| No   |   35 |  0.164     |  1.384      |
+---------------------+--------------+------+------+------------+-------------+
|b200_io_i0/io_clk_lb |              |      |      |            |             |
|                  _b |         Local|      |   23 |  0.018     |  1.841      |
+---------------------+--------------+------+------+------------+-------------+
|b200_io_i0/io_clk_lb |              |      |      |            |             |
|                     |         Local|      |   23 |  0.018     |  1.841      |
+---------------------+--------------+------+------+------------+-------------+
|b200_io_i0/io_clk_lt |              |      |      |            |             |
|                  _b |         Local|      |    4 |  0.000     |  1.839      |
+---------------------+--------------+------+------+------------+-------------+
|b200_io_i0/io_clk_lt |              |      |      |            |             |
|                     |         Local|      |    4 |  0.000     |  1.839      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 8

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_gen_clks_clkfx = PERIOD TIMEGRP "gen_c | SETUP       |     0.140ns|     9.860ns|       0|           0
  lks_clkfx" TS_codec_main_clk / 2.5        | HOLD        |     0.244ns|            |       0|           0
    HIGH 50%                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_b200_io_i0_mimo_clk_unbuf = PERIOD TIM | SETUP       |     1.338ns|    27.200ns|       0|           0
  EGRP "b200_io_i0_mimo_clk_unbuf"          | HOLD        |     0.154ns|            |       0|           0
  TS_codec_data_clk_p * 2 HIGH 50%          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_b200_io_i0_siso_clk_unbuf = PERIOD TIM | SETUP       |     1.411ns|    13.454ns|       0|           0
  EGRP "b200_io_i0_siso_clk_unbuf"          | HOLD        |     0.410ns|            |       0|           0
  TS_codec_data_clk_p HIGH 50%              |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_b200_io_i0_io_clk_lb = PERIOD TIMEGRP  | SETUP       |     6.645ns|     9.631ns|       0|           0
  "b200_io_i0_io_clk_lb"         TS_codec_d | HOLD        |     0.623ns|            |       0|           0
  ata_clk_p HIGH 50%                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_gpif_clk = PERIOD TIMEGRP "gpif_clk" 1 | MINPERIOD   |     6.876ns|     3.124ns|       0|           0
  0 ns HIGH 50%                             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_codec_main_clk = PERIOD TIMEGRP "codec | MINLOWPULSE |     9.000ns|    16.000ns|       0|           0
  _main_clk" 25 ns HIGH 50%                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_b200_io_i0_siso_clk2_unbuf = PERIOD TI | MINPERIOD   |    13.152ns|     3.124ns|       0|           0
  MEGRP "b200_io_i0_siso_clk2_unbuf"        |             |            |            |        |            
    TS_codec_data_clk_p PHASE 8.138 ns HIGH |             |            |            |        |            
   50%                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_b200_io_i0_io_clk_lb_b = PERIOD TIMEGR | MINPERIOD   |    14.873ns|     1.403ns|       0|           0
  P "b200_io_i0_io_clk_lb_b"         TS_cod |             |            |            |        |            
  ec_data_clk_p PHASE 8.138 ns HIGH 50%     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_codec_data_clk_p = PERIOD TIMEGRP "cod | MINPERIOD   |    15.351ns|     0.925ns|       0|           0
  ec_data_clk_p" 16.276 ns HIGH 50%         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_b200_io_i0_io_clk_lt = PERIOD TIMEGRP  | MINPERIOD   |    15.458ns|     0.818ns|       0|           0
  "b200_io_i0_io_clk_lt"         TS_codec_d |             |            |            |        |            
  ata_clk_p HIGH 50%                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_b200_io_i0_io_clk_lt_b = PERIOD TIMEGR | MINPERIOD   |    15.462ns|     0.814ns|       0|           0
  P "b200_io_i0_io_clk_lt_b"         TS_cod |             |            |            |        |            
  ec_data_clk_p PHASE 8.138 ns HIGH 50%     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_IFCLK = PERIOD TIMEGRP "IFCLK" 10 ns H | N/A         |         N/A|         N/A|     N/A|         N/A
  IGH 50%                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_codec_main_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_codec_main_clk              |     25.000ns|     16.000ns|     24.650ns|            0|            0|            0|       163568|
| TS_gen_clks_clkfx             |     10.000ns|      9.860ns|          N/A|            0|            0|       163568|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_codec_data_clk_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_codec_data_clk_p            |     16.276ns|      0.925ns|     13.600ns|            0|            0|            0|      1368034|
| TS_b200_io_i0_io_clk_lb_b     |     16.276ns|      1.403ns|          N/A|            0|            0|            0|            0|
| TS_b200_io_i0_siso_clk_unbuf  |     16.276ns|     13.454ns|          N/A|            0|            0|          411|            0|
| TS_b200_io_i0_io_clk_lb       |     16.276ns|      9.631ns|          N/A|            0|            0|           27|            0|
| TS_b200_io_i0_siso_clk2_unbuf |     16.276ns|      3.124ns|          N/A|            0|            0|            0|            0|
| TS_b200_io_i0_io_clk_lt_b     |     16.276ns|      0.814ns|          N/A|            0|            0|            0|            0|
| TS_b200_io_i0_mimo_clk_unbuf  |     32.552ns|     27.200ns|          N/A|            0|            0|      1367596|            0|
| TS_b200_io_i0_io_clk_lt       |     16.276ns|      0.818ns|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 77 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 3 mins 29 secs 
Total CPU time to PAR completion: 3 mins 34 secs 

Peak Memory Usage:  1274 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 79
Number of info messages: 1

Writing design to file b200.ncd



PAR done!

Process "Place & Route" completed successfully

Started : "Generate Post-Place & Route Static Timing".
Running trce...
Command Line: trce -intstyle ise -e 10 -s 3 -n 3 -fastpaths -xml b200.twx b200.ncd -o b200.twr b200.pcf
Loading device for application Rf_Device from file '6slx75.nph' in environment
/opt/Xilinx/14.7/ISE_DS/ISE/.
   "b200" is an NCD, version 3.2, device xc6slx75, package fgg484, speed -3

Analysis completed Thu Mar 30 15:04:39 2017
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Total time: 37 secs 

Process "Generate Post-Place & Route Static Timing" completed successfully

Started : "Generate Programming File".
Running bitgen...
Command Line: bitgen -intstyle ise -f b200.ut b200.ncd
INFO:Bitgen:341 - This design is using one or more 9K Block RAMs (RAMB8BWER). 
   9K Block RAM initialization data, both user defined and default, requires a
   special bit stream format.  For more information, please reference Xilinx
   Answer Record 39999.
WARNING:PhysDesignRules:367 - The signal
   <b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fi
   fo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_
   D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fi
   fo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_
   D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fi
   fo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMC_
   D1_DPO> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fi
   fo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_
   D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fi
   fo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_
   D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fi
   fo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_
   D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <slave_fifo32/fifo64_to_gpif2_resp/cross_clock_fifo/fifo_short_2clk/U0/xst_fi
   fo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_
   D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fi
   fo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_
   D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fi
   fo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_
   D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fi
   fo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_
   D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <b200_core/radio_0/resp_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1
   _O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf
   /grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1
   _O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1
   _O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1
   _O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fi
   fo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_
   D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fi
   fo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_
   D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <b200_core/radio_0/ctrl_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.
   rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1
   _O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMC_D1
   _DPO> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <slave_fifo32/fifo64_to_gpif2_rx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1
   _O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf
   /grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fi
   fo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMC_
   D1_DPO> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <slave_fifo32/gpif2_to_fifo64_ctrl/cross_clock_fifo/fifo_short_2clk/U0/xst_fi
   fo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_
   D1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf
   /grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1
   _O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1
   _O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1
   _O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf
   /grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf
   /grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1
   _O> is incomplete. The signal does not driveINFO:TclTasksC:1850 - process run : Generate Programming File is done.
 any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMC_D1
   _DPO> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1
   _O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <slave_fifo32/gpif2_to_fifo64_tx/cross_clock_fifo/fifo_short_2clk/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1
   _O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf
   /grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf
   /grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf
   /grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf
   /grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf
   /grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <b200_core/radio_0/rx_fifo/fifo_short_2clk/U0/xst_fifo_generator/gconvfifo.rf
   /grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:1269 - Issue with pin connections and/or configuration
   on block:<b200_io_i0/iddr2_frame>:<ILOGIC2_IFF>.  The Q1 output pin of IFF is
   not used.
INFO:PhysDesignRules:1861 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM comp gen_clks/dcm_sp_inst,
   consult the device Data Sheet.
WARNING:PhysDesignRules:2410 - This design is using one or more 9K Block RAMs
   (RAMB8BWER).  9K Block RAM initialization data, both user defined and
   default, may be incorrect and should not be used.  For more information,
   please reference Xilinx Answer Record 39999.

Process "Generate Programming File" completed successfully
