
weatherStation.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000003c  00800100  00000834  000008c8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000834  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000045  0080013c  0080013c  00000904  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00000904  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00000934  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000190  00000000  00000000  00000974  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00001ef7  00000000  00000000  00000b04  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000c70  00000000  00000000  000029fb  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000e93  00000000  00000000  0000366b  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000003d8  00000000  00000000  00004500  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000070e  00000000  00000000  000048d8  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000010f0  00000000  00000000  00004fe6  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000170  00000000  00000000  000060d6  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 34 00 	jmp	0x68	; 0x68 <__ctors_end>
   4:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
   8:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
   c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  10:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  14:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  18:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  1c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  20:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  24:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  28:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  2c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  30:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  34:	0c 94 69 01 	jmp	0x2d2	; 0x2d2 <__vector_13>
  38:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  3c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  40:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  44:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  48:	0c 94 4e 03 	jmp	0x69c	; 0x69c <__vector_18>
  4c:	0c 94 7c 03 	jmp	0x6f8	; 0x6f8 <__vector_19>
  50:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  54:	0c 94 1a 02 	jmp	0x434	; 0x434 <__vector_21>
  58:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  5c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  60:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  64:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>

00000068 <__ctors_end>:
  68:	11 24       	eor	r1, r1
  6a:	1f be       	out	0x3f, r1	; 63
  6c:	cf ef       	ldi	r28, 0xFF	; 255
  6e:	d8 e0       	ldi	r29, 0x08	; 8
  70:	de bf       	out	0x3e, r29	; 62
  72:	cd bf       	out	0x3d, r28	; 61

00000074 <__do_copy_data>:
  74:	11 e0       	ldi	r17, 0x01	; 1
  76:	a0 e0       	ldi	r26, 0x00	; 0
  78:	b1 e0       	ldi	r27, 0x01	; 1
  7a:	e4 e3       	ldi	r30, 0x34	; 52
  7c:	f8 e0       	ldi	r31, 0x08	; 8
  7e:	02 c0       	rjmp	.+4      	; 0x84 <__do_copy_data+0x10>
  80:	05 90       	lpm	r0, Z+
  82:	0d 92       	st	X+, r0
  84:	ac 33       	cpi	r26, 0x3C	; 60
  86:	b1 07       	cpc	r27, r17
  88:	d9 f7       	brne	.-10     	; 0x80 <__do_copy_data+0xc>

0000008a <__do_clear_bss>:
  8a:	21 e0       	ldi	r18, 0x01	; 1
  8c:	ac e3       	ldi	r26, 0x3C	; 60
  8e:	b1 e0       	ldi	r27, 0x01	; 1
  90:	01 c0       	rjmp	.+2      	; 0x94 <.do_clear_bss_start>

00000092 <.do_clear_bss_loop>:
  92:	1d 92       	st	X+, r1

00000094 <.do_clear_bss_start>:
  94:	a1 38       	cpi	r26, 0x81	; 129
  96:	b2 07       	cpc	r27, r18
  98:	e1 f7       	brne	.-8      	; 0x92 <.do_clear_bss_loop>
  9a:	0e 94 1b 01 	call	0x236	; 0x236 <main>
  9e:	0c 94 18 04 	jmp	0x830	; 0x830 <_exit>

000000a2 <__bad_interrupt>:
  a2:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000a6 <GPIO_config_output>:
 **********************************************************************/
void GPIO_config_input_pullup(volatile uint8_t *reg_name, uint8_t pin_num)
{
    *reg_name = *reg_name & ~(1<<pin_num);  // Clear Data Direction Register
    reg_name++;                     // Change pointer to Data Register
    *reg_name = *reg_name & ~(1<<pin_num);   // Clear Data Register
  a6:	fc 01       	movw	r30, r24
  a8:	40 81       	ld	r20, Z
  aa:	21 e0       	ldi	r18, 0x01	; 1
  ac:	30 e0       	ldi	r19, 0x00	; 0
  ae:	02 c0       	rjmp	.+4      	; 0xb4 <GPIO_config_output+0xe>
  b0:	22 0f       	add	r18, r18
  b2:	33 1f       	adc	r19, r19
  b4:	6a 95       	dec	r22
  b6:	e2 f7       	brpl	.-8      	; 0xb0 <GPIO_config_output+0xa>
  b8:	24 2b       	or	r18, r20
  ba:	20 83       	st	Z, r18
  bc:	08 95       	ret

000000be <GPIO_write_low>:
 * Input:    reg_name - Address of Port Register, such as &PORTB
 *           pin_num - Pin designation in the interval 0 to 7
 * Returns:  none
 **********************************************************************/
void GPIO_write_low(volatile uint8_t *reg_name, uint8_t pin_num)
{
  be:	fc 01       	movw	r30, r24
    *reg_name = *reg_name & ~(1<<pin_num);
  c0:	90 81       	ld	r25, Z
  c2:	21 e0       	ldi	r18, 0x01	; 1
  c4:	30 e0       	ldi	r19, 0x00	; 0
  c6:	02 c0       	rjmp	.+4      	; 0xcc <GPIO_write_low+0xe>
  c8:	22 0f       	add	r18, r18
  ca:	33 1f       	adc	r19, r19
  cc:	6a 95       	dec	r22
  ce:	e2 f7       	brpl	.-8      	; 0xc8 <GPIO_write_low+0xa>
  d0:	20 95       	com	r18
  d2:	29 23       	and	r18, r25
  d4:	20 83       	st	Z, r18
  d6:	08 95       	ret

000000d8 <GPIO_write_high>:
/**********************************************************************
 * Function: GPIO_write_high()
 **********************************************************************/
void GPIO_write_high(volatile uint8_t *reg_name, uint8_t pin_num)
{
    *reg_name = *reg_name | (1<<pin_num);// set output to high
  d8:	fc 01       	movw	r30, r24
  da:	40 81       	ld	r20, Z
  dc:	21 e0       	ldi	r18, 0x01	; 1
  de:	30 e0       	ldi	r19, 0x00	; 0
  e0:	02 c0       	rjmp	.+4      	; 0xe6 <GPIO_write_high+0xe>
  e2:	22 0f       	add	r18, r18
  e4:	33 1f       	adc	r19, r19
  e6:	6a 95       	dec	r22
  e8:	e2 f7       	brpl	.-8      	; 0xe2 <GPIO_write_high+0xa>
  ea:	24 2b       	or	r18, r20
  ec:	20 83       	st	Z, r18
  ee:	08 95       	ret

000000f0 <toggle_e>:

    while ( (c = pgm_read_byte(progmem_s++)) )
    {
        lcd_putc(c);
    }
}/* lcd_puts_p */
  f0:	29 9a       	sbi	0x05, 1	; 5
  f2:	85 e0       	ldi	r24, 0x05	; 5
  f4:	8a 95       	dec	r24
  f6:	f1 f7       	brne	.-4      	; 0xf4 <toggle_e+0x4>
  f8:	00 00       	nop
  fa:	29 98       	cbi	0x05, 1	; 5
  fc:	08 95       	ret

000000fe <lcd_write>:
  fe:	cf 93       	push	r28
 100:	c8 2f       	mov	r28, r24
 102:	66 23       	and	r22, r22
 104:	11 f0       	breq	.+4      	; 0x10a <lcd_write+0xc>
 106:	28 9a       	sbi	0x05, 0	; 5
 108:	01 c0       	rjmp	.+2      	; 0x10c <lcd_write+0xe>
 10a:	28 98       	cbi	0x05, 0	; 5
 10c:	54 9a       	sbi	0x0a, 4	; 10
 10e:	55 9a       	sbi	0x0a, 5	; 10
 110:	56 9a       	sbi	0x0a, 6	; 10
 112:	57 9a       	sbi	0x0a, 7	; 10
 114:	5f 98       	cbi	0x0b, 7	; 11
 116:	5e 98       	cbi	0x0b, 6	; 11
 118:	5d 98       	cbi	0x0b, 5	; 11
 11a:	5c 98       	cbi	0x0b, 4	; 11
 11c:	cc 23       	and	r28, r28
 11e:	0c f4       	brge	.+2      	; 0x122 <lcd_write+0x24>
 120:	5f 9a       	sbi	0x0b, 7	; 11
 122:	c6 fd       	sbrc	r28, 6
 124:	5e 9a       	sbi	0x0b, 6	; 11
 126:	c5 fd       	sbrc	r28, 5
 128:	5d 9a       	sbi	0x0b, 5	; 11
 12a:	c4 fd       	sbrc	r28, 4
 12c:	5c 9a       	sbi	0x0b, 4	; 11
 12e:	0e 94 78 00 	call	0xf0	; 0xf0 <toggle_e>
 132:	5f 98       	cbi	0x0b, 7	; 11
 134:	5e 98       	cbi	0x0b, 6	; 11
 136:	5d 98       	cbi	0x0b, 5	; 11
 138:	5c 98       	cbi	0x0b, 4	; 11
 13a:	c3 fd       	sbrc	r28, 3
 13c:	5f 9a       	sbi	0x0b, 7	; 11
 13e:	c2 fd       	sbrc	r28, 2
 140:	5e 9a       	sbi	0x0b, 6	; 11
 142:	c1 fd       	sbrc	r28, 1
 144:	5d 9a       	sbi	0x0b, 5	; 11
 146:	c0 fd       	sbrc	r28, 0
 148:	5c 9a       	sbi	0x0b, 4	; 11
 14a:	0e 94 78 00 	call	0xf0	; 0xf0 <toggle_e>
 14e:	5c 9a       	sbi	0x0b, 4	; 11
 150:	5d 9a       	sbi	0x0b, 5	; 11
 152:	5e 9a       	sbi	0x0b, 6	; 11
 154:	5f 9a       	sbi	0x0b, 7	; 11
 156:	87 eb       	ldi	r24, 0xB7	; 183
 158:	9b e0       	ldi	r25, 0x0B	; 11
 15a:	01 97       	sbiw	r24, 0x01	; 1
 15c:	f1 f7       	brne	.-4      	; 0x15a <lcd_write+0x5c>
 15e:	00 c0       	rjmp	.+0      	; 0x160 <lcd_write+0x62>
 160:	00 00       	nop
 162:	cf 91       	pop	r28
 164:	08 95       	ret

00000166 <lcd_command>:
 166:	60 e0       	ldi	r22, 0x00	; 0
 168:	0e 94 7f 00 	call	0xfe	; 0xfe <lcd_write>
 16c:	08 95       	ret

0000016e <lcd_gotoxy>:
 16e:	61 11       	cpse	r22, r1
 170:	04 c0       	rjmp	.+8      	; 0x17a <lcd_gotoxy+0xc>
 172:	80 58       	subi	r24, 0x80	; 128
 174:	0e 94 b3 00 	call	0x166	; 0x166 <lcd_command>
 178:	08 95       	ret
 17a:	80 54       	subi	r24, 0x40	; 64
 17c:	0e 94 b3 00 	call	0x166	; 0x166 <lcd_command>
 180:	08 95       	ret

00000182 <lcd_clrscr>:
 182:	81 e0       	ldi	r24, 0x01	; 1
 184:	0e 94 b3 00 	call	0x166	; 0x166 <lcd_command>
 188:	08 95       	ret

0000018a <lcd_putc>:
 18a:	61 e0       	ldi	r22, 0x01	; 1
 18c:	0e 94 7f 00 	call	0xfe	; 0xfe <lcd_write>
 190:	08 95       	ret

00000192 <lcd_puts>:
 192:	cf 93       	push	r28
 194:	df 93       	push	r29
 196:	ec 01       	movw	r28, r24
 198:	21 96       	adiw	r28, 0x01	; 1
 19a:	fc 01       	movw	r30, r24
 19c:	80 81       	ld	r24, Z
 19e:	88 23       	and	r24, r24
 1a0:	29 f0       	breq	.+10     	; 0x1ac <lcd_puts+0x1a>
 1a2:	0e 94 c5 00 	call	0x18a	; 0x18a <lcd_putc>
 1a6:	89 91       	ld	r24, Y+
 1a8:	81 11       	cpse	r24, r1
 1aa:	fb cf       	rjmp	.-10     	; 0x1a2 <lcd_puts+0x10>
 1ac:	df 91       	pop	r29
 1ae:	cf 91       	pop	r28
 1b0:	08 95       	ret

000001b2 <lcd_init>:
*                  LCD_DISP_ON_CURSOR      display on, cursor on
*                  LCD_DISP_CURSOR_BLINK   display on, cursor on flashing
*  Returns:  none
*************************************************************************/
void lcd_init(uint8_t dispAttr)
{
 1b2:	cf 93       	push	r28
 1b4:	c8 2f       	mov	r28, r24
        DDR(LCD_E_PORT)     |= _BV(LCD_E_PIN);
    }
    else
    {
        /* configure all port bits as output (LCD data and control lines on different ports */
        DDR(LCD_RS_PORT)    |= _BV(LCD_RS_PIN);
 1b6:	20 9a       	sbi	0x04, 0	; 4
        DDR(LCD_RW_PORT)    |= _BV(LCD_RW_PIN);
 1b8:	55 9a       	sbi	0x0a, 5	; 10
        DDR(LCD_E_PORT)     |= _BV(LCD_E_PIN);
 1ba:	21 9a       	sbi	0x04, 1	; 4
        DDR(LCD_DATA0_PORT) |= _BV(LCD_DATA0_PIN);
 1bc:	54 9a       	sbi	0x0a, 4	; 10
        DDR(LCD_DATA1_PORT) |= _BV(LCD_DATA1_PIN);
 1be:	55 9a       	sbi	0x0a, 5	; 10
        DDR(LCD_DATA2_PORT) |= _BV(LCD_DATA2_PIN);
 1c0:	56 9a       	sbi	0x0a, 6	; 10
        DDR(LCD_DATA3_PORT) |= _BV(LCD_DATA3_PIN);
 1c2:	57 9a       	sbi	0x0a, 7	; 10
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 1c4:	8f ef       	ldi	r24, 0xFF	; 255
 1c6:	99 ef       	ldi	r25, 0xF9	; 249
 1c8:	01 97       	sbiw	r24, 0x01	; 1
 1ca:	f1 f7       	brne	.-4      	; 0x1c8 <lcd_init+0x16>
 1cc:	00 c0       	rjmp	.+0      	; 0x1ce <lcd_init+0x1c>
 1ce:	00 00       	nop
    }
    delay(LCD_DELAY_BOOTUP); /* wait 16ms or more after power-on       */

    /* initial write to lcd is 8bit */
    LCD_DATA1_PORT |= _BV(LCD_DATA1_PIN); // LCD_FUNCTION>>4;
 1d0:	5d 9a       	sbi	0x0b, 5	; 11
    LCD_DATA0_PORT |= _BV(LCD_DATA0_PIN); // LCD_FUNCTION_8BIT>>4;
 1d2:	5c 9a       	sbi	0x0b, 4	; 11
    lcd_e_toggle();
 1d4:	0e 94 78 00 	call	0xf0	; 0xf0 <toggle_e>
 1d8:	8f e1       	ldi	r24, 0x1F	; 31
 1da:	9e e4       	ldi	r25, 0x4E	; 78
 1dc:	01 97       	sbiw	r24, 0x01	; 1
 1de:	f1 f7       	brne	.-4      	; 0x1dc <lcd_init+0x2a>
 1e0:	00 c0       	rjmp	.+0      	; 0x1e2 <lcd_init+0x30>
 1e2:	00 00       	nop
    delay(LCD_DELAY_INIT); /* delay, busy flag can't be checked here */

    /* repeat last command */
    lcd_e_toggle();
 1e4:	0e 94 78 00 	call	0xf0	; 0xf0 <toggle_e>
 1e8:	8f ef       	ldi	r24, 0xFF	; 255
 1ea:	90 e0       	ldi	r25, 0x00	; 0
 1ec:	01 97       	sbiw	r24, 0x01	; 1
 1ee:	f1 f7       	brne	.-4      	; 0x1ec <lcd_init+0x3a>
 1f0:	00 c0       	rjmp	.+0      	; 0x1f2 <lcd_init+0x40>
 1f2:	00 00       	nop
    delay(LCD_DELAY_INIT_REP); /* delay, busy flag can't be checked here */

    /* repeat last command a third time */
    lcd_e_toggle();
 1f4:	0e 94 78 00 	call	0xf0	; 0xf0 <toggle_e>
 1f8:	8f ef       	ldi	r24, 0xFF	; 255
 1fa:	90 e0       	ldi	r25, 0x00	; 0
 1fc:	01 97       	sbiw	r24, 0x01	; 1
 1fe:	f1 f7       	brne	.-4      	; 0x1fc <lcd_init+0x4a>
 200:	00 c0       	rjmp	.+0      	; 0x202 <lcd_init+0x50>
 202:	00 00       	nop
    delay(LCD_DELAY_INIT_REP); /* delay, busy flag can't be checked here */

    /* now configure for 4bit mode */
    LCD_DATA0_PORT &= ~_BV(LCD_DATA0_PIN); // LCD_FUNCTION_4BIT_1LINE>>4
 204:	5c 98       	cbi	0x0b, 4	; 11
    lcd_e_toggle();
 206:	0e 94 78 00 	call	0xf0	; 0xf0 <toggle_e>
 20a:	8f ef       	ldi	r24, 0xFF	; 255
 20c:	90 e0       	ldi	r25, 0x00	; 0
 20e:	01 97       	sbiw	r24, 0x01	; 1
 210:	f1 f7       	brne	.-4      	; 0x20e <lcd_init+0x5c>
 212:	00 c0       	rjmp	.+0      	; 0x214 <lcd_init+0x62>
 214:	00 00       	nop
    /* Display with KS0073 controller requires special commands for enabling 4 line mode */
    lcd_command(KS0073_EXTENDED_FUNCTION_REGISTER_ON);
    lcd_command(KS0073_4LINES_MODE);
    lcd_command(KS0073_EXTENDED_FUNCTION_REGISTER_OFF);
    #else
    lcd_command(LCD_FUNCTION_DEFAULT); /* function set: display lines  */
 216:	88 e2       	ldi	r24, 0x28	; 40
 218:	0e 94 b3 00 	call	0x166	; 0x166 <lcd_command>
    #endif
    lcd_command(LCD_DISP_OFF);     /* display off                  */
 21c:	88 e0       	ldi	r24, 0x08	; 8
 21e:	0e 94 b3 00 	call	0x166	; 0x166 <lcd_command>
    lcd_clrscr();                  /* display clear                */
 222:	0e 94 c1 00 	call	0x182	; 0x182 <lcd_clrscr>
    lcd_command(LCD_MODE_DEFAULT); /* set entry mode               */
 226:	86 e0       	ldi	r24, 0x06	; 6
 228:	0e 94 b3 00 	call	0x166	; 0x166 <lcd_command>
    lcd_command(dispAttr);         /* display/cursor control       */
 22c:	8c 2f       	mov	r24, r28
 22e:	0e 94 b3 00 	call	0x166	; 0x166 <lcd_command>
}/* lcd_init */
 232:	cf 91       	pop	r28
 234:	08 95       	ret

00000236 <main>:
 * Returns:  none
 **********************************************************************/
int main(void)
{
    // Initialize I2C (TWI)
    twi_init();
 236:	0e 94 fc 02 	call	0x5f8	; 0x5f8 <twi_init>

    // Initialize UART to asynchronous, 8N1, 9600
    uart_init(UART_BAUD_SELECT(9600, F_CPU));
 23a:	87 e6       	ldi	r24, 0x67	; 103
 23c:	90 e0       	ldi	r25, 0x00	; 0
 23e:	0e 94 a6 03 	call	0x74c	; 0x74c <uart_init>

    // Configure 16-bit Timer/Counter1 to update FSM
    // Set prescaler to 262 ms and enable interrupt
    TIM1_overflow_262ms();
 242:	e1 e8       	ldi	r30, 0x81	; 129
 244:	f0 e0       	ldi	r31, 0x00	; 0
 246:	80 81       	ld	r24, Z
 248:	8b 7f       	andi	r24, 0xFB	; 251
 24a:	80 83       	st	Z, r24
 24c:	80 81       	ld	r24, Z
 24e:	83 60       	ori	r24, 0x03	; 3
 250:	80 83       	st	Z, r24
    TIM1_overflow_interrupt_enable();
 252:	ef e6       	ldi	r30, 0x6F	; 111
 254:	f0 e0       	ldi	r31, 0x00	; 0
 256:	80 81       	ld	r24, Z
 258:	81 60       	ori	r24, 0x01	; 1
 25a:	80 83       	st	Z, r24

    // Configure 16-bit Timer/Counter2 to update FSM
    // Set prescaler to 16 ms and enable interrupt for the servomotor
    TIM2_overflow_16ms();
 25c:	e1 eb       	ldi	r30, 0xB1	; 177
 25e:	f0 e0       	ldi	r31, 0x00	; 0
 260:	80 81       	ld	r24, Z
 262:	87 60       	ori	r24, 0x07	; 7
 264:	80 83       	st	Z, r24
    TIM2_overflow_interrupt_enable();
 266:	e0 e7       	ldi	r30, 0x70	; 112
 268:	f0 e0       	ldi	r31, 0x00	; 0
 26a:	80 81       	ld	r24, Z
 26c:	81 60       	ori	r24, 0x01	; 1
 26e:	80 83       	st	Z, r24

    // Enables interrupts by setting the global interrupt mask
    sei();
 270:	78 94       	sei

    
    // Put strings to ringbuffer for transmitting via UART
    uart_puts("\r\nScan I2C-bus for devices:\r\n");
 272:	80 e0       	ldi	r24, 0x00	; 0
 274:	91 e0       	ldi	r25, 0x01	; 1
 276:	0e 94 d4 03 	call	0x7a8	; 0x7a8 <uart_puts>
    // Initialize UART to asynchronous, 8N1, 9600
    uart_init(UART_BAUD_SELECT(9600,F_CPU));
 27a:	87 e6       	ldi	r24, 0x67	; 103
 27c:	90 e0       	ldi	r25, 0x00	; 0
 27e:	0e 94 a6 03 	call	0x74c	; 0x74c <uart_init>
    
//-------------------------------------------
    // Configure ADC to convert PC0[A0] analog value
    // Set ADC reference to AVcc
    ADMUX |=(1<<REFS0);
 282:	ec e7       	ldi	r30, 0x7C	; 124
 284:	f0 e0       	ldi	r31, 0x00	; 0
 286:	80 81       	ld	r24, Z
 288:	80 64       	ori	r24, 0x40	; 64
 28a:	80 83       	st	Z, r24
    // Set input channel to ADC0
    ADMUX &= ~((1<MUX3) | (1<<MUX2)|| (1<<MUX1)| (1<<MUX0) );
 28c:	80 81       	ld	r24, Z
 28e:	8e 7f       	andi	r24, 0xFE	; 254
 290:	80 83       	st	Z, r24
    // Enable ADC module
    ADCSRA |= (1<<ADEN);
 292:	ea e7       	ldi	r30, 0x7A	; 122
 294:	f0 e0       	ldi	r31, 0x00	; 0
 296:	80 81       	ld	r24, Z
 298:	80 68       	ori	r24, 0x80	; 128
 29a:	80 83       	st	Z, r24
    // Enable conversion complete interrupt
    ADCSRA |= (1<<ADIE);    
 29c:	80 81       	ld	r24, Z
 29e:	88 60       	ori	r24, 0x08	; 8
 2a0:	80 83       	st	Z, r24
    // Set clock prescaler to 128    
    ADCSRA |= (1<<ADPS2) | (1<<ADPS1) |(1<<ADPS0) ;
 2a2:	80 81       	ld	r24, Z
 2a4:	87 60       	ori	r24, 0x07	; 7
 2a6:	80 83       	st	Z, r24
    
    

//----------------------------------------------------
    // MOTOR at port B
    GPIO_config_output(&DDRB, MOTOR1);
 2a8:	65 e0       	ldi	r22, 0x05	; 5
 2aa:	84 e2       	ldi	r24, 0x24	; 36
 2ac:	90 e0       	ldi	r25, 0x00	; 0
 2ae:	0e 94 53 00 	call	0xa6	; 0xa6 <GPIO_config_output>
    GPIO_write_low(&PORTB, MOTOR1);
 2b2:	65 e0       	ldi	r22, 0x05	; 5
 2b4:	85 e2       	ldi	r24, 0x25	; 37
 2b6:	90 e0       	ldi	r25, 0x00	; 0
 2b8:	0e 94 5f 00 	call	0xbe	; 0xbe <GPIO_write_low>
    GPIO_config_output(&DDRB, MOTOR2);
 2bc:	64 e0       	ldi	r22, 0x04	; 4
 2be:	84 e2       	ldi	r24, 0x24	; 36
 2c0:	90 e0       	ldi	r25, 0x00	; 0
 2c2:	0e 94 53 00 	call	0xa6	; 0xa6 <GPIO_config_output>
    GPIO_write_low(&PORTB, MOTOR2);
 2c6:	64 e0       	ldi	r22, 0x04	; 4
 2c8:	85 e2       	ldi	r24, 0x25	; 37
 2ca:	90 e0       	ldi	r25, 0x00	; 0
 2cc:	0e 94 5f 00 	call	0xbe	; 0xbe <GPIO_write_low>
 2d0:	ff cf       	rjmp	.-2      	; 0x2d0 <main+0x9a>

000002d2 <__vector_13>:
 * Function: Timer/Counter1 overflow interrupt
 * Purpose:  Update Finite State Machine and test I2C slave addresses 
 *           between 8 and 119.
 **********************************************************************/
ISR(TIMER1_OVF_vect)
{
 2d2:	1f 92       	push	r1
 2d4:	0f 92       	push	r0
 2d6:	0f b6       	in	r0, 0x3f	; 63
 2d8:	0f 92       	push	r0
 2da:	11 24       	eor	r1, r1
 2dc:	0f 93       	push	r16
 2de:	1f 93       	push	r17
 2e0:	2f 93       	push	r18
 2e2:	3f 93       	push	r19
 2e4:	4f 93       	push	r20
 2e6:	5f 93       	push	r21
 2e8:	6f 93       	push	r22
 2ea:	7f 93       	push	r23
 2ec:	8f 93       	push	r24
 2ee:	9f 93       	push	r25
 2f0:	af 93       	push	r26
 2f2:	bf 93       	push	r27
 2f4:	ef 93       	push	r30
 2f6:	ff 93       	push	r31
 2f8:	cf 93       	push	r28
 2fa:	df 93       	push	r29
 2fc:	00 d0       	rcall	.+0      	; 0x2fe <__vector_13+0x2c>
 2fe:	cd b7       	in	r28, 0x3d	; 61
 300:	de b7       	in	r29, 0x3e	; 62
    static uint8_t number_of_devices=0;
    uint8_t temp_int;
    uint8_t temp_frac;
    uint8_t hum_int;
    uint8_t hum_frac;
    char lcd_string[2] = "  ";     
 302:	80 e2       	ldi	r24, 0x20	; 32
 304:	90 e2       	ldi	r25, 0x20	; 32
 306:	9a 83       	std	Y+2, r25	; 0x02
 308:	89 83       	std	Y+1, r24	; 0x01
    
    // Start ADC conversion
    ADCSRA |= (1<<ADSC);
 30a:	ea e7       	ldi	r30, 0x7A	; 122
 30c:	f0 e0       	ldi	r31, 0x00	; 0
 30e:	80 81       	ld	r24, Z
 310:	80 64       	ori	r24, 0x40	; 64
 312:	80 83       	st	Z, r24

    uart_puts("Reading \r\n");
 314:	8e e1       	ldi	r24, 0x1E	; 30
 316:	91 e0       	ldi	r25, 0x01	; 1
 318:	0e 94 d4 03 	call	0x7a8	; 0x7a8 <uart_puts>
    
    //Read temperature     
    result = twi_start((addr<<1) + TWI_WRITE);
 31c:	88 eb       	ldi	r24, 0xB8	; 184
 31e:	0e 94 0b 03 	call	0x616	; 0x616 <twi_start>
    twi_write(0x02);
 322:	82 e0       	ldi	r24, 0x02	; 2
 324:	0e 94 29 03 	call	0x652	; 0x652 <twi_write>
    result = twi_start((addr<<1) + TWI_READ);
 328:	89 eb       	ldi	r24, 0xB9	; 185
 32a:	0e 94 0b 03 	call	0x616	; 0x616 <twi_start>
    
    temp_int=twi_read_ack();
 32e:	0e 94 34 03 	call	0x668	; 0x668 <twi_read_ack>
 332:	08 2f       	mov	r16, r24
    temp_frac=twi_read_nack();
 334:	0e 94 3f 03 	call	0x67e	; 0x67e <twi_read_nack>
 338:	18 2f       	mov	r17, r24
    twi_stop();
 33a:	0e 94 4a 03 	call	0x694	; 0x694 <twi_stop>
    lcd_init(LCD_DISP_ON);
 33e:	8c e0       	ldi	r24, 0x0C	; 12
 340:	0e 94 d9 00 	call	0x1b2	; 0x1b2 <lcd_init>
    lcd_gotoxy(0,0);
 344:	60 e0       	ldi	r22, 0x00	; 0
 346:	80 e0       	ldi	r24, 0x00	; 0
 348:	0e 94 b7 00 	call	0x16e	; 0x16e <lcd_gotoxy>
    lcd_puts("Tem: ");
 34c:	89 e2       	ldi	r24, 0x29	; 41
 34e:	91 e0       	ldi	r25, 0x01	; 1
 350:	0e 94 c9 00 	call	0x192	; 0x192 <lcd_puts>
    } else if (__radix < 2 || __radix > 36) {
	*__s = 0;
	return __s;
    } else {
	extern char *__itoa_ncheck (int, char *, unsigned char);
	return __itoa_ncheck (__val, __s, __radix);
 354:	4a e0       	ldi	r20, 0x0A	; 10
 356:	be 01       	movw	r22, r28
 358:	6f 5f       	subi	r22, 0xFF	; 255
 35a:	7f 4f       	sbci	r23, 0xFF	; 255
 35c:	80 2f       	mov	r24, r16
 35e:	90 e0       	ldi	r25, 0x00	; 0
 360:	0e 94 e3 03 	call	0x7c6	; 0x7c6 <__itoa_ncheck>
    itoa(temp_int,lcd_string,10); // temp integer part
    lcd_puts(lcd_string);
 364:	ce 01       	movw	r24, r28
 366:	01 96       	adiw	r24, 0x01	; 1
 368:	0e 94 c9 00 	call	0x192	; 0x192 <lcd_puts>
    lcd_puts(".");
 36c:	8f e2       	ldi	r24, 0x2F	; 47
 36e:	91 e0       	ldi	r25, 0x01	; 1
 370:	0e 94 c9 00 	call	0x192	; 0x192 <lcd_puts>
 374:	4a e0       	ldi	r20, 0x0A	; 10
 376:	be 01       	movw	r22, r28
 378:	6f 5f       	subi	r22, 0xFF	; 255
 37a:	7f 4f       	sbci	r23, 0xFF	; 255
 37c:	81 2f       	mov	r24, r17
 37e:	90 e0       	ldi	r25, 0x00	; 0
 380:	0e 94 e3 03 	call	0x7c6	; 0x7c6 <__itoa_ncheck>
    itoa(temp_frac,lcd_string,10); // temp fractional part
    lcd_puts(lcd_string);
 384:	ce 01       	movw	r24, r28
 386:	01 96       	adiw	r24, 0x01	; 1
 388:	0e 94 c9 00 	call	0x192	; 0x192 <lcd_puts>
    lcd_puts("C");
 38c:	81 e3       	ldi	r24, 0x31	; 49
 38e:	91 e0       	ldi	r25, 0x01	; 1
 390:	0e 94 c9 00 	call	0x192	; 0x192 <lcd_puts>
//----------------------------------------------
     //Read hum
     result = twi_start((addr<<1) + TWI_WRITE);
 394:	88 eb       	ldi	r24, 0xB8	; 184
 396:	0e 94 0b 03 	call	0x616	; 0x616 <twi_start>
     twi_write(0x00);
 39a:	80 e0       	ldi	r24, 0x00	; 0
 39c:	0e 94 29 03 	call	0x652	; 0x652 <twi_write>
     result = twi_start((addr<<1) + TWI_READ);
 3a0:	89 eb       	ldi	r24, 0xB9	; 185
 3a2:	0e 94 0b 03 	call	0x616	; 0x616 <twi_start>

     hum_int=twi_read_ack();
 3a6:	0e 94 34 03 	call	0x668	; 0x668 <twi_read_ack>
 3aa:	08 2f       	mov	r16, r24
     hum_frac=twi_read_nack();
 3ac:	0e 94 3f 03 	call	0x67e	; 0x67e <twi_read_nack>
 3b0:	18 2f       	mov	r17, r24
     twi_stop();
 3b2:	0e 94 4a 03 	call	0x694	; 0x694 <twi_stop>
     lcd_gotoxy(0,1);
 3b6:	61 e0       	ldi	r22, 0x01	; 1
 3b8:	80 e0       	ldi	r24, 0x00	; 0
 3ba:	0e 94 b7 00 	call	0x16e	; 0x16e <lcd_gotoxy>
     lcd_puts("Hum: ");
 3be:	83 e3       	ldi	r24, 0x33	; 51
 3c0:	91 e0       	ldi	r25, 0x01	; 1
 3c2:	0e 94 c9 00 	call	0x192	; 0x192 <lcd_puts>
 3c6:	4a e0       	ldi	r20, 0x0A	; 10
 3c8:	be 01       	movw	r22, r28
 3ca:	6f 5f       	subi	r22, 0xFF	; 255
 3cc:	7f 4f       	sbci	r23, 0xFF	; 255
 3ce:	80 2f       	mov	r24, r16
 3d0:	90 e0       	ldi	r25, 0x00	; 0
 3d2:	0e 94 e3 03 	call	0x7c6	; 0x7c6 <__itoa_ncheck>
     itoa(hum_int,lcd_string,10); // hum integer part
     lcd_puts(lcd_string);
 3d6:	ce 01       	movw	r24, r28
 3d8:	01 96       	adiw	r24, 0x01	; 1
 3da:	0e 94 c9 00 	call	0x192	; 0x192 <lcd_puts>
     lcd_puts(".");
 3de:	8f e2       	ldi	r24, 0x2F	; 47
 3e0:	91 e0       	ldi	r25, 0x01	; 1
 3e2:	0e 94 c9 00 	call	0x192	; 0x192 <lcd_puts>
 3e6:	4a e0       	ldi	r20, 0x0A	; 10
 3e8:	be 01       	movw	r22, r28
 3ea:	6f 5f       	subi	r22, 0xFF	; 255
 3ec:	7f 4f       	sbci	r23, 0xFF	; 255
 3ee:	81 2f       	mov	r24, r17
 3f0:	90 e0       	ldi	r25, 0x00	; 0
 3f2:	0e 94 e3 03 	call	0x7c6	; 0x7c6 <__itoa_ncheck>
     itoa(hum_frac,lcd_string,10); // hum fractional part
     lcd_puts(lcd_string);
 3f6:	ce 01       	movw	r24, r28
 3f8:	01 96       	adiw	r24, 0x01	; 1
 3fa:	0e 94 c9 00 	call	0x192	; 0x192 <lcd_puts>
     lcd_puts("%");
 3fe:	89 e3       	ldi	r24, 0x39	; 57
 400:	91 e0       	ldi	r25, 0x01	; 1
 402:	0e 94 c9 00 	call	0x192	; 0x192 <lcd_puts>
}
 406:	0f 90       	pop	r0
 408:	0f 90       	pop	r0
 40a:	df 91       	pop	r29
 40c:	cf 91       	pop	r28
 40e:	ff 91       	pop	r31
 410:	ef 91       	pop	r30
 412:	bf 91       	pop	r27
 414:	af 91       	pop	r26
 416:	9f 91       	pop	r25
 418:	8f 91       	pop	r24
 41a:	7f 91       	pop	r23
 41c:	6f 91       	pop	r22
 41e:	5f 91       	pop	r21
 420:	4f 91       	pop	r20
 422:	3f 91       	pop	r19
 424:	2f 91       	pop	r18
 426:	1f 91       	pop	r17
 428:	0f 91       	pop	r16
 42a:	0f 90       	pop	r0
 42c:	0f be       	out	0x3f, r0	; 63
 42e:	0f 90       	pop	r0
 430:	1f 90       	pop	r1
 432:	18 95       	reti

00000434 <__vector_21>:
/**********************************************************************
 * Function: ADC complete interrupt
 * Purpose:  Display value on LCD and send it to UART.
 **********************************************************************/
ISR(ADC_vect)
{
 434:	1f 92       	push	r1
 436:	0f 92       	push	r0
 438:	0f b6       	in	r0, 0x3f	; 63
 43a:	0f 92       	push	r0
 43c:	11 24       	eor	r1, r1
 43e:	0f 93       	push	r16
 440:	1f 93       	push	r17
 442:	2f 93       	push	r18
 444:	3f 93       	push	r19
 446:	4f 93       	push	r20
 448:	5f 93       	push	r21
 44a:	6f 93       	push	r22
 44c:	7f 93       	push	r23
 44e:	8f 93       	push	r24
 450:	9f 93       	push	r25
 452:	af 93       	push	r26
 454:	bf 93       	push	r27
 456:	ef 93       	push	r30
 458:	ff 93       	push	r31
 45a:	cf 93       	push	r28
 45c:	df 93       	push	r29
 45e:	00 d0       	rcall	.+0      	; 0x460 <__vector_21+0x2c>
 460:	00 d0       	rcall	.+0      	; 0x462 <__vector_21+0x2e>
 462:	cd b7       	in	r28, 0x3d	; 61
 464:	de b7       	in	r29, 0x3e	; 62
    // WRITE YOUR CODE HERE
    uint16_t value = 0;
    char lcd_string[4] = "0000";
 466:	80 e3       	ldi	r24, 0x30	; 48
 468:	90 e3       	ldi	r25, 0x30	; 48
 46a:	9a 83       	std	Y+2, r25	; 0x02
 46c:	89 83       	std	Y+1, r24	; 0x01
 46e:	9c 83       	std	Y+4, r25	; 0x04
 470:	8b 83       	std	Y+3, r24	; 0x03
    value=ADC;
 472:	00 91 78 00 	lds	r16, 0x0078	; 0x800078 <__DATA_REGION_ORIGIN__+0x18>
 476:	10 91 79 00 	lds	r17, 0x0079	; 0x800079 <__DATA_REGION_ORIGIN__+0x19>
 47a:	4a e0       	ldi	r20, 0x0A	; 10
 47c:	be 01       	movw	r22, r28
 47e:	6f 5f       	subi	r22, 0xFF	; 255
 480:	7f 4f       	sbci	r23, 0xFF	; 255
 482:	c8 01       	movw	r24, r16
 484:	0e 94 e3 03 	call	0x7c6	; 0x7c6 <__itoa_ncheck>
    
    //Put new value TO LCD
    itoa(value, lcd_string, 10);  // Convert decimal value to string
    lcd_gotoxy(12,0);
 488:	60 e0       	ldi	r22, 0x00	; 0
 48a:	8c e0       	ldi	r24, 0x0C	; 12
 48c:	0e 94 b7 00 	call	0x16e	; 0x16e <lcd_gotoxy>
    lcd_puts(lcd_string);
 490:	ce 01       	movw	r24, r28
 492:	01 96       	adiw	r24, 0x01	; 1
 494:	0e 94 c9 00 	call	0x192	; 0x192 <lcd_puts>
    // send the same value to UART
     uart_puts(lcd_string);
 498:	ce 01       	movw	r24, r28
 49a:	01 96       	adiw	r24, 0x01	; 1
 49c:	0e 94 d4 03 	call	0x7a8	; 0x7a8 <uart_puts>
     uart_puts(" ");
 4a0:	8d e2       	ldi	r24, 0x2D	; 45
 4a2:	91 e0       	ldi	r25, 0x01	; 1
 4a4:	0e 94 d4 03 	call	0x7a8	; 0x7a8 <uart_puts>
    
    if(value>=0 && value<=300)
 4a8:	0d 32       	cpi	r16, 0x2D	; 45
 4aa:	21 e0       	ldi	r18, 0x01	; 1
 4ac:	12 07       	cpc	r17, r18
 4ae:	d0 f4       	brcc	.+52     	; 0x4e4 <__vector_21+0xb0>
    {
        GPIO_write_high(&PORTB, MOTOR1);   
 4b0:	65 e0       	ldi	r22, 0x05	; 5
 4b2:	85 e2       	ldi	r24, 0x25	; 37
 4b4:	90 e0       	ldi	r25, 0x00	; 0
 4b6:	0e 94 6c 00 	call	0xd8	; 0xd8 <GPIO_write_high>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 4ba:	8f e9       	ldi	r24, 0x9F	; 159
 4bc:	9f e0       	ldi	r25, 0x0F	; 15
 4be:	01 97       	sbiw	r24, 0x01	; 1
 4c0:	f1 f7       	brne	.-4      	; 0x4be <__vector_21+0x8a>
 4c2:	00 c0       	rjmp	.+0      	; 0x4c4 <__vector_21+0x90>
 4c4:	00 00       	nop
        _delay_ms(1);
        GPIO_write_low(&PORTB, MOTOR1) ;
 4c6:	65 e0       	ldi	r22, 0x05	; 5
 4c8:	85 e2       	ldi	r24, 0x25	; 37
 4ca:	90 e0       	ldi	r25, 0x00	; 0
 4cc:	0e 94 5f 00 	call	0xbe	; 0xbe <GPIO_write_low>
 4d0:	9f e7       	ldi	r25, 0x7F	; 127
 4d2:	2d ee       	ldi	r18, 0xED	; 237
 4d4:	80 e0       	ldi	r24, 0x00	; 0
 4d6:	91 50       	subi	r25, 0x01	; 1
 4d8:	20 40       	sbci	r18, 0x00	; 0
 4da:	80 40       	sbci	r24, 0x00	; 0
 4dc:	e1 f7       	brne	.-8      	; 0x4d6 <__vector_21+0xa2>
 4de:	00 c0       	rjmp	.+0      	; 0x4e0 <__vector_21+0xac>
 4e0:	00 00       	nop
 4e2:	39 c0       	rjmp	.+114    	; 0x556 <__vector_21+0x122>
        _delay_ms(19);
    }    
     else if(value>300 && value <=600)
 4e4:	c8 01       	movw	r24, r16
 4e6:	8d 52       	subi	r24, 0x2D	; 45
 4e8:	91 40       	sbci	r25, 0x01	; 1
 4ea:	8c 32       	cpi	r24, 0x2C	; 44
 4ec:	91 40       	sbci	r25, 0x01	; 1
 4ee:	d0 f4       	brcc	.+52     	; 0x524 <__vector_21+0xf0>
     {
        GPIO_write_high(&PORTB, MOTOR1);
 4f0:	65 e0       	ldi	r22, 0x05	; 5
 4f2:	85 e2       	ldi	r24, 0x25	; 37
 4f4:	90 e0       	ldi	r25, 0x00	; 0
 4f6:	0e 94 6c 00 	call	0xd8	; 0xd8 <GPIO_write_high>
 4fa:	8f e6       	ldi	r24, 0x6F	; 111
 4fc:	97 e1       	ldi	r25, 0x17	; 23
 4fe:	01 97       	sbiw	r24, 0x01	; 1
 500:	f1 f7       	brne	.-4      	; 0x4fe <__vector_21+0xca>
 502:	00 c0       	rjmp	.+0      	; 0x504 <__vector_21+0xd0>
 504:	00 00       	nop
        _delay_ms(1.5);
        GPIO_write_low(&PORTB, MOTOR1) ;
 506:	65 e0       	ldi	r22, 0x05	; 5
 508:	85 e2       	ldi	r24, 0x25	; 37
 50a:	90 e0       	ldi	r25, 0x00	; 0
 50c:	0e 94 5f 00 	call	0xbe	; 0xbe <GPIO_write_low>
 510:	9f e3       	ldi	r25, 0x3F	; 63
 512:	27 ee       	ldi	r18, 0xE7	; 231
 514:	80 e0       	ldi	r24, 0x00	; 0
 516:	91 50       	subi	r25, 0x01	; 1
 518:	20 40       	sbci	r18, 0x00	; 0
 51a:	80 40       	sbci	r24, 0x00	; 0
 51c:	e1 f7       	brne	.-8      	; 0x516 <__vector_21+0xe2>
 51e:	00 c0       	rjmp	.+0      	; 0x520 <__vector_21+0xec>
 520:	00 00       	nop
 522:	19 c0       	rjmp	.+50     	; 0x556 <__vector_21+0x122>
        _delay_ms(18.5);         
     }
     else
     {
        GPIO_write_high(&PORTB, MOTOR1);
 524:	65 e0       	ldi	r22, 0x05	; 5
 526:	85 e2       	ldi	r24, 0x25	; 37
 528:	90 e0       	ldi	r25, 0x00	; 0
 52a:	0e 94 6c 00 	call	0xd8	; 0xd8 <GPIO_write_high>
 52e:	8f e3       	ldi	r24, 0x3F	; 63
 530:	9f e1       	ldi	r25, 0x1F	; 31
 532:	01 97       	sbiw	r24, 0x01	; 1
 534:	f1 f7       	brne	.-4      	; 0x532 <__vector_21+0xfe>
 536:	00 c0       	rjmp	.+0      	; 0x538 <__vector_21+0x104>
 538:	00 00       	nop
        _delay_ms(2);
        GPIO_write_low(&PORTB, MOTOR1) ;
 53a:	65 e0       	ldi	r22, 0x05	; 5
 53c:	85 e2       	ldi	r24, 0x25	; 37
 53e:	90 e0       	ldi	r25, 0x00	; 0
 540:	0e 94 5f 00 	call	0xbe	; 0xbe <GPIO_write_low>
 544:	9f ef       	ldi	r25, 0xFF	; 255
 546:	20 ee       	ldi	r18, 0xE0	; 224
 548:	80 e0       	ldi	r24, 0x00	; 0
 54a:	91 50       	subi	r25, 0x01	; 1
 54c:	20 40       	sbci	r18, 0x00	; 0
 54e:	80 40       	sbci	r24, 0x00	; 0
 550:	e1 f7       	brne	.-8      	; 0x54a <__vector_21+0x116>
 552:	00 c0       	rjmp	.+0      	; 0x554 <__vector_21+0x120>
 554:	00 00       	nop
        _delay_ms(18);         
     }
     
     if(value>0 && value <=500)
 556:	01 50       	subi	r16, 0x01	; 1
 558:	11 09       	sbc	r17, r1
 55a:	04 3f       	cpi	r16, 0xF4	; 244
 55c:	11 40       	sbci	r17, 0x01	; 1
 55e:	d0 f4       	brcc	.+52     	; 0x594 <__vector_21+0x160>
     {
         GPIO_write_high(&PORTB, MOTOR2);
 560:	64 e0       	ldi	r22, 0x04	; 4
 562:	85 e2       	ldi	r24, 0x25	; 37
 564:	90 e0       	ldi	r25, 0x00	; 0
 566:	0e 94 6c 00 	call	0xd8	; 0xd8 <GPIO_write_high>
 56a:	8f e6       	ldi	r24, 0x6F	; 111
 56c:	97 e1       	ldi	r25, 0x17	; 23
 56e:	01 97       	sbiw	r24, 0x01	; 1
 570:	f1 f7       	brne	.-4      	; 0x56e <__vector_21+0x13a>
 572:	00 c0       	rjmp	.+0      	; 0x574 <__vector_21+0x140>
 574:	00 00       	nop
         _delay_ms(1.5);
         GPIO_write_low(&PORTB, MOTOR2) ;
 576:	64 e0       	ldi	r22, 0x04	; 4
 578:	85 e2       	ldi	r24, 0x25	; 37
 57a:	90 e0       	ldi	r25, 0x00	; 0
 57c:	0e 94 5f 00 	call	0xbe	; 0xbe <GPIO_write_low>
 580:	9f e3       	ldi	r25, 0x3F	; 63
 582:	27 ee       	ldi	r18, 0xE7	; 231
 584:	80 e0       	ldi	r24, 0x00	; 0
 586:	91 50       	subi	r25, 0x01	; 1
 588:	20 40       	sbci	r18, 0x00	; 0
 58a:	80 40       	sbci	r24, 0x00	; 0
 58c:	e1 f7       	brne	.-8      	; 0x586 <__vector_21+0x152>
 58e:	00 c0       	rjmp	.+0      	; 0x590 <__vector_21+0x15c>
 590:	00 00       	nop
 592:	19 c0       	rjmp	.+50     	; 0x5c6 <__vector_21+0x192>
         _delay_ms(18.5);
     }
     else
     {
         GPIO_write_high(&PORTB, MOTOR2);
 594:	64 e0       	ldi	r22, 0x04	; 4
 596:	85 e2       	ldi	r24, 0x25	; 37
 598:	90 e0       	ldi	r25, 0x00	; 0
 59a:	0e 94 6c 00 	call	0xd8	; 0xd8 <GPIO_write_high>
 59e:	8f e3       	ldi	r24, 0x3F	; 63
 5a0:	9f e1       	ldi	r25, 0x1F	; 31
 5a2:	01 97       	sbiw	r24, 0x01	; 1
 5a4:	f1 f7       	brne	.-4      	; 0x5a2 <__vector_21+0x16e>
 5a6:	00 c0       	rjmp	.+0      	; 0x5a8 <__vector_21+0x174>
 5a8:	00 00       	nop
         _delay_ms(2);
         GPIO_write_low(&PORTB, MOTOR2) ;
 5aa:	64 e0       	ldi	r22, 0x04	; 4
 5ac:	85 e2       	ldi	r24, 0x25	; 37
 5ae:	90 e0       	ldi	r25, 0x00	; 0
 5b0:	0e 94 5f 00 	call	0xbe	; 0xbe <GPIO_write_low>
 5b4:	9f ef       	ldi	r25, 0xFF	; 255
 5b6:	20 ee       	ldi	r18, 0xE0	; 224
 5b8:	80 e0       	ldi	r24, 0x00	; 0
 5ba:	91 50       	subi	r25, 0x01	; 1
 5bc:	20 40       	sbci	r18, 0x00	; 0
 5be:	80 40       	sbci	r24, 0x00	; 0
 5c0:	e1 f7       	brne	.-8      	; 0x5ba <__vector_21+0x186>
 5c2:	00 c0       	rjmp	.+0      	; 0x5c4 <__vector_21+0x190>
 5c4:	00 00       	nop
         _delay_ms(18);
     }
     
}   
 5c6:	0f 90       	pop	r0
 5c8:	0f 90       	pop	r0
 5ca:	0f 90       	pop	r0
 5cc:	0f 90       	pop	r0
 5ce:	df 91       	pop	r29
 5d0:	cf 91       	pop	r28
 5d2:	ff 91       	pop	r31
 5d4:	ef 91       	pop	r30
 5d6:	bf 91       	pop	r27
 5d8:	af 91       	pop	r26
 5da:	9f 91       	pop	r25
 5dc:	8f 91       	pop	r24
 5de:	7f 91       	pop	r23
 5e0:	6f 91       	pop	r22
 5e2:	5f 91       	pop	r21
 5e4:	4f 91       	pop	r20
 5e6:	3f 91       	pop	r19
 5e8:	2f 91       	pop	r18
 5ea:	1f 91       	pop	r17
 5ec:	0f 91       	pop	r16
 5ee:	0f 90       	pop	r0
 5f0:	0f be       	out	0x3f, r0	; 63
 5f2:	0f 90       	pop	r0
 5f4:	1f 90       	pop	r1
 5f6:	18 95       	reti

000005f8 <twi_init>:
 * Returns:  none
 **********************************************************************/
void twi_init(void)
{
    /* Enable internal pull-up resistors */
    DDR(TWI_PORT) &= ~(_BV(TWI_SDA_PIN) | _BV(TWI_SCL_PIN));
 5f8:	87 b1       	in	r24, 0x07	; 7
 5fa:	8f 7c       	andi	r24, 0xCF	; 207
 5fc:	87 b9       	out	0x07, r24	; 7
    TWI_PORT |= _BV(TWI_SDA_PIN) | _BV(TWI_SCL_PIN);
 5fe:	88 b1       	in	r24, 0x08	; 8
 600:	80 63       	ori	r24, 0x30	; 48
 602:	88 b9       	out	0x08, r24	; 8

    /* Set SCL frequency */
    TWSR &= ~(_BV(TWPS1) | _BV(TWPS0));
 604:	e9 eb       	ldi	r30, 0xB9	; 185
 606:	f0 e0       	ldi	r31, 0x00	; 0
 608:	80 81       	ld	r24, Z
 60a:	8c 7f       	andi	r24, 0xFC	; 252
 60c:	80 83       	st	Z, r24
    TWBR = TWI_BIT_RATE_REG;
 60e:	88 e9       	ldi	r24, 0x98	; 152
 610:	80 93 b8 00 	sts	0x00B8, r24	; 0x8000b8 <__DATA_REGION_ORIGIN__+0x58>
 614:	08 95       	ret

00000616 <twi_start>:
uint8_t twi_start(uint8_t slave_address)
{
    uint8_t twi_response;

    /* Generate start condition on TWI bus */
    TWCR = _BV(TWINT) | _BV(TWSTA) | _BV(TWEN);
 616:	94 ea       	ldi	r25, 0xA4	; 164
 618:	90 93 bc 00 	sts	0x00BC, r25	; 0x8000bc <__DATA_REGION_ORIGIN__+0x5c>
    while ((TWCR & _BV(TWINT)) == 0);
 61c:	ec eb       	ldi	r30, 0xBC	; 188
 61e:	f0 e0       	ldi	r31, 0x00	; 0
 620:	90 81       	ld	r25, Z
 622:	99 23       	and	r25, r25
 624:	ec f7       	brge	.-6      	; 0x620 <twi_start+0xa>

    /* Send SLA+R or SLA+W frame on TWI bus */
    TWDR = slave_address;
 626:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__DATA_REGION_ORIGIN__+0x5b>
    TWCR = _BV(TWINT) | _BV(TWEN);
 62a:	84 e8       	ldi	r24, 0x84	; 132
 62c:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__DATA_REGION_ORIGIN__+0x5c>
    while ((TWCR & _BV(TWINT)) == 0);
 630:	ec eb       	ldi	r30, 0xBC	; 188
 632:	f0 e0       	ldi	r31, 0x00	; 0
 634:	80 81       	ld	r24, Z
 636:	88 23       	and	r24, r24
 638:	ec f7       	brge	.-6      	; 0x634 <twi_start+0x1e>

    /* Check TWI Status Register and mask TWI prescaler bits */
    twi_response = TWSR & 0xf8;
 63a:	90 91 b9 00 	lds	r25, 0x00B9	; 0x8000b9 <__DATA_REGION_ORIGIN__+0x59>
 63e:	98 7f       	andi	r25, 0xF8	; 248

    /* Status Code 0x18: SLA+W has been transmitted and ACK received
                   0x40: SLA+R has been transmitted and ACK received */
    if (twi_response == 0x18 || twi_response == 0x40)
 640:	98 31       	cpi	r25, 0x18	; 24
 642:	29 f0       	breq	.+10     	; 0x64e <twi_start+0x38>
    {
        return 0;   /* Slave device accessible */
 644:	81 e0       	ldi	r24, 0x01	; 1
 646:	90 34       	cpi	r25, 0x40	; 64
 648:	19 f4       	brne	.+6      	; 0x650 <twi_start+0x3a>
 64a:	80 e0       	ldi	r24, 0x00	; 0
 64c:	08 95       	ret
 64e:	80 e0       	ldi	r24, 0x00	; 0
    }
    else
    {
        return 1;   /* Failed to access slave device */
    }
}
 650:	08 95       	ret

00000652 <twi_write>:
 * Input:    data Byte to be transmitted
 * Returns:  none
 **********************************************************************/
void twi_write(uint8_t data)
{
    TWDR = data;
 652:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__DATA_REGION_ORIGIN__+0x5b>
    TWCR = _BV(TWINT) | _BV(TWEN);
 656:	84 e8       	ldi	r24, 0x84	; 132
 658:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__DATA_REGION_ORIGIN__+0x5c>

    while ((TWCR & _BV(TWINT)) == 0);
 65c:	ec eb       	ldi	r30, 0xBC	; 188
 65e:	f0 e0       	ldi	r31, 0x00	; 0
 660:	80 81       	ld	r24, Z
 662:	88 23       	and	r24, r24
 664:	ec f7       	brge	.-6      	; 0x660 <twi_write+0xe>
}
 666:	08 95       	ret

00000668 <twi_read_ack>:
 * Purpose:  Read one byte from TWI slave device and acknowledge it by ACK.
 * Returns:  Received data byte
 **********************************************************************/
uint8_t twi_read_ack(void)
{
    TWCR = _BV(TWINT) | _BV(TWEN) | _BV(TWEA);
 668:	84 ec       	ldi	r24, 0xC4	; 196
 66a:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__DATA_REGION_ORIGIN__+0x5c>

    while ((TWCR & _BV(TWINT)) == 0);
 66e:	ec eb       	ldi	r30, 0xBC	; 188
 670:	f0 e0       	ldi	r31, 0x00	; 0
 672:	80 81       	ld	r24, Z
 674:	88 23       	and	r24, r24
 676:	ec f7       	brge	.-6      	; 0x672 <twi_read_ack+0xa>
    return (TWDR);
 678:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__DATA_REGION_ORIGIN__+0x5b>
}
 67c:	08 95       	ret

0000067e <twi_read_nack>:
 * Purpose:  Read one byte from TWI slave device and acknowledge it by NACK.
 * Returns:  Received data byte
 **********************************************************************/
uint8_t twi_read_nack(void)
{
    TWCR = _BV(TWINT) | _BV(TWEN);
 67e:	84 e8       	ldi	r24, 0x84	; 132
 680:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__DATA_REGION_ORIGIN__+0x5c>

    while ((TWCR & _BV(TWINT)) == 0);
 684:	ec eb       	ldi	r30, 0xBC	; 188
 686:	f0 e0       	ldi	r31, 0x00	; 0
 688:	80 81       	ld	r24, Z
 68a:	88 23       	and	r24, r24
 68c:	ec f7       	brge	.-6      	; 0x688 <twi_read_nack+0xa>
    return (TWDR);
 68e:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__DATA_REGION_ORIGIN__+0x5b>
}
 692:	08 95       	ret

00000694 <twi_stop>:
 * Purpose:  Generates stop condition on TWI bus.
 * Returns:  none
 **********************************************************************/
void twi_stop(void)
{
    TWCR = _BV(TWINT) | _BV(TWSTO) | _BV(TWEN);
 694:	84 e9       	ldi	r24, 0x94	; 148
 696:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__DATA_REGION_ORIGIN__+0x5c>
 69a:	08 95       	ret

0000069c <__vector_18>:
    /* store buffer index */
    UART_RxTail = tmptail;

    UART_LastRxError = 0;
    return (lastRxError << 8) + data;
}/* uart_getc */
 69c:	1f 92       	push	r1
 69e:	0f 92       	push	r0
 6a0:	0f b6       	in	r0, 0x3f	; 63
 6a2:	0f 92       	push	r0
 6a4:	11 24       	eor	r1, r1
 6a6:	2f 93       	push	r18
 6a8:	8f 93       	push	r24
 6aa:	9f 93       	push	r25
 6ac:	ef 93       	push	r30
 6ae:	ff 93       	push	r31
 6b0:	80 91 c0 00 	lds	r24, 0x00C0	; 0x8000c0 <__DATA_REGION_ORIGIN__+0x60>
 6b4:	20 91 c6 00 	lds	r18, 0x00C6	; 0x8000c6 <__DATA_REGION_ORIGIN__+0x66>
 6b8:	8c 71       	andi	r24, 0x1C	; 28
 6ba:	e0 91 3e 01 	lds	r30, 0x013E	; 0x80013e <UART_RxHead>
 6be:	ef 5f       	subi	r30, 0xFF	; 255
 6c0:	ef 71       	andi	r30, 0x1F	; 31
 6c2:	90 91 3d 01 	lds	r25, 0x013D	; 0x80013d <UART_RxTail>
 6c6:	e9 17       	cp	r30, r25
 6c8:	39 f0       	breq	.+14     	; 0x6d8 <__vector_18+0x3c>
 6ca:	e0 93 3e 01 	sts	0x013E, r30	; 0x80013e <UART_RxHead>
 6ce:	f0 e0       	ldi	r31, 0x00	; 0
 6d0:	ef 5b       	subi	r30, 0xBF	; 191
 6d2:	fe 4f       	sbci	r31, 0xFE	; 254
 6d4:	20 83       	st	Z, r18
 6d6:	01 c0       	rjmp	.+2      	; 0x6da <__vector_18+0x3e>
 6d8:	82 e0       	ldi	r24, 0x02	; 2
 6da:	90 91 3c 01 	lds	r25, 0x013C	; 0x80013c <__data_end>
 6de:	89 2b       	or	r24, r25
 6e0:	80 93 3c 01 	sts	0x013C, r24	; 0x80013c <__data_end>
 6e4:	ff 91       	pop	r31
 6e6:	ef 91       	pop	r30
 6e8:	9f 91       	pop	r25
 6ea:	8f 91       	pop	r24
 6ec:	2f 91       	pop	r18
 6ee:	0f 90       	pop	r0
 6f0:	0f be       	out	0x3f, r0	; 63
 6f2:	0f 90       	pop	r0
 6f4:	1f 90       	pop	r1
 6f6:	18 95       	reti

000006f8 <__vector_19>:
 6f8:	1f 92       	push	r1
 6fa:	0f 92       	push	r0
 6fc:	0f b6       	in	r0, 0x3f	; 63
 6fe:	0f 92       	push	r0
 700:	11 24       	eor	r1, r1
 702:	8f 93       	push	r24
 704:	9f 93       	push	r25
 706:	ef 93       	push	r30
 708:	ff 93       	push	r31
 70a:	90 91 40 01 	lds	r25, 0x0140	; 0x800140 <UART_TxHead>
 70e:	80 91 3f 01 	lds	r24, 0x013F	; 0x80013f <UART_TxTail>
 712:	98 17       	cp	r25, r24
 714:	69 f0       	breq	.+26     	; 0x730 <__vector_19+0x38>
 716:	e0 91 3f 01 	lds	r30, 0x013F	; 0x80013f <UART_TxTail>
 71a:	ef 5f       	subi	r30, 0xFF	; 255
 71c:	ef 71       	andi	r30, 0x1F	; 31
 71e:	e0 93 3f 01 	sts	0x013F, r30	; 0x80013f <UART_TxTail>
 722:	f0 e0       	ldi	r31, 0x00	; 0
 724:	ef 59       	subi	r30, 0x9F	; 159
 726:	fe 4f       	sbci	r31, 0xFE	; 254
 728:	80 81       	ld	r24, Z
 72a:	80 93 c6 00 	sts	0x00C6, r24	; 0x8000c6 <__DATA_REGION_ORIGIN__+0x66>
 72e:	05 c0       	rjmp	.+10     	; 0x73a <__vector_19+0x42>
 730:	e1 ec       	ldi	r30, 0xC1	; 193
 732:	f0 e0       	ldi	r31, 0x00	; 0
 734:	80 81       	ld	r24, Z
 736:	8f 7d       	andi	r24, 0xDF	; 223
 738:	80 83       	st	Z, r24
 73a:	ff 91       	pop	r31
 73c:	ef 91       	pop	r30
 73e:	9f 91       	pop	r25
 740:	8f 91       	pop	r24
 742:	0f 90       	pop	r0
 744:	0f be       	out	0x3f, r0	; 63
 746:	0f 90       	pop	r0
 748:	1f 90       	pop	r1
 74a:	18 95       	reti

0000074c <uart_init>:
 74c:	10 92 40 01 	sts	0x0140, r1	; 0x800140 <UART_TxHead>
 750:	10 92 3f 01 	sts	0x013F, r1	; 0x80013f <UART_TxTail>
 754:	10 92 3e 01 	sts	0x013E, r1	; 0x80013e <UART_RxHead>
 758:	10 92 3d 01 	sts	0x013D, r1	; 0x80013d <UART_RxTail>
 75c:	99 23       	and	r25, r25
 75e:	1c f4       	brge	.+6      	; 0x766 <uart_init+0x1a>
 760:	22 e0       	ldi	r18, 0x02	; 2
 762:	20 93 c0 00 	sts	0x00C0, r18	; 0x8000c0 <__DATA_REGION_ORIGIN__+0x60>
 766:	90 78       	andi	r25, 0x80	; 128
 768:	90 93 c5 00 	sts	0x00C5, r25	; 0x8000c5 <__DATA_REGION_ORIGIN__+0x65>
 76c:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__DATA_REGION_ORIGIN__+0x64>
 770:	88 e9       	ldi	r24, 0x98	; 152
 772:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__DATA_REGION_ORIGIN__+0x61>
 776:	86 e0       	ldi	r24, 0x06	; 6
 778:	80 93 c2 00 	sts	0x00C2, r24	; 0x8000c2 <__DATA_REGION_ORIGIN__+0x62>
 77c:	08 95       	ret

0000077e <uart_putc>:
void uart_putc(unsigned char data)
{
    unsigned char tmphead;


    tmphead = (UART_TxHead + 1) & UART_TX_BUFFER_MASK;
 77e:	20 91 40 01 	lds	r18, 0x0140	; 0x800140 <UART_TxHead>
 782:	2f 5f       	subi	r18, 0xFF	; 255
 784:	2f 71       	andi	r18, 0x1F	; 31

    while (tmphead == UART_TxTail)
 786:	90 91 3f 01 	lds	r25, 0x013F	; 0x80013f <UART_TxTail>
 78a:	29 17       	cp	r18, r25
 78c:	e1 f3       	breq	.-8      	; 0x786 <uart_putc+0x8>
    {
        ;/* wait for free space in buffer */
    }

    UART_TxBuf[tmphead] = data;
 78e:	e2 2f       	mov	r30, r18
 790:	f0 e0       	ldi	r31, 0x00	; 0
 792:	ef 59       	subi	r30, 0x9F	; 159
 794:	fe 4f       	sbci	r31, 0xFE	; 254
 796:	80 83       	st	Z, r24
    UART_TxHead         = tmphead;
 798:	20 93 40 01 	sts	0x0140, r18	; 0x800140 <UART_TxHead>

    /* enable UDRE interrupt */
    UART0_CONTROL |= _BV(UART0_UDRIE);
 79c:	e1 ec       	ldi	r30, 0xC1	; 193
 79e:	f0 e0       	ldi	r31, 0x00	; 0
 7a0:	80 81       	ld	r24, Z
 7a2:	80 62       	ori	r24, 0x20	; 32
 7a4:	80 83       	st	Z, r24
 7a6:	08 95       	ret

000007a8 <uart_puts>:
 * Purpose:  transmit string to UART
 * Input:    string to be transmitted
 * Returns:  none
 **************************************************************************/
void uart_puts(const char *s)
{
 7a8:	cf 93       	push	r28
 7aa:	df 93       	push	r29
 7ac:	ec 01       	movw	r28, r24
    while (*s)
 7ae:	88 81       	ld	r24, Y
 7b0:	88 23       	and	r24, r24
 7b2:	31 f0       	breq	.+12     	; 0x7c0 <uart_puts+0x18>
 7b4:	21 96       	adiw	r28, 0x01	; 1
        uart_putc(*s++);
 7b6:	0e 94 bf 03 	call	0x77e	; 0x77e <uart_putc>
 * Input:    string to be transmitted
 * Returns:  none
 **************************************************************************/
void uart_puts(const char *s)
{
    while (*s)
 7ba:	89 91       	ld	r24, Y+
 7bc:	81 11       	cpse	r24, r1
 7be:	fb cf       	rjmp	.-10     	; 0x7b6 <uart_puts+0xe>
        uart_putc(*s++);
}/* uart_puts */
 7c0:	df 91       	pop	r29
 7c2:	cf 91       	pop	r28
 7c4:	08 95       	ret

000007c6 <__itoa_ncheck>:
 7c6:	bb 27       	eor	r27, r27
 7c8:	4a 30       	cpi	r20, 0x0A	; 10
 7ca:	31 f4       	brne	.+12     	; 0x7d8 <__itoa_ncheck+0x12>
 7cc:	99 23       	and	r25, r25
 7ce:	22 f4       	brpl	.+8      	; 0x7d8 <__itoa_ncheck+0x12>
 7d0:	bd e2       	ldi	r27, 0x2D	; 45
 7d2:	90 95       	com	r25
 7d4:	81 95       	neg	r24
 7d6:	9f 4f       	sbci	r25, 0xFF	; 255
 7d8:	0c 94 ef 03 	jmp	0x7de	; 0x7de <__utoa_common>

000007dc <__utoa_ncheck>:
 7dc:	bb 27       	eor	r27, r27

000007de <__utoa_common>:
 7de:	fb 01       	movw	r30, r22
 7e0:	55 27       	eor	r21, r21
 7e2:	aa 27       	eor	r26, r26
 7e4:	88 0f       	add	r24, r24
 7e6:	99 1f       	adc	r25, r25
 7e8:	aa 1f       	adc	r26, r26
 7ea:	a4 17       	cp	r26, r20
 7ec:	10 f0       	brcs	.+4      	; 0x7f2 <__utoa_common+0x14>
 7ee:	a4 1b       	sub	r26, r20
 7f0:	83 95       	inc	r24
 7f2:	50 51       	subi	r21, 0x10	; 16
 7f4:	b9 f7       	brne	.-18     	; 0x7e4 <__utoa_common+0x6>
 7f6:	a0 5d       	subi	r26, 0xD0	; 208
 7f8:	aa 33       	cpi	r26, 0x3A	; 58
 7fa:	08 f0       	brcs	.+2      	; 0x7fe <__utoa_common+0x20>
 7fc:	a9 5d       	subi	r26, 0xD9	; 217
 7fe:	a1 93       	st	Z+, r26
 800:	00 97       	sbiw	r24, 0x00	; 0
 802:	79 f7       	brne	.-34     	; 0x7e2 <__utoa_common+0x4>
 804:	b1 11       	cpse	r27, r1
 806:	b1 93       	st	Z+, r27
 808:	11 92       	st	Z+, r1
 80a:	cb 01       	movw	r24, r22
 80c:	0c 94 08 04 	jmp	0x810	; 0x810 <strrev>

00000810 <strrev>:
 810:	dc 01       	movw	r26, r24
 812:	fc 01       	movw	r30, r24
 814:	67 2f       	mov	r22, r23
 816:	71 91       	ld	r23, Z+
 818:	77 23       	and	r23, r23
 81a:	e1 f7       	brne	.-8      	; 0x814 <strrev+0x4>
 81c:	32 97       	sbiw	r30, 0x02	; 2
 81e:	04 c0       	rjmp	.+8      	; 0x828 <strrev+0x18>
 820:	7c 91       	ld	r23, X
 822:	6d 93       	st	X+, r22
 824:	70 83       	st	Z, r23
 826:	62 91       	ld	r22, -Z
 828:	ae 17       	cp	r26, r30
 82a:	bf 07       	cpc	r27, r31
 82c:	c8 f3       	brcs	.-14     	; 0x820 <strrev+0x10>
 82e:	08 95       	ret

00000830 <_exit>:
 830:	f8 94       	cli

00000832 <__stop_program>:
 832:	ff cf       	rjmp	.-2      	; 0x832 <__stop_program>
