{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1472134644997 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1472134644997 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 25 22:17:24 2016 " "Processing started: Thu Aug 25 22:17:24 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1472134644997 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1472134644997 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off spi_pro -c spi_pro " "Command: quartus_map --read_settings_files=on --write_settings_files=off spi_pro -c spi_pro" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1472134644997 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1472134645997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "show_part.vhd 2 1 " "Found 2 design units, including 1 entities, in source file show_part.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 show_part-behave " "Found design unit 1: show_part-behave" {  } { { "show_part.vhd" "" { Text "F:/Quartus II 12.0/Project/spi_pro/show_part.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1472134647525 ""} { "Info" "ISGN_ENTITY_NAME" "1 show_part " "Found entity 1: show_part" {  } { { "show_part.vhd" "" { Text "F:/Quartus II 12.0/Project/spi_pro/show_part.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1472134647525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1472134647525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_pro.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spi_pro.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_pro-behave " "Found design unit 1: spi_pro-behave" {  } { { "spi_pro.vhd" "" { Text "F:/Quartus II 12.0/Project/spi_pro/spi_pro.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1472134647525 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_pro " "Found entity 1: spi_pro" {  } { { "spi_pro.vhd" "" { Text "F:/Quartus II 12.0/Project/spi_pro/spi_pro.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1472134647525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1472134647525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_part.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rx_part.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rx_part-behave " "Found design unit 1: rx_part-behave" {  } { { "rx_part.vhd" "" { Text "F:/Quartus II 12.0/Project/spi_pro/rx_part.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1472134647525 ""} { "Info" "ISGN_ENTITY_NAME" "1 rx_part " "Found entity 1: rx_part" {  } { { "rx_part.vhd" "" { Text "F:/Quartus II 12.0/Project/spi_pro/rx_part.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1472134647525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1472134647525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_part.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tx_part.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx_part-behave " "Found design unit 1: tx_part-behave" {  } { { "tx_part.vhd" "" { Text "F:/Quartus II 12.0/Project/spi_pro/tx_part.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1472134647525 ""} { "Info" "ISGN_ENTITY_NAME" "1 tx_part " "Found entity 1: tx_part" {  } { { "tx_part.vhd" "" { Text "F:/Quartus II 12.0/Project/spi_pro/tx_part.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1472134647525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1472134647525 ""}
{ "Error" "EVRFX_VHDL_WRONG_SIGNAL_ASSIGN" "data_rx rx_part.vhd(22) " "VHDL Signal Assignment Statement error at rx_part.vhd(22): Signal Assignment Statement must use <= to assign value to signal \"data_rx\"" {  } { { "rx_part.vhd" "" { Text "F:/Quartus II 12.0/Project/spi_pro/rx_part.vhd" 22 0 0 } }  } 0 10526 "VHDL Signal Assignment Statement error at %2!s!: Signal Assignment Statement must use <= to assign value to signal \"%1!s!\"" 0 0 "" 0 -1 1472134647541 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "460 " "Peak virtual memory: 460 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1472134647858 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Aug 25 22:17:27 2016 " "Processing ended: Thu Aug 25 22:17:27 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1472134647858 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1472134647858 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1472134647858 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1472134647858 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 0 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1472134648729 ""}
