Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Dec 19 15:52:15 2018
| Host         : Centropy running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file ./report/GenerationGenerator_timing_routed.rpt
| Design       : GenerationGenerator
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 178 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 129 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     12.701        0.000                      0                  786        0.106        0.000                      0                  786        9.500        0.000                       0                   474  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                12.701        0.000                      0                  786        0.106        0.000                      0                  786        9.500        0.000                       0                   474  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       12.701ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.701ns  (required time - arrival time)
  Source:                 GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        7.233ns  (logic 3.490ns (48.254%)  route 3.743ns (51.746%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.476ns = ( 21.476 - 20.000 ) 
    Source Clock Delay      (SCD):    1.699ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=473, unset)          1.699     1.699    GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/clk
    RAMB18_X1Y22         RAMB18E1                                     r  GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      2.454     4.153 r  GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/DOADO[10]
                         net (fo=2, routed)           1.152     5.305    GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/GenerationGenerator_randomNumbers_V_q0[10]
    SLICE_X27Y56         LUT4 (Prop_lut4_I2_O)        0.124     5.429 r  GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/grp_fu_284_p2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.429    grp_GenerationGenerator_generateGeneration_fu_114/ram_reg[1]
    SLICE_X27Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.979 r  grp_GenerationGenerator_generateGeneration_fu_114/grp_fu_284_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.979    grp_GenerationGenerator_generateGeneration_fu_114/grp_fu_284_p2_carry__0_n_0
    SLICE_X27Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.093 r  grp_GenerationGenerator_generateGeneration_fu_114/grp_fu_284_p2_carry__1/CO[3]
                         net (fo=14, routed)          1.501     7.595    grp_GenerationGenerator_generateGeneration_fu_114/grp_fu_284_p2_carry__1_n_0
    SLICE_X26Y66         LUT6 (Prop_lut6_I4_O)        0.124     7.719 r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261[15]_i_2/O
                         net (fo=4, routed)           1.090     8.808    grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261[15]_i_2_n_0
    SLICE_X24Y64         LUT6 (Prop_lut6_I4_O)        0.124     8.932 r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261[13]_i_1/O
                         net (fo=1, routed)           0.000     8.932    grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261[13]_i_1_n_0
    SLICE_X24Y64         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
                                                      0.000    20.000 r  clk (IN)
                         net (fo=473, unset)          1.476    21.476    grp_GenerationGenerator_generateGeneration_fu_114/clk
    SLICE_X24Y64         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261_reg[13]/C
                         clock pessimism              0.115    21.591    
                         clock uncertainty           -0.035    21.556    
    SLICE_X24Y64         FDRE (Setup_fdre_C_D)        0.077    21.633    grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_261_reg[13]
  -------------------------------------------------------------------
                         required time                         21.633    
                         arrival time                          -8.932    
  -------------------------------------------------------------------
                         slack                                 12.701    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 grp_GenerationGenerator_generateGeneration_fu_114/val_V_4_reg_485_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=473, unset)          0.556     0.556    grp_GenerationGenerator_generateGeneration_fu_114/clk
    SLICE_X33Y60         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/val_V_4_reg_485_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y60         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  grp_GenerationGenerator_generateGeneration_fu_114/val_V_4_reg_485_reg[42]/Q
                         net (fo=1, routed)           0.056     0.753    grp_GenerationGenerator_generateGeneration_fu_114/val_V_4_reg_485[42]
    SLICE_X32Y60         LUT4 (Prop_lut4_I3_O)        0.045     0.798 r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228[42]_i_1/O
                         net (fo=1, routed)           0.000     0.798    grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228[42]_i_1_n_0
    SLICE_X32Y60         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=473, unset)          0.825     0.825    grp_GenerationGenerator_generateGeneration_fu_114/clk
    SLICE_X32Y60         FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228_reg[42]/C
                         clock pessimism             -0.253     0.572    
    SLICE_X32Y60         FDRE (Hold_fdre_C_D)         0.120     0.692    grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_228_reg[42]
  -------------------------------------------------------------------
                         required time                         -0.692    
                         arrival time                           0.798    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X1Y22  GenerationGenerator_randomNumbers_V_U/GenerationGeneratbkb_ram_U/ram_reg/CLKARDCLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X29Y64  generatingDone_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X24Y68  generation_child2_reg[24]/C



