
*** Running vivado
    with args -log bd_0_hls_inst_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_hls_inst_0.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source bd_0_hls_inst_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.1/data/ip'.
Command: synth_design -top bd_0_hls_inst_0 -part xczu7ev-ffvc1156-2-e -directive sdx_optimization_effort_high -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 22316 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2364.086 ; gain = 0.000 ; free physical = 291 ; free virtual = 83196
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'bd_0_hls_inst_0' [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.vhd:71]
INFO: [Synth 8-3491] module 'fft2d_top' declared at '/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fft2d_top.vhd:12' bound to instance 'U0' of component 'fft2d_top' [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.vhd:111]
INFO: [Synth 8-638] synthesizing module 'fft2d_top' [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fft2d_top.vhd:27]
	Parameter DataWidth bound to: 64 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'fft2d_top_arr1' declared at '/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fft2d_top_arr1.vhd:9' bound to instance 'arr1_U' of component 'fft2d_top_arr1' [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fft2d_top.vhd:413]
INFO: [Synth 8-638] synthesizing module 'fft2d_top_arr1' [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fft2d_top_arr1.vhd:47]
	Parameter DataWidth bound to: 64 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
	Parameter BufferCount bound to: 2 - type: integer 
	Parameter MemLatency bound to: 1 - type: integer 
	Parameter IndexWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'fft2d_top_arr1_memcore' declared at '/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fft2d_top_arr1_memcore.vhd:85' bound to instance 'fft2d_top_arr1_memcore_U' of component 'fft2d_top_arr1_memcore' [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fft2d_top_arr1.vhd:90]
INFO: [Synth 8-638] synthesizing module 'fft2d_top_arr1_memcore' [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fft2d_top_arr1_memcore.vhd:102]
	Parameter DataWidth bound to: 64 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'fft2d_top_arr1_memcore_ram' declared at '/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fft2d_top_arr1_memcore.vhd:10' bound to instance 'fft2d_top_arr1_memcore_ram_U' of component 'fft2d_top_arr1_memcore_ram' [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fft2d_top_arr1_memcore.vhd:118]
INFO: [Synth 8-638] synthesizing module 'fft2d_top_arr1_memcore_ram' [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fft2d_top_arr1_memcore.vhd:30]
	Parameter MEM_TYPE bound to: hls_ultra - type: string 
	Parameter DWIDTH bound to: 64 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 1024 - type: integer 
INFO: [Synth 8-5771] Detected attribute (* cascade_height =  1 *) on RAM ram_reg 
INFO: [Synth 8-256] done synthesizing module 'fft2d_top_arr1_memcore_ram' (1#1) [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fft2d_top_arr1_memcore.vhd:30]
INFO: [Synth 8-5771] Detected attribute (* cascade_height =  1 *) on RAM ram_reg 
INFO: [Synth 8-256] done synthesizing module 'fft2d_top_arr1_memcore' (2#1) [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fft2d_top_arr1_memcore.vhd:102]
INFO: [Synth 8-3491] module 'fft2d_top_arr1_memcore' declared at '/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fft2d_top_arr1_memcore.vhd:85' bound to instance 'fft2d_top_arr1_memcore_U' of component 'fft2d_top_arr1_memcore' [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fft2d_top_arr1.vhd:90]
INFO: [Synth 8-5771] Detected attribute (* cascade_height =  1 *) on RAM ram_reg 
INFO: [Synth 8-5771] Detected attribute (* cascade_height =  1 *) on RAM ram_reg 
INFO: [Synth 8-256] done synthesizing module 'fft2d_top_arr1' (3#1) [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fft2d_top_arr1.vhd:47]
	Parameter DataWidth bound to: 64 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'fft2d_top_arr1' declared at '/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fft2d_top_arr1.vhd:9' bound to instance 'arr0_U' of component 'fft2d_top_arr1' [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fft2d_top.vhd:442]
INFO: [Synth 8-3491] module 'Loop_l_rd_xn_proc23' declared at '/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/Loop_l_rd_xn_proc23.vhd:12' bound to instance 'Loop_l_rd_xn_proc23_U0' of component 'Loop_l_rd_xn_proc23' [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fft2d_top.vhd:471]
INFO: [Synth 8-638] synthesizing module 'Loop_l_rd_xn_proc23' [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/Loop_l_rd_xn_proc23.vhd:34]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/Loop_l_rd_xn_proc23.vhd:58]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/Loop_l_rd_xn_proc23.vhd:61]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/Loop_l_rd_xn_proc23.vhd:82]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/Loop_l_rd_xn_proc23.vhd:100]
INFO: [Synth 8-256] done synthesizing module 'Loop_l_rd_xn_proc23' (4#1) [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/Loop_l_rd_xn_proc23.vhd:34]
INFO: [Synth 8-3491] module 'Loop_l_f1d_row_proc2' declared at '/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/Loop_l_f1d_row_proc2.vhd:12' bound to instance 'Loop_l_f1d_row_proc2_U0' of component 'Loop_l_f1d_row_proc2' [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fft2d_top.vhd:491]
INFO: [Synth 8-638] synthesizing module 'Loop_l_f1d_row_proc2' [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/Loop_l_f1d_row_proc2.vhd:33]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/Loop_l_f1d_row_proc2.vhd:55]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/Loop_l_f1d_row_proc2.vhd:58]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/Loop_l_f1d_row_proc2.vhd:62]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/Loop_l_f1d_row_proc2.vhd:67]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/Loop_l_f1d_row_proc2.vhd:82]
INFO: [Synth 8-3491] module 'fft1d_1' declared at '/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fft1d_1.vhd:12' bound to instance 'grp_fft1d_1_fu_125' of component 'fft1d_1' [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/Loop_l_f1d_row_proc2.vhd:134]
INFO: [Synth 8-638] synthesizing module 'fft1d_1' [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fft1d_1.vhd:30]
INFO: [Synth 8-3491] module 'fft1d_1_Block_codeRe' declared at '/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fft1d_1_Block_codeRe.vhd:12' bound to instance 'fft1d_1_Block_codeRe_U0' of component 'fft1d_1_Block_codeRe' [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fft1d_1.vhd:249]
INFO: [Synth 8-638] synthesizing module 'fft1d_1_Block_codeRe' [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fft1d_1_Block_codeRe.vhd:30]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fft1d_1_Block_codeRe.vhd:41]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fft1d_1_Block_codeRe.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'fft1d_1_Block_codeRe' (5#1) [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fft1d_1_Block_codeRe.vhd:30]
INFO: [Synth 8-3491] module 'fft1d_1_Loop_1_proc1' declared at '/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fft1d_1_Loop_1_proc1.vhd:12' bound to instance 'fft1d_1_Loop_1_proc1_U0' of component 'fft1d_1_Loop_1_proc1' [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fft1d_1.vhd:265]
INFO: [Synth 8-638] synthesizing module 'fft1d_1_Loop_1_proc1' [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fft1d_1_Loop_1_proc1.vhd:30]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fft1d_1_Loop_1_proc1.vhd:48]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fft1d_1_Loop_1_proc1.vhd:51]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fft1d_1_Loop_1_proc1.vhd:54]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fft1d_1_Loop_1_proc1.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'fft1d_1_Loop_1_proc1' (6#1) [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fft1d_1_Loop_1_proc1.vhd:30]
INFO: [Synth 8-3491] module 'fft_configuration_s' declared at '/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fft_configuration_s.vhd:9' bound to instance 'fft_configuration_U0' of component 'fft_configuration_s' [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fft1d_1.vhd:281]
INFO: [Synth 8-638] synthesizing module 'fft_configuration_s' [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fft_configuration_s.vhd:40]
	Parameter INPUT_WIDTH bound to: 64 - type: integer 
	Parameter OUTPUT_WIDTH bound to: 64 - type: integer 
	Parameter CONFIG_WIDTH bound to: 8 - type: integer 
	Parameter STATUS_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'fft_configuration_s_core' declared at '/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/ip/fft_configuration_s_core.vhd:59' bound to instance 'inst' of component 'fft_configuration_s_core' [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fft_configuration_s.vhd:78]
INFO: [Synth 8-638] synthesizing module 'fft_configuration_s_core' [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/ip/fft_configuration_s_core.vhd:84]
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_S_AXIS_CONFIG_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_S_AXIS_DATA_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXIS_DATA_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXIS_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_STATUS_TDATA_WIDTH bound to: 1 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 1 - type: integer 
	Parameter C_CHANNELS bound to: 1 - type: integer 
	Parameter C_NFFT_MAX bound to: 5 - type: integer 
	Parameter C_ARCH bound to: 3 - type: integer 
	Parameter C_HAS_NFFT bound to: 0 - type: integer 
	Parameter C_USE_FLT_PT bound to: 1 - type: integer 
	Parameter C_INPUT_WIDTH bound to: 32 - type: integer 
	Parameter C_TWIDDLE_WIDTH bound to: 24 - type: integer 
	Parameter C_OUTPUT_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_SCALING bound to: 1 - type: integer 
	Parameter C_HAS_BFP bound to: 0 - type: integer 
	Parameter C_HAS_ROUNDING bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 1 - type: integer 
	Parameter C_HAS_OVFLO bound to: 0 - type: integer 
	Parameter C_HAS_NATURAL_INPUT bound to: 1 - type: integer 
	Parameter C_HAS_NATURAL_OUTPUT bound to: 1 - type: integer 
	Parameter C_HAS_CYCLIC_PREFIX bound to: 0 - type: integer 
	Parameter C_HAS_XK_INDEX bound to: 0 - type: integer 
	Parameter C_DATA_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_TWIDDLE_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_BRAM_STAGES bound to: 0 - type: integer 
	Parameter C_REORDER_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_USE_HYBRID_RAM bound to: 0 - type: integer 
	Parameter C_OPTIMIZE_GOAL bound to: 0 - type: integer 
	Parameter C_CMPY_TYPE bound to: 2 - type: integer 
	Parameter C_BFLY_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xfft_v9_1_2' declared at '/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/3c11/hdl/xfft_v9_1_vh_rfs.vhd:103134' bound to instance 'U0' of component 'xfft_v9_1_2' [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/ip/fft_configuration_s_core.vhd:193]
WARNING: [Synth 8-5858] RAM adel30_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM bdel_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM sub_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM adel30_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM bdel_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM sub_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-256] done synthesizing module 'fft_configuration_s_core' (77#1) [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/ip/fft_configuration_s_core.vhd:84]
WARNING: [Synth 8-3848] Net ap_idle in module/entity fft_configuration_s does not have driver. [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fft_configuration_s.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'fft_configuration_s' (78#1) [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fft_configuration_s.vhd:40]
INFO: [Synth 8-3491] module 'fft1d_1_Loop_2_proc2' declared at '/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fft1d_1_Loop_2_proc2.vhd:12' bound to instance 'fft1d_1_Loop_2_proc2_U0' of component 'fft1d_1_Loop_2_proc2' [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fft1d_1.vhd:304]
INFO: [Synth 8-638] synthesizing module 'fft1d_1_Loop_2_proc2' [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fft1d_1_Loop_2_proc2.vhd:30]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fft1d_1_Loop_2_proc2.vhd:48]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fft1d_1_Loop_2_proc2.vhd:51]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fft1d_1_Loop_2_proc2.vhd:54]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fft1d_1_Loop_2_proc2.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'fft1d_1_Loop_2_proc2' (79#1) [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fft1d_1_Loop_2_proc2.vhd:30]
INFO: [Synth 8-3491] module 'fifo_w8_d2_A' declared at '/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fifo_w8_d2_A.vhd:47' bound to instance 'config_data_V_1_chan_U' of component 'fifo_w8_d2_A' [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fft1d_1.vhd:320]
INFO: [Synth 8-638] synthesizing module 'fifo_w8_d2_A' [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fifo_w8_d2_A.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'fifo_w8_d2_A_shiftReg' declared at '/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fifo_w8_d2_A.vhd:10' bound to instance 'U_fifo_w8_d2_A_shiftReg' of component 'fifo_w8_d2_A_shiftReg' [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fifo_w8_d2_A.vhd:124]
INFO: [Synth 8-638] synthesizing module 'fifo_w8_d2_A_shiftReg' [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fifo_w8_d2_A.vhd:23]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w8_d2_A_shiftReg' (80#1) [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fifo_w8_d2_A.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_w8_d2_A' (81#1) [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fifo_w8_d2_A.vhd:66]
INFO: [Synth 8-3491] module 'fifo_w64_d32_A' declared at '/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fifo_w64_d32_A.vhd:10' bound to instance 'xn_channel_U' of component 'fifo_w64_d32_A' [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fft1d_1.vhd:333]
INFO: [Synth 8-638] synthesizing module 'fifo_w64_d32_A' [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fifo_w64_d32_A.vhd:31]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w64_d32_A' (82#1) [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fifo_w64_d32_A.vhd:31]
INFO: [Synth 8-3491] module 'fifo_w64_d32_A' declared at '/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fifo_w64_d32_A.vhd:10' bound to instance 'xk_channel_U' of component 'fifo_w64_d32_A' [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fft1d_1.vhd:346]
INFO: [Synth 8-3491] module 'start_for_fft_configuration_U0' declared at '/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/start_for_fft_configuration_U0.vhd:47' bound to instance 'start_for_fft_configuration_U0_U' of component 'start_for_fft_configuration_U0' [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fft1d_1.vhd:359]
INFO: [Synth 8-638] synthesizing module 'start_for_fft_configuration_U0' [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/start_for_fft_configuration_U0.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'start_for_fft_configuration_U0_shiftReg' declared at '/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/start_for_fft_configuration_U0.vhd:10' bound to instance 'U_start_for_fft_configuration_U0_shiftReg' of component 'start_for_fft_configuration_U0_shiftReg' [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/start_for_fft_configuration_U0.vhd:124]
INFO: [Synth 8-638] synthesizing module 'start_for_fft_configuration_U0_shiftReg' [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/start_for_fft_configuration_U0.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_fft_configuration_U0_shiftReg' (83#1) [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/start_for_fft_configuration_U0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_fft_configuration_U0' (84#1) [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/start_for_fft_configuration_U0.vhd:66]
INFO: [Synth 8-3491] module 'start_for_fft1d_1_Loop_2_proc2_U0' declared at '/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/start_for_fft1d_1_Loop_2_proc2_U0.vhd:47' bound to instance 'start_for_fft1d_1_Loop_2_proc2_U0_U' of component 'start_for_fft1d_1_Loop_2_proc2_U0' [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fft1d_1.vhd:372]
INFO: [Synth 8-638] synthesizing module 'start_for_fft1d_1_Loop_2_proc2_U0' [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/start_for_fft1d_1_Loop_2_proc2_U0.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'start_for_fft1d_1_Loop_2_proc2_U0_shiftReg' declared at '/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/start_for_fft1d_1_Loop_2_proc2_U0.vhd:10' bound to instance 'U_start_for_fft1d_1_Loop_2_proc2_U0_shiftReg' of component 'start_for_fft1d_1_Loop_2_proc2_U0_shiftReg' [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/start_for_fft1d_1_Loop_2_proc2_U0.vhd:124]
INFO: [Synth 8-638] synthesizing module 'start_for_fft1d_1_Loop_2_proc2_U0_shiftReg' [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/start_for_fft1d_1_Loop_2_proc2_U0.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_fft1d_1_Loop_2_proc2_U0_shiftReg' (85#1) [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/start_for_fft1d_1_Loop_2_proc2_U0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_fft1d_1_Loop_2_proc2_U0' (86#1) [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/start_for_fft1d_1_Loop_2_proc2_U0.vhd:66]
WARNING: [Synth 8-6014] Unused sequential element fft1d_1_Block_codeRe_U0_ap_ready_count_reg was removed.  [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fft1d_1.vhd:425]
WARNING: [Synth 8-6014] Unused sequential element fft1d_1_Loop_1_proc1_U0_ap_ready_count_reg was removed.  [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fft1d_1.vhd:436]
INFO: [Synth 8-256] done synthesizing module 'fft1d_1' (87#1) [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fft1d_1.vhd:30]
INFO: [Synth 8-3491] module 'fifo_w64_d32_A_x' declared at '/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fifo_w64_d32_A_x.vhd:10' bound to instance 'xn_mid_row_fifo_V_fifo_U' of component 'fifo_w64_d32_A_x' [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/Loop_l_f1d_row_proc2.vhd:150]
INFO: [Synth 8-638] synthesizing module 'fifo_w64_d32_A_x' [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fifo_w64_d32_A_x.vhd:31]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w64_d32_A_x' (88#1) [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fifo_w64_d32_A_x.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'Loop_l_f1d_row_proc2' (89#1) [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/Loop_l_f1d_row_proc2.vhd:33]
INFO: [Synth 8-3491] module 'Loop_l_transp_mid_pr' declared at '/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/Loop_l_transp_mid_pr.vhd:12' bound to instance 'Loop_l_transp_mid_pr_U0' of component 'Loop_l_transp_mid_pr' [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fft2d_top.vhd:510]
INFO: [Synth 8-638] synthesizing module 'Loop_l_transp_mid_pr' [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/Loop_l_transp_mid_pr.vhd:31]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/Loop_l_transp_mid_pr.vhd:53]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/Loop_l_transp_mid_pr.vhd:56]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/Loop_l_transp_mid_pr.vhd:59]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/Loop_l_transp_mid_pr.vhd:95]
INFO: [Synth 8-256] done synthesizing module 'Loop_l_transp_mid_pr' (90#1) [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/Loop_l_transp_mid_pr.vhd:31]
INFO: [Synth 8-3491] module 'Loop_l_f1d_col_proc2' declared at '/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/Loop_l_f1d_col_proc2.vhd:12' bound to instance 'Loop_l_f1d_col_proc2_U0' of component 'Loop_l_f1d_col_proc2' [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fft2d_top.vhd:527]
INFO: [Synth 8-638] synthesizing module 'Loop_l_f1d_col_proc2' [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/Loop_l_f1d_col_proc2.vhd:33]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/Loop_l_f1d_col_proc2.vhd:60]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/Loop_l_f1d_col_proc2.vhd:63]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/Loop_l_f1d_col_proc2.vhd:68]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/Loop_l_f1d_col_proc2.vhd:75]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/Loop_l_f1d_col_proc2.vhd:79]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/Loop_l_f1d_col_proc2.vhd:90]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/Loop_l_f1d_col_proc2.vhd:97]
INFO: [Synth 8-3491] module 'fft1d_0' declared at '/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fft1d_0.vhd:12' bound to instance 'grp_fft1d_0_fu_131' of component 'fft1d_0' [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/Loop_l_f1d_col_proc2.vhd:148]
INFO: [Synth 8-638] synthesizing module 'fft1d_0' [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fft1d_0.vhd:30]
INFO: [Synth 8-3491] module 'fft1d_0_Block_codeRe' declared at '/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fft1d_0_Block_codeRe.vhd:12' bound to instance 'fft1d_0_Block_codeRe_U0' of component 'fft1d_0_Block_codeRe' [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fft1d_0.vhd:249]
INFO: [Synth 8-638] synthesizing module 'fft1d_0_Block_codeRe' [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fft1d_0_Block_codeRe.vhd:30]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fft1d_0_Block_codeRe.vhd:41]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fft1d_0_Block_codeRe.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'fft1d_0_Block_codeRe' (91#1) [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fft1d_0_Block_codeRe.vhd:30]
INFO: [Synth 8-3491] module 'fft1d_0_Loop_1_proc2' declared at '/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fft1d_0_Loop_1_proc2.vhd:12' bound to instance 'fft1d_0_Loop_1_proc2_U0' of component 'fft1d_0_Loop_1_proc2' [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fft1d_0.vhd:265]
INFO: [Synth 8-638] synthesizing module 'fft1d_0_Loop_1_proc2' [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fft1d_0_Loop_1_proc2.vhd:30]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fft1d_0_Loop_1_proc2.vhd:48]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fft1d_0_Loop_1_proc2.vhd:51]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fft1d_0_Loop_1_proc2.vhd:54]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fft1d_0_Loop_1_proc2.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'fft1d_0_Loop_1_proc2' (92#1) [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fft1d_0_Loop_1_proc2.vhd:30]
INFO: [Synth 8-3491] module 'fft_configuration_1' declared at '/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fft_configuration_1.vhd:9' bound to instance 'fft_configuration_1_U0' of component 'fft_configuration_1' [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fft1d_0.vhd:281]
INFO: [Synth 8-638] synthesizing module 'fft_configuration_1' [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fft_configuration_1.vhd:40]
	Parameter INPUT_WIDTH bound to: 64 - type: integer 
	Parameter OUTPUT_WIDTH bound to: 64 - type: integer 
	Parameter CONFIG_WIDTH bound to: 8 - type: integer 
	Parameter STATUS_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'fft_configuration_1_core' declared at '/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/ip/fft_configuration_1_core.vhd:59' bound to instance 'inst' of component 'fft_configuration_1_core' [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fft_configuration_1.vhd:78]
INFO: [Synth 8-638] synthesizing module 'fft_configuration_1_core' [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/ip/fft_configuration_1_core.vhd:84]
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_S_AXIS_CONFIG_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_S_AXIS_DATA_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXIS_DATA_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXIS_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_STATUS_TDATA_WIDTH bound to: 1 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 1 - type: integer 
	Parameter C_CHANNELS bound to: 1 - type: integer 
	Parameter C_NFFT_MAX bound to: 5 - type: integer 
	Parameter C_ARCH bound to: 3 - type: integer 
	Parameter C_HAS_NFFT bound to: 0 - type: integer 
	Parameter C_USE_FLT_PT bound to: 1 - type: integer 
	Parameter C_INPUT_WIDTH bound to: 32 - type: integer 
	Parameter C_TWIDDLE_WIDTH bound to: 24 - type: integer 
	Parameter C_OUTPUT_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_SCALING bound to: 1 - type: integer 
	Parameter C_HAS_BFP bound to: 0 - type: integer 
	Parameter C_HAS_ROUNDING bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 1 - type: integer 
	Parameter C_HAS_OVFLO bound to: 0 - type: integer 
	Parameter C_HAS_NATURAL_INPUT bound to: 1 - type: integer 
	Parameter C_HAS_NATURAL_OUTPUT bound to: 1 - type: integer 
	Parameter C_HAS_CYCLIC_PREFIX bound to: 0 - type: integer 
	Parameter C_HAS_XK_INDEX bound to: 0 - type: integer 
	Parameter C_DATA_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_TWIDDLE_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_BRAM_STAGES bound to: 0 - type: integer 
	Parameter C_REORDER_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_USE_HYBRID_RAM bound to: 0 - type: integer 
	Parameter C_OPTIMIZE_GOAL bound to: 0 - type: integer 
	Parameter C_CMPY_TYPE bound to: 2 - type: integer 
	Parameter C_BFLY_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xfft_v9_1_2' declared at '/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/3c11/hdl/xfft_v9_1_vh_rfs.vhd:103134' bound to instance 'U0' of component 'xfft_v9_1_2' [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/ip/fft_configuration_1_core.vhd:193]
INFO: [Synth 8-256] done synthesizing module 'fft_configuration_1_core' (93#1) [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/ip/fft_configuration_1_core.vhd:84]
WARNING: [Synth 8-3848] Net ap_idle in module/entity fft_configuration_1 does not have driver. [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fft_configuration_1.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'fft_configuration_1' (94#1) [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fft_configuration_1.vhd:40]
INFO: [Synth 8-3491] module 'fft1d_0_Loop_2_proc2' declared at '/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fft1d_0_Loop_2_proc2.vhd:12' bound to instance 'fft1d_0_Loop_2_proc2_U0' of component 'fft1d_0_Loop_2_proc2' [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fft1d_0.vhd:304]
INFO: [Synth 8-638] synthesizing module 'fft1d_0_Loop_2_proc2' [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fft1d_0_Loop_2_proc2.vhd:30]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fft1d_0_Loop_2_proc2.vhd:48]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fft1d_0_Loop_2_proc2.vhd:51]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fft1d_0_Loop_2_proc2.vhd:54]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fft1d_0_Loop_2_proc2.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'fft1d_0_Loop_2_proc2' (95#1) [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fft1d_0_Loop_2_proc2.vhd:30]
INFO: [Synth 8-3491] module 'fifo_w8_d2_A_x' declared at '/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fifo_w8_d2_A_x.vhd:47' bound to instance 'config_data_V_1_chan_U' of component 'fifo_w8_d2_A_x' [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fft1d_0.vhd:320]
INFO: [Synth 8-638] synthesizing module 'fifo_w8_d2_A_x' [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fifo_w8_d2_A_x.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'fifo_w8_d2_A_x_shiftReg' declared at '/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fifo_w8_d2_A_x.vhd:10' bound to instance 'U_fifo_w8_d2_A_x_shiftReg' of component 'fifo_w8_d2_A_x_shiftReg' [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fifo_w8_d2_A_x.vhd:124]
INFO: [Synth 8-638] synthesizing module 'fifo_w8_d2_A_x_shiftReg' [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fifo_w8_d2_A_x.vhd:23]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w8_d2_A_x_shiftReg' (96#1) [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fifo_w8_d2_A_x.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_w8_d2_A_x' (97#1) [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fifo_w8_d2_A_x.vhd:66]
INFO: [Synth 8-3491] module 'fifo_w64_d32_A_x0' declared at '/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fifo_w64_d32_A_x0.vhd:10' bound to instance 'xn_channel_U' of component 'fifo_w64_d32_A_x0' [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fft1d_0.vhd:333]
INFO: [Synth 8-638] synthesizing module 'fifo_w64_d32_A_x0' [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fifo_w64_d32_A_x0.vhd:31]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w64_d32_A_x0' (98#1) [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fifo_w64_d32_A_x0.vhd:31]
INFO: [Synth 8-3491] module 'fifo_w64_d32_A_x0' declared at '/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fifo_w64_d32_A_x0.vhd:10' bound to instance 'xk_channel_U' of component 'fifo_w64_d32_A_x0' [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fft1d_0.vhd:346]
INFO: [Synth 8-3491] module 'start_for_fft_configuration_1_U0' declared at '/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/start_for_fft_configuration_1_U0.vhd:47' bound to instance 'start_for_fft_configuration_1_U0_U' of component 'start_for_fft_configuration_1_U0' [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fft1d_0.vhd:359]
INFO: [Synth 8-638] synthesizing module 'start_for_fft_configuration_1_U0' [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/start_for_fft_configuration_1_U0.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'start_for_fft_configuration_1_U0_shiftReg' declared at '/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/start_for_fft_configuration_1_U0.vhd:10' bound to instance 'U_start_for_fft_configuration_1_U0_shiftReg' of component 'start_for_fft_configuration_1_U0_shiftReg' [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/start_for_fft_configuration_1_U0.vhd:124]
INFO: [Synth 8-638] synthesizing module 'start_for_fft_configuration_1_U0_shiftReg' [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/start_for_fft_configuration_1_U0.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_fft_configuration_1_U0_shiftReg' (99#1) [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/start_for_fft_configuration_1_U0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_fft_configuration_1_U0' (100#1) [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/start_for_fft_configuration_1_U0.vhd:66]
INFO: [Synth 8-3491] module 'start_for_fft1d_0_Loop_2_proc2_U0' declared at '/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/start_for_fft1d_0_Loop_2_proc2_U0.vhd:47' bound to instance 'start_for_fft1d_0_Loop_2_proc2_U0_U' of component 'start_for_fft1d_0_Loop_2_proc2_U0' [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fft1d_0.vhd:372]
INFO: [Synth 8-638] synthesizing module 'start_for_fft1d_0_Loop_2_proc2_U0' [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/start_for_fft1d_0_Loop_2_proc2_U0.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'start_for_fft1d_0_Loop_2_proc2_U0_shiftReg' declared at '/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/start_for_fft1d_0_Loop_2_proc2_U0.vhd:10' bound to instance 'U_start_for_fft1d_0_Loop_2_proc2_U0_shiftReg' of component 'start_for_fft1d_0_Loop_2_proc2_U0_shiftReg' [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/start_for_fft1d_0_Loop_2_proc2_U0.vhd:124]
INFO: [Synth 8-638] synthesizing module 'start_for_fft1d_0_Loop_2_proc2_U0_shiftReg' [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/start_for_fft1d_0_Loop_2_proc2_U0.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_fft1d_0_Loop_2_proc2_U0_shiftReg' (101#1) [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/start_for_fft1d_0_Loop_2_proc2_U0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_fft1d_0_Loop_2_proc2_U0' (102#1) [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/start_for_fft1d_0_Loop_2_proc2_U0.vhd:66]
WARNING: [Synth 8-6014] Unused sequential element fft1d_0_Block_codeRe_U0_ap_ready_count_reg was removed.  [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fft1d_0.vhd:425]
WARNING: [Synth 8-6014] Unused sequential element fft1d_0_Loop_1_proc2_U0_ap_ready_count_reg was removed.  [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fft1d_0.vhd:436]
INFO: [Synth 8-256] done synthesizing module 'fft1d_0' (103#1) [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fft1d_0.vhd:30]
INFO: [Synth 8-3491] module 'fifo_w64_d32_A_x1' declared at '/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fifo_w64_d32_A_x1.vhd:10' bound to instance 'xn_mid_col_fifo_V_fifo_U' of component 'fifo_w64_d32_A_x1' [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/Loop_l_f1d_col_proc2.vhd:164]
INFO: [Synth 8-638] synthesizing module 'fifo_w64_d32_A_x1' [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fifo_w64_d32_A_x1.vhd:31]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w64_d32_A_x1' (104#1) [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fifo_w64_d32_A_x1.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'Loop_l_f1d_col_proc2' (105#1) [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/Loop_l_f1d_col_proc2.vhd:33]
INFO: [Synth 8-3491] module 'Loop_l_transp_out_pr' declared at '/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/Loop_l_transp_out_pr.vhd:12' bound to instance 'Loop_l_transp_out_pr_U0' of component 'Loop_l_transp_out_pr' [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fft2d_top.vhd:546]
INFO: [Synth 8-638] synthesizing module 'Loop_l_transp_out_pr' [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/Loop_l_transp_out_pr.vhd:31]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/Loop_l_transp_out_pr.vhd:53]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/Loop_l_transp_out_pr.vhd:56]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/Loop_l_transp_out_pr.vhd:59]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/Loop_l_transp_out_pr.vhd:95]
INFO: [Synth 8-256] done synthesizing module 'Loop_l_transp_out_pr' (106#1) [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/Loop_l_transp_out_pr.vhd:31]
INFO: [Synth 8-3491] module 'Loop_l_wr_o_fifo_pro' declared at '/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/Loop_l_wr_o_fifo_pro.vhd:12' bound to instance 'Loop_l_wr_o_fifo_pro_U0' of component 'Loop_l_wr_o_fifo_pro' [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fft2d_top.vhd:563]
INFO: [Synth 8-638] synthesizing module 'Loop_l_wr_o_fifo_pro' [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/Loop_l_wr_o_fifo_pro.vhd:33]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/Loop_l_wr_o_fifo_pro.vhd:57]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/Loop_l_wr_o_fifo_pro.vhd:60]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/Loop_l_wr_o_fifo_pro.vhd:72]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/Loop_l_wr_o_fifo_pro.vhd:102]
INFO: [Synth 8-256] done synthesizing module 'Loop_l_wr_o_fifo_pro' (107#1) [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/Loop_l_wr_o_fifo_pro.vhd:33]
INFO: [Synth 8-3491] module 'Loop_l_wr_xk_proc29' declared at '/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/Loop_l_wr_xk_proc29.vhd:12' bound to instance 'Loop_l_wr_xk_proc29_U0' of component 'Loop_l_wr_xk_proc29' [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fft2d_top.vhd:582]
INFO: [Synth 8-638] synthesizing module 'Loop_l_wr_xk_proc29' [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/Loop_l_wr_xk_proc29.vhd:31]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/Loop_l_wr_xk_proc29.vhd:54]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/Loop_l_wr_xk_proc29.vhd:57]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/Loop_l_wr_xk_proc29.vhd:88]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/Loop_l_wr_xk_proc29.vhd:112]
INFO: [Synth 8-256] done synthesizing module 'Loop_l_wr_xk_proc29' (108#1) [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/Loop_l_wr_xk_proc29.vhd:31]
INFO: [Synth 8-3491] module 'fifo_w64_d32_A_x2' declared at '/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fifo_w64_d32_A_x2.vhd:10' bound to instance 'xn_fifo_V_U' of component 'fifo_w64_d32_A_x2' [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fft2d_top.vhd:599]
INFO: [Synth 8-638] synthesizing module 'fifo_w64_d32_A_x2' [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fifo_w64_d32_A_x2.vhd:31]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w64_d32_A_x2' (109#1) [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fifo_w64_d32_A_x2.vhd:31]
INFO: [Synth 8-3491] module 'fifo_w64_d32_A_x2' declared at '/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fifo_w64_d32_A_x2.vhd:10' bound to instance 'xk_mid_row_fifo_V_U' of component 'fifo_w64_d32_A_x2' [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fft2d_top.vhd:612]
INFO: [Synth 8-3491] module 'fifo_w64_d32_A_x2' declared at '/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fifo_w64_d32_A_x2.vhd:10' bound to instance 'xk_mid_col_fifo_V_U' of component 'fifo_w64_d32_A_x2' [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fft2d_top.vhd:625]
INFO: [Synth 8-3491] module 'fifo_w64_d32_A_x2' declared at '/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fifo_w64_d32_A_x2.vhd:10' bound to instance 'xk_fifo_V_U' of component 'fifo_w64_d32_A_x2' [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fft2d_top.vhd:638]
INFO: [Synth 8-3491] module 'start_for_Loop_l_f1d_row_proc2_U0' declared at '/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/start_for_Loop_l_f1d_row_proc2_U0.vhd:47' bound to instance 'start_for_Loop_l_f1d_row_proc2_U0_U' of component 'start_for_Loop_l_f1d_row_proc2_U0' [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fft2d_top.vhd:651]
INFO: [Synth 8-638] synthesizing module 'start_for_Loop_l_f1d_row_proc2_U0' [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/start_for_Loop_l_f1d_row_proc2_U0.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'start_for_Loop_l_f1d_row_proc2_U0_shiftReg' declared at '/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/start_for_Loop_l_f1d_row_proc2_U0.vhd:10' bound to instance 'U_start_for_Loop_l_f1d_row_proc2_U0_shiftReg' of component 'start_for_Loop_l_f1d_row_proc2_U0_shiftReg' [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/start_for_Loop_l_f1d_row_proc2_U0.vhd:124]
INFO: [Synth 8-638] synthesizing module 'start_for_Loop_l_f1d_row_proc2_U0_shiftReg' [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/start_for_Loop_l_f1d_row_proc2_U0.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_Loop_l_f1d_row_proc2_U0_shiftReg' (110#1) [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/start_for_Loop_l_f1d_row_proc2_U0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_Loop_l_f1d_row_proc2_U0' (111#1) [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/start_for_Loop_l_f1d_row_proc2_U0.vhd:66]
INFO: [Synth 8-3491] module 'start_for_Loop_l_transp_mid_pr_U0' declared at '/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/start_for_Loop_l_transp_mid_pr_U0.vhd:47' bound to instance 'start_for_Loop_l_transp_mid_pr_U0_U' of component 'start_for_Loop_l_transp_mid_pr_U0' [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fft2d_top.vhd:664]
INFO: [Synth 8-638] synthesizing module 'start_for_Loop_l_transp_mid_pr_U0' [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/start_for_Loop_l_transp_mid_pr_U0.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'start_for_Loop_l_transp_mid_pr_U0_shiftReg' declared at '/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/start_for_Loop_l_transp_mid_pr_U0.vhd:10' bound to instance 'U_start_for_Loop_l_transp_mid_pr_U0_shiftReg' of component 'start_for_Loop_l_transp_mid_pr_U0_shiftReg' [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/start_for_Loop_l_transp_mid_pr_U0.vhd:124]
INFO: [Synth 8-638] synthesizing module 'start_for_Loop_l_transp_mid_pr_U0_shiftReg' [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/start_for_Loop_l_transp_mid_pr_U0.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_Loop_l_transp_mid_pr_U0_shiftReg' (112#1) [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/start_for_Loop_l_transp_mid_pr_U0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_Loop_l_transp_mid_pr_U0' (113#1) [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/start_for_Loop_l_transp_mid_pr_U0.vhd:66]
INFO: [Synth 8-3491] module 'start_for_Loop_l_transp_out_pr_U0' declared at '/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/start_for_Loop_l_transp_out_pr_U0.vhd:47' bound to instance 'start_for_Loop_l_transp_out_pr_U0_U' of component 'start_for_Loop_l_transp_out_pr_U0' [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fft2d_top.vhd:677]
INFO: [Synth 8-638] synthesizing module 'start_for_Loop_l_transp_out_pr_U0' [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/start_for_Loop_l_transp_out_pr_U0.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'start_for_Loop_l_transp_out_pr_U0_shiftReg' declared at '/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/start_for_Loop_l_transp_out_pr_U0.vhd:10' bound to instance 'U_start_for_Loop_l_transp_out_pr_U0_shiftReg' of component 'start_for_Loop_l_transp_out_pr_U0_shiftReg' [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/start_for_Loop_l_transp_out_pr_U0.vhd:124]
INFO: [Synth 8-638] synthesizing module 'start_for_Loop_l_transp_out_pr_U0_shiftReg' [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/start_for_Loop_l_transp_out_pr_U0.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_Loop_l_transp_out_pr_U0_shiftReg' (114#1) [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/start_for_Loop_l_transp_out_pr_U0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_Loop_l_transp_out_pr_U0' (115#1) [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/start_for_Loop_l_transp_out_pr_U0.vhd:66]
INFO: [Synth 8-3491] module 'start_for_Loop_l_wr_xk_proc29_U0' declared at '/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/start_for_Loop_l_wr_xk_proc29_U0.vhd:47' bound to instance 'start_for_Loop_l_wr_xk_proc29_U0_U' of component 'start_for_Loop_l_wr_xk_proc29_U0' [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fft2d_top.vhd:690]
INFO: [Synth 8-638] synthesizing module 'start_for_Loop_l_wr_xk_proc29_U0' [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/start_for_Loop_l_wr_xk_proc29_U0.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'start_for_Loop_l_wr_xk_proc29_U0_shiftReg' declared at '/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/start_for_Loop_l_wr_xk_proc29_U0.vhd:10' bound to instance 'U_start_for_Loop_l_wr_xk_proc29_U0_shiftReg' of component 'start_for_Loop_l_wr_xk_proc29_U0_shiftReg' [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/start_for_Loop_l_wr_xk_proc29_U0.vhd:124]
INFO: [Synth 8-638] synthesizing module 'start_for_Loop_l_wr_xk_proc29_U0_shiftReg' [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/start_for_Loop_l_wr_xk_proc29_U0.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_Loop_l_wr_xk_proc29_U0_shiftReg' (116#1) [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/start_for_Loop_l_wr_xk_proc29_U0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_Loop_l_wr_xk_proc29_U0' (117#1) [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/start_for_Loop_l_wr_xk_proc29_U0.vhd:66]
INFO: [Synth 8-5771] Detected attribute (* cascade_height =  1 *) on RAM ram_reg 
INFO: [Synth 8-5771] Detected attribute (* cascade_height =  1 *) on RAM ram_reg 
INFO: [Synth 8-5771] Detected attribute (* cascade_height =  1 *) on RAM ram_reg 
INFO: [Synth 8-5771] Detected attribute (* cascade_height =  1 *) on RAM ram_reg 
INFO: [Synth 8-256] done synthesizing module 'fft2d_top' (118#1) [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fft2d_top.vhd:27]
INFO: [Synth 8-5771] Detected attribute (* cascade_height =  1 *) on RAM ram_reg 
INFO: [Synth 8-5771] Detected attribute (* cascade_height =  1 *) on RAM ram_reg 
INFO: [Synth 8-5771] Detected attribute (* cascade_height =  1 *) on RAM ram_reg 
INFO: [Synth 8-5771] Detected attribute (* cascade_height =  1 *) on RAM ram_reg 
INFO: [Synth 8-256] done synthesizing module 'bd_0_hls_inst_0' (119#1) [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.vhd:71]
WARNING: [Synth 8-3331] design c_shift_ram_v12_0_13_legacy__parameterized22 has unconnected port a[4]
WARNING: [Synth 8-3331] design c_shift_ram_v12_0_13_legacy__parameterized22 has unconnected port a[3]
WARNING: [Synth 8-3331] design c_shift_ram_v12_0_13_legacy__parameterized22 has unconnected port a[2]
WARNING: [Synth 8-3331] design c_shift_ram_v12_0_13_legacy__parameterized22 has unconnected port a[1]
WARNING: [Synth 8-3331] design c_shift_ram_v12_0_13_legacy__parameterized22 has unconnected port a[0]
WARNING: [Synth 8-3331] design c_shift_ram_v12_0_13_legacy__parameterized22 has unconnected port aclr
WARNING: [Synth 8-3331] design c_shift_ram_v12_0_13_legacy__parameterized22 has unconnected port aset
WARNING: [Synth 8-3331] design c_shift_ram_v12_0_13_legacy__parameterized22 has unconnected port ainit
WARNING: [Synth 8-3331] design c_shift_ram_v12_0_13_legacy__parameterized22 has unconnected port sclr
WARNING: [Synth 8-3331] design c_shift_ram_v12_0_13_legacy__parameterized22 has unconnected port sset
WARNING: [Synth 8-3331] design c_shift_ram_v12_0_13_legacy__parameterized22 has unconnected port sinit
WARNING: [Synth 8-3331] design shift_ram__parameterized58 has unconnected port D[15]
WARNING: [Synth 8-3331] design shift_ram__parameterized58 has unconnected port D[14]
WARNING: [Synth 8-3331] design shift_ram__parameterized58 has unconnected port D[13]
WARNING: [Synth 8-3331] design shift_ram__parameterized58 has unconnected port D[12]
WARNING: [Synth 8-3331] design shift_ram__parameterized58 has unconnected port D[11]
WARNING: [Synth 8-3331] design shift_ram__parameterized58 has unconnected port D[10]
WARNING: [Synth 8-3331] design shift_ram__parameterized58 has unconnected port D[9]
WARNING: [Synth 8-3331] design shift_ram__parameterized58 has unconnected port D[8]
WARNING: [Synth 8-3331] design shift_ram__parameterized58 has unconnected port D[7]
WARNING: [Synth 8-3331] design shift_ram__parameterized58 has unconnected port D[6]
WARNING: [Synth 8-3331] design shift_ram__parameterized58 has unconnected port D[5]
WARNING: [Synth 8-3331] design shift_ram__parameterized58 has unconnected port D[4]
WARNING: [Synth 8-3331] design shift_ram__parameterized58 has unconnected port D[3]
WARNING: [Synth 8-3331] design shift_ram__parameterized58 has unconnected port D[2]
WARNING: [Synth 8-3331] design shift_ram__parameterized58 has unconnected port D[1]
WARNING: [Synth 8-3331] design shift_ram__parameterized58 has unconnected port D[0]
WARNING: [Synth 8-3331] design shift_ram__parameterized58 has unconnected port COMBI_SCLR
WARNING: [Synth 8-3331] design shift_ram__parameterized58 has unconnected port DEPTHx2
WARNING: [Synth 8-3331] design c_shift_ram_v12_0_13_legacy__parameterized1 has unconnected port a[4]
WARNING: [Synth 8-3331] design c_shift_ram_v12_0_13_legacy__parameterized1 has unconnected port a[3]
WARNING: [Synth 8-3331] design c_shift_ram_v12_0_13_legacy__parameterized1 has unconnected port a[2]
WARNING: [Synth 8-3331] design c_shift_ram_v12_0_13_legacy__parameterized1 has unconnected port a[1]
WARNING: [Synth 8-3331] design c_shift_ram_v12_0_13_legacy__parameterized1 has unconnected port a[0]
WARNING: [Synth 8-3331] design c_shift_ram_v12_0_13_legacy__parameterized1 has unconnected port aclr
WARNING: [Synth 8-3331] design c_shift_ram_v12_0_13_legacy__parameterized1 has unconnected port aset
WARNING: [Synth 8-3331] design c_shift_ram_v12_0_13_legacy__parameterized1 has unconnected port ainit
WARNING: [Synth 8-3331] design c_shift_ram_v12_0_13_legacy__parameterized1 has unconnected port sclr
WARNING: [Synth 8-3331] design c_shift_ram_v12_0_13_legacy__parameterized1 has unconnected port sset
WARNING: [Synth 8-3331] design c_shift_ram_v12_0_13_legacy__parameterized1 has unconnected port sinit
WARNING: [Synth 8-3331] design shift_ram__parameterized3 has unconnected port D[15]
WARNING: [Synth 8-3331] design shift_ram__parameterized3 has unconnected port D[14]
WARNING: [Synth 8-3331] design shift_ram__parameterized3 has unconnected port D[13]
WARNING: [Synth 8-3331] design shift_ram__parameterized3 has unconnected port D[12]
WARNING: [Synth 8-3331] design shift_ram__parameterized3 has unconnected port D[11]
WARNING: [Synth 8-3331] design shift_ram__parameterized3 has unconnected port D[10]
WARNING: [Synth 8-3331] design shift_ram__parameterized3 has unconnected port D[9]
WARNING: [Synth 8-3331] design shift_ram__parameterized3 has unconnected port D[8]
WARNING: [Synth 8-3331] design shift_ram__parameterized3 has unconnected port D[7]
WARNING: [Synth 8-3331] design shift_ram__parameterized3 has unconnected port D[6]
WARNING: [Synth 8-3331] design shift_ram__parameterized3 has unconnected port D[5]
WARNING: [Synth 8-3331] design shift_ram__parameterized3 has unconnected port D[4]
WARNING: [Synth 8-3331] design shift_ram__parameterized3 has unconnected port D[3]
WARNING: [Synth 8-3331] design shift_ram__parameterized3 has unconnected port D[2]
WARNING: [Synth 8-3331] design shift_ram__parameterized3 has unconnected port D[1]
WARNING: [Synth 8-3331] design shift_ram__parameterized3 has unconnected port D[0]
WARNING: [Synth 8-3331] design shift_ram__parameterized3 has unconnected port COMBI_SCLR
WARNING: [Synth 8-3331] design shift_ram__parameterized3 has unconnected port DEPTHx2
WARNING: [Synth 8-3331] design shift_ram__parameterized66 has unconnected port D[15]
WARNING: [Synth 8-3331] design shift_ram__parameterized66 has unconnected port D[14]
WARNING: [Synth 8-3331] design shift_ram__parameterized66 has unconnected port D[13]
WARNING: [Synth 8-3331] design shift_ram__parameterized66 has unconnected port D[12]
WARNING: [Synth 8-3331] design shift_ram__parameterized66 has unconnected port D[11]
WARNING: [Synth 8-3331] design shift_ram__parameterized66 has unconnected port D[10]
WARNING: [Synth 8-3331] design shift_ram__parameterized66 has unconnected port D[9]
WARNING: [Synth 8-3331] design shift_ram__parameterized66 has unconnected port D[8]
WARNING: [Synth 8-3331] design shift_ram__parameterized66 has unconnected port D[7]
WARNING: [Synth 8-3331] design shift_ram__parameterized66 has unconnected port D[6]
WARNING: [Synth 8-3331] design shift_ram__parameterized66 has unconnected port D[5]
WARNING: [Synth 8-3331] design shift_ram__parameterized66 has unconnected port D[4]
WARNING: [Synth 8-3331] design shift_ram__parameterized66 has unconnected port D[3]
WARNING: [Synth 8-3331] design shift_ram__parameterized66 has unconnected port D[2]
WARNING: [Synth 8-3331] design shift_ram__parameterized66 has unconnected port D[1]
WARNING: [Synth 8-3331] design shift_ram__parameterized66 has unconnected port D[0]
WARNING: [Synth 8-3331] design shift_ram__parameterized66 has unconnected port COMBI_SCLR
WARNING: [Synth 8-3331] design shift_ram__parameterized66 has unconnected port DEPTHx2
WARNING: [Synth 8-3331] design fp_shift_ram_clr_op has unconnected port EXTRA_CLR
WARNING: [Synth 8-3331] design fp_shift_ram_clr_op has unconnected port EXTRA_CLR_BLANK
WARNING: [Synth 8-3331] design shift_ram__parameterized61 has unconnected port D1
WARNING: [Synth 8-3331] design shift_ram__parameterized61 has unconnected port CLK
WARNING: [Synth 8-3331] design shift_ram__parameterized61 has unconnected port CE
WARNING: [Synth 8-3331] design shift_ram__parameterized61 has unconnected port SCLR
WARNING: [Synth 8-3331] design shift_ram__parameterized61 has unconnected port COMBI_SCLR
WARNING: [Synth 8-3331] design shift_ram__parameterized61 has unconnected port DEPTHx2
WARNING: [Synth 8-3331] design r22_memory__parameterized1 has unconnected port depthx2
WARNING: [Synth 8-3331] design shift_ram__parameterized60 has unconnected port D1
WARNING: [Synth 8-3331] design shift_ram__parameterized60 has unconnected port COMBI_SCLR
WARNING: [Synth 8-3331] design shift_ram__parameterized60 has unconnected port DEPTHx2
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_6_viv has unconnected port AINIT
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_6_viv has unconnected port ACLR
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_6_viv has unconnected port ASET
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_6_viv has unconnected port SINIT
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_6_viv has unconnected port SSET
WARNING: [Synth 8-3331] design c_shift_ram_v12_0_13_legacy__parameterized23 has unconnected port a[3]
WARNING: [Synth 8-3331] design c_shift_ram_v12_0_13_legacy__parameterized23 has unconnected port a[2]
WARNING: [Synth 8-3331] design c_shift_ram_v12_0_13_legacy__parameterized23 has unconnected port a[1]
WARNING: [Synth 8-3331] design c_shift_ram_v12_0_13_legacy__parameterized23 has unconnected port a[0]
WARNING: [Synth 8-3331] design shift_ram__parameterized59 has unconnected port D[15]
WARNING: [Synth 8-3331] design shift_ram__parameterized59 has unconnected port D[14]
WARNING: [Synth 8-3331] design shift_ram__parameterized59 has unconnected port D[13]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:47 ; elapsed = 00:00:56 . Memory (MB): peak = 2826.895 ; gain = 462.809 ; free physical = 671 ; free virtual = 83120
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:48 ; elapsed = 00:00:57 . Memory (MB): peak = 2826.895 ; gain = 462.809 ; free physical = 703 ; free virtual = 83152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:48 ; elapsed = 00:00:57 . Memory (MB): peak = 2826.895 ; gain = 462.809 ; free physical = 703 ; free virtual = 83152
---------------------------------------------------------------------------------
WARNING: [Synth 37-28] Duplicate attribute 'max_fanout' found for instance 'dist_ram.lutram.mem' of module 'dist_mem'.
Resolution: Check your design sources near the definition of the module or any related 'include files, looking for duplicate definitions with different values.
WARNING: [Synth 37-28] Duplicate attribute 'max_fanout' found for instance 'dist_ram.lutram.mem' of module 'dist_mem__parameterized0'.
Resolution: Check your design sources near the definition of the module or any related 'include files, looking for duplicate definitions with different values.
INFO: [Netlist 29-17] Analyzing 3736 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/fft2d_top_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/fft2d_top_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2990.676 ; gain = 0.000 ; free physical = 478 ; free virtual = 82940
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 584 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 32 instances
  FD => FDRE: 4 instances
  FDE => FDRE: 352 instances
  FDR => FDRE: 44 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 148 instances
  RAMB18E1 => RAMB18E2: 4 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2990.676 ; gain = 0.000 ; free physical = 473 ; free virtual = 82935
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:02 ; elapsed = 00:01:12 . Memory (MB): peak = 2990.676 ; gain = 626.590 ; free physical = 664 ; free virtual = 83127
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:02 ; elapsed = 00:01:12 . Memory (MB): peak = 2990.676 ; gain = 626.590 ; free physical = 664 ; free virtual = 83127
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  /home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:02 ; elapsed = 00:01:12 . Memory (MB): peak = 2990.676 ; gain = 626.590 ; free physical = 664 ; free virtual = 83127
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "first_quarter_table". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "second_quarter_table". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "first_quarter_table". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "second_quarter_table". This will be implemented in logic
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fifo_w64_d32_A.vhd:88]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/start_for_fft1d_1_Loop_2_proc2_U0.vhd:102]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fifo_w64_d32_A_x.vhd:88]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fifo_w64_d32_A_x0.vhd:88]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/start_for_fft1d_0_Loop_2_proc2_U0.vhd:102]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fifo_w64_d32_A_x1.vhd:88]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/ipshared/7947/hdl/vhdl/fifo_w64_d32_A_x2.vhd:88]
INFO: [Synth 8-5759] Cascade height of 1 specified for RAM '"fft2d_top_arr1_memcore_ram:/ram_reg"'. This RAM won't be implemented using URAM cascade chain
WARNING: [Synth 8-5790] Small sized RAM "fft2d_top_arr1_memcore_ram:/ram_reg" will be implemented using URAM because of explicit ram_style = "ultra" attribute.
INFO: [Synth 8-5759] Cascade height of 1 specified for RAM '"fft2d_top_arr1_memcore_ram:/ram_reg"'. This RAM won't be implemented using URAM cascade chain
WARNING: [Synth 8-5790] Small sized RAM "fft2d_top_arr1_memcore_ram:/ram_reg" will be implemented using URAM because of explicit ram_style = "ultra" attribute.
INFO: [Synth 8-5759] Cascade height of 1 specified for RAM '"fft2d_top_arr1_memcore_ram:/ram_reg"'. This RAM won't be implemented using URAM cascade chain
WARNING: [Synth 8-5790] Small sized RAM "fft2d_top_arr1_memcore_ram:/ram_reg" will be implemented using URAM because of explicit ram_style = "ultra" attribute.
INFO: [Synth 8-6833] Ram_style="hls_ultra" specified on RAM ("fft2d_top_arr1_memcore_ram:/ram_reg"). This will be implemented using Non-Cascaded URAMs that could result in higher LUTs an MUX utilization. 
INFO: [Synth 8-5782] User specified cascade height of 1 will be used for URAM '"fft2d_top_arr1_memcore_ram:/ram_reg"'.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:08 ; elapsed = 00:01:19 . Memory (MB): peak = 2990.676 ; gain = 626.590 ; free physical = 641 ; free virtual = 83108
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/get_block_max_exp/gen_start_dly' (shift_ram__parameterized2) to 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/get_block_max_exp/gen_fwd_inv_we_out'
INFO: [Synth 8-223] decloning instance 'fp_convert_to_block_fp:/fpo/DELAY_DIVIDE_BY_ZERO' (delay__parameterized13) to 'fp_convert_to_block_fp:/fpo/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'fp_convert_to_block_fp:/fpo/DELAY_DIVIDE_BY_ZERO' (delay__parameterized13) to 'fp_convert_to_block_fp:/fpo/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.delay_reset_3/tc_compare' (logic_gate__parameterized5) to 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.delay_reset_3/tc_compare1'
INFO: [Synth 8-223] decloning instance 'cnt_sat:/tc_compare' (logic_gate__parameterized2) to 'cnt_sat:/tc_compare1'
INFO: [Synth 8-223] decloning instance 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[1].delay_reset_pe/tc_compare' (logic_gate__parameterized3) to 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[1].delay_reset_pe/tc_compare1'
INFO: [Synth 8-223] decloning instance 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[0].delay_reset_pe/tc_compare' (logic_gate__parameterized4) to 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[0].delay_reset_pe/tc_compare1'
INFO: [Synth 8-223] decloning instance 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/SR2' (shift_ram__parameterized44) to 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/SR3'
INFO: [Synth 8-223] decloning instance 'fp_convert_to_fp:/fpo/DELAY_INVALID_OP' (delay__parameterized13) to 'fp_convert_to_fp:/fpo/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'fp_convert_to_fp:/fpo/DELAY_INVALID_OP' (delay__parameterized13) to 'fp_convert_to_fp:/fpo/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'fp_convert_to_fp:/fpo/DELAY_INVALID_OP' (delay__parameterized13) to 'fp_convert_to_fp:/fpo/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'fp_convert_to_fp:/fpo/DELAY_INVALID_OP' (delay__parameterized13) to 'fp_convert_to_fp:/fpo/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'fp_convert_to_fp:/fpo/DELAY_INVALID_OP' (delay__parameterized13) to 'fp_convert_to_fp:/fpo/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'fp_convert_to_fp:/fpo/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized13) to 'fp_convert_to_fp:/fpo/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'fp_convert_to_fp:/fpo/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized13) to 'fp_convert_to_fp:/fpo/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5759] Cascade height of 1 specified for RAM '"fft2d_top_arr1:/gen_buffer[0].fft2d_top_arr1_memcore_U/fft2d_top_arr1_memcore_ram_U/ram_reg"'. This RAM won't be implemented using URAM cascade chain
WARNING: [Synth 8-5790] Small sized RAM "fft2d_top_arr1:/gen_buffer[0].fft2d_top_arr1_memcore_U/fft2d_top_arr1_memcore_ram_U/ram_reg" will be implemented using URAM because of explicit ram_style = "ultra" attribute.
INFO: [Synth 8-5759] Cascade height of 1 specified for RAM '"fft2d_top_arr1:/gen_buffer[0].fft2d_top_arr1_memcore_U/fft2d_top_arr1_memcore_ram_U/ram_reg"'. This RAM won't be implemented using URAM cascade chain
WARNING: [Synth 8-5790] Small sized RAM "fft2d_top_arr1:/gen_buffer[0].fft2d_top_arr1_memcore_U/fft2d_top_arr1_memcore_ram_U/ram_reg" will be implemented using URAM because of explicit ram_style = "ultra" attribute.
INFO: [Synth 8-5759] Cascade height of 1 specified for RAM '"fft2d_top_arr1:/gen_buffer[0].fft2d_top_arr1_memcore_U/fft2d_top_arr1_memcore_ram_U/ram_reg"'. This RAM won't be implemented using URAM cascade chain
WARNING: [Synth 8-5790] Small sized RAM "fft2d_top_arr1:/gen_buffer[0].fft2d_top_arr1_memcore_U/fft2d_top_arr1_memcore_ram_U/ram_reg" will be implemented using URAM because of explicit ram_style = "ultra" attribute.
INFO: [Synth 8-6833] Ram_style="hls_ultra" specified on RAM ("fft2d_top_arr1:/gen_buffer[0].fft2d_top_arr1_memcore_U/fft2d_top_arr1_memcore_ram_U/ram_reg"). This will be implemented using Non-Cascaded URAMs that could result in higher LUTs an MUX utilization. 
INFO: [Synth 8-5782] User specified cascade height of 1 will be used for URAM '"fft2d_top_arr1:/gen_buffer[0].fft2d_top_arr1_memcore_U/fft2d_top_arr1_memcore_ram_U/ram_reg"'.
INFO: [Synth 8-5759] Cascade height of 1 specified for RAM '"fft2d_top_arr1:/gen_buffer[1].fft2d_top_arr1_memcore_U/fft2d_top_arr1_memcore_ram_U/ram_reg"'. This RAM won't be implemented using URAM cascade chain
WARNING: [Synth 8-5790] Small sized RAM "fft2d_top_arr1:/gen_buffer[1].fft2d_top_arr1_memcore_U/fft2d_top_arr1_memcore_ram_U/ram_reg" will be implemented using URAM because of explicit ram_style = "ultra" attribute.
INFO: [Synth 8-5759] Cascade height of 1 specified for RAM '"fft2d_top_arr1:/gen_buffer[1].fft2d_top_arr1_memcore_U/fft2d_top_arr1_memcore_ram_U/ram_reg"'. This RAM won't be implemented using URAM cascade chain
WARNING: [Synth 8-5790] Small sized RAM "fft2d_top_arr1:/gen_buffer[1].fft2d_top_arr1_memcore_U/fft2d_top_arr1_memcore_ram_U/ram_reg" will be implemented using URAM because of explicit ram_style = "ultra" attribute.
INFO: [Synth 8-5759] Cascade height of 1 specified for RAM '"fft2d_top_arr1:/gen_buffer[1].fft2d_top_arr1_memcore_U/fft2d_top_arr1_memcore_ram_U/ram_reg"'. This RAM won't be implemented using URAM cascade chain
WARNING: [Synth 8-5790] Small sized RAM "fft2d_top_arr1:/gen_buffer[1].fft2d_top_arr1_memcore_U/fft2d_top_arr1_memcore_ram_U/ram_reg" will be implemented using URAM because of explicit ram_style = "ultra" attribute.
INFO: [Synth 8-6833] Ram_style="hls_ultra" specified on RAM ("fft2d_top_arr1:/gen_buffer[1].fft2d_top_arr1_memcore_U/fft2d_top_arr1_memcore_ram_U/ram_reg"). This will be implemented using Non-Cascaded URAMs that could result in higher LUTs an MUX utilization. 
INFO: [Synth 8-5782] User specified cascade height of 1 will be used for URAM '"fft2d_top_arr1:/gen_buffer[1].fft2d_top_arr1_memcore_U/fft2d_top_arr1_memcore_ram_U/ram_reg"'.
INFO: [Synth 8-6833] Ram_style="hls_ultra" specified on RAM (gen_buffer[0].fft2d_top_arr1_memcore_U/fft2d_top_arr1_memcore_ram_U/ram_reg). This will be implemented using Non-Cascaded URAMs that could result in higher LUTs an MUX utilization. 
INFO: [Synth 8-6833] Ram_style="hls_ultra" specified on RAM (gen_buffer[1].fft2d_top_arr1_memcore_U/fft2d_top_arr1_memcore_ram_U/ram_reg). This will be implemented using Non-Cascaded URAMs that could result in higher LUTs an MUX utilization. 
INFO: [Synth 8-5759] Cascade height of 1 specified for RAM '"fft2d_top_arr1:/gen_buffer[0].fft2d_top_arr1_memcore_U/fft2d_top_arr1_memcore_ram_U/ram_reg"'. This RAM won't be implemented using URAM cascade chain
WARNING: [Synth 8-5790] Small sized RAM "fft2d_top_arr1:/gen_buffer[0].fft2d_top_arr1_memcore_U/fft2d_top_arr1_memcore_ram_U/ram_reg" will be implemented using URAM because of explicit ram_style = "ultra" attribute.
INFO: [Synth 8-5759] Cascade height of 1 specified for RAM '"fft2d_top_arr1:/gen_buffer[0].fft2d_top_arr1_memcore_U/fft2d_top_arr1_memcore_ram_U/ram_reg"'. This RAM won't be implemented using URAM cascade chain
WARNING: [Synth 8-5790] Small sized RAM "fft2d_top_arr1:/gen_buffer[0].fft2d_top_arr1_memcore_U/fft2d_top_arr1_memcore_ram_U/ram_reg" will be implemented using URAM because of explicit ram_style = "ultra" attribute.
INFO: [Synth 8-5759] Cascade height of 1 specified for RAM '"fft2d_top_arr1:/gen_buffer[0].fft2d_top_arr1_memcore_U/fft2d_top_arr1_memcore_ram_U/ram_reg"'. This RAM won't be implemented using URAM cascade chain
WARNING: [Synth 8-5790] Small sized RAM "fft2d_top_arr1:/gen_buffer[0].fft2d_top_arr1_memcore_U/fft2d_top_arr1_memcore_ram_U/ram_reg" will be implemented using URAM because of explicit ram_style = "ultra" attribute.
INFO: [Synth 8-6833] Ram_style="hls_ultra" specified on RAM ("fft2d_top_arr1:/gen_buffer[0].fft2d_top_arr1_memcore_U/fft2d_top_arr1_memcore_ram_U/ram_reg"). This will be implemented using Non-Cascaded URAMs that could result in higher LUTs an MUX utilization. 
INFO: [Synth 8-5782] User specified cascade height of 1 will be used for URAM '"fft2d_top_arr1:/gen_buffer[0].fft2d_top_arr1_memcore_U/fft2d_top_arr1_memcore_ram_U/ram_reg"'.
INFO: [Synth 8-5759] Cascade height of 1 specified for RAM '"fft2d_top_arr1:/gen_buffer[1].fft2d_top_arr1_memcore_U/fft2d_top_arr1_memcore_ram_U/ram_reg"'. This RAM won't be implemented using URAM cascade chain
WARNING: [Synth 8-5790] Small sized RAM "fft2d_top_arr1:/gen_buffer[1].fft2d_top_arr1_memcore_U/fft2d_top_arr1_memcore_ram_U/ram_reg" will be implemented using URAM because of explicit ram_style = "ultra" attribute.
INFO: [Synth 8-5759] Cascade height of 1 specified for RAM '"fft2d_top_arr1:/gen_buffer[1].fft2d_top_arr1_memcore_U/fft2d_top_arr1_memcore_ram_U/ram_reg"'. This RAM won't be implemented using URAM cascade chain
WARNING: [Synth 8-5790] Small sized RAM "fft2d_top_arr1:/gen_buffer[1].fft2d_top_arr1_memcore_U/fft2d_top_arr1_memcore_ram_U/ram_reg" will be implemented using URAM because of explicit ram_style = "ultra" attribute.
INFO: [Synth 8-5759] Cascade height of 1 specified for RAM '"fft2d_top_arr1:/gen_buffer[1].fft2d_top_arr1_memcore_U/fft2d_top_arr1_memcore_ram_U/ram_reg"'. This RAM won't be implemented using URAM cascade chain
WARNING: [Synth 8-5790] Small sized RAM "fft2d_top_arr1:/gen_buffer[1].fft2d_top_arr1_memcore_U/fft2d_top_arr1_memcore_ram_U/ram_reg" will be implemented using URAM because of explicit ram_style = "ultra" attribute.
INFO: [Synth 8-6833] Ram_style="hls_ultra" specified on RAM ("fft2d_top_arr1:/gen_buffer[1].fft2d_top_arr1_memcore_U/fft2d_top_arr1_memcore_ram_U/ram_reg"). This will be implemented using Non-Cascaded URAMs that could result in higher LUTs an MUX utilization. 
INFO: [Synth 8-5782] User specified cascade height of 1 will be used for URAM '"fft2d_top_arr1:/gen_buffer[1].fft2d_top_arr1_memcore_U/fft2d_top_arr1_memcore_ram_U/ram_reg"'.
INFO: [Synth 8-3886] merging instance 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/imag_to_bfp/fpo/FLT_TO_FIX_OP.SPD.OP/ALIGN_Z_D/MUX_LOOP[0].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg[6]' (FDE) to 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/imag_to_bfp/fpo/FLT_TO_FIX_OP.SPD.OP/ALIGN_Z_D/MUX_LOOP[0].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg[7]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/imag_to_bfp/fpo/FLT_TO_FIX_OP.SPD.OP/ALIGN_Z_D/MUX_LOOP[0].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg[7]' (FDE) to 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/imag_to_bfp/fpo/FLT_TO_FIX_OP.SPD.OP/ALIGN_Z_D/MUX_LOOP[1].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/imag_to_bfp/fpo/FLT_TO_FIX_OP.SPD.OP/ALIGN_Z_D/MUX_LOOP[1].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg[3]' (FDE) to 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/imag_to_bfp/fpo/FLT_TO_FIX_OP.SPD.OP/ALIGN_Z_D/MUX_LOOP[1].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg[2]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/real_to_bfp/fpo/FLT_TO_FIX_OP.SPD.OP/ALIGN_Z_D/MUX_LOOP[0].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg[6]' (FDE) to 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/real_to_bfp/fpo/FLT_TO_FIX_OP.SPD.OP/ALIGN_Z_D/MUX_LOOP[0].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg[7]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/real_to_bfp/fpo/FLT_TO_FIX_OP.SPD.OP/ALIGN_Z_D/MUX_LOOP[0].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg[7]' (FDE) to 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/real_to_bfp/fpo/FLT_TO_FIX_OP.SPD.OP/ALIGN_Z_D/MUX_LOOP[1].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/real_to_bfp/fpo/FLT_TO_FIX_OP.SPD.OP/ALIGN_Z_D/MUX_LOOP[1].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg[3]' (FDE) to 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/real_to_bfp/fpo/FLT_TO_FIX_OP.SPD.OP/ALIGN_Z_D/MUX_LOOP[1].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg[2]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re0/d1.dout_i_reg[0]' (FDE) to 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re0/d1.dout_i_reg[0]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im0/d1.dout_i_reg[0]' (FDE) to 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im0/d1.dout_i_reg[0]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re1/d1.dout_i_reg[0]' (FDE) to 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re1/d1.dout_i_reg[0]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im1/d1.dout_i_reg[0]' (FDE) to 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im1/d1.dout_i_reg[0]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_re0/d1.dout_i_reg[0]' (FDE) to 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_re0/d1.dout_i_reg[0]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_im0/d1.dout_i_reg[0]' (FDE) to 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_im0/d1.dout_i_reg[0]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/SINE_reg[24]' (FDRE) to 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/COSINE_reg[24]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[2]' (FDE) to 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q2_read_reg[14]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[4]' (FDE) to 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[19]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q2_read_reg[4]' (FDE) to 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q2_read_reg[19]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xfft_v9_1_2:/i_synth/\xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2 /\lut_rom.q1_read_reg[23] )
INFO: [Synth 8-3886] merging instance 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Aidelay0/d1.dout_i_reg[24]' (FDE) to 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Aidelay0/d1.dout_i_reg[25]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Aidelay0/d1.dout_i_reg[25]' (FDE) to 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Aidelay0/d1.dout_i_reg[26]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xfft_v9_1_2:/i_synth/\xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2 /\COSINE_reg[24] )
INFO: [Synth 8-3886] merging instance 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Ardelay0/d1.dout_i_reg[24]' (FDE) to 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Ardelay0/d1.dout_i_reg[25]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Ardelay0/d1.dout_i_reg[25]' (FDE) to 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Ardelay0/d1.dout_i_reg[26]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re0/d1.dout_i_reg[0]' (FDE) to 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re0/d1.dout_i_reg[0]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im0/d1.dout_i_reg[0]' (FDE) to 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im0/d1.dout_i_reg[0]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re1/d1.dout_i_reg[0]' (FDE) to 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re1/d1.dout_i_reg[0]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im1/d1.dout_i_reg[0]' (FDE) to 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im1/d1.dout_i_reg[0]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[0]' (FDE) to 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[2]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q2_read_reg[0]' (FDE) to 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[2]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[1]' (FDE) to 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[3]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q2_read_reg[1]' (FDE) to 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[3]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[2]' (FDE) to 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[7]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q2_read_reg[2]' (FDE) to 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[7]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[3]' (FDE) to 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[4]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q2_read_reg[3]' (FDE) to 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[4]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[4]' (FDE) to 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[5]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q2_read_reg[4]' (FDE) to 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[5]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[5]' (FDE) to 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[6]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q2_read_reg[5]' (FDE) to 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[6]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[6]' (FDE) to 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[9]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q2_read_reg[6]' (FDE) to 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[9]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[7]' (FDE) to 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[8]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q2_read_reg[7]' (FDE) to 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[8]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[8]' (FDE) to 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[10]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q2_read_reg[8]' (FDE) to 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[10]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[9]' (FDE) to 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[15]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q2_read_reg[9]' (FDE) to 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[15]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[10]' (FDE) to 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[11]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q2_read_reg[10]' (FDE) to 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[11]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[11]' (FDE) to 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[12]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q2_read_reg[11]' (FDE) to 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[12]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[12]' (FDE) to 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[13]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q2_read_reg[12]' (FDE) to 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[13]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[13]' (FDE) to 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[14]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q2_read_reg[13]' (FDE) to 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[14]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[14]' (FDE) to 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[16]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q2_read_reg[14]' (FDE) to 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[16]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[15]' (FDE) to 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[17]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q2_read_reg[15]' (FDE) to 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[17]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[16]' (FDE) to 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[18]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q2_read_reg[16]' (FDE) to 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[18]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[17]' (FDE) to 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[19]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q2_read_reg[17]' (FDE) to 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[19]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[18]' (FDE) to 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[21]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q2_read_reg[18]' (FDE) to 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[21]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[19]' (FDE) to 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[20]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q2_read_reg[19]' (FDE) to 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[20]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[20]' (FDE) to 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[22]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q2_read_reg[20]' (FDE) to 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[22]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[21]' (FDE) to 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[23]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q2_read_reg[21]' (FDE) to 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[23]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q1_read_reg[22]' (FDE) to 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/lut_rom.q2_read_reg[22]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xfft_v9_1_2:/i_synth/\xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2 /\lut_rom.q1_read_reg[23] )
INFO: [Synth 8-3886] merging instance 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_re0/d1.dout_i_reg[0]' (FDE) to 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_re0/d1.dout_i_reg[0]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_im0/d1.dout_i_reg[0]' (FDE) to 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_im0/d1.dout_i_reg[0]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/SINE_reg[24]' (FDRE) to 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/COSINE_reg[24]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xfft_v9_1_2:/i_synth/\xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2 /\COSINE_reg[24] )
INFO: [Synth 8-3886] merging instance 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Aidelay0/d1.dout_i_reg[24]' (FDE) to 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Aidelay0/d1.dout_i_reg[25]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Aidelay0/d1.dout_i_reg[25]' (FDE) to 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Aidelay0/d1.dout_i_reg[26]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Ardelay0/d1.dout_i_reg[24]' (FDE) to 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Ardelay0/d1.dout_i_reg[25]'
INFO: [Synth 8-3886] merging instance 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Ardelay0/d1.dout_i_reg[25]' (FDE) to 'xfft_v9_1_2:/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Ardelay0/d1.dout_i_reg[26]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/Loop_l_f1d_col_proc2_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/Loop_l_f1d_col_proc2_U0/\grp_fft1d_0_fu_131/fft1d_0_Loop_1_proc2_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/Loop_l_f1d_col_proc2_U0/\grp_fft1d_0_fu_131/config_data_V_1_chan_U/U_fifo_w8_d2_A_x_shiftReg/SRL_SIG_reg[0][0] )
INFO: [Synth 8-3886] merging instance 'U0/Loop_l_f1d_col_proc2_U0/grp_fft1d_0_fu_131/config_data_V_1_chan_U/U_fifo_w8_d2_A_x_shiftReg/SRL_SIG_reg[0][1]' (FDE) to 'U0/Loop_l_f1d_col_proc2_U0/grp_fft1d_0_fu_131/config_data_V_1_chan_U/U_fifo_w8_d2_A_x_shiftReg/SRL_SIG_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'U0/Loop_l_f1d_col_proc2_U0/grp_fft1d_0_fu_131/config_data_V_1_chan_U/U_fifo_w8_d2_A_x_shiftReg/SRL_SIG_reg[1][2]' (FDE) to 'U0/Loop_l_f1d_col_proc2_U0/grp_fft1d_0_fu_131/config_data_V_1_chan_U/U_fifo_w8_d2_A_x_shiftReg/SRL_SIG_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'U0/Loop_l_f1d_col_proc2_U0/grp_fft1d_0_fu_131/config_data_V_1_chan_U/U_fifo_w8_d2_A_x_shiftReg/SRL_SIG_reg[0][2]' (FDE) to 'U0/Loop_l_f1d_col_proc2_U0/grp_fft1d_0_fu_131/config_data_V_1_chan_U/U_fifo_w8_d2_A_x_shiftReg/SRL_SIG_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'U0/Loop_l_f1d_col_proc2_U0/grp_fft1d_0_fu_131/config_data_V_1_chan_U/U_fifo_w8_d2_A_x_shiftReg/SRL_SIG_reg[1][3]' (FDE) to 'U0/Loop_l_f1d_col_proc2_U0/grp_fft1d_0_fu_131/config_data_V_1_chan_U/U_fifo_w8_d2_A_x_shiftReg/SRL_SIG_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'U0/Loop_l_f1d_col_proc2_U0/grp_fft1d_0_fu_131/config_data_V_1_chan_U/U_fifo_w8_d2_A_x_shiftReg/SRL_SIG_reg[0][3]' (FDE) to 'U0/Loop_l_f1d_col_proc2_U0/grp_fft1d_0_fu_131/config_data_V_1_chan_U/U_fifo_w8_d2_A_x_shiftReg/SRL_SIG_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'U0/Loop_l_f1d_col_proc2_U0/grp_fft1d_0_fu_131/config_data_V_1_chan_U/U_fifo_w8_d2_A_x_shiftReg/SRL_SIG_reg[1][4]' (FDE) to 'U0/Loop_l_f1d_col_proc2_U0/grp_fft1d_0_fu_131/config_data_V_1_chan_U/U_fifo_w8_d2_A_x_shiftReg/SRL_SIG_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'U0/Loop_l_f1d_col_proc2_U0/grp_fft1d_0_fu_131/config_data_V_1_chan_U/U_fifo_w8_d2_A_x_shiftReg/SRL_SIG_reg[0][4]' (FDE) to 'U0/Loop_l_f1d_col_proc2_U0/grp_fft1d_0_fu_131/config_data_V_1_chan_U/U_fifo_w8_d2_A_x_shiftReg/SRL_SIG_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'U0/Loop_l_f1d_col_proc2_U0/grp_fft1d_0_fu_131/config_data_V_1_chan_U/U_fifo_w8_d2_A_x_shiftReg/SRL_SIG_reg[1][5]' (FDE) to 'U0/Loop_l_f1d_col_proc2_U0/grp_fft1d_0_fu_131/config_data_V_1_chan_U/U_fifo_w8_d2_A_x_shiftReg/SRL_SIG_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'U0/Loop_l_f1d_col_proc2_U0/grp_fft1d_0_fu_131/config_data_V_1_chan_U/U_fifo_w8_d2_A_x_shiftReg/SRL_SIG_reg[0][5]' (FDE) to 'U0/Loop_l_f1d_col_proc2_U0/grp_fft1d_0_fu_131/config_data_V_1_chan_U/U_fifo_w8_d2_A_x_shiftReg/SRL_SIG_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'U0/Loop_l_f1d_col_proc2_U0/grp_fft1d_0_fu_131/config_data_V_1_chan_U/U_fifo_w8_d2_A_x_shiftReg/SRL_SIG_reg[1][6]' (FDE) to 'U0/Loop_l_f1d_col_proc2_U0/grp_fft1d_0_fu_131/config_data_V_1_chan_U/U_fifo_w8_d2_A_x_shiftReg/SRL_SIG_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'U0/Loop_l_f1d_col_proc2_U0/grp_fft1d_0_fu_131/config_data_V_1_chan_U/U_fifo_w8_d2_A_x_shiftReg/SRL_SIG_reg[0][6]' (FDE) to 'U0/Loop_l_f1d_col_proc2_U0/grp_fft1d_0_fu_131/config_data_V_1_chan_U/U_fifo_w8_d2_A_x_shiftReg/SRL_SIG_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'U0/Loop_l_f1d_col_proc2_U0/grp_fft1d_0_fu_131/config_data_V_1_chan_U/U_fifo_w8_d2_A_x_shiftReg/SRL_SIG_reg[1][7]' (FDE) to 'U0/Loop_l_f1d_col_proc2_U0/grp_fft1d_0_fu_131/config_data_V_1_chan_U/U_fifo_w8_d2_A_x_shiftReg/SRL_SIG_reg[1][1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/Loop_l_f1d_col_proc2_U0/\grp_fft1d_0_fu_131/config_data_V_1_chan_U/U_fifo_w8_d2_A_x_shiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/Loop_l_f1d_col_proc2_U0/\grp_fft1d_0_fu_131/fft1d_0_Block_codeRe_U0/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/Loop_l_f1d_col_proc2_U0/\grp_fft1d_0_fu_131/fft1d_0_Block_codeRe_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/Loop_l_f1d_row_proc2_U0/\grp_fft1d_1_fu_125/config_data_V_1_chan_U/U_fifo_w8_d2_A_shiftReg/SRL_SIG_reg[0][0] )
INFO: [Synth 8-3886] merging instance 'U0/Loop_l_f1d_row_proc2_U0/grp_fft1d_1_fu_125/config_data_V_1_chan_U/U_fifo_w8_d2_A_shiftReg/SRL_SIG_reg[0][1]' (FDE) to 'U0/Loop_l_f1d_row_proc2_U0/grp_fft1d_1_fu_125/config_data_V_1_chan_U/U_fifo_w8_d2_A_shiftReg/SRL_SIG_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'U0/Loop_l_f1d_row_proc2_U0/grp_fft1d_1_fu_125/config_data_V_1_chan_U/U_fifo_w8_d2_A_shiftReg/SRL_SIG_reg[1][2]' (FDE) to 'U0/Loop_l_f1d_row_proc2_U0/grp_fft1d_1_fu_125/config_data_V_1_chan_U/U_fifo_w8_d2_A_shiftReg/SRL_SIG_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'U0/Loop_l_f1d_row_proc2_U0/grp_fft1d_1_fu_125/config_data_V_1_chan_U/U_fifo_w8_d2_A_shiftReg/SRL_SIG_reg[0][2]' (FDE) to 'U0/Loop_l_f1d_row_proc2_U0/grp_fft1d_1_fu_125/config_data_V_1_chan_U/U_fifo_w8_d2_A_shiftReg/SRL_SIG_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'U0/Loop_l_f1d_row_proc2_U0/grp_fft1d_1_fu_125/config_data_V_1_chan_U/U_fifo_w8_d2_A_shiftReg/SRL_SIG_reg[1][3]' (FDE) to 'U0/Loop_l_f1d_row_proc2_U0/grp_fft1d_1_fu_125/config_data_V_1_chan_U/U_fifo_w8_d2_A_shiftReg/SRL_SIG_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'U0/Loop_l_f1d_row_proc2_U0/grp_fft1d_1_fu_125/config_data_V_1_chan_U/U_fifo_w8_d2_A_shiftReg/SRL_SIG_reg[0][3]' (FDE) to 'U0/Loop_l_f1d_row_proc2_U0/grp_fft1d_1_fu_125/config_data_V_1_chan_U/U_fifo_w8_d2_A_shiftReg/SRL_SIG_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'U0/Loop_l_f1d_row_proc2_U0/grp_fft1d_1_fu_125/config_data_V_1_chan_U/U_fifo_w8_d2_A_shiftReg/SRL_SIG_reg[1][4]' (FDE) to 'U0/Loop_l_f1d_row_proc2_U0/grp_fft1d_1_fu_125/config_data_V_1_chan_U/U_fifo_w8_d2_A_shiftReg/SRL_SIG_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'U0/Loop_l_f1d_row_proc2_U0/grp_fft1d_1_fu_125/config_data_V_1_chan_U/U_fifo_w8_d2_A_shiftReg/SRL_SIG_reg[0][4]' (FDE) to 'U0/Loop_l_f1d_row_proc2_U0/grp_fft1d_1_fu_125/config_data_V_1_chan_U/U_fifo_w8_d2_A_shiftReg/SRL_SIG_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'U0/Loop_l_f1d_row_proc2_U0/grp_fft1d_1_fu_125/config_data_V_1_chan_U/U_fifo_w8_d2_A_shiftReg/SRL_SIG_reg[1][5]' (FDE) to 'U0/Loop_l_f1d_row_proc2_U0/grp_fft1d_1_fu_125/config_data_V_1_chan_U/U_fifo_w8_d2_A_shiftReg/SRL_SIG_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'U0/Loop_l_f1d_row_proc2_U0/grp_fft1d_1_fu_125/config_data_V_1_chan_U/U_fifo_w8_d2_A_shiftReg/SRL_SIG_reg[0][5]' (FDE) to 'U0/Loop_l_f1d_row_proc2_U0/grp_fft1d_1_fu_125/config_data_V_1_chan_U/U_fifo_w8_d2_A_shiftReg/SRL_SIG_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'U0/Loop_l_f1d_row_proc2_U0/grp_fft1d_1_fu_125/config_data_V_1_chan_U/U_fifo_w8_d2_A_shiftReg/SRL_SIG_reg[1][6]' (FDE) to 'U0/Loop_l_f1d_row_proc2_U0/grp_fft1d_1_fu_125/config_data_V_1_chan_U/U_fifo_w8_d2_A_shiftReg/SRL_SIG_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'U0/Loop_l_f1d_row_proc2_U0/grp_fft1d_1_fu_125/config_data_V_1_chan_U/U_fifo_w8_d2_A_shiftReg/SRL_SIG_reg[0][6]' (FDE) to 'U0/Loop_l_f1d_row_proc2_U0/grp_fft1d_1_fu_125/config_data_V_1_chan_U/U_fifo_w8_d2_A_shiftReg/SRL_SIG_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'U0/Loop_l_f1d_row_proc2_U0/grp_fft1d_1_fu_125/config_data_V_1_chan_U/U_fifo_w8_d2_A_shiftReg/SRL_SIG_reg[1][7]' (FDE) to 'U0/Loop_l_f1d_row_proc2_U0/grp_fft1d_1_fu_125/config_data_V_1_chan_U/U_fifo_w8_d2_A_shiftReg/SRL_SIG_reg[1][1]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/Loop_l_f1d_row_proc2_U0/\grp_fft1d_1_fu_125/config_data_V_1_chan_U/U_fifo_w8_d2_A_shiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xfft_v9_1_2:/i_synth/\axi_wrapper/gen_nrt_events.event_status_channel_halt_int_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/Loop_l_f1d_row_proc2_U0/\grp_fft1d_1_fu_125/fft1d_1_Loop_1_proc1_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/Loop_l_f1d_row_proc2_U0/\grp_fft1d_1_fu_125/fft1d_1_Block_codeRe_U0/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/Loop_l_f1d_row_proc2_U0/\grp_fft1d_1_fu_125/fft1d_1_Block_codeRe_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/Loop_l_f1d_row_proc2_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/Loop_l_wr_o_fifo_pro_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/Loop_l_wr_xk_proc29_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/Loop_l_rd_xn_proc23_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xfft_v9_1_2:/i_synth/\xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Aidelay0/d1.dout_i_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xfft_v9_1_2:/i_synth/\xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Ardelay0/d1.dout_i_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xfft_v9_1_2:/i_synth/\xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2 /\COSINE_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xfft_v9_1_2:/i_synth/\xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Aidelay0/d1.dout_i_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xfft_v9_1_2:/i_synth/\xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Ardelay0/d1.dout_i_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xfft_v9_1_2:/i_synth/\axi_wrapper/current_state_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/Loop_l_f1d_col_proc2_U0/\grp_fft1d_0_fu_131/config_data_V_1_chan_U/U_fifo_w8_d2_A_x_shiftReg/SRL_SIG_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/Loop_l_f1d_col_proc2_U0/\grp_fft1d_0_fu_131/config_data_V_1_chan_U/U_fifo_w8_d2_A_x_shiftReg/SRL_SIG_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/Loop_l_f1d_row_proc2_U0/\grp_fft1d_1_fu_125/config_data_V_1_chan_U/U_fifo_w8_d2_A_shiftReg/SRL_SIG_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/Loop_l_f1d_row_proc2_U0/\grp_fft1d_1_fu_125/config_data_V_1_chan_U/U_fifo_w8_d2_A_shiftReg/SRL_SIG_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xfft_v9_1_2:/i_synth/\xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Aidelay0/d1.dout_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xfft_v9_1_2:/i_synth/\xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Aidelay0/d1.dout_i_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xfft_v9_1_2:/i_synth/\xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Aidelay0/d1.dout_i_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xfft_v9_1_2:/i_synth/\xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Aidelay0/d1.dout_i_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xfft_v9_1_2:/i_synth/\xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Aidelay0/d1.dout_i_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xfft_v9_1_2:/i_synth/\xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Aidelay0/d1.dout_i_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xfft_v9_1_2:/i_synth/\xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Aidelay0/d1.dout_i_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xfft_v9_1_2:/i_synth/\xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Aidelay0/d1.dout_i_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xfft_v9_1_2:/i_synth/\xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Aidelay0/d1.dout_i_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xfft_v9_1_2:/i_synth/\xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Aidelay0/d1.dout_i_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xfft_v9_1_2:/i_synth/\xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Aidelay0/d1.dout_i_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xfft_v9_1_2:/i_synth/\xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Aidelay0/d1.dout_i_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xfft_v9_1_2:/i_synth/\xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Ardelay0/d1.dout_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xfft_v9_1_2:/i_synth/\xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Ardelay0/d1.dout_i_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xfft_v9_1_2:/i_synth/\xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Ardelay0/d1.dout_i_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xfft_v9_1_2:/i_synth/\xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Ardelay0/d1.dout_i_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xfft_v9_1_2:/i_synth/\xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Ardelay0/d1.dout_i_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xfft_v9_1_2:/i_synth/\xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Ardelay0/d1.dout_i_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xfft_v9_1_2:/i_synth/\xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Ardelay0/d1.dout_i_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xfft_v9_1_2:/i_synth/\xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Ardelay0/d1.dout_i_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xfft_v9_1_2:/i_synth/\xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Ardelay0/d1.dout_i_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xfft_v9_1_2:/i_synth/\xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Ardelay0/d1.dout_i_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xfft_v9_1_2:/i_synth/\xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Ardelay0/d1.dout_i_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xfft_v9_1_2:/i_synth/\xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Ardelay0/d1.dout_i_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xfft_v9_1_2:/i_synth/\axi_wrapper/current_state_reg[8] )
INFO: [Synth 8-3332] Sequential element (FLT_TO_FIX_OP.SPD.OP/COND_DET/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD) is unused and will be removed from module floating_point_v7_0_16_viv__1.
INFO: [Synth 8-3332] Sequential element (FLT_TO_FIX_OP.SPD.OP/COND_DET/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD) is unused and will be removed from module floating_point_v7_0_16_viv.
INFO: [Synth 8-3332] Sequential element (xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.delay_reset_3/tc_reg1) is unused and will be removed from module xfft_v9_1_2_viv.
INFO: [Synth 8-3332] Sequential element (xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.delay_reset_7/tc_reg1) is unused and will be removed from module xfft_v9_1_2_viv.
INFO: [Synth 8-3332] Sequential element (xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[2].delay_reset_pe/tc_reg1) is unused and will be removed from module xfft_v9_1_2_viv.
INFO: [Synth 8-3332] Sequential element (xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[1].delay_reset_pe/tc_reg1) is unused and will be removed from module xfft_v9_1_2_viv.
INFO: [Synth 8-3332] Sequential element (xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[0].delay_reset_pe/tc_reg1) is unused and will be removed from module xfft_v9_1_2_viv.
INFO: [Synth 8-3332] Sequential element (xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe0_bf1_addr_gen/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre0) is unused and will be removed from module xfft_v9_1_2_viv.
INFO: [Synth 8-3332] Sequential element (xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe0_bf1_addr_gen/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre1) is unused and will be removed from module xfft_v9_1_2_viv.
INFO: [Synth 8-3332] Sequential element (xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe0_bf1_addr_gen/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_fdre0) is unused and will be removed from module xfft_v9_1_2_viv.
INFO: [Synth 8-3332] Sequential element (xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe0_bf1_addr_gen/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_fdre1) is unused and will be removed from module xfft_v9_1_2_viv.
INFO: [Synth 8-3332] Sequential element (xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/has_bit_reverse.REG3/need_sclr_lut.real_shift_ram.FF_gen[4].reg) is unused and will be removed from module xfft_v9_1_2_viv.
INFO: [Synth 8-3332] Sequential element (xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/has_bit_reverse.REG3/need_sclr_lut.real_shift_ram.FF_gen[3].reg) is unused and will be removed from module xfft_v9_1_2_viv.
INFO: [Synth 8-3332] Sequential element (xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/has_bit_reverse.REG3/need_sclr_lut.real_shift_ram.FF_gen[2].reg) is unused and will be removed from module xfft_v9_1_2_viv.
INFO: [Synth 8-3332] Sequential element (xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/has_bit_reverse.REG3/need_sclr_lut.real_shift_ram.FF_gen[1].reg) is unused and will be removed from module xfft_v9_1_2_viv.
INFO: [Synth 8-3332] Sequential element (xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/has_bit_reverse.REG3/need_sclr_lut.real_shift_ram.FF_gen[0].reg) is unused and will be removed from module xfft_v9_1_2_viv.
INFO: [Synth 8-3332] Sequential element (xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/has_bit_reverse.REG3/need_sclr_lut.real_shift_ram.d3plus.use_hlutnm_srls.srl_loop[0].i_fdre0) is unused and will be removed from module xfft_v9_1_2_viv.
INFO: [Synth 8-3332] Sequential element (xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/has_bit_reverse.REG3/need_sclr_lut.real_shift_ram.d3plus.use_hlutnm_srls.srl_loop[0].i_fdre1) is unused and will be removed from module xfft_v9_1_2_viv.
INFO: [Synth 8-3332] Sequential element (xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/has_bit_reverse.REG3/need_sclr_lut.real_shift_ram.d3plus.use_hlutnm_srls.srl_loop[1].i_fdre0) is unused and will be removed from module xfft_v9_1_2_viv.
INFO: [Synth 8-3332] Sequential element (xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/has_bit_reverse.REG3/need_sclr_lut.real_shift_ram.d3plus.use_hlutnm_srls.srl_loop[1].i_fdre1) is unused and will be removed from module xfft_v9_1_2_viv.
INFO: [Synth 8-3332] Sequential element (xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/has_bit_reverse.REG3/need_sclr_lut.real_shift_ram.d3plus.use_hlutnm_srls.runt_srl_loop.i_fdre) is unused and will be removed from module xfft_v9_1_2_viv.
INFO: [Synth 8-3332] Sequential element (xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/delay_addr_bf2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre0) is unused and will be removed from module xfft_v9_1_2_viv.
INFO: [Synth 8-3332] Sequential element (xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/delay_addr_tw/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre0) is unused and will be removed from module xfft_v9_1_2_viv.
INFO: [Synth 8-3332] Sequential element (xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/delay_addr_tw/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre1) is unused and will be removed from module xfft_v9_1_2_viv.
INFO: [Synth 8-3332] Sequential element (xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/delay_addr_tw/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.runt_srl_loop.i_fdre) is unused and will be removed from module xfft_v9_1_2_viv.
INFO: [Synth 8-3332] Sequential element (xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/delay_addr_bf2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.runt_srl_loop.i_fdre) is unused and will be removed from module xfft_v9_1_2_viv.
INFO: [Synth 8-3332] Sequential element (xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/delay_addr_tw/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.runt_srl_loop.i_fdre) is unused and will be removed from module xfft_v9_1_2_viv.
INFO: [Synth 8-3332] Sequential element (xfft_inst/floating_point.xfft_inst/gen_xk_index/gen_dly/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre0) is unused and will be removed from module xfft_v9_1_2_viv.
INFO: [Synth 8-3332] Sequential element (xfft_inst/floating_point.xfft_inst/gen_xk_index/gen_dly/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre1) is unused and will be removed from module xfft_v9_1_2_viv.
INFO: [Synth 8-3332] Sequential element (xfft_inst/floating_point.xfft_inst/gen_xk_index/gen_dly/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_fdre0) is unused and will be removed from module xfft_v9_1_2_viv.
INFO: [Synth 8-3332] Sequential element (xfft_inst/floating_point.xfft_inst/gen_xk_index/gen_dly/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_fdre1) is unused and will be removed from module xfft_v9_1_2_viv.
INFO: [Synth 8-3332] Sequential element (xfft_inst/floating_point.xfft_inst/gen_xk_index/gen_dly/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.runt_srl_loop.i_fdre) is unused and will be removed from module xfft_v9_1_2_viv.
INFO: [Synth 8-3332] Sequential element (xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/has_bit_reverse.busy_gen/proc_start_delay/need_sclr_lut.real_shift_ram.FF_gen[0].reg) is unused and will be removed from module xfft_v9_1_2_viv__1.
INFO: [Synth 8-3332] Sequential element (xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/has_bit_reverse.busy_gen/proc_start_delay/need_sclr_lut.real_shift_ram.FF_gen[0].reg) is unused and will be removed from module xfft_v9_1_2_viv.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:21 ; elapsed = 00:01:33 . Memory (MB): peak = 2990.676 ; gain = 626.590 ; free physical = 597 ; free virtual = 83078
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance U0/Loop_l_f1d_row_proc2_U0/i_1_0/grp_fft1d_1_fu_125/xn_channel_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/Loop_l_f1d_row_proc2_U0/i_1_1/grp_fft1d_1_fu_125/xk_channel_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/Loop_l_f1d_row_proc2_U0/i_1_6/xn_mid_row_fifo_V_fifo_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/Loop_l_f1d_col_proc2_U0/i_1_0/grp_fft1d_0_fu_131/xn_channel_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/Loop_l_f1d_col_proc2_U0/i_1_1/grp_fft1d_0_fu_131/xk_channel_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/Loop_l_f1d_col_proc2_U0/i_1_5/xn_mid_col_fifo_V_fifo_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/xn_fifo_V_U/i_1_8/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/xk_mid_row_fifo_V_U/i_1_8/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/xk_mid_col_fifo_V_U/i_1_8/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/xk_fifo_V_U/i_1_8/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:42 ; elapsed = 00:02:11 . Memory (MB): peak = 3019.660 ; gain = 655.574 ; free physical = 237 ; free virtual = 82497
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:47 ; elapsed = 00:02:16 . Memory (MB): peak = 3096.270 ; gain = 732.184 ; free physical = 247 ; free virtual = 82432
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance U0/Loop_l_f1d_row_proc2_U0/grp_fft1d_1_fu_125/xn_channel_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/Loop_l_f1d_row_proc2_U0/grp_fft1d_1_fu_125/xk_channel_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/Loop_l_f1d_row_proc2_U0/xn_mid_row_fifo_V_fifo_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/Loop_l_f1d_col_proc2_U0/grp_fft1d_0_fu_131/xn_channel_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/Loop_l_f1d_col_proc2_U0/grp_fft1d_0_fu_131/xk_channel_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/Loop_l_f1d_col_proc2_U0/xn_mid_col_fifo_V_fifo_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/xn_fifo_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/xk_mid_row_fifo_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/xk_mid_col_fifo_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/xk_fifo_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/arr1_U/gen_buffer[0].fft2d_top_arr1_memcore_U/fft2d_top_arr1_memcore_ram_U/ram_reg_uram_0 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/arr1_U/gen_buffer[1].fft2d_top_arr1_memcore_U/fft2d_top_arr1_memcore_ram_U/ram_reg_uram_0 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/arr0_U/gen_buffer[0].fft2d_top_arr1_memcore_U/fft2d_top_arr1_memcore_ram_U/ram_reg_uram_0 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/arr0_U/gen_buffer[1].fft2d_top_arr1_memcore_U/fft2d_top_arr1_memcore_ram_U/ram_reg_uram_0 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:55 ; elapsed = 00:02:25 . Memory (MB): peak = 3109.309 ; gain = 745.223 ; free physical = 283 ; free virtual = 82432
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5778] max_fanout handling on net ce_w2c is sub-optimal because some of its loads are not in same hierarchy as its driver   
INFO: [Synth 8-5778] max_fanout handling on net ce_w2c is sub-optimal because some of its loads are not in same hierarchy as its driver   
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:58 ; elapsed = 00:02:28 . Memory (MB): peak = 3115.246 ; gain = 751.160 ; free physical = 282 ; free virtual = 82431
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:58 ; elapsed = 00:02:28 . Memory (MB): peak = 3115.246 ; gain = 751.160 ; free physical = 283 ; free virtual = 82431
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:00 ; elapsed = 00:02:30 . Memory (MB): peak = 3115.246 ; gain = 751.160 ; free physical = 281 ; free virtual = 82430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:00 ; elapsed = 00:02:30 . Memory (MB): peak = 3115.246 ; gain = 751.160 ; free physical = 281 ; free virtual = 82430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:01 ; elapsed = 00:02:31 . Memory (MB): peak = 3115.246 ; gain = 751.160 ; free physical = 281 ; free virtual = 82430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:01 ; elapsed = 00:02:31 . Memory (MB): peak = 3115.246 ; gain = 751.160 ; free physical = 282 ; free virtual = 82430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------------+------+
|      |Cell              |Count |
+------+------------------+------+
|1     |CARRY8            |     4|
|2     |DSP_ALU           |     8|
|3     |DSP_ALU_1         |    24|
|4     |DSP_A_B_DATA      |     8|
|5     |DSP_A_B_DATA_1    |    16|
|6     |DSP_A_B_DATA_2    |     8|
|7     |DSP_C_DATA        |    32|
|8     |DSP_MULTIPLIER    |    24|
|9     |DSP_MULTIPLIER_1  |     8|
|10    |DSP_M_DATA        |    32|
|11    |DSP_OUTPUT        |    32|
|12    |DSP_PREADD        |    32|
|13    |DSP_PREADD_DATA   |    24|
|14    |DSP_PREADD_DATA_1 |     8|
|15    |LUT1              |   247|
|16    |LUT2              |  1632|
|17    |LUT3              |  2809|
|18    |LUT4              |   808|
|19    |LUT5              |   469|
|20    |LUT6              |   904|
|21    |MUXCY             |  1600|
|22    |MUXF7             |     8|
|23    |MUXF8             |     4|
|24    |RAM64X1D          |   148|
|25    |RAMB18E1          |     4|
|26    |RAMB36E2          |    10|
|27    |SRL16E            |  2092|
|28    |SRLC32E           |    34|
|29    |URAM288           |     4|
|30    |XORCY             |  1500|
|31    |FD                |     4|
|32    |FDE               |   338|
|33    |FDR               |    32|
|34    |FDRE              | 10864|
|35    |FDSE              |   145|
+------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:01 ; elapsed = 00:02:31 . Memory (MB): peak = 3115.246 ; gain = 751.160 ; free physical = 282 ; free virtual = 82430
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1087 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:49 ; elapsed = 00:02:20 . Memory (MB): peak = 3115.246 ; gain = 587.379 ; free physical = 325 ; free virtual = 82474
Synthesis Optimization Complete : Time (s): cpu = 00:02:01 ; elapsed = 00:02:31 . Memory (MB): peak = 3115.254 ; gain = 751.160 ; free physical = 325 ; free virtual = 82474
INFO: [Project 1-571] Translating synthesized netlist
WARNING: [Synth 37-28] Duplicate attribute 'max_fanout' found for instance 'dist_ram.lutram.mem' of module 'dist_mem__parameterized0'.
Resolution: Check your design sources near the definition of the module or any related 'include files, looking for duplicate definitions with different values.
WARNING: [Synth 37-28] Duplicate attribute 'max_fanout' found for instance 'dist_ram.lutram.mem' of module 'dist_mem'.
Resolution: Check your design sources near the definition of the module or any related 'include files, looking for duplicate definitions with different values.
WARNING: [Synth 37-28] Duplicate attribute 'max_fanout' found for instance 'dist_ram.lutram.mem' of module 'dist_mem__parameterized0__1'.
Resolution: Check your design sources near the definition of the module or any related 'include files, looking for duplicate definitions with different values.
WARNING: [Synth 37-28] Duplicate attribute 'max_fanout' found for instance 'dist_ram.lutram.mem' of module 'dist_mem__1'.
Resolution: Check your design sources near the definition of the module or any related 'include files, looking for duplicate definitions with different values.
INFO: [Netlist 29-17] Analyzing 3674 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell U0/Loop_l_f1d_col_proc2_U0/grp_fft1d_0_fu_131/fft_configuration_1_U0/inst/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell U0/Loop_l_f1d_col_proc2_U0/grp_fft1d_0_fu_131/fft_configuration_1_U0/inst/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[1].use_RAMB18.SDP_RAMB18E1_36x512 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell U0/Loop_l_f1d_row_proc2_U0/grp_fft1d_1_fu_125/fft_configuration_U0/inst/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell U0/Loop_l_f1d_row_proc2_U0/grp_fft1d_1_fu_125/fft_configuration_U0/inst/U0/i_synth/xfft_inst/floating_point.xfft_inst/fft/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[1].use_RAMB18.SDP_RAMB18E1_36x512 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3210.824 ; gain = 0.000 ; free physical = 232 ; free virtual = 82382
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 846 instances were transformed.
  (CARRY4) => CARRY8: 288 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 32 instances
  FD => FDRE: 4 instances
  FDE => FDRE: 338 instances
  FDR => FDRE: 32 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 148 instances
  RAMB18E1 => RAMB18E2: 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
583 Infos, 133 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:16 ; elapsed = 00:02:50 . Memory (MB): peak = 3210.824 ; gain = 1814.609 ; free physical = 373 ; free virtual = 82523
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3210.824 ; gain = 0.000 ; free physical = 373 ; free virtual = 82523
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_0_hls_inst_0, cache-ID = 3286b87b86a9c2d4
INFO: [Coretcl 2-1174] Renamed 1646 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3243.180 ; gain = 0.000 ; free physical = 337 ; free virtual = 82528
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/erhan/workspace/Xilinx/Vivado_HLS_2019.1/fft2d/proj/solution1/impl/vhdl/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_hls_inst_0_utilization_synth.rpt -pb bd_0_hls_inst_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri May  1 00:27:22 2020...
