<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<doxygen xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="compound.xsd" version="1.8.19">
  <compounddef id="d7/d68/common__async_8vhd" kind="file" language="VHDL">
    <compoundname>common_async.vhd</compoundname>
    <innerclass refid="db/d85/classcommon__async" prot="public">common_async</innerclass>
    <innerclass refid="d8/d27/classcommon__async_1_1rtl" prot="private">common_async::rtl</innerclass>
    <briefdescription>
    </briefdescription>
    <detaileddescription>
    </detaileddescription>
    <programlisting>
<codeline lineno="1"><highlight class="comment">-------------------------------------------------------------------------------</highlight></codeline>
<codeline lineno="2"><highlight class="comment">--</highlight></codeline>
<codeline lineno="3"><highlight class="comment">--<sp/>Copyright<sp/>2020</highlight></codeline>
<codeline lineno="4"><highlight class="comment">--<sp/>ASTRON<sp/>(Netherlands<sp/>Institute<sp/>for<sp/>Radio<sp/>Astronomy)<sp/>&lt;http://www.astron.nl/&gt;</highlight></codeline>
<codeline lineno="5"><highlight class="comment">--<sp/>P.O.Box<sp/>2,<sp/>7990<sp/>AA<sp/>Dwingeloo,<sp/>The<sp/>Netherlands</highlight></codeline>
<codeline lineno="6"><highlight class="comment">--<sp/></highlight></codeline>
<codeline lineno="7"><highlight class="comment">--<sp/>Licensed<sp/>under<sp/>the<sp/>Apache<sp/>License,<sp/>Version<sp/>2.0<sp/>(the<sp/>&quot;License&quot;);</highlight></codeline>
<codeline lineno="8"><highlight class="comment">--<sp/>you<sp/>may<sp/>not<sp/>use<sp/>this<sp/>file<sp/>except<sp/>in<sp/>compliance<sp/>with<sp/>the<sp/>License.</highlight></codeline>
<codeline lineno="9"><highlight class="comment">--<sp/>You<sp/>may<sp/>obtain<sp/>a<sp/>copy<sp/>of<sp/>the<sp/>License<sp/>at</highlight></codeline>
<codeline lineno="10"><highlight class="comment">--<sp/></highlight></codeline>
<codeline lineno="11"><highlight class="comment">--<sp/><sp/><sp/><sp/><sp/>http://www.apache.org/licenses/LICENSE-2.0</highlight></codeline>
<codeline lineno="12"><highlight class="comment">--<sp/></highlight></codeline>
<codeline lineno="13"><highlight class="comment">--<sp/>Unless<sp/>required<sp/>by<sp/>applicable<sp/>law<sp/>or<sp/>agreed<sp/>to<sp/>in<sp/>writing,<sp/>software</highlight></codeline>
<codeline lineno="14"><highlight class="comment">--<sp/>distributed<sp/>under<sp/>the<sp/>License<sp/>is<sp/>distributed<sp/>on<sp/>an<sp/>&quot;AS<sp/>IS&quot;<sp/>BASIS,</highlight></codeline>
<codeline lineno="15"><highlight class="comment">--<sp/>WITHOUT<sp/>WARRANTIES<sp/>OR<sp/>CONDITIONS<sp/>OF<sp/>ANY<sp/>KIND,<sp/>either<sp/>express<sp/>or<sp/>implied.</highlight></codeline>
<codeline lineno="16"><highlight class="comment">--<sp/>See<sp/>the<sp/>License<sp/>for<sp/>the<sp/>specific<sp/>language<sp/>governing<sp/>permissions<sp/>and</highlight></codeline>
<codeline lineno="17"><highlight class="comment">--<sp/>limitations<sp/>under<sp/>the<sp/>License.</highlight></codeline>
<codeline lineno="18"><highlight class="comment">--</highlight></codeline>
<codeline lineno="19"><highlight class="comment">-------------------------------------------------------------------------------</highlight></codeline>
<codeline lineno="20"></codeline>
<codeline lineno="21"><highlight class="comment">--<sp/>Purpose:<sp/>Clock<sp/>an<sp/>asynchronous<sp/>din<sp/>into<sp/>the<sp/>clk<sp/>clock<sp/>domain</highlight></codeline>
<codeline lineno="22"><highlight class="comment">--<sp/>Description:</highlight></codeline>
<codeline lineno="23"><highlight class="comment">--<sp/><sp/><sp/>The<sp/>delay<sp/>line<sp/>combats<sp/>the<sp/>potential<sp/>meta-stability<sp/>of<sp/>clocked<sp/>in<sp/>data.</highlight></codeline>
<codeline lineno="24"></codeline>
<codeline lineno="25" refid="db/d85/classcommon__async_1ac14da77d3d5ded18977de50569862ad6" refkind="member"><highlight class="vhdlkeyword">LIBRARY<sp/></highlight><highlight class="keywordflow">IEEE,<sp/>common_pkg_lib</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="26" refid="db/d85/classcommon__async_1acd03516902501cd1c7296a98e22c6fcb" refkind="member"><highlight class="vhdlkeyword">USE<sp/></highlight><highlight class="normal"><ref refid="dc/db3/classcommon__areset_1ac14da77d3d5ded18977de50569862ad6" kindref="member">IEEE</ref>.std_logic_1164.</highlight><highlight class="keywordflow">ALL</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="27" refid="db/d85/classcommon__async_1a2ab0f5c2024b78be223a07febed70b0b" refkind="member"><highlight class="vhdlkeyword">USE<sp/></highlight><highlight class="normal"><ref refid="dc/db3/classcommon__areset_1a88d849b66a6ff92ebc8e591884f9b8d6" kindref="member">common_pkg_lib</ref>.common_pkg.</highlight><highlight class="keywordflow">ALL</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="28"></codeline>
<codeline lineno="29" refid="db/d85/classcommon__async" refkind="compound"><highlight class="keywordflow">ENTITY<sp/></highlight><highlight class="normal"><ref refid="db/d85/classcommon__async" kindref="compound">common_async</ref><sp/></highlight><highlight class="keywordflow">IS</highlight></codeline>
<codeline lineno="30"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">GENERIC</highlight><highlight class="vhdlchar">(</highlight></codeline>
<codeline lineno="31" refid="db/d85/classcommon__async_1a9d5fa387d8cd2db3709103e818b0a0cd" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="db/d85/classcommon__async_1a9d5fa387d8cd2db3709103e818b0a0cd" kindref="member">g_rising_edge</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">BOOLEAN</highlight><highlight class="normal"><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">TRUE</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="32" refid="db/d85/classcommon__async_1ad088a737dcdcda7c6bce84fbd7cbc424" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="db/d85/classcommon__async_1ad088a737dcdcda7c6bce84fbd7cbc424" kindref="member">g_rst_level</ref></highlight><highlight class="normal"><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">STD_LOGIC</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="33"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="db/d85/classcommon__async_1adbbcd2ecd27ad0696657eda1adea07b8" kindref="member">g_delay_len</ref></highlight><highlight class="normal"><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">POSITIVE</highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">c_meta_delay_len</highlight><highlight class="comment"><sp/>--<sp/>use<sp/>common_pipeline<sp/>if<sp/>g_delay_len=0<sp/>for<sp/>wires<sp/>only<sp/>is<sp/>also<sp/>needed</highlight></codeline>
<codeline lineno="34" refid="db/d85/classcommon__async_1adbbcd2ecd27ad0696657eda1adea07b8" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="35"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">PORT</highlight><highlight class="vhdlchar">(</highlight></codeline>
<codeline lineno="36" refid="db/d85/classcommon__async_1ae9b5070dc93368d71f49ae554bc2de22" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="db/d85/classcommon__async_1ae9b5070dc93368d71f49ae554bc2de22" kindref="member">rst</ref></highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">IN</highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordtype">STD_LOGIC</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="37" refid="db/d85/classcommon__async_1a70120f1e8cec2d88609e7ce3c4d8f941" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="db/d85/classcommon__async_1a70120f1e8cec2d88609e7ce3c4d8f941" kindref="member">clk</ref></highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">IN</highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordtype">STD_LOGIC</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="38" refid="db/d85/classcommon__async_1a321eef78af7be69b4d7476360aa218fa" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="db/d85/classcommon__async_1a321eef78af7be69b4d7476360aa218fa" kindref="member">din</ref></highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">IN</highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordtype">STD_LOGIC</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="39"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="db/d85/classcommon__async_1a17f647dcf5684d05f0459ed9fe8d744b" kindref="member">dout</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">OUT</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">STD_LOGIC</highlight></codeline>
<codeline lineno="40" refid="db/d85/classcommon__async_1a17f647dcf5684d05f0459ed9fe8d744b" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="41"><highlight class="keywordflow">END</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="42"></codeline>
<codeline lineno="43" refid="d8/d27/classcommon__async_1_1rtl" refkind="compound"><highlight class="keywordflow">ARCHITECTURE</highlight><highlight class="normal"><sp/><ref refid="d8/d27/classcommon__async_1_1rtl" kindref="compound">rtl</ref><sp/></highlight><highlight class="keywordflow">OF</highlight><highlight class="normal"><sp/><ref refid="db/d85/classcommon__async" kindref="compound">common_async</ref><sp/></highlight><highlight class="keywordflow">IS</highlight></codeline>
<codeline lineno="44"></codeline>
<codeline lineno="45" refid="d8/d27/classcommon__async_1_1rtl_1a02f7fdd5a05848fa7dae1b09c8619351" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">SIGNAL</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d8/d27/classcommon__async_1_1rtl_1a02f7fdd5a05848fa7dae1b09c8619351" kindref="member">din_meta</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">STD_LOGIC_VECTOR</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">TO</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="db/d85/classcommon__async_1adbbcd2ecd27ad0696657eda1adea07b8" kindref="member">g_delay_len</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">-</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">(</highlight><highlight class="keywordflow">OTHERS</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">=</highlight><highlight class="vhdlchar">&gt;</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="db/d85/classcommon__async_1ad088a737dcdcda7c6bce84fbd7cbc424" kindref="member">g_rst_level</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="46"></codeline>
<codeline lineno="47"><highlight class="comment"><sp/><sp/><sp/><sp/>--<sp/>Synthesis<sp/>constraint<sp/>to<sp/>ensure<sp/>that<sp/>register<sp/>is<sp/>kept<sp/>in<sp/>this<sp/>instance<sp/>region</highlight></codeline>
<codeline lineno="48" refid="d8/d27/classcommon__async_1_1rtl_1a681004e793c458d2035efd54ef8fa187" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">attribute</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d8/d27/classcommon__async_1_1rtl_1a681004e793c458d2035efd54ef8fa187" kindref="member">preserve</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">boolean</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="49" refid="d8/d27/classcommon__async_1_1rtl_1a917e594c7796ac0dc61410ceaf45fc85" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">attribute</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d8/d27/classcommon__async_1_1rtl_1a681004e793c458d2035efd54ef8fa187" kindref="member">preserve</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">of</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d8/d27/classcommon__async_1_1rtl_1a02f7fdd5a05848fa7dae1b09c8619351" kindref="member">din_meta</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">signal</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">is</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">true</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="50"></codeline>
<codeline lineno="51"><highlight class="vhdlkeyword">BEGIN</highlight></codeline>
<codeline lineno="52"></codeline>
<codeline lineno="53" refid="d8/d27/classcommon__async_1_1rtl_1a0d670458f9e7fcc4703d9e63418e573f" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>p_clk<sp/>:<sp/></highlight><highlight class="keywordflow">PROCESS</highlight><highlight class="normal">(<ref refid="db/d85/classcommon__async_1ae9b5070dc93368d71f49ae554bc2de22" kindref="member">rst</ref>,<sp/><ref refid="db/d85/classcommon__async_1a70120f1e8cec2d88609e7ce3c4d8f941" kindref="member">clk</ref>)</highlight></codeline>
<codeline lineno="54"><highlight class="vhdlkeyword"><sp/><sp/><sp/><sp/>BEGIN</highlight></codeline>
<codeline lineno="55"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">IF</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="db/d85/classcommon__async_1a9d5fa387d8cd2db3709103e818b0a0cd" kindref="member">g_rising_edge</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">TRUE</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">THEN</highlight></codeline>
<codeline lineno="56"><highlight class="comment"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>--<sp/>Default<sp/>use<sp/>rising<sp/>edge</highlight></codeline>
<codeline lineno="57"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">IF</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="db/d85/classcommon__async_1ae9b5070dc93368d71f49ae554bc2de22" kindref="member">rst</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">THEN</highlight></codeline>
<codeline lineno="58"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d8/d27/classcommon__async_1_1rtl_1a02f7fdd5a05848fa7dae1b09c8619351" kindref="member">din_meta</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">(</highlight><highlight class="keywordflow">OTHERS</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">=</highlight><highlight class="vhdlchar">&gt;</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="db/d85/classcommon__async_1ad088a737dcdcda7c6bce84fbd7cbc424" kindref="member">g_rst_level</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="59"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">ELSIF</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">rising_edge</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="db/d85/classcommon__async_1a70120f1e8cec2d88609e7ce3c4d8f941" kindref="member">clk</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">THEN</highlight></codeline>
<codeline lineno="60"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d8/d27/classcommon__async_1_1rtl_1a02f7fdd5a05848fa7dae1b09c8619351" kindref="member">din_meta</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="db/d85/classcommon__async_1a321eef78af7be69b4d7476360aa218fa" kindref="member">din</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&amp;</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d8/d27/classcommon__async_1_1rtl_1a02f7fdd5a05848fa7dae1b09c8619351" kindref="member">din_meta</ref></highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">TO</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d8/d27/classcommon__async_1_1rtl_1a02f7fdd5a05848fa7dae1b09c8619351" kindref="member">din_meta</ref></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdlkeyword">HIGH</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">-</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="61"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">END</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">IF</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="62"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">ELSE</highlight></codeline>
<codeline lineno="63"><highlight class="comment"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>--<sp/>also<sp/>support<sp/>using<sp/>falling<sp/>edge</highlight></codeline>
<codeline lineno="64"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">IF</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="db/d85/classcommon__async_1ae9b5070dc93368d71f49ae554bc2de22" kindref="member">rst</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">THEN</highlight></codeline>
<codeline lineno="65"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d8/d27/classcommon__async_1_1rtl_1a02f7fdd5a05848fa7dae1b09c8619351" kindref="member">din_meta</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">(</highlight><highlight class="keywordflow">OTHERS</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">=</highlight><highlight class="vhdlchar">&gt;</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="db/d85/classcommon__async_1ad088a737dcdcda7c6bce84fbd7cbc424" kindref="member">g_rst_level</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="66"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">ELSIF</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">falling_edge</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="db/d85/classcommon__async_1a70120f1e8cec2d88609e7ce3c4d8f941" kindref="member">clk</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">THEN</highlight></codeline>
<codeline lineno="67"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d8/d27/classcommon__async_1_1rtl_1a02f7fdd5a05848fa7dae1b09c8619351" kindref="member">din_meta</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="db/d85/classcommon__async_1a321eef78af7be69b4d7476360aa218fa" kindref="member">din</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&amp;</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d8/d27/classcommon__async_1_1rtl_1a02f7fdd5a05848fa7dae1b09c8619351" kindref="member">din_meta</ref></highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">TO</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d8/d27/classcommon__async_1_1rtl_1a02f7fdd5a05848fa7dae1b09c8619351" kindref="member">din_meta</ref></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdlkeyword">HIGH</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">-</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="68"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">END</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">IF</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="69"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">END</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">IF</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="70"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">END</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">PROCESS</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="71"></codeline>
<codeline lineno="72"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="db/d85/classcommon__async_1a17f647dcf5684d05f0459ed9fe8d744b" kindref="member">dout</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d8/d27/classcommon__async_1_1rtl_1a02f7fdd5a05848fa7dae1b09c8619351" kindref="member">din_meta</ref></highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d8/d27/classcommon__async_1_1rtl_1a02f7fdd5a05848fa7dae1b09c8619351" kindref="member">din_meta</ref></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdlkeyword">HIGH</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="73"></codeline>
<codeline lineno="74"><highlight class="keywordflow">END</highlight><highlight class="normal"><sp/>rtl;</highlight></codeline>
    </programlisting>
    <location file="/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_common_components/common_async.vhd"/>
  </compounddef>
</doxygen>
