# I-CHIP-2024-Systolic-array-implementation
Verilog codes and SOC of Hardware accelerator
<img width="1544" height="308" alt="Screenshot 2025-05-24 004203" src="https://github.com/user-attachments/assets/21d6ed8c-61cd-42df-8c62-f6af415a3842" />
<img width="1563" height="657" alt="Screenshot 2025-05-22 123336" src="https://github.com/user-attachments/assets/99397e0e-ea26-4d49-9c74-6cf9cd253cb3" />


