
ECGIHM.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c068  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005c8  0800c1f8  0800c1f8  0000d1f8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c7c0  0800c7c0  0000e3b8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800c7c0  0800c7c0  0000d7c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c7c8  0800c7c8  0000e3b8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c7c8  0800c7c8  0000d7c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800c7cc  0800c7cc  0000d7cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000003b8  20000000  0800c7d0  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000046cc  200003b8  0800cb88  0000e3b8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20004a84  0800cb88  0000ea84  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000e3b8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001a89b  00000000  00000000  0000e3e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003958  00000000  00000000  00028c83  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000016c8  00000000  00000000  0002c5e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001195  00000000  00000000  0002dca8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00024e40  00000000  00000000  0002ee3d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001bc89  00000000  00000000  00053c7d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000df3f4  00000000  00000000  0006f906  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0014ecfa  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007344  00000000  00000000  0014ed40  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000061  00000000  00000000  00156084  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200003b8 	.word	0x200003b8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800c1e0 	.word	0x0800c1e0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200003bc 	.word	0x200003bc
 80001cc:	0800c1e0 	.word	0x0800c1e0

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_uldivmod>:
 8000c48:	b953      	cbnz	r3, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4a:	b94a      	cbnz	r2, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bf08      	it	eq
 8000c50:	2800      	cmpeq	r0, #0
 8000c52:	bf1c      	itt	ne
 8000c54:	f04f 31ff 	movne.w	r1, #4294967295
 8000c58:	f04f 30ff 	movne.w	r0, #4294967295
 8000c5c:	f000 b988 	b.w	8000f70 <__aeabi_idiv0>
 8000c60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c68:	f000 f806 	bl	8000c78 <__udivmoddi4>
 8000c6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c74:	b004      	add	sp, #16
 8000c76:	4770      	bx	lr

08000c78 <__udivmoddi4>:
 8000c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c7c:	9d08      	ldr	r5, [sp, #32]
 8000c7e:	468e      	mov	lr, r1
 8000c80:	4604      	mov	r4, r0
 8000c82:	4688      	mov	r8, r1
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	d14a      	bne.n	8000d1e <__udivmoddi4+0xa6>
 8000c88:	428a      	cmp	r2, r1
 8000c8a:	4617      	mov	r7, r2
 8000c8c:	d962      	bls.n	8000d54 <__udivmoddi4+0xdc>
 8000c8e:	fab2 f682 	clz	r6, r2
 8000c92:	b14e      	cbz	r6, 8000ca8 <__udivmoddi4+0x30>
 8000c94:	f1c6 0320 	rsb	r3, r6, #32
 8000c98:	fa01 f806 	lsl.w	r8, r1, r6
 8000c9c:	fa20 f303 	lsr.w	r3, r0, r3
 8000ca0:	40b7      	lsls	r7, r6
 8000ca2:	ea43 0808 	orr.w	r8, r3, r8
 8000ca6:	40b4      	lsls	r4, r6
 8000ca8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cac:	fa1f fc87 	uxth.w	ip, r7
 8000cb0:	fbb8 f1fe 	udiv	r1, r8, lr
 8000cb4:	0c23      	lsrs	r3, r4, #16
 8000cb6:	fb0e 8811 	mls	r8, lr, r1, r8
 8000cba:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cbe:	fb01 f20c 	mul.w	r2, r1, ip
 8000cc2:	429a      	cmp	r2, r3
 8000cc4:	d909      	bls.n	8000cda <__udivmoddi4+0x62>
 8000cc6:	18fb      	adds	r3, r7, r3
 8000cc8:	f101 30ff 	add.w	r0, r1, #4294967295
 8000ccc:	f080 80ea 	bcs.w	8000ea4 <__udivmoddi4+0x22c>
 8000cd0:	429a      	cmp	r2, r3
 8000cd2:	f240 80e7 	bls.w	8000ea4 <__udivmoddi4+0x22c>
 8000cd6:	3902      	subs	r1, #2
 8000cd8:	443b      	add	r3, r7
 8000cda:	1a9a      	subs	r2, r3, r2
 8000cdc:	b2a3      	uxth	r3, r4
 8000cde:	fbb2 f0fe 	udiv	r0, r2, lr
 8000ce2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000ce6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cea:	fb00 fc0c 	mul.w	ip, r0, ip
 8000cee:	459c      	cmp	ip, r3
 8000cf0:	d909      	bls.n	8000d06 <__udivmoddi4+0x8e>
 8000cf2:	18fb      	adds	r3, r7, r3
 8000cf4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000cf8:	f080 80d6 	bcs.w	8000ea8 <__udivmoddi4+0x230>
 8000cfc:	459c      	cmp	ip, r3
 8000cfe:	f240 80d3 	bls.w	8000ea8 <__udivmoddi4+0x230>
 8000d02:	443b      	add	r3, r7
 8000d04:	3802      	subs	r0, #2
 8000d06:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d0a:	eba3 030c 	sub.w	r3, r3, ip
 8000d0e:	2100      	movs	r1, #0
 8000d10:	b11d      	cbz	r5, 8000d1a <__udivmoddi4+0xa2>
 8000d12:	40f3      	lsrs	r3, r6
 8000d14:	2200      	movs	r2, #0
 8000d16:	e9c5 3200 	strd	r3, r2, [r5]
 8000d1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d1e:	428b      	cmp	r3, r1
 8000d20:	d905      	bls.n	8000d2e <__udivmoddi4+0xb6>
 8000d22:	b10d      	cbz	r5, 8000d28 <__udivmoddi4+0xb0>
 8000d24:	e9c5 0100 	strd	r0, r1, [r5]
 8000d28:	2100      	movs	r1, #0
 8000d2a:	4608      	mov	r0, r1
 8000d2c:	e7f5      	b.n	8000d1a <__udivmoddi4+0xa2>
 8000d2e:	fab3 f183 	clz	r1, r3
 8000d32:	2900      	cmp	r1, #0
 8000d34:	d146      	bne.n	8000dc4 <__udivmoddi4+0x14c>
 8000d36:	4573      	cmp	r3, lr
 8000d38:	d302      	bcc.n	8000d40 <__udivmoddi4+0xc8>
 8000d3a:	4282      	cmp	r2, r0
 8000d3c:	f200 8105 	bhi.w	8000f4a <__udivmoddi4+0x2d2>
 8000d40:	1a84      	subs	r4, r0, r2
 8000d42:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d46:	2001      	movs	r0, #1
 8000d48:	4690      	mov	r8, r2
 8000d4a:	2d00      	cmp	r5, #0
 8000d4c:	d0e5      	beq.n	8000d1a <__udivmoddi4+0xa2>
 8000d4e:	e9c5 4800 	strd	r4, r8, [r5]
 8000d52:	e7e2      	b.n	8000d1a <__udivmoddi4+0xa2>
 8000d54:	2a00      	cmp	r2, #0
 8000d56:	f000 8090 	beq.w	8000e7a <__udivmoddi4+0x202>
 8000d5a:	fab2 f682 	clz	r6, r2
 8000d5e:	2e00      	cmp	r6, #0
 8000d60:	f040 80a4 	bne.w	8000eac <__udivmoddi4+0x234>
 8000d64:	1a8a      	subs	r2, r1, r2
 8000d66:	0c03      	lsrs	r3, r0, #16
 8000d68:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d6c:	b280      	uxth	r0, r0
 8000d6e:	b2bc      	uxth	r4, r7
 8000d70:	2101      	movs	r1, #1
 8000d72:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d76:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d7a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d7e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d82:	429a      	cmp	r2, r3
 8000d84:	d907      	bls.n	8000d96 <__udivmoddi4+0x11e>
 8000d86:	18fb      	adds	r3, r7, r3
 8000d88:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d8c:	d202      	bcs.n	8000d94 <__udivmoddi4+0x11c>
 8000d8e:	429a      	cmp	r2, r3
 8000d90:	f200 80e0 	bhi.w	8000f54 <__udivmoddi4+0x2dc>
 8000d94:	46c4      	mov	ip, r8
 8000d96:	1a9b      	subs	r3, r3, r2
 8000d98:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d9c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000da0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000da4:	fb02 f404 	mul.w	r4, r2, r4
 8000da8:	429c      	cmp	r4, r3
 8000daa:	d907      	bls.n	8000dbc <__udivmoddi4+0x144>
 8000dac:	18fb      	adds	r3, r7, r3
 8000dae:	f102 30ff 	add.w	r0, r2, #4294967295
 8000db2:	d202      	bcs.n	8000dba <__udivmoddi4+0x142>
 8000db4:	429c      	cmp	r4, r3
 8000db6:	f200 80ca 	bhi.w	8000f4e <__udivmoddi4+0x2d6>
 8000dba:	4602      	mov	r2, r0
 8000dbc:	1b1b      	subs	r3, r3, r4
 8000dbe:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000dc2:	e7a5      	b.n	8000d10 <__udivmoddi4+0x98>
 8000dc4:	f1c1 0620 	rsb	r6, r1, #32
 8000dc8:	408b      	lsls	r3, r1
 8000dca:	fa22 f706 	lsr.w	r7, r2, r6
 8000dce:	431f      	orrs	r7, r3
 8000dd0:	fa0e f401 	lsl.w	r4, lr, r1
 8000dd4:	fa20 f306 	lsr.w	r3, r0, r6
 8000dd8:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ddc:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000de0:	4323      	orrs	r3, r4
 8000de2:	fa00 f801 	lsl.w	r8, r0, r1
 8000de6:	fa1f fc87 	uxth.w	ip, r7
 8000dea:	fbbe f0f9 	udiv	r0, lr, r9
 8000dee:	0c1c      	lsrs	r4, r3, #16
 8000df0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000df4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000df8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000dfc:	45a6      	cmp	lr, r4
 8000dfe:	fa02 f201 	lsl.w	r2, r2, r1
 8000e02:	d909      	bls.n	8000e18 <__udivmoddi4+0x1a0>
 8000e04:	193c      	adds	r4, r7, r4
 8000e06:	f100 3aff 	add.w	sl, r0, #4294967295
 8000e0a:	f080 809c 	bcs.w	8000f46 <__udivmoddi4+0x2ce>
 8000e0e:	45a6      	cmp	lr, r4
 8000e10:	f240 8099 	bls.w	8000f46 <__udivmoddi4+0x2ce>
 8000e14:	3802      	subs	r0, #2
 8000e16:	443c      	add	r4, r7
 8000e18:	eba4 040e 	sub.w	r4, r4, lr
 8000e1c:	fa1f fe83 	uxth.w	lr, r3
 8000e20:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e24:	fb09 4413 	mls	r4, r9, r3, r4
 8000e28:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000e2c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e30:	45a4      	cmp	ip, r4
 8000e32:	d908      	bls.n	8000e46 <__udivmoddi4+0x1ce>
 8000e34:	193c      	adds	r4, r7, r4
 8000e36:	f103 3eff 	add.w	lr, r3, #4294967295
 8000e3a:	f080 8082 	bcs.w	8000f42 <__udivmoddi4+0x2ca>
 8000e3e:	45a4      	cmp	ip, r4
 8000e40:	d97f      	bls.n	8000f42 <__udivmoddi4+0x2ca>
 8000e42:	3b02      	subs	r3, #2
 8000e44:	443c      	add	r4, r7
 8000e46:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e4a:	eba4 040c 	sub.w	r4, r4, ip
 8000e4e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e52:	4564      	cmp	r4, ip
 8000e54:	4673      	mov	r3, lr
 8000e56:	46e1      	mov	r9, ip
 8000e58:	d362      	bcc.n	8000f20 <__udivmoddi4+0x2a8>
 8000e5a:	d05f      	beq.n	8000f1c <__udivmoddi4+0x2a4>
 8000e5c:	b15d      	cbz	r5, 8000e76 <__udivmoddi4+0x1fe>
 8000e5e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e62:	eb64 0409 	sbc.w	r4, r4, r9
 8000e66:	fa04 f606 	lsl.w	r6, r4, r6
 8000e6a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e6e:	431e      	orrs	r6, r3
 8000e70:	40cc      	lsrs	r4, r1
 8000e72:	e9c5 6400 	strd	r6, r4, [r5]
 8000e76:	2100      	movs	r1, #0
 8000e78:	e74f      	b.n	8000d1a <__udivmoddi4+0xa2>
 8000e7a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e7e:	0c01      	lsrs	r1, r0, #16
 8000e80:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e84:	b280      	uxth	r0, r0
 8000e86:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e8a:	463b      	mov	r3, r7
 8000e8c:	4638      	mov	r0, r7
 8000e8e:	463c      	mov	r4, r7
 8000e90:	46b8      	mov	r8, r7
 8000e92:	46be      	mov	lr, r7
 8000e94:	2620      	movs	r6, #32
 8000e96:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e9a:	eba2 0208 	sub.w	r2, r2, r8
 8000e9e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000ea2:	e766      	b.n	8000d72 <__udivmoddi4+0xfa>
 8000ea4:	4601      	mov	r1, r0
 8000ea6:	e718      	b.n	8000cda <__udivmoddi4+0x62>
 8000ea8:	4610      	mov	r0, r2
 8000eaa:	e72c      	b.n	8000d06 <__udivmoddi4+0x8e>
 8000eac:	f1c6 0220 	rsb	r2, r6, #32
 8000eb0:	fa2e f302 	lsr.w	r3, lr, r2
 8000eb4:	40b7      	lsls	r7, r6
 8000eb6:	40b1      	lsls	r1, r6
 8000eb8:	fa20 f202 	lsr.w	r2, r0, r2
 8000ebc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ec0:	430a      	orrs	r2, r1
 8000ec2:	fbb3 f8fe 	udiv	r8, r3, lr
 8000ec6:	b2bc      	uxth	r4, r7
 8000ec8:	fb0e 3318 	mls	r3, lr, r8, r3
 8000ecc:	0c11      	lsrs	r1, r2, #16
 8000ece:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ed2:	fb08 f904 	mul.w	r9, r8, r4
 8000ed6:	40b0      	lsls	r0, r6
 8000ed8:	4589      	cmp	r9, r1
 8000eda:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000ede:	b280      	uxth	r0, r0
 8000ee0:	d93e      	bls.n	8000f60 <__udivmoddi4+0x2e8>
 8000ee2:	1879      	adds	r1, r7, r1
 8000ee4:	f108 3cff 	add.w	ip, r8, #4294967295
 8000ee8:	d201      	bcs.n	8000eee <__udivmoddi4+0x276>
 8000eea:	4589      	cmp	r9, r1
 8000eec:	d81f      	bhi.n	8000f2e <__udivmoddi4+0x2b6>
 8000eee:	eba1 0109 	sub.w	r1, r1, r9
 8000ef2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ef6:	fb09 f804 	mul.w	r8, r9, r4
 8000efa:	fb0e 1119 	mls	r1, lr, r9, r1
 8000efe:	b292      	uxth	r2, r2
 8000f00:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f04:	4542      	cmp	r2, r8
 8000f06:	d229      	bcs.n	8000f5c <__udivmoddi4+0x2e4>
 8000f08:	18ba      	adds	r2, r7, r2
 8000f0a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000f0e:	d2c4      	bcs.n	8000e9a <__udivmoddi4+0x222>
 8000f10:	4542      	cmp	r2, r8
 8000f12:	d2c2      	bcs.n	8000e9a <__udivmoddi4+0x222>
 8000f14:	f1a9 0102 	sub.w	r1, r9, #2
 8000f18:	443a      	add	r2, r7
 8000f1a:	e7be      	b.n	8000e9a <__udivmoddi4+0x222>
 8000f1c:	45f0      	cmp	r8, lr
 8000f1e:	d29d      	bcs.n	8000e5c <__udivmoddi4+0x1e4>
 8000f20:	ebbe 0302 	subs.w	r3, lr, r2
 8000f24:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f28:	3801      	subs	r0, #1
 8000f2a:	46e1      	mov	r9, ip
 8000f2c:	e796      	b.n	8000e5c <__udivmoddi4+0x1e4>
 8000f2e:	eba7 0909 	sub.w	r9, r7, r9
 8000f32:	4449      	add	r1, r9
 8000f34:	f1a8 0c02 	sub.w	ip, r8, #2
 8000f38:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f3c:	fb09 f804 	mul.w	r8, r9, r4
 8000f40:	e7db      	b.n	8000efa <__udivmoddi4+0x282>
 8000f42:	4673      	mov	r3, lr
 8000f44:	e77f      	b.n	8000e46 <__udivmoddi4+0x1ce>
 8000f46:	4650      	mov	r0, sl
 8000f48:	e766      	b.n	8000e18 <__udivmoddi4+0x1a0>
 8000f4a:	4608      	mov	r0, r1
 8000f4c:	e6fd      	b.n	8000d4a <__udivmoddi4+0xd2>
 8000f4e:	443b      	add	r3, r7
 8000f50:	3a02      	subs	r2, #2
 8000f52:	e733      	b.n	8000dbc <__udivmoddi4+0x144>
 8000f54:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f58:	443b      	add	r3, r7
 8000f5a:	e71c      	b.n	8000d96 <__udivmoddi4+0x11e>
 8000f5c:	4649      	mov	r1, r9
 8000f5e:	e79c      	b.n	8000e9a <__udivmoddi4+0x222>
 8000f60:	eba1 0109 	sub.w	r1, r1, r9
 8000f64:	46c4      	mov	ip, r8
 8000f66:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f6a:	fb09 f804 	mul.w	r8, r9, r4
 8000f6e:	e7c4      	b.n	8000efa <__udivmoddi4+0x282>

08000f70 <__aeabi_idiv0>:
 8000f70:	4770      	bx	lr
 8000f72:	bf00      	nop

08000f74 <SPI_TX_Byte>:
//-----------------------------[ Static Functions' Definitions ]----------------------------

// Static Functions Used By Library But Not Visible To User Who Include The Library (Driver)

static void SPI_TX_Byte(uint8_t au8_DATA)
{
 8000f74:	b580      	push	{r7, lr}
 8000f76:	b082      	sub	sp, #8
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	4603      	mov	r3, r0
 8000f7c:	71fb      	strb	r3, [r7, #7]
	HAL_SPI_Transmit(g_hspi, &au8_DATA, 1, 10);
 8000f7e:	4b05      	ldr	r3, [pc, #20]	@ (8000f94 <SPI_TX_Byte+0x20>)
 8000f80:	6818      	ldr	r0, [r3, #0]
 8000f82:	1df9      	adds	r1, r7, #7
 8000f84:	230a      	movs	r3, #10
 8000f86:	2201      	movs	r2, #1
 8000f88:	f004 fefb 	bl	8005d82 <HAL_SPI_Transmit>
}
 8000f8c:	bf00      	nop
 8000f8e:	3708      	adds	r7, #8
 8000f90:	46bd      	mov	sp, r7
 8000f92:	bd80      	pop	{r7, pc}
 8000f94:	200003d4 	.word	0x200003d4

08000f98 <SS_ENABLE>:

static void SS_ENABLE(uint8_t au8_MATRIX_Instance)
{
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	b082      	sub	sp, #8
 8000f9c:	af00      	add	r7, sp, #0
 8000f9e:	4603      	mov	r3, r0
 8000fa0:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(DOT_MATRIX_CfgParam[au8_MATRIX_Instance].SS_GPIO, DOT_MATRIX_CfgParam[au8_MATRIX_Instance].SS_PIN, 0);
 8000fa2:	79fa      	ldrb	r2, [r7, #7]
 8000fa4:	490b      	ldr	r1, [pc, #44]	@ (8000fd4 <SS_ENABLE+0x3c>)
 8000fa6:	4613      	mov	r3, r2
 8000fa8:	005b      	lsls	r3, r3, #1
 8000faa:	4413      	add	r3, r2
 8000fac:	009b      	lsls	r3, r3, #2
 8000fae:	440b      	add	r3, r1
 8000fb0:	6818      	ldr	r0, [r3, #0]
 8000fb2:	79fa      	ldrb	r2, [r7, #7]
 8000fb4:	4907      	ldr	r1, [pc, #28]	@ (8000fd4 <SS_ENABLE+0x3c>)
 8000fb6:	4613      	mov	r3, r2
 8000fb8:	005b      	lsls	r3, r3, #1
 8000fba:	4413      	add	r3, r2
 8000fbc:	009b      	lsls	r3, r3, #2
 8000fbe:	440b      	add	r3, r1
 8000fc0:	3304      	adds	r3, #4
 8000fc2:	881b      	ldrh	r3, [r3, #0]
 8000fc4:	2200      	movs	r2, #0
 8000fc6:	4619      	mov	r1, r3
 8000fc8:	f003 fc82 	bl	80048d0 <HAL_GPIO_WritePin>
}
 8000fcc:	bf00      	nop
 8000fce:	3708      	adds	r7, #8
 8000fd0:	46bd      	mov	sp, r7
 8000fd2:	bd80      	pop	{r7, pc}
 8000fd4:	0800c21c 	.word	0x0800c21c

08000fd8 <SS_DISABLE>:

static void SS_DISABLE(uint8_t au8_MATRIX_Instance)
{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	b082      	sub	sp, #8
 8000fdc:	af00      	add	r7, sp, #0
 8000fde:	4603      	mov	r3, r0
 8000fe0:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(DOT_MATRIX_CfgParam[au8_MATRIX_Instance].SS_GPIO, DOT_MATRIX_CfgParam[au8_MATRIX_Instance].SS_PIN, 1);
 8000fe2:	79fa      	ldrb	r2, [r7, #7]
 8000fe4:	490b      	ldr	r1, [pc, #44]	@ (8001014 <SS_DISABLE+0x3c>)
 8000fe6:	4613      	mov	r3, r2
 8000fe8:	005b      	lsls	r3, r3, #1
 8000fea:	4413      	add	r3, r2
 8000fec:	009b      	lsls	r3, r3, #2
 8000fee:	440b      	add	r3, r1
 8000ff0:	6818      	ldr	r0, [r3, #0]
 8000ff2:	79fa      	ldrb	r2, [r7, #7]
 8000ff4:	4907      	ldr	r1, [pc, #28]	@ (8001014 <SS_DISABLE+0x3c>)
 8000ff6:	4613      	mov	r3, r2
 8000ff8:	005b      	lsls	r3, r3, #1
 8000ffa:	4413      	add	r3, r2
 8000ffc:	009b      	lsls	r3, r3, #2
 8000ffe:	440b      	add	r3, r1
 8001000:	3304      	adds	r3, #4
 8001002:	881b      	ldrh	r3, [r3, #0]
 8001004:	2201      	movs	r2, #1
 8001006:	4619      	mov	r1, r3
 8001008:	f003 fc62 	bl	80048d0 <HAL_GPIO_WritePin>
}
 800100c:	bf00      	nop
 800100e:	3708      	adds	r7, #8
 8001010:	46bd      	mov	sp, r7
 8001012:	bd80      	pop	{r7, pc}
 8001014:	0800c21c 	.word	0x0800c21c

08001018 <DisplayBuffer>:
	SPI_TX_Byte(au8_Val);
	SS_DISABLE(au8_MATRIX_Instance);
}

static void DisplayBuffer(uint8_t au8_MATRIX_Instance)
{
 8001018:	b580      	push	{r7, lr}
 800101a:	b084      	sub	sp, #16
 800101c:	af00      	add	r7, sp, #0
 800101e:	4603      	mov	r3, r0
 8001020:	71fb      	strb	r3, [r7, #7]
	uint8_t i = 0;
 8001022:	2300      	movs	r3, #0
 8001024:	73fb      	strb	r3, [r7, #15]

    for(i = 0; i<DOT_MATRIX_CfgParam[au8_MATRIX_Instance].CASCADED_DEVICES; i++)
 8001026:	2300      	movs	r3, #0
 8001028:	73fb      	strb	r3, [r7, #15]
 800102a:	e052      	b.n	80010d2 <DisplayBuffer+0xba>
    {
	    for(uint8_t j = 1; j < 9; j++)
 800102c:	2301      	movs	r3, #1
 800102e:	73bb      	strb	r3, [r7, #14]
 8001030:	e049      	b.n	80010c6 <DisplayBuffer+0xae>
	    {
	    	SS_ENABLE(au8_MATRIX_Instance);
 8001032:	79fb      	ldrb	r3, [r7, #7]
 8001034:	4618      	mov	r0, r3
 8001036:	f7ff ffaf 	bl	8000f98 <SS_ENABLE>
		   for(uint8_t k = 0; k < i; k++)
 800103a:	2300      	movs	r3, #0
 800103c:	737b      	strb	r3, [r7, #13]
 800103e:	e008      	b.n	8001052 <DisplayBuffer+0x3a>
		   {
			   SPI_TX_Byte(0x00);
 8001040:	2000      	movs	r0, #0
 8001042:	f7ff ff97 	bl	8000f74 <SPI_TX_Byte>
		       SPI_TX_Byte(0x00);
 8001046:	2000      	movs	r0, #0
 8001048:	f7ff ff94 	bl	8000f74 <SPI_TX_Byte>
		   for(uint8_t k = 0; k < i; k++)
 800104c:	7b7b      	ldrb	r3, [r7, #13]
 800104e:	3301      	adds	r3, #1
 8001050:	737b      	strb	r3, [r7, #13]
 8001052:	7b7a      	ldrb	r2, [r7, #13]
 8001054:	7bfb      	ldrb	r3, [r7, #15]
 8001056:	429a      	cmp	r2, r3
 8001058:	d3f2      	bcc.n	8001040 <DisplayBuffer+0x28>
		   }
		   SPI_TX_Byte(j);
 800105a:	7bbb      	ldrb	r3, [r7, #14]
 800105c:	4618      	mov	r0, r3
 800105e:	f7ff ff89 	bl	8000f74 <SPI_TX_Byte>
		   SPI_TX_Byte(gs_MATRIX_info[au8_MATRIX_Instance].Buffer[j + i*8 - 1]);
 8001062:	79fa      	ldrb	r2, [r7, #7]
 8001064:	7bb9      	ldrb	r1, [r7, #14]
 8001066:	7bfb      	ldrb	r3, [r7, #15]
 8001068:	00db      	lsls	r3, r3, #3
 800106a:	440b      	add	r3, r1
 800106c:	1e59      	subs	r1, r3, #1
 800106e:	4821      	ldr	r0, [pc, #132]	@ (80010f4 <DisplayBuffer+0xdc>)
 8001070:	4613      	mov	r3, r2
 8001072:	00db      	lsls	r3, r3, #3
 8001074:	1a9b      	subs	r3, r3, r2
 8001076:	009b      	lsls	r3, r3, #2
 8001078:	4403      	add	r3, r0
 800107a:	440b      	add	r3, r1
 800107c:	330c      	adds	r3, #12
 800107e:	781b      	ldrb	r3, [r3, #0]
 8001080:	4618      	mov	r0, r3
 8001082:	f7ff ff77 	bl	8000f74 <SPI_TX_Byte>
		   for(uint8_t k = DOT_MATRIX_CfgParam[au8_MATRIX_Instance].CASCADED_DEVICES-1; k > i; k--)
 8001086:	79fa      	ldrb	r2, [r7, #7]
 8001088:	491b      	ldr	r1, [pc, #108]	@ (80010f8 <DisplayBuffer+0xe0>)
 800108a:	4613      	mov	r3, r2
 800108c:	005b      	lsls	r3, r3, #1
 800108e:	4413      	add	r3, r2
 8001090:	009b      	lsls	r3, r3, #2
 8001092:	440b      	add	r3, r1
 8001094:	3308      	adds	r3, #8
 8001096:	781b      	ldrb	r3, [r3, #0]
 8001098:	3b01      	subs	r3, #1
 800109a:	733b      	strb	r3, [r7, #12]
 800109c:	e008      	b.n	80010b0 <DisplayBuffer+0x98>
		   {
			   SPI_TX_Byte(0x00);
 800109e:	2000      	movs	r0, #0
 80010a0:	f7ff ff68 	bl	8000f74 <SPI_TX_Byte>
			   SPI_TX_Byte(0x00);
 80010a4:	2000      	movs	r0, #0
 80010a6:	f7ff ff65 	bl	8000f74 <SPI_TX_Byte>
		   for(uint8_t k = DOT_MATRIX_CfgParam[au8_MATRIX_Instance].CASCADED_DEVICES-1; k > i; k--)
 80010aa:	7b3b      	ldrb	r3, [r7, #12]
 80010ac:	3b01      	subs	r3, #1
 80010ae:	733b      	strb	r3, [r7, #12]
 80010b0:	7b3a      	ldrb	r2, [r7, #12]
 80010b2:	7bfb      	ldrb	r3, [r7, #15]
 80010b4:	429a      	cmp	r2, r3
 80010b6:	d8f2      	bhi.n	800109e <DisplayBuffer+0x86>
		   }
		   SS_DISABLE(au8_MATRIX_Instance);
 80010b8:	79fb      	ldrb	r3, [r7, #7]
 80010ba:	4618      	mov	r0, r3
 80010bc:	f7ff ff8c 	bl	8000fd8 <SS_DISABLE>
	    for(uint8_t j = 1; j < 9; j++)
 80010c0:	7bbb      	ldrb	r3, [r7, #14]
 80010c2:	3301      	adds	r3, #1
 80010c4:	73bb      	strb	r3, [r7, #14]
 80010c6:	7bbb      	ldrb	r3, [r7, #14]
 80010c8:	2b08      	cmp	r3, #8
 80010ca:	d9b2      	bls.n	8001032 <DisplayBuffer+0x1a>
    for(i = 0; i<DOT_MATRIX_CfgParam[au8_MATRIX_Instance].CASCADED_DEVICES; i++)
 80010cc:	7bfb      	ldrb	r3, [r7, #15]
 80010ce:	3301      	adds	r3, #1
 80010d0:	73fb      	strb	r3, [r7, #15]
 80010d2:	79fa      	ldrb	r2, [r7, #7]
 80010d4:	4908      	ldr	r1, [pc, #32]	@ (80010f8 <DisplayBuffer+0xe0>)
 80010d6:	4613      	mov	r3, r2
 80010d8:	005b      	lsls	r3, r3, #1
 80010da:	4413      	add	r3, r2
 80010dc:	009b      	lsls	r3, r3, #2
 80010de:	440b      	add	r3, r1
 80010e0:	3308      	adds	r3, #8
 80010e2:	781b      	ldrb	r3, [r3, #0]
 80010e4:	7bfa      	ldrb	r2, [r7, #15]
 80010e6:	429a      	cmp	r2, r3
 80010e8:	d3a0      	bcc.n	800102c <DisplayBuffer+0x14>
	    }
    }
}
 80010ea:	bf00      	nop
 80010ec:	bf00      	nop
 80010ee:	3710      	adds	r7, #16
 80010f0:	46bd      	mov	sp, r7
 80010f2:	bd80      	pop	{r7, pc}
 80010f4:	200003d8 	.word	0x200003d8
 80010f8:	0800c21c 	.word	0x0800c21c

080010fc <PushToBuffer>:

static void PushToBuffer(uint8_t au8_MATRIX_Instance, uint8_t au8_NewByte)
{
 80010fc:	b4b0      	push	{r4, r5, r7}
 80010fe:	b085      	sub	sp, #20
 8001100:	af00      	add	r7, sp, #0
 8001102:	4603      	mov	r3, r0
 8001104:	460a      	mov	r2, r1
 8001106:	71fb      	strb	r3, [r7, #7]
 8001108:	4613      	mov	r3, r2
 800110a:	71bb      	strb	r3, [r7, #6]
	uint8_t i = 0;
 800110c:	2300      	movs	r3, #0
 800110e:	73fb      	strb	r3, [r7, #15]

	for(i = 0; i < DOT_MATRIX_CfgParam[au8_MATRIX_Instance].CASCADED_DEVICES*8 - 1; i++)
 8001110:	2300      	movs	r3, #0
 8001112:	73fb      	strb	r3, [r7, #15]
 8001114:	e01a      	b.n	800114c <PushToBuffer+0x50>
	{
		gs_MATRIX_info[au8_MATRIX_Instance].Buffer[i] = gs_MATRIX_info[au8_MATRIX_Instance].Buffer[i+1];
 8001116:	79f9      	ldrb	r1, [r7, #7]
 8001118:	7bfb      	ldrb	r3, [r7, #15]
 800111a:	1c5c      	adds	r4, r3, #1
 800111c:	79fa      	ldrb	r2, [r7, #7]
 800111e:	7bf8      	ldrb	r0, [r7, #15]
 8001120:	4d1f      	ldr	r5, [pc, #124]	@ (80011a0 <PushToBuffer+0xa4>)
 8001122:	460b      	mov	r3, r1
 8001124:	00db      	lsls	r3, r3, #3
 8001126:	1a5b      	subs	r3, r3, r1
 8001128:	009b      	lsls	r3, r3, #2
 800112a:	442b      	add	r3, r5
 800112c:	4423      	add	r3, r4
 800112e:	330c      	adds	r3, #12
 8001130:	781c      	ldrb	r4, [r3, #0]
 8001132:	491b      	ldr	r1, [pc, #108]	@ (80011a0 <PushToBuffer+0xa4>)
 8001134:	4613      	mov	r3, r2
 8001136:	00db      	lsls	r3, r3, #3
 8001138:	1a9b      	subs	r3, r3, r2
 800113a:	009b      	lsls	r3, r3, #2
 800113c:	440b      	add	r3, r1
 800113e:	4403      	add	r3, r0
 8001140:	330c      	adds	r3, #12
 8001142:	4622      	mov	r2, r4
 8001144:	701a      	strb	r2, [r3, #0]
	for(i = 0; i < DOT_MATRIX_CfgParam[au8_MATRIX_Instance].CASCADED_DEVICES*8 - 1; i++)
 8001146:	7bfb      	ldrb	r3, [r7, #15]
 8001148:	3301      	adds	r3, #1
 800114a:	73fb      	strb	r3, [r7, #15]
 800114c:	7bf9      	ldrb	r1, [r7, #15]
 800114e:	79fa      	ldrb	r2, [r7, #7]
 8001150:	4814      	ldr	r0, [pc, #80]	@ (80011a4 <PushToBuffer+0xa8>)
 8001152:	4613      	mov	r3, r2
 8001154:	005b      	lsls	r3, r3, #1
 8001156:	4413      	add	r3, r2
 8001158:	009b      	lsls	r3, r3, #2
 800115a:	4403      	add	r3, r0
 800115c:	3308      	adds	r3, #8
 800115e:	781b      	ldrb	r3, [r3, #0]
 8001160:	00db      	lsls	r3, r3, #3
 8001162:	3b01      	subs	r3, #1
 8001164:	4299      	cmp	r1, r3
 8001166:	dbd6      	blt.n	8001116 <PushToBuffer+0x1a>
	}
	gs_MATRIX_info[au8_MATRIX_Instance].Buffer[DOT_MATRIX_CfgParam[au8_MATRIX_Instance].CASCADED_DEVICES*8 - 1] = au8_NewByte;
 8001168:	79fa      	ldrb	r2, [r7, #7]
 800116a:	79f9      	ldrb	r1, [r7, #7]
 800116c:	480d      	ldr	r0, [pc, #52]	@ (80011a4 <PushToBuffer+0xa8>)
 800116e:	460b      	mov	r3, r1
 8001170:	005b      	lsls	r3, r3, #1
 8001172:	440b      	add	r3, r1
 8001174:	009b      	lsls	r3, r3, #2
 8001176:	4403      	add	r3, r0
 8001178:	3308      	adds	r3, #8
 800117a:	781b      	ldrb	r3, [r3, #0]
 800117c:	00db      	lsls	r3, r3, #3
 800117e:	1e59      	subs	r1, r3, #1
 8001180:	4807      	ldr	r0, [pc, #28]	@ (80011a0 <PushToBuffer+0xa4>)
 8001182:	4613      	mov	r3, r2
 8001184:	00db      	lsls	r3, r3, #3
 8001186:	1a9b      	subs	r3, r3, r2
 8001188:	009b      	lsls	r3, r3, #2
 800118a:	4403      	add	r3, r0
 800118c:	440b      	add	r3, r1
 800118e:	330c      	adds	r3, #12
 8001190:	79ba      	ldrb	r2, [r7, #6]
 8001192:	701a      	strb	r2, [r3, #0]
}
 8001194:	bf00      	nop
 8001196:	3714      	adds	r7, #20
 8001198:	46bd      	mov	sp, r7
 800119a:	bcb0      	pop	{r4, r5, r7}
 800119c:	4770      	bx	lr
 800119e:	bf00      	nop
 80011a0:	200003d8 	.word	0x200003d8
 80011a4:	0800c21c 	.word	0x0800c21c

080011a8 <DOT_MATRIX_Init>:
//----------------------------[ Library Functions' Definitions ]---------------------------

// Functions To Be Used By The User Who Include The Library (Driver)

void DOT_MATRIX_Init(SPI_HandleTypeDef * hspi)
{
 80011a8:	b580      	push	{r7, lr}
 80011aa:	b08c      	sub	sp, #48	@ 0x30
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011b0:	f107 0318 	add.w	r3, r7, #24
 80011b4:	2200      	movs	r2, #0
 80011b6:	601a      	str	r2, [r3, #0]
 80011b8:	605a      	str	r2, [r3, #4]
 80011ba:	609a      	str	r2, [r3, #8]
 80011bc:	60da      	str	r2, [r3, #12]
 80011be:	611a      	str	r2, [r3, #16]
    uint8_t i = 0, j = 0;
 80011c0:	2300      	movs	r3, #0
 80011c2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80011c6:	2300      	movs	r3, #0
 80011c8:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e

    g_hspi = hspi;
 80011cc:	4ab2      	ldr	r2, [pc, #712]	@ (8001498 <DOT_MATRIX_Init+0x2f0>)
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	6013      	str	r3, [r2, #0]

    /*--------[ Configure The SS GPIO Pins ]-------*/
    for(i = 0; i<DOT_MATRIX_UNITS; i++)
 80011d2:	2300      	movs	r3, #0
 80011d4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80011d8:	e06e      	b.n	80012b8 <DOT_MATRIX_Init+0x110>
    {
    	if(DOT_MATRIX_CfgParam[i].SS_GPIO == GPIOA)
 80011da:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 80011de:	49af      	ldr	r1, [pc, #700]	@ (800149c <DOT_MATRIX_Init+0x2f4>)
 80011e0:	4613      	mov	r3, r2
 80011e2:	005b      	lsls	r3, r3, #1
 80011e4:	4413      	add	r3, r2
 80011e6:	009b      	lsls	r3, r3, #2
 80011e8:	440b      	add	r3, r1
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80011f0:	d10c      	bne.n	800120c <DOT_MATRIX_Init+0x64>
    	{
    		__HAL_RCC_GPIOA_CLK_ENABLE();
 80011f2:	4bab      	ldr	r3, [pc, #684]	@ (80014a0 <DOT_MATRIX_Init+0x2f8>)
 80011f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011f6:	4aaa      	ldr	r2, [pc, #680]	@ (80014a0 <DOT_MATRIX_Init+0x2f8>)
 80011f8:	f043 0301 	orr.w	r3, r3, #1
 80011fc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80011fe:	4ba8      	ldr	r3, [pc, #672]	@ (80014a0 <DOT_MATRIX_Init+0x2f8>)
 8001200:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001202:	f003 0301 	and.w	r3, r3, #1
 8001206:	617b      	str	r3, [r7, #20]
 8001208:	697b      	ldr	r3, [r7, #20]
 800120a:	e030      	b.n	800126e <DOT_MATRIX_Init+0xc6>
    	}
    	else if(DOT_MATRIX_CfgParam[i].SS_GPIO == GPIOB)
 800120c:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8001210:	49a2      	ldr	r1, [pc, #648]	@ (800149c <DOT_MATRIX_Init+0x2f4>)
 8001212:	4613      	mov	r3, r2
 8001214:	005b      	lsls	r3, r3, #1
 8001216:	4413      	add	r3, r2
 8001218:	009b      	lsls	r3, r3, #2
 800121a:	440b      	add	r3, r1
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	4aa1      	ldr	r2, [pc, #644]	@ (80014a4 <DOT_MATRIX_Init+0x2fc>)
 8001220:	4293      	cmp	r3, r2
 8001222:	d10c      	bne.n	800123e <DOT_MATRIX_Init+0x96>
    	{
    		__HAL_RCC_GPIOB_CLK_ENABLE();
 8001224:	4b9e      	ldr	r3, [pc, #632]	@ (80014a0 <DOT_MATRIX_Init+0x2f8>)
 8001226:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001228:	4a9d      	ldr	r2, [pc, #628]	@ (80014a0 <DOT_MATRIX_Init+0x2f8>)
 800122a:	f043 0302 	orr.w	r3, r3, #2
 800122e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001230:	4b9b      	ldr	r3, [pc, #620]	@ (80014a0 <DOT_MATRIX_Init+0x2f8>)
 8001232:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001234:	f003 0302 	and.w	r3, r3, #2
 8001238:	613b      	str	r3, [r7, #16]
 800123a:	693b      	ldr	r3, [r7, #16]
 800123c:	e017      	b.n	800126e <DOT_MATRIX_Init+0xc6>
    	}
    	else if(DOT_MATRIX_CfgParam[i].SS_GPIO == GPIOC)
 800123e:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8001242:	4996      	ldr	r1, [pc, #600]	@ (800149c <DOT_MATRIX_Init+0x2f4>)
 8001244:	4613      	mov	r3, r2
 8001246:	005b      	lsls	r3, r3, #1
 8001248:	4413      	add	r3, r2
 800124a:	009b      	lsls	r3, r3, #2
 800124c:	440b      	add	r3, r1
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	4a95      	ldr	r2, [pc, #596]	@ (80014a8 <DOT_MATRIX_Init+0x300>)
 8001252:	4293      	cmp	r3, r2
 8001254:	d10b      	bne.n	800126e <DOT_MATRIX_Init+0xc6>
    	{
    		__HAL_RCC_GPIOC_CLK_ENABLE();
 8001256:	4b92      	ldr	r3, [pc, #584]	@ (80014a0 <DOT_MATRIX_Init+0x2f8>)
 8001258:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800125a:	4a91      	ldr	r2, [pc, #580]	@ (80014a0 <DOT_MATRIX_Init+0x2f8>)
 800125c:	f043 0304 	orr.w	r3, r3, #4
 8001260:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001262:	4b8f      	ldr	r3, [pc, #572]	@ (80014a0 <DOT_MATRIX_Init+0x2f8>)
 8001264:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001266:	f003 0304 	and.w	r3, r3, #4
 800126a:	60fb      	str	r3, [r7, #12]
 800126c:	68fb      	ldr	r3, [r7, #12]
    	}
    	GPIO_InitStruct.Pin = DOT_MATRIX_CfgParam[i].SS_PIN;
 800126e:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8001272:	498a      	ldr	r1, [pc, #552]	@ (800149c <DOT_MATRIX_Init+0x2f4>)
 8001274:	4613      	mov	r3, r2
 8001276:	005b      	lsls	r3, r3, #1
 8001278:	4413      	add	r3, r2
 800127a:	009b      	lsls	r3, r3, #2
 800127c:	440b      	add	r3, r1
 800127e:	3304      	adds	r3, #4
 8001280:	881b      	ldrh	r3, [r3, #0]
 8001282:	61bb      	str	r3, [r7, #24]
    	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001284:	2301      	movs	r3, #1
 8001286:	61fb      	str	r3, [r7, #28]
    	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001288:	2300      	movs	r3, #0
 800128a:	623b      	str	r3, [r7, #32]
    	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800128c:	2300      	movs	r3, #0
 800128e:	627b      	str	r3, [r7, #36]	@ 0x24
    	HAL_GPIO_Init(DOT_MATRIX_CfgParam[i].SS_GPIO, &GPIO_InitStruct);
 8001290:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8001294:	4981      	ldr	r1, [pc, #516]	@ (800149c <DOT_MATRIX_Init+0x2f4>)
 8001296:	4613      	mov	r3, r2
 8001298:	005b      	lsls	r3, r3, #1
 800129a:	4413      	add	r3, r2
 800129c:	009b      	lsls	r3, r3, #2
 800129e:	440b      	add	r3, r1
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	f107 0218 	add.w	r2, r7, #24
 80012a6:	4611      	mov	r1, r2
 80012a8:	4618      	mov	r0, r3
 80012aa:	f003 f9a7 	bl	80045fc <HAL_GPIO_Init>
    for(i = 0; i<DOT_MATRIX_UNITS; i++)
 80012ae:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80012b2:	3301      	adds	r3, #1
 80012b4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80012b8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d08c      	beq.n	80011da <DOT_MATRIX_Init+0x32>
    }
    /*--------[ Configure The SPI Peripheral ]-------*/
    g_hspi->Instance = DOT_MATRIX_SPI;
 80012c0:	4b75      	ldr	r3, [pc, #468]	@ (8001498 <DOT_MATRIX_Init+0x2f0>)
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	4a79      	ldr	r2, [pc, #484]	@ (80014ac <DOT_MATRIX_Init+0x304>)
 80012c6:	601a      	str	r2, [r3, #0]
    g_hspi->Init.Mode = SPI_MODE_MASTER;
 80012c8:	4b73      	ldr	r3, [pc, #460]	@ (8001498 <DOT_MATRIX_Init+0x2f0>)
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80012d0:	605a      	str	r2, [r3, #4]
    g_hspi->Init.Direction = SPI_DIRECTION_2LINES;
 80012d2:	4b71      	ldr	r3, [pc, #452]	@ (8001498 <DOT_MATRIX_Init+0x2f0>)
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	2200      	movs	r2, #0
 80012d8:	609a      	str	r2, [r3, #8]
    g_hspi->Init.DataSize = SPI_DATASIZE_8BIT;
 80012da:	4b6f      	ldr	r3, [pc, #444]	@ (8001498 <DOT_MATRIX_Init+0x2f0>)
 80012dc:	681b      	ldr	r3, [r3, #0]
 80012de:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80012e2:	60da      	str	r2, [r3, #12]
    g_hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80012e4:	4b6c      	ldr	r3, [pc, #432]	@ (8001498 <DOT_MATRIX_Init+0x2f0>)
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	2200      	movs	r2, #0
 80012ea:	611a      	str	r2, [r3, #16]
    g_hspi->Init.CLKPhase = SPI_PHASE_1EDGE;
 80012ec:	4b6a      	ldr	r3, [pc, #424]	@ (8001498 <DOT_MATRIX_Init+0x2f0>)
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	2200      	movs	r2, #0
 80012f2:	615a      	str	r2, [r3, #20]
    g_hspi->Init.NSS = SPI_NSS_SOFT;
 80012f4:	4b68      	ldr	r3, [pc, #416]	@ (8001498 <DOT_MATRIX_Init+0x2f0>)
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80012fc:	619a      	str	r2, [r3, #24]
    g_hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 80012fe:	4b66      	ldr	r3, [pc, #408]	@ (8001498 <DOT_MATRIX_Init+0x2f0>)
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	2238      	movs	r2, #56	@ 0x38
 8001304:	61da      	str	r2, [r3, #28]
    g_hspi->Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001306:	4b64      	ldr	r3, [pc, #400]	@ (8001498 <DOT_MATRIX_Init+0x2f0>)
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	2200      	movs	r2, #0
 800130c:	621a      	str	r2, [r3, #32]
    g_hspi->Init.TIMode = SPI_TIMODE_DISABLE;
 800130e:	4b62      	ldr	r3, [pc, #392]	@ (8001498 <DOT_MATRIX_Init+0x2f0>)
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	2200      	movs	r2, #0
 8001314:	625a      	str	r2, [r3, #36]	@ 0x24
    g_hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001316:	4b60      	ldr	r3, [pc, #384]	@ (8001498 <DOT_MATRIX_Init+0x2f0>)
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	2200      	movs	r2, #0
 800131c:	629a      	str	r2, [r3, #40]	@ 0x28
    g_hspi->Init.CRCPolynomial = 10;
 800131e:	4b5e      	ldr	r3, [pc, #376]	@ (8001498 <DOT_MATRIX_Init+0x2f0>)
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	220a      	movs	r2, #10
 8001324:	62da      	str	r2, [r3, #44]	@ 0x2c
    HAL_SPI_Init(g_hspi);
 8001326:	4b5c      	ldr	r3, [pc, #368]	@ (8001498 <DOT_MATRIX_Init+0x2f0>)
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	4618      	mov	r0, r3
 800132c:	f004 fc86 	bl	8005c3c <HAL_SPI_Init>

    /*--------[ Initialize & Configure The MAX7219 Devices ]-------*/
    for(i = 0; i<DOT_MATRIX_UNITS; i++)
 8001330:	2300      	movs	r3, #0
 8001332:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8001336:	e144      	b.n	80015c2 <DOT_MATRIX_Init+0x41a>
    {
    	// Set BCD Decode Mode
    	SS_ENABLE(i);
 8001338:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800133c:	4618      	mov	r0, r3
 800133e:	f7ff fe2b 	bl	8000f98 <SS_ENABLE>
    	for(j = 0; j<DOT_MATRIX_CfgParam[i].CASCADED_DEVICES; j++)
 8001342:	2300      	movs	r3, #0
 8001344:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8001348:	e00a      	b.n	8001360 <DOT_MATRIX_Init+0x1b8>
    	{
    	    SPI_TX_Byte(0x09);
 800134a:	2009      	movs	r0, #9
 800134c:	f7ff fe12 	bl	8000f74 <SPI_TX_Byte>
    	    SPI_TX_Byte(0x00);
 8001350:	2000      	movs	r0, #0
 8001352:	f7ff fe0f 	bl	8000f74 <SPI_TX_Byte>
    	for(j = 0; j<DOT_MATRIX_CfgParam[i].CASCADED_DEVICES; j++)
 8001356:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800135a:	3301      	adds	r3, #1
 800135c:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8001360:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8001364:	494d      	ldr	r1, [pc, #308]	@ (800149c <DOT_MATRIX_Init+0x2f4>)
 8001366:	4613      	mov	r3, r2
 8001368:	005b      	lsls	r3, r3, #1
 800136a:	4413      	add	r3, r2
 800136c:	009b      	lsls	r3, r3, #2
 800136e:	440b      	add	r3, r1
 8001370:	3308      	adds	r3, #8
 8001372:	781b      	ldrb	r3, [r3, #0]
 8001374:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 8001378:	429a      	cmp	r2, r3
 800137a:	d3e6      	bcc.n	800134a <DOT_MATRIX_Init+0x1a2>
    	}
    	SS_DISABLE(i);
 800137c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001380:	4618      	mov	r0, r3
 8001382:	f7ff fe29 	bl	8000fd8 <SS_DISABLE>
    	// Set Dot Matrix Unit Brightness
    	SS_ENABLE(i);
 8001386:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800138a:	4618      	mov	r0, r3
 800138c:	f7ff fe04 	bl	8000f98 <SS_ENABLE>
    	for(j = 0; j<DOT_MATRIX_CfgParam[i].CASCADED_DEVICES; j++)
 8001390:	2300      	movs	r3, #0
 8001392:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8001396:	e014      	b.n	80013c2 <DOT_MATRIX_Init+0x21a>
    	{
    		SPI_TX_Byte(0x0A); // Select Intensity register
 8001398:	200a      	movs	r0, #10
 800139a:	f7ff fdeb 	bl	8000f74 <SPI_TX_Byte>
    		SPI_TX_Byte(DOT_MATRIX_CfgParam[i].BRIGHTNESS);
 800139e:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 80013a2:	493e      	ldr	r1, [pc, #248]	@ (800149c <DOT_MATRIX_Init+0x2f4>)
 80013a4:	4613      	mov	r3, r2
 80013a6:	005b      	lsls	r3, r3, #1
 80013a8:	4413      	add	r3, r2
 80013aa:	009b      	lsls	r3, r3, #2
 80013ac:	440b      	add	r3, r1
 80013ae:	3309      	adds	r3, #9
 80013b0:	781b      	ldrb	r3, [r3, #0]
 80013b2:	4618      	mov	r0, r3
 80013b4:	f7ff fdde 	bl	8000f74 <SPI_TX_Byte>
    	for(j = 0; j<DOT_MATRIX_CfgParam[i].CASCADED_DEVICES; j++)
 80013b8:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80013bc:	3301      	adds	r3, #1
 80013be:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 80013c2:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 80013c6:	4935      	ldr	r1, [pc, #212]	@ (800149c <DOT_MATRIX_Init+0x2f4>)
 80013c8:	4613      	mov	r3, r2
 80013ca:	005b      	lsls	r3, r3, #1
 80013cc:	4413      	add	r3, r2
 80013ce:	009b      	lsls	r3, r3, #2
 80013d0:	440b      	add	r3, r1
 80013d2:	3308      	adds	r3, #8
 80013d4:	781b      	ldrb	r3, [r3, #0]
 80013d6:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 80013da:	429a      	cmp	r2, r3
 80013dc:	d3dc      	bcc.n	8001398 <DOT_MATRIX_Init+0x1f0>
    	}
    	SS_DISABLE(i);
 80013de:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80013e2:	4618      	mov	r0, r3
 80013e4:	f7ff fdf8 	bl	8000fd8 <SS_DISABLE>
    	// Set Display Refresh
    	SS_ENABLE(i);
 80013e8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80013ec:	4618      	mov	r0, r3
 80013ee:	f7ff fdd3 	bl	8000f98 <SS_ENABLE>
    	for(j = 0; j<DOT_MATRIX_CfgParam[i].CASCADED_DEVICES; j++)
 80013f2:	2300      	movs	r3, #0
 80013f4:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 80013f8:	e00a      	b.n	8001410 <DOT_MATRIX_Init+0x268>
    	{
    		SPI_TX_Byte(0x0B); // Select Scan-Limit register
 80013fa:	200b      	movs	r0, #11
 80013fc:	f7ff fdba 	bl	8000f74 <SPI_TX_Byte>
    		SPI_TX_Byte(0x07); // 1-7
 8001400:	2007      	movs	r0, #7
 8001402:	f7ff fdb7 	bl	8000f74 <SPI_TX_Byte>
    	for(j = 0; j<DOT_MATRIX_CfgParam[i].CASCADED_DEVICES; j++)
 8001406:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800140a:	3301      	adds	r3, #1
 800140c:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8001410:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8001414:	4921      	ldr	r1, [pc, #132]	@ (800149c <DOT_MATRIX_Init+0x2f4>)
 8001416:	4613      	mov	r3, r2
 8001418:	005b      	lsls	r3, r3, #1
 800141a:	4413      	add	r3, r2
 800141c:	009b      	lsls	r3, r3, #2
 800141e:	440b      	add	r3, r1
 8001420:	3308      	adds	r3, #8
 8001422:	781b      	ldrb	r3, [r3, #0]
 8001424:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 8001428:	429a      	cmp	r2, r3
 800142a:	d3e6      	bcc.n	80013fa <DOT_MATRIX_Init+0x252>
    	}
    	SS_DISABLE(i);
 800142c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001430:	4618      	mov	r0, r3
 8001432:	f7ff fdd1 	bl	8000fd8 <SS_DISABLE>
    	// Turn ON The Display
    	SS_ENABLE(i);
 8001436:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800143a:	4618      	mov	r0, r3
 800143c:	f7ff fdac 	bl	8000f98 <SS_ENABLE>
    	for(j = 0; j<DOT_MATRIX_CfgParam[i].CASCADED_DEVICES; j++)
 8001440:	2300      	movs	r3, #0
 8001442:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8001446:	e00a      	b.n	800145e <DOT_MATRIX_Init+0x2b6>
    	{
    		SPI_TX_Byte(0x0C);
 8001448:	200c      	movs	r0, #12
 800144a:	f7ff fd93 	bl	8000f74 <SPI_TX_Byte>
    		SPI_TX_Byte(0x01);
 800144e:	2001      	movs	r0, #1
 8001450:	f7ff fd90 	bl	8000f74 <SPI_TX_Byte>
    	for(j = 0; j<DOT_MATRIX_CfgParam[i].CASCADED_DEVICES; j++)
 8001454:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001458:	3301      	adds	r3, #1
 800145a:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 800145e:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8001462:	490e      	ldr	r1, [pc, #56]	@ (800149c <DOT_MATRIX_Init+0x2f4>)
 8001464:	4613      	mov	r3, r2
 8001466:	005b      	lsls	r3, r3, #1
 8001468:	4413      	add	r3, r2
 800146a:	009b      	lsls	r3, r3, #2
 800146c:	440b      	add	r3, r1
 800146e:	3308      	adds	r3, #8
 8001470:	781b      	ldrb	r3, [r3, #0]
 8001472:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 8001476:	429a      	cmp	r2, r3
 8001478:	d3e6      	bcc.n	8001448 <DOT_MATRIX_Init+0x2a0>
    	}
    	SS_DISABLE(i);
 800147a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800147e:	4618      	mov	r0, r3
 8001480:	f7ff fdaa 	bl	8000fd8 <SS_DISABLE>
    	// Disable Display Test
    	SS_ENABLE(i);
 8001484:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001488:	4618      	mov	r0, r3
 800148a:	f7ff fd85 	bl	8000f98 <SS_ENABLE>
    	for(j = 0; j<DOT_MATRIX_CfgParam[i].CASCADED_DEVICES; j++)
 800148e:	2300      	movs	r3, #0
 8001490:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8001494:	e017      	b.n	80014c6 <DOT_MATRIX_Init+0x31e>
 8001496:	bf00      	nop
 8001498:	200003d4 	.word	0x200003d4
 800149c:	0800c21c 	.word	0x0800c21c
 80014a0:	40021000 	.word	0x40021000
 80014a4:	48000400 	.word	0x48000400
 80014a8:	48000800 	.word	0x48000800
 80014ac:	40003c00 	.word	0x40003c00
    	{
    		SPI_TX_Byte(0x0F);
 80014b0:	200f      	movs	r0, #15
 80014b2:	f7ff fd5f 	bl	8000f74 <SPI_TX_Byte>
    		SPI_TX_Byte(0x00);
 80014b6:	2000      	movs	r0, #0
 80014b8:	f7ff fd5c 	bl	8000f74 <SPI_TX_Byte>
    	for(j = 0; j<DOT_MATRIX_CfgParam[i].CASCADED_DEVICES; j++)
 80014bc:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80014c0:	3301      	adds	r3, #1
 80014c2:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 80014c6:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 80014ca:	4943      	ldr	r1, [pc, #268]	@ (80015d8 <DOT_MATRIX_Init+0x430>)
 80014cc:	4613      	mov	r3, r2
 80014ce:	005b      	lsls	r3, r3, #1
 80014d0:	4413      	add	r3, r2
 80014d2:	009b      	lsls	r3, r3, #2
 80014d4:	440b      	add	r3, r1
 80014d6:	3308      	adds	r3, #8
 80014d8:	781b      	ldrb	r3, [r3, #0]
 80014da:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 80014de:	429a      	cmp	r2, r3
 80014e0:	d3e6      	bcc.n	80014b0 <DOT_MATRIX_Init+0x308>
    	}
    	SS_DISABLE(i);
 80014e2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80014e6:	4618      	mov	r0, r3
 80014e8:	f7ff fd76 	bl	8000fd8 <SS_DISABLE>

        // Initialize The Global Structure
        gs_MATRIX_info[i].Ticks = 0;
 80014ec:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 80014f0:	493a      	ldr	r1, [pc, #232]	@ (80015dc <DOT_MATRIX_Init+0x434>)
 80014f2:	4613      	mov	r3, r2
 80014f4:	00db      	lsls	r3, r3, #3
 80014f6:	1a9b      	subs	r3, r3, r2
 80014f8:	009b      	lsls	r3, r3, #2
 80014fa:	440b      	add	r3, r1
 80014fc:	2200      	movs	r2, #0
 80014fe:	601a      	str	r2, [r3, #0]
        gs_MATRIX_info[i].BufferInit = 0;
 8001500:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8001504:	4935      	ldr	r1, [pc, #212]	@ (80015dc <DOT_MATRIX_Init+0x434>)
 8001506:	4613      	mov	r3, r2
 8001508:	00db      	lsls	r3, r3, #3
 800150a:	1a9b      	subs	r3, r3, r2
 800150c:	009b      	lsls	r3, r3, #2
 800150e:	440b      	add	r3, r1
 8001510:	330b      	adds	r3, #11
 8001512:	2200      	movs	r2, #0
 8001514:	701a      	strb	r2, [r3, #0]
        gs_MATRIX_info[i].Arr_Index = 0;
 8001516:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800151a:	4930      	ldr	r1, [pc, #192]	@ (80015dc <DOT_MATRIX_Init+0x434>)
 800151c:	4613      	mov	r3, r2
 800151e:	00db      	lsls	r3, r3, #3
 8001520:	1a9b      	subs	r3, r3, r2
 8001522:	009b      	lsls	r3, r3, #2
 8001524:	440b      	add	r3, r1
 8001526:	3308      	adds	r3, #8
 8001528:	2200      	movs	r2, #0
 800152a:	801a      	strh	r2, [r3, #0]
        gs_MATRIX_info[i].Col_Index = 0;
 800152c:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8001530:	492a      	ldr	r1, [pc, #168]	@ (80015dc <DOT_MATRIX_Init+0x434>)
 8001532:	4613      	mov	r3, r2
 8001534:	00db      	lsls	r3, r3, #3
 8001536:	1a9b      	subs	r3, r3, r2
 8001538:	009b      	lsls	r3, r3, #2
 800153a:	440b      	add	r3, r1
 800153c:	330a      	adds	r3, #10
 800153e:	2200      	movs	r2, #0
 8001540:	701a      	strb	r2, [r3, #0]
        gs_MATRIX_info[i].Max_Ticks = DOT_MATRIX_CfgParam[i].SCROLL_SPEED;
 8001542:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8001546:	4924      	ldr	r1, [pc, #144]	@ (80015d8 <DOT_MATRIX_Init+0x430>)
 8001548:	4613      	mov	r3, r2
 800154a:	005b      	lsls	r3, r3, #1
 800154c:	4413      	add	r3, r2
 800154e:	009b      	lsls	r3, r3, #2
 8001550:	440b      	add	r3, r1
 8001552:	3306      	adds	r3, #6
 8001554:	881b      	ldrh	r3, [r3, #0]
 8001556:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800155a:	4618      	mov	r0, r3
 800155c:	491f      	ldr	r1, [pc, #124]	@ (80015dc <DOT_MATRIX_Init+0x434>)
 800155e:	4613      	mov	r3, r2
 8001560:	00db      	lsls	r3, r3, #3
 8001562:	1a9b      	subs	r3, r3, r2
 8001564:	009b      	lsls	r3, r3, #2
 8001566:	440b      	add	r3, r1
 8001568:	3304      	adds	r3, #4
 800156a:	6018      	str	r0, [r3, #0]
        for(j = 0; j < DOT_MATRIX_CfgParam[i].CASCADED_DEVICES*8; j++)
 800156c:	2300      	movs	r3, #0
 800156e:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8001572:	e012      	b.n	800159a <DOT_MATRIX_Init+0x3f2>
        {
        	gs_MATRIX_info[i].Buffer[j] = 0x00;
 8001574:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8001578:	f897 102e 	ldrb.w	r1, [r7, #46]	@ 0x2e
 800157c:	4817      	ldr	r0, [pc, #92]	@ (80015dc <DOT_MATRIX_Init+0x434>)
 800157e:	4613      	mov	r3, r2
 8001580:	00db      	lsls	r3, r3, #3
 8001582:	1a9b      	subs	r3, r3, r2
 8001584:	009b      	lsls	r3, r3, #2
 8001586:	4403      	add	r3, r0
 8001588:	440b      	add	r3, r1
 800158a:	330c      	adds	r3, #12
 800158c:	2200      	movs	r2, #0
 800158e:	701a      	strb	r2, [r3, #0]
        for(j = 0; j < DOT_MATRIX_CfgParam[i].CASCADED_DEVICES*8; j++)
 8001590:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001594:	3301      	adds	r3, #1
 8001596:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 800159a:	f897 102e 	ldrb.w	r1, [r7, #46]	@ 0x2e
 800159e:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 80015a2:	480d      	ldr	r0, [pc, #52]	@ (80015d8 <DOT_MATRIX_Init+0x430>)
 80015a4:	4613      	mov	r3, r2
 80015a6:	005b      	lsls	r3, r3, #1
 80015a8:	4413      	add	r3, r2
 80015aa:	009b      	lsls	r3, r3, #2
 80015ac:	4403      	add	r3, r0
 80015ae:	3308      	adds	r3, #8
 80015b0:	781b      	ldrb	r3, [r3, #0]
 80015b2:	00db      	lsls	r3, r3, #3
 80015b4:	4299      	cmp	r1, r3
 80015b6:	dbdd      	blt.n	8001574 <DOT_MATRIX_Init+0x3cc>
    for(i = 0; i<DOT_MATRIX_UNITS; i++)
 80015b8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80015bc:	3301      	adds	r3, #1
 80015be:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80015c2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	f43f aeb6 	beq.w	8001338 <DOT_MATRIX_Init+0x190>
        }
    }
}
 80015cc:	bf00      	nop
 80015ce:	bf00      	nop
 80015d0:	3730      	adds	r7, #48	@ 0x30
 80015d2:	46bd      	mov	sp, r7
 80015d4:	bd80      	pop	{r7, pc}
 80015d6:	bf00      	nop
 80015d8:	0800c21c 	.word	0x0800c21c
 80015dc:	200003d8 	.word	0x200003d8

080015e0 <DOT_MATRIX_Init_TMR>:

void DOT_MATRIX_Init_TMR(SPI_HandleTypeDef * hspi, TIM_HandleTypeDef* TMR_Handle)
{
 80015e0:	b580      	push	{r7, lr}
 80015e2:	b08a      	sub	sp, #40	@ 0x28
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	6078      	str	r0, [r7, #4]
 80015e8:	6039      	str	r1, [r7, #0]
	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80015ea:	f107 0314 	add.w	r3, r7, #20
 80015ee:	2200      	movs	r2, #0
 80015f0:	601a      	str	r2, [r3, #0]
 80015f2:	605a      	str	r2, [r3, #4]
 80015f4:	609a      	str	r2, [r3, #8]
 80015f6:	60da      	str	r2, [r3, #12]
    TIM_MasterConfigTypeDef sMasterConfig = {0};
 80015f8:	f107 0308 	add.w	r3, r7, #8
 80015fc:	2200      	movs	r2, #0
 80015fe:	601a      	str	r2, [r3, #0]
 8001600:	605a      	str	r2, [r3, #4]
 8001602:	609a      	str	r2, [r3, #8]
    uint32_t ARR_Value = 0;
 8001604:	2300      	movs	r3, #0
 8001606:	627b      	str	r3, [r7, #36]	@ 0x24

	DOT_MATRIX_Init(hspi);
 8001608:	6878      	ldr	r0, [r7, #4]
 800160a:	f7ff fdcd 	bl	80011a8 <DOT_MATRIX_Init>

	/*--------[ Configure The Matrix Timer Base If Enabled ]-------*/
    if(MATRIX_TIMER_EN == 1)
    {
    	ARR_Value = (MATRIX_TIMER_CLK * 10.0 * MATRIX_TIME_BASE);
 800160e:	f44f 7334 	mov.w	r3, #720	@ 0x2d0
 8001612:	627b      	str	r3, [r7, #36]	@ 0x24
    	TMR_Handle->Instance = MATRIX_TIMER;
 8001614:	683b      	ldr	r3, [r7, #0]
 8001616:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800161a:	601a      	str	r2, [r3, #0]
    	TMR_Handle->Init.Prescaler = 99;
 800161c:	683b      	ldr	r3, [r7, #0]
 800161e:	2263      	movs	r2, #99	@ 0x63
 8001620:	605a      	str	r2, [r3, #4]
    	TMR_Handle->Init.CounterMode = TIM_COUNTERMODE_UP;
 8001622:	683b      	ldr	r3, [r7, #0]
 8001624:	2200      	movs	r2, #0
 8001626:	609a      	str	r2, [r3, #8]
    	TMR_Handle->Init.Period = ARR_Value-1;
 8001628:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800162a:	1e5a      	subs	r2, r3, #1
 800162c:	683b      	ldr	r3, [r7, #0]
 800162e:	60da      	str	r2, [r3, #12]
    	TMR_Handle->Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001630:	683b      	ldr	r3, [r7, #0]
 8001632:	2200      	movs	r2, #0
 8001634:	611a      	str	r2, [r3, #16]
    	TMR_Handle->Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001636:	683b      	ldr	r3, [r7, #0]
 8001638:	2280      	movs	r2, #128	@ 0x80
 800163a:	619a      	str	r2, [r3, #24]
    	HAL_TIM_Base_Init(TMR_Handle);
 800163c:	6838      	ldr	r0, [r7, #0]
 800163e:	f004 fe7b 	bl	8006338 <HAL_TIM_Base_Init>
    	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001642:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001646:	617b      	str	r3, [r7, #20]
    	HAL_TIM_ConfigClockSource(TMR_Handle, &sClockSourceConfig);
 8001648:	f107 0314 	add.w	r3, r7, #20
 800164c:	4619      	mov	r1, r3
 800164e:	6838      	ldr	r0, [r7, #0]
 8001650:	f005 f900 	bl	8006854 <HAL_TIM_ConfigClockSource>
    	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001654:	2300      	movs	r3, #0
 8001656:	60bb      	str	r3, [r7, #8]
    	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001658:	2300      	movs	r3, #0
 800165a:	613b      	str	r3, [r7, #16]
    	HAL_TIMEx_MasterConfigSynchronization(TMR_Handle, &sMasterConfig);
 800165c:	f107 0308 	add.w	r3, r7, #8
 8001660:	4619      	mov	r1, r3
 8001662:	6838      	ldr	r0, [r7, #0]
 8001664:	f005 fd70 	bl	8007148 <HAL_TIMEx_MasterConfigSynchronization>
    	HAL_TIM_Base_Start_IT(TMR_Handle);
 8001668:	6838      	ldr	r0, [r7, #0]
 800166a:	f004 febd 	bl	80063e8 <HAL_TIM_Base_Start_IT>
    }
}
 800166e:	bf00      	nop
 8001670:	3728      	adds	r7, #40	@ 0x28
 8001672:	46bd      	mov	sp, r7
 8001674:	bd80      	pop	{r7, pc}
	...

08001678 <MATRIX_DisplayMessage>:
    }
    TxByte(au8_MATRIX_Instance, Column, 0x00);
}

void MATRIX_DisplayMessage(uint8_t au8_MATRIX_Instance, char* ArrayPointer, uint16_t ArraySize)
{
 8001678:	b480      	push	{r7}
 800167a:	b083      	sub	sp, #12
 800167c:	af00      	add	r7, sp, #0
 800167e:	4603      	mov	r3, r0
 8001680:	6039      	str	r1, [r7, #0]
 8001682:	71fb      	strb	r3, [r7, #7]
 8001684:	4613      	mov	r3, r2
 8001686:	80bb      	strh	r3, [r7, #4]
	gs_MATRIX_info[au8_MATRIX_Instance].ArrPtr = ArrayPointer;
 8001688:	79fa      	ldrb	r2, [r7, #7]
 800168a:	4913      	ldr	r1, [pc, #76]	@ (80016d8 <MATRIX_DisplayMessage+0x60>)
 800168c:	4613      	mov	r3, r2
 800168e:	00db      	lsls	r3, r3, #3
 8001690:	1a9b      	subs	r3, r3, r2
 8001692:	009b      	lsls	r3, r3, #2
 8001694:	440b      	add	r3, r1
 8001696:	3318      	adds	r3, #24
 8001698:	683a      	ldr	r2, [r7, #0]
 800169a:	601a      	str	r2, [r3, #0]
	gs_MATRIX_info[au8_MATRIX_Instance].ArrSize = ArraySize-1;
 800169c:	79fa      	ldrb	r2, [r7, #7]
 800169e:	88bb      	ldrh	r3, [r7, #4]
 80016a0:	3b01      	subs	r3, #1
 80016a2:	b298      	uxth	r0, r3
 80016a4:	490c      	ldr	r1, [pc, #48]	@ (80016d8 <MATRIX_DisplayMessage+0x60>)
 80016a6:	4613      	mov	r3, r2
 80016a8:	00db      	lsls	r3, r3, #3
 80016aa:	1a9b      	subs	r3, r3, r2
 80016ac:	009b      	lsls	r3, r3, #2
 80016ae:	440b      	add	r3, r1
 80016b0:	3314      	adds	r3, #20
 80016b2:	4602      	mov	r2, r0
 80016b4:	801a      	strh	r2, [r3, #0]
	gs_MATRIX_info[au8_MATRIX_Instance].BufferInit = 1;
 80016b6:	79fa      	ldrb	r2, [r7, #7]
 80016b8:	4907      	ldr	r1, [pc, #28]	@ (80016d8 <MATRIX_DisplayMessage+0x60>)
 80016ba:	4613      	mov	r3, r2
 80016bc:	00db      	lsls	r3, r3, #3
 80016be:	1a9b      	subs	r3, r3, r2
 80016c0:	009b      	lsls	r3, r3, #2
 80016c2:	440b      	add	r3, r1
 80016c4:	330b      	adds	r3, #11
 80016c6:	2201      	movs	r2, #1
 80016c8:	701a      	strb	r2, [r3, #0]
}
 80016ca:	bf00      	nop
 80016cc:	370c      	adds	r7, #12
 80016ce:	46bd      	mov	sp, r7
 80016d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d4:	4770      	bx	lr
 80016d6:	bf00      	nop
 80016d8:	200003d8 	.word	0x200003d8

080016dc <MATRIX_TMR_OVF_ISR>:
		}
	}
}

void MATRIX_TMR_OVF_ISR(TIM_HandleTypeDef* htim)
{
 80016dc:	b5b0      	push	{r4, r5, r7, lr}
 80016de:	b084      	sub	sp, #16
 80016e0:	af00      	add	r7, sp, #0
 80016e2:	6078      	str	r0, [r7, #4]
	uint8_t i = 0, ch, space = 0;
 80016e4:	2300      	movs	r3, #0
 80016e6:	73fb      	strb	r3, [r7, #15]
 80016e8:	2300      	movs	r3, #0
 80016ea:	73bb      	strb	r3, [r7, #14]

	if(htim->Instance == MATRIX_TIMER)
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80016f4:	f040 80dd 	bne.w	80018b2 <MATRIX_TMR_OVF_ISR+0x1d6>
	{
		for(i=0; i<DOT_MATRIX_UNITS; i++)
 80016f8:	2300      	movs	r3, #0
 80016fa:	73fb      	strb	r3, [r7, #15]
 80016fc:	e0d5      	b.n	80018aa <MATRIX_TMR_OVF_ISR+0x1ce>
		{
			if(gs_MATRIX_info[i].Ticks >= gs_MATRIX_info[i].Max_Ticks)
 80016fe:	7bfa      	ldrb	r2, [r7, #15]
 8001700:	496e      	ldr	r1, [pc, #440]	@ (80018bc <MATRIX_TMR_OVF_ISR+0x1e0>)
 8001702:	4613      	mov	r3, r2
 8001704:	00db      	lsls	r3, r3, #3
 8001706:	1a9b      	subs	r3, r3, r2
 8001708:	009b      	lsls	r3, r3, #2
 800170a:	440b      	add	r3, r1
 800170c:	6819      	ldr	r1, [r3, #0]
 800170e:	7bfa      	ldrb	r2, [r7, #15]
 8001710:	486a      	ldr	r0, [pc, #424]	@ (80018bc <MATRIX_TMR_OVF_ISR+0x1e0>)
 8001712:	4613      	mov	r3, r2
 8001714:	00db      	lsls	r3, r3, #3
 8001716:	1a9b      	subs	r3, r3, r2
 8001718:	009b      	lsls	r3, r3, #2
 800171a:	4403      	add	r3, r0
 800171c:	3304      	adds	r3, #4
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	4299      	cmp	r1, r3
 8001722:	f0c0 80af 	bcc.w	8001884 <MATRIX_TMR_OVF_ISR+0x1a8>
			{
				if(gs_MATRIX_info[i].BufferInit == 1 && DOT_MATRIX_CfgParam[i].SCROLL_Mode == SCROLL_MODE)
 8001726:	7bfa      	ldrb	r2, [r7, #15]
 8001728:	4964      	ldr	r1, [pc, #400]	@ (80018bc <MATRIX_TMR_OVF_ISR+0x1e0>)
 800172a:	4613      	mov	r3, r2
 800172c:	00db      	lsls	r3, r3, #3
 800172e:	1a9b      	subs	r3, r3, r2
 8001730:	009b      	lsls	r3, r3, #2
 8001732:	440b      	add	r3, r1
 8001734:	330b      	adds	r3, #11
 8001736:	781b      	ldrb	r3, [r3, #0]
 8001738:	2b01      	cmp	r3, #1
 800173a:	f040 8099 	bne.w	8001870 <MATRIX_TMR_OVF_ISR+0x194>
 800173e:	7bfa      	ldrb	r2, [r7, #15]
 8001740:	495f      	ldr	r1, [pc, #380]	@ (80018c0 <MATRIX_TMR_OVF_ISR+0x1e4>)
 8001742:	4613      	mov	r3, r2
 8001744:	005b      	lsls	r3, r3, #1
 8001746:	4413      	add	r3, r2
 8001748:	009b      	lsls	r3, r3, #2
 800174a:	440b      	add	r3, r1
 800174c:	330a      	adds	r3, #10
 800174e:	781b      	ldrb	r3, [r3, #0]
 8001750:	2b01      	cmp	r3, #1
 8001752:	f040 808d 	bne.w	8001870 <MATRIX_TMR_OVF_ISR+0x194>
				{
					if(gs_MATRIX_info[i].Col_Index == 5)
 8001756:	7bfa      	ldrb	r2, [r7, #15]
 8001758:	4958      	ldr	r1, [pc, #352]	@ (80018bc <MATRIX_TMR_OVF_ISR+0x1e0>)
 800175a:	4613      	mov	r3, r2
 800175c:	00db      	lsls	r3, r3, #3
 800175e:	1a9b      	subs	r3, r3, r2
 8001760:	009b      	lsls	r3, r3, #2
 8001762:	440b      	add	r3, r1
 8001764:	330a      	adds	r3, #10
 8001766:	781b      	ldrb	r3, [r3, #0]
 8001768:	2b05      	cmp	r3, #5
 800176a:	d11f      	bne.n	80017ac <MATRIX_TMR_OVF_ISR+0xd0>
					{
						gs_MATRIX_info[i].Arr_Index++;
 800176c:	7bfa      	ldrb	r2, [r7, #15]
 800176e:	4953      	ldr	r1, [pc, #332]	@ (80018bc <MATRIX_TMR_OVF_ISR+0x1e0>)
 8001770:	4613      	mov	r3, r2
 8001772:	00db      	lsls	r3, r3, #3
 8001774:	1a9b      	subs	r3, r3, r2
 8001776:	009b      	lsls	r3, r3, #2
 8001778:	440b      	add	r3, r1
 800177a:	3308      	adds	r3, #8
 800177c:	881b      	ldrh	r3, [r3, #0]
 800177e:	3301      	adds	r3, #1
 8001780:	b298      	uxth	r0, r3
 8001782:	494e      	ldr	r1, [pc, #312]	@ (80018bc <MATRIX_TMR_OVF_ISR+0x1e0>)
 8001784:	4613      	mov	r3, r2
 8001786:	00db      	lsls	r3, r3, #3
 8001788:	1a9b      	subs	r3, r3, r2
 800178a:	009b      	lsls	r3, r3, #2
 800178c:	440b      	add	r3, r1
 800178e:	3308      	adds	r3, #8
 8001790:	4602      	mov	r2, r0
 8001792:	801a      	strh	r2, [r3, #0]
						gs_MATRIX_info[i].Col_Index = 0;
 8001794:	7bfa      	ldrb	r2, [r7, #15]
 8001796:	4949      	ldr	r1, [pc, #292]	@ (80018bc <MATRIX_TMR_OVF_ISR+0x1e0>)
 8001798:	4613      	mov	r3, r2
 800179a:	00db      	lsls	r3, r3, #3
 800179c:	1a9b      	subs	r3, r3, r2
 800179e:	009b      	lsls	r3, r3, #2
 80017a0:	440b      	add	r3, r1
 80017a2:	330a      	adds	r3, #10
 80017a4:	2200      	movs	r2, #0
 80017a6:	701a      	strb	r2, [r3, #0]
						space = 1;
 80017a8:	2301      	movs	r3, #1
 80017aa:	73bb      	strb	r3, [r7, #14]
					}
					if(gs_MATRIX_info[i].Arr_Index == gs_MATRIX_info[i].ArrSize)
 80017ac:	7bfa      	ldrb	r2, [r7, #15]
 80017ae:	4943      	ldr	r1, [pc, #268]	@ (80018bc <MATRIX_TMR_OVF_ISR+0x1e0>)
 80017b0:	4613      	mov	r3, r2
 80017b2:	00db      	lsls	r3, r3, #3
 80017b4:	1a9b      	subs	r3, r3, r2
 80017b6:	009b      	lsls	r3, r3, #2
 80017b8:	440b      	add	r3, r1
 80017ba:	3308      	adds	r3, #8
 80017bc:	8819      	ldrh	r1, [r3, #0]
 80017be:	7bfa      	ldrb	r2, [r7, #15]
 80017c0:	483e      	ldr	r0, [pc, #248]	@ (80018bc <MATRIX_TMR_OVF_ISR+0x1e0>)
 80017c2:	4613      	mov	r3, r2
 80017c4:	00db      	lsls	r3, r3, #3
 80017c6:	1a9b      	subs	r3, r3, r2
 80017c8:	009b      	lsls	r3, r3, #2
 80017ca:	4403      	add	r3, r0
 80017cc:	3314      	adds	r3, #20
 80017ce:	881b      	ldrh	r3, [r3, #0]
 80017d0:	4299      	cmp	r1, r3
 80017d2:	d109      	bne.n	80017e8 <MATRIX_TMR_OVF_ISR+0x10c>
					{
						gs_MATRIX_info[i].Arr_Index = 0;
 80017d4:	7bfa      	ldrb	r2, [r7, #15]
 80017d6:	4939      	ldr	r1, [pc, #228]	@ (80018bc <MATRIX_TMR_OVF_ISR+0x1e0>)
 80017d8:	4613      	mov	r3, r2
 80017da:	00db      	lsls	r3, r3, #3
 80017dc:	1a9b      	subs	r3, r3, r2
 80017de:	009b      	lsls	r3, r3, #2
 80017e0:	440b      	add	r3, r1
 80017e2:	3308      	adds	r3, #8
 80017e4:	2200      	movs	r2, #0
 80017e6:	801a      	strh	r2, [r3, #0]
					}
					if(space)
 80017e8:	7bbb      	ldrb	r3, [r7, #14]
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d005      	beq.n	80017fa <MATRIX_TMR_OVF_ISR+0x11e>
					{
						PushToBuffer(i, 0x00); // Add White Space To Separate Characters
 80017ee:	7bfb      	ldrb	r3, [r7, #15]
 80017f0:	2100      	movs	r1, #0
 80017f2:	4618      	mov	r0, r3
 80017f4:	f7ff fc82 	bl	80010fc <PushToBuffer>
 80017f8:	e036      	b.n	8001868 <MATRIX_TMR_OVF_ISR+0x18c>
					}
					else
					{
						ch = (*(gs_MATRIX_info[i].ArrPtr + gs_MATRIX_info[i].Arr_Index)-32);
 80017fa:	7bfa      	ldrb	r2, [r7, #15]
 80017fc:	492f      	ldr	r1, [pc, #188]	@ (80018bc <MATRIX_TMR_OVF_ISR+0x1e0>)
 80017fe:	4613      	mov	r3, r2
 8001800:	00db      	lsls	r3, r3, #3
 8001802:	1a9b      	subs	r3, r3, r2
 8001804:	009b      	lsls	r3, r3, #2
 8001806:	440b      	add	r3, r1
 8001808:	3318      	adds	r3, #24
 800180a:	6819      	ldr	r1, [r3, #0]
 800180c:	7bfa      	ldrb	r2, [r7, #15]
 800180e:	482b      	ldr	r0, [pc, #172]	@ (80018bc <MATRIX_TMR_OVF_ISR+0x1e0>)
 8001810:	4613      	mov	r3, r2
 8001812:	00db      	lsls	r3, r3, #3
 8001814:	1a9b      	subs	r3, r3, r2
 8001816:	009b      	lsls	r3, r3, #2
 8001818:	4403      	add	r3, r0
 800181a:	3308      	adds	r3, #8
 800181c:	881b      	ldrh	r3, [r3, #0]
 800181e:	440b      	add	r3, r1
 8001820:	781b      	ldrb	r3, [r3, #0]
 8001822:	3b20      	subs	r3, #32
 8001824:	737b      	strb	r3, [r7, #13]
						PushToBuffer(i, FONT_7x5[ch][gs_MATRIX_info[i].Col_Index++]);
 8001826:	7b79      	ldrb	r1, [r7, #13]
 8001828:	7bfa      	ldrb	r2, [r7, #15]
 800182a:	4824      	ldr	r0, [pc, #144]	@ (80018bc <MATRIX_TMR_OVF_ISR+0x1e0>)
 800182c:	4613      	mov	r3, r2
 800182e:	00db      	lsls	r3, r3, #3
 8001830:	1a9b      	subs	r3, r3, r2
 8001832:	009b      	lsls	r3, r3, #2
 8001834:	4403      	add	r3, r0
 8001836:	330a      	adds	r3, #10
 8001838:	7818      	ldrb	r0, [r3, #0]
 800183a:	1c43      	adds	r3, r0, #1
 800183c:	b2dd      	uxtb	r5, r3
 800183e:	4c1f      	ldr	r4, [pc, #124]	@ (80018bc <MATRIX_TMR_OVF_ISR+0x1e0>)
 8001840:	4613      	mov	r3, r2
 8001842:	00db      	lsls	r3, r3, #3
 8001844:	1a9b      	subs	r3, r3, r2
 8001846:	009b      	lsls	r3, r3, #2
 8001848:	4423      	add	r3, r4
 800184a:	330a      	adds	r3, #10
 800184c:	462a      	mov	r2, r5
 800184e:	701a      	strb	r2, [r3, #0]
 8001850:	4a1c      	ldr	r2, [pc, #112]	@ (80018c4 <MATRIX_TMR_OVF_ISR+0x1e8>)
 8001852:	460b      	mov	r3, r1
 8001854:	009b      	lsls	r3, r3, #2
 8001856:	440b      	add	r3, r1
 8001858:	4413      	add	r3, r2
 800185a:	4403      	add	r3, r0
 800185c:	781a      	ldrb	r2, [r3, #0]
 800185e:	7bfb      	ldrb	r3, [r7, #15]
 8001860:	4611      	mov	r1, r2
 8001862:	4618      	mov	r0, r3
 8001864:	f7ff fc4a 	bl	80010fc <PushToBuffer>
					}
					DisplayBuffer(i);
 8001868:	7bfb      	ldrb	r3, [r7, #15]
 800186a:	4618      	mov	r0, r3
 800186c:	f7ff fbd4 	bl	8001018 <DisplayBuffer>
				}
				gs_MATRIX_info[i].Ticks = 0;
 8001870:	7bfa      	ldrb	r2, [r7, #15]
 8001872:	4912      	ldr	r1, [pc, #72]	@ (80018bc <MATRIX_TMR_OVF_ISR+0x1e0>)
 8001874:	4613      	mov	r3, r2
 8001876:	00db      	lsls	r3, r3, #3
 8001878:	1a9b      	subs	r3, r3, r2
 800187a:	009b      	lsls	r3, r3, #2
 800187c:	440b      	add	r3, r1
 800187e:	2200      	movs	r2, #0
 8001880:	601a      	str	r2, [r3, #0]
 8001882:	e00f      	b.n	80018a4 <MATRIX_TMR_OVF_ISR+0x1c8>
			}
			else
			{
				gs_MATRIX_info[i].Ticks++;
 8001884:	7bfa      	ldrb	r2, [r7, #15]
 8001886:	490d      	ldr	r1, [pc, #52]	@ (80018bc <MATRIX_TMR_OVF_ISR+0x1e0>)
 8001888:	4613      	mov	r3, r2
 800188a:	00db      	lsls	r3, r3, #3
 800188c:	1a9b      	subs	r3, r3, r2
 800188e:	009b      	lsls	r3, r3, #2
 8001890:	440b      	add	r3, r1
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	1c59      	adds	r1, r3, #1
 8001896:	4809      	ldr	r0, [pc, #36]	@ (80018bc <MATRIX_TMR_OVF_ISR+0x1e0>)
 8001898:	4613      	mov	r3, r2
 800189a:	00db      	lsls	r3, r3, #3
 800189c:	1a9b      	subs	r3, r3, r2
 800189e:	009b      	lsls	r3, r3, #2
 80018a0:	4403      	add	r3, r0
 80018a2:	6019      	str	r1, [r3, #0]
		for(i=0; i<DOT_MATRIX_UNITS; i++)
 80018a4:	7bfb      	ldrb	r3, [r7, #15]
 80018a6:	3301      	adds	r3, #1
 80018a8:	73fb      	strb	r3, [r7, #15]
 80018aa:	7bfb      	ldrb	r3, [r7, #15]
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	f43f af26 	beq.w	80016fe <MATRIX_TMR_OVF_ISR+0x22>
			}
		}
	}
}
 80018b2:	bf00      	nop
 80018b4:	3710      	adds	r7, #16
 80018b6:	46bd      	mov	sp, r7
 80018b8:	bdb0      	pop	{r4, r5, r7, pc}
 80018ba:	bf00      	nop
 80018bc:	200003d8 	.word	0x200003d8
 80018c0:	0800c21c 	.word	0x0800c21c
 80018c4:	20000000 	.word	0x20000000

080018c8 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80018c8:	b580      	push	{r7, lr}
 80018ca:	b086      	sub	sp, #24
 80018cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80018ce:	463b      	mov	r3, r7
 80018d0:	2200      	movs	r2, #0
 80018d2:	601a      	str	r2, [r3, #0]
 80018d4:	605a      	str	r2, [r3, #4]
 80018d6:	609a      	str	r2, [r3, #8]
 80018d8:	60da      	str	r2, [r3, #12]
 80018da:	611a      	str	r2, [r3, #16]
 80018dc:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80018de:	4b2a      	ldr	r3, [pc, #168]	@ (8001988 <MX_ADC1_Init+0xc0>)
 80018e0:	4a2a      	ldr	r2, [pc, #168]	@ (800198c <MX_ADC1_Init+0xc4>)
 80018e2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80018e4:	4b28      	ldr	r3, [pc, #160]	@ (8001988 <MX_ADC1_Init+0xc0>)
 80018e6:	2200      	movs	r2, #0
 80018e8:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80018ea:	4b27      	ldr	r3, [pc, #156]	@ (8001988 <MX_ADC1_Init+0xc0>)
 80018ec:	2200      	movs	r2, #0
 80018ee:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80018f0:	4b25      	ldr	r3, [pc, #148]	@ (8001988 <MX_ADC1_Init+0xc0>)
 80018f2:	2200      	movs	r2, #0
 80018f4:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80018f6:	4b24      	ldr	r3, [pc, #144]	@ (8001988 <MX_ADC1_Init+0xc0>)
 80018f8:	2200      	movs	r2, #0
 80018fa:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80018fc:	4b22      	ldr	r3, [pc, #136]	@ (8001988 <MX_ADC1_Init+0xc0>)
 80018fe:	2204      	movs	r2, #4
 8001900:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001902:	4b21      	ldr	r3, [pc, #132]	@ (8001988 <MX_ADC1_Init+0xc0>)
 8001904:	2200      	movs	r2, #0
 8001906:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001908:	4b1f      	ldr	r3, [pc, #124]	@ (8001988 <MX_ADC1_Init+0xc0>)
 800190a:	2200      	movs	r2, #0
 800190c:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 800190e:	4b1e      	ldr	r3, [pc, #120]	@ (8001988 <MX_ADC1_Init+0xc0>)
 8001910:	2201      	movs	r2, #1
 8001912:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001914:	4b1c      	ldr	r3, [pc, #112]	@ (8001988 <MX_ADC1_Init+0xc0>)
 8001916:	2200      	movs	r2, #0
 8001918:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T15_TRGO;
 800191c:	4b1a      	ldr	r3, [pc, #104]	@ (8001988 <MX_ADC1_Init+0xc0>)
 800191e:	f44f 62f0 	mov.w	r2, #1920	@ 0x780
 8001922:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8001924:	4b18      	ldr	r3, [pc, #96]	@ (8001988 <MX_ADC1_Init+0xc0>)
 8001926:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800192a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800192c:	4b16      	ldr	r3, [pc, #88]	@ (8001988 <MX_ADC1_Init+0xc0>)
 800192e:	2200      	movs	r2, #0
 8001930:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001934:	4b14      	ldr	r3, [pc, #80]	@ (8001988 <MX_ADC1_Init+0xc0>)
 8001936:	2200      	movs	r2, #0
 8001938:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 800193a:	4b13      	ldr	r3, [pc, #76]	@ (8001988 <MX_ADC1_Init+0xc0>)
 800193c:	2200      	movs	r2, #0
 800193e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001942:	4811      	ldr	r0, [pc, #68]	@ (8001988 <MX_ADC1_Init+0xc0>)
 8001944:	f001 fb78 	bl	8003038 <HAL_ADC_Init>
 8001948:	4603      	mov	r3, r0
 800194a:	2b00      	cmp	r3, #0
 800194c:	d001      	beq.n	8001952 <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 800194e:	f000 fca5 	bl	800229c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_15;
 8001952:	4b0f      	ldr	r3, [pc, #60]	@ (8001990 <MX_ADC1_Init+0xc8>)
 8001954:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001956:	2306      	movs	r3, #6
 8001958:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_92CYCLES_5;
 800195a:	2305      	movs	r3, #5
 800195c:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800195e:	237f      	movs	r3, #127	@ 0x7f
 8001960:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001962:	2304      	movs	r3, #4
 8001964:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8001966:	2300      	movs	r3, #0
 8001968:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800196a:	463b      	mov	r3, r7
 800196c:	4619      	mov	r1, r3
 800196e:	4806      	ldr	r0, [pc, #24]	@ (8001988 <MX_ADC1_Init+0xc0>)
 8001970:	f001 ff2e 	bl	80037d0 <HAL_ADC_ConfigChannel>
 8001974:	4603      	mov	r3, r0
 8001976:	2b00      	cmp	r3, #0
 8001978:	d001      	beq.n	800197e <MX_ADC1_Init+0xb6>
  {
    Error_Handler();
 800197a:	f000 fc8f 	bl	800229c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800197e:	bf00      	nop
 8001980:	3718      	adds	r7, #24
 8001982:	46bd      	mov	sp, r7
 8001984:	bd80      	pop	{r7, pc}
 8001986:	bf00      	nop
 8001988:	200003f4 	.word	0x200003f4
 800198c:	50040000 	.word	0x50040000
 8001990:	3ef08000 	.word	0x3ef08000

08001994 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001994:	b580      	push	{r7, lr}
 8001996:	b09e      	sub	sp, #120	@ 0x78
 8001998:	af00      	add	r7, sp, #0
 800199a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800199c:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80019a0:	2200      	movs	r2, #0
 80019a2:	601a      	str	r2, [r3, #0]
 80019a4:	605a      	str	r2, [r3, #4]
 80019a6:	609a      	str	r2, [r3, #8]
 80019a8:	60da      	str	r2, [r3, #12]
 80019aa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80019ac:	f107 0310 	add.w	r3, r7, #16
 80019b0:	2254      	movs	r2, #84	@ 0x54
 80019b2:	2100      	movs	r1, #0
 80019b4:	4618      	mov	r0, r3
 80019b6:	f007 face 	bl	8008f56 <memset>
  if(adcHandle->Instance==ADC1)
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	4a21      	ldr	r2, [pc, #132]	@ (8001a44 <HAL_ADC_MspInit+0xb0>)
 80019c0:	4293      	cmp	r3, r2
 80019c2:	d13b      	bne.n	8001a3c <HAL_ADC_MspInit+0xa8>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80019c4:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80019c8:	613b      	str	r3, [r7, #16]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_SYSCLK;
 80019ca:	f04f 5340 	mov.w	r3, #805306368	@ 0x30000000
 80019ce:	65bb      	str	r3, [r7, #88]	@ 0x58
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80019d0:	f107 0310 	add.w	r3, r7, #16
 80019d4:	4618      	mov	r0, r3
 80019d6:	f003 fe49 	bl	800566c <HAL_RCCEx_PeriphCLKConfig>
 80019da:	4603      	mov	r3, r0
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d001      	beq.n	80019e4 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 80019e0:	f000 fc5c 	bl	800229c <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 80019e4:	4b18      	ldr	r3, [pc, #96]	@ (8001a48 <HAL_ADC_MspInit+0xb4>)
 80019e6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019e8:	4a17      	ldr	r2, [pc, #92]	@ (8001a48 <HAL_ADC_MspInit+0xb4>)
 80019ea:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80019ee:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80019f0:	4b15      	ldr	r3, [pc, #84]	@ (8001a48 <HAL_ADC_MspInit+0xb4>)
 80019f2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019f4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80019f8:	60fb      	str	r3, [r7, #12]
 80019fa:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80019fc:	4b12      	ldr	r3, [pc, #72]	@ (8001a48 <HAL_ADC_MspInit+0xb4>)
 80019fe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a00:	4a11      	ldr	r2, [pc, #68]	@ (8001a48 <HAL_ADC_MspInit+0xb4>)
 8001a02:	f043 0302 	orr.w	r3, r3, #2
 8001a06:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a08:	4b0f      	ldr	r3, [pc, #60]	@ (8001a48 <HAL_ADC_MspInit+0xb4>)
 8001a0a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a0c:	f003 0302 	and.w	r3, r3, #2
 8001a10:	60bb      	str	r3, [r7, #8]
 8001a12:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PB0     ------> ADC1_IN15
    */
    GPIO_InitStruct.Pin = ECG_Pin;
 8001a14:	2301      	movs	r3, #1
 8001a16:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001a18:	230b      	movs	r3, #11
 8001a1a:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(ECG_GPIO_Port, &GPIO_InitStruct);
 8001a20:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001a24:	4619      	mov	r1, r3
 8001a26:	4809      	ldr	r0, [pc, #36]	@ (8001a4c <HAL_ADC_MspInit+0xb8>)
 8001a28:	f002 fde8 	bl	80045fc <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_IRQn, 0, 0);
 8001a2c:	2200      	movs	r2, #0
 8001a2e:	2100      	movs	r1, #0
 8001a30:	2012      	movs	r0, #18
 8001a32:	f002 fd2e 	bl	8004492 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_IRQn);
 8001a36:	2012      	movs	r0, #18
 8001a38:	f002 fd47 	bl	80044ca <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8001a3c:	bf00      	nop
 8001a3e:	3778      	adds	r7, #120	@ 0x78
 8001a40:	46bd      	mov	sp, r7
 8001a42:	bd80      	pop	{r7, pc}
 8001a44:	50040000 	.word	0x50040000
 8001a48:	40021000 	.word	0x40021000
 8001a4c:	48000400 	.word	0x48000400

08001a50 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001a50:	b580      	push	{r7, lr}
 8001a52:	b088      	sub	sp, #32
 8001a54:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a56:	f107 030c 	add.w	r3, r7, #12
 8001a5a:	2200      	movs	r2, #0
 8001a5c:	601a      	str	r2, [r3, #0]
 8001a5e:	605a      	str	r2, [r3, #4]
 8001a60:	609a      	str	r2, [r3, #8]
 8001a62:	60da      	str	r2, [r3, #12]
 8001a64:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a66:	4b29      	ldr	r3, [pc, #164]	@ (8001b0c <MX_GPIO_Init+0xbc>)
 8001a68:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a6a:	4a28      	ldr	r2, [pc, #160]	@ (8001b0c <MX_GPIO_Init+0xbc>)
 8001a6c:	f043 0304 	orr.w	r3, r3, #4
 8001a70:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a72:	4b26      	ldr	r3, [pc, #152]	@ (8001b0c <MX_GPIO_Init+0xbc>)
 8001a74:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a76:	f003 0304 	and.w	r3, r3, #4
 8001a7a:	60bb      	str	r3, [r7, #8]
 8001a7c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a7e:	4b23      	ldr	r3, [pc, #140]	@ (8001b0c <MX_GPIO_Init+0xbc>)
 8001a80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a82:	4a22      	ldr	r2, [pc, #136]	@ (8001b0c <MX_GPIO_Init+0xbc>)
 8001a84:	f043 0301 	orr.w	r3, r3, #1
 8001a88:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a8a:	4b20      	ldr	r3, [pc, #128]	@ (8001b0c <MX_GPIO_Init+0xbc>)
 8001a8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a8e:	f003 0301 	and.w	r3, r3, #1
 8001a92:	607b      	str	r3, [r7, #4]
 8001a94:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a96:	4b1d      	ldr	r3, [pc, #116]	@ (8001b0c <MX_GPIO_Init+0xbc>)
 8001a98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a9a:	4a1c      	ldr	r2, [pc, #112]	@ (8001b0c <MX_GPIO_Init+0xbc>)
 8001a9c:	f043 0302 	orr.w	r3, r3, #2
 8001aa0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001aa2:	4b1a      	ldr	r3, [pc, #104]	@ (8001b0c <MX_GPIO_Init+0xbc>)
 8001aa4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001aa6:	f003 0302 	and.w	r3, r3, #2
 8001aaa:	603b      	str	r3, [r7, #0]
 8001aac:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8001aae:	2200      	movs	r2, #0
 8001ab0:	2102      	movs	r1, #2
 8001ab2:	4817      	ldr	r0, [pc, #92]	@ (8001b10 <MX_GPIO_Init+0xc0>)
 8001ab4:	f002 ff0c 	bl	80048d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RST_Pin|NSS_Pin, GPIO_PIN_RESET);
 8001ab8:	2200      	movs	r2, #0
 8001aba:	f44f 4108 	mov.w	r1, #34816	@ 0x8800
 8001abe:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001ac2:	f002 ff05 	bl	80048d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8001ac6:	2302      	movs	r3, #2
 8001ac8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001aca:	2301      	movs	r3, #1
 8001acc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ace:	2300      	movs	r3, #0
 8001ad0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8001ad6:	f107 030c 	add.w	r3, r7, #12
 8001ada:	4619      	mov	r1, r3
 8001adc:	480c      	ldr	r0, [pc, #48]	@ (8001b10 <MX_GPIO_Init+0xc0>)
 8001ade:	f002 fd8d 	bl	80045fc <HAL_GPIO_Init>

  /*Configure GPIO pins : RST_Pin NSS_Pin */
  GPIO_InitStruct.Pin = RST_Pin|NSS_Pin;
 8001ae2:	f44f 4308 	mov.w	r3, #34816	@ 0x8800
 8001ae6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ae8:	2301      	movs	r3, #1
 8001aea:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aec:	2300      	movs	r3, #0
 8001aee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001af0:	2300      	movs	r3, #0
 8001af2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001af4:	f107 030c 	add.w	r3, r7, #12
 8001af8:	4619      	mov	r1, r3
 8001afa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001afe:	f002 fd7d 	bl	80045fc <HAL_GPIO_Init>

}
 8001b02:	bf00      	nop
 8001b04:	3720      	adds	r7, #32
 8001b06:	46bd      	mov	sp, r7
 8001b08:	bd80      	pop	{r7, pc}
 8001b0a:	bf00      	nop
 8001b0c:	40021000 	.word	0x40021000
 8001b10:	48000400 	.word	0x48000400

08001b14 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001b14:	b580      	push	{r7, lr}
 8001b16:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001b18:	f001 f819 	bl	8002b4e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001b1c:	f000 f83c 	bl	8001b98 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001b20:	f7ff ff96 	bl	8001a50 <MX_GPIO_Init>
  MX_TIM7_Init();
 8001b24:	f000 fdee 	bl	8002704 <MX_TIM7_Init>
  MX_ADC1_Init();
 8001b28:	f7ff fece 	bl	80018c8 <MX_ADC1_Init>
  MX_USART1_UART_Init();
 8001b2c:	f000 ff56 	bl	80029dc <MX_USART1_UART_Init>
  MX_TIM15_Init();
 8001b30:	f000 fe20 	bl	8002774 <MX_TIM15_Init>
  MX_SPI3_Init();
 8001b34:	f000 fbb8 	bl	80022a8 <MX_SPI3_Init>
  MX_TIM2_Init();
 8001b38:	f000 fd96 	bl	8002668 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  lpf_compute_coeffs(LP_CUTOFF, SAMPLE_RATE);
 8001b3c:	eddf 0a0e 	vldr	s1, [pc, #56]	@ 8001b78 <main+0x64>
 8001b40:	ed9f 0a0e 	vldr	s0, [pc, #56]	@ 8001b7c <main+0x68>
 8001b44:	f000 f8b4 	bl	8001cb0 <lpf_compute_coeffs>

  HAL_TIM_Base_Start_IT(&htim7);
 8001b48:	480d      	ldr	r0, [pc, #52]	@ (8001b80 <main+0x6c>)
 8001b4a:	f004 fc4d 	bl	80063e8 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim15);
 8001b4e:	480d      	ldr	r0, [pc, #52]	@ (8001b84 <main+0x70>)
 8001b50:	f004 fc4a 	bl	80063e8 <HAL_TIM_Base_Start_IT>
  HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 8001b54:	217f      	movs	r1, #127	@ 0x7f
 8001b56:	480c      	ldr	r0, [pc, #48]	@ (8001b88 <main+0x74>)
 8001b58:	f002 fb2e 	bl	80041b8 <HAL_ADCEx_Calibration_Start>
  HAL_ADC_Start_IT(&hadc1);
 8001b5c:	480a      	ldr	r0, [pc, #40]	@ (8001b88 <main+0x74>)
 8001b5e:	f001 fbad 	bl	80032bc <HAL_ADC_Start_IT>


  //oled
  DOT_MATRIX_Init_TMR(&hspi3, &htim2);
 8001b62:	490a      	ldr	r1, [pc, #40]	@ (8001b8c <main+0x78>)
 8001b64:	480a      	ldr	r0, [pc, #40]	@ (8001b90 <main+0x7c>)
 8001b66:	f7ff fd3b 	bl	80015e0 <DOT_MATRIX_Init_TMR>
  MATRIX_DisplayMessage(MATRIX_DISPLAY_UNIT1, bpm_buffer, sizeof(bpm_buffer));
 8001b6a:	2208      	movs	r2, #8
 8001b6c:	4909      	ldr	r1, [pc, #36]	@ (8001b94 <main+0x80>)
 8001b6e:	2000      	movs	r0, #0
 8001b70:	f7ff fd82 	bl	8001678 <MATRIX_DisplayMessage>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001b74:	bf00      	nop
 8001b76:	e7fd      	b.n	8001b74 <main+0x60>
 8001b78:	44bb8000 	.word	0x44bb8000
 8001b7c:	42340000 	.word	0x42340000
 8001b80:	20004814 	.word	0x20004814
 8001b84:	20004860 	.word	0x20004860
 8001b88:	200003f4 	.word	0x200003f4
 8001b8c:	200047c8 	.word	0x200047c8
 8001b90:	20004760 	.word	0x20004760
 8001b94:	20004684 	.word	0x20004684

08001b98 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001b98:	b580      	push	{r7, lr}
 8001b9a:	b096      	sub	sp, #88	@ 0x58
 8001b9c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001b9e:	f107 0314 	add.w	r3, r7, #20
 8001ba2:	2244      	movs	r2, #68	@ 0x44
 8001ba4:	2100      	movs	r1, #0
 8001ba6:	4618      	mov	r0, r3
 8001ba8:	f007 f9d5 	bl	8008f56 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001bac:	463b      	mov	r3, r7
 8001bae:	2200      	movs	r2, #0
 8001bb0:	601a      	str	r2, [r3, #0]
 8001bb2:	605a      	str	r2, [r3, #4]
 8001bb4:	609a      	str	r2, [r3, #8]
 8001bb6:	60da      	str	r2, [r3, #12]
 8001bb8:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001bba:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001bbe:	f002 fec7 	bl	8004950 <HAL_PWREx_ControlVoltageScaling>
 8001bc2:	4603      	mov	r3, r0
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d001      	beq.n	8001bcc <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001bc8:	f000 fb68 	bl	800229c <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001bcc:	2302      	movs	r3, #2
 8001bce:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001bd0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001bd4:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001bd6:	2310      	movs	r3, #16
 8001bd8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001bda:	2302      	movs	r3, #2
 8001bdc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001bde:	2302      	movs	r3, #2
 8001be0:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001be2:	2301      	movs	r3, #1
 8001be4:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8001be6:	230a      	movs	r3, #10
 8001be8:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001bea:	2307      	movs	r3, #7
 8001bec:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001bee:	2302      	movs	r3, #2
 8001bf0:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001bf2:	2302      	movs	r3, #2
 8001bf4:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001bf6:	f107 0314 	add.w	r3, r7, #20
 8001bfa:	4618      	mov	r0, r3
 8001bfc:	f002 fefe 	bl	80049fc <HAL_RCC_OscConfig>
 8001c00:	4603      	mov	r3, r0
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d001      	beq.n	8001c0a <SystemClock_Config+0x72>
  {
    Error_Handler();
 8001c06:	f000 fb49 	bl	800229c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001c0a:	230f      	movs	r3, #15
 8001c0c:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001c0e:	2303      	movs	r3, #3
 8001c10:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001c12:	2300      	movs	r3, #0
 8001c14:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001c16:	2300      	movs	r3, #0
 8001c18:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001c1a:	2300      	movs	r3, #0
 8001c1c:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001c1e:	463b      	mov	r3, r7
 8001c20:	2104      	movs	r1, #4
 8001c22:	4618      	mov	r0, r3
 8001c24:	f003 fafe 	bl	8005224 <HAL_RCC_ClockConfig>
 8001c28:	4603      	mov	r3, r0
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d001      	beq.n	8001c32 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001c2e:	f000 fb35 	bl	800229c <Error_Handler>
  }
}
 8001c32:	bf00      	nop
 8001c34:	3758      	adds	r7, #88	@ 0x58
 8001c36:	46bd      	mov	sp, r7
 8001c38:	bd80      	pop	{r7, pc}
	...

08001c3c <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	b082      	sub	sp, #8
 8001c40:	af00      	add	r7, sp, #0
 8001c42:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM7)
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	4a12      	ldr	r2, [pc, #72]	@ (8001c94 <HAL_TIM_PeriodElapsedCallback+0x58>)
 8001c4a:	4293      	cmp	r3, r2
 8001c4c:	d103      	bne.n	8001c56 <HAL_TIM_PeriodElapsedCallback+0x1a>
	{
		//led clignote
		HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 8001c4e:	2102      	movs	r1, #2
 8001c50:	4811      	ldr	r0, [pc, #68]	@ (8001c98 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 8001c52:	f002 fe55 	bl	8004900 <HAL_GPIO_TogglePin>
	}

	//affichage bpm sur oled
	MATRIX_TMR_OVF_ISR(htim);
 8001c56:	6878      	ldr	r0, [r7, #4]
 8001c58:	f7ff fd40 	bl	80016dc <MATRIX_TMR_OVF_ISR>

	cnt_bpm++;
 8001c5c:	4b0f      	ldr	r3, [pc, #60]	@ (8001c9c <HAL_TIM_PeriodElapsedCallback+0x60>)
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	3301      	adds	r3, #1
 8001c62:	4a0e      	ldr	r2, [pc, #56]	@ (8001c9c <HAL_TIM_PeriodElapsedCallback+0x60>)
 8001c64:	6013      	str	r3, [r2, #0]
	if (cnt_bpm>40) { //envoie des donnes avec un compteur pour pas saturer affichage oled
 8001c66:	4b0d      	ldr	r3, [pc, #52]	@ (8001c9c <HAL_TIM_PeriodElapsedCallback+0x60>)
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	2b28      	cmp	r3, #40	@ 0x28
 8001c6c:	dd0d      	ble.n	8001c8a <HAL_TIM_PeriodElapsedCallback+0x4e>
		sprintf(bpm_buffer, "%dbpm", (int)bpm);
 8001c6e:	4b0c      	ldr	r3, [pc, #48]	@ (8001ca0 <HAL_TIM_PeriodElapsedCallback+0x64>)
 8001c70:	edd3 7a00 	vldr	s15, [r3]
 8001c74:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001c78:	ee17 2a90 	vmov	r2, s15
 8001c7c:	4909      	ldr	r1, [pc, #36]	@ (8001ca4 <HAL_TIM_PeriodElapsedCallback+0x68>)
 8001c7e:	480a      	ldr	r0, [pc, #40]	@ (8001ca8 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 8001c80:	f007 f904 	bl	8008e8c <siprintf>
		cnt_bpm = 0;
 8001c84:	4b05      	ldr	r3, [pc, #20]	@ (8001c9c <HAL_TIM_PeriodElapsedCallback+0x60>)
 8001c86:	2200      	movs	r2, #0
 8001c88:	601a      	str	r2, [r3, #0]
	}

}
 8001c8a:	bf00      	nop
 8001c8c:	3708      	adds	r7, #8
 8001c8e:	46bd      	mov	sp, r7
 8001c90:	bd80      	pop	{r7, pc}
 8001c92:	bf00      	nop
 8001c94:	40001400 	.word	0x40001400
 8001c98:	48000400 	.word	0x48000400
 8001c9c:	2000468c 	.word	0x2000468c
 8001ca0:	20004680 	.word	0x20004680
 8001ca4:	0800c1f8 	.word	0x0800c1f8
 8001ca8:	20004684 	.word	0x20004684
 8001cac:	00000000 	.word	0x00000000

08001cb0 <lpf_compute_coeffs>:

//calcul des coefs du passe bas
void lpf_compute_coeffs(float cutoff, float samplerate) {
 8001cb0:	b5b0      	push	{r4, r5, r7, lr}
 8001cb2:	b08a      	sub	sp, #40	@ 0x28
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	ed87 0a01 	vstr	s0, [r7, #4]
 8001cba:	edc7 0a00 	vstr	s1, [r7]
    // Calcul des coefficients d'un filtre FIR passe-bas avec fentre de Hamming
    float fc = cutoff / samplerate;  // Frquence de coupure normalise (0  0.5)
 8001cbe:	edd7 6a01 	vldr	s13, [r7, #4]
 8001cc2:	ed97 7a00 	vldr	s14, [r7]
 8001cc6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001cca:	edc7 7a05 	vstr	s15, [r7, #20]
    int middle = FIR_ORDER / 2;
 8001cce:	2320      	movs	r3, #32
 8001cd0:	613b      	str	r3, [r7, #16]

    // Cration du filtre FIR
    for (int i = 0; i <= FIR_ORDER; i++) {
 8001cd2:	2300      	movs	r3, #0
 8001cd4:	627b      	str	r3, [r7, #36]	@ 0x24
 8001cd6:	e083      	b.n	8001de0 <lpf_compute_coeffs+0x130>
        if (i == middle) {
 8001cd8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001cda:	693b      	ldr	r3, [r7, #16]
 8001cdc:	429a      	cmp	r2, r3
 8001cde:	d10a      	bne.n	8001cf6 <lpf_compute_coeffs+0x46>
            // Cas spcial pour viter la division par zro
            fir_coeffs[i] = 2.0f * fc;
 8001ce0:	edd7 7a05 	vldr	s15, [r7, #20]
 8001ce4:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001ce8:	4a5f      	ldr	r2, [pc, #380]	@ (8001e68 <lpf_compute_coeffs+0x1b8>)
 8001cea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cec:	009b      	lsls	r3, r3, #2
 8001cee:	4413      	add	r3, r2
 8001cf0:	edc3 7a00 	vstr	s15, [r3]
 8001cf4:	e030      	b.n	8001d58 <lpf_compute_coeffs+0xa8>
        } else {
            // Formule du filtre sinus cardinal
            float x = 2.0f * PI * fc * (i - middle);
 8001cf6:	edd7 7a05 	vldr	s15, [r7, #20]
 8001cfa:	ed9f 7a5c 	vldr	s14, [pc, #368]	@ 8001e6c <lpf_compute_coeffs+0x1bc>
 8001cfe:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001d02:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001d04:	693b      	ldr	r3, [r7, #16]
 8001d06:	1ad3      	subs	r3, r2, r3
 8001d08:	ee07 3a90 	vmov	s15, r3
 8001d0c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001d10:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d14:	edc7 7a03 	vstr	s15, [r7, #12]
            fir_coeffs[i] = sin(x) / x;
 8001d18:	68f8      	ldr	r0, [r7, #12]
 8001d1a:	f7fe fc15 	bl	8000548 <__aeabi_f2d>
 8001d1e:	4602      	mov	r2, r0
 8001d20:	460b      	mov	r3, r1
 8001d22:	ec43 2b10 	vmov	d0, r2, r3
 8001d26:	f009 fa37 	bl	800b198 <sin>
 8001d2a:	ec55 4b10 	vmov	r4, r5, d0
 8001d2e:	68f8      	ldr	r0, [r7, #12]
 8001d30:	f7fe fc0a 	bl	8000548 <__aeabi_f2d>
 8001d34:	4602      	mov	r2, r0
 8001d36:	460b      	mov	r3, r1
 8001d38:	4620      	mov	r0, r4
 8001d3a:	4629      	mov	r1, r5
 8001d3c:	f7fe fd86 	bl	800084c <__aeabi_ddiv>
 8001d40:	4602      	mov	r2, r0
 8001d42:	460b      	mov	r3, r1
 8001d44:	4610      	mov	r0, r2
 8001d46:	4619      	mov	r1, r3
 8001d48:	f7fe ff2e 	bl	8000ba8 <__aeabi_d2f>
 8001d4c:	4602      	mov	r2, r0
 8001d4e:	4946      	ldr	r1, [pc, #280]	@ (8001e68 <lpf_compute_coeffs+0x1b8>)
 8001d50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d52:	009b      	lsls	r3, r3, #2
 8001d54:	440b      	add	r3, r1
 8001d56:	601a      	str	r2, [r3, #0]
        }

        // Application de la fentre de Hamming
        fir_coeffs[i] *= (0.54f - 0.46f * cos(2.0f * PI * i / FIR_ORDER));
 8001d58:	4a43      	ldr	r2, [pc, #268]	@ (8001e68 <lpf_compute_coeffs+0x1b8>)
 8001d5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d5c:	009b      	lsls	r3, r3, #2
 8001d5e:	4413      	add	r3, r2
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	4618      	mov	r0, r3
 8001d64:	f7fe fbf0 	bl	8000548 <__aeabi_f2d>
 8001d68:	4604      	mov	r4, r0
 8001d6a:	460d      	mov	r5, r1
 8001d6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d6e:	ee07 3a90 	vmov	s15, r3
 8001d72:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001d76:	ed9f 7a3d 	vldr	s14, [pc, #244]	@ 8001e6c <lpf_compute_coeffs+0x1bc>
 8001d7a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001d7e:	ed9f 7a3c 	vldr	s14, [pc, #240]	@ 8001e70 <lpf_compute_coeffs+0x1c0>
 8001d82:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001d86:	ee16 0a90 	vmov	r0, s13
 8001d8a:	f7fe fbdd 	bl	8000548 <__aeabi_f2d>
 8001d8e:	4602      	mov	r2, r0
 8001d90:	460b      	mov	r3, r1
 8001d92:	ec43 2b10 	vmov	d0, r2, r3
 8001d96:	f009 f9ab 	bl	800b0f0 <cos>
 8001d9a:	ec51 0b10 	vmov	r0, r1, d0
 8001d9e:	a32e      	add	r3, pc, #184	@ (adr r3, 8001e58 <lpf_compute_coeffs+0x1a8>)
 8001da0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001da4:	f7fe fc28 	bl	80005f8 <__aeabi_dmul>
 8001da8:	4602      	mov	r2, r0
 8001daa:	460b      	mov	r3, r1
 8001dac:	a12c      	add	r1, pc, #176	@ (adr r1, 8001e60 <lpf_compute_coeffs+0x1b0>)
 8001dae:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001db2:	f7fe fa69 	bl	8000288 <__aeabi_dsub>
 8001db6:	4602      	mov	r2, r0
 8001db8:	460b      	mov	r3, r1
 8001dba:	4620      	mov	r0, r4
 8001dbc:	4629      	mov	r1, r5
 8001dbe:	f7fe fc1b 	bl	80005f8 <__aeabi_dmul>
 8001dc2:	4602      	mov	r2, r0
 8001dc4:	460b      	mov	r3, r1
 8001dc6:	4610      	mov	r0, r2
 8001dc8:	4619      	mov	r1, r3
 8001dca:	f7fe feed 	bl	8000ba8 <__aeabi_d2f>
 8001dce:	4602      	mov	r2, r0
 8001dd0:	4925      	ldr	r1, [pc, #148]	@ (8001e68 <lpf_compute_coeffs+0x1b8>)
 8001dd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001dd4:	009b      	lsls	r3, r3, #2
 8001dd6:	440b      	add	r3, r1
 8001dd8:	601a      	str	r2, [r3, #0]
    for (int i = 0; i <= FIR_ORDER; i++) {
 8001dda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ddc:	3301      	adds	r3, #1
 8001dde:	627b      	str	r3, [r7, #36]	@ 0x24
 8001de0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001de2:	2b40      	cmp	r3, #64	@ 0x40
 8001de4:	f77f af78 	ble.w	8001cd8 <lpf_compute_coeffs+0x28>
    }

    // Normalisation des coefficients pour un gain unitaire
    float sum = 0.0f;
 8001de8:	f04f 0300 	mov.w	r3, #0
 8001dec:	623b      	str	r3, [r7, #32]
    for (int i = 0; i <= FIR_ORDER; i++) {
 8001dee:	2300      	movs	r3, #0
 8001df0:	61fb      	str	r3, [r7, #28]
 8001df2:	e00e      	b.n	8001e12 <lpf_compute_coeffs+0x162>
        sum += fir_coeffs[i];
 8001df4:	4a1c      	ldr	r2, [pc, #112]	@ (8001e68 <lpf_compute_coeffs+0x1b8>)
 8001df6:	69fb      	ldr	r3, [r7, #28]
 8001df8:	009b      	lsls	r3, r3, #2
 8001dfa:	4413      	add	r3, r2
 8001dfc:	edd3 7a00 	vldr	s15, [r3]
 8001e00:	ed97 7a08 	vldr	s14, [r7, #32]
 8001e04:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001e08:	edc7 7a08 	vstr	s15, [r7, #32]
    for (int i = 0; i <= FIR_ORDER; i++) {
 8001e0c:	69fb      	ldr	r3, [r7, #28]
 8001e0e:	3301      	adds	r3, #1
 8001e10:	61fb      	str	r3, [r7, #28]
 8001e12:	69fb      	ldr	r3, [r7, #28]
 8001e14:	2b40      	cmp	r3, #64	@ 0x40
 8001e16:	dded      	ble.n	8001df4 <lpf_compute_coeffs+0x144>
    }

    for (int i = 0; i <= FIR_ORDER; i++) {
 8001e18:	2300      	movs	r3, #0
 8001e1a:	61bb      	str	r3, [r7, #24]
 8001e1c:	e012      	b.n	8001e44 <lpf_compute_coeffs+0x194>
        fir_coeffs[i] /= sum;
 8001e1e:	4a12      	ldr	r2, [pc, #72]	@ (8001e68 <lpf_compute_coeffs+0x1b8>)
 8001e20:	69bb      	ldr	r3, [r7, #24]
 8001e22:	009b      	lsls	r3, r3, #2
 8001e24:	4413      	add	r3, r2
 8001e26:	edd3 6a00 	vldr	s13, [r3]
 8001e2a:	ed97 7a08 	vldr	s14, [r7, #32]
 8001e2e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001e32:	4a0d      	ldr	r2, [pc, #52]	@ (8001e68 <lpf_compute_coeffs+0x1b8>)
 8001e34:	69bb      	ldr	r3, [r7, #24]
 8001e36:	009b      	lsls	r3, r3, #2
 8001e38:	4413      	add	r3, r2
 8001e3a:	edc3 7a00 	vstr	s15, [r3]
    for (int i = 0; i <= FIR_ORDER; i++) {
 8001e3e:	69bb      	ldr	r3, [r7, #24]
 8001e40:	3301      	adds	r3, #1
 8001e42:	61bb      	str	r3, [r7, #24]
 8001e44:	69bb      	ldr	r3, [r7, #24]
 8001e46:	2b40      	cmp	r3, #64	@ 0x40
 8001e48:	dde9      	ble.n	8001e1e <lpf_compute_coeffs+0x16e>
    }
}
 8001e4a:	bf00      	nop
 8001e4c:	bf00      	nop
 8001e4e:	3728      	adds	r7, #40	@ 0x28
 8001e50:	46bd      	mov	sp, r7
 8001e52:	bdb0      	pop	{r4, r5, r7, pc}
 8001e54:	f3af 8000 	nop.w
 8001e58:	e0000000 	.word	0xe0000000
 8001e5c:	3fdd70a3 	.word	0x3fdd70a3
 8001e60:	20000000 	.word	0x20000000
 8001e64:	3fe147ae 	.word	0x3fe147ae
 8001e68:	2000445c 	.word	0x2000445c
 8001e6c:	40c90fdb 	.word	0x40c90fdb
 8001e70:	42800000 	.word	0x42800000

08001e74 <apply_lpf_order2>:


/* filtre FIR */
float apply_lpf_order2(float input) {
 8001e74:	b480      	push	{r7}
 8001e76:	b087      	sub	sp, #28
 8001e78:	af00      	add	r7, sp, #0
 8001e7a:	ed87 0a01 	vstr	s0, [r7, #4]
    // Dcalage du buffer
    for (int i = FIR_ORDER; i > 0; i--) {
 8001e7e:	2340      	movs	r3, #64	@ 0x40
 8001e80:	617b      	str	r3, [r7, #20]
 8001e82:	e00d      	b.n	8001ea0 <apply_lpf_order2+0x2c>
        fir_buffer[i] = fir_buffer[i-1];
 8001e84:	697b      	ldr	r3, [r7, #20]
 8001e86:	3b01      	subs	r3, #1
 8001e88:	4a1d      	ldr	r2, [pc, #116]	@ (8001f00 <apply_lpf_order2+0x8c>)
 8001e8a:	009b      	lsls	r3, r3, #2
 8001e8c:	4413      	add	r3, r2
 8001e8e:	681a      	ldr	r2, [r3, #0]
 8001e90:	491b      	ldr	r1, [pc, #108]	@ (8001f00 <apply_lpf_order2+0x8c>)
 8001e92:	697b      	ldr	r3, [r7, #20]
 8001e94:	009b      	lsls	r3, r3, #2
 8001e96:	440b      	add	r3, r1
 8001e98:	601a      	str	r2, [r3, #0]
    for (int i = FIR_ORDER; i > 0; i--) {
 8001e9a:	697b      	ldr	r3, [r7, #20]
 8001e9c:	3b01      	subs	r3, #1
 8001e9e:	617b      	str	r3, [r7, #20]
 8001ea0:	697b      	ldr	r3, [r7, #20]
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	dcee      	bgt.n	8001e84 <apply_lpf_order2+0x10>
    }
    fir_buffer[0] = input;
 8001ea6:	4a16      	ldr	r2, [pc, #88]	@ (8001f00 <apply_lpf_order2+0x8c>)
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	6013      	str	r3, [r2, #0]

    // Application du filtre FIR
    float output = 0.0f;
 8001eac:	f04f 0300 	mov.w	r3, #0
 8001eb0:	613b      	str	r3, [r7, #16]
    for (int i = 0; i <= FIR_ORDER; i++) {
 8001eb2:	2300      	movs	r3, #0
 8001eb4:	60fb      	str	r3, [r7, #12]
 8001eb6:	e016      	b.n	8001ee6 <apply_lpf_order2+0x72>
        output += fir_coeffs[i] * fir_buffer[i];
 8001eb8:	4a12      	ldr	r2, [pc, #72]	@ (8001f04 <apply_lpf_order2+0x90>)
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	009b      	lsls	r3, r3, #2
 8001ebe:	4413      	add	r3, r2
 8001ec0:	ed93 7a00 	vldr	s14, [r3]
 8001ec4:	4a0e      	ldr	r2, [pc, #56]	@ (8001f00 <apply_lpf_order2+0x8c>)
 8001ec6:	68fb      	ldr	r3, [r7, #12]
 8001ec8:	009b      	lsls	r3, r3, #2
 8001eca:	4413      	add	r3, r2
 8001ecc:	edd3 7a00 	vldr	s15, [r3]
 8001ed0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001ed4:	ed97 7a04 	vldr	s14, [r7, #16]
 8001ed8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001edc:	edc7 7a04 	vstr	s15, [r7, #16]
    for (int i = 0; i <= FIR_ORDER; i++) {
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	3301      	adds	r3, #1
 8001ee4:	60fb      	str	r3, [r7, #12]
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	2b40      	cmp	r3, #64	@ 0x40
 8001eea:	dde5      	ble.n	8001eb8 <apply_lpf_order2+0x44>
    }

    return output;
 8001eec:	693b      	ldr	r3, [r7, #16]
 8001eee:	ee07 3a90 	vmov	s15, r3
}
 8001ef2:	eeb0 0a67 	vmov.f32	s0, s15
 8001ef6:	371c      	adds	r7, #28
 8001ef8:	46bd      	mov	sp, r7
 8001efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001efe:	4770      	bx	lr
 8001f00:	20004560 	.word	0x20004560
 8001f04:	2000445c 	.word	0x2000445c

08001f08 <apply_kalman_filter>:

/* Filtre de Kalman */
float apply_kalman_filter(float input) {
 8001f08:	b480      	push	{r7}
 8001f0a:	b085      	sub	sp, #20
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	ed87 0a01 	vstr	s0, [r7, #4]
    // Prdiction
    // x(k|k-1) = x(k-1|k-1) (modle simple, pas de changement prdit)
    // P(k|k-1) = P(k-1|k-1) + Q
    kalman_p = kalman_p + KALMAN_Q;
 8001f12:	4b2c      	ldr	r3, [pc, #176]	@ (8001fc4 <apply_kalman_filter+0xbc>)
 8001f14:	edd3 7a00 	vldr	s15, [r3]
 8001f18:	ed9f 7a2b 	vldr	s14, [pc, #172]	@ 8001fc8 <apply_kalman_filter+0xc0>
 8001f1c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001f20:	4b28      	ldr	r3, [pc, #160]	@ (8001fc4 <apply_kalman_filter+0xbc>)
 8001f22:	edc3 7a00 	vstr	s15, [r3]

    // Mise  jour
    // K(k) = P(k|k-1) / (P(k|k-1) + R)
    kalman_k = kalman_p / (kalman_p + KALMAN_R);
 8001f26:	4b27      	ldr	r3, [pc, #156]	@ (8001fc4 <apply_kalman_filter+0xbc>)
 8001f28:	edd3 6a00 	vldr	s13, [r3]
 8001f2c:	4b25      	ldr	r3, [pc, #148]	@ (8001fc4 <apply_kalman_filter+0xbc>)
 8001f2e:	edd3 7a00 	vldr	s15, [r3]
 8001f32:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 8001fcc <apply_kalman_filter+0xc4>
 8001f36:	ee37 7a87 	vadd.f32	s14, s15, s14
 8001f3a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001f3e:	4b24      	ldr	r3, [pc, #144]	@ (8001fd0 <apply_kalman_filter+0xc8>)
 8001f40:	edc3 7a00 	vstr	s15, [r3]

    // x(k|k) = x(k|k-1) + K(k) * (z(k) - x(k|k-1))
    float innovation = input - kalman_x;
 8001f44:	4b23      	ldr	r3, [pc, #140]	@ (8001fd4 <apply_kalman_filter+0xcc>)
 8001f46:	edd3 7a00 	vldr	s15, [r3]
 8001f4a:	ed97 7a01 	vldr	s14, [r7, #4]
 8001f4e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001f52:	edc7 7a03 	vstr	s15, [r7, #12]
    kalman_x = kalman_x + kalman_k * innovation;
 8001f56:	4b1e      	ldr	r3, [pc, #120]	@ (8001fd0 <apply_kalman_filter+0xc8>)
 8001f58:	ed93 7a00 	vldr	s14, [r3]
 8001f5c:	edd7 7a03 	vldr	s15, [r7, #12]
 8001f60:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001f64:	4b1b      	ldr	r3, [pc, #108]	@ (8001fd4 <apply_kalman_filter+0xcc>)
 8001f66:	edd3 7a00 	vldr	s15, [r3]
 8001f6a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001f6e:	4b19      	ldr	r3, [pc, #100]	@ (8001fd4 <apply_kalman_filter+0xcc>)
 8001f70:	edc3 7a00 	vstr	s15, [r3]

    // P(k|k) = (1 - K(k)) * P(k|k-1)
    kalman_p = (1.0f - kalman_k) * kalman_p;
 8001f74:	4b16      	ldr	r3, [pc, #88]	@ (8001fd0 <apply_kalman_filter+0xc8>)
 8001f76:	edd3 7a00 	vldr	s15, [r3]
 8001f7a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001f7e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001f82:	4b10      	ldr	r3, [pc, #64]	@ (8001fc4 <apply_kalman_filter+0xbc>)
 8001f84:	edd3 7a00 	vldr	s15, [r3]
 8001f88:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001f8c:	4b0d      	ldr	r3, [pc, #52]	@ (8001fc4 <apply_kalman_filter+0xbc>)
 8001f8e:	edc3 7a00 	vstr	s15, [r3]

    // Calculer la drive pour agir comme un filtre passe-haut
    float kalman_derivative = kalman_x - kalman_prev;
 8001f92:	4b10      	ldr	r3, [pc, #64]	@ (8001fd4 <apply_kalman_filter+0xcc>)
 8001f94:	ed93 7a00 	vldr	s14, [r3]
 8001f98:	4b0f      	ldr	r3, [pc, #60]	@ (8001fd8 <apply_kalman_filter+0xd0>)
 8001f9a:	edd3 7a00 	vldr	s15, [r3]
 8001f9e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001fa2:	edc7 7a02 	vstr	s15, [r7, #8]
    kalman_prev = kalman_x;
 8001fa6:	4b0b      	ldr	r3, [pc, #44]	@ (8001fd4 <apply_kalman_filter+0xcc>)
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	4a0b      	ldr	r2, [pc, #44]	@ (8001fd8 <apply_kalman_filter+0xd0>)
 8001fac:	6013      	str	r3, [r2, #0]

    return kalman_derivative;
 8001fae:	68bb      	ldr	r3, [r7, #8]
 8001fb0:	ee07 3a90 	vmov	s15, r3
}
 8001fb4:	eeb0 0a67 	vmov.f32	s0, s15
 8001fb8:	3714      	adds	r7, #20
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc0:	4770      	bx	lr
 8001fc2:	bf00      	nop
 8001fc4:	200001e0 	.word	0x200001e0
 8001fc8:	38d1b717 	.word	0x38d1b717
 8001fcc:	3ba3d70a 	.word	0x3ba3d70a
 8001fd0:	20004668 	.word	0x20004668
 8001fd4:	20004664 	.word	0x20004664
 8001fd8:	2000466c 	.word	0x2000466c

08001fdc <HAL_ADC_ConvCpltCallback>:

// ADC callback: collecte des donnes et calcul de la moyenne aprs K appels
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001fdc:	b580      	push	{r7, lr}
 8001fde:	b088      	sub	sp, #32
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	6078      	str	r0, [r7, #4]
    uint16_t raw_val = HAL_ADC_GetValue(hadc);
 8001fe4:	6878      	ldr	r0, [r7, #4]
 8001fe6:	f001 fa1d 	bl	8003424 <HAL_ADC_GetValue>
 8001fea:	4603      	mov	r3, r0
 8001fec:	827b      	strh	r3, [r7, #18]

    // Stockage dans le buffer temporaire
    adc_buffer[adc_count] = raw_val;
 8001fee:	4b2a      	ldr	r3, [pc, #168]	@ (8002098 <HAL_ADC_ConvCpltCallback+0xbc>)
 8001ff0:	781b      	ldrb	r3, [r3, #0]
 8001ff2:	4619      	mov	r1, r3
 8001ff4:	4a29      	ldr	r2, [pc, #164]	@ (800209c <HAL_ADC_ConvCpltCallback+0xc0>)
 8001ff6:	8a7b      	ldrh	r3, [r7, #18]
 8001ff8:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
    adc_count++;
 8001ffc:	4b26      	ldr	r3, [pc, #152]	@ (8002098 <HAL_ADC_ConvCpltCallback+0xbc>)
 8001ffe:	781b      	ldrb	r3, [r3, #0]
 8002000:	3301      	adds	r3, #1
 8002002:	b2da      	uxtb	r2, r3
 8002004:	4b24      	ldr	r3, [pc, #144]	@ (8002098 <HAL_ADC_ConvCpltCallback+0xbc>)
 8002006:	701a      	strb	r2, [r3, #0]

    // Aprs K appels, calculer la moyenne et traiter
    if (adc_count >= K)
 8002008:	4b23      	ldr	r3, [pc, #140]	@ (8002098 <HAL_ADC_ConvCpltCallback+0xbc>)
 800200a:	781b      	ldrb	r3, [r3, #0]
 800200c:	2b02      	cmp	r3, #2
 800200e:	d93e      	bls.n	800208e <HAL_ADC_ConvCpltCallback+0xb2>
    {
        float sum = 0.0f;
 8002010:	f04f 0300 	mov.w	r3, #0
 8002014:	61fb      	str	r3, [r7, #28]
        for (int i = 0; i < K; i++)
 8002016:	2300      	movs	r3, #0
 8002018:	61bb      	str	r3, [r7, #24]
 800201a:	e026      	b.n	800206a <HAL_ADC_ConvCpltCallback+0x8e>
        {
            // Appliquer la saturation
            float val;
            if (adc_buffer[i] < 800.0f)
 800201c:	4a1f      	ldr	r2, [pc, #124]	@ (800209c <HAL_ADC_ConvCpltCallback+0xc0>)
 800201e:	69bb      	ldr	r3, [r7, #24]
 8002020:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002024:	ee07 3a90 	vmov	s15, r3
 8002028:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800202c:	ed9f 7a1c 	vldr	s14, [pc, #112]	@ 80020a0 <HAL_ADC_ConvCpltCallback+0xc4>
 8002030:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002034:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002038:	d50a      	bpl.n	8002050 <HAL_ADC_ConvCpltCallback+0x74>
            {
                val = (float)adc_buffer[i];
 800203a:	4a18      	ldr	r2, [pc, #96]	@ (800209c <HAL_ADC_ConvCpltCallback+0xc0>)
 800203c:	69bb      	ldr	r3, [r7, #24]
 800203e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002042:	ee07 3a90 	vmov	s15, r3
 8002046:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800204a:	edc7 7a05 	vstr	s15, [r7, #20]
 800204e:	e001      	b.n	8002054 <HAL_ADC_ConvCpltCallback+0x78>
            }
            else
            {
                val = 800.0f;
 8002050:	4b14      	ldr	r3, [pc, #80]	@ (80020a4 <HAL_ADC_ConvCpltCallback+0xc8>)
 8002052:	617b      	str	r3, [r7, #20]
            }
            sum += val;
 8002054:	ed97 7a07 	vldr	s14, [r7, #28]
 8002058:	edd7 7a05 	vldr	s15, [r7, #20]
 800205c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002060:	edc7 7a07 	vstr	s15, [r7, #28]
        for (int i = 0; i < K; i++)
 8002064:	69bb      	ldr	r3, [r7, #24]
 8002066:	3301      	adds	r3, #1
 8002068:	61bb      	str	r3, [r7, #24]
 800206a:	69bb      	ldr	r3, [r7, #24]
 800206c:	2b02      	cmp	r3, #2
 800206e:	ddd5      	ble.n	800201c <HAL_ADC_ConvCpltCallback+0x40>
        }

        // Calculer la moyenne
        float avg_val = sum / K;
 8002070:	ed97 7a07 	vldr	s14, [r7, #28]
 8002074:	eef0 6a08 	vmov.f32	s13, #8	@ 0x40400000  3.0
 8002078:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800207c:	edc7 7a03 	vstr	s15, [r7, #12]

        // Traiter et transmettre
        process_and_transmit(avg_val);
 8002080:	ed97 0a03 	vldr	s0, [r7, #12]
 8002084:	f000 f810 	bl	80020a8 <process_and_transmit>

        // Rinitialiser le compteur
        adc_count = 0;
 8002088:	4b03      	ldr	r3, [pc, #12]	@ (8002098 <HAL_ADC_ConvCpltCallback+0xbc>)
 800208a:	2200      	movs	r2, #0
 800208c:	701a      	strb	r2, [r3, #0]
    }
}
 800208e:	bf00      	nop
 8002090:	3720      	adds	r7, #32
 8002092:	46bd      	mov	sp, r7
 8002094:	bd80      	pop	{r7, pc}
 8002096:	bf00      	nop
 8002098:	20004676 	.word	0x20004676
 800209c:	20004670 	.word	0x20004670
 80020a0:	44480000 	.word	0x44480000
 80020a4:	44480000 	.word	0x44480000

080020a8 <process_and_transmit>:

// Fonction pour traiter et transmettre la valeur moyenne
void process_and_transmit(float avg_val)
{
 80020a8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80020ac:	b0a4      	sub	sp, #144	@ 0x90
 80020ae:	af08      	add	r7, sp, #32
 80020b0:	ed87 0a03 	vstr	s0, [r7, #12]
    // Filtre passe-bas (LP) ordre 2
    float lp_val = apply_lpf_order2(avg_val);
 80020b4:	ed97 0a03 	vldr	s0, [r7, #12]
 80020b8:	f7ff fedc 	bl	8001e74 <apply_lpf_order2>
 80020bc:	ed87 0a1b 	vstr	s0, [r7, #108]	@ 0x6c

    // Filtre passe-haut (HP)
    float kalman_val = apply_kalman_filter(lp_val);
 80020c0:	ed97 0a1b 	vldr	s0, [r7, #108]	@ 0x6c
 80020c4:	f7ff ff20 	bl	8001f08 <apply_kalman_filter>
 80020c8:	ed87 0a1a 	vstr	s0, [r7, #104]	@ 0x68

    // Stockage circulaire
    filtered_buffer[buffer_index] = kalman_val;
 80020cc:	4b66      	ldr	r3, [pc, #408]	@ (8002268 <process_and_transmit+0x1c0>)
 80020ce:	881b      	ldrh	r3, [r3, #0]
 80020d0:	b29b      	uxth	r3, r3
 80020d2:	4a66      	ldr	r2, [pc, #408]	@ (800226c <process_and_transmit+0x1c4>)
 80020d4:	009b      	lsls	r3, r3, #2
 80020d6:	4413      	add	r3, r2
 80020d8:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80020da:	601a      	str	r2, [r3, #0]
    buffer_index = (buffer_index + 1) % BUFFER_SIZE;
 80020dc:	4b62      	ldr	r3, [pc, #392]	@ (8002268 <process_and_transmit+0x1c0>)
 80020de:	881b      	ldrh	r3, [r3, #0]
 80020e0:	b29b      	uxth	r3, r3
 80020e2:	3301      	adds	r3, #1
 80020e4:	425a      	negs	r2, r3
 80020e6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80020ea:	f3c2 020b 	ubfx	r2, r2, #0, #12
 80020ee:	bf58      	it	pl
 80020f0:	4253      	negpl	r3, r2
 80020f2:	b29a      	uxth	r2, r3
 80020f4:	4b5c      	ldr	r3, [pc, #368]	@ (8002268 <process_and_transmit+0x1c0>)
 80020f6:	801a      	strh	r2, [r3, #0]
    // Tableau pour stocker les horodatages des pics
    static uint32_t peak_times[NUM_PEAKS_FOR_BPM] = {0};
    static int peak_index = 0;

    // lvation au carr
    squared_val = kalman_val * kalman_val;
 80020f8:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 80020fc:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8002100:	4b5b      	ldr	r3, [pc, #364]	@ (8002270 <process_and_transmit+0x1c8>)
 8002102:	edc3 7a00 	vstr	s15, [r3]

    // Dtection des pics
    if (squared_val > THRESHOLD_BPM) {
 8002106:	4b5a      	ldr	r3, [pc, #360]	@ (8002270 <process_and_transmit+0x1c8>)
 8002108:	edd3 7a00 	vldr	s15, [r3]
 800210c:	ed9f 7a59 	vldr	s14, [pc, #356]	@ 8002274 <process_and_transmit+0x1cc>
 8002110:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002114:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002118:	dd25      	ble.n	8002166 <process_and_transmit+0xbe>
        uint32_t current_time = HAL_GetTick(); // Temps en ms
 800211a:	f000 fd81 	bl	8002c20 <HAL_GetTick>
 800211e:	6678      	str	r0, [r7, #100]	@ 0x64

        // viter la dtection de plusieurs pics trop rapprochs
        if (current_time - last_peak_time > 200) {
 8002120:	4b55      	ldr	r3, [pc, #340]	@ (8002278 <process_and_transmit+0x1d0>)
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8002126:	1ad3      	subs	r3, r2, r3
 8002128:	2bc8      	cmp	r3, #200	@ 0xc8
 800212a:	d91c      	bls.n	8002166 <process_and_transmit+0xbe>
            // Enregistrer l'horodatage du pic actuel
            peak_times[peak_index] = current_time;
 800212c:	4b53      	ldr	r3, [pc, #332]	@ (800227c <process_and_transmit+0x1d4>)
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	4953      	ldr	r1, [pc, #332]	@ (8002280 <process_and_transmit+0x1d8>)
 8002132:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8002134:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
            peak_index = (peak_index + 1) % NUM_PEAKS_FOR_BPM; // Stockage circulaire
 8002138:	4b50      	ldr	r3, [pc, #320]	@ (800227c <process_and_transmit+0x1d4>)
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	1c5a      	adds	r2, r3, #1
 800213e:	4b51      	ldr	r3, [pc, #324]	@ (8002284 <process_and_transmit+0x1dc>)
 8002140:	fb83 1302 	smull	r1, r3, r3, r2
 8002144:	1119      	asrs	r1, r3, #4
 8002146:	17d3      	asrs	r3, r2, #31
 8002148:	1acb      	subs	r3, r1, r3
 800214a:	2132      	movs	r1, #50	@ 0x32
 800214c:	fb01 f303 	mul.w	r3, r1, r3
 8002150:	1ad3      	subs	r3, r2, r3
 8002152:	4a4a      	ldr	r2, [pc, #296]	@ (800227c <process_and_transmit+0x1d4>)
 8002154:	6013      	str	r3, [r2, #0]

            // Mettre  jour le dernier temps de pic
            last_peak_time = current_time;
 8002156:	4a48      	ldr	r2, [pc, #288]	@ (8002278 <process_and_transmit+0x1d0>)
 8002158:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800215a:	6013      	str	r3, [r2, #0]
            peak_count++;
 800215c:	4b4a      	ldr	r3, [pc, #296]	@ (8002288 <process_and_transmit+0x1e0>)
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	3301      	adds	r3, #1
 8002162:	4a49      	ldr	r2, [pc, #292]	@ (8002288 <process_and_transmit+0x1e0>)
 8002164:	6013      	str	r3, [r2, #0]
        }
    }

    // Calcul du BPM bas sur les derniers pics
    if (peak_count >= 5) {  // min 5 pics pour calculer
 8002166:	4b48      	ldr	r3, [pc, #288]	@ (8002288 <process_and_transmit+0x1e0>)
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	2b04      	cmp	r3, #4
 800216c:	dd3c      	ble.n	80021e8 <process_and_transmit+0x140>
        int num_peaks_to_use = (peak_count < NUM_PEAKS_FOR_BPM) ? peak_count : NUM_PEAKS_FOR_BPM;
 800216e:	4b46      	ldr	r3, [pc, #280]	@ (8002288 <process_and_transmit+0x1e0>)
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	2b31      	cmp	r3, #49	@ 0x31
 8002174:	dc02      	bgt.n	800217c <process_and_transmit+0xd4>
 8002176:	4b44      	ldr	r3, [pc, #272]	@ (8002288 <process_and_transmit+0x1e0>)
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	e000      	b.n	800217e <process_and_transmit+0xd6>
 800217c:	2332      	movs	r3, #50	@ 0x32
 800217e:	663b      	str	r3, [r7, #96]	@ 0x60

        int oldest_peak_idx = (peak_index - num_peaks_to_use + NUM_PEAKS_FOR_BPM) % NUM_PEAKS_FOR_BPM;
 8002180:	4b3e      	ldr	r3, [pc, #248]	@ (800227c <process_and_transmit+0x1d4>)
 8002182:	681a      	ldr	r2, [r3, #0]
 8002184:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002186:	1ad3      	subs	r3, r2, r3
 8002188:	3332      	adds	r3, #50	@ 0x32
 800218a:	4a3e      	ldr	r2, [pc, #248]	@ (8002284 <process_and_transmit+0x1dc>)
 800218c:	fb82 1203 	smull	r1, r2, r2, r3
 8002190:	1111      	asrs	r1, r2, #4
 8002192:	17da      	asrs	r2, r3, #31
 8002194:	1a8a      	subs	r2, r1, r2
 8002196:	2132      	movs	r1, #50	@ 0x32
 8002198:	fb01 f202 	mul.w	r2, r1, r2
 800219c:	1a9b      	subs	r3, r3, r2
 800219e:	65fb      	str	r3, [r7, #92]	@ 0x5c
        uint32_t oldest_time = peak_times[oldest_peak_idx];
 80021a0:	4a37      	ldr	r2, [pc, #220]	@ (8002280 <process_and_transmit+0x1d8>)
 80021a2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80021a4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80021a8:	65bb      	str	r3, [r7, #88]	@ 0x58

        if (oldest_time > 0) {
 80021aa:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d01b      	beq.n	80021e8 <process_and_transmit+0x140>
            // Calcul du BPM bas sur le temps entre le pic le plus ancien et le plus rcent
            uint32_t time_span = last_peak_time - oldest_time;
 80021b0:	4b31      	ldr	r3, [pc, #196]	@ (8002278 <process_and_transmit+0x1d0>)
 80021b2:	681a      	ldr	r2, [r3, #0]
 80021b4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80021b6:	1ad3      	subs	r3, r2, r3
 80021b8:	657b      	str	r3, [r7, #84]	@ 0x54
            if (time_span > 0) {
 80021ba:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d013      	beq.n	80021e8 <process_and_transmit+0x140>
                bpm = ((num_peaks_to_use - 1) * 60000.0f) / (float)time_span;
 80021c0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80021c2:	3b01      	subs	r3, #1
 80021c4:	ee07 3a90 	vmov	s15, r3
 80021c8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80021cc:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 800228c <process_and_transmit+0x1e4>
 80021d0:	ee67 6a87 	vmul.f32	s13, s15, s14
 80021d4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80021d6:	ee07 3a90 	vmov	s15, r3
 80021da:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80021de:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80021e2:	4b2b      	ldr	r3, [pc, #172]	@ (8002290 <process_and_transmit+0x1e8>)
 80021e4:	edc3 7a00 	vstr	s15, [r3]
        }
    }

    // Transmission UART des valeurs pour Serial Plotter
    char tx_buffer[64];
    sprintf(tx_buffer, "%.2f %.2f %.2f %.2f %.2f\n", avg_val, lp_val, kalman_val, squared_val, bpm);
 80021e8:	68f8      	ldr	r0, [r7, #12]
 80021ea:	f7fe f9ad 	bl	8000548 <__aeabi_f2d>
 80021ee:	e9c7 0100 	strd	r0, r1, [r7]
 80021f2:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80021f4:	f7fe f9a8 	bl	8000548 <__aeabi_f2d>
 80021f8:	4604      	mov	r4, r0
 80021fa:	460d      	mov	r5, r1
 80021fc:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 80021fe:	f7fe f9a3 	bl	8000548 <__aeabi_f2d>
 8002202:	4680      	mov	r8, r0
 8002204:	4689      	mov	r9, r1
 8002206:	4b1a      	ldr	r3, [pc, #104]	@ (8002270 <process_and_transmit+0x1c8>)
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	4618      	mov	r0, r3
 800220c:	f7fe f99c 	bl	8000548 <__aeabi_f2d>
 8002210:	4682      	mov	sl, r0
 8002212:	468b      	mov	fp, r1
 8002214:	4b1e      	ldr	r3, [pc, #120]	@ (8002290 <process_and_transmit+0x1e8>)
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	4618      	mov	r0, r3
 800221a:	f7fe f995 	bl	8000548 <__aeabi_f2d>
 800221e:	4602      	mov	r2, r0
 8002220:	460b      	mov	r3, r1
 8002222:	f107 0014 	add.w	r0, r7, #20
 8002226:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800222a:	e9cd ab04 	strd	sl, fp, [sp, #16]
 800222e:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8002232:	e9cd 4500 	strd	r4, r5, [sp]
 8002236:	e9d7 2300 	ldrd	r2, r3, [r7]
 800223a:	4916      	ldr	r1, [pc, #88]	@ (8002294 <process_and_transmit+0x1ec>)
 800223c:	f006 fe26 	bl	8008e8c <siprintf>
    HAL_UART_Transmit(&huart1, (uint8_t*)tx_buffer, strlen(tx_buffer), HAL_MAX_DELAY);
 8002240:	f107 0314 	add.w	r3, r7, #20
 8002244:	4618      	mov	r0, r3
 8002246:	f7fe f813 	bl	8000270 <strlen>
 800224a:	4603      	mov	r3, r0
 800224c:	b29a      	uxth	r2, r3
 800224e:	f107 0114 	add.w	r1, r7, #20
 8002252:	f04f 33ff 	mov.w	r3, #4294967295
 8002256:	4810      	ldr	r0, [pc, #64]	@ (8002298 <process_and_transmit+0x1f0>)
 8002258:	f005 f8c0 	bl	80073dc <HAL_UART_Transmit>
}
 800225c:	bf00      	nop
 800225e:	3770      	adds	r7, #112	@ 0x70
 8002260:	46bd      	mov	sp, r7
 8002262:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002266:	bf00      	nop
 8002268:	20004458 	.word	0x20004458
 800226c:	20000458 	.word	0x20000458
 8002270:	20004690 	.word	0x20004690
 8002274:	3dcccccd 	.word	0x3dcccccd
 8002278:	20004678 	.word	0x20004678
 800227c:	20004694 	.word	0x20004694
 8002280:	20004698 	.word	0x20004698
 8002284:	51eb851f 	.word	0x51eb851f
 8002288:	2000467c 	.word	0x2000467c
 800228c:	476a6000 	.word	0x476a6000
 8002290:	20004680 	.word	0x20004680
 8002294:	0800c200 	.word	0x0800c200
 8002298:	200048ac 	.word	0x200048ac

0800229c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800229c:	b480      	push	{r7}
 800229e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80022a0:	b672      	cpsid	i
}
 80022a2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80022a4:	bf00      	nop
 80022a6:	e7fd      	b.n	80022a4 <Error_Handler+0x8>

080022a8 <MX_SPI3_Init>:

SPI_HandleTypeDef hspi3;

/* SPI3 init function */
void MX_SPI3_Init(void)
{
 80022a8:	b580      	push	{r7, lr}
 80022aa:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 80022ac:	4b1b      	ldr	r3, [pc, #108]	@ (800231c <MX_SPI3_Init+0x74>)
 80022ae:	4a1c      	ldr	r2, [pc, #112]	@ (8002320 <MX_SPI3_Init+0x78>)
 80022b0:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80022b2:	4b1a      	ldr	r3, [pc, #104]	@ (800231c <MX_SPI3_Init+0x74>)
 80022b4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80022b8:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80022ba:	4b18      	ldr	r3, [pc, #96]	@ (800231c <MX_SPI3_Init+0x74>)
 80022bc:	2200      	movs	r2, #0
 80022be:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 80022c0:	4b16      	ldr	r3, [pc, #88]	@ (800231c <MX_SPI3_Init+0x74>)
 80022c2:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80022c6:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80022c8:	4b14      	ldr	r3, [pc, #80]	@ (800231c <MX_SPI3_Init+0x74>)
 80022ca:	2200      	movs	r2, #0
 80022cc:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80022ce:	4b13      	ldr	r3, [pc, #76]	@ (800231c <MX_SPI3_Init+0x74>)
 80022d0:	2200      	movs	r2, #0
 80022d2:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 80022d4:	4b11      	ldr	r3, [pc, #68]	@ (800231c <MX_SPI3_Init+0x74>)
 80022d6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80022da:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 80022dc:	4b0f      	ldr	r3, [pc, #60]	@ (800231c <MX_SPI3_Init+0x74>)
 80022de:	2238      	movs	r2, #56	@ 0x38
 80022e0:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80022e2:	4b0e      	ldr	r3, [pc, #56]	@ (800231c <MX_SPI3_Init+0x74>)
 80022e4:	2200      	movs	r2, #0
 80022e6:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80022e8:	4b0c      	ldr	r3, [pc, #48]	@ (800231c <MX_SPI3_Init+0x74>)
 80022ea:	2200      	movs	r2, #0
 80022ec:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80022ee:	4b0b      	ldr	r3, [pc, #44]	@ (800231c <MX_SPI3_Init+0x74>)
 80022f0:	2200      	movs	r2, #0
 80022f2:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 80022f4:	4b09      	ldr	r3, [pc, #36]	@ (800231c <MX_SPI3_Init+0x74>)
 80022f6:	2207      	movs	r2, #7
 80022f8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80022fa:	4b08      	ldr	r3, [pc, #32]	@ (800231c <MX_SPI3_Init+0x74>)
 80022fc:	2200      	movs	r2, #0
 80022fe:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002300:	4b06      	ldr	r3, [pc, #24]	@ (800231c <MX_SPI3_Init+0x74>)
 8002302:	2208      	movs	r2, #8
 8002304:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8002306:	4805      	ldr	r0, [pc, #20]	@ (800231c <MX_SPI3_Init+0x74>)
 8002308:	f003 fc98 	bl	8005c3c <HAL_SPI_Init>
 800230c:	4603      	mov	r3, r0
 800230e:	2b00      	cmp	r3, #0
 8002310:	d001      	beq.n	8002316 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8002312:	f7ff ffc3 	bl	800229c <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8002316:	bf00      	nop
 8002318:	bd80      	pop	{r7, pc}
 800231a:	bf00      	nop
 800231c:	20004760 	.word	0x20004760
 8002320:	40003c00 	.word	0x40003c00

08002324 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002324:	b580      	push	{r7, lr}
 8002326:	b08a      	sub	sp, #40	@ 0x28
 8002328:	af00      	add	r7, sp, #0
 800232a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800232c:	f107 0314 	add.w	r3, r7, #20
 8002330:	2200      	movs	r2, #0
 8002332:	601a      	str	r2, [r3, #0]
 8002334:	605a      	str	r2, [r3, #4]
 8002336:	609a      	str	r2, [r3, #8]
 8002338:	60da      	str	r2, [r3, #12]
 800233a:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI3)
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	4a17      	ldr	r2, [pc, #92]	@ (80023a0 <HAL_SPI_MspInit+0x7c>)
 8002342:	4293      	cmp	r3, r2
 8002344:	d127      	bne.n	8002396 <HAL_SPI_MspInit+0x72>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* SPI3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8002346:	4b17      	ldr	r3, [pc, #92]	@ (80023a4 <HAL_SPI_MspInit+0x80>)
 8002348:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800234a:	4a16      	ldr	r2, [pc, #88]	@ (80023a4 <HAL_SPI_MspInit+0x80>)
 800234c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002350:	6593      	str	r3, [r2, #88]	@ 0x58
 8002352:	4b14      	ldr	r3, [pc, #80]	@ (80023a4 <HAL_SPI_MspInit+0x80>)
 8002354:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002356:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800235a:	613b      	str	r3, [r7, #16]
 800235c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800235e:	4b11      	ldr	r3, [pc, #68]	@ (80023a4 <HAL_SPI_MspInit+0x80>)
 8002360:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002362:	4a10      	ldr	r2, [pc, #64]	@ (80023a4 <HAL_SPI_MspInit+0x80>)
 8002364:	f043 0302 	orr.w	r3, r3, #2
 8002368:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800236a:	4b0e      	ldr	r3, [pc, #56]	@ (80023a4 <HAL_SPI_MspInit+0x80>)
 800236c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800236e:	f003 0302 	and.w	r3, r3, #2
 8002372:	60fb      	str	r3, [r7, #12]
 8002374:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PB3 (JTDO-TRACESWO)     ------> SPI3_SCK
    PB5     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5;
 8002376:	2328      	movs	r3, #40	@ 0x28
 8002378:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800237a:	2302      	movs	r3, #2
 800237c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800237e:	2300      	movs	r3, #0
 8002380:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002382:	2303      	movs	r3, #3
 8002384:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002386:	2306      	movs	r3, #6
 8002388:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800238a:	f107 0314 	add.w	r3, r7, #20
 800238e:	4619      	mov	r1, r3
 8002390:	4805      	ldr	r0, [pc, #20]	@ (80023a8 <HAL_SPI_MspInit+0x84>)
 8002392:	f002 f933 	bl	80045fc <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8002396:	bf00      	nop
 8002398:	3728      	adds	r7, #40	@ 0x28
 800239a:	46bd      	mov	sp, r7
 800239c:	bd80      	pop	{r7, pc}
 800239e:	bf00      	nop
 80023a0:	40003c00 	.word	0x40003c00
 80023a4:	40021000 	.word	0x40021000
 80023a8:	48000400 	.word	0x48000400

080023ac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80023ac:	b480      	push	{r7}
 80023ae:	b083      	sub	sp, #12
 80023b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80023b2:	4b0f      	ldr	r3, [pc, #60]	@ (80023f0 <HAL_MspInit+0x44>)
 80023b4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80023b6:	4a0e      	ldr	r2, [pc, #56]	@ (80023f0 <HAL_MspInit+0x44>)
 80023b8:	f043 0301 	orr.w	r3, r3, #1
 80023bc:	6613      	str	r3, [r2, #96]	@ 0x60
 80023be:	4b0c      	ldr	r3, [pc, #48]	@ (80023f0 <HAL_MspInit+0x44>)
 80023c0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80023c2:	f003 0301 	and.w	r3, r3, #1
 80023c6:	607b      	str	r3, [r7, #4]
 80023c8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80023ca:	4b09      	ldr	r3, [pc, #36]	@ (80023f0 <HAL_MspInit+0x44>)
 80023cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80023ce:	4a08      	ldr	r2, [pc, #32]	@ (80023f0 <HAL_MspInit+0x44>)
 80023d0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80023d4:	6593      	str	r3, [r2, #88]	@ 0x58
 80023d6:	4b06      	ldr	r3, [pc, #24]	@ (80023f0 <HAL_MspInit+0x44>)
 80023d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80023da:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80023de:	603b      	str	r3, [r7, #0]
 80023e0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80023e2:	bf00      	nop
 80023e4:	370c      	adds	r7, #12
 80023e6:	46bd      	mov	sp, r7
 80023e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ec:	4770      	bx	lr
 80023ee:	bf00      	nop
 80023f0:	40021000 	.word	0x40021000

080023f4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80023f4:	b480      	push	{r7}
 80023f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80023f8:	bf00      	nop
 80023fa:	e7fd      	b.n	80023f8 <NMI_Handler+0x4>

080023fc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80023fc:	b480      	push	{r7}
 80023fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002400:	bf00      	nop
 8002402:	e7fd      	b.n	8002400 <HardFault_Handler+0x4>

08002404 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002404:	b480      	push	{r7}
 8002406:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002408:	bf00      	nop
 800240a:	e7fd      	b.n	8002408 <MemManage_Handler+0x4>

0800240c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800240c:	b480      	push	{r7}
 800240e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002410:	bf00      	nop
 8002412:	e7fd      	b.n	8002410 <BusFault_Handler+0x4>

08002414 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002414:	b480      	push	{r7}
 8002416:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002418:	bf00      	nop
 800241a:	e7fd      	b.n	8002418 <UsageFault_Handler+0x4>

0800241c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800241c:	b480      	push	{r7}
 800241e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002420:	bf00      	nop
 8002422:	46bd      	mov	sp, r7
 8002424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002428:	4770      	bx	lr

0800242a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800242a:	b480      	push	{r7}
 800242c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800242e:	bf00      	nop
 8002430:	46bd      	mov	sp, r7
 8002432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002436:	4770      	bx	lr

08002438 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002438:	b480      	push	{r7}
 800243a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800243c:	bf00      	nop
 800243e:	46bd      	mov	sp, r7
 8002440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002444:	4770      	bx	lr

08002446 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002446:	b580      	push	{r7, lr}
 8002448:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800244a:	f000 fbd5 	bl	8002bf8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800244e:	bf00      	nop
 8002450:	bd80      	pop	{r7, pc}
	...

08002454 <ADC1_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC1_IRQHandler(void)
{
 8002454:	b580      	push	{r7, lr}
 8002456:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_IRQn 0 */

  /* USER CODE END ADC1_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8002458:	4802      	ldr	r0, [pc, #8]	@ (8002464 <ADC1_IRQHandler+0x10>)
 800245a:	f000 fff0 	bl	800343e <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_IRQn 1 */

  /* USER CODE END ADC1_IRQn 1 */
}
 800245e:	bf00      	nop
 8002460:	bd80      	pop	{r7, pc}
 8002462:	bf00      	nop
 8002464:	200003f4 	.word	0x200003f4

08002468 <TIM1_BRK_TIM15_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM15 global interrupt.
  */
void TIM1_BRK_TIM15_IRQHandler(void)
{
 8002468:	b580      	push	{r7, lr}
 800246a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM15_IRQn 0 */
  HAL_TIM_IRQHandler(&htim15);
 800246c:	4802      	ldr	r0, [pc, #8]	@ (8002478 <TIM1_BRK_TIM15_IRQHandler+0x10>)
 800246e:	f004 f870 	bl	8006552 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM15_IRQn 1 */
}
 8002472:	bf00      	nop
 8002474:	bd80      	pop	{r7, pc}
 8002476:	bf00      	nop
 8002478:	20004860 	.word	0x20004860

0800247c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800247c:	b580      	push	{r7, lr}
 800247e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002480:	4802      	ldr	r0, [pc, #8]	@ (800248c <TIM2_IRQHandler+0x10>)
 8002482:	f004 f866 	bl	8006552 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002486:	bf00      	nop
 8002488:	bd80      	pop	{r7, pc}
 800248a:	bf00      	nop
 800248c:	200047c8 	.word	0x200047c8

08002490 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002490:	b580      	push	{r7, lr}
 8002492:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002494:	4802      	ldr	r0, [pc, #8]	@ (80024a0 <USART1_IRQHandler+0x10>)
 8002496:	f005 f82b 	bl	80074f0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800249a:	bf00      	nop
 800249c:	bd80      	pop	{r7, pc}
 800249e:	bf00      	nop
 80024a0:	200048ac 	.word	0x200048ac

080024a4 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 80024a4:	b580      	push	{r7, lr}
 80024a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 80024a8:	4802      	ldr	r0, [pc, #8]	@ (80024b4 <TIM7_IRQHandler+0x10>)
 80024aa:	f004 f852 	bl	8006552 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 80024ae:	bf00      	nop
 80024b0:	bd80      	pop	{r7, pc}
 80024b2:	bf00      	nop
 80024b4:	20004814 	.word	0x20004814

080024b8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80024b8:	b480      	push	{r7}
 80024ba:	af00      	add	r7, sp, #0
  return 1;
 80024bc:	2301      	movs	r3, #1
}
 80024be:	4618      	mov	r0, r3
 80024c0:	46bd      	mov	sp, r7
 80024c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c6:	4770      	bx	lr

080024c8 <_kill>:

int _kill(int pid, int sig)
{
 80024c8:	b580      	push	{r7, lr}
 80024ca:	b082      	sub	sp, #8
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	6078      	str	r0, [r7, #4]
 80024d0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80024d2:	f006 fd93 	bl	8008ffc <__errno>
 80024d6:	4603      	mov	r3, r0
 80024d8:	2216      	movs	r2, #22
 80024da:	601a      	str	r2, [r3, #0]
  return -1;
 80024dc:	f04f 33ff 	mov.w	r3, #4294967295
}
 80024e0:	4618      	mov	r0, r3
 80024e2:	3708      	adds	r7, #8
 80024e4:	46bd      	mov	sp, r7
 80024e6:	bd80      	pop	{r7, pc}

080024e8 <_exit>:

void _exit (int status)
{
 80024e8:	b580      	push	{r7, lr}
 80024ea:	b082      	sub	sp, #8
 80024ec:	af00      	add	r7, sp, #0
 80024ee:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80024f0:	f04f 31ff 	mov.w	r1, #4294967295
 80024f4:	6878      	ldr	r0, [r7, #4]
 80024f6:	f7ff ffe7 	bl	80024c8 <_kill>
  while (1) {}    /* Make sure we hang here */
 80024fa:	bf00      	nop
 80024fc:	e7fd      	b.n	80024fa <_exit+0x12>

080024fe <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80024fe:	b580      	push	{r7, lr}
 8002500:	b086      	sub	sp, #24
 8002502:	af00      	add	r7, sp, #0
 8002504:	60f8      	str	r0, [r7, #12]
 8002506:	60b9      	str	r1, [r7, #8]
 8002508:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800250a:	2300      	movs	r3, #0
 800250c:	617b      	str	r3, [r7, #20]
 800250e:	e00a      	b.n	8002526 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002510:	f3af 8000 	nop.w
 8002514:	4601      	mov	r1, r0
 8002516:	68bb      	ldr	r3, [r7, #8]
 8002518:	1c5a      	adds	r2, r3, #1
 800251a:	60ba      	str	r2, [r7, #8]
 800251c:	b2ca      	uxtb	r2, r1
 800251e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002520:	697b      	ldr	r3, [r7, #20]
 8002522:	3301      	adds	r3, #1
 8002524:	617b      	str	r3, [r7, #20]
 8002526:	697a      	ldr	r2, [r7, #20]
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	429a      	cmp	r2, r3
 800252c:	dbf0      	blt.n	8002510 <_read+0x12>
  }

  return len;
 800252e:	687b      	ldr	r3, [r7, #4]
}
 8002530:	4618      	mov	r0, r3
 8002532:	3718      	adds	r7, #24
 8002534:	46bd      	mov	sp, r7
 8002536:	bd80      	pop	{r7, pc}

08002538 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002538:	b580      	push	{r7, lr}
 800253a:	b086      	sub	sp, #24
 800253c:	af00      	add	r7, sp, #0
 800253e:	60f8      	str	r0, [r7, #12]
 8002540:	60b9      	str	r1, [r7, #8]
 8002542:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002544:	2300      	movs	r3, #0
 8002546:	617b      	str	r3, [r7, #20]
 8002548:	e009      	b.n	800255e <_write+0x26>
  {
    __io_putchar(*ptr++);
 800254a:	68bb      	ldr	r3, [r7, #8]
 800254c:	1c5a      	adds	r2, r3, #1
 800254e:	60ba      	str	r2, [r7, #8]
 8002550:	781b      	ldrb	r3, [r3, #0]
 8002552:	4618      	mov	r0, r3
 8002554:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002558:	697b      	ldr	r3, [r7, #20]
 800255a:	3301      	adds	r3, #1
 800255c:	617b      	str	r3, [r7, #20]
 800255e:	697a      	ldr	r2, [r7, #20]
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	429a      	cmp	r2, r3
 8002564:	dbf1      	blt.n	800254a <_write+0x12>
  }
  return len;
 8002566:	687b      	ldr	r3, [r7, #4]
}
 8002568:	4618      	mov	r0, r3
 800256a:	3718      	adds	r7, #24
 800256c:	46bd      	mov	sp, r7
 800256e:	bd80      	pop	{r7, pc}

08002570 <_close>:

int _close(int file)
{
 8002570:	b480      	push	{r7}
 8002572:	b083      	sub	sp, #12
 8002574:	af00      	add	r7, sp, #0
 8002576:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002578:	f04f 33ff 	mov.w	r3, #4294967295
}
 800257c:	4618      	mov	r0, r3
 800257e:	370c      	adds	r7, #12
 8002580:	46bd      	mov	sp, r7
 8002582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002586:	4770      	bx	lr

08002588 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002588:	b480      	push	{r7}
 800258a:	b083      	sub	sp, #12
 800258c:	af00      	add	r7, sp, #0
 800258e:	6078      	str	r0, [r7, #4]
 8002590:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002592:	683b      	ldr	r3, [r7, #0]
 8002594:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002598:	605a      	str	r2, [r3, #4]
  return 0;
 800259a:	2300      	movs	r3, #0
}
 800259c:	4618      	mov	r0, r3
 800259e:	370c      	adds	r7, #12
 80025a0:	46bd      	mov	sp, r7
 80025a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a6:	4770      	bx	lr

080025a8 <_isatty>:

int _isatty(int file)
{
 80025a8:	b480      	push	{r7}
 80025aa:	b083      	sub	sp, #12
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80025b0:	2301      	movs	r3, #1
}
 80025b2:	4618      	mov	r0, r3
 80025b4:	370c      	adds	r7, #12
 80025b6:	46bd      	mov	sp, r7
 80025b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025bc:	4770      	bx	lr

080025be <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80025be:	b480      	push	{r7}
 80025c0:	b085      	sub	sp, #20
 80025c2:	af00      	add	r7, sp, #0
 80025c4:	60f8      	str	r0, [r7, #12]
 80025c6:	60b9      	str	r1, [r7, #8]
 80025c8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80025ca:	2300      	movs	r3, #0
}
 80025cc:	4618      	mov	r0, r3
 80025ce:	3714      	adds	r7, #20
 80025d0:	46bd      	mov	sp, r7
 80025d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d6:	4770      	bx	lr

080025d8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80025d8:	b580      	push	{r7, lr}
 80025da:	b086      	sub	sp, #24
 80025dc:	af00      	add	r7, sp, #0
 80025de:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80025e0:	4a14      	ldr	r2, [pc, #80]	@ (8002634 <_sbrk+0x5c>)
 80025e2:	4b15      	ldr	r3, [pc, #84]	@ (8002638 <_sbrk+0x60>)
 80025e4:	1ad3      	subs	r3, r2, r3
 80025e6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80025e8:	697b      	ldr	r3, [r7, #20]
 80025ea:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80025ec:	4b13      	ldr	r3, [pc, #76]	@ (800263c <_sbrk+0x64>)
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d102      	bne.n	80025fa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80025f4:	4b11      	ldr	r3, [pc, #68]	@ (800263c <_sbrk+0x64>)
 80025f6:	4a12      	ldr	r2, [pc, #72]	@ (8002640 <_sbrk+0x68>)
 80025f8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80025fa:	4b10      	ldr	r3, [pc, #64]	@ (800263c <_sbrk+0x64>)
 80025fc:	681a      	ldr	r2, [r3, #0]
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	4413      	add	r3, r2
 8002602:	693a      	ldr	r2, [r7, #16]
 8002604:	429a      	cmp	r2, r3
 8002606:	d207      	bcs.n	8002618 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002608:	f006 fcf8 	bl	8008ffc <__errno>
 800260c:	4603      	mov	r3, r0
 800260e:	220c      	movs	r2, #12
 8002610:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002612:	f04f 33ff 	mov.w	r3, #4294967295
 8002616:	e009      	b.n	800262c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002618:	4b08      	ldr	r3, [pc, #32]	@ (800263c <_sbrk+0x64>)
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800261e:	4b07      	ldr	r3, [pc, #28]	@ (800263c <_sbrk+0x64>)
 8002620:	681a      	ldr	r2, [r3, #0]
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	4413      	add	r3, r2
 8002626:	4a05      	ldr	r2, [pc, #20]	@ (800263c <_sbrk+0x64>)
 8002628:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800262a:	68fb      	ldr	r3, [r7, #12]
}
 800262c:	4618      	mov	r0, r3
 800262e:	3718      	adds	r7, #24
 8002630:	46bd      	mov	sp, r7
 8002632:	bd80      	pop	{r7, pc}
 8002634:	2000c000 	.word	0x2000c000
 8002638:	00000400 	.word	0x00000400
 800263c:	200047c4 	.word	0x200047c4
 8002640:	20004a88 	.word	0x20004a88

08002644 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8002644:	b480      	push	{r7}
 8002646:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002648:	4b06      	ldr	r3, [pc, #24]	@ (8002664 <SystemInit+0x20>)
 800264a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800264e:	4a05      	ldr	r2, [pc, #20]	@ (8002664 <SystemInit+0x20>)
 8002650:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002654:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8002658:	bf00      	nop
 800265a:	46bd      	mov	sp, r7
 800265c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002660:	4770      	bx	lr
 8002662:	bf00      	nop
 8002664:	e000ed00 	.word	0xe000ed00

08002668 <MX_TIM2_Init>:
TIM_HandleTypeDef htim7;
TIM_HandleTypeDef htim15;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002668:	b580      	push	{r7, lr}
 800266a:	b088      	sub	sp, #32
 800266c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800266e:	f107 0310 	add.w	r3, r7, #16
 8002672:	2200      	movs	r2, #0
 8002674:	601a      	str	r2, [r3, #0]
 8002676:	605a      	str	r2, [r3, #4]
 8002678:	609a      	str	r2, [r3, #8]
 800267a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800267c:	1d3b      	adds	r3, r7, #4
 800267e:	2200      	movs	r2, #0
 8002680:	601a      	str	r2, [r3, #0]
 8002682:	605a      	str	r2, [r3, #4]
 8002684:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002686:	4b1e      	ldr	r3, [pc, #120]	@ (8002700 <MX_TIM2_Init+0x98>)
 8002688:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800268c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800268e:	4b1c      	ldr	r3, [pc, #112]	@ (8002700 <MX_TIM2_Init+0x98>)
 8002690:	2200      	movs	r2, #0
 8002692:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002694:	4b1a      	ldr	r3, [pc, #104]	@ (8002700 <MX_TIM2_Init+0x98>)
 8002696:	2200      	movs	r2, #0
 8002698:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 800269a:	4b19      	ldr	r3, [pc, #100]	@ (8002700 <MX_TIM2_Init+0x98>)
 800269c:	f04f 32ff 	mov.w	r2, #4294967295
 80026a0:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80026a2:	4b17      	ldr	r3, [pc, #92]	@ (8002700 <MX_TIM2_Init+0x98>)
 80026a4:	2200      	movs	r2, #0
 80026a6:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80026a8:	4b15      	ldr	r3, [pc, #84]	@ (8002700 <MX_TIM2_Init+0x98>)
 80026aa:	2200      	movs	r2, #0
 80026ac:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80026ae:	4814      	ldr	r0, [pc, #80]	@ (8002700 <MX_TIM2_Init+0x98>)
 80026b0:	f003 fe42 	bl	8006338 <HAL_TIM_Base_Init>
 80026b4:	4603      	mov	r3, r0
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d001      	beq.n	80026be <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 80026ba:	f7ff fdef 	bl	800229c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80026be:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80026c2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80026c4:	f107 0310 	add.w	r3, r7, #16
 80026c8:	4619      	mov	r1, r3
 80026ca:	480d      	ldr	r0, [pc, #52]	@ (8002700 <MX_TIM2_Init+0x98>)
 80026cc:	f004 f8c2 	bl	8006854 <HAL_TIM_ConfigClockSource>
 80026d0:	4603      	mov	r3, r0
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d001      	beq.n	80026da <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 80026d6:	f7ff fde1 	bl	800229c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80026da:	2300      	movs	r3, #0
 80026dc:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80026de:	2300      	movs	r3, #0
 80026e0:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80026e2:	1d3b      	adds	r3, r7, #4
 80026e4:	4619      	mov	r1, r3
 80026e6:	4806      	ldr	r0, [pc, #24]	@ (8002700 <MX_TIM2_Init+0x98>)
 80026e8:	f004 fd2e 	bl	8007148 <HAL_TIMEx_MasterConfigSynchronization>
 80026ec:	4603      	mov	r3, r0
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d001      	beq.n	80026f6 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 80026f2:	f7ff fdd3 	bl	800229c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80026f6:	bf00      	nop
 80026f8:	3720      	adds	r7, #32
 80026fa:	46bd      	mov	sp, r7
 80026fc:	bd80      	pop	{r7, pc}
 80026fe:	bf00      	nop
 8002700:	200047c8 	.word	0x200047c8

08002704 <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 8002704:	b580      	push	{r7, lr}
 8002706:	b084      	sub	sp, #16
 8002708:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800270a:	1d3b      	adds	r3, r7, #4
 800270c:	2200      	movs	r2, #0
 800270e:	601a      	str	r2, [r3, #0]
 8002710:	605a      	str	r2, [r3, #4]
 8002712:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8002714:	4b15      	ldr	r3, [pc, #84]	@ (800276c <MX_TIM7_Init+0x68>)
 8002716:	4a16      	ldr	r2, [pc, #88]	@ (8002770 <MX_TIM7_Init+0x6c>)
 8002718:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 8000-1;
 800271a:	4b14      	ldr	r3, [pc, #80]	@ (800276c <MX_TIM7_Init+0x68>)
 800271c:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 8002720:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002722:	4b12      	ldr	r3, [pc, #72]	@ (800276c <MX_TIM7_Init+0x68>)
 8002724:	2200      	movs	r2, #0
 8002726:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 10000-1;
 8002728:	4b10      	ldr	r3, [pc, #64]	@ (800276c <MX_TIM7_Init+0x68>)
 800272a:	f242 720f 	movw	r2, #9999	@ 0x270f
 800272e:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002730:	4b0e      	ldr	r3, [pc, #56]	@ (800276c <MX_TIM7_Init+0x68>)
 8002732:	2200      	movs	r2, #0
 8002734:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8002736:	480d      	ldr	r0, [pc, #52]	@ (800276c <MX_TIM7_Init+0x68>)
 8002738:	f003 fdfe 	bl	8006338 <HAL_TIM_Base_Init>
 800273c:	4603      	mov	r3, r0
 800273e:	2b00      	cmp	r3, #0
 8002740:	d001      	beq.n	8002746 <MX_TIM7_Init+0x42>
  {
    Error_Handler();
 8002742:	f7ff fdab 	bl	800229c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002746:	2300      	movs	r3, #0
 8002748:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800274a:	2300      	movs	r3, #0
 800274c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 800274e:	1d3b      	adds	r3, r7, #4
 8002750:	4619      	mov	r1, r3
 8002752:	4806      	ldr	r0, [pc, #24]	@ (800276c <MX_TIM7_Init+0x68>)
 8002754:	f004 fcf8 	bl	8007148 <HAL_TIMEx_MasterConfigSynchronization>
 8002758:	4603      	mov	r3, r0
 800275a:	2b00      	cmp	r3, #0
 800275c:	d001      	beq.n	8002762 <MX_TIM7_Init+0x5e>
  {
    Error_Handler();
 800275e:	f7ff fd9d 	bl	800229c <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8002762:	bf00      	nop
 8002764:	3710      	adds	r7, #16
 8002766:	46bd      	mov	sp, r7
 8002768:	bd80      	pop	{r7, pc}
 800276a:	bf00      	nop
 800276c:	20004814 	.word	0x20004814
 8002770:	40001400 	.word	0x40001400

08002774 <MX_TIM15_Init>:
/* TIM15 init function */
void MX_TIM15_Init(void)
{
 8002774:	b580      	push	{r7, lr}
 8002776:	b09a      	sub	sp, #104	@ 0x68
 8002778:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800277a:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800277e:	2200      	movs	r2, #0
 8002780:	601a      	str	r2, [r3, #0]
 8002782:	605a      	str	r2, [r3, #4]
 8002784:	609a      	str	r2, [r3, #8]
 8002786:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002788:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 800278c:	2200      	movs	r2, #0
 800278e:	601a      	str	r2, [r3, #0]
 8002790:	605a      	str	r2, [r3, #4]
 8002792:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002794:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8002798:	2200      	movs	r2, #0
 800279a:	601a      	str	r2, [r3, #0]
 800279c:	605a      	str	r2, [r3, #4]
 800279e:	609a      	str	r2, [r3, #8]
 80027a0:	60da      	str	r2, [r3, #12]
 80027a2:	611a      	str	r2, [r3, #16]
 80027a4:	615a      	str	r2, [r3, #20]
 80027a6:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80027a8:	1d3b      	adds	r3, r7, #4
 80027aa:	222c      	movs	r2, #44	@ 0x2c
 80027ac:	2100      	movs	r1, #0
 80027ae:	4618      	mov	r0, r3
 80027b0:	f006 fbd1 	bl	8008f56 <memset>

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 80027b4:	4b3e      	ldr	r3, [pc, #248]	@ (80028b0 <MX_TIM15_Init+0x13c>)
 80027b6:	4a3f      	ldr	r2, [pc, #252]	@ (80028b4 <MX_TIM15_Init+0x140>)
 80027b8:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 99;
 80027ba:	4b3d      	ldr	r3, [pc, #244]	@ (80028b0 <MX_TIM15_Init+0x13c>)
 80027bc:	2263      	movs	r2, #99	@ 0x63
 80027be:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 80027c0:	4b3b      	ldr	r3, [pc, #236]	@ (80028b0 <MX_TIM15_Init+0x13c>)
 80027c2:	2200      	movs	r2, #0
 80027c4:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 533-1;
 80027c6:	4b3a      	ldr	r3, [pc, #232]	@ (80028b0 <MX_TIM15_Init+0x13c>)
 80027c8:	f44f 7205 	mov.w	r2, #532	@ 0x214
 80027cc:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80027ce:	4b38      	ldr	r3, [pc, #224]	@ (80028b0 <MX_TIM15_Init+0x13c>)
 80027d0:	2200      	movs	r2, #0
 80027d2:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 80027d4:	4b36      	ldr	r3, [pc, #216]	@ (80028b0 <MX_TIM15_Init+0x13c>)
 80027d6:	2200      	movs	r2, #0
 80027d8:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80027da:	4b35      	ldr	r3, [pc, #212]	@ (80028b0 <MX_TIM15_Init+0x13c>)
 80027dc:	2200      	movs	r2, #0
 80027de:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 80027e0:	4833      	ldr	r0, [pc, #204]	@ (80028b0 <MX_TIM15_Init+0x13c>)
 80027e2:	f003 fda9 	bl	8006338 <HAL_TIM_Base_Init>
 80027e6:	4603      	mov	r3, r0
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d001      	beq.n	80027f0 <MX_TIM15_Init+0x7c>
  {
    Error_Handler();
 80027ec:	f7ff fd56 	bl	800229c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80027f0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80027f4:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 80027f6:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 80027fa:	4619      	mov	r1, r3
 80027fc:	482c      	ldr	r0, [pc, #176]	@ (80028b0 <MX_TIM15_Init+0x13c>)
 80027fe:	f004 f829 	bl	8006854 <HAL_TIM_ConfigClockSource>
 8002802:	4603      	mov	r3, r0
 8002804:	2b00      	cmp	r3, #0
 8002806:	d001      	beq.n	800280c <MX_TIM15_Init+0x98>
  {
    Error_Handler();
 8002808:	f7ff fd48 	bl	800229c <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim15) != HAL_OK)
 800280c:	4828      	ldr	r0, [pc, #160]	@ (80028b0 <MX_TIM15_Init+0x13c>)
 800280e:	f003 fe3f 	bl	8006490 <HAL_TIM_OC_Init>
 8002812:	4603      	mov	r3, r0
 8002814:	2b00      	cmp	r3, #0
 8002816:	d001      	beq.n	800281c <MX_TIM15_Init+0xa8>
  {
    Error_Handler();
 8002818:	f7ff fd40 	bl	800229c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800281c:	2320      	movs	r3, #32
 800281e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002820:	2300      	movs	r3, #0
 8002822:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 8002824:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8002828:	4619      	mov	r1, r3
 800282a:	4821      	ldr	r0, [pc, #132]	@ (80028b0 <MX_TIM15_Init+0x13c>)
 800282c:	f004 fc8c 	bl	8007148 <HAL_TIMEx_MasterConfigSynchronization>
 8002830:	4603      	mov	r3, r0
 8002832:	2b00      	cmp	r3, #0
 8002834:	d001      	beq.n	800283a <MX_TIM15_Init+0xc6>
  {
    Error_Handler();
 8002836:	f7ff fd31 	bl	800229c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 800283a:	2300      	movs	r3, #0
 800283c:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 800283e:	2300      	movs	r3, #0
 8002840:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002842:	2300      	movs	r3, #0
 8002844:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002846:	2300      	movs	r3, #0
 8002848:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800284a:	2300      	movs	r3, #0
 800284c:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800284e:	2300      	movs	r3, #0
 8002850:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002852:	2300      	movs	r3, #0
 8002854:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_OC_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002856:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800285a:	2200      	movs	r2, #0
 800285c:	4619      	mov	r1, r3
 800285e:	4814      	ldr	r0, [pc, #80]	@ (80028b0 <MX_TIM15_Init+0x13c>)
 8002860:	f003 ff7e 	bl	8006760 <HAL_TIM_OC_ConfigChannel>
 8002864:	4603      	mov	r3, r0
 8002866:	2b00      	cmp	r3, #0
 8002868:	d001      	beq.n	800286e <MX_TIM15_Init+0xfa>
  {
    Error_Handler();
 800286a:	f7ff fd17 	bl	800229c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800286e:	2300      	movs	r3, #0
 8002870:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002872:	2300      	movs	r3, #0
 8002874:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002876:	2300      	movs	r3, #0
 8002878:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800287a:	2300      	movs	r3, #0
 800287c:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800287e:	2300      	movs	r3, #0
 8002880:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002882:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002886:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002888:	2300      	movs	r3, #0
 800288a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim15, &sBreakDeadTimeConfig) != HAL_OK)
 800288c:	1d3b      	adds	r3, r7, #4
 800288e:	4619      	mov	r1, r3
 8002890:	4807      	ldr	r0, [pc, #28]	@ (80028b0 <MX_TIM15_Init+0x13c>)
 8002892:	f004 fcbf 	bl	8007214 <HAL_TIMEx_ConfigBreakDeadTime>
 8002896:	4603      	mov	r3, r0
 8002898:	2b00      	cmp	r3, #0
 800289a:	d001      	beq.n	80028a0 <MX_TIM15_Init+0x12c>
  {
    Error_Handler();
 800289c:	f7ff fcfe 	bl	800229c <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */
  HAL_TIM_MspPostInit(&htim15);
 80028a0:	4803      	ldr	r0, [pc, #12]	@ (80028b0 <MX_TIM15_Init+0x13c>)
 80028a2:	f000 f865 	bl	8002970 <HAL_TIM_MspPostInit>

}
 80028a6:	bf00      	nop
 80028a8:	3768      	adds	r7, #104	@ 0x68
 80028aa:	46bd      	mov	sp, r7
 80028ac:	bd80      	pop	{r7, pc}
 80028ae:	bf00      	nop
 80028b0:	20004860 	.word	0x20004860
 80028b4:	40014000 	.word	0x40014000

080028b8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80028b8:	b580      	push	{r7, lr}
 80028ba:	b086      	sub	sp, #24
 80028bc:	af00      	add	r7, sp, #0
 80028be:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80028c8:	d114      	bne.n	80028f4 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80028ca:	4b26      	ldr	r3, [pc, #152]	@ (8002964 <HAL_TIM_Base_MspInit+0xac>)
 80028cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028ce:	4a25      	ldr	r2, [pc, #148]	@ (8002964 <HAL_TIM_Base_MspInit+0xac>)
 80028d0:	f043 0301 	orr.w	r3, r3, #1
 80028d4:	6593      	str	r3, [r2, #88]	@ 0x58
 80028d6:	4b23      	ldr	r3, [pc, #140]	@ (8002964 <HAL_TIM_Base_MspInit+0xac>)
 80028d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028da:	f003 0301 	and.w	r3, r3, #1
 80028de:	617b      	str	r3, [r7, #20]
 80028e0:	697b      	ldr	r3, [r7, #20]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80028e2:	2200      	movs	r2, #0
 80028e4:	2100      	movs	r1, #0
 80028e6:	201c      	movs	r0, #28
 80028e8:	f001 fdd3 	bl	8004492 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80028ec:	201c      	movs	r0, #28
 80028ee:	f001 fdec 	bl	80044ca <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
  /* USER CODE BEGIN TIM15_MspInit 1 */

  /* USER CODE END TIM15_MspInit 1 */
  }
}
 80028f2:	e032      	b.n	800295a <HAL_TIM_Base_MspInit+0xa2>
  else if(tim_baseHandle->Instance==TIM7)
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	4a1b      	ldr	r2, [pc, #108]	@ (8002968 <HAL_TIM_Base_MspInit+0xb0>)
 80028fa:	4293      	cmp	r3, r2
 80028fc:	d114      	bne.n	8002928 <HAL_TIM_Base_MspInit+0x70>
    __HAL_RCC_TIM7_CLK_ENABLE();
 80028fe:	4b19      	ldr	r3, [pc, #100]	@ (8002964 <HAL_TIM_Base_MspInit+0xac>)
 8002900:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002902:	4a18      	ldr	r2, [pc, #96]	@ (8002964 <HAL_TIM_Base_MspInit+0xac>)
 8002904:	f043 0320 	orr.w	r3, r3, #32
 8002908:	6593      	str	r3, [r2, #88]	@ 0x58
 800290a:	4b16      	ldr	r3, [pc, #88]	@ (8002964 <HAL_TIM_Base_MspInit+0xac>)
 800290c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800290e:	f003 0320 	and.w	r3, r3, #32
 8002912:	613b      	str	r3, [r7, #16]
 8002914:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8002916:	2200      	movs	r2, #0
 8002918:	2100      	movs	r1, #0
 800291a:	2037      	movs	r0, #55	@ 0x37
 800291c:	f001 fdb9 	bl	8004492 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8002920:	2037      	movs	r0, #55	@ 0x37
 8002922:	f001 fdd2 	bl	80044ca <HAL_NVIC_EnableIRQ>
}
 8002926:	e018      	b.n	800295a <HAL_TIM_Base_MspInit+0xa2>
  else if(tim_baseHandle->Instance==TIM15)
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	4a0f      	ldr	r2, [pc, #60]	@ (800296c <HAL_TIM_Base_MspInit+0xb4>)
 800292e:	4293      	cmp	r3, r2
 8002930:	d113      	bne.n	800295a <HAL_TIM_Base_MspInit+0xa2>
    __HAL_RCC_TIM15_CLK_ENABLE();
 8002932:	4b0c      	ldr	r3, [pc, #48]	@ (8002964 <HAL_TIM_Base_MspInit+0xac>)
 8002934:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002936:	4a0b      	ldr	r2, [pc, #44]	@ (8002964 <HAL_TIM_Base_MspInit+0xac>)
 8002938:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800293c:	6613      	str	r3, [r2, #96]	@ 0x60
 800293e:	4b09      	ldr	r3, [pc, #36]	@ (8002964 <HAL_TIM_Base_MspInit+0xac>)
 8002940:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002942:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002946:	60fb      	str	r3, [r7, #12]
 8002948:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 0, 0);
 800294a:	2200      	movs	r2, #0
 800294c:	2100      	movs	r1, #0
 800294e:	2018      	movs	r0, #24
 8002950:	f001 fd9f 	bl	8004492 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 8002954:	2018      	movs	r0, #24
 8002956:	f001 fdb8 	bl	80044ca <HAL_NVIC_EnableIRQ>
}
 800295a:	bf00      	nop
 800295c:	3718      	adds	r7, #24
 800295e:	46bd      	mov	sp, r7
 8002960:	bd80      	pop	{r7, pc}
 8002962:	bf00      	nop
 8002964:	40021000 	.word	0x40021000
 8002968:	40001400 	.word	0x40001400
 800296c:	40014000 	.word	0x40014000

08002970 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002970:	b580      	push	{r7, lr}
 8002972:	b088      	sub	sp, #32
 8002974:	af00      	add	r7, sp, #0
 8002976:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002978:	f107 030c 	add.w	r3, r7, #12
 800297c:	2200      	movs	r2, #0
 800297e:	601a      	str	r2, [r3, #0]
 8002980:	605a      	str	r2, [r3, #4]
 8002982:	609a      	str	r2, [r3, #8]
 8002984:	60da      	str	r2, [r3, #12]
 8002986:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM15)
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	4a11      	ldr	r2, [pc, #68]	@ (80029d4 <HAL_TIM_MspPostInit+0x64>)
 800298e:	4293      	cmp	r3, r2
 8002990:	d11c      	bne.n	80029cc <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM15_MspPostInit 0 */

  /* USER CODE END TIM15_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002992:	4b11      	ldr	r3, [pc, #68]	@ (80029d8 <HAL_TIM_MspPostInit+0x68>)
 8002994:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002996:	4a10      	ldr	r2, [pc, #64]	@ (80029d8 <HAL_TIM_MspPostInit+0x68>)
 8002998:	f043 0301 	orr.w	r3, r3, #1
 800299c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800299e:	4b0e      	ldr	r3, [pc, #56]	@ (80029d8 <HAL_TIM_MspPostInit+0x68>)
 80029a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80029a2:	f003 0301 	and.w	r3, r3, #1
 80029a6:	60bb      	str	r3, [r7, #8]
 80029a8:	68bb      	ldr	r3, [r7, #8]
    /**TIM15 GPIO Configuration
    PA2     ------> TIM15_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80029aa:	2304      	movs	r3, #4
 80029ac:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029ae:	2302      	movs	r3, #2
 80029b0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029b2:	2300      	movs	r3, #0
 80029b4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029b6:	2300      	movs	r3, #0
 80029b8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF14_TIM15;
 80029ba:	230e      	movs	r3, #14
 80029bc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029be:	f107 030c 	add.w	r3, r7, #12
 80029c2:	4619      	mov	r1, r3
 80029c4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80029c8:	f001 fe18 	bl	80045fc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM15_MspPostInit 1 */

  /* USER CODE END TIM15_MspPostInit 1 */
  }

}
 80029cc:	bf00      	nop
 80029ce:	3720      	adds	r7, #32
 80029d0:	46bd      	mov	sp, r7
 80029d2:	bd80      	pop	{r7, pc}
 80029d4:	40014000 	.word	0x40014000
 80029d8:	40021000 	.word	0x40021000

080029dc <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80029dc:	b580      	push	{r7, lr}
 80029de:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80029e0:	4b14      	ldr	r3, [pc, #80]	@ (8002a34 <MX_USART1_UART_Init+0x58>)
 80029e2:	4a15      	ldr	r2, [pc, #84]	@ (8002a38 <MX_USART1_UART_Init+0x5c>)
 80029e4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80029e6:	4b13      	ldr	r3, [pc, #76]	@ (8002a34 <MX_USART1_UART_Init+0x58>)
 80029e8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80029ec:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80029ee:	4b11      	ldr	r3, [pc, #68]	@ (8002a34 <MX_USART1_UART_Init+0x58>)
 80029f0:	2200      	movs	r2, #0
 80029f2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80029f4:	4b0f      	ldr	r3, [pc, #60]	@ (8002a34 <MX_USART1_UART_Init+0x58>)
 80029f6:	2200      	movs	r2, #0
 80029f8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80029fa:	4b0e      	ldr	r3, [pc, #56]	@ (8002a34 <MX_USART1_UART_Init+0x58>)
 80029fc:	2200      	movs	r2, #0
 80029fe:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002a00:	4b0c      	ldr	r3, [pc, #48]	@ (8002a34 <MX_USART1_UART_Init+0x58>)
 8002a02:	220c      	movs	r2, #12
 8002a04:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002a06:	4b0b      	ldr	r3, [pc, #44]	@ (8002a34 <MX_USART1_UART_Init+0x58>)
 8002a08:	2200      	movs	r2, #0
 8002a0a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002a0c:	4b09      	ldr	r3, [pc, #36]	@ (8002a34 <MX_USART1_UART_Init+0x58>)
 8002a0e:	2200      	movs	r2, #0
 8002a10:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002a12:	4b08      	ldr	r3, [pc, #32]	@ (8002a34 <MX_USART1_UART_Init+0x58>)
 8002a14:	2200      	movs	r2, #0
 8002a16:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002a18:	4b06      	ldr	r3, [pc, #24]	@ (8002a34 <MX_USART1_UART_Init+0x58>)
 8002a1a:	2200      	movs	r2, #0
 8002a1c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002a1e:	4805      	ldr	r0, [pc, #20]	@ (8002a34 <MX_USART1_UART_Init+0x58>)
 8002a20:	f004 fc8e 	bl	8007340 <HAL_UART_Init>
 8002a24:	4603      	mov	r3, r0
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d001      	beq.n	8002a2e <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8002a2a:	f7ff fc37 	bl	800229c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002a2e:	bf00      	nop
 8002a30:	bd80      	pop	{r7, pc}
 8002a32:	bf00      	nop
 8002a34:	200048ac 	.word	0x200048ac
 8002a38:	40013800 	.word	0x40013800

08002a3c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002a3c:	b580      	push	{r7, lr}
 8002a3e:	b09e      	sub	sp, #120	@ 0x78
 8002a40:	af00      	add	r7, sp, #0
 8002a42:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a44:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8002a48:	2200      	movs	r2, #0
 8002a4a:	601a      	str	r2, [r3, #0]
 8002a4c:	605a      	str	r2, [r3, #4]
 8002a4e:	609a      	str	r2, [r3, #8]
 8002a50:	60da      	str	r2, [r3, #12]
 8002a52:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002a54:	f107 0310 	add.w	r3, r7, #16
 8002a58:	2254      	movs	r2, #84	@ 0x54
 8002a5a:	2100      	movs	r1, #0
 8002a5c:	4618      	mov	r0, r3
 8002a5e:	f006 fa7a 	bl	8008f56 <memset>
  if(uartHandle->Instance==USART1)
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	4a23      	ldr	r2, [pc, #140]	@ (8002af4 <HAL_UART_MspInit+0xb8>)
 8002a68:	4293      	cmp	r3, r2
 8002a6a:	d13f      	bne.n	8002aec <HAL_UART_MspInit+0xb0>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002a6c:	2301      	movs	r3, #1
 8002a6e:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002a70:	2300      	movs	r3, #0
 8002a72:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002a74:	f107 0310 	add.w	r3, r7, #16
 8002a78:	4618      	mov	r0, r3
 8002a7a:	f002 fdf7 	bl	800566c <HAL_RCCEx_PeriphCLKConfig>
 8002a7e:	4603      	mov	r3, r0
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d001      	beq.n	8002a88 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002a84:	f7ff fc0a 	bl	800229c <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002a88:	4b1b      	ldr	r3, [pc, #108]	@ (8002af8 <HAL_UART_MspInit+0xbc>)
 8002a8a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002a8c:	4a1a      	ldr	r2, [pc, #104]	@ (8002af8 <HAL_UART_MspInit+0xbc>)
 8002a8e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002a92:	6613      	str	r3, [r2, #96]	@ 0x60
 8002a94:	4b18      	ldr	r3, [pc, #96]	@ (8002af8 <HAL_UART_MspInit+0xbc>)
 8002a96:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002a98:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002a9c:	60fb      	str	r3, [r7, #12]
 8002a9e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002aa0:	4b15      	ldr	r3, [pc, #84]	@ (8002af8 <HAL_UART_MspInit+0xbc>)
 8002aa2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002aa4:	4a14      	ldr	r2, [pc, #80]	@ (8002af8 <HAL_UART_MspInit+0xbc>)
 8002aa6:	f043 0301 	orr.w	r3, r3, #1
 8002aaa:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002aac:	4b12      	ldr	r3, [pc, #72]	@ (8002af8 <HAL_UART_MspInit+0xbc>)
 8002aae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ab0:	f003 0301 	and.w	r3, r3, #1
 8002ab4:	60bb      	str	r3, [r7, #8]
 8002ab6:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002ab8:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8002abc:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002abe:	2302      	movs	r3, #2
 8002ac0:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ac2:	2300      	movs	r3, #0
 8002ac4:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ac6:	2303      	movs	r3, #3
 8002ac8:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002aca:	2307      	movs	r3, #7
 8002acc:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ace:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8002ad2:	4619      	mov	r1, r3
 8002ad4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002ad8:	f001 fd90 	bl	80045fc <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002adc:	2200      	movs	r2, #0
 8002ade:	2100      	movs	r1, #0
 8002ae0:	2025      	movs	r0, #37	@ 0x25
 8002ae2:	f001 fcd6 	bl	8004492 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002ae6:	2025      	movs	r0, #37	@ 0x25
 8002ae8:	f001 fcef 	bl	80044ca <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8002aec:	bf00      	nop
 8002aee:	3778      	adds	r7, #120	@ 0x78
 8002af0:	46bd      	mov	sp, r7
 8002af2:	bd80      	pop	{r7, pc}
 8002af4:	40013800 	.word	0x40013800
 8002af8:	40021000 	.word	0x40021000

08002afc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8002afc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002b34 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002b00:	f7ff fda0 	bl	8002644 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002b04:	480c      	ldr	r0, [pc, #48]	@ (8002b38 <LoopForever+0x6>)
  ldr r1, =_edata
 8002b06:	490d      	ldr	r1, [pc, #52]	@ (8002b3c <LoopForever+0xa>)
  ldr r2, =_sidata
 8002b08:	4a0d      	ldr	r2, [pc, #52]	@ (8002b40 <LoopForever+0xe>)
  movs r3, #0
 8002b0a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002b0c:	e002      	b.n	8002b14 <LoopCopyDataInit>

08002b0e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002b0e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002b10:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002b12:	3304      	adds	r3, #4

08002b14 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002b14:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002b16:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002b18:	d3f9      	bcc.n	8002b0e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002b1a:	4a0a      	ldr	r2, [pc, #40]	@ (8002b44 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002b1c:	4c0a      	ldr	r4, [pc, #40]	@ (8002b48 <LoopForever+0x16>)
  movs r3, #0
 8002b1e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002b20:	e001      	b.n	8002b26 <LoopFillZerobss>

08002b22 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002b22:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002b24:	3204      	adds	r2, #4

08002b26 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002b26:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002b28:	d3fb      	bcc.n	8002b22 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002b2a:	f006 fa6d 	bl	8009008 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002b2e:	f7fe fff1 	bl	8001b14 <main>

08002b32 <LoopForever>:

LoopForever:
    b LoopForever
 8002b32:	e7fe      	b.n	8002b32 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002b34:	2000c000 	.word	0x2000c000
  ldr r0, =_sdata
 8002b38:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002b3c:	200003b8 	.word	0x200003b8
  ldr r2, =_sidata
 8002b40:	0800c7d0 	.word	0x0800c7d0
  ldr r2, =_sbss
 8002b44:	200003b8 	.word	0x200003b8
  ldr r4, =_ebss
 8002b48:	20004a84 	.word	0x20004a84

08002b4c <CAN1_RX0_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002b4c:	e7fe      	b.n	8002b4c <CAN1_RX0_IRQHandler>

08002b4e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002b4e:	b580      	push	{r7, lr}
 8002b50:	b082      	sub	sp, #8
 8002b52:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002b54:	2300      	movs	r3, #0
 8002b56:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002b58:	2003      	movs	r0, #3
 8002b5a:	f001 fc8f 	bl	800447c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002b5e:	200f      	movs	r0, #15
 8002b60:	f000 f80e 	bl	8002b80 <HAL_InitTick>
 8002b64:	4603      	mov	r3, r0
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d002      	beq.n	8002b70 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002b6a:	2301      	movs	r3, #1
 8002b6c:	71fb      	strb	r3, [r7, #7]
 8002b6e:	e001      	b.n	8002b74 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002b70:	f7ff fc1c 	bl	80023ac <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002b74:	79fb      	ldrb	r3, [r7, #7]
}
 8002b76:	4618      	mov	r0, r3
 8002b78:	3708      	adds	r7, #8
 8002b7a:	46bd      	mov	sp, r7
 8002b7c:	bd80      	pop	{r7, pc}
	...

08002b80 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002b80:	b580      	push	{r7, lr}
 8002b82:	b084      	sub	sp, #16
 8002b84:	af00      	add	r7, sp, #0
 8002b86:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002b88:	2300      	movs	r3, #0
 8002b8a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8002b8c:	4b17      	ldr	r3, [pc, #92]	@ (8002bec <HAL_InitTick+0x6c>)
 8002b8e:	781b      	ldrb	r3, [r3, #0]
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d023      	beq.n	8002bdc <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8002b94:	4b16      	ldr	r3, [pc, #88]	@ (8002bf0 <HAL_InitTick+0x70>)
 8002b96:	681a      	ldr	r2, [r3, #0]
 8002b98:	4b14      	ldr	r3, [pc, #80]	@ (8002bec <HAL_InitTick+0x6c>)
 8002b9a:	781b      	ldrb	r3, [r3, #0]
 8002b9c:	4619      	mov	r1, r3
 8002b9e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002ba2:	fbb3 f3f1 	udiv	r3, r3, r1
 8002ba6:	fbb2 f3f3 	udiv	r3, r2, r3
 8002baa:	4618      	mov	r0, r3
 8002bac:	f001 fc9b 	bl	80044e6 <HAL_SYSTICK_Config>
 8002bb0:	4603      	mov	r3, r0
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d10f      	bne.n	8002bd6 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	2b0f      	cmp	r3, #15
 8002bba:	d809      	bhi.n	8002bd0 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002bbc:	2200      	movs	r2, #0
 8002bbe:	6879      	ldr	r1, [r7, #4]
 8002bc0:	f04f 30ff 	mov.w	r0, #4294967295
 8002bc4:	f001 fc65 	bl	8004492 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002bc8:	4a0a      	ldr	r2, [pc, #40]	@ (8002bf4 <HAL_InitTick+0x74>)
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	6013      	str	r3, [r2, #0]
 8002bce:	e007      	b.n	8002be0 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8002bd0:	2301      	movs	r3, #1
 8002bd2:	73fb      	strb	r3, [r7, #15]
 8002bd4:	e004      	b.n	8002be0 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002bd6:	2301      	movs	r3, #1
 8002bd8:	73fb      	strb	r3, [r7, #15]
 8002bda:	e001      	b.n	8002be0 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002bdc:	2301      	movs	r3, #1
 8002bde:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002be0:	7bfb      	ldrb	r3, [r7, #15]
}
 8002be2:	4618      	mov	r0, r3
 8002be4:	3710      	adds	r7, #16
 8002be6:	46bd      	mov	sp, r7
 8002be8:	bd80      	pop	{r7, pc}
 8002bea:	bf00      	nop
 8002bec:	200001ec 	.word	0x200001ec
 8002bf0:	200001e4 	.word	0x200001e4
 8002bf4:	200001e8 	.word	0x200001e8

08002bf8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002bf8:	b480      	push	{r7}
 8002bfa:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002bfc:	4b06      	ldr	r3, [pc, #24]	@ (8002c18 <HAL_IncTick+0x20>)
 8002bfe:	781b      	ldrb	r3, [r3, #0]
 8002c00:	461a      	mov	r2, r3
 8002c02:	4b06      	ldr	r3, [pc, #24]	@ (8002c1c <HAL_IncTick+0x24>)
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	4413      	add	r3, r2
 8002c08:	4a04      	ldr	r2, [pc, #16]	@ (8002c1c <HAL_IncTick+0x24>)
 8002c0a:	6013      	str	r3, [r2, #0]
}
 8002c0c:	bf00      	nop
 8002c0e:	46bd      	mov	sp, r7
 8002c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c14:	4770      	bx	lr
 8002c16:	bf00      	nop
 8002c18:	200001ec 	.word	0x200001ec
 8002c1c:	20004934 	.word	0x20004934

08002c20 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002c20:	b480      	push	{r7}
 8002c22:	af00      	add	r7, sp, #0
  return uwTick;
 8002c24:	4b03      	ldr	r3, [pc, #12]	@ (8002c34 <HAL_GetTick+0x14>)
 8002c26:	681b      	ldr	r3, [r3, #0]
}
 8002c28:	4618      	mov	r0, r3
 8002c2a:	46bd      	mov	sp, r7
 8002c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c30:	4770      	bx	lr
 8002c32:	bf00      	nop
 8002c34:	20004934 	.word	0x20004934

08002c38 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8002c38:	b480      	push	{r7}
 8002c3a:	b083      	sub	sp, #12
 8002c3c:	af00      	add	r7, sp, #0
 8002c3e:	6078      	str	r0, [r7, #4]
 8002c40:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	689b      	ldr	r3, [r3, #8]
 8002c46:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8002c4a:	683b      	ldr	r3, [r7, #0]
 8002c4c:	431a      	orrs	r2, r3
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	609a      	str	r2, [r3, #8]
}
 8002c52:	bf00      	nop
 8002c54:	370c      	adds	r7, #12
 8002c56:	46bd      	mov	sp, r7
 8002c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c5c:	4770      	bx	lr

08002c5e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002c5e:	b480      	push	{r7}
 8002c60:	b083      	sub	sp, #12
 8002c62:	af00      	add	r7, sp, #0
 8002c64:	6078      	str	r0, [r7, #4]
 8002c66:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	689b      	ldr	r3, [r3, #8]
 8002c6c:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8002c70:	683b      	ldr	r3, [r7, #0]
 8002c72:	431a      	orrs	r2, r3
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	609a      	str	r2, [r3, #8]
}
 8002c78:	bf00      	nop
 8002c7a:	370c      	adds	r7, #12
 8002c7c:	46bd      	mov	sp, r7
 8002c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c82:	4770      	bx	lr

08002c84 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002c84:	b480      	push	{r7}
 8002c86:	b083      	sub	sp, #12
 8002c88:	af00      	add	r7, sp, #0
 8002c8a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	689b      	ldr	r3, [r3, #8]
 8002c90:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8002c94:	4618      	mov	r0, r3
 8002c96:	370c      	adds	r7, #12
 8002c98:	46bd      	mov	sp, r7
 8002c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c9e:	4770      	bx	lr

08002ca0 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002ca0:	b480      	push	{r7}
 8002ca2:	b087      	sub	sp, #28
 8002ca4:	af00      	add	r7, sp, #0
 8002ca6:	60f8      	str	r0, [r7, #12]
 8002ca8:	60b9      	str	r1, [r7, #8]
 8002caa:	607a      	str	r2, [r7, #4]
 8002cac:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	3360      	adds	r3, #96	@ 0x60
 8002cb2:	461a      	mov	r2, r3
 8002cb4:	68bb      	ldr	r3, [r7, #8]
 8002cb6:	009b      	lsls	r3, r3, #2
 8002cb8:	4413      	add	r3, r2
 8002cba:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002cbc:	697b      	ldr	r3, [r7, #20]
 8002cbe:	681a      	ldr	r2, [r3, #0]
 8002cc0:	4b08      	ldr	r3, [pc, #32]	@ (8002ce4 <LL_ADC_SetOffset+0x44>)
 8002cc2:	4013      	ands	r3, r2
 8002cc4:	687a      	ldr	r2, [r7, #4]
 8002cc6:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8002cca:	683a      	ldr	r2, [r7, #0]
 8002ccc:	430a      	orrs	r2, r1
 8002cce:	4313      	orrs	r3, r2
 8002cd0:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002cd4:	697b      	ldr	r3, [r7, #20]
 8002cd6:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8002cd8:	bf00      	nop
 8002cda:	371c      	adds	r7, #28
 8002cdc:	46bd      	mov	sp, r7
 8002cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce2:	4770      	bx	lr
 8002ce4:	03fff000 	.word	0x03fff000

08002ce8 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8002ce8:	b480      	push	{r7}
 8002cea:	b085      	sub	sp, #20
 8002cec:	af00      	add	r7, sp, #0
 8002cee:	6078      	str	r0, [r7, #4]
 8002cf0:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	3360      	adds	r3, #96	@ 0x60
 8002cf6:	461a      	mov	r2, r3
 8002cf8:	683b      	ldr	r3, [r7, #0]
 8002cfa:	009b      	lsls	r3, r3, #2
 8002cfc:	4413      	add	r3, r2
 8002cfe:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8002d08:	4618      	mov	r0, r3
 8002d0a:	3714      	adds	r7, #20
 8002d0c:	46bd      	mov	sp, r7
 8002d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d12:	4770      	bx	lr

08002d14 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8002d14:	b480      	push	{r7}
 8002d16:	b087      	sub	sp, #28
 8002d18:	af00      	add	r7, sp, #0
 8002d1a:	60f8      	str	r0, [r7, #12]
 8002d1c:	60b9      	str	r1, [r7, #8]
 8002d1e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	3360      	adds	r3, #96	@ 0x60
 8002d24:	461a      	mov	r2, r3
 8002d26:	68bb      	ldr	r3, [r7, #8]
 8002d28:	009b      	lsls	r3, r3, #2
 8002d2a:	4413      	add	r3, r2
 8002d2c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002d2e:	697b      	ldr	r3, [r7, #20]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	431a      	orrs	r2, r3
 8002d3a:	697b      	ldr	r3, [r7, #20]
 8002d3c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8002d3e:	bf00      	nop
 8002d40:	371c      	adds	r7, #28
 8002d42:	46bd      	mov	sp, r7
 8002d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d48:	4770      	bx	lr

08002d4a <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8002d4a:	b480      	push	{r7}
 8002d4c:	b083      	sub	sp, #12
 8002d4e:	af00      	add	r7, sp, #0
 8002d50:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	68db      	ldr	r3, [r3, #12]
 8002d56:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d101      	bne.n	8002d62 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002d5e:	2301      	movs	r3, #1
 8002d60:	e000      	b.n	8002d64 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002d62:	2300      	movs	r3, #0
}
 8002d64:	4618      	mov	r0, r3
 8002d66:	370c      	adds	r7, #12
 8002d68:	46bd      	mov	sp, r7
 8002d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d6e:	4770      	bx	lr

08002d70 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002d70:	b480      	push	{r7}
 8002d72:	b087      	sub	sp, #28
 8002d74:	af00      	add	r7, sp, #0
 8002d76:	60f8      	str	r0, [r7, #12]
 8002d78:	60b9      	str	r1, [r7, #8]
 8002d7a:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	3330      	adds	r3, #48	@ 0x30
 8002d80:	461a      	mov	r2, r3
 8002d82:	68bb      	ldr	r3, [r7, #8]
 8002d84:	0a1b      	lsrs	r3, r3, #8
 8002d86:	009b      	lsls	r3, r3, #2
 8002d88:	f003 030c 	and.w	r3, r3, #12
 8002d8c:	4413      	add	r3, r2
 8002d8e:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002d90:	697b      	ldr	r3, [r7, #20]
 8002d92:	681a      	ldr	r2, [r3, #0]
 8002d94:	68bb      	ldr	r3, [r7, #8]
 8002d96:	f003 031f 	and.w	r3, r3, #31
 8002d9a:	211f      	movs	r1, #31
 8002d9c:	fa01 f303 	lsl.w	r3, r1, r3
 8002da0:	43db      	mvns	r3, r3
 8002da2:	401a      	ands	r2, r3
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	0e9b      	lsrs	r3, r3, #26
 8002da8:	f003 011f 	and.w	r1, r3, #31
 8002dac:	68bb      	ldr	r3, [r7, #8]
 8002dae:	f003 031f 	and.w	r3, r3, #31
 8002db2:	fa01 f303 	lsl.w	r3, r1, r3
 8002db6:	431a      	orrs	r2, r3
 8002db8:	697b      	ldr	r3, [r7, #20]
 8002dba:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002dbc:	bf00      	nop
 8002dbe:	371c      	adds	r7, #28
 8002dc0:	46bd      	mov	sp, r7
 8002dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc6:	4770      	bx	lr

08002dc8 <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8002dc8:	b480      	push	{r7}
 8002dca:	b083      	sub	sp, #12
 8002dcc:	af00      	add	r7, sp, #0
 8002dce:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002dd4:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d101      	bne.n	8002de0 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 8002ddc:	2301      	movs	r3, #1
 8002dde:	e000      	b.n	8002de2 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 8002de0:	2300      	movs	r3, #0
}
 8002de2:	4618      	mov	r0, r3
 8002de4:	370c      	adds	r7, #12
 8002de6:	46bd      	mov	sp, r7
 8002de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dec:	4770      	bx	lr

08002dee <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002dee:	b480      	push	{r7}
 8002df0:	b087      	sub	sp, #28
 8002df2:	af00      	add	r7, sp, #0
 8002df4:	60f8      	str	r0, [r7, #12]
 8002df6:	60b9      	str	r1, [r7, #8]
 8002df8:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	3314      	adds	r3, #20
 8002dfe:	461a      	mov	r2, r3
 8002e00:	68bb      	ldr	r3, [r7, #8]
 8002e02:	0e5b      	lsrs	r3, r3, #25
 8002e04:	009b      	lsls	r3, r3, #2
 8002e06:	f003 0304 	and.w	r3, r3, #4
 8002e0a:	4413      	add	r3, r2
 8002e0c:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002e0e:	697b      	ldr	r3, [r7, #20]
 8002e10:	681a      	ldr	r2, [r3, #0]
 8002e12:	68bb      	ldr	r3, [r7, #8]
 8002e14:	0d1b      	lsrs	r3, r3, #20
 8002e16:	f003 031f 	and.w	r3, r3, #31
 8002e1a:	2107      	movs	r1, #7
 8002e1c:	fa01 f303 	lsl.w	r3, r1, r3
 8002e20:	43db      	mvns	r3, r3
 8002e22:	401a      	ands	r2, r3
 8002e24:	68bb      	ldr	r3, [r7, #8]
 8002e26:	0d1b      	lsrs	r3, r3, #20
 8002e28:	f003 031f 	and.w	r3, r3, #31
 8002e2c:	6879      	ldr	r1, [r7, #4]
 8002e2e:	fa01 f303 	lsl.w	r3, r1, r3
 8002e32:	431a      	orrs	r2, r3
 8002e34:	697b      	ldr	r3, [r7, #20]
 8002e36:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8002e38:	bf00      	nop
 8002e3a:	371c      	adds	r7, #28
 8002e3c:	46bd      	mov	sp, r7
 8002e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e42:	4770      	bx	lr

08002e44 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002e44:	b480      	push	{r7}
 8002e46:	b085      	sub	sp, #20
 8002e48:	af00      	add	r7, sp, #0
 8002e4a:	60f8      	str	r0, [r7, #12]
 8002e4c:	60b9      	str	r1, [r7, #8]
 8002e4e:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8002e56:	68bb      	ldr	r3, [r7, #8]
 8002e58:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e5c:	43db      	mvns	r3, r3
 8002e5e:	401a      	ands	r2, r3
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	f003 0318 	and.w	r3, r3, #24
 8002e66:	4908      	ldr	r1, [pc, #32]	@ (8002e88 <LL_ADC_SetChannelSingleDiff+0x44>)
 8002e68:	40d9      	lsrs	r1, r3
 8002e6a:	68bb      	ldr	r3, [r7, #8]
 8002e6c:	400b      	ands	r3, r1
 8002e6e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e72:	431a      	orrs	r2, r3
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8002e7a:	bf00      	nop
 8002e7c:	3714      	adds	r7, #20
 8002e7e:	46bd      	mov	sp, r7
 8002e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e84:	4770      	bx	lr
 8002e86:	bf00      	nop
 8002e88:	0007ffff 	.word	0x0007ffff

08002e8c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002e8c:	b480      	push	{r7}
 8002e8e:	b083      	sub	sp, #12
 8002e90:	af00      	add	r7, sp, #0
 8002e92:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	689b      	ldr	r3, [r3, #8]
 8002e98:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8002e9c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002ea0:	687a      	ldr	r2, [r7, #4]
 8002ea2:	6093      	str	r3, [r2, #8]
}
 8002ea4:	bf00      	nop
 8002ea6:	370c      	adds	r7, #12
 8002ea8:	46bd      	mov	sp, r7
 8002eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eae:	4770      	bx	lr

08002eb0 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8002eb0:	b480      	push	{r7}
 8002eb2:	b083      	sub	sp, #12
 8002eb4:	af00      	add	r7, sp, #0
 8002eb6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	689b      	ldr	r3, [r3, #8]
 8002ebc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002ec0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002ec4:	d101      	bne.n	8002eca <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002ec6:	2301      	movs	r3, #1
 8002ec8:	e000      	b.n	8002ecc <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002eca:	2300      	movs	r3, #0
}
 8002ecc:	4618      	mov	r0, r3
 8002ece:	370c      	adds	r7, #12
 8002ed0:	46bd      	mov	sp, r7
 8002ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed6:	4770      	bx	lr

08002ed8 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002ed8:	b480      	push	{r7}
 8002eda:	b083      	sub	sp, #12
 8002edc:	af00      	add	r7, sp, #0
 8002ede:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	689b      	ldr	r3, [r3, #8]
 8002ee4:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8002ee8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002eec:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002ef4:	bf00      	nop
 8002ef6:	370c      	adds	r7, #12
 8002ef8:	46bd      	mov	sp, r7
 8002efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002efe:	4770      	bx	lr

08002f00 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8002f00:	b480      	push	{r7}
 8002f02:	b083      	sub	sp, #12
 8002f04:	af00      	add	r7, sp, #0
 8002f06:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	689b      	ldr	r3, [r3, #8]
 8002f0c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002f10:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002f14:	d101      	bne.n	8002f1a <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002f16:	2301      	movs	r3, #1
 8002f18:	e000      	b.n	8002f1c <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002f1a:	2300      	movs	r3, #0
}
 8002f1c:	4618      	mov	r0, r3
 8002f1e:	370c      	adds	r7, #12
 8002f20:	46bd      	mov	sp, r7
 8002f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f26:	4770      	bx	lr

08002f28 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002f28:	b480      	push	{r7}
 8002f2a:	b083      	sub	sp, #12
 8002f2c:	af00      	add	r7, sp, #0
 8002f2e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	689b      	ldr	r3, [r3, #8]
 8002f34:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002f38:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002f3c:	f043 0201 	orr.w	r2, r3, #1
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002f44:	bf00      	nop
 8002f46:	370c      	adds	r7, #12
 8002f48:	46bd      	mov	sp, r7
 8002f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f4e:	4770      	bx	lr

08002f50 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8002f50:	b480      	push	{r7}
 8002f52:	b083      	sub	sp, #12
 8002f54:	af00      	add	r7, sp, #0
 8002f56:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	689b      	ldr	r3, [r3, #8]
 8002f5c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002f60:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002f64:	f043 0202 	orr.w	r2, r3, #2
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8002f6c:	bf00      	nop
 8002f6e:	370c      	adds	r7, #12
 8002f70:	46bd      	mov	sp, r7
 8002f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f76:	4770      	bx	lr

08002f78 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8002f78:	b480      	push	{r7}
 8002f7a:	b083      	sub	sp, #12
 8002f7c:	af00      	add	r7, sp, #0
 8002f7e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	689b      	ldr	r3, [r3, #8]
 8002f84:	f003 0301 	and.w	r3, r3, #1
 8002f88:	2b01      	cmp	r3, #1
 8002f8a:	d101      	bne.n	8002f90 <LL_ADC_IsEnabled+0x18>
 8002f8c:	2301      	movs	r3, #1
 8002f8e:	e000      	b.n	8002f92 <LL_ADC_IsEnabled+0x1a>
 8002f90:	2300      	movs	r3, #0
}
 8002f92:	4618      	mov	r0, r3
 8002f94:	370c      	adds	r7, #12
 8002f96:	46bd      	mov	sp, r7
 8002f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f9c:	4770      	bx	lr

08002f9e <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8002f9e:	b480      	push	{r7}
 8002fa0:	b083      	sub	sp, #12
 8002fa2:	af00      	add	r7, sp, #0
 8002fa4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	689b      	ldr	r3, [r3, #8]
 8002faa:	f003 0302 	and.w	r3, r3, #2
 8002fae:	2b02      	cmp	r3, #2
 8002fb0:	d101      	bne.n	8002fb6 <LL_ADC_IsDisableOngoing+0x18>
 8002fb2:	2301      	movs	r3, #1
 8002fb4:	e000      	b.n	8002fb8 <LL_ADC_IsDisableOngoing+0x1a>
 8002fb6:	2300      	movs	r3, #0
}
 8002fb8:	4618      	mov	r0, r3
 8002fba:	370c      	adds	r7, #12
 8002fbc:	46bd      	mov	sp, r7
 8002fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc2:	4770      	bx	lr

08002fc4 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002fc4:	b480      	push	{r7}
 8002fc6:	b083      	sub	sp, #12
 8002fc8:	af00      	add	r7, sp, #0
 8002fca:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	689b      	ldr	r3, [r3, #8]
 8002fd0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002fd4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002fd8:	f043 0204 	orr.w	r2, r3, #4
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002fe0:	bf00      	nop
 8002fe2:	370c      	adds	r7, #12
 8002fe4:	46bd      	mov	sp, r7
 8002fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fea:	4770      	bx	lr

08002fec <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002fec:	b480      	push	{r7}
 8002fee:	b083      	sub	sp, #12
 8002ff0:	af00      	add	r7, sp, #0
 8002ff2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	689b      	ldr	r3, [r3, #8]
 8002ff8:	f003 0304 	and.w	r3, r3, #4
 8002ffc:	2b04      	cmp	r3, #4
 8002ffe:	d101      	bne.n	8003004 <LL_ADC_REG_IsConversionOngoing+0x18>
 8003000:	2301      	movs	r3, #1
 8003002:	e000      	b.n	8003006 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003004:	2300      	movs	r3, #0
}
 8003006:	4618      	mov	r0, r3
 8003008:	370c      	adds	r7, #12
 800300a:	46bd      	mov	sp, r7
 800300c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003010:	4770      	bx	lr

08003012 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8003012:	b480      	push	{r7}
 8003014:	b083      	sub	sp, #12
 8003016:	af00      	add	r7, sp, #0
 8003018:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	689b      	ldr	r3, [r3, #8]
 800301e:	f003 0308 	and.w	r3, r3, #8
 8003022:	2b08      	cmp	r3, #8
 8003024:	d101      	bne.n	800302a <LL_ADC_INJ_IsConversionOngoing+0x18>
 8003026:	2301      	movs	r3, #1
 8003028:	e000      	b.n	800302c <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800302a:	2300      	movs	r3, #0
}
 800302c:	4618      	mov	r0, r3
 800302e:	370c      	adds	r7, #12
 8003030:	46bd      	mov	sp, r7
 8003032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003036:	4770      	bx	lr

08003038 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003038:	b580      	push	{r7, lr}
 800303a:	b088      	sub	sp, #32
 800303c:	af00      	add	r7, sp, #0
 800303e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003040:	2300      	movs	r3, #0
 8003042:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8003044:	2300      	movs	r3, #0
 8003046:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	2b00      	cmp	r3, #0
 800304c:	d101      	bne.n	8003052 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800304e:	2301      	movs	r3, #1
 8003050:	e126      	b.n	80032a0 <HAL_ADC_Init+0x268>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	691b      	ldr	r3, [r3, #16]
 8003056:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800305c:	2b00      	cmp	r3, #0
 800305e:	d109      	bne.n	8003074 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003060:	6878      	ldr	r0, [r7, #4]
 8003062:	f7fe fc97 	bl	8001994 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	2200      	movs	r2, #0
 800306a:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	2200      	movs	r2, #0
 8003070:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	4618      	mov	r0, r3
 800307a:	f7ff ff19 	bl	8002eb0 <LL_ADC_IsDeepPowerDownEnabled>
 800307e:	4603      	mov	r3, r0
 8003080:	2b00      	cmp	r3, #0
 8003082:	d004      	beq.n	800308e <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	4618      	mov	r0, r3
 800308a:	f7ff feff 	bl	8002e8c <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	4618      	mov	r0, r3
 8003094:	f7ff ff34 	bl	8002f00 <LL_ADC_IsInternalRegulatorEnabled>
 8003098:	4603      	mov	r3, r0
 800309a:	2b00      	cmp	r3, #0
 800309c:	d115      	bne.n	80030ca <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	4618      	mov	r0, r3
 80030a4:	f7ff ff18 	bl	8002ed8 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80030a8:	4b7f      	ldr	r3, [pc, #508]	@ (80032a8 <HAL_ADC_Init+0x270>)
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	099b      	lsrs	r3, r3, #6
 80030ae:	4a7f      	ldr	r2, [pc, #508]	@ (80032ac <HAL_ADC_Init+0x274>)
 80030b0:	fba2 2303 	umull	r2, r3, r2, r3
 80030b4:	099b      	lsrs	r3, r3, #6
 80030b6:	3301      	adds	r3, #1
 80030b8:	005b      	lsls	r3, r3, #1
 80030ba:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80030bc:	e002      	b.n	80030c4 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	3b01      	subs	r3, #1
 80030c2:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d1f9      	bne.n	80030be <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	4618      	mov	r0, r3
 80030d0:	f7ff ff16 	bl	8002f00 <LL_ADC_IsInternalRegulatorEnabled>
 80030d4:	4603      	mov	r3, r0
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d10d      	bne.n	80030f6 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80030de:	f043 0210 	orr.w	r2, r3, #16
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80030ea:	f043 0201 	orr.w	r2, r3, #1
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 80030f2:	2301      	movs	r3, #1
 80030f4:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	4618      	mov	r0, r3
 80030fc:	f7ff ff76 	bl	8002fec <LL_ADC_REG_IsConversionOngoing>
 8003100:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003106:	f003 0310 	and.w	r3, r3, #16
 800310a:	2b00      	cmp	r3, #0
 800310c:	f040 80bf 	bne.w	800328e <HAL_ADC_Init+0x256>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8003110:	697b      	ldr	r3, [r7, #20]
 8003112:	2b00      	cmp	r3, #0
 8003114:	f040 80bb 	bne.w	800328e <HAL_ADC_Init+0x256>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800311c:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8003120:	f043 0202 	orr.w	r2, r3, #2
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	4618      	mov	r0, r3
 800312e:	f7ff ff23 	bl	8002f78 <LL_ADC_IsEnabled>
 8003132:	4603      	mov	r3, r0
 8003134:	2b00      	cmp	r3, #0
 8003136:	d10b      	bne.n	8003150 <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003138:	485d      	ldr	r0, [pc, #372]	@ (80032b0 <HAL_ADC_Init+0x278>)
 800313a:	f7ff ff1d 	bl	8002f78 <LL_ADC_IsEnabled>
 800313e:	4603      	mov	r3, r0
 8003140:	2b00      	cmp	r3, #0
 8003142:	d105      	bne.n	8003150 <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	685b      	ldr	r3, [r3, #4]
 8003148:	4619      	mov	r1, r3
 800314a:	485a      	ldr	r0, [pc, #360]	@ (80032b4 <HAL_ADC_Init+0x27c>)
 800314c:	f7ff fd74 	bl	8002c38 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	7e5b      	ldrb	r3, [r3, #25]
 8003154:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800315a:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8003160:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8003166:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800316e:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003170:	4313      	orrs	r3, r2
 8003172:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	f893 3020 	ldrb.w	r3, [r3, #32]
 800317a:	2b01      	cmp	r3, #1
 800317c:	d106      	bne.n	800318c <HAL_ADC_Init+0x154>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003182:	3b01      	subs	r3, #1
 8003184:	045b      	lsls	r3, r3, #17
 8003186:	69ba      	ldr	r2, [r7, #24]
 8003188:	4313      	orrs	r3, r2
 800318a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003190:	2b00      	cmp	r3, #0
 8003192:	d009      	beq.n	80031a8 <HAL_ADC_Init+0x170>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003198:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031a0:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80031a2:	69ba      	ldr	r2, [r7, #24]
 80031a4:	4313      	orrs	r3, r2
 80031a6:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	68da      	ldr	r2, [r3, #12]
 80031ae:	4b42      	ldr	r3, [pc, #264]	@ (80032b8 <HAL_ADC_Init+0x280>)
 80031b0:	4013      	ands	r3, r2
 80031b2:	687a      	ldr	r2, [r7, #4]
 80031b4:	6812      	ldr	r2, [r2, #0]
 80031b6:	69b9      	ldr	r1, [r7, #24]
 80031b8:	430b      	orrs	r3, r1
 80031ba:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	4618      	mov	r0, r3
 80031c2:	f7ff ff26 	bl	8003012 <LL_ADC_INJ_IsConversionOngoing>
 80031c6:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80031c8:	697b      	ldr	r3, [r7, #20]
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d13d      	bne.n	800324a <HAL_ADC_Init+0x212>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80031ce:	693b      	ldr	r3, [r7, #16]
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d13a      	bne.n	800324a <HAL_ADC_Init+0x212>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	7e1b      	ldrb	r3, [r3, #24]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80031d8:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80031e0:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80031e2:	4313      	orrs	r3, r2
 80031e4:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	68db      	ldr	r3, [r3, #12]
 80031ec:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80031f0:	f023 0302 	bic.w	r3, r3, #2
 80031f4:	687a      	ldr	r2, [r7, #4]
 80031f6:	6812      	ldr	r2, [r2, #0]
 80031f8:	69b9      	ldr	r1, [r7, #24]
 80031fa:	430b      	orrs	r3, r1
 80031fc:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8003204:	2b01      	cmp	r3, #1
 8003206:	d118      	bne.n	800323a <HAL_ADC_Init+0x202>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	691b      	ldr	r3, [r3, #16]
 800320e:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8003212:	f023 0304 	bic.w	r3, r3, #4
 8003216:	687a      	ldr	r2, [r7, #4]
 8003218:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 800321a:	687a      	ldr	r2, [r7, #4]
 800321c:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800321e:	4311      	orrs	r1, r2
 8003220:	687a      	ldr	r2, [r7, #4]
 8003222:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8003224:	4311      	orrs	r1, r2
 8003226:	687a      	ldr	r2, [r7, #4]
 8003228:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800322a:	430a      	orrs	r2, r1
 800322c:	431a      	orrs	r2, r3
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	f042 0201 	orr.w	r2, r2, #1
 8003236:	611a      	str	r2, [r3, #16]
 8003238:	e007      	b.n	800324a <HAL_ADC_Init+0x212>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	691a      	ldr	r2, [r3, #16]
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	f022 0201 	bic.w	r2, r2, #1
 8003248:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	691b      	ldr	r3, [r3, #16]
 800324e:	2b01      	cmp	r3, #1
 8003250:	d10c      	bne.n	800326c <HAL_ADC_Init+0x234>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003258:	f023 010f 	bic.w	r1, r3, #15
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	69db      	ldr	r3, [r3, #28]
 8003260:	1e5a      	subs	r2, r3, #1
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	430a      	orrs	r2, r1
 8003268:	631a      	str	r2, [r3, #48]	@ 0x30
 800326a:	e007      	b.n	800327c <HAL_ADC_Init+0x244>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	f022 020f 	bic.w	r2, r2, #15
 800327a:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003280:	f023 0303 	bic.w	r3, r3, #3
 8003284:	f043 0201 	orr.w	r2, r3, #1
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	655a      	str	r2, [r3, #84]	@ 0x54
 800328c:	e007      	b.n	800329e <HAL_ADC_Init+0x266>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003292:	f043 0210 	orr.w	r2, r3, #16
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 800329a:	2301      	movs	r3, #1
 800329c:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800329e:	7ffb      	ldrb	r3, [r7, #31]
}
 80032a0:	4618      	mov	r0, r3
 80032a2:	3720      	adds	r7, #32
 80032a4:	46bd      	mov	sp, r7
 80032a6:	bd80      	pop	{r7, pc}
 80032a8:	200001e4 	.word	0x200001e4
 80032ac:	053e2d63 	.word	0x053e2d63
 80032b0:	50040000 	.word	0x50040000
 80032b4:	50040300 	.word	0x50040300
 80032b8:	fff0c007 	.word	0xfff0c007

080032bc <HAL_ADC_Start_IT>:
  *          before calling HAL_ADC_Start_IT().
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef *hadc)
{
 80032bc:	b580      	push	{r7, lr}
 80032be:	b084      	sub	sp, #16
 80032c0:	af00      	add	r7, sp, #0
 80032c2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	4618      	mov	r0, r3
 80032ca:	f7ff fe8f 	bl	8002fec <LL_ADC_REG_IsConversionOngoing>
 80032ce:	4603      	mov	r3, r0
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	f040 80a0 	bne.w	8003416 <HAL_ADC_Start_IT+0x15a>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80032dc:	2b01      	cmp	r3, #1
 80032de:	d101      	bne.n	80032e4 <HAL_ADC_Start_IT+0x28>
 80032e0:	2302      	movs	r3, #2
 80032e2:	e09b      	b.n	800341c <HAL_ADC_Start_IT+0x160>
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	2201      	movs	r2, #1
 80032e8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80032ec:	6878      	ldr	r0, [r7, #4]
 80032ee:	f000 fe51 	bl	8003f94 <ADC_Enable>
 80032f2:	4603      	mov	r3, r0
 80032f4:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80032f6:	7bfb      	ldrb	r3, [r7, #15]
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	f040 8087 	bne.w	800340c <HAL_ADC_Start_IT+0x150>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003302:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003306:	f023 0301 	bic.w	r3, r3, #1
 800330a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	655a      	str	r2, [r3, #84]	@ 0x54
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003316:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800331a:	2b00      	cmp	r3, #0
 800331c:	d006      	beq.n	800332c <HAL_ADC_Start_IT+0x70>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003322:	f023 0206 	bic.w	r2, r3, #6
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	659a      	str	r2, [r3, #88]	@ 0x58
 800332a:	e002      	b.n	8003332 <HAL_ADC_Start_IT+0x76>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	2200      	movs	r2, #0
 8003330:	659a      	str	r2, [r3, #88]	@ 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	221c      	movs	r2, #28
 8003338:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	2200      	movs	r2, #0
 800333e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

      /* Disable all interruptions before enabling the desired ones */
      __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_EOS | ADC_IT_OVR));
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	685a      	ldr	r2, [r3, #4]
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	f022 021c 	bic.w	r2, r2, #28
 8003350:	605a      	str	r2, [r3, #4]

      /* Enable ADC end of conversion interrupt */
      switch (hadc->Init.EOCSelection)
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	695b      	ldr	r3, [r3, #20]
 8003356:	2b08      	cmp	r3, #8
 8003358:	d108      	bne.n	800336c <HAL_ADC_Start_IT+0xb0>
      {
        case ADC_EOC_SEQ_CONV:
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOS);
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	685a      	ldr	r2, [r3, #4]
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	f042 0208 	orr.w	r2, r2, #8
 8003368:	605a      	str	r2, [r3, #4]
          break;
 800336a:	e008      	b.n	800337e <HAL_ADC_Start_IT+0xc2>
        /* case ADC_EOC_SINGLE_CONV */
        default:
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	685a      	ldr	r2, [r3, #4]
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	f042 0204 	orr.w	r2, r2, #4
 800337a:	605a      	str	r2, [r3, #4]
          break;
 800337c:	bf00      	nop

      /* Enable ADC overrun interrupt */
      /* If hadc->Init.Overrun is set to ADC_OVR_DATA_PRESERVED, only then is
         ADC_IT_OVR enabled; otherwise data overwrite is considered as normal
         behavior and no CPU time is lost for a non-processed interruption */
      if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003382:	2b00      	cmp	r3, #0
 8003384:	d107      	bne.n	8003396 <HAL_ADC_Start_IT+0xda>
      {
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	685a      	ldr	r2, [r3, #4]
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	f042 0210 	orr.w	r2, r2, #16
 8003394:	605a      	str	r2, [r3, #4]
          }
        }
      }
#else
      /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	68db      	ldr	r3, [r3, #12]
 800339c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d02d      	beq.n	8003400 <HAL_ADC_Start_IT+0x144>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80033a8:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80033ac:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Enable as well injected interruptions in case
         HAL_ADCEx_InjectedStart_IT() has not been called beforehand. This
         allows to start regular and injected conversions when JAUTO is
         set with a single call to HAL_ADC_Start_IT() */
        switch (hadc->Init.EOCSelection)
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	695b      	ldr	r3, [r3, #20]
 80033b8:	2b08      	cmp	r3, #8
 80033ba:	d110      	bne.n	80033de <HAL_ADC_Start_IT+0x122>
        {
          case ADC_EOC_SEQ_CONV:
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	685a      	ldr	r2, [r3, #4]
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	f022 0220 	bic.w	r2, r2, #32
 80033ca:	605a      	str	r2, [r3, #4]
            __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	685a      	ldr	r2, [r3, #4]
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80033da:	605a      	str	r2, [r3, #4]
            break;
 80033dc:	e010      	b.n	8003400 <HAL_ADC_Start_IT+0x144>
          /* case ADC_EOC_SINGLE_CONV */
          default:
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	685a      	ldr	r2, [r3, #4]
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80033ec:	605a      	str	r2, [r3, #4]
            __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	685a      	ldr	r2, [r3, #4]
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	f042 0220 	orr.w	r2, r2, #32
 80033fc:	605a      	str	r2, [r3, #4]
            break;
 80033fe:	bf00      	nop
        }
      }

      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	4618      	mov	r0, r3
 8003406:	f7ff fddd 	bl	8002fc4 <LL_ADC_REG_StartConversion>
 800340a:	e006      	b.n	800341a <HAL_ADC_Start_IT+0x15e>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	2200      	movs	r2, #0
 8003410:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 8003414:	e001      	b.n	800341a <HAL_ADC_Start_IT+0x15e>
    }

  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8003416:	2302      	movs	r3, #2
 8003418:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return tmp_hal_status;
 800341a:	7bfb      	ldrb	r3, [r7, #15]
}
 800341c:	4618      	mov	r0, r3
 800341e:	3710      	adds	r7, #16
 8003420:	46bd      	mov	sp, r7
 8003422:	bd80      	pop	{r7, pc}

08003424 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8003424:	b480      	push	{r7}
 8003426:	b083      	sub	sp, #12
 8003428:	af00      	add	r7, sp, #0
 800342a:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8003432:	4618      	mov	r0, r3
 8003434:	370c      	adds	r7, #12
 8003436:	46bd      	mov	sp, r7
 8003438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800343c:	4770      	bx	lr

0800343e <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 800343e:	b580      	push	{r7, lr}
 8003440:	b088      	sub	sp, #32
 8003442:	af00      	add	r7, sp, #0
 8003444:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8003446:	2300      	movs	r3, #0
 8003448:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_isr = hadc->Instance->ISR;
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_ier = hadc->Instance->IER;
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	685b      	ldr	r3, [r3, #4]
 8003458:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 800345a:	69bb      	ldr	r3, [r7, #24]
 800345c:	f003 0302 	and.w	r3, r3, #2
 8003460:	2b00      	cmp	r3, #0
 8003462:	d017      	beq.n	8003494 <HAL_ADC_IRQHandler+0x56>
 8003464:	697b      	ldr	r3, [r7, #20]
 8003466:	f003 0302 	and.w	r3, r3, #2
 800346a:	2b00      	cmp	r3, #0
 800346c:	d012      	beq.n	8003494 <HAL_ADC_IRQHandler+0x56>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003472:	f003 0310 	and.w	r3, r3, #16
 8003476:	2b00      	cmp	r3, #0
 8003478:	d105      	bne.n	8003486 <HAL_ADC_IRQHandler+0x48>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800347e:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	655a      	str	r2, [r3, #84]	@ 0x54

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8003486:	6878      	ldr	r0, [r7, #4]
 8003488:	f000 ff1e 	bl	80042c8 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	2202      	movs	r2, #2
 8003492:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8003494:	69bb      	ldr	r3, [r7, #24]
 8003496:	f003 0304 	and.w	r3, r3, #4
 800349a:	2b00      	cmp	r3, #0
 800349c:	d004      	beq.n	80034a8 <HAL_ADC_IRQHandler+0x6a>
 800349e:	697b      	ldr	r3, [r7, #20]
 80034a0:	f003 0304 	and.w	r3, r3, #4
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d109      	bne.n	80034bc <HAL_ADC_IRQHandler+0x7e>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 80034a8:	69bb      	ldr	r3, [r7, #24]
 80034aa:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d05e      	beq.n	8003570 <HAL_ADC_IRQHandler+0x132>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 80034b2:	697b      	ldr	r3, [r7, #20]
 80034b4:	f003 0308 	and.w	r3, r3, #8
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d059      	beq.n	8003570 <HAL_ADC_IRQHandler+0x132>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80034c0:	f003 0310 	and.w	r3, r3, #16
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d105      	bne.n	80034d4 <HAL_ADC_IRQHandler+0x96>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80034cc:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	4618      	mov	r0, r3
 80034da:	f7ff fc36 	bl	8002d4a <LL_ADC_REG_IsTriggerSourceSWStart>
 80034de:	4603      	mov	r3, r0
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d03e      	beq.n	8003562 <HAL_ADC_IRQHandler+0x124>
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
      }
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	68db      	ldr	r3, [r3, #12]
 80034ea:	613b      	str	r3, [r7, #16]
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 80034ec:	693b      	ldr	r3, [r7, #16]
 80034ee:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d135      	bne.n	8003562 <HAL_ADC_IRQHandler+0x124>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	f003 0308 	and.w	r3, r3, #8
 8003500:	2b08      	cmp	r3, #8
 8003502:	d12e      	bne.n	8003562 <HAL_ADC_IRQHandler+0x124>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	4618      	mov	r0, r3
 800350a:	f7ff fd6f 	bl	8002fec <LL_ADC_REG_IsConversionOngoing>
 800350e:	4603      	mov	r3, r0
 8003510:	2b00      	cmp	r3, #0
 8003512:	d11a      	bne.n	800354a <HAL_ADC_IRQHandler+0x10c>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	685a      	ldr	r2, [r3, #4]
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	f022 020c 	bic.w	r2, r2, #12
 8003522:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003528:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	655a      	str	r2, [r3, #84]	@ 0x54

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003534:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003538:	2b00      	cmp	r3, #0
 800353a:	d112      	bne.n	8003562 <HAL_ADC_IRQHandler+0x124>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003540:	f043 0201 	orr.w	r2, r3, #1
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	655a      	str	r2, [r3, #84]	@ 0x54
 8003548:	e00b      	b.n	8003562 <HAL_ADC_IRQHandler+0x124>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800354e:	f043 0210 	orr.w	r2, r3, #16
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	655a      	str	r2, [r3, #84]	@ 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800355a:	f043 0201 	orr.w	r2, r3, #1
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	659a      	str	r2, [r3, #88]	@ 0x58
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003562:	6878      	ldr	r0, [r7, #4]
 8003564:	f7fe fd3a 	bl	8001fdc <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	220c      	movs	r2, #12
 800356e:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8003570:	69bb      	ldr	r3, [r7, #24]
 8003572:	f003 0320 	and.w	r3, r3, #32
 8003576:	2b00      	cmp	r3, #0
 8003578:	d004      	beq.n	8003584 <HAL_ADC_IRQHandler+0x146>
 800357a:	697b      	ldr	r3, [r7, #20]
 800357c:	f003 0320 	and.w	r3, r3, #32
 8003580:	2b00      	cmp	r3, #0
 8003582:	d109      	bne.n	8003598 <HAL_ADC_IRQHandler+0x15a>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8003584:	69bb      	ldr	r3, [r7, #24]
 8003586:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 800358a:	2b00      	cmp	r3, #0
 800358c:	d072      	beq.n	8003674 <HAL_ADC_IRQHandler+0x236>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 800358e:	697b      	ldr	r3, [r7, #20]
 8003590:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003594:	2b00      	cmp	r3, #0
 8003596:	d06d      	beq.n	8003674 <HAL_ADC_IRQHandler+0x236>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800359c:	f003 0310 	and.w	r3, r3, #16
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d105      	bne.n	80035b0 <HAL_ADC_IRQHandler+0x172>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80035a8:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	4618      	mov	r0, r3
 80035b6:	f7ff fc07 	bl	8002dc8 <LL_ADC_INJ_IsTriggerSourceSWStart>
 80035ba:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	4618      	mov	r0, r3
 80035c2:	f7ff fbc2 	bl	8002d4a <LL_ADC_REG_IsTriggerSourceSWStart>
 80035c6:	60b8      	str	r0, [r7, #8]
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
    }
#else
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	68db      	ldr	r3, [r3, #12]
 80035ce:	613b      	str	r3, [r7, #16]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d047      	beq.n	8003666 <HAL_ADC_IRQHandler+0x228>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 80035d6:	693b      	ldr	r3, [r7, #16]
 80035d8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d007      	beq.n	80035f0 <HAL_ADC_IRQHandler+0x1b2>
 80035e0:	68bb      	ldr	r3, [r7, #8]
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d03f      	beq.n	8003666 <HAL_ADC_IRQHandler+0x228>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 80035e6:	693b      	ldr	r3, [r7, #16]
 80035e8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d13a      	bne.n	8003666 <HAL_ADC_IRQHandler+0x228>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80035fa:	2b40      	cmp	r3, #64	@ 0x40
 80035fc:	d133      	bne.n	8003666 <HAL_ADC_IRQHandler+0x228>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 80035fe:	693b      	ldr	r3, [r7, #16]
 8003600:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003604:	2b00      	cmp	r3, #0
 8003606:	d12e      	bne.n	8003666 <HAL_ADC_IRQHandler+0x228>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	4618      	mov	r0, r3
 800360e:	f7ff fd00 	bl	8003012 <LL_ADC_INJ_IsConversionOngoing>
 8003612:	4603      	mov	r3, r0
 8003614:	2b00      	cmp	r3, #0
 8003616:	d11a      	bne.n	800364e <HAL_ADC_IRQHandler+0x210>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	685a      	ldr	r2, [r3, #4]
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003626:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800362c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	655a      	str	r2, [r3, #84]	@ 0x54

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003638:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800363c:	2b00      	cmp	r3, #0
 800363e:	d112      	bne.n	8003666 <HAL_ADC_IRQHandler+0x228>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003644:	f043 0201 	orr.w	r2, r3, #1
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	655a      	str	r2, [r3, #84]	@ 0x54
 800364c:	e00b      	b.n	8003666 <HAL_ADC_IRQHandler+0x228>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003652:	f043 0210 	orr.w	r2, r3, #16
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	655a      	str	r2, [r3, #84]	@ 0x54

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800365e:	f043 0201 	orr.w	r2, r3, #1
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	659a      	str	r2, [r3, #88]	@ 0x58
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8003666:	6878      	ldr	r0, [r7, #4]
 8003668:	f000 fe06 	bl	8004278 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	2260      	movs	r2, #96	@ 0x60
 8003672:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8003674:	69bb      	ldr	r3, [r7, #24]
 8003676:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800367a:	2b00      	cmp	r3, #0
 800367c:	d011      	beq.n	80036a2 <HAL_ADC_IRQHandler+0x264>
 800367e:	697b      	ldr	r3, [r7, #20]
 8003680:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003684:	2b00      	cmp	r3, #0
 8003686:	d00c      	beq.n	80036a2 <HAL_ADC_IRQHandler+0x264>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800368c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8003694:	6878      	ldr	r0, [r7, #4]
 8003696:	f000 f886 	bl	80037a6 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	2280      	movs	r2, #128	@ 0x80
 80036a0:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 80036a2:	69bb      	ldr	r3, [r7, #24]
 80036a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d012      	beq.n	80036d2 <HAL_ADC_IRQHandler+0x294>
 80036ac:	697b      	ldr	r3, [r7, #20]
 80036ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d00d      	beq.n	80036d2 <HAL_ADC_IRQHandler+0x294>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80036ba:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 80036c2:	6878      	ldr	r0, [r7, #4]
 80036c4:	f000 fdec 	bl	80042a0 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80036d0:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 80036d2:	69bb      	ldr	r3, [r7, #24]
 80036d4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d012      	beq.n	8003702 <HAL_ADC_IRQHandler+0x2c4>
 80036dc:	697b      	ldr	r3, [r7, #20]
 80036de:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d00d      	beq.n	8003702 <HAL_ADC_IRQHandler+0x2c4>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80036ea:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 80036f2:	6878      	ldr	r0, [r7, #4]
 80036f4:	f000 fdde 	bl	80042b4 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003700:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8003702:	69bb      	ldr	r3, [r7, #24]
 8003704:	f003 0310 	and.w	r3, r3, #16
 8003708:	2b00      	cmp	r3, #0
 800370a:	d02a      	beq.n	8003762 <HAL_ADC_IRQHandler+0x324>
 800370c:	697b      	ldr	r3, [r7, #20]
 800370e:	f003 0310 	and.w	r3, r3, #16
 8003712:	2b00      	cmp	r3, #0
 8003714:	d025      	beq.n	8003762 <HAL_ADC_IRQHandler+0x324>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800371a:	2b00      	cmp	r3, #0
 800371c:	d102      	bne.n	8003724 <HAL_ADC_IRQHandler+0x2e6>
    {
      overrun_error = 1UL;
 800371e:	2301      	movs	r3, #1
 8003720:	61fb      	str	r3, [r7, #28]
 8003722:	e008      	b.n	8003736 <HAL_ADC_IRQHandler+0x2f8>
      }
      else
#endif /* ADC_MULTIMODE_SUPPORT */
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	68db      	ldr	r3, [r3, #12]
 800372a:	f003 0301 	and.w	r3, r3, #1
 800372e:	2b00      	cmp	r3, #0
 8003730:	d001      	beq.n	8003736 <HAL_ADC_IRQHandler+0x2f8>
        {
          overrun_error = 1UL;
 8003732:	2301      	movs	r3, #1
 8003734:	61fb      	str	r3, [r7, #28]
        }
      }
    }

    if (overrun_error == 1UL)
 8003736:	69fb      	ldr	r3, [r7, #28]
 8003738:	2b01      	cmp	r3, #1
 800373a:	d10e      	bne.n	800375a <HAL_ADC_IRQHandler+0x31c>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003740:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800374c:	f043 0202 	orr.w	r2, r3, #2
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	659a      	str	r2, [r3, #88]	@ 0x58
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8003754:	6878      	ldr	r0, [r7, #4]
 8003756:	f000 f830 	bl	80037ba <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	2210      	movs	r2, #16
 8003760:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8003762:	69bb      	ldr	r3, [r7, #24]
 8003764:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003768:	2b00      	cmp	r3, #0
 800376a:	d018      	beq.n	800379e <HAL_ADC_IRQHandler+0x360>
 800376c:	697b      	ldr	r3, [r7, #20]
 800376e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003772:	2b00      	cmp	r3, #0
 8003774:	d013      	beq.n	800379e <HAL_ADC_IRQHandler+0x360>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800377a:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003786:	f043 0208 	orr.w	r2, r3, #8
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003796:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8003798:	6878      	ldr	r0, [r7, #4]
 800379a:	f000 fd77 	bl	800428c <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 800379e:	bf00      	nop
 80037a0:	3720      	adds	r7, #32
 80037a2:	46bd      	mov	sp, r7
 80037a4:	bd80      	pop	{r7, pc}

080037a6 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 80037a6:	b480      	push	{r7}
 80037a8:	b083      	sub	sp, #12
 80037aa:	af00      	add	r7, sp, #0
 80037ac:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 80037ae:	bf00      	nop
 80037b0:	370c      	adds	r7, #12
 80037b2:	46bd      	mov	sp, r7
 80037b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037b8:	4770      	bx	lr

080037ba <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80037ba:	b480      	push	{r7}
 80037bc:	b083      	sub	sp, #12
 80037be:	af00      	add	r7, sp, #0
 80037c0:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80037c2:	bf00      	nop
 80037c4:	370c      	adds	r7, #12
 80037c6:	46bd      	mov	sp, r7
 80037c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037cc:	4770      	bx	lr
	...

080037d0 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 80037d0:	b580      	push	{r7, lr}
 80037d2:	b0b6      	sub	sp, #216	@ 0xd8
 80037d4:	af00      	add	r7, sp, #0
 80037d6:	6078      	str	r0, [r7, #4]
 80037d8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80037da:	2300      	movs	r3, #0
 80037dc:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80037e0:	2300      	movs	r3, #0
 80037e2:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80037ea:	2b01      	cmp	r3, #1
 80037ec:	d101      	bne.n	80037f2 <HAL_ADC_ConfigChannel+0x22>
 80037ee:	2302      	movs	r3, #2
 80037f0:	e3bb      	b.n	8003f6a <HAL_ADC_ConfigChannel+0x79a>
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	2201      	movs	r2, #1
 80037f6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	4618      	mov	r0, r3
 8003800:	f7ff fbf4 	bl	8002fec <LL_ADC_REG_IsConversionOngoing>
 8003804:	4603      	mov	r3, r0
 8003806:	2b00      	cmp	r3, #0
 8003808:	f040 83a0 	bne.w	8003f4c <HAL_ADC_ConfigChannel+0x77c>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 800380c:	683b      	ldr	r3, [r7, #0]
 800380e:	685b      	ldr	r3, [r3, #4]
 8003810:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 8003814:	683b      	ldr	r3, [r7, #0]
 8003816:	685b      	ldr	r3, [r3, #4]
 8003818:	2b05      	cmp	r3, #5
 800381a:	d824      	bhi.n	8003866 <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 800381c:	683b      	ldr	r3, [r7, #0]
 800381e:	685b      	ldr	r3, [r3, #4]
 8003820:	3b02      	subs	r3, #2
 8003822:	2b03      	cmp	r3, #3
 8003824:	d81b      	bhi.n	800385e <HAL_ADC_ConfigChannel+0x8e>
 8003826:	a201      	add	r2, pc, #4	@ (adr r2, 800382c <HAL_ADC_ConfigChannel+0x5c>)
 8003828:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800382c:	0800383d 	.word	0x0800383d
 8003830:	08003845 	.word	0x08003845
 8003834:	0800384d 	.word	0x0800384d
 8003838:	08003855 	.word	0x08003855
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 800383c:	230c      	movs	r3, #12
 800383e:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8003842:	e010      	b.n	8003866 <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 8003844:	2312      	movs	r3, #18
 8003846:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800384a:	e00c      	b.n	8003866 <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 800384c:	2318      	movs	r3, #24
 800384e:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8003852:	e008      	b.n	8003866 <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 8003854:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003858:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800385c:	e003      	b.n	8003866 <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 800385e:	2306      	movs	r3, #6
 8003860:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8003864:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	6818      	ldr	r0, [r3, #0]
 800386a:	683b      	ldr	r3, [r7, #0]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	461a      	mov	r2, r3
 8003870:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 8003874:	f7ff fa7c 	bl	8002d70 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	4618      	mov	r0, r3
 800387e:	f7ff fbb5 	bl	8002fec <LL_ADC_REG_IsConversionOngoing>
 8003882:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	4618      	mov	r0, r3
 800388c:	f7ff fbc1 	bl	8003012 <LL_ADC_INJ_IsConversionOngoing>
 8003890:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003894:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8003898:	2b00      	cmp	r3, #0
 800389a:	f040 81a4 	bne.w	8003be6 <HAL_ADC_ConfigChannel+0x416>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800389e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	f040 819f 	bne.w	8003be6 <HAL_ADC_ConfigChannel+0x416>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	6818      	ldr	r0, [r3, #0]
 80038ac:	683b      	ldr	r3, [r7, #0]
 80038ae:	6819      	ldr	r1, [r3, #0]
 80038b0:	683b      	ldr	r3, [r7, #0]
 80038b2:	689b      	ldr	r3, [r3, #8]
 80038b4:	461a      	mov	r2, r3
 80038b6:	f7ff fa9a 	bl	8002dee <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80038ba:	683b      	ldr	r3, [r7, #0]
 80038bc:	695a      	ldr	r2, [r3, #20]
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	68db      	ldr	r3, [r3, #12]
 80038c4:	08db      	lsrs	r3, r3, #3
 80038c6:	f003 0303 	and.w	r3, r3, #3
 80038ca:	005b      	lsls	r3, r3, #1
 80038cc:	fa02 f303 	lsl.w	r3, r2, r3
 80038d0:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 80038d4:	683b      	ldr	r3, [r7, #0]
 80038d6:	691b      	ldr	r3, [r3, #16]
 80038d8:	2b04      	cmp	r3, #4
 80038da:	d00a      	beq.n	80038f2 <HAL_ADC_ConfigChannel+0x122>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	6818      	ldr	r0, [r3, #0]
 80038e0:	683b      	ldr	r3, [r7, #0]
 80038e2:	6919      	ldr	r1, [r3, #16]
 80038e4:	683b      	ldr	r3, [r7, #0]
 80038e6:	681a      	ldr	r2, [r3, #0]
 80038e8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80038ec:	f7ff f9d8 	bl	8002ca0 <LL_ADC_SetOffset>
 80038f0:	e179      	b.n	8003be6 <HAL_ADC_ConfigChannel+0x416>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	2100      	movs	r1, #0
 80038f8:	4618      	mov	r0, r3
 80038fa:	f7ff f9f5 	bl	8002ce8 <LL_ADC_GetOffsetChannel>
 80038fe:	4603      	mov	r3, r0
 8003900:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003904:	2b00      	cmp	r3, #0
 8003906:	d10a      	bne.n	800391e <HAL_ADC_ConfigChannel+0x14e>
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	2100      	movs	r1, #0
 800390e:	4618      	mov	r0, r3
 8003910:	f7ff f9ea 	bl	8002ce8 <LL_ADC_GetOffsetChannel>
 8003914:	4603      	mov	r3, r0
 8003916:	0e9b      	lsrs	r3, r3, #26
 8003918:	f003 021f 	and.w	r2, r3, #31
 800391c:	e01e      	b.n	800395c <HAL_ADC_ConfigChannel+0x18c>
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	2100      	movs	r1, #0
 8003924:	4618      	mov	r0, r3
 8003926:	f7ff f9df 	bl	8002ce8 <LL_ADC_GetOffsetChannel>
 800392a:	4603      	mov	r3, r0
 800392c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003930:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8003934:	fa93 f3a3 	rbit	r3, r3
 8003938:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800393c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8003940:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8003944:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003948:	2b00      	cmp	r3, #0
 800394a:	d101      	bne.n	8003950 <HAL_ADC_ConfigChannel+0x180>
  {
    return 32U;
 800394c:	2320      	movs	r3, #32
 800394e:	e004      	b.n	800395a <HAL_ADC_ConfigChannel+0x18a>
  }
  return __builtin_clz(value);
 8003950:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003954:	fab3 f383 	clz	r3, r3
 8003958:	b2db      	uxtb	r3, r3
 800395a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800395c:	683b      	ldr	r3, [r7, #0]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003964:	2b00      	cmp	r3, #0
 8003966:	d105      	bne.n	8003974 <HAL_ADC_ConfigChannel+0x1a4>
 8003968:	683b      	ldr	r3, [r7, #0]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	0e9b      	lsrs	r3, r3, #26
 800396e:	f003 031f 	and.w	r3, r3, #31
 8003972:	e018      	b.n	80039a6 <HAL_ADC_ConfigChannel+0x1d6>
 8003974:	683b      	ldr	r3, [r7, #0]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800397c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003980:	fa93 f3a3 	rbit	r3, r3
 8003984:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 8003988:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800398c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 8003990:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003994:	2b00      	cmp	r3, #0
 8003996:	d101      	bne.n	800399c <HAL_ADC_ConfigChannel+0x1cc>
    return 32U;
 8003998:	2320      	movs	r3, #32
 800399a:	e004      	b.n	80039a6 <HAL_ADC_ConfigChannel+0x1d6>
  return __builtin_clz(value);
 800399c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80039a0:	fab3 f383 	clz	r3, r3
 80039a4:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80039a6:	429a      	cmp	r2, r3
 80039a8:	d106      	bne.n	80039b8 <HAL_ADC_ConfigChannel+0x1e8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	2200      	movs	r2, #0
 80039b0:	2100      	movs	r1, #0
 80039b2:	4618      	mov	r0, r3
 80039b4:	f7ff f9ae 	bl	8002d14 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	2101      	movs	r1, #1
 80039be:	4618      	mov	r0, r3
 80039c0:	f7ff f992 	bl	8002ce8 <LL_ADC_GetOffsetChannel>
 80039c4:	4603      	mov	r3, r0
 80039c6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d10a      	bne.n	80039e4 <HAL_ADC_ConfigChannel+0x214>
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	2101      	movs	r1, #1
 80039d4:	4618      	mov	r0, r3
 80039d6:	f7ff f987 	bl	8002ce8 <LL_ADC_GetOffsetChannel>
 80039da:	4603      	mov	r3, r0
 80039dc:	0e9b      	lsrs	r3, r3, #26
 80039de:	f003 021f 	and.w	r2, r3, #31
 80039e2:	e01e      	b.n	8003a22 <HAL_ADC_ConfigChannel+0x252>
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	2101      	movs	r1, #1
 80039ea:	4618      	mov	r0, r3
 80039ec:	f7ff f97c 	bl	8002ce8 <LL_ADC_GetOffsetChannel>
 80039f0:	4603      	mov	r3, r0
 80039f2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039f6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80039fa:	fa93 f3a3 	rbit	r3, r3
 80039fe:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 8003a02:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003a06:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 8003a0a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d101      	bne.n	8003a16 <HAL_ADC_ConfigChannel+0x246>
    return 32U;
 8003a12:	2320      	movs	r3, #32
 8003a14:	e004      	b.n	8003a20 <HAL_ADC_ConfigChannel+0x250>
  return __builtin_clz(value);
 8003a16:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003a1a:	fab3 f383 	clz	r3, r3
 8003a1e:	b2db      	uxtb	r3, r3
 8003a20:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003a22:	683b      	ldr	r3, [r7, #0]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d105      	bne.n	8003a3a <HAL_ADC_ConfigChannel+0x26a>
 8003a2e:	683b      	ldr	r3, [r7, #0]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	0e9b      	lsrs	r3, r3, #26
 8003a34:	f003 031f 	and.w	r3, r3, #31
 8003a38:	e018      	b.n	8003a6c <HAL_ADC_ConfigChannel+0x29c>
 8003a3a:	683b      	ldr	r3, [r7, #0]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a42:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003a46:	fa93 f3a3 	rbit	r3, r3
 8003a4a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 8003a4e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003a52:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 8003a56:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d101      	bne.n	8003a62 <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 8003a5e:	2320      	movs	r3, #32
 8003a60:	e004      	b.n	8003a6c <HAL_ADC_ConfigChannel+0x29c>
  return __builtin_clz(value);
 8003a62:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003a66:	fab3 f383 	clz	r3, r3
 8003a6a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003a6c:	429a      	cmp	r2, r3
 8003a6e:	d106      	bne.n	8003a7e <HAL_ADC_ConfigChannel+0x2ae>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	2200      	movs	r2, #0
 8003a76:	2101      	movs	r1, #1
 8003a78:	4618      	mov	r0, r3
 8003a7a:	f7ff f94b 	bl	8002d14 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	2102      	movs	r1, #2
 8003a84:	4618      	mov	r0, r3
 8003a86:	f7ff f92f 	bl	8002ce8 <LL_ADC_GetOffsetChannel>
 8003a8a:	4603      	mov	r3, r0
 8003a8c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d10a      	bne.n	8003aaa <HAL_ADC_ConfigChannel+0x2da>
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	2102      	movs	r1, #2
 8003a9a:	4618      	mov	r0, r3
 8003a9c:	f7ff f924 	bl	8002ce8 <LL_ADC_GetOffsetChannel>
 8003aa0:	4603      	mov	r3, r0
 8003aa2:	0e9b      	lsrs	r3, r3, #26
 8003aa4:	f003 021f 	and.w	r2, r3, #31
 8003aa8:	e01e      	b.n	8003ae8 <HAL_ADC_ConfigChannel+0x318>
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	2102      	movs	r1, #2
 8003ab0:	4618      	mov	r0, r3
 8003ab2:	f7ff f919 	bl	8002ce8 <LL_ADC_GetOffsetChannel>
 8003ab6:	4603      	mov	r3, r0
 8003ab8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003abc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003ac0:	fa93 f3a3 	rbit	r3, r3
 8003ac4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 8003ac8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003acc:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 8003ad0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d101      	bne.n	8003adc <HAL_ADC_ConfigChannel+0x30c>
    return 32U;
 8003ad8:	2320      	movs	r3, #32
 8003ada:	e004      	b.n	8003ae6 <HAL_ADC_ConfigChannel+0x316>
  return __builtin_clz(value);
 8003adc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003ae0:	fab3 f383 	clz	r3, r3
 8003ae4:	b2db      	uxtb	r3, r3
 8003ae6:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003ae8:	683b      	ldr	r3, [r7, #0]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d105      	bne.n	8003b00 <HAL_ADC_ConfigChannel+0x330>
 8003af4:	683b      	ldr	r3, [r7, #0]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	0e9b      	lsrs	r3, r3, #26
 8003afa:	f003 031f 	and.w	r3, r3, #31
 8003afe:	e014      	b.n	8003b2a <HAL_ADC_ConfigChannel+0x35a>
 8003b00:	683b      	ldr	r3, [r7, #0]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b06:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003b08:	fa93 f3a3 	rbit	r3, r3
 8003b0c:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 8003b0e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003b10:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 8003b14:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d101      	bne.n	8003b20 <HAL_ADC_ConfigChannel+0x350>
    return 32U;
 8003b1c:	2320      	movs	r3, #32
 8003b1e:	e004      	b.n	8003b2a <HAL_ADC_ConfigChannel+0x35a>
  return __builtin_clz(value);
 8003b20:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003b24:	fab3 f383 	clz	r3, r3
 8003b28:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003b2a:	429a      	cmp	r2, r3
 8003b2c:	d106      	bne.n	8003b3c <HAL_ADC_ConfigChannel+0x36c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	2200      	movs	r2, #0
 8003b34:	2102      	movs	r1, #2
 8003b36:	4618      	mov	r0, r3
 8003b38:	f7ff f8ec 	bl	8002d14 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	2103      	movs	r1, #3
 8003b42:	4618      	mov	r0, r3
 8003b44:	f7ff f8d0 	bl	8002ce8 <LL_ADC_GetOffsetChannel>
 8003b48:	4603      	mov	r3, r0
 8003b4a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d10a      	bne.n	8003b68 <HAL_ADC_ConfigChannel+0x398>
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	2103      	movs	r1, #3
 8003b58:	4618      	mov	r0, r3
 8003b5a:	f7ff f8c5 	bl	8002ce8 <LL_ADC_GetOffsetChannel>
 8003b5e:	4603      	mov	r3, r0
 8003b60:	0e9b      	lsrs	r3, r3, #26
 8003b62:	f003 021f 	and.w	r2, r3, #31
 8003b66:	e017      	b.n	8003b98 <HAL_ADC_ConfigChannel+0x3c8>
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	2103      	movs	r1, #3
 8003b6e:	4618      	mov	r0, r3
 8003b70:	f7ff f8ba 	bl	8002ce8 <LL_ADC_GetOffsetChannel>
 8003b74:	4603      	mov	r3, r0
 8003b76:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b78:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003b7a:	fa93 f3a3 	rbit	r3, r3
 8003b7e:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8003b80:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003b82:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 8003b84:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d101      	bne.n	8003b8e <HAL_ADC_ConfigChannel+0x3be>
    return 32U;
 8003b8a:	2320      	movs	r3, #32
 8003b8c:	e003      	b.n	8003b96 <HAL_ADC_ConfigChannel+0x3c6>
  return __builtin_clz(value);
 8003b8e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003b90:	fab3 f383 	clz	r3, r3
 8003b94:	b2db      	uxtb	r3, r3
 8003b96:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003b98:	683b      	ldr	r3, [r7, #0]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d105      	bne.n	8003bb0 <HAL_ADC_ConfigChannel+0x3e0>
 8003ba4:	683b      	ldr	r3, [r7, #0]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	0e9b      	lsrs	r3, r3, #26
 8003baa:	f003 031f 	and.w	r3, r3, #31
 8003bae:	e011      	b.n	8003bd4 <HAL_ADC_ConfigChannel+0x404>
 8003bb0:	683b      	ldr	r3, [r7, #0]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003bb6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003bb8:	fa93 f3a3 	rbit	r3, r3
 8003bbc:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 8003bbe:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003bc0:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 8003bc2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d101      	bne.n	8003bcc <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 8003bc8:	2320      	movs	r3, #32
 8003bca:	e003      	b.n	8003bd4 <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 8003bcc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003bce:	fab3 f383 	clz	r3, r3
 8003bd2:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003bd4:	429a      	cmp	r2, r3
 8003bd6:	d106      	bne.n	8003be6 <HAL_ADC_ConfigChannel+0x416>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	2200      	movs	r2, #0
 8003bde:	2103      	movs	r1, #3
 8003be0:	4618      	mov	r0, r3
 8003be2:	f7ff f897 	bl	8002d14 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	4618      	mov	r0, r3
 8003bec:	f7ff f9c4 	bl	8002f78 <LL_ADC_IsEnabled>
 8003bf0:	4603      	mov	r3, r0
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	f040 8140 	bne.w	8003e78 <HAL_ADC_ConfigChannel+0x6a8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	6818      	ldr	r0, [r3, #0]
 8003bfc:	683b      	ldr	r3, [r7, #0]
 8003bfe:	6819      	ldr	r1, [r3, #0]
 8003c00:	683b      	ldr	r3, [r7, #0]
 8003c02:	68db      	ldr	r3, [r3, #12]
 8003c04:	461a      	mov	r2, r3
 8003c06:	f7ff f91d 	bl	8002e44 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8003c0a:	683b      	ldr	r3, [r7, #0]
 8003c0c:	68db      	ldr	r3, [r3, #12]
 8003c0e:	4a8f      	ldr	r2, [pc, #572]	@ (8003e4c <HAL_ADC_ConfigChannel+0x67c>)
 8003c10:	4293      	cmp	r3, r2
 8003c12:	f040 8131 	bne.w	8003e78 <HAL_ADC_ConfigChannel+0x6a8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003c1a:	683b      	ldr	r3, [r7, #0]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d10b      	bne.n	8003c3e <HAL_ADC_ConfigChannel+0x46e>
 8003c26:	683b      	ldr	r3, [r7, #0]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	0e9b      	lsrs	r3, r3, #26
 8003c2c:	3301      	adds	r3, #1
 8003c2e:	f003 031f 	and.w	r3, r3, #31
 8003c32:	2b09      	cmp	r3, #9
 8003c34:	bf94      	ite	ls
 8003c36:	2301      	movls	r3, #1
 8003c38:	2300      	movhi	r3, #0
 8003c3a:	b2db      	uxtb	r3, r3
 8003c3c:	e019      	b.n	8003c72 <HAL_ADC_ConfigChannel+0x4a2>
 8003c3e:	683b      	ldr	r3, [r7, #0]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c44:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003c46:	fa93 f3a3 	rbit	r3, r3
 8003c4a:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 8003c4c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003c4e:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 8003c50:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d101      	bne.n	8003c5a <HAL_ADC_ConfigChannel+0x48a>
    return 32U;
 8003c56:	2320      	movs	r3, #32
 8003c58:	e003      	b.n	8003c62 <HAL_ADC_ConfigChannel+0x492>
  return __builtin_clz(value);
 8003c5a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003c5c:	fab3 f383 	clz	r3, r3
 8003c60:	b2db      	uxtb	r3, r3
 8003c62:	3301      	adds	r3, #1
 8003c64:	f003 031f 	and.w	r3, r3, #31
 8003c68:	2b09      	cmp	r3, #9
 8003c6a:	bf94      	ite	ls
 8003c6c:	2301      	movls	r3, #1
 8003c6e:	2300      	movhi	r3, #0
 8003c70:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d079      	beq.n	8003d6a <HAL_ADC_ConfigChannel+0x59a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003c76:	683b      	ldr	r3, [r7, #0]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d107      	bne.n	8003c92 <HAL_ADC_ConfigChannel+0x4c2>
 8003c82:	683b      	ldr	r3, [r7, #0]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	0e9b      	lsrs	r3, r3, #26
 8003c88:	3301      	adds	r3, #1
 8003c8a:	069b      	lsls	r3, r3, #26
 8003c8c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003c90:	e015      	b.n	8003cbe <HAL_ADC_ConfigChannel+0x4ee>
 8003c92:	683b      	ldr	r3, [r7, #0]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c98:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003c9a:	fa93 f3a3 	rbit	r3, r3
 8003c9e:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 8003ca0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003ca2:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 8003ca4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d101      	bne.n	8003cae <HAL_ADC_ConfigChannel+0x4de>
    return 32U;
 8003caa:	2320      	movs	r3, #32
 8003cac:	e003      	b.n	8003cb6 <HAL_ADC_ConfigChannel+0x4e6>
  return __builtin_clz(value);
 8003cae:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003cb0:	fab3 f383 	clz	r3, r3
 8003cb4:	b2db      	uxtb	r3, r3
 8003cb6:	3301      	adds	r3, #1
 8003cb8:	069b      	lsls	r3, r3, #26
 8003cba:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003cbe:	683b      	ldr	r3, [r7, #0]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d109      	bne.n	8003cde <HAL_ADC_ConfigChannel+0x50e>
 8003cca:	683b      	ldr	r3, [r7, #0]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	0e9b      	lsrs	r3, r3, #26
 8003cd0:	3301      	adds	r3, #1
 8003cd2:	f003 031f 	and.w	r3, r3, #31
 8003cd6:	2101      	movs	r1, #1
 8003cd8:	fa01 f303 	lsl.w	r3, r1, r3
 8003cdc:	e017      	b.n	8003d0e <HAL_ADC_ConfigChannel+0x53e>
 8003cde:	683b      	ldr	r3, [r7, #0]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ce4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003ce6:	fa93 f3a3 	rbit	r3, r3
 8003cea:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 8003cec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003cee:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 8003cf0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d101      	bne.n	8003cfa <HAL_ADC_ConfigChannel+0x52a>
    return 32U;
 8003cf6:	2320      	movs	r3, #32
 8003cf8:	e003      	b.n	8003d02 <HAL_ADC_ConfigChannel+0x532>
  return __builtin_clz(value);
 8003cfa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003cfc:	fab3 f383 	clz	r3, r3
 8003d00:	b2db      	uxtb	r3, r3
 8003d02:	3301      	adds	r3, #1
 8003d04:	f003 031f 	and.w	r3, r3, #31
 8003d08:	2101      	movs	r1, #1
 8003d0a:	fa01 f303 	lsl.w	r3, r1, r3
 8003d0e:	ea42 0103 	orr.w	r1, r2, r3
 8003d12:	683b      	ldr	r3, [r7, #0]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d10a      	bne.n	8003d34 <HAL_ADC_ConfigChannel+0x564>
 8003d1e:	683b      	ldr	r3, [r7, #0]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	0e9b      	lsrs	r3, r3, #26
 8003d24:	3301      	adds	r3, #1
 8003d26:	f003 021f 	and.w	r2, r3, #31
 8003d2a:	4613      	mov	r3, r2
 8003d2c:	005b      	lsls	r3, r3, #1
 8003d2e:	4413      	add	r3, r2
 8003d30:	051b      	lsls	r3, r3, #20
 8003d32:	e018      	b.n	8003d66 <HAL_ADC_ConfigChannel+0x596>
 8003d34:	683b      	ldr	r3, [r7, #0]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d3a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003d3c:	fa93 f3a3 	rbit	r3, r3
 8003d40:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 8003d42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d44:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 8003d46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d101      	bne.n	8003d50 <HAL_ADC_ConfigChannel+0x580>
    return 32U;
 8003d4c:	2320      	movs	r3, #32
 8003d4e:	e003      	b.n	8003d58 <HAL_ADC_ConfigChannel+0x588>
  return __builtin_clz(value);
 8003d50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d52:	fab3 f383 	clz	r3, r3
 8003d56:	b2db      	uxtb	r3, r3
 8003d58:	3301      	adds	r3, #1
 8003d5a:	f003 021f 	and.w	r2, r3, #31
 8003d5e:	4613      	mov	r3, r2
 8003d60:	005b      	lsls	r3, r3, #1
 8003d62:	4413      	add	r3, r2
 8003d64:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003d66:	430b      	orrs	r3, r1
 8003d68:	e081      	b.n	8003e6e <HAL_ADC_ConfigChannel+0x69e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003d6a:	683b      	ldr	r3, [r7, #0]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d107      	bne.n	8003d86 <HAL_ADC_ConfigChannel+0x5b6>
 8003d76:	683b      	ldr	r3, [r7, #0]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	0e9b      	lsrs	r3, r3, #26
 8003d7c:	3301      	adds	r3, #1
 8003d7e:	069b      	lsls	r3, r3, #26
 8003d80:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003d84:	e015      	b.n	8003db2 <HAL_ADC_ConfigChannel+0x5e2>
 8003d86:	683b      	ldr	r3, [r7, #0]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d8e:	fa93 f3a3 	rbit	r3, r3
 8003d92:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 8003d94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d96:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 8003d98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d101      	bne.n	8003da2 <HAL_ADC_ConfigChannel+0x5d2>
    return 32U;
 8003d9e:	2320      	movs	r3, #32
 8003da0:	e003      	b.n	8003daa <HAL_ADC_ConfigChannel+0x5da>
  return __builtin_clz(value);
 8003da2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003da4:	fab3 f383 	clz	r3, r3
 8003da8:	b2db      	uxtb	r3, r3
 8003daa:	3301      	adds	r3, #1
 8003dac:	069b      	lsls	r3, r3, #26
 8003dae:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003db2:	683b      	ldr	r3, [r7, #0]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d109      	bne.n	8003dd2 <HAL_ADC_ConfigChannel+0x602>
 8003dbe:	683b      	ldr	r3, [r7, #0]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	0e9b      	lsrs	r3, r3, #26
 8003dc4:	3301      	adds	r3, #1
 8003dc6:	f003 031f 	and.w	r3, r3, #31
 8003dca:	2101      	movs	r1, #1
 8003dcc:	fa01 f303 	lsl.w	r3, r1, r3
 8003dd0:	e017      	b.n	8003e02 <HAL_ADC_ConfigChannel+0x632>
 8003dd2:	683b      	ldr	r3, [r7, #0]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003dd8:	69fb      	ldr	r3, [r7, #28]
 8003dda:	fa93 f3a3 	rbit	r3, r3
 8003dde:	61bb      	str	r3, [r7, #24]
  return result;
 8003de0:	69bb      	ldr	r3, [r7, #24]
 8003de2:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8003de4:	6a3b      	ldr	r3, [r7, #32]
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d101      	bne.n	8003dee <HAL_ADC_ConfigChannel+0x61e>
    return 32U;
 8003dea:	2320      	movs	r3, #32
 8003dec:	e003      	b.n	8003df6 <HAL_ADC_ConfigChannel+0x626>
  return __builtin_clz(value);
 8003dee:	6a3b      	ldr	r3, [r7, #32]
 8003df0:	fab3 f383 	clz	r3, r3
 8003df4:	b2db      	uxtb	r3, r3
 8003df6:	3301      	adds	r3, #1
 8003df8:	f003 031f 	and.w	r3, r3, #31
 8003dfc:	2101      	movs	r1, #1
 8003dfe:	fa01 f303 	lsl.w	r3, r1, r3
 8003e02:	ea42 0103 	orr.w	r1, r2, r3
 8003e06:	683b      	ldr	r3, [r7, #0]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d10d      	bne.n	8003e2e <HAL_ADC_ConfigChannel+0x65e>
 8003e12:	683b      	ldr	r3, [r7, #0]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	0e9b      	lsrs	r3, r3, #26
 8003e18:	3301      	adds	r3, #1
 8003e1a:	f003 021f 	and.w	r2, r3, #31
 8003e1e:	4613      	mov	r3, r2
 8003e20:	005b      	lsls	r3, r3, #1
 8003e22:	4413      	add	r3, r2
 8003e24:	3b1e      	subs	r3, #30
 8003e26:	051b      	lsls	r3, r3, #20
 8003e28:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003e2c:	e01e      	b.n	8003e6c <HAL_ADC_ConfigChannel+0x69c>
 8003e2e:	683b      	ldr	r3, [r7, #0]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e34:	693b      	ldr	r3, [r7, #16]
 8003e36:	fa93 f3a3 	rbit	r3, r3
 8003e3a:	60fb      	str	r3, [r7, #12]
  return result;
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8003e40:	697b      	ldr	r3, [r7, #20]
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d104      	bne.n	8003e50 <HAL_ADC_ConfigChannel+0x680>
    return 32U;
 8003e46:	2320      	movs	r3, #32
 8003e48:	e006      	b.n	8003e58 <HAL_ADC_ConfigChannel+0x688>
 8003e4a:	bf00      	nop
 8003e4c:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8003e50:	697b      	ldr	r3, [r7, #20]
 8003e52:	fab3 f383 	clz	r3, r3
 8003e56:	b2db      	uxtb	r3, r3
 8003e58:	3301      	adds	r3, #1
 8003e5a:	f003 021f 	and.w	r2, r3, #31
 8003e5e:	4613      	mov	r3, r2
 8003e60:	005b      	lsls	r3, r3, #1
 8003e62:	4413      	add	r3, r2
 8003e64:	3b1e      	subs	r3, #30
 8003e66:	051b      	lsls	r3, r3, #20
 8003e68:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003e6c:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8003e6e:	683a      	ldr	r2, [r7, #0]
 8003e70:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003e72:	4619      	mov	r1, r3
 8003e74:	f7fe ffbb 	bl	8002dee <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8003e78:	683b      	ldr	r3, [r7, #0]
 8003e7a:	681a      	ldr	r2, [r3, #0]
 8003e7c:	4b3d      	ldr	r3, [pc, #244]	@ (8003f74 <HAL_ADC_ConfigChannel+0x7a4>)
 8003e7e:	4013      	ands	r3, r2
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d06c      	beq.n	8003f5e <HAL_ADC_ConfigChannel+0x78e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003e84:	483c      	ldr	r0, [pc, #240]	@ (8003f78 <HAL_ADC_ConfigChannel+0x7a8>)
 8003e86:	f7fe fefd 	bl	8002c84 <LL_ADC_GetCommonPathInternalCh>
 8003e8a:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003e8e:	683b      	ldr	r3, [r7, #0]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	4a3a      	ldr	r2, [pc, #232]	@ (8003f7c <HAL_ADC_ConfigChannel+0x7ac>)
 8003e94:	4293      	cmp	r3, r2
 8003e96:	d127      	bne.n	8003ee8 <HAL_ADC_ConfigChannel+0x718>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003e98:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003e9c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d121      	bne.n	8003ee8 <HAL_ADC_ConfigChannel+0x718>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	4a35      	ldr	r2, [pc, #212]	@ (8003f80 <HAL_ADC_ConfigChannel+0x7b0>)
 8003eaa:	4293      	cmp	r3, r2
 8003eac:	d157      	bne.n	8003f5e <HAL_ADC_ConfigChannel+0x78e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003eae:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003eb2:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003eb6:	4619      	mov	r1, r3
 8003eb8:	482f      	ldr	r0, [pc, #188]	@ (8003f78 <HAL_ADC_ConfigChannel+0x7a8>)
 8003eba:	f7fe fed0 	bl	8002c5e <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003ebe:	4b31      	ldr	r3, [pc, #196]	@ (8003f84 <HAL_ADC_ConfigChannel+0x7b4>)
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	099b      	lsrs	r3, r3, #6
 8003ec4:	4a30      	ldr	r2, [pc, #192]	@ (8003f88 <HAL_ADC_ConfigChannel+0x7b8>)
 8003ec6:	fba2 2303 	umull	r2, r3, r2, r3
 8003eca:	099b      	lsrs	r3, r3, #6
 8003ecc:	1c5a      	adds	r2, r3, #1
 8003ece:	4613      	mov	r3, r2
 8003ed0:	005b      	lsls	r3, r3, #1
 8003ed2:	4413      	add	r3, r2
 8003ed4:	009b      	lsls	r3, r3, #2
 8003ed6:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8003ed8:	e002      	b.n	8003ee0 <HAL_ADC_ConfigChannel+0x710>
          {
            wait_loop_index--;
 8003eda:	68bb      	ldr	r3, [r7, #8]
 8003edc:	3b01      	subs	r3, #1
 8003ede:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8003ee0:	68bb      	ldr	r3, [r7, #8]
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d1f9      	bne.n	8003eda <HAL_ADC_ConfigChannel+0x70a>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003ee6:	e03a      	b.n	8003f5e <HAL_ADC_ConfigChannel+0x78e>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8003ee8:	683b      	ldr	r3, [r7, #0]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	4a27      	ldr	r2, [pc, #156]	@ (8003f8c <HAL_ADC_ConfigChannel+0x7bc>)
 8003eee:	4293      	cmp	r3, r2
 8003ef0:	d113      	bne.n	8003f1a <HAL_ADC_ConfigChannel+0x74a>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003ef2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003ef6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d10d      	bne.n	8003f1a <HAL_ADC_ConfigChannel+0x74a>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	4a1f      	ldr	r2, [pc, #124]	@ (8003f80 <HAL_ADC_ConfigChannel+0x7b0>)
 8003f04:	4293      	cmp	r3, r2
 8003f06:	d12a      	bne.n	8003f5e <HAL_ADC_ConfigChannel+0x78e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003f08:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003f0c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003f10:	4619      	mov	r1, r3
 8003f12:	4819      	ldr	r0, [pc, #100]	@ (8003f78 <HAL_ADC_ConfigChannel+0x7a8>)
 8003f14:	f7fe fea3 	bl	8002c5e <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003f18:	e021      	b.n	8003f5e <HAL_ADC_ConfigChannel+0x78e>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8003f1a:	683b      	ldr	r3, [r7, #0]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	4a1c      	ldr	r2, [pc, #112]	@ (8003f90 <HAL_ADC_ConfigChannel+0x7c0>)
 8003f20:	4293      	cmp	r3, r2
 8003f22:	d11c      	bne.n	8003f5e <HAL_ADC_ConfigChannel+0x78e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003f24:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003f28:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d116      	bne.n	8003f5e <HAL_ADC_ConfigChannel+0x78e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	4a12      	ldr	r2, [pc, #72]	@ (8003f80 <HAL_ADC_ConfigChannel+0x7b0>)
 8003f36:	4293      	cmp	r3, r2
 8003f38:	d111      	bne.n	8003f5e <HAL_ADC_ConfigChannel+0x78e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003f3a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003f3e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003f42:	4619      	mov	r1, r3
 8003f44:	480c      	ldr	r0, [pc, #48]	@ (8003f78 <HAL_ADC_ConfigChannel+0x7a8>)
 8003f46:	f7fe fe8a 	bl	8002c5e <LL_ADC_SetCommonPathInternalCh>
 8003f4a:	e008      	b.n	8003f5e <HAL_ADC_ConfigChannel+0x78e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f50:	f043 0220 	orr.w	r2, r3, #32
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8003f58:	2301      	movs	r3, #1
 8003f5a:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	2200      	movs	r2, #0
 8003f62:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8003f66:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8003f6a:	4618      	mov	r0, r3
 8003f6c:	37d8      	adds	r7, #216	@ 0xd8
 8003f6e:	46bd      	mov	sp, r7
 8003f70:	bd80      	pop	{r7, pc}
 8003f72:	bf00      	nop
 8003f74:	80080000 	.word	0x80080000
 8003f78:	50040300 	.word	0x50040300
 8003f7c:	c7520000 	.word	0xc7520000
 8003f80:	50040000 	.word	0x50040000
 8003f84:	200001e4 	.word	0x200001e4
 8003f88:	053e2d63 	.word	0x053e2d63
 8003f8c:	cb840000 	.word	0xcb840000
 8003f90:	80000001 	.word	0x80000001

08003f94 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003f94:	b580      	push	{r7, lr}
 8003f96:	b084      	sub	sp, #16
 8003f98:	af00      	add	r7, sp, #0
 8003f9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8003f9c:	2300      	movs	r3, #0
 8003f9e:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	4618      	mov	r0, r3
 8003fa6:	f7fe ffe7 	bl	8002f78 <LL_ADC_IsEnabled>
 8003faa:	4603      	mov	r3, r0
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d169      	bne.n	8004084 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	689a      	ldr	r2, [r3, #8]
 8003fb6:	4b36      	ldr	r3, [pc, #216]	@ (8004090 <ADC_Enable+0xfc>)
 8003fb8:	4013      	ands	r3, r2
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d00d      	beq.n	8003fda <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003fc2:	f043 0210 	orr.w	r2, r3, #16
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003fce:	f043 0201 	orr.w	r2, r3, #1
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 8003fd6:	2301      	movs	r3, #1
 8003fd8:	e055      	b.n	8004086 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	4618      	mov	r0, r3
 8003fe0:	f7fe ffa2 	bl	8002f28 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8003fe4:	482b      	ldr	r0, [pc, #172]	@ (8004094 <ADC_Enable+0x100>)
 8003fe6:	f7fe fe4d 	bl	8002c84 <LL_ADC_GetCommonPathInternalCh>
 8003fea:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8003fec:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d013      	beq.n	800401c <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003ff4:	4b28      	ldr	r3, [pc, #160]	@ (8004098 <ADC_Enable+0x104>)
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	099b      	lsrs	r3, r3, #6
 8003ffa:	4a28      	ldr	r2, [pc, #160]	@ (800409c <ADC_Enable+0x108>)
 8003ffc:	fba2 2303 	umull	r2, r3, r2, r3
 8004000:	099b      	lsrs	r3, r3, #6
 8004002:	1c5a      	adds	r2, r3, #1
 8004004:	4613      	mov	r3, r2
 8004006:	005b      	lsls	r3, r3, #1
 8004008:	4413      	add	r3, r2
 800400a:	009b      	lsls	r3, r3, #2
 800400c:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800400e:	e002      	b.n	8004016 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8004010:	68bb      	ldr	r3, [r7, #8]
 8004012:	3b01      	subs	r3, #1
 8004014:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8004016:	68bb      	ldr	r3, [r7, #8]
 8004018:	2b00      	cmp	r3, #0
 800401a:	d1f9      	bne.n	8004010 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 800401c:	f7fe fe00 	bl	8002c20 <HAL_GetTick>
 8004020:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004022:	e028      	b.n	8004076 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	4618      	mov	r0, r3
 800402a:	f7fe ffa5 	bl	8002f78 <LL_ADC_IsEnabled>
 800402e:	4603      	mov	r3, r0
 8004030:	2b00      	cmp	r3, #0
 8004032:	d104      	bne.n	800403e <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	4618      	mov	r0, r3
 800403a:	f7fe ff75 	bl	8002f28 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800403e:	f7fe fdef 	bl	8002c20 <HAL_GetTick>
 8004042:	4602      	mov	r2, r0
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	1ad3      	subs	r3, r2, r3
 8004048:	2b02      	cmp	r3, #2
 800404a:	d914      	bls.n	8004076 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	f003 0301 	and.w	r3, r3, #1
 8004056:	2b01      	cmp	r3, #1
 8004058:	d00d      	beq.n	8004076 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800405e:	f043 0210 	orr.w	r2, r3, #16
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800406a:	f043 0201 	orr.w	r2, r3, #1
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8004072:	2301      	movs	r3, #1
 8004074:	e007      	b.n	8004086 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	f003 0301 	and.w	r3, r3, #1
 8004080:	2b01      	cmp	r3, #1
 8004082:	d1cf      	bne.n	8004024 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8004084:	2300      	movs	r3, #0
}
 8004086:	4618      	mov	r0, r3
 8004088:	3710      	adds	r7, #16
 800408a:	46bd      	mov	sp, r7
 800408c:	bd80      	pop	{r7, pc}
 800408e:	bf00      	nop
 8004090:	8000003f 	.word	0x8000003f
 8004094:	50040300 	.word	0x50040300
 8004098:	200001e4 	.word	0x200001e4
 800409c:	053e2d63 	.word	0x053e2d63

080040a0 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80040a0:	b580      	push	{r7, lr}
 80040a2:	b084      	sub	sp, #16
 80040a4:	af00      	add	r7, sp, #0
 80040a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	4618      	mov	r0, r3
 80040ae:	f7fe ff76 	bl	8002f9e <LL_ADC_IsDisableOngoing>
 80040b2:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	4618      	mov	r0, r3
 80040ba:	f7fe ff5d 	bl	8002f78 <LL_ADC_IsEnabled>
 80040be:	4603      	mov	r3, r0
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d047      	beq.n	8004154 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d144      	bne.n	8004154 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	689b      	ldr	r3, [r3, #8]
 80040d0:	f003 030d 	and.w	r3, r3, #13
 80040d4:	2b01      	cmp	r3, #1
 80040d6:	d10c      	bne.n	80040f2 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	4618      	mov	r0, r3
 80040de:	f7fe ff37 	bl	8002f50 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	2203      	movs	r2, #3
 80040e8:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80040ea:	f7fe fd99 	bl	8002c20 <HAL_GetTick>
 80040ee:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80040f0:	e029      	b.n	8004146 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80040f6:	f043 0210 	orr.w	r2, r3, #16
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	655a      	str	r2, [r3, #84]	@ 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004102:	f043 0201 	orr.w	r2, r3, #1
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	659a      	str	r2, [r3, #88]	@ 0x58
      return HAL_ERROR;
 800410a:	2301      	movs	r3, #1
 800410c:	e023      	b.n	8004156 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800410e:	f7fe fd87 	bl	8002c20 <HAL_GetTick>
 8004112:	4602      	mov	r2, r0
 8004114:	68bb      	ldr	r3, [r7, #8]
 8004116:	1ad3      	subs	r3, r2, r3
 8004118:	2b02      	cmp	r3, #2
 800411a:	d914      	bls.n	8004146 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	689b      	ldr	r3, [r3, #8]
 8004122:	f003 0301 	and.w	r3, r3, #1
 8004126:	2b00      	cmp	r3, #0
 8004128:	d00d      	beq.n	8004146 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800412e:	f043 0210 	orr.w	r2, r3, #16
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800413a:	f043 0201 	orr.w	r2, r3, #1
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8004142:	2301      	movs	r3, #1
 8004144:	e007      	b.n	8004156 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	689b      	ldr	r3, [r3, #8]
 800414c:	f003 0301 	and.w	r3, r3, #1
 8004150:	2b00      	cmp	r3, #0
 8004152:	d1dc      	bne.n	800410e <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8004154:	2300      	movs	r3, #0
}
 8004156:	4618      	mov	r0, r3
 8004158:	3710      	adds	r7, #16
 800415a:	46bd      	mov	sp, r7
 800415c:	bd80      	pop	{r7, pc}

0800415e <LL_ADC_StartCalibration>:
{
 800415e:	b480      	push	{r7}
 8004160:	b083      	sub	sp, #12
 8004162:	af00      	add	r7, sp, #0
 8004164:	6078      	str	r0, [r7, #4]
 8004166:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	689b      	ldr	r3, [r3, #8]
 800416c:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8004170:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004174:	683a      	ldr	r2, [r7, #0]
 8004176:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 800417a:	4313      	orrs	r3, r2
 800417c:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	609a      	str	r2, [r3, #8]
}
 8004184:	bf00      	nop
 8004186:	370c      	adds	r7, #12
 8004188:	46bd      	mov	sp, r7
 800418a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800418e:	4770      	bx	lr

08004190 <LL_ADC_IsCalibrationOnGoing>:
{
 8004190:	b480      	push	{r7}
 8004192:	b083      	sub	sp, #12
 8004194:	af00      	add	r7, sp, #0
 8004196:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	689b      	ldr	r3, [r3, #8]
 800419c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80041a0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80041a4:	d101      	bne.n	80041aa <LL_ADC_IsCalibrationOnGoing+0x1a>
 80041a6:	2301      	movs	r3, #1
 80041a8:	e000      	b.n	80041ac <LL_ADC_IsCalibrationOnGoing+0x1c>
 80041aa:	2300      	movs	r3, #0
}
 80041ac:	4618      	mov	r0, r3
 80041ae:	370c      	adds	r7, #12
 80041b0:	46bd      	mov	sp, r7
 80041b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b6:	4770      	bx	lr

080041b8 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 80041b8:	b580      	push	{r7, lr}
 80041ba:	b084      	sub	sp, #16
 80041bc:	af00      	add	r7, sp, #0
 80041be:	6078      	str	r0, [r7, #4]
 80041c0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 80041c2:	2300      	movs	r3, #0
 80041c4:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80041cc:	2b01      	cmp	r3, #1
 80041ce:	d101      	bne.n	80041d4 <HAL_ADCEx_Calibration_Start+0x1c>
 80041d0:	2302      	movs	r3, #2
 80041d2:	e04d      	b.n	8004270 <HAL_ADCEx_Calibration_Start+0xb8>
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	2201      	movs	r2, #1
 80041d8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 80041dc:	6878      	ldr	r0, [r7, #4]
 80041de:	f7ff ff5f 	bl	80040a0 <ADC_Disable>
 80041e2:	4603      	mov	r3, r0
 80041e4:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 80041e6:	7bfb      	ldrb	r3, [r7, #15]
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d136      	bne.n	800425a <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80041f0:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80041f4:	f023 0302 	bic.w	r3, r3, #2
 80041f8:	f043 0202 	orr.w	r2, r3, #2
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	655a      	str	r2, [r3, #84]	@ 0x54
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	6839      	ldr	r1, [r7, #0]
 8004206:	4618      	mov	r0, r3
 8004208:	f7ff ffa9 	bl	800415e <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 800420c:	e014      	b.n	8004238 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 800420e:	68bb      	ldr	r3, [r7, #8]
 8004210:	3301      	adds	r3, #1
 8004212:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8004214:	68bb      	ldr	r3, [r7, #8]
 8004216:	f5b3 2f91 	cmp.w	r3, #296960	@ 0x48800
 800421a:	d30d      	bcc.n	8004238 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004220:	f023 0312 	bic.w	r3, r3, #18
 8004224:	f043 0210 	orr.w	r2, r3, #16
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	655a      	str	r2, [r3, #84]	@ 0x54
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	2200      	movs	r2, #0
 8004230:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_ERROR;
 8004234:	2301      	movs	r3, #1
 8004236:	e01b      	b.n	8004270 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	4618      	mov	r0, r3
 800423e:	f7ff ffa7 	bl	8004190 <LL_ADC_IsCalibrationOnGoing>
 8004242:	4603      	mov	r3, r0
 8004244:	2b00      	cmp	r3, #0
 8004246:	d1e2      	bne.n	800420e <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800424c:	f023 0303 	bic.w	r3, r3, #3
 8004250:	f043 0201 	orr.w	r2, r3, #1
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	655a      	str	r2, [r3, #84]	@ 0x54
 8004258:	e005      	b.n	8004266 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800425e:	f043 0210 	orr.w	r2, r3, #16
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	2200      	movs	r2, #0
 800426a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 800426e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004270:	4618      	mov	r0, r3
 8004272:	3710      	adds	r7, #16
 8004274:	46bd      	mov	sp, r7
 8004276:	bd80      	pop	{r7, pc}

08004278 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8004278:	b480      	push	{r7}
 800427a:	b083      	sub	sp, #12
 800427c:	af00      	add	r7, sp, #0
 800427e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8004280:	bf00      	nop
 8004282:	370c      	adds	r7, #12
 8004284:	46bd      	mov	sp, r7
 8004286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800428a:	4770      	bx	lr

0800428c <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 800428c:	b480      	push	{r7}
 800428e:	b083      	sub	sp, #12
 8004290:	af00      	add	r7, sp, #0
 8004292:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8004294:	bf00      	nop
 8004296:	370c      	adds	r7, #12
 8004298:	46bd      	mov	sp, r7
 800429a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800429e:	4770      	bx	lr

080042a0 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 80042a0:	b480      	push	{r7}
 80042a2:	b083      	sub	sp, #12
 80042a4:	af00      	add	r7, sp, #0
 80042a6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 80042a8:	bf00      	nop
 80042aa:	370c      	adds	r7, #12
 80042ac:	46bd      	mov	sp, r7
 80042ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042b2:	4770      	bx	lr

080042b4 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 80042b4:	b480      	push	{r7}
 80042b6:	b083      	sub	sp, #12
 80042b8:	af00      	add	r7, sp, #0
 80042ba:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 80042bc:	bf00      	nop
 80042be:	370c      	adds	r7, #12
 80042c0:	46bd      	mov	sp, r7
 80042c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c6:	4770      	bx	lr

080042c8 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 80042c8:	b480      	push	{r7}
 80042ca:	b083      	sub	sp, #12
 80042cc:	af00      	add	r7, sp, #0
 80042ce:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 80042d0:	bf00      	nop
 80042d2:	370c      	adds	r7, #12
 80042d4:	46bd      	mov	sp, r7
 80042d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042da:	4770      	bx	lr

080042dc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80042dc:	b480      	push	{r7}
 80042de:	b085      	sub	sp, #20
 80042e0:	af00      	add	r7, sp, #0
 80042e2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	f003 0307 	and.w	r3, r3, #7
 80042ea:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80042ec:	4b0c      	ldr	r3, [pc, #48]	@ (8004320 <__NVIC_SetPriorityGrouping+0x44>)
 80042ee:	68db      	ldr	r3, [r3, #12]
 80042f0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80042f2:	68ba      	ldr	r2, [r7, #8]
 80042f4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80042f8:	4013      	ands	r3, r2
 80042fa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004300:	68bb      	ldr	r3, [r7, #8]
 8004302:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004304:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004308:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800430c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800430e:	4a04      	ldr	r2, [pc, #16]	@ (8004320 <__NVIC_SetPriorityGrouping+0x44>)
 8004310:	68bb      	ldr	r3, [r7, #8]
 8004312:	60d3      	str	r3, [r2, #12]
}
 8004314:	bf00      	nop
 8004316:	3714      	adds	r7, #20
 8004318:	46bd      	mov	sp, r7
 800431a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800431e:	4770      	bx	lr
 8004320:	e000ed00 	.word	0xe000ed00

08004324 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004324:	b480      	push	{r7}
 8004326:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004328:	4b04      	ldr	r3, [pc, #16]	@ (800433c <__NVIC_GetPriorityGrouping+0x18>)
 800432a:	68db      	ldr	r3, [r3, #12]
 800432c:	0a1b      	lsrs	r3, r3, #8
 800432e:	f003 0307 	and.w	r3, r3, #7
}
 8004332:	4618      	mov	r0, r3
 8004334:	46bd      	mov	sp, r7
 8004336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800433a:	4770      	bx	lr
 800433c:	e000ed00 	.word	0xe000ed00

08004340 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004340:	b480      	push	{r7}
 8004342:	b083      	sub	sp, #12
 8004344:	af00      	add	r7, sp, #0
 8004346:	4603      	mov	r3, r0
 8004348:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800434a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800434e:	2b00      	cmp	r3, #0
 8004350:	db0b      	blt.n	800436a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004352:	79fb      	ldrb	r3, [r7, #7]
 8004354:	f003 021f 	and.w	r2, r3, #31
 8004358:	4907      	ldr	r1, [pc, #28]	@ (8004378 <__NVIC_EnableIRQ+0x38>)
 800435a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800435e:	095b      	lsrs	r3, r3, #5
 8004360:	2001      	movs	r0, #1
 8004362:	fa00 f202 	lsl.w	r2, r0, r2
 8004366:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800436a:	bf00      	nop
 800436c:	370c      	adds	r7, #12
 800436e:	46bd      	mov	sp, r7
 8004370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004374:	4770      	bx	lr
 8004376:	bf00      	nop
 8004378:	e000e100 	.word	0xe000e100

0800437c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800437c:	b480      	push	{r7}
 800437e:	b083      	sub	sp, #12
 8004380:	af00      	add	r7, sp, #0
 8004382:	4603      	mov	r3, r0
 8004384:	6039      	str	r1, [r7, #0]
 8004386:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004388:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800438c:	2b00      	cmp	r3, #0
 800438e:	db0a      	blt.n	80043a6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004390:	683b      	ldr	r3, [r7, #0]
 8004392:	b2da      	uxtb	r2, r3
 8004394:	490c      	ldr	r1, [pc, #48]	@ (80043c8 <__NVIC_SetPriority+0x4c>)
 8004396:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800439a:	0112      	lsls	r2, r2, #4
 800439c:	b2d2      	uxtb	r2, r2
 800439e:	440b      	add	r3, r1
 80043a0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80043a4:	e00a      	b.n	80043bc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80043a6:	683b      	ldr	r3, [r7, #0]
 80043a8:	b2da      	uxtb	r2, r3
 80043aa:	4908      	ldr	r1, [pc, #32]	@ (80043cc <__NVIC_SetPriority+0x50>)
 80043ac:	79fb      	ldrb	r3, [r7, #7]
 80043ae:	f003 030f 	and.w	r3, r3, #15
 80043b2:	3b04      	subs	r3, #4
 80043b4:	0112      	lsls	r2, r2, #4
 80043b6:	b2d2      	uxtb	r2, r2
 80043b8:	440b      	add	r3, r1
 80043ba:	761a      	strb	r2, [r3, #24]
}
 80043bc:	bf00      	nop
 80043be:	370c      	adds	r7, #12
 80043c0:	46bd      	mov	sp, r7
 80043c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043c6:	4770      	bx	lr
 80043c8:	e000e100 	.word	0xe000e100
 80043cc:	e000ed00 	.word	0xe000ed00

080043d0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80043d0:	b480      	push	{r7}
 80043d2:	b089      	sub	sp, #36	@ 0x24
 80043d4:	af00      	add	r7, sp, #0
 80043d6:	60f8      	str	r0, [r7, #12]
 80043d8:	60b9      	str	r1, [r7, #8]
 80043da:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	f003 0307 	and.w	r3, r3, #7
 80043e2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80043e4:	69fb      	ldr	r3, [r7, #28]
 80043e6:	f1c3 0307 	rsb	r3, r3, #7
 80043ea:	2b04      	cmp	r3, #4
 80043ec:	bf28      	it	cs
 80043ee:	2304      	movcs	r3, #4
 80043f0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80043f2:	69fb      	ldr	r3, [r7, #28]
 80043f4:	3304      	adds	r3, #4
 80043f6:	2b06      	cmp	r3, #6
 80043f8:	d902      	bls.n	8004400 <NVIC_EncodePriority+0x30>
 80043fa:	69fb      	ldr	r3, [r7, #28]
 80043fc:	3b03      	subs	r3, #3
 80043fe:	e000      	b.n	8004402 <NVIC_EncodePriority+0x32>
 8004400:	2300      	movs	r3, #0
 8004402:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004404:	f04f 32ff 	mov.w	r2, #4294967295
 8004408:	69bb      	ldr	r3, [r7, #24]
 800440a:	fa02 f303 	lsl.w	r3, r2, r3
 800440e:	43da      	mvns	r2, r3
 8004410:	68bb      	ldr	r3, [r7, #8]
 8004412:	401a      	ands	r2, r3
 8004414:	697b      	ldr	r3, [r7, #20]
 8004416:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004418:	f04f 31ff 	mov.w	r1, #4294967295
 800441c:	697b      	ldr	r3, [r7, #20]
 800441e:	fa01 f303 	lsl.w	r3, r1, r3
 8004422:	43d9      	mvns	r1, r3
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004428:	4313      	orrs	r3, r2
         );
}
 800442a:	4618      	mov	r0, r3
 800442c:	3724      	adds	r7, #36	@ 0x24
 800442e:	46bd      	mov	sp, r7
 8004430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004434:	4770      	bx	lr
	...

08004438 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004438:	b580      	push	{r7, lr}
 800443a:	b082      	sub	sp, #8
 800443c:	af00      	add	r7, sp, #0
 800443e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	3b01      	subs	r3, #1
 8004444:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004448:	d301      	bcc.n	800444e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800444a:	2301      	movs	r3, #1
 800444c:	e00f      	b.n	800446e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800444e:	4a0a      	ldr	r2, [pc, #40]	@ (8004478 <SysTick_Config+0x40>)
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	3b01      	subs	r3, #1
 8004454:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004456:	210f      	movs	r1, #15
 8004458:	f04f 30ff 	mov.w	r0, #4294967295
 800445c:	f7ff ff8e 	bl	800437c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004460:	4b05      	ldr	r3, [pc, #20]	@ (8004478 <SysTick_Config+0x40>)
 8004462:	2200      	movs	r2, #0
 8004464:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004466:	4b04      	ldr	r3, [pc, #16]	@ (8004478 <SysTick_Config+0x40>)
 8004468:	2207      	movs	r2, #7
 800446a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800446c:	2300      	movs	r3, #0
}
 800446e:	4618      	mov	r0, r3
 8004470:	3708      	adds	r7, #8
 8004472:	46bd      	mov	sp, r7
 8004474:	bd80      	pop	{r7, pc}
 8004476:	bf00      	nop
 8004478:	e000e010 	.word	0xe000e010

0800447c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800447c:	b580      	push	{r7, lr}
 800447e:	b082      	sub	sp, #8
 8004480:	af00      	add	r7, sp, #0
 8004482:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004484:	6878      	ldr	r0, [r7, #4]
 8004486:	f7ff ff29 	bl	80042dc <__NVIC_SetPriorityGrouping>
}
 800448a:	bf00      	nop
 800448c:	3708      	adds	r7, #8
 800448e:	46bd      	mov	sp, r7
 8004490:	bd80      	pop	{r7, pc}

08004492 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004492:	b580      	push	{r7, lr}
 8004494:	b086      	sub	sp, #24
 8004496:	af00      	add	r7, sp, #0
 8004498:	4603      	mov	r3, r0
 800449a:	60b9      	str	r1, [r7, #8]
 800449c:	607a      	str	r2, [r7, #4]
 800449e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80044a0:	2300      	movs	r3, #0
 80044a2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80044a4:	f7ff ff3e 	bl	8004324 <__NVIC_GetPriorityGrouping>
 80044a8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80044aa:	687a      	ldr	r2, [r7, #4]
 80044ac:	68b9      	ldr	r1, [r7, #8]
 80044ae:	6978      	ldr	r0, [r7, #20]
 80044b0:	f7ff ff8e 	bl	80043d0 <NVIC_EncodePriority>
 80044b4:	4602      	mov	r2, r0
 80044b6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80044ba:	4611      	mov	r1, r2
 80044bc:	4618      	mov	r0, r3
 80044be:	f7ff ff5d 	bl	800437c <__NVIC_SetPriority>
}
 80044c2:	bf00      	nop
 80044c4:	3718      	adds	r7, #24
 80044c6:	46bd      	mov	sp, r7
 80044c8:	bd80      	pop	{r7, pc}

080044ca <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80044ca:	b580      	push	{r7, lr}
 80044cc:	b082      	sub	sp, #8
 80044ce:	af00      	add	r7, sp, #0
 80044d0:	4603      	mov	r3, r0
 80044d2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80044d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80044d8:	4618      	mov	r0, r3
 80044da:	f7ff ff31 	bl	8004340 <__NVIC_EnableIRQ>
}
 80044de:	bf00      	nop
 80044e0:	3708      	adds	r7, #8
 80044e2:	46bd      	mov	sp, r7
 80044e4:	bd80      	pop	{r7, pc}

080044e6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80044e6:	b580      	push	{r7, lr}
 80044e8:	b082      	sub	sp, #8
 80044ea:	af00      	add	r7, sp, #0
 80044ec:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80044ee:	6878      	ldr	r0, [r7, #4]
 80044f0:	f7ff ffa2 	bl	8004438 <SysTick_Config>
 80044f4:	4603      	mov	r3, r0
}
 80044f6:	4618      	mov	r0, r3
 80044f8:	3708      	adds	r7, #8
 80044fa:	46bd      	mov	sp, r7
 80044fc:	bd80      	pop	{r7, pc}

080044fe <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80044fe:	b480      	push	{r7}
 8004500:	b085      	sub	sp, #20
 8004502:	af00      	add	r7, sp, #0
 8004504:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004506:	2300      	movs	r3, #0
 8004508:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004510:	b2db      	uxtb	r3, r3
 8004512:	2b02      	cmp	r3, #2
 8004514:	d008      	beq.n	8004528 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	2204      	movs	r2, #4
 800451a:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	2200      	movs	r2, #0
 8004520:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8004524:	2301      	movs	r3, #1
 8004526:	e022      	b.n	800456e <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	681a      	ldr	r2, [r3, #0]
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	f022 020e 	bic.w	r2, r2, #14
 8004536:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	681a      	ldr	r2, [r3, #0]
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	f022 0201 	bic.w	r2, r2, #1
 8004546:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800454c:	f003 021c 	and.w	r2, r3, #28
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004554:	2101      	movs	r1, #1
 8004556:	fa01 f202 	lsl.w	r2, r1, r2
 800455a:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	2201      	movs	r2, #1
 8004560:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	2200      	movs	r2, #0
 8004568:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 800456c:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 800456e:	4618      	mov	r0, r3
 8004570:	3714      	adds	r7, #20
 8004572:	46bd      	mov	sp, r7
 8004574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004578:	4770      	bx	lr

0800457a <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800457a:	b580      	push	{r7, lr}
 800457c:	b084      	sub	sp, #16
 800457e:	af00      	add	r7, sp, #0
 8004580:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004582:	2300      	movs	r3, #0
 8004584:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800458c:	b2db      	uxtb	r3, r3
 800458e:	2b02      	cmp	r3, #2
 8004590:	d005      	beq.n	800459e <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	2204      	movs	r2, #4
 8004596:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8004598:	2301      	movs	r3, #1
 800459a:	73fb      	strb	r3, [r7, #15]
 800459c:	e029      	b.n	80045f2 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	681a      	ldr	r2, [r3, #0]
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	f022 020e 	bic.w	r2, r2, #14
 80045ac:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	681a      	ldr	r2, [r3, #0]
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	f022 0201 	bic.w	r2, r2, #1
 80045bc:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80045c2:	f003 021c 	and.w	r2, r3, #28
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045ca:	2101      	movs	r1, #1
 80045cc:	fa01 f202 	lsl.w	r2, r1, r2
 80045d0:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	2201      	movs	r2, #1
 80045d6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	2200      	movs	r2, #0
 80045de:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d003      	beq.n	80045f2 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80045ee:	6878      	ldr	r0, [r7, #4]
 80045f0:	4798      	blx	r3
    }
  }
  return status;
 80045f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80045f4:	4618      	mov	r0, r3
 80045f6:	3710      	adds	r7, #16
 80045f8:	46bd      	mov	sp, r7
 80045fa:	bd80      	pop	{r7, pc}

080045fc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80045fc:	b480      	push	{r7}
 80045fe:	b087      	sub	sp, #28
 8004600:	af00      	add	r7, sp, #0
 8004602:	6078      	str	r0, [r7, #4]
 8004604:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004606:	2300      	movs	r3, #0
 8004608:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800460a:	e148      	b.n	800489e <HAL_GPIO_Init+0x2a2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800460c:	683b      	ldr	r3, [r7, #0]
 800460e:	681a      	ldr	r2, [r3, #0]
 8004610:	2101      	movs	r1, #1
 8004612:	697b      	ldr	r3, [r7, #20]
 8004614:	fa01 f303 	lsl.w	r3, r1, r3
 8004618:	4013      	ands	r3, r2
 800461a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	2b00      	cmp	r3, #0
 8004620:	f000 813a 	beq.w	8004898 <HAL_GPIO_Init+0x29c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004624:	683b      	ldr	r3, [r7, #0]
 8004626:	685b      	ldr	r3, [r3, #4]
 8004628:	f003 0303 	and.w	r3, r3, #3
 800462c:	2b01      	cmp	r3, #1
 800462e:	d005      	beq.n	800463c <HAL_GPIO_Init+0x40>
 8004630:	683b      	ldr	r3, [r7, #0]
 8004632:	685b      	ldr	r3, [r3, #4]
 8004634:	f003 0303 	and.w	r3, r3, #3
 8004638:	2b02      	cmp	r3, #2
 800463a:	d130      	bne.n	800469e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	689b      	ldr	r3, [r3, #8]
 8004640:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8004642:	697b      	ldr	r3, [r7, #20]
 8004644:	005b      	lsls	r3, r3, #1
 8004646:	2203      	movs	r2, #3
 8004648:	fa02 f303 	lsl.w	r3, r2, r3
 800464c:	43db      	mvns	r3, r3
 800464e:	693a      	ldr	r2, [r7, #16]
 8004650:	4013      	ands	r3, r2
 8004652:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004654:	683b      	ldr	r3, [r7, #0]
 8004656:	68da      	ldr	r2, [r3, #12]
 8004658:	697b      	ldr	r3, [r7, #20]
 800465a:	005b      	lsls	r3, r3, #1
 800465c:	fa02 f303 	lsl.w	r3, r2, r3
 8004660:	693a      	ldr	r2, [r7, #16]
 8004662:	4313      	orrs	r3, r2
 8004664:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	693a      	ldr	r2, [r7, #16]
 800466a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	685b      	ldr	r3, [r3, #4]
 8004670:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004672:	2201      	movs	r2, #1
 8004674:	697b      	ldr	r3, [r7, #20]
 8004676:	fa02 f303 	lsl.w	r3, r2, r3
 800467a:	43db      	mvns	r3, r3
 800467c:	693a      	ldr	r2, [r7, #16]
 800467e:	4013      	ands	r3, r2
 8004680:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004682:	683b      	ldr	r3, [r7, #0]
 8004684:	685b      	ldr	r3, [r3, #4]
 8004686:	091b      	lsrs	r3, r3, #4
 8004688:	f003 0201 	and.w	r2, r3, #1
 800468c:	697b      	ldr	r3, [r7, #20]
 800468e:	fa02 f303 	lsl.w	r3, r2, r3
 8004692:	693a      	ldr	r2, [r7, #16]
 8004694:	4313      	orrs	r3, r2
 8004696:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	693a      	ldr	r2, [r7, #16]
 800469c:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800469e:	683b      	ldr	r3, [r7, #0]
 80046a0:	685b      	ldr	r3, [r3, #4]
 80046a2:	f003 0303 	and.w	r3, r3, #3
 80046a6:	2b03      	cmp	r3, #3
 80046a8:	d017      	beq.n	80046da <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	68db      	ldr	r3, [r3, #12]
 80046ae:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80046b0:	697b      	ldr	r3, [r7, #20]
 80046b2:	005b      	lsls	r3, r3, #1
 80046b4:	2203      	movs	r2, #3
 80046b6:	fa02 f303 	lsl.w	r3, r2, r3
 80046ba:	43db      	mvns	r3, r3
 80046bc:	693a      	ldr	r2, [r7, #16]
 80046be:	4013      	ands	r3, r2
 80046c0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80046c2:	683b      	ldr	r3, [r7, #0]
 80046c4:	689a      	ldr	r2, [r3, #8]
 80046c6:	697b      	ldr	r3, [r7, #20]
 80046c8:	005b      	lsls	r3, r3, #1
 80046ca:	fa02 f303 	lsl.w	r3, r2, r3
 80046ce:	693a      	ldr	r2, [r7, #16]
 80046d0:	4313      	orrs	r3, r2
 80046d2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	693a      	ldr	r2, [r7, #16]
 80046d8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80046da:	683b      	ldr	r3, [r7, #0]
 80046dc:	685b      	ldr	r3, [r3, #4]
 80046de:	f003 0303 	and.w	r3, r3, #3
 80046e2:	2b02      	cmp	r3, #2
 80046e4:	d123      	bne.n	800472e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80046e6:	697b      	ldr	r3, [r7, #20]
 80046e8:	08da      	lsrs	r2, r3, #3
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	3208      	adds	r2, #8
 80046ee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80046f2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80046f4:	697b      	ldr	r3, [r7, #20]
 80046f6:	f003 0307 	and.w	r3, r3, #7
 80046fa:	009b      	lsls	r3, r3, #2
 80046fc:	220f      	movs	r2, #15
 80046fe:	fa02 f303 	lsl.w	r3, r2, r3
 8004702:	43db      	mvns	r3, r3
 8004704:	693a      	ldr	r2, [r7, #16]
 8004706:	4013      	ands	r3, r2
 8004708:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800470a:	683b      	ldr	r3, [r7, #0]
 800470c:	691a      	ldr	r2, [r3, #16]
 800470e:	697b      	ldr	r3, [r7, #20]
 8004710:	f003 0307 	and.w	r3, r3, #7
 8004714:	009b      	lsls	r3, r3, #2
 8004716:	fa02 f303 	lsl.w	r3, r2, r3
 800471a:	693a      	ldr	r2, [r7, #16]
 800471c:	4313      	orrs	r3, r2
 800471e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004720:	697b      	ldr	r3, [r7, #20]
 8004722:	08da      	lsrs	r2, r3, #3
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	3208      	adds	r2, #8
 8004728:	6939      	ldr	r1, [r7, #16]
 800472a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8004734:	697b      	ldr	r3, [r7, #20]
 8004736:	005b      	lsls	r3, r3, #1
 8004738:	2203      	movs	r2, #3
 800473a:	fa02 f303 	lsl.w	r3, r2, r3
 800473e:	43db      	mvns	r3, r3
 8004740:	693a      	ldr	r2, [r7, #16]
 8004742:	4013      	ands	r3, r2
 8004744:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8004746:	683b      	ldr	r3, [r7, #0]
 8004748:	685b      	ldr	r3, [r3, #4]
 800474a:	f003 0203 	and.w	r2, r3, #3
 800474e:	697b      	ldr	r3, [r7, #20]
 8004750:	005b      	lsls	r3, r3, #1
 8004752:	fa02 f303 	lsl.w	r3, r2, r3
 8004756:	693a      	ldr	r2, [r7, #16]
 8004758:	4313      	orrs	r3, r2
 800475a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	693a      	ldr	r2, [r7, #16]
 8004760:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004762:	683b      	ldr	r3, [r7, #0]
 8004764:	685b      	ldr	r3, [r3, #4]
 8004766:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800476a:	2b00      	cmp	r3, #0
 800476c:	f000 8094 	beq.w	8004898 <HAL_GPIO_Init+0x29c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004770:	4b52      	ldr	r3, [pc, #328]	@ (80048bc <HAL_GPIO_Init+0x2c0>)
 8004772:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004774:	4a51      	ldr	r2, [pc, #324]	@ (80048bc <HAL_GPIO_Init+0x2c0>)
 8004776:	f043 0301 	orr.w	r3, r3, #1
 800477a:	6613      	str	r3, [r2, #96]	@ 0x60
 800477c:	4b4f      	ldr	r3, [pc, #316]	@ (80048bc <HAL_GPIO_Init+0x2c0>)
 800477e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004780:	f003 0301 	and.w	r3, r3, #1
 8004784:	60bb      	str	r3, [r7, #8]
 8004786:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8004788:	4a4d      	ldr	r2, [pc, #308]	@ (80048c0 <HAL_GPIO_Init+0x2c4>)
 800478a:	697b      	ldr	r3, [r7, #20]
 800478c:	089b      	lsrs	r3, r3, #2
 800478e:	3302      	adds	r3, #2
 8004790:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004794:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8004796:	697b      	ldr	r3, [r7, #20]
 8004798:	f003 0303 	and.w	r3, r3, #3
 800479c:	009b      	lsls	r3, r3, #2
 800479e:	220f      	movs	r2, #15
 80047a0:	fa02 f303 	lsl.w	r3, r2, r3
 80047a4:	43db      	mvns	r3, r3
 80047a6:	693a      	ldr	r2, [r7, #16]
 80047a8:	4013      	ands	r3, r2
 80047aa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80047b2:	d00d      	beq.n	80047d0 <HAL_GPIO_Init+0x1d4>
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	4a43      	ldr	r2, [pc, #268]	@ (80048c4 <HAL_GPIO_Init+0x2c8>)
 80047b8:	4293      	cmp	r3, r2
 80047ba:	d007      	beq.n	80047cc <HAL_GPIO_Init+0x1d0>
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	4a42      	ldr	r2, [pc, #264]	@ (80048c8 <HAL_GPIO_Init+0x2cc>)
 80047c0:	4293      	cmp	r3, r2
 80047c2:	d101      	bne.n	80047c8 <HAL_GPIO_Init+0x1cc>
 80047c4:	2302      	movs	r3, #2
 80047c6:	e004      	b.n	80047d2 <HAL_GPIO_Init+0x1d6>
 80047c8:	2307      	movs	r3, #7
 80047ca:	e002      	b.n	80047d2 <HAL_GPIO_Init+0x1d6>
 80047cc:	2301      	movs	r3, #1
 80047ce:	e000      	b.n	80047d2 <HAL_GPIO_Init+0x1d6>
 80047d0:	2300      	movs	r3, #0
 80047d2:	697a      	ldr	r2, [r7, #20]
 80047d4:	f002 0203 	and.w	r2, r2, #3
 80047d8:	0092      	lsls	r2, r2, #2
 80047da:	4093      	lsls	r3, r2
 80047dc:	693a      	ldr	r2, [r7, #16]
 80047de:	4313      	orrs	r3, r2
 80047e0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80047e2:	4937      	ldr	r1, [pc, #220]	@ (80048c0 <HAL_GPIO_Init+0x2c4>)
 80047e4:	697b      	ldr	r3, [r7, #20]
 80047e6:	089b      	lsrs	r3, r3, #2
 80047e8:	3302      	adds	r3, #2
 80047ea:	693a      	ldr	r2, [r7, #16]
 80047ec:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80047f0:	4b36      	ldr	r3, [pc, #216]	@ (80048cc <HAL_GPIO_Init+0x2d0>)
 80047f2:	689b      	ldr	r3, [r3, #8]
 80047f4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	43db      	mvns	r3, r3
 80047fa:	693a      	ldr	r2, [r7, #16]
 80047fc:	4013      	ands	r3, r2
 80047fe:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004800:	683b      	ldr	r3, [r7, #0]
 8004802:	685b      	ldr	r3, [r3, #4]
 8004804:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004808:	2b00      	cmp	r3, #0
 800480a:	d003      	beq.n	8004814 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 800480c:	693a      	ldr	r2, [r7, #16]
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	4313      	orrs	r3, r2
 8004812:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004814:	4a2d      	ldr	r2, [pc, #180]	@ (80048cc <HAL_GPIO_Init+0x2d0>)
 8004816:	693b      	ldr	r3, [r7, #16]
 8004818:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800481a:	4b2c      	ldr	r3, [pc, #176]	@ (80048cc <HAL_GPIO_Init+0x2d0>)
 800481c:	68db      	ldr	r3, [r3, #12]
 800481e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	43db      	mvns	r3, r3
 8004824:	693a      	ldr	r2, [r7, #16]
 8004826:	4013      	ands	r3, r2
 8004828:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800482a:	683b      	ldr	r3, [r7, #0]
 800482c:	685b      	ldr	r3, [r3, #4]
 800482e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004832:	2b00      	cmp	r3, #0
 8004834:	d003      	beq.n	800483e <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 8004836:	693a      	ldr	r2, [r7, #16]
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	4313      	orrs	r3, r2
 800483c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800483e:	4a23      	ldr	r2, [pc, #140]	@ (80048cc <HAL_GPIO_Init+0x2d0>)
 8004840:	693b      	ldr	r3, [r7, #16]
 8004842:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8004844:	4b21      	ldr	r3, [pc, #132]	@ (80048cc <HAL_GPIO_Init+0x2d0>)
 8004846:	685b      	ldr	r3, [r3, #4]
 8004848:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	43db      	mvns	r3, r3
 800484e:	693a      	ldr	r2, [r7, #16]
 8004850:	4013      	ands	r3, r2
 8004852:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004854:	683b      	ldr	r3, [r7, #0]
 8004856:	685b      	ldr	r3, [r3, #4]
 8004858:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800485c:	2b00      	cmp	r3, #0
 800485e:	d003      	beq.n	8004868 <HAL_GPIO_Init+0x26c>
        {
          temp |= iocurrent;
 8004860:	693a      	ldr	r2, [r7, #16]
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	4313      	orrs	r3, r2
 8004866:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004868:	4a18      	ldr	r2, [pc, #96]	@ (80048cc <HAL_GPIO_Init+0x2d0>)
 800486a:	693b      	ldr	r3, [r7, #16]
 800486c:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800486e:	4b17      	ldr	r3, [pc, #92]	@ (80048cc <HAL_GPIO_Init+0x2d0>)
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	43db      	mvns	r3, r3
 8004878:	693a      	ldr	r2, [r7, #16]
 800487a:	4013      	ands	r3, r2
 800487c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800487e:	683b      	ldr	r3, [r7, #0]
 8004880:	685b      	ldr	r3, [r3, #4]
 8004882:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004886:	2b00      	cmp	r3, #0
 8004888:	d003      	beq.n	8004892 <HAL_GPIO_Init+0x296>
        {
          temp |= iocurrent;
 800488a:	693a      	ldr	r2, [r7, #16]
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	4313      	orrs	r3, r2
 8004890:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8004892:	4a0e      	ldr	r2, [pc, #56]	@ (80048cc <HAL_GPIO_Init+0x2d0>)
 8004894:	693b      	ldr	r3, [r7, #16]
 8004896:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8004898:	697b      	ldr	r3, [r7, #20]
 800489a:	3301      	adds	r3, #1
 800489c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800489e:	683b      	ldr	r3, [r7, #0]
 80048a0:	681a      	ldr	r2, [r3, #0]
 80048a2:	697b      	ldr	r3, [r7, #20]
 80048a4:	fa22 f303 	lsr.w	r3, r2, r3
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	f47f aeaf 	bne.w	800460c <HAL_GPIO_Init+0x10>
  }
}
 80048ae:	bf00      	nop
 80048b0:	bf00      	nop
 80048b2:	371c      	adds	r7, #28
 80048b4:	46bd      	mov	sp, r7
 80048b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ba:	4770      	bx	lr
 80048bc:	40021000 	.word	0x40021000
 80048c0:	40010000 	.word	0x40010000
 80048c4:	48000400 	.word	0x48000400
 80048c8:	48000800 	.word	0x48000800
 80048cc:	40010400 	.word	0x40010400

080048d0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80048d0:	b480      	push	{r7}
 80048d2:	b083      	sub	sp, #12
 80048d4:	af00      	add	r7, sp, #0
 80048d6:	6078      	str	r0, [r7, #4]
 80048d8:	460b      	mov	r3, r1
 80048da:	807b      	strh	r3, [r7, #2]
 80048dc:	4613      	mov	r3, r2
 80048de:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80048e0:	787b      	ldrb	r3, [r7, #1]
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d003      	beq.n	80048ee <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80048e6:	887a      	ldrh	r2, [r7, #2]
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80048ec:	e002      	b.n	80048f4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80048ee:	887a      	ldrh	r2, [r7, #2]
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80048f4:	bf00      	nop
 80048f6:	370c      	adds	r7, #12
 80048f8:	46bd      	mov	sp, r7
 80048fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048fe:	4770      	bx	lr

08004900 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004900:	b480      	push	{r7}
 8004902:	b085      	sub	sp, #20
 8004904:	af00      	add	r7, sp, #0
 8004906:	6078      	str	r0, [r7, #4]
 8004908:	460b      	mov	r3, r1
 800490a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	695b      	ldr	r3, [r3, #20]
 8004910:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004912:	887a      	ldrh	r2, [r7, #2]
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	4013      	ands	r3, r2
 8004918:	041a      	lsls	r2, r3, #16
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	43d9      	mvns	r1, r3
 800491e:	887b      	ldrh	r3, [r7, #2]
 8004920:	400b      	ands	r3, r1
 8004922:	431a      	orrs	r2, r3
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	619a      	str	r2, [r3, #24]
}
 8004928:	bf00      	nop
 800492a:	3714      	adds	r7, #20
 800492c:	46bd      	mov	sp, r7
 800492e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004932:	4770      	bx	lr

08004934 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8004934:	b480      	push	{r7}
 8004936:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8004938:	4b04      	ldr	r3, [pc, #16]	@ (800494c <HAL_PWREx_GetVoltageRange+0x18>)
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8004940:	4618      	mov	r0, r3
 8004942:	46bd      	mov	sp, r7
 8004944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004948:	4770      	bx	lr
 800494a:	bf00      	nop
 800494c:	40007000 	.word	0x40007000

08004950 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004950:	b480      	push	{r7}
 8004952:	b085      	sub	sp, #20
 8004954:	af00      	add	r7, sp, #0
 8004956:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800495e:	d130      	bne.n	80049c2 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8004960:	4b23      	ldr	r3, [pc, #140]	@ (80049f0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004968:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800496c:	d038      	beq.n	80049e0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800496e:	4b20      	ldr	r3, [pc, #128]	@ (80049f0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004976:	4a1e      	ldr	r2, [pc, #120]	@ (80049f0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004978:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800497c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800497e:	4b1d      	ldr	r3, [pc, #116]	@ (80049f4 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	2232      	movs	r2, #50	@ 0x32
 8004984:	fb02 f303 	mul.w	r3, r2, r3
 8004988:	4a1b      	ldr	r2, [pc, #108]	@ (80049f8 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800498a:	fba2 2303 	umull	r2, r3, r2, r3
 800498e:	0c9b      	lsrs	r3, r3, #18
 8004990:	3301      	adds	r3, #1
 8004992:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004994:	e002      	b.n	800499c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	3b01      	subs	r3, #1
 800499a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800499c:	4b14      	ldr	r3, [pc, #80]	@ (80049f0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800499e:	695b      	ldr	r3, [r3, #20]
 80049a0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80049a4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80049a8:	d102      	bne.n	80049b0 <HAL_PWREx_ControlVoltageScaling+0x60>
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	d1f2      	bne.n	8004996 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80049b0:	4b0f      	ldr	r3, [pc, #60]	@ (80049f0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80049b2:	695b      	ldr	r3, [r3, #20]
 80049b4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80049b8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80049bc:	d110      	bne.n	80049e0 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80049be:	2303      	movs	r3, #3
 80049c0:	e00f      	b.n	80049e2 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80049c2:	4b0b      	ldr	r3, [pc, #44]	@ (80049f0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80049ca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80049ce:	d007      	beq.n	80049e0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80049d0:	4b07      	ldr	r3, [pc, #28]	@ (80049f0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80049d8:	4a05      	ldr	r2, [pc, #20]	@ (80049f0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80049da:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80049de:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80049e0:	2300      	movs	r3, #0
}
 80049e2:	4618      	mov	r0, r3
 80049e4:	3714      	adds	r7, #20
 80049e6:	46bd      	mov	sp, r7
 80049e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ec:	4770      	bx	lr
 80049ee:	bf00      	nop
 80049f0:	40007000 	.word	0x40007000
 80049f4:	200001e4 	.word	0x200001e4
 80049f8:	431bde83 	.word	0x431bde83

080049fc <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80049fc:	b580      	push	{r7, lr}
 80049fe:	b088      	sub	sp, #32
 8004a00:	af00      	add	r7, sp, #0
 8004a02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d102      	bne.n	8004a10 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8004a0a:	2301      	movs	r3, #1
 8004a0c:	f000 bc02 	b.w	8005214 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004a10:	4b96      	ldr	r3, [pc, #600]	@ (8004c6c <HAL_RCC_OscConfig+0x270>)
 8004a12:	689b      	ldr	r3, [r3, #8]
 8004a14:	f003 030c 	and.w	r3, r3, #12
 8004a18:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004a1a:	4b94      	ldr	r3, [pc, #592]	@ (8004c6c <HAL_RCC_OscConfig+0x270>)
 8004a1c:	68db      	ldr	r3, [r3, #12]
 8004a1e:	f003 0303 	and.w	r3, r3, #3
 8004a22:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	f003 0310 	and.w	r3, r3, #16
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	f000 80e4 	beq.w	8004bfa <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004a32:	69bb      	ldr	r3, [r7, #24]
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	d007      	beq.n	8004a48 <HAL_RCC_OscConfig+0x4c>
 8004a38:	69bb      	ldr	r3, [r7, #24]
 8004a3a:	2b0c      	cmp	r3, #12
 8004a3c:	f040 808b 	bne.w	8004b56 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8004a40:	697b      	ldr	r3, [r7, #20]
 8004a42:	2b01      	cmp	r3, #1
 8004a44:	f040 8087 	bne.w	8004b56 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004a48:	4b88      	ldr	r3, [pc, #544]	@ (8004c6c <HAL_RCC_OscConfig+0x270>)
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	f003 0302 	and.w	r3, r3, #2
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d005      	beq.n	8004a60 <HAL_RCC_OscConfig+0x64>
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	699b      	ldr	r3, [r3, #24]
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	d101      	bne.n	8004a60 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8004a5c:	2301      	movs	r3, #1
 8004a5e:	e3d9      	b.n	8005214 <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	6a1a      	ldr	r2, [r3, #32]
 8004a64:	4b81      	ldr	r3, [pc, #516]	@ (8004c6c <HAL_RCC_OscConfig+0x270>)
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	f003 0308 	and.w	r3, r3, #8
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d004      	beq.n	8004a7a <HAL_RCC_OscConfig+0x7e>
 8004a70:	4b7e      	ldr	r3, [pc, #504]	@ (8004c6c <HAL_RCC_OscConfig+0x270>)
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004a78:	e005      	b.n	8004a86 <HAL_RCC_OscConfig+0x8a>
 8004a7a:	4b7c      	ldr	r3, [pc, #496]	@ (8004c6c <HAL_RCC_OscConfig+0x270>)
 8004a7c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004a80:	091b      	lsrs	r3, r3, #4
 8004a82:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004a86:	4293      	cmp	r3, r2
 8004a88:	d223      	bcs.n	8004ad2 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	6a1b      	ldr	r3, [r3, #32]
 8004a8e:	4618      	mov	r0, r3
 8004a90:	f000 fd8c 	bl	80055ac <RCC_SetFlashLatencyFromMSIRange>
 8004a94:	4603      	mov	r3, r0
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d001      	beq.n	8004a9e <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8004a9a:	2301      	movs	r3, #1
 8004a9c:	e3ba      	b.n	8005214 <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004a9e:	4b73      	ldr	r3, [pc, #460]	@ (8004c6c <HAL_RCC_OscConfig+0x270>)
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	4a72      	ldr	r2, [pc, #456]	@ (8004c6c <HAL_RCC_OscConfig+0x270>)
 8004aa4:	f043 0308 	orr.w	r3, r3, #8
 8004aa8:	6013      	str	r3, [r2, #0]
 8004aaa:	4b70      	ldr	r3, [pc, #448]	@ (8004c6c <HAL_RCC_OscConfig+0x270>)
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	6a1b      	ldr	r3, [r3, #32]
 8004ab6:	496d      	ldr	r1, [pc, #436]	@ (8004c6c <HAL_RCC_OscConfig+0x270>)
 8004ab8:	4313      	orrs	r3, r2
 8004aba:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004abc:	4b6b      	ldr	r3, [pc, #428]	@ (8004c6c <HAL_RCC_OscConfig+0x270>)
 8004abe:	685b      	ldr	r3, [r3, #4]
 8004ac0:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	69db      	ldr	r3, [r3, #28]
 8004ac8:	021b      	lsls	r3, r3, #8
 8004aca:	4968      	ldr	r1, [pc, #416]	@ (8004c6c <HAL_RCC_OscConfig+0x270>)
 8004acc:	4313      	orrs	r3, r2
 8004ace:	604b      	str	r3, [r1, #4]
 8004ad0:	e025      	b.n	8004b1e <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004ad2:	4b66      	ldr	r3, [pc, #408]	@ (8004c6c <HAL_RCC_OscConfig+0x270>)
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	4a65      	ldr	r2, [pc, #404]	@ (8004c6c <HAL_RCC_OscConfig+0x270>)
 8004ad8:	f043 0308 	orr.w	r3, r3, #8
 8004adc:	6013      	str	r3, [r2, #0]
 8004ade:	4b63      	ldr	r3, [pc, #396]	@ (8004c6c <HAL_RCC_OscConfig+0x270>)
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	6a1b      	ldr	r3, [r3, #32]
 8004aea:	4960      	ldr	r1, [pc, #384]	@ (8004c6c <HAL_RCC_OscConfig+0x270>)
 8004aec:	4313      	orrs	r3, r2
 8004aee:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004af0:	4b5e      	ldr	r3, [pc, #376]	@ (8004c6c <HAL_RCC_OscConfig+0x270>)
 8004af2:	685b      	ldr	r3, [r3, #4]
 8004af4:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	69db      	ldr	r3, [r3, #28]
 8004afc:	021b      	lsls	r3, r3, #8
 8004afe:	495b      	ldr	r1, [pc, #364]	@ (8004c6c <HAL_RCC_OscConfig+0x270>)
 8004b00:	4313      	orrs	r3, r2
 8004b02:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004b04:	69bb      	ldr	r3, [r7, #24]
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d109      	bne.n	8004b1e <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	6a1b      	ldr	r3, [r3, #32]
 8004b0e:	4618      	mov	r0, r3
 8004b10:	f000 fd4c 	bl	80055ac <RCC_SetFlashLatencyFromMSIRange>
 8004b14:	4603      	mov	r3, r0
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d001      	beq.n	8004b1e <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8004b1a:	2301      	movs	r3, #1
 8004b1c:	e37a      	b.n	8005214 <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004b1e:	f000 fc81 	bl	8005424 <HAL_RCC_GetSysClockFreq>
 8004b22:	4602      	mov	r2, r0
 8004b24:	4b51      	ldr	r3, [pc, #324]	@ (8004c6c <HAL_RCC_OscConfig+0x270>)
 8004b26:	689b      	ldr	r3, [r3, #8]
 8004b28:	091b      	lsrs	r3, r3, #4
 8004b2a:	f003 030f 	and.w	r3, r3, #15
 8004b2e:	4950      	ldr	r1, [pc, #320]	@ (8004c70 <HAL_RCC_OscConfig+0x274>)
 8004b30:	5ccb      	ldrb	r3, [r1, r3]
 8004b32:	f003 031f 	and.w	r3, r3, #31
 8004b36:	fa22 f303 	lsr.w	r3, r2, r3
 8004b3a:	4a4e      	ldr	r2, [pc, #312]	@ (8004c74 <HAL_RCC_OscConfig+0x278>)
 8004b3c:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8004b3e:	4b4e      	ldr	r3, [pc, #312]	@ (8004c78 <HAL_RCC_OscConfig+0x27c>)
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	4618      	mov	r0, r3
 8004b44:	f7fe f81c 	bl	8002b80 <HAL_InitTick>
 8004b48:	4603      	mov	r3, r0
 8004b4a:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8004b4c:	7bfb      	ldrb	r3, [r7, #15]
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d052      	beq.n	8004bf8 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8004b52:	7bfb      	ldrb	r3, [r7, #15]
 8004b54:	e35e      	b.n	8005214 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	699b      	ldr	r3, [r3, #24]
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d032      	beq.n	8004bc4 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004b5e:	4b43      	ldr	r3, [pc, #268]	@ (8004c6c <HAL_RCC_OscConfig+0x270>)
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	4a42      	ldr	r2, [pc, #264]	@ (8004c6c <HAL_RCC_OscConfig+0x270>)
 8004b64:	f043 0301 	orr.w	r3, r3, #1
 8004b68:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004b6a:	f7fe f859 	bl	8002c20 <HAL_GetTick>
 8004b6e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004b70:	e008      	b.n	8004b84 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004b72:	f7fe f855 	bl	8002c20 <HAL_GetTick>
 8004b76:	4602      	mov	r2, r0
 8004b78:	693b      	ldr	r3, [r7, #16]
 8004b7a:	1ad3      	subs	r3, r2, r3
 8004b7c:	2b02      	cmp	r3, #2
 8004b7e:	d901      	bls.n	8004b84 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8004b80:	2303      	movs	r3, #3
 8004b82:	e347      	b.n	8005214 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004b84:	4b39      	ldr	r3, [pc, #228]	@ (8004c6c <HAL_RCC_OscConfig+0x270>)
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	f003 0302 	and.w	r3, r3, #2
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d0f0      	beq.n	8004b72 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004b90:	4b36      	ldr	r3, [pc, #216]	@ (8004c6c <HAL_RCC_OscConfig+0x270>)
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	4a35      	ldr	r2, [pc, #212]	@ (8004c6c <HAL_RCC_OscConfig+0x270>)
 8004b96:	f043 0308 	orr.w	r3, r3, #8
 8004b9a:	6013      	str	r3, [r2, #0]
 8004b9c:	4b33      	ldr	r3, [pc, #204]	@ (8004c6c <HAL_RCC_OscConfig+0x270>)
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	6a1b      	ldr	r3, [r3, #32]
 8004ba8:	4930      	ldr	r1, [pc, #192]	@ (8004c6c <HAL_RCC_OscConfig+0x270>)
 8004baa:	4313      	orrs	r3, r2
 8004bac:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004bae:	4b2f      	ldr	r3, [pc, #188]	@ (8004c6c <HAL_RCC_OscConfig+0x270>)
 8004bb0:	685b      	ldr	r3, [r3, #4]
 8004bb2:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	69db      	ldr	r3, [r3, #28]
 8004bba:	021b      	lsls	r3, r3, #8
 8004bbc:	492b      	ldr	r1, [pc, #172]	@ (8004c6c <HAL_RCC_OscConfig+0x270>)
 8004bbe:	4313      	orrs	r3, r2
 8004bc0:	604b      	str	r3, [r1, #4]
 8004bc2:	e01a      	b.n	8004bfa <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004bc4:	4b29      	ldr	r3, [pc, #164]	@ (8004c6c <HAL_RCC_OscConfig+0x270>)
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	4a28      	ldr	r2, [pc, #160]	@ (8004c6c <HAL_RCC_OscConfig+0x270>)
 8004bca:	f023 0301 	bic.w	r3, r3, #1
 8004bce:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004bd0:	f7fe f826 	bl	8002c20 <HAL_GetTick>
 8004bd4:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004bd6:	e008      	b.n	8004bea <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004bd8:	f7fe f822 	bl	8002c20 <HAL_GetTick>
 8004bdc:	4602      	mov	r2, r0
 8004bde:	693b      	ldr	r3, [r7, #16]
 8004be0:	1ad3      	subs	r3, r2, r3
 8004be2:	2b02      	cmp	r3, #2
 8004be4:	d901      	bls.n	8004bea <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8004be6:	2303      	movs	r3, #3
 8004be8:	e314      	b.n	8005214 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004bea:	4b20      	ldr	r3, [pc, #128]	@ (8004c6c <HAL_RCC_OscConfig+0x270>)
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	f003 0302 	and.w	r3, r3, #2
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d1f0      	bne.n	8004bd8 <HAL_RCC_OscConfig+0x1dc>
 8004bf6:	e000      	b.n	8004bfa <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004bf8:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	f003 0301 	and.w	r3, r3, #1
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d073      	beq.n	8004cee <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8004c06:	69bb      	ldr	r3, [r7, #24]
 8004c08:	2b08      	cmp	r3, #8
 8004c0a:	d005      	beq.n	8004c18 <HAL_RCC_OscConfig+0x21c>
 8004c0c:	69bb      	ldr	r3, [r7, #24]
 8004c0e:	2b0c      	cmp	r3, #12
 8004c10:	d10e      	bne.n	8004c30 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004c12:	697b      	ldr	r3, [r7, #20]
 8004c14:	2b03      	cmp	r3, #3
 8004c16:	d10b      	bne.n	8004c30 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004c18:	4b14      	ldr	r3, [pc, #80]	@ (8004c6c <HAL_RCC_OscConfig+0x270>)
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d063      	beq.n	8004cec <HAL_RCC_OscConfig+0x2f0>
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	685b      	ldr	r3, [r3, #4]
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d15f      	bne.n	8004cec <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8004c2c:	2301      	movs	r3, #1
 8004c2e:	e2f1      	b.n	8005214 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	685b      	ldr	r3, [r3, #4]
 8004c34:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004c38:	d106      	bne.n	8004c48 <HAL_RCC_OscConfig+0x24c>
 8004c3a:	4b0c      	ldr	r3, [pc, #48]	@ (8004c6c <HAL_RCC_OscConfig+0x270>)
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	4a0b      	ldr	r2, [pc, #44]	@ (8004c6c <HAL_RCC_OscConfig+0x270>)
 8004c40:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004c44:	6013      	str	r3, [r2, #0]
 8004c46:	e025      	b.n	8004c94 <HAL_RCC_OscConfig+0x298>
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	685b      	ldr	r3, [r3, #4]
 8004c4c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004c50:	d114      	bne.n	8004c7c <HAL_RCC_OscConfig+0x280>
 8004c52:	4b06      	ldr	r3, [pc, #24]	@ (8004c6c <HAL_RCC_OscConfig+0x270>)
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	4a05      	ldr	r2, [pc, #20]	@ (8004c6c <HAL_RCC_OscConfig+0x270>)
 8004c58:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004c5c:	6013      	str	r3, [r2, #0]
 8004c5e:	4b03      	ldr	r3, [pc, #12]	@ (8004c6c <HAL_RCC_OscConfig+0x270>)
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	4a02      	ldr	r2, [pc, #8]	@ (8004c6c <HAL_RCC_OscConfig+0x270>)
 8004c64:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004c68:	6013      	str	r3, [r2, #0]
 8004c6a:	e013      	b.n	8004c94 <HAL_RCC_OscConfig+0x298>
 8004c6c:	40021000 	.word	0x40021000
 8004c70:	0800c228 	.word	0x0800c228
 8004c74:	200001e4 	.word	0x200001e4
 8004c78:	200001e8 	.word	0x200001e8
 8004c7c:	4ba0      	ldr	r3, [pc, #640]	@ (8004f00 <HAL_RCC_OscConfig+0x504>)
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	4a9f      	ldr	r2, [pc, #636]	@ (8004f00 <HAL_RCC_OscConfig+0x504>)
 8004c82:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004c86:	6013      	str	r3, [r2, #0]
 8004c88:	4b9d      	ldr	r3, [pc, #628]	@ (8004f00 <HAL_RCC_OscConfig+0x504>)
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	4a9c      	ldr	r2, [pc, #624]	@ (8004f00 <HAL_RCC_OscConfig+0x504>)
 8004c8e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004c92:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	685b      	ldr	r3, [r3, #4]
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d013      	beq.n	8004cc4 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c9c:	f7fd ffc0 	bl	8002c20 <HAL_GetTick>
 8004ca0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004ca2:	e008      	b.n	8004cb6 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004ca4:	f7fd ffbc 	bl	8002c20 <HAL_GetTick>
 8004ca8:	4602      	mov	r2, r0
 8004caa:	693b      	ldr	r3, [r7, #16]
 8004cac:	1ad3      	subs	r3, r2, r3
 8004cae:	2b64      	cmp	r3, #100	@ 0x64
 8004cb0:	d901      	bls.n	8004cb6 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8004cb2:	2303      	movs	r3, #3
 8004cb4:	e2ae      	b.n	8005214 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004cb6:	4b92      	ldr	r3, [pc, #584]	@ (8004f00 <HAL_RCC_OscConfig+0x504>)
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d0f0      	beq.n	8004ca4 <HAL_RCC_OscConfig+0x2a8>
 8004cc2:	e014      	b.n	8004cee <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004cc4:	f7fd ffac 	bl	8002c20 <HAL_GetTick>
 8004cc8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004cca:	e008      	b.n	8004cde <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004ccc:	f7fd ffa8 	bl	8002c20 <HAL_GetTick>
 8004cd0:	4602      	mov	r2, r0
 8004cd2:	693b      	ldr	r3, [r7, #16]
 8004cd4:	1ad3      	subs	r3, r2, r3
 8004cd6:	2b64      	cmp	r3, #100	@ 0x64
 8004cd8:	d901      	bls.n	8004cde <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8004cda:	2303      	movs	r3, #3
 8004cdc:	e29a      	b.n	8005214 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004cde:	4b88      	ldr	r3, [pc, #544]	@ (8004f00 <HAL_RCC_OscConfig+0x504>)
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d1f0      	bne.n	8004ccc <HAL_RCC_OscConfig+0x2d0>
 8004cea:	e000      	b.n	8004cee <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004cec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	f003 0302 	and.w	r3, r3, #2
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d060      	beq.n	8004dbc <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8004cfa:	69bb      	ldr	r3, [r7, #24]
 8004cfc:	2b04      	cmp	r3, #4
 8004cfe:	d005      	beq.n	8004d0c <HAL_RCC_OscConfig+0x310>
 8004d00:	69bb      	ldr	r3, [r7, #24]
 8004d02:	2b0c      	cmp	r3, #12
 8004d04:	d119      	bne.n	8004d3a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8004d06:	697b      	ldr	r3, [r7, #20]
 8004d08:	2b02      	cmp	r3, #2
 8004d0a:	d116      	bne.n	8004d3a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004d0c:	4b7c      	ldr	r3, [pc, #496]	@ (8004f00 <HAL_RCC_OscConfig+0x504>)
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d005      	beq.n	8004d24 <HAL_RCC_OscConfig+0x328>
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	68db      	ldr	r3, [r3, #12]
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d101      	bne.n	8004d24 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8004d20:	2301      	movs	r3, #1
 8004d22:	e277      	b.n	8005214 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004d24:	4b76      	ldr	r3, [pc, #472]	@ (8004f00 <HAL_RCC_OscConfig+0x504>)
 8004d26:	685b      	ldr	r3, [r3, #4]
 8004d28:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	691b      	ldr	r3, [r3, #16]
 8004d30:	061b      	lsls	r3, r3, #24
 8004d32:	4973      	ldr	r1, [pc, #460]	@ (8004f00 <HAL_RCC_OscConfig+0x504>)
 8004d34:	4313      	orrs	r3, r2
 8004d36:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004d38:	e040      	b.n	8004dbc <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	68db      	ldr	r3, [r3, #12]
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d023      	beq.n	8004d8a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004d42:	4b6f      	ldr	r3, [pc, #444]	@ (8004f00 <HAL_RCC_OscConfig+0x504>)
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	4a6e      	ldr	r2, [pc, #440]	@ (8004f00 <HAL_RCC_OscConfig+0x504>)
 8004d48:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004d4c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d4e:	f7fd ff67 	bl	8002c20 <HAL_GetTick>
 8004d52:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004d54:	e008      	b.n	8004d68 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004d56:	f7fd ff63 	bl	8002c20 <HAL_GetTick>
 8004d5a:	4602      	mov	r2, r0
 8004d5c:	693b      	ldr	r3, [r7, #16]
 8004d5e:	1ad3      	subs	r3, r2, r3
 8004d60:	2b02      	cmp	r3, #2
 8004d62:	d901      	bls.n	8004d68 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8004d64:	2303      	movs	r3, #3
 8004d66:	e255      	b.n	8005214 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004d68:	4b65      	ldr	r3, [pc, #404]	@ (8004f00 <HAL_RCC_OscConfig+0x504>)
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d0f0      	beq.n	8004d56 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004d74:	4b62      	ldr	r3, [pc, #392]	@ (8004f00 <HAL_RCC_OscConfig+0x504>)
 8004d76:	685b      	ldr	r3, [r3, #4]
 8004d78:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	691b      	ldr	r3, [r3, #16]
 8004d80:	061b      	lsls	r3, r3, #24
 8004d82:	495f      	ldr	r1, [pc, #380]	@ (8004f00 <HAL_RCC_OscConfig+0x504>)
 8004d84:	4313      	orrs	r3, r2
 8004d86:	604b      	str	r3, [r1, #4]
 8004d88:	e018      	b.n	8004dbc <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004d8a:	4b5d      	ldr	r3, [pc, #372]	@ (8004f00 <HAL_RCC_OscConfig+0x504>)
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	4a5c      	ldr	r2, [pc, #368]	@ (8004f00 <HAL_RCC_OscConfig+0x504>)
 8004d90:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004d94:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d96:	f7fd ff43 	bl	8002c20 <HAL_GetTick>
 8004d9a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004d9c:	e008      	b.n	8004db0 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004d9e:	f7fd ff3f 	bl	8002c20 <HAL_GetTick>
 8004da2:	4602      	mov	r2, r0
 8004da4:	693b      	ldr	r3, [r7, #16]
 8004da6:	1ad3      	subs	r3, r2, r3
 8004da8:	2b02      	cmp	r3, #2
 8004daa:	d901      	bls.n	8004db0 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8004dac:	2303      	movs	r3, #3
 8004dae:	e231      	b.n	8005214 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004db0:	4b53      	ldr	r3, [pc, #332]	@ (8004f00 <HAL_RCC_OscConfig+0x504>)
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d1f0      	bne.n	8004d9e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	f003 0308 	and.w	r3, r3, #8
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d03c      	beq.n	8004e42 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	695b      	ldr	r3, [r3, #20]
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d01c      	beq.n	8004e0a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004dd0:	4b4b      	ldr	r3, [pc, #300]	@ (8004f00 <HAL_RCC_OscConfig+0x504>)
 8004dd2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004dd6:	4a4a      	ldr	r2, [pc, #296]	@ (8004f00 <HAL_RCC_OscConfig+0x504>)
 8004dd8:	f043 0301 	orr.w	r3, r3, #1
 8004ddc:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004de0:	f7fd ff1e 	bl	8002c20 <HAL_GetTick>
 8004de4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004de6:	e008      	b.n	8004dfa <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004de8:	f7fd ff1a 	bl	8002c20 <HAL_GetTick>
 8004dec:	4602      	mov	r2, r0
 8004dee:	693b      	ldr	r3, [r7, #16]
 8004df0:	1ad3      	subs	r3, r2, r3
 8004df2:	2b02      	cmp	r3, #2
 8004df4:	d901      	bls.n	8004dfa <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8004df6:	2303      	movs	r3, #3
 8004df8:	e20c      	b.n	8005214 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004dfa:	4b41      	ldr	r3, [pc, #260]	@ (8004f00 <HAL_RCC_OscConfig+0x504>)
 8004dfc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004e00:	f003 0302 	and.w	r3, r3, #2
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d0ef      	beq.n	8004de8 <HAL_RCC_OscConfig+0x3ec>
 8004e08:	e01b      	b.n	8004e42 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004e0a:	4b3d      	ldr	r3, [pc, #244]	@ (8004f00 <HAL_RCC_OscConfig+0x504>)
 8004e0c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004e10:	4a3b      	ldr	r2, [pc, #236]	@ (8004f00 <HAL_RCC_OscConfig+0x504>)
 8004e12:	f023 0301 	bic.w	r3, r3, #1
 8004e16:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e1a:	f7fd ff01 	bl	8002c20 <HAL_GetTick>
 8004e1e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004e20:	e008      	b.n	8004e34 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004e22:	f7fd fefd 	bl	8002c20 <HAL_GetTick>
 8004e26:	4602      	mov	r2, r0
 8004e28:	693b      	ldr	r3, [r7, #16]
 8004e2a:	1ad3      	subs	r3, r2, r3
 8004e2c:	2b02      	cmp	r3, #2
 8004e2e:	d901      	bls.n	8004e34 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8004e30:	2303      	movs	r3, #3
 8004e32:	e1ef      	b.n	8005214 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004e34:	4b32      	ldr	r3, [pc, #200]	@ (8004f00 <HAL_RCC_OscConfig+0x504>)
 8004e36:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004e3a:	f003 0302 	and.w	r3, r3, #2
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d1ef      	bne.n	8004e22 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	f003 0304 	and.w	r3, r3, #4
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	f000 80a6 	beq.w	8004f9c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004e50:	2300      	movs	r3, #0
 8004e52:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004e54:	4b2a      	ldr	r3, [pc, #168]	@ (8004f00 <HAL_RCC_OscConfig+0x504>)
 8004e56:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e58:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	d10d      	bne.n	8004e7c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004e60:	4b27      	ldr	r3, [pc, #156]	@ (8004f00 <HAL_RCC_OscConfig+0x504>)
 8004e62:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e64:	4a26      	ldr	r2, [pc, #152]	@ (8004f00 <HAL_RCC_OscConfig+0x504>)
 8004e66:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004e6a:	6593      	str	r3, [r2, #88]	@ 0x58
 8004e6c:	4b24      	ldr	r3, [pc, #144]	@ (8004f00 <HAL_RCC_OscConfig+0x504>)
 8004e6e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e70:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004e74:	60bb      	str	r3, [r7, #8]
 8004e76:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004e78:	2301      	movs	r3, #1
 8004e7a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004e7c:	4b21      	ldr	r3, [pc, #132]	@ (8004f04 <HAL_RCC_OscConfig+0x508>)
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d118      	bne.n	8004eba <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004e88:	4b1e      	ldr	r3, [pc, #120]	@ (8004f04 <HAL_RCC_OscConfig+0x508>)
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	4a1d      	ldr	r2, [pc, #116]	@ (8004f04 <HAL_RCC_OscConfig+0x508>)
 8004e8e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004e92:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004e94:	f7fd fec4 	bl	8002c20 <HAL_GetTick>
 8004e98:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004e9a:	e008      	b.n	8004eae <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004e9c:	f7fd fec0 	bl	8002c20 <HAL_GetTick>
 8004ea0:	4602      	mov	r2, r0
 8004ea2:	693b      	ldr	r3, [r7, #16]
 8004ea4:	1ad3      	subs	r3, r2, r3
 8004ea6:	2b02      	cmp	r3, #2
 8004ea8:	d901      	bls.n	8004eae <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8004eaa:	2303      	movs	r3, #3
 8004eac:	e1b2      	b.n	8005214 <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004eae:	4b15      	ldr	r3, [pc, #84]	@ (8004f04 <HAL_RCC_OscConfig+0x508>)
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d0f0      	beq.n	8004e9c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	689b      	ldr	r3, [r3, #8]
 8004ebe:	2b01      	cmp	r3, #1
 8004ec0:	d108      	bne.n	8004ed4 <HAL_RCC_OscConfig+0x4d8>
 8004ec2:	4b0f      	ldr	r3, [pc, #60]	@ (8004f00 <HAL_RCC_OscConfig+0x504>)
 8004ec4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ec8:	4a0d      	ldr	r2, [pc, #52]	@ (8004f00 <HAL_RCC_OscConfig+0x504>)
 8004eca:	f043 0301 	orr.w	r3, r3, #1
 8004ece:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004ed2:	e029      	b.n	8004f28 <HAL_RCC_OscConfig+0x52c>
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	689b      	ldr	r3, [r3, #8]
 8004ed8:	2b05      	cmp	r3, #5
 8004eda:	d115      	bne.n	8004f08 <HAL_RCC_OscConfig+0x50c>
 8004edc:	4b08      	ldr	r3, [pc, #32]	@ (8004f00 <HAL_RCC_OscConfig+0x504>)
 8004ede:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ee2:	4a07      	ldr	r2, [pc, #28]	@ (8004f00 <HAL_RCC_OscConfig+0x504>)
 8004ee4:	f043 0304 	orr.w	r3, r3, #4
 8004ee8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004eec:	4b04      	ldr	r3, [pc, #16]	@ (8004f00 <HAL_RCC_OscConfig+0x504>)
 8004eee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ef2:	4a03      	ldr	r2, [pc, #12]	@ (8004f00 <HAL_RCC_OscConfig+0x504>)
 8004ef4:	f043 0301 	orr.w	r3, r3, #1
 8004ef8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004efc:	e014      	b.n	8004f28 <HAL_RCC_OscConfig+0x52c>
 8004efe:	bf00      	nop
 8004f00:	40021000 	.word	0x40021000
 8004f04:	40007000 	.word	0x40007000
 8004f08:	4b9a      	ldr	r3, [pc, #616]	@ (8005174 <HAL_RCC_OscConfig+0x778>)
 8004f0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f0e:	4a99      	ldr	r2, [pc, #612]	@ (8005174 <HAL_RCC_OscConfig+0x778>)
 8004f10:	f023 0301 	bic.w	r3, r3, #1
 8004f14:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004f18:	4b96      	ldr	r3, [pc, #600]	@ (8005174 <HAL_RCC_OscConfig+0x778>)
 8004f1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f1e:	4a95      	ldr	r2, [pc, #596]	@ (8005174 <HAL_RCC_OscConfig+0x778>)
 8004f20:	f023 0304 	bic.w	r3, r3, #4
 8004f24:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	689b      	ldr	r3, [r3, #8]
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d016      	beq.n	8004f5e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004f30:	f7fd fe76 	bl	8002c20 <HAL_GetTick>
 8004f34:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004f36:	e00a      	b.n	8004f4e <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004f38:	f7fd fe72 	bl	8002c20 <HAL_GetTick>
 8004f3c:	4602      	mov	r2, r0
 8004f3e:	693b      	ldr	r3, [r7, #16]
 8004f40:	1ad3      	subs	r3, r2, r3
 8004f42:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004f46:	4293      	cmp	r3, r2
 8004f48:	d901      	bls.n	8004f4e <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8004f4a:	2303      	movs	r3, #3
 8004f4c:	e162      	b.n	8005214 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004f4e:	4b89      	ldr	r3, [pc, #548]	@ (8005174 <HAL_RCC_OscConfig+0x778>)
 8004f50:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f54:	f003 0302 	and.w	r3, r3, #2
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d0ed      	beq.n	8004f38 <HAL_RCC_OscConfig+0x53c>
 8004f5c:	e015      	b.n	8004f8a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004f5e:	f7fd fe5f 	bl	8002c20 <HAL_GetTick>
 8004f62:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004f64:	e00a      	b.n	8004f7c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004f66:	f7fd fe5b 	bl	8002c20 <HAL_GetTick>
 8004f6a:	4602      	mov	r2, r0
 8004f6c:	693b      	ldr	r3, [r7, #16]
 8004f6e:	1ad3      	subs	r3, r2, r3
 8004f70:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004f74:	4293      	cmp	r3, r2
 8004f76:	d901      	bls.n	8004f7c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8004f78:	2303      	movs	r3, #3
 8004f7a:	e14b      	b.n	8005214 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004f7c:	4b7d      	ldr	r3, [pc, #500]	@ (8005174 <HAL_RCC_OscConfig+0x778>)
 8004f7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f82:	f003 0302 	and.w	r3, r3, #2
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d1ed      	bne.n	8004f66 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004f8a:	7ffb      	ldrb	r3, [r7, #31]
 8004f8c:	2b01      	cmp	r3, #1
 8004f8e:	d105      	bne.n	8004f9c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004f90:	4b78      	ldr	r3, [pc, #480]	@ (8005174 <HAL_RCC_OscConfig+0x778>)
 8004f92:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f94:	4a77      	ldr	r2, [pc, #476]	@ (8005174 <HAL_RCC_OscConfig+0x778>)
 8004f96:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004f9a:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	f003 0320 	and.w	r3, r3, #32
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d03c      	beq.n	8005022 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d01c      	beq.n	8004fea <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004fb0:	4b70      	ldr	r3, [pc, #448]	@ (8005174 <HAL_RCC_OscConfig+0x778>)
 8004fb2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004fb6:	4a6f      	ldr	r2, [pc, #444]	@ (8005174 <HAL_RCC_OscConfig+0x778>)
 8004fb8:	f043 0301 	orr.w	r3, r3, #1
 8004fbc:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004fc0:	f7fd fe2e 	bl	8002c20 <HAL_GetTick>
 8004fc4:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004fc6:	e008      	b.n	8004fda <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004fc8:	f7fd fe2a 	bl	8002c20 <HAL_GetTick>
 8004fcc:	4602      	mov	r2, r0
 8004fce:	693b      	ldr	r3, [r7, #16]
 8004fd0:	1ad3      	subs	r3, r2, r3
 8004fd2:	2b02      	cmp	r3, #2
 8004fd4:	d901      	bls.n	8004fda <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8004fd6:	2303      	movs	r3, #3
 8004fd8:	e11c      	b.n	8005214 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004fda:	4b66      	ldr	r3, [pc, #408]	@ (8005174 <HAL_RCC_OscConfig+0x778>)
 8004fdc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004fe0:	f003 0302 	and.w	r3, r3, #2
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	d0ef      	beq.n	8004fc8 <HAL_RCC_OscConfig+0x5cc>
 8004fe8:	e01b      	b.n	8005022 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004fea:	4b62      	ldr	r3, [pc, #392]	@ (8005174 <HAL_RCC_OscConfig+0x778>)
 8004fec:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004ff0:	4a60      	ldr	r2, [pc, #384]	@ (8005174 <HAL_RCC_OscConfig+0x778>)
 8004ff2:	f023 0301 	bic.w	r3, r3, #1
 8004ff6:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ffa:	f7fd fe11 	bl	8002c20 <HAL_GetTick>
 8004ffe:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005000:	e008      	b.n	8005014 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005002:	f7fd fe0d 	bl	8002c20 <HAL_GetTick>
 8005006:	4602      	mov	r2, r0
 8005008:	693b      	ldr	r3, [r7, #16]
 800500a:	1ad3      	subs	r3, r2, r3
 800500c:	2b02      	cmp	r3, #2
 800500e:	d901      	bls.n	8005014 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8005010:	2303      	movs	r3, #3
 8005012:	e0ff      	b.n	8005214 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005014:	4b57      	ldr	r3, [pc, #348]	@ (8005174 <HAL_RCC_OscConfig+0x778>)
 8005016:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800501a:	f003 0302 	and.w	r3, r3, #2
 800501e:	2b00      	cmp	r3, #0
 8005020:	d1ef      	bne.n	8005002 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005026:	2b00      	cmp	r3, #0
 8005028:	f000 80f3 	beq.w	8005212 <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005030:	2b02      	cmp	r3, #2
 8005032:	f040 80c9 	bne.w	80051c8 <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8005036:	4b4f      	ldr	r3, [pc, #316]	@ (8005174 <HAL_RCC_OscConfig+0x778>)
 8005038:	68db      	ldr	r3, [r3, #12]
 800503a:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800503c:	697b      	ldr	r3, [r7, #20]
 800503e:	f003 0203 	and.w	r2, r3, #3
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005046:	429a      	cmp	r2, r3
 8005048:	d12c      	bne.n	80050a4 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800504a:	697b      	ldr	r3, [r7, #20]
 800504c:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005054:	3b01      	subs	r3, #1
 8005056:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005058:	429a      	cmp	r2, r3
 800505a:	d123      	bne.n	80050a4 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800505c:	697b      	ldr	r3, [r7, #20]
 800505e:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005066:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005068:	429a      	cmp	r2, r3
 800506a:	d11b      	bne.n	80050a4 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800506c:	697b      	ldr	r3, [r7, #20]
 800506e:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005076:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005078:	429a      	cmp	r2, r3
 800507a:	d113      	bne.n	80050a4 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800507c:	697b      	ldr	r3, [r7, #20]
 800507e:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005086:	085b      	lsrs	r3, r3, #1
 8005088:	3b01      	subs	r3, #1
 800508a:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800508c:	429a      	cmp	r2, r3
 800508e:	d109      	bne.n	80050a4 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8005090:	697b      	ldr	r3, [r7, #20]
 8005092:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800509a:	085b      	lsrs	r3, r3, #1
 800509c:	3b01      	subs	r3, #1
 800509e:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80050a0:	429a      	cmp	r2, r3
 80050a2:	d06b      	beq.n	800517c <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80050a4:	69bb      	ldr	r3, [r7, #24]
 80050a6:	2b0c      	cmp	r3, #12
 80050a8:	d062      	beq.n	8005170 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80050aa:	4b32      	ldr	r3, [pc, #200]	@ (8005174 <HAL_RCC_OscConfig+0x778>)
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d001      	beq.n	80050ba <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 80050b6:	2301      	movs	r3, #1
 80050b8:	e0ac      	b.n	8005214 <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80050ba:	4b2e      	ldr	r3, [pc, #184]	@ (8005174 <HAL_RCC_OscConfig+0x778>)
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	4a2d      	ldr	r2, [pc, #180]	@ (8005174 <HAL_RCC_OscConfig+0x778>)
 80050c0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80050c4:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80050c6:	f7fd fdab 	bl	8002c20 <HAL_GetTick>
 80050ca:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80050cc:	e008      	b.n	80050e0 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80050ce:	f7fd fda7 	bl	8002c20 <HAL_GetTick>
 80050d2:	4602      	mov	r2, r0
 80050d4:	693b      	ldr	r3, [r7, #16]
 80050d6:	1ad3      	subs	r3, r2, r3
 80050d8:	2b02      	cmp	r3, #2
 80050da:	d901      	bls.n	80050e0 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 80050dc:	2303      	movs	r3, #3
 80050de:	e099      	b.n	8005214 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80050e0:	4b24      	ldr	r3, [pc, #144]	@ (8005174 <HAL_RCC_OscConfig+0x778>)
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d1f0      	bne.n	80050ce <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80050ec:	4b21      	ldr	r3, [pc, #132]	@ (8005174 <HAL_RCC_OscConfig+0x778>)
 80050ee:	68da      	ldr	r2, [r3, #12]
 80050f0:	4b21      	ldr	r3, [pc, #132]	@ (8005178 <HAL_RCC_OscConfig+0x77c>)
 80050f2:	4013      	ands	r3, r2
 80050f4:	687a      	ldr	r2, [r7, #4]
 80050f6:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80050f8:	687a      	ldr	r2, [r7, #4]
 80050fa:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80050fc:	3a01      	subs	r2, #1
 80050fe:	0112      	lsls	r2, r2, #4
 8005100:	4311      	orrs	r1, r2
 8005102:	687a      	ldr	r2, [r7, #4]
 8005104:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8005106:	0212      	lsls	r2, r2, #8
 8005108:	4311      	orrs	r1, r2
 800510a:	687a      	ldr	r2, [r7, #4]
 800510c:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800510e:	0852      	lsrs	r2, r2, #1
 8005110:	3a01      	subs	r2, #1
 8005112:	0552      	lsls	r2, r2, #21
 8005114:	4311      	orrs	r1, r2
 8005116:	687a      	ldr	r2, [r7, #4]
 8005118:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800511a:	0852      	lsrs	r2, r2, #1
 800511c:	3a01      	subs	r2, #1
 800511e:	0652      	lsls	r2, r2, #25
 8005120:	4311      	orrs	r1, r2
 8005122:	687a      	ldr	r2, [r7, #4]
 8005124:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8005126:	06d2      	lsls	r2, r2, #27
 8005128:	430a      	orrs	r2, r1
 800512a:	4912      	ldr	r1, [pc, #72]	@ (8005174 <HAL_RCC_OscConfig+0x778>)
 800512c:	4313      	orrs	r3, r2
 800512e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8005130:	4b10      	ldr	r3, [pc, #64]	@ (8005174 <HAL_RCC_OscConfig+0x778>)
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	4a0f      	ldr	r2, [pc, #60]	@ (8005174 <HAL_RCC_OscConfig+0x778>)
 8005136:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800513a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800513c:	4b0d      	ldr	r3, [pc, #52]	@ (8005174 <HAL_RCC_OscConfig+0x778>)
 800513e:	68db      	ldr	r3, [r3, #12]
 8005140:	4a0c      	ldr	r2, [pc, #48]	@ (8005174 <HAL_RCC_OscConfig+0x778>)
 8005142:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005146:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005148:	f7fd fd6a 	bl	8002c20 <HAL_GetTick>
 800514c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800514e:	e008      	b.n	8005162 <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005150:	f7fd fd66 	bl	8002c20 <HAL_GetTick>
 8005154:	4602      	mov	r2, r0
 8005156:	693b      	ldr	r3, [r7, #16]
 8005158:	1ad3      	subs	r3, r2, r3
 800515a:	2b02      	cmp	r3, #2
 800515c:	d901      	bls.n	8005162 <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 800515e:	2303      	movs	r3, #3
 8005160:	e058      	b.n	8005214 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005162:	4b04      	ldr	r3, [pc, #16]	@ (8005174 <HAL_RCC_OscConfig+0x778>)
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800516a:	2b00      	cmp	r3, #0
 800516c:	d0f0      	beq.n	8005150 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800516e:	e050      	b.n	8005212 <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8005170:	2301      	movs	r3, #1
 8005172:	e04f      	b.n	8005214 <HAL_RCC_OscConfig+0x818>
 8005174:	40021000 	.word	0x40021000
 8005178:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800517c:	4b27      	ldr	r3, [pc, #156]	@ (800521c <HAL_RCC_OscConfig+0x820>)
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005184:	2b00      	cmp	r3, #0
 8005186:	d144      	bne.n	8005212 <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8005188:	4b24      	ldr	r3, [pc, #144]	@ (800521c <HAL_RCC_OscConfig+0x820>)
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	4a23      	ldr	r2, [pc, #140]	@ (800521c <HAL_RCC_OscConfig+0x820>)
 800518e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005192:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005194:	4b21      	ldr	r3, [pc, #132]	@ (800521c <HAL_RCC_OscConfig+0x820>)
 8005196:	68db      	ldr	r3, [r3, #12]
 8005198:	4a20      	ldr	r2, [pc, #128]	@ (800521c <HAL_RCC_OscConfig+0x820>)
 800519a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800519e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80051a0:	f7fd fd3e 	bl	8002c20 <HAL_GetTick>
 80051a4:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80051a6:	e008      	b.n	80051ba <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80051a8:	f7fd fd3a 	bl	8002c20 <HAL_GetTick>
 80051ac:	4602      	mov	r2, r0
 80051ae:	693b      	ldr	r3, [r7, #16]
 80051b0:	1ad3      	subs	r3, r2, r3
 80051b2:	2b02      	cmp	r3, #2
 80051b4:	d901      	bls.n	80051ba <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 80051b6:	2303      	movs	r3, #3
 80051b8:	e02c      	b.n	8005214 <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80051ba:	4b18      	ldr	r3, [pc, #96]	@ (800521c <HAL_RCC_OscConfig+0x820>)
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d0f0      	beq.n	80051a8 <HAL_RCC_OscConfig+0x7ac>
 80051c6:	e024      	b.n	8005212 <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80051c8:	69bb      	ldr	r3, [r7, #24]
 80051ca:	2b0c      	cmp	r3, #12
 80051cc:	d01f      	beq.n	800520e <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80051ce:	4b13      	ldr	r3, [pc, #76]	@ (800521c <HAL_RCC_OscConfig+0x820>)
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	4a12      	ldr	r2, [pc, #72]	@ (800521c <HAL_RCC_OscConfig+0x820>)
 80051d4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80051d8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80051da:	f7fd fd21 	bl	8002c20 <HAL_GetTick>
 80051de:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80051e0:	e008      	b.n	80051f4 <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80051e2:	f7fd fd1d 	bl	8002c20 <HAL_GetTick>
 80051e6:	4602      	mov	r2, r0
 80051e8:	693b      	ldr	r3, [r7, #16]
 80051ea:	1ad3      	subs	r3, r2, r3
 80051ec:	2b02      	cmp	r3, #2
 80051ee:	d901      	bls.n	80051f4 <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 80051f0:	2303      	movs	r3, #3
 80051f2:	e00f      	b.n	8005214 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80051f4:	4b09      	ldr	r3, [pc, #36]	@ (800521c <HAL_RCC_OscConfig+0x820>)
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d1f0      	bne.n	80051e2 <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8005200:	4b06      	ldr	r3, [pc, #24]	@ (800521c <HAL_RCC_OscConfig+0x820>)
 8005202:	68da      	ldr	r2, [r3, #12]
 8005204:	4905      	ldr	r1, [pc, #20]	@ (800521c <HAL_RCC_OscConfig+0x820>)
 8005206:	4b06      	ldr	r3, [pc, #24]	@ (8005220 <HAL_RCC_OscConfig+0x824>)
 8005208:	4013      	ands	r3, r2
 800520a:	60cb      	str	r3, [r1, #12]
 800520c:	e001      	b.n	8005212 <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800520e:	2301      	movs	r3, #1
 8005210:	e000      	b.n	8005214 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 8005212:	2300      	movs	r3, #0
}
 8005214:	4618      	mov	r0, r3
 8005216:	3720      	adds	r7, #32
 8005218:	46bd      	mov	sp, r7
 800521a:	bd80      	pop	{r7, pc}
 800521c:	40021000 	.word	0x40021000
 8005220:	feeefffc 	.word	0xfeeefffc

08005224 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005224:	b580      	push	{r7, lr}
 8005226:	b084      	sub	sp, #16
 8005228:	af00      	add	r7, sp, #0
 800522a:	6078      	str	r0, [r7, #4]
 800522c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	2b00      	cmp	r3, #0
 8005232:	d101      	bne.n	8005238 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005234:	2301      	movs	r3, #1
 8005236:	e0e7      	b.n	8005408 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005238:	4b75      	ldr	r3, [pc, #468]	@ (8005410 <HAL_RCC_ClockConfig+0x1ec>)
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	f003 0307 	and.w	r3, r3, #7
 8005240:	683a      	ldr	r2, [r7, #0]
 8005242:	429a      	cmp	r2, r3
 8005244:	d910      	bls.n	8005268 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005246:	4b72      	ldr	r3, [pc, #456]	@ (8005410 <HAL_RCC_ClockConfig+0x1ec>)
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	f023 0207 	bic.w	r2, r3, #7
 800524e:	4970      	ldr	r1, [pc, #448]	@ (8005410 <HAL_RCC_ClockConfig+0x1ec>)
 8005250:	683b      	ldr	r3, [r7, #0]
 8005252:	4313      	orrs	r3, r2
 8005254:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005256:	4b6e      	ldr	r3, [pc, #440]	@ (8005410 <HAL_RCC_ClockConfig+0x1ec>)
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	f003 0307 	and.w	r3, r3, #7
 800525e:	683a      	ldr	r2, [r7, #0]
 8005260:	429a      	cmp	r2, r3
 8005262:	d001      	beq.n	8005268 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8005264:	2301      	movs	r3, #1
 8005266:	e0cf      	b.n	8005408 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	f003 0302 	and.w	r3, r3, #2
 8005270:	2b00      	cmp	r3, #0
 8005272:	d010      	beq.n	8005296 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	689a      	ldr	r2, [r3, #8]
 8005278:	4b66      	ldr	r3, [pc, #408]	@ (8005414 <HAL_RCC_ClockConfig+0x1f0>)
 800527a:	689b      	ldr	r3, [r3, #8]
 800527c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005280:	429a      	cmp	r2, r3
 8005282:	d908      	bls.n	8005296 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005284:	4b63      	ldr	r3, [pc, #396]	@ (8005414 <HAL_RCC_ClockConfig+0x1f0>)
 8005286:	689b      	ldr	r3, [r3, #8]
 8005288:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	689b      	ldr	r3, [r3, #8]
 8005290:	4960      	ldr	r1, [pc, #384]	@ (8005414 <HAL_RCC_ClockConfig+0x1f0>)
 8005292:	4313      	orrs	r3, r2
 8005294:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	f003 0301 	and.w	r3, r3, #1
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d04c      	beq.n	800533c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	685b      	ldr	r3, [r3, #4]
 80052a6:	2b03      	cmp	r3, #3
 80052a8:	d107      	bne.n	80052ba <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80052aa:	4b5a      	ldr	r3, [pc, #360]	@ (8005414 <HAL_RCC_ClockConfig+0x1f0>)
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d121      	bne.n	80052fa <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80052b6:	2301      	movs	r3, #1
 80052b8:	e0a6      	b.n	8005408 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	685b      	ldr	r3, [r3, #4]
 80052be:	2b02      	cmp	r3, #2
 80052c0:	d107      	bne.n	80052d2 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80052c2:	4b54      	ldr	r3, [pc, #336]	@ (8005414 <HAL_RCC_ClockConfig+0x1f0>)
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d115      	bne.n	80052fa <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80052ce:	2301      	movs	r3, #1
 80052d0:	e09a      	b.n	8005408 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	685b      	ldr	r3, [r3, #4]
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d107      	bne.n	80052ea <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80052da:	4b4e      	ldr	r3, [pc, #312]	@ (8005414 <HAL_RCC_ClockConfig+0x1f0>)
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	f003 0302 	and.w	r3, r3, #2
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d109      	bne.n	80052fa <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80052e6:	2301      	movs	r3, #1
 80052e8:	e08e      	b.n	8005408 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80052ea:	4b4a      	ldr	r3, [pc, #296]	@ (8005414 <HAL_RCC_ClockConfig+0x1f0>)
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d101      	bne.n	80052fa <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80052f6:	2301      	movs	r3, #1
 80052f8:	e086      	b.n	8005408 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80052fa:	4b46      	ldr	r3, [pc, #280]	@ (8005414 <HAL_RCC_ClockConfig+0x1f0>)
 80052fc:	689b      	ldr	r3, [r3, #8]
 80052fe:	f023 0203 	bic.w	r2, r3, #3
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	685b      	ldr	r3, [r3, #4]
 8005306:	4943      	ldr	r1, [pc, #268]	@ (8005414 <HAL_RCC_ClockConfig+0x1f0>)
 8005308:	4313      	orrs	r3, r2
 800530a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800530c:	f7fd fc88 	bl	8002c20 <HAL_GetTick>
 8005310:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005312:	e00a      	b.n	800532a <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005314:	f7fd fc84 	bl	8002c20 <HAL_GetTick>
 8005318:	4602      	mov	r2, r0
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	1ad3      	subs	r3, r2, r3
 800531e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005322:	4293      	cmp	r3, r2
 8005324:	d901      	bls.n	800532a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8005326:	2303      	movs	r3, #3
 8005328:	e06e      	b.n	8005408 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800532a:	4b3a      	ldr	r3, [pc, #232]	@ (8005414 <HAL_RCC_ClockConfig+0x1f0>)
 800532c:	689b      	ldr	r3, [r3, #8]
 800532e:	f003 020c 	and.w	r2, r3, #12
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	685b      	ldr	r3, [r3, #4]
 8005336:	009b      	lsls	r3, r3, #2
 8005338:	429a      	cmp	r2, r3
 800533a:	d1eb      	bne.n	8005314 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	f003 0302 	and.w	r3, r3, #2
 8005344:	2b00      	cmp	r3, #0
 8005346:	d010      	beq.n	800536a <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	689a      	ldr	r2, [r3, #8]
 800534c:	4b31      	ldr	r3, [pc, #196]	@ (8005414 <HAL_RCC_ClockConfig+0x1f0>)
 800534e:	689b      	ldr	r3, [r3, #8]
 8005350:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005354:	429a      	cmp	r2, r3
 8005356:	d208      	bcs.n	800536a <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005358:	4b2e      	ldr	r3, [pc, #184]	@ (8005414 <HAL_RCC_ClockConfig+0x1f0>)
 800535a:	689b      	ldr	r3, [r3, #8]
 800535c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	689b      	ldr	r3, [r3, #8]
 8005364:	492b      	ldr	r1, [pc, #172]	@ (8005414 <HAL_RCC_ClockConfig+0x1f0>)
 8005366:	4313      	orrs	r3, r2
 8005368:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800536a:	4b29      	ldr	r3, [pc, #164]	@ (8005410 <HAL_RCC_ClockConfig+0x1ec>)
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	f003 0307 	and.w	r3, r3, #7
 8005372:	683a      	ldr	r2, [r7, #0]
 8005374:	429a      	cmp	r2, r3
 8005376:	d210      	bcs.n	800539a <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005378:	4b25      	ldr	r3, [pc, #148]	@ (8005410 <HAL_RCC_ClockConfig+0x1ec>)
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	f023 0207 	bic.w	r2, r3, #7
 8005380:	4923      	ldr	r1, [pc, #140]	@ (8005410 <HAL_RCC_ClockConfig+0x1ec>)
 8005382:	683b      	ldr	r3, [r7, #0]
 8005384:	4313      	orrs	r3, r2
 8005386:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005388:	4b21      	ldr	r3, [pc, #132]	@ (8005410 <HAL_RCC_ClockConfig+0x1ec>)
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	f003 0307 	and.w	r3, r3, #7
 8005390:	683a      	ldr	r2, [r7, #0]
 8005392:	429a      	cmp	r2, r3
 8005394:	d001      	beq.n	800539a <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8005396:	2301      	movs	r3, #1
 8005398:	e036      	b.n	8005408 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	f003 0304 	and.w	r3, r3, #4
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d008      	beq.n	80053b8 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80053a6:	4b1b      	ldr	r3, [pc, #108]	@ (8005414 <HAL_RCC_ClockConfig+0x1f0>)
 80053a8:	689b      	ldr	r3, [r3, #8]
 80053aa:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	68db      	ldr	r3, [r3, #12]
 80053b2:	4918      	ldr	r1, [pc, #96]	@ (8005414 <HAL_RCC_ClockConfig+0x1f0>)
 80053b4:	4313      	orrs	r3, r2
 80053b6:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	f003 0308 	and.w	r3, r3, #8
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d009      	beq.n	80053d8 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80053c4:	4b13      	ldr	r3, [pc, #76]	@ (8005414 <HAL_RCC_ClockConfig+0x1f0>)
 80053c6:	689b      	ldr	r3, [r3, #8]
 80053c8:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	691b      	ldr	r3, [r3, #16]
 80053d0:	00db      	lsls	r3, r3, #3
 80053d2:	4910      	ldr	r1, [pc, #64]	@ (8005414 <HAL_RCC_ClockConfig+0x1f0>)
 80053d4:	4313      	orrs	r3, r2
 80053d6:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80053d8:	f000 f824 	bl	8005424 <HAL_RCC_GetSysClockFreq>
 80053dc:	4602      	mov	r2, r0
 80053de:	4b0d      	ldr	r3, [pc, #52]	@ (8005414 <HAL_RCC_ClockConfig+0x1f0>)
 80053e0:	689b      	ldr	r3, [r3, #8]
 80053e2:	091b      	lsrs	r3, r3, #4
 80053e4:	f003 030f 	and.w	r3, r3, #15
 80053e8:	490b      	ldr	r1, [pc, #44]	@ (8005418 <HAL_RCC_ClockConfig+0x1f4>)
 80053ea:	5ccb      	ldrb	r3, [r1, r3]
 80053ec:	f003 031f 	and.w	r3, r3, #31
 80053f0:	fa22 f303 	lsr.w	r3, r2, r3
 80053f4:	4a09      	ldr	r2, [pc, #36]	@ (800541c <HAL_RCC_ClockConfig+0x1f8>)
 80053f6:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80053f8:	4b09      	ldr	r3, [pc, #36]	@ (8005420 <HAL_RCC_ClockConfig+0x1fc>)
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	4618      	mov	r0, r3
 80053fe:	f7fd fbbf 	bl	8002b80 <HAL_InitTick>
 8005402:	4603      	mov	r3, r0
 8005404:	72fb      	strb	r3, [r7, #11]

  return status;
 8005406:	7afb      	ldrb	r3, [r7, #11]
}
 8005408:	4618      	mov	r0, r3
 800540a:	3710      	adds	r7, #16
 800540c:	46bd      	mov	sp, r7
 800540e:	bd80      	pop	{r7, pc}
 8005410:	40022000 	.word	0x40022000
 8005414:	40021000 	.word	0x40021000
 8005418:	0800c228 	.word	0x0800c228
 800541c:	200001e4 	.word	0x200001e4
 8005420:	200001e8 	.word	0x200001e8

08005424 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005424:	b480      	push	{r7}
 8005426:	b089      	sub	sp, #36	@ 0x24
 8005428:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800542a:	2300      	movs	r3, #0
 800542c:	61fb      	str	r3, [r7, #28]
 800542e:	2300      	movs	r3, #0
 8005430:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005432:	4b3e      	ldr	r3, [pc, #248]	@ (800552c <HAL_RCC_GetSysClockFreq+0x108>)
 8005434:	689b      	ldr	r3, [r3, #8]
 8005436:	f003 030c 	and.w	r3, r3, #12
 800543a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800543c:	4b3b      	ldr	r3, [pc, #236]	@ (800552c <HAL_RCC_GetSysClockFreq+0x108>)
 800543e:	68db      	ldr	r3, [r3, #12]
 8005440:	f003 0303 	and.w	r3, r3, #3
 8005444:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8005446:	693b      	ldr	r3, [r7, #16]
 8005448:	2b00      	cmp	r3, #0
 800544a:	d005      	beq.n	8005458 <HAL_RCC_GetSysClockFreq+0x34>
 800544c:	693b      	ldr	r3, [r7, #16]
 800544e:	2b0c      	cmp	r3, #12
 8005450:	d121      	bne.n	8005496 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	2b01      	cmp	r3, #1
 8005456:	d11e      	bne.n	8005496 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8005458:	4b34      	ldr	r3, [pc, #208]	@ (800552c <HAL_RCC_GetSysClockFreq+0x108>)
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	f003 0308 	and.w	r3, r3, #8
 8005460:	2b00      	cmp	r3, #0
 8005462:	d107      	bne.n	8005474 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8005464:	4b31      	ldr	r3, [pc, #196]	@ (800552c <HAL_RCC_GetSysClockFreq+0x108>)
 8005466:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800546a:	0a1b      	lsrs	r3, r3, #8
 800546c:	f003 030f 	and.w	r3, r3, #15
 8005470:	61fb      	str	r3, [r7, #28]
 8005472:	e005      	b.n	8005480 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8005474:	4b2d      	ldr	r3, [pc, #180]	@ (800552c <HAL_RCC_GetSysClockFreq+0x108>)
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	091b      	lsrs	r3, r3, #4
 800547a:	f003 030f 	and.w	r3, r3, #15
 800547e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8005480:	4a2b      	ldr	r2, [pc, #172]	@ (8005530 <HAL_RCC_GetSysClockFreq+0x10c>)
 8005482:	69fb      	ldr	r3, [r7, #28]
 8005484:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005488:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800548a:	693b      	ldr	r3, [r7, #16]
 800548c:	2b00      	cmp	r3, #0
 800548e:	d10d      	bne.n	80054ac <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8005490:	69fb      	ldr	r3, [r7, #28]
 8005492:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005494:	e00a      	b.n	80054ac <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8005496:	693b      	ldr	r3, [r7, #16]
 8005498:	2b04      	cmp	r3, #4
 800549a:	d102      	bne.n	80054a2 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800549c:	4b25      	ldr	r3, [pc, #148]	@ (8005534 <HAL_RCC_GetSysClockFreq+0x110>)
 800549e:	61bb      	str	r3, [r7, #24]
 80054a0:	e004      	b.n	80054ac <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80054a2:	693b      	ldr	r3, [r7, #16]
 80054a4:	2b08      	cmp	r3, #8
 80054a6:	d101      	bne.n	80054ac <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80054a8:	4b23      	ldr	r3, [pc, #140]	@ (8005538 <HAL_RCC_GetSysClockFreq+0x114>)
 80054aa:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80054ac:	693b      	ldr	r3, [r7, #16]
 80054ae:	2b0c      	cmp	r3, #12
 80054b0:	d134      	bne.n	800551c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80054b2:	4b1e      	ldr	r3, [pc, #120]	@ (800552c <HAL_RCC_GetSysClockFreq+0x108>)
 80054b4:	68db      	ldr	r3, [r3, #12]
 80054b6:	f003 0303 	and.w	r3, r3, #3
 80054ba:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80054bc:	68bb      	ldr	r3, [r7, #8]
 80054be:	2b02      	cmp	r3, #2
 80054c0:	d003      	beq.n	80054ca <HAL_RCC_GetSysClockFreq+0xa6>
 80054c2:	68bb      	ldr	r3, [r7, #8]
 80054c4:	2b03      	cmp	r3, #3
 80054c6:	d003      	beq.n	80054d0 <HAL_RCC_GetSysClockFreq+0xac>
 80054c8:	e005      	b.n	80054d6 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80054ca:	4b1a      	ldr	r3, [pc, #104]	@ (8005534 <HAL_RCC_GetSysClockFreq+0x110>)
 80054cc:	617b      	str	r3, [r7, #20]
      break;
 80054ce:	e005      	b.n	80054dc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80054d0:	4b19      	ldr	r3, [pc, #100]	@ (8005538 <HAL_RCC_GetSysClockFreq+0x114>)
 80054d2:	617b      	str	r3, [r7, #20]
      break;
 80054d4:	e002      	b.n	80054dc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80054d6:	69fb      	ldr	r3, [r7, #28]
 80054d8:	617b      	str	r3, [r7, #20]
      break;
 80054da:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80054dc:	4b13      	ldr	r3, [pc, #76]	@ (800552c <HAL_RCC_GetSysClockFreq+0x108>)
 80054de:	68db      	ldr	r3, [r3, #12]
 80054e0:	091b      	lsrs	r3, r3, #4
 80054e2:	f003 0307 	and.w	r3, r3, #7
 80054e6:	3301      	adds	r3, #1
 80054e8:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80054ea:	4b10      	ldr	r3, [pc, #64]	@ (800552c <HAL_RCC_GetSysClockFreq+0x108>)
 80054ec:	68db      	ldr	r3, [r3, #12]
 80054ee:	0a1b      	lsrs	r3, r3, #8
 80054f0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80054f4:	697a      	ldr	r2, [r7, #20]
 80054f6:	fb03 f202 	mul.w	r2, r3, r2
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8005500:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005502:	4b0a      	ldr	r3, [pc, #40]	@ (800552c <HAL_RCC_GetSysClockFreq+0x108>)
 8005504:	68db      	ldr	r3, [r3, #12]
 8005506:	0e5b      	lsrs	r3, r3, #25
 8005508:	f003 0303 	and.w	r3, r3, #3
 800550c:	3301      	adds	r3, #1
 800550e:	005b      	lsls	r3, r3, #1
 8005510:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8005512:	697a      	ldr	r2, [r7, #20]
 8005514:	683b      	ldr	r3, [r7, #0]
 8005516:	fbb2 f3f3 	udiv	r3, r2, r3
 800551a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800551c:	69bb      	ldr	r3, [r7, #24]
}
 800551e:	4618      	mov	r0, r3
 8005520:	3724      	adds	r7, #36	@ 0x24
 8005522:	46bd      	mov	sp, r7
 8005524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005528:	4770      	bx	lr
 800552a:	bf00      	nop
 800552c:	40021000 	.word	0x40021000
 8005530:	0800c240 	.word	0x0800c240
 8005534:	00f42400 	.word	0x00f42400
 8005538:	007a1200 	.word	0x007a1200

0800553c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800553c:	b480      	push	{r7}
 800553e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005540:	4b03      	ldr	r3, [pc, #12]	@ (8005550 <HAL_RCC_GetHCLKFreq+0x14>)
 8005542:	681b      	ldr	r3, [r3, #0]
}
 8005544:	4618      	mov	r0, r3
 8005546:	46bd      	mov	sp, r7
 8005548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800554c:	4770      	bx	lr
 800554e:	bf00      	nop
 8005550:	200001e4 	.word	0x200001e4

08005554 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005554:	b580      	push	{r7, lr}
 8005556:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005558:	f7ff fff0 	bl	800553c <HAL_RCC_GetHCLKFreq>
 800555c:	4602      	mov	r2, r0
 800555e:	4b06      	ldr	r3, [pc, #24]	@ (8005578 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005560:	689b      	ldr	r3, [r3, #8]
 8005562:	0a1b      	lsrs	r3, r3, #8
 8005564:	f003 0307 	and.w	r3, r3, #7
 8005568:	4904      	ldr	r1, [pc, #16]	@ (800557c <HAL_RCC_GetPCLK1Freq+0x28>)
 800556a:	5ccb      	ldrb	r3, [r1, r3]
 800556c:	f003 031f 	and.w	r3, r3, #31
 8005570:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005574:	4618      	mov	r0, r3
 8005576:	bd80      	pop	{r7, pc}
 8005578:	40021000 	.word	0x40021000
 800557c:	0800c238 	.word	0x0800c238

08005580 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005580:	b580      	push	{r7, lr}
 8005582:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005584:	f7ff ffda 	bl	800553c <HAL_RCC_GetHCLKFreq>
 8005588:	4602      	mov	r2, r0
 800558a:	4b06      	ldr	r3, [pc, #24]	@ (80055a4 <HAL_RCC_GetPCLK2Freq+0x24>)
 800558c:	689b      	ldr	r3, [r3, #8]
 800558e:	0adb      	lsrs	r3, r3, #11
 8005590:	f003 0307 	and.w	r3, r3, #7
 8005594:	4904      	ldr	r1, [pc, #16]	@ (80055a8 <HAL_RCC_GetPCLK2Freq+0x28>)
 8005596:	5ccb      	ldrb	r3, [r1, r3]
 8005598:	f003 031f 	and.w	r3, r3, #31
 800559c:	fa22 f303 	lsr.w	r3, r2, r3
}
 80055a0:	4618      	mov	r0, r3
 80055a2:	bd80      	pop	{r7, pc}
 80055a4:	40021000 	.word	0x40021000
 80055a8:	0800c238 	.word	0x0800c238

080055ac <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80055ac:	b580      	push	{r7, lr}
 80055ae:	b086      	sub	sp, #24
 80055b0:	af00      	add	r7, sp, #0
 80055b2:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80055b4:	2300      	movs	r3, #0
 80055b6:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80055b8:	4b2a      	ldr	r3, [pc, #168]	@ (8005664 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80055ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80055bc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d003      	beq.n	80055cc <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80055c4:	f7ff f9b6 	bl	8004934 <HAL_PWREx_GetVoltageRange>
 80055c8:	6178      	str	r0, [r7, #20]
 80055ca:	e014      	b.n	80055f6 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80055cc:	4b25      	ldr	r3, [pc, #148]	@ (8005664 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80055ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80055d0:	4a24      	ldr	r2, [pc, #144]	@ (8005664 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80055d2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80055d6:	6593      	str	r3, [r2, #88]	@ 0x58
 80055d8:	4b22      	ldr	r3, [pc, #136]	@ (8005664 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80055da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80055dc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80055e0:	60fb      	str	r3, [r7, #12]
 80055e2:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80055e4:	f7ff f9a6 	bl	8004934 <HAL_PWREx_GetVoltageRange>
 80055e8:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80055ea:	4b1e      	ldr	r3, [pc, #120]	@ (8005664 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80055ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80055ee:	4a1d      	ldr	r2, [pc, #116]	@ (8005664 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80055f0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80055f4:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80055f6:	697b      	ldr	r3, [r7, #20]
 80055f8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80055fc:	d10b      	bne.n	8005616 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	2b80      	cmp	r3, #128	@ 0x80
 8005602:	d919      	bls.n	8005638 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	2ba0      	cmp	r3, #160	@ 0xa0
 8005608:	d902      	bls.n	8005610 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800560a:	2302      	movs	r3, #2
 800560c:	613b      	str	r3, [r7, #16]
 800560e:	e013      	b.n	8005638 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005610:	2301      	movs	r3, #1
 8005612:	613b      	str	r3, [r7, #16]
 8005614:	e010      	b.n	8005638 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	2b80      	cmp	r3, #128	@ 0x80
 800561a:	d902      	bls.n	8005622 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800561c:	2303      	movs	r3, #3
 800561e:	613b      	str	r3, [r7, #16]
 8005620:	e00a      	b.n	8005638 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	2b80      	cmp	r3, #128	@ 0x80
 8005626:	d102      	bne.n	800562e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8005628:	2302      	movs	r3, #2
 800562a:	613b      	str	r3, [r7, #16]
 800562c:	e004      	b.n	8005638 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	2b70      	cmp	r3, #112	@ 0x70
 8005632:	d101      	bne.n	8005638 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005634:	2301      	movs	r3, #1
 8005636:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8005638:	4b0b      	ldr	r3, [pc, #44]	@ (8005668 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	f023 0207 	bic.w	r2, r3, #7
 8005640:	4909      	ldr	r1, [pc, #36]	@ (8005668 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005642:	693b      	ldr	r3, [r7, #16]
 8005644:	4313      	orrs	r3, r2
 8005646:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8005648:	4b07      	ldr	r3, [pc, #28]	@ (8005668 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	f003 0307 	and.w	r3, r3, #7
 8005650:	693a      	ldr	r2, [r7, #16]
 8005652:	429a      	cmp	r2, r3
 8005654:	d001      	beq.n	800565a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8005656:	2301      	movs	r3, #1
 8005658:	e000      	b.n	800565c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800565a:	2300      	movs	r3, #0
}
 800565c:	4618      	mov	r0, r3
 800565e:	3718      	adds	r7, #24
 8005660:	46bd      	mov	sp, r7
 8005662:	bd80      	pop	{r7, pc}
 8005664:	40021000 	.word	0x40021000
 8005668:	40022000 	.word	0x40022000

0800566c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800566c:	b580      	push	{r7, lr}
 800566e:	b086      	sub	sp, #24
 8005670:	af00      	add	r7, sp, #0
 8005672:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005674:	2300      	movs	r3, #0
 8005676:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005678:	2300      	movs	r3, #0
 800567a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005684:	2b00      	cmp	r3, #0
 8005686:	d031      	beq.n	80056ec <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800568c:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8005690:	d01a      	beq.n	80056c8 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 8005692:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8005696:	d814      	bhi.n	80056c2 <HAL_RCCEx_PeriphCLKConfig+0x56>
 8005698:	2b00      	cmp	r3, #0
 800569a:	d009      	beq.n	80056b0 <HAL_RCCEx_PeriphCLKConfig+0x44>
 800569c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80056a0:	d10f      	bne.n	80056c2 <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 80056a2:	4b5d      	ldr	r3, [pc, #372]	@ (8005818 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80056a4:	68db      	ldr	r3, [r3, #12]
 80056a6:	4a5c      	ldr	r2, [pc, #368]	@ (8005818 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80056a8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80056ac:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80056ae:	e00c      	b.n	80056ca <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	3304      	adds	r3, #4
 80056b4:	2100      	movs	r1, #0
 80056b6:	4618      	mov	r0, r3
 80056b8:	f000 f9ce 	bl	8005a58 <RCCEx_PLLSAI1_Config>
 80056bc:	4603      	mov	r3, r0
 80056be:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80056c0:	e003      	b.n	80056ca <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80056c2:	2301      	movs	r3, #1
 80056c4:	74fb      	strb	r3, [r7, #19]
      break;
 80056c6:	e000      	b.n	80056ca <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 80056c8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80056ca:	7cfb      	ldrb	r3, [r7, #19]
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d10b      	bne.n	80056e8 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80056d0:	4b51      	ldr	r3, [pc, #324]	@ (8005818 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80056d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80056d6:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80056de:	494e      	ldr	r1, [pc, #312]	@ (8005818 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80056e0:	4313      	orrs	r3, r2
 80056e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80056e6:	e001      	b.n	80056ec <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80056e8:	7cfb      	ldrb	r3, [r7, #19]
 80056ea:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	f000 809e 	beq.w	8005836 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 80056fa:	2300      	movs	r3, #0
 80056fc:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80056fe:	4b46      	ldr	r3, [pc, #280]	@ (8005818 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005700:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005702:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005706:	2b00      	cmp	r3, #0
 8005708:	d101      	bne.n	800570e <HAL_RCCEx_PeriphCLKConfig+0xa2>
 800570a:	2301      	movs	r3, #1
 800570c:	e000      	b.n	8005710 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 800570e:	2300      	movs	r3, #0
 8005710:	2b00      	cmp	r3, #0
 8005712:	d00d      	beq.n	8005730 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005714:	4b40      	ldr	r3, [pc, #256]	@ (8005818 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005716:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005718:	4a3f      	ldr	r2, [pc, #252]	@ (8005818 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800571a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800571e:	6593      	str	r3, [r2, #88]	@ 0x58
 8005720:	4b3d      	ldr	r3, [pc, #244]	@ (8005818 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005722:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005724:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005728:	60bb      	str	r3, [r7, #8]
 800572a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800572c:	2301      	movs	r3, #1
 800572e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005730:	4b3a      	ldr	r3, [pc, #232]	@ (800581c <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	4a39      	ldr	r2, [pc, #228]	@ (800581c <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8005736:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800573a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800573c:	f7fd fa70 	bl	8002c20 <HAL_GetTick>
 8005740:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005742:	e009      	b.n	8005758 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005744:	f7fd fa6c 	bl	8002c20 <HAL_GetTick>
 8005748:	4602      	mov	r2, r0
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	1ad3      	subs	r3, r2, r3
 800574e:	2b02      	cmp	r3, #2
 8005750:	d902      	bls.n	8005758 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 8005752:	2303      	movs	r3, #3
 8005754:	74fb      	strb	r3, [r7, #19]
        break;
 8005756:	e005      	b.n	8005764 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005758:	4b30      	ldr	r3, [pc, #192]	@ (800581c <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005760:	2b00      	cmp	r3, #0
 8005762:	d0ef      	beq.n	8005744 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 8005764:	7cfb      	ldrb	r3, [r7, #19]
 8005766:	2b00      	cmp	r3, #0
 8005768:	d15a      	bne.n	8005820 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800576a:	4b2b      	ldr	r3, [pc, #172]	@ (8005818 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800576c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005770:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005774:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005776:	697b      	ldr	r3, [r7, #20]
 8005778:	2b00      	cmp	r3, #0
 800577a:	d01e      	beq.n	80057ba <HAL_RCCEx_PeriphCLKConfig+0x14e>
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005780:	697a      	ldr	r2, [r7, #20]
 8005782:	429a      	cmp	r2, r3
 8005784:	d019      	beq.n	80057ba <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005786:	4b24      	ldr	r3, [pc, #144]	@ (8005818 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005788:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800578c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005790:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005792:	4b21      	ldr	r3, [pc, #132]	@ (8005818 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005794:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005798:	4a1f      	ldr	r2, [pc, #124]	@ (8005818 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800579a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800579e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80057a2:	4b1d      	ldr	r3, [pc, #116]	@ (8005818 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80057a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80057a8:	4a1b      	ldr	r2, [pc, #108]	@ (8005818 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80057aa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80057ae:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80057b2:	4a19      	ldr	r2, [pc, #100]	@ (8005818 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80057b4:	697b      	ldr	r3, [r7, #20]
 80057b6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80057ba:	697b      	ldr	r3, [r7, #20]
 80057bc:	f003 0301 	and.w	r3, r3, #1
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	d016      	beq.n	80057f2 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80057c4:	f7fd fa2c 	bl	8002c20 <HAL_GetTick>
 80057c8:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80057ca:	e00b      	b.n	80057e4 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80057cc:	f7fd fa28 	bl	8002c20 <HAL_GetTick>
 80057d0:	4602      	mov	r2, r0
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	1ad3      	subs	r3, r2, r3
 80057d6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80057da:	4293      	cmp	r3, r2
 80057dc:	d902      	bls.n	80057e4 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 80057de:	2303      	movs	r3, #3
 80057e0:	74fb      	strb	r3, [r7, #19]
            break;
 80057e2:	e006      	b.n	80057f2 <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80057e4:	4b0c      	ldr	r3, [pc, #48]	@ (8005818 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80057e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80057ea:	f003 0302 	and.w	r3, r3, #2
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d0ec      	beq.n	80057cc <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 80057f2:	7cfb      	ldrb	r3, [r7, #19]
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	d10b      	bne.n	8005810 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80057f8:	4b07      	ldr	r3, [pc, #28]	@ (8005818 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80057fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80057fe:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005806:	4904      	ldr	r1, [pc, #16]	@ (8005818 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005808:	4313      	orrs	r3, r2
 800580a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800580e:	e009      	b.n	8005824 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005810:	7cfb      	ldrb	r3, [r7, #19]
 8005812:	74bb      	strb	r3, [r7, #18]
 8005814:	e006      	b.n	8005824 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 8005816:	bf00      	nop
 8005818:	40021000 	.word	0x40021000
 800581c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005820:	7cfb      	ldrb	r3, [r7, #19]
 8005822:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005824:	7c7b      	ldrb	r3, [r7, #17]
 8005826:	2b01      	cmp	r3, #1
 8005828:	d105      	bne.n	8005836 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800582a:	4b8a      	ldr	r3, [pc, #552]	@ (8005a54 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800582c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800582e:	4a89      	ldr	r2, [pc, #548]	@ (8005a54 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005830:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005834:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	f003 0301 	and.w	r3, r3, #1
 800583e:	2b00      	cmp	r3, #0
 8005840:	d00a      	beq.n	8005858 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005842:	4b84      	ldr	r3, [pc, #528]	@ (8005a54 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005844:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005848:	f023 0203 	bic.w	r2, r3, #3
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	6a1b      	ldr	r3, [r3, #32]
 8005850:	4980      	ldr	r1, [pc, #512]	@ (8005a54 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005852:	4313      	orrs	r3, r2
 8005854:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	f003 0302 	and.w	r3, r3, #2
 8005860:	2b00      	cmp	r3, #0
 8005862:	d00a      	beq.n	800587a <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005864:	4b7b      	ldr	r3, [pc, #492]	@ (8005a54 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005866:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800586a:	f023 020c 	bic.w	r2, r3, #12
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005872:	4978      	ldr	r1, [pc, #480]	@ (8005a54 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005874:	4313      	orrs	r3, r2
 8005876:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	f003 0320 	and.w	r3, r3, #32
 8005882:	2b00      	cmp	r3, #0
 8005884:	d00a      	beq.n	800589c <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005886:	4b73      	ldr	r3, [pc, #460]	@ (8005a54 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005888:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800588c:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005894:	496f      	ldr	r1, [pc, #444]	@ (8005a54 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005896:	4313      	orrs	r3, r2
 8005898:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	d00a      	beq.n	80058be <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80058a8:	4b6a      	ldr	r3, [pc, #424]	@ (8005a54 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80058aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80058ae:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80058b6:	4967      	ldr	r1, [pc, #412]	@ (8005a54 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80058b8:	4313      	orrs	r3, r2
 80058ba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d00a      	beq.n	80058e0 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80058ca:	4b62      	ldr	r3, [pc, #392]	@ (8005a54 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80058cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80058d0:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80058d8:	495e      	ldr	r1, [pc, #376]	@ (8005a54 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80058da:	4313      	orrs	r3, r2
 80058dc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	d00a      	beq.n	8005902 <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80058ec:	4b59      	ldr	r3, [pc, #356]	@ (8005a54 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80058ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80058f2:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80058fa:	4956      	ldr	r1, [pc, #344]	@ (8005a54 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80058fc:	4313      	orrs	r3, r2
 80058fe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800590a:	2b00      	cmp	r3, #0
 800590c:	d00a      	beq.n	8005924 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800590e:	4b51      	ldr	r3, [pc, #324]	@ (8005a54 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005910:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005914:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800591c:	494d      	ldr	r1, [pc, #308]	@ (8005a54 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800591e:	4313      	orrs	r3, r2
 8005920:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800592c:	2b00      	cmp	r3, #0
 800592e:	d028      	beq.n	8005982 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005930:	4b48      	ldr	r3, [pc, #288]	@ (8005a54 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005932:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005936:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800593e:	4945      	ldr	r1, [pc, #276]	@ (8005a54 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005940:	4313      	orrs	r3, r2
 8005942:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800594a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800594e:	d106      	bne.n	800595e <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005950:	4b40      	ldr	r3, [pc, #256]	@ (8005a54 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005952:	68db      	ldr	r3, [r3, #12]
 8005954:	4a3f      	ldr	r2, [pc, #252]	@ (8005a54 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005956:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800595a:	60d3      	str	r3, [r2, #12]
 800595c:	e011      	b.n	8005982 <HAL_RCCEx_PeriphCLKConfig+0x316>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005962:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005966:	d10c      	bne.n	8005982 <HAL_RCCEx_PeriphCLKConfig+0x316>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	3304      	adds	r3, #4
 800596c:	2101      	movs	r1, #1
 800596e:	4618      	mov	r0, r3
 8005970:	f000 f872 	bl	8005a58 <RCCEx_PLLSAI1_Config>
 8005974:	4603      	mov	r3, r0
 8005976:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8005978:	7cfb      	ldrb	r3, [r7, #19]
 800597a:	2b00      	cmp	r3, #0
 800597c:	d001      	beq.n	8005982 <HAL_RCCEx_PeriphCLKConfig+0x316>
        {
          /* set overall return value */
          status = ret;
 800597e:	7cfb      	ldrb	r3, [r7, #19]
 8005980:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800598a:	2b00      	cmp	r3, #0
 800598c:	d028      	beq.n	80059e0 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800598e:	4b31      	ldr	r3, [pc, #196]	@ (8005a54 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005990:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005994:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800599c:	492d      	ldr	r1, [pc, #180]	@ (8005a54 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800599e:	4313      	orrs	r3, r2
 80059a0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80059a8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80059ac:	d106      	bne.n	80059bc <HAL_RCCEx_PeriphCLKConfig+0x350>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80059ae:	4b29      	ldr	r3, [pc, #164]	@ (8005a54 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80059b0:	68db      	ldr	r3, [r3, #12]
 80059b2:	4a28      	ldr	r2, [pc, #160]	@ (8005a54 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80059b4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80059b8:	60d3      	str	r3, [r2, #12]
 80059ba:	e011      	b.n	80059e0 <HAL_RCCEx_PeriphCLKConfig+0x374>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80059c0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80059c4:	d10c      	bne.n	80059e0 <HAL_RCCEx_PeriphCLKConfig+0x374>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	3304      	adds	r3, #4
 80059ca:	2101      	movs	r1, #1
 80059cc:	4618      	mov	r0, r3
 80059ce:	f000 f843 	bl	8005a58 <RCCEx_PLLSAI1_Config>
 80059d2:	4603      	mov	r3, r0
 80059d4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80059d6:	7cfb      	ldrb	r3, [r7, #19]
 80059d8:	2b00      	cmp	r3, #0
 80059da:	d001      	beq.n	80059e0 <HAL_RCCEx_PeriphCLKConfig+0x374>
      {
        /* set overall return value */
        status = ret;
 80059dc:	7cfb      	ldrb	r3, [r7, #19]
 80059de:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d01c      	beq.n	8005a26 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80059ec:	4b19      	ldr	r3, [pc, #100]	@ (8005a54 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80059ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80059f2:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80059fa:	4916      	ldr	r1, [pc, #88]	@ (8005a54 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80059fc:	4313      	orrs	r3, r2
 80059fe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005a06:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005a0a:	d10c      	bne.n	8005a26 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	3304      	adds	r3, #4
 8005a10:	2102      	movs	r1, #2
 8005a12:	4618      	mov	r0, r3
 8005a14:	f000 f820 	bl	8005a58 <RCCEx_PLLSAI1_Config>
 8005a18:	4603      	mov	r3, r0
 8005a1a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005a1c:	7cfb      	ldrb	r3, [r7, #19]
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d001      	beq.n	8005a26 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
      {
        /* set overall return value */
        status = ret;
 8005a22:	7cfb      	ldrb	r3, [r7, #19]
 8005a24:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d00a      	beq.n	8005a48 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8005a32:	4b08      	ldr	r3, [pc, #32]	@ (8005a54 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005a34:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005a38:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005a40:	4904      	ldr	r1, [pc, #16]	@ (8005a54 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005a42:	4313      	orrs	r3, r2
 8005a44:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8005a48:	7cbb      	ldrb	r3, [r7, #18]
}
 8005a4a:	4618      	mov	r0, r3
 8005a4c:	3718      	adds	r7, #24
 8005a4e:	46bd      	mov	sp, r7
 8005a50:	bd80      	pop	{r7, pc}
 8005a52:	bf00      	nop
 8005a54:	40021000 	.word	0x40021000

08005a58 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8005a58:	b580      	push	{r7, lr}
 8005a5a:	b084      	sub	sp, #16
 8005a5c:	af00      	add	r7, sp, #0
 8005a5e:	6078      	str	r0, [r7, #4]
 8005a60:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005a62:	2300      	movs	r3, #0
 8005a64:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005a66:	4b74      	ldr	r3, [pc, #464]	@ (8005c38 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005a68:	68db      	ldr	r3, [r3, #12]
 8005a6a:	f003 0303 	and.w	r3, r3, #3
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	d018      	beq.n	8005aa4 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8005a72:	4b71      	ldr	r3, [pc, #452]	@ (8005c38 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005a74:	68db      	ldr	r3, [r3, #12]
 8005a76:	f003 0203 	and.w	r2, r3, #3
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	429a      	cmp	r2, r3
 8005a80:	d10d      	bne.n	8005a9e <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	681b      	ldr	r3, [r3, #0]
       ||
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d009      	beq.n	8005a9e <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8005a8a:	4b6b      	ldr	r3, [pc, #428]	@ (8005c38 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005a8c:	68db      	ldr	r3, [r3, #12]
 8005a8e:	091b      	lsrs	r3, r3, #4
 8005a90:	f003 0307 	and.w	r3, r3, #7
 8005a94:	1c5a      	adds	r2, r3, #1
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	685b      	ldr	r3, [r3, #4]
       ||
 8005a9a:	429a      	cmp	r2, r3
 8005a9c:	d047      	beq.n	8005b2e <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8005a9e:	2301      	movs	r3, #1
 8005aa0:	73fb      	strb	r3, [r7, #15]
 8005aa2:	e044      	b.n	8005b2e <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	2b03      	cmp	r3, #3
 8005aaa:	d018      	beq.n	8005ade <RCCEx_PLLSAI1_Config+0x86>
 8005aac:	2b03      	cmp	r3, #3
 8005aae:	d825      	bhi.n	8005afc <RCCEx_PLLSAI1_Config+0xa4>
 8005ab0:	2b01      	cmp	r3, #1
 8005ab2:	d002      	beq.n	8005aba <RCCEx_PLLSAI1_Config+0x62>
 8005ab4:	2b02      	cmp	r3, #2
 8005ab6:	d009      	beq.n	8005acc <RCCEx_PLLSAI1_Config+0x74>
 8005ab8:	e020      	b.n	8005afc <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005aba:	4b5f      	ldr	r3, [pc, #380]	@ (8005c38 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	f003 0302 	and.w	r3, r3, #2
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d11d      	bne.n	8005b02 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8005ac6:	2301      	movs	r3, #1
 8005ac8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005aca:	e01a      	b.n	8005b02 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005acc:	4b5a      	ldr	r3, [pc, #360]	@ (8005c38 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	d116      	bne.n	8005b06 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8005ad8:	2301      	movs	r3, #1
 8005ada:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005adc:	e013      	b.n	8005b06 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005ade:	4b56      	ldr	r3, [pc, #344]	@ (8005c38 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d10f      	bne.n	8005b0a <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005aea:	4b53      	ldr	r3, [pc, #332]	@ (8005c38 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d109      	bne.n	8005b0a <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8005af6:	2301      	movs	r3, #1
 8005af8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005afa:	e006      	b.n	8005b0a <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8005afc:	2301      	movs	r3, #1
 8005afe:	73fb      	strb	r3, [r7, #15]
      break;
 8005b00:	e004      	b.n	8005b0c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005b02:	bf00      	nop
 8005b04:	e002      	b.n	8005b0c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005b06:	bf00      	nop
 8005b08:	e000      	b.n	8005b0c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005b0a:	bf00      	nop
    }

    if(status == HAL_OK)
 8005b0c:	7bfb      	ldrb	r3, [r7, #15]
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d10d      	bne.n	8005b2e <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8005b12:	4b49      	ldr	r3, [pc, #292]	@ (8005c38 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005b14:	68db      	ldr	r3, [r3, #12]
 8005b16:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	6819      	ldr	r1, [r3, #0]
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	685b      	ldr	r3, [r3, #4]
 8005b22:	3b01      	subs	r3, #1
 8005b24:	011b      	lsls	r3, r3, #4
 8005b26:	430b      	orrs	r3, r1
 8005b28:	4943      	ldr	r1, [pc, #268]	@ (8005c38 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005b2a:	4313      	orrs	r3, r2
 8005b2c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8005b2e:	7bfb      	ldrb	r3, [r7, #15]
 8005b30:	2b00      	cmp	r3, #0
 8005b32:	d17c      	bne.n	8005c2e <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8005b34:	4b40      	ldr	r3, [pc, #256]	@ (8005c38 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	4a3f      	ldr	r2, [pc, #252]	@ (8005c38 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005b3a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005b3e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005b40:	f7fd f86e 	bl	8002c20 <HAL_GetTick>
 8005b44:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005b46:	e009      	b.n	8005b5c <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005b48:	f7fd f86a 	bl	8002c20 <HAL_GetTick>
 8005b4c:	4602      	mov	r2, r0
 8005b4e:	68bb      	ldr	r3, [r7, #8]
 8005b50:	1ad3      	subs	r3, r2, r3
 8005b52:	2b02      	cmp	r3, #2
 8005b54:	d902      	bls.n	8005b5c <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8005b56:	2303      	movs	r3, #3
 8005b58:	73fb      	strb	r3, [r7, #15]
        break;
 8005b5a:	e005      	b.n	8005b68 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005b5c:	4b36      	ldr	r3, [pc, #216]	@ (8005c38 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	d1ef      	bne.n	8005b48 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005b68:	7bfb      	ldrb	r3, [r7, #15]
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d15f      	bne.n	8005c2e <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005b6e:	683b      	ldr	r3, [r7, #0]
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d110      	bne.n	8005b96 <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005b74:	4b30      	ldr	r3, [pc, #192]	@ (8005c38 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005b76:	691b      	ldr	r3, [r3, #16]
 8005b78:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 8005b7c:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005b80:	687a      	ldr	r2, [r7, #4]
 8005b82:	6892      	ldr	r2, [r2, #8]
 8005b84:	0211      	lsls	r1, r2, #8
 8005b86:	687a      	ldr	r2, [r7, #4]
 8005b88:	68d2      	ldr	r2, [r2, #12]
 8005b8a:	06d2      	lsls	r2, r2, #27
 8005b8c:	430a      	orrs	r2, r1
 8005b8e:	492a      	ldr	r1, [pc, #168]	@ (8005c38 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005b90:	4313      	orrs	r3, r2
 8005b92:	610b      	str	r3, [r1, #16]
 8005b94:	e027      	b.n	8005be6 <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8005b96:	683b      	ldr	r3, [r7, #0]
 8005b98:	2b01      	cmp	r3, #1
 8005b9a:	d112      	bne.n	8005bc2 <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005b9c:	4b26      	ldr	r3, [pc, #152]	@ (8005c38 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005b9e:	691b      	ldr	r3, [r3, #16]
 8005ba0:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8005ba4:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005ba8:	687a      	ldr	r2, [r7, #4]
 8005baa:	6892      	ldr	r2, [r2, #8]
 8005bac:	0211      	lsls	r1, r2, #8
 8005bae:	687a      	ldr	r2, [r7, #4]
 8005bb0:	6912      	ldr	r2, [r2, #16]
 8005bb2:	0852      	lsrs	r2, r2, #1
 8005bb4:	3a01      	subs	r2, #1
 8005bb6:	0552      	lsls	r2, r2, #21
 8005bb8:	430a      	orrs	r2, r1
 8005bba:	491f      	ldr	r1, [pc, #124]	@ (8005c38 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005bbc:	4313      	orrs	r3, r2
 8005bbe:	610b      	str	r3, [r1, #16]
 8005bc0:	e011      	b.n	8005be6 <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005bc2:	4b1d      	ldr	r3, [pc, #116]	@ (8005c38 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005bc4:	691b      	ldr	r3, [r3, #16]
 8005bc6:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8005bca:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005bce:	687a      	ldr	r2, [r7, #4]
 8005bd0:	6892      	ldr	r2, [r2, #8]
 8005bd2:	0211      	lsls	r1, r2, #8
 8005bd4:	687a      	ldr	r2, [r7, #4]
 8005bd6:	6952      	ldr	r2, [r2, #20]
 8005bd8:	0852      	lsrs	r2, r2, #1
 8005bda:	3a01      	subs	r2, #1
 8005bdc:	0652      	lsls	r2, r2, #25
 8005bde:	430a      	orrs	r2, r1
 8005be0:	4915      	ldr	r1, [pc, #84]	@ (8005c38 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005be2:	4313      	orrs	r3, r2
 8005be4:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8005be6:	4b14      	ldr	r3, [pc, #80]	@ (8005c38 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	4a13      	ldr	r2, [pc, #76]	@ (8005c38 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005bec:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005bf0:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005bf2:	f7fd f815 	bl	8002c20 <HAL_GetTick>
 8005bf6:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005bf8:	e009      	b.n	8005c0e <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005bfa:	f7fd f811 	bl	8002c20 <HAL_GetTick>
 8005bfe:	4602      	mov	r2, r0
 8005c00:	68bb      	ldr	r3, [r7, #8]
 8005c02:	1ad3      	subs	r3, r2, r3
 8005c04:	2b02      	cmp	r3, #2
 8005c06:	d902      	bls.n	8005c0e <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8005c08:	2303      	movs	r3, #3
 8005c0a:	73fb      	strb	r3, [r7, #15]
          break;
 8005c0c:	e005      	b.n	8005c1a <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005c0e:	4b0a      	ldr	r3, [pc, #40]	@ (8005c38 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	d0ef      	beq.n	8005bfa <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8005c1a:	7bfb      	ldrb	r3, [r7, #15]
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	d106      	bne.n	8005c2e <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8005c20:	4b05      	ldr	r3, [pc, #20]	@ (8005c38 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005c22:	691a      	ldr	r2, [r3, #16]
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	699b      	ldr	r3, [r3, #24]
 8005c28:	4903      	ldr	r1, [pc, #12]	@ (8005c38 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005c2a:	4313      	orrs	r3, r2
 8005c2c:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8005c2e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005c30:	4618      	mov	r0, r3
 8005c32:	3710      	adds	r7, #16
 8005c34:	46bd      	mov	sp, r7
 8005c36:	bd80      	pop	{r7, pc}
 8005c38:	40021000 	.word	0x40021000

08005c3c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005c3c:	b580      	push	{r7, lr}
 8005c3e:	b084      	sub	sp, #16
 8005c40:	af00      	add	r7, sp, #0
 8005c42:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	d101      	bne.n	8005c4e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005c4a:	2301      	movs	r3, #1
 8005c4c:	e095      	b.n	8005d7a <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d108      	bne.n	8005c68 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	685b      	ldr	r3, [r3, #4]
 8005c5a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005c5e:	d009      	beq.n	8005c74 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	2200      	movs	r2, #0
 8005c64:	61da      	str	r2, [r3, #28]
 8005c66:	e005      	b.n	8005c74 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	2200      	movs	r2, #0
 8005c6c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	2200      	movs	r2, #0
 8005c72:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	2200      	movs	r2, #0
 8005c78:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005c80:	b2db      	uxtb	r3, r3
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d106      	bne.n	8005c94 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	2200      	movs	r2, #0
 8005c8a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005c8e:	6878      	ldr	r0, [r7, #4]
 8005c90:	f7fc fb48 	bl	8002324 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	2202      	movs	r2, #2
 8005c98:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	681a      	ldr	r2, [r3, #0]
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005caa:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	68db      	ldr	r3, [r3, #12]
 8005cb0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005cb4:	d902      	bls.n	8005cbc <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8005cb6:	2300      	movs	r3, #0
 8005cb8:	60fb      	str	r3, [r7, #12]
 8005cba:	e002      	b.n	8005cc2 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8005cbc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005cc0:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	68db      	ldr	r3, [r3, #12]
 8005cc6:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8005cca:	d007      	beq.n	8005cdc <HAL_SPI_Init+0xa0>
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	68db      	ldr	r3, [r3, #12]
 8005cd0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005cd4:	d002      	beq.n	8005cdc <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	2200      	movs	r2, #0
 8005cda:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	685b      	ldr	r3, [r3, #4]
 8005ce0:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	689b      	ldr	r3, [r3, #8]
 8005ce8:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8005cec:	431a      	orrs	r2, r3
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	691b      	ldr	r3, [r3, #16]
 8005cf2:	f003 0302 	and.w	r3, r3, #2
 8005cf6:	431a      	orrs	r2, r3
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	695b      	ldr	r3, [r3, #20]
 8005cfc:	f003 0301 	and.w	r3, r3, #1
 8005d00:	431a      	orrs	r2, r3
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	699b      	ldr	r3, [r3, #24]
 8005d06:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005d0a:	431a      	orrs	r2, r3
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	69db      	ldr	r3, [r3, #28]
 8005d10:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005d14:	431a      	orrs	r2, r3
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	6a1b      	ldr	r3, [r3, #32]
 8005d1a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005d1e:	ea42 0103 	orr.w	r1, r2, r3
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d26:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	430a      	orrs	r2, r1
 8005d30:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	699b      	ldr	r3, [r3, #24]
 8005d36:	0c1b      	lsrs	r3, r3, #16
 8005d38:	f003 0204 	and.w	r2, r3, #4
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d40:	f003 0310 	and.w	r3, r3, #16
 8005d44:	431a      	orrs	r2, r3
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005d4a:	f003 0308 	and.w	r3, r3, #8
 8005d4e:	431a      	orrs	r2, r3
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	68db      	ldr	r3, [r3, #12]
 8005d54:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8005d58:	ea42 0103 	orr.w	r1, r2, r3
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	430a      	orrs	r2, r1
 8005d68:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	2200      	movs	r2, #0
 8005d6e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	2201      	movs	r2, #1
 8005d74:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8005d78:	2300      	movs	r3, #0
}
 8005d7a:	4618      	mov	r0, r3
 8005d7c:	3710      	adds	r7, #16
 8005d7e:	46bd      	mov	sp, r7
 8005d80:	bd80      	pop	{r7, pc}

08005d82 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005d82:	b580      	push	{r7, lr}
 8005d84:	b088      	sub	sp, #32
 8005d86:	af00      	add	r7, sp, #0
 8005d88:	60f8      	str	r0, [r7, #12]
 8005d8a:	60b9      	str	r1, [r7, #8]
 8005d8c:	603b      	str	r3, [r7, #0]
 8005d8e:	4613      	mov	r3, r2
 8005d90:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005d92:	f7fc ff45 	bl	8002c20 <HAL_GetTick>
 8005d96:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8005d98:	88fb      	ldrh	r3, [r7, #6]
 8005d9a:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005da2:	b2db      	uxtb	r3, r3
 8005da4:	2b01      	cmp	r3, #1
 8005da6:	d001      	beq.n	8005dac <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8005da8:	2302      	movs	r3, #2
 8005daa:	e15c      	b.n	8006066 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8005dac:	68bb      	ldr	r3, [r7, #8]
 8005dae:	2b00      	cmp	r3, #0
 8005db0:	d002      	beq.n	8005db8 <HAL_SPI_Transmit+0x36>
 8005db2:	88fb      	ldrh	r3, [r7, #6]
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	d101      	bne.n	8005dbc <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8005db8:	2301      	movs	r3, #1
 8005dba:	e154      	b.n	8006066 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8005dc2:	2b01      	cmp	r3, #1
 8005dc4:	d101      	bne.n	8005dca <HAL_SPI_Transmit+0x48>
 8005dc6:	2302      	movs	r3, #2
 8005dc8:	e14d      	b.n	8006066 <HAL_SPI_Transmit+0x2e4>
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	2201      	movs	r2, #1
 8005dce:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	2203      	movs	r2, #3
 8005dd6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	2200      	movs	r2, #0
 8005dde:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	68ba      	ldr	r2, [r7, #8]
 8005de4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	88fa      	ldrh	r2, [r7, #6]
 8005dea:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	88fa      	ldrh	r2, [r7, #6]
 8005df0:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	2200      	movs	r2, #0
 8005df6:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	2200      	movs	r2, #0
 8005dfc:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	2200      	movs	r2, #0
 8005e04:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	2200      	movs	r2, #0
 8005e0c:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	2200      	movs	r2, #0
 8005e12:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	689b      	ldr	r3, [r3, #8]
 8005e18:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005e1c:	d10f      	bne.n	8005e3e <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	681a      	ldr	r2, [r3, #0]
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005e2c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	681a      	ldr	r2, [r3, #0]
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005e3c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e48:	2b40      	cmp	r3, #64	@ 0x40
 8005e4a:	d007      	beq.n	8005e5c <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	681a      	ldr	r2, [r3, #0]
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005e5a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	68db      	ldr	r3, [r3, #12]
 8005e60:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005e64:	d952      	bls.n	8005f0c <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	685b      	ldr	r3, [r3, #4]
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d002      	beq.n	8005e74 <HAL_SPI_Transmit+0xf2>
 8005e6e:	8b7b      	ldrh	r3, [r7, #26]
 8005e70:	2b01      	cmp	r3, #1
 8005e72:	d145      	bne.n	8005f00 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e78:	881a      	ldrh	r2, [r3, #0]
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e84:	1c9a      	adds	r2, r3, #2
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005e8e:	b29b      	uxth	r3, r3
 8005e90:	3b01      	subs	r3, #1
 8005e92:	b29a      	uxth	r2, r3
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005e98:	e032      	b.n	8005f00 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	689b      	ldr	r3, [r3, #8]
 8005ea0:	f003 0302 	and.w	r3, r3, #2
 8005ea4:	2b02      	cmp	r3, #2
 8005ea6:	d112      	bne.n	8005ece <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005eac:	881a      	ldrh	r2, [r3, #0]
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005eb8:	1c9a      	adds	r2, r3, #2
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8005ebe:	68fb      	ldr	r3, [r7, #12]
 8005ec0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005ec2:	b29b      	uxth	r3, r3
 8005ec4:	3b01      	subs	r3, #1
 8005ec6:	b29a      	uxth	r2, r3
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005ecc:	e018      	b.n	8005f00 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005ece:	f7fc fea7 	bl	8002c20 <HAL_GetTick>
 8005ed2:	4602      	mov	r2, r0
 8005ed4:	69fb      	ldr	r3, [r7, #28]
 8005ed6:	1ad3      	subs	r3, r2, r3
 8005ed8:	683a      	ldr	r2, [r7, #0]
 8005eda:	429a      	cmp	r2, r3
 8005edc:	d803      	bhi.n	8005ee6 <HAL_SPI_Transmit+0x164>
 8005ede:	683b      	ldr	r3, [r7, #0]
 8005ee0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ee4:	d102      	bne.n	8005eec <HAL_SPI_Transmit+0x16a>
 8005ee6:	683b      	ldr	r3, [r7, #0]
 8005ee8:	2b00      	cmp	r3, #0
 8005eea:	d109      	bne.n	8005f00 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	2201      	movs	r2, #1
 8005ef0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	2200      	movs	r2, #0
 8005ef8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8005efc:	2303      	movs	r3, #3
 8005efe:	e0b2      	b.n	8006066 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005f04:	b29b      	uxth	r3, r3
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d1c7      	bne.n	8005e9a <HAL_SPI_Transmit+0x118>
 8005f0a:	e083      	b.n	8006014 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	685b      	ldr	r3, [r3, #4]
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d002      	beq.n	8005f1a <HAL_SPI_Transmit+0x198>
 8005f14:	8b7b      	ldrh	r3, [r7, #26]
 8005f16:	2b01      	cmp	r3, #1
 8005f18:	d177      	bne.n	800600a <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005f1e:	b29b      	uxth	r3, r3
 8005f20:	2b01      	cmp	r3, #1
 8005f22:	d912      	bls.n	8005f4a <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f28:	881a      	ldrh	r2, [r3, #0]
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f34:	1c9a      	adds	r2, r3, #2
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005f3e:	b29b      	uxth	r3, r3
 8005f40:	3b02      	subs	r3, #2
 8005f42:	b29a      	uxth	r2, r3
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005f48:	e05f      	b.n	800600a <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	330c      	adds	r3, #12
 8005f54:	7812      	ldrb	r2, [r2, #0]
 8005f56:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f5c:	1c5a      	adds	r2, r3, #1
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005f66:	b29b      	uxth	r3, r3
 8005f68:	3b01      	subs	r3, #1
 8005f6a:	b29a      	uxth	r2, r3
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8005f70:	e04b      	b.n	800600a <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	689b      	ldr	r3, [r3, #8]
 8005f78:	f003 0302 	and.w	r3, r3, #2
 8005f7c:	2b02      	cmp	r3, #2
 8005f7e:	d12b      	bne.n	8005fd8 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005f84:	b29b      	uxth	r3, r3
 8005f86:	2b01      	cmp	r3, #1
 8005f88:	d912      	bls.n	8005fb0 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f8e:	881a      	ldrh	r2, [r3, #0]
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f9a:	1c9a      	adds	r2, r3, #2
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005fa4:	b29b      	uxth	r3, r3
 8005fa6:	3b02      	subs	r3, #2
 8005fa8:	b29a      	uxth	r2, r3
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005fae:	e02c      	b.n	800600a <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	330c      	adds	r3, #12
 8005fba:	7812      	ldrb	r2, [r2, #0]
 8005fbc:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005fc2:	1c5a      	adds	r2, r3, #1
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005fcc:	b29b      	uxth	r3, r3
 8005fce:	3b01      	subs	r3, #1
 8005fd0:	b29a      	uxth	r2, r3
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005fd6:	e018      	b.n	800600a <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005fd8:	f7fc fe22 	bl	8002c20 <HAL_GetTick>
 8005fdc:	4602      	mov	r2, r0
 8005fde:	69fb      	ldr	r3, [r7, #28]
 8005fe0:	1ad3      	subs	r3, r2, r3
 8005fe2:	683a      	ldr	r2, [r7, #0]
 8005fe4:	429a      	cmp	r2, r3
 8005fe6:	d803      	bhi.n	8005ff0 <HAL_SPI_Transmit+0x26e>
 8005fe8:	683b      	ldr	r3, [r7, #0]
 8005fea:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005fee:	d102      	bne.n	8005ff6 <HAL_SPI_Transmit+0x274>
 8005ff0:	683b      	ldr	r3, [r7, #0]
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	d109      	bne.n	800600a <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	2201      	movs	r2, #1
 8005ffa:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	2200      	movs	r2, #0
 8006002:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8006006:	2303      	movs	r3, #3
 8006008:	e02d      	b.n	8006066 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800600e:	b29b      	uxth	r3, r3
 8006010:	2b00      	cmp	r3, #0
 8006012:	d1ae      	bne.n	8005f72 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006014:	69fa      	ldr	r2, [r7, #28]
 8006016:	6839      	ldr	r1, [r7, #0]
 8006018:	68f8      	ldr	r0, [r7, #12]
 800601a:	f000 f947 	bl	80062ac <SPI_EndRxTxTransaction>
 800601e:	4603      	mov	r3, r0
 8006020:	2b00      	cmp	r3, #0
 8006022:	d002      	beq.n	800602a <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	2220      	movs	r2, #32
 8006028:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	689b      	ldr	r3, [r3, #8]
 800602e:	2b00      	cmp	r3, #0
 8006030:	d10a      	bne.n	8006048 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006032:	2300      	movs	r3, #0
 8006034:	617b      	str	r3, [r7, #20]
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	68db      	ldr	r3, [r3, #12]
 800603c:	617b      	str	r3, [r7, #20]
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	689b      	ldr	r3, [r3, #8]
 8006044:	617b      	str	r3, [r7, #20]
 8006046:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	2201      	movs	r2, #1
 800604c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	2200      	movs	r2, #0
 8006054:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800605c:	2b00      	cmp	r3, #0
 800605e:	d001      	beq.n	8006064 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8006060:	2301      	movs	r3, #1
 8006062:	e000      	b.n	8006066 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8006064:	2300      	movs	r3, #0
  }
}
 8006066:	4618      	mov	r0, r3
 8006068:	3720      	adds	r7, #32
 800606a:	46bd      	mov	sp, r7
 800606c:	bd80      	pop	{r7, pc}
	...

08006070 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006070:	b580      	push	{r7, lr}
 8006072:	b088      	sub	sp, #32
 8006074:	af00      	add	r7, sp, #0
 8006076:	60f8      	str	r0, [r7, #12]
 8006078:	60b9      	str	r1, [r7, #8]
 800607a:	603b      	str	r3, [r7, #0]
 800607c:	4613      	mov	r3, r2
 800607e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006080:	f7fc fdce 	bl	8002c20 <HAL_GetTick>
 8006084:	4602      	mov	r2, r0
 8006086:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006088:	1a9b      	subs	r3, r3, r2
 800608a:	683a      	ldr	r2, [r7, #0]
 800608c:	4413      	add	r3, r2
 800608e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006090:	f7fc fdc6 	bl	8002c20 <HAL_GetTick>
 8006094:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006096:	4b39      	ldr	r3, [pc, #228]	@ (800617c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	015b      	lsls	r3, r3, #5
 800609c:	0d1b      	lsrs	r3, r3, #20
 800609e:	69fa      	ldr	r2, [r7, #28]
 80060a0:	fb02 f303 	mul.w	r3, r2, r3
 80060a4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80060a6:	e054      	b.n	8006152 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80060a8:	683b      	ldr	r3, [r7, #0]
 80060aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80060ae:	d050      	beq.n	8006152 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80060b0:	f7fc fdb6 	bl	8002c20 <HAL_GetTick>
 80060b4:	4602      	mov	r2, r0
 80060b6:	69bb      	ldr	r3, [r7, #24]
 80060b8:	1ad3      	subs	r3, r2, r3
 80060ba:	69fa      	ldr	r2, [r7, #28]
 80060bc:	429a      	cmp	r2, r3
 80060be:	d902      	bls.n	80060c6 <SPI_WaitFlagStateUntilTimeout+0x56>
 80060c0:	69fb      	ldr	r3, [r7, #28]
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d13d      	bne.n	8006142 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	685a      	ldr	r2, [r3, #4]
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80060d4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80060d6:	68fb      	ldr	r3, [r7, #12]
 80060d8:	685b      	ldr	r3, [r3, #4]
 80060da:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80060de:	d111      	bne.n	8006104 <SPI_WaitFlagStateUntilTimeout+0x94>
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	689b      	ldr	r3, [r3, #8]
 80060e4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80060e8:	d004      	beq.n	80060f4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	689b      	ldr	r3, [r3, #8]
 80060ee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80060f2:	d107      	bne.n	8006104 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	681a      	ldr	r2, [r3, #0]
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006102:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006108:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800610c:	d10f      	bne.n	800612e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	681a      	ldr	r2, [r3, #0]
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800611c:	601a      	str	r2, [r3, #0]
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	681a      	ldr	r2, [r3, #0]
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800612c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	2201      	movs	r2, #1
 8006132:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	2200      	movs	r2, #0
 800613a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800613e:	2303      	movs	r3, #3
 8006140:	e017      	b.n	8006172 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006142:	697b      	ldr	r3, [r7, #20]
 8006144:	2b00      	cmp	r3, #0
 8006146:	d101      	bne.n	800614c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006148:	2300      	movs	r3, #0
 800614a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800614c:	697b      	ldr	r3, [r7, #20]
 800614e:	3b01      	subs	r3, #1
 8006150:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	689a      	ldr	r2, [r3, #8]
 8006158:	68bb      	ldr	r3, [r7, #8]
 800615a:	4013      	ands	r3, r2
 800615c:	68ba      	ldr	r2, [r7, #8]
 800615e:	429a      	cmp	r2, r3
 8006160:	bf0c      	ite	eq
 8006162:	2301      	moveq	r3, #1
 8006164:	2300      	movne	r3, #0
 8006166:	b2db      	uxtb	r3, r3
 8006168:	461a      	mov	r2, r3
 800616a:	79fb      	ldrb	r3, [r7, #7]
 800616c:	429a      	cmp	r2, r3
 800616e:	d19b      	bne.n	80060a8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006170:	2300      	movs	r3, #0
}
 8006172:	4618      	mov	r0, r3
 8006174:	3720      	adds	r7, #32
 8006176:	46bd      	mov	sp, r7
 8006178:	bd80      	pop	{r7, pc}
 800617a:	bf00      	nop
 800617c:	200001e4 	.word	0x200001e4

08006180 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006180:	b580      	push	{r7, lr}
 8006182:	b08a      	sub	sp, #40	@ 0x28
 8006184:	af00      	add	r7, sp, #0
 8006186:	60f8      	str	r0, [r7, #12]
 8006188:	60b9      	str	r1, [r7, #8]
 800618a:	607a      	str	r2, [r7, #4]
 800618c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800618e:	2300      	movs	r3, #0
 8006190:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8006192:	f7fc fd45 	bl	8002c20 <HAL_GetTick>
 8006196:	4602      	mov	r2, r0
 8006198:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800619a:	1a9b      	subs	r3, r3, r2
 800619c:	683a      	ldr	r2, [r7, #0]
 800619e:	4413      	add	r3, r2
 80061a0:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 80061a2:	f7fc fd3d 	bl	8002c20 <HAL_GetTick>
 80061a6:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	330c      	adds	r3, #12
 80061ae:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80061b0:	4b3d      	ldr	r3, [pc, #244]	@ (80062a8 <SPI_WaitFifoStateUntilTimeout+0x128>)
 80061b2:	681a      	ldr	r2, [r3, #0]
 80061b4:	4613      	mov	r3, r2
 80061b6:	009b      	lsls	r3, r3, #2
 80061b8:	4413      	add	r3, r2
 80061ba:	00da      	lsls	r2, r3, #3
 80061bc:	1ad3      	subs	r3, r2, r3
 80061be:	0d1b      	lsrs	r3, r3, #20
 80061c0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80061c2:	fb02 f303 	mul.w	r3, r2, r3
 80061c6:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80061c8:	e060      	b.n	800628c <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80061ca:	68bb      	ldr	r3, [r7, #8]
 80061cc:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80061d0:	d107      	bne.n	80061e2 <SPI_WaitFifoStateUntilTimeout+0x62>
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	2b00      	cmp	r3, #0
 80061d6:	d104      	bne.n	80061e2 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80061d8:	69fb      	ldr	r3, [r7, #28]
 80061da:	781b      	ldrb	r3, [r3, #0]
 80061dc:	b2db      	uxtb	r3, r3
 80061de:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80061e0:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80061e2:	683b      	ldr	r3, [r7, #0]
 80061e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061e8:	d050      	beq.n	800628c <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80061ea:	f7fc fd19 	bl	8002c20 <HAL_GetTick>
 80061ee:	4602      	mov	r2, r0
 80061f0:	6a3b      	ldr	r3, [r7, #32]
 80061f2:	1ad3      	subs	r3, r2, r3
 80061f4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80061f6:	429a      	cmp	r2, r3
 80061f8:	d902      	bls.n	8006200 <SPI_WaitFifoStateUntilTimeout+0x80>
 80061fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	d13d      	bne.n	800627c <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	685a      	ldr	r2, [r3, #4]
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800620e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	685b      	ldr	r3, [r3, #4]
 8006214:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006218:	d111      	bne.n	800623e <SPI_WaitFifoStateUntilTimeout+0xbe>
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	689b      	ldr	r3, [r3, #8]
 800621e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006222:	d004      	beq.n	800622e <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	689b      	ldr	r3, [r3, #8]
 8006228:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800622c:	d107      	bne.n	800623e <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	681a      	ldr	r2, [r3, #0]
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800623c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006242:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006246:	d10f      	bne.n	8006268 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	681a      	ldr	r2, [r3, #0]
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006256:	601a      	str	r2, [r3, #0]
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	681a      	ldr	r2, [r3, #0]
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006266:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	2201      	movs	r2, #1
 800626c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	2200      	movs	r2, #0
 8006274:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8006278:	2303      	movs	r3, #3
 800627a:	e010      	b.n	800629e <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800627c:	69bb      	ldr	r3, [r7, #24]
 800627e:	2b00      	cmp	r3, #0
 8006280:	d101      	bne.n	8006286 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8006282:	2300      	movs	r3, #0
 8006284:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8006286:	69bb      	ldr	r3, [r7, #24]
 8006288:	3b01      	subs	r3, #1
 800628a:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	689a      	ldr	r2, [r3, #8]
 8006292:	68bb      	ldr	r3, [r7, #8]
 8006294:	4013      	ands	r3, r2
 8006296:	687a      	ldr	r2, [r7, #4]
 8006298:	429a      	cmp	r2, r3
 800629a:	d196      	bne.n	80061ca <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800629c:	2300      	movs	r3, #0
}
 800629e:	4618      	mov	r0, r3
 80062a0:	3728      	adds	r7, #40	@ 0x28
 80062a2:	46bd      	mov	sp, r7
 80062a4:	bd80      	pop	{r7, pc}
 80062a6:	bf00      	nop
 80062a8:	200001e4 	.word	0x200001e4

080062ac <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80062ac:	b580      	push	{r7, lr}
 80062ae:	b086      	sub	sp, #24
 80062b0:	af02      	add	r7, sp, #8
 80062b2:	60f8      	str	r0, [r7, #12]
 80062b4:	60b9      	str	r1, [r7, #8]
 80062b6:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	9300      	str	r3, [sp, #0]
 80062bc:	68bb      	ldr	r3, [r7, #8]
 80062be:	2200      	movs	r2, #0
 80062c0:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 80062c4:	68f8      	ldr	r0, [r7, #12]
 80062c6:	f7ff ff5b 	bl	8006180 <SPI_WaitFifoStateUntilTimeout>
 80062ca:	4603      	mov	r3, r0
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	d007      	beq.n	80062e0 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80062d4:	f043 0220 	orr.w	r2, r3, #32
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80062dc:	2303      	movs	r3, #3
 80062de:	e027      	b.n	8006330 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	9300      	str	r3, [sp, #0]
 80062e4:	68bb      	ldr	r3, [r7, #8]
 80062e6:	2200      	movs	r2, #0
 80062e8:	2180      	movs	r1, #128	@ 0x80
 80062ea:	68f8      	ldr	r0, [r7, #12]
 80062ec:	f7ff fec0 	bl	8006070 <SPI_WaitFlagStateUntilTimeout>
 80062f0:	4603      	mov	r3, r0
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	d007      	beq.n	8006306 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80062fa:	f043 0220 	orr.w	r2, r3, #32
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006302:	2303      	movs	r3, #3
 8006304:	e014      	b.n	8006330 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	9300      	str	r3, [sp, #0]
 800630a:	68bb      	ldr	r3, [r7, #8]
 800630c:	2200      	movs	r2, #0
 800630e:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8006312:	68f8      	ldr	r0, [r7, #12]
 8006314:	f7ff ff34 	bl	8006180 <SPI_WaitFifoStateUntilTimeout>
 8006318:	4603      	mov	r3, r0
 800631a:	2b00      	cmp	r3, #0
 800631c:	d007      	beq.n	800632e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006322:	f043 0220 	orr.w	r2, r3, #32
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800632a:	2303      	movs	r3, #3
 800632c:	e000      	b.n	8006330 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800632e:	2300      	movs	r3, #0
}
 8006330:	4618      	mov	r0, r3
 8006332:	3710      	adds	r7, #16
 8006334:	46bd      	mov	sp, r7
 8006336:	bd80      	pop	{r7, pc}

08006338 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006338:	b580      	push	{r7, lr}
 800633a:	b082      	sub	sp, #8
 800633c:	af00      	add	r7, sp, #0
 800633e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	2b00      	cmp	r3, #0
 8006344:	d101      	bne.n	800634a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006346:	2301      	movs	r3, #1
 8006348:	e049      	b.n	80063de <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006350:	b2db      	uxtb	r3, r3
 8006352:	2b00      	cmp	r3, #0
 8006354:	d106      	bne.n	8006364 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	2200      	movs	r2, #0
 800635a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800635e:	6878      	ldr	r0, [r7, #4]
 8006360:	f7fc faaa 	bl	80028b8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	2202      	movs	r2, #2
 8006368:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	681a      	ldr	r2, [r3, #0]
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	3304      	adds	r3, #4
 8006374:	4619      	mov	r1, r3
 8006376:	4610      	mov	r0, r2
 8006378:	f000 fb5e 	bl	8006a38 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	2201      	movs	r2, #1
 8006380:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	2201      	movs	r2, #1
 8006388:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	2201      	movs	r2, #1
 8006390:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	2201      	movs	r2, #1
 8006398:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	2201      	movs	r2, #1
 80063a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	2201      	movs	r2, #1
 80063a8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	2201      	movs	r2, #1
 80063b0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	2201      	movs	r2, #1
 80063b8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	2201      	movs	r2, #1
 80063c0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	2201      	movs	r2, #1
 80063c8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	2201      	movs	r2, #1
 80063d0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	2201      	movs	r2, #1
 80063d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80063dc:	2300      	movs	r3, #0
}
 80063de:	4618      	mov	r0, r3
 80063e0:	3708      	adds	r7, #8
 80063e2:	46bd      	mov	sp, r7
 80063e4:	bd80      	pop	{r7, pc}
	...

080063e8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80063e8:	b480      	push	{r7}
 80063ea:	b085      	sub	sp, #20
 80063ec:	af00      	add	r7, sp, #0
 80063ee:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80063f6:	b2db      	uxtb	r3, r3
 80063f8:	2b01      	cmp	r3, #1
 80063fa:	d001      	beq.n	8006400 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80063fc:	2301      	movs	r3, #1
 80063fe:	e03b      	b.n	8006478 <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	2202      	movs	r2, #2
 8006404:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	68da      	ldr	r2, [r3, #12]
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	f042 0201 	orr.w	r2, r2, #1
 8006416:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	4a19      	ldr	r2, [pc, #100]	@ (8006484 <HAL_TIM_Base_Start_IT+0x9c>)
 800641e:	4293      	cmp	r3, r2
 8006420:	d009      	beq.n	8006436 <HAL_TIM_Base_Start_IT+0x4e>
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800642a:	d004      	beq.n	8006436 <HAL_TIM_Base_Start_IT+0x4e>
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	4a15      	ldr	r2, [pc, #84]	@ (8006488 <HAL_TIM_Base_Start_IT+0xa0>)
 8006432:	4293      	cmp	r3, r2
 8006434:	d115      	bne.n	8006462 <HAL_TIM_Base_Start_IT+0x7a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	689a      	ldr	r2, [r3, #8]
 800643c:	4b13      	ldr	r3, [pc, #76]	@ (800648c <HAL_TIM_Base_Start_IT+0xa4>)
 800643e:	4013      	ands	r3, r2
 8006440:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	2b06      	cmp	r3, #6
 8006446:	d015      	beq.n	8006474 <HAL_TIM_Base_Start_IT+0x8c>
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800644e:	d011      	beq.n	8006474 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	681a      	ldr	r2, [r3, #0]
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	f042 0201 	orr.w	r2, r2, #1
 800645e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006460:	e008      	b.n	8006474 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	681a      	ldr	r2, [r3, #0]
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	f042 0201 	orr.w	r2, r2, #1
 8006470:	601a      	str	r2, [r3, #0]
 8006472:	e000      	b.n	8006476 <HAL_TIM_Base_Start_IT+0x8e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006474:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006476:	2300      	movs	r3, #0
}
 8006478:	4618      	mov	r0, r3
 800647a:	3714      	adds	r7, #20
 800647c:	46bd      	mov	sp, r7
 800647e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006482:	4770      	bx	lr
 8006484:	40012c00 	.word	0x40012c00
 8006488:	40014000 	.word	0x40014000
 800648c:	00010007 	.word	0x00010007

08006490 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8006490:	b580      	push	{r7, lr}
 8006492:	b082      	sub	sp, #8
 8006494:	af00      	add	r7, sp, #0
 8006496:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	2b00      	cmp	r3, #0
 800649c:	d101      	bne.n	80064a2 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 800649e:	2301      	movs	r3, #1
 80064a0:	e049      	b.n	8006536 <HAL_TIM_OC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80064a8:	b2db      	uxtb	r3, r3
 80064aa:	2b00      	cmp	r3, #0
 80064ac:	d106      	bne.n	80064bc <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	2200      	movs	r2, #0
 80064b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 80064b6:	6878      	ldr	r0, [r7, #4]
 80064b8:	f000 f841 	bl	800653e <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	2202      	movs	r2, #2
 80064c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	681a      	ldr	r2, [r3, #0]
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	3304      	adds	r3, #4
 80064cc:	4619      	mov	r1, r3
 80064ce:	4610      	mov	r0, r2
 80064d0:	f000 fab2 	bl	8006a38 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	2201      	movs	r2, #1
 80064d8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	2201      	movs	r2, #1
 80064e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	2201      	movs	r2, #1
 80064e8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	2201      	movs	r2, #1
 80064f0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	2201      	movs	r2, #1
 80064f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	2201      	movs	r2, #1
 8006500:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	2201      	movs	r2, #1
 8006508:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	2201      	movs	r2, #1
 8006510:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	2201      	movs	r2, #1
 8006518:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	2201      	movs	r2, #1
 8006520:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	2201      	movs	r2, #1
 8006528:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	2201      	movs	r2, #1
 8006530:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006534:	2300      	movs	r3, #0
}
 8006536:	4618      	mov	r0, r3
 8006538:	3708      	adds	r7, #8
 800653a:	46bd      	mov	sp, r7
 800653c:	bd80      	pop	{r7, pc}

0800653e <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 800653e:	b480      	push	{r7}
 8006540:	b083      	sub	sp, #12
 8006542:	af00      	add	r7, sp, #0
 8006544:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8006546:	bf00      	nop
 8006548:	370c      	adds	r7, #12
 800654a:	46bd      	mov	sp, r7
 800654c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006550:	4770      	bx	lr

08006552 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006552:	b580      	push	{r7, lr}
 8006554:	b084      	sub	sp, #16
 8006556:	af00      	add	r7, sp, #0
 8006558:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	68db      	ldr	r3, [r3, #12]
 8006560:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	691b      	ldr	r3, [r3, #16]
 8006568:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800656a:	68bb      	ldr	r3, [r7, #8]
 800656c:	f003 0302 	and.w	r3, r3, #2
 8006570:	2b00      	cmp	r3, #0
 8006572:	d020      	beq.n	80065b6 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	f003 0302 	and.w	r3, r3, #2
 800657a:	2b00      	cmp	r3, #0
 800657c:	d01b      	beq.n	80065b6 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	f06f 0202 	mvn.w	r2, #2
 8006586:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	2201      	movs	r2, #1
 800658c:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	699b      	ldr	r3, [r3, #24]
 8006594:	f003 0303 	and.w	r3, r3, #3
 8006598:	2b00      	cmp	r3, #0
 800659a:	d003      	beq.n	80065a4 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800659c:	6878      	ldr	r0, [r7, #4]
 800659e:	f000 fa2c 	bl	80069fa <HAL_TIM_IC_CaptureCallback>
 80065a2:	e005      	b.n	80065b0 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80065a4:	6878      	ldr	r0, [r7, #4]
 80065a6:	f000 fa1e 	bl	80069e6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80065aa:	6878      	ldr	r0, [r7, #4]
 80065ac:	f000 fa2f 	bl	8006a0e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	2200      	movs	r2, #0
 80065b4:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80065b6:	68bb      	ldr	r3, [r7, #8]
 80065b8:	f003 0304 	and.w	r3, r3, #4
 80065bc:	2b00      	cmp	r3, #0
 80065be:	d020      	beq.n	8006602 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	f003 0304 	and.w	r3, r3, #4
 80065c6:	2b00      	cmp	r3, #0
 80065c8:	d01b      	beq.n	8006602 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	f06f 0204 	mvn.w	r2, #4
 80065d2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	2202      	movs	r2, #2
 80065d8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	699b      	ldr	r3, [r3, #24]
 80065e0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80065e4:	2b00      	cmp	r3, #0
 80065e6:	d003      	beq.n	80065f0 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80065e8:	6878      	ldr	r0, [r7, #4]
 80065ea:	f000 fa06 	bl	80069fa <HAL_TIM_IC_CaptureCallback>
 80065ee:	e005      	b.n	80065fc <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80065f0:	6878      	ldr	r0, [r7, #4]
 80065f2:	f000 f9f8 	bl	80069e6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80065f6:	6878      	ldr	r0, [r7, #4]
 80065f8:	f000 fa09 	bl	8006a0e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	2200      	movs	r2, #0
 8006600:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006602:	68bb      	ldr	r3, [r7, #8]
 8006604:	f003 0308 	and.w	r3, r3, #8
 8006608:	2b00      	cmp	r3, #0
 800660a:	d020      	beq.n	800664e <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	f003 0308 	and.w	r3, r3, #8
 8006612:	2b00      	cmp	r3, #0
 8006614:	d01b      	beq.n	800664e <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	f06f 0208 	mvn.w	r2, #8
 800661e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	2204      	movs	r2, #4
 8006624:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	69db      	ldr	r3, [r3, #28]
 800662c:	f003 0303 	and.w	r3, r3, #3
 8006630:	2b00      	cmp	r3, #0
 8006632:	d003      	beq.n	800663c <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006634:	6878      	ldr	r0, [r7, #4]
 8006636:	f000 f9e0 	bl	80069fa <HAL_TIM_IC_CaptureCallback>
 800663a:	e005      	b.n	8006648 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800663c:	6878      	ldr	r0, [r7, #4]
 800663e:	f000 f9d2 	bl	80069e6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006642:	6878      	ldr	r0, [r7, #4]
 8006644:	f000 f9e3 	bl	8006a0e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	2200      	movs	r2, #0
 800664c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800664e:	68bb      	ldr	r3, [r7, #8]
 8006650:	f003 0310 	and.w	r3, r3, #16
 8006654:	2b00      	cmp	r3, #0
 8006656:	d020      	beq.n	800669a <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	f003 0310 	and.w	r3, r3, #16
 800665e:	2b00      	cmp	r3, #0
 8006660:	d01b      	beq.n	800669a <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	f06f 0210 	mvn.w	r2, #16
 800666a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	2208      	movs	r2, #8
 8006670:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	69db      	ldr	r3, [r3, #28]
 8006678:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800667c:	2b00      	cmp	r3, #0
 800667e:	d003      	beq.n	8006688 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006680:	6878      	ldr	r0, [r7, #4]
 8006682:	f000 f9ba 	bl	80069fa <HAL_TIM_IC_CaptureCallback>
 8006686:	e005      	b.n	8006694 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006688:	6878      	ldr	r0, [r7, #4]
 800668a:	f000 f9ac 	bl	80069e6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800668e:	6878      	ldr	r0, [r7, #4]
 8006690:	f000 f9bd 	bl	8006a0e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	2200      	movs	r2, #0
 8006698:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800669a:	68bb      	ldr	r3, [r7, #8]
 800669c:	f003 0301 	and.w	r3, r3, #1
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	d00c      	beq.n	80066be <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	f003 0301 	and.w	r3, r3, #1
 80066aa:	2b00      	cmp	r3, #0
 80066ac:	d007      	beq.n	80066be <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	f06f 0201 	mvn.w	r2, #1
 80066b6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80066b8:	6878      	ldr	r0, [r7, #4]
 80066ba:	f7fb fabf 	bl	8001c3c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80066be:	68bb      	ldr	r3, [r7, #8]
 80066c0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80066c4:	2b00      	cmp	r3, #0
 80066c6:	d104      	bne.n	80066d2 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80066c8:	68bb      	ldr	r3, [r7, #8]
 80066ca:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	d00c      	beq.n	80066ec <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80066d2:	68fb      	ldr	r3, [r7, #12]
 80066d4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80066d8:	2b00      	cmp	r3, #0
 80066da:	d007      	beq.n	80066ec <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 80066e4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80066e6:	6878      	ldr	r0, [r7, #4]
 80066e8:	f000 fe16 	bl	8007318 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80066ec:	68bb      	ldr	r3, [r7, #8]
 80066ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d00c      	beq.n	8006710 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	d007      	beq.n	8006710 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8006708:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800670a:	6878      	ldr	r0, [r7, #4]
 800670c:	f000 fe0e 	bl	800732c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006710:	68bb      	ldr	r3, [r7, #8]
 8006712:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006716:	2b00      	cmp	r3, #0
 8006718:	d00c      	beq.n	8006734 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006720:	2b00      	cmp	r3, #0
 8006722:	d007      	beq.n	8006734 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800672c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800672e:	6878      	ldr	r0, [r7, #4]
 8006730:	f000 f977 	bl	8006a22 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006734:	68bb      	ldr	r3, [r7, #8]
 8006736:	f003 0320 	and.w	r3, r3, #32
 800673a:	2b00      	cmp	r3, #0
 800673c:	d00c      	beq.n	8006758 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	f003 0320 	and.w	r3, r3, #32
 8006744:	2b00      	cmp	r3, #0
 8006746:	d007      	beq.n	8006758 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	f06f 0220 	mvn.w	r2, #32
 8006750:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006752:	6878      	ldr	r0, [r7, #4]
 8006754:	f000 fdd6 	bl	8007304 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006758:	bf00      	nop
 800675a:	3710      	adds	r7, #16
 800675c:	46bd      	mov	sp, r7
 800675e:	bd80      	pop	{r7, pc}

08006760 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8006760:	b580      	push	{r7, lr}
 8006762:	b086      	sub	sp, #24
 8006764:	af00      	add	r7, sp, #0
 8006766:	60f8      	str	r0, [r7, #12]
 8006768:	60b9      	str	r1, [r7, #8]
 800676a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800676c:	2300      	movs	r3, #0
 800676e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006776:	2b01      	cmp	r3, #1
 8006778:	d101      	bne.n	800677e <HAL_TIM_OC_ConfigChannel+0x1e>
 800677a:	2302      	movs	r3, #2
 800677c:	e066      	b.n	800684c <HAL_TIM_OC_ConfigChannel+0xec>
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	2201      	movs	r2, #1
 8006782:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	2b14      	cmp	r3, #20
 800678a:	d857      	bhi.n	800683c <HAL_TIM_OC_ConfigChannel+0xdc>
 800678c:	a201      	add	r2, pc, #4	@ (adr r2, 8006794 <HAL_TIM_OC_ConfigChannel+0x34>)
 800678e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006792:	bf00      	nop
 8006794:	080067e9 	.word	0x080067e9
 8006798:	0800683d 	.word	0x0800683d
 800679c:	0800683d 	.word	0x0800683d
 80067a0:	0800683d 	.word	0x0800683d
 80067a4:	080067f7 	.word	0x080067f7
 80067a8:	0800683d 	.word	0x0800683d
 80067ac:	0800683d 	.word	0x0800683d
 80067b0:	0800683d 	.word	0x0800683d
 80067b4:	08006805 	.word	0x08006805
 80067b8:	0800683d 	.word	0x0800683d
 80067bc:	0800683d 	.word	0x0800683d
 80067c0:	0800683d 	.word	0x0800683d
 80067c4:	08006813 	.word	0x08006813
 80067c8:	0800683d 	.word	0x0800683d
 80067cc:	0800683d 	.word	0x0800683d
 80067d0:	0800683d 	.word	0x0800683d
 80067d4:	08006821 	.word	0x08006821
 80067d8:	0800683d 	.word	0x0800683d
 80067dc:	0800683d 	.word	0x0800683d
 80067e0:	0800683d 	.word	0x0800683d
 80067e4:	0800682f 	.word	0x0800682f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80067e8:	68fb      	ldr	r3, [r7, #12]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	68b9      	ldr	r1, [r7, #8]
 80067ee:	4618      	mov	r0, r3
 80067f0:	f000 f992 	bl	8006b18 <TIM_OC1_SetConfig>
      break;
 80067f4:	e025      	b.n	8006842 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	68b9      	ldr	r1, [r7, #8]
 80067fc:	4618      	mov	r0, r3
 80067fe:	f000 fa07 	bl	8006c10 <TIM_OC2_SetConfig>
      break;
 8006802:	e01e      	b.n	8006842 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	68b9      	ldr	r1, [r7, #8]
 800680a:	4618      	mov	r0, r3
 800680c:	f000 fa7a 	bl	8006d04 <TIM_OC3_SetConfig>
      break;
 8006810:	e017      	b.n	8006842 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	68b9      	ldr	r1, [r7, #8]
 8006818:	4618      	mov	r0, r3
 800681a:	f000 faeb 	bl	8006df4 <TIM_OC4_SetConfig>
      break;
 800681e:	e010      	b.n	8006842 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 5 in Output Compare */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	68b9      	ldr	r1, [r7, #8]
 8006826:	4618      	mov	r0, r3
 8006828:	f000 fb42 	bl	8006eb0 <TIM_OC5_SetConfig>
      break;
 800682c:	e009      	b.n	8006842 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 6 in Output Compare */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800682e:	68fb      	ldr	r3, [r7, #12]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	68b9      	ldr	r1, [r7, #8]
 8006834:	4618      	mov	r0, r3
 8006836:	f000 fb93 	bl	8006f60 <TIM_OC6_SetConfig>
      break;
 800683a:	e002      	b.n	8006842 <HAL_TIM_OC_ConfigChannel+0xe2>
    }

    default:
      status = HAL_ERROR;
 800683c:	2301      	movs	r3, #1
 800683e:	75fb      	strb	r3, [r7, #23]
      break;
 8006840:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	2200      	movs	r2, #0
 8006846:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800684a:	7dfb      	ldrb	r3, [r7, #23]
}
 800684c:	4618      	mov	r0, r3
 800684e:	3718      	adds	r7, #24
 8006850:	46bd      	mov	sp, r7
 8006852:	bd80      	pop	{r7, pc}

08006854 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006854:	b580      	push	{r7, lr}
 8006856:	b084      	sub	sp, #16
 8006858:	af00      	add	r7, sp, #0
 800685a:	6078      	str	r0, [r7, #4]
 800685c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800685e:	2300      	movs	r3, #0
 8006860:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006868:	2b01      	cmp	r3, #1
 800686a:	d101      	bne.n	8006870 <HAL_TIM_ConfigClockSource+0x1c>
 800686c:	2302      	movs	r3, #2
 800686e:	e0b6      	b.n	80069de <HAL_TIM_ConfigClockSource+0x18a>
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	2201      	movs	r2, #1
 8006874:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	2202      	movs	r2, #2
 800687c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	689b      	ldr	r3, [r3, #8]
 8006886:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006888:	68bb      	ldr	r3, [r7, #8]
 800688a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800688e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8006892:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006894:	68bb      	ldr	r3, [r7, #8]
 8006896:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800689a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	68ba      	ldr	r2, [r7, #8]
 80068a2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80068a4:	683b      	ldr	r3, [r7, #0]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80068ac:	d03e      	beq.n	800692c <HAL_TIM_ConfigClockSource+0xd8>
 80068ae:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80068b2:	f200 8087 	bhi.w	80069c4 <HAL_TIM_ConfigClockSource+0x170>
 80068b6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80068ba:	f000 8086 	beq.w	80069ca <HAL_TIM_ConfigClockSource+0x176>
 80068be:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80068c2:	d87f      	bhi.n	80069c4 <HAL_TIM_ConfigClockSource+0x170>
 80068c4:	2b70      	cmp	r3, #112	@ 0x70
 80068c6:	d01a      	beq.n	80068fe <HAL_TIM_ConfigClockSource+0xaa>
 80068c8:	2b70      	cmp	r3, #112	@ 0x70
 80068ca:	d87b      	bhi.n	80069c4 <HAL_TIM_ConfigClockSource+0x170>
 80068cc:	2b60      	cmp	r3, #96	@ 0x60
 80068ce:	d050      	beq.n	8006972 <HAL_TIM_ConfigClockSource+0x11e>
 80068d0:	2b60      	cmp	r3, #96	@ 0x60
 80068d2:	d877      	bhi.n	80069c4 <HAL_TIM_ConfigClockSource+0x170>
 80068d4:	2b50      	cmp	r3, #80	@ 0x50
 80068d6:	d03c      	beq.n	8006952 <HAL_TIM_ConfigClockSource+0xfe>
 80068d8:	2b50      	cmp	r3, #80	@ 0x50
 80068da:	d873      	bhi.n	80069c4 <HAL_TIM_ConfigClockSource+0x170>
 80068dc:	2b40      	cmp	r3, #64	@ 0x40
 80068de:	d058      	beq.n	8006992 <HAL_TIM_ConfigClockSource+0x13e>
 80068e0:	2b40      	cmp	r3, #64	@ 0x40
 80068e2:	d86f      	bhi.n	80069c4 <HAL_TIM_ConfigClockSource+0x170>
 80068e4:	2b30      	cmp	r3, #48	@ 0x30
 80068e6:	d064      	beq.n	80069b2 <HAL_TIM_ConfigClockSource+0x15e>
 80068e8:	2b30      	cmp	r3, #48	@ 0x30
 80068ea:	d86b      	bhi.n	80069c4 <HAL_TIM_ConfigClockSource+0x170>
 80068ec:	2b20      	cmp	r3, #32
 80068ee:	d060      	beq.n	80069b2 <HAL_TIM_ConfigClockSource+0x15e>
 80068f0:	2b20      	cmp	r3, #32
 80068f2:	d867      	bhi.n	80069c4 <HAL_TIM_ConfigClockSource+0x170>
 80068f4:	2b00      	cmp	r3, #0
 80068f6:	d05c      	beq.n	80069b2 <HAL_TIM_ConfigClockSource+0x15e>
 80068f8:	2b10      	cmp	r3, #16
 80068fa:	d05a      	beq.n	80069b2 <HAL_TIM_ConfigClockSource+0x15e>
 80068fc:	e062      	b.n	80069c4 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006902:	683b      	ldr	r3, [r7, #0]
 8006904:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006906:	683b      	ldr	r3, [r7, #0]
 8006908:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800690a:	683b      	ldr	r3, [r7, #0]
 800690c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800690e:	f000 fbfb 	bl	8007108 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	689b      	ldr	r3, [r3, #8]
 8006918:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800691a:	68bb      	ldr	r3, [r7, #8]
 800691c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8006920:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	68ba      	ldr	r2, [r7, #8]
 8006928:	609a      	str	r2, [r3, #8]
      break;
 800692a:	e04f      	b.n	80069cc <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006930:	683b      	ldr	r3, [r7, #0]
 8006932:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006934:	683b      	ldr	r3, [r7, #0]
 8006936:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006938:	683b      	ldr	r3, [r7, #0]
 800693a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800693c:	f000 fbe4 	bl	8007108 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	689a      	ldr	r2, [r3, #8]
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800694e:	609a      	str	r2, [r3, #8]
      break;
 8006950:	e03c      	b.n	80069cc <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006956:	683b      	ldr	r3, [r7, #0]
 8006958:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800695a:	683b      	ldr	r3, [r7, #0]
 800695c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800695e:	461a      	mov	r2, r3
 8006960:	f000 fb58 	bl	8007014 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	2150      	movs	r1, #80	@ 0x50
 800696a:	4618      	mov	r0, r3
 800696c:	f000 fbb1 	bl	80070d2 <TIM_ITRx_SetConfig>
      break;
 8006970:	e02c      	b.n	80069cc <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006976:	683b      	ldr	r3, [r7, #0]
 8006978:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800697a:	683b      	ldr	r3, [r7, #0]
 800697c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800697e:	461a      	mov	r2, r3
 8006980:	f000 fb77 	bl	8007072 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	2160      	movs	r1, #96	@ 0x60
 800698a:	4618      	mov	r0, r3
 800698c:	f000 fba1 	bl	80070d2 <TIM_ITRx_SetConfig>
      break;
 8006990:	e01c      	b.n	80069cc <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006996:	683b      	ldr	r3, [r7, #0]
 8006998:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800699a:	683b      	ldr	r3, [r7, #0]
 800699c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800699e:	461a      	mov	r2, r3
 80069a0:	f000 fb38 	bl	8007014 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	2140      	movs	r1, #64	@ 0x40
 80069aa:	4618      	mov	r0, r3
 80069ac:	f000 fb91 	bl	80070d2 <TIM_ITRx_SetConfig>
      break;
 80069b0:	e00c      	b.n	80069cc <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	681a      	ldr	r2, [r3, #0]
 80069b6:	683b      	ldr	r3, [r7, #0]
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	4619      	mov	r1, r3
 80069bc:	4610      	mov	r0, r2
 80069be:	f000 fb88 	bl	80070d2 <TIM_ITRx_SetConfig>
      break;
 80069c2:	e003      	b.n	80069cc <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 80069c4:	2301      	movs	r3, #1
 80069c6:	73fb      	strb	r3, [r7, #15]
      break;
 80069c8:	e000      	b.n	80069cc <HAL_TIM_ConfigClockSource+0x178>
      break;
 80069ca:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	2201      	movs	r2, #1
 80069d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	2200      	movs	r2, #0
 80069d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80069dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80069de:	4618      	mov	r0, r3
 80069e0:	3710      	adds	r7, #16
 80069e2:	46bd      	mov	sp, r7
 80069e4:	bd80      	pop	{r7, pc}

080069e6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80069e6:	b480      	push	{r7}
 80069e8:	b083      	sub	sp, #12
 80069ea:	af00      	add	r7, sp, #0
 80069ec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80069ee:	bf00      	nop
 80069f0:	370c      	adds	r7, #12
 80069f2:	46bd      	mov	sp, r7
 80069f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069f8:	4770      	bx	lr

080069fa <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80069fa:	b480      	push	{r7}
 80069fc:	b083      	sub	sp, #12
 80069fe:	af00      	add	r7, sp, #0
 8006a00:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006a02:	bf00      	nop
 8006a04:	370c      	adds	r7, #12
 8006a06:	46bd      	mov	sp, r7
 8006a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a0c:	4770      	bx	lr

08006a0e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006a0e:	b480      	push	{r7}
 8006a10:	b083      	sub	sp, #12
 8006a12:	af00      	add	r7, sp, #0
 8006a14:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006a16:	bf00      	nop
 8006a18:	370c      	adds	r7, #12
 8006a1a:	46bd      	mov	sp, r7
 8006a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a20:	4770      	bx	lr

08006a22 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006a22:	b480      	push	{r7}
 8006a24:	b083      	sub	sp, #12
 8006a26:	af00      	add	r7, sp, #0
 8006a28:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006a2a:	bf00      	nop
 8006a2c:	370c      	adds	r7, #12
 8006a2e:	46bd      	mov	sp, r7
 8006a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a34:	4770      	bx	lr
	...

08006a38 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006a38:	b480      	push	{r7}
 8006a3a:	b085      	sub	sp, #20
 8006a3c:	af00      	add	r7, sp, #0
 8006a3e:	6078      	str	r0, [r7, #4]
 8006a40:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	4a30      	ldr	r2, [pc, #192]	@ (8006b0c <TIM_Base_SetConfig+0xd4>)
 8006a4c:	4293      	cmp	r3, r2
 8006a4e:	d003      	beq.n	8006a58 <TIM_Base_SetConfig+0x20>
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006a56:	d108      	bne.n	8006a6a <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006a5e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006a60:	683b      	ldr	r3, [r7, #0]
 8006a62:	685b      	ldr	r3, [r3, #4]
 8006a64:	68fa      	ldr	r2, [r7, #12]
 8006a66:	4313      	orrs	r3, r2
 8006a68:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	4a27      	ldr	r2, [pc, #156]	@ (8006b0c <TIM_Base_SetConfig+0xd4>)
 8006a6e:	4293      	cmp	r3, r2
 8006a70:	d00b      	beq.n	8006a8a <TIM_Base_SetConfig+0x52>
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006a78:	d007      	beq.n	8006a8a <TIM_Base_SetConfig+0x52>
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	4a24      	ldr	r2, [pc, #144]	@ (8006b10 <TIM_Base_SetConfig+0xd8>)
 8006a7e:	4293      	cmp	r3, r2
 8006a80:	d003      	beq.n	8006a8a <TIM_Base_SetConfig+0x52>
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	4a23      	ldr	r2, [pc, #140]	@ (8006b14 <TIM_Base_SetConfig+0xdc>)
 8006a86:	4293      	cmp	r3, r2
 8006a88:	d108      	bne.n	8006a9c <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006a8a:	68fb      	ldr	r3, [r7, #12]
 8006a8c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006a90:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006a92:	683b      	ldr	r3, [r7, #0]
 8006a94:	68db      	ldr	r3, [r3, #12]
 8006a96:	68fa      	ldr	r2, [r7, #12]
 8006a98:	4313      	orrs	r3, r2
 8006a9a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006aa2:	683b      	ldr	r3, [r7, #0]
 8006aa4:	695b      	ldr	r3, [r3, #20]
 8006aa6:	4313      	orrs	r3, r2
 8006aa8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	68fa      	ldr	r2, [r7, #12]
 8006aae:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006ab0:	683b      	ldr	r3, [r7, #0]
 8006ab2:	689a      	ldr	r2, [r3, #8]
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006ab8:	683b      	ldr	r3, [r7, #0]
 8006aba:	681a      	ldr	r2, [r3, #0]
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	4a12      	ldr	r2, [pc, #72]	@ (8006b0c <TIM_Base_SetConfig+0xd4>)
 8006ac4:	4293      	cmp	r3, r2
 8006ac6:	d007      	beq.n	8006ad8 <TIM_Base_SetConfig+0xa0>
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	4a11      	ldr	r2, [pc, #68]	@ (8006b10 <TIM_Base_SetConfig+0xd8>)
 8006acc:	4293      	cmp	r3, r2
 8006ace:	d003      	beq.n	8006ad8 <TIM_Base_SetConfig+0xa0>
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	4a10      	ldr	r2, [pc, #64]	@ (8006b14 <TIM_Base_SetConfig+0xdc>)
 8006ad4:	4293      	cmp	r3, r2
 8006ad6:	d103      	bne.n	8006ae0 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006ad8:	683b      	ldr	r3, [r7, #0]
 8006ada:	691a      	ldr	r2, [r3, #16]
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	2201      	movs	r2, #1
 8006ae4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	691b      	ldr	r3, [r3, #16]
 8006aea:	f003 0301 	and.w	r3, r3, #1
 8006aee:	2b01      	cmp	r3, #1
 8006af0:	d105      	bne.n	8006afe <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	691b      	ldr	r3, [r3, #16]
 8006af6:	f023 0201 	bic.w	r2, r3, #1
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	611a      	str	r2, [r3, #16]
  }
}
 8006afe:	bf00      	nop
 8006b00:	3714      	adds	r7, #20
 8006b02:	46bd      	mov	sp, r7
 8006b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b08:	4770      	bx	lr
 8006b0a:	bf00      	nop
 8006b0c:	40012c00 	.word	0x40012c00
 8006b10:	40014000 	.word	0x40014000
 8006b14:	40014400 	.word	0x40014400

08006b18 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006b18:	b480      	push	{r7}
 8006b1a:	b087      	sub	sp, #28
 8006b1c:	af00      	add	r7, sp, #0
 8006b1e:	6078      	str	r0, [r7, #4]
 8006b20:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	6a1b      	ldr	r3, [r3, #32]
 8006b26:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	6a1b      	ldr	r3, [r3, #32]
 8006b2c:	f023 0201 	bic.w	r2, r3, #1
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	685b      	ldr	r3, [r3, #4]
 8006b38:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	699b      	ldr	r3, [r3, #24]
 8006b3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006b40:	68fb      	ldr	r3, [r7, #12]
 8006b42:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006b46:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006b4a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006b4c:	68fb      	ldr	r3, [r7, #12]
 8006b4e:	f023 0303 	bic.w	r3, r3, #3
 8006b52:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006b54:	683b      	ldr	r3, [r7, #0]
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	68fa      	ldr	r2, [r7, #12]
 8006b5a:	4313      	orrs	r3, r2
 8006b5c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006b5e:	697b      	ldr	r3, [r7, #20]
 8006b60:	f023 0302 	bic.w	r3, r3, #2
 8006b64:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006b66:	683b      	ldr	r3, [r7, #0]
 8006b68:	689b      	ldr	r3, [r3, #8]
 8006b6a:	697a      	ldr	r2, [r7, #20]
 8006b6c:	4313      	orrs	r3, r2
 8006b6e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	4a24      	ldr	r2, [pc, #144]	@ (8006c04 <TIM_OC1_SetConfig+0xec>)
 8006b74:	4293      	cmp	r3, r2
 8006b76:	d007      	beq.n	8006b88 <TIM_OC1_SetConfig+0x70>
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	4a23      	ldr	r2, [pc, #140]	@ (8006c08 <TIM_OC1_SetConfig+0xf0>)
 8006b7c:	4293      	cmp	r3, r2
 8006b7e:	d003      	beq.n	8006b88 <TIM_OC1_SetConfig+0x70>
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	4a22      	ldr	r2, [pc, #136]	@ (8006c0c <TIM_OC1_SetConfig+0xf4>)
 8006b84:	4293      	cmp	r3, r2
 8006b86:	d10c      	bne.n	8006ba2 <TIM_OC1_SetConfig+0x8a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006b88:	697b      	ldr	r3, [r7, #20]
 8006b8a:	f023 0308 	bic.w	r3, r3, #8
 8006b8e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006b90:	683b      	ldr	r3, [r7, #0]
 8006b92:	68db      	ldr	r3, [r3, #12]
 8006b94:	697a      	ldr	r2, [r7, #20]
 8006b96:	4313      	orrs	r3, r2
 8006b98:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006b9a:	697b      	ldr	r3, [r7, #20]
 8006b9c:	f023 0304 	bic.w	r3, r3, #4
 8006ba0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	4a17      	ldr	r2, [pc, #92]	@ (8006c04 <TIM_OC1_SetConfig+0xec>)
 8006ba6:	4293      	cmp	r3, r2
 8006ba8:	d007      	beq.n	8006bba <TIM_OC1_SetConfig+0xa2>
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	4a16      	ldr	r2, [pc, #88]	@ (8006c08 <TIM_OC1_SetConfig+0xf0>)
 8006bae:	4293      	cmp	r3, r2
 8006bb0:	d003      	beq.n	8006bba <TIM_OC1_SetConfig+0xa2>
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	4a15      	ldr	r2, [pc, #84]	@ (8006c0c <TIM_OC1_SetConfig+0xf4>)
 8006bb6:	4293      	cmp	r3, r2
 8006bb8:	d111      	bne.n	8006bde <TIM_OC1_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006bba:	693b      	ldr	r3, [r7, #16]
 8006bbc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006bc0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006bc2:	693b      	ldr	r3, [r7, #16]
 8006bc4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006bc8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006bca:	683b      	ldr	r3, [r7, #0]
 8006bcc:	695b      	ldr	r3, [r3, #20]
 8006bce:	693a      	ldr	r2, [r7, #16]
 8006bd0:	4313      	orrs	r3, r2
 8006bd2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006bd4:	683b      	ldr	r3, [r7, #0]
 8006bd6:	699b      	ldr	r3, [r3, #24]
 8006bd8:	693a      	ldr	r2, [r7, #16]
 8006bda:	4313      	orrs	r3, r2
 8006bdc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	693a      	ldr	r2, [r7, #16]
 8006be2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	68fa      	ldr	r2, [r7, #12]
 8006be8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006bea:	683b      	ldr	r3, [r7, #0]
 8006bec:	685a      	ldr	r2, [r3, #4]
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	697a      	ldr	r2, [r7, #20]
 8006bf6:	621a      	str	r2, [r3, #32]
}
 8006bf8:	bf00      	nop
 8006bfa:	371c      	adds	r7, #28
 8006bfc:	46bd      	mov	sp, r7
 8006bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c02:	4770      	bx	lr
 8006c04:	40012c00 	.word	0x40012c00
 8006c08:	40014000 	.word	0x40014000
 8006c0c:	40014400 	.word	0x40014400

08006c10 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006c10:	b480      	push	{r7}
 8006c12:	b087      	sub	sp, #28
 8006c14:	af00      	add	r7, sp, #0
 8006c16:	6078      	str	r0, [r7, #4]
 8006c18:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	6a1b      	ldr	r3, [r3, #32]
 8006c1e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	6a1b      	ldr	r3, [r3, #32]
 8006c24:	f023 0210 	bic.w	r2, r3, #16
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	685b      	ldr	r3, [r3, #4]
 8006c30:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	699b      	ldr	r3, [r3, #24]
 8006c36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006c3e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006c42:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006c4a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006c4c:	683b      	ldr	r3, [r7, #0]
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	021b      	lsls	r3, r3, #8
 8006c52:	68fa      	ldr	r2, [r7, #12]
 8006c54:	4313      	orrs	r3, r2
 8006c56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006c58:	697b      	ldr	r3, [r7, #20]
 8006c5a:	f023 0320 	bic.w	r3, r3, #32
 8006c5e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006c60:	683b      	ldr	r3, [r7, #0]
 8006c62:	689b      	ldr	r3, [r3, #8]
 8006c64:	011b      	lsls	r3, r3, #4
 8006c66:	697a      	ldr	r2, [r7, #20]
 8006c68:	4313      	orrs	r3, r2
 8006c6a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	4a22      	ldr	r2, [pc, #136]	@ (8006cf8 <TIM_OC2_SetConfig+0xe8>)
 8006c70:	4293      	cmp	r3, r2
 8006c72:	d10d      	bne.n	8006c90 <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006c74:	697b      	ldr	r3, [r7, #20]
 8006c76:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006c7a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006c7c:	683b      	ldr	r3, [r7, #0]
 8006c7e:	68db      	ldr	r3, [r3, #12]
 8006c80:	011b      	lsls	r3, r3, #4
 8006c82:	697a      	ldr	r2, [r7, #20]
 8006c84:	4313      	orrs	r3, r2
 8006c86:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006c88:	697b      	ldr	r3, [r7, #20]
 8006c8a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006c8e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	4a19      	ldr	r2, [pc, #100]	@ (8006cf8 <TIM_OC2_SetConfig+0xe8>)
 8006c94:	4293      	cmp	r3, r2
 8006c96:	d007      	beq.n	8006ca8 <TIM_OC2_SetConfig+0x98>
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	4a18      	ldr	r2, [pc, #96]	@ (8006cfc <TIM_OC2_SetConfig+0xec>)
 8006c9c:	4293      	cmp	r3, r2
 8006c9e:	d003      	beq.n	8006ca8 <TIM_OC2_SetConfig+0x98>
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	4a17      	ldr	r2, [pc, #92]	@ (8006d00 <TIM_OC2_SetConfig+0xf0>)
 8006ca4:	4293      	cmp	r3, r2
 8006ca6:	d113      	bne.n	8006cd0 <TIM_OC2_SetConfig+0xc0>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006ca8:	693b      	ldr	r3, [r7, #16]
 8006caa:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006cae:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006cb0:	693b      	ldr	r3, [r7, #16]
 8006cb2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006cb6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006cb8:	683b      	ldr	r3, [r7, #0]
 8006cba:	695b      	ldr	r3, [r3, #20]
 8006cbc:	009b      	lsls	r3, r3, #2
 8006cbe:	693a      	ldr	r2, [r7, #16]
 8006cc0:	4313      	orrs	r3, r2
 8006cc2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006cc4:	683b      	ldr	r3, [r7, #0]
 8006cc6:	699b      	ldr	r3, [r3, #24]
 8006cc8:	009b      	lsls	r3, r3, #2
 8006cca:	693a      	ldr	r2, [r7, #16]
 8006ccc:	4313      	orrs	r3, r2
 8006cce:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	693a      	ldr	r2, [r7, #16]
 8006cd4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	68fa      	ldr	r2, [r7, #12]
 8006cda:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006cdc:	683b      	ldr	r3, [r7, #0]
 8006cde:	685a      	ldr	r2, [r3, #4]
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	697a      	ldr	r2, [r7, #20]
 8006ce8:	621a      	str	r2, [r3, #32]
}
 8006cea:	bf00      	nop
 8006cec:	371c      	adds	r7, #28
 8006cee:	46bd      	mov	sp, r7
 8006cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cf4:	4770      	bx	lr
 8006cf6:	bf00      	nop
 8006cf8:	40012c00 	.word	0x40012c00
 8006cfc:	40014000 	.word	0x40014000
 8006d00:	40014400 	.word	0x40014400

08006d04 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006d04:	b480      	push	{r7}
 8006d06:	b087      	sub	sp, #28
 8006d08:	af00      	add	r7, sp, #0
 8006d0a:	6078      	str	r0, [r7, #4]
 8006d0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	6a1b      	ldr	r3, [r3, #32]
 8006d12:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	6a1b      	ldr	r3, [r3, #32]
 8006d18:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	685b      	ldr	r3, [r3, #4]
 8006d24:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	69db      	ldr	r3, [r3, #28]
 8006d2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006d2c:	68fb      	ldr	r3, [r7, #12]
 8006d2e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006d32:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006d36:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006d38:	68fb      	ldr	r3, [r7, #12]
 8006d3a:	f023 0303 	bic.w	r3, r3, #3
 8006d3e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006d40:	683b      	ldr	r3, [r7, #0]
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	68fa      	ldr	r2, [r7, #12]
 8006d46:	4313      	orrs	r3, r2
 8006d48:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006d4a:	697b      	ldr	r3, [r7, #20]
 8006d4c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006d50:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006d52:	683b      	ldr	r3, [r7, #0]
 8006d54:	689b      	ldr	r3, [r3, #8]
 8006d56:	021b      	lsls	r3, r3, #8
 8006d58:	697a      	ldr	r2, [r7, #20]
 8006d5a:	4313      	orrs	r3, r2
 8006d5c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	4a21      	ldr	r2, [pc, #132]	@ (8006de8 <TIM_OC3_SetConfig+0xe4>)
 8006d62:	4293      	cmp	r3, r2
 8006d64:	d10d      	bne.n	8006d82 <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006d66:	697b      	ldr	r3, [r7, #20]
 8006d68:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006d6c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006d6e:	683b      	ldr	r3, [r7, #0]
 8006d70:	68db      	ldr	r3, [r3, #12]
 8006d72:	021b      	lsls	r3, r3, #8
 8006d74:	697a      	ldr	r2, [r7, #20]
 8006d76:	4313      	orrs	r3, r2
 8006d78:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006d7a:	697b      	ldr	r3, [r7, #20]
 8006d7c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006d80:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	4a18      	ldr	r2, [pc, #96]	@ (8006de8 <TIM_OC3_SetConfig+0xe4>)
 8006d86:	4293      	cmp	r3, r2
 8006d88:	d007      	beq.n	8006d9a <TIM_OC3_SetConfig+0x96>
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	4a17      	ldr	r2, [pc, #92]	@ (8006dec <TIM_OC3_SetConfig+0xe8>)
 8006d8e:	4293      	cmp	r3, r2
 8006d90:	d003      	beq.n	8006d9a <TIM_OC3_SetConfig+0x96>
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	4a16      	ldr	r2, [pc, #88]	@ (8006df0 <TIM_OC3_SetConfig+0xec>)
 8006d96:	4293      	cmp	r3, r2
 8006d98:	d113      	bne.n	8006dc2 <TIM_OC3_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006d9a:	693b      	ldr	r3, [r7, #16]
 8006d9c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006da0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006da2:	693b      	ldr	r3, [r7, #16]
 8006da4:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006da8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006daa:	683b      	ldr	r3, [r7, #0]
 8006dac:	695b      	ldr	r3, [r3, #20]
 8006dae:	011b      	lsls	r3, r3, #4
 8006db0:	693a      	ldr	r2, [r7, #16]
 8006db2:	4313      	orrs	r3, r2
 8006db4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006db6:	683b      	ldr	r3, [r7, #0]
 8006db8:	699b      	ldr	r3, [r3, #24]
 8006dba:	011b      	lsls	r3, r3, #4
 8006dbc:	693a      	ldr	r2, [r7, #16]
 8006dbe:	4313      	orrs	r3, r2
 8006dc0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	693a      	ldr	r2, [r7, #16]
 8006dc6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	68fa      	ldr	r2, [r7, #12]
 8006dcc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006dce:	683b      	ldr	r3, [r7, #0]
 8006dd0:	685a      	ldr	r2, [r3, #4]
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	697a      	ldr	r2, [r7, #20]
 8006dda:	621a      	str	r2, [r3, #32]
}
 8006ddc:	bf00      	nop
 8006dde:	371c      	adds	r7, #28
 8006de0:	46bd      	mov	sp, r7
 8006de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006de6:	4770      	bx	lr
 8006de8:	40012c00 	.word	0x40012c00
 8006dec:	40014000 	.word	0x40014000
 8006df0:	40014400 	.word	0x40014400

08006df4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006df4:	b480      	push	{r7}
 8006df6:	b087      	sub	sp, #28
 8006df8:	af00      	add	r7, sp, #0
 8006dfa:	6078      	str	r0, [r7, #4]
 8006dfc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	6a1b      	ldr	r3, [r3, #32]
 8006e02:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	6a1b      	ldr	r3, [r3, #32]
 8006e08:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	685b      	ldr	r3, [r3, #4]
 8006e14:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	69db      	ldr	r3, [r3, #28]
 8006e1a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006e22:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006e26:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006e2e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006e30:	683b      	ldr	r3, [r7, #0]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	021b      	lsls	r3, r3, #8
 8006e36:	68fa      	ldr	r2, [r7, #12]
 8006e38:	4313      	orrs	r3, r2
 8006e3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006e3c:	693b      	ldr	r3, [r7, #16]
 8006e3e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006e42:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006e44:	683b      	ldr	r3, [r7, #0]
 8006e46:	689b      	ldr	r3, [r3, #8]
 8006e48:	031b      	lsls	r3, r3, #12
 8006e4a:	693a      	ldr	r2, [r7, #16]
 8006e4c:	4313      	orrs	r3, r2
 8006e4e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	4a14      	ldr	r2, [pc, #80]	@ (8006ea4 <TIM_OC4_SetConfig+0xb0>)
 8006e54:	4293      	cmp	r3, r2
 8006e56:	d007      	beq.n	8006e68 <TIM_OC4_SetConfig+0x74>
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	4a13      	ldr	r2, [pc, #76]	@ (8006ea8 <TIM_OC4_SetConfig+0xb4>)
 8006e5c:	4293      	cmp	r3, r2
 8006e5e:	d003      	beq.n	8006e68 <TIM_OC4_SetConfig+0x74>
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	4a12      	ldr	r2, [pc, #72]	@ (8006eac <TIM_OC4_SetConfig+0xb8>)
 8006e64:	4293      	cmp	r3, r2
 8006e66:	d109      	bne.n	8006e7c <TIM_OC4_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006e68:	697b      	ldr	r3, [r7, #20]
 8006e6a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006e6e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006e70:	683b      	ldr	r3, [r7, #0]
 8006e72:	695b      	ldr	r3, [r3, #20]
 8006e74:	019b      	lsls	r3, r3, #6
 8006e76:	697a      	ldr	r2, [r7, #20]
 8006e78:	4313      	orrs	r3, r2
 8006e7a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	697a      	ldr	r2, [r7, #20]
 8006e80:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	68fa      	ldr	r2, [r7, #12]
 8006e86:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006e88:	683b      	ldr	r3, [r7, #0]
 8006e8a:	685a      	ldr	r2, [r3, #4]
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	693a      	ldr	r2, [r7, #16]
 8006e94:	621a      	str	r2, [r3, #32]
}
 8006e96:	bf00      	nop
 8006e98:	371c      	adds	r7, #28
 8006e9a:	46bd      	mov	sp, r7
 8006e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ea0:	4770      	bx	lr
 8006ea2:	bf00      	nop
 8006ea4:	40012c00 	.word	0x40012c00
 8006ea8:	40014000 	.word	0x40014000
 8006eac:	40014400 	.word	0x40014400

08006eb0 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006eb0:	b480      	push	{r7}
 8006eb2:	b087      	sub	sp, #28
 8006eb4:	af00      	add	r7, sp, #0
 8006eb6:	6078      	str	r0, [r7, #4]
 8006eb8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	6a1b      	ldr	r3, [r3, #32]
 8006ebe:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	6a1b      	ldr	r3, [r3, #32]
 8006ec4:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	685b      	ldr	r3, [r3, #4]
 8006ed0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006ed6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006ede:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006ee2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006ee4:	683b      	ldr	r3, [r7, #0]
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	68fa      	ldr	r2, [r7, #12]
 8006eea:	4313      	orrs	r3, r2
 8006eec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8006eee:	693b      	ldr	r3, [r7, #16]
 8006ef0:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8006ef4:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006ef6:	683b      	ldr	r3, [r7, #0]
 8006ef8:	689b      	ldr	r3, [r3, #8]
 8006efa:	041b      	lsls	r3, r3, #16
 8006efc:	693a      	ldr	r2, [r7, #16]
 8006efe:	4313      	orrs	r3, r2
 8006f00:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	4a13      	ldr	r2, [pc, #76]	@ (8006f54 <TIM_OC5_SetConfig+0xa4>)
 8006f06:	4293      	cmp	r3, r2
 8006f08:	d007      	beq.n	8006f1a <TIM_OC5_SetConfig+0x6a>
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	4a12      	ldr	r2, [pc, #72]	@ (8006f58 <TIM_OC5_SetConfig+0xa8>)
 8006f0e:	4293      	cmp	r3, r2
 8006f10:	d003      	beq.n	8006f1a <TIM_OC5_SetConfig+0x6a>
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	4a11      	ldr	r2, [pc, #68]	@ (8006f5c <TIM_OC5_SetConfig+0xac>)
 8006f16:	4293      	cmp	r3, r2
 8006f18:	d109      	bne.n	8006f2e <TIM_OC5_SetConfig+0x7e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8006f1a:	697b      	ldr	r3, [r7, #20]
 8006f1c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006f20:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006f22:	683b      	ldr	r3, [r7, #0]
 8006f24:	695b      	ldr	r3, [r3, #20]
 8006f26:	021b      	lsls	r3, r3, #8
 8006f28:	697a      	ldr	r2, [r7, #20]
 8006f2a:	4313      	orrs	r3, r2
 8006f2c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	697a      	ldr	r2, [r7, #20]
 8006f32:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	68fa      	ldr	r2, [r7, #12]
 8006f38:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8006f3a:	683b      	ldr	r3, [r7, #0]
 8006f3c:	685a      	ldr	r2, [r3, #4]
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	693a      	ldr	r2, [r7, #16]
 8006f46:	621a      	str	r2, [r3, #32]
}
 8006f48:	bf00      	nop
 8006f4a:	371c      	adds	r7, #28
 8006f4c:	46bd      	mov	sp, r7
 8006f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f52:	4770      	bx	lr
 8006f54:	40012c00 	.word	0x40012c00
 8006f58:	40014000 	.word	0x40014000
 8006f5c:	40014400 	.word	0x40014400

08006f60 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006f60:	b480      	push	{r7}
 8006f62:	b087      	sub	sp, #28
 8006f64:	af00      	add	r7, sp, #0
 8006f66:	6078      	str	r0, [r7, #4]
 8006f68:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	6a1b      	ldr	r3, [r3, #32]
 8006f6e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	6a1b      	ldr	r3, [r3, #32]
 8006f74:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	685b      	ldr	r3, [r3, #4]
 8006f80:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006f86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006f8e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006f92:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006f94:	683b      	ldr	r3, [r7, #0]
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	021b      	lsls	r3, r3, #8
 8006f9a:	68fa      	ldr	r2, [r7, #12]
 8006f9c:	4313      	orrs	r3, r2
 8006f9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006fa0:	693b      	ldr	r3, [r7, #16]
 8006fa2:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006fa6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006fa8:	683b      	ldr	r3, [r7, #0]
 8006faa:	689b      	ldr	r3, [r3, #8]
 8006fac:	051b      	lsls	r3, r3, #20
 8006fae:	693a      	ldr	r2, [r7, #16]
 8006fb0:	4313      	orrs	r3, r2
 8006fb2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	4a14      	ldr	r2, [pc, #80]	@ (8007008 <TIM_OC6_SetConfig+0xa8>)
 8006fb8:	4293      	cmp	r3, r2
 8006fba:	d007      	beq.n	8006fcc <TIM_OC6_SetConfig+0x6c>
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	4a13      	ldr	r2, [pc, #76]	@ (800700c <TIM_OC6_SetConfig+0xac>)
 8006fc0:	4293      	cmp	r3, r2
 8006fc2:	d003      	beq.n	8006fcc <TIM_OC6_SetConfig+0x6c>
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	4a12      	ldr	r2, [pc, #72]	@ (8007010 <TIM_OC6_SetConfig+0xb0>)
 8006fc8:	4293      	cmp	r3, r2
 8006fca:	d109      	bne.n	8006fe0 <TIM_OC6_SetConfig+0x80>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006fcc:	697b      	ldr	r3, [r7, #20]
 8006fce:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006fd2:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006fd4:	683b      	ldr	r3, [r7, #0]
 8006fd6:	695b      	ldr	r3, [r3, #20]
 8006fd8:	029b      	lsls	r3, r3, #10
 8006fda:	697a      	ldr	r2, [r7, #20]
 8006fdc:	4313      	orrs	r3, r2
 8006fde:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	697a      	ldr	r2, [r7, #20]
 8006fe4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	68fa      	ldr	r2, [r7, #12]
 8006fea:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006fec:	683b      	ldr	r3, [r7, #0]
 8006fee:	685a      	ldr	r2, [r3, #4]
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	693a      	ldr	r2, [r7, #16]
 8006ff8:	621a      	str	r2, [r3, #32]
}
 8006ffa:	bf00      	nop
 8006ffc:	371c      	adds	r7, #28
 8006ffe:	46bd      	mov	sp, r7
 8007000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007004:	4770      	bx	lr
 8007006:	bf00      	nop
 8007008:	40012c00 	.word	0x40012c00
 800700c:	40014000 	.word	0x40014000
 8007010:	40014400 	.word	0x40014400

08007014 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007014:	b480      	push	{r7}
 8007016:	b087      	sub	sp, #28
 8007018:	af00      	add	r7, sp, #0
 800701a:	60f8      	str	r0, [r7, #12]
 800701c:	60b9      	str	r1, [r7, #8]
 800701e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007020:	68fb      	ldr	r3, [r7, #12]
 8007022:	6a1b      	ldr	r3, [r3, #32]
 8007024:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007026:	68fb      	ldr	r3, [r7, #12]
 8007028:	6a1b      	ldr	r3, [r3, #32]
 800702a:	f023 0201 	bic.w	r2, r3, #1
 800702e:	68fb      	ldr	r3, [r7, #12]
 8007030:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007032:	68fb      	ldr	r3, [r7, #12]
 8007034:	699b      	ldr	r3, [r3, #24]
 8007036:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007038:	693b      	ldr	r3, [r7, #16]
 800703a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800703e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	011b      	lsls	r3, r3, #4
 8007044:	693a      	ldr	r2, [r7, #16]
 8007046:	4313      	orrs	r3, r2
 8007048:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800704a:	697b      	ldr	r3, [r7, #20]
 800704c:	f023 030a 	bic.w	r3, r3, #10
 8007050:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007052:	697a      	ldr	r2, [r7, #20]
 8007054:	68bb      	ldr	r3, [r7, #8]
 8007056:	4313      	orrs	r3, r2
 8007058:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800705a:	68fb      	ldr	r3, [r7, #12]
 800705c:	693a      	ldr	r2, [r7, #16]
 800705e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007060:	68fb      	ldr	r3, [r7, #12]
 8007062:	697a      	ldr	r2, [r7, #20]
 8007064:	621a      	str	r2, [r3, #32]
}
 8007066:	bf00      	nop
 8007068:	371c      	adds	r7, #28
 800706a:	46bd      	mov	sp, r7
 800706c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007070:	4770      	bx	lr

08007072 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007072:	b480      	push	{r7}
 8007074:	b087      	sub	sp, #28
 8007076:	af00      	add	r7, sp, #0
 8007078:	60f8      	str	r0, [r7, #12]
 800707a:	60b9      	str	r1, [r7, #8]
 800707c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	6a1b      	ldr	r3, [r3, #32]
 8007082:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	6a1b      	ldr	r3, [r3, #32]
 8007088:	f023 0210 	bic.w	r2, r3, #16
 800708c:	68fb      	ldr	r3, [r7, #12]
 800708e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007090:	68fb      	ldr	r3, [r7, #12]
 8007092:	699b      	ldr	r3, [r3, #24]
 8007094:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007096:	693b      	ldr	r3, [r7, #16]
 8007098:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800709c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	031b      	lsls	r3, r3, #12
 80070a2:	693a      	ldr	r2, [r7, #16]
 80070a4:	4313      	orrs	r3, r2
 80070a6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80070a8:	697b      	ldr	r3, [r7, #20]
 80070aa:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80070ae:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80070b0:	68bb      	ldr	r3, [r7, #8]
 80070b2:	011b      	lsls	r3, r3, #4
 80070b4:	697a      	ldr	r2, [r7, #20]
 80070b6:	4313      	orrs	r3, r2
 80070b8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80070ba:	68fb      	ldr	r3, [r7, #12]
 80070bc:	693a      	ldr	r2, [r7, #16]
 80070be:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80070c0:	68fb      	ldr	r3, [r7, #12]
 80070c2:	697a      	ldr	r2, [r7, #20]
 80070c4:	621a      	str	r2, [r3, #32]
}
 80070c6:	bf00      	nop
 80070c8:	371c      	adds	r7, #28
 80070ca:	46bd      	mov	sp, r7
 80070cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070d0:	4770      	bx	lr

080070d2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80070d2:	b480      	push	{r7}
 80070d4:	b085      	sub	sp, #20
 80070d6:	af00      	add	r7, sp, #0
 80070d8:	6078      	str	r0, [r7, #4]
 80070da:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	689b      	ldr	r3, [r3, #8]
 80070e0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80070e2:	68fb      	ldr	r3, [r7, #12]
 80070e4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80070e8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80070ea:	683a      	ldr	r2, [r7, #0]
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	4313      	orrs	r3, r2
 80070f0:	f043 0307 	orr.w	r3, r3, #7
 80070f4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	68fa      	ldr	r2, [r7, #12]
 80070fa:	609a      	str	r2, [r3, #8]
}
 80070fc:	bf00      	nop
 80070fe:	3714      	adds	r7, #20
 8007100:	46bd      	mov	sp, r7
 8007102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007106:	4770      	bx	lr

08007108 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007108:	b480      	push	{r7}
 800710a:	b087      	sub	sp, #28
 800710c:	af00      	add	r7, sp, #0
 800710e:	60f8      	str	r0, [r7, #12]
 8007110:	60b9      	str	r1, [r7, #8]
 8007112:	607a      	str	r2, [r7, #4]
 8007114:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007116:	68fb      	ldr	r3, [r7, #12]
 8007118:	689b      	ldr	r3, [r3, #8]
 800711a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800711c:	697b      	ldr	r3, [r7, #20]
 800711e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007122:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007124:	683b      	ldr	r3, [r7, #0]
 8007126:	021a      	lsls	r2, r3, #8
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	431a      	orrs	r2, r3
 800712c:	68bb      	ldr	r3, [r7, #8]
 800712e:	4313      	orrs	r3, r2
 8007130:	697a      	ldr	r2, [r7, #20]
 8007132:	4313      	orrs	r3, r2
 8007134:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007136:	68fb      	ldr	r3, [r7, #12]
 8007138:	697a      	ldr	r2, [r7, #20]
 800713a:	609a      	str	r2, [r3, #8]
}
 800713c:	bf00      	nop
 800713e:	371c      	adds	r7, #28
 8007140:	46bd      	mov	sp, r7
 8007142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007146:	4770      	bx	lr

08007148 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007148:	b480      	push	{r7}
 800714a:	b085      	sub	sp, #20
 800714c:	af00      	add	r7, sp, #0
 800714e:	6078      	str	r0, [r7, #4]
 8007150:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007158:	2b01      	cmp	r3, #1
 800715a:	d101      	bne.n	8007160 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800715c:	2302      	movs	r3, #2
 800715e:	e04f      	b.n	8007200 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	2201      	movs	r2, #1
 8007164:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	2202      	movs	r2, #2
 800716c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	685b      	ldr	r3, [r3, #4]
 8007176:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	689b      	ldr	r3, [r3, #8]
 800717e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	4a21      	ldr	r2, [pc, #132]	@ (800720c <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8007186:	4293      	cmp	r3, r2
 8007188:	d108      	bne.n	800719c <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800718a:	68fb      	ldr	r3, [r7, #12]
 800718c:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8007190:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007192:	683b      	ldr	r3, [r7, #0]
 8007194:	685b      	ldr	r3, [r3, #4]
 8007196:	68fa      	ldr	r2, [r7, #12]
 8007198:	4313      	orrs	r3, r2
 800719a:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80071a2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80071a4:	683b      	ldr	r3, [r7, #0]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	68fa      	ldr	r2, [r7, #12]
 80071aa:	4313      	orrs	r3, r2
 80071ac:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	68fa      	ldr	r2, [r7, #12]
 80071b4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	4a14      	ldr	r2, [pc, #80]	@ (800720c <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 80071bc:	4293      	cmp	r3, r2
 80071be:	d009      	beq.n	80071d4 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80071c8:	d004      	beq.n	80071d4 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	4a10      	ldr	r2, [pc, #64]	@ (8007210 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80071d0:	4293      	cmp	r3, r2
 80071d2:	d10c      	bne.n	80071ee <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80071d4:	68bb      	ldr	r3, [r7, #8]
 80071d6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80071da:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80071dc:	683b      	ldr	r3, [r7, #0]
 80071de:	689b      	ldr	r3, [r3, #8]
 80071e0:	68ba      	ldr	r2, [r7, #8]
 80071e2:	4313      	orrs	r3, r2
 80071e4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	68ba      	ldr	r2, [r7, #8]
 80071ec:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	2201      	movs	r2, #1
 80071f2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	2200      	movs	r2, #0
 80071fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80071fe:	2300      	movs	r3, #0
}
 8007200:	4618      	mov	r0, r3
 8007202:	3714      	adds	r7, #20
 8007204:	46bd      	mov	sp, r7
 8007206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800720a:	4770      	bx	lr
 800720c:	40012c00 	.word	0x40012c00
 8007210:	40014000 	.word	0x40014000

08007214 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8007214:	b480      	push	{r7}
 8007216:	b085      	sub	sp, #20
 8007218:	af00      	add	r7, sp, #0
 800721a:	6078      	str	r0, [r7, #4]
 800721c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800721e:	2300      	movs	r3, #0
 8007220:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007228:	2b01      	cmp	r3, #1
 800722a:	d101      	bne.n	8007230 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800722c:	2302      	movs	r3, #2
 800722e:	e060      	b.n	80072f2 <HAL_TIMEx_ConfigBreakDeadTime+0xde>
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	2201      	movs	r2, #1
 8007234:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8007238:	68fb      	ldr	r3, [r7, #12]
 800723a:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800723e:	683b      	ldr	r3, [r7, #0]
 8007240:	68db      	ldr	r3, [r3, #12]
 8007242:	4313      	orrs	r3, r2
 8007244:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8007246:	68fb      	ldr	r3, [r7, #12]
 8007248:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800724c:	683b      	ldr	r3, [r7, #0]
 800724e:	689b      	ldr	r3, [r3, #8]
 8007250:	4313      	orrs	r3, r2
 8007252:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8007254:	68fb      	ldr	r3, [r7, #12]
 8007256:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800725a:	683b      	ldr	r3, [r7, #0]
 800725c:	685b      	ldr	r3, [r3, #4]
 800725e:	4313      	orrs	r3, r2
 8007260:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8007262:	68fb      	ldr	r3, [r7, #12]
 8007264:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8007268:	683b      	ldr	r3, [r7, #0]
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	4313      	orrs	r3, r2
 800726e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8007270:	68fb      	ldr	r3, [r7, #12]
 8007272:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007276:	683b      	ldr	r3, [r7, #0]
 8007278:	691b      	ldr	r3, [r3, #16]
 800727a:	4313      	orrs	r3, r2
 800727c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800727e:	68fb      	ldr	r3, [r7, #12]
 8007280:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8007284:	683b      	ldr	r3, [r7, #0]
 8007286:	695b      	ldr	r3, [r3, #20]
 8007288:	4313      	orrs	r3, r2
 800728a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800728c:	68fb      	ldr	r3, [r7, #12]
 800728e:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8007292:	683b      	ldr	r3, [r7, #0]
 8007294:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007296:	4313      	orrs	r3, r2
 8007298:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800729a:	68fb      	ldr	r3, [r7, #12]
 800729c:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 80072a0:	683b      	ldr	r3, [r7, #0]
 80072a2:	699b      	ldr	r3, [r3, #24]
 80072a4:	041b      	lsls	r3, r3, #16
 80072a6:	4313      	orrs	r3, r2
 80072a8:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	4a14      	ldr	r2, [pc, #80]	@ (8007300 <HAL_TIMEx_ConfigBreakDeadTime+0xec>)
 80072b0:	4293      	cmp	r3, r2
 80072b2:	d115      	bne.n	80072e0 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 80072b4:	68fb      	ldr	r3, [r7, #12]
 80072b6:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 80072ba:	683b      	ldr	r3, [r7, #0]
 80072bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80072be:	051b      	lsls	r3, r3, #20
 80072c0:	4313      	orrs	r3, r2
 80072c2:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80072c4:	68fb      	ldr	r3, [r7, #12]
 80072c6:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80072ca:	683b      	ldr	r3, [r7, #0]
 80072cc:	69db      	ldr	r3, [r3, #28]
 80072ce:	4313      	orrs	r3, r2
 80072d0:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80072d2:	68fb      	ldr	r3, [r7, #12]
 80072d4:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80072d8:	683b      	ldr	r3, [r7, #0]
 80072da:	6a1b      	ldr	r3, [r3, #32]
 80072dc:	4313      	orrs	r3, r2
 80072de:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	68fa      	ldr	r2, [r7, #12]
 80072e6:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	2200      	movs	r2, #0
 80072ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80072f0:	2300      	movs	r3, #0
}
 80072f2:	4618      	mov	r0, r3
 80072f4:	3714      	adds	r7, #20
 80072f6:	46bd      	mov	sp, r7
 80072f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072fc:	4770      	bx	lr
 80072fe:	bf00      	nop
 8007300:	40012c00 	.word	0x40012c00

08007304 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007304:	b480      	push	{r7}
 8007306:	b083      	sub	sp, #12
 8007308:	af00      	add	r7, sp, #0
 800730a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800730c:	bf00      	nop
 800730e:	370c      	adds	r7, #12
 8007310:	46bd      	mov	sp, r7
 8007312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007316:	4770      	bx	lr

08007318 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007318:	b480      	push	{r7}
 800731a:	b083      	sub	sp, #12
 800731c:	af00      	add	r7, sp, #0
 800731e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007320:	bf00      	nop
 8007322:	370c      	adds	r7, #12
 8007324:	46bd      	mov	sp, r7
 8007326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800732a:	4770      	bx	lr

0800732c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800732c:	b480      	push	{r7}
 800732e:	b083      	sub	sp, #12
 8007330:	af00      	add	r7, sp, #0
 8007332:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007334:	bf00      	nop
 8007336:	370c      	adds	r7, #12
 8007338:	46bd      	mov	sp, r7
 800733a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800733e:	4770      	bx	lr

08007340 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007340:	b580      	push	{r7, lr}
 8007342:	b082      	sub	sp, #8
 8007344:	af00      	add	r7, sp, #0
 8007346:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	2b00      	cmp	r3, #0
 800734c:	d101      	bne.n	8007352 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800734e:	2301      	movs	r3, #1
 8007350:	e040      	b.n	80073d4 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007356:	2b00      	cmp	r3, #0
 8007358:	d106      	bne.n	8007368 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	2200      	movs	r2, #0
 800735e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007362:	6878      	ldr	r0, [r7, #4]
 8007364:	f7fb fb6a 	bl	8002a3c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	2224      	movs	r2, #36	@ 0x24
 800736c:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	681a      	ldr	r2, [r3, #0]
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	f022 0201 	bic.w	r2, r2, #1
 800737c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007382:	2b00      	cmp	r3, #0
 8007384:	d002      	beq.n	800738c <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8007386:	6878      	ldr	r0, [r7, #4]
 8007388:	f000 fe04 	bl	8007f94 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800738c:	6878      	ldr	r0, [r7, #4]
 800738e:	f000 fbd5 	bl	8007b3c <UART_SetConfig>
 8007392:	4603      	mov	r3, r0
 8007394:	2b01      	cmp	r3, #1
 8007396:	d101      	bne.n	800739c <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8007398:	2301      	movs	r3, #1
 800739a:	e01b      	b.n	80073d4 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	685a      	ldr	r2, [r3, #4]
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80073aa:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	689a      	ldr	r2, [r3, #8]
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80073ba:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	681a      	ldr	r2, [r3, #0]
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	f042 0201 	orr.w	r2, r2, #1
 80073ca:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80073cc:	6878      	ldr	r0, [r7, #4]
 80073ce:	f000 fe83 	bl	80080d8 <UART_CheckIdleState>
 80073d2:	4603      	mov	r3, r0
}
 80073d4:	4618      	mov	r0, r3
 80073d6:	3708      	adds	r7, #8
 80073d8:	46bd      	mov	sp, r7
 80073da:	bd80      	pop	{r7, pc}

080073dc <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80073dc:	b580      	push	{r7, lr}
 80073de:	b08a      	sub	sp, #40	@ 0x28
 80073e0:	af02      	add	r7, sp, #8
 80073e2:	60f8      	str	r0, [r7, #12]
 80073e4:	60b9      	str	r1, [r7, #8]
 80073e6:	603b      	str	r3, [r7, #0]
 80073e8:	4613      	mov	r3, r2
 80073ea:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80073ec:	68fb      	ldr	r3, [r7, #12]
 80073ee:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80073f0:	2b20      	cmp	r3, #32
 80073f2:	d177      	bne.n	80074e4 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 80073f4:	68bb      	ldr	r3, [r7, #8]
 80073f6:	2b00      	cmp	r3, #0
 80073f8:	d002      	beq.n	8007400 <HAL_UART_Transmit+0x24>
 80073fa:	88fb      	ldrh	r3, [r7, #6]
 80073fc:	2b00      	cmp	r3, #0
 80073fe:	d101      	bne.n	8007404 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8007400:	2301      	movs	r3, #1
 8007402:	e070      	b.n	80074e6 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007404:	68fb      	ldr	r3, [r7, #12]
 8007406:	2200      	movs	r2, #0
 8007408:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800740c:	68fb      	ldr	r3, [r7, #12]
 800740e:	2221      	movs	r2, #33	@ 0x21
 8007410:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007412:	f7fb fc05 	bl	8002c20 <HAL_GetTick>
 8007416:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8007418:	68fb      	ldr	r3, [r7, #12]
 800741a:	88fa      	ldrh	r2, [r7, #6]
 800741c:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8007420:	68fb      	ldr	r3, [r7, #12]
 8007422:	88fa      	ldrh	r2, [r7, #6]
 8007424:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007428:	68fb      	ldr	r3, [r7, #12]
 800742a:	689b      	ldr	r3, [r3, #8]
 800742c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007430:	d108      	bne.n	8007444 <HAL_UART_Transmit+0x68>
 8007432:	68fb      	ldr	r3, [r7, #12]
 8007434:	691b      	ldr	r3, [r3, #16]
 8007436:	2b00      	cmp	r3, #0
 8007438:	d104      	bne.n	8007444 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800743a:	2300      	movs	r3, #0
 800743c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800743e:	68bb      	ldr	r3, [r7, #8]
 8007440:	61bb      	str	r3, [r7, #24]
 8007442:	e003      	b.n	800744c <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8007444:	68bb      	ldr	r3, [r7, #8]
 8007446:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007448:	2300      	movs	r3, #0
 800744a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800744c:	e02f      	b.n	80074ae <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800744e:	683b      	ldr	r3, [r7, #0]
 8007450:	9300      	str	r3, [sp, #0]
 8007452:	697b      	ldr	r3, [r7, #20]
 8007454:	2200      	movs	r2, #0
 8007456:	2180      	movs	r1, #128	@ 0x80
 8007458:	68f8      	ldr	r0, [r7, #12]
 800745a:	f000 fee5 	bl	8008228 <UART_WaitOnFlagUntilTimeout>
 800745e:	4603      	mov	r3, r0
 8007460:	2b00      	cmp	r3, #0
 8007462:	d004      	beq.n	800746e <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8007464:	68fb      	ldr	r3, [r7, #12]
 8007466:	2220      	movs	r2, #32
 8007468:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 800746a:	2303      	movs	r3, #3
 800746c:	e03b      	b.n	80074e6 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 800746e:	69fb      	ldr	r3, [r7, #28]
 8007470:	2b00      	cmp	r3, #0
 8007472:	d10b      	bne.n	800748c <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007474:	69bb      	ldr	r3, [r7, #24]
 8007476:	881a      	ldrh	r2, [r3, #0]
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007480:	b292      	uxth	r2, r2
 8007482:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8007484:	69bb      	ldr	r3, [r7, #24]
 8007486:	3302      	adds	r3, #2
 8007488:	61bb      	str	r3, [r7, #24]
 800748a:	e007      	b.n	800749c <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800748c:	69fb      	ldr	r3, [r7, #28]
 800748e:	781a      	ldrb	r2, [r3, #0]
 8007490:	68fb      	ldr	r3, [r7, #12]
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8007496:	69fb      	ldr	r3, [r7, #28]
 8007498:	3301      	adds	r3, #1
 800749a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800749c:	68fb      	ldr	r3, [r7, #12]
 800749e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80074a2:	b29b      	uxth	r3, r3
 80074a4:	3b01      	subs	r3, #1
 80074a6:	b29a      	uxth	r2, r3
 80074a8:	68fb      	ldr	r3, [r7, #12]
 80074aa:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 80074ae:	68fb      	ldr	r3, [r7, #12]
 80074b0:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80074b4:	b29b      	uxth	r3, r3
 80074b6:	2b00      	cmp	r3, #0
 80074b8:	d1c9      	bne.n	800744e <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80074ba:	683b      	ldr	r3, [r7, #0]
 80074bc:	9300      	str	r3, [sp, #0]
 80074be:	697b      	ldr	r3, [r7, #20]
 80074c0:	2200      	movs	r2, #0
 80074c2:	2140      	movs	r1, #64	@ 0x40
 80074c4:	68f8      	ldr	r0, [r7, #12]
 80074c6:	f000 feaf 	bl	8008228 <UART_WaitOnFlagUntilTimeout>
 80074ca:	4603      	mov	r3, r0
 80074cc:	2b00      	cmp	r3, #0
 80074ce:	d004      	beq.n	80074da <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 80074d0:	68fb      	ldr	r3, [r7, #12]
 80074d2:	2220      	movs	r2, #32
 80074d4:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 80074d6:	2303      	movs	r3, #3
 80074d8:	e005      	b.n	80074e6 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80074da:	68fb      	ldr	r3, [r7, #12]
 80074dc:	2220      	movs	r2, #32
 80074de:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 80074e0:	2300      	movs	r3, #0
 80074e2:	e000      	b.n	80074e6 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 80074e4:	2302      	movs	r3, #2
  }
}
 80074e6:	4618      	mov	r0, r3
 80074e8:	3720      	adds	r7, #32
 80074ea:	46bd      	mov	sp, r7
 80074ec:	bd80      	pop	{r7, pc}
	...

080074f0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80074f0:	b580      	push	{r7, lr}
 80074f2:	b0ba      	sub	sp, #232	@ 0xe8
 80074f4:	af00      	add	r7, sp, #0
 80074f6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	69db      	ldr	r3, [r3, #28]
 80074fe:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	681b      	ldr	r3, [r3, #0]
 8007510:	689b      	ldr	r3, [r3, #8]
 8007512:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8007516:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800751a:	f640 030f 	movw	r3, #2063	@ 0x80f
 800751e:	4013      	ands	r3, r2
 8007520:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8007524:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007528:	2b00      	cmp	r3, #0
 800752a:	d115      	bne.n	8007558 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800752c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007530:	f003 0320 	and.w	r3, r3, #32
 8007534:	2b00      	cmp	r3, #0
 8007536:	d00f      	beq.n	8007558 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8007538:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800753c:	f003 0320 	and.w	r3, r3, #32
 8007540:	2b00      	cmp	r3, #0
 8007542:	d009      	beq.n	8007558 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007548:	2b00      	cmp	r3, #0
 800754a:	f000 82ca 	beq.w	8007ae2 <HAL_UART_IRQHandler+0x5f2>
      {
        huart->RxISR(huart);
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007552:	6878      	ldr	r0, [r7, #4]
 8007554:	4798      	blx	r3
      }
      return;
 8007556:	e2c4      	b.n	8007ae2 <HAL_UART_IRQHandler+0x5f2>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8007558:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800755c:	2b00      	cmp	r3, #0
 800755e:	f000 8117 	beq.w	8007790 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8007562:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007566:	f003 0301 	and.w	r3, r3, #1
 800756a:	2b00      	cmp	r3, #0
 800756c:	d106      	bne.n	800757c <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800756e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8007572:	4b85      	ldr	r3, [pc, #532]	@ (8007788 <HAL_UART_IRQHandler+0x298>)
 8007574:	4013      	ands	r3, r2
 8007576:	2b00      	cmp	r3, #0
 8007578:	f000 810a 	beq.w	8007790 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800757c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007580:	f003 0301 	and.w	r3, r3, #1
 8007584:	2b00      	cmp	r3, #0
 8007586:	d011      	beq.n	80075ac <HAL_UART_IRQHandler+0xbc>
 8007588:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800758c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007590:	2b00      	cmp	r3, #0
 8007592:	d00b      	beq.n	80075ac <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	2201      	movs	r2, #1
 800759a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80075a2:	f043 0201 	orr.w	r2, r3, #1
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80075ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80075b0:	f003 0302 	and.w	r3, r3, #2
 80075b4:	2b00      	cmp	r3, #0
 80075b6:	d011      	beq.n	80075dc <HAL_UART_IRQHandler+0xec>
 80075b8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80075bc:	f003 0301 	and.w	r3, r3, #1
 80075c0:	2b00      	cmp	r3, #0
 80075c2:	d00b      	beq.n	80075dc <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	2202      	movs	r2, #2
 80075ca:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80075d2:	f043 0204 	orr.w	r2, r3, #4
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80075dc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80075e0:	f003 0304 	and.w	r3, r3, #4
 80075e4:	2b00      	cmp	r3, #0
 80075e6:	d011      	beq.n	800760c <HAL_UART_IRQHandler+0x11c>
 80075e8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80075ec:	f003 0301 	and.w	r3, r3, #1
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	d00b      	beq.n	800760c <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	2204      	movs	r2, #4
 80075fa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007602:	f043 0202 	orr.w	r2, r3, #2
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 800760c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007610:	f003 0308 	and.w	r3, r3, #8
 8007614:	2b00      	cmp	r3, #0
 8007616:	d017      	beq.n	8007648 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8007618:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800761c:	f003 0320 	and.w	r3, r3, #32
 8007620:	2b00      	cmp	r3, #0
 8007622:	d105      	bne.n	8007630 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8007624:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007628:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800762c:	2b00      	cmp	r3, #0
 800762e:	d00b      	beq.n	8007648 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	2208      	movs	r2, #8
 8007636:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800763e:	f043 0208 	orr.w	r2, r3, #8
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8007648:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800764c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007650:	2b00      	cmp	r3, #0
 8007652:	d012      	beq.n	800767a <HAL_UART_IRQHandler+0x18a>
 8007654:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007658:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800765c:	2b00      	cmp	r3, #0
 800765e:	d00c      	beq.n	800767a <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	681b      	ldr	r3, [r3, #0]
 8007664:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007668:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007670:	f043 0220 	orr.w	r2, r3, #32
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007680:	2b00      	cmp	r3, #0
 8007682:	f000 8230 	beq.w	8007ae6 <HAL_UART_IRQHandler+0x5f6>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8007686:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800768a:	f003 0320 	and.w	r3, r3, #32
 800768e:	2b00      	cmp	r3, #0
 8007690:	d00d      	beq.n	80076ae <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8007692:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007696:	f003 0320 	and.w	r3, r3, #32
 800769a:	2b00      	cmp	r3, #0
 800769c:	d007      	beq.n	80076ae <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80076a2:	2b00      	cmp	r3, #0
 80076a4:	d003      	beq.n	80076ae <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80076aa:	6878      	ldr	r0, [r7, #4]
 80076ac:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80076b4:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	689b      	ldr	r3, [r3, #8]
 80076be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80076c2:	2b40      	cmp	r3, #64	@ 0x40
 80076c4:	d005      	beq.n	80076d2 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80076c6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80076ca:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80076ce:	2b00      	cmp	r3, #0
 80076d0:	d04f      	beq.n	8007772 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80076d2:	6878      	ldr	r0, [r7, #4]
 80076d4:	f000 fe15 	bl	8008302 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	689b      	ldr	r3, [r3, #8]
 80076de:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80076e2:	2b40      	cmp	r3, #64	@ 0x40
 80076e4:	d141      	bne.n	800776a <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	681b      	ldr	r3, [r3, #0]
 80076ea:	3308      	adds	r3, #8
 80076ec:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076f0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80076f4:	e853 3f00 	ldrex	r3, [r3]
 80076f8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80076fc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007700:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007704:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	3308      	adds	r3, #8
 800770e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8007712:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8007716:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800771a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800771e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8007722:	e841 2300 	strex	r3, r2, [r1]
 8007726:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800772a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800772e:	2b00      	cmp	r3, #0
 8007730:	d1d9      	bne.n	80076e6 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007736:	2b00      	cmp	r3, #0
 8007738:	d013      	beq.n	8007762 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800773e:	4a13      	ldr	r2, [pc, #76]	@ (800778c <HAL_UART_IRQHandler+0x29c>)
 8007740:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007746:	4618      	mov	r0, r3
 8007748:	f7fc ff17 	bl	800457a <HAL_DMA_Abort_IT>
 800774c:	4603      	mov	r3, r0
 800774e:	2b00      	cmp	r3, #0
 8007750:	d017      	beq.n	8007782 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007756:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007758:	687a      	ldr	r2, [r7, #4]
 800775a:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800775c:	4610      	mov	r0, r2
 800775e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007760:	e00f      	b.n	8007782 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007762:	6878      	ldr	r0, [r7, #4]
 8007764:	f000 f9d4 	bl	8007b10 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007768:	e00b      	b.n	8007782 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800776a:	6878      	ldr	r0, [r7, #4]
 800776c:	f000 f9d0 	bl	8007b10 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007770:	e007      	b.n	8007782 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007772:	6878      	ldr	r0, [r7, #4]
 8007774:	f000 f9cc 	bl	8007b10 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	2200      	movs	r2, #0
 800777c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8007780:	e1b1      	b.n	8007ae6 <HAL_UART_IRQHandler+0x5f6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007782:	bf00      	nop
    return;
 8007784:	e1af      	b.n	8007ae6 <HAL_UART_IRQHandler+0x5f6>
 8007786:	bf00      	nop
 8007788:	04000120 	.word	0x04000120
 800778c:	080083cb 	.word	0x080083cb

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007794:	2b01      	cmp	r3, #1
 8007796:	f040 816a 	bne.w	8007a6e <HAL_UART_IRQHandler+0x57e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800779a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800779e:	f003 0310 	and.w	r3, r3, #16
 80077a2:	2b00      	cmp	r3, #0
 80077a4:	f000 8163 	beq.w	8007a6e <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80077a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80077ac:	f003 0310 	and.w	r3, r3, #16
 80077b0:	2b00      	cmp	r3, #0
 80077b2:	f000 815c 	beq.w	8007a6e <HAL_UART_IRQHandler+0x57e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	681b      	ldr	r3, [r3, #0]
 80077ba:	2210      	movs	r2, #16
 80077bc:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	689b      	ldr	r3, [r3, #8]
 80077c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80077c8:	2b40      	cmp	r3, #64	@ 0x40
 80077ca:	f040 80d4 	bne.w	8007976 <HAL_UART_IRQHandler+0x486>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	685b      	ldr	r3, [r3, #4]
 80077d6:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80077da:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80077de:	2b00      	cmp	r3, #0
 80077e0:	f000 80ad 	beq.w	800793e <HAL_UART_IRQHandler+0x44e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80077ea:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80077ee:	429a      	cmp	r2, r3
 80077f0:	f080 80a5 	bcs.w	800793e <HAL_UART_IRQHandler+0x44e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80077fa:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	681b      	ldr	r3, [r3, #0]
 8007806:	f003 0320 	and.w	r3, r3, #32
 800780a:	2b00      	cmp	r3, #0
 800780c:	f040 8086 	bne.w	800791c <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007818:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800781c:	e853 3f00 	ldrex	r3, [r3]
 8007820:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8007824:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007828:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800782c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	461a      	mov	r2, r3
 8007836:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800783a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800783e:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007842:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8007846:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800784a:	e841 2300 	strex	r3, r2, [r1]
 800784e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8007852:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007856:	2b00      	cmp	r3, #0
 8007858:	d1da      	bne.n	8007810 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	681b      	ldr	r3, [r3, #0]
 800785e:	3308      	adds	r3, #8
 8007860:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007862:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007864:	e853 3f00 	ldrex	r3, [r3]
 8007868:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800786a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800786c:	f023 0301 	bic.w	r3, r3, #1
 8007870:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	3308      	adds	r3, #8
 800787a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800787e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8007882:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007884:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8007886:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800788a:	e841 2300 	strex	r3, r2, [r1]
 800788e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8007890:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007892:	2b00      	cmp	r3, #0
 8007894:	d1e1      	bne.n	800785a <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	681b      	ldr	r3, [r3, #0]
 800789a:	3308      	adds	r3, #8
 800789c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800789e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80078a0:	e853 3f00 	ldrex	r3, [r3]
 80078a4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80078a6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80078a8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80078ac:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	681b      	ldr	r3, [r3, #0]
 80078b4:	3308      	adds	r3, #8
 80078b6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80078ba:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80078bc:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078be:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80078c0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80078c2:	e841 2300 	strex	r3, r2, [r1]
 80078c6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80078c8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80078ca:	2b00      	cmp	r3, #0
 80078cc:	d1e3      	bne.n	8007896 <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	2220      	movs	r2, #32
 80078d2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	2200      	movs	r2, #0
 80078da:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078e2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80078e4:	e853 3f00 	ldrex	r3, [r3]
 80078e8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80078ea:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80078ec:	f023 0310 	bic.w	r3, r3, #16
 80078f0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	461a      	mov	r2, r3
 80078fa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80078fe:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007900:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007902:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007904:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007906:	e841 2300 	strex	r3, r2, [r1]
 800790a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800790c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800790e:	2b00      	cmp	r3, #0
 8007910:	d1e4      	bne.n	80078dc <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007916:	4618      	mov	r0, r3
 8007918:	f7fc fdf1 	bl	80044fe <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	2202      	movs	r2, #2
 8007920:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800792e:	b29b      	uxth	r3, r3
 8007930:	1ad3      	subs	r3, r2, r3
 8007932:	b29b      	uxth	r3, r3
 8007934:	4619      	mov	r1, r3
 8007936:	6878      	ldr	r0, [r7, #4]
 8007938:	f000 f8f4 	bl	8007b24 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800793c:	e0d5      	b.n	8007aea <HAL_UART_IRQHandler+0x5fa>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8007944:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007948:	429a      	cmp	r2, r3
 800794a:	f040 80ce 	bne.w	8007aea <HAL_UART_IRQHandler+0x5fa>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007952:	681b      	ldr	r3, [r3, #0]
 8007954:	681b      	ldr	r3, [r3, #0]
 8007956:	f003 0320 	and.w	r3, r3, #32
 800795a:	2b20      	cmp	r3, #32
 800795c:	f040 80c5 	bne.w	8007aea <HAL_UART_IRQHandler+0x5fa>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	2202      	movs	r2, #2
 8007964:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800796c:	4619      	mov	r1, r3
 800796e:	6878      	ldr	r0, [r7, #4]
 8007970:	f000 f8d8 	bl	8007b24 <HAL_UARTEx_RxEventCallback>
      return;
 8007974:	e0b9      	b.n	8007aea <HAL_UART_IRQHandler+0x5fa>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8007982:	b29b      	uxth	r3, r3
 8007984:	1ad3      	subs	r3, r2, r3
 8007986:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8007990:	b29b      	uxth	r3, r3
 8007992:	2b00      	cmp	r3, #0
 8007994:	f000 80ab 	beq.w	8007aee <HAL_UART_IRQHandler+0x5fe>
          && (nb_rx_data > 0U))
 8007998:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800799c:	2b00      	cmp	r3, #0
 800799e:	f000 80a6 	beq.w	8007aee <HAL_UART_IRQHandler+0x5fe>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80079aa:	e853 3f00 	ldrex	r3, [r3]
 80079ae:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80079b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80079b2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80079b6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	681b      	ldr	r3, [r3, #0]
 80079be:	461a      	mov	r2, r3
 80079c0:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80079c4:	647b      	str	r3, [r7, #68]	@ 0x44
 80079c6:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079c8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80079ca:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80079cc:	e841 2300 	strex	r3, r2, [r1]
 80079d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80079d2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80079d4:	2b00      	cmp	r3, #0
 80079d6:	d1e4      	bne.n	80079a2 <HAL_UART_IRQHandler+0x4b2>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	3308      	adds	r3, #8
 80079de:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079e2:	e853 3f00 	ldrex	r3, [r3]
 80079e6:	623b      	str	r3, [r7, #32]
   return(result);
 80079e8:	6a3b      	ldr	r3, [r7, #32]
 80079ea:	f023 0301 	bic.w	r3, r3, #1
 80079ee:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	681b      	ldr	r3, [r3, #0]
 80079f6:	3308      	adds	r3, #8
 80079f8:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80079fc:	633a      	str	r2, [r7, #48]	@ 0x30
 80079fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a00:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007a02:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007a04:	e841 2300 	strex	r3, r2, [r1]
 8007a08:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007a0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a0c:	2b00      	cmp	r3, #0
 8007a0e:	d1e3      	bne.n	80079d8 <HAL_UART_IRQHandler+0x4e8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	2220      	movs	r2, #32
 8007a14:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	2200      	movs	r2, #0
 8007a1c:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	2200      	movs	r2, #0
 8007a22:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a2a:	693b      	ldr	r3, [r7, #16]
 8007a2c:	e853 3f00 	ldrex	r3, [r3]
 8007a30:	60fb      	str	r3, [r7, #12]
   return(result);
 8007a32:	68fb      	ldr	r3, [r7, #12]
 8007a34:	f023 0310 	bic.w	r3, r3, #16
 8007a38:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	681b      	ldr	r3, [r3, #0]
 8007a40:	461a      	mov	r2, r3
 8007a42:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8007a46:	61fb      	str	r3, [r7, #28]
 8007a48:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a4a:	69b9      	ldr	r1, [r7, #24]
 8007a4c:	69fa      	ldr	r2, [r7, #28]
 8007a4e:	e841 2300 	strex	r3, r2, [r1]
 8007a52:	617b      	str	r3, [r7, #20]
   return(result);
 8007a54:	697b      	ldr	r3, [r7, #20]
 8007a56:	2b00      	cmp	r3, #0
 8007a58:	d1e4      	bne.n	8007a24 <HAL_UART_IRQHandler+0x534>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	2202      	movs	r2, #2
 8007a5e:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007a60:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007a64:	4619      	mov	r1, r3
 8007a66:	6878      	ldr	r0, [r7, #4]
 8007a68:	f000 f85c 	bl	8007b24 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007a6c:	e03f      	b.n	8007aee <HAL_UART_IRQHandler+0x5fe>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8007a6e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007a72:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007a76:	2b00      	cmp	r3, #0
 8007a78:	d00e      	beq.n	8007a98 <HAL_UART_IRQHandler+0x5a8>
 8007a7a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007a7e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007a82:	2b00      	cmp	r3, #0
 8007a84:	d008      	beq.n	8007a98 <HAL_UART_IRQHandler+0x5a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8007a8e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8007a90:	6878      	ldr	r0, [r7, #4]
 8007a92:	f000 fcda 	bl	800844a <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007a96:	e02d      	b.n	8007af4 <HAL_UART_IRQHandler+0x604>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8007a98:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007a9c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007aa0:	2b00      	cmp	r3, #0
 8007aa2:	d00e      	beq.n	8007ac2 <HAL_UART_IRQHandler+0x5d2>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8007aa4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007aa8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007aac:	2b00      	cmp	r3, #0
 8007aae:	d008      	beq.n	8007ac2 <HAL_UART_IRQHandler+0x5d2>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007ab4:	2b00      	cmp	r3, #0
 8007ab6:	d01c      	beq.n	8007af2 <HAL_UART_IRQHandler+0x602>
    {
      huart->TxISR(huart);
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007abc:	6878      	ldr	r0, [r7, #4]
 8007abe:	4798      	blx	r3
    }
    return;
 8007ac0:	e017      	b.n	8007af2 <HAL_UART_IRQHandler+0x602>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8007ac2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007ac6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007aca:	2b00      	cmp	r3, #0
 8007acc:	d012      	beq.n	8007af4 <HAL_UART_IRQHandler+0x604>
 8007ace:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007ad2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007ad6:	2b00      	cmp	r3, #0
 8007ad8:	d00c      	beq.n	8007af4 <HAL_UART_IRQHandler+0x604>
  {
    UART_EndTransmit_IT(huart);
 8007ada:	6878      	ldr	r0, [r7, #4]
 8007adc:	f000 fc8b 	bl	80083f6 <UART_EndTransmit_IT>
    return;
 8007ae0:	e008      	b.n	8007af4 <HAL_UART_IRQHandler+0x604>
      return;
 8007ae2:	bf00      	nop
 8007ae4:	e006      	b.n	8007af4 <HAL_UART_IRQHandler+0x604>
    return;
 8007ae6:	bf00      	nop
 8007ae8:	e004      	b.n	8007af4 <HAL_UART_IRQHandler+0x604>
      return;
 8007aea:	bf00      	nop
 8007aec:	e002      	b.n	8007af4 <HAL_UART_IRQHandler+0x604>
      return;
 8007aee:	bf00      	nop
 8007af0:	e000      	b.n	8007af4 <HAL_UART_IRQHandler+0x604>
    return;
 8007af2:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8007af4:	37e8      	adds	r7, #232	@ 0xe8
 8007af6:	46bd      	mov	sp, r7
 8007af8:	bd80      	pop	{r7, pc}
 8007afa:	bf00      	nop

08007afc <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007afc:	b480      	push	{r7}
 8007afe:	b083      	sub	sp, #12
 8007b00:	af00      	add	r7, sp, #0
 8007b02:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8007b04:	bf00      	nop
 8007b06:	370c      	adds	r7, #12
 8007b08:	46bd      	mov	sp, r7
 8007b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b0e:	4770      	bx	lr

08007b10 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007b10:	b480      	push	{r7}
 8007b12:	b083      	sub	sp, #12
 8007b14:	af00      	add	r7, sp, #0
 8007b16:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8007b18:	bf00      	nop
 8007b1a:	370c      	adds	r7, #12
 8007b1c:	46bd      	mov	sp, r7
 8007b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b22:	4770      	bx	lr

08007b24 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007b24:	b480      	push	{r7}
 8007b26:	b083      	sub	sp, #12
 8007b28:	af00      	add	r7, sp, #0
 8007b2a:	6078      	str	r0, [r7, #4]
 8007b2c:	460b      	mov	r3, r1
 8007b2e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007b30:	bf00      	nop
 8007b32:	370c      	adds	r7, #12
 8007b34:	46bd      	mov	sp, r7
 8007b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b3a:	4770      	bx	lr

08007b3c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007b3c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007b40:	b08a      	sub	sp, #40	@ 0x28
 8007b42:	af00      	add	r7, sp, #0
 8007b44:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007b46:	2300      	movs	r3, #0
 8007b48:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007b4c:	68fb      	ldr	r3, [r7, #12]
 8007b4e:	689a      	ldr	r2, [r3, #8]
 8007b50:	68fb      	ldr	r3, [r7, #12]
 8007b52:	691b      	ldr	r3, [r3, #16]
 8007b54:	431a      	orrs	r2, r3
 8007b56:	68fb      	ldr	r3, [r7, #12]
 8007b58:	695b      	ldr	r3, [r3, #20]
 8007b5a:	431a      	orrs	r2, r3
 8007b5c:	68fb      	ldr	r3, [r7, #12]
 8007b5e:	69db      	ldr	r3, [r3, #28]
 8007b60:	4313      	orrs	r3, r2
 8007b62:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007b64:	68fb      	ldr	r3, [r7, #12]
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	681a      	ldr	r2, [r3, #0]
 8007b6a:	4bb4      	ldr	r3, [pc, #720]	@ (8007e3c <UART_SetConfig+0x300>)
 8007b6c:	4013      	ands	r3, r2
 8007b6e:	68fa      	ldr	r2, [r7, #12]
 8007b70:	6812      	ldr	r2, [r2, #0]
 8007b72:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007b74:	430b      	orrs	r3, r1
 8007b76:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007b78:	68fb      	ldr	r3, [r7, #12]
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	685b      	ldr	r3, [r3, #4]
 8007b7e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007b82:	68fb      	ldr	r3, [r7, #12]
 8007b84:	68da      	ldr	r2, [r3, #12]
 8007b86:	68fb      	ldr	r3, [r7, #12]
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	430a      	orrs	r2, r1
 8007b8c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007b8e:	68fb      	ldr	r3, [r7, #12]
 8007b90:	699b      	ldr	r3, [r3, #24]
 8007b92:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007b94:	68fb      	ldr	r3, [r7, #12]
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	4aa9      	ldr	r2, [pc, #676]	@ (8007e40 <UART_SetConfig+0x304>)
 8007b9a:	4293      	cmp	r3, r2
 8007b9c:	d004      	beq.n	8007ba8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007b9e:	68fb      	ldr	r3, [r7, #12]
 8007ba0:	6a1b      	ldr	r3, [r3, #32]
 8007ba2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007ba4:	4313      	orrs	r3, r2
 8007ba6:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007ba8:	68fb      	ldr	r3, [r7, #12]
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	689b      	ldr	r3, [r3, #8]
 8007bae:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8007bb2:	68fb      	ldr	r3, [r7, #12]
 8007bb4:	681b      	ldr	r3, [r3, #0]
 8007bb6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007bb8:	430a      	orrs	r2, r1
 8007bba:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007bbc:	68fb      	ldr	r3, [r7, #12]
 8007bbe:	681b      	ldr	r3, [r3, #0]
 8007bc0:	4aa0      	ldr	r2, [pc, #640]	@ (8007e44 <UART_SetConfig+0x308>)
 8007bc2:	4293      	cmp	r3, r2
 8007bc4:	d126      	bne.n	8007c14 <UART_SetConfig+0xd8>
 8007bc6:	4ba0      	ldr	r3, [pc, #640]	@ (8007e48 <UART_SetConfig+0x30c>)
 8007bc8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007bcc:	f003 0303 	and.w	r3, r3, #3
 8007bd0:	2b03      	cmp	r3, #3
 8007bd2:	d81b      	bhi.n	8007c0c <UART_SetConfig+0xd0>
 8007bd4:	a201      	add	r2, pc, #4	@ (adr r2, 8007bdc <UART_SetConfig+0xa0>)
 8007bd6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007bda:	bf00      	nop
 8007bdc:	08007bed 	.word	0x08007bed
 8007be0:	08007bfd 	.word	0x08007bfd
 8007be4:	08007bf5 	.word	0x08007bf5
 8007be8:	08007c05 	.word	0x08007c05
 8007bec:	2301      	movs	r3, #1
 8007bee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007bf2:	e080      	b.n	8007cf6 <UART_SetConfig+0x1ba>
 8007bf4:	2302      	movs	r3, #2
 8007bf6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007bfa:	e07c      	b.n	8007cf6 <UART_SetConfig+0x1ba>
 8007bfc:	2304      	movs	r3, #4
 8007bfe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007c02:	e078      	b.n	8007cf6 <UART_SetConfig+0x1ba>
 8007c04:	2308      	movs	r3, #8
 8007c06:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007c0a:	e074      	b.n	8007cf6 <UART_SetConfig+0x1ba>
 8007c0c:	2310      	movs	r3, #16
 8007c0e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007c12:	e070      	b.n	8007cf6 <UART_SetConfig+0x1ba>
 8007c14:	68fb      	ldr	r3, [r7, #12]
 8007c16:	681b      	ldr	r3, [r3, #0]
 8007c18:	4a8c      	ldr	r2, [pc, #560]	@ (8007e4c <UART_SetConfig+0x310>)
 8007c1a:	4293      	cmp	r3, r2
 8007c1c:	d138      	bne.n	8007c90 <UART_SetConfig+0x154>
 8007c1e:	4b8a      	ldr	r3, [pc, #552]	@ (8007e48 <UART_SetConfig+0x30c>)
 8007c20:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007c24:	f003 030c 	and.w	r3, r3, #12
 8007c28:	2b0c      	cmp	r3, #12
 8007c2a:	d82d      	bhi.n	8007c88 <UART_SetConfig+0x14c>
 8007c2c:	a201      	add	r2, pc, #4	@ (adr r2, 8007c34 <UART_SetConfig+0xf8>)
 8007c2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c32:	bf00      	nop
 8007c34:	08007c69 	.word	0x08007c69
 8007c38:	08007c89 	.word	0x08007c89
 8007c3c:	08007c89 	.word	0x08007c89
 8007c40:	08007c89 	.word	0x08007c89
 8007c44:	08007c79 	.word	0x08007c79
 8007c48:	08007c89 	.word	0x08007c89
 8007c4c:	08007c89 	.word	0x08007c89
 8007c50:	08007c89 	.word	0x08007c89
 8007c54:	08007c71 	.word	0x08007c71
 8007c58:	08007c89 	.word	0x08007c89
 8007c5c:	08007c89 	.word	0x08007c89
 8007c60:	08007c89 	.word	0x08007c89
 8007c64:	08007c81 	.word	0x08007c81
 8007c68:	2300      	movs	r3, #0
 8007c6a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007c6e:	e042      	b.n	8007cf6 <UART_SetConfig+0x1ba>
 8007c70:	2302      	movs	r3, #2
 8007c72:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007c76:	e03e      	b.n	8007cf6 <UART_SetConfig+0x1ba>
 8007c78:	2304      	movs	r3, #4
 8007c7a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007c7e:	e03a      	b.n	8007cf6 <UART_SetConfig+0x1ba>
 8007c80:	2308      	movs	r3, #8
 8007c82:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007c86:	e036      	b.n	8007cf6 <UART_SetConfig+0x1ba>
 8007c88:	2310      	movs	r3, #16
 8007c8a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007c8e:	e032      	b.n	8007cf6 <UART_SetConfig+0x1ba>
 8007c90:	68fb      	ldr	r3, [r7, #12]
 8007c92:	681b      	ldr	r3, [r3, #0]
 8007c94:	4a6a      	ldr	r2, [pc, #424]	@ (8007e40 <UART_SetConfig+0x304>)
 8007c96:	4293      	cmp	r3, r2
 8007c98:	d12a      	bne.n	8007cf0 <UART_SetConfig+0x1b4>
 8007c9a:	4b6b      	ldr	r3, [pc, #428]	@ (8007e48 <UART_SetConfig+0x30c>)
 8007c9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007ca0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8007ca4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007ca8:	d01a      	beq.n	8007ce0 <UART_SetConfig+0x1a4>
 8007caa:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007cae:	d81b      	bhi.n	8007ce8 <UART_SetConfig+0x1ac>
 8007cb0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007cb4:	d00c      	beq.n	8007cd0 <UART_SetConfig+0x194>
 8007cb6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007cba:	d815      	bhi.n	8007ce8 <UART_SetConfig+0x1ac>
 8007cbc:	2b00      	cmp	r3, #0
 8007cbe:	d003      	beq.n	8007cc8 <UART_SetConfig+0x18c>
 8007cc0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007cc4:	d008      	beq.n	8007cd8 <UART_SetConfig+0x19c>
 8007cc6:	e00f      	b.n	8007ce8 <UART_SetConfig+0x1ac>
 8007cc8:	2300      	movs	r3, #0
 8007cca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007cce:	e012      	b.n	8007cf6 <UART_SetConfig+0x1ba>
 8007cd0:	2302      	movs	r3, #2
 8007cd2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007cd6:	e00e      	b.n	8007cf6 <UART_SetConfig+0x1ba>
 8007cd8:	2304      	movs	r3, #4
 8007cda:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007cde:	e00a      	b.n	8007cf6 <UART_SetConfig+0x1ba>
 8007ce0:	2308      	movs	r3, #8
 8007ce2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007ce6:	e006      	b.n	8007cf6 <UART_SetConfig+0x1ba>
 8007ce8:	2310      	movs	r3, #16
 8007cea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007cee:	e002      	b.n	8007cf6 <UART_SetConfig+0x1ba>
 8007cf0:	2310      	movs	r3, #16
 8007cf2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007cf6:	68fb      	ldr	r3, [r7, #12]
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	4a51      	ldr	r2, [pc, #324]	@ (8007e40 <UART_SetConfig+0x304>)
 8007cfc:	4293      	cmp	r3, r2
 8007cfe:	d17a      	bne.n	8007df6 <UART_SetConfig+0x2ba>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007d00:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007d04:	2b08      	cmp	r3, #8
 8007d06:	d824      	bhi.n	8007d52 <UART_SetConfig+0x216>
 8007d08:	a201      	add	r2, pc, #4	@ (adr r2, 8007d10 <UART_SetConfig+0x1d4>)
 8007d0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d0e:	bf00      	nop
 8007d10:	08007d35 	.word	0x08007d35
 8007d14:	08007d53 	.word	0x08007d53
 8007d18:	08007d3d 	.word	0x08007d3d
 8007d1c:	08007d53 	.word	0x08007d53
 8007d20:	08007d43 	.word	0x08007d43
 8007d24:	08007d53 	.word	0x08007d53
 8007d28:	08007d53 	.word	0x08007d53
 8007d2c:	08007d53 	.word	0x08007d53
 8007d30:	08007d4b 	.word	0x08007d4b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007d34:	f7fd fc0e 	bl	8005554 <HAL_RCC_GetPCLK1Freq>
 8007d38:	61f8      	str	r0, [r7, #28]
        break;
 8007d3a:	e010      	b.n	8007d5e <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007d3c:	4b44      	ldr	r3, [pc, #272]	@ (8007e50 <UART_SetConfig+0x314>)
 8007d3e:	61fb      	str	r3, [r7, #28]
        break;
 8007d40:	e00d      	b.n	8007d5e <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007d42:	f7fd fb6f 	bl	8005424 <HAL_RCC_GetSysClockFreq>
 8007d46:	61f8      	str	r0, [r7, #28]
        break;
 8007d48:	e009      	b.n	8007d5e <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007d4a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007d4e:	61fb      	str	r3, [r7, #28]
        break;
 8007d50:	e005      	b.n	8007d5e <UART_SetConfig+0x222>
      default:
        pclk = 0U;
 8007d52:	2300      	movs	r3, #0
 8007d54:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007d56:	2301      	movs	r3, #1
 8007d58:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8007d5c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007d5e:	69fb      	ldr	r3, [r7, #28]
 8007d60:	2b00      	cmp	r3, #0
 8007d62:	f000 8107 	beq.w	8007f74 <UART_SetConfig+0x438>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8007d66:	68fb      	ldr	r3, [r7, #12]
 8007d68:	685a      	ldr	r2, [r3, #4]
 8007d6a:	4613      	mov	r3, r2
 8007d6c:	005b      	lsls	r3, r3, #1
 8007d6e:	4413      	add	r3, r2
 8007d70:	69fa      	ldr	r2, [r7, #28]
 8007d72:	429a      	cmp	r2, r3
 8007d74:	d305      	bcc.n	8007d82 <UART_SetConfig+0x246>
          (pclk > (4096U * huart->Init.BaudRate)))
 8007d76:	68fb      	ldr	r3, [r7, #12]
 8007d78:	685b      	ldr	r3, [r3, #4]
 8007d7a:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8007d7c:	69fa      	ldr	r2, [r7, #28]
 8007d7e:	429a      	cmp	r2, r3
 8007d80:	d903      	bls.n	8007d8a <UART_SetConfig+0x24e>
      {
        ret = HAL_ERROR;
 8007d82:	2301      	movs	r3, #1
 8007d84:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8007d88:	e0f4      	b.n	8007f74 <UART_SetConfig+0x438>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8007d8a:	69fb      	ldr	r3, [r7, #28]
 8007d8c:	2200      	movs	r2, #0
 8007d8e:	461c      	mov	r4, r3
 8007d90:	4615      	mov	r5, r2
 8007d92:	f04f 0200 	mov.w	r2, #0
 8007d96:	f04f 0300 	mov.w	r3, #0
 8007d9a:	022b      	lsls	r3, r5, #8
 8007d9c:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8007da0:	0222      	lsls	r2, r4, #8
 8007da2:	68f9      	ldr	r1, [r7, #12]
 8007da4:	6849      	ldr	r1, [r1, #4]
 8007da6:	0849      	lsrs	r1, r1, #1
 8007da8:	2000      	movs	r0, #0
 8007daa:	4688      	mov	r8, r1
 8007dac:	4681      	mov	r9, r0
 8007dae:	eb12 0a08 	adds.w	sl, r2, r8
 8007db2:	eb43 0b09 	adc.w	fp, r3, r9
 8007db6:	68fb      	ldr	r3, [r7, #12]
 8007db8:	685b      	ldr	r3, [r3, #4]
 8007dba:	2200      	movs	r2, #0
 8007dbc:	603b      	str	r3, [r7, #0]
 8007dbe:	607a      	str	r2, [r7, #4]
 8007dc0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007dc4:	4650      	mov	r0, sl
 8007dc6:	4659      	mov	r1, fp
 8007dc8:	f7f8 ff3e 	bl	8000c48 <__aeabi_uldivmod>
 8007dcc:	4602      	mov	r2, r0
 8007dce:	460b      	mov	r3, r1
 8007dd0:	4613      	mov	r3, r2
 8007dd2:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007dd4:	69bb      	ldr	r3, [r7, #24]
 8007dd6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007dda:	d308      	bcc.n	8007dee <UART_SetConfig+0x2b2>
 8007ddc:	69bb      	ldr	r3, [r7, #24]
 8007dde:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007de2:	d204      	bcs.n	8007dee <UART_SetConfig+0x2b2>
        {
          huart->Instance->BRR = usartdiv;
 8007de4:	68fb      	ldr	r3, [r7, #12]
 8007de6:	681b      	ldr	r3, [r3, #0]
 8007de8:	69ba      	ldr	r2, [r7, #24]
 8007dea:	60da      	str	r2, [r3, #12]
 8007dec:	e0c2      	b.n	8007f74 <UART_SetConfig+0x438>
        }
        else
        {
          ret = HAL_ERROR;
 8007dee:	2301      	movs	r3, #1
 8007df0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8007df4:	e0be      	b.n	8007f74 <UART_SetConfig+0x438>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007df6:	68fb      	ldr	r3, [r7, #12]
 8007df8:	69db      	ldr	r3, [r3, #28]
 8007dfa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007dfe:	d16a      	bne.n	8007ed6 <UART_SetConfig+0x39a>
  {
    switch (clocksource)
 8007e00:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007e04:	2b08      	cmp	r3, #8
 8007e06:	d834      	bhi.n	8007e72 <UART_SetConfig+0x336>
 8007e08:	a201      	add	r2, pc, #4	@ (adr r2, 8007e10 <UART_SetConfig+0x2d4>)
 8007e0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e0e:	bf00      	nop
 8007e10:	08007e35 	.word	0x08007e35
 8007e14:	08007e55 	.word	0x08007e55
 8007e18:	08007e5d 	.word	0x08007e5d
 8007e1c:	08007e73 	.word	0x08007e73
 8007e20:	08007e63 	.word	0x08007e63
 8007e24:	08007e73 	.word	0x08007e73
 8007e28:	08007e73 	.word	0x08007e73
 8007e2c:	08007e73 	.word	0x08007e73
 8007e30:	08007e6b 	.word	0x08007e6b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007e34:	f7fd fb8e 	bl	8005554 <HAL_RCC_GetPCLK1Freq>
 8007e38:	61f8      	str	r0, [r7, #28]
        break;
 8007e3a:	e020      	b.n	8007e7e <UART_SetConfig+0x342>
 8007e3c:	efff69f3 	.word	0xefff69f3
 8007e40:	40008000 	.word	0x40008000
 8007e44:	40013800 	.word	0x40013800
 8007e48:	40021000 	.word	0x40021000
 8007e4c:	40004400 	.word	0x40004400
 8007e50:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007e54:	f7fd fb94 	bl	8005580 <HAL_RCC_GetPCLK2Freq>
 8007e58:	61f8      	str	r0, [r7, #28]
        break;
 8007e5a:	e010      	b.n	8007e7e <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007e5c:	4b4c      	ldr	r3, [pc, #304]	@ (8007f90 <UART_SetConfig+0x454>)
 8007e5e:	61fb      	str	r3, [r7, #28]
        break;
 8007e60:	e00d      	b.n	8007e7e <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007e62:	f7fd fadf 	bl	8005424 <HAL_RCC_GetSysClockFreq>
 8007e66:	61f8      	str	r0, [r7, #28]
        break;
 8007e68:	e009      	b.n	8007e7e <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007e6a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007e6e:	61fb      	str	r3, [r7, #28]
        break;
 8007e70:	e005      	b.n	8007e7e <UART_SetConfig+0x342>
      default:
        pclk = 0U;
 8007e72:	2300      	movs	r3, #0
 8007e74:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007e76:	2301      	movs	r3, #1
 8007e78:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8007e7c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007e7e:	69fb      	ldr	r3, [r7, #28]
 8007e80:	2b00      	cmp	r3, #0
 8007e82:	d077      	beq.n	8007f74 <UART_SetConfig+0x438>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007e84:	69fb      	ldr	r3, [r7, #28]
 8007e86:	005a      	lsls	r2, r3, #1
 8007e88:	68fb      	ldr	r3, [r7, #12]
 8007e8a:	685b      	ldr	r3, [r3, #4]
 8007e8c:	085b      	lsrs	r3, r3, #1
 8007e8e:	441a      	add	r2, r3
 8007e90:	68fb      	ldr	r3, [r7, #12]
 8007e92:	685b      	ldr	r3, [r3, #4]
 8007e94:	fbb2 f3f3 	udiv	r3, r2, r3
 8007e98:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007e9a:	69bb      	ldr	r3, [r7, #24]
 8007e9c:	2b0f      	cmp	r3, #15
 8007e9e:	d916      	bls.n	8007ece <UART_SetConfig+0x392>
 8007ea0:	69bb      	ldr	r3, [r7, #24]
 8007ea2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007ea6:	d212      	bcs.n	8007ece <UART_SetConfig+0x392>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007ea8:	69bb      	ldr	r3, [r7, #24]
 8007eaa:	b29b      	uxth	r3, r3
 8007eac:	f023 030f 	bic.w	r3, r3, #15
 8007eb0:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007eb2:	69bb      	ldr	r3, [r7, #24]
 8007eb4:	085b      	lsrs	r3, r3, #1
 8007eb6:	b29b      	uxth	r3, r3
 8007eb8:	f003 0307 	and.w	r3, r3, #7
 8007ebc:	b29a      	uxth	r2, r3
 8007ebe:	8afb      	ldrh	r3, [r7, #22]
 8007ec0:	4313      	orrs	r3, r2
 8007ec2:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8007ec4:	68fb      	ldr	r3, [r7, #12]
 8007ec6:	681b      	ldr	r3, [r3, #0]
 8007ec8:	8afa      	ldrh	r2, [r7, #22]
 8007eca:	60da      	str	r2, [r3, #12]
 8007ecc:	e052      	b.n	8007f74 <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 8007ece:	2301      	movs	r3, #1
 8007ed0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8007ed4:	e04e      	b.n	8007f74 <UART_SetConfig+0x438>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007ed6:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007eda:	2b08      	cmp	r3, #8
 8007edc:	d827      	bhi.n	8007f2e <UART_SetConfig+0x3f2>
 8007ede:	a201      	add	r2, pc, #4	@ (adr r2, 8007ee4 <UART_SetConfig+0x3a8>)
 8007ee0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ee4:	08007f09 	.word	0x08007f09
 8007ee8:	08007f11 	.word	0x08007f11
 8007eec:	08007f19 	.word	0x08007f19
 8007ef0:	08007f2f 	.word	0x08007f2f
 8007ef4:	08007f1f 	.word	0x08007f1f
 8007ef8:	08007f2f 	.word	0x08007f2f
 8007efc:	08007f2f 	.word	0x08007f2f
 8007f00:	08007f2f 	.word	0x08007f2f
 8007f04:	08007f27 	.word	0x08007f27
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007f08:	f7fd fb24 	bl	8005554 <HAL_RCC_GetPCLK1Freq>
 8007f0c:	61f8      	str	r0, [r7, #28]
        break;
 8007f0e:	e014      	b.n	8007f3a <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007f10:	f7fd fb36 	bl	8005580 <HAL_RCC_GetPCLK2Freq>
 8007f14:	61f8      	str	r0, [r7, #28]
        break;
 8007f16:	e010      	b.n	8007f3a <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007f18:	4b1d      	ldr	r3, [pc, #116]	@ (8007f90 <UART_SetConfig+0x454>)
 8007f1a:	61fb      	str	r3, [r7, #28]
        break;
 8007f1c:	e00d      	b.n	8007f3a <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007f1e:	f7fd fa81 	bl	8005424 <HAL_RCC_GetSysClockFreq>
 8007f22:	61f8      	str	r0, [r7, #28]
        break;
 8007f24:	e009      	b.n	8007f3a <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007f26:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007f2a:	61fb      	str	r3, [r7, #28]
        break;
 8007f2c:	e005      	b.n	8007f3a <UART_SetConfig+0x3fe>
      default:
        pclk = 0U;
 8007f2e:	2300      	movs	r3, #0
 8007f30:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007f32:	2301      	movs	r3, #1
 8007f34:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8007f38:	bf00      	nop
    }

    if (pclk != 0U)
 8007f3a:	69fb      	ldr	r3, [r7, #28]
 8007f3c:	2b00      	cmp	r3, #0
 8007f3e:	d019      	beq.n	8007f74 <UART_SetConfig+0x438>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007f40:	68fb      	ldr	r3, [r7, #12]
 8007f42:	685b      	ldr	r3, [r3, #4]
 8007f44:	085a      	lsrs	r2, r3, #1
 8007f46:	69fb      	ldr	r3, [r7, #28]
 8007f48:	441a      	add	r2, r3
 8007f4a:	68fb      	ldr	r3, [r7, #12]
 8007f4c:	685b      	ldr	r3, [r3, #4]
 8007f4e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007f52:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007f54:	69bb      	ldr	r3, [r7, #24]
 8007f56:	2b0f      	cmp	r3, #15
 8007f58:	d909      	bls.n	8007f6e <UART_SetConfig+0x432>
 8007f5a:	69bb      	ldr	r3, [r7, #24]
 8007f5c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007f60:	d205      	bcs.n	8007f6e <UART_SetConfig+0x432>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007f62:	69bb      	ldr	r3, [r7, #24]
 8007f64:	b29a      	uxth	r2, r3
 8007f66:	68fb      	ldr	r3, [r7, #12]
 8007f68:	681b      	ldr	r3, [r3, #0]
 8007f6a:	60da      	str	r2, [r3, #12]
 8007f6c:	e002      	b.n	8007f74 <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 8007f6e:	2301      	movs	r3, #1
 8007f70:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007f74:	68fb      	ldr	r3, [r7, #12]
 8007f76:	2200      	movs	r2, #0
 8007f78:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8007f7a:	68fb      	ldr	r3, [r7, #12]
 8007f7c:	2200      	movs	r2, #0
 8007f7e:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8007f80:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8007f84:	4618      	mov	r0, r3
 8007f86:	3728      	adds	r7, #40	@ 0x28
 8007f88:	46bd      	mov	sp, r7
 8007f8a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007f8e:	bf00      	nop
 8007f90:	00f42400 	.word	0x00f42400

08007f94 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007f94:	b480      	push	{r7}
 8007f96:	b083      	sub	sp, #12
 8007f98:	af00      	add	r7, sp, #0
 8007f9a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007fa0:	f003 0308 	and.w	r3, r3, #8
 8007fa4:	2b00      	cmp	r3, #0
 8007fa6:	d00a      	beq.n	8007fbe <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	681b      	ldr	r3, [r3, #0]
 8007fac:	685b      	ldr	r3, [r3, #4]
 8007fae:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	681b      	ldr	r3, [r3, #0]
 8007fba:	430a      	orrs	r2, r1
 8007fbc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007fc2:	f003 0301 	and.w	r3, r3, #1
 8007fc6:	2b00      	cmp	r3, #0
 8007fc8:	d00a      	beq.n	8007fe0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	681b      	ldr	r3, [r3, #0]
 8007fce:	685b      	ldr	r3, [r3, #4]
 8007fd0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	681b      	ldr	r3, [r3, #0]
 8007fdc:	430a      	orrs	r2, r1
 8007fde:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007fe4:	f003 0302 	and.w	r3, r3, #2
 8007fe8:	2b00      	cmp	r3, #0
 8007fea:	d00a      	beq.n	8008002 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	685b      	ldr	r3, [r3, #4]
 8007ff2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	430a      	orrs	r2, r1
 8008000:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008006:	f003 0304 	and.w	r3, r3, #4
 800800a:	2b00      	cmp	r3, #0
 800800c:	d00a      	beq.n	8008024 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	681b      	ldr	r3, [r3, #0]
 8008012:	685b      	ldr	r3, [r3, #4]
 8008014:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	430a      	orrs	r2, r1
 8008022:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008028:	f003 0310 	and.w	r3, r3, #16
 800802c:	2b00      	cmp	r3, #0
 800802e:	d00a      	beq.n	8008046 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	681b      	ldr	r3, [r3, #0]
 8008034:	689b      	ldr	r3, [r3, #8]
 8008036:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	430a      	orrs	r2, r1
 8008044:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800804a:	f003 0320 	and.w	r3, r3, #32
 800804e:	2b00      	cmp	r3, #0
 8008050:	d00a      	beq.n	8008068 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	689b      	ldr	r3, [r3, #8]
 8008058:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	430a      	orrs	r2, r1
 8008066:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800806c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008070:	2b00      	cmp	r3, #0
 8008072:	d01a      	beq.n	80080aa <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	685b      	ldr	r3, [r3, #4]
 800807a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	681b      	ldr	r3, [r3, #0]
 8008086:	430a      	orrs	r2, r1
 8008088:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800808e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008092:	d10a      	bne.n	80080aa <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	681b      	ldr	r3, [r3, #0]
 8008098:	685b      	ldr	r3, [r3, #4]
 800809a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	681b      	ldr	r3, [r3, #0]
 80080a6:	430a      	orrs	r2, r1
 80080a8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80080ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80080b2:	2b00      	cmp	r3, #0
 80080b4:	d00a      	beq.n	80080cc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	681b      	ldr	r3, [r3, #0]
 80080ba:	685b      	ldr	r3, [r3, #4]
 80080bc:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	681b      	ldr	r3, [r3, #0]
 80080c8:	430a      	orrs	r2, r1
 80080ca:	605a      	str	r2, [r3, #4]
  }
}
 80080cc:	bf00      	nop
 80080ce:	370c      	adds	r7, #12
 80080d0:	46bd      	mov	sp, r7
 80080d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080d6:	4770      	bx	lr

080080d8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80080d8:	b580      	push	{r7, lr}
 80080da:	b098      	sub	sp, #96	@ 0x60
 80080dc:	af02      	add	r7, sp, #8
 80080de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	2200      	movs	r2, #0
 80080e4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80080e8:	f7fa fd9a 	bl	8002c20 <HAL_GetTick>
 80080ec:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	681b      	ldr	r3, [r3, #0]
 80080f4:	f003 0308 	and.w	r3, r3, #8
 80080f8:	2b08      	cmp	r3, #8
 80080fa:	d12e      	bne.n	800815a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80080fc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008100:	9300      	str	r3, [sp, #0]
 8008102:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008104:	2200      	movs	r2, #0
 8008106:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800810a:	6878      	ldr	r0, [r7, #4]
 800810c:	f000 f88c 	bl	8008228 <UART_WaitOnFlagUntilTimeout>
 8008110:	4603      	mov	r3, r0
 8008112:	2b00      	cmp	r3, #0
 8008114:	d021      	beq.n	800815a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800811c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800811e:	e853 3f00 	ldrex	r3, [r3]
 8008122:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008124:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008126:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800812a:	653b      	str	r3, [r7, #80]	@ 0x50
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	461a      	mov	r2, r3
 8008132:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008134:	647b      	str	r3, [r7, #68]	@ 0x44
 8008136:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008138:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800813a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800813c:	e841 2300 	strex	r3, r2, [r1]
 8008140:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008142:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008144:	2b00      	cmp	r3, #0
 8008146:	d1e6      	bne.n	8008116 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	2220      	movs	r2, #32
 800814c:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	2200      	movs	r2, #0
 8008152:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008156:	2303      	movs	r3, #3
 8008158:	e062      	b.n	8008220 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	681b      	ldr	r3, [r3, #0]
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	f003 0304 	and.w	r3, r3, #4
 8008164:	2b04      	cmp	r3, #4
 8008166:	d149      	bne.n	80081fc <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008168:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800816c:	9300      	str	r3, [sp, #0]
 800816e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008170:	2200      	movs	r2, #0
 8008172:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8008176:	6878      	ldr	r0, [r7, #4]
 8008178:	f000 f856 	bl	8008228 <UART_WaitOnFlagUntilTimeout>
 800817c:	4603      	mov	r3, r0
 800817e:	2b00      	cmp	r3, #0
 8008180:	d03c      	beq.n	80081fc <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	681b      	ldr	r3, [r3, #0]
 8008186:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008188:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800818a:	e853 3f00 	ldrex	r3, [r3]
 800818e:	623b      	str	r3, [r7, #32]
   return(result);
 8008190:	6a3b      	ldr	r3, [r7, #32]
 8008192:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008196:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	681b      	ldr	r3, [r3, #0]
 800819c:	461a      	mov	r2, r3
 800819e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80081a0:	633b      	str	r3, [r7, #48]	@ 0x30
 80081a2:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081a4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80081a6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80081a8:	e841 2300 	strex	r3, r2, [r1]
 80081ac:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80081ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80081b0:	2b00      	cmp	r3, #0
 80081b2:	d1e6      	bne.n	8008182 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	3308      	adds	r3, #8
 80081ba:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081bc:	693b      	ldr	r3, [r7, #16]
 80081be:	e853 3f00 	ldrex	r3, [r3]
 80081c2:	60fb      	str	r3, [r7, #12]
   return(result);
 80081c4:	68fb      	ldr	r3, [r7, #12]
 80081c6:	f023 0301 	bic.w	r3, r3, #1
 80081ca:	64bb      	str	r3, [r7, #72]	@ 0x48
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	3308      	adds	r3, #8
 80081d2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80081d4:	61fa      	str	r2, [r7, #28]
 80081d6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081d8:	69b9      	ldr	r1, [r7, #24]
 80081da:	69fa      	ldr	r2, [r7, #28]
 80081dc:	e841 2300 	strex	r3, r2, [r1]
 80081e0:	617b      	str	r3, [r7, #20]
   return(result);
 80081e2:	697b      	ldr	r3, [r7, #20]
 80081e4:	2b00      	cmp	r3, #0
 80081e6:	d1e5      	bne.n	80081b4 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	2220      	movs	r2, #32
 80081ec:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	2200      	movs	r2, #0
 80081f4:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80081f8:	2303      	movs	r3, #3
 80081fa:	e011      	b.n	8008220 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	2220      	movs	r2, #32
 8008200:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	2220      	movs	r2, #32
 8008206:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	2200      	movs	r2, #0
 800820e:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	2200      	movs	r2, #0
 8008214:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	2200      	movs	r2, #0
 800821a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800821e:	2300      	movs	r3, #0
}
 8008220:	4618      	mov	r0, r3
 8008222:	3758      	adds	r7, #88	@ 0x58
 8008224:	46bd      	mov	sp, r7
 8008226:	bd80      	pop	{r7, pc}

08008228 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008228:	b580      	push	{r7, lr}
 800822a:	b084      	sub	sp, #16
 800822c:	af00      	add	r7, sp, #0
 800822e:	60f8      	str	r0, [r7, #12]
 8008230:	60b9      	str	r1, [r7, #8]
 8008232:	603b      	str	r3, [r7, #0]
 8008234:	4613      	mov	r3, r2
 8008236:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008238:	e04f      	b.n	80082da <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800823a:	69bb      	ldr	r3, [r7, #24]
 800823c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008240:	d04b      	beq.n	80082da <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008242:	f7fa fced 	bl	8002c20 <HAL_GetTick>
 8008246:	4602      	mov	r2, r0
 8008248:	683b      	ldr	r3, [r7, #0]
 800824a:	1ad3      	subs	r3, r2, r3
 800824c:	69ba      	ldr	r2, [r7, #24]
 800824e:	429a      	cmp	r2, r3
 8008250:	d302      	bcc.n	8008258 <UART_WaitOnFlagUntilTimeout+0x30>
 8008252:	69bb      	ldr	r3, [r7, #24]
 8008254:	2b00      	cmp	r3, #0
 8008256:	d101      	bne.n	800825c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008258:	2303      	movs	r3, #3
 800825a:	e04e      	b.n	80082fa <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800825c:	68fb      	ldr	r3, [r7, #12]
 800825e:	681b      	ldr	r3, [r3, #0]
 8008260:	681b      	ldr	r3, [r3, #0]
 8008262:	f003 0304 	and.w	r3, r3, #4
 8008266:	2b00      	cmp	r3, #0
 8008268:	d037      	beq.n	80082da <UART_WaitOnFlagUntilTimeout+0xb2>
 800826a:	68bb      	ldr	r3, [r7, #8]
 800826c:	2b80      	cmp	r3, #128	@ 0x80
 800826e:	d034      	beq.n	80082da <UART_WaitOnFlagUntilTimeout+0xb2>
 8008270:	68bb      	ldr	r3, [r7, #8]
 8008272:	2b40      	cmp	r3, #64	@ 0x40
 8008274:	d031      	beq.n	80082da <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008276:	68fb      	ldr	r3, [r7, #12]
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	69db      	ldr	r3, [r3, #28]
 800827c:	f003 0308 	and.w	r3, r3, #8
 8008280:	2b08      	cmp	r3, #8
 8008282:	d110      	bne.n	80082a6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008284:	68fb      	ldr	r3, [r7, #12]
 8008286:	681b      	ldr	r3, [r3, #0]
 8008288:	2208      	movs	r2, #8
 800828a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800828c:	68f8      	ldr	r0, [r7, #12]
 800828e:	f000 f838 	bl	8008302 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008292:	68fb      	ldr	r3, [r7, #12]
 8008294:	2208      	movs	r2, #8
 8008296:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800829a:	68fb      	ldr	r3, [r7, #12]
 800829c:	2200      	movs	r2, #0
 800829e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 80082a2:	2301      	movs	r3, #1
 80082a4:	e029      	b.n	80082fa <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80082a6:	68fb      	ldr	r3, [r7, #12]
 80082a8:	681b      	ldr	r3, [r3, #0]
 80082aa:	69db      	ldr	r3, [r3, #28]
 80082ac:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80082b0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80082b4:	d111      	bne.n	80082da <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80082b6:	68fb      	ldr	r3, [r7, #12]
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80082be:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80082c0:	68f8      	ldr	r0, [r7, #12]
 80082c2:	f000 f81e 	bl	8008302 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80082c6:	68fb      	ldr	r3, [r7, #12]
 80082c8:	2220      	movs	r2, #32
 80082ca:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80082ce:	68fb      	ldr	r3, [r7, #12]
 80082d0:	2200      	movs	r2, #0
 80082d2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80082d6:	2303      	movs	r3, #3
 80082d8:	e00f      	b.n	80082fa <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80082da:	68fb      	ldr	r3, [r7, #12]
 80082dc:	681b      	ldr	r3, [r3, #0]
 80082de:	69da      	ldr	r2, [r3, #28]
 80082e0:	68bb      	ldr	r3, [r7, #8]
 80082e2:	4013      	ands	r3, r2
 80082e4:	68ba      	ldr	r2, [r7, #8]
 80082e6:	429a      	cmp	r2, r3
 80082e8:	bf0c      	ite	eq
 80082ea:	2301      	moveq	r3, #1
 80082ec:	2300      	movne	r3, #0
 80082ee:	b2db      	uxtb	r3, r3
 80082f0:	461a      	mov	r2, r3
 80082f2:	79fb      	ldrb	r3, [r7, #7]
 80082f4:	429a      	cmp	r2, r3
 80082f6:	d0a0      	beq.n	800823a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80082f8:	2300      	movs	r3, #0
}
 80082fa:	4618      	mov	r0, r3
 80082fc:	3710      	adds	r7, #16
 80082fe:	46bd      	mov	sp, r7
 8008300:	bd80      	pop	{r7, pc}

08008302 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008302:	b480      	push	{r7}
 8008304:	b095      	sub	sp, #84	@ 0x54
 8008306:	af00      	add	r7, sp, #0
 8008308:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008310:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008312:	e853 3f00 	ldrex	r3, [r3]
 8008316:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008318:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800831a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800831e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	461a      	mov	r2, r3
 8008326:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008328:	643b      	str	r3, [r7, #64]	@ 0x40
 800832a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800832c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800832e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008330:	e841 2300 	strex	r3, r2, [r1]
 8008334:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008336:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008338:	2b00      	cmp	r3, #0
 800833a:	d1e6      	bne.n	800830a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	3308      	adds	r3, #8
 8008342:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008344:	6a3b      	ldr	r3, [r7, #32]
 8008346:	e853 3f00 	ldrex	r3, [r3]
 800834a:	61fb      	str	r3, [r7, #28]
   return(result);
 800834c:	69fb      	ldr	r3, [r7, #28]
 800834e:	f023 0301 	bic.w	r3, r3, #1
 8008352:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	681b      	ldr	r3, [r3, #0]
 8008358:	3308      	adds	r3, #8
 800835a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800835c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800835e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008360:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008362:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008364:	e841 2300 	strex	r3, r2, [r1]
 8008368:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800836a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800836c:	2b00      	cmp	r3, #0
 800836e:	d1e5      	bne.n	800833c <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008374:	2b01      	cmp	r3, #1
 8008376:	d118      	bne.n	80083aa <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	681b      	ldr	r3, [r3, #0]
 800837c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800837e:	68fb      	ldr	r3, [r7, #12]
 8008380:	e853 3f00 	ldrex	r3, [r3]
 8008384:	60bb      	str	r3, [r7, #8]
   return(result);
 8008386:	68bb      	ldr	r3, [r7, #8]
 8008388:	f023 0310 	bic.w	r3, r3, #16
 800838c:	647b      	str	r3, [r7, #68]	@ 0x44
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	681b      	ldr	r3, [r3, #0]
 8008392:	461a      	mov	r2, r3
 8008394:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008396:	61bb      	str	r3, [r7, #24]
 8008398:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800839a:	6979      	ldr	r1, [r7, #20]
 800839c:	69ba      	ldr	r2, [r7, #24]
 800839e:	e841 2300 	strex	r3, r2, [r1]
 80083a2:	613b      	str	r3, [r7, #16]
   return(result);
 80083a4:	693b      	ldr	r3, [r7, #16]
 80083a6:	2b00      	cmp	r3, #0
 80083a8:	d1e6      	bne.n	8008378 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	2220      	movs	r2, #32
 80083ae:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	2200      	movs	r2, #0
 80083b6:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	2200      	movs	r2, #0
 80083bc:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80083be:	bf00      	nop
 80083c0:	3754      	adds	r7, #84	@ 0x54
 80083c2:	46bd      	mov	sp, r7
 80083c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083c8:	4770      	bx	lr

080083ca <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80083ca:	b580      	push	{r7, lr}
 80083cc:	b084      	sub	sp, #16
 80083ce:	af00      	add	r7, sp, #0
 80083d0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80083d6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80083d8:	68fb      	ldr	r3, [r7, #12]
 80083da:	2200      	movs	r2, #0
 80083dc:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 80083e0:	68fb      	ldr	r3, [r7, #12]
 80083e2:	2200      	movs	r2, #0
 80083e4:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80083e8:	68f8      	ldr	r0, [r7, #12]
 80083ea:	f7ff fb91 	bl	8007b10 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80083ee:	bf00      	nop
 80083f0:	3710      	adds	r7, #16
 80083f2:	46bd      	mov	sp, r7
 80083f4:	bd80      	pop	{r7, pc}

080083f6 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80083f6:	b580      	push	{r7, lr}
 80083f8:	b088      	sub	sp, #32
 80083fa:	af00      	add	r7, sp, #0
 80083fc:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	681b      	ldr	r3, [r3, #0]
 8008402:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008404:	68fb      	ldr	r3, [r7, #12]
 8008406:	e853 3f00 	ldrex	r3, [r3]
 800840a:	60bb      	str	r3, [r7, #8]
   return(result);
 800840c:	68bb      	ldr	r3, [r7, #8]
 800840e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008412:	61fb      	str	r3, [r7, #28]
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	681b      	ldr	r3, [r3, #0]
 8008418:	461a      	mov	r2, r3
 800841a:	69fb      	ldr	r3, [r7, #28]
 800841c:	61bb      	str	r3, [r7, #24]
 800841e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008420:	6979      	ldr	r1, [r7, #20]
 8008422:	69ba      	ldr	r2, [r7, #24]
 8008424:	e841 2300 	strex	r3, r2, [r1]
 8008428:	613b      	str	r3, [r7, #16]
   return(result);
 800842a:	693b      	ldr	r3, [r7, #16]
 800842c:	2b00      	cmp	r3, #0
 800842e:	d1e6      	bne.n	80083fe <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	2220      	movs	r2, #32
 8008434:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	2200      	movs	r2, #0
 800843a:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800843c:	6878      	ldr	r0, [r7, #4]
 800843e:	f7ff fb5d 	bl	8007afc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008442:	bf00      	nop
 8008444:	3720      	adds	r7, #32
 8008446:	46bd      	mov	sp, r7
 8008448:	bd80      	pop	{r7, pc}

0800844a <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800844a:	b480      	push	{r7}
 800844c:	b083      	sub	sp, #12
 800844e:	af00      	add	r7, sp, #0
 8008450:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8008452:	bf00      	nop
 8008454:	370c      	adds	r7, #12
 8008456:	46bd      	mov	sp, r7
 8008458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800845c:	4770      	bx	lr

0800845e <__cvt>:
 800845e:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008462:	ec57 6b10 	vmov	r6, r7, d0
 8008466:	2f00      	cmp	r7, #0
 8008468:	460c      	mov	r4, r1
 800846a:	4619      	mov	r1, r3
 800846c:	463b      	mov	r3, r7
 800846e:	bfbb      	ittet	lt
 8008470:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8008474:	461f      	movlt	r7, r3
 8008476:	2300      	movge	r3, #0
 8008478:	232d      	movlt	r3, #45	@ 0x2d
 800847a:	700b      	strb	r3, [r1, #0]
 800847c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800847e:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8008482:	4691      	mov	r9, r2
 8008484:	f023 0820 	bic.w	r8, r3, #32
 8008488:	bfbc      	itt	lt
 800848a:	4632      	movlt	r2, r6
 800848c:	4616      	movlt	r6, r2
 800848e:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8008492:	d005      	beq.n	80084a0 <__cvt+0x42>
 8008494:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8008498:	d100      	bne.n	800849c <__cvt+0x3e>
 800849a:	3401      	adds	r4, #1
 800849c:	2102      	movs	r1, #2
 800849e:	e000      	b.n	80084a2 <__cvt+0x44>
 80084a0:	2103      	movs	r1, #3
 80084a2:	ab03      	add	r3, sp, #12
 80084a4:	9301      	str	r3, [sp, #4]
 80084a6:	ab02      	add	r3, sp, #8
 80084a8:	9300      	str	r3, [sp, #0]
 80084aa:	ec47 6b10 	vmov	d0, r6, r7
 80084ae:	4653      	mov	r3, sl
 80084b0:	4622      	mov	r2, r4
 80084b2:	f000 fe59 	bl	8009168 <_dtoa_r>
 80084b6:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80084ba:	4605      	mov	r5, r0
 80084bc:	d119      	bne.n	80084f2 <__cvt+0x94>
 80084be:	f019 0f01 	tst.w	r9, #1
 80084c2:	d00e      	beq.n	80084e2 <__cvt+0x84>
 80084c4:	eb00 0904 	add.w	r9, r0, r4
 80084c8:	2200      	movs	r2, #0
 80084ca:	2300      	movs	r3, #0
 80084cc:	4630      	mov	r0, r6
 80084ce:	4639      	mov	r1, r7
 80084d0:	f7f8 fafa 	bl	8000ac8 <__aeabi_dcmpeq>
 80084d4:	b108      	cbz	r0, 80084da <__cvt+0x7c>
 80084d6:	f8cd 900c 	str.w	r9, [sp, #12]
 80084da:	2230      	movs	r2, #48	@ 0x30
 80084dc:	9b03      	ldr	r3, [sp, #12]
 80084de:	454b      	cmp	r3, r9
 80084e0:	d31e      	bcc.n	8008520 <__cvt+0xc2>
 80084e2:	9b03      	ldr	r3, [sp, #12]
 80084e4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80084e6:	1b5b      	subs	r3, r3, r5
 80084e8:	4628      	mov	r0, r5
 80084ea:	6013      	str	r3, [r2, #0]
 80084ec:	b004      	add	sp, #16
 80084ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80084f2:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80084f6:	eb00 0904 	add.w	r9, r0, r4
 80084fa:	d1e5      	bne.n	80084c8 <__cvt+0x6a>
 80084fc:	7803      	ldrb	r3, [r0, #0]
 80084fe:	2b30      	cmp	r3, #48	@ 0x30
 8008500:	d10a      	bne.n	8008518 <__cvt+0xba>
 8008502:	2200      	movs	r2, #0
 8008504:	2300      	movs	r3, #0
 8008506:	4630      	mov	r0, r6
 8008508:	4639      	mov	r1, r7
 800850a:	f7f8 fadd 	bl	8000ac8 <__aeabi_dcmpeq>
 800850e:	b918      	cbnz	r0, 8008518 <__cvt+0xba>
 8008510:	f1c4 0401 	rsb	r4, r4, #1
 8008514:	f8ca 4000 	str.w	r4, [sl]
 8008518:	f8da 3000 	ldr.w	r3, [sl]
 800851c:	4499      	add	r9, r3
 800851e:	e7d3      	b.n	80084c8 <__cvt+0x6a>
 8008520:	1c59      	adds	r1, r3, #1
 8008522:	9103      	str	r1, [sp, #12]
 8008524:	701a      	strb	r2, [r3, #0]
 8008526:	e7d9      	b.n	80084dc <__cvt+0x7e>

08008528 <__exponent>:
 8008528:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800852a:	2900      	cmp	r1, #0
 800852c:	bfba      	itte	lt
 800852e:	4249      	neglt	r1, r1
 8008530:	232d      	movlt	r3, #45	@ 0x2d
 8008532:	232b      	movge	r3, #43	@ 0x2b
 8008534:	2909      	cmp	r1, #9
 8008536:	7002      	strb	r2, [r0, #0]
 8008538:	7043      	strb	r3, [r0, #1]
 800853a:	dd29      	ble.n	8008590 <__exponent+0x68>
 800853c:	f10d 0307 	add.w	r3, sp, #7
 8008540:	461d      	mov	r5, r3
 8008542:	270a      	movs	r7, #10
 8008544:	461a      	mov	r2, r3
 8008546:	fbb1 f6f7 	udiv	r6, r1, r7
 800854a:	fb07 1416 	mls	r4, r7, r6, r1
 800854e:	3430      	adds	r4, #48	@ 0x30
 8008550:	f802 4c01 	strb.w	r4, [r2, #-1]
 8008554:	460c      	mov	r4, r1
 8008556:	2c63      	cmp	r4, #99	@ 0x63
 8008558:	f103 33ff 	add.w	r3, r3, #4294967295
 800855c:	4631      	mov	r1, r6
 800855e:	dcf1      	bgt.n	8008544 <__exponent+0x1c>
 8008560:	3130      	adds	r1, #48	@ 0x30
 8008562:	1e94      	subs	r4, r2, #2
 8008564:	f803 1c01 	strb.w	r1, [r3, #-1]
 8008568:	1c41      	adds	r1, r0, #1
 800856a:	4623      	mov	r3, r4
 800856c:	42ab      	cmp	r3, r5
 800856e:	d30a      	bcc.n	8008586 <__exponent+0x5e>
 8008570:	f10d 0309 	add.w	r3, sp, #9
 8008574:	1a9b      	subs	r3, r3, r2
 8008576:	42ac      	cmp	r4, r5
 8008578:	bf88      	it	hi
 800857a:	2300      	movhi	r3, #0
 800857c:	3302      	adds	r3, #2
 800857e:	4403      	add	r3, r0
 8008580:	1a18      	subs	r0, r3, r0
 8008582:	b003      	add	sp, #12
 8008584:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008586:	f813 6b01 	ldrb.w	r6, [r3], #1
 800858a:	f801 6f01 	strb.w	r6, [r1, #1]!
 800858e:	e7ed      	b.n	800856c <__exponent+0x44>
 8008590:	2330      	movs	r3, #48	@ 0x30
 8008592:	3130      	adds	r1, #48	@ 0x30
 8008594:	7083      	strb	r3, [r0, #2]
 8008596:	70c1      	strb	r1, [r0, #3]
 8008598:	1d03      	adds	r3, r0, #4
 800859a:	e7f1      	b.n	8008580 <__exponent+0x58>

0800859c <_printf_float>:
 800859c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80085a0:	b08d      	sub	sp, #52	@ 0x34
 80085a2:	460c      	mov	r4, r1
 80085a4:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80085a8:	4616      	mov	r6, r2
 80085aa:	461f      	mov	r7, r3
 80085ac:	4605      	mov	r5, r0
 80085ae:	f000 fcdb 	bl	8008f68 <_localeconv_r>
 80085b2:	6803      	ldr	r3, [r0, #0]
 80085b4:	9304      	str	r3, [sp, #16]
 80085b6:	4618      	mov	r0, r3
 80085b8:	f7f7 fe5a 	bl	8000270 <strlen>
 80085bc:	2300      	movs	r3, #0
 80085be:	930a      	str	r3, [sp, #40]	@ 0x28
 80085c0:	f8d8 3000 	ldr.w	r3, [r8]
 80085c4:	9005      	str	r0, [sp, #20]
 80085c6:	3307      	adds	r3, #7
 80085c8:	f023 0307 	bic.w	r3, r3, #7
 80085cc:	f103 0208 	add.w	r2, r3, #8
 80085d0:	f894 a018 	ldrb.w	sl, [r4, #24]
 80085d4:	f8d4 b000 	ldr.w	fp, [r4]
 80085d8:	f8c8 2000 	str.w	r2, [r8]
 80085dc:	e9d3 8900 	ldrd	r8, r9, [r3]
 80085e0:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80085e4:	9307      	str	r3, [sp, #28]
 80085e6:	f8cd 8018 	str.w	r8, [sp, #24]
 80085ea:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80085ee:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80085f2:	4b9c      	ldr	r3, [pc, #624]	@ (8008864 <_printf_float+0x2c8>)
 80085f4:	f04f 32ff 	mov.w	r2, #4294967295
 80085f8:	f7f8 fa98 	bl	8000b2c <__aeabi_dcmpun>
 80085fc:	bb70      	cbnz	r0, 800865c <_printf_float+0xc0>
 80085fe:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008602:	4b98      	ldr	r3, [pc, #608]	@ (8008864 <_printf_float+0x2c8>)
 8008604:	f04f 32ff 	mov.w	r2, #4294967295
 8008608:	f7f8 fa72 	bl	8000af0 <__aeabi_dcmple>
 800860c:	bb30      	cbnz	r0, 800865c <_printf_float+0xc0>
 800860e:	2200      	movs	r2, #0
 8008610:	2300      	movs	r3, #0
 8008612:	4640      	mov	r0, r8
 8008614:	4649      	mov	r1, r9
 8008616:	f7f8 fa61 	bl	8000adc <__aeabi_dcmplt>
 800861a:	b110      	cbz	r0, 8008622 <_printf_float+0x86>
 800861c:	232d      	movs	r3, #45	@ 0x2d
 800861e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008622:	4a91      	ldr	r2, [pc, #580]	@ (8008868 <_printf_float+0x2cc>)
 8008624:	4b91      	ldr	r3, [pc, #580]	@ (800886c <_printf_float+0x2d0>)
 8008626:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800862a:	bf8c      	ite	hi
 800862c:	4690      	movhi	r8, r2
 800862e:	4698      	movls	r8, r3
 8008630:	2303      	movs	r3, #3
 8008632:	6123      	str	r3, [r4, #16]
 8008634:	f02b 0304 	bic.w	r3, fp, #4
 8008638:	6023      	str	r3, [r4, #0]
 800863a:	f04f 0900 	mov.w	r9, #0
 800863e:	9700      	str	r7, [sp, #0]
 8008640:	4633      	mov	r3, r6
 8008642:	aa0b      	add	r2, sp, #44	@ 0x2c
 8008644:	4621      	mov	r1, r4
 8008646:	4628      	mov	r0, r5
 8008648:	f000 f9d2 	bl	80089f0 <_printf_common>
 800864c:	3001      	adds	r0, #1
 800864e:	f040 808d 	bne.w	800876c <_printf_float+0x1d0>
 8008652:	f04f 30ff 	mov.w	r0, #4294967295
 8008656:	b00d      	add	sp, #52	@ 0x34
 8008658:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800865c:	4642      	mov	r2, r8
 800865e:	464b      	mov	r3, r9
 8008660:	4640      	mov	r0, r8
 8008662:	4649      	mov	r1, r9
 8008664:	f7f8 fa62 	bl	8000b2c <__aeabi_dcmpun>
 8008668:	b140      	cbz	r0, 800867c <_printf_float+0xe0>
 800866a:	464b      	mov	r3, r9
 800866c:	2b00      	cmp	r3, #0
 800866e:	bfbc      	itt	lt
 8008670:	232d      	movlt	r3, #45	@ 0x2d
 8008672:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8008676:	4a7e      	ldr	r2, [pc, #504]	@ (8008870 <_printf_float+0x2d4>)
 8008678:	4b7e      	ldr	r3, [pc, #504]	@ (8008874 <_printf_float+0x2d8>)
 800867a:	e7d4      	b.n	8008626 <_printf_float+0x8a>
 800867c:	6863      	ldr	r3, [r4, #4]
 800867e:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8008682:	9206      	str	r2, [sp, #24]
 8008684:	1c5a      	adds	r2, r3, #1
 8008686:	d13b      	bne.n	8008700 <_printf_float+0x164>
 8008688:	2306      	movs	r3, #6
 800868a:	6063      	str	r3, [r4, #4]
 800868c:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8008690:	2300      	movs	r3, #0
 8008692:	6022      	str	r2, [r4, #0]
 8008694:	9303      	str	r3, [sp, #12]
 8008696:	ab0a      	add	r3, sp, #40	@ 0x28
 8008698:	e9cd a301 	strd	sl, r3, [sp, #4]
 800869c:	ab09      	add	r3, sp, #36	@ 0x24
 800869e:	9300      	str	r3, [sp, #0]
 80086a0:	6861      	ldr	r1, [r4, #4]
 80086a2:	ec49 8b10 	vmov	d0, r8, r9
 80086a6:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80086aa:	4628      	mov	r0, r5
 80086ac:	f7ff fed7 	bl	800845e <__cvt>
 80086b0:	9b06      	ldr	r3, [sp, #24]
 80086b2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80086b4:	2b47      	cmp	r3, #71	@ 0x47
 80086b6:	4680      	mov	r8, r0
 80086b8:	d129      	bne.n	800870e <_printf_float+0x172>
 80086ba:	1cc8      	adds	r0, r1, #3
 80086bc:	db02      	blt.n	80086c4 <_printf_float+0x128>
 80086be:	6863      	ldr	r3, [r4, #4]
 80086c0:	4299      	cmp	r1, r3
 80086c2:	dd41      	ble.n	8008748 <_printf_float+0x1ac>
 80086c4:	f1aa 0a02 	sub.w	sl, sl, #2
 80086c8:	fa5f fa8a 	uxtb.w	sl, sl
 80086cc:	3901      	subs	r1, #1
 80086ce:	4652      	mov	r2, sl
 80086d0:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80086d4:	9109      	str	r1, [sp, #36]	@ 0x24
 80086d6:	f7ff ff27 	bl	8008528 <__exponent>
 80086da:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80086dc:	1813      	adds	r3, r2, r0
 80086de:	2a01      	cmp	r2, #1
 80086e0:	4681      	mov	r9, r0
 80086e2:	6123      	str	r3, [r4, #16]
 80086e4:	dc02      	bgt.n	80086ec <_printf_float+0x150>
 80086e6:	6822      	ldr	r2, [r4, #0]
 80086e8:	07d2      	lsls	r2, r2, #31
 80086ea:	d501      	bpl.n	80086f0 <_printf_float+0x154>
 80086ec:	3301      	adds	r3, #1
 80086ee:	6123      	str	r3, [r4, #16]
 80086f0:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80086f4:	2b00      	cmp	r3, #0
 80086f6:	d0a2      	beq.n	800863e <_printf_float+0xa2>
 80086f8:	232d      	movs	r3, #45	@ 0x2d
 80086fa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80086fe:	e79e      	b.n	800863e <_printf_float+0xa2>
 8008700:	9a06      	ldr	r2, [sp, #24]
 8008702:	2a47      	cmp	r2, #71	@ 0x47
 8008704:	d1c2      	bne.n	800868c <_printf_float+0xf0>
 8008706:	2b00      	cmp	r3, #0
 8008708:	d1c0      	bne.n	800868c <_printf_float+0xf0>
 800870a:	2301      	movs	r3, #1
 800870c:	e7bd      	b.n	800868a <_printf_float+0xee>
 800870e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8008712:	d9db      	bls.n	80086cc <_printf_float+0x130>
 8008714:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8008718:	d118      	bne.n	800874c <_printf_float+0x1b0>
 800871a:	2900      	cmp	r1, #0
 800871c:	6863      	ldr	r3, [r4, #4]
 800871e:	dd0b      	ble.n	8008738 <_printf_float+0x19c>
 8008720:	6121      	str	r1, [r4, #16]
 8008722:	b913      	cbnz	r3, 800872a <_printf_float+0x18e>
 8008724:	6822      	ldr	r2, [r4, #0]
 8008726:	07d0      	lsls	r0, r2, #31
 8008728:	d502      	bpl.n	8008730 <_printf_float+0x194>
 800872a:	3301      	adds	r3, #1
 800872c:	440b      	add	r3, r1
 800872e:	6123      	str	r3, [r4, #16]
 8008730:	65a1      	str	r1, [r4, #88]	@ 0x58
 8008732:	f04f 0900 	mov.w	r9, #0
 8008736:	e7db      	b.n	80086f0 <_printf_float+0x154>
 8008738:	b913      	cbnz	r3, 8008740 <_printf_float+0x1a4>
 800873a:	6822      	ldr	r2, [r4, #0]
 800873c:	07d2      	lsls	r2, r2, #31
 800873e:	d501      	bpl.n	8008744 <_printf_float+0x1a8>
 8008740:	3302      	adds	r3, #2
 8008742:	e7f4      	b.n	800872e <_printf_float+0x192>
 8008744:	2301      	movs	r3, #1
 8008746:	e7f2      	b.n	800872e <_printf_float+0x192>
 8008748:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800874c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800874e:	4299      	cmp	r1, r3
 8008750:	db05      	blt.n	800875e <_printf_float+0x1c2>
 8008752:	6823      	ldr	r3, [r4, #0]
 8008754:	6121      	str	r1, [r4, #16]
 8008756:	07d8      	lsls	r0, r3, #31
 8008758:	d5ea      	bpl.n	8008730 <_printf_float+0x194>
 800875a:	1c4b      	adds	r3, r1, #1
 800875c:	e7e7      	b.n	800872e <_printf_float+0x192>
 800875e:	2900      	cmp	r1, #0
 8008760:	bfd4      	ite	le
 8008762:	f1c1 0202 	rsble	r2, r1, #2
 8008766:	2201      	movgt	r2, #1
 8008768:	4413      	add	r3, r2
 800876a:	e7e0      	b.n	800872e <_printf_float+0x192>
 800876c:	6823      	ldr	r3, [r4, #0]
 800876e:	055a      	lsls	r2, r3, #21
 8008770:	d407      	bmi.n	8008782 <_printf_float+0x1e6>
 8008772:	6923      	ldr	r3, [r4, #16]
 8008774:	4642      	mov	r2, r8
 8008776:	4631      	mov	r1, r6
 8008778:	4628      	mov	r0, r5
 800877a:	47b8      	blx	r7
 800877c:	3001      	adds	r0, #1
 800877e:	d12b      	bne.n	80087d8 <_printf_float+0x23c>
 8008780:	e767      	b.n	8008652 <_printf_float+0xb6>
 8008782:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8008786:	f240 80dd 	bls.w	8008944 <_printf_float+0x3a8>
 800878a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800878e:	2200      	movs	r2, #0
 8008790:	2300      	movs	r3, #0
 8008792:	f7f8 f999 	bl	8000ac8 <__aeabi_dcmpeq>
 8008796:	2800      	cmp	r0, #0
 8008798:	d033      	beq.n	8008802 <_printf_float+0x266>
 800879a:	4a37      	ldr	r2, [pc, #220]	@ (8008878 <_printf_float+0x2dc>)
 800879c:	2301      	movs	r3, #1
 800879e:	4631      	mov	r1, r6
 80087a0:	4628      	mov	r0, r5
 80087a2:	47b8      	blx	r7
 80087a4:	3001      	adds	r0, #1
 80087a6:	f43f af54 	beq.w	8008652 <_printf_float+0xb6>
 80087aa:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80087ae:	4543      	cmp	r3, r8
 80087b0:	db02      	blt.n	80087b8 <_printf_float+0x21c>
 80087b2:	6823      	ldr	r3, [r4, #0]
 80087b4:	07d8      	lsls	r0, r3, #31
 80087b6:	d50f      	bpl.n	80087d8 <_printf_float+0x23c>
 80087b8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80087bc:	4631      	mov	r1, r6
 80087be:	4628      	mov	r0, r5
 80087c0:	47b8      	blx	r7
 80087c2:	3001      	adds	r0, #1
 80087c4:	f43f af45 	beq.w	8008652 <_printf_float+0xb6>
 80087c8:	f04f 0900 	mov.w	r9, #0
 80087cc:	f108 38ff 	add.w	r8, r8, #4294967295
 80087d0:	f104 0a1a 	add.w	sl, r4, #26
 80087d4:	45c8      	cmp	r8, r9
 80087d6:	dc09      	bgt.n	80087ec <_printf_float+0x250>
 80087d8:	6823      	ldr	r3, [r4, #0]
 80087da:	079b      	lsls	r3, r3, #30
 80087dc:	f100 8103 	bmi.w	80089e6 <_printf_float+0x44a>
 80087e0:	68e0      	ldr	r0, [r4, #12]
 80087e2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80087e4:	4298      	cmp	r0, r3
 80087e6:	bfb8      	it	lt
 80087e8:	4618      	movlt	r0, r3
 80087ea:	e734      	b.n	8008656 <_printf_float+0xba>
 80087ec:	2301      	movs	r3, #1
 80087ee:	4652      	mov	r2, sl
 80087f0:	4631      	mov	r1, r6
 80087f2:	4628      	mov	r0, r5
 80087f4:	47b8      	blx	r7
 80087f6:	3001      	adds	r0, #1
 80087f8:	f43f af2b 	beq.w	8008652 <_printf_float+0xb6>
 80087fc:	f109 0901 	add.w	r9, r9, #1
 8008800:	e7e8      	b.n	80087d4 <_printf_float+0x238>
 8008802:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008804:	2b00      	cmp	r3, #0
 8008806:	dc39      	bgt.n	800887c <_printf_float+0x2e0>
 8008808:	4a1b      	ldr	r2, [pc, #108]	@ (8008878 <_printf_float+0x2dc>)
 800880a:	2301      	movs	r3, #1
 800880c:	4631      	mov	r1, r6
 800880e:	4628      	mov	r0, r5
 8008810:	47b8      	blx	r7
 8008812:	3001      	adds	r0, #1
 8008814:	f43f af1d 	beq.w	8008652 <_printf_float+0xb6>
 8008818:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800881c:	ea59 0303 	orrs.w	r3, r9, r3
 8008820:	d102      	bne.n	8008828 <_printf_float+0x28c>
 8008822:	6823      	ldr	r3, [r4, #0]
 8008824:	07d9      	lsls	r1, r3, #31
 8008826:	d5d7      	bpl.n	80087d8 <_printf_float+0x23c>
 8008828:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800882c:	4631      	mov	r1, r6
 800882e:	4628      	mov	r0, r5
 8008830:	47b8      	blx	r7
 8008832:	3001      	adds	r0, #1
 8008834:	f43f af0d 	beq.w	8008652 <_printf_float+0xb6>
 8008838:	f04f 0a00 	mov.w	sl, #0
 800883c:	f104 0b1a 	add.w	fp, r4, #26
 8008840:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008842:	425b      	negs	r3, r3
 8008844:	4553      	cmp	r3, sl
 8008846:	dc01      	bgt.n	800884c <_printf_float+0x2b0>
 8008848:	464b      	mov	r3, r9
 800884a:	e793      	b.n	8008774 <_printf_float+0x1d8>
 800884c:	2301      	movs	r3, #1
 800884e:	465a      	mov	r2, fp
 8008850:	4631      	mov	r1, r6
 8008852:	4628      	mov	r0, r5
 8008854:	47b8      	blx	r7
 8008856:	3001      	adds	r0, #1
 8008858:	f43f aefb 	beq.w	8008652 <_printf_float+0xb6>
 800885c:	f10a 0a01 	add.w	sl, sl, #1
 8008860:	e7ee      	b.n	8008840 <_printf_float+0x2a4>
 8008862:	bf00      	nop
 8008864:	7fefffff 	.word	0x7fefffff
 8008868:	0800c274 	.word	0x0800c274
 800886c:	0800c270 	.word	0x0800c270
 8008870:	0800c27c 	.word	0x0800c27c
 8008874:	0800c278 	.word	0x0800c278
 8008878:	0800c280 	.word	0x0800c280
 800887c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800887e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8008882:	4553      	cmp	r3, sl
 8008884:	bfa8      	it	ge
 8008886:	4653      	movge	r3, sl
 8008888:	2b00      	cmp	r3, #0
 800888a:	4699      	mov	r9, r3
 800888c:	dc36      	bgt.n	80088fc <_printf_float+0x360>
 800888e:	f04f 0b00 	mov.w	fp, #0
 8008892:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008896:	f104 021a 	add.w	r2, r4, #26
 800889a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800889c:	9306      	str	r3, [sp, #24]
 800889e:	eba3 0309 	sub.w	r3, r3, r9
 80088a2:	455b      	cmp	r3, fp
 80088a4:	dc31      	bgt.n	800890a <_printf_float+0x36e>
 80088a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80088a8:	459a      	cmp	sl, r3
 80088aa:	dc3a      	bgt.n	8008922 <_printf_float+0x386>
 80088ac:	6823      	ldr	r3, [r4, #0]
 80088ae:	07da      	lsls	r2, r3, #31
 80088b0:	d437      	bmi.n	8008922 <_printf_float+0x386>
 80088b2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80088b4:	ebaa 0903 	sub.w	r9, sl, r3
 80088b8:	9b06      	ldr	r3, [sp, #24]
 80088ba:	ebaa 0303 	sub.w	r3, sl, r3
 80088be:	4599      	cmp	r9, r3
 80088c0:	bfa8      	it	ge
 80088c2:	4699      	movge	r9, r3
 80088c4:	f1b9 0f00 	cmp.w	r9, #0
 80088c8:	dc33      	bgt.n	8008932 <_printf_float+0x396>
 80088ca:	f04f 0800 	mov.w	r8, #0
 80088ce:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80088d2:	f104 0b1a 	add.w	fp, r4, #26
 80088d6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80088d8:	ebaa 0303 	sub.w	r3, sl, r3
 80088dc:	eba3 0309 	sub.w	r3, r3, r9
 80088e0:	4543      	cmp	r3, r8
 80088e2:	f77f af79 	ble.w	80087d8 <_printf_float+0x23c>
 80088e6:	2301      	movs	r3, #1
 80088e8:	465a      	mov	r2, fp
 80088ea:	4631      	mov	r1, r6
 80088ec:	4628      	mov	r0, r5
 80088ee:	47b8      	blx	r7
 80088f0:	3001      	adds	r0, #1
 80088f2:	f43f aeae 	beq.w	8008652 <_printf_float+0xb6>
 80088f6:	f108 0801 	add.w	r8, r8, #1
 80088fa:	e7ec      	b.n	80088d6 <_printf_float+0x33a>
 80088fc:	4642      	mov	r2, r8
 80088fe:	4631      	mov	r1, r6
 8008900:	4628      	mov	r0, r5
 8008902:	47b8      	blx	r7
 8008904:	3001      	adds	r0, #1
 8008906:	d1c2      	bne.n	800888e <_printf_float+0x2f2>
 8008908:	e6a3      	b.n	8008652 <_printf_float+0xb6>
 800890a:	2301      	movs	r3, #1
 800890c:	4631      	mov	r1, r6
 800890e:	4628      	mov	r0, r5
 8008910:	9206      	str	r2, [sp, #24]
 8008912:	47b8      	blx	r7
 8008914:	3001      	adds	r0, #1
 8008916:	f43f ae9c 	beq.w	8008652 <_printf_float+0xb6>
 800891a:	9a06      	ldr	r2, [sp, #24]
 800891c:	f10b 0b01 	add.w	fp, fp, #1
 8008920:	e7bb      	b.n	800889a <_printf_float+0x2fe>
 8008922:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008926:	4631      	mov	r1, r6
 8008928:	4628      	mov	r0, r5
 800892a:	47b8      	blx	r7
 800892c:	3001      	adds	r0, #1
 800892e:	d1c0      	bne.n	80088b2 <_printf_float+0x316>
 8008930:	e68f      	b.n	8008652 <_printf_float+0xb6>
 8008932:	9a06      	ldr	r2, [sp, #24]
 8008934:	464b      	mov	r3, r9
 8008936:	4442      	add	r2, r8
 8008938:	4631      	mov	r1, r6
 800893a:	4628      	mov	r0, r5
 800893c:	47b8      	blx	r7
 800893e:	3001      	adds	r0, #1
 8008940:	d1c3      	bne.n	80088ca <_printf_float+0x32e>
 8008942:	e686      	b.n	8008652 <_printf_float+0xb6>
 8008944:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8008948:	f1ba 0f01 	cmp.w	sl, #1
 800894c:	dc01      	bgt.n	8008952 <_printf_float+0x3b6>
 800894e:	07db      	lsls	r3, r3, #31
 8008950:	d536      	bpl.n	80089c0 <_printf_float+0x424>
 8008952:	2301      	movs	r3, #1
 8008954:	4642      	mov	r2, r8
 8008956:	4631      	mov	r1, r6
 8008958:	4628      	mov	r0, r5
 800895a:	47b8      	blx	r7
 800895c:	3001      	adds	r0, #1
 800895e:	f43f ae78 	beq.w	8008652 <_printf_float+0xb6>
 8008962:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008966:	4631      	mov	r1, r6
 8008968:	4628      	mov	r0, r5
 800896a:	47b8      	blx	r7
 800896c:	3001      	adds	r0, #1
 800896e:	f43f ae70 	beq.w	8008652 <_printf_float+0xb6>
 8008972:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8008976:	2200      	movs	r2, #0
 8008978:	2300      	movs	r3, #0
 800897a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800897e:	f7f8 f8a3 	bl	8000ac8 <__aeabi_dcmpeq>
 8008982:	b9c0      	cbnz	r0, 80089b6 <_printf_float+0x41a>
 8008984:	4653      	mov	r3, sl
 8008986:	f108 0201 	add.w	r2, r8, #1
 800898a:	4631      	mov	r1, r6
 800898c:	4628      	mov	r0, r5
 800898e:	47b8      	blx	r7
 8008990:	3001      	adds	r0, #1
 8008992:	d10c      	bne.n	80089ae <_printf_float+0x412>
 8008994:	e65d      	b.n	8008652 <_printf_float+0xb6>
 8008996:	2301      	movs	r3, #1
 8008998:	465a      	mov	r2, fp
 800899a:	4631      	mov	r1, r6
 800899c:	4628      	mov	r0, r5
 800899e:	47b8      	blx	r7
 80089a0:	3001      	adds	r0, #1
 80089a2:	f43f ae56 	beq.w	8008652 <_printf_float+0xb6>
 80089a6:	f108 0801 	add.w	r8, r8, #1
 80089aa:	45d0      	cmp	r8, sl
 80089ac:	dbf3      	blt.n	8008996 <_printf_float+0x3fa>
 80089ae:	464b      	mov	r3, r9
 80089b0:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80089b4:	e6df      	b.n	8008776 <_printf_float+0x1da>
 80089b6:	f04f 0800 	mov.w	r8, #0
 80089ba:	f104 0b1a 	add.w	fp, r4, #26
 80089be:	e7f4      	b.n	80089aa <_printf_float+0x40e>
 80089c0:	2301      	movs	r3, #1
 80089c2:	4642      	mov	r2, r8
 80089c4:	e7e1      	b.n	800898a <_printf_float+0x3ee>
 80089c6:	2301      	movs	r3, #1
 80089c8:	464a      	mov	r2, r9
 80089ca:	4631      	mov	r1, r6
 80089cc:	4628      	mov	r0, r5
 80089ce:	47b8      	blx	r7
 80089d0:	3001      	adds	r0, #1
 80089d2:	f43f ae3e 	beq.w	8008652 <_printf_float+0xb6>
 80089d6:	f108 0801 	add.w	r8, r8, #1
 80089da:	68e3      	ldr	r3, [r4, #12]
 80089dc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80089de:	1a5b      	subs	r3, r3, r1
 80089e0:	4543      	cmp	r3, r8
 80089e2:	dcf0      	bgt.n	80089c6 <_printf_float+0x42a>
 80089e4:	e6fc      	b.n	80087e0 <_printf_float+0x244>
 80089e6:	f04f 0800 	mov.w	r8, #0
 80089ea:	f104 0919 	add.w	r9, r4, #25
 80089ee:	e7f4      	b.n	80089da <_printf_float+0x43e>

080089f0 <_printf_common>:
 80089f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80089f4:	4616      	mov	r6, r2
 80089f6:	4698      	mov	r8, r3
 80089f8:	688a      	ldr	r2, [r1, #8]
 80089fa:	690b      	ldr	r3, [r1, #16]
 80089fc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008a00:	4293      	cmp	r3, r2
 8008a02:	bfb8      	it	lt
 8008a04:	4613      	movlt	r3, r2
 8008a06:	6033      	str	r3, [r6, #0]
 8008a08:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008a0c:	4607      	mov	r7, r0
 8008a0e:	460c      	mov	r4, r1
 8008a10:	b10a      	cbz	r2, 8008a16 <_printf_common+0x26>
 8008a12:	3301      	adds	r3, #1
 8008a14:	6033      	str	r3, [r6, #0]
 8008a16:	6823      	ldr	r3, [r4, #0]
 8008a18:	0699      	lsls	r1, r3, #26
 8008a1a:	bf42      	ittt	mi
 8008a1c:	6833      	ldrmi	r3, [r6, #0]
 8008a1e:	3302      	addmi	r3, #2
 8008a20:	6033      	strmi	r3, [r6, #0]
 8008a22:	6825      	ldr	r5, [r4, #0]
 8008a24:	f015 0506 	ands.w	r5, r5, #6
 8008a28:	d106      	bne.n	8008a38 <_printf_common+0x48>
 8008a2a:	f104 0a19 	add.w	sl, r4, #25
 8008a2e:	68e3      	ldr	r3, [r4, #12]
 8008a30:	6832      	ldr	r2, [r6, #0]
 8008a32:	1a9b      	subs	r3, r3, r2
 8008a34:	42ab      	cmp	r3, r5
 8008a36:	dc26      	bgt.n	8008a86 <_printf_common+0x96>
 8008a38:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008a3c:	6822      	ldr	r2, [r4, #0]
 8008a3e:	3b00      	subs	r3, #0
 8008a40:	bf18      	it	ne
 8008a42:	2301      	movne	r3, #1
 8008a44:	0692      	lsls	r2, r2, #26
 8008a46:	d42b      	bmi.n	8008aa0 <_printf_common+0xb0>
 8008a48:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008a4c:	4641      	mov	r1, r8
 8008a4e:	4638      	mov	r0, r7
 8008a50:	47c8      	blx	r9
 8008a52:	3001      	adds	r0, #1
 8008a54:	d01e      	beq.n	8008a94 <_printf_common+0xa4>
 8008a56:	6823      	ldr	r3, [r4, #0]
 8008a58:	6922      	ldr	r2, [r4, #16]
 8008a5a:	f003 0306 	and.w	r3, r3, #6
 8008a5e:	2b04      	cmp	r3, #4
 8008a60:	bf02      	ittt	eq
 8008a62:	68e5      	ldreq	r5, [r4, #12]
 8008a64:	6833      	ldreq	r3, [r6, #0]
 8008a66:	1aed      	subeq	r5, r5, r3
 8008a68:	68a3      	ldr	r3, [r4, #8]
 8008a6a:	bf0c      	ite	eq
 8008a6c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008a70:	2500      	movne	r5, #0
 8008a72:	4293      	cmp	r3, r2
 8008a74:	bfc4      	itt	gt
 8008a76:	1a9b      	subgt	r3, r3, r2
 8008a78:	18ed      	addgt	r5, r5, r3
 8008a7a:	2600      	movs	r6, #0
 8008a7c:	341a      	adds	r4, #26
 8008a7e:	42b5      	cmp	r5, r6
 8008a80:	d11a      	bne.n	8008ab8 <_printf_common+0xc8>
 8008a82:	2000      	movs	r0, #0
 8008a84:	e008      	b.n	8008a98 <_printf_common+0xa8>
 8008a86:	2301      	movs	r3, #1
 8008a88:	4652      	mov	r2, sl
 8008a8a:	4641      	mov	r1, r8
 8008a8c:	4638      	mov	r0, r7
 8008a8e:	47c8      	blx	r9
 8008a90:	3001      	adds	r0, #1
 8008a92:	d103      	bne.n	8008a9c <_printf_common+0xac>
 8008a94:	f04f 30ff 	mov.w	r0, #4294967295
 8008a98:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008a9c:	3501      	adds	r5, #1
 8008a9e:	e7c6      	b.n	8008a2e <_printf_common+0x3e>
 8008aa0:	18e1      	adds	r1, r4, r3
 8008aa2:	1c5a      	adds	r2, r3, #1
 8008aa4:	2030      	movs	r0, #48	@ 0x30
 8008aa6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8008aaa:	4422      	add	r2, r4
 8008aac:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008ab0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008ab4:	3302      	adds	r3, #2
 8008ab6:	e7c7      	b.n	8008a48 <_printf_common+0x58>
 8008ab8:	2301      	movs	r3, #1
 8008aba:	4622      	mov	r2, r4
 8008abc:	4641      	mov	r1, r8
 8008abe:	4638      	mov	r0, r7
 8008ac0:	47c8      	blx	r9
 8008ac2:	3001      	adds	r0, #1
 8008ac4:	d0e6      	beq.n	8008a94 <_printf_common+0xa4>
 8008ac6:	3601      	adds	r6, #1
 8008ac8:	e7d9      	b.n	8008a7e <_printf_common+0x8e>
	...

08008acc <_printf_i>:
 8008acc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008ad0:	7e0f      	ldrb	r7, [r1, #24]
 8008ad2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008ad4:	2f78      	cmp	r7, #120	@ 0x78
 8008ad6:	4691      	mov	r9, r2
 8008ad8:	4680      	mov	r8, r0
 8008ada:	460c      	mov	r4, r1
 8008adc:	469a      	mov	sl, r3
 8008ade:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8008ae2:	d807      	bhi.n	8008af4 <_printf_i+0x28>
 8008ae4:	2f62      	cmp	r7, #98	@ 0x62
 8008ae6:	d80a      	bhi.n	8008afe <_printf_i+0x32>
 8008ae8:	2f00      	cmp	r7, #0
 8008aea:	f000 80d1 	beq.w	8008c90 <_printf_i+0x1c4>
 8008aee:	2f58      	cmp	r7, #88	@ 0x58
 8008af0:	f000 80b8 	beq.w	8008c64 <_printf_i+0x198>
 8008af4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008af8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008afc:	e03a      	b.n	8008b74 <_printf_i+0xa8>
 8008afe:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8008b02:	2b15      	cmp	r3, #21
 8008b04:	d8f6      	bhi.n	8008af4 <_printf_i+0x28>
 8008b06:	a101      	add	r1, pc, #4	@ (adr r1, 8008b0c <_printf_i+0x40>)
 8008b08:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008b0c:	08008b65 	.word	0x08008b65
 8008b10:	08008b79 	.word	0x08008b79
 8008b14:	08008af5 	.word	0x08008af5
 8008b18:	08008af5 	.word	0x08008af5
 8008b1c:	08008af5 	.word	0x08008af5
 8008b20:	08008af5 	.word	0x08008af5
 8008b24:	08008b79 	.word	0x08008b79
 8008b28:	08008af5 	.word	0x08008af5
 8008b2c:	08008af5 	.word	0x08008af5
 8008b30:	08008af5 	.word	0x08008af5
 8008b34:	08008af5 	.word	0x08008af5
 8008b38:	08008c77 	.word	0x08008c77
 8008b3c:	08008ba3 	.word	0x08008ba3
 8008b40:	08008c31 	.word	0x08008c31
 8008b44:	08008af5 	.word	0x08008af5
 8008b48:	08008af5 	.word	0x08008af5
 8008b4c:	08008c99 	.word	0x08008c99
 8008b50:	08008af5 	.word	0x08008af5
 8008b54:	08008ba3 	.word	0x08008ba3
 8008b58:	08008af5 	.word	0x08008af5
 8008b5c:	08008af5 	.word	0x08008af5
 8008b60:	08008c39 	.word	0x08008c39
 8008b64:	6833      	ldr	r3, [r6, #0]
 8008b66:	1d1a      	adds	r2, r3, #4
 8008b68:	681b      	ldr	r3, [r3, #0]
 8008b6a:	6032      	str	r2, [r6, #0]
 8008b6c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008b70:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008b74:	2301      	movs	r3, #1
 8008b76:	e09c      	b.n	8008cb2 <_printf_i+0x1e6>
 8008b78:	6833      	ldr	r3, [r6, #0]
 8008b7a:	6820      	ldr	r0, [r4, #0]
 8008b7c:	1d19      	adds	r1, r3, #4
 8008b7e:	6031      	str	r1, [r6, #0]
 8008b80:	0606      	lsls	r6, r0, #24
 8008b82:	d501      	bpl.n	8008b88 <_printf_i+0xbc>
 8008b84:	681d      	ldr	r5, [r3, #0]
 8008b86:	e003      	b.n	8008b90 <_printf_i+0xc4>
 8008b88:	0645      	lsls	r5, r0, #25
 8008b8a:	d5fb      	bpl.n	8008b84 <_printf_i+0xb8>
 8008b8c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008b90:	2d00      	cmp	r5, #0
 8008b92:	da03      	bge.n	8008b9c <_printf_i+0xd0>
 8008b94:	232d      	movs	r3, #45	@ 0x2d
 8008b96:	426d      	negs	r5, r5
 8008b98:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008b9c:	4858      	ldr	r0, [pc, #352]	@ (8008d00 <_printf_i+0x234>)
 8008b9e:	230a      	movs	r3, #10
 8008ba0:	e011      	b.n	8008bc6 <_printf_i+0xfa>
 8008ba2:	6821      	ldr	r1, [r4, #0]
 8008ba4:	6833      	ldr	r3, [r6, #0]
 8008ba6:	0608      	lsls	r0, r1, #24
 8008ba8:	f853 5b04 	ldr.w	r5, [r3], #4
 8008bac:	d402      	bmi.n	8008bb4 <_printf_i+0xe8>
 8008bae:	0649      	lsls	r1, r1, #25
 8008bb0:	bf48      	it	mi
 8008bb2:	b2ad      	uxthmi	r5, r5
 8008bb4:	2f6f      	cmp	r7, #111	@ 0x6f
 8008bb6:	4852      	ldr	r0, [pc, #328]	@ (8008d00 <_printf_i+0x234>)
 8008bb8:	6033      	str	r3, [r6, #0]
 8008bba:	bf14      	ite	ne
 8008bbc:	230a      	movne	r3, #10
 8008bbe:	2308      	moveq	r3, #8
 8008bc0:	2100      	movs	r1, #0
 8008bc2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008bc6:	6866      	ldr	r6, [r4, #4]
 8008bc8:	60a6      	str	r6, [r4, #8]
 8008bca:	2e00      	cmp	r6, #0
 8008bcc:	db05      	blt.n	8008bda <_printf_i+0x10e>
 8008bce:	6821      	ldr	r1, [r4, #0]
 8008bd0:	432e      	orrs	r6, r5
 8008bd2:	f021 0104 	bic.w	r1, r1, #4
 8008bd6:	6021      	str	r1, [r4, #0]
 8008bd8:	d04b      	beq.n	8008c72 <_printf_i+0x1a6>
 8008bda:	4616      	mov	r6, r2
 8008bdc:	fbb5 f1f3 	udiv	r1, r5, r3
 8008be0:	fb03 5711 	mls	r7, r3, r1, r5
 8008be4:	5dc7      	ldrb	r7, [r0, r7]
 8008be6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008bea:	462f      	mov	r7, r5
 8008bec:	42bb      	cmp	r3, r7
 8008bee:	460d      	mov	r5, r1
 8008bf0:	d9f4      	bls.n	8008bdc <_printf_i+0x110>
 8008bf2:	2b08      	cmp	r3, #8
 8008bf4:	d10b      	bne.n	8008c0e <_printf_i+0x142>
 8008bf6:	6823      	ldr	r3, [r4, #0]
 8008bf8:	07df      	lsls	r7, r3, #31
 8008bfa:	d508      	bpl.n	8008c0e <_printf_i+0x142>
 8008bfc:	6923      	ldr	r3, [r4, #16]
 8008bfe:	6861      	ldr	r1, [r4, #4]
 8008c00:	4299      	cmp	r1, r3
 8008c02:	bfde      	ittt	le
 8008c04:	2330      	movle	r3, #48	@ 0x30
 8008c06:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008c0a:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008c0e:	1b92      	subs	r2, r2, r6
 8008c10:	6122      	str	r2, [r4, #16]
 8008c12:	f8cd a000 	str.w	sl, [sp]
 8008c16:	464b      	mov	r3, r9
 8008c18:	aa03      	add	r2, sp, #12
 8008c1a:	4621      	mov	r1, r4
 8008c1c:	4640      	mov	r0, r8
 8008c1e:	f7ff fee7 	bl	80089f0 <_printf_common>
 8008c22:	3001      	adds	r0, #1
 8008c24:	d14a      	bne.n	8008cbc <_printf_i+0x1f0>
 8008c26:	f04f 30ff 	mov.w	r0, #4294967295
 8008c2a:	b004      	add	sp, #16
 8008c2c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008c30:	6823      	ldr	r3, [r4, #0]
 8008c32:	f043 0320 	orr.w	r3, r3, #32
 8008c36:	6023      	str	r3, [r4, #0]
 8008c38:	4832      	ldr	r0, [pc, #200]	@ (8008d04 <_printf_i+0x238>)
 8008c3a:	2778      	movs	r7, #120	@ 0x78
 8008c3c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008c40:	6823      	ldr	r3, [r4, #0]
 8008c42:	6831      	ldr	r1, [r6, #0]
 8008c44:	061f      	lsls	r7, r3, #24
 8008c46:	f851 5b04 	ldr.w	r5, [r1], #4
 8008c4a:	d402      	bmi.n	8008c52 <_printf_i+0x186>
 8008c4c:	065f      	lsls	r7, r3, #25
 8008c4e:	bf48      	it	mi
 8008c50:	b2ad      	uxthmi	r5, r5
 8008c52:	6031      	str	r1, [r6, #0]
 8008c54:	07d9      	lsls	r1, r3, #31
 8008c56:	bf44      	itt	mi
 8008c58:	f043 0320 	orrmi.w	r3, r3, #32
 8008c5c:	6023      	strmi	r3, [r4, #0]
 8008c5e:	b11d      	cbz	r5, 8008c68 <_printf_i+0x19c>
 8008c60:	2310      	movs	r3, #16
 8008c62:	e7ad      	b.n	8008bc0 <_printf_i+0xf4>
 8008c64:	4826      	ldr	r0, [pc, #152]	@ (8008d00 <_printf_i+0x234>)
 8008c66:	e7e9      	b.n	8008c3c <_printf_i+0x170>
 8008c68:	6823      	ldr	r3, [r4, #0]
 8008c6a:	f023 0320 	bic.w	r3, r3, #32
 8008c6e:	6023      	str	r3, [r4, #0]
 8008c70:	e7f6      	b.n	8008c60 <_printf_i+0x194>
 8008c72:	4616      	mov	r6, r2
 8008c74:	e7bd      	b.n	8008bf2 <_printf_i+0x126>
 8008c76:	6833      	ldr	r3, [r6, #0]
 8008c78:	6825      	ldr	r5, [r4, #0]
 8008c7a:	6961      	ldr	r1, [r4, #20]
 8008c7c:	1d18      	adds	r0, r3, #4
 8008c7e:	6030      	str	r0, [r6, #0]
 8008c80:	062e      	lsls	r6, r5, #24
 8008c82:	681b      	ldr	r3, [r3, #0]
 8008c84:	d501      	bpl.n	8008c8a <_printf_i+0x1be>
 8008c86:	6019      	str	r1, [r3, #0]
 8008c88:	e002      	b.n	8008c90 <_printf_i+0x1c4>
 8008c8a:	0668      	lsls	r0, r5, #25
 8008c8c:	d5fb      	bpl.n	8008c86 <_printf_i+0x1ba>
 8008c8e:	8019      	strh	r1, [r3, #0]
 8008c90:	2300      	movs	r3, #0
 8008c92:	6123      	str	r3, [r4, #16]
 8008c94:	4616      	mov	r6, r2
 8008c96:	e7bc      	b.n	8008c12 <_printf_i+0x146>
 8008c98:	6833      	ldr	r3, [r6, #0]
 8008c9a:	1d1a      	adds	r2, r3, #4
 8008c9c:	6032      	str	r2, [r6, #0]
 8008c9e:	681e      	ldr	r6, [r3, #0]
 8008ca0:	6862      	ldr	r2, [r4, #4]
 8008ca2:	2100      	movs	r1, #0
 8008ca4:	4630      	mov	r0, r6
 8008ca6:	f7f7 fa93 	bl	80001d0 <memchr>
 8008caa:	b108      	cbz	r0, 8008cb0 <_printf_i+0x1e4>
 8008cac:	1b80      	subs	r0, r0, r6
 8008cae:	6060      	str	r0, [r4, #4]
 8008cb0:	6863      	ldr	r3, [r4, #4]
 8008cb2:	6123      	str	r3, [r4, #16]
 8008cb4:	2300      	movs	r3, #0
 8008cb6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008cba:	e7aa      	b.n	8008c12 <_printf_i+0x146>
 8008cbc:	6923      	ldr	r3, [r4, #16]
 8008cbe:	4632      	mov	r2, r6
 8008cc0:	4649      	mov	r1, r9
 8008cc2:	4640      	mov	r0, r8
 8008cc4:	47d0      	blx	sl
 8008cc6:	3001      	adds	r0, #1
 8008cc8:	d0ad      	beq.n	8008c26 <_printf_i+0x15a>
 8008cca:	6823      	ldr	r3, [r4, #0]
 8008ccc:	079b      	lsls	r3, r3, #30
 8008cce:	d413      	bmi.n	8008cf8 <_printf_i+0x22c>
 8008cd0:	68e0      	ldr	r0, [r4, #12]
 8008cd2:	9b03      	ldr	r3, [sp, #12]
 8008cd4:	4298      	cmp	r0, r3
 8008cd6:	bfb8      	it	lt
 8008cd8:	4618      	movlt	r0, r3
 8008cda:	e7a6      	b.n	8008c2a <_printf_i+0x15e>
 8008cdc:	2301      	movs	r3, #1
 8008cde:	4632      	mov	r2, r6
 8008ce0:	4649      	mov	r1, r9
 8008ce2:	4640      	mov	r0, r8
 8008ce4:	47d0      	blx	sl
 8008ce6:	3001      	adds	r0, #1
 8008ce8:	d09d      	beq.n	8008c26 <_printf_i+0x15a>
 8008cea:	3501      	adds	r5, #1
 8008cec:	68e3      	ldr	r3, [r4, #12]
 8008cee:	9903      	ldr	r1, [sp, #12]
 8008cf0:	1a5b      	subs	r3, r3, r1
 8008cf2:	42ab      	cmp	r3, r5
 8008cf4:	dcf2      	bgt.n	8008cdc <_printf_i+0x210>
 8008cf6:	e7eb      	b.n	8008cd0 <_printf_i+0x204>
 8008cf8:	2500      	movs	r5, #0
 8008cfa:	f104 0619 	add.w	r6, r4, #25
 8008cfe:	e7f5      	b.n	8008cec <_printf_i+0x220>
 8008d00:	0800c282 	.word	0x0800c282
 8008d04:	0800c293 	.word	0x0800c293

08008d08 <std>:
 8008d08:	2300      	movs	r3, #0
 8008d0a:	b510      	push	{r4, lr}
 8008d0c:	4604      	mov	r4, r0
 8008d0e:	e9c0 3300 	strd	r3, r3, [r0]
 8008d12:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008d16:	6083      	str	r3, [r0, #8]
 8008d18:	8181      	strh	r1, [r0, #12]
 8008d1a:	6643      	str	r3, [r0, #100]	@ 0x64
 8008d1c:	81c2      	strh	r2, [r0, #14]
 8008d1e:	6183      	str	r3, [r0, #24]
 8008d20:	4619      	mov	r1, r3
 8008d22:	2208      	movs	r2, #8
 8008d24:	305c      	adds	r0, #92	@ 0x5c
 8008d26:	f000 f916 	bl	8008f56 <memset>
 8008d2a:	4b0d      	ldr	r3, [pc, #52]	@ (8008d60 <std+0x58>)
 8008d2c:	6263      	str	r3, [r4, #36]	@ 0x24
 8008d2e:	4b0d      	ldr	r3, [pc, #52]	@ (8008d64 <std+0x5c>)
 8008d30:	62a3      	str	r3, [r4, #40]	@ 0x28
 8008d32:	4b0d      	ldr	r3, [pc, #52]	@ (8008d68 <std+0x60>)
 8008d34:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8008d36:	4b0d      	ldr	r3, [pc, #52]	@ (8008d6c <std+0x64>)
 8008d38:	6323      	str	r3, [r4, #48]	@ 0x30
 8008d3a:	4b0d      	ldr	r3, [pc, #52]	@ (8008d70 <std+0x68>)
 8008d3c:	6224      	str	r4, [r4, #32]
 8008d3e:	429c      	cmp	r4, r3
 8008d40:	d006      	beq.n	8008d50 <std+0x48>
 8008d42:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8008d46:	4294      	cmp	r4, r2
 8008d48:	d002      	beq.n	8008d50 <std+0x48>
 8008d4a:	33d0      	adds	r3, #208	@ 0xd0
 8008d4c:	429c      	cmp	r4, r3
 8008d4e:	d105      	bne.n	8008d5c <std+0x54>
 8008d50:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8008d54:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008d58:	f000 b97a 	b.w	8009050 <__retarget_lock_init_recursive>
 8008d5c:	bd10      	pop	{r4, pc}
 8008d5e:	bf00      	nop
 8008d60:	08008ed1 	.word	0x08008ed1
 8008d64:	08008ef3 	.word	0x08008ef3
 8008d68:	08008f2b 	.word	0x08008f2b
 8008d6c:	08008f4f 	.word	0x08008f4f
 8008d70:	20004938 	.word	0x20004938

08008d74 <stdio_exit_handler>:
 8008d74:	4a02      	ldr	r2, [pc, #8]	@ (8008d80 <stdio_exit_handler+0xc>)
 8008d76:	4903      	ldr	r1, [pc, #12]	@ (8008d84 <stdio_exit_handler+0x10>)
 8008d78:	4803      	ldr	r0, [pc, #12]	@ (8008d88 <stdio_exit_handler+0x14>)
 8008d7a:	f000 b869 	b.w	8008e50 <_fwalk_sglue>
 8008d7e:	bf00      	nop
 8008d80:	200001f0 	.word	0x200001f0
 8008d84:	0800a9b5 	.word	0x0800a9b5
 8008d88:	20000200 	.word	0x20000200

08008d8c <cleanup_stdio>:
 8008d8c:	6841      	ldr	r1, [r0, #4]
 8008d8e:	4b0c      	ldr	r3, [pc, #48]	@ (8008dc0 <cleanup_stdio+0x34>)
 8008d90:	4299      	cmp	r1, r3
 8008d92:	b510      	push	{r4, lr}
 8008d94:	4604      	mov	r4, r0
 8008d96:	d001      	beq.n	8008d9c <cleanup_stdio+0x10>
 8008d98:	f001 fe0c 	bl	800a9b4 <_fflush_r>
 8008d9c:	68a1      	ldr	r1, [r4, #8]
 8008d9e:	4b09      	ldr	r3, [pc, #36]	@ (8008dc4 <cleanup_stdio+0x38>)
 8008da0:	4299      	cmp	r1, r3
 8008da2:	d002      	beq.n	8008daa <cleanup_stdio+0x1e>
 8008da4:	4620      	mov	r0, r4
 8008da6:	f001 fe05 	bl	800a9b4 <_fflush_r>
 8008daa:	68e1      	ldr	r1, [r4, #12]
 8008dac:	4b06      	ldr	r3, [pc, #24]	@ (8008dc8 <cleanup_stdio+0x3c>)
 8008dae:	4299      	cmp	r1, r3
 8008db0:	d004      	beq.n	8008dbc <cleanup_stdio+0x30>
 8008db2:	4620      	mov	r0, r4
 8008db4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008db8:	f001 bdfc 	b.w	800a9b4 <_fflush_r>
 8008dbc:	bd10      	pop	{r4, pc}
 8008dbe:	bf00      	nop
 8008dc0:	20004938 	.word	0x20004938
 8008dc4:	200049a0 	.word	0x200049a0
 8008dc8:	20004a08 	.word	0x20004a08

08008dcc <global_stdio_init.part.0>:
 8008dcc:	b510      	push	{r4, lr}
 8008dce:	4b0b      	ldr	r3, [pc, #44]	@ (8008dfc <global_stdio_init.part.0+0x30>)
 8008dd0:	4c0b      	ldr	r4, [pc, #44]	@ (8008e00 <global_stdio_init.part.0+0x34>)
 8008dd2:	4a0c      	ldr	r2, [pc, #48]	@ (8008e04 <global_stdio_init.part.0+0x38>)
 8008dd4:	601a      	str	r2, [r3, #0]
 8008dd6:	4620      	mov	r0, r4
 8008dd8:	2200      	movs	r2, #0
 8008dda:	2104      	movs	r1, #4
 8008ddc:	f7ff ff94 	bl	8008d08 <std>
 8008de0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8008de4:	2201      	movs	r2, #1
 8008de6:	2109      	movs	r1, #9
 8008de8:	f7ff ff8e 	bl	8008d08 <std>
 8008dec:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8008df0:	2202      	movs	r2, #2
 8008df2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008df6:	2112      	movs	r1, #18
 8008df8:	f7ff bf86 	b.w	8008d08 <std>
 8008dfc:	20004a70 	.word	0x20004a70
 8008e00:	20004938 	.word	0x20004938
 8008e04:	08008d75 	.word	0x08008d75

08008e08 <__sfp_lock_acquire>:
 8008e08:	4801      	ldr	r0, [pc, #4]	@ (8008e10 <__sfp_lock_acquire+0x8>)
 8008e0a:	f000 b922 	b.w	8009052 <__retarget_lock_acquire_recursive>
 8008e0e:	bf00      	nop
 8008e10:	20004a79 	.word	0x20004a79

08008e14 <__sfp_lock_release>:
 8008e14:	4801      	ldr	r0, [pc, #4]	@ (8008e1c <__sfp_lock_release+0x8>)
 8008e16:	f000 b91d 	b.w	8009054 <__retarget_lock_release_recursive>
 8008e1a:	bf00      	nop
 8008e1c:	20004a79 	.word	0x20004a79

08008e20 <__sinit>:
 8008e20:	b510      	push	{r4, lr}
 8008e22:	4604      	mov	r4, r0
 8008e24:	f7ff fff0 	bl	8008e08 <__sfp_lock_acquire>
 8008e28:	6a23      	ldr	r3, [r4, #32]
 8008e2a:	b11b      	cbz	r3, 8008e34 <__sinit+0x14>
 8008e2c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008e30:	f7ff bff0 	b.w	8008e14 <__sfp_lock_release>
 8008e34:	4b04      	ldr	r3, [pc, #16]	@ (8008e48 <__sinit+0x28>)
 8008e36:	6223      	str	r3, [r4, #32]
 8008e38:	4b04      	ldr	r3, [pc, #16]	@ (8008e4c <__sinit+0x2c>)
 8008e3a:	681b      	ldr	r3, [r3, #0]
 8008e3c:	2b00      	cmp	r3, #0
 8008e3e:	d1f5      	bne.n	8008e2c <__sinit+0xc>
 8008e40:	f7ff ffc4 	bl	8008dcc <global_stdio_init.part.0>
 8008e44:	e7f2      	b.n	8008e2c <__sinit+0xc>
 8008e46:	bf00      	nop
 8008e48:	08008d8d 	.word	0x08008d8d
 8008e4c:	20004a70 	.word	0x20004a70

08008e50 <_fwalk_sglue>:
 8008e50:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008e54:	4607      	mov	r7, r0
 8008e56:	4688      	mov	r8, r1
 8008e58:	4614      	mov	r4, r2
 8008e5a:	2600      	movs	r6, #0
 8008e5c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008e60:	f1b9 0901 	subs.w	r9, r9, #1
 8008e64:	d505      	bpl.n	8008e72 <_fwalk_sglue+0x22>
 8008e66:	6824      	ldr	r4, [r4, #0]
 8008e68:	2c00      	cmp	r4, #0
 8008e6a:	d1f7      	bne.n	8008e5c <_fwalk_sglue+0xc>
 8008e6c:	4630      	mov	r0, r6
 8008e6e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008e72:	89ab      	ldrh	r3, [r5, #12]
 8008e74:	2b01      	cmp	r3, #1
 8008e76:	d907      	bls.n	8008e88 <_fwalk_sglue+0x38>
 8008e78:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008e7c:	3301      	adds	r3, #1
 8008e7e:	d003      	beq.n	8008e88 <_fwalk_sglue+0x38>
 8008e80:	4629      	mov	r1, r5
 8008e82:	4638      	mov	r0, r7
 8008e84:	47c0      	blx	r8
 8008e86:	4306      	orrs	r6, r0
 8008e88:	3568      	adds	r5, #104	@ 0x68
 8008e8a:	e7e9      	b.n	8008e60 <_fwalk_sglue+0x10>

08008e8c <siprintf>:
 8008e8c:	b40e      	push	{r1, r2, r3}
 8008e8e:	b510      	push	{r4, lr}
 8008e90:	b09d      	sub	sp, #116	@ 0x74
 8008e92:	ab1f      	add	r3, sp, #124	@ 0x7c
 8008e94:	9002      	str	r0, [sp, #8]
 8008e96:	9006      	str	r0, [sp, #24]
 8008e98:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8008e9c:	480a      	ldr	r0, [pc, #40]	@ (8008ec8 <siprintf+0x3c>)
 8008e9e:	9107      	str	r1, [sp, #28]
 8008ea0:	9104      	str	r1, [sp, #16]
 8008ea2:	490a      	ldr	r1, [pc, #40]	@ (8008ecc <siprintf+0x40>)
 8008ea4:	f853 2b04 	ldr.w	r2, [r3], #4
 8008ea8:	9105      	str	r1, [sp, #20]
 8008eaa:	2400      	movs	r4, #0
 8008eac:	a902      	add	r1, sp, #8
 8008eae:	6800      	ldr	r0, [r0, #0]
 8008eb0:	9301      	str	r3, [sp, #4]
 8008eb2:	941b      	str	r4, [sp, #108]	@ 0x6c
 8008eb4:	f001 fbfe 	bl	800a6b4 <_svfiprintf_r>
 8008eb8:	9b02      	ldr	r3, [sp, #8]
 8008eba:	701c      	strb	r4, [r3, #0]
 8008ebc:	b01d      	add	sp, #116	@ 0x74
 8008ebe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008ec2:	b003      	add	sp, #12
 8008ec4:	4770      	bx	lr
 8008ec6:	bf00      	nop
 8008ec8:	200001fc 	.word	0x200001fc
 8008ecc:	ffff0208 	.word	0xffff0208

08008ed0 <__sread>:
 8008ed0:	b510      	push	{r4, lr}
 8008ed2:	460c      	mov	r4, r1
 8008ed4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008ed8:	f000 f86c 	bl	8008fb4 <_read_r>
 8008edc:	2800      	cmp	r0, #0
 8008ede:	bfab      	itete	ge
 8008ee0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8008ee2:	89a3      	ldrhlt	r3, [r4, #12]
 8008ee4:	181b      	addge	r3, r3, r0
 8008ee6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8008eea:	bfac      	ite	ge
 8008eec:	6563      	strge	r3, [r4, #84]	@ 0x54
 8008eee:	81a3      	strhlt	r3, [r4, #12]
 8008ef0:	bd10      	pop	{r4, pc}

08008ef2 <__swrite>:
 8008ef2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008ef6:	461f      	mov	r7, r3
 8008ef8:	898b      	ldrh	r3, [r1, #12]
 8008efa:	05db      	lsls	r3, r3, #23
 8008efc:	4605      	mov	r5, r0
 8008efe:	460c      	mov	r4, r1
 8008f00:	4616      	mov	r6, r2
 8008f02:	d505      	bpl.n	8008f10 <__swrite+0x1e>
 8008f04:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008f08:	2302      	movs	r3, #2
 8008f0a:	2200      	movs	r2, #0
 8008f0c:	f000 f840 	bl	8008f90 <_lseek_r>
 8008f10:	89a3      	ldrh	r3, [r4, #12]
 8008f12:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008f16:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008f1a:	81a3      	strh	r3, [r4, #12]
 8008f1c:	4632      	mov	r2, r6
 8008f1e:	463b      	mov	r3, r7
 8008f20:	4628      	mov	r0, r5
 8008f22:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008f26:	f000 b857 	b.w	8008fd8 <_write_r>

08008f2a <__sseek>:
 8008f2a:	b510      	push	{r4, lr}
 8008f2c:	460c      	mov	r4, r1
 8008f2e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008f32:	f000 f82d 	bl	8008f90 <_lseek_r>
 8008f36:	1c43      	adds	r3, r0, #1
 8008f38:	89a3      	ldrh	r3, [r4, #12]
 8008f3a:	bf15      	itete	ne
 8008f3c:	6560      	strne	r0, [r4, #84]	@ 0x54
 8008f3e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8008f42:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8008f46:	81a3      	strheq	r3, [r4, #12]
 8008f48:	bf18      	it	ne
 8008f4a:	81a3      	strhne	r3, [r4, #12]
 8008f4c:	bd10      	pop	{r4, pc}

08008f4e <__sclose>:
 8008f4e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008f52:	f000 b80d 	b.w	8008f70 <_close_r>

08008f56 <memset>:
 8008f56:	4402      	add	r2, r0
 8008f58:	4603      	mov	r3, r0
 8008f5a:	4293      	cmp	r3, r2
 8008f5c:	d100      	bne.n	8008f60 <memset+0xa>
 8008f5e:	4770      	bx	lr
 8008f60:	f803 1b01 	strb.w	r1, [r3], #1
 8008f64:	e7f9      	b.n	8008f5a <memset+0x4>
	...

08008f68 <_localeconv_r>:
 8008f68:	4800      	ldr	r0, [pc, #0]	@ (8008f6c <_localeconv_r+0x4>)
 8008f6a:	4770      	bx	lr
 8008f6c:	2000033c 	.word	0x2000033c

08008f70 <_close_r>:
 8008f70:	b538      	push	{r3, r4, r5, lr}
 8008f72:	4d06      	ldr	r5, [pc, #24]	@ (8008f8c <_close_r+0x1c>)
 8008f74:	2300      	movs	r3, #0
 8008f76:	4604      	mov	r4, r0
 8008f78:	4608      	mov	r0, r1
 8008f7a:	602b      	str	r3, [r5, #0]
 8008f7c:	f7f9 faf8 	bl	8002570 <_close>
 8008f80:	1c43      	adds	r3, r0, #1
 8008f82:	d102      	bne.n	8008f8a <_close_r+0x1a>
 8008f84:	682b      	ldr	r3, [r5, #0]
 8008f86:	b103      	cbz	r3, 8008f8a <_close_r+0x1a>
 8008f88:	6023      	str	r3, [r4, #0]
 8008f8a:	bd38      	pop	{r3, r4, r5, pc}
 8008f8c:	20004a74 	.word	0x20004a74

08008f90 <_lseek_r>:
 8008f90:	b538      	push	{r3, r4, r5, lr}
 8008f92:	4d07      	ldr	r5, [pc, #28]	@ (8008fb0 <_lseek_r+0x20>)
 8008f94:	4604      	mov	r4, r0
 8008f96:	4608      	mov	r0, r1
 8008f98:	4611      	mov	r1, r2
 8008f9a:	2200      	movs	r2, #0
 8008f9c:	602a      	str	r2, [r5, #0]
 8008f9e:	461a      	mov	r2, r3
 8008fa0:	f7f9 fb0d 	bl	80025be <_lseek>
 8008fa4:	1c43      	adds	r3, r0, #1
 8008fa6:	d102      	bne.n	8008fae <_lseek_r+0x1e>
 8008fa8:	682b      	ldr	r3, [r5, #0]
 8008faa:	b103      	cbz	r3, 8008fae <_lseek_r+0x1e>
 8008fac:	6023      	str	r3, [r4, #0]
 8008fae:	bd38      	pop	{r3, r4, r5, pc}
 8008fb0:	20004a74 	.word	0x20004a74

08008fb4 <_read_r>:
 8008fb4:	b538      	push	{r3, r4, r5, lr}
 8008fb6:	4d07      	ldr	r5, [pc, #28]	@ (8008fd4 <_read_r+0x20>)
 8008fb8:	4604      	mov	r4, r0
 8008fba:	4608      	mov	r0, r1
 8008fbc:	4611      	mov	r1, r2
 8008fbe:	2200      	movs	r2, #0
 8008fc0:	602a      	str	r2, [r5, #0]
 8008fc2:	461a      	mov	r2, r3
 8008fc4:	f7f9 fa9b 	bl	80024fe <_read>
 8008fc8:	1c43      	adds	r3, r0, #1
 8008fca:	d102      	bne.n	8008fd2 <_read_r+0x1e>
 8008fcc:	682b      	ldr	r3, [r5, #0]
 8008fce:	b103      	cbz	r3, 8008fd2 <_read_r+0x1e>
 8008fd0:	6023      	str	r3, [r4, #0]
 8008fd2:	bd38      	pop	{r3, r4, r5, pc}
 8008fd4:	20004a74 	.word	0x20004a74

08008fd8 <_write_r>:
 8008fd8:	b538      	push	{r3, r4, r5, lr}
 8008fda:	4d07      	ldr	r5, [pc, #28]	@ (8008ff8 <_write_r+0x20>)
 8008fdc:	4604      	mov	r4, r0
 8008fde:	4608      	mov	r0, r1
 8008fe0:	4611      	mov	r1, r2
 8008fe2:	2200      	movs	r2, #0
 8008fe4:	602a      	str	r2, [r5, #0]
 8008fe6:	461a      	mov	r2, r3
 8008fe8:	f7f9 faa6 	bl	8002538 <_write>
 8008fec:	1c43      	adds	r3, r0, #1
 8008fee:	d102      	bne.n	8008ff6 <_write_r+0x1e>
 8008ff0:	682b      	ldr	r3, [r5, #0]
 8008ff2:	b103      	cbz	r3, 8008ff6 <_write_r+0x1e>
 8008ff4:	6023      	str	r3, [r4, #0]
 8008ff6:	bd38      	pop	{r3, r4, r5, pc}
 8008ff8:	20004a74 	.word	0x20004a74

08008ffc <__errno>:
 8008ffc:	4b01      	ldr	r3, [pc, #4]	@ (8009004 <__errno+0x8>)
 8008ffe:	6818      	ldr	r0, [r3, #0]
 8009000:	4770      	bx	lr
 8009002:	bf00      	nop
 8009004:	200001fc 	.word	0x200001fc

08009008 <__libc_init_array>:
 8009008:	b570      	push	{r4, r5, r6, lr}
 800900a:	4d0d      	ldr	r5, [pc, #52]	@ (8009040 <__libc_init_array+0x38>)
 800900c:	4c0d      	ldr	r4, [pc, #52]	@ (8009044 <__libc_init_array+0x3c>)
 800900e:	1b64      	subs	r4, r4, r5
 8009010:	10a4      	asrs	r4, r4, #2
 8009012:	2600      	movs	r6, #0
 8009014:	42a6      	cmp	r6, r4
 8009016:	d109      	bne.n	800902c <__libc_init_array+0x24>
 8009018:	4d0b      	ldr	r5, [pc, #44]	@ (8009048 <__libc_init_array+0x40>)
 800901a:	4c0c      	ldr	r4, [pc, #48]	@ (800904c <__libc_init_array+0x44>)
 800901c:	f003 f8e0 	bl	800c1e0 <_init>
 8009020:	1b64      	subs	r4, r4, r5
 8009022:	10a4      	asrs	r4, r4, #2
 8009024:	2600      	movs	r6, #0
 8009026:	42a6      	cmp	r6, r4
 8009028:	d105      	bne.n	8009036 <__libc_init_array+0x2e>
 800902a:	bd70      	pop	{r4, r5, r6, pc}
 800902c:	f855 3b04 	ldr.w	r3, [r5], #4
 8009030:	4798      	blx	r3
 8009032:	3601      	adds	r6, #1
 8009034:	e7ee      	b.n	8009014 <__libc_init_array+0xc>
 8009036:	f855 3b04 	ldr.w	r3, [r5], #4
 800903a:	4798      	blx	r3
 800903c:	3601      	adds	r6, #1
 800903e:	e7f2      	b.n	8009026 <__libc_init_array+0x1e>
 8009040:	0800c7c8 	.word	0x0800c7c8
 8009044:	0800c7c8 	.word	0x0800c7c8
 8009048:	0800c7c8 	.word	0x0800c7c8
 800904c:	0800c7cc 	.word	0x0800c7cc

08009050 <__retarget_lock_init_recursive>:
 8009050:	4770      	bx	lr

08009052 <__retarget_lock_acquire_recursive>:
 8009052:	4770      	bx	lr

08009054 <__retarget_lock_release_recursive>:
 8009054:	4770      	bx	lr

08009056 <quorem>:
 8009056:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800905a:	6903      	ldr	r3, [r0, #16]
 800905c:	690c      	ldr	r4, [r1, #16]
 800905e:	42a3      	cmp	r3, r4
 8009060:	4607      	mov	r7, r0
 8009062:	db7e      	blt.n	8009162 <quorem+0x10c>
 8009064:	3c01      	subs	r4, #1
 8009066:	f101 0814 	add.w	r8, r1, #20
 800906a:	00a3      	lsls	r3, r4, #2
 800906c:	f100 0514 	add.w	r5, r0, #20
 8009070:	9300      	str	r3, [sp, #0]
 8009072:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009076:	9301      	str	r3, [sp, #4]
 8009078:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800907c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009080:	3301      	adds	r3, #1
 8009082:	429a      	cmp	r2, r3
 8009084:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8009088:	fbb2 f6f3 	udiv	r6, r2, r3
 800908c:	d32e      	bcc.n	80090ec <quorem+0x96>
 800908e:	f04f 0a00 	mov.w	sl, #0
 8009092:	46c4      	mov	ip, r8
 8009094:	46ae      	mov	lr, r5
 8009096:	46d3      	mov	fp, sl
 8009098:	f85c 3b04 	ldr.w	r3, [ip], #4
 800909c:	b298      	uxth	r0, r3
 800909e:	fb06 a000 	mla	r0, r6, r0, sl
 80090a2:	0c02      	lsrs	r2, r0, #16
 80090a4:	0c1b      	lsrs	r3, r3, #16
 80090a6:	fb06 2303 	mla	r3, r6, r3, r2
 80090aa:	f8de 2000 	ldr.w	r2, [lr]
 80090ae:	b280      	uxth	r0, r0
 80090b0:	b292      	uxth	r2, r2
 80090b2:	1a12      	subs	r2, r2, r0
 80090b4:	445a      	add	r2, fp
 80090b6:	f8de 0000 	ldr.w	r0, [lr]
 80090ba:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80090be:	b29b      	uxth	r3, r3
 80090c0:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80090c4:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80090c8:	b292      	uxth	r2, r2
 80090ca:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80090ce:	45e1      	cmp	r9, ip
 80090d0:	f84e 2b04 	str.w	r2, [lr], #4
 80090d4:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80090d8:	d2de      	bcs.n	8009098 <quorem+0x42>
 80090da:	9b00      	ldr	r3, [sp, #0]
 80090dc:	58eb      	ldr	r3, [r5, r3]
 80090de:	b92b      	cbnz	r3, 80090ec <quorem+0x96>
 80090e0:	9b01      	ldr	r3, [sp, #4]
 80090e2:	3b04      	subs	r3, #4
 80090e4:	429d      	cmp	r5, r3
 80090e6:	461a      	mov	r2, r3
 80090e8:	d32f      	bcc.n	800914a <quorem+0xf4>
 80090ea:	613c      	str	r4, [r7, #16]
 80090ec:	4638      	mov	r0, r7
 80090ee:	f001 f97d 	bl	800a3ec <__mcmp>
 80090f2:	2800      	cmp	r0, #0
 80090f4:	db25      	blt.n	8009142 <quorem+0xec>
 80090f6:	4629      	mov	r1, r5
 80090f8:	2000      	movs	r0, #0
 80090fa:	f858 2b04 	ldr.w	r2, [r8], #4
 80090fe:	f8d1 c000 	ldr.w	ip, [r1]
 8009102:	fa1f fe82 	uxth.w	lr, r2
 8009106:	fa1f f38c 	uxth.w	r3, ip
 800910a:	eba3 030e 	sub.w	r3, r3, lr
 800910e:	4403      	add	r3, r0
 8009110:	0c12      	lsrs	r2, r2, #16
 8009112:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8009116:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800911a:	b29b      	uxth	r3, r3
 800911c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009120:	45c1      	cmp	r9, r8
 8009122:	f841 3b04 	str.w	r3, [r1], #4
 8009126:	ea4f 4022 	mov.w	r0, r2, asr #16
 800912a:	d2e6      	bcs.n	80090fa <quorem+0xa4>
 800912c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009130:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009134:	b922      	cbnz	r2, 8009140 <quorem+0xea>
 8009136:	3b04      	subs	r3, #4
 8009138:	429d      	cmp	r5, r3
 800913a:	461a      	mov	r2, r3
 800913c:	d30b      	bcc.n	8009156 <quorem+0x100>
 800913e:	613c      	str	r4, [r7, #16]
 8009140:	3601      	adds	r6, #1
 8009142:	4630      	mov	r0, r6
 8009144:	b003      	add	sp, #12
 8009146:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800914a:	6812      	ldr	r2, [r2, #0]
 800914c:	3b04      	subs	r3, #4
 800914e:	2a00      	cmp	r2, #0
 8009150:	d1cb      	bne.n	80090ea <quorem+0x94>
 8009152:	3c01      	subs	r4, #1
 8009154:	e7c6      	b.n	80090e4 <quorem+0x8e>
 8009156:	6812      	ldr	r2, [r2, #0]
 8009158:	3b04      	subs	r3, #4
 800915a:	2a00      	cmp	r2, #0
 800915c:	d1ef      	bne.n	800913e <quorem+0xe8>
 800915e:	3c01      	subs	r4, #1
 8009160:	e7ea      	b.n	8009138 <quorem+0xe2>
 8009162:	2000      	movs	r0, #0
 8009164:	e7ee      	b.n	8009144 <quorem+0xee>
	...

08009168 <_dtoa_r>:
 8009168:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800916c:	69c7      	ldr	r7, [r0, #28]
 800916e:	b097      	sub	sp, #92	@ 0x5c
 8009170:	ed8d 0b04 	vstr	d0, [sp, #16]
 8009174:	ec55 4b10 	vmov	r4, r5, d0
 8009178:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800917a:	9107      	str	r1, [sp, #28]
 800917c:	4681      	mov	r9, r0
 800917e:	920c      	str	r2, [sp, #48]	@ 0x30
 8009180:	9311      	str	r3, [sp, #68]	@ 0x44
 8009182:	b97f      	cbnz	r7, 80091a4 <_dtoa_r+0x3c>
 8009184:	2010      	movs	r0, #16
 8009186:	f000 fe09 	bl	8009d9c <malloc>
 800918a:	4602      	mov	r2, r0
 800918c:	f8c9 001c 	str.w	r0, [r9, #28]
 8009190:	b920      	cbnz	r0, 800919c <_dtoa_r+0x34>
 8009192:	4ba9      	ldr	r3, [pc, #676]	@ (8009438 <_dtoa_r+0x2d0>)
 8009194:	21ef      	movs	r1, #239	@ 0xef
 8009196:	48a9      	ldr	r0, [pc, #676]	@ (800943c <_dtoa_r+0x2d4>)
 8009198:	f001 fc6c 	bl	800aa74 <__assert_func>
 800919c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80091a0:	6007      	str	r7, [r0, #0]
 80091a2:	60c7      	str	r7, [r0, #12]
 80091a4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80091a8:	6819      	ldr	r1, [r3, #0]
 80091aa:	b159      	cbz	r1, 80091c4 <_dtoa_r+0x5c>
 80091ac:	685a      	ldr	r2, [r3, #4]
 80091ae:	604a      	str	r2, [r1, #4]
 80091b0:	2301      	movs	r3, #1
 80091b2:	4093      	lsls	r3, r2
 80091b4:	608b      	str	r3, [r1, #8]
 80091b6:	4648      	mov	r0, r9
 80091b8:	f000 fee6 	bl	8009f88 <_Bfree>
 80091bc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80091c0:	2200      	movs	r2, #0
 80091c2:	601a      	str	r2, [r3, #0]
 80091c4:	1e2b      	subs	r3, r5, #0
 80091c6:	bfb9      	ittee	lt
 80091c8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80091cc:	9305      	strlt	r3, [sp, #20]
 80091ce:	2300      	movge	r3, #0
 80091d0:	6033      	strge	r3, [r6, #0]
 80091d2:	9f05      	ldr	r7, [sp, #20]
 80091d4:	4b9a      	ldr	r3, [pc, #616]	@ (8009440 <_dtoa_r+0x2d8>)
 80091d6:	bfbc      	itt	lt
 80091d8:	2201      	movlt	r2, #1
 80091da:	6032      	strlt	r2, [r6, #0]
 80091dc:	43bb      	bics	r3, r7
 80091de:	d112      	bne.n	8009206 <_dtoa_r+0x9e>
 80091e0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80091e2:	f242 730f 	movw	r3, #9999	@ 0x270f
 80091e6:	6013      	str	r3, [r2, #0]
 80091e8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80091ec:	4323      	orrs	r3, r4
 80091ee:	f000 855a 	beq.w	8009ca6 <_dtoa_r+0xb3e>
 80091f2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80091f4:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8009454 <_dtoa_r+0x2ec>
 80091f8:	2b00      	cmp	r3, #0
 80091fa:	f000 855c 	beq.w	8009cb6 <_dtoa_r+0xb4e>
 80091fe:	f10a 0303 	add.w	r3, sl, #3
 8009202:	f000 bd56 	b.w	8009cb2 <_dtoa_r+0xb4a>
 8009206:	ed9d 7b04 	vldr	d7, [sp, #16]
 800920a:	2200      	movs	r2, #0
 800920c:	ec51 0b17 	vmov	r0, r1, d7
 8009210:	2300      	movs	r3, #0
 8009212:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8009216:	f7f7 fc57 	bl	8000ac8 <__aeabi_dcmpeq>
 800921a:	4680      	mov	r8, r0
 800921c:	b158      	cbz	r0, 8009236 <_dtoa_r+0xce>
 800921e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8009220:	2301      	movs	r3, #1
 8009222:	6013      	str	r3, [r2, #0]
 8009224:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009226:	b113      	cbz	r3, 800922e <_dtoa_r+0xc6>
 8009228:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800922a:	4b86      	ldr	r3, [pc, #536]	@ (8009444 <_dtoa_r+0x2dc>)
 800922c:	6013      	str	r3, [r2, #0]
 800922e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8009458 <_dtoa_r+0x2f0>
 8009232:	f000 bd40 	b.w	8009cb6 <_dtoa_r+0xb4e>
 8009236:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800923a:	aa14      	add	r2, sp, #80	@ 0x50
 800923c:	a915      	add	r1, sp, #84	@ 0x54
 800923e:	4648      	mov	r0, r9
 8009240:	f001 f984 	bl	800a54c <__d2b>
 8009244:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8009248:	9002      	str	r0, [sp, #8]
 800924a:	2e00      	cmp	r6, #0
 800924c:	d078      	beq.n	8009340 <_dtoa_r+0x1d8>
 800924e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009250:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8009254:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009258:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800925c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8009260:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8009264:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8009268:	4619      	mov	r1, r3
 800926a:	2200      	movs	r2, #0
 800926c:	4b76      	ldr	r3, [pc, #472]	@ (8009448 <_dtoa_r+0x2e0>)
 800926e:	f7f7 f80b 	bl	8000288 <__aeabi_dsub>
 8009272:	a36b      	add	r3, pc, #428	@ (adr r3, 8009420 <_dtoa_r+0x2b8>)
 8009274:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009278:	f7f7 f9be 	bl	80005f8 <__aeabi_dmul>
 800927c:	a36a      	add	r3, pc, #424	@ (adr r3, 8009428 <_dtoa_r+0x2c0>)
 800927e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009282:	f7f7 f803 	bl	800028c <__adddf3>
 8009286:	4604      	mov	r4, r0
 8009288:	4630      	mov	r0, r6
 800928a:	460d      	mov	r5, r1
 800928c:	f7f7 f94a 	bl	8000524 <__aeabi_i2d>
 8009290:	a367      	add	r3, pc, #412	@ (adr r3, 8009430 <_dtoa_r+0x2c8>)
 8009292:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009296:	f7f7 f9af 	bl	80005f8 <__aeabi_dmul>
 800929a:	4602      	mov	r2, r0
 800929c:	460b      	mov	r3, r1
 800929e:	4620      	mov	r0, r4
 80092a0:	4629      	mov	r1, r5
 80092a2:	f7f6 fff3 	bl	800028c <__adddf3>
 80092a6:	4604      	mov	r4, r0
 80092a8:	460d      	mov	r5, r1
 80092aa:	f7f7 fc55 	bl	8000b58 <__aeabi_d2iz>
 80092ae:	2200      	movs	r2, #0
 80092b0:	4607      	mov	r7, r0
 80092b2:	2300      	movs	r3, #0
 80092b4:	4620      	mov	r0, r4
 80092b6:	4629      	mov	r1, r5
 80092b8:	f7f7 fc10 	bl	8000adc <__aeabi_dcmplt>
 80092bc:	b140      	cbz	r0, 80092d0 <_dtoa_r+0x168>
 80092be:	4638      	mov	r0, r7
 80092c0:	f7f7 f930 	bl	8000524 <__aeabi_i2d>
 80092c4:	4622      	mov	r2, r4
 80092c6:	462b      	mov	r3, r5
 80092c8:	f7f7 fbfe 	bl	8000ac8 <__aeabi_dcmpeq>
 80092cc:	b900      	cbnz	r0, 80092d0 <_dtoa_r+0x168>
 80092ce:	3f01      	subs	r7, #1
 80092d0:	2f16      	cmp	r7, #22
 80092d2:	d852      	bhi.n	800937a <_dtoa_r+0x212>
 80092d4:	4b5d      	ldr	r3, [pc, #372]	@ (800944c <_dtoa_r+0x2e4>)
 80092d6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80092da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80092de:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80092e2:	f7f7 fbfb 	bl	8000adc <__aeabi_dcmplt>
 80092e6:	2800      	cmp	r0, #0
 80092e8:	d049      	beq.n	800937e <_dtoa_r+0x216>
 80092ea:	3f01      	subs	r7, #1
 80092ec:	2300      	movs	r3, #0
 80092ee:	9310      	str	r3, [sp, #64]	@ 0x40
 80092f0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80092f2:	1b9b      	subs	r3, r3, r6
 80092f4:	1e5a      	subs	r2, r3, #1
 80092f6:	bf45      	ittet	mi
 80092f8:	f1c3 0301 	rsbmi	r3, r3, #1
 80092fc:	9300      	strmi	r3, [sp, #0]
 80092fe:	2300      	movpl	r3, #0
 8009300:	2300      	movmi	r3, #0
 8009302:	9206      	str	r2, [sp, #24]
 8009304:	bf54      	ite	pl
 8009306:	9300      	strpl	r3, [sp, #0]
 8009308:	9306      	strmi	r3, [sp, #24]
 800930a:	2f00      	cmp	r7, #0
 800930c:	db39      	blt.n	8009382 <_dtoa_r+0x21a>
 800930e:	9b06      	ldr	r3, [sp, #24]
 8009310:	970d      	str	r7, [sp, #52]	@ 0x34
 8009312:	443b      	add	r3, r7
 8009314:	9306      	str	r3, [sp, #24]
 8009316:	2300      	movs	r3, #0
 8009318:	9308      	str	r3, [sp, #32]
 800931a:	9b07      	ldr	r3, [sp, #28]
 800931c:	2b09      	cmp	r3, #9
 800931e:	d863      	bhi.n	80093e8 <_dtoa_r+0x280>
 8009320:	2b05      	cmp	r3, #5
 8009322:	bfc4      	itt	gt
 8009324:	3b04      	subgt	r3, #4
 8009326:	9307      	strgt	r3, [sp, #28]
 8009328:	9b07      	ldr	r3, [sp, #28]
 800932a:	f1a3 0302 	sub.w	r3, r3, #2
 800932e:	bfcc      	ite	gt
 8009330:	2400      	movgt	r4, #0
 8009332:	2401      	movle	r4, #1
 8009334:	2b03      	cmp	r3, #3
 8009336:	d863      	bhi.n	8009400 <_dtoa_r+0x298>
 8009338:	e8df f003 	tbb	[pc, r3]
 800933c:	2b375452 	.word	0x2b375452
 8009340:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8009344:	441e      	add	r6, r3
 8009346:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800934a:	2b20      	cmp	r3, #32
 800934c:	bfc1      	itttt	gt
 800934e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8009352:	409f      	lslgt	r7, r3
 8009354:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8009358:	fa24 f303 	lsrgt.w	r3, r4, r3
 800935c:	bfd6      	itet	le
 800935e:	f1c3 0320 	rsble	r3, r3, #32
 8009362:	ea47 0003 	orrgt.w	r0, r7, r3
 8009366:	fa04 f003 	lslle.w	r0, r4, r3
 800936a:	f7f7 f8cb 	bl	8000504 <__aeabi_ui2d>
 800936e:	2201      	movs	r2, #1
 8009370:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8009374:	3e01      	subs	r6, #1
 8009376:	9212      	str	r2, [sp, #72]	@ 0x48
 8009378:	e776      	b.n	8009268 <_dtoa_r+0x100>
 800937a:	2301      	movs	r3, #1
 800937c:	e7b7      	b.n	80092ee <_dtoa_r+0x186>
 800937e:	9010      	str	r0, [sp, #64]	@ 0x40
 8009380:	e7b6      	b.n	80092f0 <_dtoa_r+0x188>
 8009382:	9b00      	ldr	r3, [sp, #0]
 8009384:	1bdb      	subs	r3, r3, r7
 8009386:	9300      	str	r3, [sp, #0]
 8009388:	427b      	negs	r3, r7
 800938a:	9308      	str	r3, [sp, #32]
 800938c:	2300      	movs	r3, #0
 800938e:	930d      	str	r3, [sp, #52]	@ 0x34
 8009390:	e7c3      	b.n	800931a <_dtoa_r+0x1b2>
 8009392:	2301      	movs	r3, #1
 8009394:	9309      	str	r3, [sp, #36]	@ 0x24
 8009396:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009398:	eb07 0b03 	add.w	fp, r7, r3
 800939c:	f10b 0301 	add.w	r3, fp, #1
 80093a0:	2b01      	cmp	r3, #1
 80093a2:	9303      	str	r3, [sp, #12]
 80093a4:	bfb8      	it	lt
 80093a6:	2301      	movlt	r3, #1
 80093a8:	e006      	b.n	80093b8 <_dtoa_r+0x250>
 80093aa:	2301      	movs	r3, #1
 80093ac:	9309      	str	r3, [sp, #36]	@ 0x24
 80093ae:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80093b0:	2b00      	cmp	r3, #0
 80093b2:	dd28      	ble.n	8009406 <_dtoa_r+0x29e>
 80093b4:	469b      	mov	fp, r3
 80093b6:	9303      	str	r3, [sp, #12]
 80093b8:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80093bc:	2100      	movs	r1, #0
 80093be:	2204      	movs	r2, #4
 80093c0:	f102 0514 	add.w	r5, r2, #20
 80093c4:	429d      	cmp	r5, r3
 80093c6:	d926      	bls.n	8009416 <_dtoa_r+0x2ae>
 80093c8:	6041      	str	r1, [r0, #4]
 80093ca:	4648      	mov	r0, r9
 80093cc:	f000 fd9c 	bl	8009f08 <_Balloc>
 80093d0:	4682      	mov	sl, r0
 80093d2:	2800      	cmp	r0, #0
 80093d4:	d142      	bne.n	800945c <_dtoa_r+0x2f4>
 80093d6:	4b1e      	ldr	r3, [pc, #120]	@ (8009450 <_dtoa_r+0x2e8>)
 80093d8:	4602      	mov	r2, r0
 80093da:	f240 11af 	movw	r1, #431	@ 0x1af
 80093de:	e6da      	b.n	8009196 <_dtoa_r+0x2e>
 80093e0:	2300      	movs	r3, #0
 80093e2:	e7e3      	b.n	80093ac <_dtoa_r+0x244>
 80093e4:	2300      	movs	r3, #0
 80093e6:	e7d5      	b.n	8009394 <_dtoa_r+0x22c>
 80093e8:	2401      	movs	r4, #1
 80093ea:	2300      	movs	r3, #0
 80093ec:	9307      	str	r3, [sp, #28]
 80093ee:	9409      	str	r4, [sp, #36]	@ 0x24
 80093f0:	f04f 3bff 	mov.w	fp, #4294967295
 80093f4:	2200      	movs	r2, #0
 80093f6:	f8cd b00c 	str.w	fp, [sp, #12]
 80093fa:	2312      	movs	r3, #18
 80093fc:	920c      	str	r2, [sp, #48]	@ 0x30
 80093fe:	e7db      	b.n	80093b8 <_dtoa_r+0x250>
 8009400:	2301      	movs	r3, #1
 8009402:	9309      	str	r3, [sp, #36]	@ 0x24
 8009404:	e7f4      	b.n	80093f0 <_dtoa_r+0x288>
 8009406:	f04f 0b01 	mov.w	fp, #1
 800940a:	f8cd b00c 	str.w	fp, [sp, #12]
 800940e:	465b      	mov	r3, fp
 8009410:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8009414:	e7d0      	b.n	80093b8 <_dtoa_r+0x250>
 8009416:	3101      	adds	r1, #1
 8009418:	0052      	lsls	r2, r2, #1
 800941a:	e7d1      	b.n	80093c0 <_dtoa_r+0x258>
 800941c:	f3af 8000 	nop.w
 8009420:	636f4361 	.word	0x636f4361
 8009424:	3fd287a7 	.word	0x3fd287a7
 8009428:	8b60c8b3 	.word	0x8b60c8b3
 800942c:	3fc68a28 	.word	0x3fc68a28
 8009430:	509f79fb 	.word	0x509f79fb
 8009434:	3fd34413 	.word	0x3fd34413
 8009438:	0800c2b1 	.word	0x0800c2b1
 800943c:	0800c2c8 	.word	0x0800c2c8
 8009440:	7ff00000 	.word	0x7ff00000
 8009444:	0800c281 	.word	0x0800c281
 8009448:	3ff80000 	.word	0x3ff80000
 800944c:	0800c418 	.word	0x0800c418
 8009450:	0800c320 	.word	0x0800c320
 8009454:	0800c2ad 	.word	0x0800c2ad
 8009458:	0800c280 	.word	0x0800c280
 800945c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8009460:	6018      	str	r0, [r3, #0]
 8009462:	9b03      	ldr	r3, [sp, #12]
 8009464:	2b0e      	cmp	r3, #14
 8009466:	f200 80a1 	bhi.w	80095ac <_dtoa_r+0x444>
 800946a:	2c00      	cmp	r4, #0
 800946c:	f000 809e 	beq.w	80095ac <_dtoa_r+0x444>
 8009470:	2f00      	cmp	r7, #0
 8009472:	dd33      	ble.n	80094dc <_dtoa_r+0x374>
 8009474:	4b9c      	ldr	r3, [pc, #624]	@ (80096e8 <_dtoa_r+0x580>)
 8009476:	f007 020f 	and.w	r2, r7, #15
 800947a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800947e:	ed93 7b00 	vldr	d7, [r3]
 8009482:	05f8      	lsls	r0, r7, #23
 8009484:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8009488:	ea4f 1427 	mov.w	r4, r7, asr #4
 800948c:	d516      	bpl.n	80094bc <_dtoa_r+0x354>
 800948e:	4b97      	ldr	r3, [pc, #604]	@ (80096ec <_dtoa_r+0x584>)
 8009490:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8009494:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009498:	f7f7 f9d8 	bl	800084c <__aeabi_ddiv>
 800949c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80094a0:	f004 040f 	and.w	r4, r4, #15
 80094a4:	2603      	movs	r6, #3
 80094a6:	4d91      	ldr	r5, [pc, #580]	@ (80096ec <_dtoa_r+0x584>)
 80094a8:	b954      	cbnz	r4, 80094c0 <_dtoa_r+0x358>
 80094aa:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80094ae:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80094b2:	f7f7 f9cb 	bl	800084c <__aeabi_ddiv>
 80094b6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80094ba:	e028      	b.n	800950e <_dtoa_r+0x3a6>
 80094bc:	2602      	movs	r6, #2
 80094be:	e7f2      	b.n	80094a6 <_dtoa_r+0x33e>
 80094c0:	07e1      	lsls	r1, r4, #31
 80094c2:	d508      	bpl.n	80094d6 <_dtoa_r+0x36e>
 80094c4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80094c8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80094cc:	f7f7 f894 	bl	80005f8 <__aeabi_dmul>
 80094d0:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80094d4:	3601      	adds	r6, #1
 80094d6:	1064      	asrs	r4, r4, #1
 80094d8:	3508      	adds	r5, #8
 80094da:	e7e5      	b.n	80094a8 <_dtoa_r+0x340>
 80094dc:	f000 80af 	beq.w	800963e <_dtoa_r+0x4d6>
 80094e0:	427c      	negs	r4, r7
 80094e2:	4b81      	ldr	r3, [pc, #516]	@ (80096e8 <_dtoa_r+0x580>)
 80094e4:	4d81      	ldr	r5, [pc, #516]	@ (80096ec <_dtoa_r+0x584>)
 80094e6:	f004 020f 	and.w	r2, r4, #15
 80094ea:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80094ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094f2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80094f6:	f7f7 f87f 	bl	80005f8 <__aeabi_dmul>
 80094fa:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80094fe:	1124      	asrs	r4, r4, #4
 8009500:	2300      	movs	r3, #0
 8009502:	2602      	movs	r6, #2
 8009504:	2c00      	cmp	r4, #0
 8009506:	f040 808f 	bne.w	8009628 <_dtoa_r+0x4c0>
 800950a:	2b00      	cmp	r3, #0
 800950c:	d1d3      	bne.n	80094b6 <_dtoa_r+0x34e>
 800950e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009510:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8009514:	2b00      	cmp	r3, #0
 8009516:	f000 8094 	beq.w	8009642 <_dtoa_r+0x4da>
 800951a:	4b75      	ldr	r3, [pc, #468]	@ (80096f0 <_dtoa_r+0x588>)
 800951c:	2200      	movs	r2, #0
 800951e:	4620      	mov	r0, r4
 8009520:	4629      	mov	r1, r5
 8009522:	f7f7 fadb 	bl	8000adc <__aeabi_dcmplt>
 8009526:	2800      	cmp	r0, #0
 8009528:	f000 808b 	beq.w	8009642 <_dtoa_r+0x4da>
 800952c:	9b03      	ldr	r3, [sp, #12]
 800952e:	2b00      	cmp	r3, #0
 8009530:	f000 8087 	beq.w	8009642 <_dtoa_r+0x4da>
 8009534:	f1bb 0f00 	cmp.w	fp, #0
 8009538:	dd34      	ble.n	80095a4 <_dtoa_r+0x43c>
 800953a:	4620      	mov	r0, r4
 800953c:	4b6d      	ldr	r3, [pc, #436]	@ (80096f4 <_dtoa_r+0x58c>)
 800953e:	2200      	movs	r2, #0
 8009540:	4629      	mov	r1, r5
 8009542:	f7f7 f859 	bl	80005f8 <__aeabi_dmul>
 8009546:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800954a:	f107 38ff 	add.w	r8, r7, #4294967295
 800954e:	3601      	adds	r6, #1
 8009550:	465c      	mov	r4, fp
 8009552:	4630      	mov	r0, r6
 8009554:	f7f6 ffe6 	bl	8000524 <__aeabi_i2d>
 8009558:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800955c:	f7f7 f84c 	bl	80005f8 <__aeabi_dmul>
 8009560:	4b65      	ldr	r3, [pc, #404]	@ (80096f8 <_dtoa_r+0x590>)
 8009562:	2200      	movs	r2, #0
 8009564:	f7f6 fe92 	bl	800028c <__adddf3>
 8009568:	4605      	mov	r5, r0
 800956a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800956e:	2c00      	cmp	r4, #0
 8009570:	d16a      	bne.n	8009648 <_dtoa_r+0x4e0>
 8009572:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009576:	4b61      	ldr	r3, [pc, #388]	@ (80096fc <_dtoa_r+0x594>)
 8009578:	2200      	movs	r2, #0
 800957a:	f7f6 fe85 	bl	8000288 <__aeabi_dsub>
 800957e:	4602      	mov	r2, r0
 8009580:	460b      	mov	r3, r1
 8009582:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8009586:	462a      	mov	r2, r5
 8009588:	4633      	mov	r3, r6
 800958a:	f7f7 fac5 	bl	8000b18 <__aeabi_dcmpgt>
 800958e:	2800      	cmp	r0, #0
 8009590:	f040 8298 	bne.w	8009ac4 <_dtoa_r+0x95c>
 8009594:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009598:	462a      	mov	r2, r5
 800959a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800959e:	f7f7 fa9d 	bl	8000adc <__aeabi_dcmplt>
 80095a2:	bb38      	cbnz	r0, 80095f4 <_dtoa_r+0x48c>
 80095a4:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 80095a8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80095ac:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80095ae:	2b00      	cmp	r3, #0
 80095b0:	f2c0 8157 	blt.w	8009862 <_dtoa_r+0x6fa>
 80095b4:	2f0e      	cmp	r7, #14
 80095b6:	f300 8154 	bgt.w	8009862 <_dtoa_r+0x6fa>
 80095ba:	4b4b      	ldr	r3, [pc, #300]	@ (80096e8 <_dtoa_r+0x580>)
 80095bc:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80095c0:	ed93 7b00 	vldr	d7, [r3]
 80095c4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80095c6:	2b00      	cmp	r3, #0
 80095c8:	ed8d 7b00 	vstr	d7, [sp]
 80095cc:	f280 80e5 	bge.w	800979a <_dtoa_r+0x632>
 80095d0:	9b03      	ldr	r3, [sp, #12]
 80095d2:	2b00      	cmp	r3, #0
 80095d4:	f300 80e1 	bgt.w	800979a <_dtoa_r+0x632>
 80095d8:	d10c      	bne.n	80095f4 <_dtoa_r+0x48c>
 80095da:	4b48      	ldr	r3, [pc, #288]	@ (80096fc <_dtoa_r+0x594>)
 80095dc:	2200      	movs	r2, #0
 80095de:	ec51 0b17 	vmov	r0, r1, d7
 80095e2:	f7f7 f809 	bl	80005f8 <__aeabi_dmul>
 80095e6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80095ea:	f7f7 fa8b 	bl	8000b04 <__aeabi_dcmpge>
 80095ee:	2800      	cmp	r0, #0
 80095f0:	f000 8266 	beq.w	8009ac0 <_dtoa_r+0x958>
 80095f4:	2400      	movs	r4, #0
 80095f6:	4625      	mov	r5, r4
 80095f8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80095fa:	4656      	mov	r6, sl
 80095fc:	ea6f 0803 	mvn.w	r8, r3
 8009600:	2700      	movs	r7, #0
 8009602:	4621      	mov	r1, r4
 8009604:	4648      	mov	r0, r9
 8009606:	f000 fcbf 	bl	8009f88 <_Bfree>
 800960a:	2d00      	cmp	r5, #0
 800960c:	f000 80bd 	beq.w	800978a <_dtoa_r+0x622>
 8009610:	b12f      	cbz	r7, 800961e <_dtoa_r+0x4b6>
 8009612:	42af      	cmp	r7, r5
 8009614:	d003      	beq.n	800961e <_dtoa_r+0x4b6>
 8009616:	4639      	mov	r1, r7
 8009618:	4648      	mov	r0, r9
 800961a:	f000 fcb5 	bl	8009f88 <_Bfree>
 800961e:	4629      	mov	r1, r5
 8009620:	4648      	mov	r0, r9
 8009622:	f000 fcb1 	bl	8009f88 <_Bfree>
 8009626:	e0b0      	b.n	800978a <_dtoa_r+0x622>
 8009628:	07e2      	lsls	r2, r4, #31
 800962a:	d505      	bpl.n	8009638 <_dtoa_r+0x4d0>
 800962c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009630:	f7f6 ffe2 	bl	80005f8 <__aeabi_dmul>
 8009634:	3601      	adds	r6, #1
 8009636:	2301      	movs	r3, #1
 8009638:	1064      	asrs	r4, r4, #1
 800963a:	3508      	adds	r5, #8
 800963c:	e762      	b.n	8009504 <_dtoa_r+0x39c>
 800963e:	2602      	movs	r6, #2
 8009640:	e765      	b.n	800950e <_dtoa_r+0x3a6>
 8009642:	9c03      	ldr	r4, [sp, #12]
 8009644:	46b8      	mov	r8, r7
 8009646:	e784      	b.n	8009552 <_dtoa_r+0x3ea>
 8009648:	4b27      	ldr	r3, [pc, #156]	@ (80096e8 <_dtoa_r+0x580>)
 800964a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800964c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009650:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8009654:	4454      	add	r4, sl
 8009656:	2900      	cmp	r1, #0
 8009658:	d054      	beq.n	8009704 <_dtoa_r+0x59c>
 800965a:	4929      	ldr	r1, [pc, #164]	@ (8009700 <_dtoa_r+0x598>)
 800965c:	2000      	movs	r0, #0
 800965e:	f7f7 f8f5 	bl	800084c <__aeabi_ddiv>
 8009662:	4633      	mov	r3, r6
 8009664:	462a      	mov	r2, r5
 8009666:	f7f6 fe0f 	bl	8000288 <__aeabi_dsub>
 800966a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800966e:	4656      	mov	r6, sl
 8009670:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009674:	f7f7 fa70 	bl	8000b58 <__aeabi_d2iz>
 8009678:	4605      	mov	r5, r0
 800967a:	f7f6 ff53 	bl	8000524 <__aeabi_i2d>
 800967e:	4602      	mov	r2, r0
 8009680:	460b      	mov	r3, r1
 8009682:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009686:	f7f6 fdff 	bl	8000288 <__aeabi_dsub>
 800968a:	3530      	adds	r5, #48	@ 0x30
 800968c:	4602      	mov	r2, r0
 800968e:	460b      	mov	r3, r1
 8009690:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8009694:	f806 5b01 	strb.w	r5, [r6], #1
 8009698:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800969c:	f7f7 fa1e 	bl	8000adc <__aeabi_dcmplt>
 80096a0:	2800      	cmp	r0, #0
 80096a2:	d172      	bne.n	800978a <_dtoa_r+0x622>
 80096a4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80096a8:	4911      	ldr	r1, [pc, #68]	@ (80096f0 <_dtoa_r+0x588>)
 80096aa:	2000      	movs	r0, #0
 80096ac:	f7f6 fdec 	bl	8000288 <__aeabi_dsub>
 80096b0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80096b4:	f7f7 fa12 	bl	8000adc <__aeabi_dcmplt>
 80096b8:	2800      	cmp	r0, #0
 80096ba:	f040 80b4 	bne.w	8009826 <_dtoa_r+0x6be>
 80096be:	42a6      	cmp	r6, r4
 80096c0:	f43f af70 	beq.w	80095a4 <_dtoa_r+0x43c>
 80096c4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80096c8:	4b0a      	ldr	r3, [pc, #40]	@ (80096f4 <_dtoa_r+0x58c>)
 80096ca:	2200      	movs	r2, #0
 80096cc:	f7f6 ff94 	bl	80005f8 <__aeabi_dmul>
 80096d0:	4b08      	ldr	r3, [pc, #32]	@ (80096f4 <_dtoa_r+0x58c>)
 80096d2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80096d6:	2200      	movs	r2, #0
 80096d8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80096dc:	f7f6 ff8c 	bl	80005f8 <__aeabi_dmul>
 80096e0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80096e4:	e7c4      	b.n	8009670 <_dtoa_r+0x508>
 80096e6:	bf00      	nop
 80096e8:	0800c418 	.word	0x0800c418
 80096ec:	0800c3f0 	.word	0x0800c3f0
 80096f0:	3ff00000 	.word	0x3ff00000
 80096f4:	40240000 	.word	0x40240000
 80096f8:	401c0000 	.word	0x401c0000
 80096fc:	40140000 	.word	0x40140000
 8009700:	3fe00000 	.word	0x3fe00000
 8009704:	4631      	mov	r1, r6
 8009706:	4628      	mov	r0, r5
 8009708:	f7f6 ff76 	bl	80005f8 <__aeabi_dmul>
 800970c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8009710:	9413      	str	r4, [sp, #76]	@ 0x4c
 8009712:	4656      	mov	r6, sl
 8009714:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009718:	f7f7 fa1e 	bl	8000b58 <__aeabi_d2iz>
 800971c:	4605      	mov	r5, r0
 800971e:	f7f6 ff01 	bl	8000524 <__aeabi_i2d>
 8009722:	4602      	mov	r2, r0
 8009724:	460b      	mov	r3, r1
 8009726:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800972a:	f7f6 fdad 	bl	8000288 <__aeabi_dsub>
 800972e:	3530      	adds	r5, #48	@ 0x30
 8009730:	f806 5b01 	strb.w	r5, [r6], #1
 8009734:	4602      	mov	r2, r0
 8009736:	460b      	mov	r3, r1
 8009738:	42a6      	cmp	r6, r4
 800973a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800973e:	f04f 0200 	mov.w	r2, #0
 8009742:	d124      	bne.n	800978e <_dtoa_r+0x626>
 8009744:	4baf      	ldr	r3, [pc, #700]	@ (8009a04 <_dtoa_r+0x89c>)
 8009746:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800974a:	f7f6 fd9f 	bl	800028c <__adddf3>
 800974e:	4602      	mov	r2, r0
 8009750:	460b      	mov	r3, r1
 8009752:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009756:	f7f7 f9df 	bl	8000b18 <__aeabi_dcmpgt>
 800975a:	2800      	cmp	r0, #0
 800975c:	d163      	bne.n	8009826 <_dtoa_r+0x6be>
 800975e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8009762:	49a8      	ldr	r1, [pc, #672]	@ (8009a04 <_dtoa_r+0x89c>)
 8009764:	2000      	movs	r0, #0
 8009766:	f7f6 fd8f 	bl	8000288 <__aeabi_dsub>
 800976a:	4602      	mov	r2, r0
 800976c:	460b      	mov	r3, r1
 800976e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009772:	f7f7 f9b3 	bl	8000adc <__aeabi_dcmplt>
 8009776:	2800      	cmp	r0, #0
 8009778:	f43f af14 	beq.w	80095a4 <_dtoa_r+0x43c>
 800977c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800977e:	1e73      	subs	r3, r6, #1
 8009780:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009782:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8009786:	2b30      	cmp	r3, #48	@ 0x30
 8009788:	d0f8      	beq.n	800977c <_dtoa_r+0x614>
 800978a:	4647      	mov	r7, r8
 800978c:	e03b      	b.n	8009806 <_dtoa_r+0x69e>
 800978e:	4b9e      	ldr	r3, [pc, #632]	@ (8009a08 <_dtoa_r+0x8a0>)
 8009790:	f7f6 ff32 	bl	80005f8 <__aeabi_dmul>
 8009794:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009798:	e7bc      	b.n	8009714 <_dtoa_r+0x5ac>
 800979a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800979e:	4656      	mov	r6, sl
 80097a0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80097a4:	4620      	mov	r0, r4
 80097a6:	4629      	mov	r1, r5
 80097a8:	f7f7 f850 	bl	800084c <__aeabi_ddiv>
 80097ac:	f7f7 f9d4 	bl	8000b58 <__aeabi_d2iz>
 80097b0:	4680      	mov	r8, r0
 80097b2:	f7f6 feb7 	bl	8000524 <__aeabi_i2d>
 80097b6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80097ba:	f7f6 ff1d 	bl	80005f8 <__aeabi_dmul>
 80097be:	4602      	mov	r2, r0
 80097c0:	460b      	mov	r3, r1
 80097c2:	4620      	mov	r0, r4
 80097c4:	4629      	mov	r1, r5
 80097c6:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80097ca:	f7f6 fd5d 	bl	8000288 <__aeabi_dsub>
 80097ce:	f806 4b01 	strb.w	r4, [r6], #1
 80097d2:	9d03      	ldr	r5, [sp, #12]
 80097d4:	eba6 040a 	sub.w	r4, r6, sl
 80097d8:	42a5      	cmp	r5, r4
 80097da:	4602      	mov	r2, r0
 80097dc:	460b      	mov	r3, r1
 80097de:	d133      	bne.n	8009848 <_dtoa_r+0x6e0>
 80097e0:	f7f6 fd54 	bl	800028c <__adddf3>
 80097e4:	e9dd 2300 	ldrd	r2, r3, [sp]
 80097e8:	4604      	mov	r4, r0
 80097ea:	460d      	mov	r5, r1
 80097ec:	f7f7 f994 	bl	8000b18 <__aeabi_dcmpgt>
 80097f0:	b9c0      	cbnz	r0, 8009824 <_dtoa_r+0x6bc>
 80097f2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80097f6:	4620      	mov	r0, r4
 80097f8:	4629      	mov	r1, r5
 80097fa:	f7f7 f965 	bl	8000ac8 <__aeabi_dcmpeq>
 80097fe:	b110      	cbz	r0, 8009806 <_dtoa_r+0x69e>
 8009800:	f018 0f01 	tst.w	r8, #1
 8009804:	d10e      	bne.n	8009824 <_dtoa_r+0x6bc>
 8009806:	9902      	ldr	r1, [sp, #8]
 8009808:	4648      	mov	r0, r9
 800980a:	f000 fbbd 	bl	8009f88 <_Bfree>
 800980e:	2300      	movs	r3, #0
 8009810:	7033      	strb	r3, [r6, #0]
 8009812:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8009814:	3701      	adds	r7, #1
 8009816:	601f      	str	r7, [r3, #0]
 8009818:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800981a:	2b00      	cmp	r3, #0
 800981c:	f000 824b 	beq.w	8009cb6 <_dtoa_r+0xb4e>
 8009820:	601e      	str	r6, [r3, #0]
 8009822:	e248      	b.n	8009cb6 <_dtoa_r+0xb4e>
 8009824:	46b8      	mov	r8, r7
 8009826:	4633      	mov	r3, r6
 8009828:	461e      	mov	r6, r3
 800982a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800982e:	2a39      	cmp	r2, #57	@ 0x39
 8009830:	d106      	bne.n	8009840 <_dtoa_r+0x6d8>
 8009832:	459a      	cmp	sl, r3
 8009834:	d1f8      	bne.n	8009828 <_dtoa_r+0x6c0>
 8009836:	2230      	movs	r2, #48	@ 0x30
 8009838:	f108 0801 	add.w	r8, r8, #1
 800983c:	f88a 2000 	strb.w	r2, [sl]
 8009840:	781a      	ldrb	r2, [r3, #0]
 8009842:	3201      	adds	r2, #1
 8009844:	701a      	strb	r2, [r3, #0]
 8009846:	e7a0      	b.n	800978a <_dtoa_r+0x622>
 8009848:	4b6f      	ldr	r3, [pc, #444]	@ (8009a08 <_dtoa_r+0x8a0>)
 800984a:	2200      	movs	r2, #0
 800984c:	f7f6 fed4 	bl	80005f8 <__aeabi_dmul>
 8009850:	2200      	movs	r2, #0
 8009852:	2300      	movs	r3, #0
 8009854:	4604      	mov	r4, r0
 8009856:	460d      	mov	r5, r1
 8009858:	f7f7 f936 	bl	8000ac8 <__aeabi_dcmpeq>
 800985c:	2800      	cmp	r0, #0
 800985e:	d09f      	beq.n	80097a0 <_dtoa_r+0x638>
 8009860:	e7d1      	b.n	8009806 <_dtoa_r+0x69e>
 8009862:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009864:	2a00      	cmp	r2, #0
 8009866:	f000 80ea 	beq.w	8009a3e <_dtoa_r+0x8d6>
 800986a:	9a07      	ldr	r2, [sp, #28]
 800986c:	2a01      	cmp	r2, #1
 800986e:	f300 80cd 	bgt.w	8009a0c <_dtoa_r+0x8a4>
 8009872:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8009874:	2a00      	cmp	r2, #0
 8009876:	f000 80c1 	beq.w	80099fc <_dtoa_r+0x894>
 800987a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800987e:	9c08      	ldr	r4, [sp, #32]
 8009880:	9e00      	ldr	r6, [sp, #0]
 8009882:	9a00      	ldr	r2, [sp, #0]
 8009884:	441a      	add	r2, r3
 8009886:	9200      	str	r2, [sp, #0]
 8009888:	9a06      	ldr	r2, [sp, #24]
 800988a:	2101      	movs	r1, #1
 800988c:	441a      	add	r2, r3
 800988e:	4648      	mov	r0, r9
 8009890:	9206      	str	r2, [sp, #24]
 8009892:	f000 fc2d 	bl	800a0f0 <__i2b>
 8009896:	4605      	mov	r5, r0
 8009898:	b166      	cbz	r6, 80098b4 <_dtoa_r+0x74c>
 800989a:	9b06      	ldr	r3, [sp, #24]
 800989c:	2b00      	cmp	r3, #0
 800989e:	dd09      	ble.n	80098b4 <_dtoa_r+0x74c>
 80098a0:	42b3      	cmp	r3, r6
 80098a2:	9a00      	ldr	r2, [sp, #0]
 80098a4:	bfa8      	it	ge
 80098a6:	4633      	movge	r3, r6
 80098a8:	1ad2      	subs	r2, r2, r3
 80098aa:	9200      	str	r2, [sp, #0]
 80098ac:	9a06      	ldr	r2, [sp, #24]
 80098ae:	1af6      	subs	r6, r6, r3
 80098b0:	1ad3      	subs	r3, r2, r3
 80098b2:	9306      	str	r3, [sp, #24]
 80098b4:	9b08      	ldr	r3, [sp, #32]
 80098b6:	b30b      	cbz	r3, 80098fc <_dtoa_r+0x794>
 80098b8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80098ba:	2b00      	cmp	r3, #0
 80098bc:	f000 80c6 	beq.w	8009a4c <_dtoa_r+0x8e4>
 80098c0:	2c00      	cmp	r4, #0
 80098c2:	f000 80c0 	beq.w	8009a46 <_dtoa_r+0x8de>
 80098c6:	4629      	mov	r1, r5
 80098c8:	4622      	mov	r2, r4
 80098ca:	4648      	mov	r0, r9
 80098cc:	f000 fcc8 	bl	800a260 <__pow5mult>
 80098d0:	9a02      	ldr	r2, [sp, #8]
 80098d2:	4601      	mov	r1, r0
 80098d4:	4605      	mov	r5, r0
 80098d6:	4648      	mov	r0, r9
 80098d8:	f000 fc20 	bl	800a11c <__multiply>
 80098dc:	9902      	ldr	r1, [sp, #8]
 80098de:	4680      	mov	r8, r0
 80098e0:	4648      	mov	r0, r9
 80098e2:	f000 fb51 	bl	8009f88 <_Bfree>
 80098e6:	9b08      	ldr	r3, [sp, #32]
 80098e8:	1b1b      	subs	r3, r3, r4
 80098ea:	9308      	str	r3, [sp, #32]
 80098ec:	f000 80b1 	beq.w	8009a52 <_dtoa_r+0x8ea>
 80098f0:	9a08      	ldr	r2, [sp, #32]
 80098f2:	4641      	mov	r1, r8
 80098f4:	4648      	mov	r0, r9
 80098f6:	f000 fcb3 	bl	800a260 <__pow5mult>
 80098fa:	9002      	str	r0, [sp, #8]
 80098fc:	2101      	movs	r1, #1
 80098fe:	4648      	mov	r0, r9
 8009900:	f000 fbf6 	bl	800a0f0 <__i2b>
 8009904:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009906:	4604      	mov	r4, r0
 8009908:	2b00      	cmp	r3, #0
 800990a:	f000 81d8 	beq.w	8009cbe <_dtoa_r+0xb56>
 800990e:	461a      	mov	r2, r3
 8009910:	4601      	mov	r1, r0
 8009912:	4648      	mov	r0, r9
 8009914:	f000 fca4 	bl	800a260 <__pow5mult>
 8009918:	9b07      	ldr	r3, [sp, #28]
 800991a:	2b01      	cmp	r3, #1
 800991c:	4604      	mov	r4, r0
 800991e:	f300 809f 	bgt.w	8009a60 <_dtoa_r+0x8f8>
 8009922:	9b04      	ldr	r3, [sp, #16]
 8009924:	2b00      	cmp	r3, #0
 8009926:	f040 8097 	bne.w	8009a58 <_dtoa_r+0x8f0>
 800992a:	9b05      	ldr	r3, [sp, #20]
 800992c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009930:	2b00      	cmp	r3, #0
 8009932:	f040 8093 	bne.w	8009a5c <_dtoa_r+0x8f4>
 8009936:	9b05      	ldr	r3, [sp, #20]
 8009938:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800993c:	0d1b      	lsrs	r3, r3, #20
 800993e:	051b      	lsls	r3, r3, #20
 8009940:	b133      	cbz	r3, 8009950 <_dtoa_r+0x7e8>
 8009942:	9b00      	ldr	r3, [sp, #0]
 8009944:	3301      	adds	r3, #1
 8009946:	9300      	str	r3, [sp, #0]
 8009948:	9b06      	ldr	r3, [sp, #24]
 800994a:	3301      	adds	r3, #1
 800994c:	9306      	str	r3, [sp, #24]
 800994e:	2301      	movs	r3, #1
 8009950:	9308      	str	r3, [sp, #32]
 8009952:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009954:	2b00      	cmp	r3, #0
 8009956:	f000 81b8 	beq.w	8009cca <_dtoa_r+0xb62>
 800995a:	6923      	ldr	r3, [r4, #16]
 800995c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009960:	6918      	ldr	r0, [r3, #16]
 8009962:	f000 fb79 	bl	800a058 <__hi0bits>
 8009966:	f1c0 0020 	rsb	r0, r0, #32
 800996a:	9b06      	ldr	r3, [sp, #24]
 800996c:	4418      	add	r0, r3
 800996e:	f010 001f 	ands.w	r0, r0, #31
 8009972:	f000 8082 	beq.w	8009a7a <_dtoa_r+0x912>
 8009976:	f1c0 0320 	rsb	r3, r0, #32
 800997a:	2b04      	cmp	r3, #4
 800997c:	dd73      	ble.n	8009a66 <_dtoa_r+0x8fe>
 800997e:	9b00      	ldr	r3, [sp, #0]
 8009980:	f1c0 001c 	rsb	r0, r0, #28
 8009984:	4403      	add	r3, r0
 8009986:	9300      	str	r3, [sp, #0]
 8009988:	9b06      	ldr	r3, [sp, #24]
 800998a:	4403      	add	r3, r0
 800998c:	4406      	add	r6, r0
 800998e:	9306      	str	r3, [sp, #24]
 8009990:	9b00      	ldr	r3, [sp, #0]
 8009992:	2b00      	cmp	r3, #0
 8009994:	dd05      	ble.n	80099a2 <_dtoa_r+0x83a>
 8009996:	9902      	ldr	r1, [sp, #8]
 8009998:	461a      	mov	r2, r3
 800999a:	4648      	mov	r0, r9
 800999c:	f000 fcba 	bl	800a314 <__lshift>
 80099a0:	9002      	str	r0, [sp, #8]
 80099a2:	9b06      	ldr	r3, [sp, #24]
 80099a4:	2b00      	cmp	r3, #0
 80099a6:	dd05      	ble.n	80099b4 <_dtoa_r+0x84c>
 80099a8:	4621      	mov	r1, r4
 80099aa:	461a      	mov	r2, r3
 80099ac:	4648      	mov	r0, r9
 80099ae:	f000 fcb1 	bl	800a314 <__lshift>
 80099b2:	4604      	mov	r4, r0
 80099b4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80099b6:	2b00      	cmp	r3, #0
 80099b8:	d061      	beq.n	8009a7e <_dtoa_r+0x916>
 80099ba:	9802      	ldr	r0, [sp, #8]
 80099bc:	4621      	mov	r1, r4
 80099be:	f000 fd15 	bl	800a3ec <__mcmp>
 80099c2:	2800      	cmp	r0, #0
 80099c4:	da5b      	bge.n	8009a7e <_dtoa_r+0x916>
 80099c6:	2300      	movs	r3, #0
 80099c8:	9902      	ldr	r1, [sp, #8]
 80099ca:	220a      	movs	r2, #10
 80099cc:	4648      	mov	r0, r9
 80099ce:	f000 fafd 	bl	8009fcc <__multadd>
 80099d2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80099d4:	9002      	str	r0, [sp, #8]
 80099d6:	f107 38ff 	add.w	r8, r7, #4294967295
 80099da:	2b00      	cmp	r3, #0
 80099dc:	f000 8177 	beq.w	8009cce <_dtoa_r+0xb66>
 80099e0:	4629      	mov	r1, r5
 80099e2:	2300      	movs	r3, #0
 80099e4:	220a      	movs	r2, #10
 80099e6:	4648      	mov	r0, r9
 80099e8:	f000 faf0 	bl	8009fcc <__multadd>
 80099ec:	f1bb 0f00 	cmp.w	fp, #0
 80099f0:	4605      	mov	r5, r0
 80099f2:	dc6f      	bgt.n	8009ad4 <_dtoa_r+0x96c>
 80099f4:	9b07      	ldr	r3, [sp, #28]
 80099f6:	2b02      	cmp	r3, #2
 80099f8:	dc49      	bgt.n	8009a8e <_dtoa_r+0x926>
 80099fa:	e06b      	b.n	8009ad4 <_dtoa_r+0x96c>
 80099fc:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80099fe:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8009a02:	e73c      	b.n	800987e <_dtoa_r+0x716>
 8009a04:	3fe00000 	.word	0x3fe00000
 8009a08:	40240000 	.word	0x40240000
 8009a0c:	9b03      	ldr	r3, [sp, #12]
 8009a0e:	1e5c      	subs	r4, r3, #1
 8009a10:	9b08      	ldr	r3, [sp, #32]
 8009a12:	42a3      	cmp	r3, r4
 8009a14:	db09      	blt.n	8009a2a <_dtoa_r+0x8c2>
 8009a16:	1b1c      	subs	r4, r3, r4
 8009a18:	9b03      	ldr	r3, [sp, #12]
 8009a1a:	2b00      	cmp	r3, #0
 8009a1c:	f6bf af30 	bge.w	8009880 <_dtoa_r+0x718>
 8009a20:	9b00      	ldr	r3, [sp, #0]
 8009a22:	9a03      	ldr	r2, [sp, #12]
 8009a24:	1a9e      	subs	r6, r3, r2
 8009a26:	2300      	movs	r3, #0
 8009a28:	e72b      	b.n	8009882 <_dtoa_r+0x71a>
 8009a2a:	9b08      	ldr	r3, [sp, #32]
 8009a2c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8009a2e:	9408      	str	r4, [sp, #32]
 8009a30:	1ae3      	subs	r3, r4, r3
 8009a32:	441a      	add	r2, r3
 8009a34:	9e00      	ldr	r6, [sp, #0]
 8009a36:	9b03      	ldr	r3, [sp, #12]
 8009a38:	920d      	str	r2, [sp, #52]	@ 0x34
 8009a3a:	2400      	movs	r4, #0
 8009a3c:	e721      	b.n	8009882 <_dtoa_r+0x71a>
 8009a3e:	9c08      	ldr	r4, [sp, #32]
 8009a40:	9e00      	ldr	r6, [sp, #0]
 8009a42:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8009a44:	e728      	b.n	8009898 <_dtoa_r+0x730>
 8009a46:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8009a4a:	e751      	b.n	80098f0 <_dtoa_r+0x788>
 8009a4c:	9a08      	ldr	r2, [sp, #32]
 8009a4e:	9902      	ldr	r1, [sp, #8]
 8009a50:	e750      	b.n	80098f4 <_dtoa_r+0x78c>
 8009a52:	f8cd 8008 	str.w	r8, [sp, #8]
 8009a56:	e751      	b.n	80098fc <_dtoa_r+0x794>
 8009a58:	2300      	movs	r3, #0
 8009a5a:	e779      	b.n	8009950 <_dtoa_r+0x7e8>
 8009a5c:	9b04      	ldr	r3, [sp, #16]
 8009a5e:	e777      	b.n	8009950 <_dtoa_r+0x7e8>
 8009a60:	2300      	movs	r3, #0
 8009a62:	9308      	str	r3, [sp, #32]
 8009a64:	e779      	b.n	800995a <_dtoa_r+0x7f2>
 8009a66:	d093      	beq.n	8009990 <_dtoa_r+0x828>
 8009a68:	9a00      	ldr	r2, [sp, #0]
 8009a6a:	331c      	adds	r3, #28
 8009a6c:	441a      	add	r2, r3
 8009a6e:	9200      	str	r2, [sp, #0]
 8009a70:	9a06      	ldr	r2, [sp, #24]
 8009a72:	441a      	add	r2, r3
 8009a74:	441e      	add	r6, r3
 8009a76:	9206      	str	r2, [sp, #24]
 8009a78:	e78a      	b.n	8009990 <_dtoa_r+0x828>
 8009a7a:	4603      	mov	r3, r0
 8009a7c:	e7f4      	b.n	8009a68 <_dtoa_r+0x900>
 8009a7e:	9b03      	ldr	r3, [sp, #12]
 8009a80:	2b00      	cmp	r3, #0
 8009a82:	46b8      	mov	r8, r7
 8009a84:	dc20      	bgt.n	8009ac8 <_dtoa_r+0x960>
 8009a86:	469b      	mov	fp, r3
 8009a88:	9b07      	ldr	r3, [sp, #28]
 8009a8a:	2b02      	cmp	r3, #2
 8009a8c:	dd1e      	ble.n	8009acc <_dtoa_r+0x964>
 8009a8e:	f1bb 0f00 	cmp.w	fp, #0
 8009a92:	f47f adb1 	bne.w	80095f8 <_dtoa_r+0x490>
 8009a96:	4621      	mov	r1, r4
 8009a98:	465b      	mov	r3, fp
 8009a9a:	2205      	movs	r2, #5
 8009a9c:	4648      	mov	r0, r9
 8009a9e:	f000 fa95 	bl	8009fcc <__multadd>
 8009aa2:	4601      	mov	r1, r0
 8009aa4:	4604      	mov	r4, r0
 8009aa6:	9802      	ldr	r0, [sp, #8]
 8009aa8:	f000 fca0 	bl	800a3ec <__mcmp>
 8009aac:	2800      	cmp	r0, #0
 8009aae:	f77f ada3 	ble.w	80095f8 <_dtoa_r+0x490>
 8009ab2:	4656      	mov	r6, sl
 8009ab4:	2331      	movs	r3, #49	@ 0x31
 8009ab6:	f806 3b01 	strb.w	r3, [r6], #1
 8009aba:	f108 0801 	add.w	r8, r8, #1
 8009abe:	e59f      	b.n	8009600 <_dtoa_r+0x498>
 8009ac0:	9c03      	ldr	r4, [sp, #12]
 8009ac2:	46b8      	mov	r8, r7
 8009ac4:	4625      	mov	r5, r4
 8009ac6:	e7f4      	b.n	8009ab2 <_dtoa_r+0x94a>
 8009ac8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8009acc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009ace:	2b00      	cmp	r3, #0
 8009ad0:	f000 8101 	beq.w	8009cd6 <_dtoa_r+0xb6e>
 8009ad4:	2e00      	cmp	r6, #0
 8009ad6:	dd05      	ble.n	8009ae4 <_dtoa_r+0x97c>
 8009ad8:	4629      	mov	r1, r5
 8009ada:	4632      	mov	r2, r6
 8009adc:	4648      	mov	r0, r9
 8009ade:	f000 fc19 	bl	800a314 <__lshift>
 8009ae2:	4605      	mov	r5, r0
 8009ae4:	9b08      	ldr	r3, [sp, #32]
 8009ae6:	2b00      	cmp	r3, #0
 8009ae8:	d05c      	beq.n	8009ba4 <_dtoa_r+0xa3c>
 8009aea:	6869      	ldr	r1, [r5, #4]
 8009aec:	4648      	mov	r0, r9
 8009aee:	f000 fa0b 	bl	8009f08 <_Balloc>
 8009af2:	4606      	mov	r6, r0
 8009af4:	b928      	cbnz	r0, 8009b02 <_dtoa_r+0x99a>
 8009af6:	4b82      	ldr	r3, [pc, #520]	@ (8009d00 <_dtoa_r+0xb98>)
 8009af8:	4602      	mov	r2, r0
 8009afa:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8009afe:	f7ff bb4a 	b.w	8009196 <_dtoa_r+0x2e>
 8009b02:	692a      	ldr	r2, [r5, #16]
 8009b04:	3202      	adds	r2, #2
 8009b06:	0092      	lsls	r2, r2, #2
 8009b08:	f105 010c 	add.w	r1, r5, #12
 8009b0c:	300c      	adds	r0, #12
 8009b0e:	f000 ffa3 	bl	800aa58 <memcpy>
 8009b12:	2201      	movs	r2, #1
 8009b14:	4631      	mov	r1, r6
 8009b16:	4648      	mov	r0, r9
 8009b18:	f000 fbfc 	bl	800a314 <__lshift>
 8009b1c:	f10a 0301 	add.w	r3, sl, #1
 8009b20:	9300      	str	r3, [sp, #0]
 8009b22:	eb0a 030b 	add.w	r3, sl, fp
 8009b26:	9308      	str	r3, [sp, #32]
 8009b28:	9b04      	ldr	r3, [sp, #16]
 8009b2a:	f003 0301 	and.w	r3, r3, #1
 8009b2e:	462f      	mov	r7, r5
 8009b30:	9306      	str	r3, [sp, #24]
 8009b32:	4605      	mov	r5, r0
 8009b34:	9b00      	ldr	r3, [sp, #0]
 8009b36:	9802      	ldr	r0, [sp, #8]
 8009b38:	4621      	mov	r1, r4
 8009b3a:	f103 3bff 	add.w	fp, r3, #4294967295
 8009b3e:	f7ff fa8a 	bl	8009056 <quorem>
 8009b42:	4603      	mov	r3, r0
 8009b44:	3330      	adds	r3, #48	@ 0x30
 8009b46:	9003      	str	r0, [sp, #12]
 8009b48:	4639      	mov	r1, r7
 8009b4a:	9802      	ldr	r0, [sp, #8]
 8009b4c:	9309      	str	r3, [sp, #36]	@ 0x24
 8009b4e:	f000 fc4d 	bl	800a3ec <__mcmp>
 8009b52:	462a      	mov	r2, r5
 8009b54:	9004      	str	r0, [sp, #16]
 8009b56:	4621      	mov	r1, r4
 8009b58:	4648      	mov	r0, r9
 8009b5a:	f000 fc63 	bl	800a424 <__mdiff>
 8009b5e:	68c2      	ldr	r2, [r0, #12]
 8009b60:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009b62:	4606      	mov	r6, r0
 8009b64:	bb02      	cbnz	r2, 8009ba8 <_dtoa_r+0xa40>
 8009b66:	4601      	mov	r1, r0
 8009b68:	9802      	ldr	r0, [sp, #8]
 8009b6a:	f000 fc3f 	bl	800a3ec <__mcmp>
 8009b6e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009b70:	4602      	mov	r2, r0
 8009b72:	4631      	mov	r1, r6
 8009b74:	4648      	mov	r0, r9
 8009b76:	920c      	str	r2, [sp, #48]	@ 0x30
 8009b78:	9309      	str	r3, [sp, #36]	@ 0x24
 8009b7a:	f000 fa05 	bl	8009f88 <_Bfree>
 8009b7e:	9b07      	ldr	r3, [sp, #28]
 8009b80:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8009b82:	9e00      	ldr	r6, [sp, #0]
 8009b84:	ea42 0103 	orr.w	r1, r2, r3
 8009b88:	9b06      	ldr	r3, [sp, #24]
 8009b8a:	4319      	orrs	r1, r3
 8009b8c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009b8e:	d10d      	bne.n	8009bac <_dtoa_r+0xa44>
 8009b90:	2b39      	cmp	r3, #57	@ 0x39
 8009b92:	d027      	beq.n	8009be4 <_dtoa_r+0xa7c>
 8009b94:	9a04      	ldr	r2, [sp, #16]
 8009b96:	2a00      	cmp	r2, #0
 8009b98:	dd01      	ble.n	8009b9e <_dtoa_r+0xa36>
 8009b9a:	9b03      	ldr	r3, [sp, #12]
 8009b9c:	3331      	adds	r3, #49	@ 0x31
 8009b9e:	f88b 3000 	strb.w	r3, [fp]
 8009ba2:	e52e      	b.n	8009602 <_dtoa_r+0x49a>
 8009ba4:	4628      	mov	r0, r5
 8009ba6:	e7b9      	b.n	8009b1c <_dtoa_r+0x9b4>
 8009ba8:	2201      	movs	r2, #1
 8009baa:	e7e2      	b.n	8009b72 <_dtoa_r+0xa0a>
 8009bac:	9904      	ldr	r1, [sp, #16]
 8009bae:	2900      	cmp	r1, #0
 8009bb0:	db04      	blt.n	8009bbc <_dtoa_r+0xa54>
 8009bb2:	9807      	ldr	r0, [sp, #28]
 8009bb4:	4301      	orrs	r1, r0
 8009bb6:	9806      	ldr	r0, [sp, #24]
 8009bb8:	4301      	orrs	r1, r0
 8009bba:	d120      	bne.n	8009bfe <_dtoa_r+0xa96>
 8009bbc:	2a00      	cmp	r2, #0
 8009bbe:	ddee      	ble.n	8009b9e <_dtoa_r+0xa36>
 8009bc0:	9902      	ldr	r1, [sp, #8]
 8009bc2:	9300      	str	r3, [sp, #0]
 8009bc4:	2201      	movs	r2, #1
 8009bc6:	4648      	mov	r0, r9
 8009bc8:	f000 fba4 	bl	800a314 <__lshift>
 8009bcc:	4621      	mov	r1, r4
 8009bce:	9002      	str	r0, [sp, #8]
 8009bd0:	f000 fc0c 	bl	800a3ec <__mcmp>
 8009bd4:	2800      	cmp	r0, #0
 8009bd6:	9b00      	ldr	r3, [sp, #0]
 8009bd8:	dc02      	bgt.n	8009be0 <_dtoa_r+0xa78>
 8009bda:	d1e0      	bne.n	8009b9e <_dtoa_r+0xa36>
 8009bdc:	07da      	lsls	r2, r3, #31
 8009bde:	d5de      	bpl.n	8009b9e <_dtoa_r+0xa36>
 8009be0:	2b39      	cmp	r3, #57	@ 0x39
 8009be2:	d1da      	bne.n	8009b9a <_dtoa_r+0xa32>
 8009be4:	2339      	movs	r3, #57	@ 0x39
 8009be6:	f88b 3000 	strb.w	r3, [fp]
 8009bea:	4633      	mov	r3, r6
 8009bec:	461e      	mov	r6, r3
 8009bee:	3b01      	subs	r3, #1
 8009bf0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8009bf4:	2a39      	cmp	r2, #57	@ 0x39
 8009bf6:	d04e      	beq.n	8009c96 <_dtoa_r+0xb2e>
 8009bf8:	3201      	adds	r2, #1
 8009bfa:	701a      	strb	r2, [r3, #0]
 8009bfc:	e501      	b.n	8009602 <_dtoa_r+0x49a>
 8009bfe:	2a00      	cmp	r2, #0
 8009c00:	dd03      	ble.n	8009c0a <_dtoa_r+0xaa2>
 8009c02:	2b39      	cmp	r3, #57	@ 0x39
 8009c04:	d0ee      	beq.n	8009be4 <_dtoa_r+0xa7c>
 8009c06:	3301      	adds	r3, #1
 8009c08:	e7c9      	b.n	8009b9e <_dtoa_r+0xa36>
 8009c0a:	9a00      	ldr	r2, [sp, #0]
 8009c0c:	9908      	ldr	r1, [sp, #32]
 8009c0e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8009c12:	428a      	cmp	r2, r1
 8009c14:	d028      	beq.n	8009c68 <_dtoa_r+0xb00>
 8009c16:	9902      	ldr	r1, [sp, #8]
 8009c18:	2300      	movs	r3, #0
 8009c1a:	220a      	movs	r2, #10
 8009c1c:	4648      	mov	r0, r9
 8009c1e:	f000 f9d5 	bl	8009fcc <__multadd>
 8009c22:	42af      	cmp	r7, r5
 8009c24:	9002      	str	r0, [sp, #8]
 8009c26:	f04f 0300 	mov.w	r3, #0
 8009c2a:	f04f 020a 	mov.w	r2, #10
 8009c2e:	4639      	mov	r1, r7
 8009c30:	4648      	mov	r0, r9
 8009c32:	d107      	bne.n	8009c44 <_dtoa_r+0xadc>
 8009c34:	f000 f9ca 	bl	8009fcc <__multadd>
 8009c38:	4607      	mov	r7, r0
 8009c3a:	4605      	mov	r5, r0
 8009c3c:	9b00      	ldr	r3, [sp, #0]
 8009c3e:	3301      	adds	r3, #1
 8009c40:	9300      	str	r3, [sp, #0]
 8009c42:	e777      	b.n	8009b34 <_dtoa_r+0x9cc>
 8009c44:	f000 f9c2 	bl	8009fcc <__multadd>
 8009c48:	4629      	mov	r1, r5
 8009c4a:	4607      	mov	r7, r0
 8009c4c:	2300      	movs	r3, #0
 8009c4e:	220a      	movs	r2, #10
 8009c50:	4648      	mov	r0, r9
 8009c52:	f000 f9bb 	bl	8009fcc <__multadd>
 8009c56:	4605      	mov	r5, r0
 8009c58:	e7f0      	b.n	8009c3c <_dtoa_r+0xad4>
 8009c5a:	f1bb 0f00 	cmp.w	fp, #0
 8009c5e:	bfcc      	ite	gt
 8009c60:	465e      	movgt	r6, fp
 8009c62:	2601      	movle	r6, #1
 8009c64:	4456      	add	r6, sl
 8009c66:	2700      	movs	r7, #0
 8009c68:	9902      	ldr	r1, [sp, #8]
 8009c6a:	9300      	str	r3, [sp, #0]
 8009c6c:	2201      	movs	r2, #1
 8009c6e:	4648      	mov	r0, r9
 8009c70:	f000 fb50 	bl	800a314 <__lshift>
 8009c74:	4621      	mov	r1, r4
 8009c76:	9002      	str	r0, [sp, #8]
 8009c78:	f000 fbb8 	bl	800a3ec <__mcmp>
 8009c7c:	2800      	cmp	r0, #0
 8009c7e:	dcb4      	bgt.n	8009bea <_dtoa_r+0xa82>
 8009c80:	d102      	bne.n	8009c88 <_dtoa_r+0xb20>
 8009c82:	9b00      	ldr	r3, [sp, #0]
 8009c84:	07db      	lsls	r3, r3, #31
 8009c86:	d4b0      	bmi.n	8009bea <_dtoa_r+0xa82>
 8009c88:	4633      	mov	r3, r6
 8009c8a:	461e      	mov	r6, r3
 8009c8c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009c90:	2a30      	cmp	r2, #48	@ 0x30
 8009c92:	d0fa      	beq.n	8009c8a <_dtoa_r+0xb22>
 8009c94:	e4b5      	b.n	8009602 <_dtoa_r+0x49a>
 8009c96:	459a      	cmp	sl, r3
 8009c98:	d1a8      	bne.n	8009bec <_dtoa_r+0xa84>
 8009c9a:	2331      	movs	r3, #49	@ 0x31
 8009c9c:	f108 0801 	add.w	r8, r8, #1
 8009ca0:	f88a 3000 	strb.w	r3, [sl]
 8009ca4:	e4ad      	b.n	8009602 <_dtoa_r+0x49a>
 8009ca6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009ca8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8009d04 <_dtoa_r+0xb9c>
 8009cac:	b11b      	cbz	r3, 8009cb6 <_dtoa_r+0xb4e>
 8009cae:	f10a 0308 	add.w	r3, sl, #8
 8009cb2:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8009cb4:	6013      	str	r3, [r2, #0]
 8009cb6:	4650      	mov	r0, sl
 8009cb8:	b017      	add	sp, #92	@ 0x5c
 8009cba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009cbe:	9b07      	ldr	r3, [sp, #28]
 8009cc0:	2b01      	cmp	r3, #1
 8009cc2:	f77f ae2e 	ble.w	8009922 <_dtoa_r+0x7ba>
 8009cc6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009cc8:	9308      	str	r3, [sp, #32]
 8009cca:	2001      	movs	r0, #1
 8009ccc:	e64d      	b.n	800996a <_dtoa_r+0x802>
 8009cce:	f1bb 0f00 	cmp.w	fp, #0
 8009cd2:	f77f aed9 	ble.w	8009a88 <_dtoa_r+0x920>
 8009cd6:	4656      	mov	r6, sl
 8009cd8:	9802      	ldr	r0, [sp, #8]
 8009cda:	4621      	mov	r1, r4
 8009cdc:	f7ff f9bb 	bl	8009056 <quorem>
 8009ce0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8009ce4:	f806 3b01 	strb.w	r3, [r6], #1
 8009ce8:	eba6 020a 	sub.w	r2, r6, sl
 8009cec:	4593      	cmp	fp, r2
 8009cee:	ddb4      	ble.n	8009c5a <_dtoa_r+0xaf2>
 8009cf0:	9902      	ldr	r1, [sp, #8]
 8009cf2:	2300      	movs	r3, #0
 8009cf4:	220a      	movs	r2, #10
 8009cf6:	4648      	mov	r0, r9
 8009cf8:	f000 f968 	bl	8009fcc <__multadd>
 8009cfc:	9002      	str	r0, [sp, #8]
 8009cfe:	e7eb      	b.n	8009cd8 <_dtoa_r+0xb70>
 8009d00:	0800c320 	.word	0x0800c320
 8009d04:	0800c2a4 	.word	0x0800c2a4

08009d08 <_free_r>:
 8009d08:	b538      	push	{r3, r4, r5, lr}
 8009d0a:	4605      	mov	r5, r0
 8009d0c:	2900      	cmp	r1, #0
 8009d0e:	d041      	beq.n	8009d94 <_free_r+0x8c>
 8009d10:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009d14:	1f0c      	subs	r4, r1, #4
 8009d16:	2b00      	cmp	r3, #0
 8009d18:	bfb8      	it	lt
 8009d1a:	18e4      	addlt	r4, r4, r3
 8009d1c:	f000 f8e8 	bl	8009ef0 <__malloc_lock>
 8009d20:	4a1d      	ldr	r2, [pc, #116]	@ (8009d98 <_free_r+0x90>)
 8009d22:	6813      	ldr	r3, [r2, #0]
 8009d24:	b933      	cbnz	r3, 8009d34 <_free_r+0x2c>
 8009d26:	6063      	str	r3, [r4, #4]
 8009d28:	6014      	str	r4, [r2, #0]
 8009d2a:	4628      	mov	r0, r5
 8009d2c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009d30:	f000 b8e4 	b.w	8009efc <__malloc_unlock>
 8009d34:	42a3      	cmp	r3, r4
 8009d36:	d908      	bls.n	8009d4a <_free_r+0x42>
 8009d38:	6820      	ldr	r0, [r4, #0]
 8009d3a:	1821      	adds	r1, r4, r0
 8009d3c:	428b      	cmp	r3, r1
 8009d3e:	bf01      	itttt	eq
 8009d40:	6819      	ldreq	r1, [r3, #0]
 8009d42:	685b      	ldreq	r3, [r3, #4]
 8009d44:	1809      	addeq	r1, r1, r0
 8009d46:	6021      	streq	r1, [r4, #0]
 8009d48:	e7ed      	b.n	8009d26 <_free_r+0x1e>
 8009d4a:	461a      	mov	r2, r3
 8009d4c:	685b      	ldr	r3, [r3, #4]
 8009d4e:	b10b      	cbz	r3, 8009d54 <_free_r+0x4c>
 8009d50:	42a3      	cmp	r3, r4
 8009d52:	d9fa      	bls.n	8009d4a <_free_r+0x42>
 8009d54:	6811      	ldr	r1, [r2, #0]
 8009d56:	1850      	adds	r0, r2, r1
 8009d58:	42a0      	cmp	r0, r4
 8009d5a:	d10b      	bne.n	8009d74 <_free_r+0x6c>
 8009d5c:	6820      	ldr	r0, [r4, #0]
 8009d5e:	4401      	add	r1, r0
 8009d60:	1850      	adds	r0, r2, r1
 8009d62:	4283      	cmp	r3, r0
 8009d64:	6011      	str	r1, [r2, #0]
 8009d66:	d1e0      	bne.n	8009d2a <_free_r+0x22>
 8009d68:	6818      	ldr	r0, [r3, #0]
 8009d6a:	685b      	ldr	r3, [r3, #4]
 8009d6c:	6053      	str	r3, [r2, #4]
 8009d6e:	4408      	add	r0, r1
 8009d70:	6010      	str	r0, [r2, #0]
 8009d72:	e7da      	b.n	8009d2a <_free_r+0x22>
 8009d74:	d902      	bls.n	8009d7c <_free_r+0x74>
 8009d76:	230c      	movs	r3, #12
 8009d78:	602b      	str	r3, [r5, #0]
 8009d7a:	e7d6      	b.n	8009d2a <_free_r+0x22>
 8009d7c:	6820      	ldr	r0, [r4, #0]
 8009d7e:	1821      	adds	r1, r4, r0
 8009d80:	428b      	cmp	r3, r1
 8009d82:	bf04      	itt	eq
 8009d84:	6819      	ldreq	r1, [r3, #0]
 8009d86:	685b      	ldreq	r3, [r3, #4]
 8009d88:	6063      	str	r3, [r4, #4]
 8009d8a:	bf04      	itt	eq
 8009d8c:	1809      	addeq	r1, r1, r0
 8009d8e:	6021      	streq	r1, [r4, #0]
 8009d90:	6054      	str	r4, [r2, #4]
 8009d92:	e7ca      	b.n	8009d2a <_free_r+0x22>
 8009d94:	bd38      	pop	{r3, r4, r5, pc}
 8009d96:	bf00      	nop
 8009d98:	20004a80 	.word	0x20004a80

08009d9c <malloc>:
 8009d9c:	4b02      	ldr	r3, [pc, #8]	@ (8009da8 <malloc+0xc>)
 8009d9e:	4601      	mov	r1, r0
 8009da0:	6818      	ldr	r0, [r3, #0]
 8009da2:	f000 b825 	b.w	8009df0 <_malloc_r>
 8009da6:	bf00      	nop
 8009da8:	200001fc 	.word	0x200001fc

08009dac <sbrk_aligned>:
 8009dac:	b570      	push	{r4, r5, r6, lr}
 8009dae:	4e0f      	ldr	r6, [pc, #60]	@ (8009dec <sbrk_aligned+0x40>)
 8009db0:	460c      	mov	r4, r1
 8009db2:	6831      	ldr	r1, [r6, #0]
 8009db4:	4605      	mov	r5, r0
 8009db6:	b911      	cbnz	r1, 8009dbe <sbrk_aligned+0x12>
 8009db8:	f000 fe3e 	bl	800aa38 <_sbrk_r>
 8009dbc:	6030      	str	r0, [r6, #0]
 8009dbe:	4621      	mov	r1, r4
 8009dc0:	4628      	mov	r0, r5
 8009dc2:	f000 fe39 	bl	800aa38 <_sbrk_r>
 8009dc6:	1c43      	adds	r3, r0, #1
 8009dc8:	d103      	bne.n	8009dd2 <sbrk_aligned+0x26>
 8009dca:	f04f 34ff 	mov.w	r4, #4294967295
 8009dce:	4620      	mov	r0, r4
 8009dd0:	bd70      	pop	{r4, r5, r6, pc}
 8009dd2:	1cc4      	adds	r4, r0, #3
 8009dd4:	f024 0403 	bic.w	r4, r4, #3
 8009dd8:	42a0      	cmp	r0, r4
 8009dda:	d0f8      	beq.n	8009dce <sbrk_aligned+0x22>
 8009ddc:	1a21      	subs	r1, r4, r0
 8009dde:	4628      	mov	r0, r5
 8009de0:	f000 fe2a 	bl	800aa38 <_sbrk_r>
 8009de4:	3001      	adds	r0, #1
 8009de6:	d1f2      	bne.n	8009dce <sbrk_aligned+0x22>
 8009de8:	e7ef      	b.n	8009dca <sbrk_aligned+0x1e>
 8009dea:	bf00      	nop
 8009dec:	20004a7c 	.word	0x20004a7c

08009df0 <_malloc_r>:
 8009df0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009df4:	1ccd      	adds	r5, r1, #3
 8009df6:	f025 0503 	bic.w	r5, r5, #3
 8009dfa:	3508      	adds	r5, #8
 8009dfc:	2d0c      	cmp	r5, #12
 8009dfe:	bf38      	it	cc
 8009e00:	250c      	movcc	r5, #12
 8009e02:	2d00      	cmp	r5, #0
 8009e04:	4606      	mov	r6, r0
 8009e06:	db01      	blt.n	8009e0c <_malloc_r+0x1c>
 8009e08:	42a9      	cmp	r1, r5
 8009e0a:	d904      	bls.n	8009e16 <_malloc_r+0x26>
 8009e0c:	230c      	movs	r3, #12
 8009e0e:	6033      	str	r3, [r6, #0]
 8009e10:	2000      	movs	r0, #0
 8009e12:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009e16:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009eec <_malloc_r+0xfc>
 8009e1a:	f000 f869 	bl	8009ef0 <__malloc_lock>
 8009e1e:	f8d8 3000 	ldr.w	r3, [r8]
 8009e22:	461c      	mov	r4, r3
 8009e24:	bb44      	cbnz	r4, 8009e78 <_malloc_r+0x88>
 8009e26:	4629      	mov	r1, r5
 8009e28:	4630      	mov	r0, r6
 8009e2a:	f7ff ffbf 	bl	8009dac <sbrk_aligned>
 8009e2e:	1c43      	adds	r3, r0, #1
 8009e30:	4604      	mov	r4, r0
 8009e32:	d158      	bne.n	8009ee6 <_malloc_r+0xf6>
 8009e34:	f8d8 4000 	ldr.w	r4, [r8]
 8009e38:	4627      	mov	r7, r4
 8009e3a:	2f00      	cmp	r7, #0
 8009e3c:	d143      	bne.n	8009ec6 <_malloc_r+0xd6>
 8009e3e:	2c00      	cmp	r4, #0
 8009e40:	d04b      	beq.n	8009eda <_malloc_r+0xea>
 8009e42:	6823      	ldr	r3, [r4, #0]
 8009e44:	4639      	mov	r1, r7
 8009e46:	4630      	mov	r0, r6
 8009e48:	eb04 0903 	add.w	r9, r4, r3
 8009e4c:	f000 fdf4 	bl	800aa38 <_sbrk_r>
 8009e50:	4581      	cmp	r9, r0
 8009e52:	d142      	bne.n	8009eda <_malloc_r+0xea>
 8009e54:	6821      	ldr	r1, [r4, #0]
 8009e56:	1a6d      	subs	r5, r5, r1
 8009e58:	4629      	mov	r1, r5
 8009e5a:	4630      	mov	r0, r6
 8009e5c:	f7ff ffa6 	bl	8009dac <sbrk_aligned>
 8009e60:	3001      	adds	r0, #1
 8009e62:	d03a      	beq.n	8009eda <_malloc_r+0xea>
 8009e64:	6823      	ldr	r3, [r4, #0]
 8009e66:	442b      	add	r3, r5
 8009e68:	6023      	str	r3, [r4, #0]
 8009e6a:	f8d8 3000 	ldr.w	r3, [r8]
 8009e6e:	685a      	ldr	r2, [r3, #4]
 8009e70:	bb62      	cbnz	r2, 8009ecc <_malloc_r+0xdc>
 8009e72:	f8c8 7000 	str.w	r7, [r8]
 8009e76:	e00f      	b.n	8009e98 <_malloc_r+0xa8>
 8009e78:	6822      	ldr	r2, [r4, #0]
 8009e7a:	1b52      	subs	r2, r2, r5
 8009e7c:	d420      	bmi.n	8009ec0 <_malloc_r+0xd0>
 8009e7e:	2a0b      	cmp	r2, #11
 8009e80:	d917      	bls.n	8009eb2 <_malloc_r+0xc2>
 8009e82:	1961      	adds	r1, r4, r5
 8009e84:	42a3      	cmp	r3, r4
 8009e86:	6025      	str	r5, [r4, #0]
 8009e88:	bf18      	it	ne
 8009e8a:	6059      	strne	r1, [r3, #4]
 8009e8c:	6863      	ldr	r3, [r4, #4]
 8009e8e:	bf08      	it	eq
 8009e90:	f8c8 1000 	streq.w	r1, [r8]
 8009e94:	5162      	str	r2, [r4, r5]
 8009e96:	604b      	str	r3, [r1, #4]
 8009e98:	4630      	mov	r0, r6
 8009e9a:	f000 f82f 	bl	8009efc <__malloc_unlock>
 8009e9e:	f104 000b 	add.w	r0, r4, #11
 8009ea2:	1d23      	adds	r3, r4, #4
 8009ea4:	f020 0007 	bic.w	r0, r0, #7
 8009ea8:	1ac2      	subs	r2, r0, r3
 8009eaa:	bf1c      	itt	ne
 8009eac:	1a1b      	subne	r3, r3, r0
 8009eae:	50a3      	strne	r3, [r4, r2]
 8009eb0:	e7af      	b.n	8009e12 <_malloc_r+0x22>
 8009eb2:	6862      	ldr	r2, [r4, #4]
 8009eb4:	42a3      	cmp	r3, r4
 8009eb6:	bf0c      	ite	eq
 8009eb8:	f8c8 2000 	streq.w	r2, [r8]
 8009ebc:	605a      	strne	r2, [r3, #4]
 8009ebe:	e7eb      	b.n	8009e98 <_malloc_r+0xa8>
 8009ec0:	4623      	mov	r3, r4
 8009ec2:	6864      	ldr	r4, [r4, #4]
 8009ec4:	e7ae      	b.n	8009e24 <_malloc_r+0x34>
 8009ec6:	463c      	mov	r4, r7
 8009ec8:	687f      	ldr	r7, [r7, #4]
 8009eca:	e7b6      	b.n	8009e3a <_malloc_r+0x4a>
 8009ecc:	461a      	mov	r2, r3
 8009ece:	685b      	ldr	r3, [r3, #4]
 8009ed0:	42a3      	cmp	r3, r4
 8009ed2:	d1fb      	bne.n	8009ecc <_malloc_r+0xdc>
 8009ed4:	2300      	movs	r3, #0
 8009ed6:	6053      	str	r3, [r2, #4]
 8009ed8:	e7de      	b.n	8009e98 <_malloc_r+0xa8>
 8009eda:	230c      	movs	r3, #12
 8009edc:	6033      	str	r3, [r6, #0]
 8009ede:	4630      	mov	r0, r6
 8009ee0:	f000 f80c 	bl	8009efc <__malloc_unlock>
 8009ee4:	e794      	b.n	8009e10 <_malloc_r+0x20>
 8009ee6:	6005      	str	r5, [r0, #0]
 8009ee8:	e7d6      	b.n	8009e98 <_malloc_r+0xa8>
 8009eea:	bf00      	nop
 8009eec:	20004a80 	.word	0x20004a80

08009ef0 <__malloc_lock>:
 8009ef0:	4801      	ldr	r0, [pc, #4]	@ (8009ef8 <__malloc_lock+0x8>)
 8009ef2:	f7ff b8ae 	b.w	8009052 <__retarget_lock_acquire_recursive>
 8009ef6:	bf00      	nop
 8009ef8:	20004a78 	.word	0x20004a78

08009efc <__malloc_unlock>:
 8009efc:	4801      	ldr	r0, [pc, #4]	@ (8009f04 <__malloc_unlock+0x8>)
 8009efe:	f7ff b8a9 	b.w	8009054 <__retarget_lock_release_recursive>
 8009f02:	bf00      	nop
 8009f04:	20004a78 	.word	0x20004a78

08009f08 <_Balloc>:
 8009f08:	b570      	push	{r4, r5, r6, lr}
 8009f0a:	69c6      	ldr	r6, [r0, #28]
 8009f0c:	4604      	mov	r4, r0
 8009f0e:	460d      	mov	r5, r1
 8009f10:	b976      	cbnz	r6, 8009f30 <_Balloc+0x28>
 8009f12:	2010      	movs	r0, #16
 8009f14:	f7ff ff42 	bl	8009d9c <malloc>
 8009f18:	4602      	mov	r2, r0
 8009f1a:	61e0      	str	r0, [r4, #28]
 8009f1c:	b920      	cbnz	r0, 8009f28 <_Balloc+0x20>
 8009f1e:	4b18      	ldr	r3, [pc, #96]	@ (8009f80 <_Balloc+0x78>)
 8009f20:	4818      	ldr	r0, [pc, #96]	@ (8009f84 <_Balloc+0x7c>)
 8009f22:	216b      	movs	r1, #107	@ 0x6b
 8009f24:	f000 fda6 	bl	800aa74 <__assert_func>
 8009f28:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009f2c:	6006      	str	r6, [r0, #0]
 8009f2e:	60c6      	str	r6, [r0, #12]
 8009f30:	69e6      	ldr	r6, [r4, #28]
 8009f32:	68f3      	ldr	r3, [r6, #12]
 8009f34:	b183      	cbz	r3, 8009f58 <_Balloc+0x50>
 8009f36:	69e3      	ldr	r3, [r4, #28]
 8009f38:	68db      	ldr	r3, [r3, #12]
 8009f3a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009f3e:	b9b8      	cbnz	r0, 8009f70 <_Balloc+0x68>
 8009f40:	2101      	movs	r1, #1
 8009f42:	fa01 f605 	lsl.w	r6, r1, r5
 8009f46:	1d72      	adds	r2, r6, #5
 8009f48:	0092      	lsls	r2, r2, #2
 8009f4a:	4620      	mov	r0, r4
 8009f4c:	f000 fdb0 	bl	800aab0 <_calloc_r>
 8009f50:	b160      	cbz	r0, 8009f6c <_Balloc+0x64>
 8009f52:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009f56:	e00e      	b.n	8009f76 <_Balloc+0x6e>
 8009f58:	2221      	movs	r2, #33	@ 0x21
 8009f5a:	2104      	movs	r1, #4
 8009f5c:	4620      	mov	r0, r4
 8009f5e:	f000 fda7 	bl	800aab0 <_calloc_r>
 8009f62:	69e3      	ldr	r3, [r4, #28]
 8009f64:	60f0      	str	r0, [r6, #12]
 8009f66:	68db      	ldr	r3, [r3, #12]
 8009f68:	2b00      	cmp	r3, #0
 8009f6a:	d1e4      	bne.n	8009f36 <_Balloc+0x2e>
 8009f6c:	2000      	movs	r0, #0
 8009f6e:	bd70      	pop	{r4, r5, r6, pc}
 8009f70:	6802      	ldr	r2, [r0, #0]
 8009f72:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009f76:	2300      	movs	r3, #0
 8009f78:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009f7c:	e7f7      	b.n	8009f6e <_Balloc+0x66>
 8009f7e:	bf00      	nop
 8009f80:	0800c2b1 	.word	0x0800c2b1
 8009f84:	0800c331 	.word	0x0800c331

08009f88 <_Bfree>:
 8009f88:	b570      	push	{r4, r5, r6, lr}
 8009f8a:	69c6      	ldr	r6, [r0, #28]
 8009f8c:	4605      	mov	r5, r0
 8009f8e:	460c      	mov	r4, r1
 8009f90:	b976      	cbnz	r6, 8009fb0 <_Bfree+0x28>
 8009f92:	2010      	movs	r0, #16
 8009f94:	f7ff ff02 	bl	8009d9c <malloc>
 8009f98:	4602      	mov	r2, r0
 8009f9a:	61e8      	str	r0, [r5, #28]
 8009f9c:	b920      	cbnz	r0, 8009fa8 <_Bfree+0x20>
 8009f9e:	4b09      	ldr	r3, [pc, #36]	@ (8009fc4 <_Bfree+0x3c>)
 8009fa0:	4809      	ldr	r0, [pc, #36]	@ (8009fc8 <_Bfree+0x40>)
 8009fa2:	218f      	movs	r1, #143	@ 0x8f
 8009fa4:	f000 fd66 	bl	800aa74 <__assert_func>
 8009fa8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009fac:	6006      	str	r6, [r0, #0]
 8009fae:	60c6      	str	r6, [r0, #12]
 8009fb0:	b13c      	cbz	r4, 8009fc2 <_Bfree+0x3a>
 8009fb2:	69eb      	ldr	r3, [r5, #28]
 8009fb4:	6862      	ldr	r2, [r4, #4]
 8009fb6:	68db      	ldr	r3, [r3, #12]
 8009fb8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009fbc:	6021      	str	r1, [r4, #0]
 8009fbe:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009fc2:	bd70      	pop	{r4, r5, r6, pc}
 8009fc4:	0800c2b1 	.word	0x0800c2b1
 8009fc8:	0800c331 	.word	0x0800c331

08009fcc <__multadd>:
 8009fcc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009fd0:	690d      	ldr	r5, [r1, #16]
 8009fd2:	4607      	mov	r7, r0
 8009fd4:	460c      	mov	r4, r1
 8009fd6:	461e      	mov	r6, r3
 8009fd8:	f101 0c14 	add.w	ip, r1, #20
 8009fdc:	2000      	movs	r0, #0
 8009fde:	f8dc 3000 	ldr.w	r3, [ip]
 8009fe2:	b299      	uxth	r1, r3
 8009fe4:	fb02 6101 	mla	r1, r2, r1, r6
 8009fe8:	0c1e      	lsrs	r6, r3, #16
 8009fea:	0c0b      	lsrs	r3, r1, #16
 8009fec:	fb02 3306 	mla	r3, r2, r6, r3
 8009ff0:	b289      	uxth	r1, r1
 8009ff2:	3001      	adds	r0, #1
 8009ff4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009ff8:	4285      	cmp	r5, r0
 8009ffa:	f84c 1b04 	str.w	r1, [ip], #4
 8009ffe:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800a002:	dcec      	bgt.n	8009fde <__multadd+0x12>
 800a004:	b30e      	cbz	r6, 800a04a <__multadd+0x7e>
 800a006:	68a3      	ldr	r3, [r4, #8]
 800a008:	42ab      	cmp	r3, r5
 800a00a:	dc19      	bgt.n	800a040 <__multadd+0x74>
 800a00c:	6861      	ldr	r1, [r4, #4]
 800a00e:	4638      	mov	r0, r7
 800a010:	3101      	adds	r1, #1
 800a012:	f7ff ff79 	bl	8009f08 <_Balloc>
 800a016:	4680      	mov	r8, r0
 800a018:	b928      	cbnz	r0, 800a026 <__multadd+0x5a>
 800a01a:	4602      	mov	r2, r0
 800a01c:	4b0c      	ldr	r3, [pc, #48]	@ (800a050 <__multadd+0x84>)
 800a01e:	480d      	ldr	r0, [pc, #52]	@ (800a054 <__multadd+0x88>)
 800a020:	21ba      	movs	r1, #186	@ 0xba
 800a022:	f000 fd27 	bl	800aa74 <__assert_func>
 800a026:	6922      	ldr	r2, [r4, #16]
 800a028:	3202      	adds	r2, #2
 800a02a:	f104 010c 	add.w	r1, r4, #12
 800a02e:	0092      	lsls	r2, r2, #2
 800a030:	300c      	adds	r0, #12
 800a032:	f000 fd11 	bl	800aa58 <memcpy>
 800a036:	4621      	mov	r1, r4
 800a038:	4638      	mov	r0, r7
 800a03a:	f7ff ffa5 	bl	8009f88 <_Bfree>
 800a03e:	4644      	mov	r4, r8
 800a040:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a044:	3501      	adds	r5, #1
 800a046:	615e      	str	r6, [r3, #20]
 800a048:	6125      	str	r5, [r4, #16]
 800a04a:	4620      	mov	r0, r4
 800a04c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a050:	0800c320 	.word	0x0800c320
 800a054:	0800c331 	.word	0x0800c331

0800a058 <__hi0bits>:
 800a058:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800a05c:	4603      	mov	r3, r0
 800a05e:	bf36      	itet	cc
 800a060:	0403      	lslcc	r3, r0, #16
 800a062:	2000      	movcs	r0, #0
 800a064:	2010      	movcc	r0, #16
 800a066:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a06a:	bf3c      	itt	cc
 800a06c:	021b      	lslcc	r3, r3, #8
 800a06e:	3008      	addcc	r0, #8
 800a070:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a074:	bf3c      	itt	cc
 800a076:	011b      	lslcc	r3, r3, #4
 800a078:	3004      	addcc	r0, #4
 800a07a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a07e:	bf3c      	itt	cc
 800a080:	009b      	lslcc	r3, r3, #2
 800a082:	3002      	addcc	r0, #2
 800a084:	2b00      	cmp	r3, #0
 800a086:	db05      	blt.n	800a094 <__hi0bits+0x3c>
 800a088:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800a08c:	f100 0001 	add.w	r0, r0, #1
 800a090:	bf08      	it	eq
 800a092:	2020      	moveq	r0, #32
 800a094:	4770      	bx	lr

0800a096 <__lo0bits>:
 800a096:	6803      	ldr	r3, [r0, #0]
 800a098:	4602      	mov	r2, r0
 800a09a:	f013 0007 	ands.w	r0, r3, #7
 800a09e:	d00b      	beq.n	800a0b8 <__lo0bits+0x22>
 800a0a0:	07d9      	lsls	r1, r3, #31
 800a0a2:	d421      	bmi.n	800a0e8 <__lo0bits+0x52>
 800a0a4:	0798      	lsls	r0, r3, #30
 800a0a6:	bf49      	itett	mi
 800a0a8:	085b      	lsrmi	r3, r3, #1
 800a0aa:	089b      	lsrpl	r3, r3, #2
 800a0ac:	2001      	movmi	r0, #1
 800a0ae:	6013      	strmi	r3, [r2, #0]
 800a0b0:	bf5c      	itt	pl
 800a0b2:	6013      	strpl	r3, [r2, #0]
 800a0b4:	2002      	movpl	r0, #2
 800a0b6:	4770      	bx	lr
 800a0b8:	b299      	uxth	r1, r3
 800a0ba:	b909      	cbnz	r1, 800a0c0 <__lo0bits+0x2a>
 800a0bc:	0c1b      	lsrs	r3, r3, #16
 800a0be:	2010      	movs	r0, #16
 800a0c0:	b2d9      	uxtb	r1, r3
 800a0c2:	b909      	cbnz	r1, 800a0c8 <__lo0bits+0x32>
 800a0c4:	3008      	adds	r0, #8
 800a0c6:	0a1b      	lsrs	r3, r3, #8
 800a0c8:	0719      	lsls	r1, r3, #28
 800a0ca:	bf04      	itt	eq
 800a0cc:	091b      	lsreq	r3, r3, #4
 800a0ce:	3004      	addeq	r0, #4
 800a0d0:	0799      	lsls	r1, r3, #30
 800a0d2:	bf04      	itt	eq
 800a0d4:	089b      	lsreq	r3, r3, #2
 800a0d6:	3002      	addeq	r0, #2
 800a0d8:	07d9      	lsls	r1, r3, #31
 800a0da:	d403      	bmi.n	800a0e4 <__lo0bits+0x4e>
 800a0dc:	085b      	lsrs	r3, r3, #1
 800a0de:	f100 0001 	add.w	r0, r0, #1
 800a0e2:	d003      	beq.n	800a0ec <__lo0bits+0x56>
 800a0e4:	6013      	str	r3, [r2, #0]
 800a0e6:	4770      	bx	lr
 800a0e8:	2000      	movs	r0, #0
 800a0ea:	4770      	bx	lr
 800a0ec:	2020      	movs	r0, #32
 800a0ee:	4770      	bx	lr

0800a0f0 <__i2b>:
 800a0f0:	b510      	push	{r4, lr}
 800a0f2:	460c      	mov	r4, r1
 800a0f4:	2101      	movs	r1, #1
 800a0f6:	f7ff ff07 	bl	8009f08 <_Balloc>
 800a0fa:	4602      	mov	r2, r0
 800a0fc:	b928      	cbnz	r0, 800a10a <__i2b+0x1a>
 800a0fe:	4b05      	ldr	r3, [pc, #20]	@ (800a114 <__i2b+0x24>)
 800a100:	4805      	ldr	r0, [pc, #20]	@ (800a118 <__i2b+0x28>)
 800a102:	f240 1145 	movw	r1, #325	@ 0x145
 800a106:	f000 fcb5 	bl	800aa74 <__assert_func>
 800a10a:	2301      	movs	r3, #1
 800a10c:	6144      	str	r4, [r0, #20]
 800a10e:	6103      	str	r3, [r0, #16]
 800a110:	bd10      	pop	{r4, pc}
 800a112:	bf00      	nop
 800a114:	0800c320 	.word	0x0800c320
 800a118:	0800c331 	.word	0x0800c331

0800a11c <__multiply>:
 800a11c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a120:	4617      	mov	r7, r2
 800a122:	690a      	ldr	r2, [r1, #16]
 800a124:	693b      	ldr	r3, [r7, #16]
 800a126:	429a      	cmp	r2, r3
 800a128:	bfa8      	it	ge
 800a12a:	463b      	movge	r3, r7
 800a12c:	4689      	mov	r9, r1
 800a12e:	bfa4      	itt	ge
 800a130:	460f      	movge	r7, r1
 800a132:	4699      	movge	r9, r3
 800a134:	693d      	ldr	r5, [r7, #16]
 800a136:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800a13a:	68bb      	ldr	r3, [r7, #8]
 800a13c:	6879      	ldr	r1, [r7, #4]
 800a13e:	eb05 060a 	add.w	r6, r5, sl
 800a142:	42b3      	cmp	r3, r6
 800a144:	b085      	sub	sp, #20
 800a146:	bfb8      	it	lt
 800a148:	3101      	addlt	r1, #1
 800a14a:	f7ff fedd 	bl	8009f08 <_Balloc>
 800a14e:	b930      	cbnz	r0, 800a15e <__multiply+0x42>
 800a150:	4602      	mov	r2, r0
 800a152:	4b41      	ldr	r3, [pc, #260]	@ (800a258 <__multiply+0x13c>)
 800a154:	4841      	ldr	r0, [pc, #260]	@ (800a25c <__multiply+0x140>)
 800a156:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800a15a:	f000 fc8b 	bl	800aa74 <__assert_func>
 800a15e:	f100 0414 	add.w	r4, r0, #20
 800a162:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800a166:	4623      	mov	r3, r4
 800a168:	2200      	movs	r2, #0
 800a16a:	4573      	cmp	r3, lr
 800a16c:	d320      	bcc.n	800a1b0 <__multiply+0x94>
 800a16e:	f107 0814 	add.w	r8, r7, #20
 800a172:	f109 0114 	add.w	r1, r9, #20
 800a176:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800a17a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800a17e:	9302      	str	r3, [sp, #8]
 800a180:	1beb      	subs	r3, r5, r7
 800a182:	3b15      	subs	r3, #21
 800a184:	f023 0303 	bic.w	r3, r3, #3
 800a188:	3304      	adds	r3, #4
 800a18a:	3715      	adds	r7, #21
 800a18c:	42bd      	cmp	r5, r7
 800a18e:	bf38      	it	cc
 800a190:	2304      	movcc	r3, #4
 800a192:	9301      	str	r3, [sp, #4]
 800a194:	9b02      	ldr	r3, [sp, #8]
 800a196:	9103      	str	r1, [sp, #12]
 800a198:	428b      	cmp	r3, r1
 800a19a:	d80c      	bhi.n	800a1b6 <__multiply+0x9a>
 800a19c:	2e00      	cmp	r6, #0
 800a19e:	dd03      	ble.n	800a1a8 <__multiply+0x8c>
 800a1a0:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800a1a4:	2b00      	cmp	r3, #0
 800a1a6:	d055      	beq.n	800a254 <__multiply+0x138>
 800a1a8:	6106      	str	r6, [r0, #16]
 800a1aa:	b005      	add	sp, #20
 800a1ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a1b0:	f843 2b04 	str.w	r2, [r3], #4
 800a1b4:	e7d9      	b.n	800a16a <__multiply+0x4e>
 800a1b6:	f8b1 a000 	ldrh.w	sl, [r1]
 800a1ba:	f1ba 0f00 	cmp.w	sl, #0
 800a1be:	d01f      	beq.n	800a200 <__multiply+0xe4>
 800a1c0:	46c4      	mov	ip, r8
 800a1c2:	46a1      	mov	r9, r4
 800a1c4:	2700      	movs	r7, #0
 800a1c6:	f85c 2b04 	ldr.w	r2, [ip], #4
 800a1ca:	f8d9 3000 	ldr.w	r3, [r9]
 800a1ce:	fa1f fb82 	uxth.w	fp, r2
 800a1d2:	b29b      	uxth	r3, r3
 800a1d4:	fb0a 330b 	mla	r3, sl, fp, r3
 800a1d8:	443b      	add	r3, r7
 800a1da:	f8d9 7000 	ldr.w	r7, [r9]
 800a1de:	0c12      	lsrs	r2, r2, #16
 800a1e0:	0c3f      	lsrs	r7, r7, #16
 800a1e2:	fb0a 7202 	mla	r2, sl, r2, r7
 800a1e6:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800a1ea:	b29b      	uxth	r3, r3
 800a1ec:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a1f0:	4565      	cmp	r5, ip
 800a1f2:	f849 3b04 	str.w	r3, [r9], #4
 800a1f6:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800a1fa:	d8e4      	bhi.n	800a1c6 <__multiply+0xaa>
 800a1fc:	9b01      	ldr	r3, [sp, #4]
 800a1fe:	50e7      	str	r7, [r4, r3]
 800a200:	9b03      	ldr	r3, [sp, #12]
 800a202:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800a206:	3104      	adds	r1, #4
 800a208:	f1b9 0f00 	cmp.w	r9, #0
 800a20c:	d020      	beq.n	800a250 <__multiply+0x134>
 800a20e:	6823      	ldr	r3, [r4, #0]
 800a210:	4647      	mov	r7, r8
 800a212:	46a4      	mov	ip, r4
 800a214:	f04f 0a00 	mov.w	sl, #0
 800a218:	f8b7 b000 	ldrh.w	fp, [r7]
 800a21c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800a220:	fb09 220b 	mla	r2, r9, fp, r2
 800a224:	4452      	add	r2, sl
 800a226:	b29b      	uxth	r3, r3
 800a228:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a22c:	f84c 3b04 	str.w	r3, [ip], #4
 800a230:	f857 3b04 	ldr.w	r3, [r7], #4
 800a234:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a238:	f8bc 3000 	ldrh.w	r3, [ip]
 800a23c:	fb09 330a 	mla	r3, r9, sl, r3
 800a240:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800a244:	42bd      	cmp	r5, r7
 800a246:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a24a:	d8e5      	bhi.n	800a218 <__multiply+0xfc>
 800a24c:	9a01      	ldr	r2, [sp, #4]
 800a24e:	50a3      	str	r3, [r4, r2]
 800a250:	3404      	adds	r4, #4
 800a252:	e79f      	b.n	800a194 <__multiply+0x78>
 800a254:	3e01      	subs	r6, #1
 800a256:	e7a1      	b.n	800a19c <__multiply+0x80>
 800a258:	0800c320 	.word	0x0800c320
 800a25c:	0800c331 	.word	0x0800c331

0800a260 <__pow5mult>:
 800a260:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a264:	4615      	mov	r5, r2
 800a266:	f012 0203 	ands.w	r2, r2, #3
 800a26a:	4607      	mov	r7, r0
 800a26c:	460e      	mov	r6, r1
 800a26e:	d007      	beq.n	800a280 <__pow5mult+0x20>
 800a270:	4c25      	ldr	r4, [pc, #148]	@ (800a308 <__pow5mult+0xa8>)
 800a272:	3a01      	subs	r2, #1
 800a274:	2300      	movs	r3, #0
 800a276:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a27a:	f7ff fea7 	bl	8009fcc <__multadd>
 800a27e:	4606      	mov	r6, r0
 800a280:	10ad      	asrs	r5, r5, #2
 800a282:	d03d      	beq.n	800a300 <__pow5mult+0xa0>
 800a284:	69fc      	ldr	r4, [r7, #28]
 800a286:	b97c      	cbnz	r4, 800a2a8 <__pow5mult+0x48>
 800a288:	2010      	movs	r0, #16
 800a28a:	f7ff fd87 	bl	8009d9c <malloc>
 800a28e:	4602      	mov	r2, r0
 800a290:	61f8      	str	r0, [r7, #28]
 800a292:	b928      	cbnz	r0, 800a2a0 <__pow5mult+0x40>
 800a294:	4b1d      	ldr	r3, [pc, #116]	@ (800a30c <__pow5mult+0xac>)
 800a296:	481e      	ldr	r0, [pc, #120]	@ (800a310 <__pow5mult+0xb0>)
 800a298:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800a29c:	f000 fbea 	bl	800aa74 <__assert_func>
 800a2a0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a2a4:	6004      	str	r4, [r0, #0]
 800a2a6:	60c4      	str	r4, [r0, #12]
 800a2a8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800a2ac:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a2b0:	b94c      	cbnz	r4, 800a2c6 <__pow5mult+0x66>
 800a2b2:	f240 2171 	movw	r1, #625	@ 0x271
 800a2b6:	4638      	mov	r0, r7
 800a2b8:	f7ff ff1a 	bl	800a0f0 <__i2b>
 800a2bc:	2300      	movs	r3, #0
 800a2be:	f8c8 0008 	str.w	r0, [r8, #8]
 800a2c2:	4604      	mov	r4, r0
 800a2c4:	6003      	str	r3, [r0, #0]
 800a2c6:	f04f 0900 	mov.w	r9, #0
 800a2ca:	07eb      	lsls	r3, r5, #31
 800a2cc:	d50a      	bpl.n	800a2e4 <__pow5mult+0x84>
 800a2ce:	4631      	mov	r1, r6
 800a2d0:	4622      	mov	r2, r4
 800a2d2:	4638      	mov	r0, r7
 800a2d4:	f7ff ff22 	bl	800a11c <__multiply>
 800a2d8:	4631      	mov	r1, r6
 800a2da:	4680      	mov	r8, r0
 800a2dc:	4638      	mov	r0, r7
 800a2de:	f7ff fe53 	bl	8009f88 <_Bfree>
 800a2e2:	4646      	mov	r6, r8
 800a2e4:	106d      	asrs	r5, r5, #1
 800a2e6:	d00b      	beq.n	800a300 <__pow5mult+0xa0>
 800a2e8:	6820      	ldr	r0, [r4, #0]
 800a2ea:	b938      	cbnz	r0, 800a2fc <__pow5mult+0x9c>
 800a2ec:	4622      	mov	r2, r4
 800a2ee:	4621      	mov	r1, r4
 800a2f0:	4638      	mov	r0, r7
 800a2f2:	f7ff ff13 	bl	800a11c <__multiply>
 800a2f6:	6020      	str	r0, [r4, #0]
 800a2f8:	f8c0 9000 	str.w	r9, [r0]
 800a2fc:	4604      	mov	r4, r0
 800a2fe:	e7e4      	b.n	800a2ca <__pow5mult+0x6a>
 800a300:	4630      	mov	r0, r6
 800a302:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a306:	bf00      	nop
 800a308:	0800c3e4 	.word	0x0800c3e4
 800a30c:	0800c2b1 	.word	0x0800c2b1
 800a310:	0800c331 	.word	0x0800c331

0800a314 <__lshift>:
 800a314:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a318:	460c      	mov	r4, r1
 800a31a:	6849      	ldr	r1, [r1, #4]
 800a31c:	6923      	ldr	r3, [r4, #16]
 800a31e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a322:	68a3      	ldr	r3, [r4, #8]
 800a324:	4607      	mov	r7, r0
 800a326:	4691      	mov	r9, r2
 800a328:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a32c:	f108 0601 	add.w	r6, r8, #1
 800a330:	42b3      	cmp	r3, r6
 800a332:	db0b      	blt.n	800a34c <__lshift+0x38>
 800a334:	4638      	mov	r0, r7
 800a336:	f7ff fde7 	bl	8009f08 <_Balloc>
 800a33a:	4605      	mov	r5, r0
 800a33c:	b948      	cbnz	r0, 800a352 <__lshift+0x3e>
 800a33e:	4602      	mov	r2, r0
 800a340:	4b28      	ldr	r3, [pc, #160]	@ (800a3e4 <__lshift+0xd0>)
 800a342:	4829      	ldr	r0, [pc, #164]	@ (800a3e8 <__lshift+0xd4>)
 800a344:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800a348:	f000 fb94 	bl	800aa74 <__assert_func>
 800a34c:	3101      	adds	r1, #1
 800a34e:	005b      	lsls	r3, r3, #1
 800a350:	e7ee      	b.n	800a330 <__lshift+0x1c>
 800a352:	2300      	movs	r3, #0
 800a354:	f100 0114 	add.w	r1, r0, #20
 800a358:	f100 0210 	add.w	r2, r0, #16
 800a35c:	4618      	mov	r0, r3
 800a35e:	4553      	cmp	r3, sl
 800a360:	db33      	blt.n	800a3ca <__lshift+0xb6>
 800a362:	6920      	ldr	r0, [r4, #16]
 800a364:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a368:	f104 0314 	add.w	r3, r4, #20
 800a36c:	f019 091f 	ands.w	r9, r9, #31
 800a370:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a374:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800a378:	d02b      	beq.n	800a3d2 <__lshift+0xbe>
 800a37a:	f1c9 0e20 	rsb	lr, r9, #32
 800a37e:	468a      	mov	sl, r1
 800a380:	2200      	movs	r2, #0
 800a382:	6818      	ldr	r0, [r3, #0]
 800a384:	fa00 f009 	lsl.w	r0, r0, r9
 800a388:	4310      	orrs	r0, r2
 800a38a:	f84a 0b04 	str.w	r0, [sl], #4
 800a38e:	f853 2b04 	ldr.w	r2, [r3], #4
 800a392:	459c      	cmp	ip, r3
 800a394:	fa22 f20e 	lsr.w	r2, r2, lr
 800a398:	d8f3      	bhi.n	800a382 <__lshift+0x6e>
 800a39a:	ebac 0304 	sub.w	r3, ip, r4
 800a39e:	3b15      	subs	r3, #21
 800a3a0:	f023 0303 	bic.w	r3, r3, #3
 800a3a4:	3304      	adds	r3, #4
 800a3a6:	f104 0015 	add.w	r0, r4, #21
 800a3aa:	4560      	cmp	r0, ip
 800a3ac:	bf88      	it	hi
 800a3ae:	2304      	movhi	r3, #4
 800a3b0:	50ca      	str	r2, [r1, r3]
 800a3b2:	b10a      	cbz	r2, 800a3b8 <__lshift+0xa4>
 800a3b4:	f108 0602 	add.w	r6, r8, #2
 800a3b8:	3e01      	subs	r6, #1
 800a3ba:	4638      	mov	r0, r7
 800a3bc:	612e      	str	r6, [r5, #16]
 800a3be:	4621      	mov	r1, r4
 800a3c0:	f7ff fde2 	bl	8009f88 <_Bfree>
 800a3c4:	4628      	mov	r0, r5
 800a3c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a3ca:	f842 0f04 	str.w	r0, [r2, #4]!
 800a3ce:	3301      	adds	r3, #1
 800a3d0:	e7c5      	b.n	800a35e <__lshift+0x4a>
 800a3d2:	3904      	subs	r1, #4
 800a3d4:	f853 2b04 	ldr.w	r2, [r3], #4
 800a3d8:	f841 2f04 	str.w	r2, [r1, #4]!
 800a3dc:	459c      	cmp	ip, r3
 800a3de:	d8f9      	bhi.n	800a3d4 <__lshift+0xc0>
 800a3e0:	e7ea      	b.n	800a3b8 <__lshift+0xa4>
 800a3e2:	bf00      	nop
 800a3e4:	0800c320 	.word	0x0800c320
 800a3e8:	0800c331 	.word	0x0800c331

0800a3ec <__mcmp>:
 800a3ec:	690a      	ldr	r2, [r1, #16]
 800a3ee:	4603      	mov	r3, r0
 800a3f0:	6900      	ldr	r0, [r0, #16]
 800a3f2:	1a80      	subs	r0, r0, r2
 800a3f4:	b530      	push	{r4, r5, lr}
 800a3f6:	d10e      	bne.n	800a416 <__mcmp+0x2a>
 800a3f8:	3314      	adds	r3, #20
 800a3fa:	3114      	adds	r1, #20
 800a3fc:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800a400:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800a404:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800a408:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800a40c:	4295      	cmp	r5, r2
 800a40e:	d003      	beq.n	800a418 <__mcmp+0x2c>
 800a410:	d205      	bcs.n	800a41e <__mcmp+0x32>
 800a412:	f04f 30ff 	mov.w	r0, #4294967295
 800a416:	bd30      	pop	{r4, r5, pc}
 800a418:	42a3      	cmp	r3, r4
 800a41a:	d3f3      	bcc.n	800a404 <__mcmp+0x18>
 800a41c:	e7fb      	b.n	800a416 <__mcmp+0x2a>
 800a41e:	2001      	movs	r0, #1
 800a420:	e7f9      	b.n	800a416 <__mcmp+0x2a>
	...

0800a424 <__mdiff>:
 800a424:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a428:	4689      	mov	r9, r1
 800a42a:	4606      	mov	r6, r0
 800a42c:	4611      	mov	r1, r2
 800a42e:	4648      	mov	r0, r9
 800a430:	4614      	mov	r4, r2
 800a432:	f7ff ffdb 	bl	800a3ec <__mcmp>
 800a436:	1e05      	subs	r5, r0, #0
 800a438:	d112      	bne.n	800a460 <__mdiff+0x3c>
 800a43a:	4629      	mov	r1, r5
 800a43c:	4630      	mov	r0, r6
 800a43e:	f7ff fd63 	bl	8009f08 <_Balloc>
 800a442:	4602      	mov	r2, r0
 800a444:	b928      	cbnz	r0, 800a452 <__mdiff+0x2e>
 800a446:	4b3f      	ldr	r3, [pc, #252]	@ (800a544 <__mdiff+0x120>)
 800a448:	f240 2137 	movw	r1, #567	@ 0x237
 800a44c:	483e      	ldr	r0, [pc, #248]	@ (800a548 <__mdiff+0x124>)
 800a44e:	f000 fb11 	bl	800aa74 <__assert_func>
 800a452:	2301      	movs	r3, #1
 800a454:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a458:	4610      	mov	r0, r2
 800a45a:	b003      	add	sp, #12
 800a45c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a460:	bfbc      	itt	lt
 800a462:	464b      	movlt	r3, r9
 800a464:	46a1      	movlt	r9, r4
 800a466:	4630      	mov	r0, r6
 800a468:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800a46c:	bfba      	itte	lt
 800a46e:	461c      	movlt	r4, r3
 800a470:	2501      	movlt	r5, #1
 800a472:	2500      	movge	r5, #0
 800a474:	f7ff fd48 	bl	8009f08 <_Balloc>
 800a478:	4602      	mov	r2, r0
 800a47a:	b918      	cbnz	r0, 800a484 <__mdiff+0x60>
 800a47c:	4b31      	ldr	r3, [pc, #196]	@ (800a544 <__mdiff+0x120>)
 800a47e:	f240 2145 	movw	r1, #581	@ 0x245
 800a482:	e7e3      	b.n	800a44c <__mdiff+0x28>
 800a484:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800a488:	6926      	ldr	r6, [r4, #16]
 800a48a:	60c5      	str	r5, [r0, #12]
 800a48c:	f109 0310 	add.w	r3, r9, #16
 800a490:	f109 0514 	add.w	r5, r9, #20
 800a494:	f104 0e14 	add.w	lr, r4, #20
 800a498:	f100 0b14 	add.w	fp, r0, #20
 800a49c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800a4a0:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800a4a4:	9301      	str	r3, [sp, #4]
 800a4a6:	46d9      	mov	r9, fp
 800a4a8:	f04f 0c00 	mov.w	ip, #0
 800a4ac:	9b01      	ldr	r3, [sp, #4]
 800a4ae:	f85e 0b04 	ldr.w	r0, [lr], #4
 800a4b2:	f853 af04 	ldr.w	sl, [r3, #4]!
 800a4b6:	9301      	str	r3, [sp, #4]
 800a4b8:	fa1f f38a 	uxth.w	r3, sl
 800a4bc:	4619      	mov	r1, r3
 800a4be:	b283      	uxth	r3, r0
 800a4c0:	1acb      	subs	r3, r1, r3
 800a4c2:	0c00      	lsrs	r0, r0, #16
 800a4c4:	4463      	add	r3, ip
 800a4c6:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800a4ca:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800a4ce:	b29b      	uxth	r3, r3
 800a4d0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800a4d4:	4576      	cmp	r6, lr
 800a4d6:	f849 3b04 	str.w	r3, [r9], #4
 800a4da:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a4de:	d8e5      	bhi.n	800a4ac <__mdiff+0x88>
 800a4e0:	1b33      	subs	r3, r6, r4
 800a4e2:	3b15      	subs	r3, #21
 800a4e4:	f023 0303 	bic.w	r3, r3, #3
 800a4e8:	3415      	adds	r4, #21
 800a4ea:	3304      	adds	r3, #4
 800a4ec:	42a6      	cmp	r6, r4
 800a4ee:	bf38      	it	cc
 800a4f0:	2304      	movcc	r3, #4
 800a4f2:	441d      	add	r5, r3
 800a4f4:	445b      	add	r3, fp
 800a4f6:	461e      	mov	r6, r3
 800a4f8:	462c      	mov	r4, r5
 800a4fa:	4544      	cmp	r4, r8
 800a4fc:	d30e      	bcc.n	800a51c <__mdiff+0xf8>
 800a4fe:	f108 0103 	add.w	r1, r8, #3
 800a502:	1b49      	subs	r1, r1, r5
 800a504:	f021 0103 	bic.w	r1, r1, #3
 800a508:	3d03      	subs	r5, #3
 800a50a:	45a8      	cmp	r8, r5
 800a50c:	bf38      	it	cc
 800a50e:	2100      	movcc	r1, #0
 800a510:	440b      	add	r3, r1
 800a512:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a516:	b191      	cbz	r1, 800a53e <__mdiff+0x11a>
 800a518:	6117      	str	r7, [r2, #16]
 800a51a:	e79d      	b.n	800a458 <__mdiff+0x34>
 800a51c:	f854 1b04 	ldr.w	r1, [r4], #4
 800a520:	46e6      	mov	lr, ip
 800a522:	0c08      	lsrs	r0, r1, #16
 800a524:	fa1c fc81 	uxtah	ip, ip, r1
 800a528:	4471      	add	r1, lr
 800a52a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800a52e:	b289      	uxth	r1, r1
 800a530:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800a534:	f846 1b04 	str.w	r1, [r6], #4
 800a538:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a53c:	e7dd      	b.n	800a4fa <__mdiff+0xd6>
 800a53e:	3f01      	subs	r7, #1
 800a540:	e7e7      	b.n	800a512 <__mdiff+0xee>
 800a542:	bf00      	nop
 800a544:	0800c320 	.word	0x0800c320
 800a548:	0800c331 	.word	0x0800c331

0800a54c <__d2b>:
 800a54c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a550:	460f      	mov	r7, r1
 800a552:	2101      	movs	r1, #1
 800a554:	ec59 8b10 	vmov	r8, r9, d0
 800a558:	4616      	mov	r6, r2
 800a55a:	f7ff fcd5 	bl	8009f08 <_Balloc>
 800a55e:	4604      	mov	r4, r0
 800a560:	b930      	cbnz	r0, 800a570 <__d2b+0x24>
 800a562:	4602      	mov	r2, r0
 800a564:	4b23      	ldr	r3, [pc, #140]	@ (800a5f4 <__d2b+0xa8>)
 800a566:	4824      	ldr	r0, [pc, #144]	@ (800a5f8 <__d2b+0xac>)
 800a568:	f240 310f 	movw	r1, #783	@ 0x30f
 800a56c:	f000 fa82 	bl	800aa74 <__assert_func>
 800a570:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800a574:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a578:	b10d      	cbz	r5, 800a57e <__d2b+0x32>
 800a57a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a57e:	9301      	str	r3, [sp, #4]
 800a580:	f1b8 0300 	subs.w	r3, r8, #0
 800a584:	d023      	beq.n	800a5ce <__d2b+0x82>
 800a586:	4668      	mov	r0, sp
 800a588:	9300      	str	r3, [sp, #0]
 800a58a:	f7ff fd84 	bl	800a096 <__lo0bits>
 800a58e:	e9dd 1200 	ldrd	r1, r2, [sp]
 800a592:	b1d0      	cbz	r0, 800a5ca <__d2b+0x7e>
 800a594:	f1c0 0320 	rsb	r3, r0, #32
 800a598:	fa02 f303 	lsl.w	r3, r2, r3
 800a59c:	430b      	orrs	r3, r1
 800a59e:	40c2      	lsrs	r2, r0
 800a5a0:	6163      	str	r3, [r4, #20]
 800a5a2:	9201      	str	r2, [sp, #4]
 800a5a4:	9b01      	ldr	r3, [sp, #4]
 800a5a6:	61a3      	str	r3, [r4, #24]
 800a5a8:	2b00      	cmp	r3, #0
 800a5aa:	bf0c      	ite	eq
 800a5ac:	2201      	moveq	r2, #1
 800a5ae:	2202      	movne	r2, #2
 800a5b0:	6122      	str	r2, [r4, #16]
 800a5b2:	b1a5      	cbz	r5, 800a5de <__d2b+0x92>
 800a5b4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800a5b8:	4405      	add	r5, r0
 800a5ba:	603d      	str	r5, [r7, #0]
 800a5bc:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800a5c0:	6030      	str	r0, [r6, #0]
 800a5c2:	4620      	mov	r0, r4
 800a5c4:	b003      	add	sp, #12
 800a5c6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a5ca:	6161      	str	r1, [r4, #20]
 800a5cc:	e7ea      	b.n	800a5a4 <__d2b+0x58>
 800a5ce:	a801      	add	r0, sp, #4
 800a5d0:	f7ff fd61 	bl	800a096 <__lo0bits>
 800a5d4:	9b01      	ldr	r3, [sp, #4]
 800a5d6:	6163      	str	r3, [r4, #20]
 800a5d8:	3020      	adds	r0, #32
 800a5da:	2201      	movs	r2, #1
 800a5dc:	e7e8      	b.n	800a5b0 <__d2b+0x64>
 800a5de:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a5e2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800a5e6:	6038      	str	r0, [r7, #0]
 800a5e8:	6918      	ldr	r0, [r3, #16]
 800a5ea:	f7ff fd35 	bl	800a058 <__hi0bits>
 800a5ee:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a5f2:	e7e5      	b.n	800a5c0 <__d2b+0x74>
 800a5f4:	0800c320 	.word	0x0800c320
 800a5f8:	0800c331 	.word	0x0800c331

0800a5fc <__ssputs_r>:
 800a5fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a600:	688e      	ldr	r6, [r1, #8]
 800a602:	461f      	mov	r7, r3
 800a604:	42be      	cmp	r6, r7
 800a606:	680b      	ldr	r3, [r1, #0]
 800a608:	4682      	mov	sl, r0
 800a60a:	460c      	mov	r4, r1
 800a60c:	4690      	mov	r8, r2
 800a60e:	d82d      	bhi.n	800a66c <__ssputs_r+0x70>
 800a610:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a614:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800a618:	d026      	beq.n	800a668 <__ssputs_r+0x6c>
 800a61a:	6965      	ldr	r5, [r4, #20]
 800a61c:	6909      	ldr	r1, [r1, #16]
 800a61e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a622:	eba3 0901 	sub.w	r9, r3, r1
 800a626:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a62a:	1c7b      	adds	r3, r7, #1
 800a62c:	444b      	add	r3, r9
 800a62e:	106d      	asrs	r5, r5, #1
 800a630:	429d      	cmp	r5, r3
 800a632:	bf38      	it	cc
 800a634:	461d      	movcc	r5, r3
 800a636:	0553      	lsls	r3, r2, #21
 800a638:	d527      	bpl.n	800a68a <__ssputs_r+0x8e>
 800a63a:	4629      	mov	r1, r5
 800a63c:	f7ff fbd8 	bl	8009df0 <_malloc_r>
 800a640:	4606      	mov	r6, r0
 800a642:	b360      	cbz	r0, 800a69e <__ssputs_r+0xa2>
 800a644:	6921      	ldr	r1, [r4, #16]
 800a646:	464a      	mov	r2, r9
 800a648:	f000 fa06 	bl	800aa58 <memcpy>
 800a64c:	89a3      	ldrh	r3, [r4, #12]
 800a64e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800a652:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a656:	81a3      	strh	r3, [r4, #12]
 800a658:	6126      	str	r6, [r4, #16]
 800a65a:	6165      	str	r5, [r4, #20]
 800a65c:	444e      	add	r6, r9
 800a65e:	eba5 0509 	sub.w	r5, r5, r9
 800a662:	6026      	str	r6, [r4, #0]
 800a664:	60a5      	str	r5, [r4, #8]
 800a666:	463e      	mov	r6, r7
 800a668:	42be      	cmp	r6, r7
 800a66a:	d900      	bls.n	800a66e <__ssputs_r+0x72>
 800a66c:	463e      	mov	r6, r7
 800a66e:	6820      	ldr	r0, [r4, #0]
 800a670:	4632      	mov	r2, r6
 800a672:	4641      	mov	r1, r8
 800a674:	f000 f9c6 	bl	800aa04 <memmove>
 800a678:	68a3      	ldr	r3, [r4, #8]
 800a67a:	1b9b      	subs	r3, r3, r6
 800a67c:	60a3      	str	r3, [r4, #8]
 800a67e:	6823      	ldr	r3, [r4, #0]
 800a680:	4433      	add	r3, r6
 800a682:	6023      	str	r3, [r4, #0]
 800a684:	2000      	movs	r0, #0
 800a686:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a68a:	462a      	mov	r2, r5
 800a68c:	f000 fa36 	bl	800aafc <_realloc_r>
 800a690:	4606      	mov	r6, r0
 800a692:	2800      	cmp	r0, #0
 800a694:	d1e0      	bne.n	800a658 <__ssputs_r+0x5c>
 800a696:	6921      	ldr	r1, [r4, #16]
 800a698:	4650      	mov	r0, sl
 800a69a:	f7ff fb35 	bl	8009d08 <_free_r>
 800a69e:	230c      	movs	r3, #12
 800a6a0:	f8ca 3000 	str.w	r3, [sl]
 800a6a4:	89a3      	ldrh	r3, [r4, #12]
 800a6a6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a6aa:	81a3      	strh	r3, [r4, #12]
 800a6ac:	f04f 30ff 	mov.w	r0, #4294967295
 800a6b0:	e7e9      	b.n	800a686 <__ssputs_r+0x8a>
	...

0800a6b4 <_svfiprintf_r>:
 800a6b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a6b8:	4698      	mov	r8, r3
 800a6ba:	898b      	ldrh	r3, [r1, #12]
 800a6bc:	061b      	lsls	r3, r3, #24
 800a6be:	b09d      	sub	sp, #116	@ 0x74
 800a6c0:	4607      	mov	r7, r0
 800a6c2:	460d      	mov	r5, r1
 800a6c4:	4614      	mov	r4, r2
 800a6c6:	d510      	bpl.n	800a6ea <_svfiprintf_r+0x36>
 800a6c8:	690b      	ldr	r3, [r1, #16]
 800a6ca:	b973      	cbnz	r3, 800a6ea <_svfiprintf_r+0x36>
 800a6cc:	2140      	movs	r1, #64	@ 0x40
 800a6ce:	f7ff fb8f 	bl	8009df0 <_malloc_r>
 800a6d2:	6028      	str	r0, [r5, #0]
 800a6d4:	6128      	str	r0, [r5, #16]
 800a6d6:	b930      	cbnz	r0, 800a6e6 <_svfiprintf_r+0x32>
 800a6d8:	230c      	movs	r3, #12
 800a6da:	603b      	str	r3, [r7, #0]
 800a6dc:	f04f 30ff 	mov.w	r0, #4294967295
 800a6e0:	b01d      	add	sp, #116	@ 0x74
 800a6e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a6e6:	2340      	movs	r3, #64	@ 0x40
 800a6e8:	616b      	str	r3, [r5, #20]
 800a6ea:	2300      	movs	r3, #0
 800a6ec:	9309      	str	r3, [sp, #36]	@ 0x24
 800a6ee:	2320      	movs	r3, #32
 800a6f0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a6f4:	f8cd 800c 	str.w	r8, [sp, #12]
 800a6f8:	2330      	movs	r3, #48	@ 0x30
 800a6fa:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800a898 <_svfiprintf_r+0x1e4>
 800a6fe:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a702:	f04f 0901 	mov.w	r9, #1
 800a706:	4623      	mov	r3, r4
 800a708:	469a      	mov	sl, r3
 800a70a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a70e:	b10a      	cbz	r2, 800a714 <_svfiprintf_r+0x60>
 800a710:	2a25      	cmp	r2, #37	@ 0x25
 800a712:	d1f9      	bne.n	800a708 <_svfiprintf_r+0x54>
 800a714:	ebba 0b04 	subs.w	fp, sl, r4
 800a718:	d00b      	beq.n	800a732 <_svfiprintf_r+0x7e>
 800a71a:	465b      	mov	r3, fp
 800a71c:	4622      	mov	r2, r4
 800a71e:	4629      	mov	r1, r5
 800a720:	4638      	mov	r0, r7
 800a722:	f7ff ff6b 	bl	800a5fc <__ssputs_r>
 800a726:	3001      	adds	r0, #1
 800a728:	f000 80a7 	beq.w	800a87a <_svfiprintf_r+0x1c6>
 800a72c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a72e:	445a      	add	r2, fp
 800a730:	9209      	str	r2, [sp, #36]	@ 0x24
 800a732:	f89a 3000 	ldrb.w	r3, [sl]
 800a736:	2b00      	cmp	r3, #0
 800a738:	f000 809f 	beq.w	800a87a <_svfiprintf_r+0x1c6>
 800a73c:	2300      	movs	r3, #0
 800a73e:	f04f 32ff 	mov.w	r2, #4294967295
 800a742:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a746:	f10a 0a01 	add.w	sl, sl, #1
 800a74a:	9304      	str	r3, [sp, #16]
 800a74c:	9307      	str	r3, [sp, #28]
 800a74e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a752:	931a      	str	r3, [sp, #104]	@ 0x68
 800a754:	4654      	mov	r4, sl
 800a756:	2205      	movs	r2, #5
 800a758:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a75c:	484e      	ldr	r0, [pc, #312]	@ (800a898 <_svfiprintf_r+0x1e4>)
 800a75e:	f7f5 fd37 	bl	80001d0 <memchr>
 800a762:	9a04      	ldr	r2, [sp, #16]
 800a764:	b9d8      	cbnz	r0, 800a79e <_svfiprintf_r+0xea>
 800a766:	06d0      	lsls	r0, r2, #27
 800a768:	bf44      	itt	mi
 800a76a:	2320      	movmi	r3, #32
 800a76c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a770:	0711      	lsls	r1, r2, #28
 800a772:	bf44      	itt	mi
 800a774:	232b      	movmi	r3, #43	@ 0x2b
 800a776:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a77a:	f89a 3000 	ldrb.w	r3, [sl]
 800a77e:	2b2a      	cmp	r3, #42	@ 0x2a
 800a780:	d015      	beq.n	800a7ae <_svfiprintf_r+0xfa>
 800a782:	9a07      	ldr	r2, [sp, #28]
 800a784:	4654      	mov	r4, sl
 800a786:	2000      	movs	r0, #0
 800a788:	f04f 0c0a 	mov.w	ip, #10
 800a78c:	4621      	mov	r1, r4
 800a78e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a792:	3b30      	subs	r3, #48	@ 0x30
 800a794:	2b09      	cmp	r3, #9
 800a796:	d94b      	bls.n	800a830 <_svfiprintf_r+0x17c>
 800a798:	b1b0      	cbz	r0, 800a7c8 <_svfiprintf_r+0x114>
 800a79a:	9207      	str	r2, [sp, #28]
 800a79c:	e014      	b.n	800a7c8 <_svfiprintf_r+0x114>
 800a79e:	eba0 0308 	sub.w	r3, r0, r8
 800a7a2:	fa09 f303 	lsl.w	r3, r9, r3
 800a7a6:	4313      	orrs	r3, r2
 800a7a8:	9304      	str	r3, [sp, #16]
 800a7aa:	46a2      	mov	sl, r4
 800a7ac:	e7d2      	b.n	800a754 <_svfiprintf_r+0xa0>
 800a7ae:	9b03      	ldr	r3, [sp, #12]
 800a7b0:	1d19      	adds	r1, r3, #4
 800a7b2:	681b      	ldr	r3, [r3, #0]
 800a7b4:	9103      	str	r1, [sp, #12]
 800a7b6:	2b00      	cmp	r3, #0
 800a7b8:	bfbb      	ittet	lt
 800a7ba:	425b      	neglt	r3, r3
 800a7bc:	f042 0202 	orrlt.w	r2, r2, #2
 800a7c0:	9307      	strge	r3, [sp, #28]
 800a7c2:	9307      	strlt	r3, [sp, #28]
 800a7c4:	bfb8      	it	lt
 800a7c6:	9204      	strlt	r2, [sp, #16]
 800a7c8:	7823      	ldrb	r3, [r4, #0]
 800a7ca:	2b2e      	cmp	r3, #46	@ 0x2e
 800a7cc:	d10a      	bne.n	800a7e4 <_svfiprintf_r+0x130>
 800a7ce:	7863      	ldrb	r3, [r4, #1]
 800a7d0:	2b2a      	cmp	r3, #42	@ 0x2a
 800a7d2:	d132      	bne.n	800a83a <_svfiprintf_r+0x186>
 800a7d4:	9b03      	ldr	r3, [sp, #12]
 800a7d6:	1d1a      	adds	r2, r3, #4
 800a7d8:	681b      	ldr	r3, [r3, #0]
 800a7da:	9203      	str	r2, [sp, #12]
 800a7dc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a7e0:	3402      	adds	r4, #2
 800a7e2:	9305      	str	r3, [sp, #20]
 800a7e4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800a8a8 <_svfiprintf_r+0x1f4>
 800a7e8:	7821      	ldrb	r1, [r4, #0]
 800a7ea:	2203      	movs	r2, #3
 800a7ec:	4650      	mov	r0, sl
 800a7ee:	f7f5 fcef 	bl	80001d0 <memchr>
 800a7f2:	b138      	cbz	r0, 800a804 <_svfiprintf_r+0x150>
 800a7f4:	9b04      	ldr	r3, [sp, #16]
 800a7f6:	eba0 000a 	sub.w	r0, r0, sl
 800a7fa:	2240      	movs	r2, #64	@ 0x40
 800a7fc:	4082      	lsls	r2, r0
 800a7fe:	4313      	orrs	r3, r2
 800a800:	3401      	adds	r4, #1
 800a802:	9304      	str	r3, [sp, #16]
 800a804:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a808:	4824      	ldr	r0, [pc, #144]	@ (800a89c <_svfiprintf_r+0x1e8>)
 800a80a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a80e:	2206      	movs	r2, #6
 800a810:	f7f5 fcde 	bl	80001d0 <memchr>
 800a814:	2800      	cmp	r0, #0
 800a816:	d036      	beq.n	800a886 <_svfiprintf_r+0x1d2>
 800a818:	4b21      	ldr	r3, [pc, #132]	@ (800a8a0 <_svfiprintf_r+0x1ec>)
 800a81a:	bb1b      	cbnz	r3, 800a864 <_svfiprintf_r+0x1b0>
 800a81c:	9b03      	ldr	r3, [sp, #12]
 800a81e:	3307      	adds	r3, #7
 800a820:	f023 0307 	bic.w	r3, r3, #7
 800a824:	3308      	adds	r3, #8
 800a826:	9303      	str	r3, [sp, #12]
 800a828:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a82a:	4433      	add	r3, r6
 800a82c:	9309      	str	r3, [sp, #36]	@ 0x24
 800a82e:	e76a      	b.n	800a706 <_svfiprintf_r+0x52>
 800a830:	fb0c 3202 	mla	r2, ip, r2, r3
 800a834:	460c      	mov	r4, r1
 800a836:	2001      	movs	r0, #1
 800a838:	e7a8      	b.n	800a78c <_svfiprintf_r+0xd8>
 800a83a:	2300      	movs	r3, #0
 800a83c:	3401      	adds	r4, #1
 800a83e:	9305      	str	r3, [sp, #20]
 800a840:	4619      	mov	r1, r3
 800a842:	f04f 0c0a 	mov.w	ip, #10
 800a846:	4620      	mov	r0, r4
 800a848:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a84c:	3a30      	subs	r2, #48	@ 0x30
 800a84e:	2a09      	cmp	r2, #9
 800a850:	d903      	bls.n	800a85a <_svfiprintf_r+0x1a6>
 800a852:	2b00      	cmp	r3, #0
 800a854:	d0c6      	beq.n	800a7e4 <_svfiprintf_r+0x130>
 800a856:	9105      	str	r1, [sp, #20]
 800a858:	e7c4      	b.n	800a7e4 <_svfiprintf_r+0x130>
 800a85a:	fb0c 2101 	mla	r1, ip, r1, r2
 800a85e:	4604      	mov	r4, r0
 800a860:	2301      	movs	r3, #1
 800a862:	e7f0      	b.n	800a846 <_svfiprintf_r+0x192>
 800a864:	ab03      	add	r3, sp, #12
 800a866:	9300      	str	r3, [sp, #0]
 800a868:	462a      	mov	r2, r5
 800a86a:	4b0e      	ldr	r3, [pc, #56]	@ (800a8a4 <_svfiprintf_r+0x1f0>)
 800a86c:	a904      	add	r1, sp, #16
 800a86e:	4638      	mov	r0, r7
 800a870:	f7fd fe94 	bl	800859c <_printf_float>
 800a874:	1c42      	adds	r2, r0, #1
 800a876:	4606      	mov	r6, r0
 800a878:	d1d6      	bne.n	800a828 <_svfiprintf_r+0x174>
 800a87a:	89ab      	ldrh	r3, [r5, #12]
 800a87c:	065b      	lsls	r3, r3, #25
 800a87e:	f53f af2d 	bmi.w	800a6dc <_svfiprintf_r+0x28>
 800a882:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a884:	e72c      	b.n	800a6e0 <_svfiprintf_r+0x2c>
 800a886:	ab03      	add	r3, sp, #12
 800a888:	9300      	str	r3, [sp, #0]
 800a88a:	462a      	mov	r2, r5
 800a88c:	4b05      	ldr	r3, [pc, #20]	@ (800a8a4 <_svfiprintf_r+0x1f0>)
 800a88e:	a904      	add	r1, sp, #16
 800a890:	4638      	mov	r0, r7
 800a892:	f7fe f91b 	bl	8008acc <_printf_i>
 800a896:	e7ed      	b.n	800a874 <_svfiprintf_r+0x1c0>
 800a898:	0800c38a 	.word	0x0800c38a
 800a89c:	0800c394 	.word	0x0800c394
 800a8a0:	0800859d 	.word	0x0800859d
 800a8a4:	0800a5fd 	.word	0x0800a5fd
 800a8a8:	0800c390 	.word	0x0800c390

0800a8ac <__sflush_r>:
 800a8ac:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a8b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a8b4:	0716      	lsls	r6, r2, #28
 800a8b6:	4605      	mov	r5, r0
 800a8b8:	460c      	mov	r4, r1
 800a8ba:	d454      	bmi.n	800a966 <__sflush_r+0xba>
 800a8bc:	684b      	ldr	r3, [r1, #4]
 800a8be:	2b00      	cmp	r3, #0
 800a8c0:	dc02      	bgt.n	800a8c8 <__sflush_r+0x1c>
 800a8c2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800a8c4:	2b00      	cmp	r3, #0
 800a8c6:	dd48      	ble.n	800a95a <__sflush_r+0xae>
 800a8c8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a8ca:	2e00      	cmp	r6, #0
 800a8cc:	d045      	beq.n	800a95a <__sflush_r+0xae>
 800a8ce:	2300      	movs	r3, #0
 800a8d0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800a8d4:	682f      	ldr	r7, [r5, #0]
 800a8d6:	6a21      	ldr	r1, [r4, #32]
 800a8d8:	602b      	str	r3, [r5, #0]
 800a8da:	d030      	beq.n	800a93e <__sflush_r+0x92>
 800a8dc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800a8de:	89a3      	ldrh	r3, [r4, #12]
 800a8e0:	0759      	lsls	r1, r3, #29
 800a8e2:	d505      	bpl.n	800a8f0 <__sflush_r+0x44>
 800a8e4:	6863      	ldr	r3, [r4, #4]
 800a8e6:	1ad2      	subs	r2, r2, r3
 800a8e8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800a8ea:	b10b      	cbz	r3, 800a8f0 <__sflush_r+0x44>
 800a8ec:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800a8ee:	1ad2      	subs	r2, r2, r3
 800a8f0:	2300      	movs	r3, #0
 800a8f2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a8f4:	6a21      	ldr	r1, [r4, #32]
 800a8f6:	4628      	mov	r0, r5
 800a8f8:	47b0      	blx	r6
 800a8fa:	1c43      	adds	r3, r0, #1
 800a8fc:	89a3      	ldrh	r3, [r4, #12]
 800a8fe:	d106      	bne.n	800a90e <__sflush_r+0x62>
 800a900:	6829      	ldr	r1, [r5, #0]
 800a902:	291d      	cmp	r1, #29
 800a904:	d82b      	bhi.n	800a95e <__sflush_r+0xb2>
 800a906:	4a2a      	ldr	r2, [pc, #168]	@ (800a9b0 <__sflush_r+0x104>)
 800a908:	40ca      	lsrs	r2, r1
 800a90a:	07d6      	lsls	r6, r2, #31
 800a90c:	d527      	bpl.n	800a95e <__sflush_r+0xb2>
 800a90e:	2200      	movs	r2, #0
 800a910:	6062      	str	r2, [r4, #4]
 800a912:	04d9      	lsls	r1, r3, #19
 800a914:	6922      	ldr	r2, [r4, #16]
 800a916:	6022      	str	r2, [r4, #0]
 800a918:	d504      	bpl.n	800a924 <__sflush_r+0x78>
 800a91a:	1c42      	adds	r2, r0, #1
 800a91c:	d101      	bne.n	800a922 <__sflush_r+0x76>
 800a91e:	682b      	ldr	r3, [r5, #0]
 800a920:	b903      	cbnz	r3, 800a924 <__sflush_r+0x78>
 800a922:	6560      	str	r0, [r4, #84]	@ 0x54
 800a924:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a926:	602f      	str	r7, [r5, #0]
 800a928:	b1b9      	cbz	r1, 800a95a <__sflush_r+0xae>
 800a92a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a92e:	4299      	cmp	r1, r3
 800a930:	d002      	beq.n	800a938 <__sflush_r+0x8c>
 800a932:	4628      	mov	r0, r5
 800a934:	f7ff f9e8 	bl	8009d08 <_free_r>
 800a938:	2300      	movs	r3, #0
 800a93a:	6363      	str	r3, [r4, #52]	@ 0x34
 800a93c:	e00d      	b.n	800a95a <__sflush_r+0xae>
 800a93e:	2301      	movs	r3, #1
 800a940:	4628      	mov	r0, r5
 800a942:	47b0      	blx	r6
 800a944:	4602      	mov	r2, r0
 800a946:	1c50      	adds	r0, r2, #1
 800a948:	d1c9      	bne.n	800a8de <__sflush_r+0x32>
 800a94a:	682b      	ldr	r3, [r5, #0]
 800a94c:	2b00      	cmp	r3, #0
 800a94e:	d0c6      	beq.n	800a8de <__sflush_r+0x32>
 800a950:	2b1d      	cmp	r3, #29
 800a952:	d001      	beq.n	800a958 <__sflush_r+0xac>
 800a954:	2b16      	cmp	r3, #22
 800a956:	d11e      	bne.n	800a996 <__sflush_r+0xea>
 800a958:	602f      	str	r7, [r5, #0]
 800a95a:	2000      	movs	r0, #0
 800a95c:	e022      	b.n	800a9a4 <__sflush_r+0xf8>
 800a95e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a962:	b21b      	sxth	r3, r3
 800a964:	e01b      	b.n	800a99e <__sflush_r+0xf2>
 800a966:	690f      	ldr	r7, [r1, #16]
 800a968:	2f00      	cmp	r7, #0
 800a96a:	d0f6      	beq.n	800a95a <__sflush_r+0xae>
 800a96c:	0793      	lsls	r3, r2, #30
 800a96e:	680e      	ldr	r6, [r1, #0]
 800a970:	bf08      	it	eq
 800a972:	694b      	ldreq	r3, [r1, #20]
 800a974:	600f      	str	r7, [r1, #0]
 800a976:	bf18      	it	ne
 800a978:	2300      	movne	r3, #0
 800a97a:	eba6 0807 	sub.w	r8, r6, r7
 800a97e:	608b      	str	r3, [r1, #8]
 800a980:	f1b8 0f00 	cmp.w	r8, #0
 800a984:	dde9      	ble.n	800a95a <__sflush_r+0xae>
 800a986:	6a21      	ldr	r1, [r4, #32]
 800a988:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800a98a:	4643      	mov	r3, r8
 800a98c:	463a      	mov	r2, r7
 800a98e:	4628      	mov	r0, r5
 800a990:	47b0      	blx	r6
 800a992:	2800      	cmp	r0, #0
 800a994:	dc08      	bgt.n	800a9a8 <__sflush_r+0xfc>
 800a996:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a99a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a99e:	81a3      	strh	r3, [r4, #12]
 800a9a0:	f04f 30ff 	mov.w	r0, #4294967295
 800a9a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a9a8:	4407      	add	r7, r0
 800a9aa:	eba8 0800 	sub.w	r8, r8, r0
 800a9ae:	e7e7      	b.n	800a980 <__sflush_r+0xd4>
 800a9b0:	20400001 	.word	0x20400001

0800a9b4 <_fflush_r>:
 800a9b4:	b538      	push	{r3, r4, r5, lr}
 800a9b6:	690b      	ldr	r3, [r1, #16]
 800a9b8:	4605      	mov	r5, r0
 800a9ba:	460c      	mov	r4, r1
 800a9bc:	b913      	cbnz	r3, 800a9c4 <_fflush_r+0x10>
 800a9be:	2500      	movs	r5, #0
 800a9c0:	4628      	mov	r0, r5
 800a9c2:	bd38      	pop	{r3, r4, r5, pc}
 800a9c4:	b118      	cbz	r0, 800a9ce <_fflush_r+0x1a>
 800a9c6:	6a03      	ldr	r3, [r0, #32]
 800a9c8:	b90b      	cbnz	r3, 800a9ce <_fflush_r+0x1a>
 800a9ca:	f7fe fa29 	bl	8008e20 <__sinit>
 800a9ce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a9d2:	2b00      	cmp	r3, #0
 800a9d4:	d0f3      	beq.n	800a9be <_fflush_r+0xa>
 800a9d6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800a9d8:	07d0      	lsls	r0, r2, #31
 800a9da:	d404      	bmi.n	800a9e6 <_fflush_r+0x32>
 800a9dc:	0599      	lsls	r1, r3, #22
 800a9de:	d402      	bmi.n	800a9e6 <_fflush_r+0x32>
 800a9e0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a9e2:	f7fe fb36 	bl	8009052 <__retarget_lock_acquire_recursive>
 800a9e6:	4628      	mov	r0, r5
 800a9e8:	4621      	mov	r1, r4
 800a9ea:	f7ff ff5f 	bl	800a8ac <__sflush_r>
 800a9ee:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a9f0:	07da      	lsls	r2, r3, #31
 800a9f2:	4605      	mov	r5, r0
 800a9f4:	d4e4      	bmi.n	800a9c0 <_fflush_r+0xc>
 800a9f6:	89a3      	ldrh	r3, [r4, #12]
 800a9f8:	059b      	lsls	r3, r3, #22
 800a9fa:	d4e1      	bmi.n	800a9c0 <_fflush_r+0xc>
 800a9fc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a9fe:	f7fe fb29 	bl	8009054 <__retarget_lock_release_recursive>
 800aa02:	e7dd      	b.n	800a9c0 <_fflush_r+0xc>

0800aa04 <memmove>:
 800aa04:	4288      	cmp	r0, r1
 800aa06:	b510      	push	{r4, lr}
 800aa08:	eb01 0402 	add.w	r4, r1, r2
 800aa0c:	d902      	bls.n	800aa14 <memmove+0x10>
 800aa0e:	4284      	cmp	r4, r0
 800aa10:	4623      	mov	r3, r4
 800aa12:	d807      	bhi.n	800aa24 <memmove+0x20>
 800aa14:	1e43      	subs	r3, r0, #1
 800aa16:	42a1      	cmp	r1, r4
 800aa18:	d008      	beq.n	800aa2c <memmove+0x28>
 800aa1a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800aa1e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800aa22:	e7f8      	b.n	800aa16 <memmove+0x12>
 800aa24:	4402      	add	r2, r0
 800aa26:	4601      	mov	r1, r0
 800aa28:	428a      	cmp	r2, r1
 800aa2a:	d100      	bne.n	800aa2e <memmove+0x2a>
 800aa2c:	bd10      	pop	{r4, pc}
 800aa2e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800aa32:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800aa36:	e7f7      	b.n	800aa28 <memmove+0x24>

0800aa38 <_sbrk_r>:
 800aa38:	b538      	push	{r3, r4, r5, lr}
 800aa3a:	4d06      	ldr	r5, [pc, #24]	@ (800aa54 <_sbrk_r+0x1c>)
 800aa3c:	2300      	movs	r3, #0
 800aa3e:	4604      	mov	r4, r0
 800aa40:	4608      	mov	r0, r1
 800aa42:	602b      	str	r3, [r5, #0]
 800aa44:	f7f7 fdc8 	bl	80025d8 <_sbrk>
 800aa48:	1c43      	adds	r3, r0, #1
 800aa4a:	d102      	bne.n	800aa52 <_sbrk_r+0x1a>
 800aa4c:	682b      	ldr	r3, [r5, #0]
 800aa4e:	b103      	cbz	r3, 800aa52 <_sbrk_r+0x1a>
 800aa50:	6023      	str	r3, [r4, #0]
 800aa52:	bd38      	pop	{r3, r4, r5, pc}
 800aa54:	20004a74 	.word	0x20004a74

0800aa58 <memcpy>:
 800aa58:	440a      	add	r2, r1
 800aa5a:	4291      	cmp	r1, r2
 800aa5c:	f100 33ff 	add.w	r3, r0, #4294967295
 800aa60:	d100      	bne.n	800aa64 <memcpy+0xc>
 800aa62:	4770      	bx	lr
 800aa64:	b510      	push	{r4, lr}
 800aa66:	f811 4b01 	ldrb.w	r4, [r1], #1
 800aa6a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800aa6e:	4291      	cmp	r1, r2
 800aa70:	d1f9      	bne.n	800aa66 <memcpy+0xe>
 800aa72:	bd10      	pop	{r4, pc}

0800aa74 <__assert_func>:
 800aa74:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800aa76:	4614      	mov	r4, r2
 800aa78:	461a      	mov	r2, r3
 800aa7a:	4b09      	ldr	r3, [pc, #36]	@ (800aaa0 <__assert_func+0x2c>)
 800aa7c:	681b      	ldr	r3, [r3, #0]
 800aa7e:	4605      	mov	r5, r0
 800aa80:	68d8      	ldr	r0, [r3, #12]
 800aa82:	b14c      	cbz	r4, 800aa98 <__assert_func+0x24>
 800aa84:	4b07      	ldr	r3, [pc, #28]	@ (800aaa4 <__assert_func+0x30>)
 800aa86:	9100      	str	r1, [sp, #0]
 800aa88:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800aa8c:	4906      	ldr	r1, [pc, #24]	@ (800aaa8 <__assert_func+0x34>)
 800aa8e:	462b      	mov	r3, r5
 800aa90:	f000 f870 	bl	800ab74 <fiprintf>
 800aa94:	f000 f880 	bl	800ab98 <abort>
 800aa98:	4b04      	ldr	r3, [pc, #16]	@ (800aaac <__assert_func+0x38>)
 800aa9a:	461c      	mov	r4, r3
 800aa9c:	e7f3      	b.n	800aa86 <__assert_func+0x12>
 800aa9e:	bf00      	nop
 800aaa0:	200001fc 	.word	0x200001fc
 800aaa4:	0800c3a5 	.word	0x0800c3a5
 800aaa8:	0800c3b2 	.word	0x0800c3b2
 800aaac:	0800c3e0 	.word	0x0800c3e0

0800aab0 <_calloc_r>:
 800aab0:	b570      	push	{r4, r5, r6, lr}
 800aab2:	fba1 5402 	umull	r5, r4, r1, r2
 800aab6:	b934      	cbnz	r4, 800aac6 <_calloc_r+0x16>
 800aab8:	4629      	mov	r1, r5
 800aaba:	f7ff f999 	bl	8009df0 <_malloc_r>
 800aabe:	4606      	mov	r6, r0
 800aac0:	b928      	cbnz	r0, 800aace <_calloc_r+0x1e>
 800aac2:	4630      	mov	r0, r6
 800aac4:	bd70      	pop	{r4, r5, r6, pc}
 800aac6:	220c      	movs	r2, #12
 800aac8:	6002      	str	r2, [r0, #0]
 800aaca:	2600      	movs	r6, #0
 800aacc:	e7f9      	b.n	800aac2 <_calloc_r+0x12>
 800aace:	462a      	mov	r2, r5
 800aad0:	4621      	mov	r1, r4
 800aad2:	f7fe fa40 	bl	8008f56 <memset>
 800aad6:	e7f4      	b.n	800aac2 <_calloc_r+0x12>

0800aad8 <__ascii_mbtowc>:
 800aad8:	b082      	sub	sp, #8
 800aada:	b901      	cbnz	r1, 800aade <__ascii_mbtowc+0x6>
 800aadc:	a901      	add	r1, sp, #4
 800aade:	b142      	cbz	r2, 800aaf2 <__ascii_mbtowc+0x1a>
 800aae0:	b14b      	cbz	r3, 800aaf6 <__ascii_mbtowc+0x1e>
 800aae2:	7813      	ldrb	r3, [r2, #0]
 800aae4:	600b      	str	r3, [r1, #0]
 800aae6:	7812      	ldrb	r2, [r2, #0]
 800aae8:	1e10      	subs	r0, r2, #0
 800aaea:	bf18      	it	ne
 800aaec:	2001      	movne	r0, #1
 800aaee:	b002      	add	sp, #8
 800aaf0:	4770      	bx	lr
 800aaf2:	4610      	mov	r0, r2
 800aaf4:	e7fb      	b.n	800aaee <__ascii_mbtowc+0x16>
 800aaf6:	f06f 0001 	mvn.w	r0, #1
 800aafa:	e7f8      	b.n	800aaee <__ascii_mbtowc+0x16>

0800aafc <_realloc_r>:
 800aafc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ab00:	4607      	mov	r7, r0
 800ab02:	4614      	mov	r4, r2
 800ab04:	460d      	mov	r5, r1
 800ab06:	b921      	cbnz	r1, 800ab12 <_realloc_r+0x16>
 800ab08:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ab0c:	4611      	mov	r1, r2
 800ab0e:	f7ff b96f 	b.w	8009df0 <_malloc_r>
 800ab12:	b92a      	cbnz	r2, 800ab20 <_realloc_r+0x24>
 800ab14:	f7ff f8f8 	bl	8009d08 <_free_r>
 800ab18:	4625      	mov	r5, r4
 800ab1a:	4628      	mov	r0, r5
 800ab1c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ab20:	f000 f841 	bl	800aba6 <_malloc_usable_size_r>
 800ab24:	4284      	cmp	r4, r0
 800ab26:	4606      	mov	r6, r0
 800ab28:	d802      	bhi.n	800ab30 <_realloc_r+0x34>
 800ab2a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800ab2e:	d8f4      	bhi.n	800ab1a <_realloc_r+0x1e>
 800ab30:	4621      	mov	r1, r4
 800ab32:	4638      	mov	r0, r7
 800ab34:	f7ff f95c 	bl	8009df0 <_malloc_r>
 800ab38:	4680      	mov	r8, r0
 800ab3a:	b908      	cbnz	r0, 800ab40 <_realloc_r+0x44>
 800ab3c:	4645      	mov	r5, r8
 800ab3e:	e7ec      	b.n	800ab1a <_realloc_r+0x1e>
 800ab40:	42b4      	cmp	r4, r6
 800ab42:	4622      	mov	r2, r4
 800ab44:	4629      	mov	r1, r5
 800ab46:	bf28      	it	cs
 800ab48:	4632      	movcs	r2, r6
 800ab4a:	f7ff ff85 	bl	800aa58 <memcpy>
 800ab4e:	4629      	mov	r1, r5
 800ab50:	4638      	mov	r0, r7
 800ab52:	f7ff f8d9 	bl	8009d08 <_free_r>
 800ab56:	e7f1      	b.n	800ab3c <_realloc_r+0x40>

0800ab58 <__ascii_wctomb>:
 800ab58:	4603      	mov	r3, r0
 800ab5a:	4608      	mov	r0, r1
 800ab5c:	b141      	cbz	r1, 800ab70 <__ascii_wctomb+0x18>
 800ab5e:	2aff      	cmp	r2, #255	@ 0xff
 800ab60:	d904      	bls.n	800ab6c <__ascii_wctomb+0x14>
 800ab62:	228a      	movs	r2, #138	@ 0x8a
 800ab64:	601a      	str	r2, [r3, #0]
 800ab66:	f04f 30ff 	mov.w	r0, #4294967295
 800ab6a:	4770      	bx	lr
 800ab6c:	700a      	strb	r2, [r1, #0]
 800ab6e:	2001      	movs	r0, #1
 800ab70:	4770      	bx	lr
	...

0800ab74 <fiprintf>:
 800ab74:	b40e      	push	{r1, r2, r3}
 800ab76:	b503      	push	{r0, r1, lr}
 800ab78:	4601      	mov	r1, r0
 800ab7a:	ab03      	add	r3, sp, #12
 800ab7c:	4805      	ldr	r0, [pc, #20]	@ (800ab94 <fiprintf+0x20>)
 800ab7e:	f853 2b04 	ldr.w	r2, [r3], #4
 800ab82:	6800      	ldr	r0, [r0, #0]
 800ab84:	9301      	str	r3, [sp, #4]
 800ab86:	f000 f83f 	bl	800ac08 <_vfiprintf_r>
 800ab8a:	b002      	add	sp, #8
 800ab8c:	f85d eb04 	ldr.w	lr, [sp], #4
 800ab90:	b003      	add	sp, #12
 800ab92:	4770      	bx	lr
 800ab94:	200001fc 	.word	0x200001fc

0800ab98 <abort>:
 800ab98:	b508      	push	{r3, lr}
 800ab9a:	2006      	movs	r0, #6
 800ab9c:	f000 fa08 	bl	800afb0 <raise>
 800aba0:	2001      	movs	r0, #1
 800aba2:	f7f7 fca1 	bl	80024e8 <_exit>

0800aba6 <_malloc_usable_size_r>:
 800aba6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800abaa:	1f18      	subs	r0, r3, #4
 800abac:	2b00      	cmp	r3, #0
 800abae:	bfbc      	itt	lt
 800abb0:	580b      	ldrlt	r3, [r1, r0]
 800abb2:	18c0      	addlt	r0, r0, r3
 800abb4:	4770      	bx	lr

0800abb6 <__sfputc_r>:
 800abb6:	6893      	ldr	r3, [r2, #8]
 800abb8:	3b01      	subs	r3, #1
 800abba:	2b00      	cmp	r3, #0
 800abbc:	b410      	push	{r4}
 800abbe:	6093      	str	r3, [r2, #8]
 800abc0:	da08      	bge.n	800abd4 <__sfputc_r+0x1e>
 800abc2:	6994      	ldr	r4, [r2, #24]
 800abc4:	42a3      	cmp	r3, r4
 800abc6:	db01      	blt.n	800abcc <__sfputc_r+0x16>
 800abc8:	290a      	cmp	r1, #10
 800abca:	d103      	bne.n	800abd4 <__sfputc_r+0x1e>
 800abcc:	f85d 4b04 	ldr.w	r4, [sp], #4
 800abd0:	f000 b932 	b.w	800ae38 <__swbuf_r>
 800abd4:	6813      	ldr	r3, [r2, #0]
 800abd6:	1c58      	adds	r0, r3, #1
 800abd8:	6010      	str	r0, [r2, #0]
 800abda:	7019      	strb	r1, [r3, #0]
 800abdc:	4608      	mov	r0, r1
 800abde:	f85d 4b04 	ldr.w	r4, [sp], #4
 800abe2:	4770      	bx	lr

0800abe4 <__sfputs_r>:
 800abe4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800abe6:	4606      	mov	r6, r0
 800abe8:	460f      	mov	r7, r1
 800abea:	4614      	mov	r4, r2
 800abec:	18d5      	adds	r5, r2, r3
 800abee:	42ac      	cmp	r4, r5
 800abf0:	d101      	bne.n	800abf6 <__sfputs_r+0x12>
 800abf2:	2000      	movs	r0, #0
 800abf4:	e007      	b.n	800ac06 <__sfputs_r+0x22>
 800abf6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800abfa:	463a      	mov	r2, r7
 800abfc:	4630      	mov	r0, r6
 800abfe:	f7ff ffda 	bl	800abb6 <__sfputc_r>
 800ac02:	1c43      	adds	r3, r0, #1
 800ac04:	d1f3      	bne.n	800abee <__sfputs_r+0xa>
 800ac06:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800ac08 <_vfiprintf_r>:
 800ac08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ac0c:	460d      	mov	r5, r1
 800ac0e:	b09d      	sub	sp, #116	@ 0x74
 800ac10:	4614      	mov	r4, r2
 800ac12:	4698      	mov	r8, r3
 800ac14:	4606      	mov	r6, r0
 800ac16:	b118      	cbz	r0, 800ac20 <_vfiprintf_r+0x18>
 800ac18:	6a03      	ldr	r3, [r0, #32]
 800ac1a:	b90b      	cbnz	r3, 800ac20 <_vfiprintf_r+0x18>
 800ac1c:	f7fe f900 	bl	8008e20 <__sinit>
 800ac20:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ac22:	07d9      	lsls	r1, r3, #31
 800ac24:	d405      	bmi.n	800ac32 <_vfiprintf_r+0x2a>
 800ac26:	89ab      	ldrh	r3, [r5, #12]
 800ac28:	059a      	lsls	r2, r3, #22
 800ac2a:	d402      	bmi.n	800ac32 <_vfiprintf_r+0x2a>
 800ac2c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ac2e:	f7fe fa10 	bl	8009052 <__retarget_lock_acquire_recursive>
 800ac32:	89ab      	ldrh	r3, [r5, #12]
 800ac34:	071b      	lsls	r3, r3, #28
 800ac36:	d501      	bpl.n	800ac3c <_vfiprintf_r+0x34>
 800ac38:	692b      	ldr	r3, [r5, #16]
 800ac3a:	b99b      	cbnz	r3, 800ac64 <_vfiprintf_r+0x5c>
 800ac3c:	4629      	mov	r1, r5
 800ac3e:	4630      	mov	r0, r6
 800ac40:	f000 f938 	bl	800aeb4 <__swsetup_r>
 800ac44:	b170      	cbz	r0, 800ac64 <_vfiprintf_r+0x5c>
 800ac46:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ac48:	07dc      	lsls	r4, r3, #31
 800ac4a:	d504      	bpl.n	800ac56 <_vfiprintf_r+0x4e>
 800ac4c:	f04f 30ff 	mov.w	r0, #4294967295
 800ac50:	b01d      	add	sp, #116	@ 0x74
 800ac52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ac56:	89ab      	ldrh	r3, [r5, #12]
 800ac58:	0598      	lsls	r0, r3, #22
 800ac5a:	d4f7      	bmi.n	800ac4c <_vfiprintf_r+0x44>
 800ac5c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ac5e:	f7fe f9f9 	bl	8009054 <__retarget_lock_release_recursive>
 800ac62:	e7f3      	b.n	800ac4c <_vfiprintf_r+0x44>
 800ac64:	2300      	movs	r3, #0
 800ac66:	9309      	str	r3, [sp, #36]	@ 0x24
 800ac68:	2320      	movs	r3, #32
 800ac6a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ac6e:	f8cd 800c 	str.w	r8, [sp, #12]
 800ac72:	2330      	movs	r3, #48	@ 0x30
 800ac74:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800ae24 <_vfiprintf_r+0x21c>
 800ac78:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800ac7c:	f04f 0901 	mov.w	r9, #1
 800ac80:	4623      	mov	r3, r4
 800ac82:	469a      	mov	sl, r3
 800ac84:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ac88:	b10a      	cbz	r2, 800ac8e <_vfiprintf_r+0x86>
 800ac8a:	2a25      	cmp	r2, #37	@ 0x25
 800ac8c:	d1f9      	bne.n	800ac82 <_vfiprintf_r+0x7a>
 800ac8e:	ebba 0b04 	subs.w	fp, sl, r4
 800ac92:	d00b      	beq.n	800acac <_vfiprintf_r+0xa4>
 800ac94:	465b      	mov	r3, fp
 800ac96:	4622      	mov	r2, r4
 800ac98:	4629      	mov	r1, r5
 800ac9a:	4630      	mov	r0, r6
 800ac9c:	f7ff ffa2 	bl	800abe4 <__sfputs_r>
 800aca0:	3001      	adds	r0, #1
 800aca2:	f000 80a7 	beq.w	800adf4 <_vfiprintf_r+0x1ec>
 800aca6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800aca8:	445a      	add	r2, fp
 800acaa:	9209      	str	r2, [sp, #36]	@ 0x24
 800acac:	f89a 3000 	ldrb.w	r3, [sl]
 800acb0:	2b00      	cmp	r3, #0
 800acb2:	f000 809f 	beq.w	800adf4 <_vfiprintf_r+0x1ec>
 800acb6:	2300      	movs	r3, #0
 800acb8:	f04f 32ff 	mov.w	r2, #4294967295
 800acbc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800acc0:	f10a 0a01 	add.w	sl, sl, #1
 800acc4:	9304      	str	r3, [sp, #16]
 800acc6:	9307      	str	r3, [sp, #28]
 800acc8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800accc:	931a      	str	r3, [sp, #104]	@ 0x68
 800acce:	4654      	mov	r4, sl
 800acd0:	2205      	movs	r2, #5
 800acd2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800acd6:	4853      	ldr	r0, [pc, #332]	@ (800ae24 <_vfiprintf_r+0x21c>)
 800acd8:	f7f5 fa7a 	bl	80001d0 <memchr>
 800acdc:	9a04      	ldr	r2, [sp, #16]
 800acde:	b9d8      	cbnz	r0, 800ad18 <_vfiprintf_r+0x110>
 800ace0:	06d1      	lsls	r1, r2, #27
 800ace2:	bf44      	itt	mi
 800ace4:	2320      	movmi	r3, #32
 800ace6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800acea:	0713      	lsls	r3, r2, #28
 800acec:	bf44      	itt	mi
 800acee:	232b      	movmi	r3, #43	@ 0x2b
 800acf0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800acf4:	f89a 3000 	ldrb.w	r3, [sl]
 800acf8:	2b2a      	cmp	r3, #42	@ 0x2a
 800acfa:	d015      	beq.n	800ad28 <_vfiprintf_r+0x120>
 800acfc:	9a07      	ldr	r2, [sp, #28]
 800acfe:	4654      	mov	r4, sl
 800ad00:	2000      	movs	r0, #0
 800ad02:	f04f 0c0a 	mov.w	ip, #10
 800ad06:	4621      	mov	r1, r4
 800ad08:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ad0c:	3b30      	subs	r3, #48	@ 0x30
 800ad0e:	2b09      	cmp	r3, #9
 800ad10:	d94b      	bls.n	800adaa <_vfiprintf_r+0x1a2>
 800ad12:	b1b0      	cbz	r0, 800ad42 <_vfiprintf_r+0x13a>
 800ad14:	9207      	str	r2, [sp, #28]
 800ad16:	e014      	b.n	800ad42 <_vfiprintf_r+0x13a>
 800ad18:	eba0 0308 	sub.w	r3, r0, r8
 800ad1c:	fa09 f303 	lsl.w	r3, r9, r3
 800ad20:	4313      	orrs	r3, r2
 800ad22:	9304      	str	r3, [sp, #16]
 800ad24:	46a2      	mov	sl, r4
 800ad26:	e7d2      	b.n	800acce <_vfiprintf_r+0xc6>
 800ad28:	9b03      	ldr	r3, [sp, #12]
 800ad2a:	1d19      	adds	r1, r3, #4
 800ad2c:	681b      	ldr	r3, [r3, #0]
 800ad2e:	9103      	str	r1, [sp, #12]
 800ad30:	2b00      	cmp	r3, #0
 800ad32:	bfbb      	ittet	lt
 800ad34:	425b      	neglt	r3, r3
 800ad36:	f042 0202 	orrlt.w	r2, r2, #2
 800ad3a:	9307      	strge	r3, [sp, #28]
 800ad3c:	9307      	strlt	r3, [sp, #28]
 800ad3e:	bfb8      	it	lt
 800ad40:	9204      	strlt	r2, [sp, #16]
 800ad42:	7823      	ldrb	r3, [r4, #0]
 800ad44:	2b2e      	cmp	r3, #46	@ 0x2e
 800ad46:	d10a      	bne.n	800ad5e <_vfiprintf_r+0x156>
 800ad48:	7863      	ldrb	r3, [r4, #1]
 800ad4a:	2b2a      	cmp	r3, #42	@ 0x2a
 800ad4c:	d132      	bne.n	800adb4 <_vfiprintf_r+0x1ac>
 800ad4e:	9b03      	ldr	r3, [sp, #12]
 800ad50:	1d1a      	adds	r2, r3, #4
 800ad52:	681b      	ldr	r3, [r3, #0]
 800ad54:	9203      	str	r2, [sp, #12]
 800ad56:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800ad5a:	3402      	adds	r4, #2
 800ad5c:	9305      	str	r3, [sp, #20]
 800ad5e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800ae34 <_vfiprintf_r+0x22c>
 800ad62:	7821      	ldrb	r1, [r4, #0]
 800ad64:	2203      	movs	r2, #3
 800ad66:	4650      	mov	r0, sl
 800ad68:	f7f5 fa32 	bl	80001d0 <memchr>
 800ad6c:	b138      	cbz	r0, 800ad7e <_vfiprintf_r+0x176>
 800ad6e:	9b04      	ldr	r3, [sp, #16]
 800ad70:	eba0 000a 	sub.w	r0, r0, sl
 800ad74:	2240      	movs	r2, #64	@ 0x40
 800ad76:	4082      	lsls	r2, r0
 800ad78:	4313      	orrs	r3, r2
 800ad7a:	3401      	adds	r4, #1
 800ad7c:	9304      	str	r3, [sp, #16]
 800ad7e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ad82:	4829      	ldr	r0, [pc, #164]	@ (800ae28 <_vfiprintf_r+0x220>)
 800ad84:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800ad88:	2206      	movs	r2, #6
 800ad8a:	f7f5 fa21 	bl	80001d0 <memchr>
 800ad8e:	2800      	cmp	r0, #0
 800ad90:	d03f      	beq.n	800ae12 <_vfiprintf_r+0x20a>
 800ad92:	4b26      	ldr	r3, [pc, #152]	@ (800ae2c <_vfiprintf_r+0x224>)
 800ad94:	bb1b      	cbnz	r3, 800adde <_vfiprintf_r+0x1d6>
 800ad96:	9b03      	ldr	r3, [sp, #12]
 800ad98:	3307      	adds	r3, #7
 800ad9a:	f023 0307 	bic.w	r3, r3, #7
 800ad9e:	3308      	adds	r3, #8
 800ada0:	9303      	str	r3, [sp, #12]
 800ada2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ada4:	443b      	add	r3, r7
 800ada6:	9309      	str	r3, [sp, #36]	@ 0x24
 800ada8:	e76a      	b.n	800ac80 <_vfiprintf_r+0x78>
 800adaa:	fb0c 3202 	mla	r2, ip, r2, r3
 800adae:	460c      	mov	r4, r1
 800adb0:	2001      	movs	r0, #1
 800adb2:	e7a8      	b.n	800ad06 <_vfiprintf_r+0xfe>
 800adb4:	2300      	movs	r3, #0
 800adb6:	3401      	adds	r4, #1
 800adb8:	9305      	str	r3, [sp, #20]
 800adba:	4619      	mov	r1, r3
 800adbc:	f04f 0c0a 	mov.w	ip, #10
 800adc0:	4620      	mov	r0, r4
 800adc2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800adc6:	3a30      	subs	r2, #48	@ 0x30
 800adc8:	2a09      	cmp	r2, #9
 800adca:	d903      	bls.n	800add4 <_vfiprintf_r+0x1cc>
 800adcc:	2b00      	cmp	r3, #0
 800adce:	d0c6      	beq.n	800ad5e <_vfiprintf_r+0x156>
 800add0:	9105      	str	r1, [sp, #20]
 800add2:	e7c4      	b.n	800ad5e <_vfiprintf_r+0x156>
 800add4:	fb0c 2101 	mla	r1, ip, r1, r2
 800add8:	4604      	mov	r4, r0
 800adda:	2301      	movs	r3, #1
 800addc:	e7f0      	b.n	800adc0 <_vfiprintf_r+0x1b8>
 800adde:	ab03      	add	r3, sp, #12
 800ade0:	9300      	str	r3, [sp, #0]
 800ade2:	462a      	mov	r2, r5
 800ade4:	4b12      	ldr	r3, [pc, #72]	@ (800ae30 <_vfiprintf_r+0x228>)
 800ade6:	a904      	add	r1, sp, #16
 800ade8:	4630      	mov	r0, r6
 800adea:	f7fd fbd7 	bl	800859c <_printf_float>
 800adee:	4607      	mov	r7, r0
 800adf0:	1c78      	adds	r0, r7, #1
 800adf2:	d1d6      	bne.n	800ada2 <_vfiprintf_r+0x19a>
 800adf4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800adf6:	07d9      	lsls	r1, r3, #31
 800adf8:	d405      	bmi.n	800ae06 <_vfiprintf_r+0x1fe>
 800adfa:	89ab      	ldrh	r3, [r5, #12]
 800adfc:	059a      	lsls	r2, r3, #22
 800adfe:	d402      	bmi.n	800ae06 <_vfiprintf_r+0x1fe>
 800ae00:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ae02:	f7fe f927 	bl	8009054 <__retarget_lock_release_recursive>
 800ae06:	89ab      	ldrh	r3, [r5, #12]
 800ae08:	065b      	lsls	r3, r3, #25
 800ae0a:	f53f af1f 	bmi.w	800ac4c <_vfiprintf_r+0x44>
 800ae0e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ae10:	e71e      	b.n	800ac50 <_vfiprintf_r+0x48>
 800ae12:	ab03      	add	r3, sp, #12
 800ae14:	9300      	str	r3, [sp, #0]
 800ae16:	462a      	mov	r2, r5
 800ae18:	4b05      	ldr	r3, [pc, #20]	@ (800ae30 <_vfiprintf_r+0x228>)
 800ae1a:	a904      	add	r1, sp, #16
 800ae1c:	4630      	mov	r0, r6
 800ae1e:	f7fd fe55 	bl	8008acc <_printf_i>
 800ae22:	e7e4      	b.n	800adee <_vfiprintf_r+0x1e6>
 800ae24:	0800c38a 	.word	0x0800c38a
 800ae28:	0800c394 	.word	0x0800c394
 800ae2c:	0800859d 	.word	0x0800859d
 800ae30:	0800abe5 	.word	0x0800abe5
 800ae34:	0800c390 	.word	0x0800c390

0800ae38 <__swbuf_r>:
 800ae38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ae3a:	460e      	mov	r6, r1
 800ae3c:	4614      	mov	r4, r2
 800ae3e:	4605      	mov	r5, r0
 800ae40:	b118      	cbz	r0, 800ae4a <__swbuf_r+0x12>
 800ae42:	6a03      	ldr	r3, [r0, #32]
 800ae44:	b90b      	cbnz	r3, 800ae4a <__swbuf_r+0x12>
 800ae46:	f7fd ffeb 	bl	8008e20 <__sinit>
 800ae4a:	69a3      	ldr	r3, [r4, #24]
 800ae4c:	60a3      	str	r3, [r4, #8]
 800ae4e:	89a3      	ldrh	r3, [r4, #12]
 800ae50:	071a      	lsls	r2, r3, #28
 800ae52:	d501      	bpl.n	800ae58 <__swbuf_r+0x20>
 800ae54:	6923      	ldr	r3, [r4, #16]
 800ae56:	b943      	cbnz	r3, 800ae6a <__swbuf_r+0x32>
 800ae58:	4621      	mov	r1, r4
 800ae5a:	4628      	mov	r0, r5
 800ae5c:	f000 f82a 	bl	800aeb4 <__swsetup_r>
 800ae60:	b118      	cbz	r0, 800ae6a <__swbuf_r+0x32>
 800ae62:	f04f 37ff 	mov.w	r7, #4294967295
 800ae66:	4638      	mov	r0, r7
 800ae68:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ae6a:	6823      	ldr	r3, [r4, #0]
 800ae6c:	6922      	ldr	r2, [r4, #16]
 800ae6e:	1a98      	subs	r0, r3, r2
 800ae70:	6963      	ldr	r3, [r4, #20]
 800ae72:	b2f6      	uxtb	r6, r6
 800ae74:	4283      	cmp	r3, r0
 800ae76:	4637      	mov	r7, r6
 800ae78:	dc05      	bgt.n	800ae86 <__swbuf_r+0x4e>
 800ae7a:	4621      	mov	r1, r4
 800ae7c:	4628      	mov	r0, r5
 800ae7e:	f7ff fd99 	bl	800a9b4 <_fflush_r>
 800ae82:	2800      	cmp	r0, #0
 800ae84:	d1ed      	bne.n	800ae62 <__swbuf_r+0x2a>
 800ae86:	68a3      	ldr	r3, [r4, #8]
 800ae88:	3b01      	subs	r3, #1
 800ae8a:	60a3      	str	r3, [r4, #8]
 800ae8c:	6823      	ldr	r3, [r4, #0]
 800ae8e:	1c5a      	adds	r2, r3, #1
 800ae90:	6022      	str	r2, [r4, #0]
 800ae92:	701e      	strb	r6, [r3, #0]
 800ae94:	6962      	ldr	r2, [r4, #20]
 800ae96:	1c43      	adds	r3, r0, #1
 800ae98:	429a      	cmp	r2, r3
 800ae9a:	d004      	beq.n	800aea6 <__swbuf_r+0x6e>
 800ae9c:	89a3      	ldrh	r3, [r4, #12]
 800ae9e:	07db      	lsls	r3, r3, #31
 800aea0:	d5e1      	bpl.n	800ae66 <__swbuf_r+0x2e>
 800aea2:	2e0a      	cmp	r6, #10
 800aea4:	d1df      	bne.n	800ae66 <__swbuf_r+0x2e>
 800aea6:	4621      	mov	r1, r4
 800aea8:	4628      	mov	r0, r5
 800aeaa:	f7ff fd83 	bl	800a9b4 <_fflush_r>
 800aeae:	2800      	cmp	r0, #0
 800aeb0:	d0d9      	beq.n	800ae66 <__swbuf_r+0x2e>
 800aeb2:	e7d6      	b.n	800ae62 <__swbuf_r+0x2a>

0800aeb4 <__swsetup_r>:
 800aeb4:	b538      	push	{r3, r4, r5, lr}
 800aeb6:	4b29      	ldr	r3, [pc, #164]	@ (800af5c <__swsetup_r+0xa8>)
 800aeb8:	4605      	mov	r5, r0
 800aeba:	6818      	ldr	r0, [r3, #0]
 800aebc:	460c      	mov	r4, r1
 800aebe:	b118      	cbz	r0, 800aec8 <__swsetup_r+0x14>
 800aec0:	6a03      	ldr	r3, [r0, #32]
 800aec2:	b90b      	cbnz	r3, 800aec8 <__swsetup_r+0x14>
 800aec4:	f7fd ffac 	bl	8008e20 <__sinit>
 800aec8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800aecc:	0719      	lsls	r1, r3, #28
 800aece:	d422      	bmi.n	800af16 <__swsetup_r+0x62>
 800aed0:	06da      	lsls	r2, r3, #27
 800aed2:	d407      	bmi.n	800aee4 <__swsetup_r+0x30>
 800aed4:	2209      	movs	r2, #9
 800aed6:	602a      	str	r2, [r5, #0]
 800aed8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800aedc:	81a3      	strh	r3, [r4, #12]
 800aede:	f04f 30ff 	mov.w	r0, #4294967295
 800aee2:	e033      	b.n	800af4c <__swsetup_r+0x98>
 800aee4:	0758      	lsls	r0, r3, #29
 800aee6:	d512      	bpl.n	800af0e <__swsetup_r+0x5a>
 800aee8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800aeea:	b141      	cbz	r1, 800aefe <__swsetup_r+0x4a>
 800aeec:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800aef0:	4299      	cmp	r1, r3
 800aef2:	d002      	beq.n	800aefa <__swsetup_r+0x46>
 800aef4:	4628      	mov	r0, r5
 800aef6:	f7fe ff07 	bl	8009d08 <_free_r>
 800aefa:	2300      	movs	r3, #0
 800aefc:	6363      	str	r3, [r4, #52]	@ 0x34
 800aefe:	89a3      	ldrh	r3, [r4, #12]
 800af00:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800af04:	81a3      	strh	r3, [r4, #12]
 800af06:	2300      	movs	r3, #0
 800af08:	6063      	str	r3, [r4, #4]
 800af0a:	6923      	ldr	r3, [r4, #16]
 800af0c:	6023      	str	r3, [r4, #0]
 800af0e:	89a3      	ldrh	r3, [r4, #12]
 800af10:	f043 0308 	orr.w	r3, r3, #8
 800af14:	81a3      	strh	r3, [r4, #12]
 800af16:	6923      	ldr	r3, [r4, #16]
 800af18:	b94b      	cbnz	r3, 800af2e <__swsetup_r+0x7a>
 800af1a:	89a3      	ldrh	r3, [r4, #12]
 800af1c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800af20:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800af24:	d003      	beq.n	800af2e <__swsetup_r+0x7a>
 800af26:	4621      	mov	r1, r4
 800af28:	4628      	mov	r0, r5
 800af2a:	f000 f883 	bl	800b034 <__smakebuf_r>
 800af2e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800af32:	f013 0201 	ands.w	r2, r3, #1
 800af36:	d00a      	beq.n	800af4e <__swsetup_r+0x9a>
 800af38:	2200      	movs	r2, #0
 800af3a:	60a2      	str	r2, [r4, #8]
 800af3c:	6962      	ldr	r2, [r4, #20]
 800af3e:	4252      	negs	r2, r2
 800af40:	61a2      	str	r2, [r4, #24]
 800af42:	6922      	ldr	r2, [r4, #16]
 800af44:	b942      	cbnz	r2, 800af58 <__swsetup_r+0xa4>
 800af46:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800af4a:	d1c5      	bne.n	800aed8 <__swsetup_r+0x24>
 800af4c:	bd38      	pop	{r3, r4, r5, pc}
 800af4e:	0799      	lsls	r1, r3, #30
 800af50:	bf58      	it	pl
 800af52:	6962      	ldrpl	r2, [r4, #20]
 800af54:	60a2      	str	r2, [r4, #8]
 800af56:	e7f4      	b.n	800af42 <__swsetup_r+0x8e>
 800af58:	2000      	movs	r0, #0
 800af5a:	e7f7      	b.n	800af4c <__swsetup_r+0x98>
 800af5c:	200001fc 	.word	0x200001fc

0800af60 <_raise_r>:
 800af60:	291f      	cmp	r1, #31
 800af62:	b538      	push	{r3, r4, r5, lr}
 800af64:	4605      	mov	r5, r0
 800af66:	460c      	mov	r4, r1
 800af68:	d904      	bls.n	800af74 <_raise_r+0x14>
 800af6a:	2316      	movs	r3, #22
 800af6c:	6003      	str	r3, [r0, #0]
 800af6e:	f04f 30ff 	mov.w	r0, #4294967295
 800af72:	bd38      	pop	{r3, r4, r5, pc}
 800af74:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800af76:	b112      	cbz	r2, 800af7e <_raise_r+0x1e>
 800af78:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800af7c:	b94b      	cbnz	r3, 800af92 <_raise_r+0x32>
 800af7e:	4628      	mov	r0, r5
 800af80:	f000 f830 	bl	800afe4 <_getpid_r>
 800af84:	4622      	mov	r2, r4
 800af86:	4601      	mov	r1, r0
 800af88:	4628      	mov	r0, r5
 800af8a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800af8e:	f000 b817 	b.w	800afc0 <_kill_r>
 800af92:	2b01      	cmp	r3, #1
 800af94:	d00a      	beq.n	800afac <_raise_r+0x4c>
 800af96:	1c59      	adds	r1, r3, #1
 800af98:	d103      	bne.n	800afa2 <_raise_r+0x42>
 800af9a:	2316      	movs	r3, #22
 800af9c:	6003      	str	r3, [r0, #0]
 800af9e:	2001      	movs	r0, #1
 800afa0:	e7e7      	b.n	800af72 <_raise_r+0x12>
 800afa2:	2100      	movs	r1, #0
 800afa4:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800afa8:	4620      	mov	r0, r4
 800afaa:	4798      	blx	r3
 800afac:	2000      	movs	r0, #0
 800afae:	e7e0      	b.n	800af72 <_raise_r+0x12>

0800afb0 <raise>:
 800afb0:	4b02      	ldr	r3, [pc, #8]	@ (800afbc <raise+0xc>)
 800afb2:	4601      	mov	r1, r0
 800afb4:	6818      	ldr	r0, [r3, #0]
 800afb6:	f7ff bfd3 	b.w	800af60 <_raise_r>
 800afba:	bf00      	nop
 800afbc:	200001fc 	.word	0x200001fc

0800afc0 <_kill_r>:
 800afc0:	b538      	push	{r3, r4, r5, lr}
 800afc2:	4d07      	ldr	r5, [pc, #28]	@ (800afe0 <_kill_r+0x20>)
 800afc4:	2300      	movs	r3, #0
 800afc6:	4604      	mov	r4, r0
 800afc8:	4608      	mov	r0, r1
 800afca:	4611      	mov	r1, r2
 800afcc:	602b      	str	r3, [r5, #0]
 800afce:	f7f7 fa7b 	bl	80024c8 <_kill>
 800afd2:	1c43      	adds	r3, r0, #1
 800afd4:	d102      	bne.n	800afdc <_kill_r+0x1c>
 800afd6:	682b      	ldr	r3, [r5, #0]
 800afd8:	b103      	cbz	r3, 800afdc <_kill_r+0x1c>
 800afda:	6023      	str	r3, [r4, #0]
 800afdc:	bd38      	pop	{r3, r4, r5, pc}
 800afde:	bf00      	nop
 800afe0:	20004a74 	.word	0x20004a74

0800afe4 <_getpid_r>:
 800afe4:	f7f7 ba68 	b.w	80024b8 <_getpid>

0800afe8 <__swhatbuf_r>:
 800afe8:	b570      	push	{r4, r5, r6, lr}
 800afea:	460c      	mov	r4, r1
 800afec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aff0:	2900      	cmp	r1, #0
 800aff2:	b096      	sub	sp, #88	@ 0x58
 800aff4:	4615      	mov	r5, r2
 800aff6:	461e      	mov	r6, r3
 800aff8:	da0d      	bge.n	800b016 <__swhatbuf_r+0x2e>
 800affa:	89a3      	ldrh	r3, [r4, #12]
 800affc:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800b000:	f04f 0100 	mov.w	r1, #0
 800b004:	bf14      	ite	ne
 800b006:	2340      	movne	r3, #64	@ 0x40
 800b008:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800b00c:	2000      	movs	r0, #0
 800b00e:	6031      	str	r1, [r6, #0]
 800b010:	602b      	str	r3, [r5, #0]
 800b012:	b016      	add	sp, #88	@ 0x58
 800b014:	bd70      	pop	{r4, r5, r6, pc}
 800b016:	466a      	mov	r2, sp
 800b018:	f000 f848 	bl	800b0ac <_fstat_r>
 800b01c:	2800      	cmp	r0, #0
 800b01e:	dbec      	blt.n	800affa <__swhatbuf_r+0x12>
 800b020:	9901      	ldr	r1, [sp, #4]
 800b022:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800b026:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800b02a:	4259      	negs	r1, r3
 800b02c:	4159      	adcs	r1, r3
 800b02e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b032:	e7eb      	b.n	800b00c <__swhatbuf_r+0x24>

0800b034 <__smakebuf_r>:
 800b034:	898b      	ldrh	r3, [r1, #12]
 800b036:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b038:	079d      	lsls	r5, r3, #30
 800b03a:	4606      	mov	r6, r0
 800b03c:	460c      	mov	r4, r1
 800b03e:	d507      	bpl.n	800b050 <__smakebuf_r+0x1c>
 800b040:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800b044:	6023      	str	r3, [r4, #0]
 800b046:	6123      	str	r3, [r4, #16]
 800b048:	2301      	movs	r3, #1
 800b04a:	6163      	str	r3, [r4, #20]
 800b04c:	b003      	add	sp, #12
 800b04e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b050:	ab01      	add	r3, sp, #4
 800b052:	466a      	mov	r2, sp
 800b054:	f7ff ffc8 	bl	800afe8 <__swhatbuf_r>
 800b058:	9f00      	ldr	r7, [sp, #0]
 800b05a:	4605      	mov	r5, r0
 800b05c:	4639      	mov	r1, r7
 800b05e:	4630      	mov	r0, r6
 800b060:	f7fe fec6 	bl	8009df0 <_malloc_r>
 800b064:	b948      	cbnz	r0, 800b07a <__smakebuf_r+0x46>
 800b066:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b06a:	059a      	lsls	r2, r3, #22
 800b06c:	d4ee      	bmi.n	800b04c <__smakebuf_r+0x18>
 800b06e:	f023 0303 	bic.w	r3, r3, #3
 800b072:	f043 0302 	orr.w	r3, r3, #2
 800b076:	81a3      	strh	r3, [r4, #12]
 800b078:	e7e2      	b.n	800b040 <__smakebuf_r+0xc>
 800b07a:	89a3      	ldrh	r3, [r4, #12]
 800b07c:	6020      	str	r0, [r4, #0]
 800b07e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b082:	81a3      	strh	r3, [r4, #12]
 800b084:	9b01      	ldr	r3, [sp, #4]
 800b086:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800b08a:	b15b      	cbz	r3, 800b0a4 <__smakebuf_r+0x70>
 800b08c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b090:	4630      	mov	r0, r6
 800b092:	f000 f81d 	bl	800b0d0 <_isatty_r>
 800b096:	b128      	cbz	r0, 800b0a4 <__smakebuf_r+0x70>
 800b098:	89a3      	ldrh	r3, [r4, #12]
 800b09a:	f023 0303 	bic.w	r3, r3, #3
 800b09e:	f043 0301 	orr.w	r3, r3, #1
 800b0a2:	81a3      	strh	r3, [r4, #12]
 800b0a4:	89a3      	ldrh	r3, [r4, #12]
 800b0a6:	431d      	orrs	r5, r3
 800b0a8:	81a5      	strh	r5, [r4, #12]
 800b0aa:	e7cf      	b.n	800b04c <__smakebuf_r+0x18>

0800b0ac <_fstat_r>:
 800b0ac:	b538      	push	{r3, r4, r5, lr}
 800b0ae:	4d07      	ldr	r5, [pc, #28]	@ (800b0cc <_fstat_r+0x20>)
 800b0b0:	2300      	movs	r3, #0
 800b0b2:	4604      	mov	r4, r0
 800b0b4:	4608      	mov	r0, r1
 800b0b6:	4611      	mov	r1, r2
 800b0b8:	602b      	str	r3, [r5, #0]
 800b0ba:	f7f7 fa65 	bl	8002588 <_fstat>
 800b0be:	1c43      	adds	r3, r0, #1
 800b0c0:	d102      	bne.n	800b0c8 <_fstat_r+0x1c>
 800b0c2:	682b      	ldr	r3, [r5, #0]
 800b0c4:	b103      	cbz	r3, 800b0c8 <_fstat_r+0x1c>
 800b0c6:	6023      	str	r3, [r4, #0]
 800b0c8:	bd38      	pop	{r3, r4, r5, pc}
 800b0ca:	bf00      	nop
 800b0cc:	20004a74 	.word	0x20004a74

0800b0d0 <_isatty_r>:
 800b0d0:	b538      	push	{r3, r4, r5, lr}
 800b0d2:	4d06      	ldr	r5, [pc, #24]	@ (800b0ec <_isatty_r+0x1c>)
 800b0d4:	2300      	movs	r3, #0
 800b0d6:	4604      	mov	r4, r0
 800b0d8:	4608      	mov	r0, r1
 800b0da:	602b      	str	r3, [r5, #0]
 800b0dc:	f7f7 fa64 	bl	80025a8 <_isatty>
 800b0e0:	1c43      	adds	r3, r0, #1
 800b0e2:	d102      	bne.n	800b0ea <_isatty_r+0x1a>
 800b0e4:	682b      	ldr	r3, [r5, #0]
 800b0e6:	b103      	cbz	r3, 800b0ea <_isatty_r+0x1a>
 800b0e8:	6023      	str	r3, [r4, #0]
 800b0ea:	bd38      	pop	{r3, r4, r5, pc}
 800b0ec:	20004a74 	.word	0x20004a74

0800b0f0 <cos>:
 800b0f0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b0f2:	ec53 2b10 	vmov	r2, r3, d0
 800b0f6:	4826      	ldr	r0, [pc, #152]	@ (800b190 <cos+0xa0>)
 800b0f8:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800b0fc:	4281      	cmp	r1, r0
 800b0fe:	d806      	bhi.n	800b10e <cos+0x1e>
 800b100:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 800b188 <cos+0x98>
 800b104:	b005      	add	sp, #20
 800b106:	f85d eb04 	ldr.w	lr, [sp], #4
 800b10a:	f000 b899 	b.w	800b240 <__kernel_cos>
 800b10e:	4821      	ldr	r0, [pc, #132]	@ (800b194 <cos+0xa4>)
 800b110:	4281      	cmp	r1, r0
 800b112:	d908      	bls.n	800b126 <cos+0x36>
 800b114:	4610      	mov	r0, r2
 800b116:	4619      	mov	r1, r3
 800b118:	f7f5 f8b6 	bl	8000288 <__aeabi_dsub>
 800b11c:	ec41 0b10 	vmov	d0, r0, r1
 800b120:	b005      	add	sp, #20
 800b122:	f85d fb04 	ldr.w	pc, [sp], #4
 800b126:	4668      	mov	r0, sp
 800b128:	f000 fa0e 	bl	800b548 <__ieee754_rem_pio2>
 800b12c:	f000 0003 	and.w	r0, r0, #3
 800b130:	2801      	cmp	r0, #1
 800b132:	d00b      	beq.n	800b14c <cos+0x5c>
 800b134:	2802      	cmp	r0, #2
 800b136:	d015      	beq.n	800b164 <cos+0x74>
 800b138:	b9d8      	cbnz	r0, 800b172 <cos+0x82>
 800b13a:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b13e:	ed9d 0b00 	vldr	d0, [sp]
 800b142:	f000 f87d 	bl	800b240 <__kernel_cos>
 800b146:	ec51 0b10 	vmov	r0, r1, d0
 800b14a:	e7e7      	b.n	800b11c <cos+0x2c>
 800b14c:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b150:	ed9d 0b00 	vldr	d0, [sp]
 800b154:	f000 f93c 	bl	800b3d0 <__kernel_sin>
 800b158:	ec53 2b10 	vmov	r2, r3, d0
 800b15c:	4610      	mov	r0, r2
 800b15e:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800b162:	e7db      	b.n	800b11c <cos+0x2c>
 800b164:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b168:	ed9d 0b00 	vldr	d0, [sp]
 800b16c:	f000 f868 	bl	800b240 <__kernel_cos>
 800b170:	e7f2      	b.n	800b158 <cos+0x68>
 800b172:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b176:	ed9d 0b00 	vldr	d0, [sp]
 800b17a:	2001      	movs	r0, #1
 800b17c:	f000 f928 	bl	800b3d0 <__kernel_sin>
 800b180:	e7e1      	b.n	800b146 <cos+0x56>
 800b182:	bf00      	nop
 800b184:	f3af 8000 	nop.w
	...
 800b190:	3fe921fb 	.word	0x3fe921fb
 800b194:	7fefffff 	.word	0x7fefffff

0800b198 <sin>:
 800b198:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b19a:	ec53 2b10 	vmov	r2, r3, d0
 800b19e:	4826      	ldr	r0, [pc, #152]	@ (800b238 <sin+0xa0>)
 800b1a0:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800b1a4:	4281      	cmp	r1, r0
 800b1a6:	d807      	bhi.n	800b1b8 <sin+0x20>
 800b1a8:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 800b230 <sin+0x98>
 800b1ac:	2000      	movs	r0, #0
 800b1ae:	b005      	add	sp, #20
 800b1b0:	f85d eb04 	ldr.w	lr, [sp], #4
 800b1b4:	f000 b90c 	b.w	800b3d0 <__kernel_sin>
 800b1b8:	4820      	ldr	r0, [pc, #128]	@ (800b23c <sin+0xa4>)
 800b1ba:	4281      	cmp	r1, r0
 800b1bc:	d908      	bls.n	800b1d0 <sin+0x38>
 800b1be:	4610      	mov	r0, r2
 800b1c0:	4619      	mov	r1, r3
 800b1c2:	f7f5 f861 	bl	8000288 <__aeabi_dsub>
 800b1c6:	ec41 0b10 	vmov	d0, r0, r1
 800b1ca:	b005      	add	sp, #20
 800b1cc:	f85d fb04 	ldr.w	pc, [sp], #4
 800b1d0:	4668      	mov	r0, sp
 800b1d2:	f000 f9b9 	bl	800b548 <__ieee754_rem_pio2>
 800b1d6:	f000 0003 	and.w	r0, r0, #3
 800b1da:	2801      	cmp	r0, #1
 800b1dc:	d00c      	beq.n	800b1f8 <sin+0x60>
 800b1de:	2802      	cmp	r0, #2
 800b1e0:	d011      	beq.n	800b206 <sin+0x6e>
 800b1e2:	b9e8      	cbnz	r0, 800b220 <sin+0x88>
 800b1e4:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b1e8:	ed9d 0b00 	vldr	d0, [sp]
 800b1ec:	2001      	movs	r0, #1
 800b1ee:	f000 f8ef 	bl	800b3d0 <__kernel_sin>
 800b1f2:	ec51 0b10 	vmov	r0, r1, d0
 800b1f6:	e7e6      	b.n	800b1c6 <sin+0x2e>
 800b1f8:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b1fc:	ed9d 0b00 	vldr	d0, [sp]
 800b200:	f000 f81e 	bl	800b240 <__kernel_cos>
 800b204:	e7f5      	b.n	800b1f2 <sin+0x5a>
 800b206:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b20a:	ed9d 0b00 	vldr	d0, [sp]
 800b20e:	2001      	movs	r0, #1
 800b210:	f000 f8de 	bl	800b3d0 <__kernel_sin>
 800b214:	ec53 2b10 	vmov	r2, r3, d0
 800b218:	4610      	mov	r0, r2
 800b21a:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800b21e:	e7d2      	b.n	800b1c6 <sin+0x2e>
 800b220:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b224:	ed9d 0b00 	vldr	d0, [sp]
 800b228:	f000 f80a 	bl	800b240 <__kernel_cos>
 800b22c:	e7f2      	b.n	800b214 <sin+0x7c>
 800b22e:	bf00      	nop
	...
 800b238:	3fe921fb 	.word	0x3fe921fb
 800b23c:	7fefffff 	.word	0x7fefffff

0800b240 <__kernel_cos>:
 800b240:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b244:	ec57 6b10 	vmov	r6, r7, d0
 800b248:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 800b24c:	f1b8 5f79 	cmp.w	r8, #1044381696	@ 0x3e400000
 800b250:	ed8d 1b00 	vstr	d1, [sp]
 800b254:	d206      	bcs.n	800b264 <__kernel_cos+0x24>
 800b256:	4630      	mov	r0, r6
 800b258:	4639      	mov	r1, r7
 800b25a:	f7f5 fc7d 	bl	8000b58 <__aeabi_d2iz>
 800b25e:	2800      	cmp	r0, #0
 800b260:	f000 8088 	beq.w	800b374 <__kernel_cos+0x134>
 800b264:	4632      	mov	r2, r6
 800b266:	463b      	mov	r3, r7
 800b268:	4630      	mov	r0, r6
 800b26a:	4639      	mov	r1, r7
 800b26c:	f7f5 f9c4 	bl	80005f8 <__aeabi_dmul>
 800b270:	4b51      	ldr	r3, [pc, #324]	@ (800b3b8 <__kernel_cos+0x178>)
 800b272:	2200      	movs	r2, #0
 800b274:	4604      	mov	r4, r0
 800b276:	460d      	mov	r5, r1
 800b278:	f7f5 f9be 	bl	80005f8 <__aeabi_dmul>
 800b27c:	a340      	add	r3, pc, #256	@ (adr r3, 800b380 <__kernel_cos+0x140>)
 800b27e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b282:	4682      	mov	sl, r0
 800b284:	468b      	mov	fp, r1
 800b286:	4620      	mov	r0, r4
 800b288:	4629      	mov	r1, r5
 800b28a:	f7f5 f9b5 	bl	80005f8 <__aeabi_dmul>
 800b28e:	a33e      	add	r3, pc, #248	@ (adr r3, 800b388 <__kernel_cos+0x148>)
 800b290:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b294:	f7f4 fffa 	bl	800028c <__adddf3>
 800b298:	4622      	mov	r2, r4
 800b29a:	462b      	mov	r3, r5
 800b29c:	f7f5 f9ac 	bl	80005f8 <__aeabi_dmul>
 800b2a0:	a33b      	add	r3, pc, #236	@ (adr r3, 800b390 <__kernel_cos+0x150>)
 800b2a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2a6:	f7f4 ffef 	bl	8000288 <__aeabi_dsub>
 800b2aa:	4622      	mov	r2, r4
 800b2ac:	462b      	mov	r3, r5
 800b2ae:	f7f5 f9a3 	bl	80005f8 <__aeabi_dmul>
 800b2b2:	a339      	add	r3, pc, #228	@ (adr r3, 800b398 <__kernel_cos+0x158>)
 800b2b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2b8:	f7f4 ffe8 	bl	800028c <__adddf3>
 800b2bc:	4622      	mov	r2, r4
 800b2be:	462b      	mov	r3, r5
 800b2c0:	f7f5 f99a 	bl	80005f8 <__aeabi_dmul>
 800b2c4:	a336      	add	r3, pc, #216	@ (adr r3, 800b3a0 <__kernel_cos+0x160>)
 800b2c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2ca:	f7f4 ffdd 	bl	8000288 <__aeabi_dsub>
 800b2ce:	4622      	mov	r2, r4
 800b2d0:	462b      	mov	r3, r5
 800b2d2:	f7f5 f991 	bl	80005f8 <__aeabi_dmul>
 800b2d6:	a334      	add	r3, pc, #208	@ (adr r3, 800b3a8 <__kernel_cos+0x168>)
 800b2d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2dc:	f7f4 ffd6 	bl	800028c <__adddf3>
 800b2e0:	4622      	mov	r2, r4
 800b2e2:	462b      	mov	r3, r5
 800b2e4:	f7f5 f988 	bl	80005f8 <__aeabi_dmul>
 800b2e8:	4622      	mov	r2, r4
 800b2ea:	462b      	mov	r3, r5
 800b2ec:	f7f5 f984 	bl	80005f8 <__aeabi_dmul>
 800b2f0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b2f4:	4604      	mov	r4, r0
 800b2f6:	460d      	mov	r5, r1
 800b2f8:	4630      	mov	r0, r6
 800b2fa:	4639      	mov	r1, r7
 800b2fc:	f7f5 f97c 	bl	80005f8 <__aeabi_dmul>
 800b300:	460b      	mov	r3, r1
 800b302:	4602      	mov	r2, r0
 800b304:	4629      	mov	r1, r5
 800b306:	4620      	mov	r0, r4
 800b308:	f7f4 ffbe 	bl	8000288 <__aeabi_dsub>
 800b30c:	4b2b      	ldr	r3, [pc, #172]	@ (800b3bc <__kernel_cos+0x17c>)
 800b30e:	4598      	cmp	r8, r3
 800b310:	4606      	mov	r6, r0
 800b312:	460f      	mov	r7, r1
 800b314:	d810      	bhi.n	800b338 <__kernel_cos+0xf8>
 800b316:	4602      	mov	r2, r0
 800b318:	460b      	mov	r3, r1
 800b31a:	4650      	mov	r0, sl
 800b31c:	4659      	mov	r1, fp
 800b31e:	f7f4 ffb3 	bl	8000288 <__aeabi_dsub>
 800b322:	460b      	mov	r3, r1
 800b324:	4926      	ldr	r1, [pc, #152]	@ (800b3c0 <__kernel_cos+0x180>)
 800b326:	4602      	mov	r2, r0
 800b328:	2000      	movs	r0, #0
 800b32a:	f7f4 ffad 	bl	8000288 <__aeabi_dsub>
 800b32e:	ec41 0b10 	vmov	d0, r0, r1
 800b332:	b003      	add	sp, #12
 800b334:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b338:	4b22      	ldr	r3, [pc, #136]	@ (800b3c4 <__kernel_cos+0x184>)
 800b33a:	4921      	ldr	r1, [pc, #132]	@ (800b3c0 <__kernel_cos+0x180>)
 800b33c:	4598      	cmp	r8, r3
 800b33e:	bf8c      	ite	hi
 800b340:	4d21      	ldrhi	r5, [pc, #132]	@ (800b3c8 <__kernel_cos+0x188>)
 800b342:	f5a8 1500 	subls.w	r5, r8, #2097152	@ 0x200000
 800b346:	2400      	movs	r4, #0
 800b348:	4622      	mov	r2, r4
 800b34a:	462b      	mov	r3, r5
 800b34c:	2000      	movs	r0, #0
 800b34e:	f7f4 ff9b 	bl	8000288 <__aeabi_dsub>
 800b352:	4622      	mov	r2, r4
 800b354:	4680      	mov	r8, r0
 800b356:	4689      	mov	r9, r1
 800b358:	462b      	mov	r3, r5
 800b35a:	4650      	mov	r0, sl
 800b35c:	4659      	mov	r1, fp
 800b35e:	f7f4 ff93 	bl	8000288 <__aeabi_dsub>
 800b362:	4632      	mov	r2, r6
 800b364:	463b      	mov	r3, r7
 800b366:	f7f4 ff8f 	bl	8000288 <__aeabi_dsub>
 800b36a:	4602      	mov	r2, r0
 800b36c:	460b      	mov	r3, r1
 800b36e:	4640      	mov	r0, r8
 800b370:	4649      	mov	r1, r9
 800b372:	e7da      	b.n	800b32a <__kernel_cos+0xea>
 800b374:	ed9f 0b0e 	vldr	d0, [pc, #56]	@ 800b3b0 <__kernel_cos+0x170>
 800b378:	e7db      	b.n	800b332 <__kernel_cos+0xf2>
 800b37a:	bf00      	nop
 800b37c:	f3af 8000 	nop.w
 800b380:	be8838d4 	.word	0xbe8838d4
 800b384:	bda8fae9 	.word	0xbda8fae9
 800b388:	bdb4b1c4 	.word	0xbdb4b1c4
 800b38c:	3e21ee9e 	.word	0x3e21ee9e
 800b390:	809c52ad 	.word	0x809c52ad
 800b394:	3e927e4f 	.word	0x3e927e4f
 800b398:	19cb1590 	.word	0x19cb1590
 800b39c:	3efa01a0 	.word	0x3efa01a0
 800b3a0:	16c15177 	.word	0x16c15177
 800b3a4:	3f56c16c 	.word	0x3f56c16c
 800b3a8:	5555554c 	.word	0x5555554c
 800b3ac:	3fa55555 	.word	0x3fa55555
 800b3b0:	00000000 	.word	0x00000000
 800b3b4:	3ff00000 	.word	0x3ff00000
 800b3b8:	3fe00000 	.word	0x3fe00000
 800b3bc:	3fd33332 	.word	0x3fd33332
 800b3c0:	3ff00000 	.word	0x3ff00000
 800b3c4:	3fe90000 	.word	0x3fe90000
 800b3c8:	3fd20000 	.word	0x3fd20000
 800b3cc:	00000000 	.word	0x00000000

0800b3d0 <__kernel_sin>:
 800b3d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b3d4:	ec55 4b10 	vmov	r4, r5, d0
 800b3d8:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800b3dc:	b085      	sub	sp, #20
 800b3de:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 800b3e2:	ed8d 1b02 	vstr	d1, [sp, #8]
 800b3e6:	4680      	mov	r8, r0
 800b3e8:	d205      	bcs.n	800b3f6 <__kernel_sin+0x26>
 800b3ea:	4620      	mov	r0, r4
 800b3ec:	4629      	mov	r1, r5
 800b3ee:	f7f5 fbb3 	bl	8000b58 <__aeabi_d2iz>
 800b3f2:	2800      	cmp	r0, #0
 800b3f4:	d052      	beq.n	800b49c <__kernel_sin+0xcc>
 800b3f6:	4622      	mov	r2, r4
 800b3f8:	462b      	mov	r3, r5
 800b3fa:	4620      	mov	r0, r4
 800b3fc:	4629      	mov	r1, r5
 800b3fe:	f7f5 f8fb 	bl	80005f8 <__aeabi_dmul>
 800b402:	4682      	mov	sl, r0
 800b404:	468b      	mov	fp, r1
 800b406:	4602      	mov	r2, r0
 800b408:	460b      	mov	r3, r1
 800b40a:	4620      	mov	r0, r4
 800b40c:	4629      	mov	r1, r5
 800b40e:	f7f5 f8f3 	bl	80005f8 <__aeabi_dmul>
 800b412:	a342      	add	r3, pc, #264	@ (adr r3, 800b51c <__kernel_sin+0x14c>)
 800b414:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b418:	e9cd 0100 	strd	r0, r1, [sp]
 800b41c:	4650      	mov	r0, sl
 800b41e:	4659      	mov	r1, fp
 800b420:	f7f5 f8ea 	bl	80005f8 <__aeabi_dmul>
 800b424:	a33f      	add	r3, pc, #252	@ (adr r3, 800b524 <__kernel_sin+0x154>)
 800b426:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b42a:	f7f4 ff2d 	bl	8000288 <__aeabi_dsub>
 800b42e:	4652      	mov	r2, sl
 800b430:	465b      	mov	r3, fp
 800b432:	f7f5 f8e1 	bl	80005f8 <__aeabi_dmul>
 800b436:	a33d      	add	r3, pc, #244	@ (adr r3, 800b52c <__kernel_sin+0x15c>)
 800b438:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b43c:	f7f4 ff26 	bl	800028c <__adddf3>
 800b440:	4652      	mov	r2, sl
 800b442:	465b      	mov	r3, fp
 800b444:	f7f5 f8d8 	bl	80005f8 <__aeabi_dmul>
 800b448:	a33a      	add	r3, pc, #232	@ (adr r3, 800b534 <__kernel_sin+0x164>)
 800b44a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b44e:	f7f4 ff1b 	bl	8000288 <__aeabi_dsub>
 800b452:	4652      	mov	r2, sl
 800b454:	465b      	mov	r3, fp
 800b456:	f7f5 f8cf 	bl	80005f8 <__aeabi_dmul>
 800b45a:	a338      	add	r3, pc, #224	@ (adr r3, 800b53c <__kernel_sin+0x16c>)
 800b45c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b460:	f7f4 ff14 	bl	800028c <__adddf3>
 800b464:	4606      	mov	r6, r0
 800b466:	460f      	mov	r7, r1
 800b468:	f1b8 0f00 	cmp.w	r8, #0
 800b46c:	d11b      	bne.n	800b4a6 <__kernel_sin+0xd6>
 800b46e:	4602      	mov	r2, r0
 800b470:	460b      	mov	r3, r1
 800b472:	4650      	mov	r0, sl
 800b474:	4659      	mov	r1, fp
 800b476:	f7f5 f8bf 	bl	80005f8 <__aeabi_dmul>
 800b47a:	a325      	add	r3, pc, #148	@ (adr r3, 800b510 <__kernel_sin+0x140>)
 800b47c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b480:	f7f4 ff02 	bl	8000288 <__aeabi_dsub>
 800b484:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b488:	f7f5 f8b6 	bl	80005f8 <__aeabi_dmul>
 800b48c:	4602      	mov	r2, r0
 800b48e:	460b      	mov	r3, r1
 800b490:	4620      	mov	r0, r4
 800b492:	4629      	mov	r1, r5
 800b494:	f7f4 fefa 	bl	800028c <__adddf3>
 800b498:	4604      	mov	r4, r0
 800b49a:	460d      	mov	r5, r1
 800b49c:	ec45 4b10 	vmov	d0, r4, r5
 800b4a0:	b005      	add	sp, #20
 800b4a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b4a6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b4aa:	4b1b      	ldr	r3, [pc, #108]	@ (800b518 <__kernel_sin+0x148>)
 800b4ac:	2200      	movs	r2, #0
 800b4ae:	f7f5 f8a3 	bl	80005f8 <__aeabi_dmul>
 800b4b2:	4632      	mov	r2, r6
 800b4b4:	4680      	mov	r8, r0
 800b4b6:	4689      	mov	r9, r1
 800b4b8:	463b      	mov	r3, r7
 800b4ba:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b4be:	f7f5 f89b 	bl	80005f8 <__aeabi_dmul>
 800b4c2:	4602      	mov	r2, r0
 800b4c4:	460b      	mov	r3, r1
 800b4c6:	4640      	mov	r0, r8
 800b4c8:	4649      	mov	r1, r9
 800b4ca:	f7f4 fedd 	bl	8000288 <__aeabi_dsub>
 800b4ce:	4652      	mov	r2, sl
 800b4d0:	465b      	mov	r3, fp
 800b4d2:	f7f5 f891 	bl	80005f8 <__aeabi_dmul>
 800b4d6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b4da:	f7f4 fed5 	bl	8000288 <__aeabi_dsub>
 800b4de:	a30c      	add	r3, pc, #48	@ (adr r3, 800b510 <__kernel_sin+0x140>)
 800b4e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b4e4:	4606      	mov	r6, r0
 800b4e6:	460f      	mov	r7, r1
 800b4e8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b4ec:	f7f5 f884 	bl	80005f8 <__aeabi_dmul>
 800b4f0:	4602      	mov	r2, r0
 800b4f2:	460b      	mov	r3, r1
 800b4f4:	4630      	mov	r0, r6
 800b4f6:	4639      	mov	r1, r7
 800b4f8:	f7f4 fec8 	bl	800028c <__adddf3>
 800b4fc:	4602      	mov	r2, r0
 800b4fe:	460b      	mov	r3, r1
 800b500:	4620      	mov	r0, r4
 800b502:	4629      	mov	r1, r5
 800b504:	f7f4 fec0 	bl	8000288 <__aeabi_dsub>
 800b508:	e7c6      	b.n	800b498 <__kernel_sin+0xc8>
 800b50a:	bf00      	nop
 800b50c:	f3af 8000 	nop.w
 800b510:	55555549 	.word	0x55555549
 800b514:	3fc55555 	.word	0x3fc55555
 800b518:	3fe00000 	.word	0x3fe00000
 800b51c:	5acfd57c 	.word	0x5acfd57c
 800b520:	3de5d93a 	.word	0x3de5d93a
 800b524:	8a2b9ceb 	.word	0x8a2b9ceb
 800b528:	3e5ae5e6 	.word	0x3e5ae5e6
 800b52c:	57b1fe7d 	.word	0x57b1fe7d
 800b530:	3ec71de3 	.word	0x3ec71de3
 800b534:	19c161d5 	.word	0x19c161d5
 800b538:	3f2a01a0 	.word	0x3f2a01a0
 800b53c:	1110f8a6 	.word	0x1110f8a6
 800b540:	3f811111 	.word	0x3f811111
 800b544:	00000000 	.word	0x00000000

0800b548 <__ieee754_rem_pio2>:
 800b548:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b54c:	ec57 6b10 	vmov	r6, r7, d0
 800b550:	4bc5      	ldr	r3, [pc, #788]	@ (800b868 <__ieee754_rem_pio2+0x320>)
 800b552:	b08d      	sub	sp, #52	@ 0x34
 800b554:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 800b558:	4598      	cmp	r8, r3
 800b55a:	4604      	mov	r4, r0
 800b55c:	9704      	str	r7, [sp, #16]
 800b55e:	d807      	bhi.n	800b570 <__ieee754_rem_pio2+0x28>
 800b560:	2200      	movs	r2, #0
 800b562:	2300      	movs	r3, #0
 800b564:	ed80 0b00 	vstr	d0, [r0]
 800b568:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800b56c:	2500      	movs	r5, #0
 800b56e:	e028      	b.n	800b5c2 <__ieee754_rem_pio2+0x7a>
 800b570:	4bbe      	ldr	r3, [pc, #760]	@ (800b86c <__ieee754_rem_pio2+0x324>)
 800b572:	4598      	cmp	r8, r3
 800b574:	d878      	bhi.n	800b668 <__ieee754_rem_pio2+0x120>
 800b576:	9b04      	ldr	r3, [sp, #16]
 800b578:	4dbd      	ldr	r5, [pc, #756]	@ (800b870 <__ieee754_rem_pio2+0x328>)
 800b57a:	2b00      	cmp	r3, #0
 800b57c:	4630      	mov	r0, r6
 800b57e:	a3ac      	add	r3, pc, #688	@ (adr r3, 800b830 <__ieee754_rem_pio2+0x2e8>)
 800b580:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b584:	4639      	mov	r1, r7
 800b586:	dd38      	ble.n	800b5fa <__ieee754_rem_pio2+0xb2>
 800b588:	f7f4 fe7e 	bl	8000288 <__aeabi_dsub>
 800b58c:	45a8      	cmp	r8, r5
 800b58e:	4606      	mov	r6, r0
 800b590:	460f      	mov	r7, r1
 800b592:	d01a      	beq.n	800b5ca <__ieee754_rem_pio2+0x82>
 800b594:	a3a8      	add	r3, pc, #672	@ (adr r3, 800b838 <__ieee754_rem_pio2+0x2f0>)
 800b596:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b59a:	f7f4 fe75 	bl	8000288 <__aeabi_dsub>
 800b59e:	4602      	mov	r2, r0
 800b5a0:	460b      	mov	r3, r1
 800b5a2:	4680      	mov	r8, r0
 800b5a4:	4689      	mov	r9, r1
 800b5a6:	4630      	mov	r0, r6
 800b5a8:	4639      	mov	r1, r7
 800b5aa:	f7f4 fe6d 	bl	8000288 <__aeabi_dsub>
 800b5ae:	a3a2      	add	r3, pc, #648	@ (adr r3, 800b838 <__ieee754_rem_pio2+0x2f0>)
 800b5b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5b4:	f7f4 fe68 	bl	8000288 <__aeabi_dsub>
 800b5b8:	e9c4 8900 	strd	r8, r9, [r4]
 800b5bc:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800b5c0:	2501      	movs	r5, #1
 800b5c2:	4628      	mov	r0, r5
 800b5c4:	b00d      	add	sp, #52	@ 0x34
 800b5c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b5ca:	a39d      	add	r3, pc, #628	@ (adr r3, 800b840 <__ieee754_rem_pio2+0x2f8>)
 800b5cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5d0:	f7f4 fe5a 	bl	8000288 <__aeabi_dsub>
 800b5d4:	a39c      	add	r3, pc, #624	@ (adr r3, 800b848 <__ieee754_rem_pio2+0x300>)
 800b5d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5da:	4606      	mov	r6, r0
 800b5dc:	460f      	mov	r7, r1
 800b5de:	f7f4 fe53 	bl	8000288 <__aeabi_dsub>
 800b5e2:	4602      	mov	r2, r0
 800b5e4:	460b      	mov	r3, r1
 800b5e6:	4680      	mov	r8, r0
 800b5e8:	4689      	mov	r9, r1
 800b5ea:	4630      	mov	r0, r6
 800b5ec:	4639      	mov	r1, r7
 800b5ee:	f7f4 fe4b 	bl	8000288 <__aeabi_dsub>
 800b5f2:	a395      	add	r3, pc, #596	@ (adr r3, 800b848 <__ieee754_rem_pio2+0x300>)
 800b5f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5f8:	e7dc      	b.n	800b5b4 <__ieee754_rem_pio2+0x6c>
 800b5fa:	f7f4 fe47 	bl	800028c <__adddf3>
 800b5fe:	45a8      	cmp	r8, r5
 800b600:	4606      	mov	r6, r0
 800b602:	460f      	mov	r7, r1
 800b604:	d018      	beq.n	800b638 <__ieee754_rem_pio2+0xf0>
 800b606:	a38c      	add	r3, pc, #560	@ (adr r3, 800b838 <__ieee754_rem_pio2+0x2f0>)
 800b608:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b60c:	f7f4 fe3e 	bl	800028c <__adddf3>
 800b610:	4602      	mov	r2, r0
 800b612:	460b      	mov	r3, r1
 800b614:	4680      	mov	r8, r0
 800b616:	4689      	mov	r9, r1
 800b618:	4630      	mov	r0, r6
 800b61a:	4639      	mov	r1, r7
 800b61c:	f7f4 fe34 	bl	8000288 <__aeabi_dsub>
 800b620:	a385      	add	r3, pc, #532	@ (adr r3, 800b838 <__ieee754_rem_pio2+0x2f0>)
 800b622:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b626:	f7f4 fe31 	bl	800028c <__adddf3>
 800b62a:	f04f 35ff 	mov.w	r5, #4294967295
 800b62e:	e9c4 8900 	strd	r8, r9, [r4]
 800b632:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800b636:	e7c4      	b.n	800b5c2 <__ieee754_rem_pio2+0x7a>
 800b638:	a381      	add	r3, pc, #516	@ (adr r3, 800b840 <__ieee754_rem_pio2+0x2f8>)
 800b63a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b63e:	f7f4 fe25 	bl	800028c <__adddf3>
 800b642:	a381      	add	r3, pc, #516	@ (adr r3, 800b848 <__ieee754_rem_pio2+0x300>)
 800b644:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b648:	4606      	mov	r6, r0
 800b64a:	460f      	mov	r7, r1
 800b64c:	f7f4 fe1e 	bl	800028c <__adddf3>
 800b650:	4602      	mov	r2, r0
 800b652:	460b      	mov	r3, r1
 800b654:	4680      	mov	r8, r0
 800b656:	4689      	mov	r9, r1
 800b658:	4630      	mov	r0, r6
 800b65a:	4639      	mov	r1, r7
 800b65c:	f7f4 fe14 	bl	8000288 <__aeabi_dsub>
 800b660:	a379      	add	r3, pc, #484	@ (adr r3, 800b848 <__ieee754_rem_pio2+0x300>)
 800b662:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b666:	e7de      	b.n	800b626 <__ieee754_rem_pio2+0xde>
 800b668:	4b82      	ldr	r3, [pc, #520]	@ (800b874 <__ieee754_rem_pio2+0x32c>)
 800b66a:	4598      	cmp	r8, r3
 800b66c:	f200 80d1 	bhi.w	800b812 <__ieee754_rem_pio2+0x2ca>
 800b670:	f000 f966 	bl	800b940 <fabs>
 800b674:	ec57 6b10 	vmov	r6, r7, d0
 800b678:	a375      	add	r3, pc, #468	@ (adr r3, 800b850 <__ieee754_rem_pio2+0x308>)
 800b67a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b67e:	4630      	mov	r0, r6
 800b680:	4639      	mov	r1, r7
 800b682:	f7f4 ffb9 	bl	80005f8 <__aeabi_dmul>
 800b686:	4b7c      	ldr	r3, [pc, #496]	@ (800b878 <__ieee754_rem_pio2+0x330>)
 800b688:	2200      	movs	r2, #0
 800b68a:	f7f4 fdff 	bl	800028c <__adddf3>
 800b68e:	f7f5 fa63 	bl	8000b58 <__aeabi_d2iz>
 800b692:	4605      	mov	r5, r0
 800b694:	f7f4 ff46 	bl	8000524 <__aeabi_i2d>
 800b698:	4602      	mov	r2, r0
 800b69a:	460b      	mov	r3, r1
 800b69c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800b6a0:	a363      	add	r3, pc, #396	@ (adr r3, 800b830 <__ieee754_rem_pio2+0x2e8>)
 800b6a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6a6:	f7f4 ffa7 	bl	80005f8 <__aeabi_dmul>
 800b6aa:	4602      	mov	r2, r0
 800b6ac:	460b      	mov	r3, r1
 800b6ae:	4630      	mov	r0, r6
 800b6b0:	4639      	mov	r1, r7
 800b6b2:	f7f4 fde9 	bl	8000288 <__aeabi_dsub>
 800b6b6:	a360      	add	r3, pc, #384	@ (adr r3, 800b838 <__ieee754_rem_pio2+0x2f0>)
 800b6b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6bc:	4682      	mov	sl, r0
 800b6be:	468b      	mov	fp, r1
 800b6c0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b6c4:	f7f4 ff98 	bl	80005f8 <__aeabi_dmul>
 800b6c8:	2d1f      	cmp	r5, #31
 800b6ca:	4606      	mov	r6, r0
 800b6cc:	460f      	mov	r7, r1
 800b6ce:	dc0c      	bgt.n	800b6ea <__ieee754_rem_pio2+0x1a2>
 800b6d0:	4b6a      	ldr	r3, [pc, #424]	@ (800b87c <__ieee754_rem_pio2+0x334>)
 800b6d2:	1e6a      	subs	r2, r5, #1
 800b6d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b6d8:	4543      	cmp	r3, r8
 800b6da:	d006      	beq.n	800b6ea <__ieee754_rem_pio2+0x1a2>
 800b6dc:	4632      	mov	r2, r6
 800b6de:	463b      	mov	r3, r7
 800b6e0:	4650      	mov	r0, sl
 800b6e2:	4659      	mov	r1, fp
 800b6e4:	f7f4 fdd0 	bl	8000288 <__aeabi_dsub>
 800b6e8:	e00e      	b.n	800b708 <__ieee754_rem_pio2+0x1c0>
 800b6ea:	463b      	mov	r3, r7
 800b6ec:	4632      	mov	r2, r6
 800b6ee:	4650      	mov	r0, sl
 800b6f0:	4659      	mov	r1, fp
 800b6f2:	f7f4 fdc9 	bl	8000288 <__aeabi_dsub>
 800b6f6:	ea4f 5328 	mov.w	r3, r8, asr #20
 800b6fa:	9305      	str	r3, [sp, #20]
 800b6fc:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800b700:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 800b704:	2b10      	cmp	r3, #16
 800b706:	dc02      	bgt.n	800b70e <__ieee754_rem_pio2+0x1c6>
 800b708:	e9c4 0100 	strd	r0, r1, [r4]
 800b70c:	e039      	b.n	800b782 <__ieee754_rem_pio2+0x23a>
 800b70e:	a34c      	add	r3, pc, #304	@ (adr r3, 800b840 <__ieee754_rem_pio2+0x2f8>)
 800b710:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b714:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b718:	f7f4 ff6e 	bl	80005f8 <__aeabi_dmul>
 800b71c:	4606      	mov	r6, r0
 800b71e:	460f      	mov	r7, r1
 800b720:	4602      	mov	r2, r0
 800b722:	460b      	mov	r3, r1
 800b724:	4650      	mov	r0, sl
 800b726:	4659      	mov	r1, fp
 800b728:	f7f4 fdae 	bl	8000288 <__aeabi_dsub>
 800b72c:	4602      	mov	r2, r0
 800b72e:	460b      	mov	r3, r1
 800b730:	4680      	mov	r8, r0
 800b732:	4689      	mov	r9, r1
 800b734:	4650      	mov	r0, sl
 800b736:	4659      	mov	r1, fp
 800b738:	f7f4 fda6 	bl	8000288 <__aeabi_dsub>
 800b73c:	4632      	mov	r2, r6
 800b73e:	463b      	mov	r3, r7
 800b740:	f7f4 fda2 	bl	8000288 <__aeabi_dsub>
 800b744:	a340      	add	r3, pc, #256	@ (adr r3, 800b848 <__ieee754_rem_pio2+0x300>)
 800b746:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b74a:	4606      	mov	r6, r0
 800b74c:	460f      	mov	r7, r1
 800b74e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b752:	f7f4 ff51 	bl	80005f8 <__aeabi_dmul>
 800b756:	4632      	mov	r2, r6
 800b758:	463b      	mov	r3, r7
 800b75a:	f7f4 fd95 	bl	8000288 <__aeabi_dsub>
 800b75e:	4602      	mov	r2, r0
 800b760:	460b      	mov	r3, r1
 800b762:	4606      	mov	r6, r0
 800b764:	460f      	mov	r7, r1
 800b766:	4640      	mov	r0, r8
 800b768:	4649      	mov	r1, r9
 800b76a:	f7f4 fd8d 	bl	8000288 <__aeabi_dsub>
 800b76e:	9a05      	ldr	r2, [sp, #20]
 800b770:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800b774:	1ad3      	subs	r3, r2, r3
 800b776:	2b31      	cmp	r3, #49	@ 0x31
 800b778:	dc20      	bgt.n	800b7bc <__ieee754_rem_pio2+0x274>
 800b77a:	e9c4 0100 	strd	r0, r1, [r4]
 800b77e:	46c2      	mov	sl, r8
 800b780:	46cb      	mov	fp, r9
 800b782:	e9d4 8900 	ldrd	r8, r9, [r4]
 800b786:	4650      	mov	r0, sl
 800b788:	4642      	mov	r2, r8
 800b78a:	464b      	mov	r3, r9
 800b78c:	4659      	mov	r1, fp
 800b78e:	f7f4 fd7b 	bl	8000288 <__aeabi_dsub>
 800b792:	463b      	mov	r3, r7
 800b794:	4632      	mov	r2, r6
 800b796:	f7f4 fd77 	bl	8000288 <__aeabi_dsub>
 800b79a:	9b04      	ldr	r3, [sp, #16]
 800b79c:	2b00      	cmp	r3, #0
 800b79e:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800b7a2:	f6bf af0e 	bge.w	800b5c2 <__ieee754_rem_pio2+0x7a>
 800b7a6:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 800b7aa:	6063      	str	r3, [r4, #4]
 800b7ac:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800b7b0:	f8c4 8000 	str.w	r8, [r4]
 800b7b4:	60a0      	str	r0, [r4, #8]
 800b7b6:	60e3      	str	r3, [r4, #12]
 800b7b8:	426d      	negs	r5, r5
 800b7ba:	e702      	b.n	800b5c2 <__ieee754_rem_pio2+0x7a>
 800b7bc:	a326      	add	r3, pc, #152	@ (adr r3, 800b858 <__ieee754_rem_pio2+0x310>)
 800b7be:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b7c2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b7c6:	f7f4 ff17 	bl	80005f8 <__aeabi_dmul>
 800b7ca:	4606      	mov	r6, r0
 800b7cc:	460f      	mov	r7, r1
 800b7ce:	4602      	mov	r2, r0
 800b7d0:	460b      	mov	r3, r1
 800b7d2:	4640      	mov	r0, r8
 800b7d4:	4649      	mov	r1, r9
 800b7d6:	f7f4 fd57 	bl	8000288 <__aeabi_dsub>
 800b7da:	4602      	mov	r2, r0
 800b7dc:	460b      	mov	r3, r1
 800b7de:	4682      	mov	sl, r0
 800b7e0:	468b      	mov	fp, r1
 800b7e2:	4640      	mov	r0, r8
 800b7e4:	4649      	mov	r1, r9
 800b7e6:	f7f4 fd4f 	bl	8000288 <__aeabi_dsub>
 800b7ea:	4632      	mov	r2, r6
 800b7ec:	463b      	mov	r3, r7
 800b7ee:	f7f4 fd4b 	bl	8000288 <__aeabi_dsub>
 800b7f2:	a31b      	add	r3, pc, #108	@ (adr r3, 800b860 <__ieee754_rem_pio2+0x318>)
 800b7f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b7f8:	4606      	mov	r6, r0
 800b7fa:	460f      	mov	r7, r1
 800b7fc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b800:	f7f4 fefa 	bl	80005f8 <__aeabi_dmul>
 800b804:	4632      	mov	r2, r6
 800b806:	463b      	mov	r3, r7
 800b808:	f7f4 fd3e 	bl	8000288 <__aeabi_dsub>
 800b80c:	4606      	mov	r6, r0
 800b80e:	460f      	mov	r7, r1
 800b810:	e764      	b.n	800b6dc <__ieee754_rem_pio2+0x194>
 800b812:	4b1b      	ldr	r3, [pc, #108]	@ (800b880 <__ieee754_rem_pio2+0x338>)
 800b814:	4598      	cmp	r8, r3
 800b816:	d935      	bls.n	800b884 <__ieee754_rem_pio2+0x33c>
 800b818:	4632      	mov	r2, r6
 800b81a:	463b      	mov	r3, r7
 800b81c:	4630      	mov	r0, r6
 800b81e:	4639      	mov	r1, r7
 800b820:	f7f4 fd32 	bl	8000288 <__aeabi_dsub>
 800b824:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800b828:	e9c4 0100 	strd	r0, r1, [r4]
 800b82c:	e69e      	b.n	800b56c <__ieee754_rem_pio2+0x24>
 800b82e:	bf00      	nop
 800b830:	54400000 	.word	0x54400000
 800b834:	3ff921fb 	.word	0x3ff921fb
 800b838:	1a626331 	.word	0x1a626331
 800b83c:	3dd0b461 	.word	0x3dd0b461
 800b840:	1a600000 	.word	0x1a600000
 800b844:	3dd0b461 	.word	0x3dd0b461
 800b848:	2e037073 	.word	0x2e037073
 800b84c:	3ba3198a 	.word	0x3ba3198a
 800b850:	6dc9c883 	.word	0x6dc9c883
 800b854:	3fe45f30 	.word	0x3fe45f30
 800b858:	2e000000 	.word	0x2e000000
 800b85c:	3ba3198a 	.word	0x3ba3198a
 800b860:	252049c1 	.word	0x252049c1
 800b864:	397b839a 	.word	0x397b839a
 800b868:	3fe921fb 	.word	0x3fe921fb
 800b86c:	4002d97b 	.word	0x4002d97b
 800b870:	3ff921fb 	.word	0x3ff921fb
 800b874:	413921fb 	.word	0x413921fb
 800b878:	3fe00000 	.word	0x3fe00000
 800b87c:	0800c5e4 	.word	0x0800c5e4
 800b880:	7fefffff 	.word	0x7fefffff
 800b884:	ea4f 5528 	mov.w	r5, r8, asr #20
 800b888:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 800b88c:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 800b890:	4630      	mov	r0, r6
 800b892:	460f      	mov	r7, r1
 800b894:	f7f5 f960 	bl	8000b58 <__aeabi_d2iz>
 800b898:	f7f4 fe44 	bl	8000524 <__aeabi_i2d>
 800b89c:	4602      	mov	r2, r0
 800b89e:	460b      	mov	r3, r1
 800b8a0:	4630      	mov	r0, r6
 800b8a2:	4639      	mov	r1, r7
 800b8a4:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800b8a8:	f7f4 fcee 	bl	8000288 <__aeabi_dsub>
 800b8ac:	4b22      	ldr	r3, [pc, #136]	@ (800b938 <__ieee754_rem_pio2+0x3f0>)
 800b8ae:	2200      	movs	r2, #0
 800b8b0:	f7f4 fea2 	bl	80005f8 <__aeabi_dmul>
 800b8b4:	460f      	mov	r7, r1
 800b8b6:	4606      	mov	r6, r0
 800b8b8:	f7f5 f94e 	bl	8000b58 <__aeabi_d2iz>
 800b8bc:	f7f4 fe32 	bl	8000524 <__aeabi_i2d>
 800b8c0:	4602      	mov	r2, r0
 800b8c2:	460b      	mov	r3, r1
 800b8c4:	4630      	mov	r0, r6
 800b8c6:	4639      	mov	r1, r7
 800b8c8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800b8cc:	f7f4 fcdc 	bl	8000288 <__aeabi_dsub>
 800b8d0:	4b19      	ldr	r3, [pc, #100]	@ (800b938 <__ieee754_rem_pio2+0x3f0>)
 800b8d2:	2200      	movs	r2, #0
 800b8d4:	f7f4 fe90 	bl	80005f8 <__aeabi_dmul>
 800b8d8:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 800b8dc:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 800b8e0:	f04f 0803 	mov.w	r8, #3
 800b8e4:	2600      	movs	r6, #0
 800b8e6:	2700      	movs	r7, #0
 800b8e8:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 800b8ec:	4632      	mov	r2, r6
 800b8ee:	463b      	mov	r3, r7
 800b8f0:	46c2      	mov	sl, r8
 800b8f2:	f108 38ff 	add.w	r8, r8, #4294967295
 800b8f6:	f7f5 f8e7 	bl	8000ac8 <__aeabi_dcmpeq>
 800b8fa:	2800      	cmp	r0, #0
 800b8fc:	d1f4      	bne.n	800b8e8 <__ieee754_rem_pio2+0x3a0>
 800b8fe:	4b0f      	ldr	r3, [pc, #60]	@ (800b93c <__ieee754_rem_pio2+0x3f4>)
 800b900:	9301      	str	r3, [sp, #4]
 800b902:	2302      	movs	r3, #2
 800b904:	9300      	str	r3, [sp, #0]
 800b906:	462a      	mov	r2, r5
 800b908:	4653      	mov	r3, sl
 800b90a:	4621      	mov	r1, r4
 800b90c:	a806      	add	r0, sp, #24
 800b90e:	f000 f81f 	bl	800b950 <__kernel_rem_pio2>
 800b912:	9b04      	ldr	r3, [sp, #16]
 800b914:	2b00      	cmp	r3, #0
 800b916:	4605      	mov	r5, r0
 800b918:	f6bf ae53 	bge.w	800b5c2 <__ieee754_rem_pio2+0x7a>
 800b91c:	e9d4 2100 	ldrd	r2, r1, [r4]
 800b920:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800b924:	e9c4 2300 	strd	r2, r3, [r4]
 800b928:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 800b92c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800b930:	e9c4 2302 	strd	r2, r3, [r4, #8]
 800b934:	e740      	b.n	800b7b8 <__ieee754_rem_pio2+0x270>
 800b936:	bf00      	nop
 800b938:	41700000 	.word	0x41700000
 800b93c:	0800c664 	.word	0x0800c664

0800b940 <fabs>:
 800b940:	ec51 0b10 	vmov	r0, r1, d0
 800b944:	4602      	mov	r2, r0
 800b946:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800b94a:	ec43 2b10 	vmov	d0, r2, r3
 800b94e:	4770      	bx	lr

0800b950 <__kernel_rem_pio2>:
 800b950:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b954:	ed2d 8b02 	vpush	{d8}
 800b958:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 800b95c:	f112 0f14 	cmn.w	r2, #20
 800b960:	9306      	str	r3, [sp, #24]
 800b962:	9104      	str	r1, [sp, #16]
 800b964:	4bc2      	ldr	r3, [pc, #776]	@ (800bc70 <__kernel_rem_pio2+0x320>)
 800b966:	99a4      	ldr	r1, [sp, #656]	@ 0x290
 800b968:	9008      	str	r0, [sp, #32]
 800b96a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800b96e:	9300      	str	r3, [sp, #0]
 800b970:	9b06      	ldr	r3, [sp, #24]
 800b972:	f103 33ff 	add.w	r3, r3, #4294967295
 800b976:	bfa8      	it	ge
 800b978:	1ed4      	subge	r4, r2, #3
 800b97a:	9305      	str	r3, [sp, #20]
 800b97c:	bfb2      	itee	lt
 800b97e:	2400      	movlt	r4, #0
 800b980:	2318      	movge	r3, #24
 800b982:	fb94 f4f3 	sdivge	r4, r4, r3
 800b986:	f06f 0317 	mvn.w	r3, #23
 800b98a:	fb04 3303 	mla	r3, r4, r3, r3
 800b98e:	eb03 0b02 	add.w	fp, r3, r2
 800b992:	9b00      	ldr	r3, [sp, #0]
 800b994:	9a05      	ldr	r2, [sp, #20]
 800b996:	ed9f 8bb2 	vldr	d8, [pc, #712]	@ 800bc60 <__kernel_rem_pio2+0x310>
 800b99a:	eb03 0802 	add.w	r8, r3, r2
 800b99e:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 800b9a0:	1aa7      	subs	r7, r4, r2
 800b9a2:	ae20      	add	r6, sp, #128	@ 0x80
 800b9a4:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800b9a8:	2500      	movs	r5, #0
 800b9aa:	4545      	cmp	r5, r8
 800b9ac:	dd12      	ble.n	800b9d4 <__kernel_rem_pio2+0x84>
 800b9ae:	9b06      	ldr	r3, [sp, #24]
 800b9b0:	aa20      	add	r2, sp, #128	@ 0x80
 800b9b2:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 800b9b6:	f50d 7ae0 	add.w	sl, sp, #448	@ 0x1c0
 800b9ba:	2700      	movs	r7, #0
 800b9bc:	9b00      	ldr	r3, [sp, #0]
 800b9be:	429f      	cmp	r7, r3
 800b9c0:	dc2e      	bgt.n	800ba20 <__kernel_rem_pio2+0xd0>
 800b9c2:	ed9f 7ba7 	vldr	d7, [pc, #668]	@ 800bc60 <__kernel_rem_pio2+0x310>
 800b9c6:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b9ca:	ed8d 7b02 	vstr	d7, [sp, #8]
 800b9ce:	46a8      	mov	r8, r5
 800b9d0:	2600      	movs	r6, #0
 800b9d2:	e01b      	b.n	800ba0c <__kernel_rem_pio2+0xbc>
 800b9d4:	42ef      	cmn	r7, r5
 800b9d6:	d407      	bmi.n	800b9e8 <__kernel_rem_pio2+0x98>
 800b9d8:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800b9dc:	f7f4 fda2 	bl	8000524 <__aeabi_i2d>
 800b9e0:	e8e6 0102 	strd	r0, r1, [r6], #8
 800b9e4:	3501      	adds	r5, #1
 800b9e6:	e7e0      	b.n	800b9aa <__kernel_rem_pio2+0x5a>
 800b9e8:	ec51 0b18 	vmov	r0, r1, d8
 800b9ec:	e7f8      	b.n	800b9e0 <__kernel_rem_pio2+0x90>
 800b9ee:	e978 2302 	ldrd	r2, r3, [r8, #-8]!
 800b9f2:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800b9f6:	f7f4 fdff 	bl	80005f8 <__aeabi_dmul>
 800b9fa:	4602      	mov	r2, r0
 800b9fc:	460b      	mov	r3, r1
 800b9fe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ba02:	f7f4 fc43 	bl	800028c <__adddf3>
 800ba06:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ba0a:	3601      	adds	r6, #1
 800ba0c:	9b05      	ldr	r3, [sp, #20]
 800ba0e:	429e      	cmp	r6, r3
 800ba10:	dded      	ble.n	800b9ee <__kernel_rem_pio2+0x9e>
 800ba12:	ed9d 7b02 	vldr	d7, [sp, #8]
 800ba16:	3701      	adds	r7, #1
 800ba18:	ecaa 7b02 	vstmia	sl!, {d7}
 800ba1c:	3508      	adds	r5, #8
 800ba1e:	e7cd      	b.n	800b9bc <__kernel_rem_pio2+0x6c>
 800ba20:	9b00      	ldr	r3, [sp, #0]
 800ba22:	f8dd 8000 	ldr.w	r8, [sp]
 800ba26:	aa0c      	add	r2, sp, #48	@ 0x30
 800ba28:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800ba2c:	930a      	str	r3, [sp, #40]	@ 0x28
 800ba2e:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 800ba30:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800ba34:	9309      	str	r3, [sp, #36]	@ 0x24
 800ba36:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 800ba3a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ba3c:	ab98      	add	r3, sp, #608	@ 0x260
 800ba3e:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800ba42:	ed13 7b28 	vldr	d7, [r3, #-160]	@ 0xffffff60
 800ba46:	ed8d 7b02 	vstr	d7, [sp, #8]
 800ba4a:	ac0c      	add	r4, sp, #48	@ 0x30
 800ba4c:	ab70      	add	r3, sp, #448	@ 0x1c0
 800ba4e:	eb03 05c8 	add.w	r5, r3, r8, lsl #3
 800ba52:	46a1      	mov	r9, r4
 800ba54:	46c2      	mov	sl, r8
 800ba56:	f1ba 0f00 	cmp.w	sl, #0
 800ba5a:	dc77      	bgt.n	800bb4c <__kernel_rem_pio2+0x1fc>
 800ba5c:	4658      	mov	r0, fp
 800ba5e:	ed9d 0b02 	vldr	d0, [sp, #8]
 800ba62:	f000 fac5 	bl	800bff0 <scalbn>
 800ba66:	ec57 6b10 	vmov	r6, r7, d0
 800ba6a:	2200      	movs	r2, #0
 800ba6c:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 800ba70:	4630      	mov	r0, r6
 800ba72:	4639      	mov	r1, r7
 800ba74:	f7f4 fdc0 	bl	80005f8 <__aeabi_dmul>
 800ba78:	ec41 0b10 	vmov	d0, r0, r1
 800ba7c:	f000 fb34 	bl	800c0e8 <floor>
 800ba80:	4b7c      	ldr	r3, [pc, #496]	@ (800bc74 <__kernel_rem_pio2+0x324>)
 800ba82:	ec51 0b10 	vmov	r0, r1, d0
 800ba86:	2200      	movs	r2, #0
 800ba88:	f7f4 fdb6 	bl	80005f8 <__aeabi_dmul>
 800ba8c:	4602      	mov	r2, r0
 800ba8e:	460b      	mov	r3, r1
 800ba90:	4630      	mov	r0, r6
 800ba92:	4639      	mov	r1, r7
 800ba94:	f7f4 fbf8 	bl	8000288 <__aeabi_dsub>
 800ba98:	460f      	mov	r7, r1
 800ba9a:	4606      	mov	r6, r0
 800ba9c:	f7f5 f85c 	bl	8000b58 <__aeabi_d2iz>
 800baa0:	9002      	str	r0, [sp, #8]
 800baa2:	f7f4 fd3f 	bl	8000524 <__aeabi_i2d>
 800baa6:	4602      	mov	r2, r0
 800baa8:	460b      	mov	r3, r1
 800baaa:	4630      	mov	r0, r6
 800baac:	4639      	mov	r1, r7
 800baae:	f7f4 fbeb 	bl	8000288 <__aeabi_dsub>
 800bab2:	f1bb 0f00 	cmp.w	fp, #0
 800bab6:	4606      	mov	r6, r0
 800bab8:	460f      	mov	r7, r1
 800baba:	dd6c      	ble.n	800bb96 <__kernel_rem_pio2+0x246>
 800babc:	f108 31ff 	add.w	r1, r8, #4294967295
 800bac0:	ab0c      	add	r3, sp, #48	@ 0x30
 800bac2:	9d02      	ldr	r5, [sp, #8]
 800bac4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800bac8:	f1cb 0018 	rsb	r0, fp, #24
 800bacc:	fa43 f200 	asr.w	r2, r3, r0
 800bad0:	4415      	add	r5, r2
 800bad2:	4082      	lsls	r2, r0
 800bad4:	1a9b      	subs	r3, r3, r2
 800bad6:	aa0c      	add	r2, sp, #48	@ 0x30
 800bad8:	9502      	str	r5, [sp, #8]
 800bada:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 800bade:	f1cb 0217 	rsb	r2, fp, #23
 800bae2:	fa43 f902 	asr.w	r9, r3, r2
 800bae6:	f1b9 0f00 	cmp.w	r9, #0
 800baea:	dd64      	ble.n	800bbb6 <__kernel_rem_pio2+0x266>
 800baec:	9b02      	ldr	r3, [sp, #8]
 800baee:	2200      	movs	r2, #0
 800baf0:	3301      	adds	r3, #1
 800baf2:	9302      	str	r3, [sp, #8]
 800baf4:	4615      	mov	r5, r2
 800baf6:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 800bafa:	4590      	cmp	r8, r2
 800bafc:	f300 80a1 	bgt.w	800bc42 <__kernel_rem_pio2+0x2f2>
 800bb00:	f1bb 0f00 	cmp.w	fp, #0
 800bb04:	dd07      	ble.n	800bb16 <__kernel_rem_pio2+0x1c6>
 800bb06:	f1bb 0f01 	cmp.w	fp, #1
 800bb0a:	f000 80c1 	beq.w	800bc90 <__kernel_rem_pio2+0x340>
 800bb0e:	f1bb 0f02 	cmp.w	fp, #2
 800bb12:	f000 80c8 	beq.w	800bca6 <__kernel_rem_pio2+0x356>
 800bb16:	f1b9 0f02 	cmp.w	r9, #2
 800bb1a:	d14c      	bne.n	800bbb6 <__kernel_rem_pio2+0x266>
 800bb1c:	4632      	mov	r2, r6
 800bb1e:	463b      	mov	r3, r7
 800bb20:	4955      	ldr	r1, [pc, #340]	@ (800bc78 <__kernel_rem_pio2+0x328>)
 800bb22:	2000      	movs	r0, #0
 800bb24:	f7f4 fbb0 	bl	8000288 <__aeabi_dsub>
 800bb28:	4606      	mov	r6, r0
 800bb2a:	460f      	mov	r7, r1
 800bb2c:	2d00      	cmp	r5, #0
 800bb2e:	d042      	beq.n	800bbb6 <__kernel_rem_pio2+0x266>
 800bb30:	4658      	mov	r0, fp
 800bb32:	ed9f 0b4d 	vldr	d0, [pc, #308]	@ 800bc68 <__kernel_rem_pio2+0x318>
 800bb36:	f000 fa5b 	bl	800bff0 <scalbn>
 800bb3a:	4630      	mov	r0, r6
 800bb3c:	4639      	mov	r1, r7
 800bb3e:	ec53 2b10 	vmov	r2, r3, d0
 800bb42:	f7f4 fba1 	bl	8000288 <__aeabi_dsub>
 800bb46:	4606      	mov	r6, r0
 800bb48:	460f      	mov	r7, r1
 800bb4a:	e034      	b.n	800bbb6 <__kernel_rem_pio2+0x266>
 800bb4c:	4b4b      	ldr	r3, [pc, #300]	@ (800bc7c <__kernel_rem_pio2+0x32c>)
 800bb4e:	2200      	movs	r2, #0
 800bb50:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bb54:	f7f4 fd50 	bl	80005f8 <__aeabi_dmul>
 800bb58:	f7f4 fffe 	bl	8000b58 <__aeabi_d2iz>
 800bb5c:	f7f4 fce2 	bl	8000524 <__aeabi_i2d>
 800bb60:	4b47      	ldr	r3, [pc, #284]	@ (800bc80 <__kernel_rem_pio2+0x330>)
 800bb62:	2200      	movs	r2, #0
 800bb64:	4606      	mov	r6, r0
 800bb66:	460f      	mov	r7, r1
 800bb68:	f7f4 fd46 	bl	80005f8 <__aeabi_dmul>
 800bb6c:	4602      	mov	r2, r0
 800bb6e:	460b      	mov	r3, r1
 800bb70:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bb74:	f7f4 fb88 	bl	8000288 <__aeabi_dsub>
 800bb78:	f7f4 ffee 	bl	8000b58 <__aeabi_d2iz>
 800bb7c:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 800bb80:	f849 0b04 	str.w	r0, [r9], #4
 800bb84:	4639      	mov	r1, r7
 800bb86:	4630      	mov	r0, r6
 800bb88:	f7f4 fb80 	bl	800028c <__adddf3>
 800bb8c:	f10a 3aff 	add.w	sl, sl, #4294967295
 800bb90:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800bb94:	e75f      	b.n	800ba56 <__kernel_rem_pio2+0x106>
 800bb96:	d107      	bne.n	800bba8 <__kernel_rem_pio2+0x258>
 800bb98:	f108 33ff 	add.w	r3, r8, #4294967295
 800bb9c:	aa0c      	add	r2, sp, #48	@ 0x30
 800bb9e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bba2:	ea4f 59e3 	mov.w	r9, r3, asr #23
 800bba6:	e79e      	b.n	800bae6 <__kernel_rem_pio2+0x196>
 800bba8:	4b36      	ldr	r3, [pc, #216]	@ (800bc84 <__kernel_rem_pio2+0x334>)
 800bbaa:	2200      	movs	r2, #0
 800bbac:	f7f4 ffaa 	bl	8000b04 <__aeabi_dcmpge>
 800bbb0:	2800      	cmp	r0, #0
 800bbb2:	d143      	bne.n	800bc3c <__kernel_rem_pio2+0x2ec>
 800bbb4:	4681      	mov	r9, r0
 800bbb6:	2200      	movs	r2, #0
 800bbb8:	2300      	movs	r3, #0
 800bbba:	4630      	mov	r0, r6
 800bbbc:	4639      	mov	r1, r7
 800bbbe:	f7f4 ff83 	bl	8000ac8 <__aeabi_dcmpeq>
 800bbc2:	2800      	cmp	r0, #0
 800bbc4:	f000 80c1 	beq.w	800bd4a <__kernel_rem_pio2+0x3fa>
 800bbc8:	f108 33ff 	add.w	r3, r8, #4294967295
 800bbcc:	2200      	movs	r2, #0
 800bbce:	9900      	ldr	r1, [sp, #0]
 800bbd0:	428b      	cmp	r3, r1
 800bbd2:	da70      	bge.n	800bcb6 <__kernel_rem_pio2+0x366>
 800bbd4:	2a00      	cmp	r2, #0
 800bbd6:	f000 808b 	beq.w	800bcf0 <__kernel_rem_pio2+0x3a0>
 800bbda:	f108 38ff 	add.w	r8, r8, #4294967295
 800bbde:	ab0c      	add	r3, sp, #48	@ 0x30
 800bbe0:	f1ab 0b18 	sub.w	fp, fp, #24
 800bbe4:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 800bbe8:	2b00      	cmp	r3, #0
 800bbea:	d0f6      	beq.n	800bbda <__kernel_rem_pio2+0x28a>
 800bbec:	4658      	mov	r0, fp
 800bbee:	ed9f 0b1e 	vldr	d0, [pc, #120]	@ 800bc68 <__kernel_rem_pio2+0x318>
 800bbf2:	f000 f9fd 	bl	800bff0 <scalbn>
 800bbf6:	f108 0301 	add.w	r3, r8, #1
 800bbfa:	00da      	lsls	r2, r3, #3
 800bbfc:	9205      	str	r2, [sp, #20]
 800bbfe:	ec55 4b10 	vmov	r4, r5, d0
 800bc02:	aa70      	add	r2, sp, #448	@ 0x1c0
 800bc04:	f8df b074 	ldr.w	fp, [pc, #116]	@ 800bc7c <__kernel_rem_pio2+0x32c>
 800bc08:	eb02 07c3 	add.w	r7, r2, r3, lsl #3
 800bc0c:	4646      	mov	r6, r8
 800bc0e:	f04f 0a00 	mov.w	sl, #0
 800bc12:	2e00      	cmp	r6, #0
 800bc14:	f280 80d1 	bge.w	800bdba <__kernel_rem_pio2+0x46a>
 800bc18:	4644      	mov	r4, r8
 800bc1a:	2c00      	cmp	r4, #0
 800bc1c:	f2c0 80ff 	blt.w	800be1e <__kernel_rem_pio2+0x4ce>
 800bc20:	4b19      	ldr	r3, [pc, #100]	@ (800bc88 <__kernel_rem_pio2+0x338>)
 800bc22:	461f      	mov	r7, r3
 800bc24:	ab70      	add	r3, sp, #448	@ 0x1c0
 800bc26:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800bc2a:	9306      	str	r3, [sp, #24]
 800bc2c:	f04f 0a00 	mov.w	sl, #0
 800bc30:	f04f 0b00 	mov.w	fp, #0
 800bc34:	2600      	movs	r6, #0
 800bc36:	eba8 0504 	sub.w	r5, r8, r4
 800bc3a:	e0e4      	b.n	800be06 <__kernel_rem_pio2+0x4b6>
 800bc3c:	f04f 0902 	mov.w	r9, #2
 800bc40:	e754      	b.n	800baec <__kernel_rem_pio2+0x19c>
 800bc42:	f854 3b04 	ldr.w	r3, [r4], #4
 800bc46:	bb0d      	cbnz	r5, 800bc8c <__kernel_rem_pio2+0x33c>
 800bc48:	b123      	cbz	r3, 800bc54 <__kernel_rem_pio2+0x304>
 800bc4a:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 800bc4e:	f844 3c04 	str.w	r3, [r4, #-4]
 800bc52:	2301      	movs	r3, #1
 800bc54:	3201      	adds	r2, #1
 800bc56:	461d      	mov	r5, r3
 800bc58:	e74f      	b.n	800bafa <__kernel_rem_pio2+0x1aa>
 800bc5a:	bf00      	nop
 800bc5c:	f3af 8000 	nop.w
	...
 800bc6c:	3ff00000 	.word	0x3ff00000
 800bc70:	0800c7b0 	.word	0x0800c7b0
 800bc74:	40200000 	.word	0x40200000
 800bc78:	3ff00000 	.word	0x3ff00000
 800bc7c:	3e700000 	.word	0x3e700000
 800bc80:	41700000 	.word	0x41700000
 800bc84:	3fe00000 	.word	0x3fe00000
 800bc88:	0800c770 	.word	0x0800c770
 800bc8c:	1acb      	subs	r3, r1, r3
 800bc8e:	e7de      	b.n	800bc4e <__kernel_rem_pio2+0x2fe>
 800bc90:	f108 32ff 	add.w	r2, r8, #4294967295
 800bc94:	ab0c      	add	r3, sp, #48	@ 0x30
 800bc96:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bc9a:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800bc9e:	a90c      	add	r1, sp, #48	@ 0x30
 800bca0:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800bca4:	e737      	b.n	800bb16 <__kernel_rem_pio2+0x1c6>
 800bca6:	f108 32ff 	add.w	r2, r8, #4294967295
 800bcaa:	ab0c      	add	r3, sp, #48	@ 0x30
 800bcac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bcb0:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800bcb4:	e7f3      	b.n	800bc9e <__kernel_rem_pio2+0x34e>
 800bcb6:	a90c      	add	r1, sp, #48	@ 0x30
 800bcb8:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800bcbc:	3b01      	subs	r3, #1
 800bcbe:	430a      	orrs	r2, r1
 800bcc0:	e785      	b.n	800bbce <__kernel_rem_pio2+0x27e>
 800bcc2:	3401      	adds	r4, #1
 800bcc4:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800bcc8:	2a00      	cmp	r2, #0
 800bcca:	d0fa      	beq.n	800bcc2 <__kernel_rem_pio2+0x372>
 800bccc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800bcce:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800bcd2:	eb0d 0503 	add.w	r5, sp, r3
 800bcd6:	9b06      	ldr	r3, [sp, #24]
 800bcd8:	aa20      	add	r2, sp, #128	@ 0x80
 800bcda:	4443      	add	r3, r8
 800bcdc:	f108 0701 	add.w	r7, r8, #1
 800bce0:	3d98      	subs	r5, #152	@ 0x98
 800bce2:	eb02 06c3 	add.w	r6, r2, r3, lsl #3
 800bce6:	4444      	add	r4, r8
 800bce8:	42bc      	cmp	r4, r7
 800bcea:	da04      	bge.n	800bcf6 <__kernel_rem_pio2+0x3a6>
 800bcec:	46a0      	mov	r8, r4
 800bcee:	e6a2      	b.n	800ba36 <__kernel_rem_pio2+0xe6>
 800bcf0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bcf2:	2401      	movs	r4, #1
 800bcf4:	e7e6      	b.n	800bcc4 <__kernel_rem_pio2+0x374>
 800bcf6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bcf8:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 800bcfc:	f7f4 fc12 	bl	8000524 <__aeabi_i2d>
 800bd00:	ed9f 7baf 	vldr	d7, [pc, #700]	@ 800bfc0 <__kernel_rem_pio2+0x670>
 800bd04:	e8e6 0102 	strd	r0, r1, [r6], #8
 800bd08:	ed8d 7b02 	vstr	d7, [sp, #8]
 800bd0c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800bd10:	46b2      	mov	sl, r6
 800bd12:	f04f 0800 	mov.w	r8, #0
 800bd16:	9b05      	ldr	r3, [sp, #20]
 800bd18:	4598      	cmp	r8, r3
 800bd1a:	dd05      	ble.n	800bd28 <__kernel_rem_pio2+0x3d8>
 800bd1c:	ed9d 7b02 	vldr	d7, [sp, #8]
 800bd20:	3701      	adds	r7, #1
 800bd22:	eca5 7b02 	vstmia	r5!, {d7}
 800bd26:	e7df      	b.n	800bce8 <__kernel_rem_pio2+0x398>
 800bd28:	e97a 2302 	ldrd	r2, r3, [sl, #-8]!
 800bd2c:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800bd30:	f7f4 fc62 	bl	80005f8 <__aeabi_dmul>
 800bd34:	4602      	mov	r2, r0
 800bd36:	460b      	mov	r3, r1
 800bd38:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bd3c:	f7f4 faa6 	bl	800028c <__adddf3>
 800bd40:	f108 0801 	add.w	r8, r8, #1
 800bd44:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800bd48:	e7e5      	b.n	800bd16 <__kernel_rem_pio2+0x3c6>
 800bd4a:	f1cb 0000 	rsb	r0, fp, #0
 800bd4e:	ec47 6b10 	vmov	d0, r6, r7
 800bd52:	f000 f94d 	bl	800bff0 <scalbn>
 800bd56:	ec55 4b10 	vmov	r4, r5, d0
 800bd5a:	4b9b      	ldr	r3, [pc, #620]	@ (800bfc8 <__kernel_rem_pio2+0x678>)
 800bd5c:	2200      	movs	r2, #0
 800bd5e:	4620      	mov	r0, r4
 800bd60:	4629      	mov	r1, r5
 800bd62:	f7f4 fecf 	bl	8000b04 <__aeabi_dcmpge>
 800bd66:	b300      	cbz	r0, 800bdaa <__kernel_rem_pio2+0x45a>
 800bd68:	4b98      	ldr	r3, [pc, #608]	@ (800bfcc <__kernel_rem_pio2+0x67c>)
 800bd6a:	2200      	movs	r2, #0
 800bd6c:	4620      	mov	r0, r4
 800bd6e:	4629      	mov	r1, r5
 800bd70:	f7f4 fc42 	bl	80005f8 <__aeabi_dmul>
 800bd74:	f7f4 fef0 	bl	8000b58 <__aeabi_d2iz>
 800bd78:	4606      	mov	r6, r0
 800bd7a:	f7f4 fbd3 	bl	8000524 <__aeabi_i2d>
 800bd7e:	4b92      	ldr	r3, [pc, #584]	@ (800bfc8 <__kernel_rem_pio2+0x678>)
 800bd80:	2200      	movs	r2, #0
 800bd82:	f7f4 fc39 	bl	80005f8 <__aeabi_dmul>
 800bd86:	460b      	mov	r3, r1
 800bd88:	4602      	mov	r2, r0
 800bd8a:	4629      	mov	r1, r5
 800bd8c:	4620      	mov	r0, r4
 800bd8e:	f7f4 fa7b 	bl	8000288 <__aeabi_dsub>
 800bd92:	f7f4 fee1 	bl	8000b58 <__aeabi_d2iz>
 800bd96:	ab0c      	add	r3, sp, #48	@ 0x30
 800bd98:	f10b 0b18 	add.w	fp, fp, #24
 800bd9c:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 800bda0:	f108 0801 	add.w	r8, r8, #1
 800bda4:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 800bda8:	e720      	b.n	800bbec <__kernel_rem_pio2+0x29c>
 800bdaa:	4620      	mov	r0, r4
 800bdac:	4629      	mov	r1, r5
 800bdae:	f7f4 fed3 	bl	8000b58 <__aeabi_d2iz>
 800bdb2:	ab0c      	add	r3, sp, #48	@ 0x30
 800bdb4:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 800bdb8:	e718      	b.n	800bbec <__kernel_rem_pio2+0x29c>
 800bdba:	ab0c      	add	r3, sp, #48	@ 0x30
 800bdbc:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800bdc0:	f7f4 fbb0 	bl	8000524 <__aeabi_i2d>
 800bdc4:	4622      	mov	r2, r4
 800bdc6:	462b      	mov	r3, r5
 800bdc8:	f7f4 fc16 	bl	80005f8 <__aeabi_dmul>
 800bdcc:	4652      	mov	r2, sl
 800bdce:	e967 0102 	strd	r0, r1, [r7, #-8]!
 800bdd2:	465b      	mov	r3, fp
 800bdd4:	4620      	mov	r0, r4
 800bdd6:	4629      	mov	r1, r5
 800bdd8:	f7f4 fc0e 	bl	80005f8 <__aeabi_dmul>
 800bddc:	3e01      	subs	r6, #1
 800bdde:	4604      	mov	r4, r0
 800bde0:	460d      	mov	r5, r1
 800bde2:	e716      	b.n	800bc12 <__kernel_rem_pio2+0x2c2>
 800bde4:	9906      	ldr	r1, [sp, #24]
 800bde6:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 800bdea:	9106      	str	r1, [sp, #24]
 800bdec:	e8f7 0102 	ldrd	r0, r1, [r7], #8
 800bdf0:	f7f4 fc02 	bl	80005f8 <__aeabi_dmul>
 800bdf4:	4602      	mov	r2, r0
 800bdf6:	460b      	mov	r3, r1
 800bdf8:	4650      	mov	r0, sl
 800bdfa:	4659      	mov	r1, fp
 800bdfc:	f7f4 fa46 	bl	800028c <__adddf3>
 800be00:	3601      	adds	r6, #1
 800be02:	4682      	mov	sl, r0
 800be04:	468b      	mov	fp, r1
 800be06:	9b00      	ldr	r3, [sp, #0]
 800be08:	429e      	cmp	r6, r3
 800be0a:	dc01      	bgt.n	800be10 <__kernel_rem_pio2+0x4c0>
 800be0c:	42ae      	cmp	r6, r5
 800be0e:	dde9      	ble.n	800bde4 <__kernel_rem_pio2+0x494>
 800be10:	ab48      	add	r3, sp, #288	@ 0x120
 800be12:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800be16:	e9c5 ab00 	strd	sl, fp, [r5]
 800be1a:	3c01      	subs	r4, #1
 800be1c:	e6fd      	b.n	800bc1a <__kernel_rem_pio2+0x2ca>
 800be1e:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 800be20:	2b02      	cmp	r3, #2
 800be22:	dc0b      	bgt.n	800be3c <__kernel_rem_pio2+0x4ec>
 800be24:	2b00      	cmp	r3, #0
 800be26:	dc35      	bgt.n	800be94 <__kernel_rem_pio2+0x544>
 800be28:	d059      	beq.n	800bede <__kernel_rem_pio2+0x58e>
 800be2a:	9b02      	ldr	r3, [sp, #8]
 800be2c:	f003 0007 	and.w	r0, r3, #7
 800be30:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 800be34:	ecbd 8b02 	vpop	{d8}
 800be38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800be3c:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 800be3e:	2b03      	cmp	r3, #3
 800be40:	d1f3      	bne.n	800be2a <__kernel_rem_pio2+0x4da>
 800be42:	9b05      	ldr	r3, [sp, #20]
 800be44:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800be48:	eb0d 0403 	add.w	r4, sp, r3
 800be4c:	f5a4 74a4 	sub.w	r4, r4, #328	@ 0x148
 800be50:	4625      	mov	r5, r4
 800be52:	46c2      	mov	sl, r8
 800be54:	f1ba 0f00 	cmp.w	sl, #0
 800be58:	dc69      	bgt.n	800bf2e <__kernel_rem_pio2+0x5de>
 800be5a:	4645      	mov	r5, r8
 800be5c:	2d01      	cmp	r5, #1
 800be5e:	f300 8087 	bgt.w	800bf70 <__kernel_rem_pio2+0x620>
 800be62:	9c05      	ldr	r4, [sp, #20]
 800be64:	ab48      	add	r3, sp, #288	@ 0x120
 800be66:	441c      	add	r4, r3
 800be68:	2000      	movs	r0, #0
 800be6a:	2100      	movs	r1, #0
 800be6c:	f1b8 0f01 	cmp.w	r8, #1
 800be70:	f300 809c 	bgt.w	800bfac <__kernel_rem_pio2+0x65c>
 800be74:	e9dd 5648 	ldrd	r5, r6, [sp, #288]	@ 0x120
 800be78:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	@ 0x128
 800be7c:	f1b9 0f00 	cmp.w	r9, #0
 800be80:	f040 80a6 	bne.w	800bfd0 <__kernel_rem_pio2+0x680>
 800be84:	9b04      	ldr	r3, [sp, #16]
 800be86:	e9c3 5600 	strd	r5, r6, [r3]
 800be8a:	e9c3 7802 	strd	r7, r8, [r3, #8]
 800be8e:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800be92:	e7ca      	b.n	800be2a <__kernel_rem_pio2+0x4da>
 800be94:	9d05      	ldr	r5, [sp, #20]
 800be96:	ab48      	add	r3, sp, #288	@ 0x120
 800be98:	441d      	add	r5, r3
 800be9a:	4644      	mov	r4, r8
 800be9c:	2000      	movs	r0, #0
 800be9e:	2100      	movs	r1, #0
 800bea0:	2c00      	cmp	r4, #0
 800bea2:	da35      	bge.n	800bf10 <__kernel_rem_pio2+0x5c0>
 800bea4:	f1b9 0f00 	cmp.w	r9, #0
 800bea8:	d038      	beq.n	800bf1c <__kernel_rem_pio2+0x5cc>
 800beaa:	4602      	mov	r2, r0
 800beac:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800beb0:	9c04      	ldr	r4, [sp, #16]
 800beb2:	e9c4 2300 	strd	r2, r3, [r4]
 800beb6:	4602      	mov	r2, r0
 800beb8:	460b      	mov	r3, r1
 800beba:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 800bebe:	f7f4 f9e3 	bl	8000288 <__aeabi_dsub>
 800bec2:	ad4a      	add	r5, sp, #296	@ 0x128
 800bec4:	2401      	movs	r4, #1
 800bec6:	45a0      	cmp	r8, r4
 800bec8:	da2b      	bge.n	800bf22 <__kernel_rem_pio2+0x5d2>
 800beca:	f1b9 0f00 	cmp.w	r9, #0
 800bece:	d002      	beq.n	800bed6 <__kernel_rem_pio2+0x586>
 800bed0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800bed4:	4619      	mov	r1, r3
 800bed6:	9b04      	ldr	r3, [sp, #16]
 800bed8:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800bedc:	e7a5      	b.n	800be2a <__kernel_rem_pio2+0x4da>
 800bede:	9c05      	ldr	r4, [sp, #20]
 800bee0:	ab48      	add	r3, sp, #288	@ 0x120
 800bee2:	441c      	add	r4, r3
 800bee4:	2000      	movs	r0, #0
 800bee6:	2100      	movs	r1, #0
 800bee8:	f1b8 0f00 	cmp.w	r8, #0
 800beec:	da09      	bge.n	800bf02 <__kernel_rem_pio2+0x5b2>
 800beee:	f1b9 0f00 	cmp.w	r9, #0
 800bef2:	d002      	beq.n	800befa <__kernel_rem_pio2+0x5aa>
 800bef4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800bef8:	4619      	mov	r1, r3
 800befa:	9b04      	ldr	r3, [sp, #16]
 800befc:	e9c3 0100 	strd	r0, r1, [r3]
 800bf00:	e793      	b.n	800be2a <__kernel_rem_pio2+0x4da>
 800bf02:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800bf06:	f7f4 f9c1 	bl	800028c <__adddf3>
 800bf0a:	f108 38ff 	add.w	r8, r8, #4294967295
 800bf0e:	e7eb      	b.n	800bee8 <__kernel_rem_pio2+0x598>
 800bf10:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 800bf14:	f7f4 f9ba 	bl	800028c <__adddf3>
 800bf18:	3c01      	subs	r4, #1
 800bf1a:	e7c1      	b.n	800bea0 <__kernel_rem_pio2+0x550>
 800bf1c:	4602      	mov	r2, r0
 800bf1e:	460b      	mov	r3, r1
 800bf20:	e7c6      	b.n	800beb0 <__kernel_rem_pio2+0x560>
 800bf22:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 800bf26:	f7f4 f9b1 	bl	800028c <__adddf3>
 800bf2a:	3401      	adds	r4, #1
 800bf2c:	e7cb      	b.n	800bec6 <__kernel_rem_pio2+0x576>
 800bf2e:	ed35 7b02 	vldmdb	r5!, {d7}
 800bf32:	ed8d 7b00 	vstr	d7, [sp]
 800bf36:	ed95 7b02 	vldr	d7, [r5, #8]
 800bf3a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800bf3e:	ec53 2b17 	vmov	r2, r3, d7
 800bf42:	ed8d 7b06 	vstr	d7, [sp, #24]
 800bf46:	f7f4 f9a1 	bl	800028c <__adddf3>
 800bf4a:	4602      	mov	r2, r0
 800bf4c:	460b      	mov	r3, r1
 800bf4e:	4606      	mov	r6, r0
 800bf50:	460f      	mov	r7, r1
 800bf52:	e9dd 0100 	ldrd	r0, r1, [sp]
 800bf56:	f7f4 f997 	bl	8000288 <__aeabi_dsub>
 800bf5a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800bf5e:	f7f4 f995 	bl	800028c <__adddf3>
 800bf62:	f10a 3aff 	add.w	sl, sl, #4294967295
 800bf66:	e9c5 0102 	strd	r0, r1, [r5, #8]
 800bf6a:	e9c5 6700 	strd	r6, r7, [r5]
 800bf6e:	e771      	b.n	800be54 <__kernel_rem_pio2+0x504>
 800bf70:	ed34 7b02 	vldmdb	r4!, {d7}
 800bf74:	e9d4 ab02 	ldrd	sl, fp, [r4, #8]
 800bf78:	ec51 0b17 	vmov	r0, r1, d7
 800bf7c:	4652      	mov	r2, sl
 800bf7e:	465b      	mov	r3, fp
 800bf80:	ed8d 7b00 	vstr	d7, [sp]
 800bf84:	f7f4 f982 	bl	800028c <__adddf3>
 800bf88:	4602      	mov	r2, r0
 800bf8a:	460b      	mov	r3, r1
 800bf8c:	4606      	mov	r6, r0
 800bf8e:	460f      	mov	r7, r1
 800bf90:	e9dd 0100 	ldrd	r0, r1, [sp]
 800bf94:	f7f4 f978 	bl	8000288 <__aeabi_dsub>
 800bf98:	4652      	mov	r2, sl
 800bf9a:	465b      	mov	r3, fp
 800bf9c:	f7f4 f976 	bl	800028c <__adddf3>
 800bfa0:	3d01      	subs	r5, #1
 800bfa2:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800bfa6:	e9c4 6700 	strd	r6, r7, [r4]
 800bfaa:	e757      	b.n	800be5c <__kernel_rem_pio2+0x50c>
 800bfac:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800bfb0:	f7f4 f96c 	bl	800028c <__adddf3>
 800bfb4:	f108 38ff 	add.w	r8, r8, #4294967295
 800bfb8:	e758      	b.n	800be6c <__kernel_rem_pio2+0x51c>
 800bfba:	bf00      	nop
 800bfbc:	f3af 8000 	nop.w
	...
 800bfc8:	41700000 	.word	0x41700000
 800bfcc:	3e700000 	.word	0x3e700000
 800bfd0:	9b04      	ldr	r3, [sp, #16]
 800bfd2:	9a04      	ldr	r2, [sp, #16]
 800bfd4:	601d      	str	r5, [r3, #0]
 800bfd6:	f106 4400 	add.w	r4, r6, #2147483648	@ 0x80000000
 800bfda:	605c      	str	r4, [r3, #4]
 800bfdc:	609f      	str	r7, [r3, #8]
 800bfde:	f108 4300 	add.w	r3, r8, #2147483648	@ 0x80000000
 800bfe2:	60d3      	str	r3, [r2, #12]
 800bfe4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800bfe8:	6110      	str	r0, [r2, #16]
 800bfea:	6153      	str	r3, [r2, #20]
 800bfec:	e71d      	b.n	800be2a <__kernel_rem_pio2+0x4da>
 800bfee:	bf00      	nop

0800bff0 <scalbn>:
 800bff0:	b570      	push	{r4, r5, r6, lr}
 800bff2:	ec55 4b10 	vmov	r4, r5, d0
 800bff6:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800bffa:	4606      	mov	r6, r0
 800bffc:	462b      	mov	r3, r5
 800bffe:	b991      	cbnz	r1, 800c026 <scalbn+0x36>
 800c000:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800c004:	4323      	orrs	r3, r4
 800c006:	d03b      	beq.n	800c080 <scalbn+0x90>
 800c008:	4b33      	ldr	r3, [pc, #204]	@ (800c0d8 <scalbn+0xe8>)
 800c00a:	4620      	mov	r0, r4
 800c00c:	4629      	mov	r1, r5
 800c00e:	2200      	movs	r2, #0
 800c010:	f7f4 faf2 	bl	80005f8 <__aeabi_dmul>
 800c014:	4b31      	ldr	r3, [pc, #196]	@ (800c0dc <scalbn+0xec>)
 800c016:	429e      	cmp	r6, r3
 800c018:	4604      	mov	r4, r0
 800c01a:	460d      	mov	r5, r1
 800c01c:	da0f      	bge.n	800c03e <scalbn+0x4e>
 800c01e:	a326      	add	r3, pc, #152	@ (adr r3, 800c0b8 <scalbn+0xc8>)
 800c020:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c024:	e01e      	b.n	800c064 <scalbn+0x74>
 800c026:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 800c02a:	4291      	cmp	r1, r2
 800c02c:	d10b      	bne.n	800c046 <scalbn+0x56>
 800c02e:	4622      	mov	r2, r4
 800c030:	4620      	mov	r0, r4
 800c032:	4629      	mov	r1, r5
 800c034:	f7f4 f92a 	bl	800028c <__adddf3>
 800c038:	4604      	mov	r4, r0
 800c03a:	460d      	mov	r5, r1
 800c03c:	e020      	b.n	800c080 <scalbn+0x90>
 800c03e:	460b      	mov	r3, r1
 800c040:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800c044:	3936      	subs	r1, #54	@ 0x36
 800c046:	f24c 3250 	movw	r2, #50000	@ 0xc350
 800c04a:	4296      	cmp	r6, r2
 800c04c:	dd0d      	ble.n	800c06a <scalbn+0x7a>
 800c04e:	2d00      	cmp	r5, #0
 800c050:	a11b      	add	r1, pc, #108	@ (adr r1, 800c0c0 <scalbn+0xd0>)
 800c052:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c056:	da02      	bge.n	800c05e <scalbn+0x6e>
 800c058:	a11b      	add	r1, pc, #108	@ (adr r1, 800c0c8 <scalbn+0xd8>)
 800c05a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c05e:	a318      	add	r3, pc, #96	@ (adr r3, 800c0c0 <scalbn+0xd0>)
 800c060:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c064:	f7f4 fac8 	bl	80005f8 <__aeabi_dmul>
 800c068:	e7e6      	b.n	800c038 <scalbn+0x48>
 800c06a:	1872      	adds	r2, r6, r1
 800c06c:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 800c070:	428a      	cmp	r2, r1
 800c072:	dcec      	bgt.n	800c04e <scalbn+0x5e>
 800c074:	2a00      	cmp	r2, #0
 800c076:	dd06      	ble.n	800c086 <scalbn+0x96>
 800c078:	f36f 531e 	bfc	r3, #20, #11
 800c07c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800c080:	ec45 4b10 	vmov	d0, r4, r5
 800c084:	bd70      	pop	{r4, r5, r6, pc}
 800c086:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 800c08a:	da08      	bge.n	800c09e <scalbn+0xae>
 800c08c:	2d00      	cmp	r5, #0
 800c08e:	a10a      	add	r1, pc, #40	@ (adr r1, 800c0b8 <scalbn+0xc8>)
 800c090:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c094:	dac3      	bge.n	800c01e <scalbn+0x2e>
 800c096:	a10e      	add	r1, pc, #56	@ (adr r1, 800c0d0 <scalbn+0xe0>)
 800c098:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c09c:	e7bf      	b.n	800c01e <scalbn+0x2e>
 800c09e:	3236      	adds	r2, #54	@ 0x36
 800c0a0:	f36f 531e 	bfc	r3, #20, #11
 800c0a4:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800c0a8:	4620      	mov	r0, r4
 800c0aa:	4b0d      	ldr	r3, [pc, #52]	@ (800c0e0 <scalbn+0xf0>)
 800c0ac:	4629      	mov	r1, r5
 800c0ae:	2200      	movs	r2, #0
 800c0b0:	e7d8      	b.n	800c064 <scalbn+0x74>
 800c0b2:	bf00      	nop
 800c0b4:	f3af 8000 	nop.w
 800c0b8:	c2f8f359 	.word	0xc2f8f359
 800c0bc:	01a56e1f 	.word	0x01a56e1f
 800c0c0:	8800759c 	.word	0x8800759c
 800c0c4:	7e37e43c 	.word	0x7e37e43c
 800c0c8:	8800759c 	.word	0x8800759c
 800c0cc:	fe37e43c 	.word	0xfe37e43c
 800c0d0:	c2f8f359 	.word	0xc2f8f359
 800c0d4:	81a56e1f 	.word	0x81a56e1f
 800c0d8:	43500000 	.word	0x43500000
 800c0dc:	ffff3cb0 	.word	0xffff3cb0
 800c0e0:	3c900000 	.word	0x3c900000
 800c0e4:	00000000 	.word	0x00000000

0800c0e8 <floor>:
 800c0e8:	ec51 0b10 	vmov	r0, r1, d0
 800c0ec:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800c0f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c0f4:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 800c0f8:	2e13      	cmp	r6, #19
 800c0fa:	460c      	mov	r4, r1
 800c0fc:	4605      	mov	r5, r0
 800c0fe:	4680      	mov	r8, r0
 800c100:	dc34      	bgt.n	800c16c <floor+0x84>
 800c102:	2e00      	cmp	r6, #0
 800c104:	da17      	bge.n	800c136 <floor+0x4e>
 800c106:	a332      	add	r3, pc, #200	@ (adr r3, 800c1d0 <floor+0xe8>)
 800c108:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c10c:	f7f4 f8be 	bl	800028c <__adddf3>
 800c110:	2200      	movs	r2, #0
 800c112:	2300      	movs	r3, #0
 800c114:	f7f4 fd00 	bl	8000b18 <__aeabi_dcmpgt>
 800c118:	b150      	cbz	r0, 800c130 <floor+0x48>
 800c11a:	2c00      	cmp	r4, #0
 800c11c:	da55      	bge.n	800c1ca <floor+0xe2>
 800c11e:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 800c122:	432c      	orrs	r4, r5
 800c124:	2500      	movs	r5, #0
 800c126:	42ac      	cmp	r4, r5
 800c128:	4c2b      	ldr	r4, [pc, #172]	@ (800c1d8 <floor+0xf0>)
 800c12a:	bf08      	it	eq
 800c12c:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 800c130:	4621      	mov	r1, r4
 800c132:	4628      	mov	r0, r5
 800c134:	e023      	b.n	800c17e <floor+0x96>
 800c136:	4f29      	ldr	r7, [pc, #164]	@ (800c1dc <floor+0xf4>)
 800c138:	4137      	asrs	r7, r6
 800c13a:	ea01 0307 	and.w	r3, r1, r7
 800c13e:	4303      	orrs	r3, r0
 800c140:	d01d      	beq.n	800c17e <floor+0x96>
 800c142:	a323      	add	r3, pc, #140	@ (adr r3, 800c1d0 <floor+0xe8>)
 800c144:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c148:	f7f4 f8a0 	bl	800028c <__adddf3>
 800c14c:	2200      	movs	r2, #0
 800c14e:	2300      	movs	r3, #0
 800c150:	f7f4 fce2 	bl	8000b18 <__aeabi_dcmpgt>
 800c154:	2800      	cmp	r0, #0
 800c156:	d0eb      	beq.n	800c130 <floor+0x48>
 800c158:	2c00      	cmp	r4, #0
 800c15a:	bfbe      	ittt	lt
 800c15c:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 800c160:	4133      	asrlt	r3, r6
 800c162:	18e4      	addlt	r4, r4, r3
 800c164:	ea24 0407 	bic.w	r4, r4, r7
 800c168:	2500      	movs	r5, #0
 800c16a:	e7e1      	b.n	800c130 <floor+0x48>
 800c16c:	2e33      	cmp	r6, #51	@ 0x33
 800c16e:	dd0a      	ble.n	800c186 <floor+0x9e>
 800c170:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 800c174:	d103      	bne.n	800c17e <floor+0x96>
 800c176:	4602      	mov	r2, r0
 800c178:	460b      	mov	r3, r1
 800c17a:	f7f4 f887 	bl	800028c <__adddf3>
 800c17e:	ec41 0b10 	vmov	d0, r0, r1
 800c182:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c186:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 800c18a:	f04f 37ff 	mov.w	r7, #4294967295
 800c18e:	40df      	lsrs	r7, r3
 800c190:	4207      	tst	r7, r0
 800c192:	d0f4      	beq.n	800c17e <floor+0x96>
 800c194:	a30e      	add	r3, pc, #56	@ (adr r3, 800c1d0 <floor+0xe8>)
 800c196:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c19a:	f7f4 f877 	bl	800028c <__adddf3>
 800c19e:	2200      	movs	r2, #0
 800c1a0:	2300      	movs	r3, #0
 800c1a2:	f7f4 fcb9 	bl	8000b18 <__aeabi_dcmpgt>
 800c1a6:	2800      	cmp	r0, #0
 800c1a8:	d0c2      	beq.n	800c130 <floor+0x48>
 800c1aa:	2c00      	cmp	r4, #0
 800c1ac:	da0a      	bge.n	800c1c4 <floor+0xdc>
 800c1ae:	2e14      	cmp	r6, #20
 800c1b0:	d101      	bne.n	800c1b6 <floor+0xce>
 800c1b2:	3401      	adds	r4, #1
 800c1b4:	e006      	b.n	800c1c4 <floor+0xdc>
 800c1b6:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 800c1ba:	2301      	movs	r3, #1
 800c1bc:	40b3      	lsls	r3, r6
 800c1be:	441d      	add	r5, r3
 800c1c0:	4545      	cmp	r5, r8
 800c1c2:	d3f6      	bcc.n	800c1b2 <floor+0xca>
 800c1c4:	ea25 0507 	bic.w	r5, r5, r7
 800c1c8:	e7b2      	b.n	800c130 <floor+0x48>
 800c1ca:	2500      	movs	r5, #0
 800c1cc:	462c      	mov	r4, r5
 800c1ce:	e7af      	b.n	800c130 <floor+0x48>
 800c1d0:	8800759c 	.word	0x8800759c
 800c1d4:	7e37e43c 	.word	0x7e37e43c
 800c1d8:	bff00000 	.word	0xbff00000
 800c1dc:	000fffff 	.word	0x000fffff

0800c1e0 <_init>:
 800c1e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c1e2:	bf00      	nop
 800c1e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c1e6:	bc08      	pop	{r3}
 800c1e8:	469e      	mov	lr, r3
 800c1ea:	4770      	bx	lr

0800c1ec <_fini>:
 800c1ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c1ee:	bf00      	nop
 800c1f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c1f2:	bc08      	pop	{r3}
 800c1f4:	469e      	mov	lr, r3
 800c1f6:	4770      	bx	lr
