A3700_SPI_DATA_PIN1	,	V_15
A3700_SPI_IF_CTRL_REG	,	V_9
a3700_spi_prepare_message	,	F_39
chip_select	,	V_68
DIV_ROUND_UP	,	F_13
A3700_SPI_DATA_PIN0	,	V_14
A3700_SPI_DUMMY_CNT_BIT	,	V_83
A3700_SPI_BYTE_LEN	,	V_33
dev	,	V_17
len	,	V_32
pin_mode	,	V_11
A3700_SPI_INSTR_CNT_BIT	,	V_79
GENMASK	,	F_34
"num-cs"	,	L_9
spi_message	,	V_91
devm_spi_register_master	,	F_60
a3700_is_rfifo_empty	,	F_35
xfer	,	V_65
a3700_spi_activate_cs	,	F_6
SPI_MASTER_HALF_DUPLEX	,	V_122
A3700_SPI_FIFO_FLUSH	,	V_37
SPI_TX_QUAD	,	V_126
wait_for_completion_timeout	,	F_25
"master allocation failed\n"	,	L_8
of_node	,	V_107
SPI_CPOL	,	V_21
device	,	V_105
spi_master_get_devdata	,	F_20
hdr_cnt	,	V_77
IRQ_NONE	,	V_52
a3700_spi	,	V_1
nbits	,	V_93
device_node	,	V_106
of_property_read_u32	,	F_47
transfer_one	,	V_118
A3700_SPI_ADDR_CNT_MASK	,	V_80
"could not request IRQ: %d\n"	,	L_14
num_chipselect	,	V_43
A3700_SPI_IF_RMODE_REG	,	V_74
a3700_spi_transfer_wait	,	F_26
devm_ioremap_resource	,	F_51
i	,	V_40
irq	,	V_48
spi_device	,	V_55
cs	,	V_8
A3700_SPI_CLK_POL	,	V_22
A3700_SPI_INT_STAT_REG	,	V_47
platform_device	,	V_103
tx_buf	,	V_75
spireg_write	,	F_3
a3700_spi_set_cs	,	F_29
A3700_SPI_INT_MASK_REG	,	V_46
A3700_SPI_EN	,	V_10
reinit_completion	,	F_23
"Failed to register master\n"	,	L_15
a3700_spi_interrupt	,	F_19
A3700_SPI_XFER_START	,	V_90
a3700_spi_header_set	,	F_30
wait_mask	,	V_51
platform_get_irq	,	F_54
ret	,	V_41
res	,	V_109
a3700_spi_fifo_mode_set	,	F_10
"could not prepare clk: %d\n"	,	L_13
a3700_spi_init	,	F_18
A3700_SPI_IF_INST_REG	,	V_72
clk_get_rate	,	F_14
a3700_spi_clock_set	,	F_12
ETIMEDOUT	,	V_38
tx_nbits	,	V_94
platform_get_resource	,	F_50
A3700_SPI_RFIFO_THRS_BIT	,	V_62
A3700_SPI_IF_ADDR_REG	,	V_73
prepare_message	,	V_117
timeout	,	V_35
SPI_BPW_MASK	,	F_48
dev_err	,	F_9
A3700_SPI_IF_TIME_REG	,	V_30
dummy_cnt	,	V_71
cpu_to_le32	,	F_33
le32_to_cpu	,	F_37
bit_mask	,	V_59
"wait wfifo empty timed out\n"	,	L_5
"could not find clk: %ld\n"	,	L_12
devm_clk_get	,	F_56
a3700_spi_transfer_abort_fifo	,	F_38
spi_finalize_current_transfer	,	F_42
A3700_SPI_AUTO_CS	,	V_7
clk_disable_unprepare	,	F_61
A3700_SPI_INST_PIN	,	V_12
message	,	V_92
byte_len	,	V_34
speed_hz	,	V_25
clk_unprepare	,	F_65
A3700_INSTR_CNT	,	V_127
"wait rfifo ready timed out\n"	,	L_4
A3700_SPI_WFIFO_FULL	,	V_84
clk_disable	,	F_44
base	,	V_3
ENOMEM	,	V_111
A3700_SPI_RFIFO_RDY	,	V_99
bus_num	,	V_113
spi_master_put	,	F_62
"could not get irq: %d\n"	,	L_11
spi_master	,	V_39
A3700_SPI_CLK_PRESCALE_MASK	,	V_29
a3700_spi_bytelen_set	,	F_15
enable	,	V_67
A3700_SPI_ADDR_CNT_BIT	,	V_81
xmit_data	,	V_97
SPI_CPHA	,	V_23
A3700_SPI_IF_DIN_CNT_REG	,	V_45
id	,	V_114
a3700_spi_fifo_read	,	F_36
SPI_MODE_3	,	V_115
"failed to enable clk with error %d\n"	,	L_2
val	,	V_5
clk	,	V_28
A3700_SPI_SRST	,	V_42
clk_enable	,	F_40
IRQ_HANDLED	,	V_54
spireg_read	,	F_1
instr_cnt	,	V_69
A3700_SPI_RFIFO_EMPTY	,	V_86
"wait transfer start clear timed out\n"	,	L_7
a3700_spi_deactivate_cs	,	F_7
addr_cnt	,	V_70
unprepare_message	,	V_119
a3700_spi_auto_cs_unset	,	F_5
"wrong pin mode %u"	,	L_1
a3700_spi_wait_completion	,	F_22
flags	,	V_121
out	,	V_102
init_completion	,	F_55
A3700_SPI_ADDR_PIN	,	V_13
SPI_RX_DUAL	,	V_123
mode_bits	,	V_20
bits_per_word	,	V_66
u16	,	T_2
"wait wfifo ready timed out\n"	,	L_3
A3700_DUMMY_CNT	,	V_129
prescale	,	V_27
A3700_SPI_DUMMY_CNT_MASK	,	V_82
A3700_SPI_FIFO_THRS_MASK	,	V_61
A3700_SPI_CLK_PHA	,	V_24
a3700_spi_transfer_setup	,	F_28
set_cs	,	V_120
EINVAL	,	V_18
a3700_spi_fifo_thres_set	,	F_27
clk_prepare	,	F_57
a3700_spi_pin_mode_set	,	F_8
udelay	,	F_17
A3700_SPI_TIMEOUT	,	V_36
A3700_ADDR_CNT	,	V_128
complete	,	F_21
A3700_SPI_DATA_IN_REG	,	V_87
A3700_SPI_IF_HDR_CNT_REG	,	V_44
data	,	V_4
timeout_jiffies	,	V_58
A3700_SPI_WFIFO_THRS_BIT	,	V_63
A3700_SPI_FIFO_MODE	,	V_19
A3700_SPI_DATA_OUT_REG	,	V_85
A3700_SPI_INSTR_CNT_MASK	,	V_78
mode	,	V_26
A3700_SPI_XFER_STOP	,	V_89
pdev	,	V_104
num_cs	,	V_110
u32	,	T_1
SPI_TX_DUAL	,	V_124
SPI_RX_QUAD	,	V_125
offset	,	V_2
A3700_SPI_IF_CFG_REG	,	V_6
resource	,	V_108
spi_transfer	,	V_64
rx_buf	,	V_88
A3700_SPI_RW_EN	,	V_96
done	,	V_53
spi	,	V_56
PTR_ERR	,	F_53
rx_nbits	,	V_95
A3700_SPI_XFER_RDY	,	V_101
A3700_SPI_WFIFO_RDY	,	V_98
"wait xfer ready timed out\n"	,	L_6
a3700_spi_unprepare_message	,	F_43
platform_set_drvdata	,	F_49
error_clk	,	V_131
platform_get_drvdata	,	F_64
ENXIO	,	V_112
a3700_spi_fifo_flush	,	F_16
cause	,	V_50
"could not find num-cs\n"	,	L_10
ctrl_reg	,	V_57
msecs_to_jiffies	,	F_24
a3700_spi_remove	,	F_63
buf_len	,	V_76
IORESOURCE_MEM	,	V_130
a3700_is_wfifo_full	,	F_31
A3700_SPI_CLK_CAPT_EDGE	,	V_31
dev_name	,	F_59
a3700_spi_transfer_one	,	F_41
readl	,	F_2
writel	,	F_4
irqreturn_t	,	T_3
bits_per_word_mask	,	V_116
master	,	V_16
dev_id	,	V_49
a3700_spi_fifo_write	,	F_32
a3700_spi_mode_set	,	F_11
a3700_spi_probe	,	F_45
bytes	,	V_60
A3700_SPI_WFIFO_EMPTY	,	V_100
spi_alloc_master	,	F_46
IS_ERR	,	F_52
devm_request_irq	,	F_58
