INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ESCOM/ARQUITECTURA/ProyectoFinal/Procesador/Procesador.sim/sim_1/synth/func/xsim/sim2_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim2
INFO: [VRFC 10-311] analyzing module glbl
