- ğŸ‘‹ Hi, Iâ€™m @shashanknag
- ğŸ’ï¸ Iâ€™m a Junior Undergraduate at IIT Madras
- ğŸ‘€ Iâ€™m interested in Analog Systems, Signal Processing and VLSI Design
- ğŸŒ± Iâ€™m currently learning Bluespec SystemVerilog

<!---
shashanknag/shashanknag is a âœ¨ special âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
