{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1413497552247 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1413497552250 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 16 19:12:32 2014 " "Processing started: Thu Oct 16 19:12:32 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1413497552250 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1413497552250 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VHDL -c VHDL " "Command: quartus_map --read_settings_files=on --write_settings_files=off VHDL -c VHDL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1413497552251 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1413497552626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_component.vhd 2 1 " "Found 2 design units, including 1 entities, in source file and_component.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and_component-arquitetura_and " "Found design unit 1: and_component-arquitetura_and" {  } { { "and_component.vhd" "" { Text "C:/Users/Helder/Favorites/Google Drive/SENAC/4° Semestre/Circuitos/VHDL/and_component.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413497553213 ""} { "Info" "ISGN_ENTITY_NAME" "1 and_component " "Found entity 1: and_component" {  } { { "and_component.vhd" "" { Text "C:/Users/Helder/Favorites/Google Drive/SENAC/4° Semestre/Circuitos/VHDL/and_component.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413497553213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413497553213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_component.vhd 2 1 " "Found 2 design units, including 1 entities, in source file not_component.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 not_component-arquitetura_not " "Found design unit 1: not_component-arquitetura_not" {  } { { "not_component.vhd" "" { Text "C:/Users/Helder/Favorites/Google Drive/SENAC/4° Semestre/Circuitos/VHDL/not_component.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413497553220 ""} { "Info" "ISGN_ENTITY_NAME" "1 not_component " "Found entity 1: not_component" {  } { { "not_component.vhd" "" { Text "C:/Users/Helder/Favorites/Google Drive/SENAC/4° Semestre/Circuitos/VHDL/not_component.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413497553220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413497553220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_component.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xor_component.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xor_component-arquitetura_xor " "Found design unit 1: xor_component-arquitetura_xor" {  } { { "xor_component.vhd" "" { Text "C:/Users/Helder/Favorites/Google Drive/SENAC/4° Semestre/Circuitos/VHDL/xor_component.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413497553226 ""} { "Info" "ISGN_ENTITY_NAME" "1 xor_component " "Found entity 1: xor_component" {  } { { "xor_component.vhd" "" { Text "C:/Users/Helder/Favorites/Google Drive/SENAC/4° Semestre/Circuitos/VHDL/xor_component.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413497553226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413497553226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sistema1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sistema1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sistema1-arquitetura_sistema " "Found design unit 1: Sistema1-arquitetura_sistema" {  } { { "Sistema1.vhd" "" { Text "C:/Users/Helder/Favorites/Google Drive/SENAC/4° Semestre/Circuitos/VHDL/Sistema1.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413497553229 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sistema1 " "Found entity 1: Sistema1" {  } { { "Sistema1.vhd" "" { Text "C:/Users/Helder/Favorites/Google Drive/SENAC/4° Semestre/Circuitos/VHDL/Sistema1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413497553229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413497553229 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Sistema1 " "Elaborating entity \"Sistema1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1413497553269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_component xor_component:xor1 " "Elaborating entity \"xor_component\" for hierarchy \"xor_component:xor1\"" {  } { { "Sistema1.vhd" "xor1" { Text "C:/Users/Helder/Favorites/Google Drive/SENAC/4° Semestre/Circuitos/VHDL/Sistema1.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413497553284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_component and_component:and1 " "Elaborating entity \"and_component\" for hierarchy \"and_component:and1\"" {  } { { "Sistema1.vhd" "and1" { Text "C:/Users/Helder/Favorites/Google Drive/SENAC/4° Semestre/Circuitos/VHDL/Sistema1.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413497553291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not_component not_component:inv1 " "Elaborating entity \"not_component\" for hierarchy \"not_component:inv1\"" {  } { { "Sistema1.vhd" "inv1" { Text "C:/Users/Helder/Favorites/Google Drive/SENAC/4° Semestre/Circuitos/VHDL/Sistema1.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413497553299 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1413497554055 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1413497554716 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413497554716 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9 " "Implemented 9 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1413497554756 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1413497554756 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2 " "Implemented 2 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1413497554756 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1413497554756 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "585 " "Peak virtual memory: 585 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1413497554785 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 16 19:12:34 2014 " "Processing ended: Thu Oct 16 19:12:34 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1413497554785 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1413497554785 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1413497554785 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1413497554785 ""}
