-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
-- Date        : Thu Feb 18 10:25:34 2021
-- Host        : DESKTOP-D9F9TPQ running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_dfx_controller_0_0_sim_netlist.vhdl
-- Design      : design_1_dfx_controller_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync is
  port (
    cc_done_i : out STD_LOGIC;
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0\ : out STD_LOGIC;
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_1\ : out STD_LOGIC;
    rd_en : out STD_LOGIC;
    icap_clk : in STD_LOGIC;
    clk : in STD_LOGIC;
    dout : in STD_LOGIC_VECTOR ( 0 to 0 );
    cc_error_i : in STD_LOGIC;
    reset : in STD_LOGIC;
    empty : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    icap_i : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync is
  signal \^cc_done_i\ : STD_LOGIC;
  signal p_in_d1_cdc_from : STD_LOGIC;
  signal prmry_in_xored : STD_LOGIC;
  signal s_out_d1_cdc_to : STD_LOGIC;
  signal s_out_d2 : STD_LOGIC;
  signal s_out_d3 : STD_LOGIC;
  signal s_out_d4 : STD_LOGIC;
  signal s_out_d5 : STD_LOGIC;
  signal s_out_d6 : STD_LOGIC;
  signal s_out_d7 : STD_LOGIC;
  signal \s_out_re__0\ : STD_LOGIC;
  signal srst_d1 : STD_LOGIC;
  signal srst_d2 : STD_LOGIC;
  signal srst_d3 : STD_LOGIC;
  signal srst_d4 : STD_LOGIC;
  signal srst_d5 : STD_LOGIC;
  signal srst_d6 : STD_LOGIC;
  signal srst_d7 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d6\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d6\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d6\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d7\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d7\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d7\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d6\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d6\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d7\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d7\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \blk_id_fifo.xpm_fifo_sync_inst_i_2\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \vs_id_o[0]_i_1\ : label is "soft_lutpair57";
begin
  cc_done_i <= \^cc_done_i\;
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => s_out_d1_cdc_to,
      Q => s_out_d2,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => s_out_d2,
      Q => s_out_d3,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => s_out_d3,
      Q => s_out_d4,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => s_out_d4,
      Q => s_out_d5,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d6\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => s_out_d5,
      Q => s_out_d6,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d7\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => s_out_d6,
      Q => s_out_d7,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \s_out_re__0\,
      Q => \^cc_done_i\,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => p_in_d1_cdc_from,
      Q => s_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => prmry_in_xored,
      Q => p_in_d1_cdc_from,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000010"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(3),
      I4 => icap_i(0),
      I5 => p_in_d1_cdc_from,
      O => prmry_in_xored
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => '1',
      Q => srst_d1,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => srst_d1,
      Q => srst_d2,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => srst_d2,
      Q => srst_d3,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => srst_d3,
      Q => srst_d4,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => srst_d4,
      Q => srst_d5,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d6\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => srst_d5,
      Q => srst_d6,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d7\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => srst_d6,
      Q => srst_d7,
      R => '0'
    );
\blk_id_fifo.xpm_fifo_sync_inst_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^cc_done_i\,
      I1 => reset,
      I2 => empty,
      O => rd_en
    );
cc_error_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^cc_done_i\,
      I1 => cc_error_i,
      O => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_1\
    );
s_out_re: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => s_out_d6,
      I1 => s_out_d7,
      I2 => srst_d7,
      O => \s_out_re__0\
    );
\vs_id_o[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^cc_done_i\,
      I1 => dout(0),
      O => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_29 is
  port (
    cc_error_i : out STD_LOGIC;
    \cp_fsm_cs_reg[3]\ : out STD_LOGIC;
    icap_clk : in STD_LOGIC;
    clk : in STD_LOGIC;
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0\ : in STD_LOGIC;
    icap_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_29 : entity is "cdc_sync";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_29;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_29 is
  signal \^cp_fsm_cs_reg[3]\ : STD_LOGIC;
  signal p_in_d1_cdc_from : STD_LOGIC;
  signal prmry_in_xored : STD_LOGIC;
  signal s_out_d1_cdc_to : STD_LOGIC;
  signal s_out_d2 : STD_LOGIC;
  signal s_out_d3 : STD_LOGIC;
  signal s_out_d4 : STD_LOGIC;
  signal s_out_d5 : STD_LOGIC;
  signal s_out_d6 : STD_LOGIC;
  signal s_out_d7 : STD_LOGIC;
  signal \s_out_re__0\ : STD_LOGIC;
  signal srst_d1 : STD_LOGIC;
  signal srst_d2 : STD_LOGIC;
  signal srst_d3 : STD_LOGIC;
  signal srst_d4 : STD_LOGIC;
  signal srst_d5 : STD_LOGIC;
  signal srst_d6 : STD_LOGIC;
  signal srst_d7 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d6\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d6\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d6\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d7\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d7\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d7\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d6\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d6\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d7\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d7\ : label is "PRIMITIVE";
begin
  \cp_fsm_cs_reg[3]\ <= \^cp_fsm_cs_reg[3]\;
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => s_out_d1_cdc_to,
      Q => s_out_d2,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => s_out_d2,
      Q => s_out_d3,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => s_out_d3,
      Q => s_out_d4,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => s_out_d4,
      Q => s_out_d5,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d6\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => s_out_d5,
      Q => s_out_d6,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d7\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => s_out_d6,
      Q => s_out_d7,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \s_out_re__0\,
      Q => cc_error_i,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => p_in_d1_cdc_from,
      Q => s_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => prmry_in_xored,
      Q => p_in_d1_cdc_from,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFD00000002"
    )
        port map (
      I0 => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0\,
      I1 => icap_i(0),
      I2 => \^cp_fsm_cs_reg[3]\,
      I3 => Q(1),
      I4 => Q(0),
      I5 => p_in_d1_cdc_from,
      O => prmry_in_xored
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => '1',
      Q => srst_d1,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => srst_d1,
      Q => srst_d2,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => srst_d2,
      Q => srst_d3,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => srst_d3,
      Q => srst_d4,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => srst_d4,
      Q => srst_d5,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d6\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => srst_d5,
      Q => srst_d6,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d7\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => srst_d6,
      Q => srst_d7,
      R => '0'
    );
\icap_o_preswap[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      O => \^cp_fsm_cs_reg[3]\
    );
s_out_re: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => s_out_d6,
      I1 => s_out_d7,
      I2 => srst_d7,
      O => \s_out_re__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f is
  port (
    fifo_full_p1 : out STD_LOGIC;
    sig_last_dbeat_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_rd_sts_reg_full_reg : out STD_LOGIC;
    sig_s_ready_out_reg : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 : out STD_LOGIC;
    m_axi_mem_rlast_0 : out STD_LOGIC;
    sig_wr_fifo : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]_0\ : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]_1\ : in STD_LOGIC;
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    sig_dqual_reg_empty : in STD_LOGIC;
    sig_next_sequential_reg : in STD_LOGIC;
    sig_dqual_reg_empty_reg : in STD_LOGIC;
    \sig_dbeat_cntr_reg[0]\ : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    sig_ld_new_cmd_reg : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    sig_stat2rsc_status_ready : in STD_LOGIC;
    sig_next_calc_error_reg : in STD_LOGIC;
    sig_addr_posted_cntr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_dqual_reg_empty_reg_0 : in STD_LOGIC;
    m_axi_mem_rvalid : in STD_LOGIC;
    sig_dqual_reg_empty_reg_1 : in STD_LOGIC;
    sig_dqual_reg_empty_reg_2 : in STD_LOGIC;
    sig_dqual_reg_full : in STD_LOGIC;
    sig_last_dbeat_reg_0 : in STD_LOGIC;
    sig_last_dbeat_reg_1 : in STD_LOGIC;
    m_axi_mem_rlast : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \INFERRED_GEN.cnt_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \^sig_last_dbeat_reg\ : STD_LOGIC;
  signal sig_next_cmd_cmplt_reg_i_5_n_0 : STD_LOGIC;
  signal sig_rd_empty : STD_LOGIC;
  signal \^sig_rd_sts_reg_full_reg\ : STD_LOGIC;
  signal \^sig_s_ready_out_reg\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of FIFO_Full_i_1 : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[2]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of sig_ld_new_cmd_reg_i_1 : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of sig_next_cmd_cmplt_reg_i_1 : label is "soft_lutpair125";
begin
  E(0) <= \^e\(0);
  Q(1 downto 0) <= \^q\(1 downto 0);
  sig_last_dbeat_reg <= \^sig_last_dbeat_reg\;
  sig_rd_sts_reg_full_reg <= \^sig_rd_sts_reg_full_reg\;
  sig_s_ready_out_reg <= \^sig_s_ready_out_reg\;
FIFO_Full_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01C0C010"
    )
        port map (
      I0 => sig_rd_empty,
      I1 => \^sig_last_dbeat_reg\,
      I2 => \^q\(1),
      I3 => sig_wr_fifo,
      I4 => \^q\(0),
      O => fifo_full_p1
    );
\INFERRED_GEN.cnt_i[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5595AA6A"
    )
        port map (
      I0 => \^sig_last_dbeat_reg\,
      I1 => sig_mstr2data_cmd_valid,
      I2 => \INFERRED_GEN.cnt_i_reg[0]_1\,
      I3 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I4 => \^q\(0),
      O => \INFERRED_GEN.cnt_i[0]_i_1__0_n_0\
    );
\INFERRED_GEN.cnt_i[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAADFFF45552000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I2 => \INFERRED_GEN.cnt_i_reg[0]_1\,
      I3 => sig_mstr2data_cmd_valid,
      I4 => \^sig_last_dbeat_reg\,
      I5 => \^q\(1),
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"017F0180"
    )
        port map (
      I0 => \^q\(0),
      I1 => sig_wr_fifo,
      I2 => \^q\(1),
      I3 => \^sig_last_dbeat_reg\,
      I4 => sig_rd_empty,
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => \INFERRED_GEN.cnt_i[0]_i_1__0_n_0\,
      Q => \^q\(0),
      S => SR(0)
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => SR(0)
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => addr_i_p1(2),
      Q => sig_rd_empty,
      S => SR(0)
    );
\sig_dbeat_cntr[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5444FFFF44444444"
    )
        port map (
      I0 => \^sig_rd_sts_reg_full_reg\,
      I1 => sig_dqual_reg_empty,
      I2 => sig_next_sequential_reg,
      I3 => sig_dqual_reg_empty_reg,
      I4 => \sig_dbeat_cntr_reg[0]\,
      I5 => \^sig_s_ready_out_reg\,
      O => \^e\(0)
    );
sig_last_dbeat_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFF0000AB000000"
    )
        port map (
      I0 => sig_last_dbeat_reg_0,
      I1 => \^sig_last_dbeat_reg\,
      I2 => sig_last_dbeat_reg_1,
      I3 => \^e\(0),
      I4 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      I5 => sig_dqual_reg_empty_reg,
      O => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0
    );
sig_ld_new_cmd_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^sig_last_dbeat_reg\,
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      I2 => sig_ld_new_cmd_reg,
      O => sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    );
sig_next_cmd_cmplt_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => \^sig_last_dbeat_reg\,
      I1 => m_axi_mem_rlast,
      I2 => \^sig_s_ready_out_reg\,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      O => m_axi_mem_rlast_0
    );
sig_next_cmd_cmplt_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF80"
    )
        port map (
      I0 => \^sig_s_ready_out_reg\,
      I1 => sig_dqual_reg_empty_reg,
      I2 => sig_next_sequential_reg,
      I3 => sig_dqual_reg_empty,
      I4 => \^sig_rd_sts_reg_full_reg\,
      O => \^sig_last_dbeat_reg\
    );
sig_next_cmd_cmplt_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => sig_dqual_reg_empty_reg_0,
      I1 => m_axi_mem_rvalid,
      I2 => sig_dqual_reg_empty_reg_1,
      I3 => sig_dqual_reg_empty_reg_2,
      I4 => sig_next_calc_error_reg,
      I5 => sig_dqual_reg_full,
      O => \^sig_s_ready_out_reg\
    );
sig_next_cmd_cmplt_reg_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFAE"
    )
        port map (
      I0 => sig_next_cmd_cmplt_reg_i_5_n_0,
      I1 => sig_rsc2stat_status_valid,
      I2 => sig_stat2rsc_status_ready,
      I3 => sig_rd_empty,
      I4 => sig_next_calc_error_reg,
      O => \^sig_rd_sts_reg_full_reg\
    );
sig_next_cmd_cmplt_reg_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => sig_addr_posted_cntr(2),
      I1 => sig_addr_posted_cntr(0),
      I2 => sig_addr_posted_cntr(1),
      O => sig_next_cmd_cmplt_reg_i_5_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_28 is
  port (
    fifo_full_p1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_push_addr_reg1_out : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]_0\ : out STD_LOGIC;
    sig_addr_reg_empty : in STD_LOGIC;
    sig_wr_fifo : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]_0\ : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]_1\ : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_28 : entity is "cntr_incr_decr_addn_f";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_28;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_28 is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^sig_push_addr_reg1_out\ : STD_LOGIC;
  signal sig_rd_empty : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FIFO_Full_i_1__0\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[2]_i_1__0\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \sig_next_addr_reg[31]_i_2\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of sig_posted_to_axi_2_i_1 : label is "soft_lutpair90";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  sig_push_addr_reg1_out <= \^sig_push_addr_reg1_out\;
\FIFO_Full_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10210200"
    )
        port map (
      I0 => \^q\(0),
      I1 => sig_rd_empty,
      I2 => sig_addr_reg_empty,
      I3 => sig_wr_fifo,
      I4 => \^q\(1),
      O => fifo_full_p1
    );
\INFERRED_GEN.cnt_i[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBF40BF4040BF40"
    )
        port map (
      I0 => \INFERRED_GEN.cnt_i_reg[1]_1\,
      I1 => \INFERRED_GEN.cnt_i_reg[1]_0\,
      I2 => sig_mstr2addr_cmd_valid,
      I3 => sig_addr_reg_empty,
      I4 => sig_rd_empty,
      I5 => \^q\(0),
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6A6A6A69AA6A6A6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^sig_push_addr_reg1_out\,
      I2 => \^q\(0),
      I3 => sig_mstr2addr_cmd_valid,
      I4 => \INFERRED_GEN.cnt_i_reg[1]_0\,
      I5 => \INFERRED_GEN.cnt_i_reg[1]_1\,
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7708FF10"
    )
        port map (
      I0 => \^q\(1),
      I1 => sig_wr_fifo,
      I2 => sig_addr_reg_empty,
      I3 => sig_rd_empty,
      I4 => \^q\(0),
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => SR(0)
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => SR(0)
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => addr_i_p1(2),
      Q => sig_rd_empty,
      S => SR(0)
    );
\sig_next_addr_reg[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sig_addr_reg_empty,
      I1 => sig_rd_empty,
      O => \^sig_push_addr_reg1_out\
    );
sig_posted_to_axi_2_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sig_rd_empty,
      I1 => sig_addr_reg_empty,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      O => \INFERRED_GEN.cnt_i_reg[2]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f is
  port (
    sig_wr_fifo : out STD_LOGIC;
    sig_calc_error_reg_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 42 downto 0 );
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    sig_calc_error_reg_reg_0 : in STD_LOGIC;
    sig_calc_error_reg_reg_1 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 41 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f is
  signal \^out\ : STD_LOGIC_VECTOR ( 42 downto 0 );
  signal \^sig_wr_fifo\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[2][11]_srl3\ : label is "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[2][11]_srl3\ : label is "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][11]_srl3 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[2][13]_srl3\ : label is "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] ";
  attribute srl_name of \INFERRED_GEN.data_reg[2][13]_srl3\ : label is "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][13]_srl3 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[2][15]_srl3\ : label is "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] ";
  attribute srl_name of \INFERRED_GEN.data_reg[2][15]_srl3\ : label is "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][15]_srl3 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[2][16]_srl3\ : label is "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] ";
  attribute srl_name of \INFERRED_GEN.data_reg[2][16]_srl3\ : label is "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][16]_srl3 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[2][17]_srl3\ : label is "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] ";
  attribute srl_name of \INFERRED_GEN.data_reg[2][17]_srl3\ : label is "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][17]_srl3 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[2][18]_srl3\ : label is "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] ";
  attribute srl_name of \INFERRED_GEN.data_reg[2][18]_srl3\ : label is "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][18]_srl3 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[2][19]_srl3\ : label is "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] ";
  attribute srl_name of \INFERRED_GEN.data_reg[2][19]_srl3\ : label is "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][19]_srl3 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[2][20]_srl3\ : label is "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] ";
  attribute srl_name of \INFERRED_GEN.data_reg[2][20]_srl3\ : label is "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][20]_srl3 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[2][21]_srl3\ : label is "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] ";
  attribute srl_name of \INFERRED_GEN.data_reg[2][21]_srl3\ : label is "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][21]_srl3 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[2][22]_srl3\ : label is "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] ";
  attribute srl_name of \INFERRED_GEN.data_reg[2][22]_srl3\ : label is "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][22]_srl3 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[2][23]_srl3\ : label is "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] ";
  attribute srl_name of \INFERRED_GEN.data_reg[2][23]_srl3\ : label is "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][23]_srl3 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[2][24]_srl3\ : label is "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] ";
  attribute srl_name of \INFERRED_GEN.data_reg[2][24]_srl3\ : label is "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][24]_srl3 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[2][25]_srl3\ : label is "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] ";
  attribute srl_name of \INFERRED_GEN.data_reg[2][25]_srl3\ : label is "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][25]_srl3 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[2][26]_srl3\ : label is "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] ";
  attribute srl_name of \INFERRED_GEN.data_reg[2][26]_srl3\ : label is "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][26]_srl3 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[2][27]_srl3\ : label is "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] ";
  attribute srl_name of \INFERRED_GEN.data_reg[2][27]_srl3\ : label is "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][27]_srl3 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[2][28]_srl3\ : label is "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] ";
  attribute srl_name of \INFERRED_GEN.data_reg[2][28]_srl3\ : label is "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][28]_srl3 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[2][29]_srl3\ : label is "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] ";
  attribute srl_name of \INFERRED_GEN.data_reg[2][29]_srl3\ : label is "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][29]_srl3 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[2][30]_srl3\ : label is "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] ";
  attribute srl_name of \INFERRED_GEN.data_reg[2][30]_srl3\ : label is "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][30]_srl3 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[2][31]_srl3\ : label is "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] ";
  attribute srl_name of \INFERRED_GEN.data_reg[2][31]_srl3\ : label is "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][31]_srl3 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[2][32]_srl3\ : label is "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] ";
  attribute srl_name of \INFERRED_GEN.data_reg[2][32]_srl3\ : label is "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][32]_srl3 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[2][33]_srl3\ : label is "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] ";
  attribute srl_name of \INFERRED_GEN.data_reg[2][33]_srl3\ : label is "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][33]_srl3 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[2][34]_srl3\ : label is "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] ";
  attribute srl_name of \INFERRED_GEN.data_reg[2][34]_srl3\ : label is "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][34]_srl3 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[2][35]_srl3\ : label is "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] ";
  attribute srl_name of \INFERRED_GEN.data_reg[2][35]_srl3\ : label is "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][35]_srl3 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[2][36]_srl3\ : label is "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] ";
  attribute srl_name of \INFERRED_GEN.data_reg[2][36]_srl3\ : label is "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][36]_srl3 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[2][37]_srl3\ : label is "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] ";
  attribute srl_name of \INFERRED_GEN.data_reg[2][37]_srl3\ : label is "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][37]_srl3 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[2][38]_srl3\ : label is "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] ";
  attribute srl_name of \INFERRED_GEN.data_reg[2][38]_srl3\ : label is "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][38]_srl3 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[2][39]_srl3\ : label is "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] ";
  attribute srl_name of \INFERRED_GEN.data_reg[2][39]_srl3\ : label is "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][39]_srl3 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[2][40]_srl3\ : label is "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] ";
  attribute srl_name of \INFERRED_GEN.data_reg[2][40]_srl3\ : label is "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][40]_srl3 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[2][41]_srl3\ : label is "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] ";
  attribute srl_name of \INFERRED_GEN.data_reg[2][41]_srl3\ : label is "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][41]_srl3 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[2][42]_srl3\ : label is "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] ";
  attribute srl_name of \INFERRED_GEN.data_reg[2][42]_srl3\ : label is "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][42]_srl3 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[2][43]_srl3\ : label is "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] ";
  attribute srl_name of \INFERRED_GEN.data_reg[2][43]_srl3\ : label is "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][43]_srl3 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[2][44]_srl3\ : label is "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] ";
  attribute srl_name of \INFERRED_GEN.data_reg[2][44]_srl3\ : label is "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][44]_srl3 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[2][45]_srl3\ : label is "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] ";
  attribute srl_name of \INFERRED_GEN.data_reg[2][45]_srl3\ : label is "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][45]_srl3 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[2][46]_srl3\ : label is "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] ";
  attribute srl_name of \INFERRED_GEN.data_reg[2][46]_srl3\ : label is "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][46]_srl3 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[2][47]_srl3\ : label is "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] ";
  attribute srl_name of \INFERRED_GEN.data_reg[2][47]_srl3\ : label is "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][47]_srl3 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[2][48]_srl3\ : label is "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] ";
  attribute srl_name of \INFERRED_GEN.data_reg[2][48]_srl3\ : label is "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][48]_srl3 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[2][49]_srl3\ : label is "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] ";
  attribute srl_name of \INFERRED_GEN.data_reg[2][49]_srl3\ : label is "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][49]_srl3 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[2][50]_srl3\ : label is "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] ";
  attribute srl_name of \INFERRED_GEN.data_reg[2][50]_srl3\ : label is "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][50]_srl3 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[2][51]_srl3\ : label is "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] ";
  attribute srl_name of \INFERRED_GEN.data_reg[2][51]_srl3\ : label is "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][51]_srl3 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[2][52]_srl3\ : label is "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] ";
  attribute srl_name of \INFERRED_GEN.data_reg[2][52]_srl3\ : label is "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][52]_srl3 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[2][53]_srl3\ : label is "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] ";
  attribute srl_name of \INFERRED_GEN.data_reg[2][53]_srl3\ : label is "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][53]_srl3 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[2][54]_srl3\ : label is "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] ";
  attribute srl_name of \INFERRED_GEN.data_reg[2][54]_srl3\ : label is "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][54]_srl3 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[2][8]_srl3\ : label is "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] ";
  attribute srl_name of \INFERRED_GEN.data_reg[2][8]_srl3\ : label is "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][8]_srl3 ";
begin
  \out\(42 downto 0) <= \^out\(42 downto 0);
  sig_wr_fifo <= \^sig_wr_fifo\;
\INFERRED_GEN.data_reg[2][11]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => clk,
      D => \in\(40),
      Q => \^out\(41)
    );
\INFERRED_GEN.data_reg[2][13]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => clk,
      D => '1',
      Q => \^out\(40)
    );
\INFERRED_GEN.data_reg[2][15]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => clk,
      D => \in\(39),
      Q => \^out\(39)
    );
\INFERRED_GEN.data_reg[2][16]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => clk,
      D => \in\(38),
      Q => \^out\(38)
    );
\INFERRED_GEN.data_reg[2][17]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => clk,
      D => \in\(37),
      Q => \^out\(37)
    );
\INFERRED_GEN.data_reg[2][18]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => clk,
      D => \in\(36),
      Q => \^out\(36)
    );
\INFERRED_GEN.data_reg[2][19]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => clk,
      D => \in\(35),
      Q => \^out\(35)
    );
\INFERRED_GEN.data_reg[2][20]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => clk,
      D => \in\(34),
      Q => \^out\(34)
    );
\INFERRED_GEN.data_reg[2][21]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => clk,
      D => \in\(33),
      Q => \^out\(33)
    );
\INFERRED_GEN.data_reg[2][22]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => clk,
      D => \in\(32),
      Q => \^out\(32)
    );
\INFERRED_GEN.data_reg[2][23]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => clk,
      D => \in\(31),
      Q => \^out\(31)
    );
\INFERRED_GEN.data_reg[2][24]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => clk,
      D => \in\(30),
      Q => \^out\(30)
    );
\INFERRED_GEN.data_reg[2][25]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => clk,
      D => \in\(29),
      Q => \^out\(29)
    );
\INFERRED_GEN.data_reg[2][26]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => clk,
      D => \in\(28),
      Q => \^out\(28)
    );
\INFERRED_GEN.data_reg[2][27]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => clk,
      D => \in\(27),
      Q => \^out\(27)
    );
\INFERRED_GEN.data_reg[2][28]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => clk,
      D => \in\(26),
      Q => \^out\(26)
    );
\INFERRED_GEN.data_reg[2][29]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => clk,
      D => \in\(25),
      Q => \^out\(25)
    );
\INFERRED_GEN.data_reg[2][30]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => clk,
      D => \in\(24),
      Q => \^out\(24)
    );
\INFERRED_GEN.data_reg[2][31]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => clk,
      D => \in\(23),
      Q => \^out\(23)
    );
\INFERRED_GEN.data_reg[2][32]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => clk,
      D => \in\(22),
      Q => \^out\(22)
    );
\INFERRED_GEN.data_reg[2][33]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => clk,
      D => \in\(21),
      Q => \^out\(21)
    );
\INFERRED_GEN.data_reg[2][34]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => clk,
      D => \in\(20),
      Q => \^out\(20)
    );
\INFERRED_GEN.data_reg[2][35]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => clk,
      D => \in\(19),
      Q => \^out\(19)
    );
\INFERRED_GEN.data_reg[2][36]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => clk,
      D => \in\(18),
      Q => \^out\(18)
    );
\INFERRED_GEN.data_reg[2][37]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => clk,
      D => \in\(17),
      Q => \^out\(17)
    );
\INFERRED_GEN.data_reg[2][38]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => clk,
      D => \in\(16),
      Q => \^out\(16)
    );
\INFERRED_GEN.data_reg[2][39]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => clk,
      D => \in\(15),
      Q => \^out\(15)
    );
\INFERRED_GEN.data_reg[2][40]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => clk,
      D => \in\(14),
      Q => \^out\(14)
    );
\INFERRED_GEN.data_reg[2][41]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => clk,
      D => \in\(13),
      Q => \^out\(13)
    );
\INFERRED_GEN.data_reg[2][42]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => clk,
      D => \in\(12),
      Q => \^out\(12)
    );
\INFERRED_GEN.data_reg[2][43]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => clk,
      D => \in\(11),
      Q => \^out\(11)
    );
\INFERRED_GEN.data_reg[2][44]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => clk,
      D => \in\(10),
      Q => \^out\(10)
    );
\INFERRED_GEN.data_reg[2][45]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => clk,
      D => \in\(9),
      Q => \^out\(9)
    );
\INFERRED_GEN.data_reg[2][46]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => clk,
      D => \in\(8),
      Q => \^out\(8)
    );
\INFERRED_GEN.data_reg[2][47]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => clk,
      D => \in\(7),
      Q => \^out\(7)
    );
\INFERRED_GEN.data_reg[2][48]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => clk,
      D => \in\(6),
      Q => \^out\(6)
    );
\INFERRED_GEN.data_reg[2][49]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => clk,
      D => \in\(5),
      Q => \^out\(5)
    );
\INFERRED_GEN.data_reg[2][50]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => clk,
      D => \in\(4),
      Q => \^out\(4)
    );
\INFERRED_GEN.data_reg[2][51]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => clk,
      D => \in\(3),
      Q => \^out\(3)
    );
\INFERRED_GEN.data_reg[2][52]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => clk,
      D => \in\(2),
      Q => \^out\(2)
    );
\INFERRED_GEN.data_reg[2][53]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => clk,
      D => \in\(1),
      Q => \^out\(1)
    );
\INFERRED_GEN.data_reg[2][54]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => clk,
      D => \in\(0),
      Q => \^out\(0)
    );
\INFERRED_GEN.data_reg[2][54]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => sig_mstr2addr_cmd_valid,
      I1 => sig_calc_error_reg_reg_0,
      I2 => sig_calc_error_reg_reg_1,
      O => \^sig_wr_fifo\
    );
\INFERRED_GEN.data_reg[2][8]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => clk,
      D => \in\(41),
      Q => \^out\(42)
    );
sig_addr_valid_reg_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(42),
      O => sig_calc_error_reg_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized0\ is
  port (
    sig_wr_fifo : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sig_dqual_reg_empty_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    sig_next_calc_error_reg_reg : in STD_LOGIC;
    sig_next_calc_error_reg_reg_0 : in STD_LOGIC;
    \sig_dbeat_cntr_reg[1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    sig_last_dbeat_reg : in STD_LOGIC;
    sig_last_dbeat_reg_0 : in STD_LOGIC;
    sig_dqual_reg_empty : in STD_LOGIC;
    sig_last_dbeat_reg_1 : in STD_LOGIC;
    \sig_dbeat_cntr_reg[6]\ : in STD_LOGIC;
    \sig_dbeat_cntr_reg[5]\ : in STD_LOGIC;
    \sig_dbeat_cntr_reg[4]\ : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    sig_next_calc_error_reg_reg_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized0\ : entity is "dynshreg_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized0\ is
  signal sig_cmd_fifo_data_out : STD_LOGIC_VECTOR ( 13 downto 6 );
  signal sig_last_dbeat_i_5_n_0 : STD_LOGIC;
  signal sig_last_dbeat_i_7_n_0 : STD_LOGIC;
  signal \^sig_wr_fifo\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[2][15]_srl3\ : label is "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[2][15]_srl3\ : label is "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][15]_srl3 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[2][16]_srl3\ : label is "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] ";
  attribute srl_name of \INFERRED_GEN.data_reg[2][16]_srl3\ : label is "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][16]_srl3 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[2][17]_srl3\ : label is "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] ";
  attribute srl_name of \INFERRED_GEN.data_reg[2][17]_srl3\ : label is "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][17]_srl3 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[2][18]_srl3\ : label is "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] ";
  attribute srl_name of \INFERRED_GEN.data_reg[2][18]_srl3\ : label is "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][18]_srl3 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[2][19]_srl3\ : label is "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] ";
  attribute srl_name of \INFERRED_GEN.data_reg[2][19]_srl3\ : label is "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][19]_srl3 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[2][20]_srl3\ : label is "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] ";
  attribute srl_name of \INFERRED_GEN.data_reg[2][20]_srl3\ : label is "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][20]_srl3 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[2][21]_srl3\ : label is "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] ";
  attribute srl_name of \INFERRED_GEN.data_reg[2][21]_srl3\ : label is "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][21]_srl3 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[2][22]_srl3\ : label is "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] ";
  attribute srl_name of \INFERRED_GEN.data_reg[2][22]_srl3\ : label is "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][22]_srl3 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[2][2]_srl3\ : label is "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] ";
  attribute srl_name of \INFERRED_GEN.data_reg[2][2]_srl3\ : label is "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][2]_srl3 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[2][3]_srl3\ : label is "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] ";
  attribute srl_name of \INFERRED_GEN.data_reg[2][3]_srl3\ : label is "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][3]_srl3 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[2][4]_srl3\ : label is "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] ";
  attribute srl_name of \INFERRED_GEN.data_reg[2][4]_srl3\ : label is "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][4]_srl3 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[2][5]_srl3\ : label is "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] ";
  attribute srl_name of \INFERRED_GEN.data_reg[2][5]_srl3\ : label is "U0/\i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][5]_srl3 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[0]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[1]_i_1\ : label is "soft_lutpair126";
begin
  sig_wr_fifo <= \^sig_wr_fifo\;
\INFERRED_GEN.data_reg[2][15]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => clk,
      D => \in\(7),
      Q => sig_cmd_fifo_data_out(13)
    );
\INFERRED_GEN.data_reg[2][16]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => clk,
      D => \in\(6),
      Q => sig_cmd_fifo_data_out(12)
    );
\INFERRED_GEN.data_reg[2][17]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => clk,
      D => \in\(5),
      Q => sig_cmd_fifo_data_out(11)
    );
\INFERRED_GEN.data_reg[2][18]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => clk,
      D => \in\(4),
      Q => sig_cmd_fifo_data_out(10)
    );
\INFERRED_GEN.data_reg[2][19]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => clk,
      D => \in\(3),
      Q => sig_cmd_fifo_data_out(9)
    );
\INFERRED_GEN.data_reg[2][20]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => clk,
      D => \in\(2),
      Q => sig_cmd_fifo_data_out(8)
    );
\INFERRED_GEN.data_reg[2][21]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => clk,
      D => \in\(1),
      Q => sig_cmd_fifo_data_out(7)
    );
\INFERRED_GEN.data_reg[2][22]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => clk,
      D => \in\(0),
      Q => sig_cmd_fifo_data_out(6)
    );
\INFERRED_GEN.data_reg[2][22]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => sig_mstr2data_cmd_valid,
      I1 => sig_next_calc_error_reg_reg,
      I2 => sig_next_calc_error_reg_reg_0,
      O => \^sig_wr_fifo\
    );
\INFERRED_GEN.data_reg[2][2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => clk,
      D => \in\(11),
      Q => \out\(3)
    );
\INFERRED_GEN.data_reg[2][3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => clk,
      D => \in\(10),
      Q => \out\(2)
    );
\INFERRED_GEN.data_reg[2][4]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => clk,
      D => \in\(9),
      Q => \out\(1)
    );
\INFERRED_GEN.data_reg[2][5]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => clk,
      D => \in\(8),
      Q => \out\(0)
    );
\sig_dbeat_cntr[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(6),
      I1 => \sig_dbeat_cntr_reg[1]\,
      I2 => Q(0),
      O => D(0)
    );
\sig_dbeat_cntr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(7),
      I1 => \sig_dbeat_cntr_reg[1]\,
      I2 => Q(1),
      I3 => Q(0),
      O => D(1)
    );
\sig_dbeat_cntr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8B88B"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(8),
      I1 => \sig_dbeat_cntr_reg[1]\,
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      O => D(2)
    );
\sig_dbeat_cntr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B8B8B88B"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(9),
      I1 => \sig_dbeat_cntr_reg[1]\,
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(1),
      I5 => Q(0),
      O => D(3)
    );
\sig_dbeat_cntr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B8B88BB8"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(10),
      I1 => \sig_dbeat_cntr_reg[1]\,
      I2 => Q(4),
      I3 => \sig_dbeat_cntr_reg[4]\,
      I4 => Q(3),
      I5 => Q(2),
      O => D(4)
    );
\sig_dbeat_cntr[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(11),
      I1 => \sig_dbeat_cntr_reg[1]\,
      I2 => Q(5),
      I3 => \sig_dbeat_cntr_reg[5]\,
      O => D(5)
    );
\sig_dbeat_cntr[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(12),
      I1 => \sig_dbeat_cntr_reg[1]\,
      I2 => Q(6),
      I3 => \sig_dbeat_cntr_reg[6]\,
      O => D(6)
    );
\sig_dbeat_cntr[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88BB8B8"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(13),
      I1 => \sig_dbeat_cntr_reg[1]\,
      I2 => Q(7),
      I3 => Q(6),
      I4 => \sig_dbeat_cntr_reg[6]\,
      O => D(7)
    );
sig_last_dbeat_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005504"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(13),
      I1 => sig_last_dbeat_reg,
      I2 => sig_last_dbeat_reg_0,
      I3 => sig_dqual_reg_empty,
      I4 => sig_last_dbeat_reg_1,
      I5 => sig_last_dbeat_i_5_n_0,
      O => sig_dqual_reg_empty_reg
    );
sig_last_dbeat_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(12),
      I1 => sig_cmd_fifo_data_out(8),
      I2 => sig_cmd_fifo_data_out(7),
      I3 => sig_last_dbeat_i_7_n_0,
      O => sig_last_dbeat_i_5_n_0
    );
sig_last_dbeat_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(6),
      I1 => sig_cmd_fifo_data_out(10),
      I2 => sig_cmd_fifo_data_out(9),
      I3 => sig_cmd_fifo_data_out(11),
      O => sig_last_dbeat_i_7_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is 6;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is 1;
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is 5;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is "GRAY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray is
  signal async_path : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal \dest_graysync_ff[3]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[3]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[3]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[3]\ : signal is "GRAY";
  signal \dest_graysync_ff[4]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[4]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[4]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[4]\ : signal is "GRAY";
  signal \dest_graysync_ff[5]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[5]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[5]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[5]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[5][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[5][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[5][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[5][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[5][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[5][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[5][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[5][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[5][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[5][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[5][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[5][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[5][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[5][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[5][4]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair24";
begin
  dest_out_bin(4) <= \dest_graysync_ff[5]\(4);
  dest_out_bin(3 downto 0) <= \^dest_out_bin\(3 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(0),
      Q => \dest_graysync_ff[3]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(1),
      Q => \dest_graysync_ff[3]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(2),
      Q => \dest_graysync_ff[3]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(3),
      Q => \dest_graysync_ff[3]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(4),
      Q => \dest_graysync_ff[3]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(0),
      Q => \dest_graysync_ff[4]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(1),
      Q => \dest_graysync_ff[4]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[4][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(2),
      Q => \dest_graysync_ff[4]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[4][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(3),
      Q => \dest_graysync_ff[4]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[4][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(4),
      Q => \dest_graysync_ff[4]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[4]\(0),
      Q => \dest_graysync_ff[5]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[5][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[4]\(1),
      Q => \dest_graysync_ff[5]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[5][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[4]\(2),
      Q => \dest_graysync_ff[5]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[5][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[4]\(3),
      Q => \dest_graysync_ff[5]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[5][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[4]\(4),
      Q => \dest_graysync_ff[5]\(4),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[5]\(0),
      I1 => \dest_graysync_ff[5]\(2),
      I2 => \dest_graysync_ff[5]\(4),
      I3 => \dest_graysync_ff[5]\(3),
      I4 => \dest_graysync_ff[5]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[5]\(1),
      I1 => \dest_graysync_ff[5]\(3),
      I2 => \dest_graysync_ff[5]\(4),
      I3 => \dest_graysync_ff[5]\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[5]\(2),
      I1 => \dest_graysync_ff[5]\(4),
      I2 => \dest_graysync_ff[5]\(3),
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[5]\(3),
      I1 => \dest_graysync_ff[5]\(4),
      O => \^dest_out_bin\(3)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(4),
      Q => async_path(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__2\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__2\ : entity is 6;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__2\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__2\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__2\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__2\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__2\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__2\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__2\ : entity is 5;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__2\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__2\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__2\ : entity is "GRAY";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__2\ is
  signal async_path : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal \dest_graysync_ff[3]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[3]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[3]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[3]\ : signal is "GRAY";
  signal \dest_graysync_ff[4]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[4]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[4]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[4]\ : signal is "GRAY";
  signal \dest_graysync_ff[5]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[5]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[5]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[5]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[5][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[5][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[5][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[5][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[5][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[5][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[5][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[5][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[5][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[5][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[5][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[5][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[5][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[5][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[5][4]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair20";
begin
  dest_out_bin(4) <= \dest_graysync_ff[5]\(4);
  dest_out_bin(3 downto 0) <= \^dest_out_bin\(3 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(0),
      Q => \dest_graysync_ff[3]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(1),
      Q => \dest_graysync_ff[3]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(2),
      Q => \dest_graysync_ff[3]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(3),
      Q => \dest_graysync_ff[3]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(4),
      Q => \dest_graysync_ff[3]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(0),
      Q => \dest_graysync_ff[4]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(1),
      Q => \dest_graysync_ff[4]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[4][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(2),
      Q => \dest_graysync_ff[4]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[4][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(3),
      Q => \dest_graysync_ff[4]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[4][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(4),
      Q => \dest_graysync_ff[4]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[4]\(0),
      Q => \dest_graysync_ff[5]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[5][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[4]\(1),
      Q => \dest_graysync_ff[5]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[5][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[4]\(2),
      Q => \dest_graysync_ff[5]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[5][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[4]\(3),
      Q => \dest_graysync_ff[5]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[5][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[4]\(4),
      Q => \dest_graysync_ff[5]\(4),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[5]\(0),
      I1 => \dest_graysync_ff[5]\(2),
      I2 => \dest_graysync_ff[5]\(4),
      I3 => \dest_graysync_ff[5]\(3),
      I4 => \dest_graysync_ff[5]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[5]\(1),
      I1 => \dest_graysync_ff[5]\(3),
      I2 => \dest_graysync_ff[5]\(4),
      I3 => \dest_graysync_ff[5]\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[5]\(2),
      I1 => \dest_graysync_ff[5]\(4),
      I2 => \dest_graysync_ff[5]\(3),
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[5]\(3),
      I1 => \dest_graysync_ff[5]\(4),
      O => \^dest_out_bin\(3)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(4),
      Q => async_path(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 5 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ : entity is 6;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ : entity is 6;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ : entity is "GRAY";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ is
  signal async_path : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal \dest_graysync_ff[3]\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[3]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[3]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[3]\ : signal is "GRAY";
  signal \dest_graysync_ff[4]\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[4]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[4]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[4]\ : signal is "GRAY";
  signal \dest_graysync_ff[5]\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[5]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[5]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[5]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[5][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[5][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[5][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[5][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[5][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[5][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[5][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[5][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[5][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[5][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[5][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[5][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[5][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[5][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[5][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[5][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[5][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[5][5]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair26";
begin
  dest_out_bin(5) <= \dest_graysync_ff[5]\(5);
  dest_out_bin(4 downto 0) <= \^dest_out_bin\(4 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(5),
      Q => \dest_graysync_ff[0]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(5),
      Q => \dest_graysync_ff[1]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(5),
      Q => \dest_graysync_ff[2]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(0),
      Q => \dest_graysync_ff[3]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(1),
      Q => \dest_graysync_ff[3]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(2),
      Q => \dest_graysync_ff[3]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(3),
      Q => \dest_graysync_ff[3]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(4),
      Q => \dest_graysync_ff[3]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(5),
      Q => \dest_graysync_ff[3]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(0),
      Q => \dest_graysync_ff[4]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(1),
      Q => \dest_graysync_ff[4]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[4][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(2),
      Q => \dest_graysync_ff[4]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[4][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(3),
      Q => \dest_graysync_ff[4]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[4][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(4),
      Q => \dest_graysync_ff[4]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[4][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(5),
      Q => \dest_graysync_ff[4]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[4]\(0),
      Q => \dest_graysync_ff[5]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[5][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[4]\(1),
      Q => \dest_graysync_ff[5]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[5][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[4]\(2),
      Q => \dest_graysync_ff[5]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[5][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[4]\(3),
      Q => \dest_graysync_ff[5]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[5][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[4]\(4),
      Q => \dest_graysync_ff[5]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[5][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[4]\(5),
      Q => \dest_graysync_ff[5]\(5),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[5]\(0),
      I1 => \dest_graysync_ff[5]\(2),
      I2 => \dest_graysync_ff[5]\(4),
      I3 => \dest_graysync_ff[5]\(5),
      I4 => \dest_graysync_ff[5]\(3),
      I5 => \dest_graysync_ff[5]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[5]\(1),
      I1 => \dest_graysync_ff[5]\(3),
      I2 => \dest_graysync_ff[5]\(5),
      I3 => \dest_graysync_ff[5]\(4),
      I4 => \dest_graysync_ff[5]\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[5]\(2),
      I1 => \dest_graysync_ff[5]\(4),
      I2 => \dest_graysync_ff[5]\(5),
      I3 => \dest_graysync_ff[5]\(3),
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[5]\(3),
      I1 => \dest_graysync_ff[5]\(5),
      I2 => \dest_graysync_ff[5]\(4),
      O => \^dest_out_bin\(3)
    );
\dest_out_bin[4]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[5]\(4),
      I1 => \dest_graysync_ff[5]\(5),
      O => \^dest_out_bin\(4)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(5),
      I1 => src_in_bin(4),
      O => gray_enc(4)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(4),
      Q => async_path(4),
      R => '0'
    );
\src_gray_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(5),
      Q => async_path(5),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__2\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 5 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__2\ : entity is 6;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__2\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__2\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__2\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__2\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__2\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__2\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__2\ : entity is 6;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__2\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__2\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__2\ : entity is "GRAY";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__2\ is
  signal async_path : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal \dest_graysync_ff[3]\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[3]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[3]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[3]\ : signal is "GRAY";
  signal \dest_graysync_ff[4]\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[4]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[4]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[4]\ : signal is "GRAY";
  signal \dest_graysync_ff[5]\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[5]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[5]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[5]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[5][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[5][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[5][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[5][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[5][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[5][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[5][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[5][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[5][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[5][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[5][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[5][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[5][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[5][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[5][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[5][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[5][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[5][5]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair22";
begin
  dest_out_bin(5) <= \dest_graysync_ff[5]\(5);
  dest_out_bin(4 downto 0) <= \^dest_out_bin\(4 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(5),
      Q => \dest_graysync_ff[0]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(5),
      Q => \dest_graysync_ff[1]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(5),
      Q => \dest_graysync_ff[2]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(0),
      Q => \dest_graysync_ff[3]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(1),
      Q => \dest_graysync_ff[3]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(2),
      Q => \dest_graysync_ff[3]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(3),
      Q => \dest_graysync_ff[3]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(4),
      Q => \dest_graysync_ff[3]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(5),
      Q => \dest_graysync_ff[3]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(0),
      Q => \dest_graysync_ff[4]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(1),
      Q => \dest_graysync_ff[4]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[4][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(2),
      Q => \dest_graysync_ff[4]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[4][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(3),
      Q => \dest_graysync_ff[4]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[4][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(4),
      Q => \dest_graysync_ff[4]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[4][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(5),
      Q => \dest_graysync_ff[4]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[4]\(0),
      Q => \dest_graysync_ff[5]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[5][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[4]\(1),
      Q => \dest_graysync_ff[5]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[5][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[4]\(2),
      Q => \dest_graysync_ff[5]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[5][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[4]\(3),
      Q => \dest_graysync_ff[5]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[5][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[4]\(4),
      Q => \dest_graysync_ff[5]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[5][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[4]\(5),
      Q => \dest_graysync_ff[5]\(5),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[5]\(0),
      I1 => \dest_graysync_ff[5]\(2),
      I2 => \dest_graysync_ff[5]\(4),
      I3 => \dest_graysync_ff[5]\(5),
      I4 => \dest_graysync_ff[5]\(3),
      I5 => \dest_graysync_ff[5]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[5]\(1),
      I1 => \dest_graysync_ff[5]\(3),
      I2 => \dest_graysync_ff[5]\(5),
      I3 => \dest_graysync_ff[5]\(4),
      I4 => \dest_graysync_ff[5]\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[5]\(2),
      I1 => \dest_graysync_ff[5]\(4),
      I2 => \dest_graysync_ff[5]\(5),
      I3 => \dest_graysync_ff[5]\(3),
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[5]\(3),
      I1 => \dest_graysync_ff[5]\(5),
      I2 => \dest_graysync_ff[5]\(4),
      O => \^dest_out_bin\(3)
    );
\dest_out_bin[4]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[5]\(4),
      I1 => \dest_graysync_ff[5]\(5),
      O => \^dest_out_bin\(4)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(5),
      I1 => src_in_bin(4),
      O => gray_enc(4)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(4),
      Q => async_path(4),
      R => '0'
    );
\src_gray_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(5),
      Q => async_path(5),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is 6;
  attribute INIT : string;
  attribute INIT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is "SYNC_RST";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[5]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[5]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[5]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(5);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
\syncstages_ff_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(4),
      Q => syncstages_ff(5),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__2\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__2\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__2\ : entity is 6;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__2\ : entity is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__2\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__2\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__2\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__2\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__2\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__2\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__2\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__2\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[5]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[5]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[5]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(5);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
\syncstages_ff_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(4),
      Q => syncstages_ff(5),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn is
  port (
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \count_value_i_reg[3]_0\ : out STD_LOGIC;
    \count_value_i_reg[4]_0\ : out STD_LOGIC;
    \count_value_i_reg[4]_1\ : in STD_LOGIC;
    \count_value_i_reg[5]_0\ : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \gen_pf_ic_rc.ram_empty_i_reg\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \count_value_i_reg[5]_1\ : in STD_LOGIC;
    rd_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \count_value_i[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_2__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__3\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__3\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__3\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \count_value_i[5]_i_2__0\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[4]_i_3\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \gen_pf_ic_rc.ram_empty_i_i_2\ : label is "soft_lutpair29";
begin
  E(0) <= \^e\(0);
  Q(5 downto 0) <= \^q\(5 downto 0);
\count_value_i[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__3_n_0\
    );
\count_value_i[1]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__3_n_0\
    );
\count_value_i[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__3_n_0\
    );
\count_value_i[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__3_n_0\
    );
\count_value_i[4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF08000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \count_value_i_reg[4]_1\,
      I3 => \^q\(2),
      I4 => \^q\(3),
      I5 => \^q\(4),
      O => \count_value_i[4]_i_1__2_n_0\
    );
\count_value_i[4]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[5]_0\,
      O => \^e\(0)
    );
\count_value_i[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \count_value_i[5]_i_2__0_n_0\,
      I1 => \^q\(4),
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__0_n_0\
    );
\count_value_i[5]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \count_value_i_reg[5]_0\,
      I3 => rd_en,
      O => \count_value_i[5]_i_2__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i[0]_i_1__3_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[5]_1\
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i[1]_i_1__3_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[5]_1\
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i[2]_i_1__3_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[5]_1\
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i[3]_i_1__3_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[5]_1\
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i[4]_i_1__2_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[5]_1\
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i[5]_i_1__0_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[5]_1\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg\(1),
      O => \count_value_i_reg[4]_0\
    );
\gen_pf_ic_rc.ram_empty_i_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg\(0),
      I2 => \^q\(4),
      I3 => \gen_pf_ic_rc.ram_empty_i_reg\(1),
      O => \count_value_i_reg[3]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_35 is
  port (
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_en : in STD_LOGIC;
    \count_value_i_reg[5]_0\ : in STD_LOGIC;
    wrst_busy : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    \gwdc.wr_data_count_i_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_35 : entity is "xpm_counter_updn";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_35;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_35 is
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \count_value_i[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_2_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[5]_i_3_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[5]_i_4_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[5]_i_5_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[5]_i_6_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[5]_i_7_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[5]_i_8_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[5]_i_2_n_1\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[5]_i_2_n_2\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[5]_i_2_n_3\ : STD_LOGIC;
  signal \NLW_gwdc.wr_data_count_i_reg[5]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gwdc.wr_data_count_i_reg[5]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gwdc.wr_data_count_i_reg[5]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__1\ : label is "soft_lutpair34";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \gwdc.wr_data_count_i_reg[5]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gwdc.wr_data_count_i_reg[5]_i_2\ : label is 35;
begin
  Q(5 downto 0) <= \^q\(5 downto 0);
\count_value_i[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__1_n_0\
    );
\count_value_i[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__1_n_0\
    );
\count_value_i[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__1_n_0\
    );
\count_value_i[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__1_n_0\
    );
\count_value_i[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__1_n_0\
    );
\count_value_i[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \count_value_i[5]_i_2_n_0\,
      I1 => \^q\(4),
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1_n_0\
    );
\count_value_i[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => wr_en,
      I2 => \count_value_i_reg[5]_0\,
      I3 => wrst_busy,
      I4 => rst_d1,
      I5 => \^q\(1),
      O => \count_value_i[5]_i_2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => wrst_busy
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__1_n_0\,
      Q => \^q\(1),
      R => wrst_busy
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => wrst_busy
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__1_n_0\,
      Q => \^q\(3),
      R => wrst_busy
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[4]_i_1__1_n_0\,
      Q => \^q\(4),
      R => wrst_busy
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[5]_i_1_n_0\,
      Q => \^q\(5),
      R => wrst_busy
    );
\gwdc.wr_data_count_i[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gwdc.wr_data_count_i_reg[5]\(5),
      O => \gwdc.wr_data_count_i[5]_i_3_n_0\
    );
\gwdc.wr_data_count_i[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gwdc.wr_data_count_i_reg[5]\(4),
      O => \gwdc.wr_data_count_i[5]_i_4_n_0\
    );
\gwdc.wr_data_count_i[5]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gwdc.wr_data_count_i_reg[5]\(3),
      O => \gwdc.wr_data_count_i[5]_i_5_n_0\
    );
\gwdc.wr_data_count_i[5]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gwdc.wr_data_count_i_reg[5]\(2),
      O => \gwdc.wr_data_count_i[5]_i_6_n_0\
    );
\gwdc.wr_data_count_i[5]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gwdc.wr_data_count_i_reg[5]\(1),
      O => \gwdc.wr_data_count_i[5]_i_7_n_0\
    );
\gwdc.wr_data_count_i[5]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gwdc.wr_data_count_i_reg[5]\(0),
      O => \gwdc.wr_data_count_i[5]_i_8_n_0\
    );
\gwdc.wr_data_count_i_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gwdc.wr_data_count_i_reg[5]_i_2_n_0\,
      CO(3 downto 1) => \NLW_gwdc.wr_data_count_i_reg[5]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \gwdc.wr_data_count_i_reg[5]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^q\(4),
      O(3 downto 2) => \NLW_gwdc.wr_data_count_i_reg[5]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => O(0),
      O(0) => \NLW_gwdc.wr_data_count_i_reg[5]_i_1_O_UNCONNECTED\(0),
      S(3 downto 2) => B"00",
      S(1) => \gwdc.wr_data_count_i[5]_i_3_n_0\,
      S(0) => \gwdc.wr_data_count_i[5]_i_4_n_0\
    );
\gwdc.wr_data_count_i_reg[5]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gwdc.wr_data_count_i_reg[5]_i_2_n_0\,
      CO(2) => \gwdc.wr_data_count_i_reg[5]_i_2_n_1\,
      CO(1) => \gwdc.wr_data_count_i_reg[5]_i_2_n_2\,
      CO(0) => \gwdc.wr_data_count_i_reg[5]_i_2_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \^q\(3 downto 0),
      O(3 downto 0) => \NLW_gwdc.wr_data_count_i_reg[5]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \gwdc.wr_data_count_i[5]_i_5_n_0\,
      S(2) => \gwdc.wr_data_count_i[5]_i_6_n_0\,
      S(1) => \gwdc.wr_data_count_i[5]_i_7_n_0\,
      S(0) => \gwdc.wr_data_count_i[5]_i_8_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0\ is
  port (
    \gen_pf_ic_rc.ram_empty_i_reg\ : out STD_LOGIC;
    empty_i0 : out STD_LOGIC;
    \gen_pf_ic_rc.ram_empty_i_reg_0\ : in STD_LOGIC;
    \gen_pf_ic_rc.ram_empty_i_reg_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    rd_en : in STD_LOGIC;
    \gen_pf_ic_rc.ram_empty_i_reg_2\ : in STD_LOGIC;
    \count_value_i_reg[0]_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0\ is
  signal \count_value_i[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_2_n_0\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[0]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[1]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[2]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[3]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[4]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_i_5_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_i_6_n_0\ : STD_LOGIC;
  signal \^gen_pf_ic_rc.ram_empty_i_reg\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__2\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__2\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__2\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_3\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \gen_pf_ic_rc.ram_empty_i_i_4\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \gen_pf_ic_rc.ram_empty_i_i_5\ : label is "soft_lutpair32";
begin
  \gen_pf_ic_rc.ram_empty_i_reg\ <= \^gen_pf_ic_rc.ram_empty_i_reg\;
\count_value_i[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[0]\,
      O => \count_value_i[0]_i_1__2_n_0\
    );
\count_value_i[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[0]\,
      I1 => \count_value_i_reg_n_0_[1]\,
      O => \count_value_i[1]_i_1__2_n_0\
    );
\count_value_i[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[1]\,
      I1 => \count_value_i_reg_n_0_[0]\,
      I2 => \count_value_i_reg_n_0_[2]\,
      O => \count_value_i[2]_i_1__2_n_0\
    );
\count_value_i[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[0]\,
      I1 => \count_value_i_reg_n_0_[1]\,
      I2 => \count_value_i_reg_n_0_[2]\,
      I3 => \count_value_i_reg_n_0_[3]\,
      O => \count_value_i[3]_i_1__2_n_0\
    );
\count_value_i[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFFFF20000000"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[0]\,
      I1 => \^gen_pf_ic_rc.ram_empty_i_reg\,
      I2 => \count_value_i_reg_n_0_[3]\,
      I3 => \count_value_i_reg_n_0_[2]\,
      I4 => \count_value_i_reg_n_0_[1]\,
      I5 => \count_value_i_reg_n_0_[4]\,
      O => \count_value_i[4]_i_2_n_0\
    );
\count_value_i[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \gen_pf_ic_rc.ram_empty_i_reg_2\,
      I1 => rd_en,
      O => \^gen_pf_ic_rc.ram_empty_i_reg\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__2_n_0\,
      Q => \count_value_i_reg_n_0_[0]\,
      S => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__2_n_0\,
      Q => \count_value_i_reg_n_0_[1]\,
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__2_n_0\,
      Q => \count_value_i_reg_n_0_[2]\,
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__2_n_0\,
      Q => \count_value_i_reg_n_0_[3]\,
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[4]_i_2_n_0\,
      Q => \count_value_i_reg_n_0_[4]\,
      R => \count_value_i_reg[0]_0\
    );
\gen_pf_ic_rc.ram_empty_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8888888"
    )
        port map (
      I0 => \gen_pf_ic_rc.ram_empty_i_reg_0\,
      I1 => \gen_pf_ic_rc.ram_empty_i_reg_1\,
      I2 => \gen_pf_ic_rc.ram_empty_i_i_4_n_0\,
      I3 => \gen_pf_ic_rc.ram_empty_i_i_5_n_0\,
      I4 => \gen_pf_ic_rc.ram_empty_i_i_6_n_0\,
      O => empty_i0
    );
\gen_pf_ic_rc.ram_empty_i_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0090"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[4]\,
      I1 => Q(4),
      I2 => rd_en,
      I3 => \gen_pf_ic_rc.ram_empty_i_reg_2\,
      O => \gen_pf_ic_rc.ram_empty_i_i_4_n_0\
    );
\gen_pf_ic_rc.ram_empty_i_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[0]\,
      I1 => Q(0),
      I2 => \count_value_i_reg_n_0_[1]\,
      I3 => Q(1),
      O => \gen_pf_ic_rc.ram_empty_i_i_5_n_0\
    );
\gen_pf_ic_rc.ram_empty_i_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[2]\,
      I1 => Q(2),
      I2 => \count_value_i_reg_n_0_[3]\,
      I3 => Q(3),
      O => \gen_pf_ic_rc.ram_empty_i_i_6_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_36\ is
  port (
    \count_value_i_reg[2]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wrst_busy : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_36\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_36\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_36\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \count_value_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_3_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_4_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_5_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[5]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal wr_pntr_plus1_pf : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__0\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__0\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__0\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__0\ : label is "soft_lutpair36";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]_i_1\ : label is 35;
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
\count_value_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wr_pntr_plus1_pf(1),
      O => \count_value_i[0]_i_1__0_n_0\
    );
\count_value_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wr_pntr_plus1_pf(1),
      I1 => wr_pntr_plus1_pf(2),
      O => \count_value_i[1]_i_1__0_n_0\
    );
\count_value_i[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => wr_pntr_plus1_pf(2),
      I1 => wr_pntr_plus1_pf(1),
      I2 => wr_pntr_plus1_pf(3),
      O => \count_value_i[2]_i_1__0_n_0\
    );
\count_value_i[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => wr_pntr_plus1_pf(1),
      I1 => wr_pntr_plus1_pf(2),
      I2 => wr_pntr_plus1_pf(3),
      I3 => \^q\(0),
      O => \count_value_i[3]_i_1__0_n_0\
    );
\count_value_i[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => wr_pntr_plus1_pf(1),
      I1 => \^q\(0),
      I2 => wr_pntr_plus1_pf(3),
      I3 => wr_pntr_plus1_pf(2),
      I4 => \^q\(1),
      O => \count_value_i[4]_i_1__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__0_n_0\,
      Q => wr_pntr_plus1_pf(1),
      S => wrst_busy
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__0_n_0\,
      Q => wr_pntr_plus1_pf(2),
      R => wrst_busy
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__0_n_0\,
      Q => wr_pntr_plus1_pf(3),
      R => wrst_busy
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__0_n_0\,
      Q => \^q\(0),
      R => wrst_busy
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[4]_i_1__0_n_0\,
      Q => \^q\(1),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]\(3),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => wr_pntr_plus1_pf(3),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]\(2),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_3_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => wr_pntr_plus1_pf(2),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]\(1),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_4_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => wr_pntr_plus1_pf(1),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]\(0),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_5_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]\(4),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[5]_i_2_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_0\,
      CO(2) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_1\,
      CO(1) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_2\,
      CO(0) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_3\,
      CYINIT => E(0),
      DI(3) => \^q\(0),
      DI(2 downto 0) => wr_pntr_plus1_pf(3 downto 1),
      O(3 downto 0) => D(3 downto 0),
      S(3) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2_n_0\,
      S(2) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_3_n_0\,
      S(1) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_4_n_0\,
      S(0) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_5_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_0\,
      CO(3 downto 0) => \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => D(4),
      S(3 downto 1) => B"000",
      S(0) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[5]_i_2_n_0\
    );
\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => wr_pntr_plus1_pf(3),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]\(2),
      I2 => wr_pntr_plus1_pf(2),
      I3 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]\(1),
      I4 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]\(0),
      I5 => wr_pntr_plus1_pf(1),
      O => \count_value_i_reg[2]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1\ is
  port (
    \count_value_i_reg[2]_0\ : out STD_LOGIC;
    \count_value_i_reg[4]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    wrst_busy : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1\ is
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1_n_0\ : STD_LOGIC;
  signal \^count_value_i_reg[4]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \count_value_i_reg_n_0_[0]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[1]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[2]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1\ : label is "soft_lutpair38";
begin
  \count_value_i_reg[4]_0\(1 downto 0) <= \^count_value_i_reg[4]_0\(1 downto 0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[0]\,
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[0]\,
      I1 => \count_value_i_reg_n_0_[1]\,
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[1]\,
      I1 => \count_value_i_reg_n_0_[0]\,
      I2 => \count_value_i_reg_n_0_[2]\,
      O => \count_value_i[2]_i_1_n_0\
    );
\count_value_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[0]\,
      I1 => \count_value_i_reg_n_0_[1]\,
      I2 => \count_value_i_reg_n_0_[2]\,
      I3 => \^count_value_i_reg[4]_0\(0),
      O => \count_value_i[3]_i_1_n_0\
    );
\count_value_i[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[0]\,
      I1 => \^count_value_i_reg[4]_0\(0),
      I2 => \count_value_i_reg_n_0_[2]\,
      I3 => \count_value_i_reg_n_0_[1]\,
      I4 => \^count_value_i_reg[4]_0\(1),
      O => \count_value_i[4]_i_1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1_n_0\,
      Q => \count_value_i_reg_n_0_[0]\,
      R => wrst_busy
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1_n_0\,
      Q => \count_value_i_reg_n_0_[1]\,
      S => wrst_busy
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1_n_0\,
      Q => \count_value_i_reg_n_0_[2]\,
      R => wrst_busy
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1_n_0\,
      Q => \^count_value_i_reg[4]_0\(0),
      R => wrst_busy
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[4]_i_1_n_0\,
      Q => \^count_value_i_reg[4]_0\(1),
      R => wrst_busy
    );
\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[2]\,
      I1 => Q(2),
      I2 => \count_value_i_reg_n_0_[1]\,
      I3 => Q(1),
      I4 => Q(0),
      I5 => \count_value_i_reg_n_0_[0]\,
      O => \count_value_i_reg[2]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2\ is
  port (
    count_value_i : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2\ is
  signal \^count_value_i\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_2_n_0\ : STD_LOGIC;
begin
  count_value_i(1 downto 0) <= \^count_value_i\(1 downto 0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000005A88A655"
    )
        port map (
      I0 => \^count_value_i\(0),
      I1 => Q(0),
      I2 => rd_en,
      I3 => Q(1),
      I4 => ram_empty_i,
      I5 => \count_value_i_reg[0]_0\(0),
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000A8AA"
    )
        port map (
      I0 => \count_value_i[1]_i_2_n_0\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => ram_empty_i,
      I4 => \count_value_i_reg[0]_0\(0),
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFFFF755500008AA"
    )
        port map (
      I0 => \^count_value_i\(0),
      I1 => Q(0),
      I2 => rd_en,
      I3 => Q(1),
      I4 => ram_empty_i,
      I5 => \^count_value_i\(1),
      O => \count_value_i[1]_i_2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^count_value_i\(0),
      R => '0'
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^count_value_i\(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3\ is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : out STD_LOGIC;
    \count_value_i_reg[3]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \count_value_i_reg[0]_0\ : out STD_LOGIC;
    \count_value_i_reg[4]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \grdc.rd_data_count_i_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    p_14_in : in STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]\ : in STD_LOGIC;
    ram_wr_en_pf : in STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[2]\ : in STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[2]_0\ : in STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]\ : in STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \grdc.rd_data_count_i_reg[4]_0\ : in STD_LOGIC;
    count_value_i : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \count_value_i_reg[0]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[4]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3\ is
  signal \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[4]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[2]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[2]_i_2_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[4]_i_2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1__1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__0\ : label is "soft_lutpair43";
begin
  \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ <= \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\;
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[0]_1\(0),
      I2 => \count_value_i_reg[0]_1\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__1_n_0\
    );
\count_value_i[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[0]_1\(1),
      I1 => \count_value_i_reg[0]_1\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__1_n_0\
    );
\count_value_i[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__1_n_0\
    );
\count_value_i[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__1_n_0\
    );
\count_value_i[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \count_value_i_reg_n_0_[4]\,
      O => \count_value_i[4]_i_1__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[4]_1\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[1]_i_1__1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[4]_1\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[4]_1\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[3]_i_1__1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[4]_1\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[4]_i_1__0_n_0\,
      Q => \count_value_i_reg_n_0_[4]\,
      R => \count_value_i_reg[4]_1\(0)
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_0\(0),
      I2 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_0\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_0\(1),
      I5 => \^q\(1),
      O => \count_value_i_reg[0]_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[2]_i_2_n_0\,
      I1 => \grdc.rd_data_count_i_reg[4]\(1),
      I2 => \^q\(1),
      I3 => \grdc.rd_data_count_i_reg[4]\(2),
      I4 => \^q\(2),
      O => D(0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF5DFF55550455"
    )
        port map (
      I0 => \^q\(0),
      I1 => ram_wr_en_pf,
      I2 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[2]\,
      I3 => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      I4 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[2]_0\,
      I5 => \grdc.rd_data_count_i_reg[4]\(0),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[2]_i_2_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4DB2B24D"
    )
        port map (
      I0 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_2_n_0\,
      I1 => \^q\(2),
      I2 => \grdc.rd_data_count_i_reg[4]\(2),
      I3 => \grdc.rd_data_count_i_reg[4]\(3),
      I4 => \^q\(3),
      O => D(1)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D4D444D4DDDDD4DD"
    )
        port map (
      I0 => \^q\(1),
      I1 => \grdc.rd_data_count_i_reg[4]\(1),
      I2 => \grdc.rd_data_count_i_reg[4]\(0),
      I3 => p_14_in,
      I4 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]\,
      I5 => \^q\(0),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_2_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69699669"
    )
        port map (
      I0 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2_n_0\,
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_0\(2),
      I2 => \^q\(2),
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_0\(1),
      I4 => \^q\(1),
      O => \count_value_i_reg[3]_0\(0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1EE1788787781EE1"
    )
        port map (
      I0 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2_n_0\,
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]\,
      I2 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_0\(3),
      I3 => \^q\(3),
      I4 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_0\(2),
      I5 => \^q\(2),
      O => \count_value_i_reg[3]_0\(1)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000900090909990"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_0\(1),
      I2 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_0\(0),
      I3 => ram_wr_en_pf,
      I4 => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      I5 => \^q\(0),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2_n_0\
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FD"
    )
        port map (
      I0 => \count_value_i_reg[0]_1\(1),
      I1 => \count_value_i_reg[0]_1\(0),
      I2 => rd_en,
      I3 => ram_empty_i,
      O => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\
    );
\gwdc.wr_data_count_i[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696699669966969"
    )
        port map (
      I0 => \gwdc.wr_data_count_i[2]_i_2_n_0\,
      I1 => \grdc.rd_data_count_i_reg[4]\(2),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => count_value_i(1),
      I5 => \grdc.rd_data_count_i_reg[4]\(1),
      O => \count_value_i_reg[4]_0\(0)
    );
\gwdc.wr_data_count_i[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69FF696969690069"
    )
        port map (
      I0 => \^q\(1),
      I1 => count_value_i(1),
      I2 => \grdc.rd_data_count_i_reg[4]\(1),
      I3 => \^q\(0),
      I4 => count_value_i(0),
      I5 => \grdc.rd_data_count_i_reg[4]\(0),
      O => \gwdc.wr_data_count_i[2]_i_2_n_0\
    );
\gwdc.wr_data_count_i[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69699669"
    )
        port map (
      I0 => \gwdc.wr_data_count_i[4]_i_2_n_0\,
      I1 => \grdc.rd_data_count_i_reg[4]\(3),
      I2 => \^q\(3),
      I3 => \grdc.rd_data_count_i_reg[4]\(2),
      I4 => \^q\(2),
      O => \count_value_i_reg[4]_0\(1)
    );
\gwdc.wr_data_count_i[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1EE1788787781EE1"
    )
        port map (
      I0 => \gwdc.wr_data_count_i[4]_i_2_n_0\,
      I1 => \grdc.rd_data_count_i_reg[4]_0\,
      I2 => \grdc.rd_data_count_i_reg[4]\(4),
      I3 => \count_value_i_reg_n_0_[4]\,
      I4 => \grdc.rd_data_count_i_reg[4]\(3),
      I5 => \^q\(3),
      O => \count_value_i_reg[4]_0\(2)
    );
\gwdc.wr_data_count_i[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F999FFF990009990"
    )
        port map (
      I0 => \^q\(2),
      I1 => \grdc.rd_data_count_i_reg[4]\(2),
      I2 => \grdc.rd_data_count_i_reg[4]\(1),
      I3 => count_value_i(1),
      I4 => \^q\(1),
      I5 => \gwdc.wr_data_count_i[2]_i_2_n_0\,
      O => \gwdc.wr_data_count_i[4]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_30\ is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_empty_i0 : out STD_LOGIC;
    leaving_empty0 : out STD_LOGIC;
    \count_value_i_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \count_value_i_reg[2]_0\ : out STD_LOGIC;
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]\ : in STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]_0\ : in STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]_1\ : in STD_LOGIC;
    ram_wr_en_pf : in STD_LOGIC;
    read_only : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \gen_pntr_flags_cc.ram_empty_i_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    count_value_i : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \count_value_i_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_30\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_30\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_30\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_6_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\ : STD_LOGIC;
  signal going_empty1 : STD_LOGIC;
  signal \^leaving_empty0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_6\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.ram_empty_i_i_2\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[1]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \gwdc.wr_data_count_i[4]_i_3\ : label is "soft_lutpair50";
begin
  Q(4 downto 0) <= \^q\(4 downto 0);
  leaving_empty0 <= \^leaving_empty0\;
\count_value_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1_n_0\
    );
\count_value_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1_n_0\
    );
\count_value_i[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[2]_i_1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[3]_i_1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[4]_i_1_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[0]_1\(0)
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8200000000008200"
    )
        port map (
      I0 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\,
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_0\(1),
      I2 => \^q\(1),
      I3 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_6_n_0\,
      I4 => \^q\(0),
      I5 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_0\(0),
      O => \^leaving_empty0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_0\(3),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_0\(2),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_6_n_0\
    );
\gen_pntr_flags_cc.ram_empty_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]_0\,
      I1 => going_empty1,
      I2 => \^leaving_empty0\,
      I3 => ram_wr_en_pf,
      I4 => ram_empty_i,
      O => ram_empty_i0
    );
\gen_pntr_flags_cc.ram_empty_i_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg\(3),
      I2 => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\,
      O => going_empty1
    );
\gen_pntr_flags_cc.ram_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg\(0),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6966666669666966"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_0\(0),
      I2 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]\,
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]_0\,
      I4 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]_1\,
      I5 => ram_wr_en_pf,
      O => D(0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D42B2BD4"
    )
        port map (
      I0 => \^q\(0),
      I1 => read_only,
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_0\(0),
      I3 => \^q\(1),
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_0\(1),
      O => D(1)
    );
\gwdc.wr_data_count_i[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C33C96696996C33C"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => count_value_i(1),
      I3 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_0\(1),
      I4 => count_value_i(0),
      I5 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_0\(0),
      O => \count_value_i_reg[0]_0\(0)
    );
\gwdc.wr_data_count_i[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_0\(2),
      O => \count_value_i_reg[2]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized4\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    \count_value_i_reg[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized4\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized4\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__2\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__2\ : label is "soft_lutpair44";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => \count_value_i_reg[1]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__2_n_0\
    );
\count_value_i[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[1]_0\(1),
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__2_n_0\
    );
\count_value_i[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__2_n_0\
    );
\count_value_i[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[0]_i_1__2_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[1]_i_1__2_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[2]_i_1__2_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[3]_i_1__2_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[1]_1\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized4_31\ is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[1]_0\ : out STD_LOGIC;
    \count_value_i_reg[3]_0\ : out STD_LOGIC;
    ram_wr_en_pf : in STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[2]\ : in STD_LOGIC;
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \count_value_i_reg[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized4_31\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized4_31\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized4_31\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__0\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__0\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__0\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[1]_i_1\ : label is "soft_lutpair51";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__0_n_0\
    );
\count_value_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__0_n_0\
    );
\count_value_i[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__0_n_0\
    );
\count_value_i[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[0]_i_1__0_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[2]_i_1__0_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[3]_i_1__0_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[1]_1\(0)
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(2),
      O => \count_value_i_reg[3]_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9969"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(0),
      I2 => ram_wr_en_pf,
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[2]\,
      O => D(0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F75108AE08AEF751"
    )
        port map (
      I0 => \^q\(0),
      I1 => ram_wr_en_pf,
      I2 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[2]\,
      I3 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(0),
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(1),
      I5 => \^q\(1),
      O => D(1)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(1),
      O => \count_value_i_reg[1]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit is
  port (
    rst_d1 : out STD_LOGIC;
    overflow_i0 : out STD_LOGIC;
    write_only : out STD_LOGIC;
    d_out_reg_0 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC;
    \gof.overflow_i_reg\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg\ : in STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit is
  signal \^rst_d1\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_4\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \gof.overflow_i_i_1\ : label is "soft_lutpair45";
begin
  rst_d1 <= \^rst_d1\;
d_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => Q(0),
      Q => \^rst_d1\,
      R => '0'
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \^rst_d1\,
      I1 => Q(0),
      I2 => wr_en,
      I3 => \gof.overflow_i_reg\,
      O => d_out_reg_0
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000404"
    )
        port map (
      I0 => \gof.overflow_i_reg\,
      I1 => wr_en,
      I2 => \^rst_d1\,
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg\,
      I4 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0\,
      O => write_only
    );
\gof.overflow_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => \^rst_d1\,
      I1 => Q(0),
      I2 => \gof.overflow_i_reg\,
      I3 => wr_en,
      O => overflow_i0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_34 is
  port (
    rst_d1 : out STD_LOGIC;
    d_out_reg_0 : out STD_LOGIC;
    wrst_busy : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    prog_full : in STD_LOGIC;
    \gen_pf_ic_rc.gpf_ic.prog_full_i_reg\ : in STD_LOGIC;
    p_1_in : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_34 : entity is "xpm_fifo_reg_bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_34;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_34 is
  signal \^rst_d1\ : STD_LOGIC;
begin
  rst_d1 <= \^rst_d1\;
d_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => wrst_busy,
      Q => \^rst_d1\,
      R => '0'
    );
\gen_pf_ic_rc.gpf_ic.prog_full_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CFC04540"
    )
        port map (
      I0 => \^rst_d1\,
      I1 => prog_full,
      I2 => \gen_pf_ic_rc.gpf_ic.prog_full_i_reg\,
      I3 => p_1_in,
      I4 => rst,
      I5 => wrst_busy,
      O => d_out_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec is
  port (
    ram_full_i0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_0\ : in STD_LOGIC;
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    wrst_busy : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    wr_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec is
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_5_n_0\ : STD_LOGIC;
begin
  Q(4 downto 0) <= \^q\(4 downto 0);
\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8888888"
    )
        port map (
      I0 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_2_n_0\,
      I1 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\,
      I2 => E(0),
      I3 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_0\,
      I4 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_5_n_0\,
      O => ram_full_i0
    );
\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_2\(0),
      I2 => \^q\(4),
      I3 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_2\(1),
      O => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_2_n_0\
    );
\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_1\(0),
      I2 => \^q\(4),
      I3 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_1\(1),
      O => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_5_n_0\
    );
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(0),
      Q => \^q\(0),
      R => wrst_busy
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(1),
      Q => \^q\(1),
      R => wrst_busy
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(2),
      Q => \^q\(2),
      R => wrst_busy
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(3),
      Q => \^q\(3),
      R => wrst_busy
    );
\reg_out_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(4),
      Q => \^q\(4),
      R => wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_32 is
  port (
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \reg_out_i_reg[2]_0\ : out STD_LOGIC;
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[4]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[4]_0\ : in STD_LOGIC;
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[2]\ : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \reg_out_i_reg[0]_0\ : in STD_LOGIC;
    \reg_out_i_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_32 : entity is "xpm_fifo_reg_vec";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_32;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_32 is
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[4]_i_2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[2]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_1\ : label is "soft_lutpair27";
begin
  Q(4 downto 0) <= \^q\(4 downto 0);
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[4]_i_2_n_0\,
      I1 => \^q\(2),
      I2 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[4]\(2),
      O => D(0)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4DB2B24D"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[4]\(2),
      I2 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[4]_i_2_n_0\,
      I3 => \^q\(3),
      I4 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[4]\(3),
      O => D(1)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4D00FF4DB2FF00B2"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[4]\(2),
      I2 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[4]_i_2_n_0\,
      I3 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[4]\(3),
      I4 => \^q\(3),
      I5 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[4]_0\,
      O => D(2)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8ECF0C8E8ECF8ECF"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[4]\(1),
      I3 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[4]\(0),
      I4 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[2]\,
      I5 => rd_en,
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[4]_i_2_n_0\
    );
\gen_pf_ic_rc.ram_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[4]\(2),
      I2 => \^q\(1),
      I3 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[4]\(1),
      I4 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[4]\(0),
      I5 => \^q\(0),
      O => \reg_out_i_reg[2]_0\
    );
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[4]_0\(0),
      Q => \^q\(0),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[4]_0\(1),
      Q => \^q\(1),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[4]_0\(2),
      Q => \^q\(2),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[4]_0\(3),
      Q => \^q\(3),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[4]_0\(4),
      Q => \^q\(4),
      R => \reg_out_i_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    wrst_busy : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 5 downto 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0\ : entity is "xpm_fifo_reg_vec";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0\ is
begin
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(0),
      Q => Q(0),
      R => wrst_busy
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(1),
      Q => Q(1),
      R => wrst_busy
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(2),
      Q => Q(2),
      R => wrst_busy
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(3),
      Q => Q(3),
      R => wrst_busy
    );
\reg_out_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(4),
      Q => Q(4),
      R => wrst_busy
    );
\reg_out_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(5),
      Q => Q(5),
      R => wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_33\ is
  port (
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \reg_out_i_reg[0]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 5 downto 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_33\ : entity is "xpm_fifo_reg_vec";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_33\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_33\ is
  signal \grdc.rd_data_count_i[5]_i_3_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[5]_i_4_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[5]_i_5_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[5]_i_6_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[5]_i_7_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[5]_i_8_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[5]_i_2_n_1\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[5]_i_2_n_2\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[5]_i_2_n_3\ : STD_LOGIC;
  signal \reg_out_i_reg_n_0_[0]\ : STD_LOGIC;
  signal \reg_out_i_reg_n_0_[1]\ : STD_LOGIC;
  signal \reg_out_i_reg_n_0_[2]\ : STD_LOGIC;
  signal \reg_out_i_reg_n_0_[3]\ : STD_LOGIC;
  signal \reg_out_i_reg_n_0_[4]\ : STD_LOGIC;
  signal \reg_out_i_reg_n_0_[5]\ : STD_LOGIC;
  signal \NLW_grdc.rd_data_count_i_reg[5]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_grdc.rd_data_count_i_reg[5]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_grdc.rd_data_count_i_reg[5]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \grdc.rd_data_count_i_reg[5]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \grdc.rd_data_count_i_reg[5]_i_2\ : label is 35;
begin
\grdc.rd_data_count_i[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \reg_out_i_reg_n_0_[5]\,
      I1 => Q(5),
      O => \grdc.rd_data_count_i[5]_i_3_n_0\
    );
\grdc.rd_data_count_i[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \reg_out_i_reg_n_0_[4]\,
      I1 => Q(4),
      O => \grdc.rd_data_count_i[5]_i_4_n_0\
    );
\grdc.rd_data_count_i[5]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \reg_out_i_reg_n_0_[3]\,
      I1 => Q(3),
      O => \grdc.rd_data_count_i[5]_i_5_n_0\
    );
\grdc.rd_data_count_i[5]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \reg_out_i_reg_n_0_[2]\,
      I1 => Q(2),
      O => \grdc.rd_data_count_i[5]_i_6_n_0\
    );
\grdc.rd_data_count_i[5]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \reg_out_i_reg_n_0_[1]\,
      I1 => Q(1),
      O => \grdc.rd_data_count_i[5]_i_7_n_0\
    );
\grdc.rd_data_count_i[5]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \reg_out_i_reg_n_0_[0]\,
      I1 => Q(0),
      O => \grdc.rd_data_count_i[5]_i_8_n_0\
    );
\grdc.rd_data_count_i_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \grdc.rd_data_count_i_reg[5]_i_2_n_0\,
      CO(3 downto 1) => \NLW_grdc.rd_data_count_i_reg[5]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \grdc.rd_data_count_i_reg[5]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \reg_out_i_reg_n_0_[4]\,
      O(3 downto 2) => \NLW_grdc.rd_data_count_i_reg[5]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => O(0),
      O(0) => \NLW_grdc.rd_data_count_i_reg[5]_i_1_O_UNCONNECTED\(0),
      S(3 downto 2) => B"00",
      S(1) => \grdc.rd_data_count_i[5]_i_3_n_0\,
      S(0) => \grdc.rd_data_count_i[5]_i_4_n_0\
    );
\grdc.rd_data_count_i_reg[5]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \grdc.rd_data_count_i_reg[5]_i_2_n_0\,
      CO(2) => \grdc.rd_data_count_i_reg[5]_i_2_n_1\,
      CO(1) => \grdc.rd_data_count_i_reg[5]_i_2_n_2\,
      CO(0) => \grdc.rd_data_count_i_reg[5]_i_2_n_3\,
      CYINIT => '1',
      DI(3) => \reg_out_i_reg_n_0_[3]\,
      DI(2) => \reg_out_i_reg_n_0_[2]\,
      DI(1) => \reg_out_i_reg_n_0_[1]\,
      DI(0) => \reg_out_i_reg_n_0_[0]\,
      O(3 downto 0) => \NLW_grdc.rd_data_count_i_reg[5]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \grdc.rd_data_count_i[5]_i_5_n_0\,
      S(2) => \grdc.rd_data_count_i[5]_i_6_n_0\,
      S(1) => \grdc.rd_data_count_i[5]_i_7_n_0\,
      S(0) => \grdc.rd_data_count_i[5]_i_8_n_0\
    );
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(0),
      Q => \reg_out_i_reg_n_0_[0]\,
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(1),
      Q => \reg_out_i_reg_n_0_[1]\,
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(2),
      Q => \reg_out_i_reg_n_0_[2]\,
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(3),
      Q => \reg_out_i_reg_n_0_[3]\,
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(4),
      Q => \reg_out_i_reg_n_0_[4]\,
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(5),
      Q => \reg_out_i_reg_n_0_[5]\,
      R => \reg_out_i_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__parameterized0\ is
  port (
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg\ : out STD_LOGIC;
    read_only : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_i0 : out STD_LOGIC;
    ram_wr_en_pf : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg\ : out STD_LOGIC;
    underflow_i0 : out STD_LOGIC;
    prog_full : in STD_LOGIC;
    prog_full_i215_in : in STD_LOGIC;
    ram_wr_en_pf_q : in STD_LOGIC;
    ram_rd_en_pf_q : in STD_LOGIC;
    rst : in STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg\ : in STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg_0\ : in STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg_1\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\ : in STD_LOGIC;
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\ : in STD_LOGIC;
    leaving_empty0 : in STD_LOGIC;
    \grdc.rd_data_count_i_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    write_only_q : in STD_LOGIC;
    prog_empty : in STD_LOGIC;
    prog_empty_i1 : in STD_LOGIC;
    read_only_q : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__parameterized0\ : entity is "xpm_fifo_rst";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_3_n_0\ : STD_LOGIC;
  signal \gen_rst_cc.fifo_wr_rst_cc\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal \^ram_wr_en_pf\ : STD_LOGIC;
  signal rst_i : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_3\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \grdc.rd_data_count_i[4]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \guf.underflow_i_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of wr_rst_busy_INST_0 : label is "soft_lutpair54";
begin
  Q(0) <= \^q\(0);
  ram_wr_en_pf <= \^ram_wr_en_pf\;
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00008080"
    )
        port map (
      I0 => \^ram_wr_en_pf\,
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\,
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\,
      I3 => leaving_empty0,
      I4 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg_0\,
      I5 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg_1\,
      O => ram_full_i0
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFC4C"
    )
        port map (
      I0 => write_only_q,
      I1 => prog_empty,
      I2 => prog_empty_i1,
      I3 => read_only_q,
      I4 => \^q\(0),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444444044"
    )
        port map (
      I0 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg\,
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg_0\,
      I2 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg_1\,
      I3 => wr_en,
      I4 => \^q\(0),
      I5 => rst_d1,
      O => read_only
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000A2EA"
    )
        port map (
      I0 => prog_full,
      I1 => prog_full_i215_in,
      I2 => ram_wr_en_pf_q,
      I3 => ram_rd_en_pf_q,
      I4 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_3_n_0\,
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => \^q\(0),
      I1 => rst_d1,
      I2 => rst,
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_3_n_0\
    );
\gen_rst_cc.fifo_wr_rst_cc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      O => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \gen_rst_cc.fifo_wr_rst_cc\(0),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(0),
      Q => \gen_rst_cc.fifo_wr_rst_cc\(1),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(1),
      Q => \^q\(0),
      S => rst_i
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wr_en,
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg_1\,
      I2 => \^q\(0),
      I3 => rst_d1,
      O => \^ram_wr_en_pf\
    );
\grdc.rd_data_count_i[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \^q\(0),
      I1 => \grdc.rd_data_count_i_reg[1]\(0),
      I2 => \grdc.rd_data_count_i_reg[1]\(1),
      O => SR(0)
    );
\guf.underflow_i_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg\,
      I1 => \^q\(0),
      I2 => rd_en,
      O => underflow_i0
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
wr_rst_busy_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => rst_d1,
      O => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 33 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 33 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 33 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 33 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 5;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 5;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 34;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 34;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1088;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 32;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 34;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 34;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 34;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 34;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 34;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 5;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 5;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 5;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 5;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 34;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 34;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 34;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 34;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 34;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 34;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "soft";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 36;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 36;
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base is
  signal \<const0>\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_30_33_DOC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_30_33_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5\ : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5\ : label is 1088;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5\ : label is "RAM_SDP";
  attribute dram_emb_xdc : string;
  attribute dram_emb_xdc of \gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5\ : label is "yes";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5\ : label is 31;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5\ : label is 5;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17\ : label is 1088;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17\ : label is "RAM_SDP";
  attribute dram_emb_xdc of \gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17\ : label is "yes";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17\ : label is 31;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17\ : label is 12;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17\ : label is 17;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23\ : label is 1088;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23\ : label is "RAM_SDP";
  attribute dram_emb_xdc of \gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23\ : label is "yes";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23\ : label is 31;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23\ : label is 18;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23\ : label is 23;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29\ : label is 1088;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29\ : label is "RAM_SDP";
  attribute dram_emb_xdc of \gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29\ : label is "yes";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29\ : label is 31;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29\ : label is 24;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29\ : label is 29;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_31_30_33\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_31_30_33\ : label is 1088;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_31_30_33\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_31_30_33\ : label is "RAM_SDP";
  attribute dram_emb_xdc of \gen_wr_a.gen_word_narrow.mem_reg_0_31_30_33\ : label is "yes";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_31_30_33\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_31_30_33\ : label is 31;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_31_30_33\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_31_30_33\ : label is 30;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_31_30_33\ : label is 33;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11\ : label is 1088;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11\ : label is "RAM_SDP";
  attribute dram_emb_xdc of \gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11\ : label is "yes";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11\ : label is 31;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11\ : label is 6;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11\ : label is 11;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(33) <= \<const0>\;
  douta(32) <= \<const0>\;
  douta(31) <= \<const0>\;
  douta(30) <= \<const0>\;
  douta(29) <= \<const0>\;
  douta(28) <= \<const0>\;
  douta(27) <= \<const0>\;
  douta(26) <= \<const0>\;
  douta(25) <= \<const0>\;
  douta(24) <= \<const0>\;
  douta(23) <= \<const0>\;
  douta(22) <= \<const0>\;
  douta(21) <= \<const0>\;
  douta(20) <= \<const0>\;
  douta(19) <= \<const0>\;
  douta(18) <= \<const0>\;
  douta(17) <= \<const0>\;
  douta(16) <= \<const0>\;
  douta(15) <= \<const0>\;
  douta(14) <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 0) => addrb(4 downto 0),
      ADDRB(4 downto 0) => addrb(4 downto 0),
      ADDRC(4 downto 0) => addrb(4 downto 0),
      ADDRD(4 downto 0) => addra(4 downto 0),
      DIA(1 downto 0) => dina(1 downto 0),
      DIB(1 downto 0) => dina(3 downto 2),
      DIC(1 downto 0) => dina(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => doutb(1 downto 0),
      DOB(1 downto 0) => doutb(3 downto 2),
      DOC(1 downto 0) => doutb(5 downto 4),
      DOD(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5_DOD_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 0) => addrb(4 downto 0),
      ADDRB(4 downto 0) => addrb(4 downto 0),
      ADDRC(4 downto 0) => addrb(4 downto 0),
      ADDRD(4 downto 0) => addra(4 downto 0),
      DIA(1 downto 0) => dina(13 downto 12),
      DIB(1 downto 0) => dina(15 downto 14),
      DIC(1 downto 0) => dina(17 downto 16),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => doutb(13 downto 12),
      DOB(1 downto 0) => doutb(15 downto 14),
      DOC(1 downto 0) => doutb(17 downto 16),
      DOD(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17_DOD_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 0) => addrb(4 downto 0),
      ADDRB(4 downto 0) => addrb(4 downto 0),
      ADDRC(4 downto 0) => addrb(4 downto 0),
      ADDRD(4 downto 0) => addra(4 downto 0),
      DIA(1 downto 0) => dina(19 downto 18),
      DIB(1 downto 0) => dina(21 downto 20),
      DIC(1 downto 0) => dina(23 downto 22),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => doutb(19 downto 18),
      DOB(1 downto 0) => doutb(21 downto 20),
      DOC(1 downto 0) => doutb(23 downto 22),
      DOD(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23_DOD_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 0) => addrb(4 downto 0),
      ADDRB(4 downto 0) => addrb(4 downto 0),
      ADDRC(4 downto 0) => addrb(4 downto 0),
      ADDRD(4 downto 0) => addra(4 downto 0),
      DIA(1 downto 0) => dina(25 downto 24),
      DIB(1 downto 0) => dina(27 downto 26),
      DIC(1 downto 0) => dina(29 downto 28),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => doutb(25 downto 24),
      DOB(1 downto 0) => doutb(27 downto 26),
      DOC(1 downto 0) => doutb(29 downto 28),
      DOD(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29_DOD_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_31_30_33\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 0) => addrb(4 downto 0),
      ADDRB(4 downto 0) => addrb(4 downto 0),
      ADDRC(4 downto 0) => addrb(4 downto 0),
      ADDRD(4 downto 0) => addra(4 downto 0),
      DIA(1 downto 0) => dina(31 downto 30),
      DIB(1 downto 0) => dina(33 downto 32),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => doutb(31 downto 30),
      DOB(1 downto 0) => doutb(33 downto 32),
      DOC(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_30_33_DOC_UNCONNECTED\(1 downto 0),
      DOD(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_30_33_DOD_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 0) => addrb(4 downto 0),
      ADDRB(4 downto 0) => addrb(4 downto 0),
      ADDRC(4 downto 0) => addrb(4 downto 0),
      ADDRD(4 downto 0) => addra(4 downto 0),
      DIA(1 downto 0) => dina(7 downto 6),
      DIB(1 downto 0) => dina(9 downto 8),
      DIC(1 downto 0) => dina(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => doutb(7 downto 6),
      DOB(1 downto 0) => doutb(9 downto 8),
      DOC(1 downto 0) => doutb(11 downto 10),
      DOD(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11_DOD_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 2 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 2 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 3;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 3;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 48;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "xpm_memory_base";
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 3;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 3;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 3;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 3;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 3;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 5;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 3;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 3;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 3;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 3;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 3;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 3;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 1;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "soft";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 4;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 4;
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
  signal \^doutb\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \gen_rd_b.doutb_reg\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \gen_rd_b.doutb_reg0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][0]_i_1_n_0\ : STD_LOGIC;
  signal \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][1]_i_1_n_0\ : STD_LOGIC;
  signal \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][2]_i_1_n_0\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_2_DOB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_2_DOC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_2_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute dram_emb_xdc : string;
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[0]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[1]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[2]\ : label is "no";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][1]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][2]_i_1\ : label is "soft_lutpair41";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_2\ : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_2\ : label is 48;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_2\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_2\ : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_2\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_2\ : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_2\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_2\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_2\ : label is 2;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  doutb(2 downto 0) <= \^doutb\(2 downto 0);
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_rd_b.doutb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(0),
      Q => \gen_rd_b.doutb_reg\(0),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(1),
      Q => \gen_rd_b.doutb_reg\(1),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(2),
      Q => \gen_rd_b.doutb_reg\(2),
      R => '0'
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_rd_b.doutb_reg\(0),
      I1 => regceb,
      I2 => \^doutb\(0),
      O => \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][0]_i_1_n_0\
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_rd_b.doutb_reg\(1),
      I1 => regceb,
      I2 => \^doutb\(1),
      O => \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][1]_i_1_n_0\
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe[0][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gen_rd_b.doutb_reg\(2),
      I1 => regceb,
      I2 => \^doutb\(2),
      O => \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][2]_i_1_n_0\
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][0]_i_1_n_0\,
      Q => \^doutb\(0),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][1]_i_1_n_0\,
      Q => \^doutb\(1),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][2]_i_1_n_0\,
      Q => \^doutb\(2),
      R => rstb
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_0_2\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(1 downto 0),
      DIB(1) => '0',
      DIB(0) => dina(2),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(1 downto 0),
      DOB(1) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_2_DOB_UNCONNECTED\(1),
      DOB(0) => \gen_rd_b.doutb_reg0\(2),
      DOC(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_2_DOC_UNCONNECTED\(1 downto 0),
      DOD(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_2_DOD_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_lite_if is
  port (
    s_axi_reg_rresp : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_reg_bresp : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_reg_bvalid : out STD_LOGIC;
    s_axi_reg_rvalid : out STD_LOGIC;
    s_axi_reg_awready : out STD_LOGIC;
    axi_write_complete030_out : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    write_to_trigger_registers_cmb : out STD_LOGIC;
    axi_write_complete0 : out STD_LOGIC;
    write_to_bs_info_registers_cmb : out STD_LOGIC;
    axi_write_complete026_out : out STD_LOGIC;
    write_to_rm_info_registers_cmb : out STD_LOGIC;
    sw_ok_to_proceed_d00 : out STD_LOGIC;
    \vsm_wdata_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_ctrl_tready_i1 : out STD_LOGIC;
    user_restarted_with_status059_out : out STD_LOGIC;
    vsm_rnw_reg_0 : out STD_LOGIC;
    reg_write_complete_ctrl_reg_reg : out STD_LOGIC;
    \vsm_addr_reg[6]_0\ : out STD_LOGIC;
    \vsm_tvalid_i_reg[0]_0\ : out STD_LOGIC;
    \vsm_addr_reg[3]_0\ : out STD_LOGIC;
    \opt_has_pipe.first_q_reg[0]\ : out STD_LOGIC;
    \vsm_addr_reg[3]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \vsm_addr_reg[2]_0\ : out STD_LOGIC;
    start_axi_read032_out : out STD_LOGIC;
    read_from_trigger_registers_cmb : out STD_LOGIC;
    start_axi_read028_out : out STD_LOGIC;
    read_from_rm_info_registers_cmb : out STD_LOGIC;
    start_axi_read0 : out STD_LOGIC;
    read_from_bs_info_registers_cmb : out STD_LOGIC;
    \rm_id_reg[0]\ : out STD_LOGIC;
    \b_rm_info.bs_addr_reg[0]\ : out STD_LOGIC;
    \vsm_addr_reg[2]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \vsm_addr_reg[6]_1\ : out STD_LOGIC;
    in_shutdown_reg : out STD_LOGIC;
    \vsm_wdata_reg[8]_0\ : out STD_LOGIC;
    \vsm_wdata_reg[0]_0\ : out STD_LOGIC;
    \vsm_addr_reg[3]_2\ : out STD_LOGIC;
    reset_0 : out STD_LOGIC;
    \b_bs_info.reg_rdata_bs_table_size_reg[9]\ : out STD_LOGIC;
    \b_bs_info.reg_rdata_bs_table_size_reg[10]\ : out STD_LOGIC;
    \b_bs_info.reg_rdata_bs_table_size_reg[11]\ : out STD_LOGIC;
    \b_bs_info.reg_rdata_bs_table_size_reg[12]\ : out STD_LOGIC;
    s_axi_reg_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    reset_ah : in STD_LOGIC;
    clk : in STD_LOGIC;
    s_axi_reg_arvalid : in STD_LOGIC;
    vsm_reg_tready : in STD_LOGIC_VECTOR ( 0 to 0 );
    \b_trigger_table.b_write_to_trigger_registers_edge.axi_write_complete_reg\ : in STD_LOGIC;
    \b_bs_info.b_write_to_bs_info_registers_edge.axi_write_complete_reg\ : in STD_LOGIC;
    \b_rm_info.b_write_to_rm_info_registers_edge.axi_write_complete_reg\ : in STD_LOGIC;
    reg_write_complete_ctrl_reg : in STD_LOGIC;
    in_shutdown : in STD_LOGIC;
    \s_axi_rresp_i_reg[1]_0\ : in STD_LOGIC;
    \s_axi_rresp_i_reg[1]_1\ : in STD_LOGIC;
    axi_write_complete : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \reg_rdata_reg[9]\ : in STD_LOGIC;
    \reg_rdata_reg[9]_0\ : in STD_LOGIC;
    \b_bs_info.reg_rdata_bs_table_address_reg[31]\ : in STD_LOGIC;
    \b_bs_info.reg_rdata_bs_table_address_reg[31]_0\ : in STD_LOGIC;
    d1 : in STD_LOGIC;
    \b_rm_info.b_read_from_rm_info_registers_edge.start_axi_read_reg\ : in STD_LOGIC;
    \b_bs_info.b_read_from_bs_info_registers_edge.start_axi_read_reg\ : in STD_LOGIC;
    vsm_shifter_fetch_rm_id : in STD_LOGIC;
    bs_addr : in STD_LOGIC;
    s_axi_reg_rready : in STD_LOGIC;
    s_axi_reg_bready : in STD_LOGIC;
    reset : in STD_LOGIC;
    s_axi_reg_awvalid : in STD_LOGIC;
    s_axi_reg_wvalid : in STD_LOGIC;
    s_axi_reg_araddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_reg_awaddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    shutdown_bit_reg : in STD_LOGIC;
    full_flag_reg : in STD_LOGIC;
    full_flag_reg_0 : in STD_LOGIC;
    full_flag_reg_1 : in STD_LOGIC;
    full_flag_reg_2 : in STD_LOGIC;
    sw_trigger_id : in STD_LOGIC;
    \reg_rdata_reg[12]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \reg_rdata_reg[12]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    reg_rdata_rm_table_ctrl1_out : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_reg_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_lite_if;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_lite_if is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \FSM_onehot_current_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_current_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_current_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_current_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_current_state[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_current_state[4]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_current_state[4]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_current_state[4]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_current_state[4]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_onehot_current_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_current_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_current_state_reg_n_0_[3]\ : STD_LOGIC;
  signal \FSM_onehot_current_state_reg_n_0_[4]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^opt_has_pipe.first_q_reg[0]\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal \reg_rdata[12]_i_5_n_0\ : STD_LOGIC;
  signal reg_write_complete_ctrl_reg_i_2_n_0 : STD_LOGIC;
  signal \^reg_write_complete_ctrl_reg_reg\ : STD_LOGIC;
  signal \s_axi_bresp_i[1]_i_1_n_0\ : STD_LOGIC;
  signal s_axi_bvalid_i_i_1_n_0 : STD_LOGIC;
  signal \^s_axi_reg_bresp\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^s_axi_reg_bvalid\ : STD_LOGIC;
  signal \^s_axi_reg_rvalid\ : STD_LOGIC;
  signal \s_axi_rresp_i[1]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rresp_i[1]_i_5_n_0\ : STD_LOGIC;
  signal s_axi_rvalid_i_i_1_n_0 : STD_LOGIC;
  signal \^s_axis_ctrl_tready_i1\ : STD_LOGIC;
  signal shutdown_bit_i_2_n_0 : STD_LOGIC;
  signal sw_ok_to_proceed_d0_i_2_n_0 : STD_LOGIC;
  signal sw_shutdown_req_i_i_6_n_0 : STD_LOGIC;
  signal sw_shutdown_req_i_i_7_n_0 : STD_LOGIC;
  signal sw_shutdown_req_i_i_8_n_0 : STD_LOGIC;
  signal \^user_restarted_with_status059_out\ : STD_LOGIC;
  signal user_restarted_with_status_i_2_n_0 : STD_LOGIC;
  signal vsm_addr_i : STD_LOGIC_VECTOR ( 6 downto 2 );
  signal \^vsm_addr_reg[3]_0\ : STD_LOGIC;
  signal vsm_reg_addr : STD_LOGIC_VECTOR ( 6 downto 5 );
  signal vsm_reg_error : STD_LOGIC;
  signal vsm_reg_rnw : STD_LOGIC;
  signal vsm_reg_tvalid : STD_LOGIC;
  signal vsm_tvalid_i0 : STD_LOGIC;
  signal \^vsm_wdata_reg[31]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[0]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[0]_i_2\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[1]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[3]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[4]_i_2\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[4]_i_3\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[4]_i_4\ : label is "soft_lutpair10";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_current_state_reg[0]\ : label is "st_write:01000,st_read:10000,st_read_resp:00100,st_idle:00001,st_write_resp:00010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_current_state_reg[1]\ : label is "st_write:01000,st_read:10000,st_read_resp:00100,st_idle:00001,st_write_resp:00010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_current_state_reg[2]\ : label is "st_write:01000,st_read:10000,st_read_resp:00100,st_idle:00001,st_write_resp:00010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_current_state_reg[3]\ : label is "st_write:01000,st_read:10000,st_read_resp:00100,st_idle:00001,st_write_resp:00010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_current_state_reg[4]\ : label is "st_write:01000,st_read:10000,st_read_resp:00100,st_idle:00001,st_write_resp:00010";
  attribute SOFT_HLUTNM of \b_bs_info.b_read_from_bs_info_registers_edge.start_axi_read_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \b_bs_info.b_write_to_bs_info_registers_edge.axi_write_complete_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \b_bs_info.b_write_to_bs_info_registers_edge.d1_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \b_bs_info.bs_address_table_reg_0_1_0_0_i_2\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \b_bs_info.reg_rdata_bs_table_address[31]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \b_bs_info.reg_rdata_bs_table_size[31]_i_2\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \b_rm_info.b_read_from_rm_info_registers_edge.start_axi_read_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \b_rm_info.b_write_to_rm_info_registers_edge.axi_write_complete_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \b_rm_info.b_write_to_rm_info_registers_edge.d1_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \b_trigger_table.b_read_from_trigger_registers_edge.start_axi_read_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \b_trigger_table.b_write_to_trigger_registers_edge.axi_write_complete_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \b_trigger_table.b_write_to_trigger_registers_edge.d1_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \opt_has_pipe.first_q[0]_i_1__2\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \opt_has_pipe.first_q[0]_i_1__3\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \opt_has_pipe.first_q[0]_i_1__4\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \reg_rdata[12]_i_3\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \reg_rdata[12]_i_4\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \reg_rdata[12]_i_5\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \reg_rdata[31]_i_2\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \reg_rdata[31]_i_4\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of reg_write_complete_ctrl_reg_i_2 : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \s_axi_bresp_i[1]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of s_axi_reg_wready_INST_0 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \s_axi_rresp_i[1]_i_5\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of shutdown_bit_i_2 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of sw_shutdown_req_i_i_6 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \vsm_addr[3]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \vsm_addr[4]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \vsm_addr[5]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \vsm_addr[6]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \vsm_tvalid_i[0]_i_1\ : label is "soft_lutpair14";
begin
  E(0) <= \^e\(0);
  Q(2 downto 0) <= \^q\(2 downto 0);
  \opt_has_pipe.first_q_reg[0]\ <= \^opt_has_pipe.first_q_reg[0]\;
  reg_write_complete_ctrl_reg_reg <= \^reg_write_complete_ctrl_reg_reg\;
  s_axi_reg_bresp(0) <= \^s_axi_reg_bresp\(0);
  s_axi_reg_bvalid <= \^s_axi_reg_bvalid\;
  s_axi_reg_rvalid <= \^s_axi_reg_rvalid\;
  s_axis_ctrl_tready_i1 <= \^s_axis_ctrl_tready_i1\;
  user_restarted_with_status059_out <= \^user_restarted_with_status059_out\;
  \vsm_addr_reg[3]_0\ <= \^vsm_addr_reg[3]_0\;
  \vsm_wdata_reg[31]_0\(31 downto 0) <= \^vsm_wdata_reg[31]_0\(31 downto 0);
\FSM_onehot_current_state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => p_1_in,
      I1 => \FSM_onehot_current_state_reg_n_0_[1]\,
      I2 => \FSM_onehot_current_state[0]_i_2_n_0\,
      O => \FSM_onehot_current_state[0]_i_1_n_0\
    );
\FSM_onehot_current_state[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F8C8C"
    )
        port map (
      I0 => s_axi_reg_bready,
      I1 => \FSM_onehot_current_state_reg_n_0_[3]\,
      I2 => vsm_reg_tready(0),
      I3 => s_axi_reg_rready,
      I4 => \FSM_onehot_current_state_reg_n_0_[4]\,
      O => \FSM_onehot_current_state[0]_i_2_n_0\
    );
\FSM_onehot_current_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \FSM_onehot_current_state_reg_n_0_[3]\,
      I1 => s_axi_reg_bready,
      I2 => vsm_reg_tready(0),
      O => \FSM_onehot_current_state[1]_i_1_n_0\
    );
\FSM_onehot_current_state[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \FSM_onehot_current_state_reg_n_0_[4]\,
      I1 => s_axi_reg_rready,
      I2 => vsm_reg_tready(0),
      O => \FSM_onehot_current_state[2]_i_1_n_0\
    );
\FSM_onehot_current_state[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \FSM_onehot_current_state_reg_n_0_[0]\,
      I1 => s_axi_reg_arvalid,
      O => \FSM_onehot_current_state[3]_i_1_n_0\
    );
\FSM_onehot_current_state[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF4FFF4FFF4F4F4"
    )
        port map (
      I0 => \FSM_onehot_current_state[4]_i_3_n_0\,
      I1 => \FSM_onehot_current_state_reg_n_0_[0]\,
      I2 => \FSM_onehot_current_state[4]_i_4_n_0\,
      I3 => vsm_reg_tready(0),
      I4 => \FSM_onehot_current_state_reg_n_0_[4]\,
      I5 => \FSM_onehot_current_state_reg_n_0_[3]\,
      O => \FSM_onehot_current_state[4]_i_1_n_0\
    );
\FSM_onehot_current_state[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_reg_arvalid,
      I1 => \FSM_onehot_current_state_reg_n_0_[0]\,
      O => \FSM_onehot_current_state[4]_i_2_n_0\
    );
\FSM_onehot_current_state[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => s_axi_reg_wvalid,
      I1 => s_axi_reg_awvalid,
      I2 => s_axi_reg_arvalid,
      O => \FSM_onehot_current_state[4]_i_3_n_0\
    );
\FSM_onehot_current_state[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => s_axi_reg_rready,
      I1 => p_1_in,
      I2 => s_axi_reg_bready,
      I3 => \FSM_onehot_current_state_reg_n_0_[1]\,
      O => \FSM_onehot_current_state[4]_i_4_n_0\
    );
\FSM_onehot_current_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \FSM_onehot_current_state[4]_i_1_n_0\,
      D => \FSM_onehot_current_state[0]_i_1_n_0\,
      Q => \FSM_onehot_current_state_reg_n_0_[0]\,
      S => reset_ah
    );
\FSM_onehot_current_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \FSM_onehot_current_state[4]_i_1_n_0\,
      D => \FSM_onehot_current_state[1]_i_1_n_0\,
      Q => \FSM_onehot_current_state_reg_n_0_[1]\,
      R => reset_ah
    );
\FSM_onehot_current_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \FSM_onehot_current_state[4]_i_1_n_0\,
      D => \FSM_onehot_current_state[2]_i_1_n_0\,
      Q => p_1_in,
      R => reset_ah
    );
\FSM_onehot_current_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \FSM_onehot_current_state[4]_i_1_n_0\,
      D => \FSM_onehot_current_state[3]_i_1_n_0\,
      Q => \FSM_onehot_current_state_reg_n_0_[3]\,
      R => reset_ah
    );
\FSM_onehot_current_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \FSM_onehot_current_state[4]_i_1_n_0\,
      D => \FSM_onehot_current_state[4]_i_2_n_0\,
      Q => \FSM_onehot_current_state_reg_n_0_[4]\,
      R => reset_ah
    );
\b_bs_info.b_read_from_bs_info_registers_edge.start_axi_read_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => vsm_reg_rnw,
      I1 => vsm_reg_tvalid,
      I2 => vsm_reg_addr(6),
      I3 => vsm_reg_addr(5),
      I4 => \b_bs_info.b_read_from_bs_info_registers_edge.start_axi_read_reg\,
      O => start_axi_read0
    );
\b_bs_info.b_write_to_bs_info_registers_edge.axi_write_complete_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => vsm_reg_rnw,
      I1 => vsm_reg_tvalid,
      I2 => vsm_reg_addr(6),
      I3 => vsm_reg_addr(5),
      I4 => \b_bs_info.b_write_to_bs_info_registers_edge.axi_write_complete_reg\,
      O => axi_write_complete0
    );
\b_bs_info.b_write_to_bs_info_registers_edge.d1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => vsm_reg_addr(5),
      I1 => vsm_reg_addr(6),
      I2 => vsm_reg_tvalid,
      I3 => vsm_reg_rnw,
      O => write_to_bs_info_registers_cmb
    );
\b_bs_info.bs_address_table_reg_0_1_0_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \vsm_addr_reg[2]_0\
    );
\b_bs_info.gen_address_reg.access_address_del[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E222222222222222"
    )
        port map (
      I0 => bs_addr,
      I1 => in_shutdown,
      I2 => vsm_reg_tvalid,
      I3 => \^q\(2),
      I4 => vsm_reg_addr(6),
      I5 => vsm_reg_addr(5),
      O => \b_rm_info.bs_addr_reg[0]\
    );
\b_bs_info.reg_rdata_bs_table_address[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \b_bs_info.reg_rdata_bs_table_address_reg[31]\,
      I3 => \b_bs_info.reg_rdata_bs_table_address_reg[31]_0\,
      O => \vsm_addr_reg[3]_1\(0)
    );
\b_bs_info.reg_rdata_bs_table_size[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \b_bs_info.reg_rdata_bs_table_address_reg[31]\,
      I3 => \b_bs_info.reg_rdata_bs_table_address_reg[31]_0\,
      O => \vsm_addr_reg[2]_1\(0)
    );
\b_rm_info.b_read_from_rm_info_registers_edge.start_axi_read_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => vsm_reg_rnw,
      I1 => vsm_reg_tvalid,
      I2 => vsm_reg_addr(6),
      I3 => vsm_reg_addr(5),
      I4 => \b_rm_info.b_read_from_rm_info_registers_edge.start_axi_read_reg\,
      O => start_axi_read028_out
    );
\b_rm_info.b_write_to_rm_info_registers_edge.axi_write_complete_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => vsm_reg_rnw,
      I1 => vsm_reg_tvalid,
      I2 => vsm_reg_addr(6),
      I3 => vsm_reg_addr(5),
      I4 => \b_rm_info.b_write_to_rm_info_registers_edge.axi_write_complete_reg\,
      O => axi_write_complete026_out
    );
\b_rm_info.b_write_to_rm_info_registers_edge.d1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => vsm_reg_addr(5),
      I1 => vsm_reg_addr(6),
      I2 => vsm_reg_tvalid,
      I3 => vsm_reg_rnw,
      O => write_to_rm_info_registers_cmb
    );
\b_rm_info.gen_address_reg.access_address_del[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22222222E2222222"
    )
        port map (
      I0 => vsm_shifter_fetch_rm_id,
      I1 => in_shutdown,
      I2 => vsm_reg_tvalid,
      I3 => \^q\(1),
      I4 => vsm_reg_addr(6),
      I5 => vsm_reg_addr(5),
      O => \rm_id_reg[0]\
    );
\b_trigger_table.b_read_from_trigger_registers_edge.start_axi_read_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => vsm_reg_rnw,
      I1 => vsm_reg_tvalid,
      I2 => vsm_reg_addr(5),
      I3 => vsm_reg_addr(6),
      I4 => d1,
      O => start_axi_read032_out
    );
\b_trigger_table.b_write_to_trigger_registers_edge.axi_write_complete_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => vsm_reg_rnw,
      I1 => vsm_reg_tvalid,
      I2 => vsm_reg_addr(5),
      I3 => vsm_reg_addr(6),
      I4 => \b_trigger_table.b_write_to_trigger_registers_edge.axi_write_complete_reg\,
      O => axi_write_complete030_out
    );
\b_trigger_table.b_write_to_trigger_registers_edge.d1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => vsm_reg_addr(6),
      I1 => vsm_reg_addr(5),
      I2 => vsm_reg_tvalid,
      I3 => vsm_reg_rnw,
      O => write_to_trigger_registers_cmb
    );
\b_trigger_table.gen_address_reg.access_address_del[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => vsm_reg_addr(6),
      I1 => vsm_reg_addr(5),
      I2 => \^q\(0),
      I3 => vsm_reg_tvalid,
      I4 => in_shutdown,
      O => \vsm_addr_reg[6]_1\
    );
full_flag_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA3AFAFA0A3A0A0"
    )
        port map (
      I0 => \^vsm_wdata_reg[31]_0\(8),
      I1 => full_flag_reg,
      I2 => \^user_restarted_with_status059_out\,
      I3 => full_flag_reg_0,
      I4 => full_flag_reg_1,
      I5 => full_flag_reg_2,
      O => \vsm_wdata_reg[8]_0\
    );
\opt_has_pipe.first_q[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => vsm_reg_addr(6),
      I1 => vsm_reg_addr(5),
      I2 => vsm_reg_tvalid,
      I3 => vsm_reg_rnw,
      O => read_from_trigger_registers_cmb
    );
\opt_has_pipe.first_q[0]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => vsm_reg_addr(5),
      I1 => vsm_reg_addr(6),
      I2 => vsm_reg_tvalid,
      I3 => vsm_reg_rnw,
      O => read_from_rm_info_registers_cmb
    );
\opt_has_pipe.first_q[0]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => vsm_reg_addr(5),
      I1 => vsm_reg_addr(6),
      I2 => vsm_reg_tvalid,
      I3 => vsm_reg_rnw,
      O => read_from_bs_info_registers_cmb
    );
\reg_rdata[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"54105410FFFF5410"
    )
        port map (
      I0 => \^vsm_addr_reg[3]_0\,
      I1 => \^opt_has_pipe.first_q_reg[0]\,
      I2 => \reg_rdata_reg[12]\(1),
      I3 => \reg_rdata_reg[12]_0\(1),
      I4 => reg_rdata_rm_table_ctrl1_out(1),
      I5 => \reg_rdata[12]_i_5_n_0\,
      O => \b_bs_info.reg_rdata_bs_table_size_reg[10]\
    );
\reg_rdata[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"54105410FFFF5410"
    )
        port map (
      I0 => \^vsm_addr_reg[3]_0\,
      I1 => \^opt_has_pipe.first_q_reg[0]\,
      I2 => \reg_rdata_reg[12]\(2),
      I3 => \reg_rdata_reg[12]_0\(2),
      I4 => reg_rdata_rm_table_ctrl1_out(2),
      I5 => \reg_rdata[12]_i_5_n_0\,
      O => \b_bs_info.reg_rdata_bs_table_size_reg[11]\
    );
\reg_rdata[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"54105410FFFF5410"
    )
        port map (
      I0 => \^vsm_addr_reg[3]_0\,
      I1 => \^opt_has_pipe.first_q_reg[0]\,
      I2 => \reg_rdata_reg[12]\(3),
      I3 => \reg_rdata_reg[12]_0\(3),
      I4 => reg_rdata_rm_table_ctrl1_out(3),
      I5 => \reg_rdata[12]_i_5_n_0\,
      O => \b_bs_info.reg_rdata_bs_table_size_reg[12]\
    );
\reg_rdata[12]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF1F"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \reg_rdata_reg[9]\,
      I3 => \reg_rdata_reg[9]_0\,
      O => \^vsm_addr_reg[3]_0\
    );
\reg_rdata[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \reg_rdata_reg[9]\,
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => \^opt_has_pipe.first_q_reg[0]\
    );
\reg_rdata[12]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(0),
      I1 => \reg_rdata_reg[9]_0\,
      O => \reg_rdata[12]_i_5_n_0\
    );
\reg_rdata[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => vsm_reg_tvalid,
      I1 => vsm_reg_rnw,
      I2 => vsm_reg_addr(5),
      I3 => vsm_reg_addr(6),
      O => \vsm_tvalid_i_reg[0]_0\
    );
\reg_rdata[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => sw_shutdown_req_i_i_6_n_0,
      I1 => vsm_reg_addr(6),
      I2 => vsm_reg_addr(5),
      I3 => vsm_reg_rnw,
      I4 => vsm_reg_tvalid,
      O => \vsm_addr_reg[6]_0\
    );
\reg_rdata[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"54105410FFFF5410"
    )
        port map (
      I0 => \^vsm_addr_reg[3]_0\,
      I1 => \^opt_has_pipe.first_q_reg[0]\,
      I2 => \reg_rdata_reg[12]\(0),
      I3 => \reg_rdata_reg[12]_0\(0),
      I4 => reg_rdata_rm_table_ctrl1_out(0),
      I5 => \reg_rdata[12]_i_5_n_0\,
      O => \b_bs_info.reg_rdata_bs_table_size_reg[9]\
    );
reg_tready_d1_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000400040000"
    )
        port map (
      I0 => vsm_reg_rnw,
      I1 => vsm_reg_tvalid,
      I2 => vsm_reg_addr(6),
      I3 => vsm_reg_addr(5),
      I4 => \^q\(2),
      I5 => \^q\(1),
      O => vsm_rnw_reg_0
    );
reg_write_complete_ctrl_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => vsm_reg_addr(5),
      I3 => vsm_reg_addr(6),
      I4 => reg_write_complete_ctrl_reg_i_2_n_0,
      I5 => \^q\(2),
      O => \^s_axis_ctrl_tready_i1\
    );
reg_write_complete_ctrl_reg_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => vsm_reg_rnw,
      I1 => vsm_reg_tvalid,
      O => reg_write_complete_ctrl_reg_i_2_n_0
    );
reg_write_complete_sw_trigger_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => vsm_reg_addr(5),
      I3 => vsm_reg_addr(6),
      I4 => reg_write_complete_ctrl_reg_i_2_n_0,
      I5 => \^q\(2),
      O => \vsm_addr_reg[3]_2\
    );
rm_shutdown_req_i_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^reg_write_complete_ctrl_reg_reg\,
      I1 => reset,
      O => reset_0
    );
\s_axi_bresp_i[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBF8880"
    )
        port map (
      I0 => vsm_reg_error,
      I1 => vsm_reg_tready(0),
      I2 => \FSM_onehot_current_state_reg_n_0_[3]\,
      I3 => \FSM_onehot_current_state_reg_n_0_[1]\,
      I4 => \^s_axi_reg_bresp\(0),
      O => \s_axi_bresp_i[1]_i_1_n_0\
    );
\s_axi_bresp_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \s_axi_bresp_i[1]_i_1_n_0\,
      Q => \^s_axi_reg_bresp\(0),
      R => reset_ah
    );
s_axi_bvalid_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD55FC00"
    )
        port map (
      I0 => s_axi_reg_bready,
      I1 => \FSM_onehot_current_state_reg_n_0_[1]\,
      I2 => \FSM_onehot_current_state_reg_n_0_[3]\,
      I3 => vsm_reg_tready(0),
      I4 => \^s_axi_reg_bvalid\,
      O => s_axi_bvalid_i_i_1_n_0
    );
s_axi_bvalid_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => s_axi_bvalid_i_i_1_n_0,
      Q => \^s_axi_reg_bvalid\,
      R => reset_ah
    );
\s_axi_rdata_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^e\(0),
      D => D(0),
      Q => s_axi_reg_rdata(0),
      R => reset_ah
    );
\s_axi_rdata_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^e\(0),
      D => D(10),
      Q => s_axi_reg_rdata(10),
      R => reset_ah
    );
\s_axi_rdata_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^e\(0),
      D => D(11),
      Q => s_axi_reg_rdata(11),
      R => reset_ah
    );
\s_axi_rdata_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^e\(0),
      D => D(12),
      Q => s_axi_reg_rdata(12),
      R => reset_ah
    );
\s_axi_rdata_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^e\(0),
      D => D(13),
      Q => s_axi_reg_rdata(13),
      R => reset_ah
    );
\s_axi_rdata_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^e\(0),
      D => D(14),
      Q => s_axi_reg_rdata(14),
      R => reset_ah
    );
\s_axi_rdata_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^e\(0),
      D => D(15),
      Q => s_axi_reg_rdata(15),
      R => reset_ah
    );
\s_axi_rdata_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^e\(0),
      D => D(16),
      Q => s_axi_reg_rdata(16),
      R => reset_ah
    );
\s_axi_rdata_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^e\(0),
      D => D(17),
      Q => s_axi_reg_rdata(17),
      R => reset_ah
    );
\s_axi_rdata_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^e\(0),
      D => D(18),
      Q => s_axi_reg_rdata(18),
      R => reset_ah
    );
\s_axi_rdata_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^e\(0),
      D => D(19),
      Q => s_axi_reg_rdata(19),
      R => reset_ah
    );
\s_axi_rdata_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^e\(0),
      D => D(1),
      Q => s_axi_reg_rdata(1),
      R => reset_ah
    );
\s_axi_rdata_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^e\(0),
      D => D(20),
      Q => s_axi_reg_rdata(20),
      R => reset_ah
    );
\s_axi_rdata_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^e\(0),
      D => D(21),
      Q => s_axi_reg_rdata(21),
      R => reset_ah
    );
\s_axi_rdata_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^e\(0),
      D => D(22),
      Q => s_axi_reg_rdata(22),
      R => reset_ah
    );
\s_axi_rdata_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^e\(0),
      D => D(23),
      Q => s_axi_reg_rdata(23),
      R => reset_ah
    );
\s_axi_rdata_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^e\(0),
      D => D(24),
      Q => s_axi_reg_rdata(24),
      R => reset_ah
    );
\s_axi_rdata_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^e\(0),
      D => D(25),
      Q => s_axi_reg_rdata(25),
      R => reset_ah
    );
\s_axi_rdata_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^e\(0),
      D => D(26),
      Q => s_axi_reg_rdata(26),
      R => reset_ah
    );
\s_axi_rdata_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^e\(0),
      D => D(27),
      Q => s_axi_reg_rdata(27),
      R => reset_ah
    );
\s_axi_rdata_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^e\(0),
      D => D(28),
      Q => s_axi_reg_rdata(28),
      R => reset_ah
    );
\s_axi_rdata_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^e\(0),
      D => D(29),
      Q => s_axi_reg_rdata(29),
      R => reset_ah
    );
\s_axi_rdata_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^e\(0),
      D => D(2),
      Q => s_axi_reg_rdata(2),
      R => reset_ah
    );
\s_axi_rdata_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^e\(0),
      D => D(30),
      Q => s_axi_reg_rdata(30),
      R => reset_ah
    );
\s_axi_rdata_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^e\(0),
      D => D(31),
      Q => s_axi_reg_rdata(31),
      R => reset_ah
    );
\s_axi_rdata_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^e\(0),
      D => D(3),
      Q => s_axi_reg_rdata(3),
      R => reset_ah
    );
\s_axi_rdata_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^e\(0),
      D => D(4),
      Q => s_axi_reg_rdata(4),
      R => reset_ah
    );
\s_axi_rdata_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^e\(0),
      D => D(5),
      Q => s_axi_reg_rdata(5),
      R => reset_ah
    );
\s_axi_rdata_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^e\(0),
      D => D(6),
      Q => s_axi_reg_rdata(6),
      R => reset_ah
    );
\s_axi_rdata_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^e\(0),
      D => D(7),
      Q => s_axi_reg_rdata(7),
      R => reset_ah
    );
\s_axi_rdata_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^e\(0),
      D => D(8),
      Q => s_axi_reg_rdata(8),
      R => reset_ah
    );
\s_axi_rdata_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^e\(0),
      D => D(9),
      Q => s_axi_reg_rdata(9),
      R => reset_ah
    );
s_axi_reg_arready_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => vsm_reg_tready(0),
      I1 => \FSM_onehot_current_state_reg_n_0_[4]\,
      I2 => p_1_in,
      O => \^e\(0)
    );
s_axi_reg_wready_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => vsm_reg_tready(0),
      I1 => \FSM_onehot_current_state_reg_n_0_[3]\,
      I2 => \FSM_onehot_current_state_reg_n_0_[1]\,
      O => s_axi_reg_awready
    );
\s_axi_rresp_i[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF75FFF0FF70"
    )
        port map (
      I0 => \s_axi_rresp_i[1]_i_2_n_0\,
      I1 => \s_axi_rresp_i_reg[1]_0\,
      I2 => \^q\(2),
      I3 => \s_axi_rresp_i_reg[1]_1\,
      I4 => \s_axi_rresp_i[1]_i_5_n_0\,
      I5 => \^q\(1),
      O => vsm_reg_error
    );
\s_axi_rresp_i[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000EFFF"
    )
        port map (
      I0 => vsm_reg_addr(6),
      I1 => vsm_reg_addr(5),
      I2 => vsm_reg_rnw,
      I3 => vsm_reg_tvalid,
      I4 => axi_write_complete,
      I5 => \out\,
      O => \s_axi_rresp_i[1]_i_2_n_0\
    );
\s_axi_rresp_i[1]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => vsm_reg_addr(5),
      I1 => vsm_reg_addr(6),
      I2 => vsm_reg_tvalid,
      I3 => vsm_reg_rnw,
      O => \s_axi_rresp_i[1]_i_5_n_0\
    );
\s_axi_rresp_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^e\(0),
      D => vsm_reg_error,
      Q => s_axi_reg_rresp(0),
      R => reset_ah
    );
s_axi_rvalid_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE0E0"
    )
        port map (
      I0 => p_1_in,
      I1 => \FSM_onehot_current_state_reg_n_0_[4]\,
      I2 => vsm_reg_tready(0),
      I3 => s_axi_reg_rready,
      I4 => \^s_axi_reg_rvalid\,
      O => s_axi_rvalid_i_i_1_n_0
    );
s_axi_rvalid_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => s_axi_rvalid_i_i_1_n_0,
      Q => \^s_axi_reg_rvalid\,
      R => reset_ah
    );
shutdown_bit_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDF700000001"
    )
        port map (
      I0 => in_shutdown,
      I1 => \^vsm_wdata_reg[31]_0\(0),
      I2 => shutdown_bit_i_2_n_0,
      I3 => \^vsm_wdata_reg[31]_0\(1),
      I4 => sw_ok_to_proceed_d0_i_2_n_0,
      I5 => shutdown_bit_reg,
      O => in_shutdown_reg
    );
shutdown_bit_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFDF"
    )
        port map (
      I0 => reg_write_complete_ctrl_reg,
      I1 => \^q\(2),
      I2 => \s_axi_rresp_i[1]_i_5_n_0\,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => shutdown_bit_i_2_n_0
    );
sw_ok_to_proceed_d0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => sw_ok_to_proceed_d0_i_2_n_0,
      I1 => \^vsm_wdata_reg[31]_0\(1),
      I2 => \^vsm_wdata_reg[31]_0\(0),
      I3 => reg_write_complete_ctrl_reg,
      I4 => \^s_axis_ctrl_tready_i1\,
      O => sw_ok_to_proceed_d00
    );
sw_ok_to_proceed_d0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^vsm_wdata_reg[31]_0\(2),
      I1 => \^vsm_wdata_reg[31]_0\(5),
      I2 => \^vsm_wdata_reg[31]_0\(3),
      I3 => \^vsm_wdata_reg[31]_0\(4),
      I4 => \^vsm_wdata_reg[31]_0\(6),
      I5 => \^vsm_wdata_reg[31]_0\(7),
      O => sw_ok_to_proceed_d0_i_2_n_0
    );
sw_shutdown_req_i_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => reg_write_complete_ctrl_reg,
      I1 => sw_shutdown_req_i_i_6_n_0,
      I2 => \s_axi_rresp_i[1]_i_5_n_0\,
      I3 => in_shutdown,
      I4 => sw_shutdown_req_i_i_7_n_0,
      I5 => sw_shutdown_req_i_i_8_n_0,
      O => \^reg_write_complete_ctrl_reg_reg\
    );
sw_shutdown_req_i_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => sw_shutdown_req_i_i_6_n_0
    );
sw_shutdown_req_i_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \^vsm_wdata_reg[31]_0\(1),
      I1 => \^vsm_wdata_reg[31]_0\(2),
      I2 => \^vsm_wdata_reg[31]_0\(0),
      O => sw_shutdown_req_i_i_7_n_0
    );
sw_shutdown_req_i_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^vsm_wdata_reg[31]_0\(7),
      I1 => \^vsm_wdata_reg[31]_0\(6),
      I2 => \^vsm_wdata_reg[31]_0\(4),
      I3 => \^vsm_wdata_reg[31]_0\(3),
      I4 => \^vsm_wdata_reg[31]_0\(5),
      O => sw_shutdown_req_i_i_8_n_0
    );
\sw_trigger_id[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => \^vsm_wdata_reg[31]_0\(0),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \s_axi_rresp_i[1]_i_5_n_0\,
      I4 => \^q\(2),
      I5 => sw_trigger_id,
      O => \vsm_wdata_reg[0]_0\
    );
user_restarted_with_status_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => user_restarted_with_status_i_2_n_0,
      I1 => \^vsm_wdata_reg[31]_0\(1),
      I2 => sw_ok_to_proceed_d0_i_2_n_0,
      I3 => in_shutdown,
      O => \^user_restarted_with_status059_out\
    );
user_restarted_with_status_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFFFFFFFFFF"
    )
        port map (
      I0 => \^vsm_wdata_reg[31]_0\(0),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \s_axi_rresp_i[1]_i_5_n_0\,
      I4 => \^q\(2),
      I5 => reg_write_complete_ctrl_reg,
      O => user_restarted_with_status_i_2_n_0
    );
\vsm_addr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_reg_araddr(0),
      I1 => s_axi_reg_arvalid,
      I2 => s_axi_reg_awaddr(0),
      O => vsm_addr_i(2)
    );
\vsm_addr[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_reg_araddr(1),
      I1 => s_axi_reg_arvalid,
      I2 => s_axi_reg_awaddr(1),
      O => vsm_addr_i(3)
    );
\vsm_addr[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_reg_araddr(2),
      I1 => s_axi_reg_arvalid,
      I2 => s_axi_reg_awaddr(2),
      O => vsm_addr_i(4)
    );
\vsm_addr[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_reg_araddr(3),
      I1 => s_axi_reg_arvalid,
      I2 => s_axi_reg_awaddr(3),
      O => vsm_addr_i(5)
    );
\vsm_addr[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_reg_araddr(4),
      I1 => s_axi_reg_arvalid,
      I2 => s_axi_reg_awaddr(4),
      O => vsm_addr_i(6)
    );
\vsm_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => vsm_addr_i(2),
      Q => \^q\(0),
      R => '0'
    );
\vsm_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => vsm_addr_i(3),
      Q => \^q\(1),
      R => '0'
    );
\vsm_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => vsm_addr_i(4),
      Q => \^q\(2),
      R => '0'
    );
\vsm_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => vsm_addr_i(5),
      Q => vsm_reg_addr(5),
      R => '0'
    );
\vsm_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => vsm_addr_i(6),
      Q => vsm_reg_addr(6),
      R => '0'
    );
vsm_rnw_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => s_axi_reg_arvalid,
      Q => vsm_reg_rnw,
      R => '0'
    );
\vsm_tvalid_i[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A888"
    )
        port map (
      I0 => reset,
      I1 => s_axi_reg_arvalid,
      I2 => s_axi_reg_awvalid,
      I3 => s_axi_reg_wvalid,
      O => vsm_tvalid_i0
    );
\vsm_tvalid_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => vsm_tvalid_i0,
      Q => vsm_reg_tvalid,
      R => '0'
    );
\vsm_wdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => s_axi_reg_wdata(0),
      Q => \^vsm_wdata_reg[31]_0\(0),
      R => '0'
    );
\vsm_wdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => s_axi_reg_wdata(10),
      Q => \^vsm_wdata_reg[31]_0\(10),
      R => '0'
    );
\vsm_wdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => s_axi_reg_wdata(11),
      Q => \^vsm_wdata_reg[31]_0\(11),
      R => '0'
    );
\vsm_wdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => s_axi_reg_wdata(12),
      Q => \^vsm_wdata_reg[31]_0\(12),
      R => '0'
    );
\vsm_wdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => s_axi_reg_wdata(13),
      Q => \^vsm_wdata_reg[31]_0\(13),
      R => '0'
    );
\vsm_wdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => s_axi_reg_wdata(14),
      Q => \^vsm_wdata_reg[31]_0\(14),
      R => '0'
    );
\vsm_wdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => s_axi_reg_wdata(15),
      Q => \^vsm_wdata_reg[31]_0\(15),
      R => '0'
    );
\vsm_wdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => s_axi_reg_wdata(16),
      Q => \^vsm_wdata_reg[31]_0\(16),
      R => '0'
    );
\vsm_wdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => s_axi_reg_wdata(17),
      Q => \^vsm_wdata_reg[31]_0\(17),
      R => '0'
    );
\vsm_wdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => s_axi_reg_wdata(18),
      Q => \^vsm_wdata_reg[31]_0\(18),
      R => '0'
    );
\vsm_wdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => s_axi_reg_wdata(19),
      Q => \^vsm_wdata_reg[31]_0\(19),
      R => '0'
    );
\vsm_wdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => s_axi_reg_wdata(1),
      Q => \^vsm_wdata_reg[31]_0\(1),
      R => '0'
    );
\vsm_wdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => s_axi_reg_wdata(20),
      Q => \^vsm_wdata_reg[31]_0\(20),
      R => '0'
    );
\vsm_wdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => s_axi_reg_wdata(21),
      Q => \^vsm_wdata_reg[31]_0\(21),
      R => '0'
    );
\vsm_wdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => s_axi_reg_wdata(22),
      Q => \^vsm_wdata_reg[31]_0\(22),
      R => '0'
    );
\vsm_wdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => s_axi_reg_wdata(23),
      Q => \^vsm_wdata_reg[31]_0\(23),
      R => '0'
    );
\vsm_wdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => s_axi_reg_wdata(24),
      Q => \^vsm_wdata_reg[31]_0\(24),
      R => '0'
    );
\vsm_wdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => s_axi_reg_wdata(25),
      Q => \^vsm_wdata_reg[31]_0\(25),
      R => '0'
    );
\vsm_wdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => s_axi_reg_wdata(26),
      Q => \^vsm_wdata_reg[31]_0\(26),
      R => '0'
    );
\vsm_wdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => s_axi_reg_wdata(27),
      Q => \^vsm_wdata_reg[31]_0\(27),
      R => '0'
    );
\vsm_wdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => s_axi_reg_wdata(28),
      Q => \^vsm_wdata_reg[31]_0\(28),
      R => '0'
    );
\vsm_wdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => s_axi_reg_wdata(29),
      Q => \^vsm_wdata_reg[31]_0\(29),
      R => '0'
    );
\vsm_wdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => s_axi_reg_wdata(2),
      Q => \^vsm_wdata_reg[31]_0\(2),
      R => '0'
    );
\vsm_wdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => s_axi_reg_wdata(30),
      Q => \^vsm_wdata_reg[31]_0\(30),
      R => '0'
    );
\vsm_wdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => s_axi_reg_wdata(31),
      Q => \^vsm_wdata_reg[31]_0\(31),
      R => '0'
    );
\vsm_wdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => s_axi_reg_wdata(3),
      Q => \^vsm_wdata_reg[31]_0\(3),
      R => '0'
    );
\vsm_wdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => s_axi_reg_wdata(4),
      Q => \^vsm_wdata_reg[31]_0\(4),
      R => '0'
    );
\vsm_wdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => s_axi_reg_wdata(5),
      Q => \^vsm_wdata_reg[31]_0\(5),
      R => '0'
    );
\vsm_wdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => s_axi_reg_wdata(6),
      Q => \^vsm_wdata_reg[31]_0\(6),
      R => '0'
    );
\vsm_wdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => s_axi_reg_wdata(7),
      Q => \^vsm_wdata_reg[31]_0\(7),
      R => '0'
    );
\vsm_wdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => s_axi_reg_wdata(8),
      Q => \^vsm_wdata_reg[31]_0\(8),
      R => '0'
    );
\vsm_wdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => s_axi_reg_wdata(9),
      Q => \^vsm_wdata_reg[31]_0\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_chain is
  port (
    \CHAIN_GEN[0].CARRYS_DEL.NEED_DEL.CARRYS_FD_0\ : out STD_LOGIC;
    CARRYS_OUT : out STD_LOGIC_VECTOR ( 0 to 0 );
    \CHAIN_GEN[0].CARRYS_DEL.NEED_DEL.CARRYS_FD_1\ : out STD_LOGIC;
    \CHAIN_GEN[0].CARRYS_DEL.NEED_DEL.CARRYS_FD_2\ : in STD_LOGIC;
    \CHAIN_GEN[0].CARRYS_DEL.NEED_DEL.CARRYS_FD_3\ : in STD_LOGIC;
    trigger_selector_valid_out : in STD_LOGIC;
    fifo_not_full : in STD_LOGIC;
    current_state : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_chain;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_chain is
  signal \^carrys_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal O : STD_LOGIC;
  signal all_zero : STD_LOGIC;
  signal \NLW_CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \CHAIN_GEN[0].CARRYS_DEL.NEED_DEL.CARRYS_FD\ : label is "FDE";
  attribute box_type : string;
  attribute box_type of \CHAIN_GEN[0].CARRYS_DEL.NEED_DEL.CARRYS_FD\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM of \CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_current_state[1]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \b_trigger_id_to_one_hot.trigger_valid_prev_i_1\ : label is "soft_lutpair147";
begin
  CARRYS_OUT(0) <= \^carrys_out\(0);
\CHAIN_GEN[0].CARRYS_DEL.NEED_DEL.CARRYS_FD\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => O,
      Q => \^carrys_out\(0),
      R => '0'
    );
\CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 1) => \NLW_CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => O,
      CYINIT => '1',
      DI(3 downto 1) => \NLW_CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => all_zero
    );
\CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \CHAIN_GEN[0].CARRYS_DEL.NEED_DEL.CARRYS_FD_2\,
      I1 => \CHAIN_GEN[0].CARRYS_DEL.NEED_DEL.CARRYS_FD_3\,
      O => all_zero
    );
\FSM_sequential_current_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007FF000"
    )
        port map (
      I0 => \^carrys_out\(0),
      I1 => trigger_selector_valid_out,
      I2 => fifo_not_full,
      I3 => current_state(0),
      I4 => current_state(1),
      O => \CHAIN_GEN[0].CARRYS_DEL.NEED_DEL.CARRYS_FD_1\
    );
\b_trigger_id_to_one_hot.trigger_valid_prev_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^carrys_out\(0),
      I1 => trigger_selector_valid_out,
      O => \CHAIN_GEN[0].CARRYS_DEL.NEED_DEL.CARRYS_FD_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dfx_controller_dma_fifo is
  port (
    sig_init_reg_reg_0 : out STD_LOGIC;
    sig_init_done : out STD_LOGIC;
    sig_cmd2mstr_cmd_valid : out STD_LOGIC;
    s_axis_mm2s_cmd_tready : out STD_LOGIC;
    sig_init_reg_reg_1 : out STD_LOGIC;
    sig_init_reg_reg_2 : out STD_LOGIC;
    sig_init_reg_reg_3 : out STD_LOGIC;
    sig_calc_error_reg_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 56 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    sig_init_done_2 : in STD_LOGIC;
    sig_init_done_0 : in STD_LOGIC;
    sig_init_done_1 : in STD_LOGIC;
    sig_calc_error_reg_reg_0 : in STD_LOGIC;
    sig_calc_error_reg_reg_1 : in STD_LOGIC;
    sig_calc_error_reg_reg_2 : in STD_LOGIC;
    sig_calc_error_reg_reg_3 : in STD_LOGIC;
    sig_push_input_reg11_out : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    cmd_avail : in STD_LOGIC;
    sig_regfifo_empty_reg0 : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 55 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dfx_controller_dma_fifo;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dfx_controller_dma_fifo is
  signal \I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2\ : STD_LOGIC;
  signal \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1_n_0\ : STD_LOGIC;
  signal \^s_axis_mm2s_cmd_tready\ : STD_LOGIC;
  signal \^sig_init_done\ : STD_LOGIC;
  signal \sig_init_done_i_1__2_n_0\ : STD_LOGIC;
  signal \^sig_init_reg_reg_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of sig_init_done_i_1 : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \sig_init_done_i_1__0\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \sig_init_done_i_1__1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \sig_init_done_i_1__2\ : label is "soft_lutpair92";
begin
  s_axis_mm2s_cmd_tready <= \^s_axis_mm2s_cmd_tready\;
  sig_init_done <= \^sig_init_done\;
  sig_init_reg_reg_0 <= \^sig_init_reg_reg_0\;
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => D(0),
      Q => Q(0),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => D(10),
      Q => Q(10),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => D(11),
      Q => Q(11),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => D(12),
      Q => Q(12),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => D(13),
      Q => Q(13),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => D(14),
      Q => Q(14),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => D(15),
      Q => Q(15),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => D(16),
      Q => Q(16),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => D(17),
      Q => Q(17),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => D(18),
      Q => Q(18),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => D(19),
      Q => Q(19),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => D(1),
      Q => Q(1),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => D(20),
      Q => Q(20),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => D(21),
      Q => Q(21),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => D(22),
      Q => Q(22),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => '1',
      Q => Q(23),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => D(2),
      Q => Q(2),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => D(23),
      Q => Q(24),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => D(24),
      Q => Q(25),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => D(25),
      Q => Q(26),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => D(26),
      Q => Q(27),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => D(27),
      Q => Q(28),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => D(28),
      Q => Q(29),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => D(29),
      Q => Q(30),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => D(30),
      Q => Q(31),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => D(31),
      Q => Q(32),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => D(3),
      Q => Q(3),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => D(32),
      Q => Q(33),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => D(33),
      Q => Q(34),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => D(34),
      Q => Q(35),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => D(35),
      Q => Q(36),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => D(36),
      Q => Q(37),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => D(37),
      Q => Q(38),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => D(38),
      Q => Q(39),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => D(39),
      Q => Q(40),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => D(40),
      Q => Q(41),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => D(41),
      Q => Q(42),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => D(4),
      Q => Q(4),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => D(42),
      Q => Q(43),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => D(43),
      Q => Q(44),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => D(44),
      Q => Q(45),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => D(45),
      Q => Q(46),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => D(46),
      Q => Q(47),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => D(47),
      Q => Q(48),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => D(48),
      Q => Q(49),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => D(49),
      Q => Q(50),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => D(50),
      Q => Q(51),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => D(51),
      Q => Q(52),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => D(5),
      Q => Q(5),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => D(52),
      Q => Q(53),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => D(53),
      Q => Q(54),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => D(54),
      Q => Q(55),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => D(55),
      Q => Q(56),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => D(6),
      Q => Q(6),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => D(7),
      Q => Q(7),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => D(8),
      Q => Q(8),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0),
      D => D(9),
      Q => Q(9),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => \^s_axis_mm2s_cmd_tready\,
      I1 => cmd_avail,
      I2 => sig_regfifo_empty_reg0,
      O => \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1_n_0\
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1_n_0\,
      Q => \^s_axis_mm2s_cmd_tready\,
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\,
      Q => sig_cmd2mstr_cmd_valid,
      R => '0'
    );
sig_calc_error_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000FFFF80000000"
    )
        port map (
      I0 => sig_calc_error_reg_reg_0,
      I1 => sig_calc_error_reg_reg_1,
      I2 => sig_calc_error_reg_reg_2,
      I3 => sig_calc_error_reg_reg_3,
      I4 => sig_push_input_reg11_out,
      I5 => \in\(0),
      O => sig_calc_error_reg_reg
    );
sig_init_done_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^sig_init_reg_reg_0\,
      I1 => \I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2\,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      I3 => sig_init_done_2,
      O => sig_init_reg_reg_1
    );
\sig_init_done_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^sig_init_reg_reg_0\,
      I1 => \I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2\,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      I3 => sig_init_done_0,
      O => sig_init_reg_reg_2
    );
\sig_init_done_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^sig_init_reg_reg_0\,
      I1 => \I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2\,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      I3 => sig_init_done_1,
      O => sig_init_reg_reg_3
    );
\sig_init_done_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^sig_init_reg_reg_0\,
      I1 => \I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2\,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      I3 => \^sig_init_done\,
      O => \sig_init_done_i_1__2_n_0\
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \sig_init_done_i_1__2_n_0\,
      Q => \^sig_init_done\,
      R => '0'
    );
sig_init_reg2_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \^sig_init_reg_reg_0\,
      Q => \I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2\,
      S => SR(0)
    );
sig_init_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => SR(0),
      Q => \^sig_init_reg_reg_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dfx_controller_dma_fifo__parameterized0\ is
  port (
    sig_init_done : out STD_LOGIC;
    sig_stat2rsc_status_ready : out STD_LOGIC;
    sig_init_done_reg_0 : in STD_LOGIC;
    clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_rsc2stat_status_valid : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dfx_controller_dma_fifo__parameterized0\ : entity is "dfx_controller_dma_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dfx_controller_dma_fifo__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dfx_controller_dma_fifo__parameterized0\ is
  signal \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0_n_0\ : STD_LOGIC;
  signal \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__0_n_0\ : STD_LOGIC;
  signal \USE_SINGLE_REG.sig_regfifo_full_reg_reg_n_0\ : STD_LOGIC;
  signal \^sig_init_done\ : STD_LOGIC;
  signal \^sig_stat2rsc_status_ready\ : STD_LOGIC;
begin
  sig_init_done <= \^sig_init_done\;
  sig_stat2rsc_status_ready <= \^sig_stat2rsc_status_ready\;
\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => \^sig_init_done\,
      I1 => \USE_SINGLE_REG.sig_regfifo_full_reg_reg_n_0\,
      I2 => \^sig_stat2rsc_status_ready\,
      I3 => sig_rsc2stat_status_valid,
      O => \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0_n_0\
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0_n_0\,
      Q => \^sig_stat2rsc_status_ready\,
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => sig_rsc2stat_status_valid,
      I1 => \^sig_stat2rsc_status_ready\,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      I3 => \USE_SINGLE_REG.sig_regfifo_full_reg_reg_n_0\,
      O => \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__0_n_0\
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__0_n_0\,
      Q => \USE_SINGLE_REG.sig_regfifo_full_reg_reg_n_0\,
      R => '0'
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => sig_init_done_reg_0,
      Q => \^sig_init_done\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dfx_controller_dma_pcc is
  port (
    \in\ : out STD_LOGIC_VECTOR ( 41 downto 0 );
    sig_mstr2data_cmd_valid : out STD_LOGIC;
    sig_mstr2addr_cmd_valid : out STD_LOGIC;
    sig_mstr2data_sequential : out STD_LOGIC;
    sig_push_input_reg11_out : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : out STD_LOGIC;
    sig_regfifo_empty_reg0 : out STD_LOGIC;
    sig_calc_error_reg_reg_0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]\ : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]\ : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[13]\ : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[19]\ : out STD_LOGIC;
    sig_reset_reg : in STD_LOGIC;
    clk : in STD_LOGIC;
    sig_calc_error_reg_reg_1 : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    sig_cmd2mstr_cmd_valid : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 56 downto 0 );
    sig_init_done : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    sig_cmd2data_valid_reg_0 : in STD_LOGIC;
    sig_ld_xfer_reg_tmp_reg_0 : in STD_LOGIC;
    sig_cmd2addr_valid_reg_0 : in STD_LOGIC;
    sig_inhibit_rdy_n_0 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dfx_controller_dma_pcc;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dfx_controller_dma_pcc is
  signal \FSM_onehot_sig_pcc_sm_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state[5]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state[6]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state[7]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state_reg_n_0_[5]\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state_reg_n_0_[6]\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state_reg_n_0_[7]\ : STD_LOGIC;
  signal \^in\ : STD_LOGIC_VECTOR ( 41 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_1_in_0 : STD_LOGIC;
  signal sig_addr_aligned_im0 : STD_LOGIC;
  signal sig_addr_aligned_ireg1 : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[0]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[0]_i_3_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[0]_i_4_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[0]_i_5_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[0]_i_6_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[0]_i_7_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[12]_i_2_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[12]_i_3_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[12]_i_4_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[12]_i_5_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[4]_i_2_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[4]_i_3_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[4]_i_4_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[4]_i_5_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[8]_i_2_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[8]_i_3_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[8]_i_4_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[8]_i_5_n_0\ : STD_LOGIC;
  signal sig_addr_cntr_im0_msh_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \sig_addr_cntr_im0_msh_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[0]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[10]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[1]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[2]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[3]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[4]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[5]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[6]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[7]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[8]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[9]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2_reg_n_0_[0]\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2_reg_n_0_[10]\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2_reg_n_0_[1]\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2_reg_n_0_[2]\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2_reg_n_0_[3]\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2_reg_n_0_[4]\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2_reg_n_0_[5]\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2_reg_n_0_[6]\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2_reg_n_0_[7]\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2_reg_n_0_[8]\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2_reg_n_0_[9]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0[15]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[0]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[10]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[11]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[12]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[13]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[14]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[1]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[2]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[3]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[4]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[5]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[6]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[7]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[8]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[9]\ : STD_LOGIC;
  signal sig_addr_cntr_lsh_kh : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_adjusted_addr_incr_im1 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \sig_adjusted_addr_incr_ireg2[3]_i_2_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[3]_i_3_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[3]_i_4_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[3]_i_5_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[7]_i_2_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[7]_i_3_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[7]_i_4_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[7]_i_5_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[9]_i_2_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[9]_i_3_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[3]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[4]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[5]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[6]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[7]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[8]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[9]\ : STD_LOGIC;
  signal sig_brst_cnt_eq_one_im0 : STD_LOGIC;
  signal sig_brst_cnt_eq_one_ireg1 : STD_LOGIC;
  signal sig_brst_cnt_eq_zero_im0 : STD_LOGIC;
  signal sig_brst_cnt_eq_zero_ireg1 : STD_LOGIC;
  signal \sig_btt_cntr_im0[11]_i_2_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[11]_i_3_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[11]_i_4_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[11]_i_5_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[11]_i_6_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[11]_i_7_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[11]_i_8_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[15]_i_2_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[15]_i_3_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[15]_i_4_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[15]_i_5_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[19]_i_2_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[19]_i_3_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[19]_i_4_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[19]_i_5_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[22]_i_2_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[22]_i_3_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[22]_i_4_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[22]_i_5_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[3]_i_2_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[3]_i_3_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[3]_i_4_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[3]_i_5_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[3]_i_6_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[3]_i_7_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[3]_i_8_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[3]_i_9_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_2_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_3_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_4_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_5_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_6_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_7_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_8_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_9_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[19]_i_1_n_7\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[22]_i_1_n_2\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[22]_i_1_n_3\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[22]_i_1_n_5\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[22]_i_1_n_6\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[22]_i_1_n_7\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[0]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[10]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[11]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[12]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[13]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[14]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[15]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[16]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[17]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[18]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[19]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[1]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[20]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[21]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[22]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[2]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[3]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[4]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[5]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[6]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[7]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[8]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[9]\ : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_im0 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_im01 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_im01_carry_i_1_n_0 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_im01_carry_i_2_n_0 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_im01_carry_i_3_n_0 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_im01_carry_i_4_n_0 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_im01_carry_i_5_n_0 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_im01_carry_i_6_n_0 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_im01_carry_n_1 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_im01_carry_n_2 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_im01_carry_n_3 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_ireg1 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01 : STD_LOGIC;
  signal \sig_btt_lt_b2mbaa_im01_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_lt_b2mbaa_im01_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \sig_btt_lt_b2mbaa_im01_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \sig_btt_lt_b2mbaa_im01_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \sig_btt_lt_b2mbaa_im01_carry__0_n_3\ : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_1_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_2_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_3_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_4_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_5_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_6_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_7_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_8_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_9_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_n_1 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_n_2 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_n_3 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_ireg1 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_ireg1_i_2_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_ireg1_i_3_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_ireg1_i_4_n_0 : STD_LOGIC;
  signal \sig_byte_change_minus1_im2/i__n_0\ : STD_LOGIC;
  signal sig_bytes_to_mbaa_im0 : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal sig_bytes_to_mbaa_ireg1 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \sig_bytes_to_mbaa_ireg1[9]_i_2_n_0\ : STD_LOGIC;
  signal sig_calc_error_pushed : STD_LOGIC;
  signal sig_calc_error_pushed_i_1_n_0 : STD_LOGIC;
  signal sig_cmd2addr_valid_i_1_n_0 : STD_LOGIC;
  signal sig_cmd2data_valid_i_1_n_0 : STD_LOGIC;
  signal sig_cmd2dre_valid_i_1_n_0 : STD_LOGIC;
  signal sig_cmd2dre_valid_reg_n_0 : STD_LOGIC;
  signal sig_first_xfer_im0 : STD_LOGIC;
  signal sig_first_xfer_im0_i_1_n_0 : STD_LOGIC;
  signal sig_input_burst_type_reg_i_1_n_0 : STD_LOGIC;
  signal sig_input_eof_reg_i_1_n_0 : STD_LOGIC;
  signal sig_input_eof_reg_reg_n_0 : STD_LOGIC;
  signal sig_input_reg_empty : STD_LOGIC;
  signal sig_input_reg_empty_i_1_n_0 : STD_LOGIC;
  signal sig_ld_xfer_reg : STD_LOGIC;
  signal sig_ld_xfer_reg_i_1_n_0 : STD_LOGIC;
  signal sig_ld_xfer_reg_tmp : STD_LOGIC;
  signal sig_ld_xfer_reg_tmp_i_1_n_0 : STD_LOGIC;
  signal \^sig_mstr2addr_cmd_valid\ : STD_LOGIC;
  signal \^sig_mstr2data_cmd_valid\ : STD_LOGIC;
  signal \^sig_mstr2data_sequential\ : STD_LOGIC;
  signal sig_no_btt_residue_im0 : STD_LOGIC;
  signal sig_no_btt_residue_ireg1 : STD_LOGIC;
  signal sig_no_btt_residue_ireg1_i_2_n_0 : STD_LOGIC;
  signal sig_parent_done : STD_LOGIC;
  signal sig_parent_done_i_1_n_0 : STD_LOGIC;
  signal sig_predict_addr_lsh_im2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sig_predict_addr_lsh_ireg3 : STD_LOGIC_VECTOR ( 15 to 15 );
  signal \sig_predict_addr_lsh_ireg3[11]_i_2_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[11]_i_3_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[11]_i_4_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[3]_i_2_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[3]_i_3_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[3]_i_4_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[3]_i_5_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[7]_i_2_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[7]_i_3_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[7]_i_4_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[7]_i_5_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[0]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[10]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[11]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[12]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[13]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[14]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[1]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[2]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[3]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[4]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[5]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[6]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[7]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[8]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[9]\ : STD_LOGIC;
  signal \^sig_push_input_reg11_out\ : STD_LOGIC;
  signal sig_sm_halt_ns : STD_LOGIC;
  signal sig_sm_halt_reg : STD_LOGIC;
  signal sig_sm_ld_calc2_reg : STD_LOGIC;
  signal sig_sm_ld_calc2_reg_ns : STD_LOGIC;
  signal sig_sm_ld_xfer_reg_ns : STD_LOGIC;
  signal sig_sm_pop_input_reg : STD_LOGIC;
  signal sig_sm_pop_input_reg_ns : STD_LOGIC;
  signal sig_xfer_reg_empty : STD_LOGIC;
  signal sig_xfer_reg_empty_i_1_n_0 : STD_LOGIC;
  signal \NLW_sig_addr_cntr_im0_msh_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sig_adjusted_addr_incr_ireg2_reg[9]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sig_adjusted_addr_incr_ireg2_reg[9]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sig_btt_cntr_im0_reg[22]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sig_btt_cntr_im0_reg[22]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_sig_btt_eq_b2mbaa_im01_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sig_btt_lt_b2mbaa_im01_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sig_btt_lt_b2mbaa_im01_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sig_btt_lt_b2mbaa_im01_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sig_predict_addr_lsh_ireg3_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_sig_pcc_sm_state[2]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \FSM_onehot_sig_pcc_sm_state[5]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \FSM_onehot_sig_pcc_sm_state[6]_i_1\ : label is "soft_lutpair105";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_pcc_sm_state_reg[0]\ : label is "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_pcc_sm_state_reg[1]\ : label is "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_pcc_sm_state_reg[2]\ : label is "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_pcc_sm_state_reg[4]\ : label is "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_pcc_sm_state_reg[5]\ : label is "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_pcc_sm_state_reg[6]\ : label is "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_pcc_sm_state_reg[7]\ : label is "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[2][15]_srl3_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[2][16]_srl3_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[2][17]_srl3_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[2][18]_srl3_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[2][20]_srl3_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[2][21]_srl3_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[2][23]_srl3_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[2][24]_srl3_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[2][25]_srl3_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[2][26]_srl3_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[2][27]_srl3_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[2][28]_srl3_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[2][29]_srl3_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[2][30]_srl3_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[2][31]_srl3_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[2][32]_srl3_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[2][33]_srl3_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[2][34]_srl3_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[2][35]_srl3_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[2][36]_srl3_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[2][37]_srl3_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[2][38]_srl3_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[2][39]_srl3_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[2][3]_srl3_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[2][40]_srl3_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[2][41]_srl3_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[2][42]_srl3_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[2][43]_srl3_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[2][44]_srl3_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[2][45]_srl3_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[2][46]_srl3_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[2][47]_srl3_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[2][48]_srl3_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[2][49]_srl3_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[2][50]_srl3_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[2][51]_srl3_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[2][52]_srl3_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[2][53]_srl3_i_1\ : label is "soft_lutpair122";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \sig_addr_cntr_im0_msh_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \sig_addr_cntr_im0_msh_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \sig_addr_cntr_im0_msh_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \sig_addr_cntr_im0_msh_reg[8]_i_1\ : label is 11;
  attribute SOFT_HLUTNM of \sig_addr_cntr_incr_ireg2[10]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \sig_addr_cntr_incr_ireg2[9]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of sig_brst_cnt_eq_one_ireg1_i_1 : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of sig_brst_cnt_eq_zero_ireg1_i_1 : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of sig_btt_eq_b2mbaa_im01_carry_i_5 : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of sig_btt_eq_b2mbaa_ireg1_i_1 : label is "soft_lutpair103";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of sig_btt_lt_b2mbaa_im01_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \sig_btt_lt_b2mbaa_im01_carry__0\ : label is 11;
  attribute SOFT_HLUTNM of \sig_btt_lt_b2mbaa_im01_carry__0_i_4\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of sig_btt_lt_b2mbaa_im01_carry_i_9 : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of sig_btt_lt_b2mbaa_ireg1_i_1 : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[1]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[2]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[3]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[4]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[6]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[7]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[8]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[9]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of sig_calc_error_pushed_i_1 : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of sig_ld_xfer_reg_i_1 : label is "soft_lutpair99";
  attribute ADDER_THRESHOLD of \sig_predict_addr_lsh_ireg3_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sig_predict_addr_lsh_ireg3_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sig_predict_addr_lsh_ireg3_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sig_predict_addr_lsh_ireg3_reg[7]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of sig_sm_pop_input_reg_i_1 : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of sig_xfer_reg_empty_i_1 : label is "soft_lutpair99";
begin
  \in\(41 downto 0) <= \^in\(41 downto 0);
  sig_mstr2addr_cmd_valid <= \^sig_mstr2addr_cmd_valid\;
  sig_mstr2data_cmd_valid <= \^sig_mstr2data_cmd_valid\;
  sig_mstr2data_sequential <= \^sig_mstr2data_sequential\;
  sig_push_input_reg11_out <= \^sig_push_input_reg11_out\;
\FSM_onehot_sig_pcc_sm_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF4444F444"
    )
        port map (
      I0 => \^sig_push_input_reg11_out\,
      I1 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[1]\,
      I2 => sig_parent_done,
      I3 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[6]\,
      I4 => sig_calc_error_pushed,
      I5 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[0]\,
      O => \FSM_onehot_sig_pcc_sm_state[1]_i_1_n_0\
    );
\FSM_onehot_sig_pcc_sm_state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888F88"
    )
        port map (
      I0 => \^sig_push_input_reg11_out\,
      I1 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[1]\,
      I2 => sig_calc_error_pushed,
      I3 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[6]\,
      I4 => sig_parent_done,
      O => \FSM_onehot_sig_pcc_sm_state[2]_i_1_n_0\
    );
\FSM_onehot_sig_pcc_sm_state[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => sig_sm_ld_xfer_reg_ns,
      I1 => \FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0\,
      I2 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[5]\,
      O => \FSM_onehot_sig_pcc_sm_state[5]_i_1_n_0\
    );
\FSM_onehot_sig_pcc_sm_state[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[5]\,
      I1 => \FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0\,
      O => \FSM_onehot_sig_pcc_sm_state[6]_i_1_n_0\
    );
\FSM_onehot_sig_pcc_sm_state[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"005D005D5D5D0808"
    )
        port map (
      I0 => \^sig_mstr2data_cmd_valid\,
      I1 => sig_inhibit_rdy_n,
      I2 => sig_cmd2data_valid_reg_0,
      I3 => sig_ld_xfer_reg_tmp_reg_0,
      I4 => sig_cmd2dre_valid_reg_n_0,
      I5 => \^sig_mstr2addr_cmd_valid\,
      O => \FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0\
    );
\FSM_onehot_sig_pcc_sm_state[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[7]\,
      I1 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[6]\,
      I2 => sig_calc_error_pushed,
      O => \FSM_onehot_sig_pcc_sm_state[7]_i_1_n_0\
    );
\FSM_onehot_sig_pcc_sm_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => '0',
      Q => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[0]\,
      S => sig_reset_reg
    );
\FSM_onehot_sig_pcc_sm_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \FSM_onehot_sig_pcc_sm_state[1]_i_1_n_0\,
      Q => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[1]\,
      R => sig_reset_reg
    );
\FSM_onehot_sig_pcc_sm_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \FSM_onehot_sig_pcc_sm_state[2]_i_1_n_0\,
      Q => sig_sm_ld_calc2_reg_ns,
      R => sig_reset_reg
    );
\FSM_onehot_sig_pcc_sm_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => sig_sm_ld_calc2_reg,
      Q => sig_sm_ld_xfer_reg_ns,
      R => sig_reset_reg
    );
\FSM_onehot_sig_pcc_sm_state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \FSM_onehot_sig_pcc_sm_state[5]_i_1_n_0\,
      Q => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[5]\,
      R => sig_reset_reg
    );
\FSM_onehot_sig_pcc_sm_state_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \FSM_onehot_sig_pcc_sm_state[6]_i_1_n_0\,
      Q => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[6]\,
      R => sig_reset_reg
    );
\FSM_onehot_sig_pcc_sm_state_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \FSM_onehot_sig_pcc_sm_state[7]_i_1_n_0\,
      Q => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[7]\,
      R => sig_reset_reg
    );
\INFERRED_GEN.data_reg[2][15]_srl3_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[8]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[6]\,
      I2 => \sig_byte_change_minus1_im2/i__n_0\,
      I3 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[7]\,
      I4 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[9]\,
      O => \^in\(39)
    );
\INFERRED_GEN.data_reg[2][16]_srl3_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[7]\,
      I1 => \sig_byte_change_minus1_im2/i__n_0\,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[6]\,
      I3 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[8]\,
      O => \^in\(38)
    );
\INFERRED_GEN.data_reg[2][17]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[6]\,
      I1 => \sig_byte_change_minus1_im2/i__n_0\,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[7]\,
      O => \^in\(37)
    );
\INFERRED_GEN.data_reg[2][18]_srl3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sig_byte_change_minus1_im2/i__n_0\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[6]\,
      O => \^in\(36)
    );
\INFERRED_GEN.data_reg[2][19]_srl3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[4]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\,
      I3 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\,
      I4 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[3]\,
      I5 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[5]\,
      O => \^in\(35)
    );
\INFERRED_GEN.data_reg[2][20]_srl3_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[3]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\,
      I3 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\,
      I4 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[4]\,
      O => \^in\(34)
    );
\INFERRED_GEN.data_reg[2][21]_srl3_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\,
      I3 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[3]\,
      O => \^in\(33)
    );
\INFERRED_GEN.data_reg[2][22]_srl3_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\,
      O => \^in\(32)
    );
\INFERRED_GEN.data_reg[2][23]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(15),
      I1 => \^in\(40),
      I2 => sig_addr_cntr_lsh_kh(31),
      O => \^in\(31)
    );
\INFERRED_GEN.data_reg[2][24]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(14),
      I1 => \^in\(40),
      I2 => sig_addr_cntr_lsh_kh(30),
      O => \^in\(30)
    );
\INFERRED_GEN.data_reg[2][25]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(13),
      I1 => \^in\(40),
      I2 => sig_addr_cntr_lsh_kh(29),
      O => \^in\(29)
    );
\INFERRED_GEN.data_reg[2][26]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(12),
      I1 => \^in\(40),
      I2 => sig_addr_cntr_lsh_kh(28),
      O => \^in\(28)
    );
\INFERRED_GEN.data_reg[2][27]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(11),
      I1 => \^in\(40),
      I2 => sig_addr_cntr_lsh_kh(27),
      O => \^in\(27)
    );
\INFERRED_GEN.data_reg[2][28]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(10),
      I1 => \^in\(40),
      I2 => sig_addr_cntr_lsh_kh(26),
      O => \^in\(26)
    );
\INFERRED_GEN.data_reg[2][29]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(9),
      I1 => \^in\(40),
      I2 => sig_addr_cntr_lsh_kh(25),
      O => \^in\(25)
    );
\INFERRED_GEN.data_reg[2][30]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(8),
      I1 => \^in\(40),
      I2 => sig_addr_cntr_lsh_kh(24),
      O => \^in\(24)
    );
\INFERRED_GEN.data_reg[2][31]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(7),
      I1 => \^in\(40),
      I2 => sig_addr_cntr_lsh_kh(23),
      O => \^in\(23)
    );
\INFERRED_GEN.data_reg[2][32]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(6),
      I1 => \^in\(40),
      I2 => sig_addr_cntr_lsh_kh(22),
      O => \^in\(22)
    );
\INFERRED_GEN.data_reg[2][33]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(5),
      I1 => \^in\(40),
      I2 => sig_addr_cntr_lsh_kh(21),
      O => \^in\(21)
    );
\INFERRED_GEN.data_reg[2][34]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(4),
      I1 => \^in\(40),
      I2 => sig_addr_cntr_lsh_kh(20),
      O => \^in\(20)
    );
\INFERRED_GEN.data_reg[2][35]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(3),
      I1 => \^in\(40),
      I2 => sig_addr_cntr_lsh_kh(19),
      O => \^in\(19)
    );
\INFERRED_GEN.data_reg[2][36]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(2),
      I1 => \^in\(40),
      I2 => sig_addr_cntr_lsh_kh(18),
      O => \^in\(18)
    );
\INFERRED_GEN.data_reg[2][37]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(1),
      I1 => \^in\(40),
      I2 => sig_addr_cntr_lsh_kh(17),
      O => \^in\(17)
    );
\INFERRED_GEN.data_reg[2][38]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(0),
      I1 => \^in\(40),
      I2 => sig_addr_cntr_lsh_kh(16),
      O => \^in\(16)
    );
\INFERRED_GEN.data_reg[2][39]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in_0,
      I1 => \^in\(40),
      I2 => sig_addr_cntr_lsh_kh(15),
      O => \^in\(15)
    );
\INFERRED_GEN.data_reg[2][3]_srl3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^in\(41),
      I1 => \^sig_mstr2data_sequential\,
      O => sig_calc_error_reg_reg_0(1)
    );
\INFERRED_GEN.data_reg[2][40]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[14]\,
      I1 => \^in\(40),
      I2 => sig_addr_cntr_lsh_kh(14),
      O => \^in\(14)
    );
\INFERRED_GEN.data_reg[2][41]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[13]\,
      I1 => \^in\(40),
      I2 => sig_addr_cntr_lsh_kh(13),
      O => \^in\(13)
    );
\INFERRED_GEN.data_reg[2][42]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[12]\,
      I1 => \^in\(40),
      I2 => sig_addr_cntr_lsh_kh(12),
      O => \^in\(12)
    );
\INFERRED_GEN.data_reg[2][43]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[11]\,
      I1 => \^in\(40),
      I2 => sig_addr_cntr_lsh_kh(11),
      O => \^in\(11)
    );
\INFERRED_GEN.data_reg[2][44]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[10]\,
      I1 => \^in\(40),
      I2 => sig_addr_cntr_lsh_kh(10),
      O => \^in\(10)
    );
\INFERRED_GEN.data_reg[2][45]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[9]\,
      I1 => \^in\(40),
      I2 => sig_addr_cntr_lsh_kh(9),
      O => \^in\(9)
    );
\INFERRED_GEN.data_reg[2][46]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\,
      I1 => \^in\(40),
      I2 => sig_addr_cntr_lsh_kh(8),
      O => \^in\(8)
    );
\INFERRED_GEN.data_reg[2][47]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      I1 => \^in\(40),
      I2 => sig_addr_cntr_lsh_kh(7),
      O => \^in\(7)
    );
\INFERRED_GEN.data_reg[2][48]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      I1 => \^in\(40),
      I2 => sig_addr_cntr_lsh_kh(6),
      O => \^in\(6)
    );
\INFERRED_GEN.data_reg[2][49]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[5]\,
      I1 => \^in\(40),
      I2 => sig_addr_cntr_lsh_kh(5),
      O => \^in\(5)
    );
\INFERRED_GEN.data_reg[2][4]_srl3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF57575757"
    )
        port map (
      I0 => sig_brst_cnt_eq_zero_ireg1,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_btt_eq_b2mbaa_ireg1,
      I3 => sig_addr_aligned_ireg1,
      I4 => sig_brst_cnt_eq_one_ireg1,
      I5 => sig_no_btt_residue_ireg1,
      O => \^sig_mstr2data_sequential\
    );
\INFERRED_GEN.data_reg[2][50]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[4]\,
      I1 => \^in\(40),
      I2 => sig_addr_cntr_lsh_kh(4),
      O => \^in\(4)
    );
\INFERRED_GEN.data_reg[2][51]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      I1 => \^in\(40),
      I2 => sig_addr_cntr_lsh_kh(3),
      O => \^in\(3)
    );
\INFERRED_GEN.data_reg[2][52]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      I1 => \^in\(40),
      I2 => sig_addr_cntr_lsh_kh(2),
      O => \^in\(2)
    );
\INFERRED_GEN.data_reg[2][53]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I1 => \^in\(40),
      I2 => sig_addr_cntr_lsh_kh(1),
      O => \^in\(1)
    );
\INFERRED_GEN.data_reg[2][54]_srl3_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I1 => \^in\(40),
      I2 => sig_addr_cntr_lsh_kh(0),
      O => \^in\(0)
    );
\INFERRED_GEN.data_reg[2][5]_srl3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sig_input_eof_reg_reg_n_0,
      I1 => \^sig_mstr2data_sequential\,
      O => sig_calc_error_reg_reg_0(0)
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAEAA"
    )
        port map (
      I0 => sig_init_done,
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => sig_calc_error_pushed,
      O => sig_regfifo_empty_reg0
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCC8888CC0C8888"
    )
        port map (
      I0 => \USE_SINGLE_REG.sig_regfifo_full_reg_reg\(0),
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      I2 => sig_input_reg_empty,
      I3 => sig_sm_halt_reg,
      I4 => sig_cmd2mstr_cmd_valid,
      I5 => sig_calc_error_pushed,
      O => sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    );
sig_addr_aligned_ireg1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      I2 => \sig_bytes_to_mbaa_ireg1[9]_i_2_n_0\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[9]\,
      O => sig_addr_aligned_im0
    );
sig_addr_aligned_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_addr_aligned_im0,
      Q => sig_addr_aligned_ireg1,
      R => sig_reset_reg
    );
\sig_addr_cntr_im0_msh[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAAA"
    )
        port map (
      I0 => \^sig_push_input_reg11_out\,
      I1 => sig_predict_addr_lsh_ireg3(15),
      I2 => p_1_in_0,
      I3 => \FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0\,
      O => \sig_addr_cntr_im0_msh[0]_i_1_n_0\
    );
\sig_addr_cntr_im0_msh[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => Q(41),
      I1 => \^in\(41),
      I2 => sig_cmd2mstr_cmd_valid,
      I3 => sig_sm_halt_reg,
      I4 => sig_input_reg_empty,
      I5 => sig_addr_cntr_im0_msh_reg(0),
      O => \sig_addr_cntr_im0_msh[0]_i_3_n_0\
    );
\sig_addr_cntr_im0_msh[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => Q(44),
      I1 => \^in\(41),
      I2 => sig_cmd2mstr_cmd_valid,
      I3 => sig_sm_halt_reg,
      I4 => sig_input_reg_empty,
      I5 => sig_addr_cntr_im0_msh_reg(3),
      O => \sig_addr_cntr_im0_msh[0]_i_4_n_0\
    );
\sig_addr_cntr_im0_msh[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => Q(43),
      I1 => \^in\(41),
      I2 => sig_cmd2mstr_cmd_valid,
      I3 => sig_sm_halt_reg,
      I4 => sig_input_reg_empty,
      I5 => sig_addr_cntr_im0_msh_reg(2),
      O => \sig_addr_cntr_im0_msh[0]_i_5_n_0\
    );
\sig_addr_cntr_im0_msh[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => Q(42),
      I1 => \^in\(41),
      I2 => sig_cmd2mstr_cmd_valid,
      I3 => sig_sm_halt_reg,
      I4 => sig_input_reg_empty,
      I5 => sig_addr_cntr_im0_msh_reg(1),
      O => \sig_addr_cntr_im0_msh[0]_i_6_n_0\
    );
\sig_addr_cntr_im0_msh[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555C55555"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(0),
      I1 => Q(41),
      I2 => sig_input_reg_empty,
      I3 => sig_sm_halt_reg,
      I4 => sig_cmd2mstr_cmd_valid,
      I5 => \^in\(41),
      O => \sig_addr_cntr_im0_msh[0]_i_7_n_0\
    );
\sig_addr_cntr_im0_msh[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => Q(56),
      I1 => \^in\(41),
      I2 => sig_cmd2mstr_cmd_valid,
      I3 => sig_sm_halt_reg,
      I4 => sig_input_reg_empty,
      I5 => sig_addr_cntr_im0_msh_reg(15),
      O => \sig_addr_cntr_im0_msh[12]_i_2_n_0\
    );
\sig_addr_cntr_im0_msh[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => Q(55),
      I1 => \^in\(41),
      I2 => sig_cmd2mstr_cmd_valid,
      I3 => sig_sm_halt_reg,
      I4 => sig_input_reg_empty,
      I5 => sig_addr_cntr_im0_msh_reg(14),
      O => \sig_addr_cntr_im0_msh[12]_i_3_n_0\
    );
\sig_addr_cntr_im0_msh[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => Q(54),
      I1 => \^in\(41),
      I2 => sig_cmd2mstr_cmd_valid,
      I3 => sig_sm_halt_reg,
      I4 => sig_input_reg_empty,
      I5 => sig_addr_cntr_im0_msh_reg(13),
      O => \sig_addr_cntr_im0_msh[12]_i_4_n_0\
    );
\sig_addr_cntr_im0_msh[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => Q(53),
      I1 => \^in\(41),
      I2 => sig_cmd2mstr_cmd_valid,
      I3 => sig_sm_halt_reg,
      I4 => sig_input_reg_empty,
      I5 => sig_addr_cntr_im0_msh_reg(12),
      O => \sig_addr_cntr_im0_msh[12]_i_5_n_0\
    );
\sig_addr_cntr_im0_msh[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => Q(48),
      I1 => \^in\(41),
      I2 => sig_cmd2mstr_cmd_valid,
      I3 => sig_sm_halt_reg,
      I4 => sig_input_reg_empty,
      I5 => sig_addr_cntr_im0_msh_reg(7),
      O => \sig_addr_cntr_im0_msh[4]_i_2_n_0\
    );
\sig_addr_cntr_im0_msh[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => Q(47),
      I1 => \^in\(41),
      I2 => sig_cmd2mstr_cmd_valid,
      I3 => sig_sm_halt_reg,
      I4 => sig_input_reg_empty,
      I5 => sig_addr_cntr_im0_msh_reg(6),
      O => \sig_addr_cntr_im0_msh[4]_i_3_n_0\
    );
\sig_addr_cntr_im0_msh[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => Q(46),
      I1 => \^in\(41),
      I2 => sig_cmd2mstr_cmd_valid,
      I3 => sig_sm_halt_reg,
      I4 => sig_input_reg_empty,
      I5 => sig_addr_cntr_im0_msh_reg(5),
      O => \sig_addr_cntr_im0_msh[4]_i_4_n_0\
    );
\sig_addr_cntr_im0_msh[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => Q(45),
      I1 => \^in\(41),
      I2 => sig_cmd2mstr_cmd_valid,
      I3 => sig_sm_halt_reg,
      I4 => sig_input_reg_empty,
      I5 => sig_addr_cntr_im0_msh_reg(4),
      O => \sig_addr_cntr_im0_msh[4]_i_5_n_0\
    );
\sig_addr_cntr_im0_msh[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => Q(52),
      I1 => \^in\(41),
      I2 => sig_cmd2mstr_cmd_valid,
      I3 => sig_sm_halt_reg,
      I4 => sig_input_reg_empty,
      I5 => sig_addr_cntr_im0_msh_reg(11),
      O => \sig_addr_cntr_im0_msh[8]_i_2_n_0\
    );
\sig_addr_cntr_im0_msh[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => Q(51),
      I1 => \^in\(41),
      I2 => sig_cmd2mstr_cmd_valid,
      I3 => sig_sm_halt_reg,
      I4 => sig_input_reg_empty,
      I5 => sig_addr_cntr_im0_msh_reg(10),
      O => \sig_addr_cntr_im0_msh[8]_i_3_n_0\
    );
\sig_addr_cntr_im0_msh[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => Q(50),
      I1 => \^in\(41),
      I2 => sig_cmd2mstr_cmd_valid,
      I3 => sig_sm_halt_reg,
      I4 => sig_input_reg_empty,
      I5 => sig_addr_cntr_im0_msh_reg(9),
      O => \sig_addr_cntr_im0_msh[8]_i_4_n_0\
    );
\sig_addr_cntr_im0_msh[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => Q(49),
      I1 => \^in\(41),
      I2 => sig_cmd2mstr_cmd_valid,
      I3 => sig_sm_halt_reg,
      I4 => sig_input_reg_empty,
      I5 => sig_addr_cntr_im0_msh_reg(8),
      O => \sig_addr_cntr_im0_msh[8]_i_5_n_0\
    );
\sig_addr_cntr_im0_msh_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \sig_addr_cntr_im0_msh_reg[0]_i_2_n_7\,
      Q => sig_addr_cntr_im0_msh_reg(0),
      R => sig_reset_reg
    );
\sig_addr_cntr_im0_msh_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sig_addr_cntr_im0_msh_reg[0]_i_2_n_0\,
      CO(2) => \sig_addr_cntr_im0_msh_reg[0]_i_2_n_1\,
      CO(1) => \sig_addr_cntr_im0_msh_reg[0]_i_2_n_2\,
      CO(0) => \sig_addr_cntr_im0_msh_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \sig_addr_cntr_im0_msh[0]_i_3_n_0\,
      O(3) => \sig_addr_cntr_im0_msh_reg[0]_i_2_n_4\,
      O(2) => \sig_addr_cntr_im0_msh_reg[0]_i_2_n_5\,
      O(1) => \sig_addr_cntr_im0_msh_reg[0]_i_2_n_6\,
      O(0) => \sig_addr_cntr_im0_msh_reg[0]_i_2_n_7\,
      S(3) => \sig_addr_cntr_im0_msh[0]_i_4_n_0\,
      S(2) => \sig_addr_cntr_im0_msh[0]_i_5_n_0\,
      S(1) => \sig_addr_cntr_im0_msh[0]_i_6_n_0\,
      S(0) => \sig_addr_cntr_im0_msh[0]_i_7_n_0\
    );
\sig_addr_cntr_im0_msh_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \sig_addr_cntr_im0_msh_reg[8]_i_1_n_5\,
      Q => sig_addr_cntr_im0_msh_reg(10),
      R => sig_reset_reg
    );
\sig_addr_cntr_im0_msh_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \sig_addr_cntr_im0_msh_reg[8]_i_1_n_4\,
      Q => sig_addr_cntr_im0_msh_reg(11),
      R => sig_reset_reg
    );
\sig_addr_cntr_im0_msh_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \sig_addr_cntr_im0_msh_reg[12]_i_1_n_7\,
      Q => sig_addr_cntr_im0_msh_reg(12),
      R => sig_reset_reg
    );
\sig_addr_cntr_im0_msh_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_addr_cntr_im0_msh_reg[8]_i_1_n_0\,
      CO(3) => \NLW_sig_addr_cntr_im0_msh_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \sig_addr_cntr_im0_msh_reg[12]_i_1_n_1\,
      CO(1) => \sig_addr_cntr_im0_msh_reg[12]_i_1_n_2\,
      CO(0) => \sig_addr_cntr_im0_msh_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sig_addr_cntr_im0_msh_reg[12]_i_1_n_4\,
      O(2) => \sig_addr_cntr_im0_msh_reg[12]_i_1_n_5\,
      O(1) => \sig_addr_cntr_im0_msh_reg[12]_i_1_n_6\,
      O(0) => \sig_addr_cntr_im0_msh_reg[12]_i_1_n_7\,
      S(3) => \sig_addr_cntr_im0_msh[12]_i_2_n_0\,
      S(2) => \sig_addr_cntr_im0_msh[12]_i_3_n_0\,
      S(1) => \sig_addr_cntr_im0_msh[12]_i_4_n_0\,
      S(0) => \sig_addr_cntr_im0_msh[12]_i_5_n_0\
    );
\sig_addr_cntr_im0_msh_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \sig_addr_cntr_im0_msh_reg[12]_i_1_n_6\,
      Q => sig_addr_cntr_im0_msh_reg(13),
      R => sig_reset_reg
    );
\sig_addr_cntr_im0_msh_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \sig_addr_cntr_im0_msh_reg[12]_i_1_n_5\,
      Q => sig_addr_cntr_im0_msh_reg(14),
      R => sig_reset_reg
    );
\sig_addr_cntr_im0_msh_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \sig_addr_cntr_im0_msh_reg[12]_i_1_n_4\,
      Q => sig_addr_cntr_im0_msh_reg(15),
      R => sig_reset_reg
    );
\sig_addr_cntr_im0_msh_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \sig_addr_cntr_im0_msh_reg[0]_i_2_n_6\,
      Q => sig_addr_cntr_im0_msh_reg(1),
      R => sig_reset_reg
    );
\sig_addr_cntr_im0_msh_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \sig_addr_cntr_im0_msh_reg[0]_i_2_n_5\,
      Q => sig_addr_cntr_im0_msh_reg(2),
      R => sig_reset_reg
    );
\sig_addr_cntr_im0_msh_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \sig_addr_cntr_im0_msh_reg[0]_i_2_n_4\,
      Q => sig_addr_cntr_im0_msh_reg(3),
      R => sig_reset_reg
    );
\sig_addr_cntr_im0_msh_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \sig_addr_cntr_im0_msh_reg[4]_i_1_n_7\,
      Q => sig_addr_cntr_im0_msh_reg(4),
      R => sig_reset_reg
    );
\sig_addr_cntr_im0_msh_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_addr_cntr_im0_msh_reg[0]_i_2_n_0\,
      CO(3) => \sig_addr_cntr_im0_msh_reg[4]_i_1_n_0\,
      CO(2) => \sig_addr_cntr_im0_msh_reg[4]_i_1_n_1\,
      CO(1) => \sig_addr_cntr_im0_msh_reg[4]_i_1_n_2\,
      CO(0) => \sig_addr_cntr_im0_msh_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sig_addr_cntr_im0_msh_reg[4]_i_1_n_4\,
      O(2) => \sig_addr_cntr_im0_msh_reg[4]_i_1_n_5\,
      O(1) => \sig_addr_cntr_im0_msh_reg[4]_i_1_n_6\,
      O(0) => \sig_addr_cntr_im0_msh_reg[4]_i_1_n_7\,
      S(3) => \sig_addr_cntr_im0_msh[4]_i_2_n_0\,
      S(2) => \sig_addr_cntr_im0_msh[4]_i_3_n_0\,
      S(1) => \sig_addr_cntr_im0_msh[4]_i_4_n_0\,
      S(0) => \sig_addr_cntr_im0_msh[4]_i_5_n_0\
    );
\sig_addr_cntr_im0_msh_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \sig_addr_cntr_im0_msh_reg[4]_i_1_n_6\,
      Q => sig_addr_cntr_im0_msh_reg(5),
      R => sig_reset_reg
    );
\sig_addr_cntr_im0_msh_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \sig_addr_cntr_im0_msh_reg[4]_i_1_n_5\,
      Q => sig_addr_cntr_im0_msh_reg(6),
      R => sig_reset_reg
    );
\sig_addr_cntr_im0_msh_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \sig_addr_cntr_im0_msh_reg[4]_i_1_n_4\,
      Q => sig_addr_cntr_im0_msh_reg(7),
      R => sig_reset_reg
    );
\sig_addr_cntr_im0_msh_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \sig_addr_cntr_im0_msh_reg[8]_i_1_n_7\,
      Q => sig_addr_cntr_im0_msh_reg(8),
      R => sig_reset_reg
    );
\sig_addr_cntr_im0_msh_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_addr_cntr_im0_msh_reg[4]_i_1_n_0\,
      CO(3) => \sig_addr_cntr_im0_msh_reg[8]_i_1_n_0\,
      CO(2) => \sig_addr_cntr_im0_msh_reg[8]_i_1_n_1\,
      CO(1) => \sig_addr_cntr_im0_msh_reg[8]_i_1_n_2\,
      CO(0) => \sig_addr_cntr_im0_msh_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sig_addr_cntr_im0_msh_reg[8]_i_1_n_4\,
      O(2) => \sig_addr_cntr_im0_msh_reg[8]_i_1_n_5\,
      O(1) => \sig_addr_cntr_im0_msh_reg[8]_i_1_n_6\,
      O(0) => \sig_addr_cntr_im0_msh_reg[8]_i_1_n_7\,
      S(3) => \sig_addr_cntr_im0_msh[8]_i_2_n_0\,
      S(2) => \sig_addr_cntr_im0_msh[8]_i_3_n_0\,
      S(1) => \sig_addr_cntr_im0_msh[8]_i_4_n_0\,
      S(0) => \sig_addr_cntr_im0_msh[8]_i_5_n_0\
    );
\sig_addr_cntr_im0_msh_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \sig_addr_cntr_im0_msh[0]_i_1_n_0\,
      D => \sig_addr_cntr_im0_msh_reg[8]_i_1_n_6\,
      Q => sig_addr_cntr_im0_msh_reg(9),
      R => sig_reset_reg
    );
\sig_addr_cntr_incr_ireg2[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(0),
      O => \sig_addr_cntr_incr_ireg2[0]_i_1_n_0\
    );
\sig_addr_cntr_incr_ireg2[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => sig_first_xfer_im0,
      I1 => sig_addr_aligned_ireg1,
      I2 => sig_btt_lt_b2mbaa_ireg1,
      O => \sig_addr_cntr_incr_ireg2[10]_i_1_n_0\
    );
\sig_addr_cntr_incr_ireg2[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[1]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(1),
      O => \sig_addr_cntr_incr_ireg2[1]_i_1_n_0\
    );
\sig_addr_cntr_incr_ireg2[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[2]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(2),
      O => \sig_addr_cntr_incr_ireg2[2]_i_1_n_0\
    );
\sig_addr_cntr_incr_ireg2[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(3),
      O => \sig_addr_cntr_incr_ireg2[3]_i_1_n_0\
    );
\sig_addr_cntr_incr_ireg2[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[4]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(4),
      O => \sig_addr_cntr_incr_ireg2[4]_i_1_n_0\
    );
\sig_addr_cntr_incr_ireg2[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[5]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(5),
      O => \sig_addr_cntr_incr_ireg2[5]_i_1_n_0\
    );
\sig_addr_cntr_incr_ireg2[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[6]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(6),
      O => \sig_addr_cntr_incr_ireg2[6]_i_1_n_0\
    );
\sig_addr_cntr_incr_ireg2[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[7]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(7),
      O => \sig_addr_cntr_incr_ireg2[7]_i_1_n_0\
    );
\sig_addr_cntr_incr_ireg2[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[8]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(8),
      O => \sig_addr_cntr_incr_ireg2[8]_i_1_n_0\
    );
\sig_addr_cntr_incr_ireg2[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[9]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(9),
      O => \sig_addr_cntr_incr_ireg2[9]_i_1_n_0\
    );
\sig_addr_cntr_incr_ireg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[0]_i_1_n_0\,
      Q => \sig_addr_cntr_incr_ireg2_reg_n_0_[0]\,
      R => sig_reset_reg
    );
\sig_addr_cntr_incr_ireg2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[10]_i_1_n_0\,
      Q => \sig_addr_cntr_incr_ireg2_reg_n_0_[10]\,
      R => sig_reset_reg
    );
\sig_addr_cntr_incr_ireg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[1]_i_1_n_0\,
      Q => \sig_addr_cntr_incr_ireg2_reg_n_0_[1]\,
      R => sig_reset_reg
    );
\sig_addr_cntr_incr_ireg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[2]_i_1_n_0\,
      Q => \sig_addr_cntr_incr_ireg2_reg_n_0_[2]\,
      R => sig_reset_reg
    );
\sig_addr_cntr_incr_ireg2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[3]_i_1_n_0\,
      Q => \sig_addr_cntr_incr_ireg2_reg_n_0_[3]\,
      R => sig_reset_reg
    );
\sig_addr_cntr_incr_ireg2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[4]_i_1_n_0\,
      Q => \sig_addr_cntr_incr_ireg2_reg_n_0_[4]\,
      R => sig_reset_reg
    );
\sig_addr_cntr_incr_ireg2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[5]_i_1_n_0\,
      Q => \sig_addr_cntr_incr_ireg2_reg_n_0_[5]\,
      R => sig_reset_reg
    );
\sig_addr_cntr_incr_ireg2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[6]_i_1_n_0\,
      Q => \sig_addr_cntr_incr_ireg2_reg_n_0_[6]\,
      R => sig_reset_reg
    );
\sig_addr_cntr_incr_ireg2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[7]_i_1_n_0\,
      Q => \sig_addr_cntr_incr_ireg2_reg_n_0_[7]\,
      R => sig_reset_reg
    );
\sig_addr_cntr_incr_ireg2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[8]_i_1_n_0\,
      Q => \sig_addr_cntr_incr_ireg2_reg_n_0_[8]\,
      R => sig_reset_reg
    );
\sig_addr_cntr_incr_ireg2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[9]_i_1_n_0\,
      Q => \sig_addr_cntr_incr_ireg2_reg_n_0_[9]\,
      R => sig_reset_reg
    );
\sig_addr_cntr_lsh_im0[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => Q(25),
      I1 => \^in\(41),
      I2 => sig_cmd2mstr_cmd_valid,
      I3 => sig_sm_halt_reg,
      I4 => sig_input_reg_empty,
      I5 => \sig_predict_addr_lsh_ireg3_reg_n_0_[0]\,
      O => p_1_in(0)
    );
\sig_addr_cntr_lsh_im0[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => Q(35),
      I1 => \^in\(41),
      I2 => sig_cmd2mstr_cmd_valid,
      I3 => sig_sm_halt_reg,
      I4 => sig_input_reg_empty,
      I5 => \sig_predict_addr_lsh_ireg3_reg_n_0_[10]\,
      O => p_1_in(10)
    );
\sig_addr_cntr_lsh_im0[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => Q(36),
      I1 => \^in\(41),
      I2 => sig_cmd2mstr_cmd_valid,
      I3 => sig_sm_halt_reg,
      I4 => sig_input_reg_empty,
      I5 => \sig_predict_addr_lsh_ireg3_reg_n_0_[11]\,
      O => p_1_in(11)
    );
\sig_addr_cntr_lsh_im0[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => Q(37),
      I1 => \^in\(41),
      I2 => sig_cmd2mstr_cmd_valid,
      I3 => sig_sm_halt_reg,
      I4 => sig_input_reg_empty,
      I5 => \sig_predict_addr_lsh_ireg3_reg_n_0_[12]\,
      O => p_1_in(12)
    );
\sig_addr_cntr_lsh_im0[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => Q(38),
      I1 => \^in\(41),
      I2 => sig_cmd2mstr_cmd_valid,
      I3 => sig_sm_halt_reg,
      I4 => sig_input_reg_empty,
      I5 => \sig_predict_addr_lsh_ireg3_reg_n_0_[13]\,
      O => p_1_in(13)
    );
\sig_addr_cntr_lsh_im0[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => Q(39),
      I1 => \^in\(41),
      I2 => sig_cmd2mstr_cmd_valid,
      I3 => sig_sm_halt_reg,
      I4 => sig_input_reg_empty,
      I5 => \sig_predict_addr_lsh_ireg3_reg_n_0_[14]\,
      O => p_1_in(14)
    );
\sig_addr_cntr_lsh_im0[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0020"
    )
        port map (
      I0 => sig_input_reg_empty,
      I1 => sig_sm_halt_reg,
      I2 => sig_cmd2mstr_cmd_valid,
      I3 => \^in\(41),
      I4 => \FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0\,
      O => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\
    );
\sig_addr_cntr_lsh_im0[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => Q(40),
      I1 => \^in\(41),
      I2 => sig_cmd2mstr_cmd_valid,
      I3 => sig_sm_halt_reg,
      I4 => sig_input_reg_empty,
      I5 => sig_predict_addr_lsh_ireg3(15),
      O => p_1_in(15)
    );
\sig_addr_cntr_lsh_im0[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => Q(26),
      I1 => \^in\(41),
      I2 => sig_cmd2mstr_cmd_valid,
      I3 => sig_sm_halt_reg,
      I4 => sig_input_reg_empty,
      I5 => \sig_predict_addr_lsh_ireg3_reg_n_0_[1]\,
      O => p_1_in(1)
    );
\sig_addr_cntr_lsh_im0[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => Q(27),
      I1 => \^in\(41),
      I2 => sig_cmd2mstr_cmd_valid,
      I3 => sig_sm_halt_reg,
      I4 => sig_input_reg_empty,
      I5 => \sig_predict_addr_lsh_ireg3_reg_n_0_[2]\,
      O => p_1_in(2)
    );
\sig_addr_cntr_lsh_im0[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => Q(28),
      I1 => \^in\(41),
      I2 => sig_cmd2mstr_cmd_valid,
      I3 => sig_sm_halt_reg,
      I4 => sig_input_reg_empty,
      I5 => \sig_predict_addr_lsh_ireg3_reg_n_0_[3]\,
      O => p_1_in(3)
    );
\sig_addr_cntr_lsh_im0[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => Q(29),
      I1 => \^in\(41),
      I2 => sig_cmd2mstr_cmd_valid,
      I3 => sig_sm_halt_reg,
      I4 => sig_input_reg_empty,
      I5 => \sig_predict_addr_lsh_ireg3_reg_n_0_[4]\,
      O => p_1_in(4)
    );
\sig_addr_cntr_lsh_im0[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => Q(30),
      I1 => \^in\(41),
      I2 => sig_cmd2mstr_cmd_valid,
      I3 => sig_sm_halt_reg,
      I4 => sig_input_reg_empty,
      I5 => \sig_predict_addr_lsh_ireg3_reg_n_0_[5]\,
      O => p_1_in(5)
    );
\sig_addr_cntr_lsh_im0[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => Q(31),
      I1 => \^in\(41),
      I2 => sig_cmd2mstr_cmd_valid,
      I3 => sig_sm_halt_reg,
      I4 => sig_input_reg_empty,
      I5 => \sig_predict_addr_lsh_ireg3_reg_n_0_[6]\,
      O => p_1_in(6)
    );
\sig_addr_cntr_lsh_im0[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => Q(32),
      I1 => \^in\(41),
      I2 => sig_cmd2mstr_cmd_valid,
      I3 => sig_sm_halt_reg,
      I4 => sig_input_reg_empty,
      I5 => \sig_predict_addr_lsh_ireg3_reg_n_0_[7]\,
      O => p_1_in(7)
    );
\sig_addr_cntr_lsh_im0[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => Q(33),
      I1 => \^in\(41),
      I2 => sig_cmd2mstr_cmd_valid,
      I3 => sig_sm_halt_reg,
      I4 => sig_input_reg_empty,
      I5 => \sig_predict_addr_lsh_ireg3_reg_n_0_[8]\,
      O => p_1_in(8)
    );
\sig_addr_cntr_lsh_im0[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => Q(34),
      I1 => \^in\(41),
      I2 => sig_cmd2mstr_cmd_valid,
      I3 => sig_sm_halt_reg,
      I4 => sig_input_reg_empty,
      I5 => \sig_predict_addr_lsh_ireg3_reg_n_0_[9]\,
      O => p_1_in(9)
    );
\sig_addr_cntr_lsh_im0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(0),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      R => sig_reset_reg
    );
\sig_addr_cntr_lsh_im0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(10),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[10]\,
      R => sig_reset_reg
    );
\sig_addr_cntr_lsh_im0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(11),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[11]\,
      R => sig_reset_reg
    );
\sig_addr_cntr_lsh_im0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(12),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[12]\,
      R => sig_reset_reg
    );
\sig_addr_cntr_lsh_im0_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(13),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[13]\,
      R => sig_reset_reg
    );
\sig_addr_cntr_lsh_im0_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(14),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[14]\,
      R => sig_reset_reg
    );
\sig_addr_cntr_lsh_im0_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(15),
      Q => p_1_in_0,
      R => sig_reset_reg
    );
\sig_addr_cntr_lsh_im0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(1),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      R => sig_reset_reg
    );
\sig_addr_cntr_lsh_im0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(2),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      R => sig_reset_reg
    );
\sig_addr_cntr_lsh_im0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(3),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      R => sig_reset_reg
    );
\sig_addr_cntr_lsh_im0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(4),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[4]\,
      R => sig_reset_reg
    );
\sig_addr_cntr_lsh_im0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(5),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[5]\,
      R => sig_reset_reg
    );
\sig_addr_cntr_lsh_im0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(6),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      R => sig_reset_reg
    );
\sig_addr_cntr_lsh_im0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(7),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      R => sig_reset_reg
    );
\sig_addr_cntr_lsh_im0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(8),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\,
      R => sig_reset_reg
    );
\sig_addr_cntr_lsh_im0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(9),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[9]\,
      R => sig_reset_reg
    );
\sig_addr_cntr_lsh_kh[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \^in\(41),
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => sig_sm_halt_reg,
      I3 => sig_input_reg_empty,
      O => \^sig_push_input_reg11_out\
    );
\sig_addr_cntr_lsh_kh_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^sig_push_input_reg11_out\,
      D => Q(25),
      Q => sig_addr_cntr_lsh_kh(0),
      R => sig_reset_reg
    );
\sig_addr_cntr_lsh_kh_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^sig_push_input_reg11_out\,
      D => Q(35),
      Q => sig_addr_cntr_lsh_kh(10),
      R => sig_reset_reg
    );
\sig_addr_cntr_lsh_kh_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^sig_push_input_reg11_out\,
      D => Q(36),
      Q => sig_addr_cntr_lsh_kh(11),
      R => sig_reset_reg
    );
\sig_addr_cntr_lsh_kh_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^sig_push_input_reg11_out\,
      D => Q(37),
      Q => sig_addr_cntr_lsh_kh(12),
      R => sig_reset_reg
    );
\sig_addr_cntr_lsh_kh_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^sig_push_input_reg11_out\,
      D => Q(38),
      Q => sig_addr_cntr_lsh_kh(13),
      R => sig_reset_reg
    );
\sig_addr_cntr_lsh_kh_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^sig_push_input_reg11_out\,
      D => Q(39),
      Q => sig_addr_cntr_lsh_kh(14),
      R => sig_reset_reg
    );
\sig_addr_cntr_lsh_kh_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^sig_push_input_reg11_out\,
      D => Q(40),
      Q => sig_addr_cntr_lsh_kh(15),
      R => sig_reset_reg
    );
\sig_addr_cntr_lsh_kh_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^sig_push_input_reg11_out\,
      D => Q(41),
      Q => sig_addr_cntr_lsh_kh(16),
      R => sig_reset_reg
    );
\sig_addr_cntr_lsh_kh_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^sig_push_input_reg11_out\,
      D => Q(42),
      Q => sig_addr_cntr_lsh_kh(17),
      R => sig_reset_reg
    );
\sig_addr_cntr_lsh_kh_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^sig_push_input_reg11_out\,
      D => Q(43),
      Q => sig_addr_cntr_lsh_kh(18),
      R => sig_reset_reg
    );
\sig_addr_cntr_lsh_kh_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^sig_push_input_reg11_out\,
      D => Q(44),
      Q => sig_addr_cntr_lsh_kh(19),
      R => sig_reset_reg
    );
\sig_addr_cntr_lsh_kh_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^sig_push_input_reg11_out\,
      D => Q(26),
      Q => sig_addr_cntr_lsh_kh(1),
      R => sig_reset_reg
    );
\sig_addr_cntr_lsh_kh_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^sig_push_input_reg11_out\,
      D => Q(45),
      Q => sig_addr_cntr_lsh_kh(20),
      R => sig_reset_reg
    );
\sig_addr_cntr_lsh_kh_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^sig_push_input_reg11_out\,
      D => Q(46),
      Q => sig_addr_cntr_lsh_kh(21),
      R => sig_reset_reg
    );
\sig_addr_cntr_lsh_kh_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^sig_push_input_reg11_out\,
      D => Q(47),
      Q => sig_addr_cntr_lsh_kh(22),
      R => sig_reset_reg
    );
\sig_addr_cntr_lsh_kh_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^sig_push_input_reg11_out\,
      D => Q(48),
      Q => sig_addr_cntr_lsh_kh(23),
      R => sig_reset_reg
    );
\sig_addr_cntr_lsh_kh_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^sig_push_input_reg11_out\,
      D => Q(49),
      Q => sig_addr_cntr_lsh_kh(24),
      R => sig_reset_reg
    );
\sig_addr_cntr_lsh_kh_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^sig_push_input_reg11_out\,
      D => Q(50),
      Q => sig_addr_cntr_lsh_kh(25),
      R => sig_reset_reg
    );
\sig_addr_cntr_lsh_kh_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^sig_push_input_reg11_out\,
      D => Q(51),
      Q => sig_addr_cntr_lsh_kh(26),
      R => sig_reset_reg
    );
\sig_addr_cntr_lsh_kh_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^sig_push_input_reg11_out\,
      D => Q(52),
      Q => sig_addr_cntr_lsh_kh(27),
      R => sig_reset_reg
    );
\sig_addr_cntr_lsh_kh_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^sig_push_input_reg11_out\,
      D => Q(53),
      Q => sig_addr_cntr_lsh_kh(28),
      R => sig_reset_reg
    );
\sig_addr_cntr_lsh_kh_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^sig_push_input_reg11_out\,
      D => Q(54),
      Q => sig_addr_cntr_lsh_kh(29),
      R => sig_reset_reg
    );
\sig_addr_cntr_lsh_kh_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^sig_push_input_reg11_out\,
      D => Q(27),
      Q => sig_addr_cntr_lsh_kh(2),
      R => sig_reset_reg
    );
\sig_addr_cntr_lsh_kh_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^sig_push_input_reg11_out\,
      D => Q(55),
      Q => sig_addr_cntr_lsh_kh(30),
      R => sig_reset_reg
    );
\sig_addr_cntr_lsh_kh_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^sig_push_input_reg11_out\,
      D => Q(56),
      Q => sig_addr_cntr_lsh_kh(31),
      R => sig_reset_reg
    );
\sig_addr_cntr_lsh_kh_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^sig_push_input_reg11_out\,
      D => Q(28),
      Q => sig_addr_cntr_lsh_kh(3),
      R => sig_reset_reg
    );
\sig_addr_cntr_lsh_kh_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^sig_push_input_reg11_out\,
      D => Q(29),
      Q => sig_addr_cntr_lsh_kh(4),
      R => sig_reset_reg
    );
\sig_addr_cntr_lsh_kh_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^sig_push_input_reg11_out\,
      D => Q(30),
      Q => sig_addr_cntr_lsh_kh(5),
      R => sig_reset_reg
    );
\sig_addr_cntr_lsh_kh_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^sig_push_input_reg11_out\,
      D => Q(31),
      Q => sig_addr_cntr_lsh_kh(6),
      R => sig_reset_reg
    );
\sig_addr_cntr_lsh_kh_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^sig_push_input_reg11_out\,
      D => Q(32),
      Q => sig_addr_cntr_lsh_kh(7),
      R => sig_reset_reg
    );
\sig_addr_cntr_lsh_kh_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^sig_push_input_reg11_out\,
      D => Q(33),
      Q => sig_addr_cntr_lsh_kh(8),
      R => sig_reset_reg
    );
\sig_addr_cntr_lsh_kh_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^sig_push_input_reg11_out\,
      D => Q(34),
      Q => sig_addr_cntr_lsh_kh(9),
      R => sig_reset_reg
    );
\sig_adjusted_addr_incr_ireg2[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(3),
      O => \sig_adjusted_addr_incr_ireg2[3]_i_2_n_0\
    );
\sig_adjusted_addr_incr_ireg2[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[2]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(2),
      O => \sig_adjusted_addr_incr_ireg2[3]_i_3_n_0\
    );
\sig_adjusted_addr_incr_ireg2[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07F7F808"
    )
        port map (
      I0 => sig_bytes_to_mbaa_ireg1(1),
      I1 => sig_first_xfer_im0,
      I2 => sig_btt_lt_b2mbaa_ireg1,
      I3 => \sig_btt_cntr_im0_reg_n_0_[1]\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      O => \sig_adjusted_addr_incr_ireg2[3]_i_4_n_0\
    );
\sig_adjusted_addr_incr_ireg2[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07F7F808"
    )
        port map (
      I0 => sig_bytes_to_mbaa_ireg1(0),
      I1 => sig_first_xfer_im0,
      I2 => sig_btt_lt_b2mbaa_ireg1,
      I3 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      O => \sig_adjusted_addr_incr_ireg2[3]_i_5_n_0\
    );
\sig_adjusted_addr_incr_ireg2[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[7]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(7),
      O => \sig_adjusted_addr_incr_ireg2[7]_i_2_n_0\
    );
\sig_adjusted_addr_incr_ireg2[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[6]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(6),
      O => \sig_adjusted_addr_incr_ireg2[7]_i_3_n_0\
    );
\sig_adjusted_addr_incr_ireg2[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[5]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(5),
      O => \sig_adjusted_addr_incr_ireg2[7]_i_4_n_0\
    );
\sig_adjusted_addr_incr_ireg2[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[4]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(4),
      O => \sig_adjusted_addr_incr_ireg2[7]_i_5_n_0\
    );
\sig_adjusted_addr_incr_ireg2[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[9]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(9),
      O => \sig_adjusted_addr_incr_ireg2[9]_i_2_n_0\
    );
\sig_adjusted_addr_incr_ireg2[9]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[8]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(8),
      O => \sig_adjusted_addr_incr_ireg2[9]_i_3_n_0\
    );
\sig_adjusted_addr_incr_ireg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(0),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\,
      R => sig_reset_reg
    );
\sig_adjusted_addr_incr_ireg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(1),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\,
      R => sig_reset_reg
    );
\sig_adjusted_addr_incr_ireg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(2),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\,
      R => sig_reset_reg
    );
\sig_adjusted_addr_incr_ireg2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(3),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[3]\,
      R => sig_reset_reg
    );
\sig_adjusted_addr_incr_ireg2_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sig_adjusted_addr_incr_ireg2_reg[3]_i_1_n_0\,
      CO(2) => \sig_adjusted_addr_incr_ireg2_reg[3]_i_1_n_1\,
      CO(1) => \sig_adjusted_addr_incr_ireg2_reg[3]_i_1_n_2\,
      CO(0) => \sig_adjusted_addr_incr_ireg2_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      DI(0) => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      O(3 downto 0) => sig_adjusted_addr_incr_im1(3 downto 0),
      S(3) => \sig_adjusted_addr_incr_ireg2[3]_i_2_n_0\,
      S(2) => \sig_adjusted_addr_incr_ireg2[3]_i_3_n_0\,
      S(1) => \sig_adjusted_addr_incr_ireg2[3]_i_4_n_0\,
      S(0) => \sig_adjusted_addr_incr_ireg2[3]_i_5_n_0\
    );
\sig_adjusted_addr_incr_ireg2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(4),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[4]\,
      R => sig_reset_reg
    );
\sig_adjusted_addr_incr_ireg2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(5),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[5]\,
      R => sig_reset_reg
    );
\sig_adjusted_addr_incr_ireg2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(6),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[6]\,
      R => sig_reset_reg
    );
\sig_adjusted_addr_incr_ireg2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(7),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[7]\,
      R => sig_reset_reg
    );
\sig_adjusted_addr_incr_ireg2_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_adjusted_addr_incr_ireg2_reg[3]_i_1_n_0\,
      CO(3) => \sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_0\,
      CO(2) => \sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_1\,
      CO(1) => \sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_2\,
      CO(0) => \sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sig_adjusted_addr_incr_im1(7 downto 4),
      S(3) => \sig_adjusted_addr_incr_ireg2[7]_i_2_n_0\,
      S(2) => \sig_adjusted_addr_incr_ireg2[7]_i_3_n_0\,
      S(1) => \sig_adjusted_addr_incr_ireg2[7]_i_4_n_0\,
      S(0) => \sig_adjusted_addr_incr_ireg2[7]_i_5_n_0\
    );
\sig_adjusted_addr_incr_ireg2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(8),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[8]\,
      R => sig_reset_reg
    );
\sig_adjusted_addr_incr_ireg2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(9),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[9]\,
      R => sig_reset_reg
    );
\sig_adjusted_addr_incr_ireg2_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_0\,
      CO(3 downto 1) => \NLW_sig_adjusted_addr_incr_ireg2_reg[9]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \sig_adjusted_addr_incr_ireg2_reg[9]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_sig_adjusted_addr_incr_ireg2_reg[9]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => sig_adjusted_addr_incr_im1(9 downto 8),
      S(3 downto 2) => B"00",
      S(1) => \sig_adjusted_addr_incr_ireg2[9]_i_2_n_0\,
      S(0) => \sig_adjusted_addr_incr_ireg2[9]_i_3_n_0\
    );
sig_brst_cnt_eq_one_ireg1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[10]\,
      I1 => sig_btt_lt_b2mbaa_ireg1_i_2_n_0,
      O => sig_brst_cnt_eq_one_im0
    );
sig_brst_cnt_eq_one_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_brst_cnt_eq_one_im0,
      Q => sig_brst_cnt_eq_one_ireg1,
      R => sig_reset_reg
    );
sig_brst_cnt_eq_zero_ireg1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[10]\,
      I1 => sig_btt_lt_b2mbaa_ireg1_i_2_n_0,
      O => sig_brst_cnt_eq_zero_im0
    );
sig_brst_cnt_eq_zero_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_brst_cnt_eq_zero_im0,
      Q => sig_brst_cnt_eq_zero_ireg1,
      R => sig_reset_reg
    );
\sig_btt_cntr_im0[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555155"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[10]\,
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^in\(41),
      O => \sig_btt_cntr_im0[11]_i_2_n_0\
    );
\sig_btt_cntr_im0[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555155"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[9]\,
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^in\(41),
      O => \sig_btt_cntr_im0[11]_i_3_n_0\
    );
\sig_btt_cntr_im0[11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555155"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[8]\,
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^in\(41),
      O => \sig_btt_cntr_im0[11]_i_4_n_0\
    );
\sig_btt_cntr_im0[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555D5555555155"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[11]\,
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^in\(41),
      I5 => Q(11),
      O => \sig_btt_cntr_im0[11]_i_5_n_0\
    );
\sig_btt_cntr_im0[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[10]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[10]\,
      I2 => \^sig_push_input_reg11_out\,
      I3 => Q(10),
      O => \sig_btt_cntr_im0[11]_i_6_n_0\
    );
\sig_btt_cntr_im0[11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[9]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[9]\,
      I2 => \^sig_push_input_reg11_out\,
      I3 => Q(9),
      O => \sig_btt_cntr_im0[11]_i_7_n_0\
    );
\sig_btt_cntr_im0[11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[8]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[8]\,
      I2 => \^sig_push_input_reg11_out\,
      I3 => Q(8),
      O => \sig_btt_cntr_im0[11]_i_8_n_0\
    );
\sig_btt_cntr_im0[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555D5555555155"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[15]\,
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^in\(41),
      I5 => Q(15),
      O => \sig_btt_cntr_im0[15]_i_2_n_0\
    );
\sig_btt_cntr_im0[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555D5555555155"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[14]\,
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^in\(41),
      I5 => Q(14),
      O => \sig_btt_cntr_im0[15]_i_3_n_0\
    );
\sig_btt_cntr_im0[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555D5555555155"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[13]\,
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^in\(41),
      I5 => Q(13),
      O => \sig_btt_cntr_im0[15]_i_4_n_0\
    );
\sig_btt_cntr_im0[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555D5555555155"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[12]\,
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^in\(41),
      I5 => Q(12),
      O => \sig_btt_cntr_im0[15]_i_5_n_0\
    );
\sig_btt_cntr_im0[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555D5555555155"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[19]\,
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^in\(41),
      I5 => Q(19),
      O => \sig_btt_cntr_im0[19]_i_2_n_0\
    );
\sig_btt_cntr_im0[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555D5555555155"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[18]\,
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^in\(41),
      I5 => Q(18),
      O => \sig_btt_cntr_im0[19]_i_3_n_0\
    );
\sig_btt_cntr_im0[19]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555D5555555155"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[17]\,
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^in\(41),
      I5 => Q(17),
      O => \sig_btt_cntr_im0[19]_i_4_n_0\
    );
\sig_btt_cntr_im0[19]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555D5555555155"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[16]\,
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^in\(41),
      I5 => Q(16),
      O => \sig_btt_cntr_im0[19]_i_5_n_0\
    );
\sig_btt_cntr_im0[22]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => sig_input_reg_empty,
      I1 => sig_sm_halt_reg,
      I2 => sig_cmd2mstr_cmd_valid,
      I3 => \^in\(41),
      O => \sig_btt_cntr_im0[22]_i_2_n_0\
    );
\sig_btt_cntr_im0[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555D5555555155"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[22]\,
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^in\(41),
      I5 => Q(22),
      O => \sig_btt_cntr_im0[22]_i_3_n_0\
    );
\sig_btt_cntr_im0[22]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555D5555555155"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[21]\,
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^in\(41),
      I5 => Q(21),
      O => \sig_btt_cntr_im0[22]_i_4_n_0\
    );
\sig_btt_cntr_im0[22]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555D5555555155"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[20]\,
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^in\(41),
      I5 => Q(20),
      O => \sig_btt_cntr_im0[22]_i_5_n_0\
    );
\sig_btt_cntr_im0[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555155"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[3]\,
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^in\(41),
      O => \sig_btt_cntr_im0[3]_i_2_n_0\
    );
\sig_btt_cntr_im0[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555155"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[2]\,
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^in\(41),
      O => \sig_btt_cntr_im0[3]_i_3_n_0\
    );
\sig_btt_cntr_im0[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555155"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[1]\,
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^in\(41),
      O => \sig_btt_cntr_im0[3]_i_4_n_0\
    );
\sig_btt_cntr_im0[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555155"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[0]\,
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^in\(41),
      O => \sig_btt_cntr_im0[3]_i_5_n_0\
    );
\sig_btt_cntr_im0[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[3]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      I2 => \^sig_push_input_reg11_out\,
      I3 => Q(3),
      O => \sig_btt_cntr_im0[3]_i_6_n_0\
    );
\sig_btt_cntr_im0[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[2]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[2]\,
      I2 => \^sig_push_input_reg11_out\,
      I3 => Q(2),
      O => \sig_btt_cntr_im0[3]_i_7_n_0\
    );
\sig_btt_cntr_im0[3]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[1]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[1]\,
      I2 => \^sig_push_input_reg11_out\,
      I3 => Q(1),
      O => \sig_btt_cntr_im0[3]_i_8_n_0\
    );
\sig_btt_cntr_im0[3]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[0]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      I2 => \^sig_push_input_reg11_out\,
      I3 => Q(0),
      O => \sig_btt_cntr_im0[3]_i_9_n_0\
    );
\sig_btt_cntr_im0[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555155"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[7]\,
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^in\(41),
      O => \sig_btt_cntr_im0[7]_i_2_n_0\
    );
\sig_btt_cntr_im0[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555155"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[6]\,
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^in\(41),
      O => \sig_btt_cntr_im0[7]_i_3_n_0\
    );
\sig_btt_cntr_im0[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555155"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[5]\,
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^in\(41),
      O => \sig_btt_cntr_im0[7]_i_4_n_0\
    );
\sig_btt_cntr_im0[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555155"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[4]\,
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^in\(41),
      O => \sig_btt_cntr_im0[7]_i_5_n_0\
    );
\sig_btt_cntr_im0[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[7]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[7]\,
      I2 => \^sig_push_input_reg11_out\,
      I3 => Q(7),
      O => \sig_btt_cntr_im0[7]_i_6_n_0\
    );
\sig_btt_cntr_im0[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[6]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[6]\,
      I2 => \^sig_push_input_reg11_out\,
      I3 => Q(6),
      O => \sig_btt_cntr_im0[7]_i_7_n_0\
    );
\sig_btt_cntr_im0[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[5]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[5]\,
      I2 => \^sig_push_input_reg11_out\,
      I3 => Q(5),
      O => \sig_btt_cntr_im0[7]_i_8_n_0\
    );
\sig_btt_cntr_im0[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[4]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[4]\,
      I2 => \^sig_push_input_reg11_out\,
      I3 => Q(4),
      O => \sig_btt_cntr_im0[7]_i_9_n_0\
    );
\sig_btt_cntr_im0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[3]_i_1_n_7\,
      Q => \sig_btt_cntr_im0_reg_n_0_[0]\,
      R => sig_reset_reg
    );
\sig_btt_cntr_im0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[11]_i_1_n_5\,
      Q => \sig_btt_cntr_im0_reg_n_0_[10]\,
      R => sig_reset_reg
    );
\sig_btt_cntr_im0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[11]_i_1_n_4\,
      Q => \sig_btt_cntr_im0_reg_n_0_[11]\,
      R => sig_reset_reg
    );
\sig_btt_cntr_im0_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_btt_cntr_im0_reg[7]_i_1_n_0\,
      CO(3) => \sig_btt_cntr_im0_reg[11]_i_1_n_0\,
      CO(2) => \sig_btt_cntr_im0_reg[11]_i_1_n_1\,
      CO(1) => \sig_btt_cntr_im0_reg[11]_i_1_n_2\,
      CO(0) => \sig_btt_cntr_im0_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \sig_btt_cntr_im0[22]_i_2_n_0\,
      DI(2) => \sig_btt_cntr_im0[11]_i_2_n_0\,
      DI(1) => \sig_btt_cntr_im0[11]_i_3_n_0\,
      DI(0) => \sig_btt_cntr_im0[11]_i_4_n_0\,
      O(3) => \sig_btt_cntr_im0_reg[11]_i_1_n_4\,
      O(2) => \sig_btt_cntr_im0_reg[11]_i_1_n_5\,
      O(1) => \sig_btt_cntr_im0_reg[11]_i_1_n_6\,
      O(0) => \sig_btt_cntr_im0_reg[11]_i_1_n_7\,
      S(3) => \sig_btt_cntr_im0[11]_i_5_n_0\,
      S(2) => \sig_btt_cntr_im0[11]_i_6_n_0\,
      S(1) => \sig_btt_cntr_im0[11]_i_7_n_0\,
      S(0) => \sig_btt_cntr_im0[11]_i_8_n_0\
    );
\sig_btt_cntr_im0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[15]_i_1_n_7\,
      Q => \sig_btt_cntr_im0_reg_n_0_[12]\,
      R => sig_reset_reg
    );
\sig_btt_cntr_im0_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[15]_i_1_n_6\,
      Q => \sig_btt_cntr_im0_reg_n_0_[13]\,
      R => sig_reset_reg
    );
\sig_btt_cntr_im0_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[15]_i_1_n_5\,
      Q => \sig_btt_cntr_im0_reg_n_0_[14]\,
      R => sig_reset_reg
    );
\sig_btt_cntr_im0_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[15]_i_1_n_4\,
      Q => \sig_btt_cntr_im0_reg_n_0_[15]\,
      R => sig_reset_reg
    );
\sig_btt_cntr_im0_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_btt_cntr_im0_reg[11]_i_1_n_0\,
      CO(3) => \sig_btt_cntr_im0_reg[15]_i_1_n_0\,
      CO(2) => \sig_btt_cntr_im0_reg[15]_i_1_n_1\,
      CO(1) => \sig_btt_cntr_im0_reg[15]_i_1_n_2\,
      CO(0) => \sig_btt_cntr_im0_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \sig_btt_cntr_im0[22]_i_2_n_0\,
      DI(2) => \sig_btt_cntr_im0[22]_i_2_n_0\,
      DI(1) => \sig_btt_cntr_im0[22]_i_2_n_0\,
      DI(0) => \sig_btt_cntr_im0[22]_i_2_n_0\,
      O(3) => \sig_btt_cntr_im0_reg[15]_i_1_n_4\,
      O(2) => \sig_btt_cntr_im0_reg[15]_i_1_n_5\,
      O(1) => \sig_btt_cntr_im0_reg[15]_i_1_n_6\,
      O(0) => \sig_btt_cntr_im0_reg[15]_i_1_n_7\,
      S(3) => \sig_btt_cntr_im0[15]_i_2_n_0\,
      S(2) => \sig_btt_cntr_im0[15]_i_3_n_0\,
      S(1) => \sig_btt_cntr_im0[15]_i_4_n_0\,
      S(0) => \sig_btt_cntr_im0[15]_i_5_n_0\
    );
\sig_btt_cntr_im0_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[19]_i_1_n_7\,
      Q => \sig_btt_cntr_im0_reg_n_0_[16]\,
      R => sig_reset_reg
    );
\sig_btt_cntr_im0_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[19]_i_1_n_6\,
      Q => \sig_btt_cntr_im0_reg_n_0_[17]\,
      R => sig_reset_reg
    );
\sig_btt_cntr_im0_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[19]_i_1_n_5\,
      Q => \sig_btt_cntr_im0_reg_n_0_[18]\,
      R => sig_reset_reg
    );
\sig_btt_cntr_im0_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[19]_i_1_n_4\,
      Q => \sig_btt_cntr_im0_reg_n_0_[19]\,
      R => sig_reset_reg
    );
\sig_btt_cntr_im0_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_btt_cntr_im0_reg[15]_i_1_n_0\,
      CO(3) => \sig_btt_cntr_im0_reg[19]_i_1_n_0\,
      CO(2) => \sig_btt_cntr_im0_reg[19]_i_1_n_1\,
      CO(1) => \sig_btt_cntr_im0_reg[19]_i_1_n_2\,
      CO(0) => \sig_btt_cntr_im0_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \sig_btt_cntr_im0[22]_i_2_n_0\,
      DI(2) => \sig_btt_cntr_im0[22]_i_2_n_0\,
      DI(1) => \sig_btt_cntr_im0[22]_i_2_n_0\,
      DI(0) => \sig_btt_cntr_im0[22]_i_2_n_0\,
      O(3) => \sig_btt_cntr_im0_reg[19]_i_1_n_4\,
      O(2) => \sig_btt_cntr_im0_reg[19]_i_1_n_5\,
      O(1) => \sig_btt_cntr_im0_reg[19]_i_1_n_6\,
      O(0) => \sig_btt_cntr_im0_reg[19]_i_1_n_7\,
      S(3) => \sig_btt_cntr_im0[19]_i_2_n_0\,
      S(2) => \sig_btt_cntr_im0[19]_i_3_n_0\,
      S(1) => \sig_btt_cntr_im0[19]_i_4_n_0\,
      S(0) => \sig_btt_cntr_im0[19]_i_5_n_0\
    );
\sig_btt_cntr_im0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[3]_i_1_n_6\,
      Q => \sig_btt_cntr_im0_reg_n_0_[1]\,
      R => sig_reset_reg
    );
\sig_btt_cntr_im0_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[22]_i_1_n_7\,
      Q => \sig_btt_cntr_im0_reg_n_0_[20]\,
      R => sig_reset_reg
    );
\sig_btt_cntr_im0_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[22]_i_1_n_6\,
      Q => \sig_btt_cntr_im0_reg_n_0_[21]\,
      R => sig_reset_reg
    );
\sig_btt_cntr_im0_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[22]_i_1_n_5\,
      Q => \sig_btt_cntr_im0_reg_n_0_[22]\,
      R => sig_reset_reg
    );
\sig_btt_cntr_im0_reg[22]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_btt_cntr_im0_reg[19]_i_1_n_0\,
      CO(3 downto 2) => \NLW_sig_btt_cntr_im0_reg[22]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sig_btt_cntr_im0_reg[22]_i_1_n_2\,
      CO(0) => \sig_btt_cntr_im0_reg[22]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \sig_btt_cntr_im0[22]_i_2_n_0\,
      DI(0) => \sig_btt_cntr_im0[22]_i_2_n_0\,
      O(3) => \NLW_sig_btt_cntr_im0_reg[22]_i_1_O_UNCONNECTED\(3),
      O(2) => \sig_btt_cntr_im0_reg[22]_i_1_n_5\,
      O(1) => \sig_btt_cntr_im0_reg[22]_i_1_n_6\,
      O(0) => \sig_btt_cntr_im0_reg[22]_i_1_n_7\,
      S(3) => '0',
      S(2) => \sig_btt_cntr_im0[22]_i_3_n_0\,
      S(1) => \sig_btt_cntr_im0[22]_i_4_n_0\,
      S(0) => \sig_btt_cntr_im0[22]_i_5_n_0\
    );
\sig_btt_cntr_im0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[3]_i_1_n_5\,
      Q => \sig_btt_cntr_im0_reg_n_0_[2]\,
      R => sig_reset_reg
    );
\sig_btt_cntr_im0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[3]_i_1_n_4\,
      Q => \sig_btt_cntr_im0_reg_n_0_[3]\,
      R => sig_reset_reg
    );
\sig_btt_cntr_im0_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sig_btt_cntr_im0_reg[3]_i_1_n_0\,
      CO(2) => \sig_btt_cntr_im0_reg[3]_i_1_n_1\,
      CO(1) => \sig_btt_cntr_im0_reg[3]_i_1_n_2\,
      CO(0) => \sig_btt_cntr_im0_reg[3]_i_1_n_3\,
      CYINIT => \sig_btt_cntr_im0[22]_i_2_n_0\,
      DI(3) => \sig_btt_cntr_im0[3]_i_2_n_0\,
      DI(2) => \sig_btt_cntr_im0[3]_i_3_n_0\,
      DI(1) => \sig_btt_cntr_im0[3]_i_4_n_0\,
      DI(0) => \sig_btt_cntr_im0[3]_i_5_n_0\,
      O(3) => \sig_btt_cntr_im0_reg[3]_i_1_n_4\,
      O(2) => \sig_btt_cntr_im0_reg[3]_i_1_n_5\,
      O(1) => \sig_btt_cntr_im0_reg[3]_i_1_n_6\,
      O(0) => \sig_btt_cntr_im0_reg[3]_i_1_n_7\,
      S(3) => \sig_btt_cntr_im0[3]_i_6_n_0\,
      S(2) => \sig_btt_cntr_im0[3]_i_7_n_0\,
      S(1) => \sig_btt_cntr_im0[3]_i_8_n_0\,
      S(0) => \sig_btt_cntr_im0[3]_i_9_n_0\
    );
\sig_btt_cntr_im0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[7]_i_1_n_7\,
      Q => \sig_btt_cntr_im0_reg_n_0_[4]\,
      R => sig_reset_reg
    );
\sig_btt_cntr_im0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[7]_i_1_n_6\,
      Q => \sig_btt_cntr_im0_reg_n_0_[5]\,
      R => sig_reset_reg
    );
\sig_btt_cntr_im0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[7]_i_1_n_5\,
      Q => \sig_btt_cntr_im0_reg_n_0_[6]\,
      R => sig_reset_reg
    );
\sig_btt_cntr_im0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[7]_i_1_n_4\,
      Q => \sig_btt_cntr_im0_reg_n_0_[7]\,
      R => sig_reset_reg
    );
\sig_btt_cntr_im0_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_btt_cntr_im0_reg[3]_i_1_n_0\,
      CO(3) => \sig_btt_cntr_im0_reg[7]_i_1_n_0\,
      CO(2) => \sig_btt_cntr_im0_reg[7]_i_1_n_1\,
      CO(1) => \sig_btt_cntr_im0_reg[7]_i_1_n_2\,
      CO(0) => \sig_btt_cntr_im0_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \sig_btt_cntr_im0[7]_i_2_n_0\,
      DI(2) => \sig_btt_cntr_im0[7]_i_3_n_0\,
      DI(1) => \sig_btt_cntr_im0[7]_i_4_n_0\,
      DI(0) => \sig_btt_cntr_im0[7]_i_5_n_0\,
      O(3) => \sig_btt_cntr_im0_reg[7]_i_1_n_4\,
      O(2) => \sig_btt_cntr_im0_reg[7]_i_1_n_5\,
      O(1) => \sig_btt_cntr_im0_reg[7]_i_1_n_6\,
      O(0) => \sig_btt_cntr_im0_reg[7]_i_1_n_7\,
      S(3) => \sig_btt_cntr_im0[7]_i_6_n_0\,
      S(2) => \sig_btt_cntr_im0[7]_i_7_n_0\,
      S(1) => \sig_btt_cntr_im0[7]_i_8_n_0\,
      S(0) => \sig_btt_cntr_im0[7]_i_9_n_0\
    );
\sig_btt_cntr_im0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[11]_i_1_n_7\,
      Q => \sig_btt_cntr_im0_reg_n_0_[8]\,
      R => sig_reset_reg
    );
\sig_btt_cntr_im0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[11]_i_1_n_6\,
      Q => \sig_btt_cntr_im0_reg_n_0_[9]\,
      R => sig_reset_reg
    );
sig_btt_eq_b2mbaa_im01_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sig_btt_eq_b2mbaa_im01,
      CO(2) => sig_btt_eq_b2mbaa_im01_carry_n_1,
      CO(1) => sig_btt_eq_b2mbaa_im01_carry_n_2,
      CO(0) => sig_btt_eq_b2mbaa_im01_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_sig_btt_eq_b2mbaa_im01_carry_O_UNCONNECTED(3 downto 0),
      S(3) => sig_btt_eq_b2mbaa_im01_carry_i_1_n_0,
      S(2) => sig_btt_eq_b2mbaa_im01_carry_i_2_n_0,
      S(1) => sig_btt_eq_b2mbaa_im01_carry_i_3_n_0,
      S(0) => sig_btt_eq_b2mbaa_im01_carry_i_4_n_0
    );
sig_btt_eq_b2mbaa_im01_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666666666668"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[9]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[9]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      I3 => \sig_bytes_to_mbaa_ireg1[9]_i_2_n_0\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      I5 => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\,
      O => sig_btt_eq_b2mbaa_im01_carry_i_1_n_0
    );
sig_btt_eq_b2mbaa_im01_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55560000AAA90000"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      I2 => \sig_bytes_to_mbaa_ireg1[9]_i_2_n_0\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      I4 => sig_btt_eq_b2mbaa_im01_carry_i_5_n_0,
      I5 => \sig_btt_cntr_im0_reg_n_0_[8]\,
      O => sig_btt_eq_b2mbaa_im01_carry_i_2_n_0
    );
sig_btt_eq_b2mbaa_im01_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222222888888882"
    )
        port map (
      I0 => sig_btt_eq_b2mbaa_im01_carry_i_6_n_0,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      I5 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      O => sig_btt_eq_b2mbaa_im01_carry_i_3_n_0
    );
sig_btt_eq_b2mbaa_im01_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0204081020408001"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[1]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I5 => \sig_btt_cntr_im0_reg_n_0_[2]\,
      O => sig_btt_eq_b2mbaa_im01_carry_i_4_n_0
    );
sig_btt_eq_b2mbaa_im01_carry_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06606009"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[7]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      I3 => \sig_bytes_to_mbaa_ireg1[9]_i_2_n_0\,
      I4 => \sig_btt_cntr_im0_reg_n_0_[6]\,
      O => sig_btt_eq_b2mbaa_im01_carry_i_5_n_0
    );
sig_btt_eq_b2mbaa_im01_carry_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06606009"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[5]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[5]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[4]\,
      I3 => sig_btt_lt_b2mbaa_im01_carry_i_9_n_0,
      I4 => \sig_btt_cntr_im0_reg_n_0_[4]\,
      O => sig_btt_eq_b2mbaa_im01_carry_i_6_n_0
    );
sig_btt_eq_b2mbaa_ireg1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[10]\,
      I1 => sig_btt_lt_b2mbaa_ireg1_i_2_n_0,
      I2 => sig_btt_eq_b2mbaa_im01,
      O => sig_btt_eq_b2mbaa_im0
    );
sig_btt_eq_b2mbaa_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_btt_eq_b2mbaa_im0,
      Q => sig_btt_eq_b2mbaa_ireg1,
      R => sig_reset_reg
    );
sig_btt_lt_b2mbaa_im01_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sig_btt_lt_b2mbaa_im01_carry_n_0,
      CO(2) => sig_btt_lt_b2mbaa_im01_carry_n_1,
      CO(1) => sig_btt_lt_b2mbaa_im01_carry_n_2,
      CO(0) => sig_btt_lt_b2mbaa_im01_carry_n_3,
      CYINIT => '0',
      DI(3) => sig_btt_lt_b2mbaa_im01_carry_i_1_n_0,
      DI(2) => sig_btt_lt_b2mbaa_im01_carry_i_2_n_0,
      DI(1) => sig_btt_lt_b2mbaa_im01_carry_i_3_n_0,
      DI(0) => sig_btt_lt_b2mbaa_im01_carry_i_4_n_0,
      O(3 downto 0) => NLW_sig_btt_lt_b2mbaa_im01_carry_O_UNCONNECTED(3 downto 0),
      S(3) => sig_btt_lt_b2mbaa_im01_carry_i_5_n_0,
      S(2) => sig_btt_lt_b2mbaa_im01_carry_i_6_n_0,
      S(1) => sig_btt_lt_b2mbaa_im01_carry_i_7_n_0,
      S(0) => sig_btt_lt_b2mbaa_im01_carry_i_8_n_0
    );
\sig_btt_lt_b2mbaa_im01_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sig_btt_lt_b2mbaa_im01_carry_n_0,
      CO(3 downto 2) => \NLW_sig_btt_lt_b2mbaa_im01_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => sig_btt_lt_b2mbaa_im01,
      CO(0) => \sig_btt_lt_b2mbaa_im01_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => sig_addr_aligned_im0,
      DI(0) => \sig_btt_lt_b2mbaa_im01_carry__0_i_1_n_0\,
      O(3 downto 0) => \NLW_sig_btt_lt_b2mbaa_im01_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \sig_btt_lt_b2mbaa_im01_carry__0_i_2_n_0\,
      S(0) => \sig_btt_lt_b2mbaa_im01_carry__0_i_3_n_0\
    );
\sig_btt_lt_b2mbaa_im01_carry__0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"004D41F3"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[8]\,
      I1 => \sig_btt_lt_b2mbaa_im01_carry__0_i_4_n_0\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[9]\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[9]\,
      O => \sig_btt_lt_b2mbaa_im01_carry__0_i_1_n_0\
    );
\sig_btt_lt_b2mbaa_im01_carry__0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      I2 => \sig_bytes_to_mbaa_ireg1[9]_i_2_n_0\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[9]\,
      O => \sig_btt_lt_b2mbaa_im01_carry__0_i_2_n_0\
    );
\sig_btt_lt_b2mbaa_im01_carry__0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60060960"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[9]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[9]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\,
      I3 => \sig_btt_lt_b2mbaa_im01_carry__0_i_4_n_0\,
      I4 => \sig_btt_cntr_im0_reg_n_0_[8]\,
      O => \sig_btt_lt_b2mbaa_im01_carry__0_i_3_n_0\
    );
\sig_btt_lt_b2mbaa_im01_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      I1 => \sig_bytes_to_mbaa_ireg1[9]_i_2_n_0\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      O => \sig_btt_lt_b2mbaa_im01_carry__0_i_4_n_0\
    );
sig_btt_lt_b2mbaa_im01_carry_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0154157C"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[7]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      I2 => \sig_bytes_to_mbaa_ireg1[9]_i_2_n_0\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      I4 => \sig_btt_cntr_im0_reg_n_0_[6]\,
      O => sig_btt_lt_b2mbaa_im01_carry_i_1_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0154157C"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[5]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[4]\,
      I2 => sig_btt_lt_b2mbaa_im01_carry_i_9_n_0,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[5]\,
      I4 => \sig_btt_cntr_im0_reg_n_0_[4]\,
      O => sig_btt_lt_b2mbaa_im01_carry_i_2_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000155541115777C"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      I5 => \sig_btt_cntr_im0_reg_n_0_[2]\,
      O => sig_btt_lt_b2mbaa_im01_carry_i_3_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"145C"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[1]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      O => sig_btt_lt_b2mbaa_im01_carry_i_4_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06606009"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[7]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      I3 => \sig_bytes_to_mbaa_ireg1[9]_i_2_n_0\,
      I4 => \sig_btt_cntr_im0_reg_n_0_[6]\,
      O => sig_btt_lt_b2mbaa_im01_carry_i_5_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06606009"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[5]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[5]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[4]\,
      I3 => sig_btt_lt_b2mbaa_im01_carry_i_9_n_0,
      I4 => \sig_btt_cntr_im0_reg_n_0_[4]\,
      O => sig_btt_lt_b2mbaa_im01_carry_i_6_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0606066060606009"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I5 => \sig_btt_cntr_im0_reg_n_0_[2]\,
      O => sig_btt_lt_b2mbaa_im01_carry_i_7_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6009"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[1]\,
      I2 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      O => sig_btt_lt_b2mbaa_im01_carry_i_8_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      O => sig_btt_lt_b2mbaa_im01_carry_i_9_n_0
    );
sig_btt_lt_b2mbaa_ireg1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[10]\,
      I1 => sig_btt_lt_b2mbaa_ireg1_i_2_n_0,
      I2 => sig_btt_lt_b2mbaa_im01,
      O => sig_btt_lt_b2mbaa_im0
    );
sig_btt_lt_b2mbaa_ireg1_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => sig_btt_lt_b2mbaa_ireg1_i_3_n_0,
      I1 => \sig_btt_cntr_im0_reg_n_0_[18]\,
      I2 => \sig_btt_cntr_im0_reg_n_0_[16]\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[11]\,
      I4 => \sig_btt_cntr_im0_reg_n_0_[14]\,
      I5 => sig_btt_lt_b2mbaa_ireg1_i_4_n_0,
      O => sig_btt_lt_b2mbaa_ireg1_i_2_n_0
    );
sig_btt_lt_b2mbaa_ireg1_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[17]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[15]\,
      I2 => \sig_btt_cntr_im0_reg_n_0_[12]\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[13]\,
      O => sig_btt_lt_b2mbaa_ireg1_i_3_n_0
    );
sig_btt_lt_b2mbaa_ireg1_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[19]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[22]\,
      I2 => \sig_btt_cntr_im0_reg_n_0_[21]\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[20]\,
      O => sig_btt_lt_b2mbaa_ireg1_i_4_n_0
    );
sig_btt_lt_b2mbaa_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_btt_lt_b2mbaa_im0,
      Q => sig_btt_lt_b2mbaa_ireg1,
      R => sig_reset_reg
    );
\sig_byte_change_minus1_im2/i_\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[4]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\,
      I3 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\,
      I4 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[3]\,
      I5 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[5]\,
      O => \sig_byte_change_minus1_im2/i__n_0\
    );
\sig_bytes_to_mbaa_ireg1[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      O => sig_bytes_to_mbaa_im0(1)
    );
\sig_bytes_to_mbaa_ireg1[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      O => sig_bytes_to_mbaa_im0(2)
    );
\sig_bytes_to_mbaa_ireg1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5556"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      O => sig_bytes_to_mbaa_im0(3)
    );
\sig_bytes_to_mbaa_ireg1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555556"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[4]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      O => sig_bytes_to_mbaa_im0(4)
    );
\sig_bytes_to_mbaa_ireg1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555556"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[5]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      I5 => \sig_addr_cntr_lsh_im0_reg_n_0_[4]\,
      O => sig_bytes_to_mbaa_im0(5)
    );
\sig_bytes_to_mbaa_ireg1[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      I1 => \sig_bytes_to_mbaa_ireg1[9]_i_2_n_0\,
      O => sig_bytes_to_mbaa_im0(6)
    );
\sig_bytes_to_mbaa_ireg1[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      I1 => \sig_bytes_to_mbaa_ireg1[9]_i_2_n_0\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      O => sig_bytes_to_mbaa_im0(7)
    );
\sig_bytes_to_mbaa_ireg1[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      I1 => \sig_bytes_to_mbaa_ireg1[9]_i_2_n_0\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\,
      O => sig_bytes_to_mbaa_im0(8)
    );
\sig_bytes_to_mbaa_ireg1[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      I1 => \sig_bytes_to_mbaa_ireg1[9]_i_2_n_0\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[9]\,
      O => sig_bytes_to_mbaa_im0(9)
    );
\sig_bytes_to_mbaa_ireg1[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[5]\,
      I1 => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      I2 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I3 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I4 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      I5 => \sig_addr_cntr_lsh_im0_reg_n_0_[4]\,
      O => \sig_bytes_to_mbaa_ireg1[9]_i_2_n_0\
    );
\sig_bytes_to_mbaa_ireg1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      Q => sig_bytes_to_mbaa_ireg1(0),
      R => sig_reset_reg
    );
\sig_bytes_to_mbaa_ireg1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_bytes_to_mbaa_im0(1),
      Q => sig_bytes_to_mbaa_ireg1(1),
      R => sig_reset_reg
    );
\sig_bytes_to_mbaa_ireg1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_bytes_to_mbaa_im0(2),
      Q => sig_bytes_to_mbaa_ireg1(2),
      R => sig_reset_reg
    );
\sig_bytes_to_mbaa_ireg1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_bytes_to_mbaa_im0(3),
      Q => sig_bytes_to_mbaa_ireg1(3),
      R => sig_reset_reg
    );
\sig_bytes_to_mbaa_ireg1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_bytes_to_mbaa_im0(4),
      Q => sig_bytes_to_mbaa_ireg1(4),
      R => sig_reset_reg
    );
\sig_bytes_to_mbaa_ireg1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_bytes_to_mbaa_im0(5),
      Q => sig_bytes_to_mbaa_ireg1(5),
      R => sig_reset_reg
    );
\sig_bytes_to_mbaa_ireg1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_bytes_to_mbaa_im0(6),
      Q => sig_bytes_to_mbaa_ireg1(6),
      R => sig_reset_reg
    );
\sig_bytes_to_mbaa_ireg1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_bytes_to_mbaa_im0(7),
      Q => sig_bytes_to_mbaa_ireg1(7),
      R => sig_reset_reg
    );
\sig_bytes_to_mbaa_ireg1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_bytes_to_mbaa_im0(8),
      Q => sig_bytes_to_mbaa_ireg1(8),
      R => sig_reset_reg
    );
\sig_bytes_to_mbaa_ireg1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_bytes_to_mbaa_im0(9),
      Q => sig_bytes_to_mbaa_ireg1(9),
      R => sig_reset_reg
    );
sig_calc_error_pushed_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^in\(41),
      I1 => sig_xfer_reg_empty,
      I2 => sig_ld_xfer_reg,
      I3 => sig_calc_error_pushed,
      O => sig_calc_error_pushed_i_1_n_0
    );
sig_calc_error_pushed_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => sig_calc_error_pushed_i_1_n_0,
      Q => sig_calc_error_pushed,
      R => sig_reset_reg
    );
sig_calc_error_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(13),
      I1 => Q(14),
      I2 => Q(11),
      I3 => Q(12),
      I4 => Q(16),
      I5 => Q(15),
      O => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[13]\
    );
sig_calc_error_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(19),
      I1 => Q(20),
      I2 => Q(17),
      I3 => Q(18),
      I4 => Q(22),
      I5 => Q(21),
      O => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[19]\
    );
sig_calc_error_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(7),
      I1 => Q(8),
      I2 => Q(5),
      I3 => Q(6),
      I4 => Q(10),
      I5 => Q(9),
      O => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]\
    );
sig_calc_error_reg_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(4),
      I4 => Q(3),
      O => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]\
    );
sig_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => sig_calc_error_reg_reg_1,
      Q => \^in\(41),
      R => sig_reset_reg
    );
sig_cmd2addr_valid_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50554444"
    )
        port map (
      I0 => sig_reset_reg,
      I1 => sig_sm_ld_xfer_reg_ns,
      I2 => sig_cmd2addr_valid_reg_0,
      I3 => sig_inhibit_rdy_n_0,
      I4 => \^sig_mstr2addr_cmd_valid\,
      O => sig_cmd2addr_valid_i_1_n_0
    );
sig_cmd2addr_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => sig_cmd2addr_valid_i_1_n_0,
      Q => \^sig_mstr2addr_cmd_valid\,
      R => '0'
    );
sig_cmd2data_valid_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50554444"
    )
        port map (
      I0 => sig_reset_reg,
      I1 => sig_sm_ld_xfer_reg_ns,
      I2 => sig_cmd2data_valid_reg_0,
      I3 => sig_inhibit_rdy_n,
      I4 => \^sig_mstr2data_cmd_valid\,
      O => sig_cmd2data_valid_i_1_n_0
    );
sig_cmd2data_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => sig_cmd2data_valid_i_1_n_0,
      Q => \^sig_mstr2data_cmd_valid\,
      R => '0'
    );
sig_cmd2dre_valid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => sig_reset_reg,
      I1 => sig_first_xfer_im0,
      I2 => sig_sm_ld_xfer_reg_ns,
      I3 => sig_cmd2dre_valid_reg_n_0,
      O => sig_cmd2dre_valid_i_1_n_0
    );
sig_cmd2dre_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => sig_cmd2dre_valid_i_1_n_0,
      Q => sig_cmd2dre_valid_reg_n_0,
      R => '0'
    );
sig_first_xfer_im0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000E"
    )
        port map (
      I0 => sig_first_xfer_im0,
      I1 => \^sig_push_input_reg11_out\,
      I2 => \FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0\,
      I3 => sig_reset_reg,
      O => sig_first_xfer_im0_i_1_n_0
    );
sig_first_xfer_im0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => sig_first_xfer_im0_i_1_n_0,
      Q => sig_first_xfer_im0,
      R => '0'
    );
sig_input_burst_type_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E2"
    )
        port map (
      I0 => \^in\(40),
      I1 => \^sig_push_input_reg11_out\,
      I2 => Q(23),
      I3 => sig_calc_error_pushed,
      I4 => sig_reset_reg,
      I5 => sig_sm_pop_input_reg,
      O => sig_input_burst_type_reg_i_1_n_0
    );
sig_input_burst_type_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => sig_input_burst_type_reg_i_1_n_0,
      Q => \^in\(40),
      R => '0'
    );
sig_input_eof_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E2"
    )
        port map (
      I0 => sig_input_eof_reg_reg_n_0,
      I1 => \^sig_push_input_reg11_out\,
      I2 => Q(24),
      I3 => sig_calc_error_pushed,
      I4 => sig_reset_reg,
      I5 => sig_sm_pop_input_reg,
      O => sig_input_eof_reg_i_1_n_0
    );
sig_input_eof_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => sig_input_eof_reg_i_1_n_0,
      Q => sig_input_eof_reg_reg_n_0,
      R => '0'
    );
sig_input_reg_empty_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF2"
    )
        port map (
      I0 => sig_input_reg_empty,
      I1 => \^sig_push_input_reg11_out\,
      I2 => sig_calc_error_pushed,
      I3 => sig_reset_reg,
      I4 => sig_sm_pop_input_reg,
      O => sig_input_reg_empty_i_1_n_0
    );
sig_input_reg_empty_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => sig_input_reg_empty_i_1_n_0,
      Q => sig_input_reg_empty,
      R => '0'
    );
sig_ld_xfer_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0544"
    )
        port map (
      I0 => sig_reset_reg,
      I1 => sig_sm_ld_xfer_reg_ns,
      I2 => sig_xfer_reg_empty,
      I3 => sig_ld_xfer_reg,
      O => sig_ld_xfer_reg_i_1_n_0
    );
sig_ld_xfer_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => sig_ld_xfer_reg_i_1_n_0,
      Q => sig_ld_xfer_reg,
      R => '0'
    );
sig_ld_xfer_reg_tmp_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000E"
    )
        port map (
      I0 => sig_ld_xfer_reg_tmp,
      I1 => sig_sm_ld_xfer_reg_ns,
      I2 => \FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0\,
      I3 => sig_reset_reg,
      O => sig_ld_xfer_reg_tmp_i_1_n_0
    );
sig_ld_xfer_reg_tmp_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => sig_ld_xfer_reg_tmp_i_1_n_0,
      Q => sig_ld_xfer_reg_tmp,
      R => '0'
    );
sig_no_btt_residue_ireg1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[6]\,
      I2 => \sig_btt_cntr_im0_reg_n_0_[1]\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      I4 => sig_no_btt_residue_ireg1_i_2_n_0,
      O => sig_no_btt_residue_im0
    );
sig_no_btt_residue_ireg1_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[8]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[5]\,
      I2 => \sig_btt_cntr_im0_reg_n_0_[2]\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[9]\,
      I4 => \sig_btt_cntr_im0_reg_n_0_[4]\,
      I5 => \sig_btt_cntr_im0_reg_n_0_[7]\,
      O => sig_no_btt_residue_ireg1_i_2_n_0
    );
sig_no_btt_residue_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_no_btt_residue_im0,
      Q => sig_no_btt_residue_ireg1,
      R => sig_reset_reg
    );
sig_parent_done_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001510"
    )
        port map (
      I0 => sig_reset_reg,
      I1 => \^sig_mstr2data_sequential\,
      I2 => sig_ld_xfer_reg_tmp,
      I3 => sig_parent_done,
      I4 => \^sig_push_input_reg11_out\,
      O => sig_parent_done_i_1_n_0
    );
sig_parent_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => sig_parent_done_i_1_n_0,
      Q => sig_parent_done,
      R => '0'
    );
\sig_predict_addr_lsh_ireg3[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[10]\,
      I1 => \sig_addr_cntr_incr_ireg2_reg_n_0_[10]\,
      O => \sig_predict_addr_lsh_ireg3[11]_i_2_n_0\
    );
\sig_predict_addr_lsh_ireg3[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[9]\,
      I1 => \sig_addr_cntr_incr_ireg2_reg_n_0_[9]\,
      O => \sig_predict_addr_lsh_ireg3[11]_i_3_n_0\
    );
\sig_predict_addr_lsh_ireg3[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\,
      I1 => \sig_addr_cntr_incr_ireg2_reg_n_0_[8]\,
      O => \sig_predict_addr_lsh_ireg3[11]_i_4_n_0\
    );
\sig_predict_addr_lsh_ireg3[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      I1 => \sig_addr_cntr_incr_ireg2_reg_n_0_[3]\,
      O => \sig_predict_addr_lsh_ireg3[3]_i_2_n_0\
    );
\sig_predict_addr_lsh_ireg3[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      I1 => \sig_addr_cntr_incr_ireg2_reg_n_0_[2]\,
      O => \sig_predict_addr_lsh_ireg3[3]_i_3_n_0\
    );
\sig_predict_addr_lsh_ireg3[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      I1 => \sig_addr_cntr_incr_ireg2_reg_n_0_[1]\,
      O => \sig_predict_addr_lsh_ireg3[3]_i_4_n_0\
    );
\sig_predict_addr_lsh_ireg3[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      I1 => \sig_addr_cntr_incr_ireg2_reg_n_0_[0]\,
      O => \sig_predict_addr_lsh_ireg3[3]_i_5_n_0\
    );
\sig_predict_addr_lsh_ireg3[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      I1 => \sig_addr_cntr_incr_ireg2_reg_n_0_[7]\,
      O => \sig_predict_addr_lsh_ireg3[7]_i_2_n_0\
    );
\sig_predict_addr_lsh_ireg3[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      I1 => \sig_addr_cntr_incr_ireg2_reg_n_0_[6]\,
      O => \sig_predict_addr_lsh_ireg3[7]_i_3_n_0\
    );
\sig_predict_addr_lsh_ireg3[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[5]\,
      I1 => \sig_addr_cntr_incr_ireg2_reg_n_0_[5]\,
      O => \sig_predict_addr_lsh_ireg3[7]_i_4_n_0\
    );
\sig_predict_addr_lsh_ireg3[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[4]\,
      I1 => \sig_addr_cntr_incr_ireg2_reg_n_0_[4]\,
      O => \sig_predict_addr_lsh_ireg3[7]_i_5_n_0\
    );
\sig_predict_addr_lsh_ireg3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(0),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[0]\,
      R => sig_reset_reg
    );
\sig_predict_addr_lsh_ireg3_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(10),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[10]\,
      R => sig_reset_reg
    );
\sig_predict_addr_lsh_ireg3_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(11),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[11]\,
      R => sig_reset_reg
    );
\sig_predict_addr_lsh_ireg3_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_0\,
      CO(3) => \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_0\,
      CO(2) => \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_1\,
      CO(1) => \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_2\,
      CO(0) => \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \sig_addr_cntr_lsh_im0_reg_n_0_[11]\,
      DI(2) => \sig_addr_cntr_lsh_im0_reg_n_0_[10]\,
      DI(1) => \sig_addr_cntr_lsh_im0_reg_n_0_[9]\,
      DI(0) => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\,
      O(3 downto 0) => sig_predict_addr_lsh_im2(11 downto 8),
      S(3) => \sig_addr_cntr_lsh_im0_reg_n_0_[11]\,
      S(2) => \sig_predict_addr_lsh_ireg3[11]_i_2_n_0\,
      S(1) => \sig_predict_addr_lsh_ireg3[11]_i_3_n_0\,
      S(0) => \sig_predict_addr_lsh_ireg3[11]_i_4_n_0\
    );
\sig_predict_addr_lsh_ireg3_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(12),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[12]\,
      R => sig_reset_reg
    );
\sig_predict_addr_lsh_ireg3_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(13),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[13]\,
      R => sig_reset_reg
    );
\sig_predict_addr_lsh_ireg3_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(14),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[14]\,
      R => sig_reset_reg
    );
\sig_predict_addr_lsh_ireg3_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(15),
      Q => sig_predict_addr_lsh_ireg3(15),
      R => sig_reset_reg
    );
\sig_predict_addr_lsh_ireg3_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_0\,
      CO(3) => \NLW_sig_predict_addr_lsh_ireg3_reg[15]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_1\,
      CO(1) => \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_2\,
      CO(0) => \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \sig_addr_cntr_lsh_im0_reg_n_0_[14]\,
      DI(1) => \sig_addr_cntr_lsh_im0_reg_n_0_[13]\,
      DI(0) => \sig_addr_cntr_lsh_im0_reg_n_0_[12]\,
      O(3 downto 0) => sig_predict_addr_lsh_im2(15 downto 12),
      S(3) => p_1_in_0,
      S(2) => \sig_addr_cntr_lsh_im0_reg_n_0_[14]\,
      S(1) => \sig_addr_cntr_lsh_im0_reg_n_0_[13]\,
      S(0) => \sig_addr_cntr_lsh_im0_reg_n_0_[12]\
    );
\sig_predict_addr_lsh_ireg3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(1),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[1]\,
      R => sig_reset_reg
    );
\sig_predict_addr_lsh_ireg3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(2),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[2]\,
      R => sig_reset_reg
    );
\sig_predict_addr_lsh_ireg3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(3),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[3]\,
      R => sig_reset_reg
    );
\sig_predict_addr_lsh_ireg3_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_0\,
      CO(2) => \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_1\,
      CO(1) => \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_2\,
      CO(0) => \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \sig_addr_cntr_lsh_im0_reg_n_0_[3]\,
      DI(2) => \sig_addr_cntr_lsh_im0_reg_n_0_[2]\,
      DI(1) => \sig_addr_cntr_lsh_im0_reg_n_0_[1]\,
      DI(0) => \sig_addr_cntr_lsh_im0_reg_n_0_[0]\,
      O(3 downto 0) => sig_predict_addr_lsh_im2(3 downto 0),
      S(3) => \sig_predict_addr_lsh_ireg3[3]_i_2_n_0\,
      S(2) => \sig_predict_addr_lsh_ireg3[3]_i_3_n_0\,
      S(1) => \sig_predict_addr_lsh_ireg3[3]_i_4_n_0\,
      S(0) => \sig_predict_addr_lsh_ireg3[3]_i_5_n_0\
    );
\sig_predict_addr_lsh_ireg3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(4),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[4]\,
      R => sig_reset_reg
    );
\sig_predict_addr_lsh_ireg3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(5),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[5]\,
      R => sig_reset_reg
    );
\sig_predict_addr_lsh_ireg3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(6),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[6]\,
      R => sig_reset_reg
    );
\sig_predict_addr_lsh_ireg3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(7),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[7]\,
      R => sig_reset_reg
    );
\sig_predict_addr_lsh_ireg3_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_0\,
      CO(3) => \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_0\,
      CO(2) => \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_1\,
      CO(1) => \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_2\,
      CO(0) => \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      DI(2) => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      DI(1) => \sig_addr_cntr_lsh_im0_reg_n_0_[5]\,
      DI(0) => \sig_addr_cntr_lsh_im0_reg_n_0_[4]\,
      O(3 downto 0) => sig_predict_addr_lsh_im2(7 downto 4),
      S(3) => \sig_predict_addr_lsh_ireg3[7]_i_2_n_0\,
      S(2) => \sig_predict_addr_lsh_ireg3[7]_i_3_n_0\,
      S(1) => \sig_predict_addr_lsh_ireg3[7]_i_4_n_0\,
      S(0) => \sig_predict_addr_lsh_ireg3[7]_i_5_n_0\
    );
\sig_predict_addr_lsh_ireg3_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(8),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[8]\,
      R => sig_reset_reg
    );
\sig_predict_addr_lsh_ireg3_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sig_sm_ld_xfer_reg_ns,
      D => sig_predict_addr_lsh_im2(9),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[9]\,
      R => sig_reset_reg
    );
sig_sm_halt_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEA"
    )
        port map (
      I0 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[0]\,
      I1 => sig_calc_error_pushed,
      I2 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[6]\,
      I3 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[7]\,
      O => sig_sm_halt_ns
    );
sig_sm_halt_reg_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => sig_sm_halt_ns,
      Q => sig_sm_halt_reg,
      S => sig_reset_reg
    );
sig_sm_ld_calc2_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => sig_sm_ld_calc2_reg_ns,
      Q => sig_sm_ld_calc2_reg,
      R => sig_reset_reg
    );
sig_sm_pop_input_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => sig_parent_done,
      I1 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[6]\,
      I2 => sig_calc_error_pushed,
      O => sig_sm_pop_input_reg_ns
    );
sig_sm_pop_input_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => sig_sm_pop_input_reg_ns,
      Q => sig_sm_pop_input_reg,
      R => sig_reset_reg
    );
sig_xfer_reg_empty_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF2E"
    )
        port map (
      I0 => \FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0\,
      I1 => sig_xfer_reg_empty,
      I2 => sig_ld_xfer_reg,
      I3 => sig_reset_reg,
      O => sig_xfer_reg_empty_i_1_n_0
    );
sig_xfer_reg_empty_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => sig_xfer_reg_empty_i_1_n_0,
      Q => sig_xfer_reg_empty,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dfx_controller_dma_rd_status_cntl is
  port (
    sig_rsc2stat_status_valid : out STD_LOGIC;
    sig_rsc2data_ready : out STD_LOGIC;
    clk : in STD_LOGIC;
    sig_data2rsc_valid : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    sig_stat2rsc_status_ready : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dfx_controller_dma_rd_status_cntl;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dfx_controller_dma_rd_status_cntl is
  signal sig_rd_sts_reg_empty_i_1_n_0 : STD_LOGIC;
  signal sig_rd_sts_reg_full_i_1_n_0 : STD_LOGIC;
  signal \^sig_rsc2data_ready\ : STD_LOGIC;
  signal \^sig_rsc2stat_status_valid\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of sig_rd_sts_reg_empty_i_1 : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of sig_rd_sts_reg_full_i_1 : label is "soft_lutpair131";
begin
  sig_rsc2data_ready <= \^sig_rsc2data_ready\;
  sig_rsc2stat_status_valid <= \^sig_rsc2stat_status_valid\;
sig_rd_sts_reg_empty_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF2F2F2F"
    )
        port map (
      I0 => \^sig_rsc2data_ready\,
      I1 => sig_data2rsc_valid,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      I3 => \^sig_rsc2stat_status_valid\,
      I4 => sig_stat2rsc_status_ready,
      O => sig_rd_sts_reg_empty_i_1_n_0
    );
sig_rd_sts_reg_empty_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => sig_rd_sts_reg_empty_i_1_n_0,
      Q => \^sig_rsc2data_ready\,
      R => '0'
    );
sig_rd_sts_reg_full_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0080F080"
    )
        port map (
      I0 => \^sig_rsc2data_ready\,
      I1 => sig_data2rsc_valid,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      I3 => \^sig_rsc2stat_status_valid\,
      I4 => sig_stat2rsc_status_ready,
      O => sig_rd_sts_reg_full_i_1_n_0
    );
sig_rd_sts_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => sig_rd_sts_reg_full_i_1_n_0,
      Q => \^sig_rsc2stat_status_valid\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dfx_controller_dma_reset is
  port (
    sig_cmd_stat_rst_user_reg_n_cdc_from : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    reset : in STD_LOGIC;
    clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dfx_controller_dma_reset;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dfx_controller_dma_reset is
  signal \^sig_cmd_stat_rst_user_reg_n_cdc_from\ : STD_LOGIC;
begin
  sig_cmd_stat_rst_user_reg_n_cdc_from <= \^sig_cmd_stat_rst_user_reg_n_cdc_from\;
sig_cmd_stat_rst_user_reg_n_cdc_from_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => reset,
      Q => \^sig_cmd_stat_rst_user_reg_n_cdc_from\,
      R => '0'
    );
sig_init_reg_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sig_cmd_stat_rst_user_reg_n_cdc_from\,
      O => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dfx_controller_dma_skid_buf is
  port (
    \out\ : out STD_LOGIC;
    sig_s_ready_out_reg_0 : out STD_LOGIC;
    sig_m_valid_out_reg_0 : out STD_LOGIC;
    din : out STD_LOGIC_VECTOR ( 33 downto 0 );
    first_word_seen_reg : out STD_LOGIC;
    first_word_seen_reg_0 : out STD_LOGIC;
    clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_rdc2sf_wlast : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    sig_reset_reg : in STD_LOGIC;
    sig_m_valid_out_reg_1 : in STD_LOGIC;
    sig_s_ready_out_reg_1 : in STD_LOGIC;
    m_axi_mem_rlast : in STD_LOGIC;
    sig_next_eof_reg : in STD_LOGIC;
    m_axi_mem_rvalid : in STD_LOGIC;
    m_axi_mem_rresp : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mem_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    first_word_seen_reg_1 : in STD_LOGIC;
    full : in STD_LOGIC;
    first_word_seen_reg_2 : in STD_LOGIC;
    wr_rst_busy : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dfx_controller_dma_skid_buf;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dfx_controller_dma_skid_buf is
  signal \^din\ : STD_LOGIC_VECTOR ( 33 downto 0 );
  signal fetch_error_aximm_side : STD_LOGIC;
  signal sig_data_skid_mux_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_data_skid_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_last_skid_mux_out : STD_LOGIC;
  signal sig_last_skid_reg : STD_LOGIC;
  signal sig_m_valid_dup : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_m_valid_dup : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_m_valid_dup : signal is "no";
  signal sig_m_valid_dup_i_1_n_0 : STD_LOGIC;
  signal sig_m_valid_out : STD_LOGIC;
  attribute RTL_KEEP of sig_m_valid_out : signal is "true";
  attribute equivalent_register_removal of sig_m_valid_out : signal is "no";
  signal sig_s_ready_dup : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_dup : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_dup : signal is "no";
  signal sig_s_ready_dup_i_1_n_0 : STD_LOGIC;
  signal sig_s_ready_out : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_out : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_out : signal is "no";
  signal sig_user_skid_mux_out : STD_LOGIC;
  signal sig_user_skid_reg : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of sig_m_valid_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_m_valid_dup_reg : label is "no";
  attribute KEEP of sig_m_valid_out_reg : label is "yes";
  attribute equivalent_register_removal of sig_m_valid_out_reg : label is "no";
  attribute KEEP of sig_s_ready_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_dup_reg : label is "no";
  attribute KEEP of sig_s_ready_out_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_out_reg : label is "no";
begin
  din(33 downto 0) <= \^din\(33 downto 0);
  \out\ <= sig_m_valid_dup;
  sig_m_valid_out_reg_0 <= sig_m_valid_out;
  sig_s_ready_out_reg_0 <= sig_s_ready_out;
\FSM_sequential_b_fsm.fsm_cs[2]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5554555555555555"
    )
        port map (
      I0 => first_word_seen_reg_1,
      I1 => full,
      I2 => first_word_seen_reg_2,
      I3 => wr_rst_busy,
      I4 => sig_m_valid_out,
      I5 => \^din\(0),
      O => first_word_seen_reg_0
    );
first_word_seen_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8AAAAAAABAAAA"
    )
        port map (
      I0 => first_word_seen_reg_1,
      I1 => full,
      I2 => first_word_seen_reg_2,
      I3 => wr_rst_busy,
      I4 => sig_m_valid_out,
      I5 => \^din\(0),
      O => first_word_seen_reg
    );
\sig_data_reg_out[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_mem_rdata(0),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(0),
      O => sig_data_skid_mux_out(0)
    );
\sig_data_reg_out[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_mem_rdata(10),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(10),
      O => sig_data_skid_mux_out(10)
    );
\sig_data_reg_out[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_mem_rdata(11),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(11),
      O => sig_data_skid_mux_out(11)
    );
\sig_data_reg_out[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_mem_rdata(12),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(12),
      O => sig_data_skid_mux_out(12)
    );
\sig_data_reg_out[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_mem_rdata(13),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(13),
      O => sig_data_skid_mux_out(13)
    );
\sig_data_reg_out[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_mem_rdata(14),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(14),
      O => sig_data_skid_mux_out(14)
    );
\sig_data_reg_out[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_mem_rdata(15),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(15),
      O => sig_data_skid_mux_out(15)
    );
\sig_data_reg_out[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_mem_rdata(16),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(16),
      O => sig_data_skid_mux_out(16)
    );
\sig_data_reg_out[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_mem_rdata(17),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(17),
      O => sig_data_skid_mux_out(17)
    );
\sig_data_reg_out[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_mem_rdata(18),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(18),
      O => sig_data_skid_mux_out(18)
    );
\sig_data_reg_out[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_mem_rdata(19),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(19),
      O => sig_data_skid_mux_out(19)
    );
\sig_data_reg_out[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_mem_rdata(1),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(1),
      O => sig_data_skid_mux_out(1)
    );
\sig_data_reg_out[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_mem_rdata(20),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(20),
      O => sig_data_skid_mux_out(20)
    );
\sig_data_reg_out[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_mem_rdata(21),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(21),
      O => sig_data_skid_mux_out(21)
    );
\sig_data_reg_out[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_mem_rdata(22),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(22),
      O => sig_data_skid_mux_out(22)
    );
\sig_data_reg_out[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_mem_rdata(23),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(23),
      O => sig_data_skid_mux_out(23)
    );
\sig_data_reg_out[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_mem_rdata(24),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(24),
      O => sig_data_skid_mux_out(24)
    );
\sig_data_reg_out[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_mem_rdata(25),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(25),
      O => sig_data_skid_mux_out(25)
    );
\sig_data_reg_out[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_mem_rdata(26),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(26),
      O => sig_data_skid_mux_out(26)
    );
\sig_data_reg_out[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_mem_rdata(27),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(27),
      O => sig_data_skid_mux_out(27)
    );
\sig_data_reg_out[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_mem_rdata(28),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(28),
      O => sig_data_skid_mux_out(28)
    );
\sig_data_reg_out[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_mem_rdata(29),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(29),
      O => sig_data_skid_mux_out(29)
    );
\sig_data_reg_out[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_mem_rdata(2),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(2),
      O => sig_data_skid_mux_out(2)
    );
\sig_data_reg_out[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_mem_rdata(30),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(30),
      O => sig_data_skid_mux_out(30)
    );
\sig_data_reg_out[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_mem_rdata(31),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(31),
      O => sig_data_skid_mux_out(31)
    );
\sig_data_reg_out[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_mem_rdata(3),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(3),
      O => sig_data_skid_mux_out(3)
    );
\sig_data_reg_out[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_mem_rdata(4),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(4),
      O => sig_data_skid_mux_out(4)
    );
\sig_data_reg_out[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_mem_rdata(5),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(5),
      O => sig_data_skid_mux_out(5)
    );
\sig_data_reg_out[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_mem_rdata(6),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(6),
      O => sig_data_skid_mux_out(6)
    );
\sig_data_reg_out[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_mem_rdata(7),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(7),
      O => sig_data_skid_mux_out(7)
    );
\sig_data_reg_out[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_mem_rdata(8),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(8),
      O => sig_data_skid_mux_out(8)
    );
\sig_data_reg_out[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axi_mem_rdata(9),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(9),
      O => sig_data_skid_mux_out(9)
    );
\sig_data_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => sig_data_skid_mux_out(0),
      Q => \^din\(2),
      R => SR(0)
    );
\sig_data_reg_out_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => sig_data_skid_mux_out(10),
      Q => \^din\(12),
      R => SR(0)
    );
\sig_data_reg_out_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => sig_data_skid_mux_out(11),
      Q => \^din\(13),
      R => SR(0)
    );
\sig_data_reg_out_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => sig_data_skid_mux_out(12),
      Q => \^din\(14),
      R => SR(0)
    );
\sig_data_reg_out_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => sig_data_skid_mux_out(13),
      Q => \^din\(15),
      R => SR(0)
    );
\sig_data_reg_out_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => sig_data_skid_mux_out(14),
      Q => \^din\(16),
      R => SR(0)
    );
\sig_data_reg_out_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => sig_data_skid_mux_out(15),
      Q => \^din\(17),
      R => SR(0)
    );
\sig_data_reg_out_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => sig_data_skid_mux_out(16),
      Q => \^din\(18),
      R => SR(0)
    );
\sig_data_reg_out_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => sig_data_skid_mux_out(17),
      Q => \^din\(19),
      R => SR(0)
    );
\sig_data_reg_out_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => sig_data_skid_mux_out(18),
      Q => \^din\(20),
      R => SR(0)
    );
\sig_data_reg_out_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => sig_data_skid_mux_out(19),
      Q => \^din\(21),
      R => SR(0)
    );
\sig_data_reg_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => sig_data_skid_mux_out(1),
      Q => \^din\(3),
      R => SR(0)
    );
\sig_data_reg_out_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => sig_data_skid_mux_out(20),
      Q => \^din\(22),
      R => SR(0)
    );
\sig_data_reg_out_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => sig_data_skid_mux_out(21),
      Q => \^din\(23),
      R => SR(0)
    );
\sig_data_reg_out_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => sig_data_skid_mux_out(22),
      Q => \^din\(24),
      R => SR(0)
    );
\sig_data_reg_out_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => sig_data_skid_mux_out(23),
      Q => \^din\(25),
      R => SR(0)
    );
\sig_data_reg_out_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => sig_data_skid_mux_out(24),
      Q => \^din\(26),
      R => SR(0)
    );
\sig_data_reg_out_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => sig_data_skid_mux_out(25),
      Q => \^din\(27),
      R => SR(0)
    );
\sig_data_reg_out_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => sig_data_skid_mux_out(26),
      Q => \^din\(28),
      R => SR(0)
    );
\sig_data_reg_out_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => sig_data_skid_mux_out(27),
      Q => \^din\(29),
      R => SR(0)
    );
\sig_data_reg_out_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => sig_data_skid_mux_out(28),
      Q => \^din\(30),
      R => SR(0)
    );
\sig_data_reg_out_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => sig_data_skid_mux_out(29),
      Q => \^din\(31),
      R => SR(0)
    );
\sig_data_reg_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => sig_data_skid_mux_out(2),
      Q => \^din\(4),
      R => SR(0)
    );
\sig_data_reg_out_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => sig_data_skid_mux_out(30),
      Q => \^din\(32),
      R => SR(0)
    );
\sig_data_reg_out_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => sig_data_skid_mux_out(31),
      Q => \^din\(33),
      R => SR(0)
    );
\sig_data_reg_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => sig_data_skid_mux_out(3),
      Q => \^din\(5),
      R => SR(0)
    );
\sig_data_reg_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => sig_data_skid_mux_out(4),
      Q => \^din\(6),
      R => SR(0)
    );
\sig_data_reg_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => sig_data_skid_mux_out(5),
      Q => \^din\(7),
      R => SR(0)
    );
\sig_data_reg_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => sig_data_skid_mux_out(6),
      Q => \^din\(8),
      R => SR(0)
    );
\sig_data_reg_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => sig_data_skid_mux_out(7),
      Q => \^din\(9),
      R => SR(0)
    );
\sig_data_reg_out_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => sig_data_skid_mux_out(8),
      Q => \^din\(10),
      R => SR(0)
    );
\sig_data_reg_out_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => sig_data_skid_mux_out(9),
      Q => \^din\(11),
      R => SR(0)
    );
\sig_data_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sig_s_ready_dup,
      D => m_axi_mem_rdata(0),
      Q => sig_data_skid_reg(0),
      R => SR(0)
    );
\sig_data_skid_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sig_s_ready_dup,
      D => m_axi_mem_rdata(10),
      Q => sig_data_skid_reg(10),
      R => SR(0)
    );
\sig_data_skid_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sig_s_ready_dup,
      D => m_axi_mem_rdata(11),
      Q => sig_data_skid_reg(11),
      R => SR(0)
    );
\sig_data_skid_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sig_s_ready_dup,
      D => m_axi_mem_rdata(12),
      Q => sig_data_skid_reg(12),
      R => SR(0)
    );
\sig_data_skid_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sig_s_ready_dup,
      D => m_axi_mem_rdata(13),
      Q => sig_data_skid_reg(13),
      R => SR(0)
    );
\sig_data_skid_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sig_s_ready_dup,
      D => m_axi_mem_rdata(14),
      Q => sig_data_skid_reg(14),
      R => SR(0)
    );
\sig_data_skid_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sig_s_ready_dup,
      D => m_axi_mem_rdata(15),
      Q => sig_data_skid_reg(15),
      R => SR(0)
    );
\sig_data_skid_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sig_s_ready_dup,
      D => m_axi_mem_rdata(16),
      Q => sig_data_skid_reg(16),
      R => SR(0)
    );
\sig_data_skid_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sig_s_ready_dup,
      D => m_axi_mem_rdata(17),
      Q => sig_data_skid_reg(17),
      R => SR(0)
    );
\sig_data_skid_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sig_s_ready_dup,
      D => m_axi_mem_rdata(18),
      Q => sig_data_skid_reg(18),
      R => SR(0)
    );
\sig_data_skid_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sig_s_ready_dup,
      D => m_axi_mem_rdata(19),
      Q => sig_data_skid_reg(19),
      R => SR(0)
    );
\sig_data_skid_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sig_s_ready_dup,
      D => m_axi_mem_rdata(1),
      Q => sig_data_skid_reg(1),
      R => SR(0)
    );
\sig_data_skid_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sig_s_ready_dup,
      D => m_axi_mem_rdata(20),
      Q => sig_data_skid_reg(20),
      R => SR(0)
    );
\sig_data_skid_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sig_s_ready_dup,
      D => m_axi_mem_rdata(21),
      Q => sig_data_skid_reg(21),
      R => SR(0)
    );
\sig_data_skid_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sig_s_ready_dup,
      D => m_axi_mem_rdata(22),
      Q => sig_data_skid_reg(22),
      R => SR(0)
    );
\sig_data_skid_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sig_s_ready_dup,
      D => m_axi_mem_rdata(23),
      Q => sig_data_skid_reg(23),
      R => SR(0)
    );
\sig_data_skid_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sig_s_ready_dup,
      D => m_axi_mem_rdata(24),
      Q => sig_data_skid_reg(24),
      R => SR(0)
    );
\sig_data_skid_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sig_s_ready_dup,
      D => m_axi_mem_rdata(25),
      Q => sig_data_skid_reg(25),
      R => SR(0)
    );
\sig_data_skid_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sig_s_ready_dup,
      D => m_axi_mem_rdata(26),
      Q => sig_data_skid_reg(26),
      R => SR(0)
    );
\sig_data_skid_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sig_s_ready_dup,
      D => m_axi_mem_rdata(27),
      Q => sig_data_skid_reg(27),
      R => SR(0)
    );
\sig_data_skid_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sig_s_ready_dup,
      D => m_axi_mem_rdata(28),
      Q => sig_data_skid_reg(28),
      R => SR(0)
    );
\sig_data_skid_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sig_s_ready_dup,
      D => m_axi_mem_rdata(29),
      Q => sig_data_skid_reg(29),
      R => SR(0)
    );
\sig_data_skid_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sig_s_ready_dup,
      D => m_axi_mem_rdata(2),
      Q => sig_data_skid_reg(2),
      R => SR(0)
    );
\sig_data_skid_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sig_s_ready_dup,
      D => m_axi_mem_rdata(30),
      Q => sig_data_skid_reg(30),
      R => SR(0)
    );
\sig_data_skid_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sig_s_ready_dup,
      D => m_axi_mem_rdata(31),
      Q => sig_data_skid_reg(31),
      R => SR(0)
    );
\sig_data_skid_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sig_s_ready_dup,
      D => m_axi_mem_rdata(3),
      Q => sig_data_skid_reg(3),
      R => SR(0)
    );
\sig_data_skid_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sig_s_ready_dup,
      D => m_axi_mem_rdata(4),
      Q => sig_data_skid_reg(4),
      R => SR(0)
    );
\sig_data_skid_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sig_s_ready_dup,
      D => m_axi_mem_rdata(5),
      Q => sig_data_skid_reg(5),
      R => SR(0)
    );
\sig_data_skid_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sig_s_ready_dup,
      D => m_axi_mem_rdata(6),
      Q => sig_data_skid_reg(6),
      R => SR(0)
    );
\sig_data_skid_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sig_s_ready_dup,
      D => m_axi_mem_rdata(7),
      Q => sig_data_skid_reg(7),
      R => SR(0)
    );
\sig_data_skid_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sig_s_ready_dup,
      D => m_axi_mem_rdata(8),
      Q => sig_data_skid_reg(8),
      R => SR(0)
    );
\sig_data_skid_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sig_s_ready_dup,
      D => m_axi_mem_rdata(9),
      Q => sig_data_skid_reg(9),
      R => SR(0)
    );
sig_last_reg_out_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => m_axi_mem_rlast,
      I1 => sig_next_eof_reg,
      I2 => sig_s_ready_dup,
      I3 => sig_last_skid_reg,
      O => sig_last_skid_mux_out
    );
sig_last_reg_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => sig_last_skid_mux_out,
      Q => \^din\(0),
      R => SR(0)
    );
sig_last_skid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sig_s_ready_dup,
      D => sig_rdc2sf_wlast,
      Q => sig_last_skid_reg,
      R => SR(0)
    );
sig_m_valid_dup_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000D5DD0000"
    )
        port map (
      I0 => sig_s_ready_out_reg_1,
      I1 => sig_m_valid_dup,
      I2 => sig_m_valid_out_reg_1,
      I3 => sig_s_ready_dup,
      I4 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      I5 => sig_reset_reg,
      O => sig_m_valid_dup_i_1_n_0
    );
sig_m_valid_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => sig_m_valid_dup_i_1_n_0,
      Q => sig_m_valid_dup,
      R => '0'
    );
sig_m_valid_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => sig_m_valid_dup_i_1_n_0,
      Q => sig_m_valid_out,
      R => '0'
    );
sig_s_ready_dup_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA8AAAAA8A8A8A8A"
    )
        port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      I1 => sig_reset_reg,
      I2 => sig_m_valid_out_reg_1,
      I3 => sig_s_ready_out_reg_1,
      I4 => sig_m_valid_dup,
      I5 => sig_s_ready_dup,
      O => sig_s_ready_dup_i_1_n_0
    );
sig_s_ready_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => sig_s_ready_dup_i_1_n_0,
      Q => sig_s_ready_dup,
      R => '0'
    );
sig_s_ready_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => sig_s_ready_dup_i_1_n_0,
      Q => sig_s_ready_out,
      R => '0'
    );
\sig_user_reg_out[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => m_axi_mem_rvalid,
      I1 => m_axi_mem_rresp(0),
      I2 => sig_s_ready_dup,
      I3 => sig_user_skid_reg,
      O => sig_user_skid_mux_out
    );
\sig_user_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => sig_user_skid_mux_out,
      Q => \^din\(1),
      R => SR(0)
    );
\sig_user_skid_reg[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m_axi_mem_rvalid,
      I1 => m_axi_mem_rresp(0),
      O => fetch_error_aximm_side
    );
\sig_user_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sig_s_ready_dup,
      D => fetch_error_aximm_side,
      Q => sig_user_skid_reg,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_glb_srl_fifo is
  port (
    reset_0 : out STD_LOGIC;
    fifo_not_full : out STD_LOGIC;
    \current_state_reg[0]\ : out STD_LOGIC;
    \current_state_reg[0]_0\ : out STD_LOGIC;
    \current_state_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    access_address : out STD_LOGIC;
    \FSM_sequential_current_state_reg[1]\ : out STD_LOGIC;
    fifo_write : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    ready_for_hw_trigger : in STD_LOGIC;
    CARRYS_OUT : in STD_LOGIC_VECTOR ( 0 to 0 );
    trigger_selector_valid_out : in STD_LOGIC;
    reset : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \current_state_reg[0]_1\ : in STD_LOGIC;
    \current_state_reg[2]_0\ : in STD_LOGIC;
    vsm_shifter_rm_shutdown_ack : in STD_LOGIC;
    \current_state_reg[1]\ : in STD_LOGIC;
    \current_state_reg[1]_0\ : in STD_LOGIC;
    \current_state_reg[2]_1\ : in STD_LOGIC;
    \current_state_reg[2]_2\ : in STD_LOGIC;
    \current_state_reg[2]_3\ : in STD_LOGIC;
    sw_trigger_id : in STD_LOGIC;
    sw_trigger_pending : in STD_LOGIC;
    start_fetching_all : in STD_LOGIC;
    \b_trigger_table.gen_address_reg.access_address_del_reg[0]\ : in STD_LOGIC;
    \current_state_reg[2]_4\ : in STD_LOGIC;
    \current_state[1]_i_4_0\ : in STD_LOGIC;
    \current_state[0]_i_11_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    current_state : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_glb_srl_fifo;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_glb_srl_fifo is
  signal GLB_if : STD_LOGIC;
  signal \add_1[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \add_1[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \add_1[2]_i_1_n_0\ : STD_LOGIC;
  signal \add_1_reg_n_0_[0]\ : STD_LOGIC;
  signal \add_1_reg_n_0_[1]\ : STD_LOGIC;
  signal \add_1_reg_n_0_[2]\ : STD_LOGIC;
  signal \current_state[0]_i_11_n_0\ : STD_LOGIC;
  signal \current_state[0]_i_14_n_0\ : STD_LOGIC;
  signal \current_state[1]_i_10_n_0\ : STD_LOGIC;
  signal \current_state[1]_i_8_n_0\ : STD_LOGIC;
  signal \current_state[2]_i_2_n_0\ : STD_LOGIC;
  signal \fifo_1_reg[3][0]_srl4_n_0\ : STD_LOGIC;
  signal \fifo_2_reg_n_0_[0]\ : STD_LOGIC;
  signal \^fifo_not_full\ : STD_LOGIC;
  signal not_full_1_i_1_n_0 : STD_LOGIC;
  signal rd_avail_2_reg_n_0 : STD_LOGIC;
  signal \^reset_0\ : STD_LOGIC;
  attribute register_duplication : string;
  attribute register_duplication of \add_1_reg[0]\ : label is "no";
  attribute use_carry_chain : string;
  attribute use_carry_chain of \add_1_reg[0]\ : label is "yes";
  attribute use_clock_enable : string;
  attribute use_clock_enable of \add_1_reg[0]\ : label is "no";
  attribute use_sync_reset : string;
  attribute use_sync_reset of \add_1_reg[0]\ : label is "no";
  attribute register_duplication of \add_1_reg[1]\ : label is "no";
  attribute use_carry_chain of \add_1_reg[1]\ : label is "yes";
  attribute use_clock_enable of \add_1_reg[1]\ : label is "no";
  attribute use_sync_reset of \add_1_reg[1]\ : label is "no";
  attribute register_duplication of \add_1_reg[2]\ : label is "no";
  attribute use_carry_chain of \add_1_reg[2]\ : label is "yes";
  attribute use_clock_enable of \add_1_reg[2]\ : label is "no";
  attribute use_sync_reset of \add_1_reg[2]\ : label is "no";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \current_state[0]_i_14\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \current_state[1]_i_10\ : label is "soft_lutpair145";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \fifo_1_reg[3][0]_srl4\ : label is "U0/\i_vsm_shifter/i_trigger_manager/i_trigger_fifo/fifo_1_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \fifo_1_reg[3][0]_srl4\ : label is "U0/\i_vsm_shifter/i_trigger_manager/i_trigger_fifo/fifo_1_reg[3][0]_srl4 ";
  attribute register_duplication of not_full_1_reg : label is "no";
  attribute use_clock_enable of not_full_1_reg : label is "no";
  attribute use_sync_reset of not_full_1_reg : label is "no";
  attribute use_clock_enable of rd_avail_2_reg : label is "no";
  attribute use_sync_set : string;
  attribute use_sync_set of rd_avail_2_reg : label is "no";
begin
  fifo_not_full <= \^fifo_not_full\;
  reset_0 <= \^reset_0\;
\add_1[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A659A9A"
    )
        port map (
      I0 => \add_1_reg_n_0_[0]\,
      I1 => \add_1_reg_n_0_[2]\,
      I2 => ready_for_hw_trigger,
      I3 => CARRYS_OUT(0),
      I4 => trigger_selector_valid_out,
      O => \add_1[0]_i_1__1_n_0\
    );
\add_1[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA6AAA6A99A9AA6A"
    )
        port map (
      I0 => \add_1_reg_n_0_[1]\,
      I1 => \add_1_reg_n_0_[0]\,
      I2 => trigger_selector_valid_out,
      I3 => CARRYS_OUT(0),
      I4 => ready_for_hw_trigger,
      I5 => \add_1_reg_n_0_[2]\,
      O => \add_1[1]_i_1__1_n_0\
    );
\add_1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC46CCCCDCCCDCDC"
    )
        port map (
      I0 => \add_1_reg_n_0_[0]\,
      I1 => \add_1_reg_n_0_[2]\,
      I2 => ready_for_hw_trigger,
      I3 => CARRYS_OUT(0),
      I4 => trigger_selector_valid_out,
      I5 => \add_1_reg_n_0_[1]\,
      O => \add_1[2]_i_1_n_0\
    );
\add_1_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \add_1[0]_i_1__1_n_0\,
      Q => \add_1_reg_n_0_[0]\,
      S => \^reset_0\
    );
\add_1_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \add_1[1]_i_1__1_n_0\,
      Q => \add_1_reg_n_0_[1]\,
      S => \^reset_0\
    );
\add_1_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \add_1[2]_i_1_n_0\,
      Q => \add_1_reg_n_0_[2]\,
      S => \^reset_0\
    );
\b_trigger_table.gen_address_reg.access_address_del[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => sw_trigger_id,
      I1 => sw_trigger_pending,
      I2 => \fifo_2_reg_n_0_[0]\,
      I3 => start_fetching_all,
      I4 => \b_trigger_table.gen_address_reg.access_address_del_reg[0]\,
      O => access_address
    );
\current_state[0]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF0EE"
    )
        port map (
      I0 => \current_state_reg[2]_0\,
      I1 => \current_state[0]_i_14_n_0\,
      I2 => vsm_shifter_rm_shutdown_ack,
      I3 => Q(1),
      I4 => Q(2),
      O => \current_state[0]_i_11_n_0\
    );
\current_state[0]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D7D7D700"
    )
        port map (
      I0 => \current_state[1]_i_4_0\,
      I1 => \current_state[0]_i_11_0\(1),
      I2 => \current_state[0]_i_11_0\(0),
      I3 => rd_avail_2_reg_n_0,
      I4 => sw_trigger_pending,
      O => \current_state[0]_i_14_n_0\
    );
\current_state[1]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sw_trigger_pending,
      I1 => rd_avail_2_reg_n_0,
      O => \current_state[1]_i_10_n_0\
    );
\current_state[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002E2E000000FF"
    )
        port map (
      I0 => \current_state_reg[1]\,
      I1 => Q(0),
      I2 => \current_state_reg[1]_0\,
      I3 => \current_state[1]_i_8_n_0\,
      I4 => Q(2),
      I5 => Q(1),
      O => \current_state_reg[0]_0\
    );
\current_state[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0B0B0B0BFF0FFFFF"
    )
        port map (
      I0 => \current_state[1]_i_10_n_0\,
      I1 => \current_state_reg[2]_4\,
      I2 => \current_state_reg[2]_0\,
      I3 => \current_state[1]_i_4_0\,
      I4 => reset,
      I5 => Q(0),
      O => \current_state[1]_i_8_n_0\
    );
\current_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF000D"
    )
        port map (
      I0 => \current_state[2]_i_2_n_0\,
      I1 => \current_state_reg[2]_1\,
      I2 => Q(2),
      I3 => Q(3),
      I4 => \current_state_reg[2]_2\,
      I5 => \current_state_reg[2]_3\,
      O => \current_state_reg[2]\(0)
    );
\current_state[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFDFDFDFF"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => \current_state_reg[2]_0\,
      I3 => sw_trigger_pending,
      I4 => rd_avail_2_reg_n_0,
      I5 => \current_state_reg[2]_4\,
      O => \current_state[2]_i_2_n_0\
    );
\current_state_reg[0]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \current_state_reg[0]_1\,
      I1 => \current_state[0]_i_11_n_0\,
      O => \current_state_reg[0]\,
      S => Q(0)
    );
\fifo_1_reg[3][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \add_1_reg_n_0_[0]\,
      A1 => \add_1_reg_n_0_[1]\,
      A2 => '0',
      A3 => '0',
      CE => fifo_write,
      CLK => clk,
      D => D(0),
      Q => \fifo_1_reg[3][0]_srl4_n_0\
    );
\fifo_2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \fifo_1_reg[3][0]_srl4_n_0\,
      Q => \fifo_2_reg_n_0_[0]\,
      R => '0'
    );
not_full_1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF4FFF04040404"
    )
        port map (
      I0 => \add_1_reg_n_0_[2]\,
      I1 => ready_for_hw_trigger,
      I2 => fifo_write,
      I3 => \add_1_reg_n_0_[1]\,
      I4 => \add_1_reg_n_0_[0]\,
      I5 => \^fifo_not_full\,
      O => not_full_1_i_1_n_0
    );
not_full_1_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => not_full_1_i_1_n_0,
      Q => \^fifo_not_full\,
      S => \^reset_0\
    );
\opt_has_pipe.first_q[0]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => current_state(1),
      I1 => current_state(0),
      I2 => \^fifo_not_full\,
      O => \FSM_sequential_current_state_reg[1]\
    );
rd_avail_2_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \add_1_reg_n_0_[2]\,
      O => GLB_if
    );
rd_avail_2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => GLB_if,
      Q => rd_avail_2_reg_n_0,
      R => \^reset_0\
    );
sw_shutdown_req_i_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reset,
      O => \^reset_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_glb_srl_fifo__parameterized1\ is
  port (
    rd_avail : out STD_LOGIC;
    rd_avail_2_reg_0 : out STD_LOGIC;
    \fifo_2_reg[1]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \fifo_2_reg[33]_0\ : out STD_LOGIC;
    \fifo_2_reg[1]_1\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \fifo_2_reg[9]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \fifo_2_reg[13]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \fifo_2_reg[17]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \fifo_2_reg[21]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rd_avail_2_reg_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rd_avail_2_reg_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rd_avail_2_reg_3 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rd_avail_2_reg_4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rd_avail_2_reg_5 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rd_avail_2_reg_6 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \fifo_2_reg[61]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \fifo_2_reg[64]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    fetch_req_reg : out STD_LOGIC;
    reset_ah : in STD_LOGIC;
    clk : in STD_LOGIC;
    reqs_stored : in STD_LOGIC;
    vsm_shifter_fetch_req : in STD_LOGIC;
    fsm_cs : in STD_LOGIC_VECTOR ( 2 downto 0 );
    id_fifo_not_full : in STD_LOGIC;
    cmd_fifo_not_full : in STD_LOGIC;
    id_fifo_write : in STD_LOGIC;
    v_dma_size_reg : in STD_LOGIC_VECTOR ( 21 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    v_dma_size : in STD_LOGIC_VECTOR ( 8 downto 0 );
    v_dma_size_reg_4_sp_1 : in STD_LOGIC;
    \v_dma_size_reg[4]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \fifo_2_reg[66]_0\ : in STD_LOGIC_VECTOR ( 64 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_glb_srl_fifo__parameterized1\ : entity is "glb_srl_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_glb_srl_fifo__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_glb_srl_fifo__parameterized1\ is
  signal \FSM_sequential_b_fsm.fsm_cs[2]_i_10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_b_fsm.fsm_cs[2]_i_15_n_0\ : STD_LOGIC;
  signal \FSM_sequential_b_fsm.fsm_cs[2]_i_16_n_0\ : STD_LOGIC;
  signal \FSM_sequential_b_fsm.fsm_cs[2]_i_17_n_0\ : STD_LOGIC;
  signal \FSM_sequential_b_fsm.fsm_cs[2]_i_18_n_0\ : STD_LOGIC;
  signal \FSM_sequential_b_fsm.fsm_cs[2]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_b_fsm.fsm_cs[2]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_b_fsm.fsm_cs[2]_i_9_n_0\ : STD_LOGIC;
  signal GLB_if : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \add_1[0]_i_1_n_0\ : STD_LOGIC;
  signal \add_1[1]_i_1_n_0\ : STD_LOGIC;
  signal \add_1[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \add_1[2]_i_2_n_0\ : STD_LOGIC;
  signal \add_1_reg_n_0_[0]\ : STD_LOGIC;
  signal \add_1_reg_n_0_[1]\ : STD_LOGIC;
  signal \add_1_reg_n_0_[2]\ : STD_LOGIC;
  signal \dma_addr[13]_i_2_n_0\ : STD_LOGIC;
  signal \dma_addr[13]_i_3_n_0\ : STD_LOGIC;
  signal \dma_addr[13]_i_4_n_0\ : STD_LOGIC;
  signal \dma_addr[13]_i_5_n_0\ : STD_LOGIC;
  signal \dma_addr[17]_i_2_n_0\ : STD_LOGIC;
  signal \dma_addr[17]_i_3_n_0\ : STD_LOGIC;
  signal \dma_addr[17]_i_4_n_0\ : STD_LOGIC;
  signal \dma_addr[17]_i_5_n_0\ : STD_LOGIC;
  signal \dma_addr[1]_i_2_n_0\ : STD_LOGIC;
  signal \dma_addr[1]_i_3_n_0\ : STD_LOGIC;
  signal \dma_addr[1]_i_4_n_0\ : STD_LOGIC;
  signal \dma_addr[1]_i_5_n_0\ : STD_LOGIC;
  signal \dma_addr[1]_i_6_n_0\ : STD_LOGIC;
  signal \dma_addr[21]_i_2_n_0\ : STD_LOGIC;
  signal \dma_addr[21]_i_3_n_0\ : STD_LOGIC;
  signal \dma_addr[21]_i_4_n_0\ : STD_LOGIC;
  signal \dma_addr[21]_i_5_n_0\ : STD_LOGIC;
  signal \dma_addr[25]_i_2_n_0\ : STD_LOGIC;
  signal \dma_addr[25]_i_3_n_0\ : STD_LOGIC;
  signal \dma_addr[25]_i_4_n_0\ : STD_LOGIC;
  signal \dma_addr[25]_i_5_n_0\ : STD_LOGIC;
  signal \dma_addr[29]_i_2_n_0\ : STD_LOGIC;
  signal \dma_addr[29]_i_3_n_0\ : STD_LOGIC;
  signal \dma_addr[29]_i_4_n_0\ : STD_LOGIC;
  signal \dma_addr[5]_i_2_n_0\ : STD_LOGIC;
  signal \dma_addr[5]_i_3_n_0\ : STD_LOGIC;
  signal \dma_addr[5]_i_4_n_0\ : STD_LOGIC;
  signal \dma_addr[5]_i_5_n_0\ : STD_LOGIC;
  signal \dma_addr[9]_i_2_n_0\ : STD_LOGIC;
  signal \dma_addr[9]_i_3_n_0\ : STD_LOGIC;
  signal \dma_addr[9]_i_4_n_0\ : STD_LOGIC;
  signal \dma_addr[9]_i_5_n_0\ : STD_LOGIC;
  signal \dma_addr_reg[13]_i_1_n_0\ : STD_LOGIC;
  signal \dma_addr_reg[13]_i_1_n_1\ : STD_LOGIC;
  signal \dma_addr_reg[13]_i_1_n_2\ : STD_LOGIC;
  signal \dma_addr_reg[13]_i_1_n_3\ : STD_LOGIC;
  signal \dma_addr_reg[17]_i_1_n_0\ : STD_LOGIC;
  signal \dma_addr_reg[17]_i_1_n_1\ : STD_LOGIC;
  signal \dma_addr_reg[17]_i_1_n_2\ : STD_LOGIC;
  signal \dma_addr_reg[17]_i_1_n_3\ : STD_LOGIC;
  signal \dma_addr_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \dma_addr_reg[1]_i_1_n_1\ : STD_LOGIC;
  signal \dma_addr_reg[1]_i_1_n_2\ : STD_LOGIC;
  signal \dma_addr_reg[1]_i_1_n_3\ : STD_LOGIC;
  signal \dma_addr_reg[21]_i_1_n_0\ : STD_LOGIC;
  signal \dma_addr_reg[21]_i_1_n_1\ : STD_LOGIC;
  signal \dma_addr_reg[21]_i_1_n_2\ : STD_LOGIC;
  signal \dma_addr_reg[21]_i_1_n_3\ : STD_LOGIC;
  signal \dma_addr_reg[25]_i_1_n_0\ : STD_LOGIC;
  signal \dma_addr_reg[25]_i_1_n_1\ : STD_LOGIC;
  signal \dma_addr_reg[25]_i_1_n_2\ : STD_LOGIC;
  signal \dma_addr_reg[25]_i_1_n_3\ : STD_LOGIC;
  signal \dma_addr_reg[29]_i_1_n_2\ : STD_LOGIC;
  signal \dma_addr_reg[29]_i_1_n_3\ : STD_LOGIC;
  signal \dma_addr_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \dma_addr_reg[5]_i_1_n_1\ : STD_LOGIC;
  signal \dma_addr_reg[5]_i_1_n_2\ : STD_LOGIC;
  signal \dma_addr_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \dma_addr_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \dma_addr_reg[9]_i_1_n_1\ : STD_LOGIC;
  signal \dma_addr_reg[9]_i_1_n_2\ : STD_LOGIC;
  signal \dma_addr_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal \fifo_1_reg[3][10]_srl4_n_0\ : STD_LOGIC;
  signal \fifo_1_reg[3][11]_srl4_n_0\ : STD_LOGIC;
  signal \fifo_1_reg[3][12]_srl4_n_0\ : STD_LOGIC;
  signal \fifo_1_reg[3][13]_srl4_n_0\ : STD_LOGIC;
  signal \fifo_1_reg[3][14]_srl4_n_0\ : STD_LOGIC;
  signal \fifo_1_reg[3][15]_srl4_n_0\ : STD_LOGIC;
  signal \fifo_1_reg[3][16]_srl4_n_0\ : STD_LOGIC;
  signal \fifo_1_reg[3][17]_srl4_n_0\ : STD_LOGIC;
  signal \fifo_1_reg[3][18]_srl4_n_0\ : STD_LOGIC;
  signal \fifo_1_reg[3][19]_srl4_n_0\ : STD_LOGIC;
  signal \fifo_1_reg[3][1]_srl4_n_0\ : STD_LOGIC;
  signal \fifo_1_reg[3][20]_srl4_n_0\ : STD_LOGIC;
  signal \fifo_1_reg[3][21]_srl4_n_0\ : STD_LOGIC;
  signal \fifo_1_reg[3][22]_srl4_n_0\ : STD_LOGIC;
  signal \fifo_1_reg[3][23]_srl4_n_0\ : STD_LOGIC;
  signal \fifo_1_reg[3][24]_srl4_n_0\ : STD_LOGIC;
  signal \fifo_1_reg[3][25]_srl4_n_0\ : STD_LOGIC;
  signal \fifo_1_reg[3][26]_srl4_n_0\ : STD_LOGIC;
  signal \fifo_1_reg[3][27]_srl4_n_0\ : STD_LOGIC;
  signal \fifo_1_reg[3][28]_srl4_n_0\ : STD_LOGIC;
  signal \fifo_1_reg[3][29]_srl4_n_0\ : STD_LOGIC;
  signal \fifo_1_reg[3][2]_srl4_n_0\ : STD_LOGIC;
  signal \fifo_1_reg[3][30]_srl4_n_0\ : STD_LOGIC;
  signal \fifo_1_reg[3][31]_srl4_n_0\ : STD_LOGIC;
  signal \fifo_1_reg[3][32]_srl4_n_0\ : STD_LOGIC;
  signal \fifo_1_reg[3][33]_srl4_n_0\ : STD_LOGIC;
  signal \fifo_1_reg[3][34]_srl4_n_0\ : STD_LOGIC;
  signal \fifo_1_reg[3][35]_srl4_n_0\ : STD_LOGIC;
  signal \fifo_1_reg[3][36]_srl4_n_0\ : STD_LOGIC;
  signal \fifo_1_reg[3][37]_srl4_n_0\ : STD_LOGIC;
  signal \fifo_1_reg[3][38]_srl4_n_0\ : STD_LOGIC;
  signal \fifo_1_reg[3][39]_srl4_n_0\ : STD_LOGIC;
  signal \fifo_1_reg[3][3]_srl4_n_0\ : STD_LOGIC;
  signal \fifo_1_reg[3][40]_srl4_n_0\ : STD_LOGIC;
  signal \fifo_1_reg[3][41]_srl4_n_0\ : STD_LOGIC;
  signal \fifo_1_reg[3][42]_srl4_n_0\ : STD_LOGIC;
  signal \fifo_1_reg[3][43]_srl4_n_0\ : STD_LOGIC;
  signal \fifo_1_reg[3][44]_srl4_n_0\ : STD_LOGIC;
  signal \fifo_1_reg[3][45]_srl4_n_0\ : STD_LOGIC;
  signal \fifo_1_reg[3][46]_srl4_n_0\ : STD_LOGIC;
  signal \fifo_1_reg[3][47]_srl4_n_0\ : STD_LOGIC;
  signal \fifo_1_reg[3][48]_srl4_n_0\ : STD_LOGIC;
  signal \fifo_1_reg[3][49]_srl4_n_0\ : STD_LOGIC;
  signal \fifo_1_reg[3][4]_srl4_n_0\ : STD_LOGIC;
  signal \fifo_1_reg[3][50]_srl4_n_0\ : STD_LOGIC;
  signal \fifo_1_reg[3][51]_srl4_n_0\ : STD_LOGIC;
  signal \fifo_1_reg[3][52]_srl4_n_0\ : STD_LOGIC;
  signal \fifo_1_reg[3][53]_srl4_n_0\ : STD_LOGIC;
  signal \fifo_1_reg[3][54]_srl4_n_0\ : STD_LOGIC;
  signal \fifo_1_reg[3][55]_srl4_n_0\ : STD_LOGIC;
  signal \fifo_1_reg[3][56]_srl4_n_0\ : STD_LOGIC;
  signal \fifo_1_reg[3][57]_srl4_n_0\ : STD_LOGIC;
  signal \fifo_1_reg[3][58]_srl4_n_0\ : STD_LOGIC;
  signal \fifo_1_reg[3][59]_srl4_n_0\ : STD_LOGIC;
  signal \fifo_1_reg[3][5]_srl4_n_0\ : STD_LOGIC;
  signal \fifo_1_reg[3][60]_srl4_n_0\ : STD_LOGIC;
  signal \fifo_1_reg[3][61]_srl4_n_0\ : STD_LOGIC;
  signal \fifo_1_reg[3][62]_srl4_n_0\ : STD_LOGIC;
  signal \fifo_1_reg[3][63]_srl4_n_0\ : STD_LOGIC;
  signal \fifo_1_reg[3][64]_srl4_n_0\ : STD_LOGIC;
  signal \fifo_1_reg[3][66]_srl4_n_0\ : STD_LOGIC;
  signal \fifo_1_reg[3][6]_srl4_n_0\ : STD_LOGIC;
  signal \fifo_1_reg[3][7]_srl4_n_0\ : STD_LOGIC;
  signal \fifo_1_reg[3][8]_srl4_n_0\ : STD_LOGIC;
  signal \fifo_1_reg[3][9]_srl4_n_0\ : STD_LOGIC;
  signal \fifo_2_reg_n_0_[33]\ : STD_LOGIC;
  signal \fifo_2_reg_n_0_[34]\ : STD_LOGIC;
  signal \fifo_2_reg_n_0_[35]\ : STD_LOGIC;
  signal \fifo_2_reg_n_0_[36]\ : STD_LOGIC;
  signal \fifo_2_reg_n_0_[37]\ : STD_LOGIC;
  signal \fifo_2_reg_n_0_[38]\ : STD_LOGIC;
  signal \fifo_2_reg_n_0_[39]\ : STD_LOGIC;
  signal \fifo_2_reg_n_0_[40]\ : STD_LOGIC;
  signal \fifo_2_reg_n_0_[41]\ : STD_LOGIC;
  signal \fifo_2_reg_n_0_[42]\ : STD_LOGIC;
  signal \fifo_2_reg_n_0_[43]\ : STD_LOGIC;
  signal \fifo_2_reg_n_0_[44]\ : STD_LOGIC;
  signal \fifo_2_reg_n_0_[45]\ : STD_LOGIC;
  signal \fifo_2_reg_n_0_[46]\ : STD_LOGIC;
  signal \fifo_2_reg_n_0_[47]\ : STD_LOGIC;
  signal \fifo_2_reg_n_0_[48]\ : STD_LOGIC;
  signal \fifo_2_reg_n_0_[49]\ : STD_LOGIC;
  signal \fifo_2_reg_n_0_[50]\ : STD_LOGIC;
  signal \fifo_2_reg_n_0_[51]\ : STD_LOGIC;
  signal \fifo_2_reg_n_0_[52]\ : STD_LOGIC;
  signal \fifo_2_reg_n_0_[53]\ : STD_LOGIC;
  signal \fifo_2_reg_n_0_[54]\ : STD_LOGIC;
  signal \fifo_2_reg_n_0_[55]\ : STD_LOGIC;
  signal \fifo_2_reg_n_0_[56]\ : STD_LOGIC;
  signal \fifo_2_reg_n_0_[57]\ : STD_LOGIC;
  signal \fifo_2_reg_n_0_[58]\ : STD_LOGIC;
  signal \fifo_2_reg_n_0_[59]\ : STD_LOGIC;
  signal \fifo_2_reg_n_0_[60]\ : STD_LOGIC;
  signal \fifo_2_reg_n_0_[61]\ : STD_LOGIC;
  signal \fifo_2_reg_n_0_[62]\ : STD_LOGIC;
  signal \fifo_2_reg_n_0_[63]\ : STD_LOGIC;
  signal \fifo_2_reg_n_0_[64]\ : STD_LOGIC;
  signal fifo_write : STD_LOGIC;
  signal full_0 : STD_LOGIC;
  signal full_1_i_1_n_0 : STD_LOGIC;
  signal not_full : STD_LOGIC;
  signal \not_full_1_i_1__2_n_0\ : STD_LOGIC;
  signal \^rd_avail\ : STD_LOGIC;
  signal rd_data : STD_LOGIC_VECTOR ( 23 downto 1 );
  signal \v_dma_size[13]_i_2_n_0\ : STD_LOGIC;
  signal \v_dma_size[13]_i_3_n_0\ : STD_LOGIC;
  signal \v_dma_size[13]_i_4_n_0\ : STD_LOGIC;
  signal \v_dma_size[13]_i_5_n_0\ : STD_LOGIC;
  signal \v_dma_size[17]_i_2_n_0\ : STD_LOGIC;
  signal \v_dma_size[17]_i_3_n_0\ : STD_LOGIC;
  signal \v_dma_size[17]_i_4_n_0\ : STD_LOGIC;
  signal \v_dma_size[17]_i_5_n_0\ : STD_LOGIC;
  signal \v_dma_size[1]_i_2_n_0\ : STD_LOGIC;
  signal \v_dma_size[1]_i_3_n_0\ : STD_LOGIC;
  signal \v_dma_size[1]_i_5_n_0\ : STD_LOGIC;
  signal \v_dma_size[5]_i_2_n_0\ : STD_LOGIC;
  signal \v_dma_size[5]_i_3_n_0\ : STD_LOGIC;
  signal \v_dma_size[5]_i_4_n_0\ : STD_LOGIC;
  signal \v_dma_size[5]_i_5_n_0\ : STD_LOGIC;
  signal \v_dma_size[9]_i_2_n_0\ : STD_LOGIC;
  signal \v_dma_size[9]_i_3_n_0\ : STD_LOGIC;
  signal \v_dma_size[9]_i_4_n_0\ : STD_LOGIC;
  signal \v_dma_size[9]_i_5_n_0\ : STD_LOGIC;
  signal \v_dma_size_reg[13]_i_1_n_0\ : STD_LOGIC;
  signal \v_dma_size_reg[13]_i_1_n_1\ : STD_LOGIC;
  signal \v_dma_size_reg[13]_i_1_n_2\ : STD_LOGIC;
  signal \v_dma_size_reg[13]_i_1_n_3\ : STD_LOGIC;
  signal \v_dma_size_reg[17]_i_1_n_1\ : STD_LOGIC;
  signal \v_dma_size_reg[17]_i_1_n_2\ : STD_LOGIC;
  signal \v_dma_size_reg[17]_i_1_n_3\ : STD_LOGIC;
  signal \v_dma_size_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \v_dma_size_reg[1]_i_1_n_1\ : STD_LOGIC;
  signal \v_dma_size_reg[1]_i_1_n_2\ : STD_LOGIC;
  signal \v_dma_size_reg[1]_i_1_n_3\ : STD_LOGIC;
  signal \v_dma_size_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \v_dma_size_reg[5]_i_1_n_1\ : STD_LOGIC;
  signal \v_dma_size_reg[5]_i_1_n_2\ : STD_LOGIC;
  signal \v_dma_size_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \v_dma_size_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \v_dma_size_reg[9]_i_1_n_1\ : STD_LOGIC;
  signal \v_dma_size_reg[9]_i_1_n_2\ : STD_LOGIC;
  signal \v_dma_size_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal v_dma_size_reg_4_sn_1 : STD_LOGIC;
  signal \NLW_dma_addr_reg[29]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_dma_addr_reg[29]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_1[2]_i_2\ : label is "soft_lutpair136";
  attribute register_duplication : string;
  attribute register_duplication of \add_1_reg[0]\ : label is "no";
  attribute use_carry_chain : string;
  attribute use_carry_chain of \add_1_reg[0]\ : label is "yes";
  attribute use_clock_enable : string;
  attribute use_clock_enable of \add_1_reg[0]\ : label is "no";
  attribute use_sync_reset : string;
  attribute use_sync_reset of \add_1_reg[0]\ : label is "no";
  attribute register_duplication of \add_1_reg[1]\ : label is "no";
  attribute use_carry_chain of \add_1_reg[1]\ : label is "yes";
  attribute use_clock_enable of \add_1_reg[1]\ : label is "no";
  attribute use_sync_reset of \add_1_reg[1]\ : label is "no";
  attribute register_duplication of \add_1_reg[2]\ : label is "no";
  attribute use_carry_chain of \add_1_reg[2]\ : label is "yes";
  attribute use_clock_enable of \add_1_reg[2]\ : label is "no";
  attribute use_sync_reset of \add_1_reg[2]\ : label is "no";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \dma_addr_reg[13]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \dma_addr_reg[17]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \dma_addr_reg[1]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \dma_addr_reg[21]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \dma_addr_reg[25]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \dma_addr_reg[29]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \dma_addr_reg[5]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \dma_addr_reg[9]_i_1\ : label is 11;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \fifo_1_reg[3][10]_srl4\ : label is "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \fifo_1_reg[3][10]_srl4\ : label is "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3][10]_srl4 ";
  attribute srl_bus_name of \fifo_1_reg[3][11]_srl4\ : label is "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3] ";
  attribute srl_name of \fifo_1_reg[3][11]_srl4\ : label is "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3][11]_srl4 ";
  attribute srl_bus_name of \fifo_1_reg[3][12]_srl4\ : label is "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3] ";
  attribute srl_name of \fifo_1_reg[3][12]_srl4\ : label is "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3][12]_srl4 ";
  attribute srl_bus_name of \fifo_1_reg[3][13]_srl4\ : label is "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3] ";
  attribute srl_name of \fifo_1_reg[3][13]_srl4\ : label is "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3][13]_srl4 ";
  attribute srl_bus_name of \fifo_1_reg[3][14]_srl4\ : label is "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3] ";
  attribute srl_name of \fifo_1_reg[3][14]_srl4\ : label is "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3][14]_srl4 ";
  attribute srl_bus_name of \fifo_1_reg[3][15]_srl4\ : label is "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3] ";
  attribute srl_name of \fifo_1_reg[3][15]_srl4\ : label is "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3][15]_srl4 ";
  attribute srl_bus_name of \fifo_1_reg[3][16]_srl4\ : label is "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3] ";
  attribute srl_name of \fifo_1_reg[3][16]_srl4\ : label is "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3][16]_srl4 ";
  attribute srl_bus_name of \fifo_1_reg[3][17]_srl4\ : label is "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3] ";
  attribute srl_name of \fifo_1_reg[3][17]_srl4\ : label is "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3][17]_srl4 ";
  attribute srl_bus_name of \fifo_1_reg[3][18]_srl4\ : label is "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3] ";
  attribute srl_name of \fifo_1_reg[3][18]_srl4\ : label is "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3][18]_srl4 ";
  attribute srl_bus_name of \fifo_1_reg[3][19]_srl4\ : label is "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3] ";
  attribute srl_name of \fifo_1_reg[3][19]_srl4\ : label is "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3][19]_srl4 ";
  attribute srl_bus_name of \fifo_1_reg[3][1]_srl4\ : label is "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3] ";
  attribute srl_name of \fifo_1_reg[3][1]_srl4\ : label is "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3][1]_srl4 ";
  attribute srl_bus_name of \fifo_1_reg[3][20]_srl4\ : label is "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3] ";
  attribute srl_name of \fifo_1_reg[3][20]_srl4\ : label is "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3][20]_srl4 ";
  attribute srl_bus_name of \fifo_1_reg[3][21]_srl4\ : label is "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3] ";
  attribute srl_name of \fifo_1_reg[3][21]_srl4\ : label is "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3][21]_srl4 ";
  attribute srl_bus_name of \fifo_1_reg[3][22]_srl4\ : label is "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3] ";
  attribute srl_name of \fifo_1_reg[3][22]_srl4\ : label is "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3][22]_srl4 ";
  attribute srl_bus_name of \fifo_1_reg[3][23]_srl4\ : label is "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3] ";
  attribute srl_name of \fifo_1_reg[3][23]_srl4\ : label is "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3][23]_srl4 ";
  attribute srl_bus_name of \fifo_1_reg[3][24]_srl4\ : label is "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3] ";
  attribute srl_name of \fifo_1_reg[3][24]_srl4\ : label is "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3][24]_srl4 ";
  attribute srl_bus_name of \fifo_1_reg[3][25]_srl4\ : label is "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3] ";
  attribute srl_name of \fifo_1_reg[3][25]_srl4\ : label is "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3][25]_srl4 ";
  attribute srl_bus_name of \fifo_1_reg[3][26]_srl4\ : label is "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3] ";
  attribute srl_name of \fifo_1_reg[3][26]_srl4\ : label is "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3][26]_srl4 ";
  attribute srl_bus_name of \fifo_1_reg[3][27]_srl4\ : label is "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3] ";
  attribute srl_name of \fifo_1_reg[3][27]_srl4\ : label is "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3][27]_srl4 ";
  attribute srl_bus_name of \fifo_1_reg[3][28]_srl4\ : label is "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3] ";
  attribute srl_name of \fifo_1_reg[3][28]_srl4\ : label is "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3][28]_srl4 ";
  attribute srl_bus_name of \fifo_1_reg[3][29]_srl4\ : label is "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3] ";
  attribute srl_name of \fifo_1_reg[3][29]_srl4\ : label is "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3][29]_srl4 ";
  attribute srl_bus_name of \fifo_1_reg[3][2]_srl4\ : label is "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3] ";
  attribute srl_name of \fifo_1_reg[3][2]_srl4\ : label is "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3][2]_srl4 ";
  attribute srl_bus_name of \fifo_1_reg[3][30]_srl4\ : label is "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3] ";
  attribute srl_name of \fifo_1_reg[3][30]_srl4\ : label is "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3][30]_srl4 ";
  attribute srl_bus_name of \fifo_1_reg[3][31]_srl4\ : label is "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3] ";
  attribute srl_name of \fifo_1_reg[3][31]_srl4\ : label is "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3][31]_srl4 ";
  attribute srl_bus_name of \fifo_1_reg[3][32]_srl4\ : label is "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3] ";
  attribute srl_name of \fifo_1_reg[3][32]_srl4\ : label is "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3][32]_srl4 ";
  attribute srl_bus_name of \fifo_1_reg[3][33]_srl4\ : label is "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3] ";
  attribute srl_name of \fifo_1_reg[3][33]_srl4\ : label is "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3][33]_srl4 ";
  attribute srl_bus_name of \fifo_1_reg[3][34]_srl4\ : label is "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3] ";
  attribute srl_name of \fifo_1_reg[3][34]_srl4\ : label is "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3][34]_srl4 ";
  attribute srl_bus_name of \fifo_1_reg[3][35]_srl4\ : label is "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3] ";
  attribute srl_name of \fifo_1_reg[3][35]_srl4\ : label is "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3][35]_srl4 ";
  attribute srl_bus_name of \fifo_1_reg[3][36]_srl4\ : label is "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3] ";
  attribute srl_name of \fifo_1_reg[3][36]_srl4\ : label is "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3][36]_srl4 ";
  attribute srl_bus_name of \fifo_1_reg[3][37]_srl4\ : label is "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3] ";
  attribute srl_name of \fifo_1_reg[3][37]_srl4\ : label is "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3][37]_srl4 ";
  attribute srl_bus_name of \fifo_1_reg[3][38]_srl4\ : label is "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3] ";
  attribute srl_name of \fifo_1_reg[3][38]_srl4\ : label is "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3][38]_srl4 ";
  attribute srl_bus_name of \fifo_1_reg[3][39]_srl4\ : label is "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3] ";
  attribute srl_name of \fifo_1_reg[3][39]_srl4\ : label is "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3][39]_srl4 ";
  attribute srl_bus_name of \fifo_1_reg[3][3]_srl4\ : label is "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3] ";
  attribute srl_name of \fifo_1_reg[3][3]_srl4\ : label is "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3][3]_srl4 ";
  attribute srl_bus_name of \fifo_1_reg[3][40]_srl4\ : label is "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3] ";
  attribute srl_name of \fifo_1_reg[3][40]_srl4\ : label is "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3][40]_srl4 ";
  attribute srl_bus_name of \fifo_1_reg[3][41]_srl4\ : label is "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3] ";
  attribute srl_name of \fifo_1_reg[3][41]_srl4\ : label is "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3][41]_srl4 ";
  attribute srl_bus_name of \fifo_1_reg[3][42]_srl4\ : label is "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3] ";
  attribute srl_name of \fifo_1_reg[3][42]_srl4\ : label is "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3][42]_srl4 ";
  attribute srl_bus_name of \fifo_1_reg[3][43]_srl4\ : label is "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3] ";
  attribute srl_name of \fifo_1_reg[3][43]_srl4\ : label is "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3][43]_srl4 ";
  attribute srl_bus_name of \fifo_1_reg[3][44]_srl4\ : label is "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3] ";
  attribute srl_name of \fifo_1_reg[3][44]_srl4\ : label is "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3][44]_srl4 ";
  attribute srl_bus_name of \fifo_1_reg[3][45]_srl4\ : label is "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3] ";
  attribute srl_name of \fifo_1_reg[3][45]_srl4\ : label is "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3][45]_srl4 ";
  attribute srl_bus_name of \fifo_1_reg[3][46]_srl4\ : label is "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3] ";
  attribute srl_name of \fifo_1_reg[3][46]_srl4\ : label is "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3][46]_srl4 ";
  attribute srl_bus_name of \fifo_1_reg[3][47]_srl4\ : label is "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3] ";
  attribute srl_name of \fifo_1_reg[3][47]_srl4\ : label is "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3][47]_srl4 ";
  attribute srl_bus_name of \fifo_1_reg[3][48]_srl4\ : label is "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3] ";
  attribute srl_name of \fifo_1_reg[3][48]_srl4\ : label is "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3][48]_srl4 ";
  attribute srl_bus_name of \fifo_1_reg[3][49]_srl4\ : label is "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3] ";
  attribute srl_name of \fifo_1_reg[3][49]_srl4\ : label is "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3][49]_srl4 ";
  attribute srl_bus_name of \fifo_1_reg[3][4]_srl4\ : label is "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3] ";
  attribute srl_name of \fifo_1_reg[3][4]_srl4\ : label is "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3][4]_srl4 ";
  attribute srl_bus_name of \fifo_1_reg[3][50]_srl4\ : label is "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3] ";
  attribute srl_name of \fifo_1_reg[3][50]_srl4\ : label is "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3][50]_srl4 ";
  attribute srl_bus_name of \fifo_1_reg[3][51]_srl4\ : label is "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3] ";
  attribute srl_name of \fifo_1_reg[3][51]_srl4\ : label is "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3][51]_srl4 ";
  attribute srl_bus_name of \fifo_1_reg[3][52]_srl4\ : label is "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3] ";
  attribute srl_name of \fifo_1_reg[3][52]_srl4\ : label is "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3][52]_srl4 ";
  attribute srl_bus_name of \fifo_1_reg[3][53]_srl4\ : label is "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3] ";
  attribute srl_name of \fifo_1_reg[3][53]_srl4\ : label is "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3][53]_srl4 ";
  attribute srl_bus_name of \fifo_1_reg[3][54]_srl4\ : label is "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3] ";
  attribute srl_name of \fifo_1_reg[3][54]_srl4\ : label is "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3][54]_srl4 ";
  attribute srl_bus_name of \fifo_1_reg[3][55]_srl4\ : label is "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3] ";
  attribute srl_name of \fifo_1_reg[3][55]_srl4\ : label is "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3][55]_srl4 ";
  attribute srl_bus_name of \fifo_1_reg[3][56]_srl4\ : label is "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3] ";
  attribute srl_name of \fifo_1_reg[3][56]_srl4\ : label is "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3][56]_srl4 ";
  attribute srl_bus_name of \fifo_1_reg[3][57]_srl4\ : label is "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3] ";
  attribute srl_name of \fifo_1_reg[3][57]_srl4\ : label is "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3][57]_srl4 ";
  attribute srl_bus_name of \fifo_1_reg[3][58]_srl4\ : label is "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3] ";
  attribute srl_name of \fifo_1_reg[3][58]_srl4\ : label is "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3][58]_srl4 ";
  attribute srl_bus_name of \fifo_1_reg[3][59]_srl4\ : label is "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3] ";
  attribute srl_name of \fifo_1_reg[3][59]_srl4\ : label is "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3][59]_srl4 ";
  attribute srl_bus_name of \fifo_1_reg[3][5]_srl4\ : label is "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3] ";
  attribute srl_name of \fifo_1_reg[3][5]_srl4\ : label is "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3][5]_srl4 ";
  attribute srl_bus_name of \fifo_1_reg[3][60]_srl4\ : label is "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3] ";
  attribute srl_name of \fifo_1_reg[3][60]_srl4\ : label is "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3][60]_srl4 ";
  attribute srl_bus_name of \fifo_1_reg[3][61]_srl4\ : label is "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3] ";
  attribute srl_name of \fifo_1_reg[3][61]_srl4\ : label is "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3][61]_srl4 ";
  attribute srl_bus_name of \fifo_1_reg[3][62]_srl4\ : label is "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3] ";
  attribute srl_name of \fifo_1_reg[3][62]_srl4\ : label is "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3][62]_srl4 ";
  attribute srl_bus_name of \fifo_1_reg[3][63]_srl4\ : label is "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3] ";
  attribute srl_name of \fifo_1_reg[3][63]_srl4\ : label is "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3][63]_srl4 ";
  attribute srl_bus_name of \fifo_1_reg[3][64]_srl4\ : label is "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3] ";
  attribute srl_name of \fifo_1_reg[3][64]_srl4\ : label is "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3][64]_srl4 ";
  attribute srl_bus_name of \fifo_1_reg[3][66]_srl4\ : label is "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3] ";
  attribute srl_name of \fifo_1_reg[3][66]_srl4\ : label is "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3][66]_srl4 ";
  attribute srl_bus_name of \fifo_1_reg[3][6]_srl4\ : label is "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3] ";
  attribute srl_name of \fifo_1_reg[3][6]_srl4\ : label is "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3][6]_srl4 ";
  attribute srl_bus_name of \fifo_1_reg[3][7]_srl4\ : label is "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3] ";
  attribute srl_name of \fifo_1_reg[3][7]_srl4\ : label is "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3][7]_srl4 ";
  attribute srl_bus_name of \fifo_1_reg[3][8]_srl4\ : label is "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3] ";
  attribute srl_name of \fifo_1_reg[3][8]_srl4\ : label is "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3][8]_srl4 ";
  attribute srl_bus_name of \fifo_1_reg[3][9]_srl4\ : label is "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3] ";
  attribute srl_name of \fifo_1_reg[3][9]_srl4\ : label is "U0/\i_fetch0/i_req_fifo/fifo_1_reg[3][9]_srl4 ";
  attribute register_duplication of full_1_reg : label is "no";
  attribute use_clock_enable of full_1_reg : label is "no";
  attribute use_sync_set : string;
  attribute use_sync_set of full_1_reg : label is "no";
  attribute register_duplication of not_full_1_reg : label is "no";
  attribute use_clock_enable of not_full_1_reg : label is "no";
  attribute use_sync_reset of not_full_1_reg : label is "no";
  attribute SOFT_HLUTNM of \rd_avail_2_i_1__0\ : label is "soft_lutpair136";
  attribute use_clock_enable of rd_avail_2_reg : label is "no";
  attribute use_sync_set of rd_avail_2_reg : label is "no";
  attribute SOFT_HLUTNM of \upper_segment[0]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \upper_segment[1]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \upper_segment[2]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \upper_segment[3]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \upper_segment[4]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \upper_segment[5]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \upper_segment[6]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \upper_segment[7]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \upper_segment[8]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \v_dma_size[0]_i_1\ : label is "soft_lutpair141";
  attribute ADDER_THRESHOLD of \v_dma_size_reg[13]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \v_dma_size_reg[17]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \v_dma_size_reg[1]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \v_dma_size_reg[5]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \v_dma_size_reg[9]_i_1\ : label is 11;
begin
  Q(10 downto 0) <= \^q\(10 downto 0);
  rd_avail <= \^rd_avail\;
  v_dma_size_reg_4_sn_1 <= v_dma_size_reg_4_sp_1;
\FSM_sequential_b_fsm.fsm_cs[2]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => rd_data(11),
      I1 => rd_data(12),
      I2 => rd_data(14),
      I3 => \^q\(3),
      I4 => \FSM_sequential_b_fsm.fsm_cs[2]_i_18_n_0\,
      O => \FSM_sequential_b_fsm.fsm_cs[2]_i_10_n_0\
    );
\FSM_sequential_b_fsm.fsm_cs[2]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => rd_data(15),
      I1 => \^q\(0),
      I2 => \^q\(8),
      I3 => \^q\(6),
      O => \FSM_sequential_b_fsm.fsm_cs[2]_i_15_n_0\
    );
\FSM_sequential_b_fsm.fsm_cs[2]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(4),
      I1 => rd_data(23),
      I2 => rd_data(9),
      I3 => rd_data(6),
      O => \FSM_sequential_b_fsm.fsm_cs[2]_i_16_n_0\
    );
\FSM_sequential_b_fsm.fsm_cs[2]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(5),
      I1 => rd_data(18),
      I2 => \^q\(7),
      I3 => rd_data(7),
      O => \FSM_sequential_b_fsm.fsm_cs[2]_i_17_n_0\
    );
\FSM_sequential_b_fsm.fsm_cs[2]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => rd_data(16),
      I1 => rd_data(10),
      I2 => rd_data(22),
      I3 => rd_data(2),
      O => \FSM_sequential_b_fsm.fsm_cs[2]_i_18_n_0\
    );
\FSM_sequential_b_fsm.fsm_cs[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \FSM_sequential_b_fsm.fsm_cs[2]_i_7_n_0\,
      I1 => \FSM_sequential_b_fsm.fsm_cs[2]_i_8_n_0\,
      I2 => id_fifo_write,
      I3 => \FSM_sequential_b_fsm.fsm_cs[2]_i_9_n_0\,
      I4 => \FSM_sequential_b_fsm.fsm_cs[2]_i_10_n_0\,
      O => \fifo_2_reg[1]_1\
    );
\FSM_sequential_b_fsm.fsm_cs[2]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => rd_data(1),
      I1 => rd_data(8),
      I2 => rd_data(4),
      I3 => rd_data(5),
      I4 => \FSM_sequential_b_fsm.fsm_cs[2]_i_15_n_0\,
      O => \FSM_sequential_b_fsm.fsm_cs[2]_i_7_n_0\
    );
\FSM_sequential_b_fsm.fsm_cs[2]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => rd_data(20),
      I1 => rd_data(21),
      I2 => \^q\(1),
      I3 => \^q\(9),
      I4 => \FSM_sequential_b_fsm.fsm_cs[2]_i_16_n_0\,
      O => \FSM_sequential_b_fsm.fsm_cs[2]_i_8_n_0\
    );
\FSM_sequential_b_fsm.fsm_cs[2]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => rd_data(13),
      I1 => rd_data(17),
      I2 => rd_data(19),
      I3 => \^q\(2),
      I4 => \FSM_sequential_b_fsm.fsm_cs[2]_i_17_n_0\,
      O => \FSM_sequential_b_fsm.fsm_cs[2]_i_9_n_0\
    );
\add_1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"666A9995"
    )
        port map (
      I0 => \add_1[2]_i_2_n_0\,
      I1 => not_full,
      I2 => vsm_shifter_fetch_req,
      I3 => reqs_stored,
      I4 => \add_1_reg_n_0_[0]\,
      O => \add_1[0]_i_1_n_0\
    );
\add_1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"777EEEEE88811111"
    )
        port map (
      I0 => \add_1[2]_i_2_n_0\,
      I1 => \add_1_reg_n_0_[0]\,
      I2 => reqs_stored,
      I3 => vsm_shifter_fetch_req,
      I4 => not_full,
      I5 => \add_1_reg_n_0_[1]\,
      O => \add_1[1]_i_1_n_0\
    );
\add_1[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAA9"
    )
        port map (
      I0 => \add_1_reg_n_0_[2]\,
      I1 => \add_1[2]_i_2_n_0\,
      I2 => \add_1_reg_n_0_[0]\,
      I3 => fifo_write,
      I4 => \add_1_reg_n_0_[1]\,
      O => \add_1[2]_i_1__0_n_0\
    );
\add_1[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFBFFFF"
    )
        port map (
      I0 => fsm_cs(2),
      I1 => fsm_cs(0),
      I2 => fsm_cs(1),
      I3 => \add_1_reg_n_0_[2]\,
      I4 => \^rd_avail\,
      O => \add_1[2]_i_2_n_0\
    );
\add_1_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \add_1[0]_i_1_n_0\,
      Q => \add_1_reg_n_0_[0]\,
      S => reset_ah
    );
\add_1_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \add_1[1]_i_1_n_0\,
      Q => \add_1_reg_n_0_[1]\,
      S => reset_ah
    );
\add_1_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \add_1[2]_i_1__0_n_0\,
      Q => \add_1_reg_n_0_[2]\,
      S => reset_ah
    );
\b_find_req.gen_vsm_input_vectors[0].reqs_stored[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => vsm_shifter_fetch_req,
      I1 => full_0,
      I2 => reqs_stored,
      O => fetch_req_reg
    );
\dma_addr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000800F00000"
    )
        port map (
      I0 => \^rd_avail\,
      I1 => id_fifo_not_full,
      I2 => fsm_cs(1),
      I3 => fsm_cs(2),
      I4 => cmd_fifo_not_full,
      I5 => fsm_cs(0),
      O => rd_avail_2_reg_0
    );
\dma_addr[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \fifo_2_reg_n_0_[33]\,
      I1 => id_fifo_write,
      I2 => \in\(0),
      O => \fifo_2_reg[33]_0\
    );
\dma_addr[13]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => \in\(16),
      I1 => \fifo_2_reg_n_0_[49]\,
      I2 => id_fifo_write,
      O => \dma_addr[13]_i_2_n_0\
    );
\dma_addr[13]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => \in\(15),
      I1 => \fifo_2_reg_n_0_[48]\,
      I2 => id_fifo_write,
      O => \dma_addr[13]_i_3_n_0\
    );
\dma_addr[13]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => \in\(14),
      I1 => \fifo_2_reg_n_0_[47]\,
      I2 => id_fifo_write,
      O => \dma_addr[13]_i_4_n_0\
    );
\dma_addr[13]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => \in\(13),
      I1 => \fifo_2_reg_n_0_[46]\,
      I2 => id_fifo_write,
      O => \dma_addr[13]_i_5_n_0\
    );
\dma_addr[17]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => \in\(20),
      I1 => \fifo_2_reg_n_0_[53]\,
      I2 => id_fifo_write,
      O => \dma_addr[17]_i_2_n_0\
    );
\dma_addr[17]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => \in\(19),
      I1 => \fifo_2_reg_n_0_[52]\,
      I2 => id_fifo_write,
      O => \dma_addr[17]_i_3_n_0\
    );
\dma_addr[17]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => \in\(18),
      I1 => \fifo_2_reg_n_0_[51]\,
      I2 => id_fifo_write,
      O => \dma_addr[17]_i_4_n_0\
    );
\dma_addr[17]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => \in\(17),
      I1 => \fifo_2_reg_n_0_[50]\,
      I2 => id_fifo_write,
      O => \dma_addr[17]_i_5_n_0\
    );
\dma_addr[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF7FF"
    )
        port map (
      I0 => \^rd_avail\,
      I1 => id_fifo_not_full,
      I2 => fsm_cs(1),
      I3 => fsm_cs(0),
      I4 => fsm_cs(2),
      O => \dma_addr[1]_i_2_n_0\
    );
\dma_addr[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => \in\(4),
      I1 => \fifo_2_reg_n_0_[37]\,
      I2 => id_fifo_write,
      O => \dma_addr[1]_i_3_n_0\
    );
\dma_addr[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => \in\(3),
      I1 => \fifo_2_reg_n_0_[36]\,
      I2 => id_fifo_write,
      O => \dma_addr[1]_i_4_n_0\
    );
\dma_addr[1]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => \in\(2),
      I1 => \fifo_2_reg_n_0_[35]\,
      I2 => id_fifo_write,
      O => \dma_addr[1]_i_5_n_0\
    );
\dma_addr[1]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \fifo_2_reg_n_0_[34]\,
      I1 => id_fifo_write,
      I2 => \in\(1),
      O => \dma_addr[1]_i_6_n_0\
    );
\dma_addr[21]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \fifo_2_reg_n_0_[57]\,
      I1 => id_fifo_write,
      I2 => \in\(24),
      O => \dma_addr[21]_i_2_n_0\
    );
\dma_addr[21]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \fifo_2_reg_n_0_[56]\,
      I1 => id_fifo_write,
      I2 => \in\(23),
      O => \dma_addr[21]_i_3_n_0\
    );
\dma_addr[21]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => \in\(22),
      I1 => \fifo_2_reg_n_0_[55]\,
      I2 => id_fifo_write,
      O => \dma_addr[21]_i_4_n_0\
    );
\dma_addr[21]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => \in\(21),
      I1 => \fifo_2_reg_n_0_[54]\,
      I2 => id_fifo_write,
      O => \dma_addr[21]_i_5_n_0\
    );
\dma_addr[25]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \fifo_2_reg_n_0_[61]\,
      I1 => id_fifo_write,
      I2 => \in\(28),
      O => \dma_addr[25]_i_2_n_0\
    );
\dma_addr[25]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \fifo_2_reg_n_0_[60]\,
      I1 => id_fifo_write,
      I2 => \in\(27),
      O => \dma_addr[25]_i_3_n_0\
    );
\dma_addr[25]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \fifo_2_reg_n_0_[59]\,
      I1 => id_fifo_write,
      I2 => \in\(26),
      O => \dma_addr[25]_i_4_n_0\
    );
\dma_addr[25]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \fifo_2_reg_n_0_[58]\,
      I1 => id_fifo_write,
      I2 => \in\(25),
      O => \dma_addr[25]_i_5_n_0\
    );
\dma_addr[29]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \fifo_2_reg_n_0_[64]\,
      I1 => id_fifo_write,
      I2 => \in\(31),
      O => \dma_addr[29]_i_2_n_0\
    );
\dma_addr[29]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \fifo_2_reg_n_0_[63]\,
      I1 => id_fifo_write,
      I2 => \in\(30),
      O => \dma_addr[29]_i_3_n_0\
    );
\dma_addr[29]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \fifo_2_reg_n_0_[62]\,
      I1 => id_fifo_write,
      I2 => \in\(29),
      O => \dma_addr[29]_i_4_n_0\
    );
\dma_addr[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => \in\(8),
      I1 => \fifo_2_reg_n_0_[41]\,
      I2 => id_fifo_write,
      O => \dma_addr[5]_i_2_n_0\
    );
\dma_addr[5]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => \in\(7),
      I1 => \fifo_2_reg_n_0_[40]\,
      I2 => id_fifo_write,
      O => \dma_addr[5]_i_3_n_0\
    );
\dma_addr[5]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => \in\(6),
      I1 => \fifo_2_reg_n_0_[39]\,
      I2 => id_fifo_write,
      O => \dma_addr[5]_i_4_n_0\
    );
\dma_addr[5]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => \in\(5),
      I1 => \fifo_2_reg_n_0_[38]\,
      I2 => id_fifo_write,
      O => \dma_addr[5]_i_5_n_0\
    );
\dma_addr[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => \in\(12),
      I1 => \fifo_2_reg_n_0_[45]\,
      I2 => id_fifo_write,
      O => \dma_addr[9]_i_2_n_0\
    );
\dma_addr[9]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => \in\(11),
      I1 => \fifo_2_reg_n_0_[44]\,
      I2 => id_fifo_write,
      O => \dma_addr[9]_i_3_n_0\
    );
\dma_addr[9]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => \in\(10),
      I1 => \fifo_2_reg_n_0_[43]\,
      I2 => id_fifo_write,
      O => \dma_addr[9]_i_4_n_0\
    );
\dma_addr[9]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => \in\(9),
      I1 => \fifo_2_reg_n_0_[42]\,
      I2 => id_fifo_write,
      O => \dma_addr[9]_i_5_n_0\
    );
\dma_addr_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dma_addr_reg[9]_i_1_n_0\,
      CO(3) => \dma_addr_reg[13]_i_1_n_0\,
      CO(2) => \dma_addr_reg[13]_i_1_n_1\,
      CO(1) => \dma_addr_reg[13]_i_1_n_2\,
      CO(0) => \dma_addr_reg[13]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \dma_addr[1]_i_2_n_0\,
      DI(2) => \dma_addr[1]_i_2_n_0\,
      DI(1) => \dma_addr[1]_i_2_n_0\,
      DI(0) => \dma_addr[1]_i_2_n_0\,
      O(3 downto 0) => rd_avail_2_reg_4(3 downto 0),
      S(3) => \dma_addr[13]_i_2_n_0\,
      S(2) => \dma_addr[13]_i_3_n_0\,
      S(1) => \dma_addr[13]_i_4_n_0\,
      S(0) => \dma_addr[13]_i_5_n_0\
    );
\dma_addr_reg[17]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dma_addr_reg[13]_i_1_n_0\,
      CO(3) => \dma_addr_reg[17]_i_1_n_0\,
      CO(2) => \dma_addr_reg[17]_i_1_n_1\,
      CO(1) => \dma_addr_reg[17]_i_1_n_2\,
      CO(0) => \dma_addr_reg[17]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \dma_addr[1]_i_2_n_0\,
      DI(2) => \dma_addr[1]_i_2_n_0\,
      DI(1) => \dma_addr[1]_i_2_n_0\,
      DI(0) => \dma_addr[1]_i_2_n_0\,
      O(3 downto 0) => rd_avail_2_reg_5(3 downto 0),
      S(3) => \dma_addr[17]_i_2_n_0\,
      S(2) => \dma_addr[17]_i_3_n_0\,
      S(1) => \dma_addr[17]_i_4_n_0\,
      S(0) => \dma_addr[17]_i_5_n_0\
    );
\dma_addr_reg[1]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \dma_addr_reg[1]_i_1_n_0\,
      CO(2) => \dma_addr_reg[1]_i_1_n_1\,
      CO(1) => \dma_addr_reg[1]_i_1_n_2\,
      CO(0) => \dma_addr_reg[1]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \dma_addr[1]_i_2_n_0\,
      DI(2) => \dma_addr[1]_i_2_n_0\,
      DI(1) => \dma_addr[1]_i_2_n_0\,
      DI(0) => '0',
      O(3 downto 0) => rd_avail_2_reg_1(3 downto 0),
      S(3) => \dma_addr[1]_i_3_n_0\,
      S(2) => \dma_addr[1]_i_4_n_0\,
      S(1) => \dma_addr[1]_i_5_n_0\,
      S(0) => \dma_addr[1]_i_6_n_0\
    );
\dma_addr_reg[21]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dma_addr_reg[17]_i_1_n_0\,
      CO(3) => \dma_addr_reg[21]_i_1_n_0\,
      CO(2) => \dma_addr_reg[21]_i_1_n_1\,
      CO(1) => \dma_addr_reg[21]_i_1_n_2\,
      CO(0) => \dma_addr_reg[21]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \dma_addr[1]_i_2_n_0\,
      DI(0) => \dma_addr[1]_i_2_n_0\,
      O(3 downto 0) => rd_avail_2_reg_6(3 downto 0),
      S(3) => \dma_addr[21]_i_2_n_0\,
      S(2) => \dma_addr[21]_i_3_n_0\,
      S(1) => \dma_addr[21]_i_4_n_0\,
      S(0) => \dma_addr[21]_i_5_n_0\
    );
\dma_addr_reg[25]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dma_addr_reg[21]_i_1_n_0\,
      CO(3) => \dma_addr_reg[25]_i_1_n_0\,
      CO(2) => \dma_addr_reg[25]_i_1_n_1\,
      CO(1) => \dma_addr_reg[25]_i_1_n_2\,
      CO(0) => \dma_addr_reg[25]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \fifo_2_reg[61]_0\(3 downto 0),
      S(3) => \dma_addr[25]_i_2_n_0\,
      S(2) => \dma_addr[25]_i_3_n_0\,
      S(1) => \dma_addr[25]_i_4_n_0\,
      S(0) => \dma_addr[25]_i_5_n_0\
    );
\dma_addr_reg[29]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dma_addr_reg[25]_i_1_n_0\,
      CO(3 downto 2) => \NLW_dma_addr_reg[29]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \dma_addr_reg[29]_i_1_n_2\,
      CO(0) => \dma_addr_reg[29]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_dma_addr_reg[29]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => \fifo_2_reg[64]_0\(2 downto 0),
      S(3) => '0',
      S(2) => \dma_addr[29]_i_2_n_0\,
      S(1) => \dma_addr[29]_i_3_n_0\,
      S(0) => \dma_addr[29]_i_4_n_0\
    );
\dma_addr_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dma_addr_reg[1]_i_1_n_0\,
      CO(3) => \dma_addr_reg[5]_i_1_n_0\,
      CO(2) => \dma_addr_reg[5]_i_1_n_1\,
      CO(1) => \dma_addr_reg[5]_i_1_n_2\,
      CO(0) => \dma_addr_reg[5]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \dma_addr[1]_i_2_n_0\,
      DI(2) => \dma_addr[1]_i_2_n_0\,
      DI(1) => \dma_addr[1]_i_2_n_0\,
      DI(0) => \dma_addr[1]_i_2_n_0\,
      O(3 downto 0) => rd_avail_2_reg_2(3 downto 0),
      S(3) => \dma_addr[5]_i_2_n_0\,
      S(2) => \dma_addr[5]_i_3_n_0\,
      S(1) => \dma_addr[5]_i_4_n_0\,
      S(0) => \dma_addr[5]_i_5_n_0\
    );
\dma_addr_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dma_addr_reg[5]_i_1_n_0\,
      CO(3) => \dma_addr_reg[9]_i_1_n_0\,
      CO(2) => \dma_addr_reg[9]_i_1_n_1\,
      CO(1) => \dma_addr_reg[9]_i_1_n_2\,
      CO(0) => \dma_addr_reg[9]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \dma_addr[1]_i_2_n_0\,
      DI(2) => \dma_addr[1]_i_2_n_0\,
      DI(1) => \dma_addr[1]_i_2_n_0\,
      DI(0) => \dma_addr[1]_i_2_n_0\,
      O(3 downto 0) => rd_avail_2_reg_3(3 downto 0),
      S(3) => \dma_addr[9]_i_2_n_0\,
      S(2) => \dma_addr[9]_i_3_n_0\,
      S(1) => \dma_addr[9]_i_4_n_0\,
      S(0) => \dma_addr[9]_i_5_n_0\
    );
\fifo_1_reg[3][10]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \add_1_reg_n_0_[0]\,
      A1 => \add_1_reg_n_0_[1]\,
      A2 => '0',
      A3 => '0',
      CE => fifo_write,
      CLK => clk,
      D => \fifo_2_reg[66]_0\(9),
      Q => \fifo_1_reg[3][10]_srl4_n_0\
    );
\fifo_1_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \add_1_reg_n_0_[0]\,
      A1 => \add_1_reg_n_0_[1]\,
      A2 => '0',
      A3 => '0',
      CE => fifo_write,
      CLK => clk,
      D => \fifo_2_reg[66]_0\(10),
      Q => \fifo_1_reg[3][11]_srl4_n_0\
    );
\fifo_1_reg[3][12]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \add_1_reg_n_0_[0]\,
      A1 => \add_1_reg_n_0_[1]\,
      A2 => '0',
      A3 => '0',
      CE => fifo_write,
      CLK => clk,
      D => \fifo_2_reg[66]_0\(11),
      Q => \fifo_1_reg[3][12]_srl4_n_0\
    );
\fifo_1_reg[3][13]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \add_1_reg_n_0_[0]\,
      A1 => \add_1_reg_n_0_[1]\,
      A2 => '0',
      A3 => '0',
      CE => fifo_write,
      CLK => clk,
      D => \fifo_2_reg[66]_0\(12),
      Q => \fifo_1_reg[3][13]_srl4_n_0\
    );
\fifo_1_reg[3][14]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \add_1_reg_n_0_[0]\,
      A1 => \add_1_reg_n_0_[1]\,
      A2 => '0',
      A3 => '0',
      CE => fifo_write,
      CLK => clk,
      D => \fifo_2_reg[66]_0\(13),
      Q => \fifo_1_reg[3][14]_srl4_n_0\
    );
\fifo_1_reg[3][15]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \add_1_reg_n_0_[0]\,
      A1 => \add_1_reg_n_0_[1]\,
      A2 => '0',
      A3 => '0',
      CE => fifo_write,
      CLK => clk,
      D => \fifo_2_reg[66]_0\(14),
      Q => \fifo_1_reg[3][15]_srl4_n_0\
    );
\fifo_1_reg[3][16]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \add_1_reg_n_0_[0]\,
      A1 => \add_1_reg_n_0_[1]\,
      A2 => '0',
      A3 => '0',
      CE => fifo_write,
      CLK => clk,
      D => \fifo_2_reg[66]_0\(15),
      Q => \fifo_1_reg[3][16]_srl4_n_0\
    );
\fifo_1_reg[3][17]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \add_1_reg_n_0_[0]\,
      A1 => \add_1_reg_n_0_[1]\,
      A2 => '0',
      A3 => '0',
      CE => fifo_write,
      CLK => clk,
      D => \fifo_2_reg[66]_0\(16),
      Q => \fifo_1_reg[3][17]_srl4_n_0\
    );
\fifo_1_reg[3][18]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \add_1_reg_n_0_[0]\,
      A1 => \add_1_reg_n_0_[1]\,
      A2 => '0',
      A3 => '0',
      CE => fifo_write,
      CLK => clk,
      D => \fifo_2_reg[66]_0\(17),
      Q => \fifo_1_reg[3][18]_srl4_n_0\
    );
\fifo_1_reg[3][19]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \add_1_reg_n_0_[0]\,
      A1 => \add_1_reg_n_0_[1]\,
      A2 => '0',
      A3 => '0',
      CE => fifo_write,
      CLK => clk,
      D => \fifo_2_reg[66]_0\(18),
      Q => \fifo_1_reg[3][19]_srl4_n_0\
    );
\fifo_1_reg[3][1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \add_1_reg_n_0_[0]\,
      A1 => \add_1_reg_n_0_[1]\,
      A2 => '0',
      A3 => '0',
      CE => fifo_write,
      CLK => clk,
      D => \fifo_2_reg[66]_0\(0),
      Q => \fifo_1_reg[3][1]_srl4_n_0\
    );
\fifo_1_reg[3][1]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => not_full,
      I1 => vsm_shifter_fetch_req,
      I2 => reqs_stored,
      O => fifo_write
    );
\fifo_1_reg[3][20]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \add_1_reg_n_0_[0]\,
      A1 => \add_1_reg_n_0_[1]\,
      A2 => '0',
      A3 => '0',
      CE => fifo_write,
      CLK => clk,
      D => \fifo_2_reg[66]_0\(19),
      Q => \fifo_1_reg[3][20]_srl4_n_0\
    );
\fifo_1_reg[3][21]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \add_1_reg_n_0_[0]\,
      A1 => \add_1_reg_n_0_[1]\,
      A2 => '0',
      A3 => '0',
      CE => fifo_write,
      CLK => clk,
      D => \fifo_2_reg[66]_0\(20),
      Q => \fifo_1_reg[3][21]_srl4_n_0\
    );
\fifo_1_reg[3][22]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \add_1_reg_n_0_[0]\,
      A1 => \add_1_reg_n_0_[1]\,
      A2 => '0',
      A3 => '0',
      CE => fifo_write,
      CLK => clk,
      D => \fifo_2_reg[66]_0\(21),
      Q => \fifo_1_reg[3][22]_srl4_n_0\
    );
\fifo_1_reg[3][23]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \add_1_reg_n_0_[0]\,
      A1 => \add_1_reg_n_0_[1]\,
      A2 => '0',
      A3 => '0',
      CE => fifo_write,
      CLK => clk,
      D => \fifo_2_reg[66]_0\(22),
      Q => \fifo_1_reg[3][23]_srl4_n_0\
    );
\fifo_1_reg[3][24]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \add_1_reg_n_0_[0]\,
      A1 => \add_1_reg_n_0_[1]\,
      A2 => '0',
      A3 => '0',
      CE => fifo_write,
      CLK => clk,
      D => \fifo_2_reg[66]_0\(23),
      Q => \fifo_1_reg[3][24]_srl4_n_0\
    );
\fifo_1_reg[3][25]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \add_1_reg_n_0_[0]\,
      A1 => \add_1_reg_n_0_[1]\,
      A2 => '0',
      A3 => '0',
      CE => fifo_write,
      CLK => clk,
      D => \fifo_2_reg[66]_0\(24),
      Q => \fifo_1_reg[3][25]_srl4_n_0\
    );
\fifo_1_reg[3][26]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \add_1_reg_n_0_[0]\,
      A1 => \add_1_reg_n_0_[1]\,
      A2 => '0',
      A3 => '0',
      CE => fifo_write,
      CLK => clk,
      D => \fifo_2_reg[66]_0\(25),
      Q => \fifo_1_reg[3][26]_srl4_n_0\
    );
\fifo_1_reg[3][27]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \add_1_reg_n_0_[0]\,
      A1 => \add_1_reg_n_0_[1]\,
      A2 => '0',
      A3 => '0',
      CE => fifo_write,
      CLK => clk,
      D => \fifo_2_reg[66]_0\(26),
      Q => \fifo_1_reg[3][27]_srl4_n_0\
    );
\fifo_1_reg[3][28]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \add_1_reg_n_0_[0]\,
      A1 => \add_1_reg_n_0_[1]\,
      A2 => '0',
      A3 => '0',
      CE => fifo_write,
      CLK => clk,
      D => \fifo_2_reg[66]_0\(27),
      Q => \fifo_1_reg[3][28]_srl4_n_0\
    );
\fifo_1_reg[3][29]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \add_1_reg_n_0_[0]\,
      A1 => \add_1_reg_n_0_[1]\,
      A2 => '0',
      A3 => '0',
      CE => fifo_write,
      CLK => clk,
      D => \fifo_2_reg[66]_0\(28),
      Q => \fifo_1_reg[3][29]_srl4_n_0\
    );
\fifo_1_reg[3][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \add_1_reg_n_0_[0]\,
      A1 => \add_1_reg_n_0_[1]\,
      A2 => '0',
      A3 => '0',
      CE => fifo_write,
      CLK => clk,
      D => \fifo_2_reg[66]_0\(1),
      Q => \fifo_1_reg[3][2]_srl4_n_0\
    );
\fifo_1_reg[3][30]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \add_1_reg_n_0_[0]\,
      A1 => \add_1_reg_n_0_[1]\,
      A2 => '0',
      A3 => '0',
      CE => fifo_write,
      CLK => clk,
      D => \fifo_2_reg[66]_0\(29),
      Q => \fifo_1_reg[3][30]_srl4_n_0\
    );
\fifo_1_reg[3][31]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \add_1_reg_n_0_[0]\,
      A1 => \add_1_reg_n_0_[1]\,
      A2 => '0',
      A3 => '0',
      CE => fifo_write,
      CLK => clk,
      D => \fifo_2_reg[66]_0\(30),
      Q => \fifo_1_reg[3][31]_srl4_n_0\
    );
\fifo_1_reg[3][32]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \add_1_reg_n_0_[0]\,
      A1 => \add_1_reg_n_0_[1]\,
      A2 => '0',
      A3 => '0',
      CE => fifo_write,
      CLK => clk,
      D => \fifo_2_reg[66]_0\(31),
      Q => \fifo_1_reg[3][32]_srl4_n_0\
    );
\fifo_1_reg[3][33]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \add_1_reg_n_0_[0]\,
      A1 => \add_1_reg_n_0_[1]\,
      A2 => '0',
      A3 => '0',
      CE => fifo_write,
      CLK => clk,
      D => \fifo_2_reg[66]_0\(32),
      Q => \fifo_1_reg[3][33]_srl4_n_0\
    );
\fifo_1_reg[3][34]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \add_1_reg_n_0_[0]\,
      A1 => \add_1_reg_n_0_[1]\,
      A2 => '0',
      A3 => '0',
      CE => fifo_write,
      CLK => clk,
      D => \fifo_2_reg[66]_0\(33),
      Q => \fifo_1_reg[3][34]_srl4_n_0\
    );
\fifo_1_reg[3][35]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \add_1_reg_n_0_[0]\,
      A1 => \add_1_reg_n_0_[1]\,
      A2 => '0',
      A3 => '0',
      CE => fifo_write,
      CLK => clk,
      D => \fifo_2_reg[66]_0\(34),
      Q => \fifo_1_reg[3][35]_srl4_n_0\
    );
\fifo_1_reg[3][36]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \add_1_reg_n_0_[0]\,
      A1 => \add_1_reg_n_0_[1]\,
      A2 => '0',
      A3 => '0',
      CE => fifo_write,
      CLK => clk,
      D => \fifo_2_reg[66]_0\(35),
      Q => \fifo_1_reg[3][36]_srl4_n_0\
    );
\fifo_1_reg[3][37]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \add_1_reg_n_0_[0]\,
      A1 => \add_1_reg_n_0_[1]\,
      A2 => '0',
      A3 => '0',
      CE => fifo_write,
      CLK => clk,
      D => \fifo_2_reg[66]_0\(36),
      Q => \fifo_1_reg[3][37]_srl4_n_0\
    );
\fifo_1_reg[3][38]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \add_1_reg_n_0_[0]\,
      A1 => \add_1_reg_n_0_[1]\,
      A2 => '0',
      A3 => '0',
      CE => fifo_write,
      CLK => clk,
      D => \fifo_2_reg[66]_0\(37),
      Q => \fifo_1_reg[3][38]_srl4_n_0\
    );
\fifo_1_reg[3][39]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \add_1_reg_n_0_[0]\,
      A1 => \add_1_reg_n_0_[1]\,
      A2 => '0',
      A3 => '0',
      CE => fifo_write,
      CLK => clk,
      D => \fifo_2_reg[66]_0\(38),
      Q => \fifo_1_reg[3][39]_srl4_n_0\
    );
\fifo_1_reg[3][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \add_1_reg_n_0_[0]\,
      A1 => \add_1_reg_n_0_[1]\,
      A2 => '0',
      A3 => '0',
      CE => fifo_write,
      CLK => clk,
      D => \fifo_2_reg[66]_0\(2),
      Q => \fifo_1_reg[3][3]_srl4_n_0\
    );
\fifo_1_reg[3][40]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \add_1_reg_n_0_[0]\,
      A1 => \add_1_reg_n_0_[1]\,
      A2 => '0',
      A3 => '0',
      CE => fifo_write,
      CLK => clk,
      D => \fifo_2_reg[66]_0\(39),
      Q => \fifo_1_reg[3][40]_srl4_n_0\
    );
\fifo_1_reg[3][41]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \add_1_reg_n_0_[0]\,
      A1 => \add_1_reg_n_0_[1]\,
      A2 => '0',
      A3 => '0',
      CE => fifo_write,
      CLK => clk,
      D => \fifo_2_reg[66]_0\(40),
      Q => \fifo_1_reg[3][41]_srl4_n_0\
    );
\fifo_1_reg[3][42]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \add_1_reg_n_0_[0]\,
      A1 => \add_1_reg_n_0_[1]\,
      A2 => '0',
      A3 => '0',
      CE => fifo_write,
      CLK => clk,
      D => \fifo_2_reg[66]_0\(41),
      Q => \fifo_1_reg[3][42]_srl4_n_0\
    );
\fifo_1_reg[3][43]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \add_1_reg_n_0_[0]\,
      A1 => \add_1_reg_n_0_[1]\,
      A2 => '0',
      A3 => '0',
      CE => fifo_write,
      CLK => clk,
      D => \fifo_2_reg[66]_0\(42),
      Q => \fifo_1_reg[3][43]_srl4_n_0\
    );
\fifo_1_reg[3][44]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \add_1_reg_n_0_[0]\,
      A1 => \add_1_reg_n_0_[1]\,
      A2 => '0',
      A3 => '0',
      CE => fifo_write,
      CLK => clk,
      D => \fifo_2_reg[66]_0\(43),
      Q => \fifo_1_reg[3][44]_srl4_n_0\
    );
\fifo_1_reg[3][45]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \add_1_reg_n_0_[0]\,
      A1 => \add_1_reg_n_0_[1]\,
      A2 => '0',
      A3 => '0',
      CE => fifo_write,
      CLK => clk,
      D => \fifo_2_reg[66]_0\(44),
      Q => \fifo_1_reg[3][45]_srl4_n_0\
    );
\fifo_1_reg[3][46]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \add_1_reg_n_0_[0]\,
      A1 => \add_1_reg_n_0_[1]\,
      A2 => '0',
      A3 => '0',
      CE => fifo_write,
      CLK => clk,
      D => \fifo_2_reg[66]_0\(45),
      Q => \fifo_1_reg[3][46]_srl4_n_0\
    );
\fifo_1_reg[3][47]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \add_1_reg_n_0_[0]\,
      A1 => \add_1_reg_n_0_[1]\,
      A2 => '0',
      A3 => '0',
      CE => fifo_write,
      CLK => clk,
      D => \fifo_2_reg[66]_0\(46),
      Q => \fifo_1_reg[3][47]_srl4_n_0\
    );
\fifo_1_reg[3][48]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \add_1_reg_n_0_[0]\,
      A1 => \add_1_reg_n_0_[1]\,
      A2 => '0',
      A3 => '0',
      CE => fifo_write,
      CLK => clk,
      D => \fifo_2_reg[66]_0\(47),
      Q => \fifo_1_reg[3][48]_srl4_n_0\
    );
\fifo_1_reg[3][49]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \add_1_reg_n_0_[0]\,
      A1 => \add_1_reg_n_0_[1]\,
      A2 => '0',
      A3 => '0',
      CE => fifo_write,
      CLK => clk,
      D => \fifo_2_reg[66]_0\(48),
      Q => \fifo_1_reg[3][49]_srl4_n_0\
    );
\fifo_1_reg[3][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \add_1_reg_n_0_[0]\,
      A1 => \add_1_reg_n_0_[1]\,
      A2 => '0',
      A3 => '0',
      CE => fifo_write,
      CLK => clk,
      D => \fifo_2_reg[66]_0\(3),
      Q => \fifo_1_reg[3][4]_srl4_n_0\
    );
\fifo_1_reg[3][50]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \add_1_reg_n_0_[0]\,
      A1 => \add_1_reg_n_0_[1]\,
      A2 => '0',
      A3 => '0',
      CE => fifo_write,
      CLK => clk,
      D => \fifo_2_reg[66]_0\(49),
      Q => \fifo_1_reg[3][50]_srl4_n_0\
    );
\fifo_1_reg[3][51]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \add_1_reg_n_0_[0]\,
      A1 => \add_1_reg_n_0_[1]\,
      A2 => '0',
      A3 => '0',
      CE => fifo_write,
      CLK => clk,
      D => \fifo_2_reg[66]_0\(50),
      Q => \fifo_1_reg[3][51]_srl4_n_0\
    );
\fifo_1_reg[3][52]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \add_1_reg_n_0_[0]\,
      A1 => \add_1_reg_n_0_[1]\,
      A2 => '0',
      A3 => '0',
      CE => fifo_write,
      CLK => clk,
      D => \fifo_2_reg[66]_0\(51),
      Q => \fifo_1_reg[3][52]_srl4_n_0\
    );
\fifo_1_reg[3][53]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \add_1_reg_n_0_[0]\,
      A1 => \add_1_reg_n_0_[1]\,
      A2 => '0',
      A3 => '0',
      CE => fifo_write,
      CLK => clk,
      D => \fifo_2_reg[66]_0\(52),
      Q => \fifo_1_reg[3][53]_srl4_n_0\
    );
\fifo_1_reg[3][54]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \add_1_reg_n_0_[0]\,
      A1 => \add_1_reg_n_0_[1]\,
      A2 => '0',
      A3 => '0',
      CE => fifo_write,
      CLK => clk,
      D => \fifo_2_reg[66]_0\(53),
      Q => \fifo_1_reg[3][54]_srl4_n_0\
    );
\fifo_1_reg[3][55]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \add_1_reg_n_0_[0]\,
      A1 => \add_1_reg_n_0_[1]\,
      A2 => '0',
      A3 => '0',
      CE => fifo_write,
      CLK => clk,
      D => \fifo_2_reg[66]_0\(54),
      Q => \fifo_1_reg[3][55]_srl4_n_0\
    );
\fifo_1_reg[3][56]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \add_1_reg_n_0_[0]\,
      A1 => \add_1_reg_n_0_[1]\,
      A2 => '0',
      A3 => '0',
      CE => fifo_write,
      CLK => clk,
      D => \fifo_2_reg[66]_0\(55),
      Q => \fifo_1_reg[3][56]_srl4_n_0\
    );
\fifo_1_reg[3][57]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \add_1_reg_n_0_[0]\,
      A1 => \add_1_reg_n_0_[1]\,
      A2 => '0',
      A3 => '0',
      CE => fifo_write,
      CLK => clk,
      D => \fifo_2_reg[66]_0\(56),
      Q => \fifo_1_reg[3][57]_srl4_n_0\
    );
\fifo_1_reg[3][58]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \add_1_reg_n_0_[0]\,
      A1 => \add_1_reg_n_0_[1]\,
      A2 => '0',
      A3 => '0',
      CE => fifo_write,
      CLK => clk,
      D => \fifo_2_reg[66]_0\(57),
      Q => \fifo_1_reg[3][58]_srl4_n_0\
    );
\fifo_1_reg[3][59]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \add_1_reg_n_0_[0]\,
      A1 => \add_1_reg_n_0_[1]\,
      A2 => '0',
      A3 => '0',
      CE => fifo_write,
      CLK => clk,
      D => \fifo_2_reg[66]_0\(58),
      Q => \fifo_1_reg[3][59]_srl4_n_0\
    );
\fifo_1_reg[3][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \add_1_reg_n_0_[0]\,
      A1 => \add_1_reg_n_0_[1]\,
      A2 => '0',
      A3 => '0',
      CE => fifo_write,
      CLK => clk,
      D => \fifo_2_reg[66]_0\(4),
      Q => \fifo_1_reg[3][5]_srl4_n_0\
    );
\fifo_1_reg[3][60]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \add_1_reg_n_0_[0]\,
      A1 => \add_1_reg_n_0_[1]\,
      A2 => '0',
      A3 => '0',
      CE => fifo_write,
      CLK => clk,
      D => \fifo_2_reg[66]_0\(59),
      Q => \fifo_1_reg[3][60]_srl4_n_0\
    );
\fifo_1_reg[3][61]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \add_1_reg_n_0_[0]\,
      A1 => \add_1_reg_n_0_[1]\,
      A2 => '0',
      A3 => '0',
      CE => fifo_write,
      CLK => clk,
      D => \fifo_2_reg[66]_0\(60),
      Q => \fifo_1_reg[3][61]_srl4_n_0\
    );
\fifo_1_reg[3][62]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \add_1_reg_n_0_[0]\,
      A1 => \add_1_reg_n_0_[1]\,
      A2 => '0',
      A3 => '0',
      CE => fifo_write,
      CLK => clk,
      D => \fifo_2_reg[66]_0\(61),
      Q => \fifo_1_reg[3][62]_srl4_n_0\
    );
\fifo_1_reg[3][63]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \add_1_reg_n_0_[0]\,
      A1 => \add_1_reg_n_0_[1]\,
      A2 => '0',
      A3 => '0',
      CE => fifo_write,
      CLK => clk,
      D => \fifo_2_reg[66]_0\(62),
      Q => \fifo_1_reg[3][63]_srl4_n_0\
    );
\fifo_1_reg[3][64]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \add_1_reg_n_0_[0]\,
      A1 => \add_1_reg_n_0_[1]\,
      A2 => '0',
      A3 => '0',
      CE => fifo_write,
      CLK => clk,
      D => \fifo_2_reg[66]_0\(63),
      Q => \fifo_1_reg[3][64]_srl4_n_0\
    );
\fifo_1_reg[3][66]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \add_1_reg_n_0_[0]\,
      A1 => \add_1_reg_n_0_[1]\,
      A2 => '0',
      A3 => '0',
      CE => fifo_write,
      CLK => clk,
      D => \fifo_2_reg[66]_0\(64),
      Q => \fifo_1_reg[3][66]_srl4_n_0\
    );
\fifo_1_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \add_1_reg_n_0_[0]\,
      A1 => \add_1_reg_n_0_[1]\,
      A2 => '0',
      A3 => '0',
      CE => fifo_write,
      CLK => clk,
      D => \fifo_2_reg[66]_0\(5),
      Q => \fifo_1_reg[3][6]_srl4_n_0\
    );
\fifo_1_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \add_1_reg_n_0_[0]\,
      A1 => \add_1_reg_n_0_[1]\,
      A2 => '0',
      A3 => '0',
      CE => fifo_write,
      CLK => clk,
      D => \fifo_2_reg[66]_0\(6),
      Q => \fifo_1_reg[3][7]_srl4_n_0\
    );
\fifo_1_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \add_1_reg_n_0_[0]\,
      A1 => \add_1_reg_n_0_[1]\,
      A2 => '0',
      A3 => '0',
      CE => fifo_write,
      CLK => clk,
      D => \fifo_2_reg[66]_0\(7),
      Q => \fifo_1_reg[3][8]_srl4_n_0\
    );
\fifo_1_reg[3][9]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \add_1_reg_n_0_[0]\,
      A1 => \add_1_reg_n_0_[1]\,
      A2 => '0',
      A3 => '0',
      CE => fifo_write,
      CLK => clk,
      D => \fifo_2_reg[66]_0\(8),
      Q => \fifo_1_reg[3][9]_srl4_n_0\
    );
\fifo_2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \fifo_1_reg[3][10]_srl4_n_0\,
      Q => rd_data(10),
      R => '0'
    );
\fifo_2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \fifo_1_reg[3][11]_srl4_n_0\,
      Q => rd_data(11),
      R => '0'
    );
\fifo_2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \fifo_1_reg[3][12]_srl4_n_0\,
      Q => rd_data(12),
      R => '0'
    );
\fifo_2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \fifo_1_reg[3][13]_srl4_n_0\,
      Q => rd_data(13),
      R => '0'
    );
\fifo_2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \fifo_1_reg[3][14]_srl4_n_0\,
      Q => rd_data(14),
      R => '0'
    );
\fifo_2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \fifo_1_reg[3][15]_srl4_n_0\,
      Q => rd_data(15),
      R => '0'
    );
\fifo_2_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \fifo_1_reg[3][16]_srl4_n_0\,
      Q => rd_data(16),
      R => '0'
    );
\fifo_2_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \fifo_1_reg[3][17]_srl4_n_0\,
      Q => rd_data(17),
      R => '0'
    );
\fifo_2_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \fifo_1_reg[3][18]_srl4_n_0\,
      Q => rd_data(18),
      R => '0'
    );
\fifo_2_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \fifo_1_reg[3][19]_srl4_n_0\,
      Q => rd_data(19),
      R => '0'
    );
\fifo_2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \fifo_1_reg[3][1]_srl4_n_0\,
      Q => rd_data(1),
      R => '0'
    );
\fifo_2_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \fifo_1_reg[3][20]_srl4_n_0\,
      Q => rd_data(20),
      R => '0'
    );
\fifo_2_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \fifo_1_reg[3][21]_srl4_n_0\,
      Q => rd_data(21),
      R => '0'
    );
\fifo_2_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \fifo_1_reg[3][22]_srl4_n_0\,
      Q => rd_data(22),
      R => '0'
    );
\fifo_2_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \fifo_1_reg[3][23]_srl4_n_0\,
      Q => rd_data(23),
      R => '0'
    );
\fifo_2_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \fifo_1_reg[3][24]_srl4_n_0\,
      Q => \^q\(1),
      R => '0'
    );
\fifo_2_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \fifo_1_reg[3][25]_srl4_n_0\,
      Q => \^q\(2),
      R => '0'
    );
\fifo_2_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \fifo_1_reg[3][26]_srl4_n_0\,
      Q => \^q\(3),
      R => '0'
    );
\fifo_2_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \fifo_1_reg[3][27]_srl4_n_0\,
      Q => \^q\(4),
      R => '0'
    );
\fifo_2_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \fifo_1_reg[3][28]_srl4_n_0\,
      Q => \^q\(5),
      R => '0'
    );
\fifo_2_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \fifo_1_reg[3][29]_srl4_n_0\,
      Q => \^q\(6),
      R => '0'
    );
\fifo_2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \fifo_1_reg[3][2]_srl4_n_0\,
      Q => rd_data(2),
      R => '0'
    );
\fifo_2_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \fifo_1_reg[3][30]_srl4_n_0\,
      Q => \^q\(7),
      R => '0'
    );
\fifo_2_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \fifo_1_reg[3][31]_srl4_n_0\,
      Q => \^q\(8),
      R => '0'
    );
\fifo_2_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \fifo_1_reg[3][32]_srl4_n_0\,
      Q => \^q\(9),
      R => '0'
    );
\fifo_2_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \fifo_1_reg[3][33]_srl4_n_0\,
      Q => \fifo_2_reg_n_0_[33]\,
      R => '0'
    );
\fifo_2_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \fifo_1_reg[3][34]_srl4_n_0\,
      Q => \fifo_2_reg_n_0_[34]\,
      R => '0'
    );
\fifo_2_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \fifo_1_reg[3][35]_srl4_n_0\,
      Q => \fifo_2_reg_n_0_[35]\,
      R => '0'
    );
\fifo_2_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \fifo_1_reg[3][36]_srl4_n_0\,
      Q => \fifo_2_reg_n_0_[36]\,
      R => '0'
    );
\fifo_2_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \fifo_1_reg[3][37]_srl4_n_0\,
      Q => \fifo_2_reg_n_0_[37]\,
      R => '0'
    );
\fifo_2_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \fifo_1_reg[3][38]_srl4_n_0\,
      Q => \fifo_2_reg_n_0_[38]\,
      R => '0'
    );
\fifo_2_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \fifo_1_reg[3][39]_srl4_n_0\,
      Q => \fifo_2_reg_n_0_[39]\,
      R => '0'
    );
\fifo_2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \fifo_1_reg[3][3]_srl4_n_0\,
      Q => \^q\(0),
      R => '0'
    );
\fifo_2_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \fifo_1_reg[3][40]_srl4_n_0\,
      Q => \fifo_2_reg_n_0_[40]\,
      R => '0'
    );
\fifo_2_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \fifo_1_reg[3][41]_srl4_n_0\,
      Q => \fifo_2_reg_n_0_[41]\,
      R => '0'
    );
\fifo_2_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \fifo_1_reg[3][42]_srl4_n_0\,
      Q => \fifo_2_reg_n_0_[42]\,
      R => '0'
    );
\fifo_2_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \fifo_1_reg[3][43]_srl4_n_0\,
      Q => \fifo_2_reg_n_0_[43]\,
      R => '0'
    );
\fifo_2_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \fifo_1_reg[3][44]_srl4_n_0\,
      Q => \fifo_2_reg_n_0_[44]\,
      R => '0'
    );
\fifo_2_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \fifo_1_reg[3][45]_srl4_n_0\,
      Q => \fifo_2_reg_n_0_[45]\,
      R => '0'
    );
\fifo_2_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \fifo_1_reg[3][46]_srl4_n_0\,
      Q => \fifo_2_reg_n_0_[46]\,
      R => '0'
    );
\fifo_2_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \fifo_1_reg[3][47]_srl4_n_0\,
      Q => \fifo_2_reg_n_0_[47]\,
      R => '0'
    );
\fifo_2_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \fifo_1_reg[3][48]_srl4_n_0\,
      Q => \fifo_2_reg_n_0_[48]\,
      R => '0'
    );
\fifo_2_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \fifo_1_reg[3][49]_srl4_n_0\,
      Q => \fifo_2_reg_n_0_[49]\,
      R => '0'
    );
\fifo_2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \fifo_1_reg[3][4]_srl4_n_0\,
      Q => rd_data(4),
      R => '0'
    );
\fifo_2_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \fifo_1_reg[3][50]_srl4_n_0\,
      Q => \fifo_2_reg_n_0_[50]\,
      R => '0'
    );
\fifo_2_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \fifo_1_reg[3][51]_srl4_n_0\,
      Q => \fifo_2_reg_n_0_[51]\,
      R => '0'
    );
\fifo_2_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \fifo_1_reg[3][52]_srl4_n_0\,
      Q => \fifo_2_reg_n_0_[52]\,
      R => '0'
    );
\fifo_2_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \fifo_1_reg[3][53]_srl4_n_0\,
      Q => \fifo_2_reg_n_0_[53]\,
      R => '0'
    );
\fifo_2_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \fifo_1_reg[3][54]_srl4_n_0\,
      Q => \fifo_2_reg_n_0_[54]\,
      R => '0'
    );
\fifo_2_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \fifo_1_reg[3][55]_srl4_n_0\,
      Q => \fifo_2_reg_n_0_[55]\,
      R => '0'
    );
\fifo_2_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \fifo_1_reg[3][56]_srl4_n_0\,
      Q => \fifo_2_reg_n_0_[56]\,
      R => '0'
    );
\fifo_2_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \fifo_1_reg[3][57]_srl4_n_0\,
      Q => \fifo_2_reg_n_0_[57]\,
      R => '0'
    );
\fifo_2_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \fifo_1_reg[3][58]_srl4_n_0\,
      Q => \fifo_2_reg_n_0_[58]\,
      R => '0'
    );
\fifo_2_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \fifo_1_reg[3][59]_srl4_n_0\,
      Q => \fifo_2_reg_n_0_[59]\,
      R => '0'
    );
\fifo_2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \fifo_1_reg[3][5]_srl4_n_0\,
      Q => rd_data(5),
      R => '0'
    );
\fifo_2_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \fifo_1_reg[3][60]_srl4_n_0\,
      Q => \fifo_2_reg_n_0_[60]\,
      R => '0'
    );
\fifo_2_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \fifo_1_reg[3][61]_srl4_n_0\,
      Q => \fifo_2_reg_n_0_[61]\,
      R => '0'
    );
\fifo_2_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \fifo_1_reg[3][62]_srl4_n_0\,
      Q => \fifo_2_reg_n_0_[62]\,
      R => '0'
    );
\fifo_2_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \fifo_1_reg[3][63]_srl4_n_0\,
      Q => \fifo_2_reg_n_0_[63]\,
      R => '0'
    );
\fifo_2_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \fifo_1_reg[3][64]_srl4_n_0\,
      Q => \fifo_2_reg_n_0_[64]\,
      R => '0'
    );
\fifo_2_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \fifo_1_reg[3][66]_srl4_n_0\,
      Q => \^q\(10),
      R => '0'
    );
\fifo_2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \fifo_1_reg[3][6]_srl4_n_0\,
      Q => rd_data(6),
      R => '0'
    );
\fifo_2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \fifo_1_reg[3][7]_srl4_n_0\,
      Q => rd_data(7),
      R => '0'
    );
\fifo_2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \fifo_1_reg[3][8]_srl4_n_0\,
      Q => rd_data(8),
      R => '0'
    );
\fifo_2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \fifo_1_reg[3][9]_srl4_n_0\,
      Q => rd_data(9),
      R => '0'
    );
full_1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF02000"
    )
        port map (
      I0 => \add_1_reg_n_0_[1]\,
      I1 => \add_1_reg_n_0_[0]\,
      I2 => \add_1[2]_i_2_n_0\,
      I3 => fifo_write,
      I4 => full_0,
      O => full_1_i_1_n_0
    );
full_1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => full_1_i_1_n_0,
      Q => full_0,
      R => reset_ah
    );
\not_full_1_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF0FDF0FDF0FFF0F"
    )
        port map (
      I0 => \add_1_reg_n_0_[1]\,
      I1 => \add_1_reg_n_0_[0]\,
      I2 => \add_1[2]_i_2_n_0\,
      I3 => not_full,
      I4 => vsm_shifter_fetch_req,
      I5 => reqs_stored,
      O => \not_full_1_i_1__2_n_0\
    );
not_full_1_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \not_full_1_i_1__2_n_0\,
      Q => not_full,
      S => reset_ah
    );
\rd_avail_2_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \add_1_reg_n_0_[2]\,
      O => GLB_if
    );
rd_avail_2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => GLB_if,
      Q => \^rd_avail\,
      R => reset_ah
    );
\upper_segment[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(1),
      I1 => id_fifo_write,
      I2 => v_dma_size(0),
      O => D(0)
    );
\upper_segment[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(2),
      I1 => id_fifo_write,
      I2 => v_dma_size(1),
      O => D(1)
    );
\upper_segment[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(3),
      I1 => id_fifo_write,
      I2 => v_dma_size(2),
      O => D(2)
    );
\upper_segment[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(4),
      I1 => id_fifo_write,
      I2 => v_dma_size(3),
      O => D(3)
    );
\upper_segment[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(5),
      I1 => id_fifo_write,
      I2 => v_dma_size(4),
      O => D(4)
    );
\upper_segment[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(6),
      I1 => id_fifo_write,
      I2 => v_dma_size(5),
      O => D(5)
    );
\upper_segment[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(7),
      I1 => id_fifo_write,
      I2 => v_dma_size(6),
      O => D(6)
    );
\upper_segment[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(8),
      I1 => id_fifo_write,
      I2 => v_dma_size(7),
      O => D(7)
    );
\upper_segment[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(9),
      I1 => id_fifo_write,
      I2 => v_dma_size(8),
      O => D(8)
    );
\v_dma_size[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rd_data(1),
      I1 => id_fifo_write,
      I2 => v_dma_size_reg(0),
      O => \fifo_2_reg[1]_0\
    );
\v_dma_size[13]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rd_data(17),
      I1 => id_fifo_write,
      I2 => v_dma_size_reg(15),
      O => \v_dma_size[13]_i_2_n_0\
    );
\v_dma_size[13]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rd_data(16),
      I1 => id_fifo_write,
      I2 => v_dma_size_reg(14),
      O => \v_dma_size[13]_i_3_n_0\
    );
\v_dma_size[13]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rd_data(15),
      I1 => id_fifo_write,
      I2 => v_dma_size_reg(13),
      O => \v_dma_size[13]_i_4_n_0\
    );
\v_dma_size[13]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rd_data(14),
      I1 => id_fifo_write,
      I2 => v_dma_size_reg(12),
      O => \v_dma_size[13]_i_5_n_0\
    );
\v_dma_size[17]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rd_data(21),
      I1 => id_fifo_write,
      I2 => v_dma_size_reg(19),
      O => \v_dma_size[17]_i_2_n_0\
    );
\v_dma_size[17]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rd_data(20),
      I1 => id_fifo_write,
      I2 => v_dma_size_reg(18),
      O => \v_dma_size[17]_i_3_n_0\
    );
\v_dma_size[17]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rd_data(19),
      I1 => id_fifo_write,
      I2 => v_dma_size_reg(17),
      O => \v_dma_size[17]_i_4_n_0\
    );
\v_dma_size[17]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rd_data(18),
      I1 => id_fifo_write,
      I2 => v_dma_size_reg(16),
      O => \v_dma_size[17]_i_5_n_0\
    );
\v_dma_size[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rd_data(5),
      I1 => id_fifo_write,
      I2 => v_dma_size_reg(3),
      O => \v_dma_size[1]_i_2_n_0\
    );
\v_dma_size[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rd_data(4),
      I1 => id_fifo_write,
      I2 => v_dma_size_reg(2),
      O => \v_dma_size[1]_i_3_n_0\
    );
\v_dma_size[1]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rd_data(2),
      I1 => id_fifo_write,
      I2 => v_dma_size_reg(1),
      O => \v_dma_size[1]_i_5_n_0\
    );
\v_dma_size[21]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rd_data(23),
      I1 => id_fifo_write,
      I2 => v_dma_size_reg(21),
      O => S(1)
    );
\v_dma_size[21]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rd_data(22),
      I1 => id_fifo_write,
      I2 => v_dma_size_reg(20),
      O => S(0)
    );
\v_dma_size[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rd_data(9),
      I1 => id_fifo_write,
      I2 => v_dma_size_reg(7),
      O => \v_dma_size[5]_i_2_n_0\
    );
\v_dma_size[5]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rd_data(8),
      I1 => id_fifo_write,
      I2 => v_dma_size_reg(6),
      O => \v_dma_size[5]_i_3_n_0\
    );
\v_dma_size[5]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rd_data(7),
      I1 => id_fifo_write,
      I2 => v_dma_size_reg(5),
      O => \v_dma_size[5]_i_4_n_0\
    );
\v_dma_size[5]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rd_data(6),
      I1 => id_fifo_write,
      I2 => v_dma_size_reg(4),
      O => \v_dma_size[5]_i_5_n_0\
    );
\v_dma_size[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rd_data(13),
      I1 => id_fifo_write,
      I2 => v_dma_size_reg(11),
      O => \v_dma_size[9]_i_2_n_0\
    );
\v_dma_size[9]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rd_data(12),
      I1 => id_fifo_write,
      I2 => v_dma_size_reg(10),
      O => \v_dma_size[9]_i_3_n_0\
    );
\v_dma_size[9]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rd_data(11),
      I1 => id_fifo_write,
      I2 => v_dma_size_reg(9),
      O => \v_dma_size[9]_i_4_n_0\
    );
\v_dma_size[9]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rd_data(10),
      I1 => id_fifo_write,
      I2 => v_dma_size_reg(8),
      O => \v_dma_size[9]_i_5_n_0\
    );
\v_dma_size_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \v_dma_size_reg[9]_i_1_n_0\,
      CO(3) => \v_dma_size_reg[13]_i_1_n_0\,
      CO(2) => \v_dma_size_reg[13]_i_1_n_1\,
      CO(1) => \v_dma_size_reg[13]_i_1_n_2\,
      CO(0) => \v_dma_size_reg[13]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \fifo_2_reg[17]_0\(3 downto 0),
      S(3) => \v_dma_size[13]_i_2_n_0\,
      S(2) => \v_dma_size[13]_i_3_n_0\,
      S(1) => \v_dma_size[13]_i_4_n_0\,
      S(0) => \v_dma_size[13]_i_5_n_0\
    );
\v_dma_size_reg[17]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \v_dma_size_reg[13]_i_1_n_0\,
      CO(3) => CO(0),
      CO(2) => \v_dma_size_reg[17]_i_1_n_1\,
      CO(1) => \v_dma_size_reg[17]_i_1_n_2\,
      CO(0) => \v_dma_size_reg[17]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \fifo_2_reg[21]_0\(3 downto 0),
      S(3) => \v_dma_size[17]_i_2_n_0\,
      S(2) => \v_dma_size[17]_i_3_n_0\,
      S(1) => \v_dma_size[17]_i_4_n_0\,
      S(0) => \v_dma_size[17]_i_5_n_0\
    );
\v_dma_size_reg[1]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \v_dma_size_reg[1]_i_1_n_0\,
      CO(2) => \v_dma_size_reg[1]_i_1_n_1\,
      CO(1) => \v_dma_size_reg[1]_i_1_n_2\,
      CO(0) => \v_dma_size_reg[1]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => v_dma_size_reg_4_sn_1,
      DI(0) => '0',
      O(3 downto 0) => O(3 downto 0),
      S(3) => \v_dma_size[1]_i_2_n_0\,
      S(2) => \v_dma_size[1]_i_3_n_0\,
      S(1) => \v_dma_size_reg[4]_0\(0),
      S(0) => \v_dma_size[1]_i_5_n_0\
    );
\v_dma_size_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \v_dma_size_reg[1]_i_1_n_0\,
      CO(3) => \v_dma_size_reg[5]_i_1_n_0\,
      CO(2) => \v_dma_size_reg[5]_i_1_n_1\,
      CO(1) => \v_dma_size_reg[5]_i_1_n_2\,
      CO(0) => \v_dma_size_reg[5]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \fifo_2_reg[9]_0\(3 downto 0),
      S(3) => \v_dma_size[5]_i_2_n_0\,
      S(2) => \v_dma_size[5]_i_3_n_0\,
      S(1) => \v_dma_size[5]_i_4_n_0\,
      S(0) => \v_dma_size[5]_i_5_n_0\
    );
\v_dma_size_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \v_dma_size_reg[5]_i_1_n_0\,
      CO(3) => \v_dma_size_reg[9]_i_1_n_0\,
      CO(2) => \v_dma_size_reg[9]_i_1_n_1\,
      CO(1) => \v_dma_size_reg[9]_i_1_n_2\,
      CO(0) => \v_dma_size_reg[9]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \fifo_2_reg[13]_0\(3 downto 0),
      S(3) => \v_dma_size[9]_i_2_n_0\,
      S(2) => \v_dma_size[9]_i_3_n_0\,
      S(1) => \v_dma_size[9]_i_4_n_0\,
      S(0) => \v_dma_size[9]_i_5_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_glb_srl_fifo__parameterized3\ is
  port (
    id_fifo_write : out STD_LOGIC;
    id_fifo_not_full : out STD_LOGIC;
    aempty : out STD_LOGIC;
    recheck_id_reg_source0 : out STD_LOGIC;
    id_fifo_read : out STD_LOGIC;
    id_fifo_read_d2_reg : out STD_LOGIC;
    id_fifo_almost_empty_d1_reg : out STD_LOGIC;
    \fifo_2_reg[66]\ : out STD_LOGIC;
    \FSM_sequential_b_fsm.fsm_cs_reg[2]\ : out STD_LOGIC;
    \FSM_sequential_b_fsm.fsm_cs_reg[0]\ : out STD_LOGIC;
    \FSM_sequential_b_fsm.fsm_cs_reg[2]_0\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    reset_ah : in STD_LOGIC;
    recheck_id_reg_source_reg : in STD_LOGIC;
    recheck_id_reg_source_reg_0 : in STD_LOGIC;
    recheck_id_reg_source : in STD_LOGIC;
    one_word_bs_detected_reg : in STD_LOGIC;
    id_fifo_read_d2 : in STD_LOGIC;
    one_word_bs_detected_reg_0 : in STD_LOGIC;
    fsm_cs : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rd_avail : in STD_LOGIC;
    id_fifo_read_d1_reg : in STD_LOGIC;
    \FSM_sequential_b_fsm.fsm_cs_reg[0]_0\ : in STD_LOGIC;
    upper_segment_is_zero : in STD_LOGIC;
    \FSM_sequential_b_fsm.fsm_cs_reg[0]_1\ : in STD_LOGIC;
    \FSM_sequential_b_fsm.fsm_cs_reg[0]_2\ : in STD_LOGIC;
    reset : in STD_LOGIC;
    id_fifo_almost_empty_d1 : in STD_LOGIC;
    id_fifo_read_d1 : in STD_LOGIC;
    two_word_bs_detected_reg : in STD_LOGIC;
    \rm_id_o_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_b_fsm.fsm_cs_reg[2]_1\ : in STD_LOGIC;
    \FSM_sequential_b_fsm.fsm_cs_reg[2]_2\ : in STD_LOGIC;
    \FSM_sequential_b_fsm.fsm_cs_reg[2]_3\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_glb_srl_fifo__parameterized3\ : entity is "glb_srl_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_glb_srl_fifo__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_glb_srl_fifo__parameterized3\ is
  signal \FSM_sequential_b_fsm.fsm_cs[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_b_fsm.fsm_cs[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_b_fsm.fsm_cs[2]_i_12_n_0\ : STD_LOGIC;
  signal \FSM_sequential_b_fsm.fsm_cs[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_b_fsm.fsm_cs[2]_i_6_n_0\ : STD_LOGIC;
  signal GLB_if : STD_LOGIC;
  signal \add_1[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \add_1[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \add_1[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \add_1[3]_i_1_n_0\ : STD_LOGIC;
  signal \add_1[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \add_1_reg_n_0_[0]\ : STD_LOGIC;
  signal \add_1_reg_n_0_[1]\ : STD_LOGIC;
  signal \add_1_reg_n_0_[2]\ : STD_LOGIC;
  signal \^aempty\ : STD_LOGIC;
  signal aempty_1_i_1_n_0 : STD_LOGIC;
  signal empty : STD_LOGIC;
  signal \fifo_1_reg[7][1]_srl8_n_0\ : STD_LOGIC;
  signal \fifo_2_reg_n_0_[1]\ : STD_LOGIC;
  signal \^id_fifo_not_full\ : STD_LOGIC;
  signal \^id_fifo_write\ : STD_LOGIC;
  signal ids_avail : STD_LOGIC;
  signal \not_full_1_i_1__0_n_0\ : STD_LOGIC;
  signal one_word_bs_detected_i_2_n_0 : STD_LOGIC;
  signal one_word_bs_detected_i_3_n_0 : STD_LOGIC;
  signal \rm_id_o[0]_i_2_n_0\ : STD_LOGIC;
  signal two_word_bs_detected_i_2_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_1[1]_i_1__0\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \add_1[2]_i_1__1\ : label is "soft_lutpair133";
  attribute register_duplication : string;
  attribute register_duplication of \add_1_reg[0]\ : label is "no";
  attribute use_carry_chain : string;
  attribute use_carry_chain of \add_1_reg[0]\ : label is "yes";
  attribute use_clock_enable : string;
  attribute use_clock_enable of \add_1_reg[0]\ : label is "no";
  attribute use_sync_reset : string;
  attribute use_sync_reset of \add_1_reg[0]\ : label is "no";
  attribute register_duplication of \add_1_reg[1]\ : label is "no";
  attribute use_carry_chain of \add_1_reg[1]\ : label is "yes";
  attribute use_clock_enable of \add_1_reg[1]\ : label is "no";
  attribute use_sync_reset of \add_1_reg[1]\ : label is "no";
  attribute register_duplication of \add_1_reg[2]\ : label is "no";
  attribute use_carry_chain of \add_1_reg[2]\ : label is "yes";
  attribute use_clock_enable of \add_1_reg[2]\ : label is "no";
  attribute use_sync_reset of \add_1_reg[2]\ : label is "no";
  attribute register_duplication of \add_1_reg[3]\ : label is "no";
  attribute use_carry_chain of \add_1_reg[3]\ : label is "yes";
  attribute use_clock_enable of \add_1_reg[3]\ : label is "no";
  attribute use_sync_reset of \add_1_reg[3]\ : label is "no";
  attribute register_duplication of aempty_1_reg : label is "no";
  attribute use_clock_enable of aempty_1_reg : label is "no";
  attribute use_sync_reset of aempty_1_reg : label is "no";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \fifo_1_reg[7][1]_srl8\ : label is "U0/\i_fetch0/i_id_fifo/fifo_1_reg[7] ";
  attribute srl_name : string;
  attribute srl_name of \fifo_1_reg[7][1]_srl8\ : label is "U0/\i_fetch0/i_id_fifo/fifo_1_reg[7][1]_srl8 ";
  attribute SOFT_HLUTNM of id_fifo_read_d1_i_1 : label is "soft_lutpair135";
  attribute register_duplication of not_full_1_reg : label is "no";
  attribute use_clock_enable of not_full_1_reg : label is "no";
  attribute use_sync_reset of not_full_1_reg : label is "no";
  attribute SOFT_HLUTNM of one_word_bs_detected_i_2 : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of one_word_bs_detected_i_3 : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \rd_avail_2_i_1__1\ : label is "soft_lutpair134";
  attribute use_clock_enable of rd_avail_2_reg : label is "no";
  attribute use_sync_set : string;
  attribute use_sync_set of rd_avail_2_reg : label is "no";
  attribute SOFT_HLUTNM of recheck_id_reg_source_i_1 : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \rm_id_o[0]_i_2\ : label is "soft_lutpair134";
begin
  aempty <= \^aempty\;
  id_fifo_not_full <= \^id_fifo_not_full\;
  id_fifo_write <= \^id_fifo_write\;
\FSM_sequential_b_fsm.fsm_cs[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAFEFFFFAFEF0000"
    )
        port map (
      I0 => \FSM_sequential_b_fsm.fsm_cs_reg[2]_1\,
      I1 => fsm_cs(2),
      I2 => fsm_cs(1),
      I3 => \FSM_sequential_b_fsm.fsm_cs[0]_i_2_n_0\,
      I4 => \FSM_sequential_b_fsm.fsm_cs[2]_i_6_n_0\,
      I5 => fsm_cs(0),
      O => \FSM_sequential_b_fsm.fsm_cs_reg[2]_0\
    );
\FSM_sequential_b_fsm.fsm_cs[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFB0000FFFBFFFB"
    )
        port map (
      I0 => empty,
      I1 => \^aempty\,
      I2 => recheck_id_reg_source_reg,
      I3 => fsm_cs(1),
      I4 => fsm_cs(0),
      I5 => reset,
      O => \FSM_sequential_b_fsm.fsm_cs[0]_i_2_n_0\
    );
\FSM_sequential_b_fsm.fsm_cs[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F00FFFF0F440000"
    )
        port map (
      I0 => \FSM_sequential_b_fsm.fsm_cs_reg[2]_1\,
      I1 => fsm_cs(0),
      I2 => \FSM_sequential_b_fsm.fsm_cs[1]_i_2_n_0\,
      I3 => fsm_cs(2),
      I4 => \FSM_sequential_b_fsm.fsm_cs[2]_i_6_n_0\,
      I5 => fsm_cs(1),
      O => \FSM_sequential_b_fsm.fsm_cs_reg[0]\
    );
\FSM_sequential_b_fsm.fsm_cs[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF00FBFB0000"
    )
        port map (
      I0 => empty,
      I1 => \^aempty\,
      I2 => recheck_id_reg_source_reg,
      I3 => reset,
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => \FSM_sequential_b_fsm.fsm_cs[1]_i_2_n_0\
    );
\FSM_sequential_b_fsm.fsm_cs[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD0FFFFFFD00000"
    )
        port map (
      I0 => \FSM_sequential_b_fsm.fsm_cs[2]_i_2_n_0\,
      I1 => \FSM_sequential_b_fsm.fsm_cs_reg[2]_1\,
      I2 => \FSM_sequential_b_fsm.fsm_cs_reg[2]_2\,
      I3 => \FSM_sequential_b_fsm.fsm_cs_reg[2]_3\,
      I4 => \FSM_sequential_b_fsm.fsm_cs[2]_i_6_n_0\,
      I5 => fsm_cs(2),
      O => \FSM_sequential_b_fsm.fsm_cs_reg[2]\
    );
\FSM_sequential_b_fsm.fsm_cs[2]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEEAAAA"
    )
        port map (
      I0 => fsm_cs(2),
      I1 => fsm_cs(1),
      I2 => \^id_fifo_not_full\,
      I3 => rd_avail,
      I4 => fsm_cs(0),
      O => \FSM_sequential_b_fsm.fsm_cs[2]_i_12_n_0\
    );
\FSM_sequential_b_fsm.fsm_cs[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04FF"
    )
        port map (
      I0 => recheck_id_reg_source_reg,
      I1 => \^aempty\,
      I2 => empty,
      I3 => fsm_cs(2),
      O => \FSM_sequential_b_fsm.fsm_cs[2]_i_2_n_0\
    );
\FSM_sequential_b_fsm.fsm_cs[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA20AAAAFF30FF30"
    )
        port map (
      I0 => \FSM_sequential_b_fsm.fsm_cs[2]_i_2_n_0\,
      I1 => \FSM_sequential_b_fsm.fsm_cs_reg[0]_0\,
      I2 => upper_segment_is_zero,
      I3 => \FSM_sequential_b_fsm.fsm_cs[2]_i_12_n_0\,
      I4 => \FSM_sequential_b_fsm.fsm_cs_reg[0]_1\,
      I5 => \FSM_sequential_b_fsm.fsm_cs_reg[0]_2\,
      O => \FSM_sequential_b_fsm.fsm_cs[2]_i_6_n_0\
    );
\add_1[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \add_1[3]_i_2__0_n_0\,
      I1 => \^id_fifo_write\,
      I2 => \add_1_reg_n_0_[0]\,
      O => \add_1[0]_i_1__0_n_0\
    );
\add_1[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A69A"
    )
        port map (
      I0 => \add_1_reg_n_0_[1]\,
      I1 => \add_1_reg_n_0_[0]\,
      I2 => \add_1[3]_i_2__0_n_0\,
      I3 => \^id_fifo_write\,
      O => \add_1[1]_i_1__0_n_0\
    );
\add_1[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DF20FB04"
    )
        port map (
      I0 => \add_1_reg_n_0_[0]\,
      I1 => \add_1[3]_i_2__0_n_0\,
      I2 => \^id_fifo_write\,
      I3 => \add_1_reg_n_0_[2]\,
      I4 => \add_1_reg_n_0_[1]\,
      O => \add_1[2]_i_1__1_n_0\
    );
\add_1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA6AAAAAAAAAA9AA"
    )
        port map (
      I0 => empty,
      I1 => \add_1_reg_n_0_[2]\,
      I2 => \add_1_reg_n_0_[1]\,
      I3 => \add_1[3]_i_2__0_n_0\,
      I4 => \^id_fifo_write\,
      I5 => \add_1_reg_n_0_[0]\,
      O => \add_1[3]_i_1_n_0\
    );
\add_1[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444400400000"
    )
        port map (
      I0 => empty,
      I1 => ids_avail,
      I2 => fsm_cs(0),
      I3 => fsm_cs(2),
      I4 => fsm_cs(1),
      I5 => id_fifo_read_d1_reg,
      O => \add_1[3]_i_2__0_n_0\
    );
\add_1_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \add_1[0]_i_1__0_n_0\,
      Q => \add_1_reg_n_0_[0]\,
      S => reset_ah
    );
\add_1_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \add_1[1]_i_1__0_n_0\,
      Q => \add_1_reg_n_0_[1]\,
      S => reset_ah
    );
\add_1_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \add_1[2]_i_1__1_n_0\,
      Q => \add_1_reg_n_0_[2]\,
      S => reset_ah
    );
\add_1_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \add_1[3]_i_1_n_0\,
      Q => empty,
      S => reset_ah
    );
aempty_1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000020"
    )
        port map (
      I0 => \add_1[3]_i_2__0_n_0\,
      I1 => \^id_fifo_write\,
      I2 => \add_1_reg_n_0_[0]\,
      I3 => \add_1_reg_n_0_[2]\,
      I4 => \add_1_reg_n_0_[1]\,
      I5 => \^aempty\,
      O => aempty_1_i_1_n_0
    );
aempty_1_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => aempty_1_i_1_n_0,
      Q => \^aempty\,
      S => reset_ah
    );
\fifo_1_reg[7][1]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \add_1_reg_n_0_[0]\,
      A1 => \add_1_reg_n_0_[1]\,
      A2 => \add_1_reg_n_0_[2]\,
      A3 => '0',
      CE => \^id_fifo_write\,
      CLK => clk,
      D => Q(0),
      Q => \fifo_1_reg[7][1]_srl8_n_0\
    );
\fifo_1_reg[7][1]_srl8_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => fsm_cs(2),
      I1 => fsm_cs(0),
      I2 => fsm_cs(1),
      I3 => \^id_fifo_not_full\,
      I4 => rd_avail,
      O => \^id_fifo_write\
    );
\fifo_2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \fifo_1_reg[7][1]_srl8_n_0\,
      Q => \fifo_2_reg_n_0_[1]\,
      R => '0'
    );
id_fifo_read_d1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA0800"
    )
        port map (
      I0 => ids_avail,
      I1 => fsm_cs(0),
      I2 => fsm_cs(2),
      I3 => fsm_cs(1),
      I4 => id_fifo_read_d1_reg,
      O => id_fifo_read
    );
\not_full_1_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFF0000FF00"
    )
        port map (
      I0 => \add_1_reg_n_0_[2]\,
      I1 => \add_1_reg_n_0_[1]\,
      I2 => \add_1_reg_n_0_[0]\,
      I3 => \add_1[3]_i_2__0_n_0\,
      I4 => \^id_fifo_write\,
      I5 => \^id_fifo_not_full\,
      O => \not_full_1_i_1__0_n_0\
    );
not_full_1_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \not_full_1_i_1__0_n_0\,
      Q => \^id_fifo_not_full\,
      S => reset_ah
    );
one_word_bs_detected_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4C4C4C4C4CFF4C4C"
    )
        port map (
      I0 => id_fifo_read_d2,
      I1 => one_word_bs_detected_reg,
      I2 => one_word_bs_detected_i_2_n_0,
      I3 => one_word_bs_detected_i_3_n_0,
      I4 => recheck_id_reg_source_reg_0,
      I5 => \^aempty\,
      O => id_fifo_read_d2_reg
    );
one_word_bs_detected_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BF00"
    )
        port map (
      I0 => recheck_id_reg_source_reg,
      I1 => \^id_fifo_write\,
      I2 => empty,
      I3 => one_word_bs_detected_reg_0,
      I4 => recheck_id_reg_source_reg_0,
      O => one_word_bs_detected_i_2_n_0
    );
one_word_bs_detected_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5155FFFF"
    )
        port map (
      I0 => id_fifo_read_d1_reg,
      I1 => fsm_cs(1),
      I2 => fsm_cs(2),
      I3 => fsm_cs(0),
      I4 => ids_avail,
      O => one_word_bs_detected_i_3_n_0
    );
\rd_avail_2_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => empty,
      O => GLB_if
    );
rd_avail_2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => GLB_if,
      Q => ids_avail,
      R => reset_ah
    );
recheck_id_reg_source_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => empty,
      I1 => \^id_fifo_write\,
      I2 => recheck_id_reg_source_reg_0,
      I3 => recheck_id_reg_source_reg,
      O => recheck_id_reg_source0
    );
\rm_id_o[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
        port map (
      I0 => Q(0),
      I1 => \rm_id_o[0]_i_2_n_0\,
      I2 => \fifo_2_reg_n_0_[1]\,
      I3 => two_word_bs_detected_reg,
      I4 => two_word_bs_detected_i_2_n_0,
      I5 => \rm_id_o_reg[0]\(0),
      O => \fifo_2_reg[66]\
    );
\rm_id_o[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF40C040"
    )
        port map (
      I0 => recheck_id_reg_source_reg,
      I1 => \^id_fifo_write\,
      I2 => empty,
      I3 => recheck_id_reg_source_reg_0,
      I4 => recheck_id_reg_source,
      O => \rm_id_o[0]_i_2_n_0\
    );
two_word_bs_detected_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF404040"
    )
        port map (
      I0 => id_fifo_almost_empty_d1,
      I1 => id_fifo_read_d1,
      I2 => recheck_id_reg_source_reg_0,
      I3 => two_word_bs_detected_i_2_n_0,
      I4 => two_word_bs_detected_reg,
      O => id_fifo_almost_empty_d1_reg
    );
two_word_bs_detected_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => one_word_bs_detected_reg,
      I1 => id_fifo_read_d2,
      I2 => one_word_bs_detected_i_2_n_0,
      O => two_word_bs_detected_i_2_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_glb_srl_fifo__parameterized5\ is
  port (
    cmd_avail : out STD_LOGIC;
    cmd_fifo_not_full : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_b_fsm.fsm_cs_reg[0]\ : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_b_fsm.fsm_cs_reg[1]\ : out STD_LOGIC;
    upper_segment_is_zero : out STD_LOGIC;
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_sequential_b_fsm.fsm_cs_reg[0]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_sequential_b_fsm.fsm_cs_reg[0]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \v_dma_size_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \v_dma_size_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_b_fsm.fsm_cs_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \fifo_2_reg[55]_0\ : out STD_LOGIC_VECTOR ( 55 downto 0 );
    reset_ah : in STD_LOGIC;
    clk : in STD_LOGIC;
    s_axis_mm2s_cmd_tready : in STD_LOGIC;
    fsm_cs : in STD_LOGIC_VECTOR ( 2 downto 0 );
    v_dma_size_reg : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    id_fifo_write : in STD_LOGIC;
    \v_dma_size_reg[31]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_glb_srl_fifo__parameterized5\ : entity is "glb_srl_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_glb_srl_fifo__parameterized5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_glb_srl_fifo__parameterized5\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^fsm_sequential_b_fsm.fsm_cs_reg[0]\ : STD_LOGIC;
  signal GLB_if : STD_LOGIC;
  signal \add_1[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \add_1[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \add_1[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \add_1[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \add_1[3]_i_2_n_0\ : STD_LOGIC;
  signal \add_1[4]_i_1_n_0\ : STD_LOGIC;
  signal \add_1[4]_i_2_n_0\ : STD_LOGIC;
  signal \add_1[4]_i_3_n_0\ : STD_LOGIC;
  signal \add_1_reg_n_0_[0]\ : STD_LOGIC;
  signal \add_1_reg_n_0_[1]\ : STD_LOGIC;
  signal \add_1_reg_n_0_[2]\ : STD_LOGIC;
  signal \add_1_reg_n_0_[3]\ : STD_LOGIC;
  signal \add_1_reg_n_0_[4]\ : STD_LOGIC;
  signal \^cmd_avail\ : STD_LOGIC;
  signal \^cmd_fifo_not_full\ : STD_LOGIC;
  signal \fifo_1_reg[15][0]_srl16_n_0\ : STD_LOGIC;
  signal \fifo_1_reg[15][10]_srl16_n_0\ : STD_LOGIC;
  signal \fifo_1_reg[15][11]_srl16_n_0\ : STD_LOGIC;
  signal \fifo_1_reg[15][12]_srl16_n_0\ : STD_LOGIC;
  signal \fifo_1_reg[15][13]_srl16_n_0\ : STD_LOGIC;
  signal \fifo_1_reg[15][14]_srl16_n_0\ : STD_LOGIC;
  signal \fifo_1_reg[15][15]_srl16_n_0\ : STD_LOGIC;
  signal \fifo_1_reg[15][16]_srl16_n_0\ : STD_LOGIC;
  signal \fifo_1_reg[15][17]_srl16_n_0\ : STD_LOGIC;
  signal \fifo_1_reg[15][18]_srl16_n_0\ : STD_LOGIC;
  signal \fifo_1_reg[15][19]_srl16_n_0\ : STD_LOGIC;
  signal \fifo_1_reg[15][1]_srl16_n_0\ : STD_LOGIC;
  signal \fifo_1_reg[15][20]_srl16_n_0\ : STD_LOGIC;
  signal \fifo_1_reg[15][21]_srl16_n_0\ : STD_LOGIC;
  signal \fifo_1_reg[15][22]_srl16_n_0\ : STD_LOGIC;
  signal \fifo_1_reg[15][23]_srl16_i_2_n_0\ : STD_LOGIC;
  signal \fifo_1_reg[15][23]_srl16_n_0\ : STD_LOGIC;
  signal \fifo_1_reg[15][24]_srl16_n_0\ : STD_LOGIC;
  signal \fifo_1_reg[15][25]_srl16_n_0\ : STD_LOGIC;
  signal \fifo_1_reg[15][26]_srl16_n_0\ : STD_LOGIC;
  signal \fifo_1_reg[15][27]_srl16_n_0\ : STD_LOGIC;
  signal \fifo_1_reg[15][28]_srl16_n_0\ : STD_LOGIC;
  signal \fifo_1_reg[15][29]_srl16_n_0\ : STD_LOGIC;
  signal \fifo_1_reg[15][2]_srl16_n_0\ : STD_LOGIC;
  signal \fifo_1_reg[15][30]_srl16_n_0\ : STD_LOGIC;
  signal \fifo_1_reg[15][31]_srl16_n_0\ : STD_LOGIC;
  signal \fifo_1_reg[15][32]_srl16_n_0\ : STD_LOGIC;
  signal \fifo_1_reg[15][33]_srl16_n_0\ : STD_LOGIC;
  signal \fifo_1_reg[15][34]_srl16_n_0\ : STD_LOGIC;
  signal \fifo_1_reg[15][35]_srl16_n_0\ : STD_LOGIC;
  signal \fifo_1_reg[15][36]_srl16_n_0\ : STD_LOGIC;
  signal \fifo_1_reg[15][37]_srl16_n_0\ : STD_LOGIC;
  signal \fifo_1_reg[15][38]_srl16_n_0\ : STD_LOGIC;
  signal \fifo_1_reg[15][39]_srl16_n_0\ : STD_LOGIC;
  signal \fifo_1_reg[15][3]_srl16_n_0\ : STD_LOGIC;
  signal \fifo_1_reg[15][40]_srl16_n_0\ : STD_LOGIC;
  signal \fifo_1_reg[15][41]_srl16_n_0\ : STD_LOGIC;
  signal \fifo_1_reg[15][42]_srl16_n_0\ : STD_LOGIC;
  signal \fifo_1_reg[15][43]_srl16_n_0\ : STD_LOGIC;
  signal \fifo_1_reg[15][44]_srl16_n_0\ : STD_LOGIC;
  signal \fifo_1_reg[15][45]_srl16_n_0\ : STD_LOGIC;
  signal \fifo_1_reg[15][46]_srl16_n_0\ : STD_LOGIC;
  signal \fifo_1_reg[15][47]_srl16_n_0\ : STD_LOGIC;
  signal \fifo_1_reg[15][48]_srl16_n_0\ : STD_LOGIC;
  signal \fifo_1_reg[15][49]_srl16_n_0\ : STD_LOGIC;
  signal \fifo_1_reg[15][4]_srl16_n_0\ : STD_LOGIC;
  signal \fifo_1_reg[15][50]_srl16_n_0\ : STD_LOGIC;
  signal \fifo_1_reg[15][51]_srl16_n_0\ : STD_LOGIC;
  signal \fifo_1_reg[15][52]_srl16_n_0\ : STD_LOGIC;
  signal \fifo_1_reg[15][53]_srl16_n_0\ : STD_LOGIC;
  signal \fifo_1_reg[15][54]_srl16_n_0\ : STD_LOGIC;
  signal \fifo_1_reg[15][55]_srl16_n_0\ : STD_LOGIC;
  signal \fifo_1_reg[15][5]_srl16_n_0\ : STD_LOGIC;
  signal \fifo_1_reg[15][6]_srl16_n_0\ : STD_LOGIC;
  signal \fifo_1_reg[15][7]_srl16_n_0\ : STD_LOGIC;
  signal \fifo_1_reg[15][8]_srl16_n_0\ : STD_LOGIC;
  signal \fifo_1_reg[15][9]_srl16_n_0\ : STD_LOGIC;
  signal \not_full_1_i_1__1_n_0\ : STD_LOGIC;
  signal not_full_1_i_2_n_0 : STD_LOGIC;
  signal \^upper_segment_is_zero\ : STD_LOGIC;
  signal \v_dma_size[21]_i_2_n_0\ : STD_LOGIC;
  signal \v_dma_size[21]_i_3_n_0\ : STD_LOGIC;
  signal \v_dma_size[25]_i_2_n_0\ : STD_LOGIC;
  signal \v_dma_size[25]_i_3_n_0\ : STD_LOGIC;
  signal \v_dma_size[25]_i_4_n_0\ : STD_LOGIC;
  signal \v_dma_size[25]_i_5_n_0\ : STD_LOGIC;
  signal \v_dma_size[29]_i_2_n_0\ : STD_LOGIC;
  signal \v_dma_size[29]_i_3_n_0\ : STD_LOGIC;
  signal \v_dma_size[29]_i_4_n_0\ : STD_LOGIC;
  signal \v_dma_size_reg[21]_i_1_n_0\ : STD_LOGIC;
  signal \v_dma_size_reg[21]_i_1_n_1\ : STD_LOGIC;
  signal \v_dma_size_reg[21]_i_1_n_2\ : STD_LOGIC;
  signal \v_dma_size_reg[21]_i_1_n_3\ : STD_LOGIC;
  signal \v_dma_size_reg[25]_i_1_n_0\ : STD_LOGIC;
  signal \v_dma_size_reg[25]_i_1_n_1\ : STD_LOGIC;
  signal \v_dma_size_reg[25]_i_1_n_2\ : STD_LOGIC;
  signal \v_dma_size_reg[25]_i_1_n_3\ : STD_LOGIC;
  signal \v_dma_size_reg[29]_i_1_n_2\ : STD_LOGIC;
  signal \v_dma_size_reg[29]_i_1_n_3\ : STD_LOGIC;
  signal vector_out : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal \NLW_v_dma_size_reg[29]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_v_dma_size_reg[29]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[63]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \add_1[0]_i_1__2\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \add_1[3]_i_2\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \add_1[4]_i_3\ : label is "soft_lutpair76";
  attribute register_duplication : string;
  attribute register_duplication of \add_1_reg[0]\ : label is "no";
  attribute use_carry_chain : string;
  attribute use_carry_chain of \add_1_reg[0]\ : label is "yes";
  attribute use_clock_enable : string;
  attribute use_clock_enable of \add_1_reg[0]\ : label is "no";
  attribute use_sync_reset : string;
  attribute use_sync_reset of \add_1_reg[0]\ : label is "no";
  attribute register_duplication of \add_1_reg[1]\ : label is "no";
  attribute use_carry_chain of \add_1_reg[1]\ : label is "yes";
  attribute use_clock_enable of \add_1_reg[1]\ : label is "no";
  attribute use_sync_reset of \add_1_reg[1]\ : label is "no";
  attribute register_duplication of \add_1_reg[2]\ : label is "no";
  attribute use_carry_chain of \add_1_reg[2]\ : label is "yes";
  attribute use_clock_enable of \add_1_reg[2]\ : label is "no";
  attribute use_sync_reset of \add_1_reg[2]\ : label is "no";
  attribute register_duplication of \add_1_reg[3]\ : label is "no";
  attribute use_carry_chain of \add_1_reg[3]\ : label is "yes";
  attribute use_clock_enable of \add_1_reg[3]\ : label is "no";
  attribute use_sync_reset of \add_1_reg[3]\ : label is "no";
  attribute register_duplication of \add_1_reg[4]\ : label is "no";
  attribute use_carry_chain of \add_1_reg[4]\ : label is "yes";
  attribute use_clock_enable of \add_1_reg[4]\ : label is "no";
  attribute use_sync_reset of \add_1_reg[4]\ : label is "no";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \fifo_1_reg[15][0]_srl16\ : label is "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15] ";
  attribute srl_name : string;
  attribute srl_name of \fifo_1_reg[15][0]_srl16\ : label is "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15][0]_srl16 ";
  attribute srl_bus_name of \fifo_1_reg[15][10]_srl16\ : label is "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15] ";
  attribute srl_name of \fifo_1_reg[15][10]_srl16\ : label is "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15][10]_srl16 ";
  attribute SOFT_HLUTNM of \fifo_1_reg[15][10]_srl16_i_1\ : label is "soft_lutpair84";
  attribute srl_bus_name of \fifo_1_reg[15][11]_srl16\ : label is "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15] ";
  attribute srl_name of \fifo_1_reg[15][11]_srl16\ : label is "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15][11]_srl16 ";
  attribute SOFT_HLUTNM of \fifo_1_reg[15][11]_srl16_i_1\ : label is "soft_lutpair83";
  attribute srl_bus_name of \fifo_1_reg[15][12]_srl16\ : label is "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15] ";
  attribute srl_name of \fifo_1_reg[15][12]_srl16\ : label is "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15][12]_srl16 ";
  attribute SOFT_HLUTNM of \fifo_1_reg[15][12]_srl16_i_1\ : label is "soft_lutpair83";
  attribute srl_bus_name of \fifo_1_reg[15][13]_srl16\ : label is "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15] ";
  attribute srl_name of \fifo_1_reg[15][13]_srl16\ : label is "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15][13]_srl16 ";
  attribute SOFT_HLUTNM of \fifo_1_reg[15][13]_srl16_i_1\ : label is "soft_lutpair82";
  attribute srl_bus_name of \fifo_1_reg[15][14]_srl16\ : label is "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15] ";
  attribute srl_name of \fifo_1_reg[15][14]_srl16\ : label is "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15][14]_srl16 ";
  attribute SOFT_HLUTNM of \fifo_1_reg[15][14]_srl16_i_1\ : label is "soft_lutpair82";
  attribute srl_bus_name of \fifo_1_reg[15][15]_srl16\ : label is "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15] ";
  attribute srl_name of \fifo_1_reg[15][15]_srl16\ : label is "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15][15]_srl16 ";
  attribute SOFT_HLUTNM of \fifo_1_reg[15][15]_srl16_i_1\ : label is "soft_lutpair81";
  attribute srl_bus_name of \fifo_1_reg[15][16]_srl16\ : label is "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15] ";
  attribute srl_name of \fifo_1_reg[15][16]_srl16\ : label is "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15][16]_srl16 ";
  attribute SOFT_HLUTNM of \fifo_1_reg[15][16]_srl16_i_1\ : label is "soft_lutpair81";
  attribute srl_bus_name of \fifo_1_reg[15][17]_srl16\ : label is "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15] ";
  attribute srl_name of \fifo_1_reg[15][17]_srl16\ : label is "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15][17]_srl16 ";
  attribute SOFT_HLUTNM of \fifo_1_reg[15][17]_srl16_i_1\ : label is "soft_lutpair80";
  attribute srl_bus_name of \fifo_1_reg[15][18]_srl16\ : label is "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15] ";
  attribute srl_name of \fifo_1_reg[15][18]_srl16\ : label is "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15][18]_srl16 ";
  attribute SOFT_HLUTNM of \fifo_1_reg[15][18]_srl16_i_1\ : label is "soft_lutpair80";
  attribute srl_bus_name of \fifo_1_reg[15][19]_srl16\ : label is "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15] ";
  attribute srl_name of \fifo_1_reg[15][19]_srl16\ : label is "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15][19]_srl16 ";
  attribute SOFT_HLUTNM of \fifo_1_reg[15][19]_srl16_i_1\ : label is "soft_lutpair79";
  attribute srl_bus_name of \fifo_1_reg[15][1]_srl16\ : label is "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15] ";
  attribute srl_name of \fifo_1_reg[15][1]_srl16\ : label is "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15][1]_srl16 ";
  attribute SOFT_HLUTNM of \fifo_1_reg[15][1]_srl16_i_1\ : label is "soft_lutpair88";
  attribute srl_bus_name of \fifo_1_reg[15][20]_srl16\ : label is "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15] ";
  attribute srl_name of \fifo_1_reg[15][20]_srl16\ : label is "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15][20]_srl16 ";
  attribute SOFT_HLUTNM of \fifo_1_reg[15][20]_srl16_i_1\ : label is "soft_lutpair79";
  attribute srl_bus_name of \fifo_1_reg[15][21]_srl16\ : label is "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15] ";
  attribute srl_name of \fifo_1_reg[15][21]_srl16\ : label is "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15][21]_srl16 ";
  attribute SOFT_HLUTNM of \fifo_1_reg[15][21]_srl16_i_1\ : label is "soft_lutpair78";
  attribute srl_bus_name of \fifo_1_reg[15][22]_srl16\ : label is "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15] ";
  attribute srl_name of \fifo_1_reg[15][22]_srl16\ : label is "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15][22]_srl16 ";
  attribute SOFT_HLUTNM of \fifo_1_reg[15][22]_srl16_i_1\ : label is "soft_lutpair78";
  attribute srl_bus_name of \fifo_1_reg[15][23]_srl16\ : label is "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15] ";
  attribute srl_name of \fifo_1_reg[15][23]_srl16\ : label is "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15][23]_srl16 ";
  attribute srl_bus_name of \fifo_1_reg[15][24]_srl16\ : label is "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15] ";
  attribute srl_name of \fifo_1_reg[15][24]_srl16\ : label is "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15][24]_srl16 ";
  attribute srl_bus_name of \fifo_1_reg[15][25]_srl16\ : label is "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15] ";
  attribute srl_name of \fifo_1_reg[15][25]_srl16\ : label is "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15][25]_srl16 ";
  attribute srl_bus_name of \fifo_1_reg[15][26]_srl16\ : label is "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15] ";
  attribute srl_name of \fifo_1_reg[15][26]_srl16\ : label is "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15][26]_srl16 ";
  attribute srl_bus_name of \fifo_1_reg[15][27]_srl16\ : label is "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15] ";
  attribute srl_name of \fifo_1_reg[15][27]_srl16\ : label is "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15][27]_srl16 ";
  attribute srl_bus_name of \fifo_1_reg[15][28]_srl16\ : label is "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15] ";
  attribute srl_name of \fifo_1_reg[15][28]_srl16\ : label is "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15][28]_srl16 ";
  attribute srl_bus_name of \fifo_1_reg[15][29]_srl16\ : label is "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15] ";
  attribute srl_name of \fifo_1_reg[15][29]_srl16\ : label is "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15][29]_srl16 ";
  attribute srl_bus_name of \fifo_1_reg[15][2]_srl16\ : label is "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15] ";
  attribute srl_name of \fifo_1_reg[15][2]_srl16\ : label is "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15][2]_srl16 ";
  attribute SOFT_HLUTNM of \fifo_1_reg[15][2]_srl16_i_1\ : label is "soft_lutpair88";
  attribute srl_bus_name of \fifo_1_reg[15][30]_srl16\ : label is "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15] ";
  attribute srl_name of \fifo_1_reg[15][30]_srl16\ : label is "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15][30]_srl16 ";
  attribute srl_bus_name of \fifo_1_reg[15][31]_srl16\ : label is "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15] ";
  attribute srl_name of \fifo_1_reg[15][31]_srl16\ : label is "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15][31]_srl16 ";
  attribute srl_bus_name of \fifo_1_reg[15][32]_srl16\ : label is "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15] ";
  attribute srl_name of \fifo_1_reg[15][32]_srl16\ : label is "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15][32]_srl16 ";
  attribute srl_bus_name of \fifo_1_reg[15][33]_srl16\ : label is "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15] ";
  attribute srl_name of \fifo_1_reg[15][33]_srl16\ : label is "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15][33]_srl16 ";
  attribute srl_bus_name of \fifo_1_reg[15][34]_srl16\ : label is "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15] ";
  attribute srl_name of \fifo_1_reg[15][34]_srl16\ : label is "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15][34]_srl16 ";
  attribute srl_bus_name of \fifo_1_reg[15][35]_srl16\ : label is "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15] ";
  attribute srl_name of \fifo_1_reg[15][35]_srl16\ : label is "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15][35]_srl16 ";
  attribute srl_bus_name of \fifo_1_reg[15][36]_srl16\ : label is "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15] ";
  attribute srl_name of \fifo_1_reg[15][36]_srl16\ : label is "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15][36]_srl16 ";
  attribute srl_bus_name of \fifo_1_reg[15][37]_srl16\ : label is "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15] ";
  attribute srl_name of \fifo_1_reg[15][37]_srl16\ : label is "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15][37]_srl16 ";
  attribute srl_bus_name of \fifo_1_reg[15][38]_srl16\ : label is "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15] ";
  attribute srl_name of \fifo_1_reg[15][38]_srl16\ : label is "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15][38]_srl16 ";
  attribute srl_bus_name of \fifo_1_reg[15][39]_srl16\ : label is "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15] ";
  attribute srl_name of \fifo_1_reg[15][39]_srl16\ : label is "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15][39]_srl16 ";
  attribute srl_bus_name of \fifo_1_reg[15][3]_srl16\ : label is "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15] ";
  attribute srl_name of \fifo_1_reg[15][3]_srl16\ : label is "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15][3]_srl16 ";
  attribute SOFT_HLUTNM of \fifo_1_reg[15][3]_srl16_i_1\ : label is "soft_lutpair87";
  attribute srl_bus_name of \fifo_1_reg[15][40]_srl16\ : label is "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15] ";
  attribute srl_name of \fifo_1_reg[15][40]_srl16\ : label is "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15][40]_srl16 ";
  attribute srl_bus_name of \fifo_1_reg[15][41]_srl16\ : label is "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15] ";
  attribute srl_name of \fifo_1_reg[15][41]_srl16\ : label is "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15][41]_srl16 ";
  attribute srl_bus_name of \fifo_1_reg[15][42]_srl16\ : label is "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15] ";
  attribute srl_name of \fifo_1_reg[15][42]_srl16\ : label is "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15][42]_srl16 ";
  attribute srl_bus_name of \fifo_1_reg[15][43]_srl16\ : label is "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15] ";
  attribute srl_name of \fifo_1_reg[15][43]_srl16\ : label is "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15][43]_srl16 ";
  attribute srl_bus_name of \fifo_1_reg[15][44]_srl16\ : label is "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15] ";
  attribute srl_name of \fifo_1_reg[15][44]_srl16\ : label is "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15][44]_srl16 ";
  attribute srl_bus_name of \fifo_1_reg[15][45]_srl16\ : label is "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15] ";
  attribute srl_name of \fifo_1_reg[15][45]_srl16\ : label is "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15][45]_srl16 ";
  attribute srl_bus_name of \fifo_1_reg[15][46]_srl16\ : label is "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15] ";
  attribute srl_name of \fifo_1_reg[15][46]_srl16\ : label is "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15][46]_srl16 ";
  attribute srl_bus_name of \fifo_1_reg[15][47]_srl16\ : label is "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15] ";
  attribute srl_name of \fifo_1_reg[15][47]_srl16\ : label is "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15][47]_srl16 ";
  attribute srl_bus_name of \fifo_1_reg[15][48]_srl16\ : label is "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15] ";
  attribute srl_name of \fifo_1_reg[15][48]_srl16\ : label is "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15][48]_srl16 ";
  attribute srl_bus_name of \fifo_1_reg[15][49]_srl16\ : label is "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15] ";
  attribute srl_name of \fifo_1_reg[15][49]_srl16\ : label is "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15][49]_srl16 ";
  attribute srl_bus_name of \fifo_1_reg[15][4]_srl16\ : label is "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15] ";
  attribute srl_name of \fifo_1_reg[15][4]_srl16\ : label is "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15][4]_srl16 ";
  attribute SOFT_HLUTNM of \fifo_1_reg[15][4]_srl16_i_1\ : label is "soft_lutpair87";
  attribute srl_bus_name of \fifo_1_reg[15][50]_srl16\ : label is "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15] ";
  attribute srl_name of \fifo_1_reg[15][50]_srl16\ : label is "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15][50]_srl16 ";
  attribute srl_bus_name of \fifo_1_reg[15][51]_srl16\ : label is "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15] ";
  attribute srl_name of \fifo_1_reg[15][51]_srl16\ : label is "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15][51]_srl16 ";
  attribute srl_bus_name of \fifo_1_reg[15][52]_srl16\ : label is "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15] ";
  attribute srl_name of \fifo_1_reg[15][52]_srl16\ : label is "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15][52]_srl16 ";
  attribute srl_bus_name of \fifo_1_reg[15][53]_srl16\ : label is "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15] ";
  attribute srl_name of \fifo_1_reg[15][53]_srl16\ : label is "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15][53]_srl16 ";
  attribute srl_bus_name of \fifo_1_reg[15][54]_srl16\ : label is "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15] ";
  attribute srl_name of \fifo_1_reg[15][54]_srl16\ : label is "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15][54]_srl16 ";
  attribute srl_bus_name of \fifo_1_reg[15][55]_srl16\ : label is "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15] ";
  attribute srl_name of \fifo_1_reg[15][55]_srl16\ : label is "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15][55]_srl16 ";
  attribute srl_bus_name of \fifo_1_reg[15][5]_srl16\ : label is "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15] ";
  attribute srl_name of \fifo_1_reg[15][5]_srl16\ : label is "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15][5]_srl16 ";
  attribute SOFT_HLUTNM of \fifo_1_reg[15][5]_srl16_i_1\ : label is "soft_lutpair86";
  attribute srl_bus_name of \fifo_1_reg[15][6]_srl16\ : label is "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15] ";
  attribute srl_name of \fifo_1_reg[15][6]_srl16\ : label is "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15][6]_srl16 ";
  attribute SOFT_HLUTNM of \fifo_1_reg[15][6]_srl16_i_1\ : label is "soft_lutpair86";
  attribute srl_bus_name of \fifo_1_reg[15][7]_srl16\ : label is "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15] ";
  attribute srl_name of \fifo_1_reg[15][7]_srl16\ : label is "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15][7]_srl16 ";
  attribute SOFT_HLUTNM of \fifo_1_reg[15][7]_srl16_i_1\ : label is "soft_lutpair85";
  attribute srl_bus_name of \fifo_1_reg[15][8]_srl16\ : label is "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15] ";
  attribute srl_name of \fifo_1_reg[15][8]_srl16\ : label is "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15][8]_srl16 ";
  attribute SOFT_HLUTNM of \fifo_1_reg[15][8]_srl16_i_1\ : label is "soft_lutpair85";
  attribute srl_bus_name of \fifo_1_reg[15][9]_srl16\ : label is "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15] ";
  attribute srl_name of \fifo_1_reg[15][9]_srl16\ : label is "U0/\i_fetch0/i_cmd_fifo/fifo_1_reg[15][9]_srl16 ";
  attribute SOFT_HLUTNM of \fifo_1_reg[15][9]_srl16_i_1\ : label is "soft_lutpair84";
  attribute register_duplication of not_full_1_reg : label is "no";
  attribute use_clock_enable of not_full_1_reg : label is "no";
  attribute use_sync_reset of not_full_1_reg : label is "no";
  attribute use_clock_enable of rd_avail_2_reg : label is "no";
  attribute use_sync_set : string;
  attribute use_sync_set of rd_avail_2_reg : label is "no";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \v_dma_size_reg[21]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \v_dma_size_reg[25]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \v_dma_size_reg[29]_i_1\ : label is 11;
begin
  E(0) <= \^e\(0);
  \FSM_sequential_b_fsm.fsm_cs_reg[0]\ <= \^fsm_sequential_b_fsm.fsm_cs_reg[0]\;
  cmd_avail <= \^cmd_avail\;
  cmd_fifo_not_full <= \^cmd_fifo_not_full\;
  upper_segment_is_zero <= \^upper_segment_is_zero\;
\FSM_sequential_b_fsm.fsm_cs[2]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => fsm_cs(1),
      I1 => fsm_cs(2),
      I2 => \^cmd_fifo_not_full\,
      O => \FSM_sequential_b_fsm.fsm_cs_reg[1]\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[63]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^cmd_avail\,
      I1 => s_axis_mm2s_cmd_tready,
      O => \^e\(0)
    );
\add_1[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5595AA6A"
    )
        port map (
      I0 => \add_1_reg_n_0_[0]\,
      I1 => s_axis_mm2s_cmd_tready,
      I2 => \^cmd_avail\,
      I3 => \add_1_reg_n_0_[4]\,
      I4 => \^fsm_sequential_b_fsm.fsm_cs_reg[0]\,
      O => \add_1[0]_i_1__2_n_0\
    );
\add_1[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666A666AAAA9AAA"
    )
        port map (
      I0 => \add_1_reg_n_0_[1]\,
      I1 => \^fsm_sequential_b_fsm.fsm_cs_reg[0]\,
      I2 => s_axis_mm2s_cmd_tready,
      I3 => \^cmd_avail\,
      I4 => \add_1_reg_n_0_[4]\,
      I5 => \add_1_reg_n_0_[0]\,
      O => \add_1[1]_i_1__2_n_0\
    );
\add_1[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"75FFFFEF8A000010"
    )
        port map (
      I0 => \add_1_reg_n_0_[0]\,
      I1 => \add_1_reg_n_0_[4]\,
      I2 => \^e\(0),
      I3 => \^fsm_sequential_b_fsm.fsm_cs_reg[0]\,
      I4 => \add_1_reg_n_0_[1]\,
      I5 => \add_1_reg_n_0_[2]\,
      O => \add_1[2]_i_1__2_n_0\
    );
\add_1[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA6AAAAAA9AAAA"
    )
        port map (
      I0 => \add_1_reg_n_0_[3]\,
      I1 => \add_1_reg_n_0_[1]\,
      I2 => \add_1_reg_n_0_[2]\,
      I3 => \add_1_reg_n_0_[0]\,
      I4 => \add_1[3]_i_2_n_0\,
      I5 => \^fsm_sequential_b_fsm.fsm_cs_reg[0]\,
      O => \add_1[3]_i_1__0_n_0\
    );
\add_1[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => s_axis_mm2s_cmd_tready,
      I1 => \^cmd_avail\,
      I2 => \add_1_reg_n_0_[4]\,
      O => \add_1[3]_i_2_n_0\
    );
\add_1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA9AA6A6AA9AA"
    )
        port map (
      I0 => \add_1_reg_n_0_[4]\,
      I1 => \add_1_reg_n_0_[2]\,
      I2 => \add_1_reg_n_0_[1]\,
      I3 => \add_1[4]_i_2_n_0\,
      I4 => \add_1_reg_n_0_[3]\,
      I5 => \add_1[4]_i_3_n_0\,
      O => \add_1[4]_i_1_n_0\
    );
\add_1[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5FFFF00000040"
    )
        port map (
      I0 => \^fsm_sequential_b_fsm.fsm_cs_reg[0]\,
      I1 => s_axis_mm2s_cmd_tready,
      I2 => \^cmd_avail\,
      I3 => \add_1_reg_n_0_[4]\,
      I4 => \add_1_reg_n_0_[0]\,
      I5 => \add_1_reg_n_0_[1]\,
      O => \add_1[4]_i_2_n_0\
    );
\add_1[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55D5FFFF"
    )
        port map (
      I0 => \^fsm_sequential_b_fsm.fsm_cs_reg[0]\,
      I1 => s_axis_mm2s_cmd_tready,
      I2 => \^cmd_avail\,
      I3 => \add_1_reg_n_0_[4]\,
      I4 => \add_1_reg_n_0_[0]\,
      O => \add_1[4]_i_3_n_0\
    );
\add_1_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \add_1[0]_i_1__2_n_0\,
      Q => \add_1_reg_n_0_[0]\,
      S => reset_ah
    );
\add_1_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \add_1[1]_i_1__2_n_0\,
      Q => \add_1_reg_n_0_[1]\,
      S => reset_ah
    );
\add_1_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \add_1[2]_i_1__2_n_0\,
      Q => \add_1_reg_n_0_[2]\,
      S => reset_ah
    );
\add_1_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \add_1[3]_i_1__0_n_0\,
      Q => \add_1_reg_n_0_[3]\,
      S => reset_ah
    );
\add_1_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \add_1[4]_i_1_n_0\,
      Q => \add_1_reg_n_0_[4]\,
      S => reset_ah
    );
\fifo_1_reg[15][0]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \add_1_reg_n_0_[0]\,
      A1 => \add_1_reg_n_0_[1]\,
      A2 => \add_1_reg_n_0_[2]\,
      A3 => \add_1_reg_n_0_[3]\,
      CE => \^fsm_sequential_b_fsm.fsm_cs_reg[0]\,
      CLK => clk,
      D => vector_out(0),
      Q => \fifo_1_reg[15][0]_srl16_n_0\
    );
\fifo_1_reg[15][0]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => fsm_cs(0),
      I1 => \^cmd_fifo_not_full\,
      I2 => fsm_cs(2),
      I3 => fsm_cs(1),
      O => \^fsm_sequential_b_fsm.fsm_cs_reg[0]\
    );
\fifo_1_reg[15][0]_srl16_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => v_dma_size_reg(0),
      I1 => \^upper_segment_is_zero\,
      O => vector_out(0)
    );
\fifo_1_reg[15][10]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \add_1_reg_n_0_[0]\,
      A1 => \add_1_reg_n_0_[1]\,
      A2 => \add_1_reg_n_0_[2]\,
      A3 => \add_1_reg_n_0_[3]\,
      CE => \^fsm_sequential_b_fsm.fsm_cs_reg[0]\,
      CLK => clk,
      D => vector_out(10),
      Q => \fifo_1_reg[15][10]_srl16_n_0\
    );
\fifo_1_reg[15][10]_srl16_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => v_dma_size_reg(10),
      I1 => \^upper_segment_is_zero\,
      O => vector_out(10)
    );
\fifo_1_reg[15][11]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \add_1_reg_n_0_[0]\,
      A1 => \add_1_reg_n_0_[1]\,
      A2 => \add_1_reg_n_0_[2]\,
      A3 => \add_1_reg_n_0_[3]\,
      CE => \^fsm_sequential_b_fsm.fsm_cs_reg[0]\,
      CLK => clk,
      D => vector_out(11),
      Q => \fifo_1_reg[15][11]_srl16_n_0\
    );
\fifo_1_reg[15][11]_srl16_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => v_dma_size_reg(11),
      I1 => \^upper_segment_is_zero\,
      O => vector_out(11)
    );
\fifo_1_reg[15][12]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \add_1_reg_n_0_[0]\,
      A1 => \add_1_reg_n_0_[1]\,
      A2 => \add_1_reg_n_0_[2]\,
      A3 => \add_1_reg_n_0_[3]\,
      CE => \^fsm_sequential_b_fsm.fsm_cs_reg[0]\,
      CLK => clk,
      D => vector_out(12),
      Q => \fifo_1_reg[15][12]_srl16_n_0\
    );
\fifo_1_reg[15][12]_srl16_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => v_dma_size_reg(12),
      I1 => \^upper_segment_is_zero\,
      O => vector_out(12)
    );
\fifo_1_reg[15][13]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \add_1_reg_n_0_[0]\,
      A1 => \add_1_reg_n_0_[1]\,
      A2 => \add_1_reg_n_0_[2]\,
      A3 => \add_1_reg_n_0_[3]\,
      CE => \^fsm_sequential_b_fsm.fsm_cs_reg[0]\,
      CLK => clk,
      D => vector_out(13),
      Q => \fifo_1_reg[15][13]_srl16_n_0\
    );
\fifo_1_reg[15][13]_srl16_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => v_dma_size_reg(13),
      I1 => \^upper_segment_is_zero\,
      O => vector_out(13)
    );
\fifo_1_reg[15][14]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \add_1_reg_n_0_[0]\,
      A1 => \add_1_reg_n_0_[1]\,
      A2 => \add_1_reg_n_0_[2]\,
      A3 => \add_1_reg_n_0_[3]\,
      CE => \^fsm_sequential_b_fsm.fsm_cs_reg[0]\,
      CLK => clk,
      D => vector_out(14),
      Q => \fifo_1_reg[15][14]_srl16_n_0\
    );
\fifo_1_reg[15][14]_srl16_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => v_dma_size_reg(14),
      I1 => \^upper_segment_is_zero\,
      O => vector_out(14)
    );
\fifo_1_reg[15][15]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \add_1_reg_n_0_[0]\,
      A1 => \add_1_reg_n_0_[1]\,
      A2 => \add_1_reg_n_0_[2]\,
      A3 => \add_1_reg_n_0_[3]\,
      CE => \^fsm_sequential_b_fsm.fsm_cs_reg[0]\,
      CLK => clk,
      D => vector_out(15),
      Q => \fifo_1_reg[15][15]_srl16_n_0\
    );
\fifo_1_reg[15][15]_srl16_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => v_dma_size_reg(15),
      I1 => \^upper_segment_is_zero\,
      O => vector_out(15)
    );
\fifo_1_reg[15][16]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \add_1_reg_n_0_[0]\,
      A1 => \add_1_reg_n_0_[1]\,
      A2 => \add_1_reg_n_0_[2]\,
      A3 => \add_1_reg_n_0_[3]\,
      CE => \^fsm_sequential_b_fsm.fsm_cs_reg[0]\,
      CLK => clk,
      D => vector_out(16),
      Q => \fifo_1_reg[15][16]_srl16_n_0\
    );
\fifo_1_reg[15][16]_srl16_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => v_dma_size_reg(16),
      I1 => \^upper_segment_is_zero\,
      O => vector_out(16)
    );
\fifo_1_reg[15][17]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \add_1_reg_n_0_[0]\,
      A1 => \add_1_reg_n_0_[1]\,
      A2 => \add_1_reg_n_0_[2]\,
      A3 => \add_1_reg_n_0_[3]\,
      CE => \^fsm_sequential_b_fsm.fsm_cs_reg[0]\,
      CLK => clk,
      D => vector_out(17),
      Q => \fifo_1_reg[15][17]_srl16_n_0\
    );
\fifo_1_reg[15][17]_srl16_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => v_dma_size_reg(17),
      I1 => \^upper_segment_is_zero\,
      O => vector_out(17)
    );
\fifo_1_reg[15][18]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \add_1_reg_n_0_[0]\,
      A1 => \add_1_reg_n_0_[1]\,
      A2 => \add_1_reg_n_0_[2]\,
      A3 => \add_1_reg_n_0_[3]\,
      CE => \^fsm_sequential_b_fsm.fsm_cs_reg[0]\,
      CLK => clk,
      D => vector_out(18),
      Q => \fifo_1_reg[15][18]_srl16_n_0\
    );
\fifo_1_reg[15][18]_srl16_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => v_dma_size_reg(18),
      I1 => \^upper_segment_is_zero\,
      O => vector_out(18)
    );
\fifo_1_reg[15][19]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \add_1_reg_n_0_[0]\,
      A1 => \add_1_reg_n_0_[1]\,
      A2 => \add_1_reg_n_0_[2]\,
      A3 => \add_1_reg_n_0_[3]\,
      CE => \^fsm_sequential_b_fsm.fsm_cs_reg[0]\,
      CLK => clk,
      D => vector_out(19),
      Q => \fifo_1_reg[15][19]_srl16_n_0\
    );
\fifo_1_reg[15][19]_srl16_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => v_dma_size_reg(19),
      I1 => \^upper_segment_is_zero\,
      O => vector_out(19)
    );
\fifo_1_reg[15][1]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \add_1_reg_n_0_[0]\,
      A1 => \add_1_reg_n_0_[1]\,
      A2 => \add_1_reg_n_0_[2]\,
      A3 => \add_1_reg_n_0_[3]\,
      CE => \^fsm_sequential_b_fsm.fsm_cs_reg[0]\,
      CLK => clk,
      D => vector_out(1),
      Q => \fifo_1_reg[15][1]_srl16_n_0\
    );
\fifo_1_reg[15][1]_srl16_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => v_dma_size_reg(1),
      I1 => \^upper_segment_is_zero\,
      O => vector_out(1)
    );
\fifo_1_reg[15][20]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \add_1_reg_n_0_[0]\,
      A1 => \add_1_reg_n_0_[1]\,
      A2 => \add_1_reg_n_0_[2]\,
      A3 => \add_1_reg_n_0_[3]\,
      CE => \^fsm_sequential_b_fsm.fsm_cs_reg[0]\,
      CLK => clk,
      D => vector_out(20),
      Q => \fifo_1_reg[15][20]_srl16_n_0\
    );
\fifo_1_reg[15][20]_srl16_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => v_dma_size_reg(20),
      I1 => \^upper_segment_is_zero\,
      O => vector_out(20)
    );
\fifo_1_reg[15][21]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \add_1_reg_n_0_[0]\,
      A1 => \add_1_reg_n_0_[1]\,
      A2 => \add_1_reg_n_0_[2]\,
      A3 => \add_1_reg_n_0_[3]\,
      CE => \^fsm_sequential_b_fsm.fsm_cs_reg[0]\,
      CLK => clk,
      D => vector_out(21),
      Q => \fifo_1_reg[15][21]_srl16_n_0\
    );
\fifo_1_reg[15][21]_srl16_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => v_dma_size_reg(21),
      I1 => \^upper_segment_is_zero\,
      O => vector_out(21)
    );
\fifo_1_reg[15][22]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \add_1_reg_n_0_[0]\,
      A1 => \add_1_reg_n_0_[1]\,
      A2 => \add_1_reg_n_0_[2]\,
      A3 => \add_1_reg_n_0_[3]\,
      CE => \^fsm_sequential_b_fsm.fsm_cs_reg[0]\,
      CLK => clk,
      D => vector_out(22),
      Q => \fifo_1_reg[15][22]_srl16_n_0\
    );
\fifo_1_reg[15][22]_srl16_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => v_dma_size_reg(22),
      I1 => \^upper_segment_is_zero\,
      O => vector_out(22)
    );
\fifo_1_reg[15][23]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \add_1_reg_n_0_[0]\,
      A1 => \add_1_reg_n_0_[1]\,
      A2 => \add_1_reg_n_0_[2]\,
      A3 => \add_1_reg_n_0_[3]\,
      CE => \^fsm_sequential_b_fsm.fsm_cs_reg[0]\,
      CLK => clk,
      D => \^upper_segment_is_zero\,
      Q => \fifo_1_reg[15][23]_srl16_n_0\
    );
\fifo_1_reg[15][23]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \fifo_1_reg[15][23]_srl16_i_2_n_0\,
      O => \^upper_segment_is_zero\
    );
\fifo_1_reg[15][23]_srl16_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => Q(5),
      I1 => Q(3),
      I2 => Q(7),
      I3 => Q(8),
      I4 => Q(4),
      I5 => Q(6),
      O => \fifo_1_reg[15][23]_srl16_i_2_n_0\
    );
\fifo_1_reg[15][24]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \add_1_reg_n_0_[0]\,
      A1 => \add_1_reg_n_0_[1]\,
      A2 => \add_1_reg_n_0_[2]\,
      A3 => \add_1_reg_n_0_[3]\,
      CE => \^fsm_sequential_b_fsm.fsm_cs_reg[0]\,
      CLK => clk,
      D => \in\(0),
      Q => \fifo_1_reg[15][24]_srl16_n_0\
    );
\fifo_1_reg[15][25]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \add_1_reg_n_0_[0]\,
      A1 => \add_1_reg_n_0_[1]\,
      A2 => \add_1_reg_n_0_[2]\,
      A3 => \add_1_reg_n_0_[3]\,
      CE => \^fsm_sequential_b_fsm.fsm_cs_reg[0]\,
      CLK => clk,
      D => \in\(1),
      Q => \fifo_1_reg[15][25]_srl16_n_0\
    );
\fifo_1_reg[15][26]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \add_1_reg_n_0_[0]\,
      A1 => \add_1_reg_n_0_[1]\,
      A2 => \add_1_reg_n_0_[2]\,
      A3 => \add_1_reg_n_0_[3]\,
      CE => \^fsm_sequential_b_fsm.fsm_cs_reg[0]\,
      CLK => clk,
      D => \in\(2),
      Q => \fifo_1_reg[15][26]_srl16_n_0\
    );
\fifo_1_reg[15][27]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \add_1_reg_n_0_[0]\,
      A1 => \add_1_reg_n_0_[1]\,
      A2 => \add_1_reg_n_0_[2]\,
      A3 => \add_1_reg_n_0_[3]\,
      CE => \^fsm_sequential_b_fsm.fsm_cs_reg[0]\,
      CLK => clk,
      D => \in\(3),
      Q => \fifo_1_reg[15][27]_srl16_n_0\
    );
\fifo_1_reg[15][28]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \add_1_reg_n_0_[0]\,
      A1 => \add_1_reg_n_0_[1]\,
      A2 => \add_1_reg_n_0_[2]\,
      A3 => \add_1_reg_n_0_[3]\,
      CE => \^fsm_sequential_b_fsm.fsm_cs_reg[0]\,
      CLK => clk,
      D => \in\(4),
      Q => \fifo_1_reg[15][28]_srl16_n_0\
    );
\fifo_1_reg[15][29]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \add_1_reg_n_0_[0]\,
      A1 => \add_1_reg_n_0_[1]\,
      A2 => \add_1_reg_n_0_[2]\,
      A3 => \add_1_reg_n_0_[3]\,
      CE => \^fsm_sequential_b_fsm.fsm_cs_reg[0]\,
      CLK => clk,
      D => \in\(5),
      Q => \fifo_1_reg[15][29]_srl16_n_0\
    );
\fifo_1_reg[15][2]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \add_1_reg_n_0_[0]\,
      A1 => \add_1_reg_n_0_[1]\,
      A2 => \add_1_reg_n_0_[2]\,
      A3 => \add_1_reg_n_0_[3]\,
      CE => \^fsm_sequential_b_fsm.fsm_cs_reg[0]\,
      CLK => clk,
      D => vector_out(2),
      Q => \fifo_1_reg[15][2]_srl16_n_0\
    );
\fifo_1_reg[15][2]_srl16_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => v_dma_size_reg(2),
      I1 => \^upper_segment_is_zero\,
      O => vector_out(2)
    );
\fifo_1_reg[15][30]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \add_1_reg_n_0_[0]\,
      A1 => \add_1_reg_n_0_[1]\,
      A2 => \add_1_reg_n_0_[2]\,
      A3 => \add_1_reg_n_0_[3]\,
      CE => \^fsm_sequential_b_fsm.fsm_cs_reg[0]\,
      CLK => clk,
      D => \in\(6),
      Q => \fifo_1_reg[15][30]_srl16_n_0\
    );
\fifo_1_reg[15][31]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \add_1_reg_n_0_[0]\,
      A1 => \add_1_reg_n_0_[1]\,
      A2 => \add_1_reg_n_0_[2]\,
      A3 => \add_1_reg_n_0_[3]\,
      CE => \^fsm_sequential_b_fsm.fsm_cs_reg[0]\,
      CLK => clk,
      D => \in\(7),
      Q => \fifo_1_reg[15][31]_srl16_n_0\
    );
\fifo_1_reg[15][32]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \add_1_reg_n_0_[0]\,
      A1 => \add_1_reg_n_0_[1]\,
      A2 => \add_1_reg_n_0_[2]\,
      A3 => \add_1_reg_n_0_[3]\,
      CE => \^fsm_sequential_b_fsm.fsm_cs_reg[0]\,
      CLK => clk,
      D => \in\(8),
      Q => \fifo_1_reg[15][32]_srl16_n_0\
    );
\fifo_1_reg[15][33]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \add_1_reg_n_0_[0]\,
      A1 => \add_1_reg_n_0_[1]\,
      A2 => \add_1_reg_n_0_[2]\,
      A3 => \add_1_reg_n_0_[3]\,
      CE => \^fsm_sequential_b_fsm.fsm_cs_reg[0]\,
      CLK => clk,
      D => \in\(9),
      Q => \fifo_1_reg[15][33]_srl16_n_0\
    );
\fifo_1_reg[15][34]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \add_1_reg_n_0_[0]\,
      A1 => \add_1_reg_n_0_[1]\,
      A2 => \add_1_reg_n_0_[2]\,
      A3 => \add_1_reg_n_0_[3]\,
      CE => \^fsm_sequential_b_fsm.fsm_cs_reg[0]\,
      CLK => clk,
      D => \in\(10),
      Q => \fifo_1_reg[15][34]_srl16_n_0\
    );
\fifo_1_reg[15][35]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \add_1_reg_n_0_[0]\,
      A1 => \add_1_reg_n_0_[1]\,
      A2 => \add_1_reg_n_0_[2]\,
      A3 => \add_1_reg_n_0_[3]\,
      CE => \^fsm_sequential_b_fsm.fsm_cs_reg[0]\,
      CLK => clk,
      D => \in\(11),
      Q => \fifo_1_reg[15][35]_srl16_n_0\
    );
\fifo_1_reg[15][36]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \add_1_reg_n_0_[0]\,
      A1 => \add_1_reg_n_0_[1]\,
      A2 => \add_1_reg_n_0_[2]\,
      A3 => \add_1_reg_n_0_[3]\,
      CE => \^fsm_sequential_b_fsm.fsm_cs_reg[0]\,
      CLK => clk,
      D => \in\(12),
      Q => \fifo_1_reg[15][36]_srl16_n_0\
    );
\fifo_1_reg[15][37]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \add_1_reg_n_0_[0]\,
      A1 => \add_1_reg_n_0_[1]\,
      A2 => \add_1_reg_n_0_[2]\,
      A3 => \add_1_reg_n_0_[3]\,
      CE => \^fsm_sequential_b_fsm.fsm_cs_reg[0]\,
      CLK => clk,
      D => \in\(13),
      Q => \fifo_1_reg[15][37]_srl16_n_0\
    );
\fifo_1_reg[15][38]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \add_1_reg_n_0_[0]\,
      A1 => \add_1_reg_n_0_[1]\,
      A2 => \add_1_reg_n_0_[2]\,
      A3 => \add_1_reg_n_0_[3]\,
      CE => \^fsm_sequential_b_fsm.fsm_cs_reg[0]\,
      CLK => clk,
      D => \in\(14),
      Q => \fifo_1_reg[15][38]_srl16_n_0\
    );
\fifo_1_reg[15][39]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \add_1_reg_n_0_[0]\,
      A1 => \add_1_reg_n_0_[1]\,
      A2 => \add_1_reg_n_0_[2]\,
      A3 => \add_1_reg_n_0_[3]\,
      CE => \^fsm_sequential_b_fsm.fsm_cs_reg[0]\,
      CLK => clk,
      D => \in\(15),
      Q => \fifo_1_reg[15][39]_srl16_n_0\
    );
\fifo_1_reg[15][3]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \add_1_reg_n_0_[0]\,
      A1 => \add_1_reg_n_0_[1]\,
      A2 => \add_1_reg_n_0_[2]\,
      A3 => \add_1_reg_n_0_[3]\,
      CE => \^fsm_sequential_b_fsm.fsm_cs_reg[0]\,
      CLK => clk,
      D => vector_out(3),
      Q => \fifo_1_reg[15][3]_srl16_n_0\
    );
\fifo_1_reg[15][3]_srl16_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => v_dma_size_reg(3),
      I1 => \^upper_segment_is_zero\,
      O => vector_out(3)
    );
\fifo_1_reg[15][40]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \add_1_reg_n_0_[0]\,
      A1 => \add_1_reg_n_0_[1]\,
      A2 => \add_1_reg_n_0_[2]\,
      A3 => \add_1_reg_n_0_[3]\,
      CE => \^fsm_sequential_b_fsm.fsm_cs_reg[0]\,
      CLK => clk,
      D => \in\(16),
      Q => \fifo_1_reg[15][40]_srl16_n_0\
    );
\fifo_1_reg[15][41]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \add_1_reg_n_0_[0]\,
      A1 => \add_1_reg_n_0_[1]\,
      A2 => \add_1_reg_n_0_[2]\,
      A3 => \add_1_reg_n_0_[3]\,
      CE => \^fsm_sequential_b_fsm.fsm_cs_reg[0]\,
      CLK => clk,
      D => \in\(17),
      Q => \fifo_1_reg[15][41]_srl16_n_0\
    );
\fifo_1_reg[15][42]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \add_1_reg_n_0_[0]\,
      A1 => \add_1_reg_n_0_[1]\,
      A2 => \add_1_reg_n_0_[2]\,
      A3 => \add_1_reg_n_0_[3]\,
      CE => \^fsm_sequential_b_fsm.fsm_cs_reg[0]\,
      CLK => clk,
      D => \in\(18),
      Q => \fifo_1_reg[15][42]_srl16_n_0\
    );
\fifo_1_reg[15][43]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \add_1_reg_n_0_[0]\,
      A1 => \add_1_reg_n_0_[1]\,
      A2 => \add_1_reg_n_0_[2]\,
      A3 => \add_1_reg_n_0_[3]\,
      CE => \^fsm_sequential_b_fsm.fsm_cs_reg[0]\,
      CLK => clk,
      D => \in\(19),
      Q => \fifo_1_reg[15][43]_srl16_n_0\
    );
\fifo_1_reg[15][44]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \add_1_reg_n_0_[0]\,
      A1 => \add_1_reg_n_0_[1]\,
      A2 => \add_1_reg_n_0_[2]\,
      A3 => \add_1_reg_n_0_[3]\,
      CE => \^fsm_sequential_b_fsm.fsm_cs_reg[0]\,
      CLK => clk,
      D => \in\(20),
      Q => \fifo_1_reg[15][44]_srl16_n_0\
    );
\fifo_1_reg[15][45]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \add_1_reg_n_0_[0]\,
      A1 => \add_1_reg_n_0_[1]\,
      A2 => \add_1_reg_n_0_[2]\,
      A3 => \add_1_reg_n_0_[3]\,
      CE => \^fsm_sequential_b_fsm.fsm_cs_reg[0]\,
      CLK => clk,
      D => \in\(21),
      Q => \fifo_1_reg[15][45]_srl16_n_0\
    );
\fifo_1_reg[15][46]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \add_1_reg_n_0_[0]\,
      A1 => \add_1_reg_n_0_[1]\,
      A2 => \add_1_reg_n_0_[2]\,
      A3 => \add_1_reg_n_0_[3]\,
      CE => \^fsm_sequential_b_fsm.fsm_cs_reg[0]\,
      CLK => clk,
      D => \in\(22),
      Q => \fifo_1_reg[15][46]_srl16_n_0\
    );
\fifo_1_reg[15][47]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \add_1_reg_n_0_[0]\,
      A1 => \add_1_reg_n_0_[1]\,
      A2 => \add_1_reg_n_0_[2]\,
      A3 => \add_1_reg_n_0_[3]\,
      CE => \^fsm_sequential_b_fsm.fsm_cs_reg[0]\,
      CLK => clk,
      D => \in\(23),
      Q => \fifo_1_reg[15][47]_srl16_n_0\
    );
\fifo_1_reg[15][48]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \add_1_reg_n_0_[0]\,
      A1 => \add_1_reg_n_0_[1]\,
      A2 => \add_1_reg_n_0_[2]\,
      A3 => \add_1_reg_n_0_[3]\,
      CE => \^fsm_sequential_b_fsm.fsm_cs_reg[0]\,
      CLK => clk,
      D => \in\(24),
      Q => \fifo_1_reg[15][48]_srl16_n_0\
    );
\fifo_1_reg[15][49]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \add_1_reg_n_0_[0]\,
      A1 => \add_1_reg_n_0_[1]\,
      A2 => \add_1_reg_n_0_[2]\,
      A3 => \add_1_reg_n_0_[3]\,
      CE => \^fsm_sequential_b_fsm.fsm_cs_reg[0]\,
      CLK => clk,
      D => \in\(25),
      Q => \fifo_1_reg[15][49]_srl16_n_0\
    );
\fifo_1_reg[15][4]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \add_1_reg_n_0_[0]\,
      A1 => \add_1_reg_n_0_[1]\,
      A2 => \add_1_reg_n_0_[2]\,
      A3 => \add_1_reg_n_0_[3]\,
      CE => \^fsm_sequential_b_fsm.fsm_cs_reg[0]\,
      CLK => clk,
      D => vector_out(4),
      Q => \fifo_1_reg[15][4]_srl16_n_0\
    );
\fifo_1_reg[15][4]_srl16_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => v_dma_size_reg(4),
      I1 => \^upper_segment_is_zero\,
      O => vector_out(4)
    );
\fifo_1_reg[15][50]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \add_1_reg_n_0_[0]\,
      A1 => \add_1_reg_n_0_[1]\,
      A2 => \add_1_reg_n_0_[2]\,
      A3 => \add_1_reg_n_0_[3]\,
      CE => \^fsm_sequential_b_fsm.fsm_cs_reg[0]\,
      CLK => clk,
      D => \in\(26),
      Q => \fifo_1_reg[15][50]_srl16_n_0\
    );
\fifo_1_reg[15][51]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \add_1_reg_n_0_[0]\,
      A1 => \add_1_reg_n_0_[1]\,
      A2 => \add_1_reg_n_0_[2]\,
      A3 => \add_1_reg_n_0_[3]\,
      CE => \^fsm_sequential_b_fsm.fsm_cs_reg[0]\,
      CLK => clk,
      D => \in\(27),
      Q => \fifo_1_reg[15][51]_srl16_n_0\
    );
\fifo_1_reg[15][52]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \add_1_reg_n_0_[0]\,
      A1 => \add_1_reg_n_0_[1]\,
      A2 => \add_1_reg_n_0_[2]\,
      A3 => \add_1_reg_n_0_[3]\,
      CE => \^fsm_sequential_b_fsm.fsm_cs_reg[0]\,
      CLK => clk,
      D => \in\(28),
      Q => \fifo_1_reg[15][52]_srl16_n_0\
    );
\fifo_1_reg[15][53]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \add_1_reg_n_0_[0]\,
      A1 => \add_1_reg_n_0_[1]\,
      A2 => \add_1_reg_n_0_[2]\,
      A3 => \add_1_reg_n_0_[3]\,
      CE => \^fsm_sequential_b_fsm.fsm_cs_reg[0]\,
      CLK => clk,
      D => \in\(29),
      Q => \fifo_1_reg[15][53]_srl16_n_0\
    );
\fifo_1_reg[15][54]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \add_1_reg_n_0_[0]\,
      A1 => \add_1_reg_n_0_[1]\,
      A2 => \add_1_reg_n_0_[2]\,
      A3 => \add_1_reg_n_0_[3]\,
      CE => \^fsm_sequential_b_fsm.fsm_cs_reg[0]\,
      CLK => clk,
      D => \in\(30),
      Q => \fifo_1_reg[15][54]_srl16_n_0\
    );
\fifo_1_reg[15][55]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \add_1_reg_n_0_[0]\,
      A1 => \add_1_reg_n_0_[1]\,
      A2 => \add_1_reg_n_0_[2]\,
      A3 => \add_1_reg_n_0_[3]\,
      CE => \^fsm_sequential_b_fsm.fsm_cs_reg[0]\,
      CLK => clk,
      D => \in\(31),
      Q => \fifo_1_reg[15][55]_srl16_n_0\
    );
\fifo_1_reg[15][5]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \add_1_reg_n_0_[0]\,
      A1 => \add_1_reg_n_0_[1]\,
      A2 => \add_1_reg_n_0_[2]\,
      A3 => \add_1_reg_n_0_[3]\,
      CE => \^fsm_sequential_b_fsm.fsm_cs_reg[0]\,
      CLK => clk,
      D => vector_out(5),
      Q => \fifo_1_reg[15][5]_srl16_n_0\
    );
\fifo_1_reg[15][5]_srl16_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => v_dma_size_reg(5),
      I1 => \^upper_segment_is_zero\,
      O => vector_out(5)
    );
\fifo_1_reg[15][6]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \add_1_reg_n_0_[0]\,
      A1 => \add_1_reg_n_0_[1]\,
      A2 => \add_1_reg_n_0_[2]\,
      A3 => \add_1_reg_n_0_[3]\,
      CE => \^fsm_sequential_b_fsm.fsm_cs_reg[0]\,
      CLK => clk,
      D => vector_out(6),
      Q => \fifo_1_reg[15][6]_srl16_n_0\
    );
\fifo_1_reg[15][6]_srl16_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => v_dma_size_reg(6),
      I1 => \^upper_segment_is_zero\,
      O => vector_out(6)
    );
\fifo_1_reg[15][7]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \add_1_reg_n_0_[0]\,
      A1 => \add_1_reg_n_0_[1]\,
      A2 => \add_1_reg_n_0_[2]\,
      A3 => \add_1_reg_n_0_[3]\,
      CE => \^fsm_sequential_b_fsm.fsm_cs_reg[0]\,
      CLK => clk,
      D => vector_out(7),
      Q => \fifo_1_reg[15][7]_srl16_n_0\
    );
\fifo_1_reg[15][7]_srl16_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => v_dma_size_reg(7),
      I1 => \^upper_segment_is_zero\,
      O => vector_out(7)
    );
\fifo_1_reg[15][8]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \add_1_reg_n_0_[0]\,
      A1 => \add_1_reg_n_0_[1]\,
      A2 => \add_1_reg_n_0_[2]\,
      A3 => \add_1_reg_n_0_[3]\,
      CE => \^fsm_sequential_b_fsm.fsm_cs_reg[0]\,
      CLK => clk,
      D => vector_out(8),
      Q => \fifo_1_reg[15][8]_srl16_n_0\
    );
\fifo_1_reg[15][8]_srl16_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => v_dma_size_reg(8),
      I1 => \^upper_segment_is_zero\,
      O => vector_out(8)
    );
\fifo_1_reg[15][9]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \add_1_reg_n_0_[0]\,
      A1 => \add_1_reg_n_0_[1]\,
      A2 => \add_1_reg_n_0_[2]\,
      A3 => \add_1_reg_n_0_[3]\,
      CE => \^fsm_sequential_b_fsm.fsm_cs_reg[0]\,
      CLK => clk,
      D => vector_out(9),
      Q => \fifo_1_reg[15][9]_srl16_n_0\
    );
\fifo_1_reg[15][9]_srl16_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => v_dma_size_reg(9),
      I1 => \^upper_segment_is_zero\,
      O => vector_out(9)
    );
\fifo_2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \fifo_1_reg[15][0]_srl16_n_0\,
      Q => \fifo_2_reg[55]_0\(0),
      R => '0'
    );
\fifo_2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \fifo_1_reg[15][10]_srl16_n_0\,
      Q => \fifo_2_reg[55]_0\(10),
      R => '0'
    );
\fifo_2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \fifo_1_reg[15][11]_srl16_n_0\,
      Q => \fifo_2_reg[55]_0\(11),
      R => '0'
    );
\fifo_2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \fifo_1_reg[15][12]_srl16_n_0\,
      Q => \fifo_2_reg[55]_0\(12),
      R => '0'
    );
\fifo_2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \fifo_1_reg[15][13]_srl16_n_0\,
      Q => \fifo_2_reg[55]_0\(13),
      R => '0'
    );
\fifo_2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \fifo_1_reg[15][14]_srl16_n_0\,
      Q => \fifo_2_reg[55]_0\(14),
      R => '0'
    );
\fifo_2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \fifo_1_reg[15][15]_srl16_n_0\,
      Q => \fifo_2_reg[55]_0\(15),
      R => '0'
    );
\fifo_2_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \fifo_1_reg[15][16]_srl16_n_0\,
      Q => \fifo_2_reg[55]_0\(16),
      R => '0'
    );
\fifo_2_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \fifo_1_reg[15][17]_srl16_n_0\,
      Q => \fifo_2_reg[55]_0\(17),
      R => '0'
    );
\fifo_2_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \fifo_1_reg[15][18]_srl16_n_0\,
      Q => \fifo_2_reg[55]_0\(18),
      R => '0'
    );
\fifo_2_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \fifo_1_reg[15][19]_srl16_n_0\,
      Q => \fifo_2_reg[55]_0\(19),
      R => '0'
    );
\fifo_2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \fifo_1_reg[15][1]_srl16_n_0\,
      Q => \fifo_2_reg[55]_0\(1),
      R => '0'
    );
\fifo_2_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \fifo_1_reg[15][20]_srl16_n_0\,
      Q => \fifo_2_reg[55]_0\(20),
      R => '0'
    );
\fifo_2_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \fifo_1_reg[15][21]_srl16_n_0\,
      Q => \fifo_2_reg[55]_0\(21),
      R => '0'
    );
\fifo_2_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \fifo_1_reg[15][22]_srl16_n_0\,
      Q => \fifo_2_reg[55]_0\(22),
      R => '0'
    );
\fifo_2_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \fifo_1_reg[15][23]_srl16_n_0\,
      Q => \fifo_2_reg[55]_0\(23),
      R => '0'
    );
\fifo_2_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \fifo_1_reg[15][24]_srl16_n_0\,
      Q => \fifo_2_reg[55]_0\(24),
      R => '0'
    );
\fifo_2_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \fifo_1_reg[15][25]_srl16_n_0\,
      Q => \fifo_2_reg[55]_0\(25),
      R => '0'
    );
\fifo_2_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \fifo_1_reg[15][26]_srl16_n_0\,
      Q => \fifo_2_reg[55]_0\(26),
      R => '0'
    );
\fifo_2_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \fifo_1_reg[15][27]_srl16_n_0\,
      Q => \fifo_2_reg[55]_0\(27),
      R => '0'
    );
\fifo_2_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \fifo_1_reg[15][28]_srl16_n_0\,
      Q => \fifo_2_reg[55]_0\(28),
      R => '0'
    );
\fifo_2_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \fifo_1_reg[15][29]_srl16_n_0\,
      Q => \fifo_2_reg[55]_0\(29),
      R => '0'
    );
\fifo_2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \fifo_1_reg[15][2]_srl16_n_0\,
      Q => \fifo_2_reg[55]_0\(2),
      R => '0'
    );
\fifo_2_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \fifo_1_reg[15][30]_srl16_n_0\,
      Q => \fifo_2_reg[55]_0\(30),
      R => '0'
    );
\fifo_2_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \fifo_1_reg[15][31]_srl16_n_0\,
      Q => \fifo_2_reg[55]_0\(31),
      R => '0'
    );
\fifo_2_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \fifo_1_reg[15][32]_srl16_n_0\,
      Q => \fifo_2_reg[55]_0\(32),
      R => '0'
    );
\fifo_2_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \fifo_1_reg[15][33]_srl16_n_0\,
      Q => \fifo_2_reg[55]_0\(33),
      R => '0'
    );
\fifo_2_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \fifo_1_reg[15][34]_srl16_n_0\,
      Q => \fifo_2_reg[55]_0\(34),
      R => '0'
    );
\fifo_2_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \fifo_1_reg[15][35]_srl16_n_0\,
      Q => \fifo_2_reg[55]_0\(35),
      R => '0'
    );
\fifo_2_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \fifo_1_reg[15][36]_srl16_n_0\,
      Q => \fifo_2_reg[55]_0\(36),
      R => '0'
    );
\fifo_2_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \fifo_1_reg[15][37]_srl16_n_0\,
      Q => \fifo_2_reg[55]_0\(37),
      R => '0'
    );
\fifo_2_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \fifo_1_reg[15][38]_srl16_n_0\,
      Q => \fifo_2_reg[55]_0\(38),
      R => '0'
    );
\fifo_2_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \fifo_1_reg[15][39]_srl16_n_0\,
      Q => \fifo_2_reg[55]_0\(39),
      R => '0'
    );
\fifo_2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \fifo_1_reg[15][3]_srl16_n_0\,
      Q => \fifo_2_reg[55]_0\(3),
      R => '0'
    );
\fifo_2_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \fifo_1_reg[15][40]_srl16_n_0\,
      Q => \fifo_2_reg[55]_0\(40),
      R => '0'
    );
\fifo_2_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \fifo_1_reg[15][41]_srl16_n_0\,
      Q => \fifo_2_reg[55]_0\(41),
      R => '0'
    );
\fifo_2_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \fifo_1_reg[15][42]_srl16_n_0\,
      Q => \fifo_2_reg[55]_0\(42),
      R => '0'
    );
\fifo_2_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \fifo_1_reg[15][43]_srl16_n_0\,
      Q => \fifo_2_reg[55]_0\(43),
      R => '0'
    );
\fifo_2_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \fifo_1_reg[15][44]_srl16_n_0\,
      Q => \fifo_2_reg[55]_0\(44),
      R => '0'
    );
\fifo_2_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \fifo_1_reg[15][45]_srl16_n_0\,
      Q => \fifo_2_reg[55]_0\(45),
      R => '0'
    );
\fifo_2_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \fifo_1_reg[15][46]_srl16_n_0\,
      Q => \fifo_2_reg[55]_0\(46),
      R => '0'
    );
\fifo_2_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \fifo_1_reg[15][47]_srl16_n_0\,
      Q => \fifo_2_reg[55]_0\(47),
      R => '0'
    );
\fifo_2_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \fifo_1_reg[15][48]_srl16_n_0\,
      Q => \fifo_2_reg[55]_0\(48),
      R => '0'
    );
\fifo_2_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \fifo_1_reg[15][49]_srl16_n_0\,
      Q => \fifo_2_reg[55]_0\(49),
      R => '0'
    );
\fifo_2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \fifo_1_reg[15][4]_srl16_n_0\,
      Q => \fifo_2_reg[55]_0\(4),
      R => '0'
    );
\fifo_2_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \fifo_1_reg[15][50]_srl16_n_0\,
      Q => \fifo_2_reg[55]_0\(50),
      R => '0'
    );
\fifo_2_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \fifo_1_reg[15][51]_srl16_n_0\,
      Q => \fifo_2_reg[55]_0\(51),
      R => '0'
    );
\fifo_2_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \fifo_1_reg[15][52]_srl16_n_0\,
      Q => \fifo_2_reg[55]_0\(52),
      R => '0'
    );
\fifo_2_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \fifo_1_reg[15][53]_srl16_n_0\,
      Q => \fifo_2_reg[55]_0\(53),
      R => '0'
    );
\fifo_2_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \fifo_1_reg[15][54]_srl16_n_0\,
      Q => \fifo_2_reg[55]_0\(54),
      R => '0'
    );
\fifo_2_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \fifo_1_reg[15][55]_srl16_n_0\,
      Q => \fifo_2_reg[55]_0\(55),
      R => '0'
    );
\fifo_2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \fifo_1_reg[15][5]_srl16_n_0\,
      Q => \fifo_2_reg[55]_0\(5),
      R => '0'
    );
\fifo_2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \fifo_1_reg[15][6]_srl16_n_0\,
      Q => \fifo_2_reg[55]_0\(6),
      R => '0'
    );
\fifo_2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \fifo_1_reg[15][7]_srl16_n_0\,
      Q => \fifo_2_reg[55]_0\(7),
      R => '0'
    );
\fifo_2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \fifo_1_reg[15][8]_srl16_n_0\,
      Q => \fifo_2_reg[55]_0\(8),
      R => '0'
    );
\fifo_2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \fifo_1_reg[15][9]_srl16_n_0\,
      Q => \fifo_2_reg[55]_0\(9),
      R => '0'
    );
\not_full_1_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFF0000FF00"
    )
        port map (
      I0 => not_full_1_i_2_n_0,
      I1 => \add_1_reg_n_0_[3]\,
      I2 => \add_1_reg_n_0_[0]\,
      I3 => \add_1[3]_i_2_n_0\,
      I4 => \^fsm_sequential_b_fsm.fsm_cs_reg[0]\,
      I5 => \^cmd_fifo_not_full\,
      O => \not_full_1_i_1__1_n_0\
    );
not_full_1_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \add_1_reg_n_0_[2]\,
      I1 => \add_1_reg_n_0_[1]\,
      O => not_full_1_i_2_n_0
    );
not_full_1_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \not_full_1_i_1__1_n_0\,
      Q => \^cmd_fifo_not_full\,
      S => reset_ah
    );
\rd_avail_2_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \add_1_reg_n_0_[4]\,
      O => GLB_if
    );
rd_avail_2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => GLB_if,
      Q => \^cmd_avail\,
      R => reset_ah
    );
\v_dma_size0_carry__4_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => fsm_cs(1),
      I1 => fsm_cs(2),
      I2 => \^cmd_fifo_not_full\,
      I3 => fsm_cs(0),
      O => DI(0)
    );
\v_dma_size0_carry__4_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0020"
    )
        port map (
      I0 => fsm_cs(1),
      I1 => fsm_cs(2),
      I2 => \^cmd_fifo_not_full\,
      I3 => fsm_cs(0),
      I4 => v_dma_size_reg(24),
      O => \FSM_sequential_b_fsm.fsm_cs_reg[1]_0\(1)
    );
\v_dma_size0_carry__4_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0020"
    )
        port map (
      I0 => fsm_cs(1),
      I1 => fsm_cs(2),
      I2 => \^cmd_fifo_not_full\,
      I3 => fsm_cs(0),
      I4 => v_dma_size_reg(23),
      O => \FSM_sequential_b_fsm.fsm_cs_reg[1]_0\(0)
    );
v_dma_size0_carry_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA6AA"
    )
        port map (
      I0 => v_dma_size_reg(2),
      I1 => fsm_cs(1),
      I2 => fsm_cs(2),
      I3 => \^cmd_fifo_not_full\,
      I4 => fsm_cs(0),
      O => \v_dma_size_reg[2]_0\(0)
    );
\v_dma_size[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \^fsm_sequential_b_fsm.fsm_cs_reg[0]\,
      I1 => v_dma_size_reg(2),
      I2 => id_fifo_write,
      I3 => \v_dma_size_reg[31]\(0),
      O => \v_dma_size_reg[2]\(0)
    );
\v_dma_size[21]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \^fsm_sequential_b_fsm.fsm_cs_reg[0]\,
      I1 => v_dma_size_reg(24),
      I2 => id_fifo_write,
      I3 => \v_dma_size_reg[31]\(2),
      O => \v_dma_size[21]_i_2_n_0\
    );
\v_dma_size[21]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \^fsm_sequential_b_fsm.fsm_cs_reg[0]\,
      I1 => v_dma_size_reg(23),
      I2 => id_fifo_write,
      I3 => \v_dma_size_reg[31]\(1),
      O => \v_dma_size[21]_i_3_n_0\
    );
\v_dma_size[25]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \^fsm_sequential_b_fsm.fsm_cs_reg[0]\,
      I1 => v_dma_size_reg(28),
      I2 => id_fifo_write,
      I3 => \v_dma_size_reg[31]\(6),
      O => \v_dma_size[25]_i_2_n_0\
    );
\v_dma_size[25]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \^fsm_sequential_b_fsm.fsm_cs_reg[0]\,
      I1 => v_dma_size_reg(27),
      I2 => id_fifo_write,
      I3 => \v_dma_size_reg[31]\(5),
      O => \v_dma_size[25]_i_3_n_0\
    );
\v_dma_size[25]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \^fsm_sequential_b_fsm.fsm_cs_reg[0]\,
      I1 => v_dma_size_reg(26),
      I2 => id_fifo_write,
      I3 => \v_dma_size_reg[31]\(4),
      O => \v_dma_size[25]_i_4_n_0\
    );
\v_dma_size[25]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \^fsm_sequential_b_fsm.fsm_cs_reg[0]\,
      I1 => v_dma_size_reg(25),
      I2 => id_fifo_write,
      I3 => \v_dma_size_reg[31]\(3),
      O => \v_dma_size[25]_i_5_n_0\
    );
\v_dma_size[29]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \^fsm_sequential_b_fsm.fsm_cs_reg[0]\,
      I1 => v_dma_size_reg(31),
      I2 => id_fifo_write,
      I3 => \v_dma_size_reg[31]\(9),
      O => \v_dma_size[29]_i_2_n_0\
    );
\v_dma_size[29]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \^fsm_sequential_b_fsm.fsm_cs_reg[0]\,
      I1 => v_dma_size_reg(30),
      I2 => id_fifo_write,
      I3 => \v_dma_size_reg[31]\(8),
      O => \v_dma_size[29]_i_3_n_0\
    );
\v_dma_size[29]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \^fsm_sequential_b_fsm.fsm_cs_reg[0]\,
      I1 => v_dma_size_reg(29),
      I2 => id_fifo_write,
      I3 => \v_dma_size_reg[31]\(7),
      O => \v_dma_size[29]_i_4_n_0\
    );
\v_dma_size_reg[21]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => CO(0),
      CO(3) => \v_dma_size_reg[21]_i_1_n_0\,
      CO(2) => \v_dma_size_reg[21]_i_1_n_1\,
      CO(1) => \v_dma_size_reg[21]_i_1_n_2\,
      CO(0) => \v_dma_size_reg[21]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \^fsm_sequential_b_fsm.fsm_cs_reg[0]\,
      DI(2) => \^fsm_sequential_b_fsm.fsm_cs_reg[0]\,
      DI(1 downto 0) => B"00",
      O(3 downto 0) => O(3 downto 0),
      S(3) => \v_dma_size[21]_i_2_n_0\,
      S(2) => \v_dma_size[21]_i_3_n_0\,
      S(1 downto 0) => S(1 downto 0)
    );
\v_dma_size_reg[25]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \v_dma_size_reg[21]_i_1_n_0\,
      CO(3) => \v_dma_size_reg[25]_i_1_n_0\,
      CO(2) => \v_dma_size_reg[25]_i_1_n_1\,
      CO(1) => \v_dma_size_reg[25]_i_1_n_2\,
      CO(0) => \v_dma_size_reg[25]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \^fsm_sequential_b_fsm.fsm_cs_reg[0]\,
      DI(2) => \^fsm_sequential_b_fsm.fsm_cs_reg[0]\,
      DI(1) => \^fsm_sequential_b_fsm.fsm_cs_reg[0]\,
      DI(0) => \^fsm_sequential_b_fsm.fsm_cs_reg[0]\,
      O(3 downto 0) => \FSM_sequential_b_fsm.fsm_cs_reg[0]_0\(3 downto 0),
      S(3) => \v_dma_size[25]_i_2_n_0\,
      S(2) => \v_dma_size[25]_i_3_n_0\,
      S(1) => \v_dma_size[25]_i_4_n_0\,
      S(0) => \v_dma_size[25]_i_5_n_0\
    );
\v_dma_size_reg[29]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \v_dma_size_reg[25]_i_1_n_0\,
      CO(3 downto 2) => \NLW_v_dma_size_reg[29]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \v_dma_size_reg[29]_i_1_n_2\,
      CO(0) => \v_dma_size_reg[29]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \^fsm_sequential_b_fsm.fsm_cs_reg[0]\,
      DI(0) => \^fsm_sequential_b_fsm.fsm_cs_reg[0]\,
      O(3) => \NLW_v_dma_size_reg[29]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => \FSM_sequential_b_fsm.fsm_cs_reg[0]_1\(2 downto 0),
      S(3) => '0',
      S(2) => \v_dma_size[29]_i_2_n_0\,
      S(1) => \v_dma_size[29]_i_3_n_0\,
      S(0) => \v_dma_size[29]_i_4_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xbip_pipe_v3_0_6_viv__parameterized15\ is
  port (
    \opt_has_pipe.first_q_reg[0]_0\ : out STD_LOGIC;
    fifo_write : out STD_LOGIC;
    trigger_id_one_hot_valid0 : out STD_LOGIC;
    \opt_has_pipe.first_q_reg[0]_1\ : out STD_LOGIC;
    \opt_has_pipe.first_q_reg[0]_2\ : in STD_LOGIC;
    \opt_has_pipe.first_q_reg[0]_3\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    CARRY_OUT : in STD_LOGIC;
    trigger_valid_prev : in STD_LOGIC;
    fifo_not_full : in STD_LOGIC;
    current_state : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xbip_pipe_v3_0_6_viv__parameterized15\ : entity is "xbip_pipe_v3_0_6_viv";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xbip_pipe_v3_0_6_viv__parameterized15\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xbip_pipe_v3_0_6_viv__parameterized15\ is
  signal \^opt_has_pipe.first_q_reg[0]_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_current_state[0]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \fifo_1_reg[3][0]_srl4_i_1\ : label is "soft_lutpair146";
  attribute KEEP : string;
  attribute KEEP of \opt_has_pipe.first_q_reg[0]\ : label is "false";
begin
  \opt_has_pipe.first_q_reg[0]_0\ <= \^opt_has_pipe.first_q_reg[0]_0\;
\FSM_sequential_current_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F83F"
    )
        port map (
      I0 => \^opt_has_pipe.first_q_reg[0]_0\,
      I1 => fifo_not_full,
      I2 => current_state(0),
      I3 => current_state(1),
      O => \opt_has_pipe.first_q_reg[0]_1\
    );
\b_trigger_id_to_one_hot.trigger_id_one_hot_valid_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^opt_has_pipe.first_q_reg[0]_0\,
      I1 => CARRY_OUT,
      I2 => trigger_valid_prev,
      O => trigger_id_one_hot_valid0
    );
\fifo_1_reg[3][0]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^opt_has_pipe.first_q_reg[0]_0\,
      I1 => CARRY_OUT,
      O => fifo_write
    );
\opt_has_pipe.first_q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \opt_has_pipe.first_q_reg[0]_3\,
      Q => \^opt_has_pipe.first_q_reg[0]_0\,
      R => \opt_has_pipe.first_q_reg[0]_2\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xbip_pipe_v3_0_6_viv__parameterized17\ is
  port (
    \opt_has_pipe.i_pipe[2].pipe_reg[2][0]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \reset_duration_stored_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \current_state_reg[3]\ : out STD_LOGIC;
    hw_trigger_used : out STD_LOGIC;
    \reset_duration_reg[7]\ : out STD_LOGIC;
    \reset_duration_reg[4]\ : out STD_LOGIC;
    \opt_has_pipe.i_pipe[2].pipe_reg[2][0]_1\ : out STD_LOGIC;
    reg_write_complete_sw_trigger_reg_reg : out STD_LOGIC;
    \opt_has_pipe.i_pipe[2].pipe_reg[2][0]_2\ : out STD_LOGIC;
    reset_0 : out STD_LOGIC;
    \opt_has_pipe.first_q_reg[0]_0\ : in STD_LOGIC;
    rm_info_valid_vec : in STD_LOGIC;
    clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \current_state_reg[3]_0\ : in STD_LOGIC;
    \current_state_reg[3]_1\ : in STD_LOGIC;
    \current_state_reg[3]_2\ : in STD_LOGIC;
    \current_state_reg[0]\ : in STD_LOGIC;
    \current_state_reg[0]_0\ : in STD_LOGIC;
    \current_state_reg[0]_1\ : in STD_LOGIC;
    \current_state_reg[1]\ : in STD_LOGIC;
    \current_state_reg[1]_0\ : in STD_LOGIC;
    reset : in STD_LOGIC;
    \reset_duration_reg[6]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    startup_required : in STD_LOGIC;
    using_sw_trigger : in STD_LOGIC;
    \current_state_reg[0]_2\ : in STD_LOGIC;
    \current_state_reg[0]_3\ : in STD_LOGIC;
    \current_state_reg[0]_4\ : in STD_LOGIC;
    \current_state_reg[0]_5\ : in STD_LOGIC;
    \current_state_reg[1]_1\ : in STD_LOGIC;
    \current_state_reg[1]_2\ : in STD_LOGIC;
    \reset_duration_reg[6]_0\ : in STD_LOGIC;
    \reset_duration_reg[7]_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \reset_duration_reg[6]_1\ : in STD_LOGIC;
    ctrl_from_mem : in STD_LOGIC_VECTOR ( 0 to 0 );
    sw_trigger_pending_reg : in STD_LOGIC;
    reg_write_complete_sw_trigger_reg : in STD_LOGIC;
    sw_trigger_pending : in STD_LOGIC;
    rm_reset_i_reg : in STD_LOGIC;
    rm_reset_i_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    rm_reset_i_reg_1 : in STD_LOGIC;
    vsm_shifter_rm_reset : in STD_LOGIC;
    rm_reset_i_reg_2 : in STD_LOGIC;
    \current_state[1]_i_5_0\ : in STD_LOGIC;
    \current_state[1]_i_5_1\ : in STD_LOGIC;
    \current_state[1]_i_5_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xbip_pipe_v3_0_6_viv__parameterized17\ : entity is "xbip_pipe_v3_0_6_viv";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xbip_pipe_v3_0_6_viv__parameterized17\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xbip_pipe_v3_0_6_viv__parameterized17\ is
  signal \current_state[0]_i_3_n_0\ : STD_LOGIC;
  signal \current_state[0]_i_5_n_0\ : STD_LOGIC;
  signal \current_state[1]_i_3_n_0\ : STD_LOGIC;
  signal \current_state[1]_i_5_n_0\ : STD_LOGIC;
  signal \current_state[1]_i_9_n_0\ : STD_LOGIC;
  signal \current_state[3]_i_4_n_0\ : STD_LOGIC;
  signal first_q : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of first_q : signal is "true";
  signal \^opt_has_pipe.i_pipe[2].pipe_reg[2][0]_0\ : STD_LOGIC;
  signal \^opt_has_pipe.i_pipe[2].pipe_reg[2][0]_2\ : STD_LOGIC;
  signal \reset_duration[6]_i_2_n_0\ : STD_LOGIC;
  signal rm_reset_i_i_3_n_0 : STD_LOGIC;
  signal rm_reset_i_i_5_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \current_state[0]_i_5\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of fetch_req_i_1 : label is "soft_lutpair144";
  attribute KEEP : string;
  attribute KEEP of \opt_has_pipe.first_q_reg[0]\ : label is "yes";
begin
  \opt_has_pipe.i_pipe[2].pipe_reg[2][0]_0\ <= \^opt_has_pipe.i_pipe[2].pipe_reg[2][0]_0\;
  \opt_has_pipe.i_pipe[2].pipe_reg[2][0]_2\ <= \^opt_has_pipe.i_pipe[2].pipe_reg[2][0]_2\;
\current_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABBBABBFFFFBABB"
    )
        port map (
      I0 => \current_state_reg[0]\,
      I1 => Q(3),
      I2 => \current_state[0]_i_3_n_0\,
      I3 => \current_state_reg[0]_0\,
      I4 => \current_state[0]_i_5_n_0\,
      I5 => \current_state_reg[0]_1\,
      O => D(0)
    );
\current_state[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AE00AE00AE00"
    )
        port map (
      I0 => \current_state_reg[0]_2\,
      I1 => \current_state_reg[0]_3\,
      I2 => \current_state_reg[0]_4\,
      I3 => Q(2),
      I4 => \current_state_reg[0]_5\,
      I5 => \^opt_has_pipe.i_pipe[2].pipe_reg[2][0]_0\,
      O => \current_state[0]_i_3_n_0\
    );
\current_state[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => Q(0),
      I1 => Q(3),
      I2 => \^opt_has_pipe.i_pipe[2].pipe_reg[2][0]_0\,
      I3 => Q(2),
      O => \current_state[0]_i_5_n_0\
    );
\current_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFDF0"
    )
        port map (
      I0 => \current_state_reg[1]\,
      I1 => \current_state[1]_i_3_n_0\,
      I2 => Q(3),
      I3 => Q(2),
      I4 => \current_state_reg[1]_0\,
      I5 => \current_state[1]_i_5_n_0\,
      O => D(1)
    );
\current_state[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \^opt_has_pipe.i_pipe[2].pipe_reg[2][0]_0\,
      O => \current_state[1]_i_3_n_0\
    );
\current_state[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF15FF"
    )
        port map (
      I0 => Q(2),
      I1 => \current_state_reg[1]_1\,
      I2 => \current_state_reg[1]_2\,
      I3 => Q(0),
      I4 => Q(1),
      I5 => \current_state[1]_i_9_n_0\,
      O => \current_state[1]_i_5_n_0\
    );
\current_state[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20E0E0E0FFFFFFFF"
    )
        port map (
      I0 => \current_state[1]_i_5_0\,
      I1 => Q(2),
      I2 => \current_state[1]_i_5_1\,
      I3 => \^opt_has_pipe.i_pipe[2].pipe_reg[2][0]_0\,
      I4 => \current_state[1]_i_5_2\,
      I5 => Q(3),
      O => \current_state[1]_i_9_n_0\
    );
\current_state[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2880280028882888"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      I4 => startup_required,
      I5 => \^opt_has_pipe.i_pipe[2].pipe_reg[2][0]_0\,
      O => \current_state_reg[3]\
    );
\current_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF080000FF08FF08"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => \current_state_reg[3]_0\,
      I3 => \current_state_reg[3]_1\,
      I4 => \current_state[3]_i_4_n_0\,
      I5 => \current_state_reg[3]_2\,
      O => D(2)
    );
\current_state[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0B00FB00FFFFFFFF"
    )
        port map (
      I0 => \current_state_reg[0]_1\,
      I1 => \^opt_has_pipe.i_pipe[2].pipe_reg[2][0]_0\,
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(1),
      I5 => Q(3),
      O => \current_state[3]_i_4_n_0\
    );
fetch_req_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => \^opt_has_pipe.i_pipe[2].pipe_reg[2][0]_0\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(3),
      I4 => Q(2),
      O => \^opt_has_pipe.i_pipe[2].pipe_reg[2][0]_2\
    );
\opt_has_pipe.first_q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => rm_info_valid_vec,
      Q => first_q,
      R => \opt_has_pipe.first_q_reg[0]_0\
    );
\opt_has_pipe.i_pipe[2].pipe_reg[2][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => first_q,
      Q => \^opt_has_pipe.i_pipe[2].pipe_reg[2][0]_0\,
      R => \opt_has_pipe.first_q_reg[0]_0\
    );
ready_for_hw_trigger_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => Q(1),
      I3 => Q(0),
      I4 => \^opt_has_pipe.i_pipe[2].pipe_reg[2][0]_0\,
      I5 => using_sw_trigger,
      O => hw_trigger_used
    );
\reset_duration[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6CCCCCC9"
    )
        port map (
      I0 => \^opt_has_pipe.i_pipe[2].pipe_reg[2][0]_0\,
      I1 => \reset_duration_reg[7]_0\(3),
      I2 => \reset_duration_reg[7]_0\(0),
      I3 => \reset_duration_reg[7]_0\(1),
      I4 => \reset_duration_reg[7]_0\(2),
      O => \opt_has_pipe.i_pipe[2].pipe_reg[2][0]_1\
    );
\reset_duration[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \reset_duration_reg[7]_0\(4),
      I1 => \reset_duration_reg[7]_0\(3),
      I2 => \reset_duration_reg[7]_0\(1),
      I3 => \reset_duration_reg[7]_0\(0),
      I4 => \reset_duration_reg[7]_0\(2),
      I5 => \^opt_has_pipe.i_pipe[2].pipe_reg[2][0]_0\,
      O => \reset_duration_reg[4]\
    );
\reset_duration[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => \reset_duration_reg[6]\(0),
      I1 => Q(0),
      I2 => Q(3),
      I3 => Q(1),
      I4 => Q(2),
      I5 => \reset_duration[6]_i_2_n_0\,
      O => \reset_duration_stored_reg[6]\(0)
    );
\reset_duration[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA3FC030CF"
    )
        port map (
      I0 => ctrl_from_mem(0),
      I1 => \reset_duration_reg[6]_1\,
      I2 => \^opt_has_pipe.i_pipe[2].pipe_reg[2][0]_0\,
      I3 => \reset_duration_reg[7]_0\(5),
      I4 => \reset_duration_reg[6]_0\,
      I5 => rm_info_valid_vec,
      O => \reset_duration[6]_i_2_n_0\
    );
\reset_duration[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3CCCC9C9"
    )
        port map (
      I0 => \reset_duration_reg[6]_0\,
      I1 => \reset_duration_reg[7]_0\(6),
      I2 => \reset_duration_reg[7]_0\(5),
      I3 => \reset_duration_reg[6]_1\,
      I4 => \^opt_has_pipe.i_pipe[2].pipe_reg[2][0]_0\,
      O => \reset_duration_reg[7]\
    );
\reset_duration_stored[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAAA8"
    )
        port map (
      I0 => \^opt_has_pipe.i_pipe[2].pipe_reg[2][0]_0\,
      I1 => Q(0),
      I2 => Q(3),
      I3 => Q(1),
      I4 => Q(2),
      I5 => rm_info_valid_vec,
      O => E(0)
    );
rm_reset_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B8B8BFF8B8B8B00"
    )
        port map (
      I0 => rm_reset_i_reg,
      I1 => reset,
      I2 => rm_reset_i_reg_0(0),
      I3 => rm_reset_i_reg_1,
      I4 => rm_reset_i_i_3_n_0,
      I5 => vsm_shifter_rm_reset,
      O => reset_0
    );
rm_reset_i_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444445444444444"
    )
        port map (
      I0 => rm_reset_i_reg_2,
      I1 => rm_reset_i_i_5_n_0,
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(1),
      I5 => \current_state_reg[1]_2\,
      O => rm_reset_i_i_3_n_0
    );
rm_reset_i_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"300000003C003232"
    )
        port map (
      I0 => reset,
      I1 => Q(0),
      I2 => Q(3),
      I3 => \^opt_has_pipe.i_pipe[2].pipe_reg[2][0]_0\,
      I4 => Q(2),
      I5 => Q(1),
      O => rm_reset_i_i_5_n_0
    );
sw_trigger_pending_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8888"
    )
        port map (
      I0 => sw_trigger_pending_reg,
      I1 => reg_write_complete_sw_trigger_reg,
      I2 => \^opt_has_pipe.i_pipe[2].pipe_reg[2][0]_2\,
      I3 => using_sw_trigger,
      I4 => sw_trigger_pending,
      O => reg_write_complete_sw_trigger_reg_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xbip_pipe_v3_0_6_viv__parameterized17_23\ is
  port (
    \opt_has_pipe.i_pipe[2].pipe_reg[2][0]_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \opt_has_pipe.first_q_reg[0]_0\ : in STD_LOGIC;
    rm_id_valid : in STD_LOGIC;
    clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    bs_info_valid_vec : in STD_LOGIC;
    \reset_duration_reg[7]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \reset_duration_reg[7]_0\ : in STD_LOGIC;
    ctrl_from_mem : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \reset_duration_reg[5]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \reset_duration_reg[5]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \reset_duration_reg[3]\ : in STD_LOGIC;
    \reset_duration_reg[4]\ : in STD_LOGIC;
    \reset_duration_reg[7]_1\ : in STD_LOGIC;
    \reset_duration_reg[5]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xbip_pipe_v3_0_6_viv__parameterized17_23\ : entity is "xbip_pipe_v3_0_6_viv";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xbip_pipe_v3_0_6_viv__parameterized17_23\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xbip_pipe_v3_0_6_viv__parameterized17_23\ is
  signal first_q : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of first_q : signal is "true";
  signal \^opt_has_pipe.i_pipe[2].pipe_reg[2][0]_0\ : STD_LOGIC;
  signal \reset_duration[2]_i_2_n_0\ : STD_LOGIC;
  signal \reset_duration[5]_i_2_n_0\ : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \opt_has_pipe.first_q_reg[0]\ : label is "yes";
begin
  \opt_has_pipe.i_pipe[2].pipe_reg[2][0]_0\ <= \^opt_has_pipe.i_pipe[2].pipe_reg[2][0]_0\;
\opt_has_pipe.first_q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => rm_id_valid,
      Q => first_q,
      R => \opt_has_pipe.first_q_reg[0]_0\
    );
\opt_has_pipe.i_pipe[2].pipe_reg[2][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => first_q,
      Q => \^opt_has_pipe.i_pipe[2].pipe_reg[2][0]_0\,
      R => \opt_has_pipe.first_q_reg[0]_0\
    );
\reset_duration[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B888B8BB"
    )
        port map (
      I0 => \reset_duration_reg[7]\(0),
      I1 => \reset_duration_reg[7]_0\,
      I2 => ctrl_from_mem(0),
      I3 => \^opt_has_pipe.i_pipe[2].pipe_reg[2][0]_0\,
      I4 => \reset_duration_reg[5]\(0),
      O => D(0)
    );
\reset_duration[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B8BB"
    )
        port map (
      I0 => \reset_duration_reg[7]\(1),
      I1 => \reset_duration_reg[7]_0\,
      I2 => ctrl_from_mem(1),
      I3 => \^opt_has_pipe.i_pipe[2].pipe_reg[2][0]_0\,
      I4 => bs_info_valid_vec,
      I5 => \reset_duration_reg[5]_0\(0),
      O => D(1)
    );
\reset_duration[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => \reset_duration_reg[7]\(2),
      I1 => Q(0),
      I2 => Q(3),
      I3 => Q(1),
      I4 => Q(2),
      I5 => \reset_duration[2]_i_2_n_0\,
      O => D(2)
    );
\reset_duration[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8BB88BB88B88B"
    )
        port map (
      I0 => ctrl_from_mem(2),
      I1 => \^opt_has_pipe.i_pipe[2].pipe_reg[2][0]_0\,
      I2 => bs_info_valid_vec,
      I3 => \reset_duration_reg[5]\(2),
      I4 => \reset_duration_reg[5]\(1),
      I5 => \reset_duration_reg[5]\(0),
      O => \reset_duration[2]_i_2_n_0\
    );
\reset_duration[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \reset_duration_reg[7]\(3),
      I1 => \reset_duration_reg[7]_0\,
      I2 => ctrl_from_mem(3),
      I3 => \^opt_has_pipe.i_pipe[2].pipe_reg[2][0]_0\,
      I4 => \reset_duration_reg[3]\,
      O => D(3)
    );
\reset_duration[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \reset_duration_reg[7]\(4),
      I1 => \reset_duration_reg[7]_0\,
      I2 => ctrl_from_mem(4),
      I3 => \^opt_has_pipe.i_pipe[2].pipe_reg[2][0]_0\,
      I4 => \reset_duration_reg[4]\,
      O => D(4)
    );
\reset_duration[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => \reset_duration_reg[7]\(5),
      I1 => Q(0),
      I2 => Q(3),
      I3 => Q(1),
      I4 => Q(2),
      I5 => \reset_duration[5]_i_2_n_0\,
      O => D(5)
    );
\reset_duration[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB8888B88BB88B"
    )
        port map (
      I0 => ctrl_from_mem(5),
      I1 => \^opt_has_pipe.i_pipe[2].pipe_reg[2][0]_0\,
      I2 => \reset_duration_reg[5]\(3),
      I3 => \reset_duration_reg[5]_1\,
      I4 => \reset_duration_reg[5]_0\(1),
      I5 => bs_info_valid_vec,
      O => \reset_duration[5]_i_2_n_0\
    );
\reset_duration[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFCCCFCCCD"
    )
        port map (
      I0 => Q(0),
      I1 => \^opt_has_pipe.i_pipe[2].pipe_reg[2][0]_0\,
      I2 => Q(1),
      I3 => Q(2),
      I4 => Q(3),
      I5 => bs_info_valid_vec,
      O => E(0)
    );
\reset_duration[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \reset_duration_reg[7]\(6),
      I1 => \reset_duration_reg[7]_0\,
      I2 => ctrl_from_mem(6),
      I3 => \^opt_has_pipe.i_pipe[2].pipe_reg[2][0]_0\,
      I4 => \reset_duration_reg[7]_1\,
      O => D(6)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xbip_pipe_v3_0_6_viv__parameterized3\ is
  port (
    vsm_shifter_event_error : out STD_LOGIC;
    \current_state_reg[2]\ : out STD_LOGIC;
    \current_state_reg[3]\ : out STD_LOGIC;
    \opt_has_pipe.first_q_reg[0]_0\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    cp_error_flag : in STD_LOGIC;
    \opt_has_pipe.first_q_reg[0]_1\ : in STD_LOGIC;
    \opt_has_pipe.first_q_reg[0]_2\ : in STD_LOGIC;
    cp0_vs_id : in STD_LOGIC;
    p_3_in : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p_4_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xbip_pipe_v3_0_6_viv__parameterized3\ : entity is "xbip_pipe_v3_0_6_viv";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xbip_pipe_v3_0_6_viv__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xbip_pipe_v3_0_6_viv__parameterized3\ is
  signal \^current_state_reg[2]\ : STD_LOGIC;
  signal \^current_state_reg[3]\ : STD_LOGIC;
  signal event_error_i : STD_LOGIC;
  signal first_q : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of first_q : signal is "true";
  signal \opt_has_pipe.i_pipe[2].pipe_reg_n_0_[2][0]\ : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \opt_has_pipe.first_q_reg[0]\ : label is "yes";
begin
  \current_state_reg[2]\ <= \^current_state_reg[2]\;
  \current_state_reg[3]\ <= \^current_state_reg[3]\;
fetch_error_flag_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(3),
      I1 => Q(0),
      O => \^current_state_reg[3]\
    );
\opt_has_pipe.first_q[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8AAAAAAA8AAA8"
    )
        port map (
      I0 => \^current_state_reg[2]\,
      I1 => cp_error_flag,
      I2 => \opt_has_pipe.first_q_reg[0]_1\,
      I3 => \opt_has_pipe.first_q_reg[0]_2\,
      I4 => cp0_vs_id,
      I5 => p_3_in,
      O => event_error_i
    );
\opt_has_pipe.first_q[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080808000008000"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => \^current_state_reg[3]\,
      I3 => p_4_in,
      I4 => cp0_vs_id,
      I5 => \opt_has_pipe.first_q_reg[0]_2\,
      O => \^current_state_reg[2]\
    );
\opt_has_pipe.first_q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => event_error_i,
      Q => first_q,
      R => \opt_has_pipe.first_q_reg[0]_0\
    );
\opt_has_pipe.i_pipe[2].pipe_reg[2][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => first_q,
      Q => \opt_has_pipe.i_pipe[2].pipe_reg_n_0_[2][0]\,
      R => \opt_has_pipe.first_q_reg[0]_0\
    );
\opt_has_pipe.i_pipe[3].pipe_reg[3][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \opt_has_pipe.i_pipe[2].pipe_reg_n_0_[2][0]\,
      Q => vsm_shifter_event_error,
      R => \opt_has_pipe.first_q_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xbip_pipe_v3_0_6_viv__parameterized5\ is
  port (
    \out\ : out STD_LOGIC;
    \opt_has_pipe.first_q_reg[0]_0\ : out STD_LOGIC;
    reg_tready_d0 : out STD_LOGIC;
    reg_tready_i0 : out STD_LOGIC;
    \opt_has_pipe.first_q_reg[0]_1\ : out STD_LOGIC;
    \opt_has_pipe.first_q_reg[0]_2\ : out STD_LOGIC;
    \opt_has_pipe.first_q_reg[0]_3\ : out STD_LOGIC;
    \opt_has_pipe.first_q_reg[0]_4\ : out STD_LOGIC;
    \opt_has_pipe.first_q_reg[0]_5\ : out STD_LOGIC;
    \opt_has_pipe.first_q_reg[0]_6\ : out STD_LOGIC;
    \opt_has_pipe.first_q_reg[0]_7\ : out STD_LOGIC;
    \opt_has_pipe.first_q_reg[0]_8\ : out STD_LOGIC;
    \opt_has_pipe.first_q_reg[0]_9\ : out STD_LOGIC;
    \opt_has_pipe.first_q_reg[0]_10\ : in STD_LOGIC;
    \opt_has_pipe.first_q_reg[0]_11\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    \reg_rdata_reg[31]\ : in STD_LOGIC;
    \reg_rdata_reg[31]_0\ : in STD_LOGIC;
    \reg_rdata_reg[31]_1\ : in STD_LOGIC;
    sw_trigger_pending : in STD_LOGIC;
    \reg_rdata_reg[31]_2\ : in STD_LOGIC;
    reg_tready_d1_reg : in STD_LOGIC;
    reg_tready_i_reg : in STD_LOGIC;
    reg_tready_d1_reg_0 : in STD_LOGIC;
    reg_tready_d1 : in STD_LOGIC;
    \reg_rdata_reg[8]\ : in STD_LOGIC;
    \reg_rdata_reg[8]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \reg_rdata_reg[8]_1\ : in STD_LOGIC;
    \reg_rdata_reg[8]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \reg_rdata_reg[7]\ : in STD_LOGIC;
    \reg_rdata_reg[6]\ : in STD_LOGIC;
    \reg_rdata_reg[5]\ : in STD_LOGIC;
    \reg_rdata_reg[4]\ : in STD_LOGIC;
    \reg_rdata_reg[3]\ : in STD_LOGIC;
    \reg_rdata_reg[2]\ : in STD_LOGIC;
    \reg_rdata_reg[1]\ : in STD_LOGIC;
    reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xbip_pipe_v3_0_6_viv__parameterized5\ : entity is "xbip_pipe_v3_0_6_viv";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xbip_pipe_v3_0_6_viv__parameterized5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xbip_pipe_v3_0_6_viv__parameterized5\ is
  signal first_q : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of first_q : signal is "true";
  attribute KEEP : string;
  attribute KEEP of \opt_has_pipe.first_q_reg[0]\ : label is "yes";
begin
  \out\ <= first_q;
\opt_has_pipe.first_q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \opt_has_pipe.first_q_reg[0]_11\,
      Q => first_q,
      R => \opt_has_pipe.first_q_reg[0]_10\
    );
\reg_rdata[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_q,
      I1 => reset,
      O => \opt_has_pipe.first_q_reg[0]_9\
    );
\reg_rdata[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4544454545444444"
    )
        port map (
      I0 => first_q,
      I1 => \reg_rdata_reg[1]\,
      I2 => \reg_rdata_reg[8]_0\,
      I3 => Q(0),
      I4 => \reg_rdata_reg[8]_1\,
      I5 => \reg_rdata_reg[8]_2\(0),
      O => \opt_has_pipe.first_q_reg[0]_8\
    );
\reg_rdata[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4544454545444444"
    )
        port map (
      I0 => first_q,
      I1 => \reg_rdata_reg[2]\,
      I2 => \reg_rdata_reg[8]_0\,
      I3 => Q(1),
      I4 => \reg_rdata_reg[8]_1\,
      I5 => \reg_rdata_reg[8]_2\(1),
      O => \opt_has_pipe.first_q_reg[0]_7\
    );
\reg_rdata[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030303010111010"
    )
        port map (
      I0 => \reg_rdata_reg[31]\,
      I1 => first_q,
      I2 => \reg_rdata_reg[31]_0\,
      I3 => \reg_rdata_reg[31]_1\,
      I4 => sw_trigger_pending,
      I5 => \reg_rdata_reg[31]_2\,
      O => \opt_has_pipe.first_q_reg[0]_0\
    );
\reg_rdata[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4544454545444444"
    )
        port map (
      I0 => first_q,
      I1 => \reg_rdata_reg[3]\,
      I2 => \reg_rdata_reg[8]_0\,
      I3 => Q(2),
      I4 => \reg_rdata_reg[8]_1\,
      I5 => \reg_rdata_reg[8]_2\(2),
      O => \opt_has_pipe.first_q_reg[0]_6\
    );
\reg_rdata[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4544454545444444"
    )
        port map (
      I0 => first_q,
      I1 => \reg_rdata_reg[4]\,
      I2 => \reg_rdata_reg[8]_0\,
      I3 => Q(3),
      I4 => \reg_rdata_reg[8]_1\,
      I5 => \reg_rdata_reg[8]_2\(3),
      O => \opt_has_pipe.first_q_reg[0]_5\
    );
\reg_rdata[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4544454545444444"
    )
        port map (
      I0 => first_q,
      I1 => \reg_rdata_reg[5]\,
      I2 => \reg_rdata_reg[8]_0\,
      I3 => Q(4),
      I4 => \reg_rdata_reg[8]_1\,
      I5 => \reg_rdata_reg[8]_2\(4),
      O => \opt_has_pipe.first_q_reg[0]_4\
    );
\reg_rdata[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4544454545444444"
    )
        port map (
      I0 => first_q,
      I1 => \reg_rdata_reg[6]\,
      I2 => \reg_rdata_reg[8]_0\,
      I3 => Q(5),
      I4 => \reg_rdata_reg[8]_1\,
      I5 => \reg_rdata_reg[8]_2\(5),
      O => \opt_has_pipe.first_q_reg[0]_3\
    );
\reg_rdata[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4544454545444444"
    )
        port map (
      I0 => first_q,
      I1 => \reg_rdata_reg[7]\,
      I2 => \reg_rdata_reg[8]_0\,
      I3 => Q(6),
      I4 => \reg_rdata_reg[8]_1\,
      I5 => \reg_rdata_reg[8]_2\(6),
      O => \opt_has_pipe.first_q_reg[0]_2\
    );
\reg_rdata[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4544454545444444"
    )
        port map (
      I0 => first_q,
      I1 => \reg_rdata_reg[8]\,
      I2 => \reg_rdata_reg[8]_0\,
      I3 => Q(7),
      I4 => \reg_rdata_reg[8]_1\,
      I5 => \reg_rdata_reg[8]_2\(7),
      O => \opt_has_pipe.first_q_reg[0]_1\
    );
reg_tready_d1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => first_q,
      I1 => reg_tready_d1_reg,
      I2 => \reg_rdata_reg[31]\,
      I3 => reg_tready_i_reg,
      I4 => reg_tready_d1_reg_0,
      O => reg_tready_d0
    );
reg_tready_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFEF"
    )
        port map (
      I0 => first_q,
      I1 => reg_tready_d1_reg,
      I2 => \reg_rdata_reg[31]\,
      I3 => reg_tready_i_reg,
      I4 => reg_tready_d1_reg_0,
      I5 => reg_tready_d1,
      O => reg_tready_i0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xbip_pipe_v3_0_6_viv__parameterized5_14\ is
  port (
    \out\ : out STD_LOGIC;
    \vsm_addr_reg[4]\ : out STD_LOGIC;
    \opt_has_pipe.first_q_reg[0]_0\ : in STD_LOGIC;
    read_from_trigger_registers_cmb : in STD_LOGIC;
    clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \b_trigger_table.trigger2rm_table_reg_0_1_0_0\ : in STD_LOGIC;
    \b_trigger_table.trigger2rm_table_reg_0_1_0_0_0\ : in STD_LOGIC;
    in_shutdown_d1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xbip_pipe_v3_0_6_viv__parameterized5_14\ : entity is "xbip_pipe_v3_0_6_viv";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xbip_pipe_v3_0_6_viv__parameterized5_14\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xbip_pipe_v3_0_6_viv__parameterized5_14\ is
  signal first_q : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of first_q : signal is "true";
  attribute KEEP : string;
  attribute KEEP of \opt_has_pipe.first_q_reg[0]\ : label is "yes";
begin
  \out\ <= first_q;
\b_trigger_table.trigger2rm_table_reg_0_1_0_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \b_trigger_table.trigger2rm_table_reg_0_1_0_0\,
      I3 => first_q,
      I4 => \b_trigger_table.trigger2rm_table_reg_0_1_0_0_0\,
      I5 => in_shutdown_d1,
      O => \vsm_addr_reg[4]\
    );
\opt_has_pipe.first_q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => read_from_trigger_registers_cmb,
      Q => first_q,
      R => \opt_has_pipe.first_q_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xbip_pipe_v3_0_6_viv__parameterized5_15\ is
  port (
    \opt_has_pipe.first_q_reg[0]_0\ : out STD_LOGIC;
    \opt_has_pipe.first_q_reg[0]_1\ : in STD_LOGIC;
    \opt_has_pipe.first_q_reg[0]_2\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    rm_id_from_mem_vec : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xbip_pipe_v3_0_6_viv__parameterized5_15\ : entity is "xbip_pipe_v3_0_6_viv";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xbip_pipe_v3_0_6_viv__parameterized5_15\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xbip_pipe_v3_0_6_viv__parameterized5_15\ is
  signal first_q : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of first_q : signal is "true";
  attribute KEEP : string;
  attribute KEEP of \opt_has_pipe.first_q_reg[0]\ : label is "yes";
begin
\b_trigger_table.reg_rdata_trigger_table[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => rm_id_from_mem_vec,
      I1 => first_q,
      I2 => \opt_has_pipe.first_q_reg[0]_2\,
      O => \opt_has_pipe.first_q_reg[0]_0\
    );
\opt_has_pipe.first_q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \opt_has_pipe.first_q_reg[0]_2\,
      Q => first_q,
      R => \opt_has_pipe.first_q_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xbip_pipe_v3_0_6_viv__parameterized5_16\ is
  port (
    fetch_error_flag_reg : out STD_LOGIC;
    bad_config_error_flag_reg : out STD_LOGIC;
    cp_error_flag_reg : out STD_LOGIC;
    rm_id_valid : out STD_LOGIC;
    \opt_has_pipe.first_q_reg[0]_0\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    fetch_error_flag_reg_0 : in STD_LOGIC;
    fetch_error_flag_reg_1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    din : in STD_LOGIC_VECTOR ( 0 to 0 );
    bad_config_error_flag_reg_0 : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    cp_error_flag : in STD_LOGIC;
    cp0_vs_id : in STD_LOGIC;
    p_3_in : in STD_LOGIC;
    cp_error_flag_reg_0 : in STD_LOGIC;
    user_restarted_with_status : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xbip_pipe_v3_0_6_viv__parameterized5_16\ : entity is "xbip_pipe_v3_0_6_viv";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xbip_pipe_v3_0_6_viv__parameterized5_16\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xbip_pipe_v3_0_6_viv__parameterized5_16\ is
  signal cp_error_flag0 : STD_LOGIC;
  signal first_q : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of first_q : signal is "true";
  signal \^rm_id_valid\ : STD_LOGIC;
  signal start_fetching_all_except_rm_id : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \opt_has_pipe.first_q_reg[0]\ : label is "yes";
begin
  rm_id_valid <= \^rm_id_valid\;
bad_config_error_flag_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => cp_error_flag0,
      I1 => bad_config_error_flag_reg_0,
      I2 => p_0_in,
      O => bad_config_error_flag_reg
    );
bad_config_error_flag_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => cp_error_flag_reg_0,
      I1 => \^rm_id_valid\,
      I2 => user_restarted_with_status,
      O => cp_error_flag0
    );
cp_error_flag_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => cp_error_flag0,
      I1 => cp_error_flag,
      I2 => cp0_vs_id,
      I3 => p_3_in,
      O => cp_error_flag_reg
    );
fetch_error_flag_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444444444444444"
    )
        port map (
      I0 => cp_error_flag0,
      I1 => fetch_error_flag_reg_0,
      I2 => fetch_error_flag_reg_1,
      I3 => Q(1),
      I4 => Q(2),
      I5 => din(0),
      O => fetch_error_flag_reg
    );
\opt_has_pipe.first_q[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A0000C00A000"
    )
        port map (
      I0 => first_q,
      I1 => \out\,
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(0),
      I5 => Q(1),
      O => \^rm_id_valid\
    );
\opt_has_pipe.first_q[0]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(3),
      O => start_fetching_all_except_rm_id
    );
\opt_has_pipe.first_q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => start_fetching_all_except_rm_id,
      Q => first_q,
      R => \opt_has_pipe.first_q_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xbip_pipe_v3_0_6_viv__parameterized5_17\ is
  port (
    \out\ : out STD_LOGIC;
    start_fetching_all : out STD_LOGIC;
    \vsm_wdata_reg[16]\ : out STD_LOGIC;
    \opt_has_pipe.first_q_reg[0]_0\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    reg_wdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    rm_id_from_mem_vec : in STD_LOGIC;
    user_restarted_with_status059_out : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xbip_pipe_v3_0_6_viv__parameterized5_17\ : entity is "xbip_pipe_v3_0_6_viv";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xbip_pipe_v3_0_6_viv__parameterized5_17\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xbip_pipe_v3_0_6_viv__parameterized5_17\ is
  signal first_q : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of first_q : signal is "true";
  signal \^start_fetching_all\ : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \opt_has_pipe.first_q_reg[0]\ : label is "yes";
begin
  \out\ <= first_q;
  start_fetching_all <= \^start_fetching_all\;
\opt_has_pipe.first_q[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(3),
      I3 => Q(2),
      O => \^start_fetching_all\
    );
\opt_has_pipe.first_q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \^start_fetching_all\,
      Q => first_q,
      R => \opt_has_pipe.first_q_reg[0]_0\
    );
\rm_id[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AACFAAC0"
    )
        port map (
      I0 => reg_wdata(0),
      I1 => rm_id_from_mem_vec,
      I2 => first_q,
      I3 => user_restarted_with_status059_out,
      I4 => \in\(0),
      O => \vsm_wdata_reg[16]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xbip_pipe_v3_0_6_viv__parameterized5_18\ is
  port (
    \out\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \opt_has_pipe.first_q_reg[0]_0\ : out STD_LOGIC;
    \b_rm_info.b_write_to_rm_info_registers_edge.axi_write_complete_reg\ : out STD_LOGIC;
    \opt_has_pipe.first_q_reg[0]_1\ : out STD_LOGIC;
    \opt_has_pipe.first_q_reg[0]_2\ : in STD_LOGIC;
    start_axi_read : in STD_LOGIC;
    clk : in STD_LOGIC;
    reg_rdata_trigger_table : in STD_LOGIC;
    \reg_rdata_reg[0]\ : in STD_LOGIC;
    \reg_rdata_reg[0]_0\ : in STD_LOGIC;
    \reg_rdata_reg[0]_1\ : in STD_LOGIC;
    \reg_rdata_reg[0]_2\ : in STD_LOGIC;
    \reg_rdata_reg[0]_3\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    reg_rdata_rm_table_ctrl1_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    sw_trigger_id : in STD_LOGIC;
    \reg_rdata[0]_i_2_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \s_axi_rresp_i_reg[1]\ : in STD_LOGIC;
    reg_write_complete_ctrl_reg : in STD_LOGIC;
    reg_write_complete_sw_trigger_reg : in STD_LOGIC;
    reg_tready_i_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xbip_pipe_v3_0_6_viv__parameterized5_18\ : entity is "xbip_pipe_v3_0_6_viv";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xbip_pipe_v3_0_6_viv__parameterized5_18\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xbip_pipe_v3_0_6_viv__parameterized5_18\ is
  signal first_q : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of first_q : signal is "true";
  signal \^opt_has_pipe.first_q_reg[0]_0\ : STD_LOGIC;
  signal \reg_rdata[0]_i_2_n_0\ : STD_LOGIC;
  signal \reg_rdata[0]_i_4_n_0\ : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \opt_has_pipe.first_q_reg[0]\ : label is "yes";
begin
  \opt_has_pipe.first_q_reg[0]_0\ <= \^opt_has_pipe.first_q_reg[0]_0\;
  \out\ <= first_q;
\opt_has_pipe.first_q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => start_axi_read,
      Q => first_q,
      R => \opt_has_pipe.first_q_reg[0]_2\
    );
\reg_rdata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A3A3A3A0A3A3A3A3"
    )
        port map (
      I0 => reg_rdata_trigger_table,
      I1 => \reg_rdata[0]_i_2_n_0\,
      I2 => \reg_rdata_reg[0]\,
      I3 => first_q,
      I4 => \reg_rdata_reg[0]_0\,
      I5 => \reg_rdata_reg[0]_1\,
      O => D(0)
    );
\reg_rdata[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202022222220222"
    )
        port map (
      I0 => \reg_rdata_reg[0]_2\,
      I1 => \reg_rdata[0]_i_4_n_0\,
      I2 => first_q,
      I3 => \reg_rdata_reg[0]_3\,
      I4 => Q(0),
      I5 => reg_rdata_rm_table_ctrl1_out(0),
      O => \reg_rdata[0]_i_2_n_0\
    );
\reg_rdata[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAABAAA8"
    )
        port map (
      I0 => sw_trigger_id,
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(2),
      I4 => \reg_rdata[0]_i_2_0\(0),
      I5 => \^opt_has_pipe.first_q_reg[0]_0\,
      O => \reg_rdata[0]_i_4_n_0\
    );
\reg_rdata[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => first_q,
      I1 => \reg_rdata_reg[0]_0\,
      O => \^opt_has_pipe.first_q_reg[0]_0\
    );
reg_tready_d1_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \s_axi_rresp_i_reg[1]\,
      I1 => first_q,
      I2 => reg_write_complete_ctrl_reg,
      I3 => reg_write_complete_sw_trigger_reg,
      I4 => \reg_rdata_reg[0]_0\,
      I5 => reg_tready_i_reg,
      O => \b_rm_info.b_write_to_rm_info_registers_edge.axi_write_complete_reg\
    );
\s_axi_rresp_i[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => first_q,
      I1 => \s_axi_rresp_i_reg[1]\,
      O => \opt_has_pipe.first_q_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xbip_pipe_v3_0_6_viv__parameterized5_19\ is
  port (
    \out\ : out STD_LOGIC;
    reg_rdata_rm_table_ctrl : out STD_LOGIC;
    \opt_has_pipe.first_q_reg[0]_0\ : out STD_LOGIC;
    \opt_has_pipe.first_q_reg[0]_1\ : in STD_LOGIC;
    rm_id_valid : in STD_LOGIC;
    clk : in STD_LOGIC;
    \b_rm_info.reg_rdata_rm_table_ctrl_reg[0]\ : in STD_LOGIC;
    \b_rm_info.reg_rdata_rm_table_ctrl_reg[0]_0\ : in STD_LOGIC;
    \b_rm_info.reg_rdata_rm_table_ctrl_reg[0]_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    bs_addresses_from_mem : in STD_LOGIC;
    \b_rm_info.reg_rdata_rm_table_address_reg[0]\ : in STD_LOGIC;
    \b_rm_info.reg_rdata_rm_table_address_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xbip_pipe_v3_0_6_viv__parameterized5_19\ : entity is "xbip_pipe_v3_0_6_viv";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xbip_pipe_v3_0_6_viv__parameterized5_19\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xbip_pipe_v3_0_6_viv__parameterized5_19\ is
  signal first_q : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of first_q : signal is "true";
  attribute KEEP : string;
  attribute KEEP of \opt_has_pipe.first_q_reg[0]\ : label is "yes";
begin
  \out\ <= first_q;
\b_rm_info.reg_rdata_rm_table_address[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFFFCFEF00000020"
    )
        port map (
      I0 => bs_addresses_from_mem,
      I1 => first_q,
      I2 => \b_rm_info.reg_rdata_rm_table_ctrl_reg[0]\,
      I3 => \b_rm_info.reg_rdata_rm_table_address_reg[0]\,
      I4 => Q(0),
      I5 => \b_rm_info.reg_rdata_rm_table_address_reg[0]_0\,
      O => \opt_has_pipe.first_q_reg[0]_0\
    );
\b_rm_info.reg_rdata_rm_table_ctrl[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44440444"
    )
        port map (
      I0 => first_q,
      I1 => \b_rm_info.reg_rdata_rm_table_ctrl_reg[0]\,
      I2 => \b_rm_info.reg_rdata_rm_table_ctrl_reg[0]_0\,
      I3 => \b_rm_info.reg_rdata_rm_table_ctrl_reg[0]_1\,
      I4 => Q(0),
      O => reg_rdata_rm_table_ctrl
    );
\opt_has_pipe.first_q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => rm_id_valid,
      Q => first_q,
      R => \opt_has_pipe.first_q_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xbip_pipe_v3_0_6_viv__parameterized5_20\ is
  port (
    \out\ : out STD_LOGIC;
    \vsm_addr_reg[2]\ : out STD_LOGIC;
    \vsm_addr_reg[2]_0\ : out STD_LOGIC;
    \opt_has_pipe.first_q_reg[0]_0\ : in STD_LOGIC;
    read_from_rm_info_registers_cmb : in STD_LOGIC;
    clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \b_rm_info.reg_rdata_rm_table_ctrl_reg[0]\ : in STD_LOGIC;
    \b_rm_info.reg_rdata_rm_table_ctrl_reg[0]_0\ : in STD_LOGIC;
    \b_rm_info.reg_rdata_rm_table_ctrl_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xbip_pipe_v3_0_6_viv__parameterized5_20\ : entity is "xbip_pipe_v3_0_6_viv";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xbip_pipe_v3_0_6_viv__parameterized5_20\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xbip_pipe_v3_0_6_viv__parameterized5_20\ is
  signal first_q : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of first_q : signal is "true";
  attribute KEEP : string;
  attribute KEEP of \opt_has_pipe.first_q_reg[0]\ : label is "yes";
begin
  \out\ <= first_q;
\b_rm_info.rm_address_table_reg_0_1_0_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => Q(0),
      I1 => \b_rm_info.reg_rdata_rm_table_ctrl_reg[0]\,
      I2 => first_q,
      I3 => \b_rm_info.reg_rdata_rm_table_ctrl_reg[0]_0\,
      I4 => Q(1),
      I5 => \b_rm_info.reg_rdata_rm_table_ctrl_reg[0]_1\,
      O => \vsm_addr_reg[2]_0\
    );
\b_rm_info.rm_ctrl_reg_table_reg_0_1_0_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => Q(0),
      I1 => \b_rm_info.reg_rdata_rm_table_ctrl_reg[0]\,
      I2 => first_q,
      I3 => \b_rm_info.reg_rdata_rm_table_ctrl_reg[0]_0\,
      I4 => Q(1),
      I5 => \b_rm_info.reg_rdata_rm_table_ctrl_reg[0]_1\,
      O => \vsm_addr_reg[2]\
    );
\opt_has_pipe.first_q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => read_from_rm_info_registers_cmb,
      Q => first_q,
      R => \opt_has_pipe.first_q_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xbip_pipe_v3_0_6_viv__parameterized5_21\ is
  port (
    \out\ : out STD_LOGIC;
    in_shutdown_reg : out STD_LOGIC;
    \opt_has_pipe.first_q_reg[0]_0\ : out STD_LOGIC;
    \opt_has_pipe.first_q_reg[0]_1\ : in STD_LOGIC;
    \opt_has_pipe.first_q_reg[0]_2\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    \b_rm_info.reg_rdata_rm_table_ctrl_reg[0]\ : in STD_LOGIC;
    \b_rm_info.reg_rdata_rm_table_ctrl_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xbip_pipe_v3_0_6_viv__parameterized5_21\ : entity is "xbip_pipe_v3_0_6_viv";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xbip_pipe_v3_0_6_viv__parameterized5_21\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xbip_pipe_v3_0_6_viv__parameterized5_21\ is
  signal first_q : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of first_q : signal is "true";
  attribute KEEP : string;
  attribute KEEP of \opt_has_pipe.first_q_reg[0]\ : label is "yes";
begin
  \out\ <= first_q;
\b_rm_info.reg_rdata_rm_table_address[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \opt_has_pipe.first_q_reg[0]_2\,
      I1 => first_q,
      O => in_shutdown_reg
    );
\b_rm_info.reg_rdata_rm_table_ctrl[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0070"
    )
        port map (
      I0 => first_q,
      I1 => \opt_has_pipe.first_q_reg[0]_2\,
      I2 => \b_rm_info.reg_rdata_rm_table_ctrl_reg[0]\,
      I3 => \b_rm_info.reg_rdata_rm_table_ctrl_reg[0]_0\,
      O => \opt_has_pipe.first_q_reg[0]_0\
    );
\opt_has_pipe.first_q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \opt_has_pipe.first_q_reg[0]_2\,
      Q => first_q,
      R => \opt_has_pipe.first_q_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xbip_pipe_v3_0_6_viv__parameterized5_22\ is
  port (
    \out\ : out STD_LOGIC;
    \opt_has_pipe.first_q_reg[0]_0\ : in STD_LOGIC;
    \opt_has_pipe.first_q_reg[0]_1\ : in STD_LOGIC;
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xbip_pipe_v3_0_6_viv__parameterized5_22\ : entity is "xbip_pipe_v3_0_6_viv";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xbip_pipe_v3_0_6_viv__parameterized5_22\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xbip_pipe_v3_0_6_viv__parameterized5_22\ is
  signal first_q : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of first_q : signal is "true";
  attribute KEEP : string;
  attribute KEEP of \opt_has_pipe.first_q_reg[0]\ : label is "yes";
begin
  \out\ <= first_q;
\opt_has_pipe.first_q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \opt_has_pipe.first_q_reg[0]_1\,
      Q => first_q,
      R => \opt_has_pipe.first_q_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xbip_pipe_v3_0_6_viv__parameterized5_24\ is
  port (
    \out\ : out STD_LOGIC;
    \vsm_addr_reg[2]\ : out STD_LOGIC;
    \vsm_addr_reg[2]_0\ : out STD_LOGIC;
    \vsm_addr_reg[2]_1\ : out STD_LOGIC;
    \vsm_addr_reg[2]_2\ : out STD_LOGIC;
    \vsm_addr_reg[2]_3\ : out STD_LOGIC;
    \vsm_addr_reg[2]_4\ : out STD_LOGIC;
    \vsm_addr_reg[2]_5\ : out STD_LOGIC;
    \vsm_addr_reg[2]_6\ : out STD_LOGIC;
    \b_bs_info.reg_rdata_bs_table_address_reg[0]\ : out STD_LOGIC;
    \b_bs_info.reg_rdata_bs_table_address_reg[31]\ : out STD_LOGIC;
    \b_bs_info.b_write_to_bs_info_registers_edge.axi_write_complete_reg\ : out STD_LOGIC;
    reset_0 : out STD_LOGIC;
    \b_bs_info.reg_rdata_bs_table_size_reg[13]\ : out STD_LOGIC;
    \b_bs_info.reg_rdata_bs_table_size_reg[14]\ : out STD_LOGIC;
    \b_bs_info.reg_rdata_bs_table_size_reg[15]\ : out STD_LOGIC;
    \b_bs_info.reg_rdata_bs_table_size_reg[16]\ : out STD_LOGIC;
    \b_bs_info.reg_rdata_bs_table_size_reg[17]\ : out STD_LOGIC;
    \b_bs_info.reg_rdata_bs_table_size_reg[18]\ : out STD_LOGIC;
    \b_bs_info.reg_rdata_bs_table_size_reg[19]\ : out STD_LOGIC;
    \b_bs_info.reg_rdata_bs_table_size_reg[20]\ : out STD_LOGIC;
    \b_bs_info.reg_rdata_bs_table_size_reg[21]\ : out STD_LOGIC;
    \b_bs_info.reg_rdata_bs_table_size_reg[22]\ : out STD_LOGIC;
    \b_bs_info.reg_rdata_bs_table_size_reg[23]\ : out STD_LOGIC;
    \b_bs_info.reg_rdata_bs_table_size_reg[24]\ : out STD_LOGIC;
    \b_bs_info.reg_rdata_bs_table_size_reg[25]\ : out STD_LOGIC;
    \b_bs_info.reg_rdata_bs_table_size_reg[26]\ : out STD_LOGIC;
    \b_bs_info.reg_rdata_bs_table_size_reg[27]\ : out STD_LOGIC;
    \b_bs_info.reg_rdata_bs_table_size_reg[28]\ : out STD_LOGIC;
    \b_bs_info.reg_rdata_bs_table_size_reg[29]\ : out STD_LOGIC;
    \b_bs_info.reg_rdata_bs_table_size_reg[30]\ : out STD_LOGIC;
    \opt_has_pipe.first_q_reg[0]_0\ : in STD_LOGIC;
    \opt_has_pipe.first_q_reg[0]_1\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    reg_rdata_rm_table_ctrl1_out : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \reg_rdata_reg[30]\ : in STD_LOGIC;
    \reg_rdata_reg[2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \reg_rdata_reg[1]\ : in STD_LOGIC;
    \reg_rdata_reg[3]\ : in STD_LOGIC;
    \reg_rdata_reg[4]\ : in STD_LOGIC;
    \reg_rdata_reg[5]\ : in STD_LOGIC;
    \reg_rdata_reg[6]\ : in STD_LOGIC;
    \reg_rdata_reg[7]\ : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_rdata_reg[31]\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \reg_rdata_reg[31]_0\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \s_axi_rresp_i_reg[1]\ : in STD_LOGIC;
    reset : in STD_LOGIC;
    \reg_rdata_reg[30]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xbip_pipe_v3_0_6_viv__parameterized5_24\ : entity is "xbip_pipe_v3_0_6_viv";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xbip_pipe_v3_0_6_viv__parameterized5_24\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xbip_pipe_v3_0_6_viv__parameterized5_24\ is
  signal first_q : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of first_q : signal is "true";
  attribute KEEP : string;
  attribute KEEP of \opt_has_pipe.first_q_reg[0]\ : label is "yes";
begin
  \out\ <= first_q;
\opt_has_pipe.first_q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \opt_has_pipe.first_q_reg[0]_1\,
      Q => first_q,
      R => \opt_has_pipe.first_q_reg[0]_0\
    );
\reg_rdata[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF335FFFFF"
    )
        port map (
      I0 => \reg_rdata_reg[31]\(0),
      I1 => \reg_rdata_reg[31]_0\(0),
      I2 => Q(0),
      I3 => Q(1),
      I4 => first_q,
      I5 => \reg_rdata_reg[30]\,
      O => \b_bs_info.reg_rdata_bs_table_address_reg[0]\
    );
\reg_rdata[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AACAAAAA"
    )
        port map (
      I0 => \reg_rdata_reg[31]_0\(1),
      I1 => \reg_rdata_reg[31]\(1),
      I2 => first_q,
      I3 => Q(1),
      I4 => Q(0),
      O => \b_bs_info.reg_rdata_bs_table_size_reg[13]\
    );
\reg_rdata[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AACAAAAA"
    )
        port map (
      I0 => \reg_rdata_reg[31]_0\(2),
      I1 => \reg_rdata_reg[31]\(2),
      I2 => first_q,
      I3 => Q(1),
      I4 => Q(0),
      O => \b_bs_info.reg_rdata_bs_table_size_reg[14]\
    );
\reg_rdata[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AACAAAAA"
    )
        port map (
      I0 => \reg_rdata_reg[31]_0\(3),
      I1 => \reg_rdata_reg[31]\(3),
      I2 => first_q,
      I3 => Q(1),
      I4 => Q(0),
      O => \b_bs_info.reg_rdata_bs_table_size_reg[15]\
    );
\reg_rdata[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AACAAAAA"
    )
        port map (
      I0 => \reg_rdata_reg[31]_0\(4),
      I1 => \reg_rdata_reg[31]\(4),
      I2 => first_q,
      I3 => Q(1),
      I4 => Q(0),
      O => \b_bs_info.reg_rdata_bs_table_size_reg[16]\
    );
\reg_rdata[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AACAAAAA"
    )
        port map (
      I0 => \reg_rdata_reg[31]_0\(5),
      I1 => \reg_rdata_reg[31]\(5),
      I2 => first_q,
      I3 => Q(1),
      I4 => Q(0),
      O => \b_bs_info.reg_rdata_bs_table_size_reg[17]\
    );
\reg_rdata[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AACAAAAA"
    )
        port map (
      I0 => \reg_rdata_reg[31]_0\(6),
      I1 => \reg_rdata_reg[31]\(6),
      I2 => first_q,
      I3 => Q(1),
      I4 => Q(0),
      O => \b_bs_info.reg_rdata_bs_table_size_reg[18]\
    );
\reg_rdata[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AACAAAAA"
    )
        port map (
      I0 => \reg_rdata_reg[31]_0\(7),
      I1 => \reg_rdata_reg[31]\(7),
      I2 => first_q,
      I3 => Q(1),
      I4 => Q(0),
      O => \b_bs_info.reg_rdata_bs_table_size_reg[19]\
    );
\reg_rdata[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"880F880088008800"
    )
        port map (
      I0 => Q(0),
      I1 => reg_rdata_rm_table_ctrl1_out(0),
      I2 => first_q,
      I3 => \reg_rdata_reg[30]\,
      I4 => \reg_rdata_reg[2]\(0),
      I5 => \reg_rdata_reg[1]\,
      O => \vsm_addr_reg[2]\
    );
\reg_rdata[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AACAAAAA"
    )
        port map (
      I0 => \reg_rdata_reg[31]_0\(8),
      I1 => \reg_rdata_reg[31]\(8),
      I2 => first_q,
      I3 => Q(1),
      I4 => Q(0),
      O => \b_bs_info.reg_rdata_bs_table_size_reg[20]\
    );
\reg_rdata[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AACAAAAA"
    )
        port map (
      I0 => \reg_rdata_reg[31]_0\(9),
      I1 => \reg_rdata_reg[31]\(9),
      I2 => first_q,
      I3 => Q(1),
      I4 => Q(0),
      O => \b_bs_info.reg_rdata_bs_table_size_reg[21]\
    );
\reg_rdata[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AACAAAAA"
    )
        port map (
      I0 => \reg_rdata_reg[31]_0\(10),
      I1 => \reg_rdata_reg[31]\(10),
      I2 => first_q,
      I3 => Q(1),
      I4 => Q(0),
      O => \b_bs_info.reg_rdata_bs_table_size_reg[22]\
    );
\reg_rdata[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AACAAAAA"
    )
        port map (
      I0 => \reg_rdata_reg[31]_0\(11),
      I1 => \reg_rdata_reg[31]\(11),
      I2 => first_q,
      I3 => Q(1),
      I4 => Q(0),
      O => \b_bs_info.reg_rdata_bs_table_size_reg[23]\
    );
\reg_rdata[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AACAAAAA"
    )
        port map (
      I0 => \reg_rdata_reg[31]_0\(12),
      I1 => \reg_rdata_reg[31]\(12),
      I2 => first_q,
      I3 => Q(1),
      I4 => Q(0),
      O => \b_bs_info.reg_rdata_bs_table_size_reg[24]\
    );
\reg_rdata[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AACAAAAA"
    )
        port map (
      I0 => \reg_rdata_reg[31]_0\(13),
      I1 => \reg_rdata_reg[31]\(13),
      I2 => first_q,
      I3 => Q(1),
      I4 => Q(0),
      O => \b_bs_info.reg_rdata_bs_table_size_reg[25]\
    );
\reg_rdata[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AACAAAAA"
    )
        port map (
      I0 => \reg_rdata_reg[31]_0\(14),
      I1 => \reg_rdata_reg[31]\(14),
      I2 => first_q,
      I3 => Q(1),
      I4 => Q(0),
      O => \b_bs_info.reg_rdata_bs_table_size_reg[26]\
    );
\reg_rdata[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AACAAAAA"
    )
        port map (
      I0 => \reg_rdata_reg[31]_0\(15),
      I1 => \reg_rdata_reg[31]\(15),
      I2 => first_q,
      I3 => Q(1),
      I4 => Q(0),
      O => \b_bs_info.reg_rdata_bs_table_size_reg[27]\
    );
\reg_rdata[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AACAAAAA"
    )
        port map (
      I0 => \reg_rdata_reg[31]_0\(16),
      I1 => \reg_rdata_reg[31]\(16),
      I2 => first_q,
      I3 => Q(1),
      I4 => Q(0),
      O => \b_bs_info.reg_rdata_bs_table_size_reg[28]\
    );
\reg_rdata[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AACAAAAA"
    )
        port map (
      I0 => \reg_rdata_reg[31]_0\(17),
      I1 => \reg_rdata_reg[31]\(17),
      I2 => first_q,
      I3 => Q(1),
      I4 => Q(0),
      O => \b_bs_info.reg_rdata_bs_table_size_reg[29]\
    );
\reg_rdata[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"880F880088008800"
    )
        port map (
      I0 => Q(0),
      I1 => reg_rdata_rm_table_ctrl1_out(1),
      I2 => first_q,
      I3 => \reg_rdata_reg[30]\,
      I4 => \reg_rdata_reg[2]\(1),
      I5 => \reg_rdata_reg[1]\,
      O => \vsm_addr_reg[2]_0\
    );
\reg_rdata[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAA02AA"
    )
        port map (
      I0 => reset,
      I1 => Q(1),
      I2 => Q(0),
      I3 => first_q,
      I4 => \reg_rdata_reg[30]\,
      I5 => \reg_rdata_reg[30]_0\,
      O => reset_0
    );
\reg_rdata[30]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AACAAAAA"
    )
        port map (
      I0 => \reg_rdata_reg[31]_0\(18),
      I1 => \reg_rdata_reg[31]\(18),
      I2 => first_q,
      I3 => Q(1),
      I4 => Q(0),
      O => \b_bs_info.reg_rdata_bs_table_size_reg[30]\
    );
\reg_rdata[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000EC0000002000"
    )
        port map (
      I0 => \reg_rdata_reg[31]\(19),
      I1 => Q(1),
      I2 => Q(0),
      I3 => first_q,
      I4 => \reg_rdata_reg[30]\,
      I5 => \reg_rdata_reg[31]_0\(19),
      O => \b_bs_info.reg_rdata_bs_table_address_reg[31]\
    );
\reg_rdata[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"880F880088008800"
    )
        port map (
      I0 => Q(0),
      I1 => reg_rdata_rm_table_ctrl1_out(2),
      I2 => first_q,
      I3 => \reg_rdata_reg[30]\,
      I4 => \reg_rdata_reg[3]\,
      I5 => \reg_rdata_reg[1]\,
      O => \vsm_addr_reg[2]_1\
    );
\reg_rdata[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"880F880088008800"
    )
        port map (
      I0 => Q(0),
      I1 => reg_rdata_rm_table_ctrl1_out(3),
      I2 => first_q,
      I3 => \reg_rdata_reg[30]\,
      I4 => \reg_rdata_reg[4]\,
      I5 => \reg_rdata_reg[1]\,
      O => \vsm_addr_reg[2]_2\
    );
\reg_rdata[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"880F880088008800"
    )
        port map (
      I0 => Q(0),
      I1 => reg_rdata_rm_table_ctrl1_out(4),
      I2 => first_q,
      I3 => \reg_rdata_reg[30]\,
      I4 => \reg_rdata_reg[5]\,
      I5 => \reg_rdata_reg[1]\,
      O => \vsm_addr_reg[2]_3\
    );
\reg_rdata[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"880F880088008800"
    )
        port map (
      I0 => Q(0),
      I1 => reg_rdata_rm_table_ctrl1_out(5),
      I2 => first_q,
      I3 => \reg_rdata_reg[30]\,
      I4 => \reg_rdata_reg[6]\,
      I5 => \reg_rdata_reg[1]\,
      O => \vsm_addr_reg[2]_4\
    );
\reg_rdata[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"880F880088008800"
    )
        port map (
      I0 => Q(0),
      I1 => reg_rdata_rm_table_ctrl1_out(6),
      I2 => first_q,
      I3 => \reg_rdata_reg[30]\,
      I4 => \reg_rdata_reg[7]\,
      I5 => \reg_rdata_reg[1]\,
      O => \vsm_addr_reg[2]_5\
    );
\reg_rdata[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"880F880088008800"
    )
        port map (
      I0 => Q(0),
      I1 => reg_rdata_rm_table_ctrl1_out(7),
      I2 => first_q,
      I3 => \reg_rdata_reg[30]\,
      I4 => \in\(0),
      I5 => \reg_rdata_reg[1]\,
      O => \vsm_addr_reg[2]_6\
    );
\s_axi_rresp_i[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
        port map (
      I0 => \s_axi_rresp_i_reg[1]\,
      I1 => first_q,
      I2 => Q(1),
      I3 => Q(0),
      O => \b_bs_info.b_write_to_bs_info_registers_edge.axi_write_complete_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xbip_pipe_v3_0_6_viv__parameterized5_25\ is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \opt_has_pipe.first_q_reg[0]_0\ : in STD_LOGIC;
    rm_info_valid_vec : in STD_LOGIC;
    clk : in STD_LOGIC;
    \b_bs_info.reg_rdata_bs_table_size_reg[0]\ : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \b_bs_info.reg_rdata_bs_table_size_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xbip_pipe_v3_0_6_viv__parameterized5_25\ : entity is "xbip_pipe_v3_0_6_viv";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xbip_pipe_v3_0_6_viv__parameterized5_25\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xbip_pipe_v3_0_6_viv__parameterized5_25\ is
  signal first_q : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of first_q : signal is "true";
  attribute KEEP : string;
  attribute KEEP of \opt_has_pipe.first_q_reg[0]\ : label is "yes";
begin
  E(0) <= first_q;
\b_bs_info.reg_rdata_bs_table_size[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0444"
    )
        port map (
      I0 => first_q,
      I1 => \b_bs_info.reg_rdata_bs_table_size_reg[0]\,
      I2 => \out\,
      I3 => \b_bs_info.reg_rdata_bs_table_size_reg[0]_0\,
      O => SR(0)
    );
\opt_has_pipe.first_q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => rm_info_valid_vec,
      Q => first_q,
      R => \opt_has_pipe.first_q_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xbip_pipe_v3_0_6_viv__parameterized5_26\ is
  port (
    \out\ : out STD_LOGIC;
    \opt_has_pipe.first_q_reg[0]_0\ : out STD_LOGIC;
    I44 : out STD_LOGIC;
    \opt_has_pipe.first_q_reg[0]_1\ : in STD_LOGIC;
    read_from_bs_info_registers_cmb : in STD_LOGIC;
    clk : in STD_LOGIC;
    \b_bs_info.reg_rdata_bs_table_size_reg[0]\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \b_bs_info.reg_rdata_bs_table_size_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \b_bs_info.reg_rdata_bs_table_address_reg[31]\ : in STD_LOGIC;
    in_shutdown_d1 : in STD_LOGIC;
    \b_bs_info.reg_rdata_bs_table_address_reg[31]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xbip_pipe_v3_0_6_viv__parameterized5_26\ : entity is "xbip_pipe_v3_0_6_viv";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xbip_pipe_v3_0_6_viv__parameterized5_26\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xbip_pipe_v3_0_6_viv__parameterized5_26\ is
  signal first_q : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of first_q : signal is "true";
  attribute KEEP : string;
  attribute KEEP of \opt_has_pipe.first_q_reg[0]\ : label is "yes";
begin
  \out\ <= first_q;
\b_bs_info.bs_address_table_reg_0_1_0_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000000"
    )
        port map (
      I0 => first_q,
      I1 => \b_bs_info.reg_rdata_bs_table_size_reg[0]\,
      I2 => E(0),
      I3 => \b_bs_info.reg_rdata_bs_table_address_reg[31]\,
      I4 => in_shutdown_d1,
      I5 => \b_bs_info.reg_rdata_bs_table_address_reg[31]_0\,
      O => I44
    );
\b_bs_info.bs_size_table_reg_0_1_0_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => first_q,
      I1 => \b_bs_info.reg_rdata_bs_table_size_reg[0]\,
      I2 => E(0),
      I3 => \b_bs_info.reg_rdata_bs_table_size_reg[0]_0\,
      I4 => Q(0),
      I5 => Q(1),
      O => \opt_has_pipe.first_q_reg[0]_0\
    );
\opt_has_pipe.first_q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => read_from_bs_info_registers_cmb,
      Q => first_q,
      R => \opt_has_pipe.first_q_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xbip_pipe_v3_0_6_viv__parameterized5_27\ is
  port (
    \out\ : out STD_LOGIC;
    \opt_has_pipe.first_q_reg[0]_0\ : in STD_LOGIC;
    \opt_has_pipe.first_q_reg[0]_1\ : in STD_LOGIC;
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xbip_pipe_v3_0_6_viv__parameterized5_27\ : entity is "xbip_pipe_v3_0_6_viv";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xbip_pipe_v3_0_6_viv__parameterized5_27\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xbip_pipe_v3_0_6_viv__parameterized5_27\ is
  signal first_q : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of first_q : signal is "true";
  attribute KEEP : string;
  attribute KEEP of \opt_has_pipe.first_q_reg[0]\ : label is "yes";
begin
  \out\ <= first_q;
\opt_has_pipe.first_q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \opt_has_pipe.first_q_reg[0]_1\,
      Q => first_q,
      R => \opt_has_pipe.first_q_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f is
  port (
    FIFO_Full_reg_0 : out STD_LOGIC;
    sig_push_addr_reg1_out : out STD_LOGIC;
    FIFO_Full_reg_1 : out STD_LOGIC;
    sig_calc_error_reg_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 42 downto 0 );
    \INFERRED_GEN.cnt_i_reg[2]\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    sig_addr_reg_empty : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 41 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f is
  signal CNTR_INCR_DECR_ADDN_F_I_n_1 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_2 : STD_LOGIC;
  signal \^fifo_full_reg_0\ : STD_LOGIC;
  signal fifo_full_p1 : STD_LOGIC;
  signal sig_wr_fifo : STD_LOGIC;
begin
  FIFO_Full_reg_0 <= \^fifo_full_reg_0\;
CNTR_INCR_DECR_ADDN_F_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_28
     port map (
      \INFERRED_GEN.cnt_i_reg[1]_0\ => \INFERRED_GEN.cnt_i_reg[1]\,
      \INFERRED_GEN.cnt_i_reg[1]_1\ => \^fifo_full_reg_0\,
      \INFERRED_GEN.cnt_i_reg[2]_0\ => \INFERRED_GEN.cnt_i_reg[2]\,
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_1,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      SR(0) => SR(0),
      clk => clk,
      fifo_full_p1 => fifo_full_p1,
      sig_addr_reg_empty => sig_addr_reg_empty,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_push_addr_reg1_out => sig_push_addr_reg1_out,
      sig_wr_fifo => sig_wr_fifo
    );
DYNSHREG_F_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f
     port map (
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_1,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      clk => clk,
      \in\(41 downto 0) => \in\(41 downto 0),
      \out\(42 downto 0) => \out\(42 downto 0),
      sig_calc_error_reg_reg => sig_calc_error_reg_reg,
      sig_calc_error_reg_reg_0 => \INFERRED_GEN.cnt_i_reg[1]\,
      sig_calc_error_reg_reg_1 => \^fifo_full_reg_0\,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_wr_fifo => sig_wr_fifo
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => fifo_full_p1,
      Q => \^fifo_full_reg_0\,
      R => SR(0)
    );
\FSM_onehot_sig_pcc_sm_state[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^fifo_full_reg_0\,
      I1 => \INFERRED_GEN.cnt_i_reg[1]\,
      O => FIFO_Full_reg_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized0\ is
  port (
    FIFO_Full_reg_0 : out STD_LOGIC;
    sig_last_dbeat_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_s_ready_out_reg : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 : out STD_LOGIC;
    m_axi_mem_rlast_0 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]\ : in STD_LOGIC;
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    sig_dqual_reg_empty : in STD_LOGIC;
    sig_next_sequential_reg : in STD_LOGIC;
    sig_dqual_reg_empty_reg : in STD_LOGIC;
    \sig_dbeat_cntr_reg[0]\ : in STD_LOGIC;
    sig_last_dbeat_reg_0 : in STD_LOGIC;
    \sig_dbeat_cntr_reg[6]\ : in STD_LOGIC;
    \sig_dbeat_cntr_reg[5]\ : in STD_LOGIC;
    \sig_dbeat_cntr_reg[4]\ : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    sig_ld_new_cmd_reg : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    sig_stat2rsc_status_ready : in STD_LOGIC;
    sig_next_calc_error_reg : in STD_LOGIC;
    sig_addr_posted_cntr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_dqual_reg_empty_reg_0 : in STD_LOGIC;
    m_axi_mem_rvalid : in STD_LOGIC;
    sig_dqual_reg_empty_reg_1 : in STD_LOGIC;
    sig_dqual_reg_empty_reg_2 : in STD_LOGIC;
    sig_dqual_reg_full : in STD_LOGIC;
    sig_last_dbeat_reg_1 : in STD_LOGIC;
    m_axi_mem_rlast : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized0\ : entity is "srl_fifo_rbu_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized0\ is
  signal CNTR_INCR_DECR_ADDN_F_I_n_2 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_3 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_5 : STD_LOGIC;
  signal DYNSHREG_F_I_n_9 : STD_LOGIC;
  signal \^fifo_full_reg_0\ : STD_LOGIC;
  signal fifo_full_p1 : STD_LOGIC;
  signal \^sig_last_dbeat_reg\ : STD_LOGIC;
  signal \^sig_s_ready_out_reg\ : STD_LOGIC;
  signal sig_wr_fifo : STD_LOGIC;
begin
  FIFO_Full_reg_0 <= \^fifo_full_reg_0\;
  sig_last_dbeat_reg <= \^sig_last_dbeat_reg\;
  sig_s_ready_out_reg <= \^sig_s_ready_out_reg\;
CNTR_INCR_DECR_ADDN_F_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f
     port map (
      E(0) => E(0),
      \INFERRED_GEN.cnt_i_reg[0]_0\ => \^fifo_full_reg_0\,
      \INFERRED_GEN.cnt_i_reg[0]_1\ => \INFERRED_GEN.cnt_i_reg[0]\,
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      SR(0) => SR(0),
      clk => clk,
      fifo_full_p1 => fifo_full_p1,
      m_axi_mem_rlast => m_axi_mem_rlast,
      m_axi_mem_rlast_0 => m_axi_mem_rlast_0,
      m_axi_mem_rvalid => m_axi_mem_rvalid,
      sig_addr_posted_cntr(2 downto 0) => sig_addr_posted_cntr(2 downto 0),
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
      \sig_dbeat_cntr_reg[0]\ => \sig_dbeat_cntr_reg[0]\,
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_dqual_reg_empty_reg => sig_dqual_reg_empty_reg,
      sig_dqual_reg_empty_reg_0 => sig_dqual_reg_empty_reg_0,
      sig_dqual_reg_empty_reg_1 => sig_dqual_reg_empty_reg_1,
      sig_dqual_reg_empty_reg_2 => sig_dqual_reg_empty_reg_2,
      sig_dqual_reg_full => sig_dqual_reg_full,
      sig_last_dbeat_reg => \^sig_last_dbeat_reg\,
      sig_last_dbeat_reg_0 => DYNSHREG_F_I_n_9,
      sig_last_dbeat_reg_1 => sig_last_dbeat_reg_1,
      sig_ld_new_cmd_reg => sig_ld_new_cmd_reg,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_next_calc_error_reg => sig_next_calc_error_reg,
      sig_next_sequential_reg => sig_next_sequential_reg,
      sig_rd_sts_reg_full_reg => CNTR_INCR_DECR_ADDN_F_I_n_5,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_s_ready_out_reg => \^sig_s_ready_out_reg\,
      sig_stat2rsc_status_ready => sig_stat2rsc_status_ready,
      sig_wr_fifo => sig_wr_fifo
    );
DYNSHREG_F_I: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized0\
     port map (
      D(7 downto 0) => D(7 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      clk => clk,
      \in\(11 downto 0) => \in\(11 downto 0),
      \out\(3 downto 0) => \out\(3 downto 0),
      \sig_dbeat_cntr_reg[1]\ => \^sig_last_dbeat_reg\,
      \sig_dbeat_cntr_reg[4]\ => \sig_dbeat_cntr_reg[4]\,
      \sig_dbeat_cntr_reg[5]\ => \sig_dbeat_cntr_reg[5]\,
      \sig_dbeat_cntr_reg[6]\ => \sig_dbeat_cntr_reg[6]\,
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_dqual_reg_empty_reg => DYNSHREG_F_I_n_9,
      sig_last_dbeat_reg => \^sig_s_ready_out_reg\,
      sig_last_dbeat_reg_0 => sig_last_dbeat_reg_0,
      sig_last_dbeat_reg_1 => CNTR_INCR_DECR_ADDN_F_I_n_5,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_next_calc_error_reg_reg => \INFERRED_GEN.cnt_i_reg[0]\,
      sig_next_calc_error_reg_reg_0 => \^fifo_full_reg_0\,
      sig_next_calc_error_reg_reg_1(1) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      sig_next_calc_error_reg_reg_1(0) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      sig_wr_fifo => sig_wr_fifo
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => fifo_full_p1,
      Q => \^fifo_full_reg_0\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 2 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 2 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 1;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 16;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 48;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "1'b0";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "xpm_fifo_base";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 5;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 9;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 5;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 7;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 11;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 3;
  attribute READ_MODE : integer;
  attribute READ_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "0707";
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 3;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 4;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 2;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 3;
  attribute invalid : integer;
  attribute invalid of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "soft";
  attribute stage1_valid : integer;
  attribute stage1_valid of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 1;
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
  signal count_value_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal diff_pntr_pe : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal diff_pntr_pf_q : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal diff_pntr_pf_q0 : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \^empty\ : STD_LOGIC;
  signal empty_fwft_i0 : STD_LOGIC;
  signal \^full\ : STD_LOGIC;
  signal \gen_fwft.ram_regout_en\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[0]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[1]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[2]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[3]\ : STD_LOGIC;
  signal \grdc.diff_wr_rd_pntr_rdc\ : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \grdc.rd_data_count_i0\ : STD_LOGIC;
  signal leaving_empty0 : STD_LOGIC;
  signal \next_fwft_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal overflow_i0 : STD_LOGIC;
  signal p_14_in : STD_LOGIC;
  signal \^prog_empty\ : STD_LOGIC;
  signal prog_empty_i1 : STD_LOGIC;
  signal \^prog_full\ : STD_LOGIC;
  signal prog_full_i215_in : STD_LOGIC;
  signal ram_empty_i : STD_LOGIC;
  signal ram_empty_i0 : STD_LOGIC;
  signal ram_full_i0 : STD_LOGIC;
  signal ram_rd_en_pf_q : STD_LOGIC;
  signal ram_wr_en_pf : STD_LOGIC;
  signal ram_wr_en_pf_q : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rdp_inst_n_6 : STD_LOGIC;
  signal rdp_inst_n_9 : STD_LOGIC;
  signal rdpp1_inst_n_0 : STD_LOGIC;
  signal rdpp1_inst_n_1 : STD_LOGIC;
  signal rdpp1_inst_n_2 : STD_LOGIC;
  signal rdpp1_inst_n_3 : STD_LOGIC;
  signal read_only : STD_LOGIC;
  signal read_only_q : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal rst_d1_inst_n_3 : STD_LOGIC;
  signal underflow_i0 : STD_LOGIC;
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal write_only : STD_LOGIC;
  signal write_only_q : STD_LOGIC;
  signal wrp_inst_n_10 : STD_LOGIC;
  signal wrp_inst_n_2 : STD_LOGIC;
  signal wrpp1_inst_n_2 : STD_LOGIC;
  signal wrpp1_inst_n_3 : STD_LOGIC;
  signal wrpp1_inst_n_4 : STD_LOGIC;
  signal wrpp1_inst_n_5 : STD_LOGIC;
  signal wrpp1_inst_n_6 : STD_LOGIC;
  signal wrpp1_inst_n_7 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_0 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_2 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_7 : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\ : label is "soft_lutpair55";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute SOFT_HLUTNM of \gen_fwft.empty_fwft_i_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_3\ : label is "soft_lutpair55";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 3;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 3;
  attribute CASCADE_HEIGHT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute KEEP_HIERARCHY of \gen_sdpram.xpm_memory_base_inst\ : label is "soft";
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 48;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 3;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 3;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 3;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 3;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 3;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 5;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 3;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 3;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 3;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 3;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute SIM_ASSERT_CHK of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 3;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 3;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_3\ : label is "soft_lutpair56";
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  empty <= \^empty\;
  full <= \^full\;
  full_n <= \<const0>\;
  prog_empty <= \^prog_empty\;
  prog_full <= \^prog_full\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  wr_ack <= \<const0>\;
\FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A85"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => ram_empty_i,
      O => \next_fwft_state__0\(0)
    );
\FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      O => \next_fwft_state__0\(1)
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(0),
      Q => curr_fwft_state(0),
      R => xpm_fifo_rst_inst_n_2
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(1),
      Q => curr_fwft_state(1),
      R => xpm_fifo_rst_inst_n_2
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_fwft.empty_fwft_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F380"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \^empty\,
      O => empty_fwft_i0
    );
\gen_fwft.empty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => empty_fwft_i0,
      Q => \^empty\,
      S => xpm_fifo_rst_inst_n_2
    );
\gen_fwft.rdpp1_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2\
     port map (
      Q(1 downto 0) => curr_fwft_state(1 downto 0),
      count_value_i(1 downto 0) => count_value_i(1 downto 0),
      \count_value_i_reg[0]_0\(0) => xpm_fifo_rst_inst_n_2,
      ram_empty_i => ram_empty_i,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_full_i0,
      Q => \^full\,
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_empty_i0,
      Q => ram_empty_i,
      S => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005455"
    )
        port map (
      I0 => ram_empty_i,
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      I3 => curr_fwft_state(1),
      I4 => \^empty\,
      O => p_14_in
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pe(0),
      Q => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[0]\,
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pe(1),
      Q => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[1]\,
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pe(2),
      Q => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[2]\,
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pe(3),
      Q => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[3]\,
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[3]\,
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[1]\,
      I2 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[2]\,
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[0]\,
      O => prog_empty_i1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => xpm_fifo_rst_inst_n_7,
      Q => \^prog_empty\,
      R => '0'
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => read_only,
      Q => read_only_q,
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => write_only,
      Q => write_only_q,
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(1),
      Q => diff_pntr_pf_q(1),
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(2),
      Q => diff_pntr_pf_q(2),
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(3),
      Q => diff_pntr_pf_q(3),
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(4),
      Q => diff_pntr_pf_q(4),
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => diff_pntr_pf_q(3),
      I1 => diff_pntr_pf_q(2),
      I2 => diff_pntr_pf_q(4),
      I3 => diff_pntr_pf_q(1),
      O => prog_full_i215_in
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => xpm_fifo_rst_inst_n_0,
      Q => \^prog_full\,
      R => '0'
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rdp_inst_n_6,
      Q => ram_rd_en_pf_q,
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_wr_en_pf_q_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_wr_en_pf,
      Q => ram_wr_en_pf_q,
      R => xpm_fifo_rst_inst_n_2
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\
     port map (
      addra(3 downto 0) => wr_pntr_ext(3 downto 0),
      addrb(3 downto 0) => rd_pntr_ext(3 downto 0),
      clka => wr_clk,
      clkb => '0',
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(2 downto 0) => din(2 downto 0),
      dinb(2 downto 0) => B"000",
      douta(2 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(2 downto 0),
      doutb(2 downto 0) => dout(2 downto 0),
      ena => ram_wr_en_pf,
      enb => rdp_inst_n_6,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => \gen_fwft.ram_regout_en\,
      rsta => '0',
      rstb => xpm_fifo_rst_inst_n_2,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => '0',
      web(0) => '0'
    );
\gen_sdpram.xpm_memory_base_inst_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"62"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      O => \gen_fwft.ram_regout_en\
    );
\gof.overflow_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => overflow_i0,
      Q => overflow,
      R => '0'
    );
\grdc.rd_data_count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(1),
      Q => rd_data_count(0),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(2),
      Q => rd_data_count(1),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(3),
      Q => rd_data_count(2),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(4),
      Q => rd_data_count(3),
      R => \grdc.rd_data_count_i0\
    );
\guf.underflow_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => underflow_i0,
      Q => underflow,
      R => '0'
    );
\gwdc.wr_data_count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(1),
      Q => wr_data_count(0),
      R => xpm_fifo_rst_inst_n_2
    );
\gwdc.wr_data_count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(2),
      Q => wr_data_count(1),
      R => xpm_fifo_rst_inst_n_2
    );
\gwdc.wr_data_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(3),
      Q => wr_data_count(2),
      R => xpm_fifo_rst_inst_n_2
    );
\gwdc.wr_data_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(4),
      Q => wr_data_count(3),
      R => xpm_fifo_rst_inst_n_2
    );
rdp_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3\
     port map (
      D(1 downto 0) => diff_pntr_pe(3 downto 2),
      \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ => rdp_inst_n_6,
      Q(3 downto 0) => rd_pntr_ext(3 downto 0),
      count_value_i(1 downto 0) => count_value_i(1 downto 0),
      \count_value_i_reg[0]_0\ => rdp_inst_n_9,
      \count_value_i_reg[0]_1\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[3]_0\(1 downto 0) => diff_pntr_pf_q0(4 downto 3),
      \count_value_i_reg[4]_0\(2 downto 0) => \grdc.diff_wr_rd_pntr_rdc\(4 downto 2),
      \count_value_i_reg[4]_1\(0) => xpm_fifo_rst_inst_n_2,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[2]\ => \^full\,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[2]_0\ => \^empty\,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]\ => rst_d1_inst_n_3,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]\ => wrpp1_inst_n_6,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_0\(3) => wrpp1_inst_n_2,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_0\(2) => wrpp1_inst_n_3,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_0\(1) => wrpp1_inst_n_4,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_0\(0) => wrpp1_inst_n_5,
      \grdc.rd_data_count_i_reg[4]\(4) => wrp_inst_n_2,
      \grdc.rd_data_count_i_reg[4]\(3 downto 0) => wr_pntr_ext(3 downto 0),
      \grdc.rd_data_count_i_reg[4]_0\ => wrp_inst_n_10,
      p_14_in => p_14_in,
      ram_empty_i => ram_empty_i,
      ram_wr_en_pf => ram_wr_en_pf,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rdpp1_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized4\
     port map (
      Q(3) => rdpp1_inst_n_0,
      Q(2) => rdpp1_inst_n_1,
      Q(1) => rdpp1_inst_n_2,
      Q(0) => rdpp1_inst_n_3,
      \count_value_i_reg[0]_0\ => rdp_inst_n_6,
      \count_value_i_reg[1]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[1]_1\(0) => xpm_fifo_rst_inst_n_2,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rst_d1_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit
     port map (
      Q(0) => xpm_fifo_rst_inst_n_2,
      d_out_reg_0 => rst_d1_inst_n_3,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg\ => \^empty\,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0\ => rdp_inst_n_6,
      \gof.overflow_i_reg\ => \^full\,
      overflow_i0 => overflow_i0,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      write_only => write_only
    );
wrp_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_30\
     port map (
      D(1 downto 0) => diff_pntr_pe(1 downto 0),
      Q(4) => wrp_inst_n_2,
      Q(3 downto 0) => wr_pntr_ext(3 downto 0),
      count_value_i(1 downto 0) => count_value_i(1 downto 0),
      \count_value_i_reg[0]_0\(0) => \grdc.diff_wr_rd_pntr_rdc\(1),
      \count_value_i_reg[0]_1\(0) => xpm_fifo_rst_inst_n_2,
      \count_value_i_reg[2]_0\ => wrp_inst_n_10,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_0\(3 downto 0) => rd_pntr_ext(3 downto 0),
      \gen_pntr_flags_cc.ram_empty_i_reg\(3) => rdpp1_inst_n_0,
      \gen_pntr_flags_cc.ram_empty_i_reg\(2) => rdpp1_inst_n_1,
      \gen_pntr_flags_cc.ram_empty_i_reg\(1) => rdpp1_inst_n_2,
      \gen_pntr_flags_cc.ram_empty_i_reg\(0) => rdpp1_inst_n_3,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]\ => \^empty\,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]_0\ => rdp_inst_n_6,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]_1\ => \^full\,
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_empty_i0 => ram_empty_i0,
      ram_wr_en_pf => ram_wr_en_pf,
      read_only => read_only,
      wr_clk => wr_clk
    );
wrpp1_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized4_31\
     port map (
      D(1 downto 0) => diff_pntr_pf_q0(2 downto 1),
      Q(3) => wrpp1_inst_n_2,
      Q(2) => wrpp1_inst_n_3,
      Q(1) => wrpp1_inst_n_4,
      Q(0) => wrpp1_inst_n_5,
      \count_value_i_reg[1]_0\ => wrpp1_inst_n_6,
      \count_value_i_reg[1]_1\(0) => xpm_fifo_rst_inst_n_2,
      \count_value_i_reg[3]_0\ => wrpp1_inst_n_7,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(2) => rd_pntr_ext(3),
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(1 downto 0) => rd_pntr_ext(1 downto 0),
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[2]\ => rdp_inst_n_6,
      ram_wr_en_pf => ram_wr_en_pf,
      wr_clk => wr_clk
    );
xpm_fifo_rst_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__parameterized0\
     port map (
      Q(0) => xpm_fifo_rst_inst_n_2,
      SR(0) => \grdc.rd_data_count_i0\,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\ => wrpp1_inst_n_7,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\ => rdp_inst_n_9,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg\ => \^empty\,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg_0\ => rdp_inst_n_6,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg_1\ => \^full\,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg\ => xpm_fifo_rst_inst_n_7,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg\ => xpm_fifo_rst_inst_n_0,
      \grdc.rd_data_count_i_reg[1]\(1 downto 0) => curr_fwft_state(1 downto 0),
      leaving_empty0 => leaving_empty0,
      prog_empty => \^prog_empty\,
      prog_empty_i1 => prog_empty_i1,
      prog_full => \^prog_full\,
      prog_full_i215_in => prog_full_i215_in,
      ram_full_i0 => ram_full_i0,
      ram_rd_en_pf_q => ram_rd_en_pf_q,
      ram_wr_en_pf => ram_wr_en_pf,
      ram_wr_en_pf_q => ram_wr_en_pf_q,
      rd_en => rd_en,
      read_only => read_only,
      read_only_q => read_only_q,
      rst => rst,
      rst_d1 => rst_d1,
      underflow_i0 => underflow_i0,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy,
      write_only_q => write_only_q
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst is
  port (
    \gen_rst_ic.fifo_rd_rst_ic_reg_0\ : out STD_LOGIC;
    wrst_busy : out STD_LOGIC;
    overflow_i0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_rst_busy : out STD_LOGIC;
    underflow_i0 : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    \gof.overflow_i_reg\ : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \guf.underflow_i_reg\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst is
  signal \/i__n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\ : signal is "yes";
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\ : signal is "yes";
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\ : signal is "yes";
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\ : signal is "yes";
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\ : signal is "yes";
  signal \FSM_sequential_gen_rst_ic.curr_rrst_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \__0/i__n_0\ : STD_LOGIC;
  signal \gen_rst_ic.curr_rrst_state\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP of \gen_rst_ic.curr_rrst_state\ : signal is "yes";
  signal \gen_rst_ic.fifo_rd_rst_i0\ : STD_LOGIC;
  signal \^gen_rst_ic.fifo_rd_rst_ic_reg_0\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_rd_rst_wr_i\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_ic\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_ic_i_2_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_rd\ : STD_LOGIC;
  signal \gen_rst_ic.rst_seq_reentered_i_1_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.rst_seq_reentered_i_2_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.rst_seq_reentered_reg_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.wr_rst_busy_ic_i_1_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.wr_rst_busy_ic_i_2_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal \^wrst_busy\ : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP : string;
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0]\ : label is "iSTATE:00,iSTATE0:01,iSTATE1:10,iSTATE2:11";
  attribute KEEP of \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[1]\ : label is "iSTATE:00,iSTATE0:01,iSTATE1:10,iSTATE2:11";
  attribute KEEP of \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[1]\ : label is "yes";
  attribute DEF_VAL : string;
  attribute DEF_VAL of \gen_rst_ic.rrst_wr_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \gen_rst_ic.rrst_wr_inst\ : label is 6;
  attribute INIT : string;
  attribute INIT of \gen_rst_ic.rrst_wr_inst\ : label is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \gen_rst_ic.rrst_wr_inst\ : label is 1;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of \gen_rst_ic.rrst_wr_inst\ : label is "true";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \gen_rst_ic.rrst_wr_inst\ : label is 0;
  attribute VERSION : integer;
  attribute VERSION of \gen_rst_ic.rrst_wr_inst\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \gen_rst_ic.rrst_wr_inst\ : label is "SYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \gen_rst_ic.rrst_wr_inst\ : label is "TRUE";
  attribute DEF_VAL of \gen_rst_ic.wrst_rd_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF of \gen_rst_ic.wrst_rd_inst\ : label is 6;
  attribute INIT of \gen_rst_ic.wrst_rd_inst\ : label is "0";
  attribute INIT_SYNC_FF of \gen_rst_ic.wrst_rd_inst\ : label is 1;
  attribute KEEP_HIERARCHY of \gen_rst_ic.wrst_rd_inst\ : label is "true";
  attribute SIM_ASSERT_CHK of \gen_rst_ic.wrst_rd_inst\ : label is 0;
  attribute VERSION of \gen_rst_ic.wrst_rd_inst\ : label is 0;
  attribute XPM_CDC of \gen_rst_ic.wrst_rd_inst\ : label is "SYNC_RST";
  attribute XPM_MODULE of \gen_rst_ic.wrst_rd_inst\ : label is "TRUE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gof.overflow_i_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of wr_rst_busy_INST_0 : label is "soft_lutpair40";
begin
  \gen_rst_ic.fifo_rd_rst_ic_reg_0\ <= \^gen_rst_ic.fifo_rd_rst_ic_reg_0\;
  wrst_busy <= \^wrst_busy\;
\/i_\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      O => \/i__n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555555555FFD5"
    )
        port map (
      I0 => \/i__n_0\,
      I1 => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I4 => p_0_in,
      I5 => rst,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F800F800FF00F800"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_3_n_0\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      I3 => \/i__n_0\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I5 => \gen_rst_ic.fifo_rd_rst_wr_i\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_3_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000100010000000"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      I2 => \/i__n_0\,
      I3 => \gen_rst_ic.fifo_rd_rst_wr_i\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I5 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \/i__n_0\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I2 => \gen_rst_ic.fifo_rd_rst_wr_i\,
      I3 => rst,
      I4 => p_0_in,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \/i__n_0\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I2 => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      I3 => rst,
      I4 => p_0_in,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      R => '0'
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      R => '0'
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      R => '0'
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      R => '0'
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      R => '0'
    );
\FSM_sequential_gen_rst_ic.curr_rrst_state[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_rst_ic.curr_rrst_state\(0),
      I1 => \gen_rst_ic.curr_rrst_state\(1),
      O => \FSM_sequential_gen_rst_ic.curr_rrst_state[1]_i_1_n_0\
    );
\FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \__0/i__n_0\,
      Q => \gen_rst_ic.curr_rrst_state\(0),
      R => '0'
    );
\FSM_sequential_gen_rst_ic.curr_rrst_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \FSM_sequential_gen_rst_ic.curr_rrst_state[1]_i_1_n_0\,
      Q => \gen_rst_ic.curr_rrst_state\(1),
      R => '0'
    );
\__0/i_\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \gen_rst_ic.fifo_wr_rst_rd\,
      I1 => \gen_rst_ic.curr_rrst_state\(1),
      I2 => \gen_rst_ic.curr_rrst_state\(0),
      O => \__0/i__n_0\
    );
\gen_rst_ic.fifo_rd_rst_ic_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3E"
    )
        port map (
      I0 => \gen_rst_ic.fifo_wr_rst_rd\,
      I1 => \gen_rst_ic.curr_rrst_state\(1),
      I2 => \gen_rst_ic.curr_rrst_state\(0),
      O => \gen_rst_ic.fifo_rd_rst_i0\
    );
\gen_rst_ic.fifo_rd_rst_ic_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_rst_ic.fifo_rd_rst_i0\,
      Q => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\,
      R => '0'
    );
\gen_rst_ic.fifo_wr_rst_ic_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8FFFFFFF80000"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I4 => \gen_rst_ic.fifo_wr_rst_ic_i_2_n_0\,
      I5 => \gen_rst_ic.fifo_wr_rst_ic\,
      O => \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0\
    );
\gen_rst_ic.fifo_wr_rst_ic_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      O => \gen_rst_ic.fifo_wr_rst_ic_i_2_n_0\
    );
\gen_rst_ic.fifo_wr_rst_ic_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0\,
      Q => \gen_rst_ic.fifo_wr_rst_ic\,
      R => '0'
    );
\gen_rst_ic.rrst_wr_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst
     port map (
      dest_clk => wr_clk,
      dest_rst => \gen_rst_ic.fifo_rd_rst_wr_i\,
      src_rst => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\
    );
\gen_rst_ic.rst_seq_reentered_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAAAE"
    )
        port map (
      I0 => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      I2 => \gen_rst_ic.rst_seq_reentered_i_2_n_0\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I5 => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0\,
      O => \gen_rst_ic.rst_seq_reentered_i_1_n_0\
    );
\gen_rst_ic.rst_seq_reentered_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      O => \gen_rst_ic.rst_seq_reentered_i_2_n_0\
    );
\gen_rst_ic.rst_seq_reentered_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_ic.rst_seq_reentered_i_1_n_0\,
      Q => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      R => '0'
    );
\gen_rst_ic.wr_rst_busy_ic_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFEF00"
    )
        port map (
      I0 => rst,
      I1 => p_0_in,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I3 => \gen_rst_ic.wr_rst_busy_ic_i_2_n_0\,
      I4 => \^wrst_busy\,
      O => \gen_rst_ic.wr_rst_busy_ic_i_1_n_0\
    );
\gen_rst_ic.wr_rst_busy_ic_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000116"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      O => \gen_rst_ic.wr_rst_busy_ic_i_2_n_0\
    );
\gen_rst_ic.wr_rst_busy_ic_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_ic.wr_rst_busy_ic_i_1_n_0\,
      Q => \^wrst_busy\,
      R => '0'
    );
\gen_rst_ic.wrst_rd_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__2\
     port map (
      dest_clk => rd_clk,
      dest_rst => \gen_rst_ic.fifo_wr_rst_rd\,
      src_rst => \gen_rst_ic.fifo_wr_rst_ic\
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wr_en,
      I1 => \gof.overflow_i_reg\,
      I2 => \^wrst_busy\,
      I3 => rst_d1,
      O => E(0)
    );
\gof.overflow_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => \gof.overflow_i_reg\,
      I1 => \^wrst_busy\,
      I2 => rst_d1,
      I3 => wr_en,
      O => overflow_i0
    );
\guf.underflow_i_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\,
      I1 => rd_en,
      I2 => \guf.underflow_i_reg\,
      O => underflow_i0
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
wr_rst_busy_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^wrst_busy\,
      I1 => rst_d1,
      O => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay__parameterized1\ is
  port (
    vsm_shifter_event_error : out STD_LOGIC;
    \current_state_reg[2]\ : out STD_LOGIC;
    \current_state_reg[3]\ : out STD_LOGIC;
    \opt_has_pipe.first_q_reg[0]\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    cp_error_flag : in STD_LOGIC;
    \opt_has_pipe.first_q_reg[0]_0\ : in STD_LOGIC;
    \opt_has_pipe.first_q_reg[0]_1\ : in STD_LOGIC;
    cp0_vs_id : in STD_LOGIC;
    p_3_in : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p_4_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay__parameterized1\ : entity is "delay";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay__parameterized1\ is
begin
i_pipe: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xbip_pipe_v3_0_6_viv__parameterized3\
     port map (
      Q(3 downto 0) => Q(3 downto 0),
      clk => clk,
      cp0_vs_id => cp0_vs_id,
      cp_error_flag => cp_error_flag,
      \current_state_reg[2]\ => \current_state_reg[2]\,
      \current_state_reg[3]\ => \current_state_reg[3]\,
      \opt_has_pipe.first_q_reg[0]_0\ => \opt_has_pipe.first_q_reg[0]\,
      \opt_has_pipe.first_q_reg[0]_1\ => \opt_has_pipe.first_q_reg[0]_0\,
      \opt_has_pipe.first_q_reg[0]_2\ => \opt_has_pipe.first_q_reg[0]_1\,
      p_3_in => p_3_in,
      p_4_in => p_4_in,
      vsm_shifter_event_error => vsm_shifter_event_error
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay__parameterized10\ is
  port (
    rm_info_valid_vec : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \opt_has_pipe.first_q_reg[0]\ : in STD_LOGIC;
    rm_id_valid : in STD_LOGIC;
    clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    bs_info_valid_vec : in STD_LOGIC;
    \reset_duration_reg[7]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \reset_duration_reg[7]_0\ : in STD_LOGIC;
    ctrl_from_mem : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \reset_duration_reg[5]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \reset_duration_reg[5]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \reset_duration_reg[3]\ : in STD_LOGIC;
    \reset_duration_reg[4]\ : in STD_LOGIC;
    \reset_duration_reg[7]_1\ : in STD_LOGIC;
    \reset_duration_reg[5]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay__parameterized10\ : entity is "delay";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay__parameterized10\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay__parameterized10\ is
begin
i_pipe: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xbip_pipe_v3_0_6_viv__parameterized17_23\
     port map (
      D(6 downto 0) => D(6 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      bs_info_valid_vec => bs_info_valid_vec,
      clk => clk,
      ctrl_from_mem(6 downto 0) => ctrl_from_mem(6 downto 0),
      \opt_has_pipe.first_q_reg[0]_0\ => \opt_has_pipe.first_q_reg[0]\,
      \opt_has_pipe.i_pipe[2].pipe_reg[2][0]_0\ => rm_info_valid_vec,
      \reset_duration_reg[3]\ => \reset_duration_reg[3]\,
      \reset_duration_reg[4]\ => \reset_duration_reg[4]\,
      \reset_duration_reg[5]\(3 downto 0) => \reset_duration_reg[5]\(3 downto 0),
      \reset_duration_reg[5]_0\(1 downto 0) => \reset_duration_reg[5]_0\(1 downto 0),
      \reset_duration_reg[5]_1\ => \reset_duration_reg[5]_1\,
      \reset_duration_reg[7]\(6 downto 0) => \reset_duration_reg[7]\(6 downto 0),
      \reset_duration_reg[7]_0\ => \reset_duration_reg[7]_0\,
      \reset_duration_reg[7]_1\ => \reset_duration_reg[7]_1\,
      rm_id_valid => rm_id_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay__parameterized10_8\ is
  port (
    bs_info_valid_vec : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \reset_duration_stored_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \current_state_reg[3]\ : out STD_LOGIC;
    hw_trigger_used : out STD_LOGIC;
    \reset_duration_reg[7]\ : out STD_LOGIC;
    \reset_duration_reg[4]\ : out STD_LOGIC;
    \opt_has_pipe.i_pipe[2].pipe_reg[2][0]\ : out STD_LOGIC;
    reg_write_complete_sw_trigger_reg_reg : out STD_LOGIC;
    \opt_has_pipe.i_pipe[2].pipe_reg[2][0]_0\ : out STD_LOGIC;
    reset_0 : out STD_LOGIC;
    \opt_has_pipe.first_q_reg[0]\ : in STD_LOGIC;
    rm_info_valid_vec : in STD_LOGIC;
    clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \current_state_reg[3]_0\ : in STD_LOGIC;
    \current_state_reg[3]_1\ : in STD_LOGIC;
    \current_state_reg[3]_2\ : in STD_LOGIC;
    \current_state_reg[0]\ : in STD_LOGIC;
    \current_state_reg[0]_0\ : in STD_LOGIC;
    \current_state_reg[0]_1\ : in STD_LOGIC;
    \current_state_reg[1]\ : in STD_LOGIC;
    \current_state_reg[1]_0\ : in STD_LOGIC;
    reset : in STD_LOGIC;
    \reset_duration_reg[6]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    startup_required : in STD_LOGIC;
    using_sw_trigger : in STD_LOGIC;
    \current_state_reg[0]_2\ : in STD_LOGIC;
    \current_state_reg[0]_3\ : in STD_LOGIC;
    \current_state_reg[0]_4\ : in STD_LOGIC;
    \current_state_reg[0]_5\ : in STD_LOGIC;
    \current_state_reg[1]_1\ : in STD_LOGIC;
    \current_state_reg[1]_2\ : in STD_LOGIC;
    \reset_duration_reg[6]_0\ : in STD_LOGIC;
    \reset_duration_reg[7]_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \reset_duration_reg[6]_1\ : in STD_LOGIC;
    ctrl_from_mem : in STD_LOGIC_VECTOR ( 0 to 0 );
    sw_trigger_pending_reg : in STD_LOGIC;
    reg_write_complete_sw_trigger_reg : in STD_LOGIC;
    sw_trigger_pending : in STD_LOGIC;
    rm_reset_i_reg : in STD_LOGIC;
    rm_reset_i_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    rm_reset_i_reg_1 : in STD_LOGIC;
    vsm_shifter_rm_reset : in STD_LOGIC;
    rm_reset_i_reg_2 : in STD_LOGIC;
    \current_state[1]_i_5\ : in STD_LOGIC;
    \current_state[1]_i_5_0\ : in STD_LOGIC;
    \current_state[1]_i_5_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay__parameterized10_8\ : entity is "delay";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay__parameterized10_8\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay__parameterized10_8\ is
begin
i_pipe: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xbip_pipe_v3_0_6_viv__parameterized17\
     port map (
      D(2 downto 0) => D(2 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      clk => clk,
      ctrl_from_mem(0) => ctrl_from_mem(0),
      \current_state[1]_i_5_0\ => \current_state[1]_i_5\,
      \current_state[1]_i_5_1\ => \current_state[1]_i_5_0\,
      \current_state[1]_i_5_2\ => \current_state[1]_i_5_1\,
      \current_state_reg[0]\ => \current_state_reg[0]\,
      \current_state_reg[0]_0\ => \current_state_reg[0]_0\,
      \current_state_reg[0]_1\ => \current_state_reg[0]_1\,
      \current_state_reg[0]_2\ => \current_state_reg[0]_2\,
      \current_state_reg[0]_3\ => \current_state_reg[0]_3\,
      \current_state_reg[0]_4\ => \current_state_reg[0]_4\,
      \current_state_reg[0]_5\ => \current_state_reg[0]_5\,
      \current_state_reg[1]\ => \current_state_reg[1]\,
      \current_state_reg[1]_0\ => \current_state_reg[1]_0\,
      \current_state_reg[1]_1\ => \current_state_reg[1]_1\,
      \current_state_reg[1]_2\ => \current_state_reg[1]_2\,
      \current_state_reg[3]\ => \current_state_reg[3]\,
      \current_state_reg[3]_0\ => \current_state_reg[3]_0\,
      \current_state_reg[3]_1\ => \current_state_reg[3]_1\,
      \current_state_reg[3]_2\ => \current_state_reg[3]_2\,
      hw_trigger_used => hw_trigger_used,
      \opt_has_pipe.first_q_reg[0]_0\ => \opt_has_pipe.first_q_reg[0]\,
      \opt_has_pipe.i_pipe[2].pipe_reg[2][0]_0\ => bs_info_valid_vec,
      \opt_has_pipe.i_pipe[2].pipe_reg[2][0]_1\ => \opt_has_pipe.i_pipe[2].pipe_reg[2][0]\,
      \opt_has_pipe.i_pipe[2].pipe_reg[2][0]_2\ => \opt_has_pipe.i_pipe[2].pipe_reg[2][0]_0\,
      reg_write_complete_sw_trigger_reg => reg_write_complete_sw_trigger_reg,
      reg_write_complete_sw_trigger_reg_reg => reg_write_complete_sw_trigger_reg_reg,
      reset => reset,
      reset_0 => reset_0,
      \reset_duration_reg[4]\ => \reset_duration_reg[4]\,
      \reset_duration_reg[6]\(0) => \reset_duration_reg[6]\(0),
      \reset_duration_reg[6]_0\ => \reset_duration_reg[6]_0\,
      \reset_duration_reg[6]_1\ => \reset_duration_reg[6]_1\,
      \reset_duration_reg[7]\ => \reset_duration_reg[7]\,
      \reset_duration_reg[7]_0\(6 downto 0) => \reset_duration_reg[7]_0\(6 downto 0),
      \reset_duration_stored_reg[6]\(0) => \reset_duration_stored_reg[6]\(0),
      rm_info_valid_vec => rm_info_valid_vec,
      rm_reset_i_reg => rm_reset_i_reg,
      rm_reset_i_reg_0(0) => rm_reset_i_reg_0(0),
      rm_reset_i_reg_1 => rm_reset_i_reg_1,
      rm_reset_i_reg_2 => rm_reset_i_reg_2,
      startup_required => startup_required,
      sw_trigger_pending => sw_trigger_pending,
      sw_trigger_pending_reg => sw_trigger_pending_reg,
      using_sw_trigger => using_sw_trigger,
      vsm_shifter_rm_reset => vsm_shifter_rm_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay__parameterized2\ is
  port (
    \out\ : out STD_LOGIC;
    \opt_has_pipe.first_q_reg[0]\ : in STD_LOGIC;
    \opt_has_pipe.first_q_reg[0]_0\ : in STD_LOGIC;
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay__parameterized2\ : entity is "delay";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay__parameterized2\ is
begin
i_pipe: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xbip_pipe_v3_0_6_viv__parameterized5_27\
     port map (
      clk => clk,
      \opt_has_pipe.first_q_reg[0]_0\ => \opt_has_pipe.first_q_reg[0]\,
      \opt_has_pipe.first_q_reg[0]_1\ => \opt_has_pipe.first_q_reg[0]_0\,
      \out\ => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay__parameterized2_0\ is
  port (
    \out\ : out STD_LOGIC;
    \opt_has_pipe.first_q_reg[0]\ : out STD_LOGIC;
    I44 : out STD_LOGIC;
    \opt_has_pipe.first_q_reg[0]_0\ : in STD_LOGIC;
    read_from_bs_info_registers_cmb : in STD_LOGIC;
    clk : in STD_LOGIC;
    \b_bs_info.reg_rdata_bs_table_size_reg[0]\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \b_bs_info.reg_rdata_bs_table_size_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \b_bs_info.reg_rdata_bs_table_address_reg[31]\ : in STD_LOGIC;
    in_shutdown_d1 : in STD_LOGIC;
    \b_bs_info.reg_rdata_bs_table_address_reg[31]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay__parameterized2_0\ : entity is "delay";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay__parameterized2_0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay__parameterized2_0\ is
begin
i_pipe: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xbip_pipe_v3_0_6_viv__parameterized5_26\
     port map (
      E(0) => E(0),
      I44 => I44,
      Q(1 downto 0) => Q(1 downto 0),
      \b_bs_info.reg_rdata_bs_table_address_reg[31]\ => \b_bs_info.reg_rdata_bs_table_address_reg[31]\,
      \b_bs_info.reg_rdata_bs_table_address_reg[31]_0\ => \b_bs_info.reg_rdata_bs_table_address_reg[31]_0\,
      \b_bs_info.reg_rdata_bs_table_size_reg[0]\ => \b_bs_info.reg_rdata_bs_table_size_reg[0]\,
      \b_bs_info.reg_rdata_bs_table_size_reg[0]_0\ => \b_bs_info.reg_rdata_bs_table_size_reg[0]_0\,
      clk => clk,
      in_shutdown_d1 => in_shutdown_d1,
      \opt_has_pipe.first_q_reg[0]_0\ => \opt_has_pipe.first_q_reg[0]\,
      \opt_has_pipe.first_q_reg[0]_1\ => \opt_has_pipe.first_q_reg[0]_0\,
      \out\ => \out\,
      read_from_bs_info_registers_cmb => read_from_bs_info_registers_cmb
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay__parameterized2_1\ is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \opt_has_pipe.first_q_reg[0]\ : in STD_LOGIC;
    rm_info_valid_vec : in STD_LOGIC;
    clk : in STD_LOGIC;
    \b_bs_info.reg_rdata_bs_table_size_reg[0]\ : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \b_bs_info.reg_rdata_bs_table_size_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay__parameterized2_1\ : entity is "delay";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay__parameterized2_1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay__parameterized2_1\ is
begin
i_pipe: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xbip_pipe_v3_0_6_viv__parameterized5_25\
     port map (
      E(0) => E(0),
      SR(0) => SR(0),
      \b_bs_info.reg_rdata_bs_table_size_reg[0]\ => \b_bs_info.reg_rdata_bs_table_size_reg[0]\,
      \b_bs_info.reg_rdata_bs_table_size_reg[0]_0\ => \b_bs_info.reg_rdata_bs_table_size_reg[0]_0\,
      clk => clk,
      \opt_has_pipe.first_q_reg[0]_0\ => \opt_has_pipe.first_q_reg[0]\,
      \out\ => \out\,
      rm_info_valid_vec => rm_info_valid_vec
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay__parameterized2_10\ is
  port (
    fetch_error_flag_reg : out STD_LOGIC;
    bad_config_error_flag_reg : out STD_LOGIC;
    cp_error_flag_reg : out STD_LOGIC;
    rm_id_valid : out STD_LOGIC;
    \opt_has_pipe.first_q_reg[0]\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    fetch_error_flag_reg_0 : in STD_LOGIC;
    fetch_error_flag_reg_1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    din : in STD_LOGIC_VECTOR ( 0 to 0 );
    bad_config_error_flag_reg_0 : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    cp_error_flag : in STD_LOGIC;
    cp0_vs_id : in STD_LOGIC;
    p_3_in : in STD_LOGIC;
    cp_error_flag_reg_0 : in STD_LOGIC;
    user_restarted_with_status : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay__parameterized2_10\ : entity is "delay";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay__parameterized2_10\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay__parameterized2_10\ is
begin
i_pipe: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xbip_pipe_v3_0_6_viv__parameterized5_16\
     port map (
      Q(3 downto 0) => Q(3 downto 0),
      bad_config_error_flag_reg => bad_config_error_flag_reg,
      bad_config_error_flag_reg_0 => bad_config_error_flag_reg_0,
      clk => clk,
      cp0_vs_id => cp0_vs_id,
      cp_error_flag => cp_error_flag,
      cp_error_flag_reg => cp_error_flag_reg,
      cp_error_flag_reg_0 => cp_error_flag_reg_0,
      din(0) => din(0),
      fetch_error_flag_reg => fetch_error_flag_reg,
      fetch_error_flag_reg_0 => fetch_error_flag_reg_0,
      fetch_error_flag_reg_1 => fetch_error_flag_reg_1,
      \opt_has_pipe.first_q_reg[0]_0\ => \opt_has_pipe.first_q_reg[0]\,
      \out\ => \out\,
      p_0_in => p_0_in,
      p_3_in => p_3_in,
      rm_id_valid => rm_id_valid,
      user_restarted_with_status => user_restarted_with_status
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay__parameterized2_11\ is
  port (
    \opt_has_pipe.first_q_reg[0]\ : out STD_LOGIC;
    \opt_has_pipe.first_q_reg[0]_0\ : in STD_LOGIC;
    \opt_has_pipe.first_q_reg[0]_1\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    rm_id_from_mem_vec : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay__parameterized2_11\ : entity is "delay";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay__parameterized2_11\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay__parameterized2_11\ is
begin
i_pipe: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xbip_pipe_v3_0_6_viv__parameterized5_15\
     port map (
      clk => clk,
      \opt_has_pipe.first_q_reg[0]_0\ => \opt_has_pipe.first_q_reg[0]\,
      \opt_has_pipe.first_q_reg[0]_1\ => \opt_has_pipe.first_q_reg[0]_0\,
      \opt_has_pipe.first_q_reg[0]_2\ => \opt_has_pipe.first_q_reg[0]_1\,
      rm_id_from_mem_vec => rm_id_from_mem_vec
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay__parameterized2_12\ is
  port (
    \out\ : out STD_LOGIC;
    \vsm_addr_reg[4]\ : out STD_LOGIC;
    \opt_has_pipe.first_q_reg[0]\ : in STD_LOGIC;
    read_from_trigger_registers_cmb : in STD_LOGIC;
    clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \b_trigger_table.trigger2rm_table_reg_0_1_0_0\ : in STD_LOGIC;
    \b_trigger_table.trigger2rm_table_reg_0_1_0_0_0\ : in STD_LOGIC;
    in_shutdown_d1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay__parameterized2_12\ : entity is "delay";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay__parameterized2_12\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay__parameterized2_12\ is
begin
i_pipe: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xbip_pipe_v3_0_6_viv__parameterized5_14\
     port map (
      Q(1 downto 0) => Q(1 downto 0),
      \b_trigger_table.trigger2rm_table_reg_0_1_0_0\ => \b_trigger_table.trigger2rm_table_reg_0_1_0_0\,
      \b_trigger_table.trigger2rm_table_reg_0_1_0_0_0\ => \b_trigger_table.trigger2rm_table_reg_0_1_0_0_0\,
      clk => clk,
      in_shutdown_d1 => in_shutdown_d1,
      \opt_has_pipe.first_q_reg[0]_0\ => \opt_has_pipe.first_q_reg[0]\,
      \out\ => \out\,
      read_from_trigger_registers_cmb => read_from_trigger_registers_cmb,
      \vsm_addr_reg[4]\ => \vsm_addr_reg[4]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay__parameterized2_13\ is
  port (
    \out\ : out STD_LOGIC;
    \opt_has_pipe.first_q_reg[0]\ : out STD_LOGIC;
    reg_tready_d0 : out STD_LOGIC;
    reg_tready_i0 : out STD_LOGIC;
    \opt_has_pipe.first_q_reg[0]_0\ : out STD_LOGIC;
    \opt_has_pipe.first_q_reg[0]_1\ : out STD_LOGIC;
    \opt_has_pipe.first_q_reg[0]_2\ : out STD_LOGIC;
    \opt_has_pipe.first_q_reg[0]_3\ : out STD_LOGIC;
    \opt_has_pipe.first_q_reg[0]_4\ : out STD_LOGIC;
    \opt_has_pipe.first_q_reg[0]_5\ : out STD_LOGIC;
    \opt_has_pipe.first_q_reg[0]_6\ : out STD_LOGIC;
    \opt_has_pipe.first_q_reg[0]_7\ : out STD_LOGIC;
    \opt_has_pipe.first_q_reg[0]_8\ : out STD_LOGIC;
    \opt_has_pipe.first_q_reg[0]_9\ : in STD_LOGIC;
    \opt_has_pipe.first_q_reg[0]_10\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    \reg_rdata_reg[31]\ : in STD_LOGIC;
    \reg_rdata_reg[31]_0\ : in STD_LOGIC;
    \reg_rdata_reg[31]_1\ : in STD_LOGIC;
    sw_trigger_pending : in STD_LOGIC;
    \reg_rdata_reg[31]_2\ : in STD_LOGIC;
    reg_tready_d1_reg : in STD_LOGIC;
    reg_tready_i_reg : in STD_LOGIC;
    reg_tready_d1_reg_0 : in STD_LOGIC;
    reg_tready_d1 : in STD_LOGIC;
    \reg_rdata_reg[8]\ : in STD_LOGIC;
    \reg_rdata_reg[8]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \reg_rdata_reg[8]_1\ : in STD_LOGIC;
    \reg_rdata_reg[8]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \reg_rdata_reg[7]\ : in STD_LOGIC;
    \reg_rdata_reg[6]\ : in STD_LOGIC;
    \reg_rdata_reg[5]\ : in STD_LOGIC;
    \reg_rdata_reg[4]\ : in STD_LOGIC;
    \reg_rdata_reg[3]\ : in STD_LOGIC;
    \reg_rdata_reg[2]\ : in STD_LOGIC;
    \reg_rdata_reg[1]\ : in STD_LOGIC;
    reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay__parameterized2_13\ : entity is "delay";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay__parameterized2_13\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay__parameterized2_13\ is
begin
i_pipe: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xbip_pipe_v3_0_6_viv__parameterized5\
     port map (
      Q(7 downto 0) => Q(7 downto 0),
      clk => clk,
      \opt_has_pipe.first_q_reg[0]_0\ => \opt_has_pipe.first_q_reg[0]\,
      \opt_has_pipe.first_q_reg[0]_1\ => \opt_has_pipe.first_q_reg[0]_0\,
      \opt_has_pipe.first_q_reg[0]_10\ => \opt_has_pipe.first_q_reg[0]_9\,
      \opt_has_pipe.first_q_reg[0]_11\ => \opt_has_pipe.first_q_reg[0]_10\,
      \opt_has_pipe.first_q_reg[0]_2\ => \opt_has_pipe.first_q_reg[0]_1\,
      \opt_has_pipe.first_q_reg[0]_3\ => \opt_has_pipe.first_q_reg[0]_2\,
      \opt_has_pipe.first_q_reg[0]_4\ => \opt_has_pipe.first_q_reg[0]_3\,
      \opt_has_pipe.first_q_reg[0]_5\ => \opt_has_pipe.first_q_reg[0]_4\,
      \opt_has_pipe.first_q_reg[0]_6\ => \opt_has_pipe.first_q_reg[0]_5\,
      \opt_has_pipe.first_q_reg[0]_7\ => \opt_has_pipe.first_q_reg[0]_6\,
      \opt_has_pipe.first_q_reg[0]_8\ => \opt_has_pipe.first_q_reg[0]_7\,
      \opt_has_pipe.first_q_reg[0]_9\ => \opt_has_pipe.first_q_reg[0]_8\,
      \out\ => \out\,
      \reg_rdata_reg[1]\ => \reg_rdata_reg[1]\,
      \reg_rdata_reg[2]\ => \reg_rdata_reg[2]\,
      \reg_rdata_reg[31]\ => \reg_rdata_reg[31]\,
      \reg_rdata_reg[31]_0\ => \reg_rdata_reg[31]_0\,
      \reg_rdata_reg[31]_1\ => \reg_rdata_reg[31]_1\,
      \reg_rdata_reg[31]_2\ => \reg_rdata_reg[31]_2\,
      \reg_rdata_reg[3]\ => \reg_rdata_reg[3]\,
      \reg_rdata_reg[4]\ => \reg_rdata_reg[4]\,
      \reg_rdata_reg[5]\ => \reg_rdata_reg[5]\,
      \reg_rdata_reg[6]\ => \reg_rdata_reg[6]\,
      \reg_rdata_reg[7]\ => \reg_rdata_reg[7]\,
      \reg_rdata_reg[8]\ => \reg_rdata_reg[8]\,
      \reg_rdata_reg[8]_0\ => \reg_rdata_reg[8]_0\,
      \reg_rdata_reg[8]_1\ => \reg_rdata_reg[8]_1\,
      \reg_rdata_reg[8]_2\(7 downto 0) => \reg_rdata_reg[8]_2\(7 downto 0),
      reg_tready_d0 => reg_tready_d0,
      reg_tready_d1 => reg_tready_d1,
      reg_tready_d1_reg => reg_tready_d1_reg,
      reg_tready_d1_reg_0 => reg_tready_d1_reg_0,
      reg_tready_i0 => reg_tready_i0,
      reg_tready_i_reg => reg_tready_i_reg,
      reset => reset,
      sw_trigger_pending => sw_trigger_pending
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay__parameterized2_2\ is
  port (
    \out\ : out STD_LOGIC;
    \vsm_addr_reg[2]\ : out STD_LOGIC;
    \vsm_addr_reg[2]_0\ : out STD_LOGIC;
    \vsm_addr_reg[2]_1\ : out STD_LOGIC;
    \vsm_addr_reg[2]_2\ : out STD_LOGIC;
    \vsm_addr_reg[2]_3\ : out STD_LOGIC;
    \vsm_addr_reg[2]_4\ : out STD_LOGIC;
    \vsm_addr_reg[2]_5\ : out STD_LOGIC;
    \vsm_addr_reg[2]_6\ : out STD_LOGIC;
    \b_bs_info.reg_rdata_bs_table_address_reg[0]\ : out STD_LOGIC;
    \b_bs_info.reg_rdata_bs_table_address_reg[31]\ : out STD_LOGIC;
    \b_bs_info.b_write_to_bs_info_registers_edge.axi_write_complete_reg\ : out STD_LOGIC;
    reset_0 : out STD_LOGIC;
    \b_bs_info.reg_rdata_bs_table_size_reg[13]\ : out STD_LOGIC;
    \b_bs_info.reg_rdata_bs_table_size_reg[14]\ : out STD_LOGIC;
    \b_bs_info.reg_rdata_bs_table_size_reg[15]\ : out STD_LOGIC;
    \b_bs_info.reg_rdata_bs_table_size_reg[16]\ : out STD_LOGIC;
    \b_bs_info.reg_rdata_bs_table_size_reg[17]\ : out STD_LOGIC;
    \b_bs_info.reg_rdata_bs_table_size_reg[18]\ : out STD_LOGIC;
    \b_bs_info.reg_rdata_bs_table_size_reg[19]\ : out STD_LOGIC;
    \b_bs_info.reg_rdata_bs_table_size_reg[20]\ : out STD_LOGIC;
    \b_bs_info.reg_rdata_bs_table_size_reg[21]\ : out STD_LOGIC;
    \b_bs_info.reg_rdata_bs_table_size_reg[22]\ : out STD_LOGIC;
    \b_bs_info.reg_rdata_bs_table_size_reg[23]\ : out STD_LOGIC;
    \b_bs_info.reg_rdata_bs_table_size_reg[24]\ : out STD_LOGIC;
    \b_bs_info.reg_rdata_bs_table_size_reg[25]\ : out STD_LOGIC;
    \b_bs_info.reg_rdata_bs_table_size_reg[26]\ : out STD_LOGIC;
    \b_bs_info.reg_rdata_bs_table_size_reg[27]\ : out STD_LOGIC;
    \b_bs_info.reg_rdata_bs_table_size_reg[28]\ : out STD_LOGIC;
    \b_bs_info.reg_rdata_bs_table_size_reg[29]\ : out STD_LOGIC;
    \b_bs_info.reg_rdata_bs_table_size_reg[30]\ : out STD_LOGIC;
    \opt_has_pipe.first_q_reg[0]\ : in STD_LOGIC;
    \opt_has_pipe.first_q_reg[0]_0\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    reg_rdata_rm_table_ctrl1_out : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \reg_rdata_reg[30]\ : in STD_LOGIC;
    \reg_rdata_reg[2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \reg_rdata_reg[1]\ : in STD_LOGIC;
    \reg_rdata_reg[3]\ : in STD_LOGIC;
    \reg_rdata_reg[4]\ : in STD_LOGIC;
    \reg_rdata_reg[5]\ : in STD_LOGIC;
    \reg_rdata_reg[6]\ : in STD_LOGIC;
    \reg_rdata_reg[7]\ : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_rdata_reg[31]\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \reg_rdata_reg[31]_0\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \s_axi_rresp_i_reg[1]\ : in STD_LOGIC;
    reset : in STD_LOGIC;
    \reg_rdata_reg[30]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay__parameterized2_2\ : entity is "delay";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay__parameterized2_2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay__parameterized2_2\ is
begin
i_pipe: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xbip_pipe_v3_0_6_viv__parameterized5_24\
     port map (
      Q(1 downto 0) => Q(1 downto 0),
      \b_bs_info.b_write_to_bs_info_registers_edge.axi_write_complete_reg\ => \b_bs_info.b_write_to_bs_info_registers_edge.axi_write_complete_reg\,
      \b_bs_info.reg_rdata_bs_table_address_reg[0]\ => \b_bs_info.reg_rdata_bs_table_address_reg[0]\,
      \b_bs_info.reg_rdata_bs_table_address_reg[31]\ => \b_bs_info.reg_rdata_bs_table_address_reg[31]\,
      \b_bs_info.reg_rdata_bs_table_size_reg[13]\ => \b_bs_info.reg_rdata_bs_table_size_reg[13]\,
      \b_bs_info.reg_rdata_bs_table_size_reg[14]\ => \b_bs_info.reg_rdata_bs_table_size_reg[14]\,
      \b_bs_info.reg_rdata_bs_table_size_reg[15]\ => \b_bs_info.reg_rdata_bs_table_size_reg[15]\,
      \b_bs_info.reg_rdata_bs_table_size_reg[16]\ => \b_bs_info.reg_rdata_bs_table_size_reg[16]\,
      \b_bs_info.reg_rdata_bs_table_size_reg[17]\ => \b_bs_info.reg_rdata_bs_table_size_reg[17]\,
      \b_bs_info.reg_rdata_bs_table_size_reg[18]\ => \b_bs_info.reg_rdata_bs_table_size_reg[18]\,
      \b_bs_info.reg_rdata_bs_table_size_reg[19]\ => \b_bs_info.reg_rdata_bs_table_size_reg[19]\,
      \b_bs_info.reg_rdata_bs_table_size_reg[20]\ => \b_bs_info.reg_rdata_bs_table_size_reg[20]\,
      \b_bs_info.reg_rdata_bs_table_size_reg[21]\ => \b_bs_info.reg_rdata_bs_table_size_reg[21]\,
      \b_bs_info.reg_rdata_bs_table_size_reg[22]\ => \b_bs_info.reg_rdata_bs_table_size_reg[22]\,
      \b_bs_info.reg_rdata_bs_table_size_reg[23]\ => \b_bs_info.reg_rdata_bs_table_size_reg[23]\,
      \b_bs_info.reg_rdata_bs_table_size_reg[24]\ => \b_bs_info.reg_rdata_bs_table_size_reg[24]\,
      \b_bs_info.reg_rdata_bs_table_size_reg[25]\ => \b_bs_info.reg_rdata_bs_table_size_reg[25]\,
      \b_bs_info.reg_rdata_bs_table_size_reg[26]\ => \b_bs_info.reg_rdata_bs_table_size_reg[26]\,
      \b_bs_info.reg_rdata_bs_table_size_reg[27]\ => \b_bs_info.reg_rdata_bs_table_size_reg[27]\,
      \b_bs_info.reg_rdata_bs_table_size_reg[28]\ => \b_bs_info.reg_rdata_bs_table_size_reg[28]\,
      \b_bs_info.reg_rdata_bs_table_size_reg[29]\ => \b_bs_info.reg_rdata_bs_table_size_reg[29]\,
      \b_bs_info.reg_rdata_bs_table_size_reg[30]\ => \b_bs_info.reg_rdata_bs_table_size_reg[30]\,
      clk => clk,
      \in\(0) => \in\(0),
      \opt_has_pipe.first_q_reg[0]_0\ => \opt_has_pipe.first_q_reg[0]\,
      \opt_has_pipe.first_q_reg[0]_1\ => \opt_has_pipe.first_q_reg[0]_0\,
      \out\ => \out\,
      \reg_rdata_reg[1]\ => \reg_rdata_reg[1]\,
      \reg_rdata_reg[2]\(1 downto 0) => \reg_rdata_reg[2]\(1 downto 0),
      \reg_rdata_reg[30]\ => \reg_rdata_reg[30]\,
      \reg_rdata_reg[30]_0\ => \reg_rdata_reg[30]_0\,
      \reg_rdata_reg[31]\(19 downto 0) => \reg_rdata_reg[31]\(19 downto 0),
      \reg_rdata_reg[31]_0\(19 downto 0) => \reg_rdata_reg[31]_0\(19 downto 0),
      \reg_rdata_reg[3]\ => \reg_rdata_reg[3]\,
      \reg_rdata_reg[4]\ => \reg_rdata_reg[4]\,
      \reg_rdata_reg[5]\ => \reg_rdata_reg[5]\,
      \reg_rdata_reg[6]\ => \reg_rdata_reg[6]\,
      \reg_rdata_reg[7]\ => \reg_rdata_reg[7]\,
      reg_rdata_rm_table_ctrl1_out(7 downto 0) => reg_rdata_rm_table_ctrl1_out(7 downto 0),
      reset => reset,
      reset_0 => reset_0,
      \s_axi_rresp_i_reg[1]\ => \s_axi_rresp_i_reg[1]\,
      \vsm_addr_reg[2]\ => \vsm_addr_reg[2]\,
      \vsm_addr_reg[2]_0\ => \vsm_addr_reg[2]_0\,
      \vsm_addr_reg[2]_1\ => \vsm_addr_reg[2]_1\,
      \vsm_addr_reg[2]_2\ => \vsm_addr_reg[2]_2\,
      \vsm_addr_reg[2]_3\ => \vsm_addr_reg[2]_3\,
      \vsm_addr_reg[2]_4\ => \vsm_addr_reg[2]_4\,
      \vsm_addr_reg[2]_5\ => \vsm_addr_reg[2]_5\,
      \vsm_addr_reg[2]_6\ => \vsm_addr_reg[2]_6\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay__parameterized2_3\ is
  port (
    \out\ : out STD_LOGIC;
    \opt_has_pipe.first_q_reg[0]\ : in STD_LOGIC;
    \opt_has_pipe.first_q_reg[0]_0\ : in STD_LOGIC;
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay__parameterized2_3\ : entity is "delay";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay__parameterized2_3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay__parameterized2_3\ is
begin
i_pipe: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xbip_pipe_v3_0_6_viv__parameterized5_22\
     port map (
      clk => clk,
      \opt_has_pipe.first_q_reg[0]_0\ => \opt_has_pipe.first_q_reg[0]\,
      \opt_has_pipe.first_q_reg[0]_1\ => \opt_has_pipe.first_q_reg[0]_0\,
      \out\ => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay__parameterized2_4\ is
  port (
    \out\ : out STD_LOGIC;
    in_shutdown_reg : out STD_LOGIC;
    \opt_has_pipe.first_q_reg[0]\ : out STD_LOGIC;
    \opt_has_pipe.first_q_reg[0]_0\ : in STD_LOGIC;
    \opt_has_pipe.first_q_reg[0]_1\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    \b_rm_info.reg_rdata_rm_table_ctrl_reg[0]\ : in STD_LOGIC;
    \b_rm_info.reg_rdata_rm_table_ctrl_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay__parameterized2_4\ : entity is "delay";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay__parameterized2_4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay__parameterized2_4\ is
begin
i_pipe: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xbip_pipe_v3_0_6_viv__parameterized5_21\
     port map (
      \b_rm_info.reg_rdata_rm_table_ctrl_reg[0]\ => \b_rm_info.reg_rdata_rm_table_ctrl_reg[0]\,
      \b_rm_info.reg_rdata_rm_table_ctrl_reg[0]_0\ => \b_rm_info.reg_rdata_rm_table_ctrl_reg[0]_0\,
      clk => clk,
      in_shutdown_reg => in_shutdown_reg,
      \opt_has_pipe.first_q_reg[0]_0\ => \opt_has_pipe.first_q_reg[0]\,
      \opt_has_pipe.first_q_reg[0]_1\ => \opt_has_pipe.first_q_reg[0]_0\,
      \opt_has_pipe.first_q_reg[0]_2\ => \opt_has_pipe.first_q_reg[0]_1\,
      \out\ => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay__parameterized2_5\ is
  port (
    \out\ : out STD_LOGIC;
    \vsm_addr_reg[2]\ : out STD_LOGIC;
    \vsm_addr_reg[2]_0\ : out STD_LOGIC;
    \opt_has_pipe.first_q_reg[0]\ : in STD_LOGIC;
    read_from_rm_info_registers_cmb : in STD_LOGIC;
    clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \b_rm_info.reg_rdata_rm_table_ctrl_reg[0]\ : in STD_LOGIC;
    \b_rm_info.reg_rdata_rm_table_ctrl_reg[0]_0\ : in STD_LOGIC;
    \b_rm_info.reg_rdata_rm_table_ctrl_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay__parameterized2_5\ : entity is "delay";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay__parameterized2_5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay__parameterized2_5\ is
begin
i_pipe: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xbip_pipe_v3_0_6_viv__parameterized5_20\
     port map (
      Q(1 downto 0) => Q(1 downto 0),
      \b_rm_info.reg_rdata_rm_table_ctrl_reg[0]\ => \b_rm_info.reg_rdata_rm_table_ctrl_reg[0]\,
      \b_rm_info.reg_rdata_rm_table_ctrl_reg[0]_0\ => \b_rm_info.reg_rdata_rm_table_ctrl_reg[0]_0\,
      \b_rm_info.reg_rdata_rm_table_ctrl_reg[0]_1\ => \b_rm_info.reg_rdata_rm_table_ctrl_reg[0]_1\,
      clk => clk,
      \opt_has_pipe.first_q_reg[0]_0\ => \opt_has_pipe.first_q_reg[0]\,
      \out\ => \out\,
      read_from_rm_info_registers_cmb => read_from_rm_info_registers_cmb,
      \vsm_addr_reg[2]\ => \vsm_addr_reg[2]\,
      \vsm_addr_reg[2]_0\ => \vsm_addr_reg[2]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay__parameterized2_6\ is
  port (
    \out\ : out STD_LOGIC;
    reg_rdata_rm_table_ctrl : out STD_LOGIC;
    \opt_has_pipe.first_q_reg[0]\ : out STD_LOGIC;
    \opt_has_pipe.first_q_reg[0]_0\ : in STD_LOGIC;
    rm_id_valid : in STD_LOGIC;
    clk : in STD_LOGIC;
    \b_rm_info.reg_rdata_rm_table_ctrl_reg[0]\ : in STD_LOGIC;
    \b_rm_info.reg_rdata_rm_table_ctrl_reg[0]_0\ : in STD_LOGIC;
    \b_rm_info.reg_rdata_rm_table_ctrl_reg[0]_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    bs_addresses_from_mem : in STD_LOGIC;
    \b_rm_info.reg_rdata_rm_table_address_reg[0]\ : in STD_LOGIC;
    \b_rm_info.reg_rdata_rm_table_address_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay__parameterized2_6\ : entity is "delay";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay__parameterized2_6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay__parameterized2_6\ is
begin
i_pipe: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xbip_pipe_v3_0_6_viv__parameterized5_19\
     port map (
      Q(0) => Q(0),
      \b_rm_info.reg_rdata_rm_table_address_reg[0]\ => \b_rm_info.reg_rdata_rm_table_address_reg[0]\,
      \b_rm_info.reg_rdata_rm_table_address_reg[0]_0\ => \b_rm_info.reg_rdata_rm_table_address_reg[0]_0\,
      \b_rm_info.reg_rdata_rm_table_ctrl_reg[0]\ => \b_rm_info.reg_rdata_rm_table_ctrl_reg[0]\,
      \b_rm_info.reg_rdata_rm_table_ctrl_reg[0]_0\ => \b_rm_info.reg_rdata_rm_table_ctrl_reg[0]_0\,
      \b_rm_info.reg_rdata_rm_table_ctrl_reg[0]_1\ => \b_rm_info.reg_rdata_rm_table_ctrl_reg[0]_1\,
      bs_addresses_from_mem => bs_addresses_from_mem,
      clk => clk,
      \opt_has_pipe.first_q_reg[0]_0\ => \opt_has_pipe.first_q_reg[0]\,
      \opt_has_pipe.first_q_reg[0]_1\ => \opt_has_pipe.first_q_reg[0]_0\,
      \out\ => \out\,
      reg_rdata_rm_table_ctrl => reg_rdata_rm_table_ctrl,
      rm_id_valid => rm_id_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay__parameterized2_7\ is
  port (
    \out\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \opt_has_pipe.first_q_reg[0]\ : out STD_LOGIC;
    \b_rm_info.b_write_to_rm_info_registers_edge.axi_write_complete_reg\ : out STD_LOGIC;
    \opt_has_pipe.first_q_reg[0]_0\ : out STD_LOGIC;
    \opt_has_pipe.first_q_reg[0]_1\ : in STD_LOGIC;
    start_axi_read : in STD_LOGIC;
    clk : in STD_LOGIC;
    reg_rdata_trigger_table : in STD_LOGIC;
    \reg_rdata_reg[0]\ : in STD_LOGIC;
    \reg_rdata_reg[0]_0\ : in STD_LOGIC;
    \reg_rdata_reg[0]_1\ : in STD_LOGIC;
    \reg_rdata_reg[0]_2\ : in STD_LOGIC;
    \reg_rdata_reg[0]_3\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    reg_rdata_rm_table_ctrl1_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    sw_trigger_id : in STD_LOGIC;
    \reg_rdata[0]_i_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \s_axi_rresp_i_reg[1]\ : in STD_LOGIC;
    reg_write_complete_ctrl_reg : in STD_LOGIC;
    reg_write_complete_sw_trigger_reg : in STD_LOGIC;
    reg_tready_i_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay__parameterized2_7\ : entity is "delay";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay__parameterized2_7\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay__parameterized2_7\ is
begin
i_pipe: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xbip_pipe_v3_0_6_viv__parameterized5_18\
     port map (
      D(0) => D(0),
      Q(2 downto 0) => Q(2 downto 0),
      \b_rm_info.b_write_to_rm_info_registers_edge.axi_write_complete_reg\ => \b_rm_info.b_write_to_rm_info_registers_edge.axi_write_complete_reg\,
      clk => clk,
      \opt_has_pipe.first_q_reg[0]_0\ => \opt_has_pipe.first_q_reg[0]\,
      \opt_has_pipe.first_q_reg[0]_1\ => \opt_has_pipe.first_q_reg[0]_0\,
      \opt_has_pipe.first_q_reg[0]_2\ => \opt_has_pipe.first_q_reg[0]_1\,
      \out\ => \out\,
      \reg_rdata[0]_i_2_0\(0) => \reg_rdata[0]_i_2\(0),
      \reg_rdata_reg[0]\ => \reg_rdata_reg[0]\,
      \reg_rdata_reg[0]_0\ => \reg_rdata_reg[0]_0\,
      \reg_rdata_reg[0]_1\ => \reg_rdata_reg[0]_1\,
      \reg_rdata_reg[0]_2\ => \reg_rdata_reg[0]_2\,
      \reg_rdata_reg[0]_3\ => \reg_rdata_reg[0]_3\,
      reg_rdata_rm_table_ctrl1_out(0) => reg_rdata_rm_table_ctrl1_out(0),
      reg_rdata_trigger_table => reg_rdata_trigger_table,
      reg_tready_i_reg => reg_tready_i_reg,
      reg_write_complete_ctrl_reg => reg_write_complete_ctrl_reg,
      reg_write_complete_sw_trigger_reg => reg_write_complete_sw_trigger_reg,
      \s_axi_rresp_i_reg[1]\ => \s_axi_rresp_i_reg[1]\,
      start_axi_read => start_axi_read,
      sw_trigger_id => sw_trigger_id
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay__parameterized2_9\ is
  port (
    \out\ : out STD_LOGIC;
    start_fetching_all : out STD_LOGIC;
    \vsm_wdata_reg[16]\ : out STD_LOGIC;
    \opt_has_pipe.first_q_reg[0]\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    reg_wdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    rm_id_from_mem_vec : in STD_LOGIC;
    user_restarted_with_status059_out : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay__parameterized2_9\ : entity is "delay";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay__parameterized2_9\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay__parameterized2_9\ is
begin
i_pipe: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xbip_pipe_v3_0_6_viv__parameterized5_17\
     port map (
      Q(3 downto 0) => Q(3 downto 0),
      clk => clk,
      \in\(0) => \in\(0),
      \opt_has_pipe.first_q_reg[0]_0\ => \opt_has_pipe.first_q_reg[0]\,
      \out\ => \out\,
      reg_wdata(0) => reg_wdata(0),
      rm_id_from_mem_vec => rm_id_from_mem_vec,
      start_fetching_all => start_fetching_all,
      user_restarted_with_status059_out => user_restarted_with_status059_out,
      \vsm_wdata_reg[16]\ => \vsm_wdata_reg[16]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay__parameterized9\ is
  port (
    \opt_has_pipe.first_q_reg[0]\ : out STD_LOGIC;
    fifo_write : out STD_LOGIC;
    trigger_id_one_hot_valid0 : out STD_LOGIC;
    \opt_has_pipe.first_q_reg[0]_0\ : out STD_LOGIC;
    \opt_has_pipe.first_q_reg[0]_1\ : in STD_LOGIC;
    \opt_has_pipe.first_q_reg[0]_2\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    CARRY_OUT : in STD_LOGIC;
    trigger_valid_prev : in STD_LOGIC;
    fifo_not_full : in STD_LOGIC;
    current_state : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay__parameterized9\ : entity is "delay";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay__parameterized9\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay__parameterized9\ is
begin
i_pipe: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xbip_pipe_v3_0_6_viv__parameterized15\
     port map (
      CARRY_OUT => CARRY_OUT,
      clk => clk,
      current_state(1 downto 0) => current_state(1 downto 0),
      fifo_not_full => fifo_not_full,
      fifo_write => fifo_write,
      \opt_has_pipe.first_q_reg[0]_0\ => \opt_has_pipe.first_q_reg[0]\,
      \opt_has_pipe.first_q_reg[0]_1\ => \opt_has_pipe.first_q_reg[0]_0\,
      \opt_has_pipe.first_q_reg[0]_2\ => \opt_has_pipe.first_q_reg[0]_1\,
      \opt_has_pipe.first_q_reg[0]_3\ => \opt_has_pipe.first_q_reg[0]_2\,
      trigger_id_one_hot_valid0 => trigger_id_one_hot_valid0,
      trigger_valid_prev => trigger_valid_prev
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dfx_controller_dma_cmd_status is
  port (
    sig_reset_reg : out STD_LOGIC;
    sig_init_done : out STD_LOGIC;
    sig_cmd2mstr_cmd_valid : out STD_LOGIC;
    s_axis_mm2s_cmd_tready : out STD_LOGIC;
    sig_stat2rsc_status_ready : out STD_LOGIC;
    sig_init_reg_reg : out STD_LOGIC;
    sig_init_reg_reg_0 : out STD_LOGIC;
    sig_calc_error_reg_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 56 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg\ : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    sig_init_done_0 : in STD_LOGIC;
    sig_init_done_1 : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    sig_calc_error_reg_reg_0 : in STD_LOGIC;
    sig_calc_error_reg_reg_1 : in STD_LOGIC;
    sig_calc_error_reg_reg_2 : in STD_LOGIC;
    sig_calc_error_reg_reg_3 : in STD_LOGIC;
    sig_push_input_reg11_out : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    cmd_avail : in STD_LOGIC;
    sig_regfifo_empty_reg0 : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 55 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dfx_controller_dma_cmd_status;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dfx_controller_dma_cmd_status is
  signal I_CMD_FIFO_n_4 : STD_LOGIC;
  signal sig_init_done_2 : STD_LOGIC;
begin
\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dfx_controller_dma_fifo__parameterized0\
     port map (
      SR(0) => SR(0),
      clk => clk,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_init_done => sig_init_done_2,
      sig_init_done_reg_0 => I_CMD_FIFO_n_4,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_stat2rsc_status_ready => sig_stat2rsc_status_ready
    );
I_CMD_FIFO: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dfx_controller_dma_fifo
     port map (
      D(55 downto 0) => D(55 downto 0),
      Q(56 downto 0) => Q(56 downto 0),
      SR(0) => SR(0),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0\(0) => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]\(0),
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ => \USE_SINGLE_REG.sig_regfifo_full_reg_reg\,
      clk => clk,
      cmd_avail => cmd_avail,
      \in\(0) => \in\(0),
      s_axis_mm2s_cmd_tready => s_axis_mm2s_cmd_tready,
      sig_calc_error_reg_reg => sig_calc_error_reg_reg,
      sig_calc_error_reg_reg_0 => sig_calc_error_reg_reg_0,
      sig_calc_error_reg_reg_1 => sig_calc_error_reg_reg_1,
      sig_calc_error_reg_reg_2 => sig_calc_error_reg_reg_2,
      sig_calc_error_reg_reg_3 => sig_calc_error_reg_reg_3,
      sig_cmd2mstr_cmd_valid => sig_cmd2mstr_cmd_valid,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_init_done => sig_init_done,
      sig_init_done_0 => sig_init_done_0,
      sig_init_done_1 => sig_init_done_1,
      sig_init_done_2 => sig_init_done_2,
      sig_init_reg_reg_0 => sig_reset_reg,
      sig_init_reg_reg_1 => I_CMD_FIFO_n_4,
      sig_init_reg_reg_2 => sig_init_reg_reg,
      sig_init_reg_reg_3 => sig_init_reg_reg_0,
      sig_push_input_reg11_out => sig_push_input_reg11_out,
      sig_regfifo_empty_reg0 => sig_regfifo_empty_reg0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    sig_push_addr_reg1_out : out STD_LOGIC;
    FIFO_Full_reg_0 : out STD_LOGIC;
    sig_calc_error_reg_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 42 downto 0 );
    \INFERRED_GEN.cnt_i_reg[2]\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    sig_addr_reg_empty : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 41 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f is
begin
I_SRL_FIFO_RBU_F: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f
     port map (
      FIFO_Full_reg_0 => FIFO_Full_reg,
      FIFO_Full_reg_1 => FIFO_Full_reg_0,
      \INFERRED_GEN.cnt_i_reg[1]\ => \INFERRED_GEN.cnt_i_reg[1]\,
      \INFERRED_GEN.cnt_i_reg[2]\ => \INFERRED_GEN.cnt_i_reg[2]\,
      SR(0) => SR(0),
      clk => clk,
      \in\(41 downto 0) => \in\(41 downto 0),
      \out\(42 downto 0) => \out\(42 downto 0),
      sig_addr_reg_empty => sig_addr_reg_empty,
      sig_calc_error_reg_reg => sig_calc_error_reg_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_push_addr_reg1_out => sig_push_addr_reg1_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized0\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    sig_last_dbeat_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_s_ready_out_reg : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 : out STD_LOGIC;
    m_axi_mem_rlast_0 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]\ : in STD_LOGIC;
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    sig_dqual_reg_empty : in STD_LOGIC;
    sig_next_sequential_reg : in STD_LOGIC;
    sig_dqual_reg_empty_reg : in STD_LOGIC;
    \sig_dbeat_cntr_reg[0]\ : in STD_LOGIC;
    sig_last_dbeat_reg_0 : in STD_LOGIC;
    \sig_dbeat_cntr_reg[6]\ : in STD_LOGIC;
    \sig_dbeat_cntr_reg[5]\ : in STD_LOGIC;
    \sig_dbeat_cntr_reg[4]\ : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    sig_ld_new_cmd_reg : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    sig_stat2rsc_status_ready : in STD_LOGIC;
    sig_next_calc_error_reg : in STD_LOGIC;
    sig_addr_posted_cntr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_dqual_reg_empty_reg_0 : in STD_LOGIC;
    m_axi_mem_rvalid : in STD_LOGIC;
    sig_dqual_reg_empty_reg_1 : in STD_LOGIC;
    sig_dqual_reg_empty_reg_2 : in STD_LOGIC;
    sig_dqual_reg_full : in STD_LOGIC;
    sig_last_dbeat_reg_1 : in STD_LOGIC;
    m_axi_mem_rlast : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized0\ : entity is "srl_fifo_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized0\ is
begin
I_SRL_FIFO_RBU_F: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized0\
     port map (
      D(7 downto 0) => D(7 downto 0),
      E(0) => E(0),
      FIFO_Full_reg_0 => FIFO_Full_reg,
      \INFERRED_GEN.cnt_i_reg[0]\ => \INFERRED_GEN.cnt_i_reg[0]\,
      Q(7 downto 0) => Q(7 downto 0),
      SR(0) => SR(0),
      clk => clk,
      \in\(11 downto 0) => \in\(11 downto 0),
      m_axi_mem_rlast => m_axi_mem_rlast,
      m_axi_mem_rlast_0 => m_axi_mem_rlast_0,
      m_axi_mem_rvalid => m_axi_mem_rvalid,
      \out\(3 downto 0) => \out\(3 downto 0),
      sig_addr_posted_cntr(2 downto 0) => sig_addr_posted_cntr(2 downto 0),
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
      \sig_dbeat_cntr_reg[0]\ => \sig_dbeat_cntr_reg[0]\,
      \sig_dbeat_cntr_reg[4]\ => \sig_dbeat_cntr_reg[4]\,
      \sig_dbeat_cntr_reg[5]\ => \sig_dbeat_cntr_reg[5]\,
      \sig_dbeat_cntr_reg[6]\ => \sig_dbeat_cntr_reg[6]\,
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_dqual_reg_empty_reg => sig_dqual_reg_empty_reg,
      sig_dqual_reg_empty_reg_0 => sig_dqual_reg_empty_reg_0,
      sig_dqual_reg_empty_reg_1 => sig_dqual_reg_empty_reg_1,
      sig_dqual_reg_empty_reg_2 => sig_dqual_reg_empty_reg_2,
      sig_dqual_reg_full => sig_dqual_reg_full,
      sig_last_dbeat_reg => sig_last_dbeat_reg,
      sig_last_dbeat_reg_0 => sig_last_dbeat_reg_0,
      sig_last_dbeat_reg_1 => sig_last_dbeat_reg_1,
      sig_ld_new_cmd_reg => sig_ld_new_cmd_reg,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_next_calc_error_reg => sig_next_calc_error_reg,
      sig_next_sequential_reg => sig_next_sequential_reg,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_s_ready_out_reg => sig_s_ready_out_reg,
      sig_stat2rsc_status_ready => sig_stat2rsc_status_ready
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 33 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 0 to 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 33 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 0 to 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 6;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 32;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 1088;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 32;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b0";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 3;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 29;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 3;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 9;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 29;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 9;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 3;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 9;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 1;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 6;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute RD_MODE : integer;
  attribute RD_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 5;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 34;
  attribute READ_MODE : integer;
  attribute READ_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "0707";
  attribute VERSION : integer;
  attribute VERSION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 34;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 1;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 6;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 5;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 5;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 6;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 3;
  attribute invalid : integer;
  attribute invalid of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "soft";
  attribute stage1_valid : integer;
  attribute stage1_valid of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 1;
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base is
  signal \<const0>\ : STD_LOGIC;
  signal diff_pntr_pe : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal diff_pntr_pf_q : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal diff_pntr_pf_q0 : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal \^empty\ : STD_LOGIC;
  signal empty_i0 : STD_LOGIC;
  signal \^full\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_0\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_1\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_2\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_3\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_4\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_5\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_3\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_4\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_5\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_6\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_7\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_8\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[4]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0\ : STD_LOGIC;
  signal \grdc.diff_wr_rd_pntr_rdc0_out\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \gwdc.diff_wr_rd_pntr1_out\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal overflow_i0 : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal \^prog_empty\ : STD_LOGIC;
  signal \^prog_full\ : STD_LOGIC;
  signal ram_full_i0 : STD_LOGIC;
  signal ram_rd_en_i : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal rd_pntr_wr : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal rd_pntr_wr_cdc : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal rd_pntr_wr_cdc_dc : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^rd_rst_busy\ : STD_LOGIC;
  signal rdp_inst_n_7 : STD_LOGIC;
  signal rdp_inst_n_8 : STD_LOGIC;
  signal rdpp1_inst_n_0 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal rst_d1_inst_n_1 : STD_LOGIC;
  signal underflow_i0 : STD_LOGIC;
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal wr_pntr_plus1_pf : STD_LOGIC_VECTOR ( 5 downto 4 );
  signal wr_pntr_plus1_pf_carry : STD_LOGIC;
  signal wr_pntr_rd_cdc : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal wr_pntr_rd_cdc_dc : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal wrpp1_inst_n_0 : STD_LOGIC;
  signal wrpp2_inst_n_0 : STD_LOGIC;
  signal wrpp2_inst_n_1 : STD_LOGIC;
  signal wrpp2_inst_n_2 : STD_LOGIC;
  signal wrst_busy : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 33 downto 0 );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 6;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 1;
  attribute KEEP_HIERARCHY of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is "true";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 6;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 6;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 1;
  attribute KEEP_HIERARCHY of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is "true";
  attribute REG_OUTPUT of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute WIDTH of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 5;
  attribute XPM_CDC of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 6;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 1;
  attribute KEEP_HIERARCHY of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is "true";
  attribute REG_OUTPUT of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute WIDTH of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 6;
  attribute XPM_CDC of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 6;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 1;
  attribute KEEP_HIERARCHY of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is "true";
  attribute REG_OUTPUT of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute WIDTH of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 5;
  attribute XPM_CDC of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is "TRUE";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 5;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 5;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 34;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 34;
  attribute CASCADE_HEIGHT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute KEEP_HIERARCHY of \gen_sdpram.xpm_memory_base_inst\ : label is "soft";
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 1088;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 34;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 34;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 34;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 34;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 34;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 5;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 5;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 5;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 5;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 34;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 34;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 34;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 34;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute SIM_ASSERT_CHK of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 34;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 34;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 36;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 36;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  empty <= \^empty\;
  full <= \^full\;
  full_n <= \<const0>\;
  prog_empty <= \^prog_empty\;
  prog_full <= \^prog_full\;
  rd_rst_busy <= \^rd_rst_busy\;
  sbiterr <= \<const0>\;
  wr_ack <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\
     port map (
      dest_clk => wr_clk,
      dest_out_bin(5 downto 0) => rd_pntr_wr_cdc_dc(5 downto 0),
      src_clk => rd_clk,
      src_in_bin(5 downto 0) => rd_pntr_ext(5 downto 0)
    );
\gen_cdc_pntr.rd_pntr_cdc_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray
     port map (
      dest_clk => wr_clk,
      dest_out_bin(4 downto 0) => rd_pntr_wr_cdc(4 downto 0),
      src_clk => rd_clk,
      src_in_bin(4 downto 0) => rd_pntr_ext(4 downto 0)
    );
\gen_cdc_pntr.rpw_gray_reg\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec
     port map (
      D(4 downto 0) => rd_pntr_wr_cdc(4 downto 0),
      E(0) => wr_pntr_plus1_pf_carry,
      Q(4 downto 0) => rd_pntr_wr(4 downto 0),
      \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\ => wrpp1_inst_n_0,
      \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_0\ => wrpp2_inst_n_0,
      \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_1\(1) => wrpp2_inst_n_1,
      \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_1\(0) => wrpp2_inst_n_2,
      \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_2\(1 downto 0) => wr_pntr_plus1_pf(5 downto 4),
      ram_full_i0 => ram_full_i0,
      wr_clk => wr_clk,
      wrst_busy => wrst_busy
    );
\gen_cdc_pntr.rpw_gray_reg_dc\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0\
     port map (
      D(5 downto 0) => rd_pntr_wr_cdc_dc(5 downto 0),
      Q(5) => \gen_cdc_pntr.rpw_gray_reg_dc_n_0\,
      Q(4) => \gen_cdc_pntr.rpw_gray_reg_dc_n_1\,
      Q(3) => \gen_cdc_pntr.rpw_gray_reg_dc_n_2\,
      Q(2) => \gen_cdc_pntr.rpw_gray_reg_dc_n_3\,
      Q(1) => \gen_cdc_pntr.rpw_gray_reg_dc_n_4\,
      Q(0) => \gen_cdc_pntr.rpw_gray_reg_dc_n_5\,
      wr_clk => wr_clk,
      wrst_busy => wrst_busy
    );
\gen_cdc_pntr.wpr_gray_reg\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_32
     port map (
      D(2 downto 0) => diff_pntr_pe(4 downto 2),
      Q(4) => \gen_cdc_pntr.wpr_gray_reg_n_3\,
      Q(3) => \gen_cdc_pntr.wpr_gray_reg_n_4\,
      Q(2) => \gen_cdc_pntr.wpr_gray_reg_n_5\,
      Q(1) => \gen_cdc_pntr.wpr_gray_reg_n_6\,
      Q(0) => \gen_cdc_pntr.wpr_gray_reg_n_7\,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[2]\ => \^empty\,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[4]\(3 downto 0) => rd_pntr_ext(3 downto 0),
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[4]_0\ => rdp_inst_n_8,
      rd_clk => rd_clk,
      rd_en => rd_en,
      \reg_out_i_reg[0]_0\ => \^rd_rst_busy\,
      \reg_out_i_reg[2]_0\ => \gen_cdc_pntr.wpr_gray_reg_n_8\,
      \reg_out_i_reg[4]_0\(4 downto 0) => wr_pntr_rd_cdc(4 downto 0)
    );
\gen_cdc_pntr.wpr_gray_reg_dc\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_33\
     port map (
      D(5 downto 0) => wr_pntr_rd_cdc_dc(5 downto 0),
      O(0) => \grdc.diff_wr_rd_pntr_rdc0_out\(5),
      Q(5 downto 0) => rd_pntr_ext(5 downto 0),
      rd_clk => rd_clk,
      \reg_out_i_reg[0]_0\ => \^rd_rst_busy\
    );
\gen_cdc_pntr.wr_pntr_cdc_dc_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__2\
     port map (
      dest_clk => rd_clk,
      dest_out_bin(5 downto 0) => wr_pntr_rd_cdc_dc(5 downto 0),
      src_clk => wr_clk,
      src_in_bin(5 downto 0) => wr_pntr_ext(5 downto 0)
    );
\gen_cdc_pntr.wr_pntr_cdc_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__2\
     port map (
      dest_clk => rd_clk,
      dest_out_bin(4 downto 0) => wr_pntr_rd_cdc(4 downto 0),
      src_clk => wr_clk,
      src_in_bin(4 downto 0) => wr_pntr_ext(4 downto 0)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(2),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(3),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(4),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[4]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888888B"
    )
        port map (
      I0 => \^prog_empty\,
      I1 => \^empty\,
      I2 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2]\,
      I3 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[4]\,
      I4 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3]\,
      O => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0\
    );
\gen_pf_ic_rc.gpe_ic.prog_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0\,
      Q => \^prog_empty\,
      S => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(1),
      Q => diff_pntr_pf_q(1),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(2),
      Q => diff_pntr_pf_q(2),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(3),
      Q => diff_pntr_pf_q(3),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(4),
      Q => diff_pntr_pf_q(4),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(5),
      Q => diff_pntr_pf_q(5),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.prog_full_i_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEAAAA"
    )
        port map (
      I0 => diff_pntr_pf_q(5),
      I1 => diff_pntr_pf_q(2),
      I2 => diff_pntr_pf_q(1),
      I3 => diff_pntr_pf_q(3),
      I4 => diff_pntr_pf_q(4),
      O => p_1_in
    );
\gen_pf_ic_rc.gpf_ic.prog_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_d1_inst_n_1,
      Q => \^prog_full\,
      R => '0'
    );
\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_full_i0,
      Q => \^full\,
      R => wrst_busy
    );
\gen_pf_ic_rc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => empty_i0,
      Q => \^empty\,
      S => \^rd_rst_busy\
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base
     port map (
      addra(4 downto 0) => wr_pntr_ext(4 downto 0),
      addrb(4 downto 0) => rd_pntr_ext(4 downto 0),
      clka => wr_clk,
      clkb => '0',
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(33 downto 0) => din(33 downto 0),
      dinb(33 downto 0) => B"0000000000000000000000000000000000",
      douta(33 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(33 downto 0),
      doutb(33 downto 0) => dout(33 downto 0),
      ena => wr_pntr_plus1_pf_carry,
      enb => '0',
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rstb => '0',
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => '0',
      web(0) => '0'
    );
\gof.overflow_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => overflow_i0,
      Q => overflow,
      R => '0'
    );
\grdc.rd_data_count_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc0_out\(5),
      Q => rd_data_count(0),
      R => \^rd_rst_busy\
    );
\guf.underflow_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => underflow_i0,
      Q => underflow,
      R => '0'
    );
\gwdc.wr_data_count_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(5),
      Q => wr_data_count(0),
      R => wrst_busy
    );
rdp_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn
     port map (
      E(0) => ram_rd_en_i,
      Q(5 downto 0) => rd_pntr_ext(5 downto 0),
      \count_value_i_reg[3]_0\ => rdp_inst_n_7,
      \count_value_i_reg[4]_0\ => rdp_inst_n_8,
      \count_value_i_reg[4]_1\ => rdpp1_inst_n_0,
      \count_value_i_reg[5]_0\ => \^empty\,
      \count_value_i_reg[5]_1\ => \^rd_rst_busy\,
      \gen_pf_ic_rc.ram_empty_i_reg\(1) => \gen_cdc_pntr.wpr_gray_reg_n_3\,
      \gen_pf_ic_rc.ram_empty_i_reg\(0) => \gen_cdc_pntr.wpr_gray_reg_n_4\,
      rd_clk => rd_clk,
      rd_en => rd_en
    );
rdpp1_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0\
     port map (
      E(0) => ram_rd_en_i,
      Q(4) => \gen_cdc_pntr.wpr_gray_reg_n_3\,
      Q(3) => \gen_cdc_pntr.wpr_gray_reg_n_4\,
      Q(2) => \gen_cdc_pntr.wpr_gray_reg_n_5\,
      Q(1) => \gen_cdc_pntr.wpr_gray_reg_n_6\,
      Q(0) => \gen_cdc_pntr.wpr_gray_reg_n_7\,
      \count_value_i_reg[0]_0\ => \^rd_rst_busy\,
      empty_i0 => empty_i0,
      \gen_pf_ic_rc.ram_empty_i_reg\ => rdpp1_inst_n_0,
      \gen_pf_ic_rc.ram_empty_i_reg_0\ => rdp_inst_n_7,
      \gen_pf_ic_rc.ram_empty_i_reg_1\ => \gen_cdc_pntr.wpr_gray_reg_n_8\,
      \gen_pf_ic_rc.ram_empty_i_reg_2\ => \^empty\,
      rd_clk => rd_clk,
      rd_en => rd_en
    );
rst_d1_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_34
     port map (
      d_out_reg_0 => rst_d1_inst_n_1,
      \gen_pf_ic_rc.gpf_ic.prog_full_i_reg\ => \^full\,
      p_1_in => p_1_in,
      prog_full => \^prog_full\,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wrst_busy => wrst_busy
    );
wrp_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_35
     port map (
      E(0) => wr_pntr_plus1_pf_carry,
      O(0) => \gwdc.diff_wr_rd_pntr1_out\(5),
      Q(5 downto 0) => wr_pntr_ext(5 downto 0),
      \count_value_i_reg[5]_0\ => \^full\,
      \gwdc.wr_data_count_i_reg[5]\(5) => \gen_cdc_pntr.rpw_gray_reg_dc_n_0\,
      \gwdc.wr_data_count_i_reg[5]\(4) => \gen_cdc_pntr.rpw_gray_reg_dc_n_1\,
      \gwdc.wr_data_count_i_reg[5]\(3) => \gen_cdc_pntr.rpw_gray_reg_dc_n_2\,
      \gwdc.wr_data_count_i_reg[5]\(2) => \gen_cdc_pntr.rpw_gray_reg_dc_n_3\,
      \gwdc.wr_data_count_i_reg[5]\(1) => \gen_cdc_pntr.rpw_gray_reg_dc_n_4\,
      \gwdc.wr_data_count_i_reg[5]\(0) => \gen_cdc_pntr.rpw_gray_reg_dc_n_5\,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wrst_busy => wrst_busy
    );
wrpp1_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_36\
     port map (
      D(4 downto 0) => diff_pntr_pf_q0(5 downto 1),
      E(0) => wr_pntr_plus1_pf_carry,
      Q(1 downto 0) => wr_pntr_plus1_pf(5 downto 4),
      \count_value_i_reg[2]_0\ => wrpp1_inst_n_0,
      \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]\(4 downto 0) => rd_pntr_wr(4 downto 0),
      wr_clk => wr_clk,
      wrst_busy => wrst_busy
    );
wrpp2_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1\
     port map (
      E(0) => wr_pntr_plus1_pf_carry,
      Q(2 downto 0) => rd_pntr_wr(2 downto 0),
      \count_value_i_reg[2]_0\ => wrpp2_inst_n_0,
      \count_value_i_reg[4]_0\(1) => wrpp2_inst_n_1,
      \count_value_i_reg[4]_0\(0) => wrpp2_inst_n_2,
      wr_clk => wr_clk,
      wrst_busy => wrst_busy
    );
xpm_fifo_rst_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst
     port map (
      E(0) => wr_pntr_plus1_pf_carry,
      \gen_rst_ic.fifo_rd_rst_ic_reg_0\ => \^rd_rst_busy\,
      \gof.overflow_i_reg\ => \^full\,
      \guf.underflow_i_reg\ => \^empty\,
      overflow_i0 => overflow_i0,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      rst_d1 => rst_d1,
      underflow_i0 => underflow_i0,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy,
      wrst_busy => wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 2 downto 0 );
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 2 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is 0;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is "no_ecc";
  attribute EN_ADV_FEATURE_SYNC : string;
  attribute EN_ADV_FEATURE_SYNC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is "16'b0000011100000111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is "distributed";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is 0;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is 0;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is 7;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is 11;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is 1;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is 3;
  attribute READ_MODE : string;
  attribute READ_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is "fwft";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is "0707";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is 3;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is "soft";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync is
  signal \<const0>\ : STD_LOGIC;
  signal \^rd_rst_busy\ : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_full_n_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED : STD_LOGIC;
  attribute CASCADE_HEIGHT of xpm_fifo_base_inst : label is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of xpm_fifo_base_inst : label is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of xpm_fifo_base_inst : label is 1;
  attribute DOUT_RESET_VALUE of xpm_fifo_base_inst : label is "0";
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of xpm_fifo_base_inst : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of xpm_fifo_base_inst : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of xpm_fifo_base_inst : label is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of xpm_fifo_base_inst : label is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of xpm_fifo_base_inst : label is "1'b0";
  attribute FIFO_MEMORY_TYPE_integer : integer;
  attribute FIFO_MEMORY_TYPE_integer of xpm_fifo_base_inst : label is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of xpm_fifo_base_inst : label is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of xpm_fifo_base_inst : label is 16;
  attribute FIFO_READ_LATENCY of xpm_fifo_base_inst : label is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of xpm_fifo_base_inst : label is 48;
  attribute FIFO_WRITE_DEPTH of xpm_fifo_base_inst : label is 16;
  attribute FULL_RESET_VALUE of xpm_fifo_base_inst : label is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of xpm_fifo_base_inst : label is "1'b0";
  attribute KEEP_HIERARCHY of xpm_fifo_base_inst : label is "soft";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of xpm_fifo_base_inst : label is 5;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of xpm_fifo_base_inst : label is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of xpm_fifo_base_inst : label is 9;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of xpm_fifo_base_inst : label is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PROG_EMPTY_THRESH of xpm_fifo_base_inst : label is 7;
  attribute PROG_FULL_THRESH of xpm_fifo_base_inst : label is 11;
  attribute RD_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of xpm_fifo_base_inst : label is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of xpm_fifo_base_inst : label is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute READ_DATA_WIDTH of xpm_fifo_base_inst : label is 3;
  attribute READ_MODE_integer : integer;
  attribute READ_MODE_integer of xpm_fifo_base_inst : label is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of xpm_fifo_base_inst : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of xpm_fifo_base_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_fifo_base_inst : label is 0;
  attribute USE_ADV_FEATURES of xpm_fifo_base_inst : label is "0707";
  attribute VERSION : integer;
  attribute VERSION of xpm_fifo_base_inst : label is 0;
  attribute WAKEUP_TIME of xpm_fifo_base_inst : label is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of xpm_fifo_base_inst : label is 1;
  attribute WRITE_DATA_WIDTH of xpm_fifo_base_inst : label is 3;
  attribute WR_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of xpm_fifo_base_inst : label is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of xpm_fifo_base_inst : label is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of xpm_fifo_base_inst : label is 2;
  attribute XPM_MODULE of xpm_fifo_base_inst : label is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of xpm_fifo_base_inst : label is 3;
  attribute invalid : integer;
  attribute invalid of xpm_fifo_base_inst : label is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of xpm_fifo_base_inst : label is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of xpm_fifo_base_inst : label is 1;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  rd_rst_busy <= \^rd_rst_busy\;
  sbiterr <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_rst_busy <= \^rd_rst_busy\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
xpm_fifo_base_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\
     port map (
      almost_empty => NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED,
      almost_full => NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED,
      data_valid => NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED,
      dbiterr => NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED,
      din(2 downto 0) => din(2 downto 0),
      dout(2 downto 0) => dout(2 downto 0),
      empty => empty,
      full => full,
      full_n => NLW_xpm_fifo_base_inst_full_n_UNCONNECTED,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => overflow,
      prog_empty => prog_empty,
      prog_full => prog_full,
      rd_clk => '0',
      rd_data_count(3 downto 0) => rd_data_count(3 downto 0),
      rd_en => rd_en,
      rd_rst_busy => NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED,
      rst => rst,
      sbiterr => NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED,
      sleep => sleep,
      underflow => underflow,
      wr_ack => NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED,
      wr_clk => wr_clk,
      wr_data_count(3 downto 0) => wr_data_count(3 downto 0),
      wr_en => wr_en,
      wr_rst_busy => \^rd_rst_busy\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_trigger_select is
  port (
    trigger_selector_valid_out : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    fifo_write : out STD_LOGIC;
    CARRY_OUT : out STD_LOGIC;
    trigger_id_one_hot_valid0 : out STD_LOGIC;
    \CHAIN_GEN[0].CARRYS_DEL.NEED_DEL.CARRYS_FD\ : out STD_LOGIC;
    \CHAIN_GEN[0].CARRYS_DEL.NEED_DEL.CARRYS_FD_0\ : out STD_LOGIC;
    \opt_has_pipe.first_q_reg[0]\ : out STD_LOGIC;
    \opt_has_pipe.first_q_reg[0]_0\ : in STD_LOGIC;
    \opt_has_pipe.first_q_reg[0]_1\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    \data_del_reg[0]_0\ : in STD_LOGIC;
    trigger_valid_prev : in STD_LOGIC;
    \CHAIN_GEN[0].CARRYS_DEL.NEED_DEL.CARRYS_FD_1\ : in STD_LOGIC;
    fifo_not_full : in STD_LOGIC;
    current_state : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_trigger_select;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_trigger_select is
  signal \^carry_out\ : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^trigger_selector_valid_out\ : STD_LOGIC;
begin
  CARRY_OUT <= \^carry_out\;
  D(1 downto 0) <= \^d\(1 downto 0);
  trigger_selector_valid_out <= \^trigger_selector_valid_out\;
VALID_DEL: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay__parameterized9\
     port map (
      CARRY_OUT => \^carry_out\,
      clk => clk,
      current_state(1 downto 0) => current_state(1 downto 0),
      fifo_not_full => fifo_not_full,
      fifo_write => fifo_write,
      \opt_has_pipe.first_q_reg[0]\ => \^trigger_selector_valid_out\,
      \opt_has_pipe.first_q_reg[0]_0\ => \opt_has_pipe.first_q_reg[0]\,
      \opt_has_pipe.first_q_reg[0]_1\ => \opt_has_pipe.first_q_reg[0]_0\,
      \opt_has_pipe.first_q_reg[0]_2\ => \opt_has_pipe.first_q_reg[0]_1\,
      trigger_id_one_hot_valid0 => trigger_id_one_hot_valid0,
      trigger_valid_prev => trigger_valid_prev
    );
ZERO_DET_CC_1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_carry_chain
     port map (
      CARRYS_OUT(0) => \^carry_out\,
      \CHAIN_GEN[0].CARRYS_DEL.NEED_DEL.CARRYS_FD_0\ => \CHAIN_GEN[0].CARRYS_DEL.NEED_DEL.CARRYS_FD\,
      \CHAIN_GEN[0].CARRYS_DEL.NEED_DEL.CARRYS_FD_1\ => \CHAIN_GEN[0].CARRYS_DEL.NEED_DEL.CARRYS_FD_0\,
      \CHAIN_GEN[0].CARRYS_DEL.NEED_DEL.CARRYS_FD_2\ => \data_del_reg[0]_0\,
      \CHAIN_GEN[0].CARRYS_DEL.NEED_DEL.CARRYS_FD_3\ => \CHAIN_GEN[0].CARRYS_DEL.NEED_DEL.CARRYS_FD_1\,
      clk => clk,
      current_state(1 downto 0) => current_state(1 downto 0),
      fifo_not_full => fifo_not_full,
      trigger_selector_valid_out => \^trigger_selector_valid_out\
    );
\data_del_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_del_reg[0]_0\,
      Q => \^d\(0),
      R => '0'
    );
\fifo_1_reg[3][0]_srl4_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^d\(0),
      O => \^d\(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 33 downto 0 );
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 0 to 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 33 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 0 to 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 0;
  attribute CDC_SYNC_STAGES : integer;
  attribute CDC_SYNC_STAGES of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 6;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is "no_ecc";
  attribute EN_ADV_FEATURE_ASYNC : string;
  attribute EN_ADV_FEATURE_ASYNC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is "16'b0000011100000111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is "distributed";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 0;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 32;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 0;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 3;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 9;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 0;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 1;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 0;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 1;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 34;
  attribute READ_MODE : string;
  attribute READ_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is "std";
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is "0707";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 34;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is "TRUE";
  attribute dont_touch : string;
  attribute dont_touch of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is "true";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async is
  signal \<const0>\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_empty_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_full_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_data_valid_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_dbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_full_n_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_sbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_wr_ack_UNCONNECTED\ : STD_LOGIC;
  attribute CASCADE_HEIGHT of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 6;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute DOUT_RESET_VALUE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "0";
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute FIFO_MEMORY_TYPE_integer : integer;
  attribute FIFO_MEMORY_TYPE_integer of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 32;
  attribute FIFO_READ_LATENCY of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1088;
  attribute FIFO_WRITE_DEPTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 32;
  attribute FULL_RESET_VALUE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "soft";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 3;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 29;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 3;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 9;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 29;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 9;
  attribute PROG_EMPTY_THRESH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 3;
  attribute PROG_FULL_THRESH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 9;
  attribute RD_DATA_COUNT_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 6;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute RD_MODE : integer;
  attribute RD_MODE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 5;
  attribute READ_DATA_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 34;
  attribute READ_MODE_integer : integer;
  attribute READ_MODE_integer of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute RELATED_CLOCKS of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute USE_ADV_FEATURES of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "0707";
  attribute VERSION : integer;
  attribute VERSION of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute WRITE_DATA_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 34;
  attribute WR_DATA_COUNT_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 6;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 5;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 5;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 6;
  attribute XPM_MODULE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 3;
  attribute invalid : integer;
  attribute invalid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  sbiterr <= \<const0>\;
  wr_ack <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gnuram_async_fifo.xpm_fifo_base_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base
     port map (
      almost_empty => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_empty_UNCONNECTED\,
      almost_full => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_full_UNCONNECTED\,
      data_valid => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_data_valid_UNCONNECTED\,
      dbiterr => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_dbiterr_UNCONNECTED\,
      din(33 downto 0) => din(33 downto 0),
      dout(33 downto 0) => dout(33 downto 0),
      empty => empty,
      full => full,
      full_n => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_full_n_UNCONNECTED\,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => overflow,
      prog_empty => prog_empty,
      prog_full => prog_full,
      rd_clk => rd_clk,
      rd_data_count(0) => rd_data_count(0),
      rd_en => rd_en,
      rd_rst_busy => rd_rst_busy,
      rst => rst,
      sbiterr => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_sbiterr_UNCONNECTED\,
      sleep => sleep,
      underflow => underflow,
      wr_ack => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_wr_ack_UNCONNECTED\,
      wr_clk => wr_clk,
      wr_data_count(0) => wr_data_count(0),
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dfx_controller_dma_fifo__parameterized1\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    sig_init_done : out STD_LOGIC;
    sig_inhibit_rdy_n_reg_0 : out STD_LOGIC;
    sig_push_addr_reg1_out : out STD_LOGIC;
    FIFO_Full_reg_0 : out STD_LOGIC;
    sig_calc_error_reg_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 42 downto 0 );
    \INFERRED_GEN.cnt_i_reg[2]\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    sig_init_done_reg_0 : in STD_LOGIC;
    sig_addr_reg_empty : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 41 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dfx_controller_dma_fifo__parameterized1\ : entity is "dfx_controller_dma_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dfx_controller_dma_fifo__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dfx_controller_dma_fifo__parameterized1\ is
  signal sig_inhibit_rdy_n_i_1_n_0 : STD_LOGIC;
  signal \^sig_inhibit_rdy_n_reg_0\ : STD_LOGIC;
  signal \^sig_init_done\ : STD_LOGIC;
begin
  sig_inhibit_rdy_n_reg_0 <= \^sig_inhibit_rdy_n_reg_0\;
  sig_init_done <= \^sig_init_done\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f
     port map (
      FIFO_Full_reg => FIFO_Full_reg,
      FIFO_Full_reg_0 => FIFO_Full_reg_0,
      \INFERRED_GEN.cnt_i_reg[1]\ => \^sig_inhibit_rdy_n_reg_0\,
      \INFERRED_GEN.cnt_i_reg[2]\ => \INFERRED_GEN.cnt_i_reg[2]\,
      SR(0) => SR(0),
      clk => clk,
      \in\(41 downto 0) => \in\(41 downto 0),
      \out\(42 downto 0) => \out\(42 downto 0),
      sig_addr_reg_empty => sig_addr_reg_empty,
      sig_calc_error_reg_reg => sig_calc_error_reg_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_push_addr_reg1_out => sig_push_addr_reg1_out
    );
sig_inhibit_rdy_n_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_init_done\,
      I1 => \^sig_inhibit_rdy_n_reg_0\,
      O => sig_inhibit_rdy_n_i_1_n_0
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => sig_inhibit_rdy_n_i_1_n_0,
      Q => \^sig_inhibit_rdy_n_reg_0\,
      R => SR(0)
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => sig_init_done_reg_0,
      Q => \^sig_init_done\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dfx_controller_dma_fifo__parameterized2\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    sig_init_done : out STD_LOGIC;
    sig_inhibit_rdy_n_reg_0 : out STD_LOGIC;
    sig_push_dqual_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_s_ready_out_reg : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 : out STD_LOGIC;
    m_axi_mem_rlast_0 : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    sig_init_done_reg_0 : in STD_LOGIC;
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    sig_dqual_reg_empty : in STD_LOGIC;
    sig_next_sequential_reg : in STD_LOGIC;
    sig_dqual_reg_empty_reg : in STD_LOGIC;
    \sig_dbeat_cntr_reg[0]\ : in STD_LOGIC;
    sig_last_dbeat_reg : in STD_LOGIC;
    \sig_dbeat_cntr_reg[6]\ : in STD_LOGIC;
    \sig_dbeat_cntr_reg[5]\ : in STD_LOGIC;
    \sig_dbeat_cntr_reg[4]\ : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    sig_ld_new_cmd_reg : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    sig_stat2rsc_status_ready : in STD_LOGIC;
    sig_next_calc_error_reg : in STD_LOGIC;
    sig_addr_posted_cntr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_dqual_reg_empty_reg_0 : in STD_LOGIC;
    m_axi_mem_rvalid : in STD_LOGIC;
    sig_dqual_reg_empty_reg_1 : in STD_LOGIC;
    sig_dqual_reg_empty_reg_2 : in STD_LOGIC;
    sig_dqual_reg_full : in STD_LOGIC;
    sig_last_dbeat_reg_0 : in STD_LOGIC;
    m_axi_mem_rlast : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dfx_controller_dma_fifo__parameterized2\ : entity is "dfx_controller_dma_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dfx_controller_dma_fifo__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dfx_controller_dma_fifo__parameterized2\ is
  signal \sig_inhibit_rdy_n_i_1__0_n_0\ : STD_LOGIC;
  signal \^sig_inhibit_rdy_n_reg_0\ : STD_LOGIC;
  signal \^sig_init_done\ : STD_LOGIC;
begin
  sig_inhibit_rdy_n_reg_0 <= \^sig_inhibit_rdy_n_reg_0\;
  sig_init_done <= \^sig_init_done\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized0\
     port map (
      D(7 downto 0) => D(7 downto 0),
      E(0) => E(0),
      FIFO_Full_reg => FIFO_Full_reg,
      \INFERRED_GEN.cnt_i_reg[0]\ => \^sig_inhibit_rdy_n_reg_0\,
      Q(7 downto 0) => Q(7 downto 0),
      SR(0) => SR(0),
      clk => clk,
      \in\(11 downto 0) => \in\(11 downto 0),
      m_axi_mem_rlast => m_axi_mem_rlast,
      m_axi_mem_rlast_0 => m_axi_mem_rlast_0,
      m_axi_mem_rvalid => m_axi_mem_rvalid,
      \out\(3 downto 0) => \out\(3 downto 0),
      sig_addr_posted_cntr(2 downto 0) => sig_addr_posted_cntr(2 downto 0),
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
      \sig_dbeat_cntr_reg[0]\ => \sig_dbeat_cntr_reg[0]\,
      \sig_dbeat_cntr_reg[4]\ => \sig_dbeat_cntr_reg[4]\,
      \sig_dbeat_cntr_reg[5]\ => \sig_dbeat_cntr_reg[5]\,
      \sig_dbeat_cntr_reg[6]\ => \sig_dbeat_cntr_reg[6]\,
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_dqual_reg_empty_reg => sig_dqual_reg_empty_reg,
      sig_dqual_reg_empty_reg_0 => sig_dqual_reg_empty_reg_0,
      sig_dqual_reg_empty_reg_1 => sig_dqual_reg_empty_reg_1,
      sig_dqual_reg_empty_reg_2 => sig_dqual_reg_empty_reg_2,
      sig_dqual_reg_full => sig_dqual_reg_full,
      sig_last_dbeat_reg => sig_push_dqual_reg,
      sig_last_dbeat_reg_0 => sig_last_dbeat_reg,
      sig_last_dbeat_reg_1 => sig_last_dbeat_reg_0,
      sig_ld_new_cmd_reg => sig_ld_new_cmd_reg,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_next_calc_error_reg => sig_next_calc_error_reg,
      sig_next_sequential_reg => sig_next_sequential_reg,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_s_ready_out_reg => sig_s_ready_out_reg,
      sig_stat2rsc_status_ready => sig_stat2rsc_status_ready
    );
\sig_inhibit_rdy_n_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_init_done\,
      I1 => \^sig_inhibit_rdy_n_reg_0\,
      O => \sig_inhibit_rdy_n_i_1__0_n_0\
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \sig_inhibit_rdy_n_i_1__0_n_0\,
      Q => \^sig_inhibit_rdy_n_reg_0\,
      R => SR(0)
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => sig_init_done_reg_0,
      Q => \^sig_init_done\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_trigger_manager is
  port (
    reset_0 : out STD_LOGIC;
    \current_state_reg[0]\ : out STD_LOGIC;
    \current_state_reg[0]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    access_address : out STD_LOGIC;
    clk : in STD_LOGIC;
    ready_for_hw_trigger : in STD_LOGIC;
    reset : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \current_state_reg[0]_1\ : in STD_LOGIC;
    \current_state_reg[2]\ : in STD_LOGIC;
    vsm_shifter_rm_shutdown_ack : in STD_LOGIC;
    \current_state_reg[1]\ : in STD_LOGIC;
    \current_state_reg[1]_0\ : in STD_LOGIC;
    \current_state_reg[2]_0\ : in STD_LOGIC;
    \current_state_reg[2]_1\ : in STD_LOGIC;
    \current_state_reg[2]_2\ : in STD_LOGIC;
    sw_trigger_id : in STD_LOGIC;
    sw_trigger_pending : in STD_LOGIC;
    start_fetching_all : in STD_LOGIC;
    \b_trigger_table.gen_address_reg.access_address_del_reg[0]\ : in STD_LOGIC;
    \current_state_reg[2]_3\ : in STD_LOGIC;
    vsm_shifter_hw_triggers : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \current_state[1]_i_4\ : in STD_LOGIC;
    \current_state[0]_i_11\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_trigger_manager;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_trigger_manager is
  signal a : STD_LOGIC;
  signal all_triggers_zero : STD_LOGIC;
  signal \b_trigger_id_to_one_hot.trigger_id_one_hot_reg_n_0_[0]\ : STD_LOGIC;
  signal \b_trigger_id_to_one_hot.trigger_id_one_hot_reg_n_0_[1]\ : STD_LOGIC;
  signal current_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal fifo_not_full : STD_LOGIC;
  signal fifo_write : STD_LOGIC;
  signal hw_triggers_prev : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal i_trigger_fifo_n_6 : STD_LOGIC;
  signal i_trigger_selector_n_6 : STD_LOGIC;
  signal i_trigger_selector_n_7 : STD_LOGIC;
  signal i_trigger_selector_n_8 : STD_LOGIC;
  signal \^reset_0\ : STD_LOGIC;
  signal trigger_id_i : STD_LOGIC;
  signal trigger_id_one_hot_valid : STD_LOGIC;
  signal trigger_id_one_hot_valid0 : STD_LOGIC;
  signal trigger_selector_valid_out : STD_LOGIC;
  signal trigger_valid_prev : STD_LOGIC;
  signal \triggers_req[0]_i_1_n_0\ : STD_LOGIC;
  signal \triggers_req[1]_i_1_n_0\ : STD_LOGIC;
  signal \triggers_req_reg_n_0_[0]\ : STD_LOGIC;
  signal \triggers_req_reg_n_0_[1]\ : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_current_state_reg[0]\ : label is "st_por:00,st_wait_for_selector_to_complete:10,st_remove_trigger:11,st_kick_selector:01";
  attribute FSM_ENCODED_STATES of \FSM_sequential_current_state_reg[1]\ : label is "st_por:00,st_wait_for_selector_to_complete:10,st_remove_trigger:11,st_kick_selector:01";
begin
  reset_0 <= \^reset_0\;
\FSM_sequential_current_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => i_trigger_selector_n_8,
      Q => current_state(0),
      R => \^reset_0\
    );
\FSM_sequential_current_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => i_trigger_selector_n_7,
      Q => current_state(1),
      R => \^reset_0\
    );
\b_trigger_id_to_one_hot.trigger_id_one_hot_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => a,
      Q => \b_trigger_id_to_one_hot.trigger_id_one_hot_reg_n_0_[0]\,
      R => '0'
    );
\b_trigger_id_to_one_hot.trigger_id_one_hot_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => trigger_id_i,
      Q => \b_trigger_id_to_one_hot.trigger_id_one_hot_reg_n_0_[1]\,
      R => '0'
    );
\b_trigger_id_to_one_hot.trigger_id_one_hot_valid_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => trigger_id_one_hot_valid0,
      Q => trigger_id_one_hot_valid,
      R => \^reset_0\
    );
\b_trigger_id_to_one_hot.trigger_valid_prev_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => i_trigger_selector_n_6,
      Q => trigger_valid_prev,
      R => \^reset_0\
    );
\hw_triggers_prev_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => reset,
      D => vsm_shifter_hw_triggers(0),
      Q => hw_triggers_prev(0),
      R => '0'
    );
\hw_triggers_prev_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => reset,
      D => vsm_shifter_hw_triggers(1),
      Q => hw_triggers_prev(1),
      R => '0'
    );
i_trigger_fifo: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_glb_srl_fifo
     port map (
      CARRYS_OUT(0) => all_triggers_zero,
      D(0) => trigger_id_i,
      \FSM_sequential_current_state_reg[1]\ => i_trigger_fifo_n_6,
      Q(3 downto 0) => Q(3 downto 0),
      access_address => access_address,
      \b_trigger_table.gen_address_reg.access_address_del_reg[0]\ => \b_trigger_table.gen_address_reg.access_address_del_reg[0]\,
      clk => clk,
      current_state(1 downto 0) => current_state(1 downto 0),
      \current_state[0]_i_11_0\(1 downto 0) => \current_state[0]_i_11\(1 downto 0),
      \current_state[1]_i_4_0\ => \current_state[1]_i_4\,
      \current_state_reg[0]\ => \current_state_reg[0]\,
      \current_state_reg[0]_0\ => \current_state_reg[0]_0\,
      \current_state_reg[0]_1\ => \current_state_reg[0]_1\,
      \current_state_reg[1]\ => \current_state_reg[1]\,
      \current_state_reg[1]_0\ => \current_state_reg[1]_0\,
      \current_state_reg[2]\(0) => D(0),
      \current_state_reg[2]_0\ => \current_state_reg[2]\,
      \current_state_reg[2]_1\ => \current_state_reg[2]_0\,
      \current_state_reg[2]_2\ => \current_state_reg[2]_1\,
      \current_state_reg[2]_3\ => \current_state_reg[2]_2\,
      \current_state_reg[2]_4\ => \current_state_reg[2]_3\,
      fifo_not_full => fifo_not_full,
      fifo_write => fifo_write,
      ready_for_hw_trigger => ready_for_hw_trigger,
      reset => reset,
      reset_0 => \^reset_0\,
      start_fetching_all => start_fetching_all,
      sw_trigger_id => sw_trigger_id,
      sw_trigger_pending => sw_trigger_pending,
      trigger_selector_valid_out => trigger_selector_valid_out,
      vsm_shifter_rm_shutdown_ack => vsm_shifter_rm_shutdown_ack
    );
i_trigger_selector: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_trigger_select
     port map (
      CARRY_OUT => all_triggers_zero,
      \CHAIN_GEN[0].CARRYS_DEL.NEED_DEL.CARRYS_FD\ => i_trigger_selector_n_6,
      \CHAIN_GEN[0].CARRYS_DEL.NEED_DEL.CARRYS_FD_0\ => i_trigger_selector_n_7,
      \CHAIN_GEN[0].CARRYS_DEL.NEED_DEL.CARRYS_FD_1\ => \triggers_req_reg_n_0_[1]\,
      D(1) => trigger_id_i,
      D(0) => a,
      clk => clk,
      current_state(1 downto 0) => current_state(1 downto 0),
      \data_del_reg[0]_0\ => \triggers_req_reg_n_0_[0]\,
      fifo_not_full => fifo_not_full,
      fifo_write => fifo_write,
      \opt_has_pipe.first_q_reg[0]\ => i_trigger_selector_n_8,
      \opt_has_pipe.first_q_reg[0]_0\ => \^reset_0\,
      \opt_has_pipe.first_q_reg[0]_1\ => i_trigger_fifo_n_6,
      trigger_id_one_hot_valid0 => trigger_id_one_hot_valid0,
      trigger_selector_valid_out => trigger_selector_valid_out,
      trigger_valid_prev => trigger_valid_prev
    );
\triggers_req[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777070000000000"
    )
        port map (
      I0 => \b_trigger_id_to_one_hot.trigger_id_one_hot_reg_n_0_[0]\,
      I1 => trigger_id_one_hot_valid,
      I2 => hw_triggers_prev(0),
      I3 => vsm_shifter_hw_triggers(0),
      I4 => \triggers_req_reg_n_0_[0]\,
      I5 => reset,
      O => \triggers_req[0]_i_1_n_0\
    );
\triggers_req[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFF044400000000"
    )
        port map (
      I0 => hw_triggers_prev(1),
      I1 => vsm_shifter_hw_triggers(1),
      I2 => trigger_id_one_hot_valid,
      I3 => \b_trigger_id_to_one_hot.trigger_id_one_hot_reg_n_0_[1]\,
      I4 => \triggers_req_reg_n_0_[1]\,
      I5 => reset,
      O => \triggers_req[1]_i_1_n_0\
    );
\triggers_req_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \triggers_req[0]_i_1_n_0\,
      Q => \triggers_req_reg_n_0_[0]\,
      R => '0'
    );
\triggers_req_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \triggers_req[1]_i_1_n_0\,
      Q => \triggers_req_reg_n_0_[1]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dfx_controller_design_1_dfx_controller_0_0_icap_if_0 is
  port (
    full : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\ : out STD_LOGIC;
    cp0_vs_id : out STD_LOGIC;
    p_4_in : out STD_LOGIC;
    p_3_in : out STD_LOGIC;
    icap_csib : out STD_LOGIC;
    cc_done_reg_0 : out STD_LOGIC;
    bad_config_error_flag_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_last_reg_out_reg : out STD_LOGIC;
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\ : out STD_LOGIC;
    first_word_seen_reg : out STD_LOGIC;
    icap_o : out STD_LOGIC_VECTOR ( 31 downto 0 );
    reset_ah : in STD_LOGIC;
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 33 downto 0 );
    icap_clk : in STD_LOGIC;
    \gen_rd_b.doutb_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    full_flag_reg : in STD_LOGIC;
    full_flag_reg_0 : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg\ : in STD_LOGIC;
    reset : in STD_LOGIC;
    first_word_seen : in STD_LOGIC;
    icap_reset : in STD_LOGIC;
    icap_i : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dfx_controller_design_1_dfx_controller_0_0_icap_if_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dfx_controller_design_1_dfx_controller_0_0_icap_if_0 is
  signal \blk_id_fifo.xpm_fifo_sync_inst_i_1_n_0\ : STD_LOGIC;
  signal cc_done_i : STD_LOGIC;
  signal cc_error_i : STD_LOGIC;
  signal cfg_error_seen_i_1_n_0 : STD_LOGIC;
  signal cfg_error_seen_i_2_n_0 : STD_LOGIC;
  signal cfg_error_seen_i_3_n_0 : STD_LOGIC;
  signal cfg_error_seen_i_4_n_0 : STD_LOGIC;
  signal cfg_error_seen_i_5_n_0 : STD_LOGIC;
  signal cfg_error_seen_i_6_n_0 : STD_LOGIC;
  signal cfg_error_seen_i_7_n_0 : STD_LOGIC;
  signal cfg_error_seen_i_8_n_0 : STD_LOGIC;
  signal cfg_error_seen_reg_n_0 : STD_LOGIC;
  signal \^cp0_vs_id\ : STD_LOGIC;
  signal cp_bs_read : STD_LOGIC;
  signal cp_fsm_cs : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \cp_fsm_cs[0]_i_2_n_0\ : STD_LOGIC;
  signal \cp_fsm_cs[0]_i_3_n_0\ : STD_LOGIC;
  signal \cp_fsm_cs[0]_i_4_n_0\ : STD_LOGIC;
  signal \cp_fsm_cs[0]_i_5_n_0\ : STD_LOGIC;
  signal \cp_fsm_cs[0]_i_6_n_0\ : STD_LOGIC;
  signal \cp_fsm_cs[0]_i_7_n_0\ : STD_LOGIC;
  signal \cp_fsm_cs[1]_i_2_n_0\ : STD_LOGIC;
  signal \cp_fsm_cs[1]_i_3_n_0\ : STD_LOGIC;
  signal \cp_fsm_cs[1]_i_4_n_0\ : STD_LOGIC;
  signal \cp_fsm_cs[1]_i_5_n_0\ : STD_LOGIC;
  signal \cp_fsm_cs[1]_i_6_n_0\ : STD_LOGIC;
  signal \cp_fsm_cs[2]_i_2_n_0\ : STD_LOGIC;
  signal \cp_fsm_cs[2]_i_3_n_0\ : STD_LOGIC;
  signal cp_fsm_ns : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal desync_needed : STD_LOGIC;
  signal desync_needed_i_1_n_0 : STD_LOGIC;
  signal desync_needed_i_2_n_0 : STD_LOGIC;
  signal desync_needed_i_3_n_0 : STD_LOGIC;
  signal dout : STD_LOGIC_VECTOR ( 33 downto 0 );
  signal empty : STD_LOGIC;
  signal fetch_error_seen : STD_LOGIC;
  signal fetch_error_seen_i_1_n_0 : STD_LOGIC;
  signal fetch_error_seen_i_2_n_0 : STD_LOGIC;
  signal fetch_error_seen_on_first_word : STD_LOGIC;
  signal fetch_error_seen_on_first_word_cmb : STD_LOGIC;
  signal fetch_error_seen_on_first_word_i_1_n_0 : STD_LOGIC;
  signal fetch_error_seen_on_first_word_i_4_n_0 : STD_LOGIC;
  signal fetch_error_seen_on_first_word_i_5_n_0 : STD_LOGIC;
  signal fetch_error_seen_on_first_word_reg_n_0 : STD_LOGIC;
  signal fifo_read : STD_LOGIC;
  signal \^full\ : STD_LOGIC;
  signal \^gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\ : STD_LOGIC;
  signal i_bs_fifo_i_3_n_0 : STD_LOGIC;
  signal i_bs_fifo_i_4_n_0 : STD_LOGIC;
  signal i_bs_fifo_i_5_n_0 : STD_LOGIC;
  signal i_cdc_done_n_1 : STD_LOGIC;
  signal i_cdc_done_n_2 : STD_LOGIC;
  signal i_cdc_error_n_1 : STD_LOGIC;
  signal icap_csib_i_i_2_n_0 : STD_LOGIC;
  signal icap_csib_i_i_3_n_0 : STD_LOGIC;
  signal icap_csib_i_i_4_n_0 : STD_LOGIC;
  signal icap_csib_i_i_5_n_0 : STD_LOGIC;
  signal icap_csib_i_i_6_n_0 : STD_LOGIC;
  signal icap_csib_i_i_7_n_0 : STD_LOGIC;
  signal icap_csib_i_i_8_n_0 : STD_LOGIC;
  signal \icap_o_preswap[0]_i_2_n_0\ : STD_LOGIC;
  signal \icap_o_preswap[0]_i_3_n_0\ : STD_LOGIC;
  signal \icap_o_preswap[24]_i_10_n_0\ : STD_LOGIC;
  signal \icap_o_preswap[24]_i_11_n_0\ : STD_LOGIC;
  signal \icap_o_preswap[24]_i_12_n_0\ : STD_LOGIC;
  signal \icap_o_preswap[24]_i_13_n_0\ : STD_LOGIC;
  signal \icap_o_preswap[24]_i_14_n_0\ : STD_LOGIC;
  signal \icap_o_preswap[24]_i_15_n_0\ : STD_LOGIC;
  signal \icap_o_preswap[24]_i_16_n_0\ : STD_LOGIC;
  signal \icap_o_preswap[24]_i_17_n_0\ : STD_LOGIC;
  signal \icap_o_preswap[24]_i_1_n_0\ : STD_LOGIC;
  signal \icap_o_preswap[24]_i_2_n_0\ : STD_LOGIC;
  signal \icap_o_preswap[24]_i_3_n_0\ : STD_LOGIC;
  signal \icap_o_preswap[24]_i_4_n_0\ : STD_LOGIC;
  signal \icap_o_preswap[24]_i_5_n_0\ : STD_LOGIC;
  signal \icap_o_preswap[24]_i_6_n_0\ : STD_LOGIC;
  signal \icap_o_preswap[24]_i_7_n_0\ : STD_LOGIC;
  signal \icap_o_preswap[24]_i_8_n_0\ : STD_LOGIC;
  signal \icap_o_preswap[24]_i_9_n_0\ : STD_LOGIC;
  signal \icap_o_preswap[28]_i_2_n_0\ : STD_LOGIC;
  signal \icap_o_preswap[28]_i_3_n_0\ : STD_LOGIC;
  signal \icap_o_preswap[28]_i_4_n_0\ : STD_LOGIC;
  signal \icap_o_preswap[29]_i_2_n_0\ : STD_LOGIC;
  signal \icap_o_preswap[29]_i_3_n_0\ : STD_LOGIC;
  signal \icap_o_preswap[29]_i_4_n_0\ : STD_LOGIC;
  signal icap_req_i02_out : STD_LOGIC;
  signal icap_req_i_i_1_n_0 : STD_LOGIC;
  signal icap_req_i_i_2_n_0 : STD_LOGIC;
  signal icap_req_i_reg_n_0 : STD_LOGIC;
  signal icap_reset_ah : STD_LOGIC;
  signal legacy_cfg_error : STD_LOGIC;
  signal legacy_cfg_error0 : STD_LOGIC;
  signal legacy_cfg_error_i_1_n_0 : STD_LOGIC;
  signal legacy_cfg_error_i_3_n_0 : STD_LOGIC;
  signal legacy_cfg_error_i_4_n_0 : STD_LOGIC;
  signal \p_1_in__0\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \^p_3_in\ : STD_LOGIC;
  signal \^p_4_in\ : STD_LOGIC;
  signal rd_rst_busy : STD_LOGIC;
  signal \^wr_rst_busy\ : STD_LOGIC;
  signal write_bs_fifo : STD_LOGIC;
  signal xpm_fifo_dout : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal xpm_fifo_empty : STD_LOGIC;
  signal \NLW_blk_id_fifo.xpm_fifo_sync_inst_almost_empty_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_blk_id_fifo.xpm_fifo_sync_inst_almost_full_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_blk_id_fifo.xpm_fifo_sync_inst_data_valid_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_blk_id_fifo.xpm_fifo_sync_inst_dbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_blk_id_fifo.xpm_fifo_sync_inst_overflow_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_blk_id_fifo.xpm_fifo_sync_inst_prog_empty_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_blk_id_fifo.xpm_fifo_sync_inst_prog_full_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_blk_id_fifo.xpm_fifo_sync_inst_rd_rst_busy_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_blk_id_fifo.xpm_fifo_sync_inst_sbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_blk_id_fifo.xpm_fifo_sync_inst_underflow_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_blk_id_fifo.xpm_fifo_sync_inst_wr_ack_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_blk_id_fifo.xpm_fifo_sync_inst_wr_rst_busy_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_blk_id_fifo.xpm_fifo_sync_inst_rd_data_count_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_blk_id_fifo.xpm_fifo_sync_inst_wr_data_count_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_i_bs_fifo_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_i_bs_fifo_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_i_bs_fifo_data_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_i_bs_fifo_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_i_bs_fifo_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_i_bs_fifo_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_i_bs_fifo_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_i_bs_fifo_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_i_bs_fifo_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_i_bs_fifo_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_i_bs_fifo_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_i_bs_fifo_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \blk_id_fifo.xpm_fifo_sync_inst\ : label is 0;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \blk_id_fifo.xpm_fifo_sync_inst\ : label is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \blk_id_fifo.xpm_fifo_sync_inst\ : label is "no_ecc";
  attribute EN_ADV_FEATURE_SYNC : string;
  attribute EN_ADV_FEATURE_SYNC of \blk_id_fifo.xpm_fifo_sync_inst\ : label is "16'b0000011100000111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of \blk_id_fifo.xpm_fifo_sync_inst\ : label is "distributed";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \blk_id_fifo.xpm_fifo_sync_inst\ : label is 0;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \blk_id_fifo.xpm_fifo_sync_inst\ : label is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \blk_id_fifo.xpm_fifo_sync_inst\ : label is 0;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of \blk_id_fifo.xpm_fifo_sync_inst\ : label is "soft";
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \blk_id_fifo.xpm_fifo_sync_inst\ : label is 7;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \blk_id_fifo.xpm_fifo_sync_inst\ : label is 11;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of \blk_id_fifo.xpm_fifo_sync_inst\ : label is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \blk_id_fifo.xpm_fifo_sync_inst\ : label is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of \blk_id_fifo.xpm_fifo_sync_inst\ : label is 1;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of \blk_id_fifo.xpm_fifo_sync_inst\ : label is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \blk_id_fifo.xpm_fifo_sync_inst\ : label is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \blk_id_fifo.xpm_fifo_sync_inst\ : label is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \blk_id_fifo.xpm_fifo_sync_inst\ : label is 3;
  attribute READ_MODE : string;
  attribute READ_MODE of \blk_id_fifo.xpm_fifo_sync_inst\ : label is "fwft";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \blk_id_fifo.xpm_fifo_sync_inst\ : label is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \blk_id_fifo.xpm_fifo_sync_inst\ : label is "0707";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \blk_id_fifo.xpm_fifo_sync_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \blk_id_fifo.xpm_fifo_sync_inst\ : label is 3;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \blk_id_fifo.xpm_fifo_sync_inst\ : label is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \blk_id_fifo.xpm_fifo_sync_inst\ : label is "TRUE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of cfg_error_seen_i_5 : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of cfg_error_seen_i_6 : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of cfg_error_seen_i_7 : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \cp_fsm_cs[0]_i_3\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \cp_fsm_cs[0]_i_6\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \cp_fsm_cs[0]_i_7\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \cp_fsm_cs[1]_i_2\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \cp_fsm_cs[1]_i_3\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \cp_fsm_cs[1]_i_4\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of fetch_error_seen_on_first_word_i_4 : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of full_flag_i_2 : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of full_flag_i_3 : label is "soft_lutpair70";
  attribute CASCADE_HEIGHT of i_bs_fifo : label is 0;
  attribute CDC_SYNC_STAGES : integer;
  attribute CDC_SYNC_STAGES of i_bs_fifo : label is 6;
  attribute DOUT_RESET_VALUE of i_bs_fifo : label is "0";
  attribute ECC_MODE of i_bs_fifo : label is "no_ecc";
  attribute EN_ADV_FEATURE_ASYNC : string;
  attribute EN_ADV_FEATURE_ASYNC of i_bs_fifo : label is "16'b0000011100000111";
  attribute FIFO_MEMORY_TYPE of i_bs_fifo : label is "distributed";
  attribute FIFO_READ_LATENCY of i_bs_fifo : label is 0;
  attribute FIFO_WRITE_DEPTH of i_bs_fifo : label is 32;
  attribute FULL_RESET_VALUE of i_bs_fifo : label is 0;
  attribute PROG_EMPTY_THRESH of i_bs_fifo : label is 3;
  attribute PROG_FULL_THRESH of i_bs_fifo : label is 9;
  attribute P_COMMON_CLOCK of i_bs_fifo : label is 0;
  attribute P_ECC_MODE of i_bs_fifo : label is 0;
  attribute P_FIFO_MEMORY_TYPE of i_bs_fifo : label is 1;
  attribute P_READ_MODE of i_bs_fifo : label is 0;
  attribute P_WAKEUP_TIME of i_bs_fifo : label is 2;
  attribute RD_DATA_COUNT_WIDTH of i_bs_fifo : label is 1;
  attribute READ_DATA_WIDTH of i_bs_fifo : label is 34;
  attribute READ_MODE of i_bs_fifo : label is "std";
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of i_bs_fifo : label is 0;
  attribute SIM_ASSERT_CHK of i_bs_fifo : label is 0;
  attribute USE_ADV_FEATURES of i_bs_fifo : label is "0707";
  attribute WAKEUP_TIME of i_bs_fifo : label is 0;
  attribute WRITE_DATA_WIDTH of i_bs_fifo : label is 34;
  attribute WR_DATA_COUNT_WIDTH of i_bs_fifo : label is 1;
  attribute XPM_MODULE of i_bs_fifo : label is "TRUE";
  attribute SOFT_HLUTNM of i_bs_fifo_i_1 : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of i_bs_fifo_i_2 : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of i_bs_fifo_i_4 : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of icap_csib_i_i_6 : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of icap_csib_i_i_7 : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \icap_o_preswap[0]_i_3\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \icap_o_preswap[15]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \icap_o_preswap[24]_i_12\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \icap_o_preswap[24]_i_13\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \icap_o_preswap[24]_i_15\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \icap_o_preswap[24]_i_16\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \icap_o_preswap[24]_i_17\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \icap_o_preswap[24]_i_5\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \icap_o_preswap[24]_i_6\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \icap_o_preswap[24]_i_8\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \icap_o_preswap[28]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \icap_o_preswap[28]_i_3\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \icap_o_preswap[29]_i_4\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of icap_req_i_i_2 : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of id_fifo_read_d1_i_2 : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of legacy_cfg_error_i_3 : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of legacy_cfg_error_i_4 : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of recheck_id_reg_source_i_2 : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of sig_s_ready_dup_i_2 : label is "soft_lutpair66";
begin
  cp0_vs_id <= \^cp0_vs_id\;
  full <= \^full\;
  \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\ <= \^gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\;
  p_3_in <= \^p_3_in\;
  p_4_in <= \^p_4_in\;
  wr_rst_busy <= \^wr_rst_busy\;
\blk_id_fifo.xpm_fifo_sync_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync
     port map (
      almost_empty => \NLW_blk_id_fifo.xpm_fifo_sync_inst_almost_empty_UNCONNECTED\,
      almost_full => \NLW_blk_id_fifo.xpm_fifo_sync_inst_almost_full_UNCONNECTED\,
      data_valid => \NLW_blk_id_fifo.xpm_fifo_sync_inst_data_valid_UNCONNECTED\,
      dbiterr => \NLW_blk_id_fifo.xpm_fifo_sync_inst_dbiterr_UNCONNECTED\,
      din(2) => '0',
      din(1) => \gen_rd_b.doutb_reg_reg[1]\(0),
      din(0) => '0',
      dout(2 downto 0) => xpm_fifo_dout(2 downto 0),
      empty => xpm_fifo_empty,
      full => \^gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => \NLW_blk_id_fifo.xpm_fifo_sync_inst_overflow_UNCONNECTED\,
      prog_empty => \NLW_blk_id_fifo.xpm_fifo_sync_inst_prog_empty_UNCONNECTED\,
      prog_full => \NLW_blk_id_fifo.xpm_fifo_sync_inst_prog_full_UNCONNECTED\,
      rd_data_count(3 downto 0) => \NLW_blk_id_fifo.xpm_fifo_sync_inst_rd_data_count_UNCONNECTED\(3 downto 0),
      rd_en => fifo_read,
      rd_rst_busy => \NLW_blk_id_fifo.xpm_fifo_sync_inst_rd_rst_busy_UNCONNECTED\,
      rst => reset_ah,
      sbiterr => \NLW_blk_id_fifo.xpm_fifo_sync_inst_sbiterr_UNCONNECTED\,
      sleep => '0',
      underflow => \NLW_blk_id_fifo.xpm_fifo_sync_inst_underflow_UNCONNECTED\,
      wr_ack => \NLW_blk_id_fifo.xpm_fifo_sync_inst_wr_ack_UNCONNECTED\,
      wr_clk => clk,
      wr_data_count(3 downto 0) => \NLW_blk_id_fifo.xpm_fifo_sync_inst_wr_data_count_UNCONNECTED\(3 downto 0),
      wr_en => \blk_id_fifo.xpm_fifo_sync_inst_i_1_n_0\,
      wr_rst_busy => \NLW_blk_id_fifo.xpm_fifo_sync_inst_wr_rst_busy_UNCONNECTED\
    );
\blk_id_fifo.xpm_fifo_sync_inst_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010000000000"
    )
        port map (
      I0 => \^full\,
      I1 => \^gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\,
      I2 => \^wr_rst_busy\,
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg\,
      I4 => first_word_seen,
      I5 => reset,
      O => \blk_id_fifo.xpm_fifo_sync_inst_i_1_n_0\
    );
cc_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => cc_done_i,
      Q => \^p_4_in\,
      R => reset_ah
    );
cc_error_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => i_cdc_done_n_2,
      Q => \^p_3_in\,
      R => reset_ah
    );
cfg_error_seen_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF0FFF2FFF0"
    )
        port map (
      I0 => cfg_error_seen_i_2_n_0,
      I1 => desync_needed,
      I2 => cfg_error_seen_i_3_n_0,
      I3 => cfg_error_seen_i_4_n_0,
      I4 => cfg_error_seen_i_5_n_0,
      I5 => cfg_error_seen_i_6_n_0,
      O => cfg_error_seen_i_1_n_0
    );
cfg_error_seen_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF002000200020"
    )
        port map (
      I0 => \icap_o_preswap[24]_i_16_n_0\,
      I1 => cp_fsm_cs(3),
      I2 => cp_fsm_cs(0),
      I3 => \icap_o_preswap[29]_i_4_n_0\,
      I4 => cfg_error_seen_i_7_n_0,
      I5 => i_bs_fifo_i_3_n_0,
      O => cfg_error_seen_i_2_n_0
    );
cfg_error_seen_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000A800000000"
    )
        port map (
      I0 => cfg_error_seen_i_5_n_0,
      I1 => dout(1),
      I2 => icap_req_i_reg_n_0,
      I3 => cp_fsm_cs(1),
      I4 => \cp_fsm_cs[1]_i_4_n_0\,
      I5 => \icap_o_preswap[28]_i_3_n_0\,
      O => cfg_error_seen_i_3_n_0
    );
cfg_error_seen_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A00000A0AC0000"
    )
        port map (
      I0 => cfg_error_seen_i_8_n_0,
      I1 => icap_i(0),
      I2 => cp_fsm_cs(1),
      I3 => cp_fsm_cs(0),
      I4 => cfg_error_seen_i_5_n_0,
      I5 => i_cdc_error_n_1,
      O => cfg_error_seen_i_4_n_0
    );
cfg_error_seen_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA0008"
    )
        port map (
      I0 => icap_reset,
      I1 => icap_i(0),
      I2 => icap_i(1),
      I3 => legacy_cfg_error,
      I4 => cfg_error_seen_reg_n_0,
      O => cfg_error_seen_i_5_n_0
    );
cfg_error_seen_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000F1100"
    )
        port map (
      I0 => cp_fsm_cs(0),
      I1 => cp_fsm_cs(1),
      I2 => \icap_o_preswap[29]_i_4_n_0\,
      I3 => cp_fsm_cs(3),
      I4 => cp_fsm_cs(2),
      O => cfg_error_seen_i_6_n_0
    );
cfg_error_seen_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => fetch_error_seen_on_first_word_reg_n_0,
      I1 => cfg_error_seen_reg_n_0,
      O => cfg_error_seen_i_7_n_0
    );
cfg_error_seen_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAAA02"
    )
        port map (
      I0 => \icap_o_preswap[28]_i_3_n_0\,
      I1 => dout(1),
      I2 => desync_needed,
      I3 => empty,
      I4 => rd_rst_busy,
      I5 => \cp_fsm_cs[0]_i_7_n_0\,
      O => cfg_error_seen_i_8_n_0
    );
cfg_error_seen_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => cfg_error_seen_i_1_n_0,
      Q => cfg_error_seen_reg_n_0,
      R => '0'
    );
\cp_fsm_cs[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFAE"
    )
        port map (
      I0 => \cp_fsm_cs[0]_i_2_n_0\,
      I1 => \cp_fsm_cs[0]_i_3_n_0\,
      I2 => \icap_o_preswap[24]_i_6_n_0\,
      I3 => \cp_fsm_cs[0]_i_4_n_0\,
      I4 => \cp_fsm_cs[0]_i_5_n_0\,
      O => cp_fsm_ns(0)
    );
\cp_fsm_cs[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA00000E4E40000"
    )
        port map (
      I0 => cp_fsm_cs(1),
      I1 => icap_req_i_reg_n_0,
      I2 => desync_needed,
      I3 => \cp_fsm_cs[0]_i_6_n_0\,
      I4 => \icap_o_preswap[28]_i_3_n_0\,
      I5 => dout(1),
      O => \cp_fsm_cs[0]_i_2_n_0\
    );
\cp_fsm_cs[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cp_fsm_cs(2),
      I1 => cp_fsm_cs(3),
      O => \cp_fsm_cs[0]_i_3_n_0\
    );
\cp_fsm_cs[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000005400000000"
    )
        port map (
      I0 => cp_fsm_cs(0),
      I1 => icap_req_i_reg_n_0,
      I2 => dout(1),
      I3 => icap_i(0),
      I4 => cp_fsm_cs(3),
      I5 => cp_fsm_cs(2),
      O => \cp_fsm_cs[0]_i_4_n_0\
    );
\cp_fsm_cs[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88888F888888"
    )
        port map (
      I0 => \cp_fsm_cs[1]_i_3_n_0\,
      I1 => \cp_fsm_cs[1]_i_4_n_0\,
      I2 => cp_fsm_cs(0),
      I3 => \icap_o_preswap[24]_i_5_n_0\,
      I4 => cp_fsm_cs(1),
      I5 => \cp_fsm_cs[0]_i_7_n_0\,
      O => \cp_fsm_cs[0]_i_5_n_0\
    );
\cp_fsm_cs[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0008FFFF"
    )
        port map (
      I0 => \icap_o_preswap[29]_i_4_n_0\,
      I1 => cp_fsm_cs(1),
      I2 => cfg_error_seen_reg_n_0,
      I3 => fetch_error_seen_on_first_word_reg_n_0,
      I4 => dout(0),
      O => \cp_fsm_cs[0]_i_6_n_0\
    );
\cp_fsm_cs[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0003000A"
    )
        port map (
      I0 => icap_req_i_reg_n_0,
      I1 => dout(0),
      I2 => cp_fsm_cs(3),
      I3 => cp_fsm_cs(2),
      I4 => cp_fsm_cs(0),
      O => \cp_fsm_cs[0]_i_7_n_0\
    );
\cp_fsm_cs[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFAAAE"
    )
        port map (
      I0 => \cp_fsm_cs[1]_i_2_n_0\,
      I1 => \cp_fsm_cs[1]_i_3_n_0\,
      I2 => \cp_fsm_cs[1]_i_4_n_0\,
      I3 => dout(0),
      I4 => \cp_fsm_cs[1]_i_5_n_0\,
      I5 => \cp_fsm_cs[1]_i_6_n_0\,
      O => cp_fsm_ns(1)
    );
\cp_fsm_cs[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => cp_fsm_cs(1),
      I1 => cp_fsm_cs(0),
      I2 => cp_fsm_cs(3),
      I3 => cp_fsm_cs(2),
      I4 => \icap_o_preswap[29]_i_4_n_0\,
      O => \cp_fsm_cs[1]_i_2_n_0\
    );
\cp_fsm_cs[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"001C"
    )
        port map (
      I0 => icap_i(0),
      I1 => cp_fsm_cs(0),
      I2 => cp_fsm_cs(2),
      I3 => cp_fsm_cs(3),
      O => \cp_fsm_cs[1]_i_3_n_0\
    );
\cp_fsm_cs[1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rd_rst_busy,
      I1 => empty,
      O => \cp_fsm_cs[1]_i_4_n_0\
    );
\cp_fsm_cs[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => cp_fsm_cs(0),
      I1 => cp_fsm_cs(2),
      I2 => cp_fsm_cs(3),
      I3 => icap_i(0),
      I4 => dout(1),
      I5 => \cp_fsm_cs[1]_i_4_n_0\,
      O => \cp_fsm_cs[1]_i_5_n_0\
    );
\cp_fsm_cs[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8802FF008802AA00"
    )
        port map (
      I0 => \cp_fsm_cs[0]_i_3_n_0\,
      I1 => \cp_fsm_cs[1]_i_4_n_0\,
      I2 => dout(1),
      I3 => cp_fsm_cs(1),
      I4 => cp_fsm_cs(0),
      I5 => \icap_o_preswap[24]_i_8_n_0\,
      O => \cp_fsm_cs[1]_i_6_n_0\
    );
\cp_fsm_cs[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEFFEFEFEEEE"
    )
        port map (
      I0 => \cp_fsm_cs[2]_i_2_n_0\,
      I1 => \cp_fsm_cs[2]_i_3_n_0\,
      I2 => \icap_o_preswap[24]_i_6_n_0\,
      I3 => \icap_o_preswap[29]_i_4_n_0\,
      I4 => cp_fsm_cs(3),
      I5 => cp_fsm_cs(2),
      O => cp_fsm_ns(2)
    );
\cp_fsm_cs[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888F888F88FF88F8"
    )
        port map (
      I0 => i_bs_fifo_i_3_n_0,
      I1 => dout(0),
      I2 => cp_fsm_cs(1),
      I3 => i_cdc_error_n_1,
      I4 => icap_i(0),
      I5 => cp_fsm_cs(0),
      O => \cp_fsm_cs[2]_i_2_n_0\
    );
\cp_fsm_cs[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => \cp_fsm_cs[1]_i_4_n_0\,
      I1 => cp_fsm_cs(3),
      I2 => cp_fsm_cs(2),
      I3 => cp_fsm_cs(0),
      I4 => dout(0),
      I5 => cp_fsm_cs(1),
      O => \cp_fsm_cs[2]_i_3_n_0\
    );
\cp_fsm_cs[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => cp_fsm_cs(1),
      I1 => cp_fsm_cs(0),
      I2 => cp_fsm_cs(3),
      I3 => cp_fsm_cs(2),
      I4 => \icap_o_preswap[29]_i_4_n_0\,
      O => cp_fsm_ns(3)
    );
\cp_fsm_cs_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => cp_fsm_ns(0),
      Q => cp_fsm_cs(0),
      R => icap_reset_ah
    );
\cp_fsm_cs_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => cp_fsm_ns(1),
      Q => cp_fsm_cs(1),
      R => icap_reset_ah
    );
\cp_fsm_cs_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => cp_fsm_ns(2),
      Q => cp_fsm_cs(2),
      R => icap_reset_ah
    );
\cp_fsm_cs_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => cp_fsm_ns(3),
      Q => cp_fsm_cs(3),
      R => icap_reset_ah
    );
desync_needed_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888F8880"
    )
        port map (
      I0 => desync_needed_i_2_n_0,
      I1 => i_bs_fifo_i_3_n_0,
      I2 => desync_needed_i_3_n_0,
      I3 => cfg_error_seen_reg_n_0,
      I4 => desync_needed,
      O => desync_needed_i_1_n_0
    );
desync_needed_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010100010101010"
    )
        port map (
      I0 => fetch_error_seen_on_first_word_reg_n_0,
      I1 => cfg_error_seen_reg_n_0,
      I2 => cp_fsm_cs(1),
      I3 => legacy_cfg_error,
      I4 => icap_i(1),
      I5 => icap_i(0),
      O => desync_needed_i_2_n_0
    );
desync_needed_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57575555FF575555"
    )
        port map (
      I0 => \icap_o_preswap[29]_i_4_n_0\,
      I1 => cp_fsm_cs(0),
      I2 => i_cdc_error_n_1,
      I3 => i_bs_fifo_i_3_n_0,
      I4 => cp_fsm_cs(1),
      I5 => fetch_error_seen_on_first_word_reg_n_0,
      O => desync_needed_i_3_n_0
    );
desync_needed_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => desync_needed_i_1_n_0,
      Q => desync_needed,
      R => icap_reset_ah
    );
fetch_error_seen_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FE"
    )
        port map (
      I0 => fetch_error_seen,
      I1 => i_bs_fifo_i_3_n_0,
      I2 => fetch_error_seen_i_2_n_0,
      I3 => fetch_error_seen_on_first_word,
      O => fetch_error_seen_i_1_n_0
    );
fetch_error_seen_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F010101010101010"
    )
        port map (
      I0 => icap_req_i_i_2_n_0,
      I1 => dout(0),
      I2 => \icap_o_preswap[24]_i_16_n_0\,
      I3 => icap_req_i_reg_n_0,
      I4 => cp_fsm_cs(1),
      I5 => \cp_fsm_cs[0]_i_3_n_0\,
      O => fetch_error_seen_i_2_n_0
    );
fetch_error_seen_on_first_word_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => fetch_error_seen_on_first_word_reg_n_0,
      I1 => fetch_error_seen_on_first_word_cmb,
      I2 => fetch_error_seen_on_first_word,
      O => fetch_error_seen_on_first_word_i_1_n_0
    );
fetch_error_seen_on_first_word_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001010000000000"
    )
        port map (
      I0 => cp_fsm_cs(1),
      I1 => \cp_fsm_cs[1]_i_4_n_0\,
      I2 => cp_fsm_cs(3),
      I3 => cp_fsm_cs(2),
      I4 => cp_fsm_cs(0),
      I5 => dout(1),
      O => fetch_error_seen_on_first_word_cmb
    );
fetch_error_seen_on_first_word_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55755555"
    )
        port map (
      I0 => icap_reset,
      I1 => \icap_o_preswap[24]_i_14_n_0\,
      I2 => fetch_error_seen_on_first_word_i_4_n_0,
      I3 => \cp_fsm_cs[1]_i_4_n_0\,
      I4 => \cp_fsm_cs[0]_i_3_n_0\,
      I5 => fetch_error_seen_on_first_word_i_5_n_0,
      O => fetch_error_seen_on_first_word
    );
fetch_error_seen_on_first_word_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cp_fsm_cs(0),
      I1 => icap_req_i_reg_n_0,
      O => fetch_error_seen_on_first_word_i_4_n_0
    );
fetch_error_seen_on_first_word_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AA00B000"
    )
        port map (
      I0 => \icap_o_preswap[28]_i_3_n_0\,
      I1 => icap_req_i_i_2_n_0,
      I2 => icap_req_i_reg_n_0,
      I3 => dout(0),
      I4 => dout(1),
      I5 => \cp_fsm_cs[1]_i_4_n_0\,
      O => fetch_error_seen_on_first_word_i_5_n_0
    );
fetch_error_seen_on_first_word_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => fetch_error_seen_on_first_word_i_1_n_0,
      Q => fetch_error_seen_on_first_word_reg_n_0,
      R => '0'
    );
fetch_error_seen_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => fetch_error_seen_i_1_n_0,
      Q => fetch_error_seen,
      R => '0'
    );
full_flag_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
        port map (
      I0 => \^p_4_in\,
      I1 => \^p_3_in\,
      I2 => \^cp0_vs_id\,
      I3 => full_flag_reg,
      I4 => full_flag_reg_0,
      O => cc_done_reg_0
    );
full_flag_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => full_flag_reg,
      I1 => \^cp0_vs_id\,
      I2 => \^p_4_in\,
      O => bad_config_error_flag_reg
    );
i_bs_fifo: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async
     port map (
      almost_empty => NLW_i_bs_fifo_almost_empty_UNCONNECTED,
      almost_full => NLW_i_bs_fifo_almost_full_UNCONNECTED,
      data_valid => NLW_i_bs_fifo_data_valid_UNCONNECTED,
      dbiterr => NLW_i_bs_fifo_dbiterr_UNCONNECTED,
      din(33 downto 0) => din(33 downto 0),
      dout(33 downto 0) => dout(33 downto 0),
      empty => empty,
      full => \^full\,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => NLW_i_bs_fifo_overflow_UNCONNECTED,
      prog_empty => NLW_i_bs_fifo_prog_empty_UNCONNECTED,
      prog_full => NLW_i_bs_fifo_prog_full_UNCONNECTED,
      rd_clk => icap_clk,
      rd_data_count(0) => NLW_i_bs_fifo_rd_data_count_UNCONNECTED(0),
      rd_en => cp_bs_read,
      rd_rst_busy => rd_rst_busy,
      rst => reset_ah,
      sbiterr => NLW_i_bs_fifo_sbiterr_UNCONNECTED,
      sleep => '0',
      underflow => NLW_i_bs_fifo_underflow_UNCONNECTED,
      wr_ack => NLW_i_bs_fifo_wr_ack_UNCONNECTED,
      wr_clk => clk,
      wr_data_count(0) => NLW_i_bs_fifo_wr_data_count_UNCONNECTED(0),
      wr_en => write_bs_fifo,
      wr_rst_busy => \^wr_rst_busy\
    );
i_bs_fifo_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg\,
      I1 => \^wr_rst_busy\,
      I2 => \^gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\,
      I3 => \^full\,
      O => write_bs_fifo
    );
i_bs_fifo_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFABAA"
    )
        port map (
      I0 => i_bs_fifo_i_3_n_0,
      I1 => cp_fsm_cs(3),
      I2 => cp_fsm_cs(2),
      I3 => i_bs_fifo_i_4_n_0,
      I4 => i_bs_fifo_i_5_n_0,
      O => cp_bs_read
    );
i_bs_fifo_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => rd_rst_busy,
      I1 => empty,
      I2 => cp_fsm_cs(3),
      I3 => cp_fsm_cs(2),
      I4 => cp_fsm_cs(0),
      I5 => dout(1),
      O => i_bs_fifo_i_3_n_0
    );
i_bs_fifo_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1F0F000"
    )
        port map (
      I0 => rd_rst_busy,
      I1 => empty,
      I2 => cp_fsm_cs(1),
      I3 => cp_fsm_cs(0),
      I4 => icap_req_i_reg_n_0,
      O => i_bs_fifo_i_4_n_0
    );
i_bs_fifo_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA000000AA303330"
    )
        port map (
      I0 => \icap_o_preswap[28]_i_3_n_0\,
      I1 => icap_req_i_i_2_n_0,
      I2 => icap_req_i_reg_n_0,
      I3 => dout(1),
      I4 => dout(0),
      I5 => \cp_fsm_cs[1]_i_4_n_0\,
      O => i_bs_fifo_i_5_n_0
    );
i_cdc_done: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync
     port map (
      \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0\ => i_cdc_done_n_1,
      \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_1\ => i_cdc_done_n_2,
      Q(3 downto 0) => cp_fsm_cs(3 downto 0),
      cc_done_i => cc_done_i,
      cc_error_i => cc_error_i,
      clk => clk,
      dout(0) => xpm_fifo_dout(2),
      empty => xpm_fifo_empty,
      icap_clk => icap_clk,
      icap_i(0) => icap_i(0),
      rd_en => fifo_read,
      reset => reset
    );
i_cdc_error: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_29
     port map (
      \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0\ => cfg_error_seen_reg_n_0,
      Q(3 downto 0) => cp_fsm_cs(3 downto 0),
      cc_error_i => cc_error_i,
      clk => clk,
      \cp_fsm_cs_reg[3]\ => i_cdc_error_n_1,
      icap_clk => icap_clk,
      icap_i(0) => icap_i(0)
    );
icap_csib_i_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => icap_reset,
      O => icap_reset_ah
    );
icap_csib_i_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAAEF"
    )
        port map (
      I0 => icap_csib_i_i_3_n_0,
      I1 => cp_fsm_cs(2),
      I2 => desync_needed,
      I3 => \icap_o_preswap[29]_i_4_n_0\,
      I4 => icap_csib_i_i_4_n_0,
      O => icap_csib_i_i_2_n_0
    );
icap_csib_i_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEFEEEFEFFF"
    )
        port map (
      I0 => icap_csib_i_i_5_n_0,
      I1 => cp_fsm_cs(3),
      I2 => cp_fsm_cs(2),
      I3 => cp_fsm_cs(1),
      I4 => icap_req_i_reg_n_0,
      I5 => cp_fsm_cs(0),
      O => icap_csib_i_i_3_n_0
    );
icap_csib_i_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F0F0F0F0FEFEF"
    )
        port map (
      I0 => icap_csib_i_i_6_n_0,
      I1 => icap_i(0),
      I2 => \icap_o_preswap[29]_i_4_n_0\,
      I3 => dout(0),
      I4 => cp_fsm_cs(1),
      I5 => cp_fsm_cs(0),
      O => icap_csib_i_i_4_n_0
    );
icap_csib_i_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FFFFFF00FFA8"
    )
        port map (
      I0 => icap_csib_i_i_7_n_0,
      I1 => dout(1),
      I2 => \icap_o_preswap[24]_i_17_n_0\,
      I3 => icap_csib_i_i_8_n_0,
      I4 => cp_fsm_cs(2),
      I5 => \cp_fsm_cs[1]_i_4_n_0\,
      O => icap_csib_i_i_5_n_0
    );
icap_csib_i_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => empty,
      I1 => rd_rst_busy,
      I2 => dout(1),
      O => icap_csib_i_i_6_n_0
    );
icap_csib_i_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => dout(0),
      I1 => cp_fsm_cs(1),
      I2 => cp_fsm_cs(0),
      O => icap_csib_i_i_7_n_0
    );
icap_csib_i_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110111111101010"
    )
        port map (
      I0 => desync_needed,
      I1 => cp_fsm_cs(2),
      I2 => cfg_error_seen_reg_n_0,
      I3 => fetch_error_seen_on_first_word_reg_n_0,
      I4 => dout(1),
      I5 => fetch_error_seen,
      O => icap_csib_i_i_8_n_0
    );
icap_csib_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => icap_csib_i_i_2_n_0,
      Q => icap_csib,
      S => icap_reset_ah
    );
\icap_o_preswap[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF40FF40FF40"
    )
        port map (
      I0 => cp_fsm_cs(1),
      I1 => cp_fsm_cs(0),
      I2 => \icap_o_preswap[24]_i_5_n_0\,
      I3 => \icap_o_preswap[28]_i_2_n_0\,
      I4 => dout(2),
      I5 => \icap_o_preswap[0]_i_2_n_0\,
      O => \p_1_in__0\(0)
    );
\icap_o_preswap[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000022220000F000"
    )
        port map (
      I0 => \icap_o_preswap[0]_i_3_n_0\,
      I1 => \cp_fsm_cs[1]_i_4_n_0\,
      I2 => \icap_o_preswap[24]_i_9_n_0\,
      I3 => \icap_o_preswap[29]_i_4_n_0\,
      I4 => cp_fsm_cs(3),
      I5 => cp_fsm_cs(2),
      O => \icap_o_preswap[0]_i_2_n_0\
    );
\icap_o_preswap[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => cp_fsm_cs(1),
      I1 => icap_req_i_reg_n_0,
      I2 => dout(1),
      I3 => icap_i(0),
      O => \icap_o_preswap[0]_i_3_n_0\
    );
\icap_o_preswap[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => dout(17),
      I1 => \icap_o_preswap[24]_i_3_n_0\,
      I2 => \icap_o_preswap[28]_i_2_n_0\,
      O => \p_1_in__0\(15)
    );
\icap_o_preswap[24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \icap_o_preswap[24]_i_2_n_0\,
      I1 => \icap_o_preswap[24]_i_3_n_0\,
      O => \icap_o_preswap[24]_i_1_n_0\
    );
\icap_o_preswap[24]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => fetch_error_seen_on_first_word_i_4_n_0,
      I1 => \cp_fsm_cs[1]_i_4_n_0\,
      I2 => fetch_error_seen,
      I3 => cfg_error_seen_reg_n_0,
      I4 => cp_fsm_cs(1),
      I5 => cp_fsm_cs(2),
      O => \icap_o_preswap[24]_i_10_n_0\
    );
\icap_o_preswap[24]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \cp_fsm_cs[1]_i_4_n_0\,
      I1 => icap_i(0),
      I2 => dout(1),
      I3 => legacy_cfg_error_i_4_n_0,
      I4 => cp_fsm_cs(2),
      I5 => cp_fsm_cs(1),
      O => \icap_o_preswap[24]_i_11_n_0\
    );
\icap_o_preswap[24]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => cp_fsm_cs(2),
      I1 => fetch_error_seen,
      I2 => dout(1),
      I3 => cfg_error_seen_reg_n_0,
      O => \icap_o_preswap[24]_i_12_n_0\
    );
\icap_o_preswap[24]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => cp_fsm_cs(0),
      I1 => cp_fsm_cs(2),
      I2 => cp_fsm_cs(3),
      I3 => empty,
      I4 => rd_rst_busy,
      O => \icap_o_preswap[24]_i_13_n_0\
    );
\icap_o_preswap[24]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => cp_fsm_cs(1),
      I1 => dout(0),
      O => \icap_o_preswap[24]_i_14_n_0\
    );
\icap_o_preswap[24]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => cp_fsm_cs(0),
      I1 => cp_fsm_cs(1),
      I2 => dout(0),
      I3 => cfg_error_seen_reg_n_0,
      I4 => fetch_error_seen_on_first_word_reg_n_0,
      O => \icap_o_preswap[24]_i_15_n_0\
    );
\icap_o_preswap[24]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => dout(1),
      I1 => empty,
      I2 => rd_rst_busy,
      O => \icap_o_preswap[24]_i_16_n_0\
    );
\icap_o_preswap[24]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => fetch_error_seen,
      I1 => cfg_error_seen_reg_n_0,
      O => \icap_o_preswap[24]_i_17_n_0\
    );
\icap_o_preswap[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAFFEAFFEA"
    )
        port map (
      I0 => \icap_o_preswap[24]_i_4_n_0\,
      I1 => \icap_o_preswap[24]_i_5_n_0\,
      I2 => \icap_o_preswap[24]_i_6_n_0\,
      I3 => \icap_o_preswap[24]_i_7_n_0\,
      I4 => \icap_o_preswap[24]_i_8_n_0\,
      I5 => \icap_o_preswap[24]_i_9_n_0\,
      O => \icap_o_preswap[24]_i_2_n_0\
    );
\icap_o_preswap[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FAF8F8F8"
    )
        port map (
      I0 => \icap_o_preswap[29]_i_4_n_0\,
      I1 => \icap_o_preswap[24]_i_10_n_0\,
      I2 => \icap_o_preswap[24]_i_11_n_0\,
      I3 => \icap_o_preswap[24]_i_12_n_0\,
      I4 => i_bs_fifo_i_4_n_0,
      I5 => cp_fsm_cs(3),
      O => \icap_o_preswap[24]_i_3_n_0\
    );
\icap_o_preswap[24]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF08080808080808"
    )
        port map (
      I0 => desync_needed,
      I1 => \icap_o_preswap[24]_i_13_n_0\,
      I2 => \icap_o_preswap[24]_i_14_n_0\,
      I3 => \icap_o_preswap[24]_i_8_n_0\,
      I4 => \icap_o_preswap[24]_i_15_n_0\,
      I5 => \icap_o_preswap[24]_i_16_n_0\,
      O => \icap_o_preswap[24]_i_4_n_0\
    );
\icap_o_preswap[24]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EF00"
    )
        port map (
      I0 => legacy_cfg_error,
      I1 => icap_i(1),
      I2 => icap_i(0),
      I3 => cp_fsm_cs(2),
      I4 => cp_fsm_cs(3),
      O => \icap_o_preswap[24]_i_5_n_0\
    );
\icap_o_preswap[24]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cp_fsm_cs(0),
      I1 => cp_fsm_cs(1),
      O => \icap_o_preswap[24]_i_6_n_0\
    );
\icap_o_preswap[24]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => cp_fsm_cs(2),
      I1 => cp_fsm_cs(3),
      I2 => icap_i(0),
      I3 => icap_req_i_reg_n_0,
      I4 => dout(1),
      I5 => \cp_fsm_cs[1]_i_4_n_0\,
      O => \icap_o_preswap[24]_i_7_n_0\
    );
\icap_o_preswap[24]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00EF"
    )
        port map (
      I0 => legacy_cfg_error,
      I1 => icap_i(1),
      I2 => icap_i(0),
      I3 => cp_fsm_cs(3),
      O => \icap_o_preswap[24]_i_8_n_0\
    );
\icap_o_preswap[24]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5101510051000000"
    )
        port map (
      I0 => \icap_o_preswap[24]_i_17_n_0\,
      I1 => dout(1),
      I2 => \cp_fsm_cs[1]_i_4_n_0\,
      I3 => cp_fsm_cs(1),
      I4 => cp_fsm_cs(0),
      I5 => icap_req_i_reg_n_0,
      O => \icap_o_preswap[24]_i_9_n_0\
    );
\icap_o_preswap[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => dout(30),
      I1 => \icap_o_preswap[24]_i_3_n_0\,
      I2 => \icap_o_preswap[28]_i_2_n_0\,
      O => \p_1_in__0\(28)
    );
\icap_o_preswap[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => cp_fsm_cs(1),
      I1 => dout(0),
      I2 => \icap_o_preswap[28]_i_3_n_0\,
      I3 => empty,
      I4 => rd_rst_busy,
      I5 => \icap_o_preswap[28]_i_4_n_0\,
      O => \icap_o_preswap[28]_i_2_n_0\
    );
\icap_o_preswap[28]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => cp_fsm_cs(3),
      I1 => cp_fsm_cs(2),
      I2 => cp_fsm_cs(0),
      O => \icap_o_preswap[28]_i_3_n_0\
    );
\icap_o_preswap[28]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCCCFC8C8C"
    )
        port map (
      I0 => fetch_error_seen,
      I1 => desync_needed,
      I2 => \icap_o_preswap[29]_i_4_n_0\,
      I3 => fetch_error_seen_on_first_word_reg_n_0,
      I4 => dout(1),
      I5 => cfg_error_seen_reg_n_0,
      O => \icap_o_preswap[28]_i_4_n_0\
    );
\icap_o_preswap[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEFFFEFFFEF"
    )
        port map (
      I0 => \icap_o_preswap[29]_i_2_n_0\,
      I1 => \icap_o_preswap[29]_i_3_n_0\,
      I2 => \icap_o_preswap[29]_i_4_n_0\,
      I3 => cp_fsm_cs(3),
      I4 => cp_fsm_cs(1),
      I5 => cp_fsm_cs(2),
      O => \p_1_in__0\(29)
    );
\icap_o_preswap[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00005C5CFFFC5C5C"
    )
        port map (
      I0 => cp_fsm_cs(1),
      I1 => dout(1),
      I2 => \cp_fsm_cs[1]_i_4_n_0\,
      I3 => icap_i(0),
      I4 => cp_fsm_cs(2),
      I5 => cp_fsm_cs(0),
      O => \icap_o_preswap[29]_i_2_n_0\
    );
\icap_o_preswap[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F300F3FFFFF1F7"
    )
        port map (
      I0 => cp_fsm_cs(1),
      I1 => icap_req_i_reg_n_0,
      I2 => dout(31),
      I3 => cp_fsm_cs(0),
      I4 => \icap_o_preswap[24]_i_17_n_0\,
      I5 => cp_fsm_cs(2),
      O => \icap_o_preswap[29]_i_3_n_0\
    );
\icap_o_preswap[29]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => icap_i(0),
      I1 => icap_i(1),
      I2 => legacy_cfg_error,
      O => \icap_o_preswap[29]_i_4_n_0\
    );
\icap_o_preswap[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888F88888"
    )
        port map (
      I0 => dout(4),
      I1 => \icap_o_preswap[0]_i_2_n_0\,
      I2 => \icap_o_preswap[29]_i_4_n_0\,
      I3 => i_cdc_error_n_1,
      I4 => cp_fsm_cs(0),
      I5 => cp_fsm_cs(1),
      O => \p_1_in__0\(2)
    );
\icap_o_preswap[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888F88888"
    )
        port map (
      I0 => dout(5),
      I1 => \icap_o_preswap[0]_i_2_n_0\,
      I2 => \icap_o_preswap[29]_i_4_n_0\,
      I3 => i_cdc_error_n_1,
      I4 => cp_fsm_cs(0),
      I5 => cp_fsm_cs(1),
      O => \p_1_in__0\(3)
    );
\icap_o_preswap_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => \icap_o_preswap[24]_i_2_n_0\,
      D => \p_1_in__0\(0),
      Q => icap_o(7),
      R => '0'
    );
\icap_o_preswap_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => \icap_o_preswap[24]_i_2_n_0\,
      D => dout(12),
      Q => icap_o(13),
      R => \icap_o_preswap[24]_i_1_n_0\
    );
\icap_o_preswap_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => \icap_o_preswap[24]_i_2_n_0\,
      D => dout(13),
      Q => icap_o(12),
      R => \icap_o_preswap[24]_i_1_n_0\
    );
\icap_o_preswap_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => \icap_o_preswap[24]_i_2_n_0\,
      D => dout(14),
      Q => icap_o(11),
      R => \icap_o_preswap[24]_i_1_n_0\
    );
\icap_o_preswap_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => \icap_o_preswap[24]_i_2_n_0\,
      D => dout(15),
      Q => icap_o(10),
      R => \icap_o_preswap[24]_i_1_n_0\
    );
\icap_o_preswap_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => \icap_o_preswap[24]_i_2_n_0\,
      D => dout(16),
      Q => icap_o(9),
      R => \icap_o_preswap[24]_i_1_n_0\
    );
\icap_o_preswap_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => \icap_o_preswap[24]_i_2_n_0\,
      D => \p_1_in__0\(15),
      Q => icap_o(8),
      R => '0'
    );
\icap_o_preswap_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => \icap_o_preswap[24]_i_2_n_0\,
      D => dout(18),
      Q => icap_o(23),
      R => \icap_o_preswap[24]_i_1_n_0\
    );
\icap_o_preswap_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => \icap_o_preswap[24]_i_2_n_0\,
      D => dout(19),
      Q => icap_o(22),
      R => \icap_o_preswap[24]_i_1_n_0\
    );
\icap_o_preswap_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => \icap_o_preswap[24]_i_2_n_0\,
      D => dout(20),
      Q => icap_o(21),
      R => \icap_o_preswap[24]_i_1_n_0\
    );
\icap_o_preswap_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => \icap_o_preswap[24]_i_2_n_0\,
      D => dout(21),
      Q => icap_o(20),
      R => \icap_o_preswap[24]_i_1_n_0\
    );
\icap_o_preswap_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => \icap_o_preswap[24]_i_2_n_0\,
      D => dout(3),
      Q => icap_o(6),
      R => \icap_o_preswap[24]_i_1_n_0\
    );
\icap_o_preswap_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => \icap_o_preswap[24]_i_2_n_0\,
      D => dout(22),
      Q => icap_o(19),
      R => \icap_o_preswap[24]_i_1_n_0\
    );
\icap_o_preswap_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => \icap_o_preswap[24]_i_2_n_0\,
      D => dout(23),
      Q => icap_o(18),
      R => \icap_o_preswap[24]_i_1_n_0\
    );
\icap_o_preswap_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => \icap_o_preswap[24]_i_2_n_0\,
      D => dout(24),
      Q => icap_o(17),
      R => \icap_o_preswap[24]_i_1_n_0\
    );
\icap_o_preswap_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => \icap_o_preswap[24]_i_2_n_0\,
      D => dout(25),
      Q => icap_o(16),
      R => \icap_o_preswap[24]_i_1_n_0\
    );
\icap_o_preswap_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => \icap_o_preswap[24]_i_2_n_0\,
      D => dout(26),
      Q => icap_o(31),
      R => \icap_o_preswap[24]_i_1_n_0\
    );
\icap_o_preswap_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => \icap_o_preswap[24]_i_2_n_0\,
      D => dout(27),
      Q => icap_o(30),
      R => \icap_o_preswap[24]_i_1_n_0\
    );
\icap_o_preswap_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => \icap_o_preswap[24]_i_2_n_0\,
      D => dout(28),
      Q => icap_o(29),
      R => \icap_o_preswap[24]_i_1_n_0\
    );
\icap_o_preswap_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => \icap_o_preswap[24]_i_2_n_0\,
      D => dout(29),
      Q => icap_o(28),
      R => \icap_o_preswap[24]_i_1_n_0\
    );
\icap_o_preswap_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => \icap_o_preswap[24]_i_2_n_0\,
      D => \p_1_in__0\(28),
      Q => icap_o(27),
      R => '0'
    );
\icap_o_preswap_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => \icap_o_preswap[24]_i_2_n_0\,
      D => \p_1_in__0\(29),
      Q => icap_o(26),
      R => '0'
    );
\icap_o_preswap_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => \icap_o_preswap[24]_i_2_n_0\,
      D => \p_1_in__0\(2),
      Q => icap_o(5),
      R => '0'
    );
\icap_o_preswap_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => \icap_o_preswap[24]_i_2_n_0\,
      D => dout(32),
      Q => icap_o(25),
      R => \icap_o_preswap[24]_i_1_n_0\
    );
\icap_o_preswap_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => \icap_o_preswap[24]_i_2_n_0\,
      D => dout(33),
      Q => icap_o(24),
      R => \icap_o_preswap[24]_i_1_n_0\
    );
\icap_o_preswap_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => \icap_o_preswap[24]_i_2_n_0\,
      D => \p_1_in__0\(3),
      Q => icap_o(4),
      R => '0'
    );
\icap_o_preswap_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => \icap_o_preswap[24]_i_2_n_0\,
      D => dout(6),
      Q => icap_o(3),
      R => \icap_o_preswap[24]_i_1_n_0\
    );
\icap_o_preswap_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => \icap_o_preswap[24]_i_2_n_0\,
      D => dout(7),
      Q => icap_o(2),
      R => \icap_o_preswap[24]_i_1_n_0\
    );
\icap_o_preswap_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => \icap_o_preswap[24]_i_2_n_0\,
      D => dout(8),
      Q => icap_o(1),
      R => \icap_o_preswap[24]_i_1_n_0\
    );
\icap_o_preswap_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => \icap_o_preswap[24]_i_2_n_0\,
      D => dout(9),
      Q => icap_o(0),
      R => \icap_o_preswap[24]_i_1_n_0\
    );
\icap_o_preswap_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => \icap_o_preswap[24]_i_2_n_0\,
      D => dout(10),
      Q => icap_o(15),
      R => \icap_o_preswap[24]_i_1_n_0\
    );
\icap_o_preswap_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => \icap_o_preswap[24]_i_2_n_0\,
      D => dout(11),
      Q => icap_o(14),
      R => \icap_o_preswap[24]_i_1_n_0\
    );
icap_req_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAABFFFF0000"
    )
        port map (
      I0 => icap_req_i_i_2_n_0,
      I1 => empty,
      I2 => rd_rst_busy,
      I3 => dout(1),
      I4 => icap_req_i02_out,
      I5 => icap_req_i_reg_n_0,
      O => icap_req_i_i_1_n_0
    );
icap_req_i_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => icap_i(0),
      I1 => cp_fsm_cs(3),
      I2 => cp_fsm_cs(2),
      I3 => cp_fsm_cs(1),
      I4 => cp_fsm_cs(0),
      O => icap_req_i_i_2_n_0
    );
icap_req_i_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101000001010002"
    )
        port map (
      I0 => cp_fsm_cs(0),
      I1 => cp_fsm_cs(2),
      I2 => cp_fsm_cs(3),
      I3 => \cp_fsm_cs[1]_i_4_n_0\,
      I4 => cp_fsm_cs(1),
      I5 => dout(1),
      O => icap_req_i02_out
    );
icap_req_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => icap_req_i_i_1_n_0,
      Q => icap_req_i_reg_n_0,
      R => icap_reset_ah
    );
id_fifo_read_d1_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => first_word_seen,
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg\,
      I2 => \^wr_rst_busy\,
      I3 => \^gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\,
      I4 => \^full\,
      O => first_word_seen_reg
    );
legacy_cfg_error_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0C08"
    )
        port map (
      I0 => legacy_cfg_error,
      I1 => icap_reset,
      I2 => icap_i(1),
      I3 => legacy_cfg_error0,
      O => legacy_cfg_error_i_1_n_0
    );
legacy_cfg_error_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00000020202020"
    )
        port map (
      I0 => \cp_fsm_cs[1]_i_3_n_0\,
      I1 => \cp_fsm_cs[1]_i_4_n_0\,
      I2 => legacy_cfg_error_i_3_n_0,
      I3 => \cp_fsm_cs[0]_i_3_n_0\,
      I4 => legacy_cfg_error_i_4_n_0,
      I5 => cp_fsm_cs(1),
      O => legacy_cfg_error0
    );
legacy_cfg_error_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => dout(0),
      I1 => dout(1),
      I2 => icap_req_i_reg_n_0,
      O => legacy_cfg_error_i_3_n_0
    );
legacy_cfg_error_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => icap_req_i_reg_n_0,
      I1 => cp_fsm_cs(0),
      O => legacy_cfg_error_i_4_n_0
    );
legacy_cfg_error_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => icap_clk,
      CE => '1',
      D => legacy_cfg_error_i_1_n_0,
      Q => legacy_cfg_error,
      R => '0'
    );
recheck_id_reg_source_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => din(0),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg\,
      I2 => \^wr_rst_busy\,
      I3 => \^gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\,
      I4 => \^full\,
      O => sig_last_reg_out_reg
    );
\sig_data_reg_out[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5557"
    )
        port map (
      I0 => \out\,
      I1 => \^full\,
      I2 => \^gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\,
      I3 => \^wr_rst_busy\,
      O => E(0)
    );
sig_s_ready_dup_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^wr_rst_busy\,
      I1 => \^gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\,
      I2 => \^full\,
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\
    );
\vs_id_o_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_cdc_done_n_1,
      Q => \^cp0_vs_id\,
      R => reset_ah
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dfx_controller_design_1_dfx_controller_0_0_vsm_shifter is
  port (
    \out\ : out STD_LOGIC;
    \opt_has_pipe.first_q_reg[0]\ : out STD_LOGIC;
    \opt_has_pipe.first_q_reg[0]_0\ : out STD_LOGIC;
    \opt_has_pipe.first_q_reg[0]_1\ : out STD_LOGIC;
    \opt_has_pipe.first_q_reg[0]_2\ : out STD_LOGIC;
    in_shutdown : out STD_LOGIC;
    reset_ah : out STD_LOGIC;
    vsm_shifter_event_error : out STD_LOGIC;
    reg_write_complete_ctrl_reg : out STD_LOGIC;
    vsm_shifter_fetch_req : out STD_LOGIC;
    vsm_reg_tready : out STD_LOGIC_VECTOR ( 0 to 0 );
    \b_rm_info.b_write_to_rm_info_registers_edge.d1_reg_0\ : out STD_LOGIC;
    bs_addr : out STD_LOGIC;
    \b_bs_info.b_write_to_bs_info_registers_edge.d1_reg_0\ : out STD_LOGIC;
    \b_trigger_table.b_write_to_trigger_registers_edge.d1_reg_0\ : out STD_LOGIC;
    axi_write_complete : out STD_LOGIC;
    \b_rm_info.b_read_from_rm_info_registers_edge.d1_reg_0\ : out STD_LOGIC;
    \b_bs_info.b_read_from_bs_info_registers_edge.d1_reg_0\ : out STD_LOGIC;
    d1 : out STD_LOGIC;
    shutdown_bit_reg_0 : out STD_LOGIC;
    bad_config_error_flag_reg_0 : out STD_LOGIC;
    fetch_error_flag_reg_0 : out STD_LOGIC;
    full_flag_reg_0 : out STD_LOGIC;
    vsm_shifter_rm_shutdown_req : out STD_LOGIC;
    vsm_shifter_rm_reset : out STD_LOGIC;
    vsm_shifter_sw_shutdown_req : out STD_LOGIC;
    vsm_shifter_sw_startup_req : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 64 downto 0 );
    sw_trigger_id : out STD_LOGIC;
    \current_state_reg[0]_0\ : out STD_LOGIC;
    \b_rm_info.reg_rdata_rm_table_ctrl_reg[12]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \b_bs_info.reg_rdata_bs_table_address_reg[12]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \b_bs_info.reg_rdata_bs_table_size_reg[12]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \b_bs_info.b_write_to_bs_info_registers_edge.axi_write_complete_reg_0\ : out STD_LOGIC;
    \opt_has_pipe.first_q_reg[0]_3\ : out STD_LOGIC;
    vsm_shifter_rm_decouple : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    \b_rm_info.gen_address_reg.access_address_del_reg[0]_0\ : in STD_LOGIC;
    reset : in STD_LOGIC;
    start_axi_read032_out : in STD_LOGIC;
    read_from_trigger_registers_cmb : in STD_LOGIC;
    start_axi_read028_out : in STD_LOGIC;
    read_from_rm_info_registers_cmb : in STD_LOGIC;
    start_axi_read0 : in STD_LOGIC;
    read_from_bs_info_registers_cmb : in STD_LOGIC;
    s_axis_ctrl_tready_i1 : in STD_LOGIC;
    reg_write_complete_sw_trigger_reg_reg_0 : in STD_LOGIC;
    sw_ok_to_proceed_d00 : in STD_LOGIC;
    \b_bs_info.gen_address_reg.access_address_del_reg[0]_0\ : in STD_LOGIC;
    write_to_rm_info_registers_cmb : in STD_LOGIC;
    axi_write_complete026_out : in STD_LOGIC;
    reg_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    write_to_bs_info_registers_cmb : in STD_LOGIC;
    axi_write_complete0 : in STD_LOGIC;
    write_to_trigger_registers_cmb : in STD_LOGIC;
    axi_write_complete030_out : in STD_LOGIC;
    shutdown_bit_reg_1 : in STD_LOGIC;
    user_restarted_with_status059_out : in STD_LOGIC;
    full_flag_reg_1 : in STD_LOGIC;
    \sw_trigger_id_reg[0]_0\ : in STD_LOGIC;
    vsm_shifter_rm_shutdown_ack : in STD_LOGIC;
    sw_shutdown_req_i_reg_0 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 0 to 0 );
    cp0_vs_id : in STD_LOGIC;
    p_3_in : in STD_LOGIC;
    p_4_in : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    \reg_rdata_reg[31]_0\ : in STD_LOGIC;
    \reg_rdata_reg[31]_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \b_trigger_table.gen_address_reg.access_address_del_reg[0]_0\ : in STD_LOGIC;
    vsm_shifter_hw_triggers : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rm_reset_i_reg_0 : in STD_LOGIC;
    \b_bs_info.reg_rdata_bs_table_address_reg[31]_0\ : in STD_LOGIC;
    reg_tready_d1_reg_0 : in STD_LOGIC;
    \reg_rdata_reg[8]_0\ : in STD_LOGIC;
    \reg_rdata_reg[8]_1\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \b_bs_info.reg_rdata_bs_table_address_reg[31]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_rdata_reg[12]_0\ : in STD_LOGIC;
    \reg_rdata_reg[11]_0\ : in STD_LOGIC;
    \reg_rdata_reg[10]_0\ : in STD_LOGIC;
    \reg_rdata_reg[9]_0\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dfx_controller_design_1_dfx_controller_0_0_vsm_shifter;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dfx_controller_design_1_dfx_controller_0_0_vsm_shifter is
  signal access_address : STD_LOGIC;
  signal access_address_del : STD_LOGIC;
  signal \access_address_del__0\ : STD_LOGIC;
  signal address_from_mem : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_read_enable_vec : STD_LOGIC;
  signal \^axi_write_complete\ : STD_LOGIC;
  signal \b_bs_info.b_in_shutdown_del.i_in_shutdown_del_n_0\ : STD_LOGIC;
  signal \b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del_n_1\ : STD_LOGIC;
  signal \b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del_n_2\ : STD_LOGIC;
  signal \b_bs_info.b_read_from_bs_info_registers_edge.start_axi_read_reg_n_0\ : STD_LOGIC;
  signal \b_bs_info.b_rm_info_valid_del.i_rm_info_valid_del_n_1\ : STD_LOGIC;
  signal \b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_1\ : STD_LOGIC;
  signal \b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_10\ : STD_LOGIC;
  signal \b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_12\ : STD_LOGIC;
  signal \b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_13\ : STD_LOGIC;
  signal \b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_14\ : STD_LOGIC;
  signal \b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_15\ : STD_LOGIC;
  signal \b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_16\ : STD_LOGIC;
  signal \b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_17\ : STD_LOGIC;
  signal \b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_18\ : STD_LOGIC;
  signal \b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_19\ : STD_LOGIC;
  signal \b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_2\ : STD_LOGIC;
  signal \b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_20\ : STD_LOGIC;
  signal \b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_21\ : STD_LOGIC;
  signal \b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_22\ : STD_LOGIC;
  signal \b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_23\ : STD_LOGIC;
  signal \b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_24\ : STD_LOGIC;
  signal \b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_25\ : STD_LOGIC;
  signal \b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_26\ : STD_LOGIC;
  signal \b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_27\ : STD_LOGIC;
  signal \b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_28\ : STD_LOGIC;
  signal \b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_29\ : STD_LOGIC;
  signal \b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_3\ : STD_LOGIC;
  signal \b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_30\ : STD_LOGIC;
  signal \b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_4\ : STD_LOGIC;
  signal \b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_5\ : STD_LOGIC;
  signal \b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_6\ : STD_LOGIC;
  signal \b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_7\ : STD_LOGIC;
  signal \b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_8\ : STD_LOGIC;
  signal \b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_9\ : STD_LOGIC;
  signal \b_bs_info.b_write_to_bs_info_registers_edge.axi_write_complete_reg_n_0\ : STD_LOGIC;
  signal \b_bs_info.gen_address_reg.access_address_del_reg_n_0_[0]\ : STD_LOGIC;
  signal \b_event_error_i_del.i_event_error_i_del_n_1\ : STD_LOGIC;
  signal \b_event_error_i_del.i_event_error_i_del_n_2\ : STD_LOGIC;
  signal \b_rm_id_valid_del.i_rm_id_valid_del_n_1\ : STD_LOGIC;
  signal \b_rm_id_valid_del.i_rm_id_valid_del_n_2\ : STD_LOGIC;
  signal \b_rm_id_valid_del.i_rm_id_valid_del_n_3\ : STD_LOGIC;
  signal \b_rm_id_valid_del.i_rm_id_valid_del_n_4\ : STD_LOGIC;
  signal \b_rm_id_valid_del.i_rm_id_valid_del_n_5\ : STD_LOGIC;
  signal \b_rm_id_valid_del.i_rm_id_valid_del_n_6\ : STD_LOGIC;
  signal \b_rm_id_valid_del.i_rm_id_valid_del_n_7\ : STD_LOGIC;
  signal \b_rm_id_valid_del.i_rm_id_valid_del_n_8\ : STD_LOGIC;
  signal \b_rm_id_valid_m1_del.i_rm_id_valid_m1_del_n_0\ : STD_LOGIC;
  signal \b_rm_info.b_in_shutdown_del.i_in_shutdown_del_n_0\ : STD_LOGIC;
  signal \b_rm_info.b_in_shutdown_del.i_in_shutdown_del_n_1\ : STD_LOGIC;
  signal \b_rm_info.b_in_shutdown_del.i_in_shutdown_del_n_2\ : STD_LOGIC;
  signal \b_rm_info.b_read_from_rm_info_registers_del.i_read_from_rm_info_registers_del_n_0\ : STD_LOGIC;
  signal \b_rm_info.b_read_from_rm_info_registers_del.i_read_from_rm_info_registers_del_n_1\ : STD_LOGIC;
  signal \b_rm_info.b_read_from_rm_info_registers_del.i_read_from_rm_info_registers_del_n_2\ : STD_LOGIC;
  signal \b_rm_info.b_rm_id_valid_del.i_rm_id_valid_del_n_2\ : STD_LOGIC;
  signal \b_rm_info.b_start_axi_read_del.i_start_axi_read_del_n_1\ : STD_LOGIC;
  signal \b_rm_info.b_start_axi_read_del.i_start_axi_read_del_n_2\ : STD_LOGIC;
  signal \b_rm_info.b_start_axi_read_del.i_start_axi_read_del_n_3\ : STD_LOGIC;
  signal \b_rm_info.b_write_to_rm_info_registers_edge.axi_write_complete_reg_n_0\ : STD_LOGIC;
  signal \b_rm_info.reg_rdata_rm_table_address_reg_n_0_[0]\ : STD_LOGIC;
  signal \b_rm_info.rm_ctrl_reg_table_reg_0_1_0_0_i_2_n_0\ : STD_LOGIC;
  signal \b_rm_info.rm_ctrl_reg_table_reg_0_1_0_0_n_0\ : STD_LOGIC;
  signal \b_rm_info.rm_ctrl_reg_table_reg_0_1_10_10_n_0\ : STD_LOGIC;
  signal \b_rm_info.rm_ctrl_reg_table_reg_0_1_11_11_n_0\ : STD_LOGIC;
  signal \b_rm_info.rm_ctrl_reg_table_reg_0_1_12_12_n_0\ : STD_LOGIC;
  signal \b_rm_info.rm_ctrl_reg_table_reg_0_1_1_1_n_0\ : STD_LOGIC;
  signal \b_rm_info.rm_ctrl_reg_table_reg_0_1_5_5_n_0\ : STD_LOGIC;
  signal \b_rm_info.rm_ctrl_reg_table_reg_0_1_6_6_n_0\ : STD_LOGIC;
  signal \b_rm_info.rm_ctrl_reg_table_reg_0_1_7_7_n_0\ : STD_LOGIC;
  signal \b_rm_info.rm_ctrl_reg_table_reg_0_1_8_8_n_0\ : STD_LOGIC;
  signal \b_rm_info.rm_ctrl_reg_table_reg_0_1_9_9_n_0\ : STD_LOGIC;
  signal \b_rm_info_valid_del.i_rm_info_valid_del_n_10\ : STD_LOGIC;
  signal \b_rm_info_valid_del.i_rm_info_valid_del_n_11\ : STD_LOGIC;
  signal \b_rm_info_valid_del.i_rm_info_valid_del_n_12\ : STD_LOGIC;
  signal \b_rm_info_valid_del.i_rm_info_valid_del_n_13\ : STD_LOGIC;
  signal \b_rm_info_valid_del.i_rm_info_valid_del_n_4\ : STD_LOGIC;
  signal \b_rm_info_valid_del.i_rm_info_valid_del_n_5\ : STD_LOGIC;
  signal \b_rm_info_valid_del.i_rm_info_valid_del_n_6\ : STD_LOGIC;
  signal \b_rm_info_valid_del.i_rm_info_valid_del_n_8\ : STD_LOGIC;
  signal \b_rm_info_valid_del.i_rm_info_valid_del_n_9\ : STD_LOGIC;
  signal \b_start_fetching_all_del.i_start_fetching_all_del_n_2\ : STD_LOGIC;
  signal \b_start_fetching_all_except_rm_id_del.i_start_fetching_all_except_rm_id_del_n_0\ : STD_LOGIC;
  signal \b_start_fetching_all_except_rm_id_del.i_start_fetching_all_except_rm_id_del_n_1\ : STD_LOGIC;
  signal \b_start_fetching_all_except_rm_id_del.i_start_fetching_all_except_rm_id_del_n_2\ : STD_LOGIC;
  signal \b_trigger_table.b_in_shutdown_del.i_in_shutdown_del_n_0\ : STD_LOGIC;
  signal \b_trigger_table.b_read_from_trigger_registers_del.i_read_from_trigger_registers_del_n_1\ : STD_LOGIC;
  signal \b_trigger_table.b_read_from_trigger_registers_edge.start_axi_read_reg_n_0\ : STD_LOGIC;
  signal \b_trigger_table.b_start_axi_read_del.i_start_axi_read_del_n_1\ : STD_LOGIC;
  signal \b_trigger_table.b_start_axi_read_del.i_start_axi_read_del_n_10\ : STD_LOGIC;
  signal \b_trigger_table.b_start_axi_read_del.i_start_axi_read_del_n_11\ : STD_LOGIC;
  signal \b_trigger_table.b_start_axi_read_del.i_start_axi_read_del_n_12\ : STD_LOGIC;
  signal \b_trigger_table.b_start_axi_read_del.i_start_axi_read_del_n_4\ : STD_LOGIC;
  signal \b_trigger_table.b_start_axi_read_del.i_start_axi_read_del_n_5\ : STD_LOGIC;
  signal \b_trigger_table.b_start_axi_read_del.i_start_axi_read_del_n_6\ : STD_LOGIC;
  signal \b_trigger_table.b_start_axi_read_del.i_start_axi_read_del_n_7\ : STD_LOGIC;
  signal \b_trigger_table.b_start_axi_read_del.i_start_axi_read_del_n_8\ : STD_LOGIC;
  signal \b_trigger_table.b_start_axi_read_del.i_start_axi_read_del_n_9\ : STD_LOGIC;
  signal \^bad_config_error_flag_reg_0\ : STD_LOGIC;
  signal bs_addresses_from_mem : STD_LOGIC;
  signal bs_info_valid_vec : STD_LOGIC;
  signal cp_error_flag : STD_LOGIC;
  signal current_state : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \current_state[0]_i_10_n_0\ : STD_LOGIC;
  signal \current_state[0]_i_12_n_0\ : STD_LOGIC;
  signal \current_state[0]_i_13_n_0\ : STD_LOGIC;
  signal \current_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \current_state[0]_i_6_n_0\ : STD_LOGIC;
  signal \current_state[0]_i_7_n_0\ : STD_LOGIC;
  signal \current_state[0]_i_8_n_0\ : STD_LOGIC;
  signal \current_state[0]_i_9_n_0\ : STD_LOGIC;
  signal \current_state[1]_i_11_n_0\ : STD_LOGIC;
  signal \current_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \current_state[1]_i_6_n_0\ : STD_LOGIC;
  signal \current_state[1]_i_7_n_0\ : STD_LOGIC;
  signal \current_state[2]_i_10_n_0\ : STD_LOGIC;
  signal \current_state[2]_i_3_n_0\ : STD_LOGIC;
  signal \current_state[2]_i_4_n_0\ : STD_LOGIC;
  signal \current_state[2]_i_6_n_0\ : STD_LOGIC;
  signal \current_state[2]_i_7_n_0\ : STD_LOGIC;
  signal \current_state[2]_i_8_n_0\ : STD_LOGIC;
  signal \current_state[2]_i_9_n_0\ : STD_LOGIC;
  signal \current_state[3]_i_2_n_0\ : STD_LOGIC;
  signal \current_state[3]_i_3_n_0\ : STD_LOGIC;
  signal \current_state[3]_i_5_n_0\ : STD_LOGIC;
  signal \current_state[3]_i_6_n_0\ : STD_LOGIC;
  signal \current_state[3]_i_7_n_0\ : STD_LOGIC;
  signal \current_state[3]_i_8_n_0\ : STD_LOGIC;
  signal \current_state[3]_i_9_n_0\ : STD_LOGIC;
  signal \^fetch_error_flag_reg_0\ : STD_LOGIC;
  signal \^full_flag_reg_0\ : STD_LOGIC;
  signal hw_trigger_used : STD_LOGIC;
  signal i_trigger_manager_n_1 : STD_LOGIC;
  signal i_trigger_manager_n_2 : STD_LOGIC;
  signal \^in\ : STD_LOGIC_VECTOR ( 64 downto 0 );
  signal in_post_reset_startup : STD_LOGIC;
  signal in_post_reset_startup_i_1_n_0 : STD_LOGIC;
  signal in_post_reset_startup_i_2_n_0 : STD_LOGIC;
  signal in_post_reset_startup_i_3_n_0 : STD_LOGIC;
  signal \^in_shutdown\ : STD_LOGIC;
  signal in_shutdown_d1 : STD_LOGIC;
  signal in_shutdown_d1_i_1_n_0 : STD_LOGIC;
  signal in_shutdown_i_1_n_0 : STD_LOGIC;
  signal minusOp : STD_LOGIC_VECTOR ( 0 to 0 );
  signal next_state : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^opt_has_pipe.first_q_reg[0]\ : STD_LOGIC;
  signal \^opt_has_pipe.first_q_reg[0]_0\ : STD_LOGIC;
  signal \^opt_has_pipe.first_q_reg[0]_1\ : STD_LOGIC;
  signal \^opt_has_pipe.first_q_reg[0]_2\ : STD_LOGIC;
  signal \^out\ : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal ready_for_hw_trigger : STD_LOGIC;
  signal reg_rdata_bs_table_address0_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal reg_rdata_bs_table_size0_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal reg_rdata_rm_table_ctrl : STD_LOGIC;
  signal reg_rdata_rm_table_ctrl1_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal reg_rdata_trigger_table : STD_LOGIC;
  signal reg_tready_d0 : STD_LOGIC;
  signal reg_tready_d1 : STD_LOGIC;
  signal reg_tready_i0 : STD_LOGIC;
  signal \^reg_write_complete_ctrl_reg\ : STD_LOGIC;
  signal reg_write_complete_sw_trigger_reg : STD_LOGIC;
  signal \^reset_ah\ : STD_LOGIC;
  signal reset_duration : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \reset_duration[5]_i_3_n_0\ : STD_LOGIC;
  signal \reset_duration[7]_i_3_n_0\ : STD_LOGIC;
  signal \reset_duration[7]_i_5_n_0\ : STD_LOGIC;
  signal \reset_duration_stored[2]_i_1_n_0\ : STD_LOGIC;
  signal \reset_duration_stored[3]_i_1_n_0\ : STD_LOGIC;
  signal \reset_duration_stored[4]_i_1_n_0\ : STD_LOGIC;
  signal \reset_duration_stored[5]_i_1_n_0\ : STD_LOGIC;
  signal \reset_duration_stored[7]_i_3_n_0\ : STD_LOGIC;
  signal \reset_duration_stored__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal reset_required : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \reset_required__0\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal reset_required_cmb : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rm_decouple_i11_out : STD_LOGIC;
  signal rm_decouple_i_i_1_n_0 : STD_LOGIC;
  signal rm_decouple_i_i_2_n_0 : STD_LOGIC;
  signal rm_decouple_i_i_3_n_0 : STD_LOGIC;
  signal rm_id_from_mem_vec : STD_LOGIC;
  signal rm_id_valid : STD_LOGIC;
  signal rm_id_valid_m1_vec : STD_LOGIC;
  signal rm_info_valid_vec : STD_LOGIC;
  signal rm_reset_i_i_2_n_0 : STD_LOGIC;
  signal rm_reset_i_i_4_n_0 : STD_LOGIC;
  signal rm_reset_i_i_6_n_0 : STD_LOGIC;
  signal rm_shutdown_req_i : STD_LOGIC;
  signal rm_shutdown_req_i_i_1_n_0 : STD_LOGIC;
  signal rm_shutdown_req_i_i_2_n_0 : STD_LOGIC;
  signal rm_shutdown_req_i_i_6_n_0 : STD_LOGIC;
  signal \^shutdown_bit_reg_0\ : STD_LOGIC;
  signal shutdown_required : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal size_from_mem : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal start_axi_read : STD_LOGIC;
  signal start_fetching_all : STD_LOGIC;
  signal startup_required : STD_LOGIC;
  signal startup_required_cmb : STD_LOGIC;
  signal \status_encoded_field[0]_i_1_n_0\ : STD_LOGIC;
  signal \status_encoded_field[0]_i_2_n_0\ : STD_LOGIC;
  signal \status_encoded_field[1]_i_1_n_0\ : STD_LOGIC;
  signal \status_encoded_field[2]_i_1_n_0\ : STD_LOGIC;
  signal \status_encoded_field_reg_n_0_[0]\ : STD_LOGIC;
  signal \status_encoded_field_reg_n_0_[1]\ : STD_LOGIC;
  signal \status_encoded_field_reg_n_0_[2]\ : STD_LOGIC;
  signal \status_error_field[0]_i_1_n_0\ : STD_LOGIC;
  signal \status_error_field[1]_i_1_n_0\ : STD_LOGIC;
  signal \status_error_field[2]_i_1_n_0\ : STD_LOGIC;
  signal \status_error_field[3]_i_1_n_0\ : STD_LOGIC;
  signal \status_error_field_reg_n_0_[0]\ : STD_LOGIC;
  signal \status_error_field_reg_n_0_[1]\ : STD_LOGIC;
  signal \status_error_field_reg_n_0_[2]\ : STD_LOGIC;
  signal \status_error_field_reg_n_0_[3]\ : STD_LOGIC;
  signal \status_reg_n_0_[7]\ : STD_LOGIC;
  signal sw_ok_to_proceed_d0 : STD_LOGIC;
  signal sw_ok_to_proceed_d1 : STD_LOGIC;
  signal sw_shutdown_req_i_i_2_n_0 : STD_LOGIC;
  signal sw_shutdown_req_i_i_3_n_0 : STD_LOGIC;
  signal sw_shutdown_req_i_i_4_n_0 : STD_LOGIC;
  signal sw_startup_req_i_i_1_n_0 : STD_LOGIC;
  signal sw_startup_req_i_i_2_n_0 : STD_LOGIC;
  signal sw_startup_req_i_i_3_n_0 : STD_LOGIC;
  signal \^sw_trigger_id\ : STD_LOGIC;
  signal sw_trigger_pending : STD_LOGIC;
  signal user_restarted_with_status : STD_LOGIC;
  signal using_sw_trigger : STD_LOGIC;
  signal using_sw_trigger_i_1_n_0 : STD_LOGIC;
  signal using_sw_trigger_i_2_n_0 : STD_LOGIC;
  signal vsm_read_enable_vec : STD_LOGIC;
  signal \^vsm_shifter_rm_decouple\ : STD_LOGIC;
  signal \^vsm_shifter_rm_reset\ : STD_LOGIC;
  signal \^vsm_shifter_rm_shutdown_req\ : STD_LOGIC;
  signal \^vsm_shifter_sw_shutdown_req\ : STD_LOGIC;
  signal \^vsm_shifter_sw_startup_req\ : STD_LOGIC;
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \b_bs_info.b_read_from_bs_info_registers_edge.d1_reg\ : label is "no";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \b_bs_info.bs_address_table_reg_0_1_0_0\ : label is 64;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \b_bs_info.bs_address_table_reg_0_1_0_0\ : label is "i_vsm_shifter/b_bs_info.bs_address_table";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of \b_bs_info.bs_address_table_reg_0_1_0_0\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \b_bs_info.bs_address_table_reg_0_1_0_0\ : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \b_bs_info.bs_address_table_reg_0_1_0_0\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \b_bs_info.bs_address_table_reg_0_1_0_0\ : label is 1;
  attribute ram_offset : integer;
  attribute ram_offset of \b_bs_info.bs_address_table_reg_0_1_0_0\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \b_bs_info.bs_address_table_reg_0_1_0_0\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \b_bs_info.bs_address_table_reg_0_1_0_0\ : label is 0;
  attribute RTL_RAM_BITS of \b_bs_info.bs_address_table_reg_0_1_10_10\ : label is 64;
  attribute RTL_RAM_NAME of \b_bs_info.bs_address_table_reg_0_1_10_10\ : label is "i_vsm_shifter/b_bs_info.bs_address_table";
  attribute RTL_RAM_TYPE of \b_bs_info.bs_address_table_reg_0_1_10_10\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \b_bs_info.bs_address_table_reg_0_1_10_10\ : label is "RAM16X1S";
  attribute ram_addr_begin of \b_bs_info.bs_address_table_reg_0_1_10_10\ : label is 0;
  attribute ram_addr_end of \b_bs_info.bs_address_table_reg_0_1_10_10\ : label is 1;
  attribute ram_offset of \b_bs_info.bs_address_table_reg_0_1_10_10\ : label is 0;
  attribute ram_slice_begin of \b_bs_info.bs_address_table_reg_0_1_10_10\ : label is 10;
  attribute ram_slice_end of \b_bs_info.bs_address_table_reg_0_1_10_10\ : label is 10;
  attribute RTL_RAM_BITS of \b_bs_info.bs_address_table_reg_0_1_11_11\ : label is 64;
  attribute RTL_RAM_NAME of \b_bs_info.bs_address_table_reg_0_1_11_11\ : label is "i_vsm_shifter/b_bs_info.bs_address_table";
  attribute RTL_RAM_TYPE of \b_bs_info.bs_address_table_reg_0_1_11_11\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \b_bs_info.bs_address_table_reg_0_1_11_11\ : label is "RAM16X1S";
  attribute ram_addr_begin of \b_bs_info.bs_address_table_reg_0_1_11_11\ : label is 0;
  attribute ram_addr_end of \b_bs_info.bs_address_table_reg_0_1_11_11\ : label is 1;
  attribute ram_offset of \b_bs_info.bs_address_table_reg_0_1_11_11\ : label is 0;
  attribute ram_slice_begin of \b_bs_info.bs_address_table_reg_0_1_11_11\ : label is 11;
  attribute ram_slice_end of \b_bs_info.bs_address_table_reg_0_1_11_11\ : label is 11;
  attribute RTL_RAM_BITS of \b_bs_info.bs_address_table_reg_0_1_12_12\ : label is 64;
  attribute RTL_RAM_NAME of \b_bs_info.bs_address_table_reg_0_1_12_12\ : label is "i_vsm_shifter/b_bs_info.bs_address_table";
  attribute RTL_RAM_TYPE of \b_bs_info.bs_address_table_reg_0_1_12_12\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \b_bs_info.bs_address_table_reg_0_1_12_12\ : label is "RAM16X1S";
  attribute ram_addr_begin of \b_bs_info.bs_address_table_reg_0_1_12_12\ : label is 0;
  attribute ram_addr_end of \b_bs_info.bs_address_table_reg_0_1_12_12\ : label is 1;
  attribute ram_offset of \b_bs_info.bs_address_table_reg_0_1_12_12\ : label is 0;
  attribute ram_slice_begin of \b_bs_info.bs_address_table_reg_0_1_12_12\ : label is 12;
  attribute ram_slice_end of \b_bs_info.bs_address_table_reg_0_1_12_12\ : label is 12;
  attribute RTL_RAM_BITS of \b_bs_info.bs_address_table_reg_0_1_13_13\ : label is 64;
  attribute RTL_RAM_NAME of \b_bs_info.bs_address_table_reg_0_1_13_13\ : label is "i_vsm_shifter/b_bs_info.bs_address_table";
  attribute RTL_RAM_TYPE of \b_bs_info.bs_address_table_reg_0_1_13_13\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \b_bs_info.bs_address_table_reg_0_1_13_13\ : label is "RAM16X1S";
  attribute ram_addr_begin of \b_bs_info.bs_address_table_reg_0_1_13_13\ : label is 0;
  attribute ram_addr_end of \b_bs_info.bs_address_table_reg_0_1_13_13\ : label is 1;
  attribute ram_offset of \b_bs_info.bs_address_table_reg_0_1_13_13\ : label is 0;
  attribute ram_slice_begin of \b_bs_info.bs_address_table_reg_0_1_13_13\ : label is 13;
  attribute ram_slice_end of \b_bs_info.bs_address_table_reg_0_1_13_13\ : label is 13;
  attribute RTL_RAM_BITS of \b_bs_info.bs_address_table_reg_0_1_14_14\ : label is 64;
  attribute RTL_RAM_NAME of \b_bs_info.bs_address_table_reg_0_1_14_14\ : label is "i_vsm_shifter/b_bs_info.bs_address_table";
  attribute RTL_RAM_TYPE of \b_bs_info.bs_address_table_reg_0_1_14_14\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \b_bs_info.bs_address_table_reg_0_1_14_14\ : label is "RAM16X1S";
  attribute ram_addr_begin of \b_bs_info.bs_address_table_reg_0_1_14_14\ : label is 0;
  attribute ram_addr_end of \b_bs_info.bs_address_table_reg_0_1_14_14\ : label is 1;
  attribute ram_offset of \b_bs_info.bs_address_table_reg_0_1_14_14\ : label is 0;
  attribute ram_slice_begin of \b_bs_info.bs_address_table_reg_0_1_14_14\ : label is 14;
  attribute ram_slice_end of \b_bs_info.bs_address_table_reg_0_1_14_14\ : label is 14;
  attribute RTL_RAM_BITS of \b_bs_info.bs_address_table_reg_0_1_15_15\ : label is 64;
  attribute RTL_RAM_NAME of \b_bs_info.bs_address_table_reg_0_1_15_15\ : label is "i_vsm_shifter/b_bs_info.bs_address_table";
  attribute RTL_RAM_TYPE of \b_bs_info.bs_address_table_reg_0_1_15_15\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \b_bs_info.bs_address_table_reg_0_1_15_15\ : label is "RAM16X1S";
  attribute ram_addr_begin of \b_bs_info.bs_address_table_reg_0_1_15_15\ : label is 0;
  attribute ram_addr_end of \b_bs_info.bs_address_table_reg_0_1_15_15\ : label is 1;
  attribute ram_offset of \b_bs_info.bs_address_table_reg_0_1_15_15\ : label is 0;
  attribute ram_slice_begin of \b_bs_info.bs_address_table_reg_0_1_15_15\ : label is 15;
  attribute ram_slice_end of \b_bs_info.bs_address_table_reg_0_1_15_15\ : label is 15;
  attribute RTL_RAM_BITS of \b_bs_info.bs_address_table_reg_0_1_16_16\ : label is 64;
  attribute RTL_RAM_NAME of \b_bs_info.bs_address_table_reg_0_1_16_16\ : label is "i_vsm_shifter/b_bs_info.bs_address_table";
  attribute RTL_RAM_TYPE of \b_bs_info.bs_address_table_reg_0_1_16_16\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \b_bs_info.bs_address_table_reg_0_1_16_16\ : label is "RAM16X1S";
  attribute ram_addr_begin of \b_bs_info.bs_address_table_reg_0_1_16_16\ : label is 0;
  attribute ram_addr_end of \b_bs_info.bs_address_table_reg_0_1_16_16\ : label is 1;
  attribute ram_offset of \b_bs_info.bs_address_table_reg_0_1_16_16\ : label is 0;
  attribute ram_slice_begin of \b_bs_info.bs_address_table_reg_0_1_16_16\ : label is 16;
  attribute ram_slice_end of \b_bs_info.bs_address_table_reg_0_1_16_16\ : label is 16;
  attribute RTL_RAM_BITS of \b_bs_info.bs_address_table_reg_0_1_17_17\ : label is 64;
  attribute RTL_RAM_NAME of \b_bs_info.bs_address_table_reg_0_1_17_17\ : label is "i_vsm_shifter/b_bs_info.bs_address_table";
  attribute RTL_RAM_TYPE of \b_bs_info.bs_address_table_reg_0_1_17_17\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \b_bs_info.bs_address_table_reg_0_1_17_17\ : label is "RAM16X1S";
  attribute ram_addr_begin of \b_bs_info.bs_address_table_reg_0_1_17_17\ : label is 0;
  attribute ram_addr_end of \b_bs_info.bs_address_table_reg_0_1_17_17\ : label is 1;
  attribute ram_offset of \b_bs_info.bs_address_table_reg_0_1_17_17\ : label is 0;
  attribute ram_slice_begin of \b_bs_info.bs_address_table_reg_0_1_17_17\ : label is 17;
  attribute ram_slice_end of \b_bs_info.bs_address_table_reg_0_1_17_17\ : label is 17;
  attribute RTL_RAM_BITS of \b_bs_info.bs_address_table_reg_0_1_18_18\ : label is 64;
  attribute RTL_RAM_NAME of \b_bs_info.bs_address_table_reg_0_1_18_18\ : label is "i_vsm_shifter/b_bs_info.bs_address_table";
  attribute RTL_RAM_TYPE of \b_bs_info.bs_address_table_reg_0_1_18_18\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \b_bs_info.bs_address_table_reg_0_1_18_18\ : label is "RAM16X1S";
  attribute ram_addr_begin of \b_bs_info.bs_address_table_reg_0_1_18_18\ : label is 0;
  attribute ram_addr_end of \b_bs_info.bs_address_table_reg_0_1_18_18\ : label is 1;
  attribute ram_offset of \b_bs_info.bs_address_table_reg_0_1_18_18\ : label is 0;
  attribute ram_slice_begin of \b_bs_info.bs_address_table_reg_0_1_18_18\ : label is 18;
  attribute ram_slice_end of \b_bs_info.bs_address_table_reg_0_1_18_18\ : label is 18;
  attribute RTL_RAM_BITS of \b_bs_info.bs_address_table_reg_0_1_19_19\ : label is 64;
  attribute RTL_RAM_NAME of \b_bs_info.bs_address_table_reg_0_1_19_19\ : label is "i_vsm_shifter/b_bs_info.bs_address_table";
  attribute RTL_RAM_TYPE of \b_bs_info.bs_address_table_reg_0_1_19_19\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \b_bs_info.bs_address_table_reg_0_1_19_19\ : label is "RAM16X1S";
  attribute ram_addr_begin of \b_bs_info.bs_address_table_reg_0_1_19_19\ : label is 0;
  attribute ram_addr_end of \b_bs_info.bs_address_table_reg_0_1_19_19\ : label is 1;
  attribute ram_offset of \b_bs_info.bs_address_table_reg_0_1_19_19\ : label is 0;
  attribute ram_slice_begin of \b_bs_info.bs_address_table_reg_0_1_19_19\ : label is 19;
  attribute ram_slice_end of \b_bs_info.bs_address_table_reg_0_1_19_19\ : label is 19;
  attribute RTL_RAM_BITS of \b_bs_info.bs_address_table_reg_0_1_1_1\ : label is 64;
  attribute RTL_RAM_NAME of \b_bs_info.bs_address_table_reg_0_1_1_1\ : label is "i_vsm_shifter/b_bs_info.bs_address_table";
  attribute RTL_RAM_TYPE of \b_bs_info.bs_address_table_reg_0_1_1_1\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \b_bs_info.bs_address_table_reg_0_1_1_1\ : label is "RAM16X1S";
  attribute ram_addr_begin of \b_bs_info.bs_address_table_reg_0_1_1_1\ : label is 0;
  attribute ram_addr_end of \b_bs_info.bs_address_table_reg_0_1_1_1\ : label is 1;
  attribute ram_offset of \b_bs_info.bs_address_table_reg_0_1_1_1\ : label is 0;
  attribute ram_slice_begin of \b_bs_info.bs_address_table_reg_0_1_1_1\ : label is 1;
  attribute ram_slice_end of \b_bs_info.bs_address_table_reg_0_1_1_1\ : label is 1;
  attribute RTL_RAM_BITS of \b_bs_info.bs_address_table_reg_0_1_20_20\ : label is 64;
  attribute RTL_RAM_NAME of \b_bs_info.bs_address_table_reg_0_1_20_20\ : label is "i_vsm_shifter/b_bs_info.bs_address_table";
  attribute RTL_RAM_TYPE of \b_bs_info.bs_address_table_reg_0_1_20_20\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \b_bs_info.bs_address_table_reg_0_1_20_20\ : label is "RAM16X1S";
  attribute ram_addr_begin of \b_bs_info.bs_address_table_reg_0_1_20_20\ : label is 0;
  attribute ram_addr_end of \b_bs_info.bs_address_table_reg_0_1_20_20\ : label is 1;
  attribute ram_offset of \b_bs_info.bs_address_table_reg_0_1_20_20\ : label is 0;
  attribute ram_slice_begin of \b_bs_info.bs_address_table_reg_0_1_20_20\ : label is 20;
  attribute ram_slice_end of \b_bs_info.bs_address_table_reg_0_1_20_20\ : label is 20;
  attribute RTL_RAM_BITS of \b_bs_info.bs_address_table_reg_0_1_21_21\ : label is 64;
  attribute RTL_RAM_NAME of \b_bs_info.bs_address_table_reg_0_1_21_21\ : label is "i_vsm_shifter/b_bs_info.bs_address_table";
  attribute RTL_RAM_TYPE of \b_bs_info.bs_address_table_reg_0_1_21_21\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \b_bs_info.bs_address_table_reg_0_1_21_21\ : label is "RAM16X1S";
  attribute ram_addr_begin of \b_bs_info.bs_address_table_reg_0_1_21_21\ : label is 0;
  attribute ram_addr_end of \b_bs_info.bs_address_table_reg_0_1_21_21\ : label is 1;
  attribute ram_offset of \b_bs_info.bs_address_table_reg_0_1_21_21\ : label is 0;
  attribute ram_slice_begin of \b_bs_info.bs_address_table_reg_0_1_21_21\ : label is 21;
  attribute ram_slice_end of \b_bs_info.bs_address_table_reg_0_1_21_21\ : label is 21;
  attribute RTL_RAM_BITS of \b_bs_info.bs_address_table_reg_0_1_22_22\ : label is 64;
  attribute RTL_RAM_NAME of \b_bs_info.bs_address_table_reg_0_1_22_22\ : label is "i_vsm_shifter/b_bs_info.bs_address_table";
  attribute RTL_RAM_TYPE of \b_bs_info.bs_address_table_reg_0_1_22_22\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \b_bs_info.bs_address_table_reg_0_1_22_22\ : label is "RAM16X1S";
  attribute ram_addr_begin of \b_bs_info.bs_address_table_reg_0_1_22_22\ : label is 0;
  attribute ram_addr_end of \b_bs_info.bs_address_table_reg_0_1_22_22\ : label is 1;
  attribute ram_offset of \b_bs_info.bs_address_table_reg_0_1_22_22\ : label is 0;
  attribute ram_slice_begin of \b_bs_info.bs_address_table_reg_0_1_22_22\ : label is 22;
  attribute ram_slice_end of \b_bs_info.bs_address_table_reg_0_1_22_22\ : label is 22;
  attribute RTL_RAM_BITS of \b_bs_info.bs_address_table_reg_0_1_23_23\ : label is 64;
  attribute RTL_RAM_NAME of \b_bs_info.bs_address_table_reg_0_1_23_23\ : label is "i_vsm_shifter/b_bs_info.bs_address_table";
  attribute RTL_RAM_TYPE of \b_bs_info.bs_address_table_reg_0_1_23_23\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \b_bs_info.bs_address_table_reg_0_1_23_23\ : label is "RAM16X1S";
  attribute ram_addr_begin of \b_bs_info.bs_address_table_reg_0_1_23_23\ : label is 0;
  attribute ram_addr_end of \b_bs_info.bs_address_table_reg_0_1_23_23\ : label is 1;
  attribute ram_offset of \b_bs_info.bs_address_table_reg_0_1_23_23\ : label is 0;
  attribute ram_slice_begin of \b_bs_info.bs_address_table_reg_0_1_23_23\ : label is 23;
  attribute ram_slice_end of \b_bs_info.bs_address_table_reg_0_1_23_23\ : label is 23;
  attribute RTL_RAM_BITS of \b_bs_info.bs_address_table_reg_0_1_24_24\ : label is 64;
  attribute RTL_RAM_NAME of \b_bs_info.bs_address_table_reg_0_1_24_24\ : label is "i_vsm_shifter/b_bs_info.bs_address_table";
  attribute RTL_RAM_TYPE of \b_bs_info.bs_address_table_reg_0_1_24_24\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \b_bs_info.bs_address_table_reg_0_1_24_24\ : label is "RAM16X1S";
  attribute ram_addr_begin of \b_bs_info.bs_address_table_reg_0_1_24_24\ : label is 0;
  attribute ram_addr_end of \b_bs_info.bs_address_table_reg_0_1_24_24\ : label is 1;
  attribute ram_offset of \b_bs_info.bs_address_table_reg_0_1_24_24\ : label is 0;
  attribute ram_slice_begin of \b_bs_info.bs_address_table_reg_0_1_24_24\ : label is 24;
  attribute ram_slice_end of \b_bs_info.bs_address_table_reg_0_1_24_24\ : label is 24;
  attribute RTL_RAM_BITS of \b_bs_info.bs_address_table_reg_0_1_25_25\ : label is 64;
  attribute RTL_RAM_NAME of \b_bs_info.bs_address_table_reg_0_1_25_25\ : label is "i_vsm_shifter/b_bs_info.bs_address_table";
  attribute RTL_RAM_TYPE of \b_bs_info.bs_address_table_reg_0_1_25_25\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \b_bs_info.bs_address_table_reg_0_1_25_25\ : label is "RAM16X1S";
  attribute ram_addr_begin of \b_bs_info.bs_address_table_reg_0_1_25_25\ : label is 0;
  attribute ram_addr_end of \b_bs_info.bs_address_table_reg_0_1_25_25\ : label is 1;
  attribute ram_offset of \b_bs_info.bs_address_table_reg_0_1_25_25\ : label is 0;
  attribute ram_slice_begin of \b_bs_info.bs_address_table_reg_0_1_25_25\ : label is 25;
  attribute ram_slice_end of \b_bs_info.bs_address_table_reg_0_1_25_25\ : label is 25;
  attribute RTL_RAM_BITS of \b_bs_info.bs_address_table_reg_0_1_26_26\ : label is 64;
  attribute RTL_RAM_NAME of \b_bs_info.bs_address_table_reg_0_1_26_26\ : label is "i_vsm_shifter/b_bs_info.bs_address_table";
  attribute RTL_RAM_TYPE of \b_bs_info.bs_address_table_reg_0_1_26_26\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \b_bs_info.bs_address_table_reg_0_1_26_26\ : label is "RAM16X1S";
  attribute ram_addr_begin of \b_bs_info.bs_address_table_reg_0_1_26_26\ : label is 0;
  attribute ram_addr_end of \b_bs_info.bs_address_table_reg_0_1_26_26\ : label is 1;
  attribute ram_offset of \b_bs_info.bs_address_table_reg_0_1_26_26\ : label is 0;
  attribute ram_slice_begin of \b_bs_info.bs_address_table_reg_0_1_26_26\ : label is 26;
  attribute ram_slice_end of \b_bs_info.bs_address_table_reg_0_1_26_26\ : label is 26;
  attribute RTL_RAM_BITS of \b_bs_info.bs_address_table_reg_0_1_27_27\ : label is 64;
  attribute RTL_RAM_NAME of \b_bs_info.bs_address_table_reg_0_1_27_27\ : label is "i_vsm_shifter/b_bs_info.bs_address_table";
  attribute RTL_RAM_TYPE of \b_bs_info.bs_address_table_reg_0_1_27_27\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \b_bs_info.bs_address_table_reg_0_1_27_27\ : label is "RAM16X1S";
  attribute ram_addr_begin of \b_bs_info.bs_address_table_reg_0_1_27_27\ : label is 0;
  attribute ram_addr_end of \b_bs_info.bs_address_table_reg_0_1_27_27\ : label is 1;
  attribute ram_offset of \b_bs_info.bs_address_table_reg_0_1_27_27\ : label is 0;
  attribute ram_slice_begin of \b_bs_info.bs_address_table_reg_0_1_27_27\ : label is 27;
  attribute ram_slice_end of \b_bs_info.bs_address_table_reg_0_1_27_27\ : label is 27;
  attribute RTL_RAM_BITS of \b_bs_info.bs_address_table_reg_0_1_28_28\ : label is 64;
  attribute RTL_RAM_NAME of \b_bs_info.bs_address_table_reg_0_1_28_28\ : label is "i_vsm_shifter/b_bs_info.bs_address_table";
  attribute RTL_RAM_TYPE of \b_bs_info.bs_address_table_reg_0_1_28_28\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \b_bs_info.bs_address_table_reg_0_1_28_28\ : label is "RAM16X1S";
  attribute ram_addr_begin of \b_bs_info.bs_address_table_reg_0_1_28_28\ : label is 0;
  attribute ram_addr_end of \b_bs_info.bs_address_table_reg_0_1_28_28\ : label is 1;
  attribute ram_offset of \b_bs_info.bs_address_table_reg_0_1_28_28\ : label is 0;
  attribute ram_slice_begin of \b_bs_info.bs_address_table_reg_0_1_28_28\ : label is 28;
  attribute ram_slice_end of \b_bs_info.bs_address_table_reg_0_1_28_28\ : label is 28;
  attribute RTL_RAM_BITS of \b_bs_info.bs_address_table_reg_0_1_29_29\ : label is 64;
  attribute RTL_RAM_NAME of \b_bs_info.bs_address_table_reg_0_1_29_29\ : label is "i_vsm_shifter/b_bs_info.bs_address_table";
  attribute RTL_RAM_TYPE of \b_bs_info.bs_address_table_reg_0_1_29_29\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \b_bs_info.bs_address_table_reg_0_1_29_29\ : label is "RAM16X1S";
  attribute ram_addr_begin of \b_bs_info.bs_address_table_reg_0_1_29_29\ : label is 0;
  attribute ram_addr_end of \b_bs_info.bs_address_table_reg_0_1_29_29\ : label is 1;
  attribute ram_offset of \b_bs_info.bs_address_table_reg_0_1_29_29\ : label is 0;
  attribute ram_slice_begin of \b_bs_info.bs_address_table_reg_0_1_29_29\ : label is 29;
  attribute ram_slice_end of \b_bs_info.bs_address_table_reg_0_1_29_29\ : label is 29;
  attribute RTL_RAM_BITS of \b_bs_info.bs_address_table_reg_0_1_2_2\ : label is 64;
  attribute RTL_RAM_NAME of \b_bs_info.bs_address_table_reg_0_1_2_2\ : label is "i_vsm_shifter/b_bs_info.bs_address_table";
  attribute RTL_RAM_TYPE of \b_bs_info.bs_address_table_reg_0_1_2_2\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \b_bs_info.bs_address_table_reg_0_1_2_2\ : label is "RAM16X1S";
  attribute ram_addr_begin of \b_bs_info.bs_address_table_reg_0_1_2_2\ : label is 0;
  attribute ram_addr_end of \b_bs_info.bs_address_table_reg_0_1_2_2\ : label is 1;
  attribute ram_offset of \b_bs_info.bs_address_table_reg_0_1_2_2\ : label is 0;
  attribute ram_slice_begin of \b_bs_info.bs_address_table_reg_0_1_2_2\ : label is 2;
  attribute ram_slice_end of \b_bs_info.bs_address_table_reg_0_1_2_2\ : label is 2;
  attribute RTL_RAM_BITS of \b_bs_info.bs_address_table_reg_0_1_30_30\ : label is 64;
  attribute RTL_RAM_NAME of \b_bs_info.bs_address_table_reg_0_1_30_30\ : label is "i_vsm_shifter/b_bs_info.bs_address_table";
  attribute RTL_RAM_TYPE of \b_bs_info.bs_address_table_reg_0_1_30_30\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \b_bs_info.bs_address_table_reg_0_1_30_30\ : label is "RAM16X1S";
  attribute ram_addr_begin of \b_bs_info.bs_address_table_reg_0_1_30_30\ : label is 0;
  attribute ram_addr_end of \b_bs_info.bs_address_table_reg_0_1_30_30\ : label is 1;
  attribute ram_offset of \b_bs_info.bs_address_table_reg_0_1_30_30\ : label is 0;
  attribute ram_slice_begin of \b_bs_info.bs_address_table_reg_0_1_30_30\ : label is 30;
  attribute ram_slice_end of \b_bs_info.bs_address_table_reg_0_1_30_30\ : label is 30;
  attribute RTL_RAM_BITS of \b_bs_info.bs_address_table_reg_0_1_31_31\ : label is 64;
  attribute RTL_RAM_NAME of \b_bs_info.bs_address_table_reg_0_1_31_31\ : label is "i_vsm_shifter/b_bs_info.bs_address_table";
  attribute RTL_RAM_TYPE of \b_bs_info.bs_address_table_reg_0_1_31_31\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \b_bs_info.bs_address_table_reg_0_1_31_31\ : label is "RAM16X1S";
  attribute ram_addr_begin of \b_bs_info.bs_address_table_reg_0_1_31_31\ : label is 0;
  attribute ram_addr_end of \b_bs_info.bs_address_table_reg_0_1_31_31\ : label is 1;
  attribute ram_offset of \b_bs_info.bs_address_table_reg_0_1_31_31\ : label is 0;
  attribute ram_slice_begin of \b_bs_info.bs_address_table_reg_0_1_31_31\ : label is 31;
  attribute ram_slice_end of \b_bs_info.bs_address_table_reg_0_1_31_31\ : label is 31;
  attribute RTL_RAM_BITS of \b_bs_info.bs_address_table_reg_0_1_3_3\ : label is 64;
  attribute RTL_RAM_NAME of \b_bs_info.bs_address_table_reg_0_1_3_3\ : label is "i_vsm_shifter/b_bs_info.bs_address_table";
  attribute RTL_RAM_TYPE of \b_bs_info.bs_address_table_reg_0_1_3_3\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \b_bs_info.bs_address_table_reg_0_1_3_3\ : label is "RAM16X1S";
  attribute ram_addr_begin of \b_bs_info.bs_address_table_reg_0_1_3_3\ : label is 0;
  attribute ram_addr_end of \b_bs_info.bs_address_table_reg_0_1_3_3\ : label is 1;
  attribute ram_offset of \b_bs_info.bs_address_table_reg_0_1_3_3\ : label is 0;
  attribute ram_slice_begin of \b_bs_info.bs_address_table_reg_0_1_3_3\ : label is 3;
  attribute ram_slice_end of \b_bs_info.bs_address_table_reg_0_1_3_3\ : label is 3;
  attribute RTL_RAM_BITS of \b_bs_info.bs_address_table_reg_0_1_4_4\ : label is 64;
  attribute RTL_RAM_NAME of \b_bs_info.bs_address_table_reg_0_1_4_4\ : label is "i_vsm_shifter/b_bs_info.bs_address_table";
  attribute RTL_RAM_TYPE of \b_bs_info.bs_address_table_reg_0_1_4_4\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \b_bs_info.bs_address_table_reg_0_1_4_4\ : label is "RAM16X1S";
  attribute ram_addr_begin of \b_bs_info.bs_address_table_reg_0_1_4_4\ : label is 0;
  attribute ram_addr_end of \b_bs_info.bs_address_table_reg_0_1_4_4\ : label is 1;
  attribute ram_offset of \b_bs_info.bs_address_table_reg_0_1_4_4\ : label is 0;
  attribute ram_slice_begin of \b_bs_info.bs_address_table_reg_0_1_4_4\ : label is 4;
  attribute ram_slice_end of \b_bs_info.bs_address_table_reg_0_1_4_4\ : label is 4;
  attribute RTL_RAM_BITS of \b_bs_info.bs_address_table_reg_0_1_5_5\ : label is 64;
  attribute RTL_RAM_NAME of \b_bs_info.bs_address_table_reg_0_1_5_5\ : label is "i_vsm_shifter/b_bs_info.bs_address_table";
  attribute RTL_RAM_TYPE of \b_bs_info.bs_address_table_reg_0_1_5_5\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \b_bs_info.bs_address_table_reg_0_1_5_5\ : label is "RAM16X1S";
  attribute ram_addr_begin of \b_bs_info.bs_address_table_reg_0_1_5_5\ : label is 0;
  attribute ram_addr_end of \b_bs_info.bs_address_table_reg_0_1_5_5\ : label is 1;
  attribute ram_offset of \b_bs_info.bs_address_table_reg_0_1_5_5\ : label is 0;
  attribute ram_slice_begin of \b_bs_info.bs_address_table_reg_0_1_5_5\ : label is 5;
  attribute ram_slice_end of \b_bs_info.bs_address_table_reg_0_1_5_5\ : label is 5;
  attribute RTL_RAM_BITS of \b_bs_info.bs_address_table_reg_0_1_6_6\ : label is 64;
  attribute RTL_RAM_NAME of \b_bs_info.bs_address_table_reg_0_1_6_6\ : label is "i_vsm_shifter/b_bs_info.bs_address_table";
  attribute RTL_RAM_TYPE of \b_bs_info.bs_address_table_reg_0_1_6_6\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \b_bs_info.bs_address_table_reg_0_1_6_6\ : label is "RAM16X1S";
  attribute ram_addr_begin of \b_bs_info.bs_address_table_reg_0_1_6_6\ : label is 0;
  attribute ram_addr_end of \b_bs_info.bs_address_table_reg_0_1_6_6\ : label is 1;
  attribute ram_offset of \b_bs_info.bs_address_table_reg_0_1_6_6\ : label is 0;
  attribute ram_slice_begin of \b_bs_info.bs_address_table_reg_0_1_6_6\ : label is 6;
  attribute ram_slice_end of \b_bs_info.bs_address_table_reg_0_1_6_6\ : label is 6;
  attribute RTL_RAM_BITS of \b_bs_info.bs_address_table_reg_0_1_7_7\ : label is 64;
  attribute RTL_RAM_NAME of \b_bs_info.bs_address_table_reg_0_1_7_7\ : label is "i_vsm_shifter/b_bs_info.bs_address_table";
  attribute RTL_RAM_TYPE of \b_bs_info.bs_address_table_reg_0_1_7_7\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \b_bs_info.bs_address_table_reg_0_1_7_7\ : label is "RAM16X1S";
  attribute ram_addr_begin of \b_bs_info.bs_address_table_reg_0_1_7_7\ : label is 0;
  attribute ram_addr_end of \b_bs_info.bs_address_table_reg_0_1_7_7\ : label is 1;
  attribute ram_offset of \b_bs_info.bs_address_table_reg_0_1_7_7\ : label is 0;
  attribute ram_slice_begin of \b_bs_info.bs_address_table_reg_0_1_7_7\ : label is 7;
  attribute ram_slice_end of \b_bs_info.bs_address_table_reg_0_1_7_7\ : label is 7;
  attribute RTL_RAM_BITS of \b_bs_info.bs_address_table_reg_0_1_8_8\ : label is 64;
  attribute RTL_RAM_NAME of \b_bs_info.bs_address_table_reg_0_1_8_8\ : label is "i_vsm_shifter/b_bs_info.bs_address_table";
  attribute RTL_RAM_TYPE of \b_bs_info.bs_address_table_reg_0_1_8_8\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \b_bs_info.bs_address_table_reg_0_1_8_8\ : label is "RAM16X1S";
  attribute ram_addr_begin of \b_bs_info.bs_address_table_reg_0_1_8_8\ : label is 0;
  attribute ram_addr_end of \b_bs_info.bs_address_table_reg_0_1_8_8\ : label is 1;
  attribute ram_offset of \b_bs_info.bs_address_table_reg_0_1_8_8\ : label is 0;
  attribute ram_slice_begin of \b_bs_info.bs_address_table_reg_0_1_8_8\ : label is 8;
  attribute ram_slice_end of \b_bs_info.bs_address_table_reg_0_1_8_8\ : label is 8;
  attribute RTL_RAM_BITS of \b_bs_info.bs_address_table_reg_0_1_9_9\ : label is 64;
  attribute RTL_RAM_NAME of \b_bs_info.bs_address_table_reg_0_1_9_9\ : label is "i_vsm_shifter/b_bs_info.bs_address_table";
  attribute RTL_RAM_TYPE of \b_bs_info.bs_address_table_reg_0_1_9_9\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \b_bs_info.bs_address_table_reg_0_1_9_9\ : label is "RAM16X1S";
  attribute ram_addr_begin of \b_bs_info.bs_address_table_reg_0_1_9_9\ : label is 0;
  attribute ram_addr_end of \b_bs_info.bs_address_table_reg_0_1_9_9\ : label is 1;
  attribute ram_offset of \b_bs_info.bs_address_table_reg_0_1_9_9\ : label is 0;
  attribute ram_slice_begin of \b_bs_info.bs_address_table_reg_0_1_9_9\ : label is 9;
  attribute ram_slice_end of \b_bs_info.bs_address_table_reg_0_1_9_9\ : label is 9;
  attribute RTL_RAM_BITS of \b_bs_info.bs_size_table_reg_0_1_0_0\ : label is 64;
  attribute RTL_RAM_NAME of \b_bs_info.bs_size_table_reg_0_1_0_0\ : label is "i_vsm_shifter/b_bs_info.bs_size_table";
  attribute RTL_RAM_TYPE of \b_bs_info.bs_size_table_reg_0_1_0_0\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \b_bs_info.bs_size_table_reg_0_1_0_0\ : label is "RAM16X1S";
  attribute ram_addr_begin of \b_bs_info.bs_size_table_reg_0_1_0_0\ : label is 0;
  attribute ram_addr_end of \b_bs_info.bs_size_table_reg_0_1_0_0\ : label is 1;
  attribute ram_offset of \b_bs_info.bs_size_table_reg_0_1_0_0\ : label is 0;
  attribute ram_slice_begin of \b_bs_info.bs_size_table_reg_0_1_0_0\ : label is 0;
  attribute ram_slice_end of \b_bs_info.bs_size_table_reg_0_1_0_0\ : label is 0;
  attribute RTL_RAM_BITS of \b_bs_info.bs_size_table_reg_0_1_10_10\ : label is 64;
  attribute RTL_RAM_NAME of \b_bs_info.bs_size_table_reg_0_1_10_10\ : label is "i_vsm_shifter/b_bs_info.bs_size_table";
  attribute RTL_RAM_TYPE of \b_bs_info.bs_size_table_reg_0_1_10_10\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \b_bs_info.bs_size_table_reg_0_1_10_10\ : label is "RAM16X1S";
  attribute ram_addr_begin of \b_bs_info.bs_size_table_reg_0_1_10_10\ : label is 0;
  attribute ram_addr_end of \b_bs_info.bs_size_table_reg_0_1_10_10\ : label is 1;
  attribute ram_offset of \b_bs_info.bs_size_table_reg_0_1_10_10\ : label is 0;
  attribute ram_slice_begin of \b_bs_info.bs_size_table_reg_0_1_10_10\ : label is 10;
  attribute ram_slice_end of \b_bs_info.bs_size_table_reg_0_1_10_10\ : label is 10;
  attribute RTL_RAM_BITS of \b_bs_info.bs_size_table_reg_0_1_11_11\ : label is 64;
  attribute RTL_RAM_NAME of \b_bs_info.bs_size_table_reg_0_1_11_11\ : label is "i_vsm_shifter/b_bs_info.bs_size_table";
  attribute RTL_RAM_TYPE of \b_bs_info.bs_size_table_reg_0_1_11_11\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \b_bs_info.bs_size_table_reg_0_1_11_11\ : label is "RAM16X1S";
  attribute ram_addr_begin of \b_bs_info.bs_size_table_reg_0_1_11_11\ : label is 0;
  attribute ram_addr_end of \b_bs_info.bs_size_table_reg_0_1_11_11\ : label is 1;
  attribute ram_offset of \b_bs_info.bs_size_table_reg_0_1_11_11\ : label is 0;
  attribute ram_slice_begin of \b_bs_info.bs_size_table_reg_0_1_11_11\ : label is 11;
  attribute ram_slice_end of \b_bs_info.bs_size_table_reg_0_1_11_11\ : label is 11;
  attribute RTL_RAM_BITS of \b_bs_info.bs_size_table_reg_0_1_12_12\ : label is 64;
  attribute RTL_RAM_NAME of \b_bs_info.bs_size_table_reg_0_1_12_12\ : label is "i_vsm_shifter/b_bs_info.bs_size_table";
  attribute RTL_RAM_TYPE of \b_bs_info.bs_size_table_reg_0_1_12_12\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \b_bs_info.bs_size_table_reg_0_1_12_12\ : label is "RAM16X1S";
  attribute ram_addr_begin of \b_bs_info.bs_size_table_reg_0_1_12_12\ : label is 0;
  attribute ram_addr_end of \b_bs_info.bs_size_table_reg_0_1_12_12\ : label is 1;
  attribute ram_offset of \b_bs_info.bs_size_table_reg_0_1_12_12\ : label is 0;
  attribute ram_slice_begin of \b_bs_info.bs_size_table_reg_0_1_12_12\ : label is 12;
  attribute ram_slice_end of \b_bs_info.bs_size_table_reg_0_1_12_12\ : label is 12;
  attribute RTL_RAM_BITS of \b_bs_info.bs_size_table_reg_0_1_13_13\ : label is 64;
  attribute RTL_RAM_NAME of \b_bs_info.bs_size_table_reg_0_1_13_13\ : label is "i_vsm_shifter/b_bs_info.bs_size_table";
  attribute RTL_RAM_TYPE of \b_bs_info.bs_size_table_reg_0_1_13_13\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \b_bs_info.bs_size_table_reg_0_1_13_13\ : label is "RAM16X1S";
  attribute ram_addr_begin of \b_bs_info.bs_size_table_reg_0_1_13_13\ : label is 0;
  attribute ram_addr_end of \b_bs_info.bs_size_table_reg_0_1_13_13\ : label is 1;
  attribute ram_offset of \b_bs_info.bs_size_table_reg_0_1_13_13\ : label is 0;
  attribute ram_slice_begin of \b_bs_info.bs_size_table_reg_0_1_13_13\ : label is 13;
  attribute ram_slice_end of \b_bs_info.bs_size_table_reg_0_1_13_13\ : label is 13;
  attribute RTL_RAM_BITS of \b_bs_info.bs_size_table_reg_0_1_14_14\ : label is 64;
  attribute RTL_RAM_NAME of \b_bs_info.bs_size_table_reg_0_1_14_14\ : label is "i_vsm_shifter/b_bs_info.bs_size_table";
  attribute RTL_RAM_TYPE of \b_bs_info.bs_size_table_reg_0_1_14_14\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \b_bs_info.bs_size_table_reg_0_1_14_14\ : label is "RAM16X1S";
  attribute ram_addr_begin of \b_bs_info.bs_size_table_reg_0_1_14_14\ : label is 0;
  attribute ram_addr_end of \b_bs_info.bs_size_table_reg_0_1_14_14\ : label is 1;
  attribute ram_offset of \b_bs_info.bs_size_table_reg_0_1_14_14\ : label is 0;
  attribute ram_slice_begin of \b_bs_info.bs_size_table_reg_0_1_14_14\ : label is 14;
  attribute ram_slice_end of \b_bs_info.bs_size_table_reg_0_1_14_14\ : label is 14;
  attribute RTL_RAM_BITS of \b_bs_info.bs_size_table_reg_0_1_15_15\ : label is 64;
  attribute RTL_RAM_NAME of \b_bs_info.bs_size_table_reg_0_1_15_15\ : label is "i_vsm_shifter/b_bs_info.bs_size_table";
  attribute RTL_RAM_TYPE of \b_bs_info.bs_size_table_reg_0_1_15_15\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \b_bs_info.bs_size_table_reg_0_1_15_15\ : label is "RAM16X1S";
  attribute ram_addr_begin of \b_bs_info.bs_size_table_reg_0_1_15_15\ : label is 0;
  attribute ram_addr_end of \b_bs_info.bs_size_table_reg_0_1_15_15\ : label is 1;
  attribute ram_offset of \b_bs_info.bs_size_table_reg_0_1_15_15\ : label is 0;
  attribute ram_slice_begin of \b_bs_info.bs_size_table_reg_0_1_15_15\ : label is 15;
  attribute ram_slice_end of \b_bs_info.bs_size_table_reg_0_1_15_15\ : label is 15;
  attribute RTL_RAM_BITS of \b_bs_info.bs_size_table_reg_0_1_16_16\ : label is 64;
  attribute RTL_RAM_NAME of \b_bs_info.bs_size_table_reg_0_1_16_16\ : label is "i_vsm_shifter/b_bs_info.bs_size_table";
  attribute RTL_RAM_TYPE of \b_bs_info.bs_size_table_reg_0_1_16_16\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \b_bs_info.bs_size_table_reg_0_1_16_16\ : label is "RAM16X1S";
  attribute ram_addr_begin of \b_bs_info.bs_size_table_reg_0_1_16_16\ : label is 0;
  attribute ram_addr_end of \b_bs_info.bs_size_table_reg_0_1_16_16\ : label is 1;
  attribute ram_offset of \b_bs_info.bs_size_table_reg_0_1_16_16\ : label is 0;
  attribute ram_slice_begin of \b_bs_info.bs_size_table_reg_0_1_16_16\ : label is 16;
  attribute ram_slice_end of \b_bs_info.bs_size_table_reg_0_1_16_16\ : label is 16;
  attribute RTL_RAM_BITS of \b_bs_info.bs_size_table_reg_0_1_17_17\ : label is 64;
  attribute RTL_RAM_NAME of \b_bs_info.bs_size_table_reg_0_1_17_17\ : label is "i_vsm_shifter/b_bs_info.bs_size_table";
  attribute RTL_RAM_TYPE of \b_bs_info.bs_size_table_reg_0_1_17_17\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \b_bs_info.bs_size_table_reg_0_1_17_17\ : label is "RAM16X1S";
  attribute ram_addr_begin of \b_bs_info.bs_size_table_reg_0_1_17_17\ : label is 0;
  attribute ram_addr_end of \b_bs_info.bs_size_table_reg_0_1_17_17\ : label is 1;
  attribute ram_offset of \b_bs_info.bs_size_table_reg_0_1_17_17\ : label is 0;
  attribute ram_slice_begin of \b_bs_info.bs_size_table_reg_0_1_17_17\ : label is 17;
  attribute ram_slice_end of \b_bs_info.bs_size_table_reg_0_1_17_17\ : label is 17;
  attribute RTL_RAM_BITS of \b_bs_info.bs_size_table_reg_0_1_18_18\ : label is 64;
  attribute RTL_RAM_NAME of \b_bs_info.bs_size_table_reg_0_1_18_18\ : label is "i_vsm_shifter/b_bs_info.bs_size_table";
  attribute RTL_RAM_TYPE of \b_bs_info.bs_size_table_reg_0_1_18_18\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \b_bs_info.bs_size_table_reg_0_1_18_18\ : label is "RAM16X1S";
  attribute ram_addr_begin of \b_bs_info.bs_size_table_reg_0_1_18_18\ : label is 0;
  attribute ram_addr_end of \b_bs_info.bs_size_table_reg_0_1_18_18\ : label is 1;
  attribute ram_offset of \b_bs_info.bs_size_table_reg_0_1_18_18\ : label is 0;
  attribute ram_slice_begin of \b_bs_info.bs_size_table_reg_0_1_18_18\ : label is 18;
  attribute ram_slice_end of \b_bs_info.bs_size_table_reg_0_1_18_18\ : label is 18;
  attribute RTL_RAM_BITS of \b_bs_info.bs_size_table_reg_0_1_19_19\ : label is 64;
  attribute RTL_RAM_NAME of \b_bs_info.bs_size_table_reg_0_1_19_19\ : label is "i_vsm_shifter/b_bs_info.bs_size_table";
  attribute RTL_RAM_TYPE of \b_bs_info.bs_size_table_reg_0_1_19_19\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \b_bs_info.bs_size_table_reg_0_1_19_19\ : label is "RAM16X1S";
  attribute ram_addr_begin of \b_bs_info.bs_size_table_reg_0_1_19_19\ : label is 0;
  attribute ram_addr_end of \b_bs_info.bs_size_table_reg_0_1_19_19\ : label is 1;
  attribute ram_offset of \b_bs_info.bs_size_table_reg_0_1_19_19\ : label is 0;
  attribute ram_slice_begin of \b_bs_info.bs_size_table_reg_0_1_19_19\ : label is 19;
  attribute ram_slice_end of \b_bs_info.bs_size_table_reg_0_1_19_19\ : label is 19;
  attribute RTL_RAM_BITS of \b_bs_info.bs_size_table_reg_0_1_1_1\ : label is 64;
  attribute RTL_RAM_NAME of \b_bs_info.bs_size_table_reg_0_1_1_1\ : label is "i_vsm_shifter/b_bs_info.bs_size_table";
  attribute RTL_RAM_TYPE of \b_bs_info.bs_size_table_reg_0_1_1_1\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \b_bs_info.bs_size_table_reg_0_1_1_1\ : label is "RAM16X1S";
  attribute ram_addr_begin of \b_bs_info.bs_size_table_reg_0_1_1_1\ : label is 0;
  attribute ram_addr_end of \b_bs_info.bs_size_table_reg_0_1_1_1\ : label is 1;
  attribute ram_offset of \b_bs_info.bs_size_table_reg_0_1_1_1\ : label is 0;
  attribute ram_slice_begin of \b_bs_info.bs_size_table_reg_0_1_1_1\ : label is 1;
  attribute ram_slice_end of \b_bs_info.bs_size_table_reg_0_1_1_1\ : label is 1;
  attribute RTL_RAM_BITS of \b_bs_info.bs_size_table_reg_0_1_20_20\ : label is 64;
  attribute RTL_RAM_NAME of \b_bs_info.bs_size_table_reg_0_1_20_20\ : label is "i_vsm_shifter/b_bs_info.bs_size_table";
  attribute RTL_RAM_TYPE of \b_bs_info.bs_size_table_reg_0_1_20_20\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \b_bs_info.bs_size_table_reg_0_1_20_20\ : label is "RAM16X1S";
  attribute ram_addr_begin of \b_bs_info.bs_size_table_reg_0_1_20_20\ : label is 0;
  attribute ram_addr_end of \b_bs_info.bs_size_table_reg_0_1_20_20\ : label is 1;
  attribute ram_offset of \b_bs_info.bs_size_table_reg_0_1_20_20\ : label is 0;
  attribute ram_slice_begin of \b_bs_info.bs_size_table_reg_0_1_20_20\ : label is 20;
  attribute ram_slice_end of \b_bs_info.bs_size_table_reg_0_1_20_20\ : label is 20;
  attribute RTL_RAM_BITS of \b_bs_info.bs_size_table_reg_0_1_21_21\ : label is 64;
  attribute RTL_RAM_NAME of \b_bs_info.bs_size_table_reg_0_1_21_21\ : label is "i_vsm_shifter/b_bs_info.bs_size_table";
  attribute RTL_RAM_TYPE of \b_bs_info.bs_size_table_reg_0_1_21_21\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \b_bs_info.bs_size_table_reg_0_1_21_21\ : label is "RAM16X1S";
  attribute ram_addr_begin of \b_bs_info.bs_size_table_reg_0_1_21_21\ : label is 0;
  attribute ram_addr_end of \b_bs_info.bs_size_table_reg_0_1_21_21\ : label is 1;
  attribute ram_offset of \b_bs_info.bs_size_table_reg_0_1_21_21\ : label is 0;
  attribute ram_slice_begin of \b_bs_info.bs_size_table_reg_0_1_21_21\ : label is 21;
  attribute ram_slice_end of \b_bs_info.bs_size_table_reg_0_1_21_21\ : label is 21;
  attribute RTL_RAM_BITS of \b_bs_info.bs_size_table_reg_0_1_22_22\ : label is 64;
  attribute RTL_RAM_NAME of \b_bs_info.bs_size_table_reg_0_1_22_22\ : label is "i_vsm_shifter/b_bs_info.bs_size_table";
  attribute RTL_RAM_TYPE of \b_bs_info.bs_size_table_reg_0_1_22_22\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \b_bs_info.bs_size_table_reg_0_1_22_22\ : label is "RAM16X1S";
  attribute ram_addr_begin of \b_bs_info.bs_size_table_reg_0_1_22_22\ : label is 0;
  attribute ram_addr_end of \b_bs_info.bs_size_table_reg_0_1_22_22\ : label is 1;
  attribute ram_offset of \b_bs_info.bs_size_table_reg_0_1_22_22\ : label is 0;
  attribute ram_slice_begin of \b_bs_info.bs_size_table_reg_0_1_22_22\ : label is 22;
  attribute ram_slice_end of \b_bs_info.bs_size_table_reg_0_1_22_22\ : label is 22;
  attribute RTL_RAM_BITS of \b_bs_info.bs_size_table_reg_0_1_23_23\ : label is 64;
  attribute RTL_RAM_NAME of \b_bs_info.bs_size_table_reg_0_1_23_23\ : label is "i_vsm_shifter/b_bs_info.bs_size_table";
  attribute RTL_RAM_TYPE of \b_bs_info.bs_size_table_reg_0_1_23_23\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \b_bs_info.bs_size_table_reg_0_1_23_23\ : label is "RAM16X1S";
  attribute ram_addr_begin of \b_bs_info.bs_size_table_reg_0_1_23_23\ : label is 0;
  attribute ram_addr_end of \b_bs_info.bs_size_table_reg_0_1_23_23\ : label is 1;
  attribute ram_offset of \b_bs_info.bs_size_table_reg_0_1_23_23\ : label is 0;
  attribute ram_slice_begin of \b_bs_info.bs_size_table_reg_0_1_23_23\ : label is 23;
  attribute ram_slice_end of \b_bs_info.bs_size_table_reg_0_1_23_23\ : label is 23;
  attribute RTL_RAM_BITS of \b_bs_info.bs_size_table_reg_0_1_24_24\ : label is 64;
  attribute RTL_RAM_NAME of \b_bs_info.bs_size_table_reg_0_1_24_24\ : label is "i_vsm_shifter/b_bs_info.bs_size_table";
  attribute RTL_RAM_TYPE of \b_bs_info.bs_size_table_reg_0_1_24_24\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \b_bs_info.bs_size_table_reg_0_1_24_24\ : label is "RAM16X1S";
  attribute ram_addr_begin of \b_bs_info.bs_size_table_reg_0_1_24_24\ : label is 0;
  attribute ram_addr_end of \b_bs_info.bs_size_table_reg_0_1_24_24\ : label is 1;
  attribute ram_offset of \b_bs_info.bs_size_table_reg_0_1_24_24\ : label is 0;
  attribute ram_slice_begin of \b_bs_info.bs_size_table_reg_0_1_24_24\ : label is 24;
  attribute ram_slice_end of \b_bs_info.bs_size_table_reg_0_1_24_24\ : label is 24;
  attribute RTL_RAM_BITS of \b_bs_info.bs_size_table_reg_0_1_25_25\ : label is 64;
  attribute RTL_RAM_NAME of \b_bs_info.bs_size_table_reg_0_1_25_25\ : label is "i_vsm_shifter/b_bs_info.bs_size_table";
  attribute RTL_RAM_TYPE of \b_bs_info.bs_size_table_reg_0_1_25_25\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \b_bs_info.bs_size_table_reg_0_1_25_25\ : label is "RAM16X1S";
  attribute ram_addr_begin of \b_bs_info.bs_size_table_reg_0_1_25_25\ : label is 0;
  attribute ram_addr_end of \b_bs_info.bs_size_table_reg_0_1_25_25\ : label is 1;
  attribute ram_offset of \b_bs_info.bs_size_table_reg_0_1_25_25\ : label is 0;
  attribute ram_slice_begin of \b_bs_info.bs_size_table_reg_0_1_25_25\ : label is 25;
  attribute ram_slice_end of \b_bs_info.bs_size_table_reg_0_1_25_25\ : label is 25;
  attribute RTL_RAM_BITS of \b_bs_info.bs_size_table_reg_0_1_26_26\ : label is 64;
  attribute RTL_RAM_NAME of \b_bs_info.bs_size_table_reg_0_1_26_26\ : label is "i_vsm_shifter/b_bs_info.bs_size_table";
  attribute RTL_RAM_TYPE of \b_bs_info.bs_size_table_reg_0_1_26_26\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \b_bs_info.bs_size_table_reg_0_1_26_26\ : label is "RAM16X1S";
  attribute ram_addr_begin of \b_bs_info.bs_size_table_reg_0_1_26_26\ : label is 0;
  attribute ram_addr_end of \b_bs_info.bs_size_table_reg_0_1_26_26\ : label is 1;
  attribute ram_offset of \b_bs_info.bs_size_table_reg_0_1_26_26\ : label is 0;
  attribute ram_slice_begin of \b_bs_info.bs_size_table_reg_0_1_26_26\ : label is 26;
  attribute ram_slice_end of \b_bs_info.bs_size_table_reg_0_1_26_26\ : label is 26;
  attribute RTL_RAM_BITS of \b_bs_info.bs_size_table_reg_0_1_27_27\ : label is 64;
  attribute RTL_RAM_NAME of \b_bs_info.bs_size_table_reg_0_1_27_27\ : label is "i_vsm_shifter/b_bs_info.bs_size_table";
  attribute RTL_RAM_TYPE of \b_bs_info.bs_size_table_reg_0_1_27_27\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \b_bs_info.bs_size_table_reg_0_1_27_27\ : label is "RAM16X1S";
  attribute ram_addr_begin of \b_bs_info.bs_size_table_reg_0_1_27_27\ : label is 0;
  attribute ram_addr_end of \b_bs_info.bs_size_table_reg_0_1_27_27\ : label is 1;
  attribute ram_offset of \b_bs_info.bs_size_table_reg_0_1_27_27\ : label is 0;
  attribute ram_slice_begin of \b_bs_info.bs_size_table_reg_0_1_27_27\ : label is 27;
  attribute ram_slice_end of \b_bs_info.bs_size_table_reg_0_1_27_27\ : label is 27;
  attribute RTL_RAM_BITS of \b_bs_info.bs_size_table_reg_0_1_28_28\ : label is 64;
  attribute RTL_RAM_NAME of \b_bs_info.bs_size_table_reg_0_1_28_28\ : label is "i_vsm_shifter/b_bs_info.bs_size_table";
  attribute RTL_RAM_TYPE of \b_bs_info.bs_size_table_reg_0_1_28_28\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \b_bs_info.bs_size_table_reg_0_1_28_28\ : label is "RAM16X1S";
  attribute ram_addr_begin of \b_bs_info.bs_size_table_reg_0_1_28_28\ : label is 0;
  attribute ram_addr_end of \b_bs_info.bs_size_table_reg_0_1_28_28\ : label is 1;
  attribute ram_offset of \b_bs_info.bs_size_table_reg_0_1_28_28\ : label is 0;
  attribute ram_slice_begin of \b_bs_info.bs_size_table_reg_0_1_28_28\ : label is 28;
  attribute ram_slice_end of \b_bs_info.bs_size_table_reg_0_1_28_28\ : label is 28;
  attribute RTL_RAM_BITS of \b_bs_info.bs_size_table_reg_0_1_29_29\ : label is 64;
  attribute RTL_RAM_NAME of \b_bs_info.bs_size_table_reg_0_1_29_29\ : label is "i_vsm_shifter/b_bs_info.bs_size_table";
  attribute RTL_RAM_TYPE of \b_bs_info.bs_size_table_reg_0_1_29_29\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \b_bs_info.bs_size_table_reg_0_1_29_29\ : label is "RAM16X1S";
  attribute ram_addr_begin of \b_bs_info.bs_size_table_reg_0_1_29_29\ : label is 0;
  attribute ram_addr_end of \b_bs_info.bs_size_table_reg_0_1_29_29\ : label is 1;
  attribute ram_offset of \b_bs_info.bs_size_table_reg_0_1_29_29\ : label is 0;
  attribute ram_slice_begin of \b_bs_info.bs_size_table_reg_0_1_29_29\ : label is 29;
  attribute ram_slice_end of \b_bs_info.bs_size_table_reg_0_1_29_29\ : label is 29;
  attribute RTL_RAM_BITS of \b_bs_info.bs_size_table_reg_0_1_2_2\ : label is 64;
  attribute RTL_RAM_NAME of \b_bs_info.bs_size_table_reg_0_1_2_2\ : label is "i_vsm_shifter/b_bs_info.bs_size_table";
  attribute RTL_RAM_TYPE of \b_bs_info.bs_size_table_reg_0_1_2_2\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \b_bs_info.bs_size_table_reg_0_1_2_2\ : label is "RAM16X1S";
  attribute ram_addr_begin of \b_bs_info.bs_size_table_reg_0_1_2_2\ : label is 0;
  attribute ram_addr_end of \b_bs_info.bs_size_table_reg_0_1_2_2\ : label is 1;
  attribute ram_offset of \b_bs_info.bs_size_table_reg_0_1_2_2\ : label is 0;
  attribute ram_slice_begin of \b_bs_info.bs_size_table_reg_0_1_2_2\ : label is 2;
  attribute ram_slice_end of \b_bs_info.bs_size_table_reg_0_1_2_2\ : label is 2;
  attribute RTL_RAM_BITS of \b_bs_info.bs_size_table_reg_0_1_30_30\ : label is 64;
  attribute RTL_RAM_NAME of \b_bs_info.bs_size_table_reg_0_1_30_30\ : label is "i_vsm_shifter/b_bs_info.bs_size_table";
  attribute RTL_RAM_TYPE of \b_bs_info.bs_size_table_reg_0_1_30_30\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \b_bs_info.bs_size_table_reg_0_1_30_30\ : label is "RAM16X1S";
  attribute ram_addr_begin of \b_bs_info.bs_size_table_reg_0_1_30_30\ : label is 0;
  attribute ram_addr_end of \b_bs_info.bs_size_table_reg_0_1_30_30\ : label is 1;
  attribute ram_offset of \b_bs_info.bs_size_table_reg_0_1_30_30\ : label is 0;
  attribute ram_slice_begin of \b_bs_info.bs_size_table_reg_0_1_30_30\ : label is 30;
  attribute ram_slice_end of \b_bs_info.bs_size_table_reg_0_1_30_30\ : label is 30;
  attribute RTL_RAM_BITS of \b_bs_info.bs_size_table_reg_0_1_31_31\ : label is 64;
  attribute RTL_RAM_NAME of \b_bs_info.bs_size_table_reg_0_1_31_31\ : label is "i_vsm_shifter/b_bs_info.bs_size_table";
  attribute RTL_RAM_TYPE of \b_bs_info.bs_size_table_reg_0_1_31_31\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \b_bs_info.bs_size_table_reg_0_1_31_31\ : label is "RAM16X1S";
  attribute ram_addr_begin of \b_bs_info.bs_size_table_reg_0_1_31_31\ : label is 0;
  attribute ram_addr_end of \b_bs_info.bs_size_table_reg_0_1_31_31\ : label is 1;
  attribute ram_offset of \b_bs_info.bs_size_table_reg_0_1_31_31\ : label is 0;
  attribute ram_slice_begin of \b_bs_info.bs_size_table_reg_0_1_31_31\ : label is 31;
  attribute ram_slice_end of \b_bs_info.bs_size_table_reg_0_1_31_31\ : label is 31;
  attribute RTL_RAM_BITS of \b_bs_info.bs_size_table_reg_0_1_3_3\ : label is 64;
  attribute RTL_RAM_NAME of \b_bs_info.bs_size_table_reg_0_1_3_3\ : label is "i_vsm_shifter/b_bs_info.bs_size_table";
  attribute RTL_RAM_TYPE of \b_bs_info.bs_size_table_reg_0_1_3_3\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \b_bs_info.bs_size_table_reg_0_1_3_3\ : label is "RAM16X1S";
  attribute ram_addr_begin of \b_bs_info.bs_size_table_reg_0_1_3_3\ : label is 0;
  attribute ram_addr_end of \b_bs_info.bs_size_table_reg_0_1_3_3\ : label is 1;
  attribute ram_offset of \b_bs_info.bs_size_table_reg_0_1_3_3\ : label is 0;
  attribute ram_slice_begin of \b_bs_info.bs_size_table_reg_0_1_3_3\ : label is 3;
  attribute ram_slice_end of \b_bs_info.bs_size_table_reg_0_1_3_3\ : label is 3;
  attribute RTL_RAM_BITS of \b_bs_info.bs_size_table_reg_0_1_4_4\ : label is 64;
  attribute RTL_RAM_NAME of \b_bs_info.bs_size_table_reg_0_1_4_4\ : label is "i_vsm_shifter/b_bs_info.bs_size_table";
  attribute RTL_RAM_TYPE of \b_bs_info.bs_size_table_reg_0_1_4_4\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \b_bs_info.bs_size_table_reg_0_1_4_4\ : label is "RAM16X1S";
  attribute ram_addr_begin of \b_bs_info.bs_size_table_reg_0_1_4_4\ : label is 0;
  attribute ram_addr_end of \b_bs_info.bs_size_table_reg_0_1_4_4\ : label is 1;
  attribute ram_offset of \b_bs_info.bs_size_table_reg_0_1_4_4\ : label is 0;
  attribute ram_slice_begin of \b_bs_info.bs_size_table_reg_0_1_4_4\ : label is 4;
  attribute ram_slice_end of \b_bs_info.bs_size_table_reg_0_1_4_4\ : label is 4;
  attribute RTL_RAM_BITS of \b_bs_info.bs_size_table_reg_0_1_5_5\ : label is 64;
  attribute RTL_RAM_NAME of \b_bs_info.bs_size_table_reg_0_1_5_5\ : label is "i_vsm_shifter/b_bs_info.bs_size_table";
  attribute RTL_RAM_TYPE of \b_bs_info.bs_size_table_reg_0_1_5_5\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \b_bs_info.bs_size_table_reg_0_1_5_5\ : label is "RAM16X1S";
  attribute ram_addr_begin of \b_bs_info.bs_size_table_reg_0_1_5_5\ : label is 0;
  attribute ram_addr_end of \b_bs_info.bs_size_table_reg_0_1_5_5\ : label is 1;
  attribute ram_offset of \b_bs_info.bs_size_table_reg_0_1_5_5\ : label is 0;
  attribute ram_slice_begin of \b_bs_info.bs_size_table_reg_0_1_5_5\ : label is 5;
  attribute ram_slice_end of \b_bs_info.bs_size_table_reg_0_1_5_5\ : label is 5;
  attribute RTL_RAM_BITS of \b_bs_info.bs_size_table_reg_0_1_6_6\ : label is 64;
  attribute RTL_RAM_NAME of \b_bs_info.bs_size_table_reg_0_1_6_6\ : label is "i_vsm_shifter/b_bs_info.bs_size_table";
  attribute RTL_RAM_TYPE of \b_bs_info.bs_size_table_reg_0_1_6_6\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \b_bs_info.bs_size_table_reg_0_1_6_6\ : label is "RAM16X1S";
  attribute ram_addr_begin of \b_bs_info.bs_size_table_reg_0_1_6_6\ : label is 0;
  attribute ram_addr_end of \b_bs_info.bs_size_table_reg_0_1_6_6\ : label is 1;
  attribute ram_offset of \b_bs_info.bs_size_table_reg_0_1_6_6\ : label is 0;
  attribute ram_slice_begin of \b_bs_info.bs_size_table_reg_0_1_6_6\ : label is 6;
  attribute ram_slice_end of \b_bs_info.bs_size_table_reg_0_1_6_6\ : label is 6;
  attribute RTL_RAM_BITS of \b_bs_info.bs_size_table_reg_0_1_7_7\ : label is 64;
  attribute RTL_RAM_NAME of \b_bs_info.bs_size_table_reg_0_1_7_7\ : label is "i_vsm_shifter/b_bs_info.bs_size_table";
  attribute RTL_RAM_TYPE of \b_bs_info.bs_size_table_reg_0_1_7_7\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \b_bs_info.bs_size_table_reg_0_1_7_7\ : label is "RAM16X1S";
  attribute ram_addr_begin of \b_bs_info.bs_size_table_reg_0_1_7_7\ : label is 0;
  attribute ram_addr_end of \b_bs_info.bs_size_table_reg_0_1_7_7\ : label is 1;
  attribute ram_offset of \b_bs_info.bs_size_table_reg_0_1_7_7\ : label is 0;
  attribute ram_slice_begin of \b_bs_info.bs_size_table_reg_0_1_7_7\ : label is 7;
  attribute ram_slice_end of \b_bs_info.bs_size_table_reg_0_1_7_7\ : label is 7;
  attribute RTL_RAM_BITS of \b_bs_info.bs_size_table_reg_0_1_8_8\ : label is 64;
  attribute RTL_RAM_NAME of \b_bs_info.bs_size_table_reg_0_1_8_8\ : label is "i_vsm_shifter/b_bs_info.bs_size_table";
  attribute RTL_RAM_TYPE of \b_bs_info.bs_size_table_reg_0_1_8_8\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \b_bs_info.bs_size_table_reg_0_1_8_8\ : label is "RAM16X1S";
  attribute ram_addr_begin of \b_bs_info.bs_size_table_reg_0_1_8_8\ : label is 0;
  attribute ram_addr_end of \b_bs_info.bs_size_table_reg_0_1_8_8\ : label is 1;
  attribute ram_offset of \b_bs_info.bs_size_table_reg_0_1_8_8\ : label is 0;
  attribute ram_slice_begin of \b_bs_info.bs_size_table_reg_0_1_8_8\ : label is 8;
  attribute ram_slice_end of \b_bs_info.bs_size_table_reg_0_1_8_8\ : label is 8;
  attribute RTL_RAM_BITS of \b_bs_info.bs_size_table_reg_0_1_9_9\ : label is 64;
  attribute RTL_RAM_NAME of \b_bs_info.bs_size_table_reg_0_1_9_9\ : label is "i_vsm_shifter/b_bs_info.bs_size_table";
  attribute RTL_RAM_TYPE of \b_bs_info.bs_size_table_reg_0_1_9_9\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \b_bs_info.bs_size_table_reg_0_1_9_9\ : label is "RAM16X1S";
  attribute ram_addr_begin of \b_bs_info.bs_size_table_reg_0_1_9_9\ : label is 0;
  attribute ram_addr_end of \b_bs_info.bs_size_table_reg_0_1_9_9\ : label is 1;
  attribute ram_offset of \b_bs_info.bs_size_table_reg_0_1_9_9\ : label is 0;
  attribute ram_slice_begin of \b_bs_info.bs_size_table_reg_0_1_9_9\ : label is 9;
  attribute ram_slice_end of \b_bs_info.bs_size_table_reg_0_1_9_9\ : label is 9;
  attribute equivalent_register_removal of \b_rm_info.b_read_from_rm_info_registers_edge.d1_reg\ : label is "no";
  attribute RTL_RAM_BITS of \b_rm_info.rm_address_table_reg_0_1_0_0\ : label is 2;
  attribute RTL_RAM_NAME of \b_rm_info.rm_address_table_reg_0_1_0_0\ : label is "i_vsm_shifter/b_rm_info.rm_address_table";
  attribute RTL_RAM_TYPE of \b_rm_info.rm_address_table_reg_0_1_0_0\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \b_rm_info.rm_address_table_reg_0_1_0_0\ : label is "RAM16X1S";
  attribute ram_addr_begin of \b_rm_info.rm_address_table_reg_0_1_0_0\ : label is 0;
  attribute ram_addr_end of \b_rm_info.rm_address_table_reg_0_1_0_0\ : label is 1;
  attribute ram_offset of \b_rm_info.rm_address_table_reg_0_1_0_0\ : label is 0;
  attribute ram_slice_begin of \b_rm_info.rm_address_table_reg_0_1_0_0\ : label is 0;
  attribute ram_slice_end of \b_rm_info.rm_address_table_reg_0_1_0_0\ : label is 0;
  attribute RTL_RAM_BITS of \b_rm_info.rm_ctrl_reg_table_reg_0_1_0_0\ : label is 26;
  attribute RTL_RAM_NAME of \b_rm_info.rm_ctrl_reg_table_reg_0_1_0_0\ : label is "i_vsm_shifter/b_rm_info.rm_ctrl_reg_table";
  attribute RTL_RAM_TYPE of \b_rm_info.rm_ctrl_reg_table_reg_0_1_0_0\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \b_rm_info.rm_ctrl_reg_table_reg_0_1_0_0\ : label is "RAM16X1S";
  attribute ram_addr_begin of \b_rm_info.rm_ctrl_reg_table_reg_0_1_0_0\ : label is 0;
  attribute ram_addr_end of \b_rm_info.rm_ctrl_reg_table_reg_0_1_0_0\ : label is 1;
  attribute ram_offset of \b_rm_info.rm_ctrl_reg_table_reg_0_1_0_0\ : label is 0;
  attribute ram_slice_begin of \b_rm_info.rm_ctrl_reg_table_reg_0_1_0_0\ : label is 0;
  attribute ram_slice_end of \b_rm_info.rm_ctrl_reg_table_reg_0_1_0_0\ : label is 0;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \b_rm_info.rm_ctrl_reg_table_reg_0_1_0_0_i_2\ : label is "soft_lutpair164";
  attribute RTL_RAM_BITS of \b_rm_info.rm_ctrl_reg_table_reg_0_1_10_10\ : label is 26;
  attribute RTL_RAM_NAME of \b_rm_info.rm_ctrl_reg_table_reg_0_1_10_10\ : label is "i_vsm_shifter/b_rm_info.rm_ctrl_reg_table";
  attribute RTL_RAM_TYPE of \b_rm_info.rm_ctrl_reg_table_reg_0_1_10_10\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \b_rm_info.rm_ctrl_reg_table_reg_0_1_10_10\ : label is "RAM16X1S";
  attribute ram_addr_begin of \b_rm_info.rm_ctrl_reg_table_reg_0_1_10_10\ : label is 0;
  attribute ram_addr_end of \b_rm_info.rm_ctrl_reg_table_reg_0_1_10_10\ : label is 1;
  attribute ram_offset of \b_rm_info.rm_ctrl_reg_table_reg_0_1_10_10\ : label is 0;
  attribute ram_slice_begin of \b_rm_info.rm_ctrl_reg_table_reg_0_1_10_10\ : label is 10;
  attribute ram_slice_end of \b_rm_info.rm_ctrl_reg_table_reg_0_1_10_10\ : label is 10;
  attribute RTL_RAM_BITS of \b_rm_info.rm_ctrl_reg_table_reg_0_1_11_11\ : label is 26;
  attribute RTL_RAM_NAME of \b_rm_info.rm_ctrl_reg_table_reg_0_1_11_11\ : label is "i_vsm_shifter/b_rm_info.rm_ctrl_reg_table";
  attribute RTL_RAM_TYPE of \b_rm_info.rm_ctrl_reg_table_reg_0_1_11_11\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \b_rm_info.rm_ctrl_reg_table_reg_0_1_11_11\ : label is "RAM16X1S";
  attribute ram_addr_begin of \b_rm_info.rm_ctrl_reg_table_reg_0_1_11_11\ : label is 0;
  attribute ram_addr_end of \b_rm_info.rm_ctrl_reg_table_reg_0_1_11_11\ : label is 1;
  attribute ram_offset of \b_rm_info.rm_ctrl_reg_table_reg_0_1_11_11\ : label is 0;
  attribute ram_slice_begin of \b_rm_info.rm_ctrl_reg_table_reg_0_1_11_11\ : label is 11;
  attribute ram_slice_end of \b_rm_info.rm_ctrl_reg_table_reg_0_1_11_11\ : label is 11;
  attribute RTL_RAM_BITS of \b_rm_info.rm_ctrl_reg_table_reg_0_1_12_12\ : label is 26;
  attribute RTL_RAM_NAME of \b_rm_info.rm_ctrl_reg_table_reg_0_1_12_12\ : label is "i_vsm_shifter/b_rm_info.rm_ctrl_reg_table";
  attribute RTL_RAM_TYPE of \b_rm_info.rm_ctrl_reg_table_reg_0_1_12_12\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \b_rm_info.rm_ctrl_reg_table_reg_0_1_12_12\ : label is "RAM16X1S";
  attribute ram_addr_begin of \b_rm_info.rm_ctrl_reg_table_reg_0_1_12_12\ : label is 0;
  attribute ram_addr_end of \b_rm_info.rm_ctrl_reg_table_reg_0_1_12_12\ : label is 1;
  attribute ram_offset of \b_rm_info.rm_ctrl_reg_table_reg_0_1_12_12\ : label is 0;
  attribute ram_slice_begin of \b_rm_info.rm_ctrl_reg_table_reg_0_1_12_12\ : label is 12;
  attribute ram_slice_end of \b_rm_info.rm_ctrl_reg_table_reg_0_1_12_12\ : label is 12;
  attribute RTL_RAM_BITS of \b_rm_info.rm_ctrl_reg_table_reg_0_1_1_1\ : label is 26;
  attribute RTL_RAM_NAME of \b_rm_info.rm_ctrl_reg_table_reg_0_1_1_1\ : label is "i_vsm_shifter/b_rm_info.rm_ctrl_reg_table";
  attribute RTL_RAM_TYPE of \b_rm_info.rm_ctrl_reg_table_reg_0_1_1_1\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \b_rm_info.rm_ctrl_reg_table_reg_0_1_1_1\ : label is "RAM16X1S";
  attribute ram_addr_begin of \b_rm_info.rm_ctrl_reg_table_reg_0_1_1_1\ : label is 0;
  attribute ram_addr_end of \b_rm_info.rm_ctrl_reg_table_reg_0_1_1_1\ : label is 1;
  attribute ram_offset of \b_rm_info.rm_ctrl_reg_table_reg_0_1_1_1\ : label is 0;
  attribute ram_slice_begin of \b_rm_info.rm_ctrl_reg_table_reg_0_1_1_1\ : label is 1;
  attribute ram_slice_end of \b_rm_info.rm_ctrl_reg_table_reg_0_1_1_1\ : label is 1;
  attribute RTL_RAM_BITS of \b_rm_info.rm_ctrl_reg_table_reg_0_1_2_2\ : label is 26;
  attribute RTL_RAM_NAME of \b_rm_info.rm_ctrl_reg_table_reg_0_1_2_2\ : label is "i_vsm_shifter/b_rm_info.rm_ctrl_reg_table";
  attribute RTL_RAM_TYPE of \b_rm_info.rm_ctrl_reg_table_reg_0_1_2_2\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \b_rm_info.rm_ctrl_reg_table_reg_0_1_2_2\ : label is "RAM16X1S";
  attribute ram_addr_begin of \b_rm_info.rm_ctrl_reg_table_reg_0_1_2_2\ : label is 0;
  attribute ram_addr_end of \b_rm_info.rm_ctrl_reg_table_reg_0_1_2_2\ : label is 1;
  attribute ram_offset of \b_rm_info.rm_ctrl_reg_table_reg_0_1_2_2\ : label is 0;
  attribute ram_slice_begin of \b_rm_info.rm_ctrl_reg_table_reg_0_1_2_2\ : label is 2;
  attribute ram_slice_end of \b_rm_info.rm_ctrl_reg_table_reg_0_1_2_2\ : label is 2;
  attribute RTL_RAM_BITS of \b_rm_info.rm_ctrl_reg_table_reg_0_1_3_3\ : label is 26;
  attribute RTL_RAM_NAME of \b_rm_info.rm_ctrl_reg_table_reg_0_1_3_3\ : label is "i_vsm_shifter/b_rm_info.rm_ctrl_reg_table";
  attribute RTL_RAM_TYPE of \b_rm_info.rm_ctrl_reg_table_reg_0_1_3_3\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \b_rm_info.rm_ctrl_reg_table_reg_0_1_3_3\ : label is "RAM16X1S";
  attribute ram_addr_begin of \b_rm_info.rm_ctrl_reg_table_reg_0_1_3_3\ : label is 0;
  attribute ram_addr_end of \b_rm_info.rm_ctrl_reg_table_reg_0_1_3_3\ : label is 1;
  attribute ram_offset of \b_rm_info.rm_ctrl_reg_table_reg_0_1_3_3\ : label is 0;
  attribute ram_slice_begin of \b_rm_info.rm_ctrl_reg_table_reg_0_1_3_3\ : label is 3;
  attribute ram_slice_end of \b_rm_info.rm_ctrl_reg_table_reg_0_1_3_3\ : label is 3;
  attribute RTL_RAM_BITS of \b_rm_info.rm_ctrl_reg_table_reg_0_1_4_4\ : label is 26;
  attribute RTL_RAM_NAME of \b_rm_info.rm_ctrl_reg_table_reg_0_1_4_4\ : label is "i_vsm_shifter/b_rm_info.rm_ctrl_reg_table";
  attribute RTL_RAM_TYPE of \b_rm_info.rm_ctrl_reg_table_reg_0_1_4_4\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \b_rm_info.rm_ctrl_reg_table_reg_0_1_4_4\ : label is "RAM16X1S";
  attribute ram_addr_begin of \b_rm_info.rm_ctrl_reg_table_reg_0_1_4_4\ : label is 0;
  attribute ram_addr_end of \b_rm_info.rm_ctrl_reg_table_reg_0_1_4_4\ : label is 1;
  attribute ram_offset of \b_rm_info.rm_ctrl_reg_table_reg_0_1_4_4\ : label is 0;
  attribute ram_slice_begin of \b_rm_info.rm_ctrl_reg_table_reg_0_1_4_4\ : label is 4;
  attribute ram_slice_end of \b_rm_info.rm_ctrl_reg_table_reg_0_1_4_4\ : label is 4;
  attribute RTL_RAM_BITS of \b_rm_info.rm_ctrl_reg_table_reg_0_1_5_5\ : label is 26;
  attribute RTL_RAM_NAME of \b_rm_info.rm_ctrl_reg_table_reg_0_1_5_5\ : label is "i_vsm_shifter/b_rm_info.rm_ctrl_reg_table";
  attribute RTL_RAM_TYPE of \b_rm_info.rm_ctrl_reg_table_reg_0_1_5_5\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \b_rm_info.rm_ctrl_reg_table_reg_0_1_5_5\ : label is "RAM16X1S";
  attribute ram_addr_begin of \b_rm_info.rm_ctrl_reg_table_reg_0_1_5_5\ : label is 0;
  attribute ram_addr_end of \b_rm_info.rm_ctrl_reg_table_reg_0_1_5_5\ : label is 1;
  attribute ram_offset of \b_rm_info.rm_ctrl_reg_table_reg_0_1_5_5\ : label is 0;
  attribute ram_slice_begin of \b_rm_info.rm_ctrl_reg_table_reg_0_1_5_5\ : label is 5;
  attribute ram_slice_end of \b_rm_info.rm_ctrl_reg_table_reg_0_1_5_5\ : label is 5;
  attribute RTL_RAM_BITS of \b_rm_info.rm_ctrl_reg_table_reg_0_1_6_6\ : label is 26;
  attribute RTL_RAM_NAME of \b_rm_info.rm_ctrl_reg_table_reg_0_1_6_6\ : label is "i_vsm_shifter/b_rm_info.rm_ctrl_reg_table";
  attribute RTL_RAM_TYPE of \b_rm_info.rm_ctrl_reg_table_reg_0_1_6_6\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \b_rm_info.rm_ctrl_reg_table_reg_0_1_6_6\ : label is "RAM16X1S";
  attribute ram_addr_begin of \b_rm_info.rm_ctrl_reg_table_reg_0_1_6_6\ : label is 0;
  attribute ram_addr_end of \b_rm_info.rm_ctrl_reg_table_reg_0_1_6_6\ : label is 1;
  attribute ram_offset of \b_rm_info.rm_ctrl_reg_table_reg_0_1_6_6\ : label is 0;
  attribute ram_slice_begin of \b_rm_info.rm_ctrl_reg_table_reg_0_1_6_6\ : label is 6;
  attribute ram_slice_end of \b_rm_info.rm_ctrl_reg_table_reg_0_1_6_6\ : label is 6;
  attribute RTL_RAM_BITS of \b_rm_info.rm_ctrl_reg_table_reg_0_1_7_7\ : label is 26;
  attribute RTL_RAM_NAME of \b_rm_info.rm_ctrl_reg_table_reg_0_1_7_7\ : label is "i_vsm_shifter/b_rm_info.rm_ctrl_reg_table";
  attribute RTL_RAM_TYPE of \b_rm_info.rm_ctrl_reg_table_reg_0_1_7_7\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \b_rm_info.rm_ctrl_reg_table_reg_0_1_7_7\ : label is "RAM16X1S";
  attribute ram_addr_begin of \b_rm_info.rm_ctrl_reg_table_reg_0_1_7_7\ : label is 0;
  attribute ram_addr_end of \b_rm_info.rm_ctrl_reg_table_reg_0_1_7_7\ : label is 1;
  attribute ram_offset of \b_rm_info.rm_ctrl_reg_table_reg_0_1_7_7\ : label is 0;
  attribute ram_slice_begin of \b_rm_info.rm_ctrl_reg_table_reg_0_1_7_7\ : label is 7;
  attribute ram_slice_end of \b_rm_info.rm_ctrl_reg_table_reg_0_1_7_7\ : label is 7;
  attribute RTL_RAM_BITS of \b_rm_info.rm_ctrl_reg_table_reg_0_1_8_8\ : label is 26;
  attribute RTL_RAM_NAME of \b_rm_info.rm_ctrl_reg_table_reg_0_1_8_8\ : label is "i_vsm_shifter/b_rm_info.rm_ctrl_reg_table";
  attribute RTL_RAM_TYPE of \b_rm_info.rm_ctrl_reg_table_reg_0_1_8_8\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \b_rm_info.rm_ctrl_reg_table_reg_0_1_8_8\ : label is "RAM16X1S";
  attribute ram_addr_begin of \b_rm_info.rm_ctrl_reg_table_reg_0_1_8_8\ : label is 0;
  attribute ram_addr_end of \b_rm_info.rm_ctrl_reg_table_reg_0_1_8_8\ : label is 1;
  attribute ram_offset of \b_rm_info.rm_ctrl_reg_table_reg_0_1_8_8\ : label is 0;
  attribute ram_slice_begin of \b_rm_info.rm_ctrl_reg_table_reg_0_1_8_8\ : label is 8;
  attribute ram_slice_end of \b_rm_info.rm_ctrl_reg_table_reg_0_1_8_8\ : label is 8;
  attribute RTL_RAM_BITS of \b_rm_info.rm_ctrl_reg_table_reg_0_1_9_9\ : label is 26;
  attribute RTL_RAM_NAME of \b_rm_info.rm_ctrl_reg_table_reg_0_1_9_9\ : label is "i_vsm_shifter/b_rm_info.rm_ctrl_reg_table";
  attribute RTL_RAM_TYPE of \b_rm_info.rm_ctrl_reg_table_reg_0_1_9_9\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \b_rm_info.rm_ctrl_reg_table_reg_0_1_9_9\ : label is "RAM16X1S";
  attribute ram_addr_begin of \b_rm_info.rm_ctrl_reg_table_reg_0_1_9_9\ : label is 0;
  attribute ram_addr_end of \b_rm_info.rm_ctrl_reg_table_reg_0_1_9_9\ : label is 1;
  attribute ram_offset of \b_rm_info.rm_ctrl_reg_table_reg_0_1_9_9\ : label is 0;
  attribute ram_slice_begin of \b_rm_info.rm_ctrl_reg_table_reg_0_1_9_9\ : label is 9;
  attribute ram_slice_end of \b_rm_info.rm_ctrl_reg_table_reg_0_1_9_9\ : label is 9;
  attribute equivalent_register_removal of \b_trigger_table.b_read_from_trigger_registers_edge.d1_reg\ : label is "no";
  attribute RTL_RAM_BITS of \b_trigger_table.trigger2rm_table_reg_0_1_0_0\ : label is 2;
  attribute RTL_RAM_NAME of \b_trigger_table.trigger2rm_table_reg_0_1_0_0\ : label is "i_vsm_shifter/b_trigger_table.trigger2rm_table";
  attribute RTL_RAM_TYPE of \b_trigger_table.trigger2rm_table_reg_0_1_0_0\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \b_trigger_table.trigger2rm_table_reg_0_1_0_0\ : label is "RAM16X1S";
  attribute ram_addr_begin of \b_trigger_table.trigger2rm_table_reg_0_1_0_0\ : label is 0;
  attribute ram_addr_end of \b_trigger_table.trigger2rm_table_reg_0_1_0_0\ : label is 1;
  attribute ram_offset of \b_trigger_table.trigger2rm_table_reg_0_1_0_0\ : label is 0;
  attribute ram_slice_begin of \b_trigger_table.trigger2rm_table_reg_0_1_0_0\ : label is 0;
  attribute ram_slice_end of \b_trigger_table.trigger2rm_table_reg_0_1_0_0\ : label is 0;
  attribute SOFT_HLUTNM of \current_state[0]_i_12\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \current_state[0]_i_13\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \current_state[0]_i_6\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \current_state[0]_i_8\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \current_state[0]_i_9\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \current_state[1]_i_11\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \current_state[1]_i_6\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \current_state[1]_i_7\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \current_state[2]_i_10\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \current_state[2]_i_6\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \current_state[2]_i_7\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \current_state[2]_i_8\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \current_state[3]_i_7\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \current_state[3]_i_9\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of full_flag_i_4 : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of in_post_reset_startup_i_3 : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \reset_duration[5]_i_3\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \reset_duration[7]_i_3\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \reset_duration_stored[0]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \reset_duration_stored[1]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \reset_duration_stored[2]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \reset_duration_stored[3]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \reset_duration_stored[4]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \reset_duration_stored[7]_i_2\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of rm_decouple_i_i_2 : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of rm_reset_i_i_4 : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of rm_reset_i_i_6 : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of rm_shutdown_req_i_i_5 : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \status_encoded_field[0]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \status_encoded_field[0]_i_2\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \status_encoded_field[2]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \status_error_field[0]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \status_error_field[1]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \status_error_field[2]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \status_error_field[3]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of sw_shutdown_req_i_i_3 : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of sw_startup_req_i_i_2 : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of sw_startup_req_i_i_3 : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of using_sw_trigger_i_2 : label is "soft_lutpair158";
begin
  axi_write_complete <= \^axi_write_complete\;
  bad_config_error_flag_reg_0 <= \^bad_config_error_flag_reg_0\;
  fetch_error_flag_reg_0 <= \^fetch_error_flag_reg_0\;
  full_flag_reg_0 <= \^full_flag_reg_0\;
  \in\(64 downto 0) <= \^in\(64 downto 0);
  in_shutdown <= \^in_shutdown\;
  \opt_has_pipe.first_q_reg[0]\ <= \^opt_has_pipe.first_q_reg[0]\;
  \opt_has_pipe.first_q_reg[0]_0\ <= \^opt_has_pipe.first_q_reg[0]_0\;
  \opt_has_pipe.first_q_reg[0]_1\ <= \^opt_has_pipe.first_q_reg[0]_1\;
  \opt_has_pipe.first_q_reg[0]_2\ <= \^opt_has_pipe.first_q_reg[0]_2\;
  \out\ <= \^out\;
  reg_write_complete_ctrl_reg <= \^reg_write_complete_ctrl_reg\;
  reset_ah <= \^reset_ah\;
  shutdown_bit_reg_0 <= \^shutdown_bit_reg_0\;
  sw_trigger_id <= \^sw_trigger_id\;
  vsm_shifter_rm_decouple <= \^vsm_shifter_rm_decouple\;
  vsm_shifter_rm_reset <= \^vsm_shifter_rm_reset\;
  vsm_shifter_rm_shutdown_req <= \^vsm_shifter_rm_shutdown_req\;
  vsm_shifter_sw_shutdown_req <= \^vsm_shifter_sw_shutdown_req\;
  vsm_shifter_sw_startup_req <= \^vsm_shifter_sw_startup_req\;
\b_bs_info.b_in_shutdown_del.i_in_shutdown_del\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay__parameterized2\
     port map (
      clk => clk,
      \opt_has_pipe.first_q_reg[0]\ => \^reset_ah\,
      \opt_has_pipe.first_q_reg[0]_0\ => \^in_shutdown\,
      \out\ => \b_bs_info.b_in_shutdown_del.i_in_shutdown_del_n_0\
    );
\b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay__parameterized2_0\
     port map (
      E(0) => \^opt_has_pipe.first_q_reg[0]_0\,
      I44 => \b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del_n_2\,
      Q(1 downto 0) => Q(1 downto 0),
      \b_bs_info.reg_rdata_bs_table_address_reg[31]\ => \^in_shutdown\,
      \b_bs_info.reg_rdata_bs_table_address_reg[31]_0\ => \b_bs_info.reg_rdata_bs_table_address_reg[31]_0\,
      \b_bs_info.reg_rdata_bs_table_size_reg[0]\ => \b_bs_info.b_write_to_bs_info_registers_edge.axi_write_complete_reg_n_0\,
      \b_bs_info.reg_rdata_bs_table_size_reg[0]_0\ => \b_rm_info.rm_ctrl_reg_table_reg_0_1_0_0_i_2_n_0\,
      clk => clk,
      in_shutdown_d1 => in_shutdown_d1,
      \opt_has_pipe.first_q_reg[0]\ => \b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del_n_1\,
      \opt_has_pipe.first_q_reg[0]_0\ => \^reset_ah\,
      \out\ => \^opt_has_pipe.first_q_reg[0]_2\,
      read_from_bs_info_registers_cmb => read_from_bs_info_registers_cmb
    );
\b_bs_info.b_read_from_bs_info_registers_edge.d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => read_from_bs_info_registers_cmb,
      Q => \b_bs_info.b_read_from_bs_info_registers_edge.d1_reg_0\,
      R => \^reset_ah\
    );
\b_bs_info.b_read_from_bs_info_registers_edge.start_axi_read_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => reset,
      D => start_axi_read0,
      Q => \b_bs_info.b_read_from_bs_info_registers_edge.start_axi_read_reg_n_0\,
      R => '0'
    );
\b_bs_info.b_rm_info_valid_del.i_rm_info_valid_del\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay__parameterized2_1\
     port map (
      E(0) => \^opt_has_pipe.first_q_reg[0]_0\,
      SR(0) => \b_bs_info.b_rm_info_valid_del.i_rm_info_valid_del_n_1\,
      \b_bs_info.reg_rdata_bs_table_size_reg[0]\ => \^opt_has_pipe.first_q_reg[0]_2\,
      \b_bs_info.reg_rdata_bs_table_size_reg[0]_0\ => \^in_shutdown\,
      clk => clk,
      \opt_has_pipe.first_q_reg[0]\ => \^reset_ah\,
      \out\ => \b_bs_info.b_in_shutdown_del.i_in_shutdown_del_n_0\,
      rm_info_valid_vec => rm_info_valid_vec
    );
\b_bs_info.b_start_axi_read_del.i_start_axi_read_del\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay__parameterized2_2\
     port map (
      Q(1 downto 0) => Q(1 downto 0),
      \b_bs_info.b_write_to_bs_info_registers_edge.axi_write_complete_reg\ => \b_bs_info.b_write_to_bs_info_registers_edge.axi_write_complete_reg_0\,
      \b_bs_info.reg_rdata_bs_table_address_reg[0]\ => \b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_9\,
      \b_bs_info.reg_rdata_bs_table_address_reg[31]\ => \b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_10\,
      \b_bs_info.reg_rdata_bs_table_size_reg[13]\ => \b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_13\,
      \b_bs_info.reg_rdata_bs_table_size_reg[14]\ => \b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_14\,
      \b_bs_info.reg_rdata_bs_table_size_reg[15]\ => \b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_15\,
      \b_bs_info.reg_rdata_bs_table_size_reg[16]\ => \b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_16\,
      \b_bs_info.reg_rdata_bs_table_size_reg[17]\ => \b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_17\,
      \b_bs_info.reg_rdata_bs_table_size_reg[18]\ => \b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_18\,
      \b_bs_info.reg_rdata_bs_table_size_reg[19]\ => \b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_19\,
      \b_bs_info.reg_rdata_bs_table_size_reg[20]\ => \b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_20\,
      \b_bs_info.reg_rdata_bs_table_size_reg[21]\ => \b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_21\,
      \b_bs_info.reg_rdata_bs_table_size_reg[22]\ => \b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_22\,
      \b_bs_info.reg_rdata_bs_table_size_reg[23]\ => \b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_23\,
      \b_bs_info.reg_rdata_bs_table_size_reg[24]\ => \b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_24\,
      \b_bs_info.reg_rdata_bs_table_size_reg[25]\ => \b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_25\,
      \b_bs_info.reg_rdata_bs_table_size_reg[26]\ => \b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_26\,
      \b_bs_info.reg_rdata_bs_table_size_reg[27]\ => \b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_27\,
      \b_bs_info.reg_rdata_bs_table_size_reg[28]\ => \b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_28\,
      \b_bs_info.reg_rdata_bs_table_size_reg[29]\ => \b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_29\,
      \b_bs_info.reg_rdata_bs_table_size_reg[30]\ => \b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_30\,
      clk => clk,
      \in\(0) => \^in\(64),
      \opt_has_pipe.first_q_reg[0]\ => \^reset_ah\,
      \opt_has_pipe.first_q_reg[0]_0\ => \b_bs_info.b_read_from_bs_info_registers_edge.start_axi_read_reg_n_0\,
      \out\ => \^opt_has_pipe.first_q_reg[0]_1\,
      \reg_rdata_reg[1]\ => \reg_rdata_reg[31]_1\,
      \reg_rdata_reg[2]\(1) => \status_encoded_field_reg_n_0_[2]\,
      \reg_rdata_reg[2]\(0) => \status_encoded_field_reg_n_0_[1]\,
      \reg_rdata_reg[30]\ => \^opt_has_pipe.first_q_reg[0]\,
      \reg_rdata_reg[30]_0\ => \^out\,
      \reg_rdata_reg[31]\(19 downto 1) => reg_rdata_bs_table_address0_out(31 downto 13),
      \reg_rdata_reg[31]\(0) => reg_rdata_bs_table_address0_out(0),
      \reg_rdata_reg[31]_0\(19 downto 1) => reg_rdata_bs_table_size0_out(31 downto 13),
      \reg_rdata_reg[31]_0\(0) => reg_rdata_bs_table_size0_out(0),
      \reg_rdata_reg[3]\ => \status_error_field_reg_n_0_[0]\,
      \reg_rdata_reg[4]\ => \status_error_field_reg_n_0_[1]\,
      \reg_rdata_reg[5]\ => \status_error_field_reg_n_0_[2]\,
      \reg_rdata_reg[6]\ => \status_error_field_reg_n_0_[3]\,
      \reg_rdata_reg[7]\ => \status_reg_n_0_[7]\,
      reg_rdata_rm_table_ctrl1_out(7 downto 0) => reg_rdata_rm_table_ctrl1_out(8 downto 1),
      reset => reset,
      reset_0 => \b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_12\,
      \s_axi_rresp_i_reg[1]\ => \b_bs_info.b_write_to_bs_info_registers_edge.axi_write_complete_reg_n_0\,
      \vsm_addr_reg[2]\ => \b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_1\,
      \vsm_addr_reg[2]_0\ => \b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_2\,
      \vsm_addr_reg[2]_1\ => \b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_3\,
      \vsm_addr_reg[2]_2\ => \b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_4\,
      \vsm_addr_reg[2]_3\ => \b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_5\,
      \vsm_addr_reg[2]_4\ => \b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_6\,
      \vsm_addr_reg[2]_5\ => \b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_7\,
      \vsm_addr_reg[2]_6\ => \b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_8\
    );
\b_bs_info.b_write_to_bs_info_registers_edge.axi_write_complete_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => reset,
      D => axi_write_complete0,
      Q => \b_bs_info.b_write_to_bs_info_registers_edge.axi_write_complete_reg_n_0\,
      R => '0'
    );
\b_bs_info.b_write_to_bs_info_registers_edge.d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => write_to_bs_info_registers_cmb,
      Q => \b_bs_info.b_write_to_bs_info_registers_edge.d1_reg_0\,
      R => \^reset_ah\
    );
\b_bs_info.bs_address_table_reg_0_1_0_0\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \b_bs_info.gen_address_reg.access_address_del_reg_n_0_[0]\,
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => reg_wdata(0),
      O => address_from_mem(0),
      WCLK => clk,
      WE => \b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del_n_2\
    );
\b_bs_info.bs_address_table_reg_0_1_10_10\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \b_bs_info.gen_address_reg.access_address_del_reg_n_0_[0]\,
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => reg_wdata(10),
      O => address_from_mem(10),
      WCLK => clk,
      WE => \b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del_n_2\
    );
\b_bs_info.bs_address_table_reg_0_1_11_11\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \b_bs_info.gen_address_reg.access_address_del_reg_n_0_[0]\,
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => reg_wdata(11),
      O => address_from_mem(11),
      WCLK => clk,
      WE => \b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del_n_2\
    );
\b_bs_info.bs_address_table_reg_0_1_12_12\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \b_bs_info.gen_address_reg.access_address_del_reg_n_0_[0]\,
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => reg_wdata(12),
      O => address_from_mem(12),
      WCLK => clk,
      WE => \b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del_n_2\
    );
\b_bs_info.bs_address_table_reg_0_1_13_13\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \b_bs_info.gen_address_reg.access_address_del_reg_n_0_[0]\,
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => reg_wdata(13),
      O => address_from_mem(13),
      WCLK => clk,
      WE => \b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del_n_2\
    );
\b_bs_info.bs_address_table_reg_0_1_14_14\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \b_bs_info.gen_address_reg.access_address_del_reg_n_0_[0]\,
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => reg_wdata(14),
      O => address_from_mem(14),
      WCLK => clk,
      WE => \b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del_n_2\
    );
\b_bs_info.bs_address_table_reg_0_1_15_15\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \b_bs_info.gen_address_reg.access_address_del_reg_n_0_[0]\,
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => reg_wdata(15),
      O => address_from_mem(15),
      WCLK => clk,
      WE => \b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del_n_2\
    );
\b_bs_info.bs_address_table_reg_0_1_16_16\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \b_bs_info.gen_address_reg.access_address_del_reg_n_0_[0]\,
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => reg_wdata(16),
      O => address_from_mem(16),
      WCLK => clk,
      WE => \b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del_n_2\
    );
\b_bs_info.bs_address_table_reg_0_1_17_17\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \b_bs_info.gen_address_reg.access_address_del_reg_n_0_[0]\,
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => reg_wdata(17),
      O => address_from_mem(17),
      WCLK => clk,
      WE => \b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del_n_2\
    );
\b_bs_info.bs_address_table_reg_0_1_18_18\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \b_bs_info.gen_address_reg.access_address_del_reg_n_0_[0]\,
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => reg_wdata(18),
      O => address_from_mem(18),
      WCLK => clk,
      WE => \b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del_n_2\
    );
\b_bs_info.bs_address_table_reg_0_1_19_19\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \b_bs_info.gen_address_reg.access_address_del_reg_n_0_[0]\,
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => reg_wdata(19),
      O => address_from_mem(19),
      WCLK => clk,
      WE => \b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del_n_2\
    );
\b_bs_info.bs_address_table_reg_0_1_1_1\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \b_bs_info.gen_address_reg.access_address_del_reg_n_0_[0]\,
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => reg_wdata(1),
      O => address_from_mem(1),
      WCLK => clk,
      WE => \b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del_n_2\
    );
\b_bs_info.bs_address_table_reg_0_1_20_20\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \b_bs_info.gen_address_reg.access_address_del_reg_n_0_[0]\,
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => reg_wdata(20),
      O => address_from_mem(20),
      WCLK => clk,
      WE => \b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del_n_2\
    );
\b_bs_info.bs_address_table_reg_0_1_21_21\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \b_bs_info.gen_address_reg.access_address_del_reg_n_0_[0]\,
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => reg_wdata(21),
      O => address_from_mem(21),
      WCLK => clk,
      WE => \b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del_n_2\
    );
\b_bs_info.bs_address_table_reg_0_1_22_22\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \b_bs_info.gen_address_reg.access_address_del_reg_n_0_[0]\,
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => reg_wdata(22),
      O => address_from_mem(22),
      WCLK => clk,
      WE => \b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del_n_2\
    );
\b_bs_info.bs_address_table_reg_0_1_23_23\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \b_bs_info.gen_address_reg.access_address_del_reg_n_0_[0]\,
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => reg_wdata(23),
      O => address_from_mem(23),
      WCLK => clk,
      WE => \b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del_n_2\
    );
\b_bs_info.bs_address_table_reg_0_1_24_24\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \b_bs_info.gen_address_reg.access_address_del_reg_n_0_[0]\,
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => reg_wdata(24),
      O => address_from_mem(24),
      WCLK => clk,
      WE => \b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del_n_2\
    );
\b_bs_info.bs_address_table_reg_0_1_25_25\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \b_bs_info.gen_address_reg.access_address_del_reg_n_0_[0]\,
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => reg_wdata(25),
      O => address_from_mem(25),
      WCLK => clk,
      WE => \b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del_n_2\
    );
\b_bs_info.bs_address_table_reg_0_1_26_26\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \b_bs_info.gen_address_reg.access_address_del_reg_n_0_[0]\,
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => reg_wdata(26),
      O => address_from_mem(26),
      WCLK => clk,
      WE => \b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del_n_2\
    );
\b_bs_info.bs_address_table_reg_0_1_27_27\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \b_bs_info.gen_address_reg.access_address_del_reg_n_0_[0]\,
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => reg_wdata(27),
      O => address_from_mem(27),
      WCLK => clk,
      WE => \b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del_n_2\
    );
\b_bs_info.bs_address_table_reg_0_1_28_28\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \b_bs_info.gen_address_reg.access_address_del_reg_n_0_[0]\,
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => reg_wdata(28),
      O => address_from_mem(28),
      WCLK => clk,
      WE => \b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del_n_2\
    );
\b_bs_info.bs_address_table_reg_0_1_29_29\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \b_bs_info.gen_address_reg.access_address_del_reg_n_0_[0]\,
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => reg_wdata(29),
      O => address_from_mem(29),
      WCLK => clk,
      WE => \b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del_n_2\
    );
\b_bs_info.bs_address_table_reg_0_1_2_2\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \b_bs_info.gen_address_reg.access_address_del_reg_n_0_[0]\,
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => reg_wdata(2),
      O => address_from_mem(2),
      WCLK => clk,
      WE => \b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del_n_2\
    );
\b_bs_info.bs_address_table_reg_0_1_30_30\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \b_bs_info.gen_address_reg.access_address_del_reg_n_0_[0]\,
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => reg_wdata(30),
      O => address_from_mem(30),
      WCLK => clk,
      WE => \b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del_n_2\
    );
\b_bs_info.bs_address_table_reg_0_1_31_31\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \b_bs_info.gen_address_reg.access_address_del_reg_n_0_[0]\,
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => reg_wdata(31),
      O => address_from_mem(31),
      WCLK => clk,
      WE => \b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del_n_2\
    );
\b_bs_info.bs_address_table_reg_0_1_3_3\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \b_bs_info.gen_address_reg.access_address_del_reg_n_0_[0]\,
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => reg_wdata(3),
      O => address_from_mem(3),
      WCLK => clk,
      WE => \b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del_n_2\
    );
\b_bs_info.bs_address_table_reg_0_1_4_4\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \b_bs_info.gen_address_reg.access_address_del_reg_n_0_[0]\,
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => reg_wdata(4),
      O => address_from_mem(4),
      WCLK => clk,
      WE => \b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del_n_2\
    );
\b_bs_info.bs_address_table_reg_0_1_5_5\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \b_bs_info.gen_address_reg.access_address_del_reg_n_0_[0]\,
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => reg_wdata(5),
      O => address_from_mem(5),
      WCLK => clk,
      WE => \b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del_n_2\
    );
\b_bs_info.bs_address_table_reg_0_1_6_6\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \b_bs_info.gen_address_reg.access_address_del_reg_n_0_[0]\,
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => reg_wdata(6),
      O => address_from_mem(6),
      WCLK => clk,
      WE => \b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del_n_2\
    );
\b_bs_info.bs_address_table_reg_0_1_7_7\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \b_bs_info.gen_address_reg.access_address_del_reg_n_0_[0]\,
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => reg_wdata(7),
      O => address_from_mem(7),
      WCLK => clk,
      WE => \b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del_n_2\
    );
\b_bs_info.bs_address_table_reg_0_1_8_8\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \b_bs_info.gen_address_reg.access_address_del_reg_n_0_[0]\,
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => reg_wdata(8),
      O => address_from_mem(8),
      WCLK => clk,
      WE => \b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del_n_2\
    );
\b_bs_info.bs_address_table_reg_0_1_9_9\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \b_bs_info.gen_address_reg.access_address_del_reg_n_0_[0]\,
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => reg_wdata(9),
      O => address_from_mem(9),
      WCLK => clk,
      WE => \b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del_n_2\
    );
\b_bs_info.bs_size_table_reg_0_1_0_0\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \b_bs_info.gen_address_reg.access_address_del_reg_n_0_[0]\,
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => reg_wdata(0),
      O => size_from_mem(0),
      WCLK => clk,
      WE => \b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del_n_1\
    );
\b_bs_info.bs_size_table_reg_0_1_10_10\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \b_bs_info.gen_address_reg.access_address_del_reg_n_0_[0]\,
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => reg_wdata(10),
      O => size_from_mem(10),
      WCLK => clk,
      WE => \b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del_n_1\
    );
\b_bs_info.bs_size_table_reg_0_1_11_11\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \b_bs_info.gen_address_reg.access_address_del_reg_n_0_[0]\,
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => reg_wdata(11),
      O => size_from_mem(11),
      WCLK => clk,
      WE => \b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del_n_1\
    );
\b_bs_info.bs_size_table_reg_0_1_12_12\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \b_bs_info.gen_address_reg.access_address_del_reg_n_0_[0]\,
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => reg_wdata(12),
      O => size_from_mem(12),
      WCLK => clk,
      WE => \b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del_n_1\
    );
\b_bs_info.bs_size_table_reg_0_1_13_13\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \b_bs_info.gen_address_reg.access_address_del_reg_n_0_[0]\,
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => reg_wdata(13),
      O => size_from_mem(13),
      WCLK => clk,
      WE => \b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del_n_1\
    );
\b_bs_info.bs_size_table_reg_0_1_14_14\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \b_bs_info.gen_address_reg.access_address_del_reg_n_0_[0]\,
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => reg_wdata(14),
      O => size_from_mem(14),
      WCLK => clk,
      WE => \b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del_n_1\
    );
\b_bs_info.bs_size_table_reg_0_1_15_15\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \b_bs_info.gen_address_reg.access_address_del_reg_n_0_[0]\,
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => reg_wdata(15),
      O => size_from_mem(15),
      WCLK => clk,
      WE => \b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del_n_1\
    );
\b_bs_info.bs_size_table_reg_0_1_16_16\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \b_bs_info.gen_address_reg.access_address_del_reg_n_0_[0]\,
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => reg_wdata(16),
      O => size_from_mem(16),
      WCLK => clk,
      WE => \b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del_n_1\
    );
\b_bs_info.bs_size_table_reg_0_1_17_17\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \b_bs_info.gen_address_reg.access_address_del_reg_n_0_[0]\,
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => reg_wdata(17),
      O => size_from_mem(17),
      WCLK => clk,
      WE => \b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del_n_1\
    );
\b_bs_info.bs_size_table_reg_0_1_18_18\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \b_bs_info.gen_address_reg.access_address_del_reg_n_0_[0]\,
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => reg_wdata(18),
      O => size_from_mem(18),
      WCLK => clk,
      WE => \b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del_n_1\
    );
\b_bs_info.bs_size_table_reg_0_1_19_19\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \b_bs_info.gen_address_reg.access_address_del_reg_n_0_[0]\,
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => reg_wdata(19),
      O => size_from_mem(19),
      WCLK => clk,
      WE => \b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del_n_1\
    );
\b_bs_info.bs_size_table_reg_0_1_1_1\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \b_bs_info.gen_address_reg.access_address_del_reg_n_0_[0]\,
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => reg_wdata(1),
      O => size_from_mem(1),
      WCLK => clk,
      WE => \b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del_n_1\
    );
\b_bs_info.bs_size_table_reg_0_1_20_20\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \b_bs_info.gen_address_reg.access_address_del_reg_n_0_[0]\,
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => reg_wdata(20),
      O => size_from_mem(20),
      WCLK => clk,
      WE => \b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del_n_1\
    );
\b_bs_info.bs_size_table_reg_0_1_21_21\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \b_bs_info.gen_address_reg.access_address_del_reg_n_0_[0]\,
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => reg_wdata(21),
      O => size_from_mem(21),
      WCLK => clk,
      WE => \b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del_n_1\
    );
\b_bs_info.bs_size_table_reg_0_1_22_22\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \b_bs_info.gen_address_reg.access_address_del_reg_n_0_[0]\,
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => reg_wdata(22),
      O => size_from_mem(22),
      WCLK => clk,
      WE => \b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del_n_1\
    );
\b_bs_info.bs_size_table_reg_0_1_23_23\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \b_bs_info.gen_address_reg.access_address_del_reg_n_0_[0]\,
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => reg_wdata(23),
      O => size_from_mem(23),
      WCLK => clk,
      WE => \b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del_n_1\
    );
\b_bs_info.bs_size_table_reg_0_1_24_24\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \b_bs_info.gen_address_reg.access_address_del_reg_n_0_[0]\,
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => reg_wdata(24),
      O => size_from_mem(24),
      WCLK => clk,
      WE => \b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del_n_1\
    );
\b_bs_info.bs_size_table_reg_0_1_25_25\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \b_bs_info.gen_address_reg.access_address_del_reg_n_0_[0]\,
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => reg_wdata(25),
      O => size_from_mem(25),
      WCLK => clk,
      WE => \b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del_n_1\
    );
\b_bs_info.bs_size_table_reg_0_1_26_26\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \b_bs_info.gen_address_reg.access_address_del_reg_n_0_[0]\,
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => reg_wdata(26),
      O => size_from_mem(26),
      WCLK => clk,
      WE => \b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del_n_1\
    );
\b_bs_info.bs_size_table_reg_0_1_27_27\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \b_bs_info.gen_address_reg.access_address_del_reg_n_0_[0]\,
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => reg_wdata(27),
      O => size_from_mem(27),
      WCLK => clk,
      WE => \b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del_n_1\
    );
\b_bs_info.bs_size_table_reg_0_1_28_28\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \b_bs_info.gen_address_reg.access_address_del_reg_n_0_[0]\,
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => reg_wdata(28),
      O => size_from_mem(28),
      WCLK => clk,
      WE => \b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del_n_1\
    );
\b_bs_info.bs_size_table_reg_0_1_29_29\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \b_bs_info.gen_address_reg.access_address_del_reg_n_0_[0]\,
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => reg_wdata(29),
      O => size_from_mem(29),
      WCLK => clk,
      WE => \b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del_n_1\
    );
\b_bs_info.bs_size_table_reg_0_1_2_2\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \b_bs_info.gen_address_reg.access_address_del_reg_n_0_[0]\,
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => reg_wdata(2),
      O => size_from_mem(2),
      WCLK => clk,
      WE => \b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del_n_1\
    );
\b_bs_info.bs_size_table_reg_0_1_30_30\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \b_bs_info.gen_address_reg.access_address_del_reg_n_0_[0]\,
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => reg_wdata(30),
      O => size_from_mem(30),
      WCLK => clk,
      WE => \b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del_n_1\
    );
\b_bs_info.bs_size_table_reg_0_1_31_31\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \b_bs_info.gen_address_reg.access_address_del_reg_n_0_[0]\,
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => reg_wdata(31),
      O => size_from_mem(31),
      WCLK => clk,
      WE => \b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del_n_1\
    );
\b_bs_info.bs_size_table_reg_0_1_3_3\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \b_bs_info.gen_address_reg.access_address_del_reg_n_0_[0]\,
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => reg_wdata(3),
      O => size_from_mem(3),
      WCLK => clk,
      WE => \b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del_n_1\
    );
\b_bs_info.bs_size_table_reg_0_1_4_4\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \b_bs_info.gen_address_reg.access_address_del_reg_n_0_[0]\,
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => reg_wdata(4),
      O => size_from_mem(4),
      WCLK => clk,
      WE => \b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del_n_1\
    );
\b_bs_info.bs_size_table_reg_0_1_5_5\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \b_bs_info.gen_address_reg.access_address_del_reg_n_0_[0]\,
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => reg_wdata(5),
      O => size_from_mem(5),
      WCLK => clk,
      WE => \b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del_n_1\
    );
\b_bs_info.bs_size_table_reg_0_1_6_6\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \b_bs_info.gen_address_reg.access_address_del_reg_n_0_[0]\,
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => reg_wdata(6),
      O => size_from_mem(6),
      WCLK => clk,
      WE => \b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del_n_1\
    );
\b_bs_info.bs_size_table_reg_0_1_7_7\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \b_bs_info.gen_address_reg.access_address_del_reg_n_0_[0]\,
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => reg_wdata(7),
      O => size_from_mem(7),
      WCLK => clk,
      WE => \b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del_n_1\
    );
\b_bs_info.bs_size_table_reg_0_1_8_8\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \b_bs_info.gen_address_reg.access_address_del_reg_n_0_[0]\,
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => reg_wdata(8),
      O => size_from_mem(8),
      WCLK => clk,
      WE => \b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del_n_1\
    );
\b_bs_info.bs_size_table_reg_0_1_9_9\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \b_bs_info.gen_address_reg.access_address_del_reg_n_0_[0]\,
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => reg_wdata(9),
      O => size_from_mem(9),
      WCLK => clk,
      WE => \b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del_n_1\
    );
\b_bs_info.fetch_addr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^opt_has_pipe.first_q_reg[0]_0\,
      D => address_from_mem(0),
      Q => \^in\(32),
      R => '0'
    );
\b_bs_info.fetch_addr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^opt_has_pipe.first_q_reg[0]_0\,
      D => address_from_mem(10),
      Q => \^in\(42),
      R => '0'
    );
\b_bs_info.fetch_addr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^opt_has_pipe.first_q_reg[0]_0\,
      D => address_from_mem(11),
      Q => \^in\(43),
      R => '0'
    );
\b_bs_info.fetch_addr_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^opt_has_pipe.first_q_reg[0]_0\,
      D => address_from_mem(12),
      Q => \^in\(44),
      R => '0'
    );
\b_bs_info.fetch_addr_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^opt_has_pipe.first_q_reg[0]_0\,
      D => address_from_mem(13),
      Q => \^in\(45),
      R => '0'
    );
\b_bs_info.fetch_addr_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^opt_has_pipe.first_q_reg[0]_0\,
      D => address_from_mem(14),
      Q => \^in\(46),
      R => '0'
    );
\b_bs_info.fetch_addr_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^opt_has_pipe.first_q_reg[0]_0\,
      D => address_from_mem(15),
      Q => \^in\(47),
      R => '0'
    );
\b_bs_info.fetch_addr_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^opt_has_pipe.first_q_reg[0]_0\,
      D => address_from_mem(16),
      Q => \^in\(48),
      R => '0'
    );
\b_bs_info.fetch_addr_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^opt_has_pipe.first_q_reg[0]_0\,
      D => address_from_mem(17),
      Q => \^in\(49),
      R => '0'
    );
\b_bs_info.fetch_addr_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^opt_has_pipe.first_q_reg[0]_0\,
      D => address_from_mem(18),
      Q => \^in\(50),
      R => '0'
    );
\b_bs_info.fetch_addr_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^opt_has_pipe.first_q_reg[0]_0\,
      D => address_from_mem(19),
      Q => \^in\(51),
      R => '0'
    );
\b_bs_info.fetch_addr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^opt_has_pipe.first_q_reg[0]_0\,
      D => address_from_mem(1),
      Q => \^in\(33),
      R => '0'
    );
\b_bs_info.fetch_addr_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^opt_has_pipe.first_q_reg[0]_0\,
      D => address_from_mem(20),
      Q => \^in\(52),
      R => '0'
    );
\b_bs_info.fetch_addr_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^opt_has_pipe.first_q_reg[0]_0\,
      D => address_from_mem(21),
      Q => \^in\(53),
      R => '0'
    );
\b_bs_info.fetch_addr_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^opt_has_pipe.first_q_reg[0]_0\,
      D => address_from_mem(22),
      Q => \^in\(54),
      R => '0'
    );
\b_bs_info.fetch_addr_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^opt_has_pipe.first_q_reg[0]_0\,
      D => address_from_mem(23),
      Q => \^in\(55),
      R => '0'
    );
\b_bs_info.fetch_addr_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^opt_has_pipe.first_q_reg[0]_0\,
      D => address_from_mem(24),
      Q => \^in\(56),
      R => '0'
    );
\b_bs_info.fetch_addr_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^opt_has_pipe.first_q_reg[0]_0\,
      D => address_from_mem(25),
      Q => \^in\(57),
      R => '0'
    );
\b_bs_info.fetch_addr_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^opt_has_pipe.first_q_reg[0]_0\,
      D => address_from_mem(26),
      Q => \^in\(58),
      R => '0'
    );
\b_bs_info.fetch_addr_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^opt_has_pipe.first_q_reg[0]_0\,
      D => address_from_mem(27),
      Q => \^in\(59),
      R => '0'
    );
\b_bs_info.fetch_addr_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^opt_has_pipe.first_q_reg[0]_0\,
      D => address_from_mem(28),
      Q => \^in\(60),
      R => '0'
    );
\b_bs_info.fetch_addr_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^opt_has_pipe.first_q_reg[0]_0\,
      D => address_from_mem(29),
      Q => \^in\(61),
      R => '0'
    );
\b_bs_info.fetch_addr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^opt_has_pipe.first_q_reg[0]_0\,
      D => address_from_mem(2),
      Q => \^in\(34),
      R => '0'
    );
\b_bs_info.fetch_addr_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^opt_has_pipe.first_q_reg[0]_0\,
      D => address_from_mem(30),
      Q => \^in\(62),
      R => '0'
    );
\b_bs_info.fetch_addr_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^opt_has_pipe.first_q_reg[0]_0\,
      D => address_from_mem(31),
      Q => \^in\(63),
      R => '0'
    );
\b_bs_info.fetch_addr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^opt_has_pipe.first_q_reg[0]_0\,
      D => address_from_mem(3),
      Q => \^in\(35),
      R => '0'
    );
\b_bs_info.fetch_addr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^opt_has_pipe.first_q_reg[0]_0\,
      D => address_from_mem(4),
      Q => \^in\(36),
      R => '0'
    );
\b_bs_info.fetch_addr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^opt_has_pipe.first_q_reg[0]_0\,
      D => address_from_mem(5),
      Q => \^in\(37),
      R => '0'
    );
\b_bs_info.fetch_addr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^opt_has_pipe.first_q_reg[0]_0\,
      D => address_from_mem(6),
      Q => \^in\(38),
      R => '0'
    );
\b_bs_info.fetch_addr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^opt_has_pipe.first_q_reg[0]_0\,
      D => address_from_mem(7),
      Q => \^in\(39),
      R => '0'
    );
\b_bs_info.fetch_addr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^opt_has_pipe.first_q_reg[0]_0\,
      D => address_from_mem(8),
      Q => \^in\(40),
      R => '0'
    );
\b_bs_info.fetch_addr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^opt_has_pipe.first_q_reg[0]_0\,
      D => address_from_mem(9),
      Q => \^in\(41),
      R => '0'
    );
\b_bs_info.fetch_size_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^opt_has_pipe.first_q_reg[0]_0\,
      D => size_from_mem(0),
      Q => \^in\(0),
      R => '0'
    );
\b_bs_info.fetch_size_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^opt_has_pipe.first_q_reg[0]_0\,
      D => size_from_mem(10),
      Q => \^in\(10),
      R => '0'
    );
\b_bs_info.fetch_size_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^opt_has_pipe.first_q_reg[0]_0\,
      D => size_from_mem(11),
      Q => \^in\(11),
      R => '0'
    );
\b_bs_info.fetch_size_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^opt_has_pipe.first_q_reg[0]_0\,
      D => size_from_mem(12),
      Q => \^in\(12),
      R => '0'
    );
\b_bs_info.fetch_size_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^opt_has_pipe.first_q_reg[0]_0\,
      D => size_from_mem(13),
      Q => \^in\(13),
      R => '0'
    );
\b_bs_info.fetch_size_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^opt_has_pipe.first_q_reg[0]_0\,
      D => size_from_mem(14),
      Q => \^in\(14),
      R => '0'
    );
\b_bs_info.fetch_size_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^opt_has_pipe.first_q_reg[0]_0\,
      D => size_from_mem(15),
      Q => \^in\(15),
      R => '0'
    );
\b_bs_info.fetch_size_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^opt_has_pipe.first_q_reg[0]_0\,
      D => size_from_mem(16),
      Q => \^in\(16),
      R => '0'
    );
\b_bs_info.fetch_size_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^opt_has_pipe.first_q_reg[0]_0\,
      D => size_from_mem(17),
      Q => \^in\(17),
      R => '0'
    );
\b_bs_info.fetch_size_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^opt_has_pipe.first_q_reg[0]_0\,
      D => size_from_mem(18),
      Q => \^in\(18),
      R => '0'
    );
\b_bs_info.fetch_size_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^opt_has_pipe.first_q_reg[0]_0\,
      D => size_from_mem(19),
      Q => \^in\(19),
      R => '0'
    );
\b_bs_info.fetch_size_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^opt_has_pipe.first_q_reg[0]_0\,
      D => size_from_mem(1),
      Q => \^in\(1),
      R => '0'
    );
\b_bs_info.fetch_size_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^opt_has_pipe.first_q_reg[0]_0\,
      D => size_from_mem(20),
      Q => \^in\(20),
      R => '0'
    );
\b_bs_info.fetch_size_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^opt_has_pipe.first_q_reg[0]_0\,
      D => size_from_mem(21),
      Q => \^in\(21),
      R => '0'
    );
\b_bs_info.fetch_size_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^opt_has_pipe.first_q_reg[0]_0\,
      D => size_from_mem(22),
      Q => \^in\(22),
      R => '0'
    );
\b_bs_info.fetch_size_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^opt_has_pipe.first_q_reg[0]_0\,
      D => size_from_mem(23),
      Q => \^in\(23),
      R => '0'
    );
\b_bs_info.fetch_size_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^opt_has_pipe.first_q_reg[0]_0\,
      D => size_from_mem(24),
      Q => \^in\(24),
      R => '0'
    );
\b_bs_info.fetch_size_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^opt_has_pipe.first_q_reg[0]_0\,
      D => size_from_mem(25),
      Q => \^in\(25),
      R => '0'
    );
\b_bs_info.fetch_size_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^opt_has_pipe.first_q_reg[0]_0\,
      D => size_from_mem(26),
      Q => \^in\(26),
      R => '0'
    );
\b_bs_info.fetch_size_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^opt_has_pipe.first_q_reg[0]_0\,
      D => size_from_mem(27),
      Q => \^in\(27),
      R => '0'
    );
\b_bs_info.fetch_size_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^opt_has_pipe.first_q_reg[0]_0\,
      D => size_from_mem(28),
      Q => \^in\(28),
      R => '0'
    );
\b_bs_info.fetch_size_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^opt_has_pipe.first_q_reg[0]_0\,
      D => size_from_mem(29),
      Q => \^in\(29),
      R => '0'
    );
\b_bs_info.fetch_size_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^opt_has_pipe.first_q_reg[0]_0\,
      D => size_from_mem(2),
      Q => \^in\(2),
      R => '0'
    );
\b_bs_info.fetch_size_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^opt_has_pipe.first_q_reg[0]_0\,
      D => size_from_mem(30),
      Q => \^in\(30),
      R => '0'
    );
\b_bs_info.fetch_size_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^opt_has_pipe.first_q_reg[0]_0\,
      D => size_from_mem(31),
      Q => \^in\(31),
      R => '0'
    );
\b_bs_info.fetch_size_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^opt_has_pipe.first_q_reg[0]_0\,
      D => size_from_mem(3),
      Q => \^in\(3),
      R => '0'
    );
\b_bs_info.fetch_size_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^opt_has_pipe.first_q_reg[0]_0\,
      D => size_from_mem(4),
      Q => \^in\(4),
      R => '0'
    );
\b_bs_info.fetch_size_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^opt_has_pipe.first_q_reg[0]_0\,
      D => size_from_mem(5),
      Q => \^in\(5),
      R => '0'
    );
\b_bs_info.fetch_size_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^opt_has_pipe.first_q_reg[0]_0\,
      D => size_from_mem(6),
      Q => \^in\(6),
      R => '0'
    );
\b_bs_info.fetch_size_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^opt_has_pipe.first_q_reg[0]_0\,
      D => size_from_mem(7),
      Q => \^in\(7),
      R => '0'
    );
\b_bs_info.fetch_size_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^opt_has_pipe.first_q_reg[0]_0\,
      D => size_from_mem(8),
      Q => \^in\(8),
      R => '0'
    );
\b_bs_info.fetch_size_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^opt_has_pipe.first_q_reg[0]_0\,
      D => size_from_mem(9),
      Q => \^in\(9),
      R => '0'
    );
\b_bs_info.gen_address_reg.access_address_del_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \b_bs_info.gen_address_reg.access_address_del_reg[0]_0\,
      Q => \b_bs_info.gen_address_reg.access_address_del_reg_n_0_[0]\,
      R => '0'
    );
\b_bs_info.reg_rdata_bs_table_address_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \b_bs_info.reg_rdata_bs_table_address_reg[31]_1\(0),
      D => address_from_mem(0),
      Q => reg_rdata_bs_table_address0_out(0),
      R => \b_bs_info.b_rm_info_valid_del.i_rm_info_valid_del_n_1\
    );
\b_bs_info.reg_rdata_bs_table_address_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \b_bs_info.reg_rdata_bs_table_address_reg[31]_1\(0),
      D => address_from_mem(10),
      Q => \b_bs_info.reg_rdata_bs_table_address_reg[12]_0\(1),
      R => \b_bs_info.b_rm_info_valid_del.i_rm_info_valid_del_n_1\
    );
\b_bs_info.reg_rdata_bs_table_address_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \b_bs_info.reg_rdata_bs_table_address_reg[31]_1\(0),
      D => address_from_mem(11),
      Q => \b_bs_info.reg_rdata_bs_table_address_reg[12]_0\(2),
      R => \b_bs_info.b_rm_info_valid_del.i_rm_info_valid_del_n_1\
    );
\b_bs_info.reg_rdata_bs_table_address_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \b_bs_info.reg_rdata_bs_table_address_reg[31]_1\(0),
      D => address_from_mem(12),
      Q => \b_bs_info.reg_rdata_bs_table_address_reg[12]_0\(3),
      R => \b_bs_info.b_rm_info_valid_del.i_rm_info_valid_del_n_1\
    );
\b_bs_info.reg_rdata_bs_table_address_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \b_bs_info.reg_rdata_bs_table_address_reg[31]_1\(0),
      D => address_from_mem(13),
      Q => reg_rdata_bs_table_address0_out(13),
      R => \b_bs_info.b_rm_info_valid_del.i_rm_info_valid_del_n_1\
    );
\b_bs_info.reg_rdata_bs_table_address_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \b_bs_info.reg_rdata_bs_table_address_reg[31]_1\(0),
      D => address_from_mem(14),
      Q => reg_rdata_bs_table_address0_out(14),
      R => \b_bs_info.b_rm_info_valid_del.i_rm_info_valid_del_n_1\
    );
\b_bs_info.reg_rdata_bs_table_address_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \b_bs_info.reg_rdata_bs_table_address_reg[31]_1\(0),
      D => address_from_mem(15),
      Q => reg_rdata_bs_table_address0_out(15),
      R => \b_bs_info.b_rm_info_valid_del.i_rm_info_valid_del_n_1\
    );
\b_bs_info.reg_rdata_bs_table_address_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \b_bs_info.reg_rdata_bs_table_address_reg[31]_1\(0),
      D => address_from_mem(16),
      Q => reg_rdata_bs_table_address0_out(16),
      R => \b_bs_info.b_rm_info_valid_del.i_rm_info_valid_del_n_1\
    );
\b_bs_info.reg_rdata_bs_table_address_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \b_bs_info.reg_rdata_bs_table_address_reg[31]_1\(0),
      D => address_from_mem(17),
      Q => reg_rdata_bs_table_address0_out(17),
      R => \b_bs_info.b_rm_info_valid_del.i_rm_info_valid_del_n_1\
    );
\b_bs_info.reg_rdata_bs_table_address_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \b_bs_info.reg_rdata_bs_table_address_reg[31]_1\(0),
      D => address_from_mem(18),
      Q => reg_rdata_bs_table_address0_out(18),
      R => \b_bs_info.b_rm_info_valid_del.i_rm_info_valid_del_n_1\
    );
\b_bs_info.reg_rdata_bs_table_address_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \b_bs_info.reg_rdata_bs_table_address_reg[31]_1\(0),
      D => address_from_mem(19),
      Q => reg_rdata_bs_table_address0_out(19),
      R => \b_bs_info.b_rm_info_valid_del.i_rm_info_valid_del_n_1\
    );
\b_bs_info.reg_rdata_bs_table_address_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \b_bs_info.reg_rdata_bs_table_address_reg[31]_1\(0),
      D => address_from_mem(1),
      Q => reg_rdata_bs_table_address0_out(1),
      R => \b_bs_info.b_rm_info_valid_del.i_rm_info_valid_del_n_1\
    );
\b_bs_info.reg_rdata_bs_table_address_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \b_bs_info.reg_rdata_bs_table_address_reg[31]_1\(0),
      D => address_from_mem(20),
      Q => reg_rdata_bs_table_address0_out(20),
      R => \b_bs_info.b_rm_info_valid_del.i_rm_info_valid_del_n_1\
    );
\b_bs_info.reg_rdata_bs_table_address_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \b_bs_info.reg_rdata_bs_table_address_reg[31]_1\(0),
      D => address_from_mem(21),
      Q => reg_rdata_bs_table_address0_out(21),
      R => \b_bs_info.b_rm_info_valid_del.i_rm_info_valid_del_n_1\
    );
\b_bs_info.reg_rdata_bs_table_address_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \b_bs_info.reg_rdata_bs_table_address_reg[31]_1\(0),
      D => address_from_mem(22),
      Q => reg_rdata_bs_table_address0_out(22),
      R => \b_bs_info.b_rm_info_valid_del.i_rm_info_valid_del_n_1\
    );
\b_bs_info.reg_rdata_bs_table_address_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \b_bs_info.reg_rdata_bs_table_address_reg[31]_1\(0),
      D => address_from_mem(23),
      Q => reg_rdata_bs_table_address0_out(23),
      R => \b_bs_info.b_rm_info_valid_del.i_rm_info_valid_del_n_1\
    );
\b_bs_info.reg_rdata_bs_table_address_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \b_bs_info.reg_rdata_bs_table_address_reg[31]_1\(0),
      D => address_from_mem(24),
      Q => reg_rdata_bs_table_address0_out(24),
      R => \b_bs_info.b_rm_info_valid_del.i_rm_info_valid_del_n_1\
    );
\b_bs_info.reg_rdata_bs_table_address_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \b_bs_info.reg_rdata_bs_table_address_reg[31]_1\(0),
      D => address_from_mem(25),
      Q => reg_rdata_bs_table_address0_out(25),
      R => \b_bs_info.b_rm_info_valid_del.i_rm_info_valid_del_n_1\
    );
\b_bs_info.reg_rdata_bs_table_address_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \b_bs_info.reg_rdata_bs_table_address_reg[31]_1\(0),
      D => address_from_mem(26),
      Q => reg_rdata_bs_table_address0_out(26),
      R => \b_bs_info.b_rm_info_valid_del.i_rm_info_valid_del_n_1\
    );
\b_bs_info.reg_rdata_bs_table_address_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \b_bs_info.reg_rdata_bs_table_address_reg[31]_1\(0),
      D => address_from_mem(27),
      Q => reg_rdata_bs_table_address0_out(27),
      R => \b_bs_info.b_rm_info_valid_del.i_rm_info_valid_del_n_1\
    );
\b_bs_info.reg_rdata_bs_table_address_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \b_bs_info.reg_rdata_bs_table_address_reg[31]_1\(0),
      D => address_from_mem(28),
      Q => reg_rdata_bs_table_address0_out(28),
      R => \b_bs_info.b_rm_info_valid_del.i_rm_info_valid_del_n_1\
    );
\b_bs_info.reg_rdata_bs_table_address_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \b_bs_info.reg_rdata_bs_table_address_reg[31]_1\(0),
      D => address_from_mem(29),
      Q => reg_rdata_bs_table_address0_out(29),
      R => \b_bs_info.b_rm_info_valid_del.i_rm_info_valid_del_n_1\
    );
\b_bs_info.reg_rdata_bs_table_address_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \b_bs_info.reg_rdata_bs_table_address_reg[31]_1\(0),
      D => address_from_mem(2),
      Q => reg_rdata_bs_table_address0_out(2),
      R => \b_bs_info.b_rm_info_valid_del.i_rm_info_valid_del_n_1\
    );
\b_bs_info.reg_rdata_bs_table_address_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \b_bs_info.reg_rdata_bs_table_address_reg[31]_1\(0),
      D => address_from_mem(30),
      Q => reg_rdata_bs_table_address0_out(30),
      R => \b_bs_info.b_rm_info_valid_del.i_rm_info_valid_del_n_1\
    );
\b_bs_info.reg_rdata_bs_table_address_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \b_bs_info.reg_rdata_bs_table_address_reg[31]_1\(0),
      D => address_from_mem(31),
      Q => reg_rdata_bs_table_address0_out(31),
      R => \b_bs_info.b_rm_info_valid_del.i_rm_info_valid_del_n_1\
    );
\b_bs_info.reg_rdata_bs_table_address_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \b_bs_info.reg_rdata_bs_table_address_reg[31]_1\(0),
      D => address_from_mem(3),
      Q => reg_rdata_bs_table_address0_out(3),
      R => \b_bs_info.b_rm_info_valid_del.i_rm_info_valid_del_n_1\
    );
\b_bs_info.reg_rdata_bs_table_address_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \b_bs_info.reg_rdata_bs_table_address_reg[31]_1\(0),
      D => address_from_mem(4),
      Q => reg_rdata_bs_table_address0_out(4),
      R => \b_bs_info.b_rm_info_valid_del.i_rm_info_valid_del_n_1\
    );
\b_bs_info.reg_rdata_bs_table_address_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \b_bs_info.reg_rdata_bs_table_address_reg[31]_1\(0),
      D => address_from_mem(5),
      Q => reg_rdata_bs_table_address0_out(5),
      R => \b_bs_info.b_rm_info_valid_del.i_rm_info_valid_del_n_1\
    );
\b_bs_info.reg_rdata_bs_table_address_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \b_bs_info.reg_rdata_bs_table_address_reg[31]_1\(0),
      D => address_from_mem(6),
      Q => reg_rdata_bs_table_address0_out(6),
      R => \b_bs_info.b_rm_info_valid_del.i_rm_info_valid_del_n_1\
    );
\b_bs_info.reg_rdata_bs_table_address_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \b_bs_info.reg_rdata_bs_table_address_reg[31]_1\(0),
      D => address_from_mem(7),
      Q => reg_rdata_bs_table_address0_out(7),
      R => \b_bs_info.b_rm_info_valid_del.i_rm_info_valid_del_n_1\
    );
\b_bs_info.reg_rdata_bs_table_address_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \b_bs_info.reg_rdata_bs_table_address_reg[31]_1\(0),
      D => address_from_mem(8),
      Q => reg_rdata_bs_table_address0_out(8),
      R => \b_bs_info.b_rm_info_valid_del.i_rm_info_valid_del_n_1\
    );
\b_bs_info.reg_rdata_bs_table_address_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \b_bs_info.reg_rdata_bs_table_address_reg[31]_1\(0),
      D => address_from_mem(9),
      Q => \b_bs_info.reg_rdata_bs_table_address_reg[12]_0\(0),
      R => \b_bs_info.b_rm_info_valid_del.i_rm_info_valid_del_n_1\
    );
\b_bs_info.reg_rdata_bs_table_size_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => size_from_mem(0),
      Q => reg_rdata_bs_table_size0_out(0),
      R => \b_bs_info.b_rm_info_valid_del.i_rm_info_valid_del_n_1\
    );
\b_bs_info.reg_rdata_bs_table_size_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => size_from_mem(10),
      Q => \b_bs_info.reg_rdata_bs_table_size_reg[12]_0\(1),
      R => \b_bs_info.b_rm_info_valid_del.i_rm_info_valid_del_n_1\
    );
\b_bs_info.reg_rdata_bs_table_size_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => size_from_mem(11),
      Q => \b_bs_info.reg_rdata_bs_table_size_reg[12]_0\(2),
      R => \b_bs_info.b_rm_info_valid_del.i_rm_info_valid_del_n_1\
    );
\b_bs_info.reg_rdata_bs_table_size_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => size_from_mem(12),
      Q => \b_bs_info.reg_rdata_bs_table_size_reg[12]_0\(3),
      R => \b_bs_info.b_rm_info_valid_del.i_rm_info_valid_del_n_1\
    );
\b_bs_info.reg_rdata_bs_table_size_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => size_from_mem(13),
      Q => reg_rdata_bs_table_size0_out(13),
      R => \b_bs_info.b_rm_info_valid_del.i_rm_info_valid_del_n_1\
    );
\b_bs_info.reg_rdata_bs_table_size_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => size_from_mem(14),
      Q => reg_rdata_bs_table_size0_out(14),
      R => \b_bs_info.b_rm_info_valid_del.i_rm_info_valid_del_n_1\
    );
\b_bs_info.reg_rdata_bs_table_size_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => size_from_mem(15),
      Q => reg_rdata_bs_table_size0_out(15),
      R => \b_bs_info.b_rm_info_valid_del.i_rm_info_valid_del_n_1\
    );
\b_bs_info.reg_rdata_bs_table_size_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => size_from_mem(16),
      Q => reg_rdata_bs_table_size0_out(16),
      R => \b_bs_info.b_rm_info_valid_del.i_rm_info_valid_del_n_1\
    );
\b_bs_info.reg_rdata_bs_table_size_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => size_from_mem(17),
      Q => reg_rdata_bs_table_size0_out(17),
      R => \b_bs_info.b_rm_info_valid_del.i_rm_info_valid_del_n_1\
    );
\b_bs_info.reg_rdata_bs_table_size_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => size_from_mem(18),
      Q => reg_rdata_bs_table_size0_out(18),
      R => \b_bs_info.b_rm_info_valid_del.i_rm_info_valid_del_n_1\
    );
\b_bs_info.reg_rdata_bs_table_size_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => size_from_mem(19),
      Q => reg_rdata_bs_table_size0_out(19),
      R => \b_bs_info.b_rm_info_valid_del.i_rm_info_valid_del_n_1\
    );
\b_bs_info.reg_rdata_bs_table_size_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => size_from_mem(1),
      Q => reg_rdata_bs_table_size0_out(1),
      R => \b_bs_info.b_rm_info_valid_del.i_rm_info_valid_del_n_1\
    );
\b_bs_info.reg_rdata_bs_table_size_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => size_from_mem(20),
      Q => reg_rdata_bs_table_size0_out(20),
      R => \b_bs_info.b_rm_info_valid_del.i_rm_info_valid_del_n_1\
    );
\b_bs_info.reg_rdata_bs_table_size_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => size_from_mem(21),
      Q => reg_rdata_bs_table_size0_out(21),
      R => \b_bs_info.b_rm_info_valid_del.i_rm_info_valid_del_n_1\
    );
\b_bs_info.reg_rdata_bs_table_size_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => size_from_mem(22),
      Q => reg_rdata_bs_table_size0_out(22),
      R => \b_bs_info.b_rm_info_valid_del.i_rm_info_valid_del_n_1\
    );
\b_bs_info.reg_rdata_bs_table_size_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => size_from_mem(23),
      Q => reg_rdata_bs_table_size0_out(23),
      R => \b_bs_info.b_rm_info_valid_del.i_rm_info_valid_del_n_1\
    );
\b_bs_info.reg_rdata_bs_table_size_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => size_from_mem(24),
      Q => reg_rdata_bs_table_size0_out(24),
      R => \b_bs_info.b_rm_info_valid_del.i_rm_info_valid_del_n_1\
    );
\b_bs_info.reg_rdata_bs_table_size_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => size_from_mem(25),
      Q => reg_rdata_bs_table_size0_out(25),
      R => \b_bs_info.b_rm_info_valid_del.i_rm_info_valid_del_n_1\
    );
\b_bs_info.reg_rdata_bs_table_size_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => size_from_mem(26),
      Q => reg_rdata_bs_table_size0_out(26),
      R => \b_bs_info.b_rm_info_valid_del.i_rm_info_valid_del_n_1\
    );
\b_bs_info.reg_rdata_bs_table_size_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => size_from_mem(27),
      Q => reg_rdata_bs_table_size0_out(27),
      R => \b_bs_info.b_rm_info_valid_del.i_rm_info_valid_del_n_1\
    );
\b_bs_info.reg_rdata_bs_table_size_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => size_from_mem(28),
      Q => reg_rdata_bs_table_size0_out(28),
      R => \b_bs_info.b_rm_info_valid_del.i_rm_info_valid_del_n_1\
    );
\b_bs_info.reg_rdata_bs_table_size_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => size_from_mem(29),
      Q => reg_rdata_bs_table_size0_out(29),
      R => \b_bs_info.b_rm_info_valid_del.i_rm_info_valid_del_n_1\
    );
\b_bs_info.reg_rdata_bs_table_size_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => size_from_mem(2),
      Q => reg_rdata_bs_table_size0_out(2),
      R => \b_bs_info.b_rm_info_valid_del.i_rm_info_valid_del_n_1\
    );
\b_bs_info.reg_rdata_bs_table_size_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => size_from_mem(30),
      Q => reg_rdata_bs_table_size0_out(30),
      R => \b_bs_info.b_rm_info_valid_del.i_rm_info_valid_del_n_1\
    );
\b_bs_info.reg_rdata_bs_table_size_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => size_from_mem(31),
      Q => reg_rdata_bs_table_size0_out(31),
      R => \b_bs_info.b_rm_info_valid_del.i_rm_info_valid_del_n_1\
    );
\b_bs_info.reg_rdata_bs_table_size_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => size_from_mem(3),
      Q => reg_rdata_bs_table_size0_out(3),
      R => \b_bs_info.b_rm_info_valid_del.i_rm_info_valid_del_n_1\
    );
\b_bs_info.reg_rdata_bs_table_size_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => size_from_mem(4),
      Q => reg_rdata_bs_table_size0_out(4),
      R => \b_bs_info.b_rm_info_valid_del.i_rm_info_valid_del_n_1\
    );
\b_bs_info.reg_rdata_bs_table_size_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => size_from_mem(5),
      Q => reg_rdata_bs_table_size0_out(5),
      R => \b_bs_info.b_rm_info_valid_del.i_rm_info_valid_del_n_1\
    );
\b_bs_info.reg_rdata_bs_table_size_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => size_from_mem(6),
      Q => reg_rdata_bs_table_size0_out(6),
      R => \b_bs_info.b_rm_info_valid_del.i_rm_info_valid_del_n_1\
    );
\b_bs_info.reg_rdata_bs_table_size_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => size_from_mem(7),
      Q => reg_rdata_bs_table_size0_out(7),
      R => \b_bs_info.b_rm_info_valid_del.i_rm_info_valid_del_n_1\
    );
\b_bs_info.reg_rdata_bs_table_size_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => size_from_mem(8),
      Q => reg_rdata_bs_table_size0_out(8),
      R => \b_bs_info.b_rm_info_valid_del.i_rm_info_valid_del_n_1\
    );
\b_bs_info.reg_rdata_bs_table_size_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => E(0),
      D => size_from_mem(9),
      Q => \b_bs_info.reg_rdata_bs_table_size_reg[12]_0\(0),
      R => \b_bs_info.b_rm_info_valid_del.i_rm_info_valid_del_n_1\
    );
\b_event_error_i_del.i_event_error_i_del\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay__parameterized1\
     port map (
      Q(3 downto 0) => current_state(3 downto 0),
      clk => clk,
      cp0_vs_id => cp0_vs_id,
      cp_error_flag => cp_error_flag,
      \current_state_reg[2]\ => \b_event_error_i_del.i_event_error_i_del_n_1\,
      \current_state_reg[3]\ => \b_event_error_i_del.i_event_error_i_del_n_2\,
      \opt_has_pipe.first_q_reg[0]\ => \^reset_ah\,
      \opt_has_pipe.first_q_reg[0]_0\ => \^fetch_error_flag_reg_0\,
      \opt_has_pipe.first_q_reg[0]_1\ => \^bad_config_error_flag_reg_0\,
      p_3_in => p_3_in,
      p_4_in => p_4_in,
      vsm_shifter_event_error => vsm_shifter_event_error
    );
\b_rm_id_valid_del.i_rm_id_valid_del\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay__parameterized10\
     port map (
      D(6) => \b_rm_id_valid_del.i_rm_id_valid_del_n_2\,
      D(5) => \b_rm_id_valid_del.i_rm_id_valid_del_n_3\,
      D(4) => \b_rm_id_valid_del.i_rm_id_valid_del_n_4\,
      D(3) => \b_rm_id_valid_del.i_rm_id_valid_del_n_5\,
      D(2) => \b_rm_id_valid_del.i_rm_id_valid_del_n_6\,
      D(1) => \b_rm_id_valid_del.i_rm_id_valid_del_n_7\,
      D(0) => \b_rm_id_valid_del.i_rm_id_valid_del_n_8\,
      E(0) => \b_rm_id_valid_del.i_rm_id_valid_del_n_1\,
      Q(3 downto 0) => current_state(3 downto 0),
      bs_info_valid_vec => bs_info_valid_vec,
      clk => clk,
      ctrl_from_mem(6) => \b_rm_info.rm_ctrl_reg_table_reg_0_1_12_12_n_0\,
      ctrl_from_mem(5) => \b_rm_info.rm_ctrl_reg_table_reg_0_1_10_10_n_0\,
      ctrl_from_mem(4) => \b_rm_info.rm_ctrl_reg_table_reg_0_1_9_9_n_0\,
      ctrl_from_mem(3) => \b_rm_info.rm_ctrl_reg_table_reg_0_1_8_8_n_0\,
      ctrl_from_mem(2) => \b_rm_info.rm_ctrl_reg_table_reg_0_1_7_7_n_0\,
      ctrl_from_mem(1) => \b_rm_info.rm_ctrl_reg_table_reg_0_1_6_6_n_0\,
      ctrl_from_mem(0) => \b_rm_info.rm_ctrl_reg_table_reg_0_1_5_5_n_0\,
      \opt_has_pipe.first_q_reg[0]\ => \^reset_ah\,
      \reset_duration_reg[3]\ => \b_rm_info_valid_del.i_rm_info_valid_del_n_10\,
      \reset_duration_reg[4]\ => \b_rm_info_valid_del.i_rm_info_valid_del_n_9\,
      \reset_duration_reg[5]\(3) => reset_duration(5),
      \reset_duration_reg[5]\(2 downto 0) => reset_duration(2 downto 0),
      \reset_duration_reg[5]_0\(1) => \reset_duration_stored[5]_i_1_n_0\,
      \reset_duration_reg[5]_0\(0) => plusOp(1),
      \reset_duration_reg[5]_1\ => \reset_duration[5]_i_3_n_0\,
      \reset_duration_reg[7]\(6) => \reset_duration_stored__0\(7),
      \reset_duration_reg[7]\(5 downto 0) => \reset_duration_stored__0\(5 downto 0),
      \reset_duration_reg[7]_0\ => \reset_duration[7]_i_3_n_0\,
      \reset_duration_reg[7]_1\ => \b_rm_info_valid_del.i_rm_info_valid_del_n_8\,
      rm_id_valid => rm_id_valid,
      rm_info_valid_vec => rm_info_valid_vec
    );
\b_rm_id_valid_m1_del.i_rm_id_valid_m1_del\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay__parameterized2_3\
     port map (
      clk => clk,
      \opt_has_pipe.first_q_reg[0]\ => \^reset_ah\,
      \opt_has_pipe.first_q_reg[0]_0\ => rm_id_valid_m1_vec,
      \out\ => \b_rm_id_valid_m1_del.i_rm_id_valid_m1_del_n_0\
    );
\b_rm_info.b_in_shutdown_del.i_in_shutdown_del\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay__parameterized2_4\
     port map (
      \b_rm_info.reg_rdata_rm_table_ctrl_reg[0]\ => \b_rm_info.b_read_from_rm_info_registers_del.i_read_from_rm_info_registers_del_n_0\,
      \b_rm_info.reg_rdata_rm_table_ctrl_reg[0]_0\ => vsm_read_enable_vec,
      clk => clk,
      in_shutdown_reg => \b_rm_info.b_in_shutdown_del.i_in_shutdown_del_n_1\,
      \opt_has_pipe.first_q_reg[0]\ => \b_rm_info.b_in_shutdown_del.i_in_shutdown_del_n_2\,
      \opt_has_pipe.first_q_reg[0]_0\ => \^reset_ah\,
      \opt_has_pipe.first_q_reg[0]_1\ => \^in_shutdown\,
      \out\ => \b_rm_info.b_in_shutdown_del.i_in_shutdown_del_n_0\
    );
\b_rm_info.b_read_from_rm_info_registers_del.i_read_from_rm_info_registers_del\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay__parameterized2_5\
     port map (
      Q(1) => Q(2),
      Q(0) => Q(0),
      \b_rm_info.reg_rdata_rm_table_ctrl_reg[0]\ => \b_rm_info.rm_ctrl_reg_table_reg_0_1_0_0_i_2_n_0\,
      \b_rm_info.reg_rdata_rm_table_ctrl_reg[0]_0\ => \b_rm_info.b_write_to_rm_info_registers_edge.axi_write_complete_reg_n_0\,
      \b_rm_info.reg_rdata_rm_table_ctrl_reg[0]_1\ => vsm_read_enable_vec,
      clk => clk,
      \opt_has_pipe.first_q_reg[0]\ => \^reset_ah\,
      \out\ => \b_rm_info.b_read_from_rm_info_registers_del.i_read_from_rm_info_registers_del_n_0\,
      read_from_rm_info_registers_cmb => read_from_rm_info_registers_cmb,
      \vsm_addr_reg[2]\ => \b_rm_info.b_read_from_rm_info_registers_del.i_read_from_rm_info_registers_del_n_1\,
      \vsm_addr_reg[2]_0\ => \b_rm_info.b_read_from_rm_info_registers_del.i_read_from_rm_info_registers_del_n_2\
    );
\b_rm_info.b_read_from_rm_info_registers_edge.d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => read_from_rm_info_registers_cmb,
      Q => \b_rm_info.b_read_from_rm_info_registers_edge.d1_reg_0\,
      R => \^reset_ah\
    );
\b_rm_info.b_read_from_rm_info_registers_edge.start_axi_read_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => reset,
      D => start_axi_read028_out,
      Q => start_axi_read,
      R => '0'
    );
\b_rm_info.b_rm_id_valid_del.i_rm_id_valid_del\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay__parameterized2_6\
     port map (
      Q(0) => Q(0),
      \b_rm_info.reg_rdata_rm_table_address_reg[0]\ => \b_rm_info.b_in_shutdown_del.i_in_shutdown_del_n_1\,
      \b_rm_info.reg_rdata_rm_table_address_reg[0]_0\ => \b_rm_info.reg_rdata_rm_table_address_reg_n_0_[0]\,
      \b_rm_info.reg_rdata_rm_table_ctrl_reg[0]\ => \b_rm_info.b_read_from_rm_info_registers_del.i_read_from_rm_info_registers_del_n_0\,
      \b_rm_info.reg_rdata_rm_table_ctrl_reg[0]_0\ => \^in_shutdown\,
      \b_rm_info.reg_rdata_rm_table_ctrl_reg[0]_1\ => \b_rm_info.b_in_shutdown_del.i_in_shutdown_del_n_0\,
      bs_addresses_from_mem => bs_addresses_from_mem,
      clk => clk,
      \opt_has_pipe.first_q_reg[0]\ => \b_rm_info.b_rm_id_valid_del.i_rm_id_valid_del_n_2\,
      \opt_has_pipe.first_q_reg[0]_0\ => \^reset_ah\,
      \out\ => vsm_read_enable_vec,
      reg_rdata_rm_table_ctrl => reg_rdata_rm_table_ctrl,
      rm_id_valid => rm_id_valid
    );
\b_rm_info.b_start_axi_read_del.i_start_axi_read_del\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay__parameterized2_7\
     port map (
      D(0) => \b_rm_info.b_start_axi_read_del.i_start_axi_read_del_n_1\,
      Q(2 downto 0) => Q(2 downto 0),
      \b_rm_info.b_write_to_rm_info_registers_edge.axi_write_complete_reg\ => \b_rm_info.b_start_axi_read_del.i_start_axi_read_del_n_3\,
      clk => clk,
      \opt_has_pipe.first_q_reg[0]\ => \b_rm_info.b_start_axi_read_del.i_start_axi_read_del_n_2\,
      \opt_has_pipe.first_q_reg[0]_0\ => \opt_has_pipe.first_q_reg[0]_3\,
      \opt_has_pipe.first_q_reg[0]_1\ => \^reset_ah\,
      \out\ => \^opt_has_pipe.first_q_reg[0]\,
      \reg_rdata[0]_i_2\(0) => \status_encoded_field_reg_n_0_[0]\,
      \reg_rdata_reg[0]\ => \^out\,
      \reg_rdata_reg[0]_0\ => \^opt_has_pipe.first_q_reg[0]_1\,
      \reg_rdata_reg[0]_1\ => \reg_rdata_reg[31]_0\,
      \reg_rdata_reg[0]_2\ => \b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_9\,
      \reg_rdata_reg[0]_3\ => \b_rm_info.reg_rdata_rm_table_address_reg_n_0_[0]\,
      reg_rdata_rm_table_ctrl1_out(0) => reg_rdata_rm_table_ctrl1_out(0),
      reg_rdata_trigger_table => reg_rdata_trigger_table,
      reg_tready_i_reg => \b_bs_info.b_write_to_bs_info_registers_edge.axi_write_complete_reg_n_0\,
      reg_write_complete_ctrl_reg => \^reg_write_complete_ctrl_reg\,
      reg_write_complete_sw_trigger_reg => reg_write_complete_sw_trigger_reg,
      \s_axi_rresp_i_reg[1]\ => \b_rm_info.b_write_to_rm_info_registers_edge.axi_write_complete_reg_n_0\,
      start_axi_read => start_axi_read,
      sw_trigger_id => \^sw_trigger_id\
    );
\b_rm_info.b_write_to_rm_info_registers_edge.axi_write_complete_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => reset,
      D => axi_write_complete026_out,
      Q => \b_rm_info.b_write_to_rm_info_registers_edge.axi_write_complete_reg_n_0\,
      R => '0'
    );
\b_rm_info.b_write_to_rm_info_registers_edge.d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => write_to_rm_info_registers_cmb,
      Q => \b_rm_info.b_write_to_rm_info_registers_edge.d1_reg_0\,
      R => \^reset_ah\
    );
\b_rm_info.bs_addr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => vsm_read_enable_vec,
      D => bs_addresses_from_mem,
      Q => bs_addr,
      R => '0'
    );
\b_rm_info.gen_address_reg.access_address_del_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \b_rm_info.gen_address_reg.access_address_del_reg[0]_0\,
      Q => \access_address_del__0\,
      R => '0'
    );
\b_rm_info.reg_rdata_rm_table_address_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \b_rm_info.b_rm_id_valid_del.i_rm_id_valid_del_n_2\,
      Q => \b_rm_info.reg_rdata_rm_table_address_reg_n_0_[0]\,
      R => '0'
    );
\b_rm_info.reg_rdata_rm_table_ctrl_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => reg_rdata_rm_table_ctrl,
      D => \b_rm_info.rm_ctrl_reg_table_reg_0_1_0_0_n_0\,
      Q => reg_rdata_rm_table_ctrl1_out(0),
      R => \b_rm_info.b_in_shutdown_del.i_in_shutdown_del_n_2\
    );
\b_rm_info.reg_rdata_rm_table_ctrl_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => reg_rdata_rm_table_ctrl,
      D => \b_rm_info.rm_ctrl_reg_table_reg_0_1_10_10_n_0\,
      Q => \b_rm_info.reg_rdata_rm_table_ctrl_reg[12]_0\(1),
      R => \b_rm_info.b_in_shutdown_del.i_in_shutdown_del_n_2\
    );
\b_rm_info.reg_rdata_rm_table_ctrl_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => reg_rdata_rm_table_ctrl,
      D => \b_rm_info.rm_ctrl_reg_table_reg_0_1_11_11_n_0\,
      Q => \b_rm_info.reg_rdata_rm_table_ctrl_reg[12]_0\(2),
      R => \b_rm_info.b_in_shutdown_del.i_in_shutdown_del_n_2\
    );
\b_rm_info.reg_rdata_rm_table_ctrl_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => reg_rdata_rm_table_ctrl,
      D => \b_rm_info.rm_ctrl_reg_table_reg_0_1_12_12_n_0\,
      Q => \b_rm_info.reg_rdata_rm_table_ctrl_reg[12]_0\(3),
      R => \b_rm_info.b_in_shutdown_del.i_in_shutdown_del_n_2\
    );
\b_rm_info.reg_rdata_rm_table_ctrl_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => reg_rdata_rm_table_ctrl,
      D => \b_rm_info.rm_ctrl_reg_table_reg_0_1_1_1_n_0\,
      Q => reg_rdata_rm_table_ctrl1_out(1),
      R => \b_rm_info.b_in_shutdown_del.i_in_shutdown_del_n_2\
    );
\b_rm_info.reg_rdata_rm_table_ctrl_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => reg_rdata_rm_table_ctrl,
      D => startup_required_cmb,
      Q => reg_rdata_rm_table_ctrl1_out(2),
      R => \b_rm_info.b_in_shutdown_del.i_in_shutdown_del_n_2\
    );
\b_rm_info.reg_rdata_rm_table_ctrl_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => reg_rdata_rm_table_ctrl,
      D => reset_required_cmb(0),
      Q => reg_rdata_rm_table_ctrl1_out(3),
      R => \b_rm_info.b_in_shutdown_del.i_in_shutdown_del_n_2\
    );
\b_rm_info.reg_rdata_rm_table_ctrl_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => reg_rdata_rm_table_ctrl,
      D => reset_required_cmb(1),
      Q => reg_rdata_rm_table_ctrl1_out(4),
      R => \b_rm_info.b_in_shutdown_del.i_in_shutdown_del_n_2\
    );
\b_rm_info.reg_rdata_rm_table_ctrl_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => reg_rdata_rm_table_ctrl,
      D => \b_rm_info.rm_ctrl_reg_table_reg_0_1_5_5_n_0\,
      Q => reg_rdata_rm_table_ctrl1_out(5),
      R => \b_rm_info.b_in_shutdown_del.i_in_shutdown_del_n_2\
    );
\b_rm_info.reg_rdata_rm_table_ctrl_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => reg_rdata_rm_table_ctrl,
      D => \b_rm_info.rm_ctrl_reg_table_reg_0_1_6_6_n_0\,
      Q => reg_rdata_rm_table_ctrl1_out(6),
      R => \b_rm_info.b_in_shutdown_del.i_in_shutdown_del_n_2\
    );
\b_rm_info.reg_rdata_rm_table_ctrl_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => reg_rdata_rm_table_ctrl,
      D => \b_rm_info.rm_ctrl_reg_table_reg_0_1_7_7_n_0\,
      Q => reg_rdata_rm_table_ctrl1_out(7),
      R => \b_rm_info.b_in_shutdown_del.i_in_shutdown_del_n_2\
    );
\b_rm_info.reg_rdata_rm_table_ctrl_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => reg_rdata_rm_table_ctrl,
      D => \b_rm_info.rm_ctrl_reg_table_reg_0_1_8_8_n_0\,
      Q => reg_rdata_rm_table_ctrl1_out(8),
      R => \b_rm_info.b_in_shutdown_del.i_in_shutdown_del_n_2\
    );
\b_rm_info.reg_rdata_rm_table_ctrl_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => reg_rdata_rm_table_ctrl,
      D => \b_rm_info.rm_ctrl_reg_table_reg_0_1_9_9_n_0\,
      Q => \b_rm_info.reg_rdata_rm_table_ctrl_reg[12]_0\(0),
      R => \b_rm_info.b_in_shutdown_del.i_in_shutdown_del_n_2\
    );
\b_rm_info.reset_required_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => vsm_read_enable_vec,
      D => reset_required_cmb(0),
      Q => reset_required(0),
      R => '0'
    );
\b_rm_info.reset_required_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => vsm_read_enable_vec,
      D => reset_required_cmb(1),
      Q => \reset_required__0\(1),
      R => '0'
    );
\b_rm_info.rm_address_table_reg_0_1_0_0\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000002"
    )
        port map (
      A0 => \access_address_del__0\,
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => reg_wdata(0),
      O => bs_addresses_from_mem,
      WCLK => clk,
      WE => \b_rm_info.b_read_from_rm_info_registers_del.i_read_from_rm_info_registers_del_n_2\
    );
\b_rm_info.rm_ctrl_reg_table_reg_0_1_0_0\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \access_address_del__0\,
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => reg_wdata(0),
      O => \b_rm_info.rm_ctrl_reg_table_reg_0_1_0_0_n_0\,
      WCLK => clk,
      WE => \b_rm_info.b_read_from_rm_info_registers_del.i_read_from_rm_info_registers_del_n_1\
    );
\b_rm_info.rm_ctrl_reg_table_reg_0_1_0_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^in_shutdown\,
      I1 => in_shutdown_d1,
      O => \b_rm_info.rm_ctrl_reg_table_reg_0_1_0_0_i_2_n_0\
    );
\b_rm_info.rm_ctrl_reg_table_reg_0_1_10_10\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \access_address_del__0\,
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => reg_wdata(10),
      O => \b_rm_info.rm_ctrl_reg_table_reg_0_1_10_10_n_0\,
      WCLK => clk,
      WE => \b_rm_info.b_read_from_rm_info_registers_del.i_read_from_rm_info_registers_del_n_1\
    );
\b_rm_info.rm_ctrl_reg_table_reg_0_1_11_11\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \access_address_del__0\,
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => reg_wdata(11),
      O => \b_rm_info.rm_ctrl_reg_table_reg_0_1_11_11_n_0\,
      WCLK => clk,
      WE => \b_rm_info.b_read_from_rm_info_registers_del.i_read_from_rm_info_registers_del_n_1\
    );
\b_rm_info.rm_ctrl_reg_table_reg_0_1_12_12\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \access_address_del__0\,
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => reg_wdata(12),
      O => \b_rm_info.rm_ctrl_reg_table_reg_0_1_12_12_n_0\,
      WCLK => clk,
      WE => \b_rm_info.b_read_from_rm_info_registers_del.i_read_from_rm_info_registers_del_n_1\
    );
\b_rm_info.rm_ctrl_reg_table_reg_0_1_1_1\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \access_address_del__0\,
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => reg_wdata(1),
      O => \b_rm_info.rm_ctrl_reg_table_reg_0_1_1_1_n_0\,
      WCLK => clk,
      WE => \b_rm_info.b_read_from_rm_info_registers_del.i_read_from_rm_info_registers_del_n_1\
    );
\b_rm_info.rm_ctrl_reg_table_reg_0_1_2_2\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \access_address_del__0\,
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => reg_wdata(2),
      O => startup_required_cmb,
      WCLK => clk,
      WE => \b_rm_info.b_read_from_rm_info_registers_del.i_read_from_rm_info_registers_del_n_1\
    );
\b_rm_info.rm_ctrl_reg_table_reg_0_1_3_3\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000001"
    )
        port map (
      A0 => \access_address_del__0\,
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => reg_wdata(3),
      O => reset_required_cmb(0),
      WCLK => clk,
      WE => \b_rm_info.b_read_from_rm_info_registers_del.i_read_from_rm_info_registers_del_n_1\
    );
\b_rm_info.rm_ctrl_reg_table_reg_0_1_4_4\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000001"
    )
        port map (
      A0 => \access_address_del__0\,
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => reg_wdata(4),
      O => reset_required_cmb(1),
      WCLK => clk,
      WE => \b_rm_info.b_read_from_rm_info_registers_del.i_read_from_rm_info_registers_del_n_1\
    );
\b_rm_info.rm_ctrl_reg_table_reg_0_1_5_5\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \access_address_del__0\,
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => reg_wdata(5),
      O => \b_rm_info.rm_ctrl_reg_table_reg_0_1_5_5_n_0\,
      WCLK => clk,
      WE => \b_rm_info.b_read_from_rm_info_registers_del.i_read_from_rm_info_registers_del_n_1\
    );
\b_rm_info.rm_ctrl_reg_table_reg_0_1_6_6\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \access_address_del__0\,
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => reg_wdata(6),
      O => \b_rm_info.rm_ctrl_reg_table_reg_0_1_6_6_n_0\,
      WCLK => clk,
      WE => \b_rm_info.b_read_from_rm_info_registers_del.i_read_from_rm_info_registers_del_n_1\
    );
\b_rm_info.rm_ctrl_reg_table_reg_0_1_7_7\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \access_address_del__0\,
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => reg_wdata(7),
      O => \b_rm_info.rm_ctrl_reg_table_reg_0_1_7_7_n_0\,
      WCLK => clk,
      WE => \b_rm_info.b_read_from_rm_info_registers_del.i_read_from_rm_info_registers_del_n_1\
    );
\b_rm_info.rm_ctrl_reg_table_reg_0_1_8_8\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \access_address_del__0\,
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => reg_wdata(8),
      O => \b_rm_info.rm_ctrl_reg_table_reg_0_1_8_8_n_0\,
      WCLK => clk,
      WE => \b_rm_info.b_read_from_rm_info_registers_del.i_read_from_rm_info_registers_del_n_1\
    );
\b_rm_info.rm_ctrl_reg_table_reg_0_1_9_9\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \access_address_del__0\,
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => reg_wdata(9),
      O => \b_rm_info.rm_ctrl_reg_table_reg_0_1_9_9_n_0\,
      WCLK => clk,
      WE => \b_rm_info.b_read_from_rm_info_registers_del.i_read_from_rm_info_registers_del_n_1\
    );
\b_rm_info.shutdown_required_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => vsm_read_enable_vec,
      D => \b_rm_info.rm_ctrl_reg_table_reg_0_1_0_0_n_0\,
      Q => shutdown_required(0),
      R => '0'
    );
\b_rm_info.shutdown_required_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => vsm_read_enable_vec,
      D => \b_rm_info.rm_ctrl_reg_table_reg_0_1_1_1_n_0\,
      Q => shutdown_required(1),
      R => '0'
    );
\b_rm_info.startup_required_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => vsm_read_enable_vec,
      D => startup_required_cmb,
      Q => startup_required,
      R => '0'
    );
\b_rm_info_valid_del.i_rm_info_valid_del\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay__parameterized10_8\
     port map (
      D(2) => next_state(3),
      D(1 downto 0) => next_state(1 downto 0),
      E(0) => \b_rm_info_valid_del.i_rm_info_valid_del_n_5\,
      Q(3 downto 0) => current_state(3 downto 0),
      bs_info_valid_vec => bs_info_valid_vec,
      clk => clk,
      ctrl_from_mem(0) => \b_rm_info.rm_ctrl_reg_table_reg_0_1_11_11_n_0\,
      \current_state[1]_i_5\ => \current_state[3]_i_9_n_0\,
      \current_state[1]_i_5_0\ => \current_state[2]_i_10_n_0\,
      \current_state[1]_i_5_1\ => \current_state[1]_i_11_n_0\,
      \current_state_reg[0]\ => \current_state[0]_i_2_n_0\,
      \current_state_reg[0]_0\ => i_trigger_manager_n_1,
      \current_state_reg[0]_1\ => \current_state[0]_i_6_n_0\,
      \current_state_reg[0]_2\ => \current_state[0]_i_7_n_0\,
      \current_state_reg[0]_3\ => \current_state[3]_i_7_n_0\,
      \current_state_reg[0]_4\ => \current_state[0]_i_8_n_0\,
      \current_state_reg[0]_5\ => \current_state[0]_i_9_n_0\,
      \current_state_reg[1]\ => \current_state[1]_i_2_n_0\,
      \current_state_reg[1]_0\ => i_trigger_manager_n_2,
      \current_state_reg[1]_1\ => \^shutdown_bit_reg_0\,
      \current_state_reg[1]_2\ => rm_reset_i_i_6_n_0,
      \current_state_reg[3]\ => \b_rm_info_valid_del.i_rm_info_valid_del_n_6\,
      \current_state_reg[3]_0\ => \current_state[3]_i_2_n_0\,
      \current_state_reg[3]_1\ => \current_state[3]_i_3_n_0\,
      \current_state_reg[3]_2\ => \current_state[3]_i_5_n_0\,
      hw_trigger_used => hw_trigger_used,
      \opt_has_pipe.first_q_reg[0]\ => \^reset_ah\,
      \opt_has_pipe.i_pipe[2].pipe_reg[2][0]\ => \b_rm_info_valid_del.i_rm_info_valid_del_n_10\,
      \opt_has_pipe.i_pipe[2].pipe_reg[2][0]_0\ => \b_rm_info_valid_del.i_rm_info_valid_del_n_12\,
      reg_write_complete_sw_trigger_reg => reg_write_complete_sw_trigger_reg,
      reg_write_complete_sw_trigger_reg_reg => \b_rm_info_valid_del.i_rm_info_valid_del_n_11\,
      reset => reset,
      reset_0 => \b_rm_info_valid_del.i_rm_info_valid_del_n_13\,
      \reset_duration_reg[4]\ => \b_rm_info_valid_del.i_rm_info_valid_del_n_9\,
      \reset_duration_reg[6]\(0) => \reset_duration_stored__0\(6),
      \reset_duration_reg[6]_0\ => \reset_duration[7]_i_5_n_0\,
      \reset_duration_reg[6]_1\ => \reset_duration_stored[7]_i_3_n_0\,
      \reset_duration_reg[7]\ => \b_rm_info_valid_del.i_rm_info_valid_del_n_8\,
      \reset_duration_reg[7]_0\(6 downto 5) => reset_duration(7 downto 6),
      \reset_duration_reg[7]_0\(4 downto 0) => reset_duration(4 downto 0),
      \reset_duration_stored_reg[6]\(0) => \b_rm_info_valid_del.i_rm_info_valid_del_n_4\,
      rm_info_valid_vec => rm_info_valid_vec,
      rm_reset_i_reg => rm_reset_i_i_2_n_0,
      rm_reset_i_reg_0(0) => reset_required(0),
      rm_reset_i_reg_1 => rm_reset_i_reg_0,
      rm_reset_i_reg_2 => \^in_shutdown\,
      startup_required => startup_required,
      sw_trigger_pending => sw_trigger_pending,
      sw_trigger_pending_reg => reg_write_complete_sw_trigger_reg_reg_0,
      using_sw_trigger => using_sw_trigger,
      vsm_shifter_rm_reset => \^vsm_shifter_rm_reset\
    );
\b_start_fetching_all_del.i_start_fetching_all_del\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay__parameterized2_9\
     port map (
      Q(3 downto 0) => current_state(3 downto 0),
      clk => clk,
      \in\(0) => \^in\(64),
      \opt_has_pipe.first_q_reg[0]\ => \^reset_ah\,
      \out\ => rm_id_valid_m1_vec,
      reg_wdata(0) => reg_wdata(16),
      rm_id_from_mem_vec => rm_id_from_mem_vec,
      start_fetching_all => start_fetching_all,
      user_restarted_with_status059_out => user_restarted_with_status059_out,
      \vsm_wdata_reg[16]\ => \b_start_fetching_all_del.i_start_fetching_all_del_n_2\
    );
\b_start_fetching_all_except_rm_id_del.i_start_fetching_all_except_rm_id_del\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay__parameterized2_10\
     port map (
      Q(3 downto 0) => current_state(3 downto 0),
      bad_config_error_flag_reg => \b_start_fetching_all_except_rm_id_del.i_start_fetching_all_except_rm_id_del_n_1\,
      bad_config_error_flag_reg_0 => \^bad_config_error_flag_reg_0\,
      clk => clk,
      cp0_vs_id => cp0_vs_id,
      cp_error_flag => cp_error_flag,
      cp_error_flag_reg => \b_start_fetching_all_except_rm_id_del.i_start_fetching_all_except_rm_id_del_n_2\,
      cp_error_flag_reg_0 => sw_shutdown_req_i_reg_0,
      din(0) => din(0),
      fetch_error_flag_reg => \b_start_fetching_all_except_rm_id_del.i_start_fetching_all_except_rm_id_del_n_0\,
      fetch_error_flag_reg_0 => \^fetch_error_flag_reg_0\,
      fetch_error_flag_reg_1 => \b_event_error_i_del.i_event_error_i_del_n_2\,
      \opt_has_pipe.first_q_reg[0]\ => \^reset_ah\,
      \out\ => \b_rm_id_valid_m1_del.i_rm_id_valid_m1_del_n_0\,
      p_0_in => p_0_in,
      p_3_in => p_3_in,
      rm_id_valid => rm_id_valid,
      user_restarted_with_status => user_restarted_with_status
    );
\b_trigger_table.b_in_shutdown_del.i_in_shutdown_del\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay__parameterized2_11\
     port map (
      clk => clk,
      \opt_has_pipe.first_q_reg[0]\ => \b_trigger_table.b_in_shutdown_del.i_in_shutdown_del_n_0\,
      \opt_has_pipe.first_q_reg[0]_0\ => \^reset_ah\,
      \opt_has_pipe.first_q_reg[0]_1\ => \^in_shutdown\,
      rm_id_from_mem_vec => rm_id_from_mem_vec
    );
\b_trigger_table.b_read_from_trigger_registers_del.i_read_from_trigger_registers_del\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay__parameterized2_12\
     port map (
      Q(1 downto 0) => Q(2 downto 1),
      \b_trigger_table.trigger2rm_table_reg_0_1_0_0\ => \^axi_write_complete\,
      \b_trigger_table.trigger2rm_table_reg_0_1_0_0_0\ => \^in_shutdown\,
      clk => clk,
      in_shutdown_d1 => in_shutdown_d1,
      \opt_has_pipe.first_q_reg[0]\ => \^reset_ah\,
      \out\ => axi_read_enable_vec,
      read_from_trigger_registers_cmb => read_from_trigger_registers_cmb,
      \vsm_addr_reg[4]\ => \b_trigger_table.b_read_from_trigger_registers_del.i_read_from_trigger_registers_del_n_1\
    );
\b_trigger_table.b_read_from_trigger_registers_edge.d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => read_from_trigger_registers_cmb,
      Q => d1,
      R => \^reset_ah\
    );
\b_trigger_table.b_read_from_trigger_registers_edge.start_axi_read_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => reset,
      D => start_axi_read032_out,
      Q => \b_trigger_table.b_read_from_trigger_registers_edge.start_axi_read_reg_n_0\,
      R => '0'
    );
\b_trigger_table.b_start_axi_read_del.i_start_axi_read_del\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay__parameterized2_13\
     port map (
      Q(7 downto 0) => reg_rdata_bs_table_address0_out(8 downto 1),
      clk => clk,
      \opt_has_pipe.first_q_reg[0]\ => \b_trigger_table.b_start_axi_read_del.i_start_axi_read_del_n_1\,
      \opt_has_pipe.first_q_reg[0]_0\ => \b_trigger_table.b_start_axi_read_del.i_start_axi_read_del_n_4\,
      \opt_has_pipe.first_q_reg[0]_1\ => \b_trigger_table.b_start_axi_read_del.i_start_axi_read_del_n_5\,
      \opt_has_pipe.first_q_reg[0]_10\ => \b_trigger_table.b_read_from_trigger_registers_edge.start_axi_read_reg_n_0\,
      \opt_has_pipe.first_q_reg[0]_2\ => \b_trigger_table.b_start_axi_read_del.i_start_axi_read_del_n_6\,
      \opt_has_pipe.first_q_reg[0]_3\ => \b_trigger_table.b_start_axi_read_del.i_start_axi_read_del_n_7\,
      \opt_has_pipe.first_q_reg[0]_4\ => \b_trigger_table.b_start_axi_read_del.i_start_axi_read_del_n_8\,
      \opt_has_pipe.first_q_reg[0]_5\ => \b_trigger_table.b_start_axi_read_del.i_start_axi_read_del_n_9\,
      \opt_has_pipe.first_q_reg[0]_6\ => \b_trigger_table.b_start_axi_read_del.i_start_axi_read_del_n_10\,
      \opt_has_pipe.first_q_reg[0]_7\ => \b_trigger_table.b_start_axi_read_del.i_start_axi_read_del_n_11\,
      \opt_has_pipe.first_q_reg[0]_8\ => \b_trigger_table.b_start_axi_read_del.i_start_axi_read_del_n_12\,
      \opt_has_pipe.first_q_reg[0]_9\ => \^reset_ah\,
      \out\ => \^out\,
      \reg_rdata_reg[1]\ => \b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_1\,
      \reg_rdata_reg[2]\ => \b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_2\,
      \reg_rdata_reg[31]\ => \reg_rdata_reg[31]_0\,
      \reg_rdata_reg[31]_0\ => \b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_10\,
      \reg_rdata_reg[31]_1\ => \reg_rdata_reg[31]_1\,
      \reg_rdata_reg[31]_2\ => \b_rm_info.b_start_axi_read_del.i_start_axi_read_del_n_2\,
      \reg_rdata_reg[3]\ => \b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_3\,
      \reg_rdata_reg[4]\ => \b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_4\,
      \reg_rdata_reg[5]\ => \b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_5\,
      \reg_rdata_reg[6]\ => \b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_6\,
      \reg_rdata_reg[7]\ => \b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_7\,
      \reg_rdata_reg[8]\ => \b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_8\,
      \reg_rdata_reg[8]_0\ => \reg_rdata_reg[8]_0\,
      \reg_rdata_reg[8]_1\ => \reg_rdata_reg[8]_1\,
      \reg_rdata_reg[8]_2\(7 downto 0) => reg_rdata_bs_table_size0_out(8 downto 1),
      reg_tready_d0 => reg_tready_d0,
      reg_tready_d1 => reg_tready_d1,
      reg_tready_d1_reg => \^axi_write_complete\,
      reg_tready_d1_reg_0 => reg_tready_d1_reg_0,
      reg_tready_i0 => reg_tready_i0,
      reg_tready_i_reg => \b_rm_info.b_start_axi_read_del.i_start_axi_read_del_n_3\,
      reset => reset,
      sw_trigger_pending => sw_trigger_pending
    );
\b_trigger_table.b_write_to_trigger_registers_edge.axi_write_complete_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => reset,
      D => axi_write_complete030_out,
      Q => \^axi_write_complete\,
      R => '0'
    );
\b_trigger_table.b_write_to_trigger_registers_edge.d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => write_to_trigger_registers_cmb,
      Q => \b_trigger_table.b_write_to_trigger_registers_edge.d1_reg_0\,
      R => \^reset_ah\
    );
\b_trigger_table.gen_address_reg.access_address_del_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => access_address,
      Q => access_address_del,
      R => '0'
    );
\b_trigger_table.reg_rdata_trigger_table_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => axi_read_enable_vec,
      D => \b_trigger_table.b_in_shutdown_del.i_in_shutdown_del_n_0\,
      Q => reg_rdata_trigger_table,
      R => '0'
    );
\b_trigger_table.trigger2rm_table_reg_0_1_0_0\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000002"
    )
        port map (
      A0 => access_address_del,
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => reg_wdata(0),
      O => rm_id_from_mem_vec,
      WCLK => clk,
      WE => \b_trigger_table.b_read_from_trigger_registers_del.i_read_from_trigger_registers_del_n_1\
    );
bad_config_error_flag_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \b_start_fetching_all_except_rm_id_del.i_start_fetching_all_except_rm_id_del_n_1\,
      Q => \^bad_config_error_flag_reg_0\,
      R => '0'
    );
cp_error_flag_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \b_start_fetching_all_except_rm_id_del.i_start_fetching_all_except_rm_id_del_n_2\,
      Q => cp_error_flag,
      R => '0'
    );
\current_state[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFCFFFAAAA"
    )
        port map (
      I0 => \current_state[0]_i_12_n_0\,
      I1 => sw_ok_to_proceed_d1,
      I2 => sw_ok_to_proceed_d0,
      I3 => \current_state[0]_i_13_n_0\,
      I4 => current_state(1),
      I5 => current_state(2),
      O => \current_state[0]_i_10_n_0\
    );
\current_state[0]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2F"
    )
        port map (
      I0 => \^shutdown_bit_reg_0\,
      I1 => \^full_flag_reg_0\,
      I2 => reset,
      O => \current_state[0]_i_12_n_0\
    );
\current_state[0]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => shutdown_required(0),
      I1 => shutdown_required(1),
      O => \current_state[0]_i_13_n_0\
    );
\current_state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004044400440444"
    )
        port map (
      I0 => current_state(2),
      I1 => current_state(3),
      I2 => current_state(0),
      I3 => current_state(1),
      I4 => \^shutdown_bit_reg_0\,
      I5 => rm_reset_i_i_6_n_0,
      O => \current_state[0]_i_2_n_0\
    );
\current_state[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AAA8"
    )
        port map (
      I0 => current_state(1),
      I1 => \^shutdown_bit_reg_0\,
      I2 => \reset_required__0\(1),
      I3 => reset_required(0),
      I4 => startup_required,
      O => \current_state[0]_i_6_n_0\
    );
\current_state[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3B3B3B3B3B3B3BBB"
    )
        port map (
      I0 => current_state(0),
      I1 => current_state(1),
      I2 => sw_startup_req_i_i_3_n_0,
      I3 => \^shutdown_bit_reg_0\,
      I4 => \reset_required__0\(1),
      I5 => reset_required(0),
      O => \current_state[0]_i_7_n_0\
    );
\current_state[0]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AAA8"
    )
        port map (
      I0 => \current_state[3]_i_6_n_0\,
      I1 => \^shutdown_bit_reg_0\,
      I2 => \reset_required__0\(1),
      I3 => reset_required(0),
      I4 => startup_required,
      O => \current_state[0]_i_8_n_0\
    );
\current_state[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => current_state(0),
      I1 => current_state(1),
      O => \current_state[0]_i_9_n_0\
    );
\current_state[1]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5455"
    )
        port map (
      I0 => startup_required,
      I1 => reset_required(0),
      I2 => \reset_required__0\(1),
      I3 => \^shutdown_bit_reg_0\,
      O => \current_state[1]_i_11_n_0\
    );
\current_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"50FF5070FFFFFFFF"
    )
        port map (
      I0 => \current_state[3]_i_6_n_0\,
      I1 => startup_required,
      I2 => \current_state[3]_i_7_n_0\,
      I3 => \current_state[1]_i_6_n_0\,
      I4 => \current_state[1]_i_7_n_0\,
      I5 => current_state(1),
      O => \current_state[1]_i_2_n_0\
    );
\current_state[1]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^shutdown_bit_reg_0\,
      I1 => \reset_required__0\(1),
      I2 => reset_required(0),
      O => \current_state[1]_i_6_n_0\
    );
\current_state[1]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sw_ok_to_proceed_d0,
      I1 => sw_ok_to_proceed_d1,
      I2 => current_state(0),
      O => \current_state[1]_i_7_n_0\
    );
\current_state[2]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => current_state(1),
      I1 => current_state(0),
      O => \current_state[2]_i_10_n_0\
    );
\current_state[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C7C4C4C407040404"
    )
        port map (
      I0 => \current_state[2]_i_7_n_0\,
      I1 => current_state(1),
      I2 => current_state(0),
      I3 => \^full_flag_reg_0\,
      I4 => reset,
      I5 => \current_state[2]_i_8_n_0\,
      O => \current_state[2]_i_3_n_0\
    );
\current_state[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8088888888888888"
    )
        port map (
      I0 => \current_state[2]_i_9_n_0\,
      I1 => using_sw_trigger_i_2_n_0,
      I2 => sw_ok_to_proceed_d0,
      I3 => sw_ok_to_proceed_d1,
      I4 => current_state(1),
      I5 => current_state(0),
      O => \current_state[2]_i_4_n_0\
    );
\current_state[2]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \^full_flag_reg_0\,
      I1 => shutdown_required(1),
      I2 => shutdown_required(0),
      O => \current_state[2]_i_6_n_0\
    );
\current_state[2]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F8FF"
    )
        port map (
      I0 => shutdown_required(1),
      I1 => shutdown_required(0),
      I2 => sw_ok_to_proceed_d1,
      I3 => sw_ok_to_proceed_d0,
      O => \current_state[2]_i_7_n_0\
    );
\current_state[2]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => vsm_shifter_rm_shutdown_ack,
      I1 => shutdown_required(0),
      I2 => shutdown_required(1),
      O => \current_state[2]_i_8_n_0\
    );
\current_state[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFF8F8F8FFF8FFF"
    )
        port map (
      I0 => startup_required,
      I1 => \current_state[3]_i_6_n_0\,
      I2 => \current_state[2]_i_10_n_0\,
      I3 => \^bad_config_error_flag_reg_0\,
      I4 => cp0_vs_id,
      I5 => p_4_in,
      O => \current_state[2]_i_9_n_0\
    );
\current_state[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FFDFFFDFFFDF"
    )
        port map (
      I0 => \current_state[3]_i_6_n_0\,
      I1 => startup_required,
      I2 => \current_state[3]_i_7_n_0\,
      I3 => \current_state[3]_i_8_n_0\,
      I4 => sw_startup_req_i_i_3_n_0,
      I5 => current_state(0),
      O => \current_state[3]_i_2_n_0\
    );
\current_state[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFA400000"
    )
        port map (
      I0 => current_state(0),
      I1 => \^full_flag_reg_0\,
      I2 => reset,
      I3 => \^shutdown_bit_reg_0\,
      I4 => rm_reset_i_i_4_n_0,
      I5 => current_state(3),
      O => \current_state[3]_i_3_n_0\
    );
\current_state[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00400F40"
    )
        port map (
      I0 => \^shutdown_bit_reg_0\,
      I1 => rm_reset_i_i_6_n_0,
      I2 => current_state(0),
      I3 => current_state(1),
      I4 => \current_state[3]_i_9_n_0\,
      I5 => current_state(2),
      O => \current_state[3]_i_5_n_0\
    );
\current_state[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1011"
    )
        port map (
      I0 => \^fetch_error_flag_reg_0\,
      I1 => \^bad_config_error_flag_reg_0\,
      I2 => cp0_vs_id,
      I3 => p_3_in,
      O => \current_state[3]_i_6_n_0\
    );
\current_state[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5504"
    )
        port map (
      I0 => current_state(0),
      I1 => p_4_in,
      I2 => cp0_vs_id,
      I3 => \^bad_config_error_flag_reg_0\,
      O => \current_state[3]_i_7_n_0\
    );
\current_state[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^shutdown_bit_reg_0\,
      I1 => \reset_required__0\(1),
      I2 => reset_required(0),
      O => \current_state[3]_i_8_n_0\
    );
\current_state[3]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \^shutdown_bit_reg_0\,
      I1 => user_restarted_with_status,
      I2 => \^full_flag_reg_0\,
      O => \current_state[3]_i_9_n_0\
    );
\current_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => next_state(0),
      Q => current_state(0),
      R => \^reset_ah\
    );
\current_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => next_state(1),
      Q => current_state(1),
      R => \^reset_ah\
    );
\current_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => next_state(2),
      Q => current_state(2),
      R => \^reset_ah\
    );
\current_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => next_state(3),
      Q => current_state(3),
      R => \^reset_ah\
    );
fetch_error_flag_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \b_start_fetching_all_except_rm_id_del.i_start_fetching_all_except_rm_id_del_n_0\,
      Q => \^fetch_error_flag_reg_0\,
      R => '0'
    );
fetch_req_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \b_rm_info_valid_del.i_rm_info_valid_del_n_12\,
      Q => vsm_shifter_fetch_req,
      R => \^reset_ah\
    );
full_flag_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => current_state(0),
      I1 => current_state(3),
      I2 => current_state(1),
      I3 => current_state(2),
      O => \current_state_reg[0]_0\
    );
full_flag_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => full_flag_reg_1,
      Q => \^full_flag_reg_0\,
      R => '0'
    );
i_trigger_manager: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_trigger_manager
     port map (
      D(0) => next_state(2),
      Q(3 downto 0) => current_state(3 downto 0),
      access_address => access_address,
      \b_trigger_table.gen_address_reg.access_address_del_reg[0]\ => \b_trigger_table.gen_address_reg.access_address_del_reg[0]_0\,
      clk => clk,
      \current_state[0]_i_11\(1 downto 0) => shutdown_required(1 downto 0),
      \current_state[1]_i_4\ => \^full_flag_reg_0\,
      \current_state_reg[0]\ => i_trigger_manager_n_1,
      \current_state_reg[0]_0\ => i_trigger_manager_n_2,
      \current_state_reg[0]_1\ => \current_state[0]_i_10_n_0\,
      \current_state_reg[1]\ => \current_state[2]_i_7_n_0\,
      \current_state_reg[1]_0\ => \current_state[2]_i_8_n_0\,
      \current_state_reg[2]\ => \^shutdown_bit_reg_0\,
      \current_state_reg[2]_0\ => \current_state[2]_i_3_n_0\,
      \current_state_reg[2]_1\ => \current_state[2]_i_4_n_0\,
      \current_state_reg[2]_2\ => \b_rm_info_valid_del.i_rm_info_valid_del_n_6\,
      \current_state_reg[2]_3\ => \current_state[2]_i_6_n_0\,
      ready_for_hw_trigger => ready_for_hw_trigger,
      reset => reset,
      reset_0 => \^reset_ah\,
      start_fetching_all => start_fetching_all,
      sw_trigger_id => \^sw_trigger_id\,
      sw_trigger_pending => sw_trigger_pending,
      vsm_shifter_hw_triggers(1 downto 0) => vsm_shifter_hw_triggers(1 downto 0),
      vsm_shifter_rm_shutdown_ack => vsm_shifter_rm_shutdown_ack
    );
in_post_reset_startup_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7377777733333333"
    )
        port map (
      I0 => in_post_reset_startup_i_2_n_0,
      I1 => reset,
      I2 => current_state(2),
      I3 => current_state(1),
      I4 => in_post_reset_startup_i_3_n_0,
      I5 => in_post_reset_startup,
      O => in_post_reset_startup_i_1_n_0
    );
in_post_reset_startup_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002020002"
    )
        port map (
      I0 => \current_state[0]_i_9_n_0\,
      I1 => current_state(2),
      I2 => current_state(3),
      I3 => user_restarted_with_status,
      I4 => \^full_flag_reg_0\,
      I5 => \^in_shutdown\,
      O => in_post_reset_startup_i_2_n_0
    );
in_post_reset_startup_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => current_state(3),
      I1 => current_state(0),
      O => in_post_reset_startup_i_3_n_0
    );
in_post_reset_startup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => in_post_reset_startup_i_1_n_0,
      Q => in_post_reset_startup,
      R => '0'
    );
in_shutdown_d1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888888880"
    )
        port map (
      I0 => \^in_shutdown\,
      I1 => reset,
      I2 => current_state(0),
      I3 => current_state(3),
      I4 => current_state(1),
      I5 => current_state(2),
      O => in_shutdown_d1_i_1_n_0
    );
in_shutdown_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => in_shutdown_d1_i_1_n_0,
      Q => in_shutdown_d1,
      R => '0'
    );
in_shutdown_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \^shutdown_bit_reg_0\,
      I1 => reset,
      I2 => current_state(0),
      I3 => current_state(3),
      I4 => current_state(1),
      I5 => current_state(2),
      O => in_shutdown_i_1_n_0
    );
in_shutdown_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => in_shutdown_i_1_n_0,
      Q => \^in_shutdown\,
      R => '0'
    );
ready_for_hw_trigger_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => hw_trigger_used,
      Q => ready_for_hw_trigger,
      R => \^reset_ah\
    );
\reg_rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => reset,
      D => \b_rm_info.b_start_axi_read_del.i_start_axi_read_del_n_1\,
      Q => D(0),
      R => '0'
    );
\reg_rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => reset,
      D => \reg_rdata_reg[10]_0\,
      Q => D(10),
      R => \b_trigger_table.b_start_axi_read_del.i_start_axi_read_del_n_12\
    );
\reg_rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => reset,
      D => \reg_rdata_reg[11]_0\,
      Q => D(11),
      R => \b_trigger_table.b_start_axi_read_del.i_start_axi_read_del_n_12\
    );
\reg_rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => reset,
      D => \reg_rdata_reg[12]_0\,
      Q => D(12),
      R => \b_trigger_table.b_start_axi_read_del.i_start_axi_read_del_n_12\
    );
\reg_rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => reset,
      D => \b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_13\,
      Q => D(13),
      R => \b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_12\
    );
\reg_rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => reset,
      D => \b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_14\,
      Q => D(14),
      R => \b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_12\
    );
\reg_rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => reset,
      D => \b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_15\,
      Q => D(15),
      R => \b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_12\
    );
\reg_rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => reset,
      D => \b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_16\,
      Q => D(16),
      R => \b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_12\
    );
\reg_rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => reset,
      D => \b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_17\,
      Q => D(17),
      R => \b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_12\
    );
\reg_rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => reset,
      D => \b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_18\,
      Q => D(18),
      R => \b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_12\
    );
\reg_rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => reset,
      D => \b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_19\,
      Q => D(19),
      R => \b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_12\
    );
\reg_rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => reset,
      D => \b_trigger_table.b_start_axi_read_del.i_start_axi_read_del_n_11\,
      Q => D(1),
      R => '0'
    );
\reg_rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => reset,
      D => \b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_20\,
      Q => D(20),
      R => \b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_12\
    );
\reg_rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => reset,
      D => \b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_21\,
      Q => D(21),
      R => \b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_12\
    );
\reg_rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => reset,
      D => \b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_22\,
      Q => D(22),
      R => \b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_12\
    );
\reg_rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => reset,
      D => \b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_23\,
      Q => D(23),
      R => \b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_12\
    );
\reg_rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => reset,
      D => \b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_24\,
      Q => D(24),
      R => \b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_12\
    );
\reg_rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => reset,
      D => \b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_25\,
      Q => D(25),
      R => \b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_12\
    );
\reg_rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => reset,
      D => \b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_26\,
      Q => D(26),
      R => \b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_12\
    );
\reg_rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => reset,
      D => \b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_27\,
      Q => D(27),
      R => \b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_12\
    );
\reg_rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => reset,
      D => \b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_28\,
      Q => D(28),
      R => \b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_12\
    );
\reg_rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => reset,
      D => \b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_29\,
      Q => D(29),
      R => \b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_12\
    );
\reg_rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => reset,
      D => \b_trigger_table.b_start_axi_read_del.i_start_axi_read_del_n_10\,
      Q => D(2),
      R => '0'
    );
\reg_rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => reset,
      D => \b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_30\,
      Q => D(30),
      R => \b_bs_info.b_start_axi_read_del.i_start_axi_read_del_n_12\
    );
\reg_rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => reset,
      D => \b_trigger_table.b_start_axi_read_del.i_start_axi_read_del_n_1\,
      Q => D(31),
      R => '0'
    );
\reg_rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => reset,
      D => \b_trigger_table.b_start_axi_read_del.i_start_axi_read_del_n_9\,
      Q => D(3),
      R => '0'
    );
\reg_rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => reset,
      D => \b_trigger_table.b_start_axi_read_del.i_start_axi_read_del_n_8\,
      Q => D(4),
      R => '0'
    );
\reg_rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => reset,
      D => \b_trigger_table.b_start_axi_read_del.i_start_axi_read_del_n_7\,
      Q => D(5),
      R => '0'
    );
\reg_rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => reset,
      D => \b_trigger_table.b_start_axi_read_del.i_start_axi_read_del_n_6\,
      Q => D(6),
      R => '0'
    );
\reg_rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => reset,
      D => \b_trigger_table.b_start_axi_read_del.i_start_axi_read_del_n_5\,
      Q => D(7),
      R => '0'
    );
\reg_rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => reset,
      D => \b_trigger_table.b_start_axi_read_del.i_start_axi_read_del_n_4\,
      Q => D(8),
      R => '0'
    );
\reg_rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => reset,
      D => \reg_rdata_reg[9]_0\,
      Q => D(9),
      R => \b_trigger_table.b_start_axi_read_del.i_start_axi_read_del_n_12\
    );
reg_tready_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => reg_tready_d0,
      Q => reg_tready_d1,
      R => \^reset_ah\
    );
reg_tready_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => reg_tready_i0,
      Q => vsm_reg_tready(0),
      R => \^reset_ah\
    );
reg_write_complete_ctrl_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => reset,
      D => s_axis_ctrl_tready_i1,
      Q => \^reg_write_complete_ctrl_reg\,
      R => '0'
    );
reg_write_complete_sw_trigger_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => reg_write_complete_sw_trigger_reg_reg_0,
      Q => reg_write_complete_sw_trigger_reg,
      R => '0'
    );
\reset_duration[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => reset_duration(4),
      I1 => reset_duration(2),
      I2 => reset_duration(1),
      I3 => reset_duration(0),
      I4 => reset_duration(3),
      O => \reset_duration[5]_i_3_n_0\
    );
\reset_duration[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => current_state(0),
      I1 => current_state(3),
      I2 => current_state(1),
      I3 => current_state(2),
      O => \reset_duration[7]_i_3_n_0\
    );
\reset_duration[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => reset_duration(5),
      I1 => reset_duration(3),
      I2 => reset_duration(0),
      I3 => reset_duration(1),
      I4 => reset_duration(2),
      I5 => reset_duration(4),
      O => \reset_duration[7]_i_5_n_0\
    );
\reset_duration_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \b_rm_id_valid_del.i_rm_id_valid_del_n_1\,
      D => \b_rm_id_valid_del.i_rm_id_valid_del_n_8\,
      Q => reset_duration(0),
      R => '0'
    );
\reset_duration_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \b_rm_id_valid_del.i_rm_id_valid_del_n_1\,
      D => \b_rm_id_valid_del.i_rm_id_valid_del_n_7\,
      Q => reset_duration(1),
      R => '0'
    );
\reset_duration_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \b_rm_id_valid_del.i_rm_id_valid_del_n_1\,
      D => \b_rm_id_valid_del.i_rm_id_valid_del_n_6\,
      Q => reset_duration(2),
      R => '0'
    );
\reset_duration_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \b_rm_id_valid_del.i_rm_id_valid_del_n_1\,
      D => \b_rm_id_valid_del.i_rm_id_valid_del_n_5\,
      Q => reset_duration(3),
      R => '0'
    );
\reset_duration_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \b_rm_id_valid_del.i_rm_id_valid_del_n_1\,
      D => \b_rm_id_valid_del.i_rm_id_valid_del_n_4\,
      Q => reset_duration(4),
      R => '0'
    );
\reset_duration_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \b_rm_id_valid_del.i_rm_id_valid_del_n_1\,
      D => \b_rm_id_valid_del.i_rm_id_valid_del_n_3\,
      Q => reset_duration(5),
      R => '0'
    );
\reset_duration_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \b_rm_id_valid_del.i_rm_id_valid_del_n_1\,
      D => \b_rm_info_valid_del.i_rm_info_valid_del_n_4\,
      Q => reset_duration(6),
      R => '0'
    );
\reset_duration_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \b_rm_id_valid_del.i_rm_id_valid_del_n_1\,
      D => \b_rm_id_valid_del.i_rm_id_valid_del_n_2\,
      Q => reset_duration(7),
      R => '0'
    );
\reset_duration_stored[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reset_duration(0),
      O => minusOp(0)
    );
\reset_duration_stored[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reset_duration(0),
      I1 => reset_duration(1),
      O => plusOp(1)
    );
\reset_duration_stored[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => reset_duration(2),
      I1 => reset_duration(1),
      I2 => reset_duration(0),
      O => \reset_duration_stored[2]_i_1_n_0\
    );
\reset_duration_stored[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => reset_duration(3),
      I1 => reset_duration(2),
      I2 => reset_duration(0),
      I3 => reset_duration(1),
      O => \reset_duration_stored[3]_i_1_n_0\
    );
\reset_duration_stored[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => reset_duration(4),
      I1 => reset_duration(3),
      I2 => reset_duration(1),
      I3 => reset_duration(0),
      I4 => reset_duration(2),
      O => \reset_duration_stored[4]_i_1_n_0\
    );
\reset_duration_stored[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => reset_duration(5),
      I1 => reset_duration(4),
      I2 => reset_duration(2),
      I3 => reset_duration(0),
      I4 => reset_duration(1),
      I5 => reset_duration(3),
      O => \reset_duration_stored[5]_i_1_n_0\
    );
\reset_duration_stored[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reset_duration_stored[7]_i_3_n_0\,
      I1 => reset_duration(6),
      O => plusOp(6)
    );
\reset_duration_stored[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => reset_duration(7),
      I1 => reset_duration(6),
      I2 => \reset_duration_stored[7]_i_3_n_0\,
      O => plusOp(7)
    );
\reset_duration_stored[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => reset_duration(5),
      I1 => reset_duration(4),
      I2 => reset_duration(2),
      I3 => reset_duration(0),
      I4 => reset_duration(1),
      I5 => reset_duration(3),
      O => \reset_duration_stored[7]_i_3_n_0\
    );
\reset_duration_stored_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \b_rm_info_valid_del.i_rm_info_valid_del_n_5\,
      D => minusOp(0),
      Q => \reset_duration_stored__0\(0),
      R => '0'
    );
\reset_duration_stored_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \b_rm_info_valid_del.i_rm_info_valid_del_n_5\,
      D => plusOp(1),
      Q => \reset_duration_stored__0\(1),
      R => '0'
    );
\reset_duration_stored_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \b_rm_info_valid_del.i_rm_info_valid_del_n_5\,
      D => \reset_duration_stored[2]_i_1_n_0\,
      Q => \reset_duration_stored__0\(2),
      R => '0'
    );
\reset_duration_stored_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \b_rm_info_valid_del.i_rm_info_valid_del_n_5\,
      D => \reset_duration_stored[3]_i_1_n_0\,
      Q => \reset_duration_stored__0\(3),
      R => '0'
    );
\reset_duration_stored_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \b_rm_info_valid_del.i_rm_info_valid_del_n_5\,
      D => \reset_duration_stored[4]_i_1_n_0\,
      Q => \reset_duration_stored__0\(4),
      R => '0'
    );
\reset_duration_stored_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \b_rm_info_valid_del.i_rm_info_valid_del_n_5\,
      D => \reset_duration_stored[5]_i_1_n_0\,
      Q => \reset_duration_stored__0\(5),
      R => '0'
    );
\reset_duration_stored_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \b_rm_info_valid_del.i_rm_info_valid_del_n_5\,
      D => plusOp(6),
      Q => \reset_duration_stored__0\(6),
      R => '0'
    );
\reset_duration_stored_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \b_rm_info_valid_del.i_rm_info_valid_del_n_5\,
      D => plusOp(7),
      Q => \reset_duration_stored__0\(7),
      R => '0'
    );
rm_decouple_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE02FE020000FFFF"
    )
        port map (
      I0 => \^vsm_shifter_rm_decouple\,
      I1 => rm_reset_i_reg_0,
      I2 => rm_decouple_i_i_2_n_0,
      I3 => rm_decouple_i_i_3_n_0,
      I4 => \^full_flag_reg_0\,
      I5 => reset,
      O => rm_decouple_i_i_1_n_0
    );
rm_decouple_i_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \^full_flag_reg_0\,
      I1 => user_restarted_with_status,
      I2 => \^in_shutdown\,
      O => rm_decouple_i_i_2_n_0
    );
rm_decouple_i_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888B88BBBBBBBB"
    )
        port map (
      I0 => reg_wdata(9),
      I1 => sw_shutdown_req_i_reg_0,
      I2 => in_post_reset_startup,
      I3 => current_state(2),
      I4 => current_state(3),
      I5 => \^full_flag_reg_0\,
      O => rm_decouple_i_i_3_n_0
    );
rm_decouple_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => rm_decouple_i_i_1_n_0,
      Q => \^vsm_shifter_rm_decouple\,
      R => '0'
    );
\rm_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \b_start_fetching_all_del.i_start_fetching_all_del_n_2\,
      Q => \^in\(64),
      R => '0'
    );
rm_reset_i_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B8BB88B8B8B8B8B"
    )
        port map (
      I0 => reg_wdata(12),
      I1 => sw_shutdown_req_i_reg_0,
      I2 => reset_required(0),
      I3 => current_state(3),
      I4 => current_state(0),
      I5 => rm_reset_i_i_4_n_0,
      O => rm_reset_i_i_2_n_0
    );
rm_reset_i_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => current_state(2),
      I1 => current_state(1),
      O => rm_reset_i_i_4_n_0
    );
rm_reset_i_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \reset_duration[7]_i_5_n_0\,
      I1 => reset_duration(6),
      I2 => reset_duration(7),
      O => rm_reset_i_i_6_n_0
    );
rm_reset_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \b_rm_info_valid_del.i_rm_info_valid_del_n_13\,
      Q => \^vsm_shifter_rm_reset\,
      R => '0'
    );
rm_shutdown_req_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFE0002"
    )
        port map (
      I0 => \^vsm_shifter_rm_shutdown_req\,
      I1 => user_restarted_with_status,
      I2 => rm_shutdown_req_i_i_2_n_0,
      I3 => rm_reset_i_reg_0,
      I4 => rm_shutdown_req_i,
      I5 => rm_decouple_i11_out,
      O => rm_shutdown_req_i_i_1_n_0
    );
rm_shutdown_req_i_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0110004455555555"
    )
        port map (
      I0 => \^in_shutdown\,
      I1 => current_state(0),
      I2 => current_state(1),
      I3 => current_state(2),
      I4 => current_state(3),
      I5 => \^full_flag_reg_0\,
      O => rm_shutdown_req_i_i_2_n_0
    );
rm_shutdown_req_i_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFEEEEF000EEEE"
    )
        port map (
      I0 => shutdown_required(0),
      I1 => shutdown_required(1),
      I2 => reg_wdata(8),
      I3 => sw_shutdown_req_i_reg_0,
      I4 => reset,
      I5 => rm_shutdown_req_i_i_6_n_0,
      O => rm_shutdown_req_i
    );
rm_shutdown_req_i_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reset,
      I1 => \^full_flag_reg_0\,
      O => rm_decouple_i11_out
    );
rm_shutdown_req_i_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00001000FFFFFFFF"
    )
        port map (
      I0 => current_state(3),
      I1 => current_state(2),
      I2 => current_state(1),
      I3 => current_state(0),
      I4 => user_restarted_with_status,
      I5 => \^full_flag_reg_0\,
      O => rm_shutdown_req_i_i_6_n_0
    );
rm_shutdown_req_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => rm_shutdown_req_i_i_1_n_0,
      Q => \^vsm_shifter_rm_shutdown_req\,
      R => '0'
    );
shutdown_bit_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => shutdown_bit_reg_1,
      Q => \^shutdown_bit_reg_0\,
      R => \^reset_ah\
    );
\status_encoded_field[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => vsm_shifter_rm_shutdown_ack,
      I1 => \^in_shutdown\,
      I2 => \status_encoded_field[0]_i_2_n_0\,
      O => \status_encoded_field[0]_i_1_n_0\
    );
\status_encoded_field[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EBE10A00"
    )
        port map (
      I0 => current_state(1),
      I1 => current_state(2),
      I2 => current_state(3),
      I3 => current_state(0),
      I4 => \^full_flag_reg_0\,
      O => \status_encoded_field[0]_i_2_n_0\
    );
\status_encoded_field[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5051505500010050"
    )
        port map (
      I0 => \^in_shutdown\,
      I1 => current_state(0),
      I2 => current_state(3),
      I3 => current_state(2),
      I4 => current_state(1),
      I5 => \^full_flag_reg_0\,
      O => \status_encoded_field[1]_i_1_n_0\
    );
\status_encoded_field[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ABCE"
    )
        port map (
      I0 => \^full_flag_reg_0\,
      I1 => current_state(2),
      I2 => current_state(1),
      I3 => current_state(3),
      I4 => \^in_shutdown\,
      O => \status_encoded_field[2]_i_1_n_0\
    );
\status_encoded_field_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \status_encoded_field[0]_i_1_n_0\,
      Q => \status_encoded_field_reg_n_0_[0]\,
      R => '0'
    );
\status_encoded_field_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \status_encoded_field[1]_i_1_n_0\,
      Q => \status_encoded_field_reg_n_0_[1]\,
      R => '0'
    );
\status_encoded_field_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \status_encoded_field[2]_i_1_n_0\,
      Q => \status_encoded_field_reg_n_0_[2]\,
      R => '0'
    );
\status_error_field[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEEAAAA"
    )
        port map (
      I0 => \^bad_config_error_flag_reg_0\,
      I1 => cp_error_flag,
      I2 => cp0_vs_id,
      I3 => p_3_in,
      I4 => \^fetch_error_flag_reg_0\,
      O => \status_error_field[0]_i_1_n_0\
    );
\status_error_field[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFCC"
    )
        port map (
      I0 => \^bad_config_error_flag_reg_0\,
      I1 => cp_error_flag,
      I2 => cp0_vs_id,
      I3 => p_3_in,
      I4 => \^fetch_error_flag_reg_0\,
      O => \status_error_field[1]_i_1_n_0\
    );
\status_error_field[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ECEEECEC"
    )
        port map (
      I0 => \^bad_config_error_flag_reg_0\,
      I1 => \^fetch_error_flag_reg_0\,
      I2 => cp_error_flag,
      I3 => cp0_vs_id,
      I4 => p_3_in,
      O => \status_error_field[2]_i_1_n_0\
    );
\status_error_field[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8AAA8A8"
    )
        port map (
      I0 => \^bad_config_error_flag_reg_0\,
      I1 => \^fetch_error_flag_reg_0\,
      I2 => cp_error_flag,
      I3 => cp0_vs_id,
      I4 => p_3_in,
      O => \status_error_field[3]_i_1_n_0\
    );
\status_error_field_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \status_error_field[0]_i_1_n_0\,
      Q => \status_error_field_reg_n_0_[0]\,
      R => '0'
    );
\status_error_field_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \status_error_field[1]_i_1_n_0\,
      Q => \status_error_field_reg_n_0_[1]\,
      R => '0'
    );
\status_error_field_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \status_error_field[2]_i_1_n_0\,
      Q => \status_error_field_reg_n_0_[2]\,
      R => '0'
    );
\status_error_field_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \status_error_field[3]_i_1_n_0\,
      Q => \status_error_field_reg_n_0_[3]\,
      R => '0'
    );
\status_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \^in_shutdown\,
      Q => \status_reg_n_0_[7]\,
      R => '0'
    );
sw_ok_to_proceed_d0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => sw_ok_to_proceed_d00,
      Q => sw_ok_to_proceed_d0,
      R => \^reset_ah\
    );
sw_ok_to_proceed_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => sw_ok_to_proceed_d0,
      Q => sw_ok_to_proceed_d1,
      R => \^reset_ah\
    );
sw_shutdown_req_i_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFF0C0CAA000C0C"
    )
        port map (
      I0 => reg_wdata(10),
      I1 => sw_shutdown_req_i_i_3_n_0,
      I2 => sw_shutdown_req_i_i_4_n_0,
      I3 => sw_shutdown_req_i_reg_0,
      I4 => \^in_shutdown\,
      I5 => \^vsm_shifter_sw_shutdown_req\,
      O => sw_shutdown_req_i_i_2_n_0
    );
sw_shutdown_req_i_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => current_state(3),
      I1 => current_state(2),
      I2 => current_state(0),
      I3 => current_state(1),
      O => sw_shutdown_req_i_i_3_n_0
    );
sw_shutdown_req_i_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sw_ok_to_proceed_d0,
      I1 => sw_ok_to_proceed_d1,
      O => sw_shutdown_req_i_i_4_n_0
    );
sw_shutdown_req_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => sw_shutdown_req_i_i_2_n_0,
      Q => \^vsm_shifter_sw_shutdown_req\,
      R => \^reset_ah\
    );
sw_startup_req_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFFAA0CAA00AA0C"
    )
        port map (
      I0 => reg_wdata(11),
      I1 => sw_startup_req_i_i_2_n_0,
      I2 => sw_startup_req_i_i_3_n_0,
      I3 => sw_shutdown_req_i_reg_0,
      I4 => \^in_shutdown\,
      I5 => \^vsm_shifter_sw_startup_req\,
      O => sw_startup_req_i_i_1_n_0
    );
sw_startup_req_i_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => current_state(3),
      I1 => current_state(2),
      I2 => current_state(1),
      I3 => current_state(0),
      O => sw_startup_req_i_i_2_n_0
    );
sw_startup_req_i_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sw_ok_to_proceed_d1,
      I1 => sw_ok_to_proceed_d0,
      O => sw_startup_req_i_i_3_n_0
    );
sw_startup_req_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => sw_startup_req_i_i_1_n_0,
      Q => \^vsm_shifter_sw_startup_req\,
      R => \^reset_ah\
    );
\sw_trigger_id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \sw_trigger_id_reg[0]_0\,
      Q => \^sw_trigger_id\,
      R => '0'
    );
sw_trigger_pending_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \b_rm_info_valid_del.i_rm_info_valid_del_n_11\,
      Q => sw_trigger_pending,
      R => \^reset_ah\
    );
user_restarted_with_status_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => user_restarted_with_status059_out,
      Q => user_restarted_with_status,
      R => '0'
    );
using_sw_trigger_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200FFFF02000200"
    )
        port map (
      I0 => sw_trigger_pending,
      I1 => current_state(1),
      I2 => current_state(0),
      I3 => using_sw_trigger_i_2_n_0,
      I4 => \b_event_error_i_del.i_event_error_i_del_n_1\,
      I5 => using_sw_trigger,
      O => using_sw_trigger_i_1_n_0
    );
using_sw_trigger_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => current_state(2),
      I1 => current_state(3),
      O => using_sw_trigger_i_2_n_0
    );
using_sw_trigger_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => using_sw_trigger_i_1_n_0,
      Q => using_sw_trigger,
      R => \^reset_ah\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dfx_controller_dma_addr_cntl is
  port (
    \out\ : out STD_LOGIC;
    FIFO_Full_reg : out STD_LOGIC;
    m_axi_mem_arsize : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mem_arburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mem_arvalid : out STD_LOGIC;
    sig_init_done : out STD_LOGIC;
    sig_inhibit_rdy_n : out STD_LOGIC;
    FIFO_Full_reg_0 : out STD_LOGIC;
    m_axi_mem_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_mem_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    sig_init_done_reg : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    m_axi_mem_arready : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 41 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dfx_controller_dma_addr_cntl;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dfx_controller_dma_addr_cntl is
  signal \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_49\ : STD_LOGIC;
  signal \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_5\ : STD_LOGIC;
  signal sig_addr2rsc_calc_error : STD_LOGIC;
  signal sig_addr_reg_empty : STD_LOGIC;
  signal sig_addr_reg_full : STD_LOGIC;
  signal sig_aq_fifo_data_out : STD_LOGIC_VECTOR ( 50 downto 4 );
  signal \sig_next_addr_reg[31]_i_1_n_0\ : STD_LOGIC;
  signal sig_posted_to_axi : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_posted_to_axi : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_posted_to_axi : signal is "no";
  signal sig_posted_to_axi_2 : STD_LOGIC;
  attribute RTL_KEEP of sig_posted_to_axi_2 : signal is "true";
  attribute equivalent_register_removal of sig_posted_to_axi_2 : signal is "no";
  signal sig_push_addr_reg1_out : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of sig_posted_to_axi_2_reg : label is "yes";
  attribute equivalent_register_removal of sig_posted_to_axi_2_reg : label is "no";
  attribute KEEP of sig_posted_to_axi_reg : label is "yes";
  attribute equivalent_register_removal of sig_posted_to_axi_reg : label is "no";
begin
  \out\ <= sig_posted_to_axi;
\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dfx_controller_dma_fifo__parameterized1\
     port map (
      FIFO_Full_reg => FIFO_Full_reg,
      FIFO_Full_reg_0 => FIFO_Full_reg_0,
      \INFERRED_GEN.cnt_i_reg[2]\ => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_49\,
      SR(0) => SR(0),
      clk => clk,
      \in\(41 downto 0) => \in\(41 downto 0),
      \out\(42) => sig_aq_fifo_data_out(50),
      \out\(41) => sig_aq_fifo_data_out(47),
      \out\(40) => sig_aq_fifo_data_out(45),
      \out\(39 downto 0) => sig_aq_fifo_data_out(43 downto 4),
      sig_addr_reg_empty => sig_addr_reg_empty,
      sig_calc_error_reg_reg => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_5\,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_inhibit_rdy_n_reg_0 => sig_inhibit_rdy_n,
      sig_init_done => sig_init_done,
      sig_init_done_reg_0 => sig_init_done_reg,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_push_addr_reg1_out => sig_push_addr_reg1_out
    );
sig_addr_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sig_push_addr_reg1_out,
      D => '0',
      Q => sig_addr_reg_empty,
      S => \sig_next_addr_reg[31]_i_1_n_0\
    );
sig_addr_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sig_push_addr_reg1_out,
      D => '1',
      Q => sig_addr_reg_full,
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
sig_addr_valid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sig_push_addr_reg1_out,
      D => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_5\,
      Q => m_axi_mem_arvalid,
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
sig_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(50),
      Q => sig_addr2rsc_calc_error,
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => sig_addr2rsc_calc_error,
      I1 => m_axi_mem_arready,
      I2 => sig_addr_reg_full,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      O => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(4),
      Q => m_axi_mem_araddr(0),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(14),
      Q => m_axi_mem_araddr(10),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(15),
      Q => m_axi_mem_araddr(11),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(16),
      Q => m_axi_mem_araddr(12),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(17),
      Q => m_axi_mem_araddr(13),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(18),
      Q => m_axi_mem_araddr(14),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(19),
      Q => m_axi_mem_araddr(15),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(20),
      Q => m_axi_mem_araddr(16),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(21),
      Q => m_axi_mem_araddr(17),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(22),
      Q => m_axi_mem_araddr(18),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(23),
      Q => m_axi_mem_araddr(19),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(5),
      Q => m_axi_mem_araddr(1),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(24),
      Q => m_axi_mem_araddr(20),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(25),
      Q => m_axi_mem_araddr(21),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(26),
      Q => m_axi_mem_araddr(22),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(27),
      Q => m_axi_mem_araddr(23),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(28),
      Q => m_axi_mem_araddr(24),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(29),
      Q => m_axi_mem_araddr(25),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(30),
      Q => m_axi_mem_araddr(26),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(31),
      Q => m_axi_mem_araddr(27),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(32),
      Q => m_axi_mem_araddr(28),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(33),
      Q => m_axi_mem_araddr(29),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(6),
      Q => m_axi_mem_araddr(2),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(34),
      Q => m_axi_mem_araddr(30),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(35),
      Q => m_axi_mem_araddr(31),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(7),
      Q => m_axi_mem_araddr(3),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(8),
      Q => m_axi_mem_araddr(4),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(9),
      Q => m_axi_mem_araddr(5),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(10),
      Q => m_axi_mem_araddr(6),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(11),
      Q => m_axi_mem_araddr(7),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(12),
      Q => m_axi_mem_araddr(8),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(13),
      Q => m_axi_mem_araddr(9),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_burst_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(47),
      Q => m_axi_mem_arburst(0),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_len_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(36),
      Q => m_axi_mem_arlen(0),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_len_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(37),
      Q => m_axi_mem_arlen(1),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_len_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(38),
      Q => m_axi_mem_arlen(2),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_len_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(39),
      Q => m_axi_mem_arlen(3),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_len_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(40),
      Q => m_axi_mem_arlen(4),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_len_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(41),
      Q => m_axi_mem_arlen(5),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_len_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(42),
      Q => m_axi_mem_arlen(6),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_len_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(43),
      Q => m_axi_mem_arlen(7),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_size_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(45),
      Q => m_axi_mem_arsize(0),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
sig_posted_to_axi_2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_49\,
      Q => sig_posted_to_axi_2,
      R => '0'
    );
sig_posted_to_axi_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_49\,
      Q => sig_posted_to_axi,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dfx_controller_dma_rddata_cntl is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    sig_next_eof_reg : out STD_LOGIC;
    sig_init_done : out STD_LOGIC;
    sig_inhibit_rdy_n : out STD_LOGIC;
    sig_data2rsc_valid : out STD_LOGIC;
    m_axi_mem_rready : out STD_LOGIC;
    sig_dqual_reg_full_reg_0 : out STD_LOGIC;
    sig_rdc2sf_wlast : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    sig_init_done_reg : in STD_LOGIC;
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    sig_stat2rsc_status_ready : in STD_LOGIC;
    m_axi_mem_rready_0 : in STD_LOGIC;
    m_axi_mem_rlast : in STD_LOGIC;
    m_axi_mem_rvalid : in STD_LOGIC;
    sig_rsc2data_ready : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \out\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dfx_controller_dma_rddata_cntl;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dfx_controller_dma_rddata_cntl is
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_16\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_17\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_18\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_19\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_20\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_7\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_9\ : STD_LOGIC;
  signal m_axi_mem_rready_INST_0_i_1_n_0 : STD_LOGIC;
  signal sig_addr_posted_cntr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sig_addr_posted_cntr[0]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_posted_cntr[1]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_posted_cntr[2]_i_1_n_0\ : STD_LOGIC;
  signal sig_cmd_fifo_data_out : STD_LOGIC_VECTOR ( 26 downto 23 );
  signal sig_coelsc_cmd_cmplt_reg_i_1_n_0 : STD_LOGIC;
  signal sig_coelsc_cmd_cmplt_reg_i_3_n_0 : STD_LOGIC;
  signal \^sig_data2rsc_valid\ : STD_LOGIC;
  signal sig_dbeat_cntr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \sig_dbeat_cntr[4]_i_2_n_0\ : STD_LOGIC;
  signal \sig_dbeat_cntr[5]_i_2_n_0\ : STD_LOGIC;
  signal \sig_dbeat_cntr[7]_i_3_n_0\ : STD_LOGIC;
  signal \sig_dbeat_cntr[7]_i_4_n_0\ : STD_LOGIC;
  signal sig_dqual_reg_empty : STD_LOGIC;
  signal sig_dqual_reg_full : STD_LOGIC;
  signal sig_last_dbeat_i_3_n_0 : STD_LOGIC;
  signal sig_last_dbeat_i_4_n_0 : STD_LOGIC;
  signal sig_last_dbeat_i_6_n_0 : STD_LOGIC;
  signal sig_last_dbeat_reg_n_0 : STD_LOGIC;
  signal sig_last_mmap_dbeat : STD_LOGIC;
  signal sig_last_mmap_dbeat_reg : STD_LOGIC;
  signal sig_ld_new_cmd_reg : STD_LOGIC;
  signal sig_next_calc_error_reg : STD_LOGIC;
  signal sig_next_cmd_cmplt_reg : STD_LOGIC;
  signal \^sig_next_eof_reg\ : STD_LOGIC;
  signal sig_next_sequential_reg : STD_LOGIC;
  signal sig_push_coelsc_reg : STD_LOGIC;
  signal sig_push_dqual_reg : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of m_axi_mem_rready_INST_0_i_1 : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \sig_addr_posted_cntr[0]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \sig_addr_posted_cntr[1]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \sig_addr_posted_cntr[2]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of sig_coelsc_cmd_cmplt_reg_i_2 : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[5]_i_2\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of sig_last_dbeat_i_6 : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of sig_last_mmap_dbeat_reg_i_1 : label is "soft_lutpair130";
begin
  sig_data2rsc_valid <= \^sig_data2rsc_valid\;
  sig_next_eof_reg <= \^sig_next_eof_reg\;
\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dfx_controller_dma_fifo__parameterized2\
     port map (
      D(7) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4\,
      D(6) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5\,
      D(5) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6\,
      D(4) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_7\,
      D(3) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8\,
      D(2) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_9\,
      D(1) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\,
      D(0) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11\,
      E(0) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_16\,
      FIFO_Full_reg => FIFO_Full_reg,
      Q(7 downto 0) => sig_dbeat_cntr(7 downto 0),
      SR(0) => SR(0),
      clk => clk,
      \in\(11 downto 0) => \in\(11 downto 0),
      m_axi_mem_rlast => m_axi_mem_rlast,
      m_axi_mem_rlast_0 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_20\,
      m_axi_mem_rvalid => m_axi_mem_rvalid,
      \out\(3 downto 0) => sig_cmd_fifo_data_out(26 downto 23),
      sig_addr_posted_cntr(2 downto 0) => sig_addr_posted_cntr(2 downto 0),
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_18\,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_19\,
      \sig_dbeat_cntr_reg[0]\ => \sig_dbeat_cntr[7]_i_3_n_0\,
      \sig_dbeat_cntr_reg[4]\ => \sig_dbeat_cntr[4]_i_2_n_0\,
      \sig_dbeat_cntr_reg[5]\ => \sig_dbeat_cntr[5]_i_2_n_0\,
      \sig_dbeat_cntr_reg[6]\ => \sig_dbeat_cntr[7]_i_4_n_0\,
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_dqual_reg_empty_reg => sig_last_dbeat_reg_n_0,
      sig_dqual_reg_empty_reg_0 => m_axi_mem_rready_0,
      sig_dqual_reg_empty_reg_1 => m_axi_mem_rready_INST_0_i_1_n_0,
      sig_dqual_reg_empty_reg_2 => \^sig_data2rsc_valid\,
      sig_dqual_reg_full => sig_dqual_reg_full,
      sig_inhibit_rdy_n_reg_0 => sig_inhibit_rdy_n,
      sig_init_done => sig_init_done,
      sig_init_done_reg_0 => sig_init_done_reg,
      sig_last_dbeat_reg => sig_last_dbeat_i_4_n_0,
      sig_last_dbeat_reg_0 => sig_last_dbeat_i_3_n_0,
      sig_ld_new_cmd_reg => sig_ld_new_cmd_reg,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_next_calc_error_reg => sig_next_calc_error_reg,
      sig_next_sequential_reg => sig_next_sequential_reg,
      sig_push_dqual_reg => sig_push_dqual_reg,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_s_ready_out_reg => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_17\,
      sig_stat2rsc_status_ready => sig_stat2rsc_status_ready
    );
m_axi_mem_rready_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => m_axi_mem_rready_0,
      I1 => sig_dqual_reg_full,
      I2 => sig_next_calc_error_reg,
      I3 => \^sig_data2rsc_valid\,
      I4 => m_axi_mem_rready_INST_0_i_1_n_0,
      O => m_axi_mem_rready
    );
m_axi_mem_rready_INST_0_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => sig_addr_posted_cntr(2),
      I1 => sig_addr_posted_cntr(0),
      I2 => sig_addr_posted_cntr(1),
      O => m_axi_mem_rready_INST_0_i_1_n_0
    );
\sig_addr_posted_cntr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B9996662"
    )
        port map (
      I0 => \out\,
      I1 => sig_last_mmap_dbeat_reg,
      I2 => sig_addr_posted_cntr(1),
      I3 => sig_addr_posted_cntr(2),
      I4 => sig_addr_posted_cntr(0),
      O => \sig_addr_posted_cntr[0]_i_1_n_0\
    );
\sig_addr_posted_cntr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BCC2F0"
    )
        port map (
      I0 => sig_addr_posted_cntr(2),
      I1 => sig_addr_posted_cntr(0),
      I2 => sig_addr_posted_cntr(1),
      I3 => sig_last_mmap_dbeat_reg,
      I4 => \out\,
      O => \sig_addr_posted_cntr[1]_i_1_n_0\
    );
\sig_addr_posted_cntr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAA8AA"
    )
        port map (
      I0 => sig_addr_posted_cntr(2),
      I1 => sig_addr_posted_cntr(0),
      I2 => sig_addr_posted_cntr(1),
      I3 => sig_last_mmap_dbeat_reg,
      I4 => \out\,
      O => \sig_addr_posted_cntr[2]_i_1_n_0\
    );
\sig_addr_posted_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \sig_addr_posted_cntr[0]_i_1_n_0\,
      Q => sig_addr_posted_cntr(0),
      R => SR(0)
    );
\sig_addr_posted_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \sig_addr_posted_cntr[1]_i_1_n_0\,
      Q => sig_addr_posted_cntr(1),
      R => SR(0)
    );
\sig_addr_posted_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \sig_addr_posted_cntr[2]_i_1_n_0\,
      Q => sig_addr_posted_cntr(2),
      R => SR(0)
    );
sig_coelsc_cmd_cmplt_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEEEE222"
    )
        port map (
      I0 => \^sig_data2rsc_valid\,
      I1 => sig_push_coelsc_reg,
      I2 => m_axi_mem_rlast,
      I3 => sig_next_cmd_cmplt_reg,
      I4 => sig_next_calc_error_reg,
      I5 => sig_coelsc_cmd_cmplt_reg_i_3_n_0,
      O => sig_coelsc_cmd_cmplt_reg_i_1_n_0
    );
sig_coelsc_cmd_cmplt_reg_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_17\,
      I1 => sig_ld_new_cmd_reg,
      I2 => sig_next_calc_error_reg,
      O => sig_push_coelsc_reg
    );
sig_coelsc_cmd_cmplt_reg_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7000FFFF"
    )
        port map (
      I0 => sig_next_calc_error_reg,
      I1 => sig_ld_new_cmd_reg,
      I2 => \^sig_data2rsc_valid\,
      I3 => sig_rsc2data_ready,
      I4 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      O => sig_coelsc_cmd_cmplt_reg_i_3_n_0
    );
sig_coelsc_cmd_cmplt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => sig_coelsc_cmd_cmplt_reg_i_1_n_0,
      Q => \^sig_data2rsc_valid\,
      R => '0'
    );
\sig_dbeat_cntr[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_dbeat_cntr(1),
      I1 => sig_dbeat_cntr(0),
      O => \sig_dbeat_cntr[4]_i_2_n_0\
    );
\sig_dbeat_cntr[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => sig_dbeat_cntr(4),
      I1 => sig_dbeat_cntr(1),
      I2 => sig_dbeat_cntr(0),
      I3 => sig_dbeat_cntr(3),
      I4 => sig_dbeat_cntr(2),
      O => \sig_dbeat_cntr[5]_i_2_n_0\
    );
\sig_dbeat_cntr[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \sig_dbeat_cntr[7]_i_4_n_0\,
      I1 => sig_dbeat_cntr(7),
      I2 => sig_dbeat_cntr(6),
      O => \sig_dbeat_cntr[7]_i_3_n_0\
    );
\sig_dbeat_cntr[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => sig_dbeat_cntr(2),
      I1 => sig_dbeat_cntr(3),
      I2 => sig_dbeat_cntr(0),
      I3 => sig_dbeat_cntr(1),
      I4 => sig_dbeat_cntr(4),
      I5 => sig_dbeat_cntr(5),
      O => \sig_dbeat_cntr[7]_i_4_n_0\
    );
\sig_dbeat_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_16\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11\,
      Q => sig_dbeat_cntr(0),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_16\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\,
      Q => sig_dbeat_cntr(1),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_16\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_9\,
      Q => sig_dbeat_cntr(2),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_16\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8\,
      Q => sig_dbeat_cntr(3),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_16\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_7\,
      Q => sig_dbeat_cntr(4),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_16\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6\,
      Q => sig_dbeat_cntr(5),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_16\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5\,
      Q => sig_dbeat_cntr(6),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_16\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4\,
      Q => sig_dbeat_cntr(7),
      R => SR(0)
    );
sig_dqual_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sig_push_dqual_reg,
      D => '0',
      Q => sig_dqual_reg_empty,
      S => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_20\
    );
sig_dqual_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sig_push_dqual_reg,
      D => sig_push_dqual_reg,
      Q => sig_dqual_reg_full,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_20\
    );
sig_last_dbeat_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_17\,
      I1 => sig_last_dbeat_i_6_n_0,
      I2 => sig_dbeat_cntr(7),
      I3 => sig_dbeat_cntr(6),
      I4 => sig_dbeat_cntr(4),
      I5 => sig_dbeat_cntr(5),
      O => sig_last_dbeat_i_3_n_0
    );
sig_last_dbeat_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => sig_next_sequential_reg,
      I1 => sig_last_dbeat_reg_n_0,
      O => sig_last_dbeat_i_4_n_0
    );
sig_last_dbeat_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => sig_dbeat_cntr(2),
      I1 => sig_dbeat_cntr(3),
      I2 => sig_dbeat_cntr(0),
      I3 => sig_dbeat_cntr(1),
      O => sig_last_dbeat_i_6_n_0
    );
sig_last_dbeat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_19\,
      Q => sig_last_dbeat_reg_n_0,
      R => '0'
    );
sig_last_mmap_dbeat_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m_axi_mem_rlast,
      I1 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_17\,
      O => sig_last_mmap_dbeat
    );
sig_last_mmap_dbeat_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => sig_last_mmap_dbeat,
      Q => sig_last_mmap_dbeat_reg,
      R => SR(0)
    );
sig_last_skid_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m_axi_mem_rlast,
      I1 => \^sig_next_eof_reg\,
      O => sig_rdc2sf_wlast
    );
sig_ld_new_cmd_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_18\,
      Q => sig_ld_new_cmd_reg,
      R => '0'
    );
sig_next_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(26),
      Q => sig_next_calc_error_reg,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_20\
    );
sig_next_cmd_cmplt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(25),
      Q => sig_next_cmd_cmplt_reg,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_20\
    );
sig_next_eof_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(23),
      Q => \^sig_next_eof_reg\,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_20\
    );
sig_next_sequential_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(24),
      Q => sig_next_sequential_reg,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_20\
    );
sig_s_ready_dup_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFDFFFF"
    )
        port map (
      I0 => sig_dqual_reg_full,
      I1 => sig_next_calc_error_reg,
      I2 => \^sig_data2rsc_valid\,
      I3 => m_axi_mem_rready_INST_0_i_1_n_0,
      I4 => m_axi_mem_rvalid,
      O => sig_dqual_reg_full_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dfx_controller_dma_mm2s_full_wrap is
  port (
    \out\ : out STD_LOGIC;
    sig_m_valid_out_reg : out STD_LOGIC;
    m_axi_mem_arsize : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mem_arburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mem_arvalid : out STD_LOGIC;
    din : out STD_LOGIC_VECTOR ( 33 downto 0 );
    s_axis_mm2s_cmd_tready : out STD_LOGIC;
    m_axi_mem_rready : out STD_LOGIC;
    first_word_seen_reg : out STD_LOGIC;
    first_word_seen_reg_0 : out STD_LOGIC;
    m_axi_mem_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_mem_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    reset : in STD_LOGIC;
    clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_m_valid_out_reg_0 : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mem_rlast : in STD_LOGIC;
    m_axi_mem_rvalid : in STD_LOGIC;
    m_axi_mem_rresp : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mem_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    cmd_avail : in STD_LOGIC;
    first_word_seen_reg_1 : in STD_LOGIC;
    full : in STD_LOGIC;
    first_word_seen_reg_2 : in STD_LOGIC;
    wr_rst_busy : in STD_LOGIC;
    m_axi_mem_arready : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 55 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dfx_controller_dma_mm2s_full_wrap;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dfx_controller_dma_mm2s_full_wrap is
  signal \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n\ : STD_LOGIC;
  signal \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done\ : STD_LOGIC;
  signal I_ADDR_CNTL_n_1 : STD_LOGIC;
  signal I_ADDR_CNTL_n_7 : STD_LOGIC;
  signal \I_CMD_FIFO/sig_init_done\ : STD_LOGIC;
  signal \I_CMD_FIFO/sig_regfifo_empty_reg0\ : STD_LOGIC;
  signal I_CMD_STATUS_n_24 : STD_LOGIC;
  signal I_CMD_STATUS_n_25 : STD_LOGIC;
  signal I_CMD_STATUS_n_26 : STD_LOGIC;
  signal I_CMD_STATUS_n_27 : STD_LOGIC;
  signal I_CMD_STATUS_n_28 : STD_LOGIC;
  signal I_CMD_STATUS_n_29 : STD_LOGIC;
  signal I_CMD_STATUS_n_30 : STD_LOGIC;
  signal I_CMD_STATUS_n_31 : STD_LOGIC;
  signal I_CMD_STATUS_n_32 : STD_LOGIC;
  signal I_CMD_STATUS_n_33 : STD_LOGIC;
  signal I_CMD_STATUS_n_34 : STD_LOGIC;
  signal I_CMD_STATUS_n_35 : STD_LOGIC;
  signal I_CMD_STATUS_n_36 : STD_LOGIC;
  signal I_CMD_STATUS_n_37 : STD_LOGIC;
  signal I_CMD_STATUS_n_38 : STD_LOGIC;
  signal I_CMD_STATUS_n_39 : STD_LOGIC;
  signal I_CMD_STATUS_n_5 : STD_LOGIC;
  signal I_CMD_STATUS_n_6 : STD_LOGIC;
  signal I_CMD_STATUS_n_7 : STD_LOGIC;
  signal I_MSTR_PCC_n_0 : STD_LOGIC;
  signal I_MSTR_PCC_n_2 : STD_LOGIC;
  signal I_MSTR_PCC_n_3 : STD_LOGIC;
  signal I_MSTR_PCC_n_4 : STD_LOGIC;
  signal I_MSTR_PCC_n_46 : STD_LOGIC;
  signal I_MSTR_PCC_n_5 : STD_LOGIC;
  signal I_MSTR_PCC_n_50 : STD_LOGIC;
  signal I_MSTR_PCC_n_51 : STD_LOGIC;
  signal I_MSTR_PCC_n_52 : STD_LOGIC;
  signal I_MSTR_PCC_n_53 : STD_LOGIC;
  signal I_MSTR_PCC_n_6 : STD_LOGIC;
  signal I_MSTR_PCC_n_7 : STD_LOGIC;
  signal I_MSTR_PCC_n_8 : STD_LOGIC;
  signal I_MSTR_PCC_n_9 : STD_LOGIC;
  signal I_RD_DATA_CNTL_n_0 : STD_LOGIC;
  signal I_RD_DATA_CNTL_n_6 : STD_LOGIC;
  signal data : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sig_addr2data_addr_posted : STD_LOGIC;
  signal sig_cmd2mstr_cmd_valid : STD_LOGIC;
  signal sig_cmd2mstr_command : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal sig_cmd_eof_slice : STD_LOGIC;
  signal sig_cmd_stat_rst_user_reg_n_cdc_from : STD_LOGIC;
  signal sig_cmd_type_slice : STD_LOGIC;
  signal sig_data2rsc_valid : STD_LOGIC;
  signal sig_mstr2addr_addr : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal sig_mstr2addr_burst : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sig_mstr2addr_cmd_valid : STD_LOGIC;
  signal sig_mstr2data_cmd_cmplt : STD_LOGIC;
  signal sig_mstr2data_cmd_valid : STD_LOGIC;
  signal sig_mstr2data_dre_src_align : STD_LOGIC;
  signal sig_mstr2data_eof : STD_LOGIC;
  signal sig_mstr2data_saddr_lsb : STD_LOGIC_VECTOR ( 1 to 1 );
  signal sig_mstr2data_sequential : STD_LOGIC;
  signal sig_next_eof_reg : STD_LOGIC;
  signal sig_push_input_reg11_out : STD_LOGIC;
  signal sig_rdc2sf_wlast : STD_LOGIC;
  signal sig_reset_reg : STD_LOGIC;
  signal sig_rsc2data_ready : STD_LOGIC;
  signal sig_rsc2stat_status_valid : STD_LOGIC;
  signal sig_skid2dre_wready : STD_LOGIC;
  signal sig_stat2rsc_status_ready : STD_LOGIC;
  signal sig_stream_rst : STD_LOGIC;
begin
\ENABLE_AXIS_SKID.I_MM2S_SKID_BUF\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dfx_controller_dma_skid_buf
     port map (
      E(0) => E(0),
      SR(0) => sig_stream_rst,
      clk => clk,
      din(33 downto 0) => din(33 downto 0),
      first_word_seen_reg => first_word_seen_reg,
      first_word_seen_reg_0 => first_word_seen_reg_0,
      first_word_seen_reg_1 => first_word_seen_reg_1,
      first_word_seen_reg_2 => first_word_seen_reg_2,
      full => full,
      m_axi_mem_rdata(31 downto 0) => m_axi_mem_rdata(31 downto 0),
      m_axi_mem_rlast => m_axi_mem_rlast,
      m_axi_mem_rresp(0) => m_axi_mem_rresp(0),
      m_axi_mem_rvalid => m_axi_mem_rvalid,
      \out\ => \out\,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_m_valid_out_reg_0 => sig_m_valid_out_reg,
      sig_m_valid_out_reg_1 => sig_m_valid_out_reg_0,
      sig_next_eof_reg => sig_next_eof_reg,
      sig_rdc2sf_wlast => sig_rdc2sf_wlast,
      sig_reset_reg => sig_reset_reg,
      sig_s_ready_out_reg_0 => sig_skid2dre_wready,
      sig_s_ready_out_reg_1 => I_RD_DATA_CNTL_n_6,
      wr_rst_busy => wr_rst_busy
    );
I_ADDR_CNTL: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dfx_controller_dma_addr_cntl
     port map (
      FIFO_Full_reg => I_ADDR_CNTL_n_1,
      FIFO_Full_reg_0 => I_ADDR_CNTL_n_7,
      SR(0) => sig_stream_rst,
      clk => clk,
      \in\(41) => I_MSTR_PCC_n_0,
      \in\(40) => sig_mstr2addr_burst(0),
      \in\(39) => I_MSTR_PCC_n_2,
      \in\(38) => I_MSTR_PCC_n_3,
      \in\(37) => I_MSTR_PCC_n_4,
      \in\(36) => I_MSTR_PCC_n_5,
      \in\(35) => I_MSTR_PCC_n_6,
      \in\(34) => I_MSTR_PCC_n_7,
      \in\(33) => I_MSTR_PCC_n_8,
      \in\(32) => I_MSTR_PCC_n_9,
      \in\(31 downto 2) => sig_mstr2addr_addr(31 downto 2),
      \in\(1) => sig_mstr2data_saddr_lsb(1),
      \in\(0) => sig_mstr2data_dre_src_align,
      m_axi_mem_araddr(31 downto 0) => m_axi_mem_araddr(31 downto 0),
      m_axi_mem_arburst(0) => m_axi_mem_arburst(0),
      m_axi_mem_arlen(7 downto 0) => m_axi_mem_arlen(7 downto 0),
      m_axi_mem_arready => m_axi_mem_arready,
      m_axi_mem_arsize(0) => m_axi_mem_arsize(0),
      m_axi_mem_arvalid => m_axi_mem_arvalid,
      \out\ => sig_addr2data_addr_posted,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_inhibit_rdy_n => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n\,
      sig_init_done => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done\,
      sig_init_done_reg => I_CMD_STATUS_n_5,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid
    );
I_CMD_STATUS: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dfx_controller_dma_cmd_status
     port map (
      D(55 downto 0) => D(55 downto 0),
      Q(56 downto 41) => data(15 downto 0),
      Q(40) => I_CMD_STATUS_n_24,
      Q(39) => I_CMD_STATUS_n_25,
      Q(38) => I_CMD_STATUS_n_26,
      Q(37) => I_CMD_STATUS_n_27,
      Q(36) => I_CMD_STATUS_n_28,
      Q(35) => I_CMD_STATUS_n_29,
      Q(34) => I_CMD_STATUS_n_30,
      Q(33) => I_CMD_STATUS_n_31,
      Q(32) => I_CMD_STATUS_n_32,
      Q(31) => I_CMD_STATUS_n_33,
      Q(30) => I_CMD_STATUS_n_34,
      Q(29) => I_CMD_STATUS_n_35,
      Q(28) => I_CMD_STATUS_n_36,
      Q(27) => I_CMD_STATUS_n_37,
      Q(26) => I_CMD_STATUS_n_38,
      Q(25) => I_CMD_STATUS_n_39,
      Q(24) => sig_cmd_eof_slice,
      Q(23) => sig_cmd_type_slice,
      Q(22 downto 0) => sig_cmd2mstr_command(22 downto 0),
      SR(0) => sig_stream_rst,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]\(0) => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]\(0),
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg\ => I_MSTR_PCC_n_46,
      clk => clk,
      cmd_avail => cmd_avail,
      \in\(0) => I_MSTR_PCC_n_0,
      s_axis_mm2s_cmd_tready => s_axis_mm2s_cmd_tready,
      sig_calc_error_reg_reg => I_CMD_STATUS_n_7,
      sig_calc_error_reg_reg_0 => I_MSTR_PCC_n_52,
      sig_calc_error_reg_reg_1 => I_MSTR_PCC_n_53,
      sig_calc_error_reg_reg_2 => I_MSTR_PCC_n_50,
      sig_calc_error_reg_reg_3 => I_MSTR_PCC_n_51,
      sig_cmd2mstr_cmd_valid => sig_cmd2mstr_cmd_valid,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_init_done => \I_CMD_FIFO/sig_init_done\,
      sig_init_done_0 => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done\,
      sig_init_done_1 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done\,
      sig_init_reg_reg => I_CMD_STATUS_n_5,
      sig_init_reg_reg_0 => I_CMD_STATUS_n_6,
      sig_push_input_reg11_out => sig_push_input_reg11_out,
      sig_regfifo_empty_reg0 => \I_CMD_FIFO/sig_regfifo_empty_reg0\,
      sig_reset_reg => sig_reset_reg,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_stat2rsc_status_ready => sig_stat2rsc_status_ready
    );
I_MSTR_PCC: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dfx_controller_dma_pcc
     port map (
      Q(56 downto 41) => data(15 downto 0),
      Q(40) => I_CMD_STATUS_n_24,
      Q(39) => I_CMD_STATUS_n_25,
      Q(38) => I_CMD_STATUS_n_26,
      Q(37) => I_CMD_STATUS_n_27,
      Q(36) => I_CMD_STATUS_n_28,
      Q(35) => I_CMD_STATUS_n_29,
      Q(34) => I_CMD_STATUS_n_30,
      Q(33) => I_CMD_STATUS_n_31,
      Q(32) => I_CMD_STATUS_n_32,
      Q(31) => I_CMD_STATUS_n_33,
      Q(30) => I_CMD_STATUS_n_34,
      Q(29) => I_CMD_STATUS_n_35,
      Q(28) => I_CMD_STATUS_n_36,
      Q(27) => I_CMD_STATUS_n_37,
      Q(26) => I_CMD_STATUS_n_38,
      Q(25) => I_CMD_STATUS_n_39,
      Q(24) => sig_cmd_eof_slice,
      Q(23) => sig_cmd_type_slice,
      Q(22 downto 0) => sig_cmd2mstr_command(22 downto 0),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]\ => I_MSTR_PCC_n_51,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[13]\ => I_MSTR_PCC_n_52,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[19]\ => I_MSTR_PCC_n_53,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]\ => I_MSTR_PCC_n_50,
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg\(0) => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]\(0),
      clk => clk,
      \in\(41) => I_MSTR_PCC_n_0,
      \in\(40) => sig_mstr2addr_burst(0),
      \in\(39) => I_MSTR_PCC_n_2,
      \in\(38) => I_MSTR_PCC_n_3,
      \in\(37) => I_MSTR_PCC_n_4,
      \in\(36) => I_MSTR_PCC_n_5,
      \in\(35) => I_MSTR_PCC_n_6,
      \in\(34) => I_MSTR_PCC_n_7,
      \in\(33) => I_MSTR_PCC_n_8,
      \in\(32) => I_MSTR_PCC_n_9,
      \in\(31 downto 2) => sig_mstr2addr_addr(31 downto 2),
      \in\(1) => sig_mstr2data_saddr_lsb(1),
      \in\(0) => sig_mstr2data_dre_src_align,
      sig_calc_error_reg_reg_0(1) => sig_mstr2data_cmd_cmplt,
      sig_calc_error_reg_reg_0(0) => sig_mstr2data_eof,
      sig_calc_error_reg_reg_1 => I_CMD_STATUS_n_7,
      sig_cmd2addr_valid_reg_0 => I_ADDR_CNTL_n_1,
      sig_cmd2data_valid_reg_0 => I_RD_DATA_CNTL_n_0,
      sig_cmd2mstr_cmd_valid => sig_cmd2mstr_cmd_valid,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => I_MSTR_PCC_n_46,
      sig_inhibit_rdy_n => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n\,
      sig_inhibit_rdy_n_0 => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n\,
      sig_init_done => \I_CMD_FIFO/sig_init_done\,
      sig_ld_xfer_reg_tmp_reg_0 => I_ADDR_CNTL_n_7,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_mstr2data_sequential => sig_mstr2data_sequential,
      sig_push_input_reg11_out => sig_push_input_reg11_out,
      sig_regfifo_empty_reg0 => \I_CMD_FIFO/sig_regfifo_empty_reg0\,
      sig_reset_reg => sig_reset_reg
    );
I_RD_DATA_CNTL: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dfx_controller_dma_rddata_cntl
     port map (
      FIFO_Full_reg => I_RD_DATA_CNTL_n_0,
      SR(0) => sig_stream_rst,
      clk => clk,
      \in\(11) => I_MSTR_PCC_n_0,
      \in\(10) => sig_mstr2data_cmd_cmplt,
      \in\(9) => sig_mstr2data_sequential,
      \in\(8) => sig_mstr2data_eof,
      \in\(7) => I_MSTR_PCC_n_2,
      \in\(6) => I_MSTR_PCC_n_3,
      \in\(5) => I_MSTR_PCC_n_4,
      \in\(4) => I_MSTR_PCC_n_5,
      \in\(3) => I_MSTR_PCC_n_6,
      \in\(2) => I_MSTR_PCC_n_7,
      \in\(1) => I_MSTR_PCC_n_8,
      \in\(0) => I_MSTR_PCC_n_9,
      m_axi_mem_rlast => m_axi_mem_rlast,
      m_axi_mem_rready => m_axi_mem_rready,
      m_axi_mem_rready_0 => sig_skid2dre_wready,
      m_axi_mem_rvalid => m_axi_mem_rvalid,
      \out\ => sig_addr2data_addr_posted,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_data2rsc_valid => sig_data2rsc_valid,
      sig_dqual_reg_full_reg_0 => I_RD_DATA_CNTL_n_6,
      sig_inhibit_rdy_n => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n\,
      sig_init_done => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done\,
      sig_init_done_reg => I_CMD_STATUS_n_6,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_next_eof_reg => sig_next_eof_reg,
      sig_rdc2sf_wlast => sig_rdc2sf_wlast,
      sig_rsc2data_ready => sig_rsc2data_ready,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_stat2rsc_status_ready => sig_stat2rsc_status_ready
    );
I_RD_STATUS_CNTLR: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dfx_controller_dma_rd_status_cntl
     port map (
      clk => clk,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_data2rsc_valid => sig_data2rsc_valid,
      sig_rsc2data_ready => sig_rsc2data_ready,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_stat2rsc_status_ready => sig_stat2rsc_status_ready
    );
I_RESET: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dfx_controller_dma_reset
     port map (
      SR(0) => sig_stream_rst,
      clk => clk,
      reset => reset,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dfx_controller_dma is
  port (
    \out\ : out STD_LOGIC;
    sig_m_valid_out_reg : out STD_LOGIC;
    m_axi_mem_arsize : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mem_arburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mem_arvalid : out STD_LOGIC;
    din : out STD_LOGIC_VECTOR ( 33 downto 0 );
    s_axis_mm2s_cmd_tready : out STD_LOGIC;
    m_axi_mem_rready : out STD_LOGIC;
    first_word_seen_reg : out STD_LOGIC;
    first_word_seen_reg_0 : out STD_LOGIC;
    m_axi_mem_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_mem_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    reset : in STD_LOGIC;
    clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_m_valid_out_reg_0 : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mem_rlast : in STD_LOGIC;
    m_axi_mem_rvalid : in STD_LOGIC;
    m_axi_mem_rresp : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mem_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    cmd_avail : in STD_LOGIC;
    first_word_seen_reg_1 : in STD_LOGIC;
    full : in STD_LOGIC;
    first_word_seen_reg_2 : in STD_LOGIC;
    wr_rst_busy : in STD_LOGIC;
    m_axi_mem_arready : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 55 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dfx_controller_dma;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dfx_controller_dma is
begin
\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dfx_controller_dma_mm2s_full_wrap
     port map (
      D(55 downto 0) => D(55 downto 0),
      E(0) => E(0),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]\(0) => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]\(0),
      clk => clk,
      cmd_avail => cmd_avail,
      din(33 downto 0) => din(33 downto 0),
      first_word_seen_reg => first_word_seen_reg,
      first_word_seen_reg_0 => first_word_seen_reg_0,
      first_word_seen_reg_1 => first_word_seen_reg_1,
      first_word_seen_reg_2 => first_word_seen_reg_2,
      full => full,
      m_axi_mem_araddr(31 downto 0) => m_axi_mem_araddr(31 downto 0),
      m_axi_mem_arburst(0) => m_axi_mem_arburst(0),
      m_axi_mem_arlen(7 downto 0) => m_axi_mem_arlen(7 downto 0),
      m_axi_mem_arready => m_axi_mem_arready,
      m_axi_mem_arsize(0) => m_axi_mem_arsize(0),
      m_axi_mem_arvalid => m_axi_mem_arvalid,
      m_axi_mem_rdata(31 downto 0) => m_axi_mem_rdata(31 downto 0),
      m_axi_mem_rlast => m_axi_mem_rlast,
      m_axi_mem_rready => m_axi_mem_rready,
      m_axi_mem_rresp(0) => m_axi_mem_rresp(0),
      m_axi_mem_rvalid => m_axi_mem_rvalid,
      \out\ => \out\,
      reset => reset,
      s_axis_mm2s_cmd_tready => s_axis_mm2s_cmd_tready,
      sig_m_valid_out_reg => sig_m_valid_out_reg,
      sig_m_valid_out_reg_0 => sig_m_valid_out_reg_0,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dfx_controller_design_1_dfx_controller_0_0_fetch is
  port (
    \out\ : out STD_LOGIC;
    sig_m_valid_out_reg : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    m_axi_mem_arsize : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mem_arburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mem_arvalid : out STD_LOGIC;
    din : out STD_LOGIC_VECTOR ( 33 downto 0 );
    first_word_seen : out STD_LOGIC;
    \rm_id_o_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mem_rready : out STD_LOGIC;
    m_axi_mem_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_mem_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC;
    reset_ah : in STD_LOGIC;
    reset : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    vsm_shifter_fetch_req : in STD_LOGIC;
    recheck_id_reg_source_reg_0 : in STD_LOGIC;
    sig_m_valid_out_reg_0 : in STD_LOGIC;
    id_fifo_read_d1_reg_0 : in STD_LOGIC;
    m_axi_mem_rlast : in STD_LOGIC;
    m_axi_mem_rvalid : in STD_LOGIC;
    m_axi_mem_rresp : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mem_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    full : in STD_LOGIC;
    first_word_seen_reg_0 : in STD_LOGIC;
    wr_rst_busy : in STD_LOGIC;
    m_axi_mem_arready : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 64 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dfx_controller_design_1_dfx_controller_0_0_fetch;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dfx_controller_design_1_dfx_controller_0_0_fetch is
  signal \FSM_sequential_b_fsm.fsm_cs[2]_i_14_n_0\ : STD_LOGIC;
  signal \FSM_sequential_b_fsm.fsm_cs[2]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_b_fsm.fsm_cs[2]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo\ : STD_LOGIC;
  signal aempty : STD_LOGIC;
  signal bad_config_error_i : STD_LOGIC;
  signal cmd_avail : STD_LOGIC;
  signal cmd_fifo_not_full : STD_LOGIC;
  signal dma_addr_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^first_word_seen\ : STD_LOGIC;
  signal fsm_cs : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i_cmd_fifo_n_10 : STD_LOGIC;
  signal i_cmd_fifo_n_11 : STD_LOGIC;
  signal i_cmd_fifo_n_12 : STD_LOGIC;
  signal i_cmd_fifo_n_13 : STD_LOGIC;
  signal i_cmd_fifo_n_14 : STD_LOGIC;
  signal i_cmd_fifo_n_15 : STD_LOGIC;
  signal i_cmd_fifo_n_16 : STD_LOGIC;
  signal i_cmd_fifo_n_17 : STD_LOGIC;
  signal i_cmd_fifo_n_18 : STD_LOGIC;
  signal i_cmd_fifo_n_19 : STD_LOGIC;
  signal i_cmd_fifo_n_20 : STD_LOGIC;
  signal i_cmd_fifo_n_21 : STD_LOGIC;
  signal i_cmd_fifo_n_22 : STD_LOGIC;
  signal i_cmd_fifo_n_23 : STD_LOGIC;
  signal i_cmd_fifo_n_24 : STD_LOGIC;
  signal i_cmd_fifo_n_25 : STD_LOGIC;
  signal i_cmd_fifo_n_26 : STD_LOGIC;
  signal i_cmd_fifo_n_27 : STD_LOGIC;
  signal i_cmd_fifo_n_28 : STD_LOGIC;
  signal i_cmd_fifo_n_29 : STD_LOGIC;
  signal i_cmd_fifo_n_3 : STD_LOGIC;
  signal i_cmd_fifo_n_30 : STD_LOGIC;
  signal i_cmd_fifo_n_31 : STD_LOGIC;
  signal i_cmd_fifo_n_32 : STD_LOGIC;
  signal i_cmd_fifo_n_33 : STD_LOGIC;
  signal i_cmd_fifo_n_34 : STD_LOGIC;
  signal i_cmd_fifo_n_35 : STD_LOGIC;
  signal i_cmd_fifo_n_36 : STD_LOGIC;
  signal i_cmd_fifo_n_37 : STD_LOGIC;
  signal i_cmd_fifo_n_38 : STD_LOGIC;
  signal i_cmd_fifo_n_39 : STD_LOGIC;
  signal i_cmd_fifo_n_4 : STD_LOGIC;
  signal i_cmd_fifo_n_40 : STD_LOGIC;
  signal i_cmd_fifo_n_41 : STD_LOGIC;
  signal i_cmd_fifo_n_42 : STD_LOGIC;
  signal i_cmd_fifo_n_43 : STD_LOGIC;
  signal i_cmd_fifo_n_44 : STD_LOGIC;
  signal i_cmd_fifo_n_45 : STD_LOGIC;
  signal i_cmd_fifo_n_46 : STD_LOGIC;
  signal i_cmd_fifo_n_47 : STD_LOGIC;
  signal i_cmd_fifo_n_48 : STD_LOGIC;
  signal i_cmd_fifo_n_49 : STD_LOGIC;
  signal i_cmd_fifo_n_5 : STD_LOGIC;
  signal i_cmd_fifo_n_50 : STD_LOGIC;
  signal i_cmd_fifo_n_51 : STD_LOGIC;
  signal i_cmd_fifo_n_52 : STD_LOGIC;
  signal i_cmd_fifo_n_53 : STD_LOGIC;
  signal i_cmd_fifo_n_54 : STD_LOGIC;
  signal i_cmd_fifo_n_55 : STD_LOGIC;
  signal i_cmd_fifo_n_56 : STD_LOGIC;
  signal i_cmd_fifo_n_57 : STD_LOGIC;
  signal i_cmd_fifo_n_58 : STD_LOGIC;
  signal i_cmd_fifo_n_59 : STD_LOGIC;
  signal i_cmd_fifo_n_60 : STD_LOGIC;
  signal i_cmd_fifo_n_61 : STD_LOGIC;
  signal i_cmd_fifo_n_62 : STD_LOGIC;
  signal i_cmd_fifo_n_63 : STD_LOGIC;
  signal i_cmd_fifo_n_64 : STD_LOGIC;
  signal i_cmd_fifo_n_65 : STD_LOGIC;
  signal i_cmd_fifo_n_66 : STD_LOGIC;
  signal i_cmd_fifo_n_67 : STD_LOGIC;
  signal i_cmd_fifo_n_68 : STD_LOGIC;
  signal i_cmd_fifo_n_69 : STD_LOGIC;
  signal i_cmd_fifo_n_7 : STD_LOGIC;
  signal i_cmd_fifo_n_70 : STD_LOGIC;
  signal i_cmd_fifo_n_71 : STD_LOGIC;
  signal i_cmd_fifo_n_72 : STD_LOGIC;
  signal i_cmd_fifo_n_73 : STD_LOGIC;
  signal i_cmd_fifo_n_74 : STD_LOGIC;
  signal i_cmd_fifo_n_75 : STD_LOGIC;
  signal i_cmd_fifo_n_76 : STD_LOGIC;
  signal i_cmd_fifo_n_77 : STD_LOGIC;
  signal i_cmd_fifo_n_8 : STD_LOGIC;
  signal i_cmd_fifo_n_9 : STD_LOGIC;
  signal i_dma_n_41 : STD_LOGIC;
  signal i_dma_n_42 : STD_LOGIC;
  signal i_id_fifo_n_10 : STD_LOGIC;
  signal i_id_fifo_n_5 : STD_LOGIC;
  signal i_id_fifo_n_6 : STD_LOGIC;
  signal i_id_fifo_n_7 : STD_LOGIC;
  signal i_id_fifo_n_8 : STD_LOGIC;
  signal i_id_fifo_n_9 : STD_LOGIC;
  signal i_req_fifo_n_1 : STD_LOGIC;
  signal i_req_fifo_n_14 : STD_LOGIC;
  signal i_req_fifo_n_15 : STD_LOGIC;
  signal i_req_fifo_n_16 : STD_LOGIC;
  signal i_req_fifo_n_17 : STD_LOGIC;
  signal i_req_fifo_n_2 : STD_LOGIC;
  signal i_req_fifo_n_27 : STD_LOGIC;
  signal i_req_fifo_n_28 : STD_LOGIC;
  signal i_req_fifo_n_29 : STD_LOGIC;
  signal i_req_fifo_n_30 : STD_LOGIC;
  signal i_req_fifo_n_31 : STD_LOGIC;
  signal i_req_fifo_n_32 : STD_LOGIC;
  signal i_req_fifo_n_33 : STD_LOGIC;
  signal i_req_fifo_n_34 : STD_LOGIC;
  signal i_req_fifo_n_35 : STD_LOGIC;
  signal i_req_fifo_n_36 : STD_LOGIC;
  signal i_req_fifo_n_37 : STD_LOGIC;
  signal i_req_fifo_n_38 : STD_LOGIC;
  signal i_req_fifo_n_39 : STD_LOGIC;
  signal i_req_fifo_n_40 : STD_LOGIC;
  signal i_req_fifo_n_41 : STD_LOGIC;
  signal i_req_fifo_n_42 : STD_LOGIC;
  signal i_req_fifo_n_43 : STD_LOGIC;
  signal i_req_fifo_n_44 : STD_LOGIC;
  signal i_req_fifo_n_45 : STD_LOGIC;
  signal i_req_fifo_n_46 : STD_LOGIC;
  signal i_req_fifo_n_47 : STD_LOGIC;
  signal i_req_fifo_n_48 : STD_LOGIC;
  signal i_req_fifo_n_49 : STD_LOGIC;
  signal i_req_fifo_n_50 : STD_LOGIC;
  signal i_req_fifo_n_51 : STD_LOGIC;
  signal i_req_fifo_n_52 : STD_LOGIC;
  signal i_req_fifo_n_53 : STD_LOGIC;
  signal i_req_fifo_n_54 : STD_LOGIC;
  signal i_req_fifo_n_55 : STD_LOGIC;
  signal i_req_fifo_n_56 : STD_LOGIC;
  signal i_req_fifo_n_57 : STD_LOGIC;
  signal i_req_fifo_n_58 : STD_LOGIC;
  signal i_req_fifo_n_59 : STD_LOGIC;
  signal i_req_fifo_n_60 : STD_LOGIC;
  signal i_req_fifo_n_61 : STD_LOGIC;
  signal i_req_fifo_n_62 : STD_LOGIC;
  signal i_req_fifo_n_63 : STD_LOGIC;
  signal i_req_fifo_n_64 : STD_LOGIC;
  signal i_req_fifo_n_65 : STD_LOGIC;
  signal i_req_fifo_n_66 : STD_LOGIC;
  signal i_req_fifo_n_67 : STD_LOGIC;
  signal i_req_fifo_n_68 : STD_LOGIC;
  signal i_req_fifo_n_69 : STD_LOGIC;
  signal i_req_fifo_n_70 : STD_LOGIC;
  signal i_req_fifo_n_71 : STD_LOGIC;
  signal i_req_fifo_n_72 : STD_LOGIC;
  signal i_req_fifo_n_73 : STD_LOGIC;
  signal i_req_fifo_n_74 : STD_LOGIC;
  signal i_req_fifo_n_75 : STD_LOGIC;
  signal i_req_fifo_n_76 : STD_LOGIC;
  signal i_req_fifo_n_77 : STD_LOGIC;
  signal i_req_fifo_n_78 : STD_LOGIC;
  signal i_req_fifo_n_79 : STD_LOGIC;
  signal id_fifo_almost_empty_d1 : STD_LOGIC;
  signal id_fifo_not_full : STD_LOGIC;
  signal id_fifo_read : STD_LOGIC;
  signal id_fifo_read_d1 : STD_LOGIC;
  signal id_fifo_read_d2 : STD_LOGIC;
  signal id_fifo_write : STD_LOGIC;
  signal one_word_bs_detected_i_4_n_0 : STD_LOGIC;
  signal one_word_bs_detected_reg_n_0 : STD_LOGIC;
  signal rd_avail : STD_LOGIC;
  signal rd_data : STD_LOGIC_VECTOR ( 66 downto 3 );
  signal recheck_id_reg_source : STD_LOGIC;
  signal recheck_id_reg_source0 : STD_LOGIC;
  signal reqs_stored : STD_LOGIC;
  signal \^rm_id_o_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s_axis_mm2s_cmd_tready : STD_LOGIC;
  signal two_word_bs_detected_reg_n_0 : STD_LOGIC;
  signal upper_segment : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal upper_segment_is_zero : STD_LOGIC;
  signal v_dma_size : STD_LOGIC_VECTOR ( 31 downto 23 );
  signal \v_dma_size0_carry__0_n_0\ : STD_LOGIC;
  signal \v_dma_size0_carry__0_n_1\ : STD_LOGIC;
  signal \v_dma_size0_carry__0_n_2\ : STD_LOGIC;
  signal \v_dma_size0_carry__0_n_3\ : STD_LOGIC;
  signal \v_dma_size0_carry__1_n_0\ : STD_LOGIC;
  signal \v_dma_size0_carry__1_n_1\ : STD_LOGIC;
  signal \v_dma_size0_carry__1_n_2\ : STD_LOGIC;
  signal \v_dma_size0_carry__1_n_3\ : STD_LOGIC;
  signal \v_dma_size0_carry__2_n_0\ : STD_LOGIC;
  signal \v_dma_size0_carry__2_n_1\ : STD_LOGIC;
  signal \v_dma_size0_carry__2_n_2\ : STD_LOGIC;
  signal \v_dma_size0_carry__2_n_3\ : STD_LOGIC;
  signal \v_dma_size0_carry__3_n_0\ : STD_LOGIC;
  signal \v_dma_size0_carry__3_n_1\ : STD_LOGIC;
  signal \v_dma_size0_carry__3_n_2\ : STD_LOGIC;
  signal \v_dma_size0_carry__3_n_3\ : STD_LOGIC;
  signal \v_dma_size0_carry__4_n_0\ : STD_LOGIC;
  signal \v_dma_size0_carry__4_n_1\ : STD_LOGIC;
  signal \v_dma_size0_carry__4_n_2\ : STD_LOGIC;
  signal \v_dma_size0_carry__4_n_3\ : STD_LOGIC;
  signal \v_dma_size0_carry__5_i_1_n_0\ : STD_LOGIC;
  signal \v_dma_size0_carry__5_i_2_n_0\ : STD_LOGIC;
  signal \v_dma_size0_carry__5_i_3_n_0\ : STD_LOGIC;
  signal \v_dma_size0_carry__5_i_4_n_0\ : STD_LOGIC;
  signal \v_dma_size0_carry__5_n_0\ : STD_LOGIC;
  signal \v_dma_size0_carry__5_n_1\ : STD_LOGIC;
  signal \v_dma_size0_carry__5_n_2\ : STD_LOGIC;
  signal \v_dma_size0_carry__5_n_3\ : STD_LOGIC;
  signal \v_dma_size0_carry__6_i_1_n_0\ : STD_LOGIC;
  signal \v_dma_size0_carry__6_i_2_n_0\ : STD_LOGIC;
  signal \v_dma_size0_carry__6_i_3_n_0\ : STD_LOGIC;
  signal \v_dma_size0_carry__6_n_2\ : STD_LOGIC;
  signal \v_dma_size0_carry__6_n_3\ : STD_LOGIC;
  signal v_dma_size0_carry_n_0 : STD_LOGIC;
  signal v_dma_size0_carry_n_1 : STD_LOGIC;
  signal v_dma_size0_carry_n_2 : STD_LOGIC;
  signal v_dma_size0_carry_n_3 : STD_LOGIC;
  signal v_dma_size0_out : STD_LOGIC_VECTOR ( 31 downto 23 );
  signal v_dma_size_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_v_dma_size0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_v_dma_size0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_v_dma_size0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_v_dma_size0_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_v_dma_size0_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_v_dma_size0_carry__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_v_dma_size0_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_v_dma_size0_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_b_fsm.fsm_cs[2]_i_14\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \FSM_sequential_b_fsm.fsm_cs[2]_i_5\ : label is "soft_lutpair142";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_b_fsm.fsm_cs_reg[0]\ : label is "st_wait_for_tx_to_start:000,st_por:110,st_wait_for_req:001,st_load_dma:010,st_bad_config_error1:101,st_bad_config_error_wait:100,st_bad_config_error_done:011";
  attribute FSM_ENCODED_STATES of \FSM_sequential_b_fsm.fsm_cs_reg[1]\ : label is "st_wait_for_tx_to_start:000,st_por:110,st_wait_for_req:001,st_load_dma:010,st_bad_config_error1:101,st_bad_config_error_wait:100,st_bad_config_error_done:011";
  attribute FSM_ENCODED_STATES of \FSM_sequential_b_fsm.fsm_cs_reg[2]\ : label is "st_wait_for_tx_to_start:000,st_por:110,st_wait_for_req:001,st_load_dma:010,st_bad_config_error1:101,st_bad_config_error_wait:100,st_bad_config_error_done:011";
  attribute SOFT_HLUTNM of bad_config_error_i_i_1 : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of one_word_bs_detected_i_4 : label is "soft_lutpair142";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of v_dma_size0_carry : label is 35;
  attribute ADDER_THRESHOLD of \v_dma_size0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \v_dma_size0_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \v_dma_size0_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \v_dma_size0_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \v_dma_size0_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \v_dma_size0_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \v_dma_size0_carry__6\ : label is 35;
begin
  first_word_seen <= \^first_word_seen\;
  \rm_id_o_reg[0]_0\(0) <= \^rm_id_o_reg[0]_0\(0);
\FSM_sequential_b_fsm.fsm_cs[2]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fsm_cs(0),
      I1 => fsm_cs(1),
      O => \FSM_sequential_b_fsm.fsm_cs[2]_i_14_n_0\
    );
\FSM_sequential_b_fsm.fsm_cs[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => fsm_cs(0),
      I1 => fsm_cs(1),
      O => \FSM_sequential_b_fsm.fsm_cs[2]_i_4_n_0\
    );
\FSM_sequential_b_fsm.fsm_cs[2]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => fsm_cs(0),
      I1 => reset,
      I2 => fsm_cs(1),
      I3 => fsm_cs(2),
      O => \FSM_sequential_b_fsm.fsm_cs[2]_i_5_n_0\
    );
\FSM_sequential_b_fsm.fsm_cs_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => i_id_fifo_n_10,
      Q => fsm_cs(0),
      R => reset_ah
    );
\FSM_sequential_b_fsm.fsm_cs_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => i_id_fifo_n_9,
      Q => fsm_cs(1),
      S => reset_ah
    );
\FSM_sequential_b_fsm.fsm_cs_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => i_id_fifo_n_8,
      Q => fsm_cs(2),
      S => reset_ah
    );
\b_find_req.gen_vsm_input_vectors[0].reqs_stored_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => i_req_fifo_n_79,
      Q => reqs_stored,
      R => reset_ah
    );
bad_config_error_i_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => fsm_cs(0),
      I1 => fsm_cs(2),
      I2 => fsm_cs(1),
      O => bad_config_error_i
    );
bad_config_error_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => bad_config_error_i,
      Q => p_0_in,
      R => reset_ah
    );
\dma_addr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => i_req_fifo_n_1,
      D => i_req_fifo_n_16,
      Q => dma_addr_reg(0),
      R => '0'
    );
\dma_addr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => i_req_fifo_n_1,
      D => i_req_fifo_n_58,
      Q => dma_addr_reg(10),
      R => '0'
    );
\dma_addr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => i_req_fifo_n_1,
      D => i_req_fifo_n_57,
      Q => dma_addr_reg(11),
      R => '0'
    );
\dma_addr_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => i_req_fifo_n_1,
      D => i_req_fifo_n_56,
      Q => dma_addr_reg(12),
      R => '0'
    );
\dma_addr_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => i_req_fifo_n_1,
      D => i_req_fifo_n_63,
      Q => dma_addr_reg(13),
      R => '0'
    );
\dma_addr_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => i_req_fifo_n_1,
      D => i_req_fifo_n_62,
      Q => dma_addr_reg(14),
      R => '0'
    );
\dma_addr_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => i_req_fifo_n_1,
      D => i_req_fifo_n_61,
      Q => dma_addr_reg(15),
      R => '0'
    );
\dma_addr_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => i_req_fifo_n_1,
      D => i_req_fifo_n_60,
      Q => dma_addr_reg(16),
      R => '0'
    );
\dma_addr_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => i_req_fifo_n_1,
      D => i_req_fifo_n_67,
      Q => dma_addr_reg(17),
      R => '0'
    );
\dma_addr_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => i_req_fifo_n_1,
      D => i_req_fifo_n_66,
      Q => dma_addr_reg(18),
      R => '0'
    );
\dma_addr_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => i_req_fifo_n_1,
      D => i_req_fifo_n_65,
      Q => dma_addr_reg(19),
      R => '0'
    );
\dma_addr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => i_req_fifo_n_1,
      D => i_req_fifo_n_51,
      Q => dma_addr_reg(1),
      R => '0'
    );
\dma_addr_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => i_req_fifo_n_1,
      D => i_req_fifo_n_64,
      Q => dma_addr_reg(20),
      R => '0'
    );
\dma_addr_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => i_req_fifo_n_1,
      D => i_req_fifo_n_71,
      Q => dma_addr_reg(21),
      R => '0'
    );
\dma_addr_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => i_req_fifo_n_1,
      D => i_req_fifo_n_70,
      Q => dma_addr_reg(22),
      R => '0'
    );
\dma_addr_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => i_req_fifo_n_1,
      D => i_req_fifo_n_69,
      Q => dma_addr_reg(23),
      R => '0'
    );
\dma_addr_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => i_req_fifo_n_1,
      D => i_req_fifo_n_68,
      Q => dma_addr_reg(24),
      R => '0'
    );
\dma_addr_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => i_req_fifo_n_1,
      D => i_req_fifo_n_75,
      Q => dma_addr_reg(25),
      R => '0'
    );
\dma_addr_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => i_req_fifo_n_1,
      D => i_req_fifo_n_74,
      Q => dma_addr_reg(26),
      R => '0'
    );
\dma_addr_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => i_req_fifo_n_1,
      D => i_req_fifo_n_73,
      Q => dma_addr_reg(27),
      R => '0'
    );
\dma_addr_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => i_req_fifo_n_1,
      D => i_req_fifo_n_72,
      Q => dma_addr_reg(28),
      R => '0'
    );
\dma_addr_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => i_req_fifo_n_1,
      D => i_req_fifo_n_78,
      Q => dma_addr_reg(29),
      R => '0'
    );
\dma_addr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => i_req_fifo_n_1,
      D => i_req_fifo_n_50,
      Q => dma_addr_reg(2),
      R => '0'
    );
\dma_addr_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => i_req_fifo_n_1,
      D => i_req_fifo_n_77,
      Q => dma_addr_reg(30),
      R => '0'
    );
\dma_addr_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => i_req_fifo_n_1,
      D => i_req_fifo_n_76,
      Q => dma_addr_reg(31),
      R => '0'
    );
\dma_addr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => i_req_fifo_n_1,
      D => i_req_fifo_n_49,
      Q => dma_addr_reg(3),
      R => '0'
    );
\dma_addr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => i_req_fifo_n_1,
      D => i_req_fifo_n_48,
      Q => dma_addr_reg(4),
      R => '0'
    );
\dma_addr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => i_req_fifo_n_1,
      D => i_req_fifo_n_55,
      Q => dma_addr_reg(5),
      R => '0'
    );
\dma_addr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => i_req_fifo_n_1,
      D => i_req_fifo_n_54,
      Q => dma_addr_reg(6),
      R => '0'
    );
\dma_addr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => i_req_fifo_n_1,
      D => i_req_fifo_n_53,
      Q => dma_addr_reg(7),
      R => '0'
    );
\dma_addr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => i_req_fifo_n_1,
      D => i_req_fifo_n_52,
      Q => dma_addr_reg(8),
      R => '0'
    );
\dma_addr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => i_req_fifo_n_1,
      D => i_req_fifo_n_59,
      Q => dma_addr_reg(9),
      R => '0'
    );
first_word_seen_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => i_dma_n_41,
      Q => \^first_word_seen\,
      R => reset_ah
    );
i_cmd_fifo: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_glb_srl_fifo__parameterized5\
     port map (
      CO(0) => i_req_fifo_n_43,
      DI(0) => i_cmd_fifo_n_4,
      E(0) => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo\,
      \FSM_sequential_b_fsm.fsm_cs_reg[0]\ => i_cmd_fifo_n_3,
      \FSM_sequential_b_fsm.fsm_cs_reg[0]_0\(3) => i_cmd_fifo_n_11,
      \FSM_sequential_b_fsm.fsm_cs_reg[0]_0\(2) => i_cmd_fifo_n_12,
      \FSM_sequential_b_fsm.fsm_cs_reg[0]_0\(1) => i_cmd_fifo_n_13,
      \FSM_sequential_b_fsm.fsm_cs_reg[0]_0\(0) => i_cmd_fifo_n_14,
      \FSM_sequential_b_fsm.fsm_cs_reg[0]_1\(2) => i_cmd_fifo_n_15,
      \FSM_sequential_b_fsm.fsm_cs_reg[0]_1\(1) => i_cmd_fifo_n_16,
      \FSM_sequential_b_fsm.fsm_cs_reg[0]_1\(0) => i_cmd_fifo_n_17,
      \FSM_sequential_b_fsm.fsm_cs_reg[1]\ => i_cmd_fifo_n_5,
      \FSM_sequential_b_fsm.fsm_cs_reg[1]_0\(1) => i_cmd_fifo_n_20,
      \FSM_sequential_b_fsm.fsm_cs_reg[1]_0\(0) => i_cmd_fifo_n_21,
      O(3) => i_cmd_fifo_n_7,
      O(2) => i_cmd_fifo_n_8,
      O(1) => i_cmd_fifo_n_9,
      O(0) => i_cmd_fifo_n_10,
      Q(8 downto 0) => upper_segment(8 downto 0),
      S(1) => i_req_fifo_n_14,
      S(0) => i_req_fifo_n_15,
      clk => clk,
      cmd_avail => cmd_avail,
      cmd_fifo_not_full => cmd_fifo_not_full,
      \fifo_2_reg[55]_0\(55) => i_cmd_fifo_n_22,
      \fifo_2_reg[55]_0\(54) => i_cmd_fifo_n_23,
      \fifo_2_reg[55]_0\(53) => i_cmd_fifo_n_24,
      \fifo_2_reg[55]_0\(52) => i_cmd_fifo_n_25,
      \fifo_2_reg[55]_0\(51) => i_cmd_fifo_n_26,
      \fifo_2_reg[55]_0\(50) => i_cmd_fifo_n_27,
      \fifo_2_reg[55]_0\(49) => i_cmd_fifo_n_28,
      \fifo_2_reg[55]_0\(48) => i_cmd_fifo_n_29,
      \fifo_2_reg[55]_0\(47) => i_cmd_fifo_n_30,
      \fifo_2_reg[55]_0\(46) => i_cmd_fifo_n_31,
      \fifo_2_reg[55]_0\(45) => i_cmd_fifo_n_32,
      \fifo_2_reg[55]_0\(44) => i_cmd_fifo_n_33,
      \fifo_2_reg[55]_0\(43) => i_cmd_fifo_n_34,
      \fifo_2_reg[55]_0\(42) => i_cmd_fifo_n_35,
      \fifo_2_reg[55]_0\(41) => i_cmd_fifo_n_36,
      \fifo_2_reg[55]_0\(40) => i_cmd_fifo_n_37,
      \fifo_2_reg[55]_0\(39) => i_cmd_fifo_n_38,
      \fifo_2_reg[55]_0\(38) => i_cmd_fifo_n_39,
      \fifo_2_reg[55]_0\(37) => i_cmd_fifo_n_40,
      \fifo_2_reg[55]_0\(36) => i_cmd_fifo_n_41,
      \fifo_2_reg[55]_0\(35) => i_cmd_fifo_n_42,
      \fifo_2_reg[55]_0\(34) => i_cmd_fifo_n_43,
      \fifo_2_reg[55]_0\(33) => i_cmd_fifo_n_44,
      \fifo_2_reg[55]_0\(32) => i_cmd_fifo_n_45,
      \fifo_2_reg[55]_0\(31) => i_cmd_fifo_n_46,
      \fifo_2_reg[55]_0\(30) => i_cmd_fifo_n_47,
      \fifo_2_reg[55]_0\(29) => i_cmd_fifo_n_48,
      \fifo_2_reg[55]_0\(28) => i_cmd_fifo_n_49,
      \fifo_2_reg[55]_0\(27) => i_cmd_fifo_n_50,
      \fifo_2_reg[55]_0\(26) => i_cmd_fifo_n_51,
      \fifo_2_reg[55]_0\(25) => i_cmd_fifo_n_52,
      \fifo_2_reg[55]_0\(24) => i_cmd_fifo_n_53,
      \fifo_2_reg[55]_0\(23) => i_cmd_fifo_n_54,
      \fifo_2_reg[55]_0\(22) => i_cmd_fifo_n_55,
      \fifo_2_reg[55]_0\(21) => i_cmd_fifo_n_56,
      \fifo_2_reg[55]_0\(20) => i_cmd_fifo_n_57,
      \fifo_2_reg[55]_0\(19) => i_cmd_fifo_n_58,
      \fifo_2_reg[55]_0\(18) => i_cmd_fifo_n_59,
      \fifo_2_reg[55]_0\(17) => i_cmd_fifo_n_60,
      \fifo_2_reg[55]_0\(16) => i_cmd_fifo_n_61,
      \fifo_2_reg[55]_0\(15) => i_cmd_fifo_n_62,
      \fifo_2_reg[55]_0\(14) => i_cmd_fifo_n_63,
      \fifo_2_reg[55]_0\(13) => i_cmd_fifo_n_64,
      \fifo_2_reg[55]_0\(12) => i_cmd_fifo_n_65,
      \fifo_2_reg[55]_0\(11) => i_cmd_fifo_n_66,
      \fifo_2_reg[55]_0\(10) => i_cmd_fifo_n_67,
      \fifo_2_reg[55]_0\(9) => i_cmd_fifo_n_68,
      \fifo_2_reg[55]_0\(8) => i_cmd_fifo_n_69,
      \fifo_2_reg[55]_0\(7) => i_cmd_fifo_n_70,
      \fifo_2_reg[55]_0\(6) => i_cmd_fifo_n_71,
      \fifo_2_reg[55]_0\(5) => i_cmd_fifo_n_72,
      \fifo_2_reg[55]_0\(4) => i_cmd_fifo_n_73,
      \fifo_2_reg[55]_0\(3) => i_cmd_fifo_n_74,
      \fifo_2_reg[55]_0\(2) => i_cmd_fifo_n_75,
      \fifo_2_reg[55]_0\(1) => i_cmd_fifo_n_76,
      \fifo_2_reg[55]_0\(0) => i_cmd_fifo_n_77,
      fsm_cs(2 downto 0) => fsm_cs(2 downto 0),
      id_fifo_write => id_fifo_write,
      \in\(31 downto 0) => dma_addr_reg(31 downto 0),
      reset_ah => reset_ah,
      s_axis_mm2s_cmd_tready => s_axis_mm2s_cmd_tready,
      upper_segment_is_zero => upper_segment_is_zero,
      v_dma_size_reg(31 downto 0) => v_dma_size_reg(31 downto 0),
      \v_dma_size_reg[2]\(0) => i_cmd_fifo_n_18,
      \v_dma_size_reg[2]_0\(0) => i_cmd_fifo_n_19,
      \v_dma_size_reg[31]\(9 downto 1) => rd_data(32 downto 24),
      \v_dma_size_reg[31]\(0) => rd_data(3)
    );
i_dma: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dfx_controller_dma
     port map (
      D(55) => i_cmd_fifo_n_22,
      D(54) => i_cmd_fifo_n_23,
      D(53) => i_cmd_fifo_n_24,
      D(52) => i_cmd_fifo_n_25,
      D(51) => i_cmd_fifo_n_26,
      D(50) => i_cmd_fifo_n_27,
      D(49) => i_cmd_fifo_n_28,
      D(48) => i_cmd_fifo_n_29,
      D(47) => i_cmd_fifo_n_30,
      D(46) => i_cmd_fifo_n_31,
      D(45) => i_cmd_fifo_n_32,
      D(44) => i_cmd_fifo_n_33,
      D(43) => i_cmd_fifo_n_34,
      D(42) => i_cmd_fifo_n_35,
      D(41) => i_cmd_fifo_n_36,
      D(40) => i_cmd_fifo_n_37,
      D(39) => i_cmd_fifo_n_38,
      D(38) => i_cmd_fifo_n_39,
      D(37) => i_cmd_fifo_n_40,
      D(36) => i_cmd_fifo_n_41,
      D(35) => i_cmd_fifo_n_42,
      D(34) => i_cmd_fifo_n_43,
      D(33) => i_cmd_fifo_n_44,
      D(32) => i_cmd_fifo_n_45,
      D(31) => i_cmd_fifo_n_46,
      D(30) => i_cmd_fifo_n_47,
      D(29) => i_cmd_fifo_n_48,
      D(28) => i_cmd_fifo_n_49,
      D(27) => i_cmd_fifo_n_50,
      D(26) => i_cmd_fifo_n_51,
      D(25) => i_cmd_fifo_n_52,
      D(24) => i_cmd_fifo_n_53,
      D(23) => i_cmd_fifo_n_54,
      D(22) => i_cmd_fifo_n_55,
      D(21) => i_cmd_fifo_n_56,
      D(20) => i_cmd_fifo_n_57,
      D(19) => i_cmd_fifo_n_58,
      D(18) => i_cmd_fifo_n_59,
      D(17) => i_cmd_fifo_n_60,
      D(16) => i_cmd_fifo_n_61,
      D(15) => i_cmd_fifo_n_62,
      D(14) => i_cmd_fifo_n_63,
      D(13) => i_cmd_fifo_n_64,
      D(12) => i_cmd_fifo_n_65,
      D(11) => i_cmd_fifo_n_66,
      D(10) => i_cmd_fifo_n_67,
      D(9) => i_cmd_fifo_n_68,
      D(8) => i_cmd_fifo_n_69,
      D(7) => i_cmd_fifo_n_70,
      D(6) => i_cmd_fifo_n_71,
      D(5) => i_cmd_fifo_n_72,
      D(4) => i_cmd_fifo_n_73,
      D(3) => i_cmd_fifo_n_74,
      D(2) => i_cmd_fifo_n_75,
      D(1) => i_cmd_fifo_n_76,
      D(0) => i_cmd_fifo_n_77,
      E(0) => E(0),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]\(0) => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo\,
      clk => clk,
      cmd_avail => cmd_avail,
      din(33 downto 0) => din(33 downto 0),
      first_word_seen_reg => i_dma_n_41,
      first_word_seen_reg_0 => i_dma_n_42,
      first_word_seen_reg_1 => \^first_word_seen\,
      first_word_seen_reg_2 => first_word_seen_reg_0,
      full => full,
      m_axi_mem_araddr(31 downto 0) => m_axi_mem_araddr(31 downto 0),
      m_axi_mem_arburst(0) => m_axi_mem_arburst(0),
      m_axi_mem_arlen(7 downto 0) => m_axi_mem_arlen(7 downto 0),
      m_axi_mem_arready => m_axi_mem_arready,
      m_axi_mem_arsize(0) => m_axi_mem_arsize(0),
      m_axi_mem_arvalid => m_axi_mem_arvalid,
      m_axi_mem_rdata(31 downto 0) => m_axi_mem_rdata(31 downto 0),
      m_axi_mem_rlast => m_axi_mem_rlast,
      m_axi_mem_rready => m_axi_mem_rready,
      m_axi_mem_rresp(0) => m_axi_mem_rresp(0),
      m_axi_mem_rvalid => m_axi_mem_rvalid,
      \out\ => \out\,
      reset => reset,
      s_axis_mm2s_cmd_tready => s_axis_mm2s_cmd_tready,
      sig_m_valid_out_reg => sig_m_valid_out_reg,
      sig_m_valid_out_reg_0 => sig_m_valid_out_reg_0,
      wr_rst_busy => wr_rst_busy
    );
i_id_fifo: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_glb_srl_fifo__parameterized3\
     port map (
      \FSM_sequential_b_fsm.fsm_cs_reg[0]\ => i_id_fifo_n_9,
      \FSM_sequential_b_fsm.fsm_cs_reg[0]_0\ => i_cmd_fifo_n_5,
      \FSM_sequential_b_fsm.fsm_cs_reg[0]_1\ => i_dma_n_42,
      \FSM_sequential_b_fsm.fsm_cs_reg[0]_2\ => \FSM_sequential_b_fsm.fsm_cs[2]_i_14_n_0\,
      \FSM_sequential_b_fsm.fsm_cs_reg[2]\ => i_id_fifo_n_8,
      \FSM_sequential_b_fsm.fsm_cs_reg[2]_0\ => i_id_fifo_n_10,
      \FSM_sequential_b_fsm.fsm_cs_reg[2]_1\ => i_req_fifo_n_17,
      \FSM_sequential_b_fsm.fsm_cs_reg[2]_2\ => \FSM_sequential_b_fsm.fsm_cs[2]_i_4_n_0\,
      \FSM_sequential_b_fsm.fsm_cs_reg[2]_3\ => \FSM_sequential_b_fsm.fsm_cs[2]_i_5_n_0\,
      Q(0) => rd_data(66),
      aempty => aempty,
      clk => clk,
      \fifo_2_reg[66]\ => i_id_fifo_n_7,
      fsm_cs(2 downto 0) => fsm_cs(2 downto 0),
      id_fifo_almost_empty_d1 => id_fifo_almost_empty_d1,
      id_fifo_almost_empty_d1_reg => i_id_fifo_n_6,
      id_fifo_not_full => id_fifo_not_full,
      id_fifo_read => id_fifo_read,
      id_fifo_read_d1 => id_fifo_read_d1,
      id_fifo_read_d1_reg => id_fifo_read_d1_reg_0,
      id_fifo_read_d2 => id_fifo_read_d2,
      id_fifo_read_d2_reg => i_id_fifo_n_5,
      id_fifo_write => id_fifo_write,
      one_word_bs_detected_reg => one_word_bs_detected_reg_n_0,
      one_word_bs_detected_reg_0 => one_word_bs_detected_i_4_n_0,
      rd_avail => rd_avail,
      recheck_id_reg_source => recheck_id_reg_source,
      recheck_id_reg_source0 => recheck_id_reg_source0,
      recheck_id_reg_source_reg => \^first_word_seen\,
      recheck_id_reg_source_reg_0 => recheck_id_reg_source_reg_0,
      reset => reset,
      reset_ah => reset_ah,
      \rm_id_o_reg[0]\(0) => \^rm_id_o_reg[0]_0\(0),
      two_word_bs_detected_reg => two_word_bs_detected_reg_n_0,
      upper_segment_is_zero => upper_segment_is_zero
    );
i_req_fifo: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_glb_srl_fifo__parameterized1\
     port map (
      CO(0) => i_req_fifo_n_43,
      D(8 downto 0) => v_dma_size0_out(31 downto 23),
      O(3) => i_req_fifo_n_27,
      O(2) => i_req_fifo_n_28,
      O(1) => i_req_fifo_n_29,
      O(0) => i_req_fifo_n_30,
      Q(10) => rd_data(66),
      Q(9 downto 1) => rd_data(32 downto 24),
      Q(0) => rd_data(3),
      S(1) => i_req_fifo_n_14,
      S(0) => i_req_fifo_n_15,
      clk => clk,
      cmd_fifo_not_full => cmd_fifo_not_full,
      fetch_req_reg => i_req_fifo_n_79,
      \fifo_2_reg[13]_0\(3) => i_req_fifo_n_35,
      \fifo_2_reg[13]_0\(2) => i_req_fifo_n_36,
      \fifo_2_reg[13]_0\(1) => i_req_fifo_n_37,
      \fifo_2_reg[13]_0\(0) => i_req_fifo_n_38,
      \fifo_2_reg[17]_0\(3) => i_req_fifo_n_39,
      \fifo_2_reg[17]_0\(2) => i_req_fifo_n_40,
      \fifo_2_reg[17]_0\(1) => i_req_fifo_n_41,
      \fifo_2_reg[17]_0\(0) => i_req_fifo_n_42,
      \fifo_2_reg[1]_0\ => i_req_fifo_n_2,
      \fifo_2_reg[1]_1\ => i_req_fifo_n_17,
      \fifo_2_reg[21]_0\(3) => i_req_fifo_n_44,
      \fifo_2_reg[21]_0\(2) => i_req_fifo_n_45,
      \fifo_2_reg[21]_0\(1) => i_req_fifo_n_46,
      \fifo_2_reg[21]_0\(0) => i_req_fifo_n_47,
      \fifo_2_reg[33]_0\ => i_req_fifo_n_16,
      \fifo_2_reg[61]_0\(3) => i_req_fifo_n_72,
      \fifo_2_reg[61]_0\(2) => i_req_fifo_n_73,
      \fifo_2_reg[61]_0\(1) => i_req_fifo_n_74,
      \fifo_2_reg[61]_0\(0) => i_req_fifo_n_75,
      \fifo_2_reg[64]_0\(2) => i_req_fifo_n_76,
      \fifo_2_reg[64]_0\(1) => i_req_fifo_n_77,
      \fifo_2_reg[64]_0\(0) => i_req_fifo_n_78,
      \fifo_2_reg[66]_0\(64 downto 0) => \in\(64 downto 0),
      \fifo_2_reg[9]_0\(3) => i_req_fifo_n_31,
      \fifo_2_reg[9]_0\(2) => i_req_fifo_n_32,
      \fifo_2_reg[9]_0\(1) => i_req_fifo_n_33,
      \fifo_2_reg[9]_0\(0) => i_req_fifo_n_34,
      fsm_cs(2 downto 0) => fsm_cs(2 downto 0),
      id_fifo_not_full => id_fifo_not_full,
      id_fifo_write => id_fifo_write,
      \in\(31 downto 0) => dma_addr_reg(31 downto 0),
      rd_avail => rd_avail,
      rd_avail_2_reg_0 => i_req_fifo_n_1,
      rd_avail_2_reg_1(3) => i_req_fifo_n_48,
      rd_avail_2_reg_1(2) => i_req_fifo_n_49,
      rd_avail_2_reg_1(1) => i_req_fifo_n_50,
      rd_avail_2_reg_1(0) => i_req_fifo_n_51,
      rd_avail_2_reg_2(3) => i_req_fifo_n_52,
      rd_avail_2_reg_2(2) => i_req_fifo_n_53,
      rd_avail_2_reg_2(1) => i_req_fifo_n_54,
      rd_avail_2_reg_2(0) => i_req_fifo_n_55,
      rd_avail_2_reg_3(3) => i_req_fifo_n_56,
      rd_avail_2_reg_3(2) => i_req_fifo_n_57,
      rd_avail_2_reg_3(1) => i_req_fifo_n_58,
      rd_avail_2_reg_3(0) => i_req_fifo_n_59,
      rd_avail_2_reg_4(3) => i_req_fifo_n_60,
      rd_avail_2_reg_4(2) => i_req_fifo_n_61,
      rd_avail_2_reg_4(1) => i_req_fifo_n_62,
      rd_avail_2_reg_4(0) => i_req_fifo_n_63,
      rd_avail_2_reg_5(3) => i_req_fifo_n_64,
      rd_avail_2_reg_5(2) => i_req_fifo_n_65,
      rd_avail_2_reg_5(1) => i_req_fifo_n_66,
      rd_avail_2_reg_5(0) => i_req_fifo_n_67,
      rd_avail_2_reg_6(3) => i_req_fifo_n_68,
      rd_avail_2_reg_6(2) => i_req_fifo_n_69,
      rd_avail_2_reg_6(1) => i_req_fifo_n_70,
      rd_avail_2_reg_6(0) => i_req_fifo_n_71,
      reqs_stored => reqs_stored,
      reset_ah => reset_ah,
      v_dma_size(8 downto 0) => v_dma_size(31 downto 23),
      v_dma_size_reg(21 downto 2) => v_dma_size_reg(22 downto 3),
      v_dma_size_reg(1 downto 0) => v_dma_size_reg(1 downto 0),
      \v_dma_size_reg[4]_0\(0) => i_cmd_fifo_n_18,
      v_dma_size_reg_4_sp_1 => i_cmd_fifo_n_3,
      vsm_shifter_fetch_req => vsm_shifter_fetch_req
    );
id_fifo_almost_empty_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => aempty,
      Q => id_fifo_almost_empty_d1,
      R => '0'
    );
id_fifo_read_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => id_fifo_read,
      Q => id_fifo_read_d1,
      R => '0'
    );
id_fifo_read_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => id_fifo_read_d1,
      Q => id_fifo_read_d2,
      R => '0'
    );
one_word_bs_detected_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => fsm_cs(1),
      I1 => fsm_cs(2),
      I2 => fsm_cs(0),
      O => one_word_bs_detected_i_4_n_0
    );
one_word_bs_detected_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => i_id_fifo_n_5,
      Q => one_word_bs_detected_reg_n_0,
      R => '0'
    );
recheck_id_reg_source_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => recheck_id_reg_source0,
      Q => recheck_id_reg_source,
      R => '0'
    );
\rm_id_o_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => i_id_fifo_n_7,
      Q => \^rm_id_o_reg[0]_0\(0),
      R => '0'
    );
two_word_bs_detected_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => i_id_fifo_n_6,
      Q => two_word_bs_detected_reg_n_0,
      R => '0'
    );
\upper_segment_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => v_dma_size0_out(23),
      Q => upper_segment(0),
      R => '0'
    );
\upper_segment_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => v_dma_size0_out(24),
      Q => upper_segment(1),
      R => '0'
    );
\upper_segment_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => v_dma_size0_out(25),
      Q => upper_segment(2),
      R => '0'
    );
\upper_segment_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => v_dma_size0_out(26),
      Q => upper_segment(3),
      R => '0'
    );
\upper_segment_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => v_dma_size0_out(27),
      Q => upper_segment(4),
      R => '0'
    );
\upper_segment_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => v_dma_size0_out(28),
      Q => upper_segment(5),
      R => '0'
    );
\upper_segment_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => v_dma_size0_out(29),
      Q => upper_segment(6),
      R => '0'
    );
\upper_segment_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => v_dma_size0_out(30),
      Q => upper_segment(7),
      R => '0'
    );
\upper_segment_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => v_dma_size0_out(31),
      Q => upper_segment(8),
      R => '0'
    );
v_dma_size0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => v_dma_size0_carry_n_0,
      CO(2) => v_dma_size0_carry_n_1,
      CO(1) => v_dma_size0_carry_n_2,
      CO(0) => v_dma_size0_carry_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => v_dma_size_reg(2),
      DI(0) => '0',
      O(3 downto 0) => NLW_v_dma_size0_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 2) => v_dma_size_reg(4 downto 3),
      S(1) => i_cmd_fifo_n_19,
      S(0) => v_dma_size_reg(1)
    );
\v_dma_size0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => v_dma_size0_carry_n_0,
      CO(3) => \v_dma_size0_carry__0_n_0\,
      CO(2) => \v_dma_size0_carry__0_n_1\,
      CO(1) => \v_dma_size0_carry__0_n_2\,
      CO(0) => \v_dma_size0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_v_dma_size0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v_dma_size_reg(8 downto 5)
    );
\v_dma_size0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \v_dma_size0_carry__0_n_0\,
      CO(3) => \v_dma_size0_carry__1_n_0\,
      CO(2) => \v_dma_size0_carry__1_n_1\,
      CO(1) => \v_dma_size0_carry__1_n_2\,
      CO(0) => \v_dma_size0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_v_dma_size0_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v_dma_size_reg(12 downto 9)
    );
\v_dma_size0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \v_dma_size0_carry__1_n_0\,
      CO(3) => \v_dma_size0_carry__2_n_0\,
      CO(2) => \v_dma_size0_carry__2_n_1\,
      CO(1) => \v_dma_size0_carry__2_n_2\,
      CO(0) => \v_dma_size0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_v_dma_size0_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v_dma_size_reg(16 downto 13)
    );
\v_dma_size0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \v_dma_size0_carry__2_n_0\,
      CO(3) => \v_dma_size0_carry__3_n_0\,
      CO(2) => \v_dma_size0_carry__3_n_1\,
      CO(1) => \v_dma_size0_carry__3_n_2\,
      CO(0) => \v_dma_size0_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_v_dma_size0_carry__3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v_dma_size_reg(20 downto 17)
    );
\v_dma_size0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \v_dma_size0_carry__3_n_0\,
      CO(3) => \v_dma_size0_carry__4_n_0\,
      CO(2) => \v_dma_size0_carry__4_n_1\,
      CO(1) => \v_dma_size0_carry__4_n_2\,
      CO(0) => \v_dma_size0_carry__4_n_3\,
      CYINIT => '0',
      DI(3) => i_cmd_fifo_n_4,
      DI(2) => v_dma_size_reg(23),
      DI(1 downto 0) => B"00",
      O(3 downto 2) => v_dma_size(24 downto 23),
      O(1 downto 0) => \NLW_v_dma_size0_carry__4_O_UNCONNECTED\(1 downto 0),
      S(3) => i_cmd_fifo_n_20,
      S(2) => i_cmd_fifo_n_21,
      S(1 downto 0) => v_dma_size_reg(22 downto 21)
    );
\v_dma_size0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \v_dma_size0_carry__4_n_0\,
      CO(3) => \v_dma_size0_carry__5_n_0\,
      CO(2) => \v_dma_size0_carry__5_n_1\,
      CO(1) => \v_dma_size0_carry__5_n_2\,
      CO(0) => \v_dma_size0_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => v_dma_size_reg(27 downto 24),
      O(3 downto 0) => v_dma_size(28 downto 25),
      S(3) => \v_dma_size0_carry__5_i_1_n_0\,
      S(2) => \v_dma_size0_carry__5_i_2_n_0\,
      S(1) => \v_dma_size0_carry__5_i_3_n_0\,
      S(0) => \v_dma_size0_carry__5_i_4_n_0\
    );
\v_dma_size0_carry__5_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => v_dma_size_reg(27),
      I1 => v_dma_size_reg(28),
      O => \v_dma_size0_carry__5_i_1_n_0\
    );
\v_dma_size0_carry__5_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => v_dma_size_reg(26),
      I1 => v_dma_size_reg(27),
      O => \v_dma_size0_carry__5_i_2_n_0\
    );
\v_dma_size0_carry__5_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => v_dma_size_reg(25),
      I1 => v_dma_size_reg(26),
      O => \v_dma_size0_carry__5_i_3_n_0\
    );
\v_dma_size0_carry__5_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => v_dma_size_reg(24),
      I1 => v_dma_size_reg(25),
      O => \v_dma_size0_carry__5_i_4_n_0\
    );
\v_dma_size0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \v_dma_size0_carry__5_n_0\,
      CO(3 downto 2) => \NLW_v_dma_size0_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \v_dma_size0_carry__6_n_2\,
      CO(0) => \v_dma_size0_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => v_dma_size_reg(29 downto 28),
      O(3) => \NLW_v_dma_size0_carry__6_O_UNCONNECTED\(3),
      O(2 downto 0) => v_dma_size(31 downto 29),
      S(3) => '0',
      S(2) => \v_dma_size0_carry__6_i_1_n_0\,
      S(1) => \v_dma_size0_carry__6_i_2_n_0\,
      S(0) => \v_dma_size0_carry__6_i_3_n_0\
    );
\v_dma_size0_carry__6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => v_dma_size_reg(30),
      I1 => v_dma_size_reg(31),
      O => \v_dma_size0_carry__6_i_1_n_0\
    );
\v_dma_size0_carry__6_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => v_dma_size_reg(29),
      I1 => v_dma_size_reg(30),
      O => \v_dma_size0_carry__6_i_2_n_0\
    );
\v_dma_size0_carry__6_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => v_dma_size_reg(28),
      I1 => v_dma_size_reg(29),
      O => \v_dma_size0_carry__6_i_3_n_0\
    );
\v_dma_size_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => i_req_fifo_n_2,
      Q => v_dma_size_reg(0),
      R => '0'
    );
\v_dma_size_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => i_req_fifo_n_37,
      Q => v_dma_size_reg(10),
      R => '0'
    );
\v_dma_size_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => i_req_fifo_n_36,
      Q => v_dma_size_reg(11),
      R => '0'
    );
\v_dma_size_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => i_req_fifo_n_35,
      Q => v_dma_size_reg(12),
      R => '0'
    );
\v_dma_size_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => i_req_fifo_n_42,
      Q => v_dma_size_reg(13),
      R => '0'
    );
\v_dma_size_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => i_req_fifo_n_41,
      Q => v_dma_size_reg(14),
      R => '0'
    );
\v_dma_size_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => i_req_fifo_n_40,
      Q => v_dma_size_reg(15),
      R => '0'
    );
\v_dma_size_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => i_req_fifo_n_39,
      Q => v_dma_size_reg(16),
      R => '0'
    );
\v_dma_size_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => i_req_fifo_n_47,
      Q => v_dma_size_reg(17),
      R => '0'
    );
\v_dma_size_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => i_req_fifo_n_46,
      Q => v_dma_size_reg(18),
      R => '0'
    );
\v_dma_size_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => i_req_fifo_n_45,
      Q => v_dma_size_reg(19),
      R => '0'
    );
\v_dma_size_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => i_req_fifo_n_30,
      Q => v_dma_size_reg(1),
      R => '0'
    );
\v_dma_size_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => i_req_fifo_n_44,
      Q => v_dma_size_reg(20),
      R => '0'
    );
\v_dma_size_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => i_cmd_fifo_n_10,
      Q => v_dma_size_reg(21),
      R => '0'
    );
\v_dma_size_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => i_cmd_fifo_n_9,
      Q => v_dma_size_reg(22),
      R => '0'
    );
\v_dma_size_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => i_cmd_fifo_n_8,
      Q => v_dma_size_reg(23),
      R => '0'
    );
\v_dma_size_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => i_cmd_fifo_n_7,
      Q => v_dma_size_reg(24),
      R => '0'
    );
\v_dma_size_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => i_cmd_fifo_n_14,
      Q => v_dma_size_reg(25),
      R => '0'
    );
\v_dma_size_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => i_cmd_fifo_n_13,
      Q => v_dma_size_reg(26),
      R => '0'
    );
\v_dma_size_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => i_cmd_fifo_n_12,
      Q => v_dma_size_reg(27),
      R => '0'
    );
\v_dma_size_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => i_cmd_fifo_n_11,
      Q => v_dma_size_reg(28),
      R => '0'
    );
\v_dma_size_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => i_cmd_fifo_n_17,
      Q => v_dma_size_reg(29),
      R => '0'
    );
\v_dma_size_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => i_req_fifo_n_29,
      Q => v_dma_size_reg(2),
      R => '0'
    );
\v_dma_size_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => i_cmd_fifo_n_16,
      Q => v_dma_size_reg(30),
      R => '0'
    );
\v_dma_size_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => i_cmd_fifo_n_15,
      Q => v_dma_size_reg(31),
      R => '0'
    );
\v_dma_size_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => i_req_fifo_n_28,
      Q => v_dma_size_reg(3),
      R => '0'
    );
\v_dma_size_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => i_req_fifo_n_27,
      Q => v_dma_size_reg(4),
      R => '0'
    );
\v_dma_size_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => i_req_fifo_n_34,
      Q => v_dma_size_reg(5),
      R => '0'
    );
\v_dma_size_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => i_req_fifo_n_33,
      Q => v_dma_size_reg(6),
      R => '0'
    );
\v_dma_size_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => i_req_fifo_n_32,
      Q => v_dma_size_reg(7),
      R => '0'
    );
\v_dma_size_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => i_req_fifo_n_31,
      Q => v_dma_size_reg(8),
      R => '0'
    );
\v_dma_size_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => i_req_fifo_n_38,
      Q => v_dma_size_reg(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dfx_controller_design_1_dfx_controller_0_0 is
  port (
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    vsm_shifter_hw_triggers : in STD_LOGIC_VECTOR ( 1 downto 0 );
    vsm_shifter_rm_shutdown_req : out STD_LOGIC;
    vsm_shifter_rm_shutdown_ack : in STD_LOGIC;
    vsm_shifter_rm_decouple : out STD_LOGIC;
    vsm_shifter_rm_reset : out STD_LOGIC;
    vsm_shifter_sw_shutdown_req : out STD_LOGIC;
    vsm_shifter_sw_startup_req : out STD_LOGIC;
    vsm_shifter_event_error : out STD_LOGIC;
    icap_clk : in STD_LOGIC;
    icap_reset : in STD_LOGIC;
    icap_i : in STD_LOGIC_VECTOR ( 31 downto 0 );
    icap_o : out STD_LOGIC_VECTOR ( 31 downto 0 );
    icap_csib : out STD_LOGIC;
    icap_rdwrb : out STD_LOGIC;
    s_axi_reg_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_reg_awvalid : in STD_LOGIC;
    s_axi_reg_awready : out STD_LOGIC;
    s_axi_reg_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_reg_wvalid : in STD_LOGIC;
    s_axi_reg_wready : out STD_LOGIC;
    s_axi_reg_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_reg_bvalid : out STD_LOGIC;
    s_axi_reg_bready : in STD_LOGIC;
    s_axi_reg_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_reg_arvalid : in STD_LOGIC;
    s_axi_reg_arready : out STD_LOGIC;
    s_axi_reg_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_reg_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_reg_rvalid : out STD_LOGIC;
    s_axi_reg_rready : in STD_LOGIC;
    m_axi_mem_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_mem_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_mem_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_mem_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_mem_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_mem_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_mem_aruser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_mem_arvalid : out STD_LOGIC;
    m_axi_mem_arready : in STD_LOGIC;
    m_axi_mem_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_mem_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_mem_rlast : in STD_LOGIC;
    m_axi_mem_rvalid : in STD_LOGIC;
    m_axi_mem_rready : out STD_LOGIC
  );
  attribute C_NUM_VIRTUAL_SOCKETS : integer;
  attribute C_NUM_VIRTUAL_SOCKETS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dfx_controller_design_1_dfx_controller_0_0 : entity is 1;
  attribute C_RESET_ACTIVE_LEVEL : string;
  attribute C_RESET_ACTIVE_LEVEL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dfx_controller_design_1_dfx_controller_0_0 : entity is "1'b0";
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dfx_controller_design_1_dfx_controller_0_0 : entity is "zynq";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dfx_controller_design_1_dfx_controller_0_0 : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dfx_controller_design_1_dfx_controller_0_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dfx_controller_design_1_dfx_controller_0_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal axi_write_complete : STD_LOGIC;
  signal axi_write_complete0 : STD_LOGIC;
  signal axi_write_complete026_out : STD_LOGIC;
  signal axi_write_complete030_out : STD_LOGIC;
  signal bs_addr : STD_LOGIC;
  signal cp0_vs_id : STD_LOGIC;
  signal d1 : STD_LOGIC;
  signal fetch0_2_decompress0_axis_bs_tdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal fetch0_2_decompress0_axis_bs_tlast : STD_LOGIC;
  signal fetch0_2_decompress0_axis_bs_tvalid : STD_LOGIC;
  signal fetch0_rm_id_o : STD_LOGIC;
  signal first_word_seen : STD_LOGIC;
  signal full : STD_LOGIC;
  signal i_axi_lite_if_n_50 : STD_LOGIC;
  signal i_axi_lite_if_n_51 : STD_LOGIC;
  signal i_axi_lite_if_n_52 : STD_LOGIC;
  signal i_axi_lite_if_n_53 : STD_LOGIC;
  signal i_axi_lite_if_n_54 : STD_LOGIC;
  signal i_axi_lite_if_n_55 : STD_LOGIC;
  signal i_axi_lite_if_n_57 : STD_LOGIC;
  signal i_axi_lite_if_n_64 : STD_LOGIC;
  signal i_axi_lite_if_n_65 : STD_LOGIC;
  signal i_axi_lite_if_n_67 : STD_LOGIC;
  signal i_axi_lite_if_n_68 : STD_LOGIC;
  signal i_axi_lite_if_n_69 : STD_LOGIC;
  signal i_axi_lite_if_n_70 : STD_LOGIC;
  signal i_axi_lite_if_n_71 : STD_LOGIC;
  signal i_axi_lite_if_n_72 : STD_LOGIC;
  signal i_axi_lite_if_n_73 : STD_LOGIC;
  signal i_axi_lite_if_n_74 : STD_LOGIC;
  signal i_axi_lite_if_n_75 : STD_LOGIC;
  signal i_axi_lite_if_n_76 : STD_LOGIC;
  signal i_cp0_n_10 : STD_LOGIC;
  signal i_cp0_n_11 : STD_LOGIC;
  signal i_cp0_n_12 : STD_LOGIC;
  signal i_cp0_n_7 : STD_LOGIC;
  signal i_cp0_n_8 : STD_LOGIC;
  signal \i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/p_0_in2_in\ : STD_LOGIC;
  signal \i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en\ : STD_LOGIC;
  signal i_vsm_shifter_n_106 : STD_LOGIC;
  signal i_vsm_shifter_n_107 : STD_LOGIC;
  signal i_vsm_shifter_n_11 : STD_LOGIC;
  signal i_vsm_shifter_n_13 : STD_LOGIC;
  signal i_vsm_shifter_n_14 : STD_LOGIC;
  signal i_vsm_shifter_n_16 : STD_LOGIC;
  signal i_vsm_shifter_n_17 : STD_LOGIC;
  signal i_vsm_shifter_n_19 : STD_LOGIC;
  signal i_vsm_shifter_n_2 : STD_LOGIC;
  signal i_vsm_shifter_n_20 : STD_LOGIC;
  signal i_vsm_shifter_n_21 : STD_LOGIC;
  signal i_vsm_shifter_n_22 : STD_LOGIC;
  signal i_vsm_shifter_n_4 : STD_LOGIC;
  signal i_vsm_shifter_n_93 : STD_LOGIC;
  signal in_shutdown : STD_LOGIC;
  signal \^m_axi_mem_arburst\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^m_axi_mem_arsize\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal p_0_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal p_4_in : STD_LOGIC;
  signal read_from_bs_info_registers_cmb : STD_LOGIC;
  signal read_from_rm_info_registers_cmb : STD_LOGIC;
  signal read_from_trigger_registers_cmb : STD_LOGIC;
  signal reg_rdata_bs_table_address : STD_LOGIC;
  signal reg_rdata_bs_table_address0_out : STD_LOGIC_VECTOR ( 12 downto 9 );
  signal reg_rdata_bs_table_size : STD_LOGIC;
  signal reg_rdata_bs_table_size0_out : STD_LOGIC_VECTOR ( 12 downto 9 );
  signal reg_rdata_rm_table_ctrl1_out : STD_LOGIC_VECTOR ( 12 downto 9 );
  signal reg_read_complete_bs_table_vec : STD_LOGIC;
  signal reg_read_complete_rm_table_vec : STD_LOGIC;
  signal reg_read_complete_trigger_table_vec : STD_LOGIC;
  signal reg_write_complete_ctrl_reg : STD_LOGIC;
  signal reset_ah : STD_LOGIC;
  signal \^s_axi_reg_awready\ : STD_LOGIC;
  signal \^s_axi_reg_bresp\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^s_axi_reg_rresp\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal s_axis_ctrl_tready_i1 : STD_LOGIC;
  signal start_axi_read0 : STD_LOGIC;
  signal start_axi_read028_out : STD_LOGIC;
  signal start_axi_read032_out : STD_LOGIC;
  signal sw_ok_to_proceed_d00 : STD_LOGIC;
  signal sw_trigger_id : STD_LOGIC;
  signal user_restarted_with_status059_out : STD_LOGIC;
  signal vsm_reg_addr : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal vsm_reg_tready : STD_LOGIC_VECTOR ( 0 to 0 );
  signal vsm_reg_wdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal vsm_shifter_fetch_addr : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal vsm_shifter_fetch_req : STD_LOGIC;
  signal vsm_shifter_fetch_rm_id : STD_LOGIC;
  signal vsm_shifter_fetch_size : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal vsm_shifter_reg_rdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal wr_rst_busy : STD_LOGIC;
  signal write_to_bs_info_registers_cmb : STD_LOGIC;
  signal write_to_rm_info_registers_cmb : STD_LOGIC;
  signal write_to_trigger_registers_cmb : STD_LOGIC;
  signal xpm_fifo_full : STD_LOGIC;
begin
  icap_rdwrb <= \<const0>\;
  m_axi_mem_arburst(1) <= \<const0>\;
  m_axi_mem_arburst(0) <= \^m_axi_mem_arburst\(0);
  m_axi_mem_arcache(3) <= \<const0>\;
  m_axi_mem_arcache(2) <= \<const0>\;
  m_axi_mem_arcache(1) <= \<const1>\;
  m_axi_mem_arcache(0) <= \<const1>\;
  m_axi_mem_arprot(2) <= \<const0>\;
  m_axi_mem_arprot(1) <= \<const0>\;
  m_axi_mem_arprot(0) <= \<const0>\;
  m_axi_mem_arsize(2) <= \<const0>\;
  m_axi_mem_arsize(1) <= \^m_axi_mem_arsize\(1);
  m_axi_mem_arsize(0) <= \<const0>\;
  m_axi_mem_aruser(3) <= \<const0>\;
  m_axi_mem_aruser(2) <= \<const0>\;
  m_axi_mem_aruser(1) <= \<const0>\;
  m_axi_mem_aruser(0) <= \<const0>\;
  s_axi_reg_awready <= \^s_axi_reg_awready\;
  s_axi_reg_bresp(1) <= \^s_axi_reg_bresp\(1);
  s_axi_reg_bresp(0) <= \<const0>\;
  s_axi_reg_rresp(1) <= \^s_axi_reg_rresp\(1);
  s_axi_reg_rresp(0) <= \<const0>\;
  s_axi_reg_wready <= \^s_axi_reg_awready\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
i_axi_lite_if: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_lite_if
     port map (
      D(31 downto 0) => vsm_shifter_reg_rdata(31 downto 0),
      E(0) => s_axi_reg_arready,
      Q(2 downto 0) => vsm_reg_addr(4 downto 2),
      axi_write_complete => axi_write_complete,
      axi_write_complete0 => axi_write_complete0,
      axi_write_complete026_out => axi_write_complete026_out,
      axi_write_complete030_out => axi_write_complete030_out,
      \b_bs_info.b_read_from_bs_info_registers_edge.start_axi_read_reg\ => i_vsm_shifter_n_17,
      \b_bs_info.b_write_to_bs_info_registers_edge.axi_write_complete_reg\ => i_vsm_shifter_n_13,
      \b_bs_info.reg_rdata_bs_table_address_reg[31]\ => i_vsm_shifter_n_2,
      \b_bs_info.reg_rdata_bs_table_address_reg[31]_0\ => i_vsm_shifter_n_4,
      \b_bs_info.reg_rdata_bs_table_size_reg[10]\ => i_axi_lite_if_n_74,
      \b_bs_info.reg_rdata_bs_table_size_reg[11]\ => i_axi_lite_if_n_75,
      \b_bs_info.reg_rdata_bs_table_size_reg[12]\ => i_axi_lite_if_n_76,
      \b_bs_info.reg_rdata_bs_table_size_reg[9]\ => i_axi_lite_if_n_73,
      \b_rm_info.b_read_from_rm_info_registers_edge.start_axi_read_reg\ => i_vsm_shifter_n_16,
      \b_rm_info.b_write_to_rm_info_registers_edge.axi_write_complete_reg\ => i_vsm_shifter_n_11,
      \b_rm_info.bs_addr_reg[0]\ => i_axi_lite_if_n_65,
      \b_trigger_table.b_write_to_trigger_registers_edge.axi_write_complete_reg\ => i_vsm_shifter_n_14,
      bs_addr => bs_addr,
      clk => clk,
      d1 => d1,
      full_flag_reg => i_cp0_n_7,
      full_flag_reg_0 => i_cp0_n_8,
      full_flag_reg_1 => i_vsm_shifter_n_93,
      full_flag_reg_2 => i_vsm_shifter_n_22,
      in_shutdown => in_shutdown,
      in_shutdown_reg => i_axi_lite_if_n_68,
      \opt_has_pipe.first_q_reg[0]\ => i_axi_lite_if_n_55,
      \out\ => reg_read_complete_trigger_table_vec,
      read_from_bs_info_registers_cmb => read_from_bs_info_registers_cmb,
      read_from_rm_info_registers_cmb => read_from_rm_info_registers_cmb,
      read_from_trigger_registers_cmb => read_from_trigger_registers_cmb,
      \reg_rdata_reg[12]\(3 downto 0) => reg_rdata_bs_table_size0_out(12 downto 9),
      \reg_rdata_reg[12]_0\(3 downto 0) => reg_rdata_bs_table_address0_out(12 downto 9),
      \reg_rdata_reg[9]\ => reg_read_complete_bs_table_vec,
      \reg_rdata_reg[9]_0\ => reg_read_complete_rm_table_vec,
      reg_rdata_rm_table_ctrl1_out(3 downto 0) => reg_rdata_rm_table_ctrl1_out(12 downto 9),
      reg_write_complete_ctrl_reg => reg_write_complete_ctrl_reg,
      reg_write_complete_ctrl_reg_reg => i_axi_lite_if_n_51,
      reset => reset,
      reset_0 => i_axi_lite_if_n_72,
      reset_ah => reset_ah,
      \rm_id_reg[0]\ => i_axi_lite_if_n_64,
      s_axi_reg_araddr(4 downto 0) => s_axi_reg_araddr(6 downto 2),
      s_axi_reg_arvalid => s_axi_reg_arvalid,
      s_axi_reg_awaddr(4 downto 0) => s_axi_reg_awaddr(6 downto 2),
      s_axi_reg_awready => \^s_axi_reg_awready\,
      s_axi_reg_awvalid => s_axi_reg_awvalid,
      s_axi_reg_bready => s_axi_reg_bready,
      s_axi_reg_bresp(0) => \^s_axi_reg_bresp\(1),
      s_axi_reg_bvalid => s_axi_reg_bvalid,
      s_axi_reg_rdata(31 downto 0) => s_axi_reg_rdata(31 downto 0),
      s_axi_reg_rready => s_axi_reg_rready,
      s_axi_reg_rresp(0) => \^s_axi_reg_rresp\(1),
      s_axi_reg_rvalid => s_axi_reg_rvalid,
      s_axi_reg_wdata(31 downto 0) => s_axi_reg_wdata(31 downto 0),
      s_axi_reg_wvalid => s_axi_reg_wvalid,
      \s_axi_rresp_i_reg[1]_0\ => i_vsm_shifter_n_107,
      \s_axi_rresp_i_reg[1]_1\ => i_vsm_shifter_n_106,
      s_axis_ctrl_tready_i1 => s_axis_ctrl_tready_i1,
      shutdown_bit_reg => i_vsm_shifter_n_19,
      start_axi_read0 => start_axi_read0,
      start_axi_read028_out => start_axi_read028_out,
      start_axi_read032_out => start_axi_read032_out,
      sw_ok_to_proceed_d00 => sw_ok_to_proceed_d00,
      sw_trigger_id => sw_trigger_id,
      user_restarted_with_status059_out => user_restarted_with_status059_out,
      \vsm_addr_reg[2]_0\ => i_axi_lite_if_n_57,
      \vsm_addr_reg[2]_1\(0) => reg_rdata_bs_table_size,
      \vsm_addr_reg[3]_0\ => i_axi_lite_if_n_54,
      \vsm_addr_reg[3]_1\(0) => reg_rdata_bs_table_address,
      \vsm_addr_reg[3]_2\ => i_axi_lite_if_n_71,
      \vsm_addr_reg[6]_0\ => i_axi_lite_if_n_52,
      \vsm_addr_reg[6]_1\ => i_axi_lite_if_n_67,
      vsm_reg_tready(0) => vsm_reg_tready(0),
      vsm_rnw_reg_0 => i_axi_lite_if_n_50,
      vsm_shifter_fetch_rm_id => vsm_shifter_fetch_rm_id,
      \vsm_tvalid_i_reg[0]_0\ => i_axi_lite_if_n_53,
      \vsm_wdata_reg[0]_0\ => i_axi_lite_if_n_70,
      \vsm_wdata_reg[31]_0\(31 downto 0) => vsm_reg_wdata(31 downto 0),
      \vsm_wdata_reg[8]_0\ => i_axi_lite_if_n_69,
      write_to_bs_info_registers_cmb => write_to_bs_info_registers_cmb,
      write_to_rm_info_registers_cmb => write_to_rm_info_registers_cmb,
      write_to_trigger_registers_cmb => write_to_trigger_registers_cmb
    );
i_cp0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dfx_controller_design_1_dfx_controller_0_0_icap_if_0
     port map (
      E(0) => \i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en\,
      bad_config_error_flag_reg => i_cp0_n_8,
      cc_done_reg_0 => i_cp0_n_7,
      clk => clk,
      cp0_vs_id => cp0_vs_id,
      din(33 downto 2) => fetch0_2_decompress0_axis_bs_tdata(31 downto 0),
      din(1) => p_1_in,
      din(0) => fetch0_2_decompress0_axis_bs_tlast,
      first_word_seen => first_word_seen,
      first_word_seen_reg => i_cp0_n_12,
      full => full,
      full_flag_reg => i_vsm_shifter_n_20,
      full_flag_reg_0 => i_vsm_shifter_n_21,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\ => xpm_fifo_full,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\ => i_cp0_n_11,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg\ => fetch0_2_decompress0_axis_bs_tvalid,
      \gen_rd_b.doutb_reg_reg[1]\(0) => fetch0_rm_id_o,
      icap_clk => icap_clk,
      icap_csib => icap_csib,
      icap_i(1 downto 0) => icap_i(7 downto 6),
      icap_o(31 downto 0) => icap_o(31 downto 0),
      icap_reset => icap_reset,
      \out\ => \i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/p_0_in2_in\,
      p_3_in => p_3_in,
      p_4_in => p_4_in,
      reset => reset,
      reset_ah => reset_ah,
      sig_last_reg_out_reg => i_cp0_n_10,
      wr_rst_busy => wr_rst_busy
    );
i_fetch0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dfx_controller_design_1_dfx_controller_0_0_fetch
     port map (
      E(0) => \i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en\,
      clk => clk,
      din(33 downto 2) => fetch0_2_decompress0_axis_bs_tdata(31 downto 0),
      din(1) => p_1_in,
      din(0) => fetch0_2_decompress0_axis_bs_tlast,
      first_word_seen => first_word_seen,
      first_word_seen_reg_0 => xpm_fifo_full,
      full => full,
      id_fifo_read_d1_reg_0 => i_cp0_n_12,
      \in\(64) => vsm_shifter_fetch_rm_id,
      \in\(63 downto 32) => vsm_shifter_fetch_addr(31 downto 0),
      \in\(31 downto 0) => vsm_shifter_fetch_size(31 downto 0),
      m_axi_mem_araddr(31 downto 0) => m_axi_mem_araddr(31 downto 0),
      m_axi_mem_arburst(0) => \^m_axi_mem_arburst\(0),
      m_axi_mem_arlen(7 downto 0) => m_axi_mem_arlen(7 downto 0),
      m_axi_mem_arready => m_axi_mem_arready,
      m_axi_mem_arsize(0) => \^m_axi_mem_arsize\(1),
      m_axi_mem_arvalid => m_axi_mem_arvalid,
      m_axi_mem_rdata(31 downto 0) => m_axi_mem_rdata(31 downto 0),
      m_axi_mem_rlast => m_axi_mem_rlast,
      m_axi_mem_rready => m_axi_mem_rready,
      m_axi_mem_rresp(0) => m_axi_mem_rresp(1),
      m_axi_mem_rvalid => m_axi_mem_rvalid,
      \out\ => \i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/p_0_in2_in\,
      p_0_in => p_0_in,
      recheck_id_reg_source_reg_0 => i_cp0_n_10,
      reset => reset,
      reset_ah => reset_ah,
      \rm_id_o_reg[0]_0\(0) => fetch0_rm_id_o,
      sig_m_valid_out_reg => fetch0_2_decompress0_axis_bs_tvalid,
      sig_m_valid_out_reg_0 => i_cp0_n_11,
      vsm_shifter_fetch_req => vsm_shifter_fetch_req,
      wr_rst_busy => wr_rst_busy
    );
i_vsm_shifter: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dfx_controller_design_1_dfx_controller_0_0_vsm_shifter
     port map (
      D(31 downto 0) => vsm_shifter_reg_rdata(31 downto 0),
      E(0) => reg_rdata_bs_table_size,
      Q(2 downto 0) => vsm_reg_addr(4 downto 2),
      axi_write_complete => axi_write_complete,
      axi_write_complete0 => axi_write_complete0,
      axi_write_complete026_out => axi_write_complete026_out,
      axi_write_complete030_out => axi_write_complete030_out,
      \b_bs_info.b_read_from_bs_info_registers_edge.d1_reg_0\ => i_vsm_shifter_n_17,
      \b_bs_info.b_write_to_bs_info_registers_edge.axi_write_complete_reg_0\ => i_vsm_shifter_n_106,
      \b_bs_info.b_write_to_bs_info_registers_edge.d1_reg_0\ => i_vsm_shifter_n_13,
      \b_bs_info.gen_address_reg.access_address_del_reg[0]_0\ => i_axi_lite_if_n_65,
      \b_bs_info.reg_rdata_bs_table_address_reg[12]_0\(3 downto 0) => reg_rdata_bs_table_address0_out(12 downto 9),
      \b_bs_info.reg_rdata_bs_table_address_reg[31]_0\ => i_axi_lite_if_n_57,
      \b_bs_info.reg_rdata_bs_table_address_reg[31]_1\(0) => reg_rdata_bs_table_address,
      \b_bs_info.reg_rdata_bs_table_size_reg[12]_0\(3 downto 0) => reg_rdata_bs_table_size0_out(12 downto 9),
      \b_rm_info.b_read_from_rm_info_registers_edge.d1_reg_0\ => i_vsm_shifter_n_16,
      \b_rm_info.b_write_to_rm_info_registers_edge.d1_reg_0\ => i_vsm_shifter_n_11,
      \b_rm_info.gen_address_reg.access_address_del_reg[0]_0\ => i_axi_lite_if_n_64,
      \b_rm_info.reg_rdata_rm_table_ctrl_reg[12]_0\(3 downto 0) => reg_rdata_rm_table_ctrl1_out(12 downto 9),
      \b_trigger_table.b_write_to_trigger_registers_edge.d1_reg_0\ => i_vsm_shifter_n_14,
      \b_trigger_table.gen_address_reg.access_address_del_reg[0]_0\ => i_axi_lite_if_n_67,
      bad_config_error_flag_reg_0 => i_vsm_shifter_n_20,
      bs_addr => bs_addr,
      clk => clk,
      cp0_vs_id => cp0_vs_id,
      \current_state_reg[0]_0\ => i_vsm_shifter_n_93,
      d1 => d1,
      din(0) => p_1_in,
      fetch_error_flag_reg_0 => i_vsm_shifter_n_21,
      full_flag_reg_0 => i_vsm_shifter_n_22,
      full_flag_reg_1 => i_axi_lite_if_n_69,
      \in\(64) => vsm_shifter_fetch_rm_id,
      \in\(63 downto 32) => vsm_shifter_fetch_addr(31 downto 0),
      \in\(31 downto 0) => vsm_shifter_fetch_size(31 downto 0),
      in_shutdown => in_shutdown,
      \opt_has_pipe.first_q_reg[0]\ => reg_read_complete_rm_table_vec,
      \opt_has_pipe.first_q_reg[0]_0\ => i_vsm_shifter_n_2,
      \opt_has_pipe.first_q_reg[0]_1\ => reg_read_complete_bs_table_vec,
      \opt_has_pipe.first_q_reg[0]_2\ => i_vsm_shifter_n_4,
      \opt_has_pipe.first_q_reg[0]_3\ => i_vsm_shifter_n_107,
      \out\ => reg_read_complete_trigger_table_vec,
      p_0_in => p_0_in,
      p_3_in => p_3_in,
      p_4_in => p_4_in,
      read_from_bs_info_registers_cmb => read_from_bs_info_registers_cmb,
      read_from_rm_info_registers_cmb => read_from_rm_info_registers_cmb,
      read_from_trigger_registers_cmb => read_from_trigger_registers_cmb,
      \reg_rdata_reg[10]_0\ => i_axi_lite_if_n_74,
      \reg_rdata_reg[11]_0\ => i_axi_lite_if_n_75,
      \reg_rdata_reg[12]_0\ => i_axi_lite_if_n_76,
      \reg_rdata_reg[31]_0\ => i_axi_lite_if_n_53,
      \reg_rdata_reg[31]_1\ => i_axi_lite_if_n_52,
      \reg_rdata_reg[8]_0\ => i_axi_lite_if_n_54,
      \reg_rdata_reg[8]_1\ => i_axi_lite_if_n_55,
      \reg_rdata_reg[9]_0\ => i_axi_lite_if_n_73,
      reg_tready_d1_reg_0 => i_axi_lite_if_n_50,
      reg_wdata(31 downto 0) => vsm_reg_wdata(31 downto 0),
      reg_write_complete_ctrl_reg => reg_write_complete_ctrl_reg,
      reg_write_complete_sw_trigger_reg_reg_0 => i_axi_lite_if_n_71,
      reset => reset,
      reset_ah => reset_ah,
      rm_reset_i_reg_0 => i_axi_lite_if_n_72,
      s_axis_ctrl_tready_i1 => s_axis_ctrl_tready_i1,
      shutdown_bit_reg_0 => i_vsm_shifter_n_19,
      shutdown_bit_reg_1 => i_axi_lite_if_n_68,
      start_axi_read0 => start_axi_read0,
      start_axi_read028_out => start_axi_read028_out,
      start_axi_read032_out => start_axi_read032_out,
      sw_ok_to_proceed_d00 => sw_ok_to_proceed_d00,
      sw_shutdown_req_i_reg_0 => i_axi_lite_if_n_51,
      sw_trigger_id => sw_trigger_id,
      \sw_trigger_id_reg[0]_0\ => i_axi_lite_if_n_70,
      user_restarted_with_status059_out => user_restarted_with_status059_out,
      vsm_reg_tready(0) => vsm_reg_tready(0),
      vsm_shifter_event_error => vsm_shifter_event_error,
      vsm_shifter_fetch_req => vsm_shifter_fetch_req,
      vsm_shifter_hw_triggers(1 downto 0) => vsm_shifter_hw_triggers(1 downto 0),
      vsm_shifter_rm_decouple => vsm_shifter_rm_decouple,
      vsm_shifter_rm_reset => vsm_shifter_rm_reset,
      vsm_shifter_rm_shutdown_ack => vsm_shifter_rm_shutdown_ack,
      vsm_shifter_rm_shutdown_req => vsm_shifter_rm_shutdown_req,
      vsm_shifter_sw_shutdown_req => vsm_shifter_sw_shutdown_req,
      vsm_shifter_sw_startup_req => vsm_shifter_sw_startup_req,
      write_to_bs_info_registers_cmb => write_to_bs_info_registers_cmb,
      write_to_rm_info_registers_cmb => write_to_rm_info_registers_cmb,
      write_to_trigger_registers_cmb => write_to_trigger_registers_cmb
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    m_axi_mem_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_mem_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_mem_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_mem_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_mem_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_mem_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_mem_aruser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_mem_arvalid : out STD_LOGIC;
    m_axi_mem_arready : in STD_LOGIC;
    m_axi_mem_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_mem_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_mem_rlast : in STD_LOGIC;
    m_axi_mem_rvalid : in STD_LOGIC;
    m_axi_mem_rready : out STD_LOGIC;
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    icap_clk : in STD_LOGIC;
    icap_reset : in STD_LOGIC;
    icap_csib : out STD_LOGIC;
    icap_rdwrb : out STD_LOGIC;
    icap_i : in STD_LOGIC_VECTOR ( 31 downto 0 );
    icap_o : out STD_LOGIC_VECTOR ( 31 downto 0 );
    vsm_shifter_hw_triggers : in STD_LOGIC_VECTOR ( 1 downto 0 );
    vsm_shifter_rm_shutdown_req : out STD_LOGIC;
    vsm_shifter_rm_shutdown_ack : in STD_LOGIC;
    vsm_shifter_rm_decouple : out STD_LOGIC;
    vsm_shifter_rm_reset : out STD_LOGIC;
    vsm_shifter_event_error : out STD_LOGIC;
    vsm_shifter_sw_shutdown_req : out STD_LOGIC;
    vsm_shifter_sw_startup_req : out STD_LOGIC;
    s_axi_reg_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_reg_awvalid : in STD_LOGIC;
    s_axi_reg_awready : out STD_LOGIC;
    s_axi_reg_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_reg_wvalid : in STD_LOGIC;
    s_axi_reg_wready : out STD_LOGIC;
    s_axi_reg_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_reg_bvalid : out STD_LOGIC;
    s_axi_reg_bready : in STD_LOGIC;
    s_axi_reg_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_reg_arvalid : in STD_LOGIC;
    s_axi_reg_arready : out STD_LOGIC;
    s_axi_reg_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_reg_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_reg_rvalid : out STD_LOGIC;
    s_axi_reg_rready : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "design_1_dfx_controller_0_0,dfx_controller_design_1_dfx_controller_0_0,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "dfx_controller_design_1_dfx_controller_0_0,Vivado 2020.1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  attribute C_NUM_VIRTUAL_SOCKETS : integer;
  attribute C_NUM_VIRTUAL_SOCKETS of U0 : label is 1;
  attribute C_RESET_ACTIVE_LEVEL : string;
  attribute C_RESET_ACTIVE_LEVEL of U0 : label is "1'b0";
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "zynq";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of U0 : label is "soft";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clk : signal is "xilinx.com:signal:clock:1.0 CLK CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clk : signal is "XIL_INTERFACENAME CLK, ASSOCIATED_BUSIF M_AXI_MEM:s_axi_reg, ASSOCIATED_RESET reset, FREQ_HZ 1e+08, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute x_interface_info of icap_clk : signal is "xilinx.com:signal:clock:1.0 ICAP_CLK CLK";
  attribute x_interface_parameter of icap_clk : signal is "XIL_INTERFACENAME ICAP_CLK, ASSOCIATED_BUSIF ICAP, ASSOCIATED_RESET icap_reset, FREQ_HZ 1e+08, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute x_interface_info of icap_csib : signal is "xilinx.com:interface:icap:1.0 ICAP csib";
  attribute x_interface_info of icap_rdwrb : signal is "xilinx.com:interface:icap:1.0 ICAP rdwrb";
  attribute x_interface_info of icap_reset : signal is "xilinx.com:signal:reset:1.0 icap_reset RST";
  attribute x_interface_parameter of icap_reset : signal is "XIL_INTERFACENAME icap_reset, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute x_interface_info of m_axi_mem_arready : signal is "xilinx.com:interface:aximm:1.0 M_AXI_MEM ARREADY";
  attribute x_interface_info of m_axi_mem_arvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI_MEM ARVALID";
  attribute x_interface_info of m_axi_mem_rlast : signal is "xilinx.com:interface:aximm:1.0 M_AXI_MEM RLAST";
  attribute x_interface_info of m_axi_mem_rready : signal is "xilinx.com:interface:aximm:1.0 M_AXI_MEM RREADY";
  attribute x_interface_info of m_axi_mem_rvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI_MEM RVALID";
  attribute x_interface_info of reset : signal is "xilinx.com:signal:reset:1.0 reset RST";
  attribute x_interface_parameter of reset : signal is "XIL_INTERFACENAME reset, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute x_interface_info of s_axi_reg_arready : signal is "xilinx.com:interface:aximm:1.0 s_axi_reg ARREADY";
  attribute x_interface_info of s_axi_reg_arvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi_reg ARVALID";
  attribute x_interface_info of s_axi_reg_awready : signal is "xilinx.com:interface:aximm:1.0 s_axi_reg AWREADY";
  attribute x_interface_info of s_axi_reg_awvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi_reg AWVALID";
  attribute x_interface_info of s_axi_reg_bready : signal is "xilinx.com:interface:aximm:1.0 s_axi_reg BREADY";
  attribute x_interface_info of s_axi_reg_bvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi_reg BVALID";
  attribute x_interface_info of s_axi_reg_rready : signal is "xilinx.com:interface:aximm:1.0 s_axi_reg RREADY";
  attribute x_interface_info of s_axi_reg_rvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi_reg RVALID";
  attribute x_interface_info of s_axi_reg_wready : signal is "xilinx.com:interface:aximm:1.0 s_axi_reg WREADY";
  attribute x_interface_info of s_axi_reg_wvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi_reg WVALID";
  attribute x_interface_info of icap_i : signal is "xilinx.com:interface:icap:1.0 ICAP o";
  attribute x_interface_info of icap_o : signal is "xilinx.com:interface:icap:1.0 ICAP i";
  attribute x_interface_info of m_axi_mem_araddr : signal is "xilinx.com:interface:aximm:1.0 M_AXI_MEM ARADDR";
  attribute x_interface_parameter of m_axi_mem_araddr : signal is "XIL_INTERFACENAME M_AXI_MEM, DATA_WIDTH 32, PROTOCOL AXI4, FREQ_HZ 1e+08, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 4, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_ONLY, HAS_BURST 1, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 0, HAS_BRESP 0, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 256, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute x_interface_info of m_axi_mem_arburst : signal is "xilinx.com:interface:aximm:1.0 M_AXI_MEM ARBURST";
  attribute x_interface_info of m_axi_mem_arcache : signal is "xilinx.com:interface:aximm:1.0 M_AXI_MEM ARCACHE";
  attribute x_interface_info of m_axi_mem_arlen : signal is "xilinx.com:interface:aximm:1.0 M_AXI_MEM ARLEN";
  attribute x_interface_info of m_axi_mem_arprot : signal is "xilinx.com:interface:aximm:1.0 M_AXI_MEM ARPROT";
  attribute x_interface_info of m_axi_mem_arsize : signal is "xilinx.com:interface:aximm:1.0 M_AXI_MEM ARSIZE";
  attribute x_interface_info of m_axi_mem_aruser : signal is "xilinx.com:interface:aximm:1.0 M_AXI_MEM ARUSER";
  attribute x_interface_info of m_axi_mem_rdata : signal is "xilinx.com:interface:aximm:1.0 M_AXI_MEM RDATA";
  attribute x_interface_info of m_axi_mem_rresp : signal is "xilinx.com:interface:aximm:1.0 M_AXI_MEM RRESP";
  attribute x_interface_info of s_axi_reg_araddr : signal is "xilinx.com:interface:aximm:1.0 s_axi_reg ARADDR";
  attribute x_interface_info of s_axi_reg_awaddr : signal is "xilinx.com:interface:aximm:1.0 s_axi_reg AWADDR";
  attribute x_interface_parameter of s_axi_reg_awaddr : signal is "XIL_INTERFACENAME s_axi_reg, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 1e+08, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 0, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute x_interface_info of s_axi_reg_bresp : signal is "xilinx.com:interface:aximm:1.0 s_axi_reg BRESP";
  attribute x_interface_info of s_axi_reg_rdata : signal is "xilinx.com:interface:aximm:1.0 s_axi_reg RDATA";
  attribute x_interface_info of s_axi_reg_rresp : signal is "xilinx.com:interface:aximm:1.0 s_axi_reg RRESP";
  attribute x_interface_info of s_axi_reg_wdata : signal is "xilinx.com:interface:aximm:1.0 s_axi_reg WDATA";
begin
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dfx_controller_design_1_dfx_controller_0_0
     port map (
      clk => clk,
      icap_clk => icap_clk,
      icap_csib => icap_csib,
      icap_i(31 downto 0) => icap_i(31 downto 0),
      icap_o(31 downto 0) => icap_o(31 downto 0),
      icap_rdwrb => icap_rdwrb,
      icap_reset => icap_reset,
      m_axi_mem_araddr(31 downto 0) => m_axi_mem_araddr(31 downto 0),
      m_axi_mem_arburst(1 downto 0) => m_axi_mem_arburst(1 downto 0),
      m_axi_mem_arcache(3 downto 0) => m_axi_mem_arcache(3 downto 0),
      m_axi_mem_arlen(7 downto 0) => m_axi_mem_arlen(7 downto 0),
      m_axi_mem_arprot(2 downto 0) => m_axi_mem_arprot(2 downto 0),
      m_axi_mem_arready => m_axi_mem_arready,
      m_axi_mem_arsize(2 downto 0) => m_axi_mem_arsize(2 downto 0),
      m_axi_mem_aruser(3 downto 0) => m_axi_mem_aruser(3 downto 0),
      m_axi_mem_arvalid => m_axi_mem_arvalid,
      m_axi_mem_rdata(31 downto 0) => m_axi_mem_rdata(31 downto 0),
      m_axi_mem_rlast => m_axi_mem_rlast,
      m_axi_mem_rready => m_axi_mem_rready,
      m_axi_mem_rresp(1 downto 0) => m_axi_mem_rresp(1 downto 0),
      m_axi_mem_rvalid => m_axi_mem_rvalid,
      reset => reset,
      s_axi_reg_araddr(31 downto 0) => s_axi_reg_araddr(31 downto 0),
      s_axi_reg_arready => s_axi_reg_arready,
      s_axi_reg_arvalid => s_axi_reg_arvalid,
      s_axi_reg_awaddr(31 downto 0) => s_axi_reg_awaddr(31 downto 0),
      s_axi_reg_awready => s_axi_reg_awready,
      s_axi_reg_awvalid => s_axi_reg_awvalid,
      s_axi_reg_bready => s_axi_reg_bready,
      s_axi_reg_bresp(1 downto 0) => s_axi_reg_bresp(1 downto 0),
      s_axi_reg_bvalid => s_axi_reg_bvalid,
      s_axi_reg_rdata(31 downto 0) => s_axi_reg_rdata(31 downto 0),
      s_axi_reg_rready => s_axi_reg_rready,
      s_axi_reg_rresp(1 downto 0) => s_axi_reg_rresp(1 downto 0),
      s_axi_reg_rvalid => s_axi_reg_rvalid,
      s_axi_reg_wdata(31 downto 0) => s_axi_reg_wdata(31 downto 0),
      s_axi_reg_wready => s_axi_reg_wready,
      s_axi_reg_wvalid => s_axi_reg_wvalid,
      vsm_shifter_event_error => vsm_shifter_event_error,
      vsm_shifter_hw_triggers(1 downto 0) => vsm_shifter_hw_triggers(1 downto 0),
      vsm_shifter_rm_decouple => vsm_shifter_rm_decouple,
      vsm_shifter_rm_reset => vsm_shifter_rm_reset,
      vsm_shifter_rm_shutdown_ack => vsm_shifter_rm_shutdown_ack,
      vsm_shifter_rm_shutdown_req => vsm_shifter_rm_shutdown_req,
      vsm_shifter_sw_shutdown_req => vsm_shifter_sw_shutdown_req,
      vsm_shifter_sw_startup_req => vsm_shifter_sw_startup_req
    );
end STRUCTURE;
