// Seed: 1368944296
module module_0 (
    input  tri1 id_0,
    output wor  id_1,
    output wand id_2,
    output tri1 id_3
);
  module_2 modCall_1 ();
  wire id_5;
endmodule
module module_1 (
    output wand id_0,
    output supply0 id_1,
    output wor id_2,
    output wand id_3,
    input tri0 id_4,
    input tri0 id_5,
    input wand id_6
);
  union packed {
    logic id_8;
    logic id_9;
  }
      id_10, id_11;
  module_0 modCall_1 (
      id_6,
      id_2,
      id_1,
      id_1
  );
  assign modCall_1.id_2 = 0;
  logic id_12;
  ;
endmodule
module module_2 ();
  parameter id_1 = -1;
  wire [-1 : 1] id_2 = id_1 == id_2, id_3 = -1 / id_3;
  logic id_4;
  assign id_2 = id_1;
  assign module_0.id_1 = 0;
  assign id_2 = -1'b0;
endmodule
