`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 03/03/2020 04:16:43 PM
// Design Name: 
// Module Name: mnist_network_tb
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module mnist_network_tb(

    );
    
    `include "definitions.v"
    
    reg clk;
    
    reg [num_input_neurons-1:0] image;
    
    mnist_network net(
            .clk(clk),
            .image(image)
    );
    
    initial
    begin
    
        clk <= 0;
        //image <= 784'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100000000000000000000000011111000000000000000000000011111100000000000000000000011111011000000000000000000111111101110000000000000000011110110011000000000000000011110000001100000000000000011110000000111000000000000011100000000011100000000000001100000000001110000000000001110000000000111000000000000110000000000011100000000000011000000000011100000000000001100000000011100000000000000110000000011100000000000000011000000011100000000000000001110001111100000000000000000111111111100000000000000000011111111000000000000000000000111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
        image <= {784{1'b1}};
    end
    
    always #10 clk <= ~clk;
    
endmodule
