
SetUpMEMS_CM4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08100000  08100000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000af6c  08100298  08100298  00010298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000008c  0810b204  0810b204  0001b204  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0810b290  0810b290  0001b290  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0810b298  0810b298  0001b298  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0810b29c  0810b29c  0001b29c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000010  10000000  0810b2a0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .RxDecripSection 00000060  10000010  0810b2b0  00020010  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .TxDecripSection 00000060  10000070  0810b310  00020070  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000bd0  100000d0  0810b370  000200d0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  10000ca0  0810b370  00020ca0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000200d0  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020100  2**0
                  CONTENTS, READONLY
 13 .debug_info   00026884  00000000  00000000  00020143  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004c78  00000000  00000000  000469c7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001b80  00000000  00000000  0004b640  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001530  00000000  00000000  0004d1c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00040288  00000000  00000000  0004e6f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00028f97  00000000  00000000  0008e978  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00194e5c  00000000  00000000  000b790f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00007530  00000000  00000000  0024c76c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007f  00000000  00000000  00253c9c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08100298 <__do_global_dtors_aux>:
 8100298:	b510      	push	{r4, lr}
 810029a:	4c05      	ldr	r4, [pc, #20]	; (81002b0 <__do_global_dtors_aux+0x18>)
 810029c:	7823      	ldrb	r3, [r4, #0]
 810029e:	b933      	cbnz	r3, 81002ae <__do_global_dtors_aux+0x16>
 81002a0:	4b04      	ldr	r3, [pc, #16]	; (81002b4 <__do_global_dtors_aux+0x1c>)
 81002a2:	b113      	cbz	r3, 81002aa <__do_global_dtors_aux+0x12>
 81002a4:	4804      	ldr	r0, [pc, #16]	; (81002b8 <__do_global_dtors_aux+0x20>)
 81002a6:	f3af 8000 	nop.w
 81002aa:	2301      	movs	r3, #1
 81002ac:	7023      	strb	r3, [r4, #0]
 81002ae:	bd10      	pop	{r4, pc}
 81002b0:	100000d0 	.word	0x100000d0
 81002b4:	00000000 	.word	0x00000000
 81002b8:	0810b1ec 	.word	0x0810b1ec

081002bc <frame_dummy>:
 81002bc:	b508      	push	{r3, lr}
 81002be:	4b03      	ldr	r3, [pc, #12]	; (81002cc <frame_dummy+0x10>)
 81002c0:	b11b      	cbz	r3, 81002ca <frame_dummy+0xe>
 81002c2:	4903      	ldr	r1, [pc, #12]	; (81002d0 <frame_dummy+0x14>)
 81002c4:	4803      	ldr	r0, [pc, #12]	; (81002d4 <frame_dummy+0x18>)
 81002c6:	f3af 8000 	nop.w
 81002ca:	bd08      	pop	{r3, pc}
 81002cc:	00000000 	.word	0x00000000
 81002d0:	100000d4 	.word	0x100000d4
 81002d4:	0810b1ec 	.word	0x0810b1ec

081002d8 <__aeabi_uldivmod>:
 81002d8:	b953      	cbnz	r3, 81002f0 <__aeabi_uldivmod+0x18>
 81002da:	b94a      	cbnz	r2, 81002f0 <__aeabi_uldivmod+0x18>
 81002dc:	2900      	cmp	r1, #0
 81002de:	bf08      	it	eq
 81002e0:	2800      	cmpeq	r0, #0
 81002e2:	bf1c      	itt	ne
 81002e4:	f04f 31ff 	movne.w	r1, #4294967295
 81002e8:	f04f 30ff 	movne.w	r0, #4294967295
 81002ec:	f000 b970 	b.w	81005d0 <__aeabi_idiv0>
 81002f0:	f1ad 0c08 	sub.w	ip, sp, #8
 81002f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 81002f8:	f000 f806 	bl	8100308 <__udivmoddi4>
 81002fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8100300:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8100304:	b004      	add	sp, #16
 8100306:	4770      	bx	lr

08100308 <__udivmoddi4>:
 8100308:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 810030c:	9e08      	ldr	r6, [sp, #32]
 810030e:	460d      	mov	r5, r1
 8100310:	4604      	mov	r4, r0
 8100312:	460f      	mov	r7, r1
 8100314:	2b00      	cmp	r3, #0
 8100316:	d14a      	bne.n	81003ae <__udivmoddi4+0xa6>
 8100318:	428a      	cmp	r2, r1
 810031a:	4694      	mov	ip, r2
 810031c:	d965      	bls.n	81003ea <__udivmoddi4+0xe2>
 810031e:	fab2 f382 	clz	r3, r2
 8100322:	b143      	cbz	r3, 8100336 <__udivmoddi4+0x2e>
 8100324:	fa02 fc03 	lsl.w	ip, r2, r3
 8100328:	f1c3 0220 	rsb	r2, r3, #32
 810032c:	409f      	lsls	r7, r3
 810032e:	fa20 f202 	lsr.w	r2, r0, r2
 8100332:	4317      	orrs	r7, r2
 8100334:	409c      	lsls	r4, r3
 8100336:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 810033a:	fa1f f58c 	uxth.w	r5, ip
 810033e:	fbb7 f1fe 	udiv	r1, r7, lr
 8100342:	0c22      	lsrs	r2, r4, #16
 8100344:	fb0e 7711 	mls	r7, lr, r1, r7
 8100348:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 810034c:	fb01 f005 	mul.w	r0, r1, r5
 8100350:	4290      	cmp	r0, r2
 8100352:	d90a      	bls.n	810036a <__udivmoddi4+0x62>
 8100354:	eb1c 0202 	adds.w	r2, ip, r2
 8100358:	f101 37ff 	add.w	r7, r1, #4294967295
 810035c:	f080 811c 	bcs.w	8100598 <__udivmoddi4+0x290>
 8100360:	4290      	cmp	r0, r2
 8100362:	f240 8119 	bls.w	8100598 <__udivmoddi4+0x290>
 8100366:	3902      	subs	r1, #2
 8100368:	4462      	add	r2, ip
 810036a:	1a12      	subs	r2, r2, r0
 810036c:	b2a4      	uxth	r4, r4
 810036e:	fbb2 f0fe 	udiv	r0, r2, lr
 8100372:	fb0e 2210 	mls	r2, lr, r0, r2
 8100376:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 810037a:	fb00 f505 	mul.w	r5, r0, r5
 810037e:	42a5      	cmp	r5, r4
 8100380:	d90a      	bls.n	8100398 <__udivmoddi4+0x90>
 8100382:	eb1c 0404 	adds.w	r4, ip, r4
 8100386:	f100 32ff 	add.w	r2, r0, #4294967295
 810038a:	f080 8107 	bcs.w	810059c <__udivmoddi4+0x294>
 810038e:	42a5      	cmp	r5, r4
 8100390:	f240 8104 	bls.w	810059c <__udivmoddi4+0x294>
 8100394:	4464      	add	r4, ip
 8100396:	3802      	subs	r0, #2
 8100398:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 810039c:	1b64      	subs	r4, r4, r5
 810039e:	2100      	movs	r1, #0
 81003a0:	b11e      	cbz	r6, 81003aa <__udivmoddi4+0xa2>
 81003a2:	40dc      	lsrs	r4, r3
 81003a4:	2300      	movs	r3, #0
 81003a6:	e9c6 4300 	strd	r4, r3, [r6]
 81003aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 81003ae:	428b      	cmp	r3, r1
 81003b0:	d908      	bls.n	81003c4 <__udivmoddi4+0xbc>
 81003b2:	2e00      	cmp	r6, #0
 81003b4:	f000 80ed 	beq.w	8100592 <__udivmoddi4+0x28a>
 81003b8:	2100      	movs	r1, #0
 81003ba:	e9c6 0500 	strd	r0, r5, [r6]
 81003be:	4608      	mov	r0, r1
 81003c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 81003c4:	fab3 f183 	clz	r1, r3
 81003c8:	2900      	cmp	r1, #0
 81003ca:	d149      	bne.n	8100460 <__udivmoddi4+0x158>
 81003cc:	42ab      	cmp	r3, r5
 81003ce:	d302      	bcc.n	81003d6 <__udivmoddi4+0xce>
 81003d0:	4282      	cmp	r2, r0
 81003d2:	f200 80f8 	bhi.w	81005c6 <__udivmoddi4+0x2be>
 81003d6:	1a84      	subs	r4, r0, r2
 81003d8:	eb65 0203 	sbc.w	r2, r5, r3
 81003dc:	2001      	movs	r0, #1
 81003de:	4617      	mov	r7, r2
 81003e0:	2e00      	cmp	r6, #0
 81003e2:	d0e2      	beq.n	81003aa <__udivmoddi4+0xa2>
 81003e4:	e9c6 4700 	strd	r4, r7, [r6]
 81003e8:	e7df      	b.n	81003aa <__udivmoddi4+0xa2>
 81003ea:	b902      	cbnz	r2, 81003ee <__udivmoddi4+0xe6>
 81003ec:	deff      	udf	#255	; 0xff
 81003ee:	fab2 f382 	clz	r3, r2
 81003f2:	2b00      	cmp	r3, #0
 81003f4:	f040 8090 	bne.w	8100518 <__udivmoddi4+0x210>
 81003f8:	1a8a      	subs	r2, r1, r2
 81003fa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 81003fe:	fa1f fe8c 	uxth.w	lr, ip
 8100402:	2101      	movs	r1, #1
 8100404:	fbb2 f5f7 	udiv	r5, r2, r7
 8100408:	fb07 2015 	mls	r0, r7, r5, r2
 810040c:	0c22      	lsrs	r2, r4, #16
 810040e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8100412:	fb0e f005 	mul.w	r0, lr, r5
 8100416:	4290      	cmp	r0, r2
 8100418:	d908      	bls.n	810042c <__udivmoddi4+0x124>
 810041a:	eb1c 0202 	adds.w	r2, ip, r2
 810041e:	f105 38ff 	add.w	r8, r5, #4294967295
 8100422:	d202      	bcs.n	810042a <__udivmoddi4+0x122>
 8100424:	4290      	cmp	r0, r2
 8100426:	f200 80cb 	bhi.w	81005c0 <__udivmoddi4+0x2b8>
 810042a:	4645      	mov	r5, r8
 810042c:	1a12      	subs	r2, r2, r0
 810042e:	b2a4      	uxth	r4, r4
 8100430:	fbb2 f0f7 	udiv	r0, r2, r7
 8100434:	fb07 2210 	mls	r2, r7, r0, r2
 8100438:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 810043c:	fb0e fe00 	mul.w	lr, lr, r0
 8100440:	45a6      	cmp	lr, r4
 8100442:	d908      	bls.n	8100456 <__udivmoddi4+0x14e>
 8100444:	eb1c 0404 	adds.w	r4, ip, r4
 8100448:	f100 32ff 	add.w	r2, r0, #4294967295
 810044c:	d202      	bcs.n	8100454 <__udivmoddi4+0x14c>
 810044e:	45a6      	cmp	lr, r4
 8100450:	f200 80bb 	bhi.w	81005ca <__udivmoddi4+0x2c2>
 8100454:	4610      	mov	r0, r2
 8100456:	eba4 040e 	sub.w	r4, r4, lr
 810045a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 810045e:	e79f      	b.n	81003a0 <__udivmoddi4+0x98>
 8100460:	f1c1 0720 	rsb	r7, r1, #32
 8100464:	408b      	lsls	r3, r1
 8100466:	fa22 fc07 	lsr.w	ip, r2, r7
 810046a:	ea4c 0c03 	orr.w	ip, ip, r3
 810046e:	fa05 f401 	lsl.w	r4, r5, r1
 8100472:	fa20 f307 	lsr.w	r3, r0, r7
 8100476:	40fd      	lsrs	r5, r7
 8100478:	ea4f 491c 	mov.w	r9, ip, lsr #16
 810047c:	4323      	orrs	r3, r4
 810047e:	fbb5 f8f9 	udiv	r8, r5, r9
 8100482:	fa1f fe8c 	uxth.w	lr, ip
 8100486:	fb09 5518 	mls	r5, r9, r8, r5
 810048a:	0c1c      	lsrs	r4, r3, #16
 810048c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8100490:	fb08 f50e 	mul.w	r5, r8, lr
 8100494:	42a5      	cmp	r5, r4
 8100496:	fa02 f201 	lsl.w	r2, r2, r1
 810049a:	fa00 f001 	lsl.w	r0, r0, r1
 810049e:	d90b      	bls.n	81004b8 <__udivmoddi4+0x1b0>
 81004a0:	eb1c 0404 	adds.w	r4, ip, r4
 81004a4:	f108 3aff 	add.w	sl, r8, #4294967295
 81004a8:	f080 8088 	bcs.w	81005bc <__udivmoddi4+0x2b4>
 81004ac:	42a5      	cmp	r5, r4
 81004ae:	f240 8085 	bls.w	81005bc <__udivmoddi4+0x2b4>
 81004b2:	f1a8 0802 	sub.w	r8, r8, #2
 81004b6:	4464      	add	r4, ip
 81004b8:	1b64      	subs	r4, r4, r5
 81004ba:	b29d      	uxth	r5, r3
 81004bc:	fbb4 f3f9 	udiv	r3, r4, r9
 81004c0:	fb09 4413 	mls	r4, r9, r3, r4
 81004c4:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 81004c8:	fb03 fe0e 	mul.w	lr, r3, lr
 81004cc:	45a6      	cmp	lr, r4
 81004ce:	d908      	bls.n	81004e2 <__udivmoddi4+0x1da>
 81004d0:	eb1c 0404 	adds.w	r4, ip, r4
 81004d4:	f103 35ff 	add.w	r5, r3, #4294967295
 81004d8:	d26c      	bcs.n	81005b4 <__udivmoddi4+0x2ac>
 81004da:	45a6      	cmp	lr, r4
 81004dc:	d96a      	bls.n	81005b4 <__udivmoddi4+0x2ac>
 81004de:	3b02      	subs	r3, #2
 81004e0:	4464      	add	r4, ip
 81004e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 81004e6:	fba3 9502 	umull	r9, r5, r3, r2
 81004ea:	eba4 040e 	sub.w	r4, r4, lr
 81004ee:	42ac      	cmp	r4, r5
 81004f0:	46c8      	mov	r8, r9
 81004f2:	46ae      	mov	lr, r5
 81004f4:	d356      	bcc.n	81005a4 <__udivmoddi4+0x29c>
 81004f6:	d053      	beq.n	81005a0 <__udivmoddi4+0x298>
 81004f8:	b156      	cbz	r6, 8100510 <__udivmoddi4+0x208>
 81004fa:	ebb0 0208 	subs.w	r2, r0, r8
 81004fe:	eb64 040e 	sbc.w	r4, r4, lr
 8100502:	fa04 f707 	lsl.w	r7, r4, r7
 8100506:	40ca      	lsrs	r2, r1
 8100508:	40cc      	lsrs	r4, r1
 810050a:	4317      	orrs	r7, r2
 810050c:	e9c6 7400 	strd	r7, r4, [r6]
 8100510:	4618      	mov	r0, r3
 8100512:	2100      	movs	r1, #0
 8100514:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8100518:	f1c3 0120 	rsb	r1, r3, #32
 810051c:	fa02 fc03 	lsl.w	ip, r2, r3
 8100520:	fa20 f201 	lsr.w	r2, r0, r1
 8100524:	fa25 f101 	lsr.w	r1, r5, r1
 8100528:	409d      	lsls	r5, r3
 810052a:	432a      	orrs	r2, r5
 810052c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8100530:	fa1f fe8c 	uxth.w	lr, ip
 8100534:	fbb1 f0f7 	udiv	r0, r1, r7
 8100538:	fb07 1510 	mls	r5, r7, r0, r1
 810053c:	0c11      	lsrs	r1, r2, #16
 810053e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8100542:	fb00 f50e 	mul.w	r5, r0, lr
 8100546:	428d      	cmp	r5, r1
 8100548:	fa04 f403 	lsl.w	r4, r4, r3
 810054c:	d908      	bls.n	8100560 <__udivmoddi4+0x258>
 810054e:	eb1c 0101 	adds.w	r1, ip, r1
 8100552:	f100 38ff 	add.w	r8, r0, #4294967295
 8100556:	d22f      	bcs.n	81005b8 <__udivmoddi4+0x2b0>
 8100558:	428d      	cmp	r5, r1
 810055a:	d92d      	bls.n	81005b8 <__udivmoddi4+0x2b0>
 810055c:	3802      	subs	r0, #2
 810055e:	4461      	add	r1, ip
 8100560:	1b49      	subs	r1, r1, r5
 8100562:	b292      	uxth	r2, r2
 8100564:	fbb1 f5f7 	udiv	r5, r1, r7
 8100568:	fb07 1115 	mls	r1, r7, r5, r1
 810056c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8100570:	fb05 f10e 	mul.w	r1, r5, lr
 8100574:	4291      	cmp	r1, r2
 8100576:	d908      	bls.n	810058a <__udivmoddi4+0x282>
 8100578:	eb1c 0202 	adds.w	r2, ip, r2
 810057c:	f105 38ff 	add.w	r8, r5, #4294967295
 8100580:	d216      	bcs.n	81005b0 <__udivmoddi4+0x2a8>
 8100582:	4291      	cmp	r1, r2
 8100584:	d914      	bls.n	81005b0 <__udivmoddi4+0x2a8>
 8100586:	3d02      	subs	r5, #2
 8100588:	4462      	add	r2, ip
 810058a:	1a52      	subs	r2, r2, r1
 810058c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8100590:	e738      	b.n	8100404 <__udivmoddi4+0xfc>
 8100592:	4631      	mov	r1, r6
 8100594:	4630      	mov	r0, r6
 8100596:	e708      	b.n	81003aa <__udivmoddi4+0xa2>
 8100598:	4639      	mov	r1, r7
 810059a:	e6e6      	b.n	810036a <__udivmoddi4+0x62>
 810059c:	4610      	mov	r0, r2
 810059e:	e6fb      	b.n	8100398 <__udivmoddi4+0x90>
 81005a0:	4548      	cmp	r0, r9
 81005a2:	d2a9      	bcs.n	81004f8 <__udivmoddi4+0x1f0>
 81005a4:	ebb9 0802 	subs.w	r8, r9, r2
 81005a8:	eb65 0e0c 	sbc.w	lr, r5, ip
 81005ac:	3b01      	subs	r3, #1
 81005ae:	e7a3      	b.n	81004f8 <__udivmoddi4+0x1f0>
 81005b0:	4645      	mov	r5, r8
 81005b2:	e7ea      	b.n	810058a <__udivmoddi4+0x282>
 81005b4:	462b      	mov	r3, r5
 81005b6:	e794      	b.n	81004e2 <__udivmoddi4+0x1da>
 81005b8:	4640      	mov	r0, r8
 81005ba:	e7d1      	b.n	8100560 <__udivmoddi4+0x258>
 81005bc:	46d0      	mov	r8, sl
 81005be:	e77b      	b.n	81004b8 <__udivmoddi4+0x1b0>
 81005c0:	3d02      	subs	r5, #2
 81005c2:	4462      	add	r2, ip
 81005c4:	e732      	b.n	810042c <__udivmoddi4+0x124>
 81005c6:	4608      	mov	r0, r1
 81005c8:	e70a      	b.n	81003e0 <__udivmoddi4+0xd8>
 81005ca:	4464      	add	r4, ip
 81005cc:	3802      	subs	r0, #2
 81005ce:	e742      	b.n	8100456 <__udivmoddi4+0x14e>

081005d0 <__aeabi_idiv0>:
 81005d0:	4770      	bx	lr
 81005d2:	bf00      	nop

081005d4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 81005d4:	b480      	push	{r7}
 81005d6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 81005d8:	4b09      	ldr	r3, [pc, #36]	; (8100600 <SystemInit+0x2c>)
 81005da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 81005de:	4a08      	ldr	r2, [pc, #32]	; (8100600 <SystemInit+0x2c>)
 81005e0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 81005e4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 81005e8:	4b05      	ldr	r3, [pc, #20]	; (8100600 <SystemInit+0x2c>)
 81005ea:	691b      	ldr	r3, [r3, #16]
 81005ec:	4a04      	ldr	r2, [pc, #16]	; (8100600 <SystemInit+0x2c>)
 81005ee:	f043 0310 	orr.w	r3, r3, #16
 81005f2:	6113      	str	r3, [r2, #16]
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 81005f4:	bf00      	nop
 81005f6:	46bd      	mov	sp, r7
 81005f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 81005fc:	4770      	bx	lr
 81005fe:	bf00      	nop
 8100600:	e000ed00 	.word	0xe000ed00

08100604 <MX_BDMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_BDMA_Init(void)
{
 8100604:	b580      	push	{r7, lr}
 8100606:	b082      	sub	sp, #8
 8100608:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_BDMA_CLK_ENABLE();
 810060a:	4b0d      	ldr	r3, [pc, #52]	; (8100640 <MX_BDMA_Init+0x3c>)
 810060c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100610:	4a0b      	ldr	r2, [pc, #44]	; (8100640 <MX_BDMA_Init+0x3c>)
 8100612:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8100616:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 810061a:	4b09      	ldr	r3, [pc, #36]	; (8100640 <MX_BDMA_Init+0x3c>)
 810061c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100620:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8100624:	607b      	str	r3, [r7, #4]
 8100626:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* BDMA_Channel0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BDMA_Channel0_IRQn, 0, 0);
 8100628:	2200      	movs	r2, #0
 810062a:	2100      	movs	r1, #0
 810062c:	2081      	movs	r0, #129	; 0x81
 810062e:	f001 fdfc 	bl	810222a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(BDMA_Channel0_IRQn);
 8100632:	2081      	movs	r0, #129	; 0x81
 8100634:	f001 fe13 	bl	810225e <HAL_NVIC_EnableIRQ>

}
 8100638:	bf00      	nop
 810063a:	3708      	adds	r7, #8
 810063c:	46bd      	mov	sp, r7
 810063e:	bd80      	pop	{r7, pc}
 8100640:	58024400 	.word	0x58024400

08100644 <MX_ETH_Init>:

ETH_HandleTypeDef heth;

/* ETH init function */
void MX_ETH_Init(void)
{
 8100644:	b580      	push	{r7, lr}
 8100646:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 8100648:	4b1e      	ldr	r3, [pc, #120]	; (81006c4 <MX_ETH_Init+0x80>)
 810064a:	4a1f      	ldr	r2, [pc, #124]	; (81006c8 <MX_ETH_Init+0x84>)
 810064c:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 810064e:	4b1f      	ldr	r3, [pc, #124]	; (81006cc <MX_ETH_Init+0x88>)
 8100650:	2200      	movs	r2, #0
 8100652:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 8100654:	4b1d      	ldr	r3, [pc, #116]	; (81006cc <MX_ETH_Init+0x88>)
 8100656:	2280      	movs	r2, #128	; 0x80
 8100658:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 810065a:	4b1c      	ldr	r3, [pc, #112]	; (81006cc <MX_ETH_Init+0x88>)
 810065c:	22e1      	movs	r2, #225	; 0xe1
 810065e:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 8100660:	4b1a      	ldr	r3, [pc, #104]	; (81006cc <MX_ETH_Init+0x88>)
 8100662:	2200      	movs	r2, #0
 8100664:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 8100666:	4b19      	ldr	r3, [pc, #100]	; (81006cc <MX_ETH_Init+0x88>)
 8100668:	2200      	movs	r2, #0
 810066a:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 810066c:	4b17      	ldr	r3, [pc, #92]	; (81006cc <MX_ETH_Init+0x88>)
 810066e:	2200      	movs	r2, #0
 8100670:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 8100672:	4b14      	ldr	r3, [pc, #80]	; (81006c4 <MX_ETH_Init+0x80>)
 8100674:	4a15      	ldr	r2, [pc, #84]	; (81006cc <MX_ETH_Init+0x88>)
 8100676:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_MII_MODE;
 8100678:	4b12      	ldr	r3, [pc, #72]	; (81006c4 <MX_ETH_Init+0x80>)
 810067a:	2200      	movs	r2, #0
 810067c:	721a      	strb	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 810067e:	4b11      	ldr	r3, [pc, #68]	; (81006c4 <MX_ETH_Init+0x80>)
 8100680:	4a13      	ldr	r2, [pc, #76]	; (81006d0 <MX_ETH_Init+0x8c>)
 8100682:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 8100684:	4b0f      	ldr	r3, [pc, #60]	; (81006c4 <MX_ETH_Init+0x80>)
 8100686:	4a13      	ldr	r2, [pc, #76]	; (81006d4 <MX_ETH_Init+0x90>)
 8100688:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 810068a:	4b0e      	ldr	r3, [pc, #56]	; (81006c4 <MX_ETH_Init+0x80>)
 810068c:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8100690:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 8100692:	480c      	ldr	r0, [pc, #48]	; (81006c4 <MX_ETH_Init+0x80>)
 8100694:	f003 fef4 	bl	8104480 <HAL_ETH_Init>
 8100698:	4603      	mov	r3, r0
 810069a:	2b00      	cmp	r3, #0
 810069c:	d001      	beq.n	81006a2 <MX_ETH_Init+0x5e>
  {
    Error_Handler();
 810069e:	f000 feb9 	bl	8101414 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 81006a2:	2238      	movs	r2, #56	; 0x38
 81006a4:	2100      	movs	r1, #0
 81006a6:	480c      	ldr	r0, [pc, #48]	; (81006d8 <MX_ETH_Init+0x94>)
 81006a8:	f00a fd66 	bl	810b178 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 81006ac:	4b0a      	ldr	r3, [pc, #40]	; (81006d8 <MX_ETH_Init+0x94>)
 81006ae:	2221      	movs	r2, #33	; 0x21
 81006b0:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 81006b2:	4b09      	ldr	r3, [pc, #36]	; (81006d8 <MX_ETH_Init+0x94>)
 81006b4:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 81006b8:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 81006ba:	4b07      	ldr	r3, [pc, #28]	; (81006d8 <MX_ETH_Init+0x94>)
 81006bc:	2200      	movs	r2, #0
 81006be:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 81006c0:	bf00      	nop
 81006c2:	bd80      	pop	{r7, pc}
 81006c4:	10000124 	.word	0x10000124
 81006c8:	40028000 	.word	0x40028000
 81006cc:	100001d4 	.word	0x100001d4
 81006d0:	10000070 	.word	0x10000070
 81006d4:	10000010 	.word	0x10000010
 81006d8:	100000ec 	.word	0x100000ec

081006dc <HAL_ETH_MspInit>:

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 81006dc:	b580      	push	{r7, lr}
 81006de:	b092      	sub	sp, #72	; 0x48
 81006e0:	af00      	add	r7, sp, #0
 81006e2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 81006e4:	f107 0334 	add.w	r3, r7, #52	; 0x34
 81006e8:	2200      	movs	r2, #0
 81006ea:	601a      	str	r2, [r3, #0]
 81006ec:	605a      	str	r2, [r3, #4]
 81006ee:	609a      	str	r2, [r3, #8]
 81006f0:	60da      	str	r2, [r3, #12]
 81006f2:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 81006f4:	687b      	ldr	r3, [r7, #4]
 81006f6:	681b      	ldr	r3, [r3, #0]
 81006f8:	4a87      	ldr	r2, [pc, #540]	; (8100918 <HAL_ETH_MspInit+0x23c>)
 81006fa:	4293      	cmp	r3, r2
 81006fc:	f040 8108 	bne.w	8100910 <HAL_ETH_MspInit+0x234>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* ETH clock enable */
    __HAL_RCC_ETH1MAC_CLK_ENABLE();
 8100700:	4b86      	ldr	r3, [pc, #536]	; (810091c <HAL_ETH_MspInit+0x240>)
 8100702:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8100706:	4a85      	ldr	r2, [pc, #532]	; (810091c <HAL_ETH_MspInit+0x240>)
 8100708:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 810070c:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8100710:	4b82      	ldr	r3, [pc, #520]	; (810091c <HAL_ETH_MspInit+0x240>)
 8100712:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8100716:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 810071a:	633b      	str	r3, [r7, #48]	; 0x30
 810071c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    __HAL_RCC_ETH1TX_CLK_ENABLE();
 810071e:	4b7f      	ldr	r3, [pc, #508]	; (810091c <HAL_ETH_MspInit+0x240>)
 8100720:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8100724:	4a7d      	ldr	r2, [pc, #500]	; (810091c <HAL_ETH_MspInit+0x240>)
 8100726:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 810072a:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 810072e:	4b7b      	ldr	r3, [pc, #492]	; (810091c <HAL_ETH_MspInit+0x240>)
 8100730:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8100734:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8100738:	62fb      	str	r3, [r7, #44]	; 0x2c
 810073a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    __HAL_RCC_ETH1RX_CLK_ENABLE();
 810073c:	4b77      	ldr	r3, [pc, #476]	; (810091c <HAL_ETH_MspInit+0x240>)
 810073e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8100742:	4a76      	ldr	r2, [pc, #472]	; (810091c <HAL_ETH_MspInit+0x240>)
 8100744:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8100748:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 810074c:	4b73      	ldr	r3, [pc, #460]	; (810091c <HAL_ETH_MspInit+0x240>)
 810074e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8100752:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8100756:	62bb      	str	r3, [r7, #40]	; 0x28
 8100758:	6abb      	ldr	r3, [r7, #40]	; 0x28

    __HAL_RCC_GPIOG_CLK_ENABLE();
 810075a:	4b70      	ldr	r3, [pc, #448]	; (810091c <HAL_ETH_MspInit+0x240>)
 810075c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100760:	4a6e      	ldr	r2, [pc, #440]	; (810091c <HAL_ETH_MspInit+0x240>)
 8100762:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8100766:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 810076a:	4b6c      	ldr	r3, [pc, #432]	; (810091c <HAL_ETH_MspInit+0x240>)
 810076c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100770:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8100774:	627b      	str	r3, [r7, #36]	; 0x24
 8100776:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8100778:	4b68      	ldr	r3, [pc, #416]	; (810091c <HAL_ETH_MspInit+0x240>)
 810077a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 810077e:	4a67      	ldr	r2, [pc, #412]	; (810091c <HAL_ETH_MspInit+0x240>)
 8100780:	f043 0310 	orr.w	r3, r3, #16
 8100784:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8100788:	4b64      	ldr	r3, [pc, #400]	; (810091c <HAL_ETH_MspInit+0x240>)
 810078a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 810078e:	f003 0310 	and.w	r3, r3, #16
 8100792:	623b      	str	r3, [r7, #32]
 8100794:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOI_CLK_ENABLE();
 8100796:	4b61      	ldr	r3, [pc, #388]	; (810091c <HAL_ETH_MspInit+0x240>)
 8100798:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 810079c:	4a5f      	ldr	r2, [pc, #380]	; (810091c <HAL_ETH_MspInit+0x240>)
 810079e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 81007a2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 81007a6:	4b5d      	ldr	r3, [pc, #372]	; (810091c <HAL_ETH_MspInit+0x240>)
 81007a8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81007ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 81007b0:	61fb      	str	r3, [r7, #28]
 81007b2:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 81007b4:	4b59      	ldr	r3, [pc, #356]	; (810091c <HAL_ETH_MspInit+0x240>)
 81007b6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81007ba:	4a58      	ldr	r2, [pc, #352]	; (810091c <HAL_ETH_MspInit+0x240>)
 81007bc:	f043 0304 	orr.w	r3, r3, #4
 81007c0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 81007c4:	4b55      	ldr	r3, [pc, #340]	; (810091c <HAL_ETH_MspInit+0x240>)
 81007c6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81007ca:	f003 0304 	and.w	r3, r3, #4
 81007ce:	61bb      	str	r3, [r7, #24]
 81007d0:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOH_CLK_ENABLE();
 81007d2:	4b52      	ldr	r3, [pc, #328]	; (810091c <HAL_ETH_MspInit+0x240>)
 81007d4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81007d8:	4a50      	ldr	r2, [pc, #320]	; (810091c <HAL_ETH_MspInit+0x240>)
 81007da:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 81007de:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 81007e2:	4b4e      	ldr	r3, [pc, #312]	; (810091c <HAL_ETH_MspInit+0x240>)
 81007e4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81007e8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 81007ec:	617b      	str	r3, [r7, #20]
 81007ee:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 81007f0:	4b4a      	ldr	r3, [pc, #296]	; (810091c <HAL_ETH_MspInit+0x240>)
 81007f2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81007f6:	4a49      	ldr	r2, [pc, #292]	; (810091c <HAL_ETH_MspInit+0x240>)
 81007f8:	f043 0301 	orr.w	r3, r3, #1
 81007fc:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8100800:	4b46      	ldr	r3, [pc, #280]	; (810091c <HAL_ETH_MspInit+0x240>)
 8100802:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100806:	f003 0301 	and.w	r3, r3, #1
 810080a:	613b      	str	r3, [r7, #16]
 810080c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 810080e:	4b43      	ldr	r3, [pc, #268]	; (810091c <HAL_ETH_MspInit+0x240>)
 8100810:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100814:	4a41      	ldr	r2, [pc, #260]	; (810091c <HAL_ETH_MspInit+0x240>)
 8100816:	f043 0302 	orr.w	r3, r3, #2
 810081a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 810081e:	4b3f      	ldr	r3, [pc, #252]	; (810091c <HAL_ETH_MspInit+0x240>)
 8100820:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100824:	f003 0302 	and.w	r3, r3, #2
 8100828:	60fb      	str	r3, [r7, #12]
 810082a:	68fb      	ldr	r3, [r7, #12]
    PC4     ------> ETH_RXD0
    PB1     ------> ETH_RXD3
    PC5     ------> ETH_RXD1
    PB0     ------> ETH_RXD2
    */
    GPIO_InitStruct.Pin = MII_TX_EN_Pin|MII_TXD1_Pin|MII_TXD0_Pin;
 810082c:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8100830:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8100832:	2302      	movs	r3, #2
 8100834:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8100836:	2300      	movs	r3, #0
 8100838:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 810083a:	2300      	movs	r3, #0
 810083c:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 810083e:	230b      	movs	r3, #11
 8100840:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8100842:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8100846:	4619      	mov	r1, r3
 8100848:	4835      	ldr	r0, [pc, #212]	; (8100920 <HAL_ETH_MspInit+0x244>)
 810084a:	f004 fdab 	bl	81053a4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = MII_TXD3_Pin;
 810084e:	2304      	movs	r3, #4
 8100850:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8100852:	2302      	movs	r3, #2
 8100854:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8100856:	2300      	movs	r3, #0
 8100858:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 810085a:	2300      	movs	r3, #0
 810085c:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 810085e:	230b      	movs	r3, #11
 8100860:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(MII_TXD3_GPIO_Port, &GPIO_InitStruct);
 8100862:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8100866:	4619      	mov	r1, r3
 8100868:	482e      	ldr	r0, [pc, #184]	; (8100924 <HAL_ETH_MspInit+0x248>)
 810086a:	f004 fd9b 	bl	81053a4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = MII_RX_ER_Pin;
 810086e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8100872:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8100874:	2302      	movs	r3, #2
 8100876:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8100878:	2300      	movs	r3, #0
 810087a:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 810087c:	2300      	movs	r3, #0
 810087e:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8100880:	230b      	movs	r3, #11
 8100882:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(MII_RX_ER_GPIO_Port, &GPIO_InitStruct);
 8100884:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8100888:	4619      	mov	r1, r3
 810088a:	4827      	ldr	r0, [pc, #156]	; (8100928 <HAL_ETH_MspInit+0x24c>)
 810088c:	f004 fd8a 	bl	81053a4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = MII_MDC_Pin|MII_TXD2_Pin|MII_TX_CLK_Pin|MII_RXD0_Pin
 8100890:	233e      	movs	r3, #62	; 0x3e
 8100892:	637b      	str	r3, [r7, #52]	; 0x34
                          |MII_RXD1_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8100894:	2302      	movs	r3, #2
 8100896:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8100898:	2300      	movs	r3, #0
 810089a:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 810089c:	2300      	movs	r3, #0
 810089e:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 81008a0:	230b      	movs	r3, #11
 81008a2:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 81008a4:	f107 0334 	add.w	r3, r7, #52	; 0x34
 81008a8:	4619      	mov	r1, r3
 81008aa:	4820      	ldr	r0, [pc, #128]	; (810092c <HAL_ETH_MspInit+0x250>)
 81008ac:	f004 fd7a 	bl	81053a4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = MII_CRS_Pin|MII_COL_Pin;
 81008b0:	230c      	movs	r3, #12
 81008b2:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 81008b4:	2302      	movs	r3, #2
 81008b6:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 81008b8:	2300      	movs	r3, #0
 81008ba:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 81008bc:	2300      	movs	r3, #0
 81008be:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 81008c0:	230b      	movs	r3, #11
 81008c2:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 81008c4:	f107 0334 	add.w	r3, r7, #52	; 0x34
 81008c8:	4619      	mov	r1, r3
 81008ca:	4819      	ldr	r0, [pc, #100]	; (8100930 <HAL_ETH_MspInit+0x254>)
 81008cc:	f004 fd6a 	bl	81053a4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = MII_MDIO_Pin|MII_RX_CLK_Pin|MII_RX_DV_Pin;
 81008d0:	2386      	movs	r3, #134	; 0x86
 81008d2:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 81008d4:	2302      	movs	r3, #2
 81008d6:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 81008d8:	2300      	movs	r3, #0
 81008da:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 81008dc:	2300      	movs	r3, #0
 81008de:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 81008e0:	230b      	movs	r3, #11
 81008e2:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 81008e4:	f107 0334 	add.w	r3, r7, #52	; 0x34
 81008e8:	4619      	mov	r1, r3
 81008ea:	4812      	ldr	r0, [pc, #72]	; (8100934 <HAL_ETH_MspInit+0x258>)
 81008ec:	f004 fd5a 	bl	81053a4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = MII_RXD3_Pin|MII_RXD2_Pin;
 81008f0:	2303      	movs	r3, #3
 81008f2:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 81008f4:	2302      	movs	r3, #2
 81008f6:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 81008f8:	2300      	movs	r3, #0
 81008fa:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 81008fc:	2300      	movs	r3, #0
 81008fe:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8100900:	230b      	movs	r3, #11
 8100902:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8100904:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8100908:	4619      	mov	r1, r3
 810090a:	480b      	ldr	r0, [pc, #44]	; (8100938 <HAL_ETH_MspInit+0x25c>)
 810090c:	f004 fd4a 	bl	81053a4 <HAL_GPIO_Init>

  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 8100910:	bf00      	nop
 8100912:	3748      	adds	r7, #72	; 0x48
 8100914:	46bd      	mov	sp, r7
 8100916:	bd80      	pop	{r7, pc}
 8100918:	40028000 	.word	0x40028000
 810091c:	58024400 	.word	0x58024400
 8100920:	58021800 	.word	0x58021800
 8100924:	58021000 	.word	0x58021000
 8100928:	58022000 	.word	0x58022000
 810092c:	58020800 	.word	0x58020800
 8100930:	58021c00 	.word	0x58021c00
 8100934:	58020000 	.word	0x58020000
 8100938:	58020400 	.word	0x58020400

0810093c <MX_FDCAN1_Init>:
FDCAN_HandleTypeDef hfdcan1;
FDCAN_HandleTypeDef hfdcan2;

/* FDCAN1 init function */
void MX_FDCAN1_Init(void)
{
 810093c:	b580      	push	{r7, lr}
 810093e:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8100940:	4b2e      	ldr	r3, [pc, #184]	; (81009fc <MX_FDCAN1_Init+0xc0>)
 8100942:	4a2f      	ldr	r2, [pc, #188]	; (8100a00 <MX_FDCAN1_Init+0xc4>)
 8100944:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8100946:	4b2d      	ldr	r3, [pc, #180]	; (81009fc <MX_FDCAN1_Init+0xc0>)
 8100948:	2200      	movs	r2, #0
 810094a:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 810094c:	4b2b      	ldr	r3, [pc, #172]	; (81009fc <MX_FDCAN1_Init+0xc0>)
 810094e:	2200      	movs	r2, #0
 8100950:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 8100952:	4b2a      	ldr	r3, [pc, #168]	; (81009fc <MX_FDCAN1_Init+0xc0>)
 8100954:	2200      	movs	r2, #0
 8100956:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 8100958:	4b28      	ldr	r3, [pc, #160]	; (81009fc <MX_FDCAN1_Init+0xc0>)
 810095a:	2200      	movs	r2, #0
 810095c:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 810095e:	4b27      	ldr	r3, [pc, #156]	; (81009fc <MX_FDCAN1_Init+0xc0>)
 8100960:	2200      	movs	r2, #0
 8100962:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 16;
 8100964:	4b25      	ldr	r3, [pc, #148]	; (81009fc <MX_FDCAN1_Init+0xc0>)
 8100966:	2210      	movs	r2, #16
 8100968:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 810096a:	4b24      	ldr	r3, [pc, #144]	; (81009fc <MX_FDCAN1_Init+0xc0>)
 810096c:	2201      	movs	r2, #1
 810096e:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 2;
 8100970:	4b22      	ldr	r3, [pc, #136]	; (81009fc <MX_FDCAN1_Init+0xc0>)
 8100972:	2202      	movs	r2, #2
 8100974:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 2;
 8100976:	4b21      	ldr	r3, [pc, #132]	; (81009fc <MX_FDCAN1_Init+0xc0>)
 8100978:	2202      	movs	r2, #2
 810097a:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 810097c:	4b1f      	ldr	r3, [pc, #124]	; (81009fc <MX_FDCAN1_Init+0xc0>)
 810097e:	2201      	movs	r2, #1
 8100980:	625a      	str	r2, [r3, #36]	; 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 8100982:	4b1e      	ldr	r3, [pc, #120]	; (81009fc <MX_FDCAN1_Init+0xc0>)
 8100984:	2201      	movs	r2, #1
 8100986:	629a      	str	r2, [r3, #40]	; 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 8100988:	4b1c      	ldr	r3, [pc, #112]	; (81009fc <MX_FDCAN1_Init+0xc0>)
 810098a:	2201      	movs	r2, #1
 810098c:	62da      	str	r2, [r3, #44]	; 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 810098e:	4b1b      	ldr	r3, [pc, #108]	; (81009fc <MX_FDCAN1_Init+0xc0>)
 8100990:	2201      	movs	r2, #1
 8100992:	631a      	str	r2, [r3, #48]	; 0x30
  hfdcan1.Init.MessageRAMOffset = 0;
 8100994:	4b19      	ldr	r3, [pc, #100]	; (81009fc <MX_FDCAN1_Init+0xc0>)
 8100996:	2200      	movs	r2, #0
 8100998:	635a      	str	r2, [r3, #52]	; 0x34
  hfdcan1.Init.StdFiltersNbr = 0;
 810099a:	4b18      	ldr	r3, [pc, #96]	; (81009fc <MX_FDCAN1_Init+0xc0>)
 810099c:	2200      	movs	r2, #0
 810099e:	639a      	str	r2, [r3, #56]	; 0x38
  hfdcan1.Init.ExtFiltersNbr = 0;
 81009a0:	4b16      	ldr	r3, [pc, #88]	; (81009fc <MX_FDCAN1_Init+0xc0>)
 81009a2:	2200      	movs	r2, #0
 81009a4:	63da      	str	r2, [r3, #60]	; 0x3c
  hfdcan1.Init.RxFifo0ElmtsNbr = 0;
 81009a6:	4b15      	ldr	r3, [pc, #84]	; (81009fc <MX_FDCAN1_Init+0xc0>)
 81009a8:	2200      	movs	r2, #0
 81009aa:	641a      	str	r2, [r3, #64]	; 0x40
  hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 81009ac:	4b13      	ldr	r3, [pc, #76]	; (81009fc <MX_FDCAN1_Init+0xc0>)
 81009ae:	2204      	movs	r2, #4
 81009b0:	645a      	str	r2, [r3, #68]	; 0x44
  hfdcan1.Init.RxFifo1ElmtsNbr = 0;
 81009b2:	4b12      	ldr	r3, [pc, #72]	; (81009fc <MX_FDCAN1_Init+0xc0>)
 81009b4:	2200      	movs	r2, #0
 81009b6:	649a      	str	r2, [r3, #72]	; 0x48
  hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 81009b8:	4b10      	ldr	r3, [pc, #64]	; (81009fc <MX_FDCAN1_Init+0xc0>)
 81009ba:	2204      	movs	r2, #4
 81009bc:	64da      	str	r2, [r3, #76]	; 0x4c
  hfdcan1.Init.RxBuffersNbr = 0;
 81009be:	4b0f      	ldr	r3, [pc, #60]	; (81009fc <MX_FDCAN1_Init+0xc0>)
 81009c0:	2200      	movs	r2, #0
 81009c2:	651a      	str	r2, [r3, #80]	; 0x50
  hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 81009c4:	4b0d      	ldr	r3, [pc, #52]	; (81009fc <MX_FDCAN1_Init+0xc0>)
 81009c6:	2204      	movs	r2, #4
 81009c8:	655a      	str	r2, [r3, #84]	; 0x54
  hfdcan1.Init.TxEventsNbr = 0;
 81009ca:	4b0c      	ldr	r3, [pc, #48]	; (81009fc <MX_FDCAN1_Init+0xc0>)
 81009cc:	2200      	movs	r2, #0
 81009ce:	659a      	str	r2, [r3, #88]	; 0x58
  hfdcan1.Init.TxBuffersNbr = 0;
 81009d0:	4b0a      	ldr	r3, [pc, #40]	; (81009fc <MX_FDCAN1_Init+0xc0>)
 81009d2:	2200      	movs	r2, #0
 81009d4:	65da      	str	r2, [r3, #92]	; 0x5c
  hfdcan1.Init.TxFifoQueueElmtsNbr = 0;
 81009d6:	4b09      	ldr	r3, [pc, #36]	; (81009fc <MX_FDCAN1_Init+0xc0>)
 81009d8:	2200      	movs	r2, #0
 81009da:	661a      	str	r2, [r3, #96]	; 0x60
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 81009dc:	4b07      	ldr	r3, [pc, #28]	; (81009fc <MX_FDCAN1_Init+0xc0>)
 81009de:	2200      	movs	r2, #0
 81009e0:	665a      	str	r2, [r3, #100]	; 0x64
  hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 81009e2:	4b06      	ldr	r3, [pc, #24]	; (81009fc <MX_FDCAN1_Init+0xc0>)
 81009e4:	2204      	movs	r2, #4
 81009e6:	669a      	str	r2, [r3, #104]	; 0x68
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 81009e8:	4804      	ldr	r0, [pc, #16]	; (81009fc <MX_FDCAN1_Init+0xc0>)
 81009ea:	f004 f96d 	bl	8104cc8 <HAL_FDCAN_Init>
 81009ee:	4603      	mov	r3, r0
 81009f0:	2b00      	cmp	r3, #0
 81009f2:	d001      	beq.n	81009f8 <MX_FDCAN1_Init+0xbc>
  {
    Error_Handler();
 81009f4:	f000 fd0e 	bl	8101414 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 81009f8:	bf00      	nop
 81009fa:	bd80      	pop	{r7, pc}
 81009fc:	100001dc 	.word	0x100001dc
 8100a00:	4000a000 	.word	0x4000a000

08100a04 <MX_FDCAN2_Init>:
/* FDCAN2 init function */
void MX_FDCAN2_Init(void)
{
 8100a04:	b580      	push	{r7, lr}
 8100a06:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN2_Init 0 */

  /* USER CODE BEGIN FDCAN2_Init 1 */

  /* USER CODE END FDCAN2_Init 1 */
  hfdcan2.Instance = FDCAN2;
 8100a08:	4b2e      	ldr	r3, [pc, #184]	; (8100ac4 <MX_FDCAN2_Init+0xc0>)
 8100a0a:	4a2f      	ldr	r2, [pc, #188]	; (8100ac8 <MX_FDCAN2_Init+0xc4>)
 8100a0c:	601a      	str	r2, [r3, #0]
  hfdcan2.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8100a0e:	4b2d      	ldr	r3, [pc, #180]	; (8100ac4 <MX_FDCAN2_Init+0xc0>)
 8100a10:	2200      	movs	r2, #0
 8100a12:	609a      	str	r2, [r3, #8]
  hfdcan2.Init.Mode = FDCAN_MODE_NORMAL;
 8100a14:	4b2b      	ldr	r3, [pc, #172]	; (8100ac4 <MX_FDCAN2_Init+0xc0>)
 8100a16:	2200      	movs	r2, #0
 8100a18:	60da      	str	r2, [r3, #12]
  hfdcan2.Init.AutoRetransmission = DISABLE;
 8100a1a:	4b2a      	ldr	r3, [pc, #168]	; (8100ac4 <MX_FDCAN2_Init+0xc0>)
 8100a1c:	2200      	movs	r2, #0
 8100a1e:	741a      	strb	r2, [r3, #16]
  hfdcan2.Init.TransmitPause = DISABLE;
 8100a20:	4b28      	ldr	r3, [pc, #160]	; (8100ac4 <MX_FDCAN2_Init+0xc0>)
 8100a22:	2200      	movs	r2, #0
 8100a24:	745a      	strb	r2, [r3, #17]
  hfdcan2.Init.ProtocolException = DISABLE;
 8100a26:	4b27      	ldr	r3, [pc, #156]	; (8100ac4 <MX_FDCAN2_Init+0xc0>)
 8100a28:	2200      	movs	r2, #0
 8100a2a:	749a      	strb	r2, [r3, #18]
  hfdcan2.Init.NominalPrescaler = 16;
 8100a2c:	4b25      	ldr	r3, [pc, #148]	; (8100ac4 <MX_FDCAN2_Init+0xc0>)
 8100a2e:	2210      	movs	r2, #16
 8100a30:	615a      	str	r2, [r3, #20]
  hfdcan2.Init.NominalSyncJumpWidth = 1;
 8100a32:	4b24      	ldr	r3, [pc, #144]	; (8100ac4 <MX_FDCAN2_Init+0xc0>)
 8100a34:	2201      	movs	r2, #1
 8100a36:	619a      	str	r2, [r3, #24]
  hfdcan2.Init.NominalTimeSeg1 = 2;
 8100a38:	4b22      	ldr	r3, [pc, #136]	; (8100ac4 <MX_FDCAN2_Init+0xc0>)
 8100a3a:	2202      	movs	r2, #2
 8100a3c:	61da      	str	r2, [r3, #28]
  hfdcan2.Init.NominalTimeSeg2 = 2;
 8100a3e:	4b21      	ldr	r3, [pc, #132]	; (8100ac4 <MX_FDCAN2_Init+0xc0>)
 8100a40:	2202      	movs	r2, #2
 8100a42:	621a      	str	r2, [r3, #32]
  hfdcan2.Init.DataPrescaler = 1;
 8100a44:	4b1f      	ldr	r3, [pc, #124]	; (8100ac4 <MX_FDCAN2_Init+0xc0>)
 8100a46:	2201      	movs	r2, #1
 8100a48:	625a      	str	r2, [r3, #36]	; 0x24
  hfdcan2.Init.DataSyncJumpWidth = 1;
 8100a4a:	4b1e      	ldr	r3, [pc, #120]	; (8100ac4 <MX_FDCAN2_Init+0xc0>)
 8100a4c:	2201      	movs	r2, #1
 8100a4e:	629a      	str	r2, [r3, #40]	; 0x28
  hfdcan2.Init.DataTimeSeg1 = 1;
 8100a50:	4b1c      	ldr	r3, [pc, #112]	; (8100ac4 <MX_FDCAN2_Init+0xc0>)
 8100a52:	2201      	movs	r2, #1
 8100a54:	62da      	str	r2, [r3, #44]	; 0x2c
  hfdcan2.Init.DataTimeSeg2 = 1;
 8100a56:	4b1b      	ldr	r3, [pc, #108]	; (8100ac4 <MX_FDCAN2_Init+0xc0>)
 8100a58:	2201      	movs	r2, #1
 8100a5a:	631a      	str	r2, [r3, #48]	; 0x30
  hfdcan2.Init.MessageRAMOffset = 0;
 8100a5c:	4b19      	ldr	r3, [pc, #100]	; (8100ac4 <MX_FDCAN2_Init+0xc0>)
 8100a5e:	2200      	movs	r2, #0
 8100a60:	635a      	str	r2, [r3, #52]	; 0x34
  hfdcan2.Init.StdFiltersNbr = 0;
 8100a62:	4b18      	ldr	r3, [pc, #96]	; (8100ac4 <MX_FDCAN2_Init+0xc0>)
 8100a64:	2200      	movs	r2, #0
 8100a66:	639a      	str	r2, [r3, #56]	; 0x38
  hfdcan2.Init.ExtFiltersNbr = 0;
 8100a68:	4b16      	ldr	r3, [pc, #88]	; (8100ac4 <MX_FDCAN2_Init+0xc0>)
 8100a6a:	2200      	movs	r2, #0
 8100a6c:	63da      	str	r2, [r3, #60]	; 0x3c
  hfdcan2.Init.RxFifo0ElmtsNbr = 0;
 8100a6e:	4b15      	ldr	r3, [pc, #84]	; (8100ac4 <MX_FDCAN2_Init+0xc0>)
 8100a70:	2200      	movs	r2, #0
 8100a72:	641a      	str	r2, [r3, #64]	; 0x40
  hfdcan2.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 8100a74:	4b13      	ldr	r3, [pc, #76]	; (8100ac4 <MX_FDCAN2_Init+0xc0>)
 8100a76:	2204      	movs	r2, #4
 8100a78:	645a      	str	r2, [r3, #68]	; 0x44
  hfdcan2.Init.RxFifo1ElmtsNbr = 0;
 8100a7a:	4b12      	ldr	r3, [pc, #72]	; (8100ac4 <MX_FDCAN2_Init+0xc0>)
 8100a7c:	2200      	movs	r2, #0
 8100a7e:	649a      	str	r2, [r3, #72]	; 0x48
  hfdcan2.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 8100a80:	4b10      	ldr	r3, [pc, #64]	; (8100ac4 <MX_FDCAN2_Init+0xc0>)
 8100a82:	2204      	movs	r2, #4
 8100a84:	64da      	str	r2, [r3, #76]	; 0x4c
  hfdcan2.Init.RxBuffersNbr = 0;
 8100a86:	4b0f      	ldr	r3, [pc, #60]	; (8100ac4 <MX_FDCAN2_Init+0xc0>)
 8100a88:	2200      	movs	r2, #0
 8100a8a:	651a      	str	r2, [r3, #80]	; 0x50
  hfdcan2.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 8100a8c:	4b0d      	ldr	r3, [pc, #52]	; (8100ac4 <MX_FDCAN2_Init+0xc0>)
 8100a8e:	2204      	movs	r2, #4
 8100a90:	655a      	str	r2, [r3, #84]	; 0x54
  hfdcan2.Init.TxEventsNbr = 0;
 8100a92:	4b0c      	ldr	r3, [pc, #48]	; (8100ac4 <MX_FDCAN2_Init+0xc0>)
 8100a94:	2200      	movs	r2, #0
 8100a96:	659a      	str	r2, [r3, #88]	; 0x58
  hfdcan2.Init.TxBuffersNbr = 0;
 8100a98:	4b0a      	ldr	r3, [pc, #40]	; (8100ac4 <MX_FDCAN2_Init+0xc0>)
 8100a9a:	2200      	movs	r2, #0
 8100a9c:	65da      	str	r2, [r3, #92]	; 0x5c
  hfdcan2.Init.TxFifoQueueElmtsNbr = 0;
 8100a9e:	4b09      	ldr	r3, [pc, #36]	; (8100ac4 <MX_FDCAN2_Init+0xc0>)
 8100aa0:	2200      	movs	r2, #0
 8100aa2:	661a      	str	r2, [r3, #96]	; 0x60
  hfdcan2.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8100aa4:	4b07      	ldr	r3, [pc, #28]	; (8100ac4 <MX_FDCAN2_Init+0xc0>)
 8100aa6:	2200      	movs	r2, #0
 8100aa8:	665a      	str	r2, [r3, #100]	; 0x64
  hfdcan2.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 8100aaa:	4b06      	ldr	r3, [pc, #24]	; (8100ac4 <MX_FDCAN2_Init+0xc0>)
 8100aac:	2204      	movs	r2, #4
 8100aae:	669a      	str	r2, [r3, #104]	; 0x68
  if (HAL_FDCAN_Init(&hfdcan2) != HAL_OK)
 8100ab0:	4804      	ldr	r0, [pc, #16]	; (8100ac4 <MX_FDCAN2_Init+0xc0>)
 8100ab2:	f004 f909 	bl	8104cc8 <HAL_FDCAN_Init>
 8100ab6:	4603      	mov	r3, r0
 8100ab8:	2b00      	cmp	r3, #0
 8100aba:	d001      	beq.n	8100ac0 <MX_FDCAN2_Init+0xbc>
  {
    Error_Handler();
 8100abc:	f000 fcaa 	bl	8101414 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN2_Init 2 */

  /* USER CODE END FDCAN2_Init 2 */

}
 8100ac0:	bf00      	nop
 8100ac2:	bd80      	pop	{r7, pc}
 8100ac4:	1000027c 	.word	0x1000027c
 8100ac8:	4000a400 	.word	0x4000a400

08100acc <HAL_FDCAN_MspInit>:

static uint32_t HAL_RCC_FDCAN_CLK_ENABLED=0;

void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* fdcanHandle)
{
 8100acc:	b580      	push	{r7, lr}
 8100ace:	b0bc      	sub	sp, #240	; 0xf0
 8100ad0:	af00      	add	r7, sp, #0
 8100ad2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8100ad4:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8100ad8:	2200      	movs	r2, #0
 8100ada:	601a      	str	r2, [r3, #0]
 8100adc:	605a      	str	r2, [r3, #4]
 8100ade:	609a      	str	r2, [r3, #8]
 8100ae0:	60da      	str	r2, [r3, #12]
 8100ae2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8100ae4:	f107 0318 	add.w	r3, r7, #24
 8100ae8:	22c0      	movs	r2, #192	; 0xc0
 8100aea:	2100      	movs	r1, #0
 8100aec:	4618      	mov	r0, r3
 8100aee:	f00a fb43 	bl	810b178 <memset>
  if(fdcanHandle->Instance==FDCAN1)
 8100af2:	687b      	ldr	r3, [r7, #4]
 8100af4:	681b      	ldr	r3, [r3, #0]
 8100af6:	4a57      	ldr	r2, [pc, #348]	; (8100c54 <HAL_FDCAN_MspInit+0x188>)
 8100af8:	4293      	cmp	r3, r2
 8100afa:	d151      	bne.n	8100ba0 <HAL_FDCAN_MspInit+0xd4>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8100afc:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8100b00:	f04f 0300 	mov.w	r3, #0
 8100b04:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 8100b08:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8100b0c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8100b10:	f107 0318 	add.w	r3, r7, #24
 8100b14:	4618      	mov	r0, r3
 8100b16:	f005 fd1f 	bl	8106558 <HAL_RCCEx_PeriphCLKConfig>
 8100b1a:	4603      	mov	r3, r0
 8100b1c:	2b00      	cmp	r3, #0
 8100b1e:	d001      	beq.n	8100b24 <HAL_FDCAN_MspInit+0x58>
    {
      Error_Handler();
 8100b20:	f000 fc78 	bl	8101414 <Error_Handler>
    }

    /* FDCAN1 clock enable */
    HAL_RCC_FDCAN_CLK_ENABLED++;
 8100b24:	4b4c      	ldr	r3, [pc, #304]	; (8100c58 <HAL_FDCAN_MspInit+0x18c>)
 8100b26:	681b      	ldr	r3, [r3, #0]
 8100b28:	3301      	adds	r3, #1
 8100b2a:	4a4b      	ldr	r2, [pc, #300]	; (8100c58 <HAL_FDCAN_MspInit+0x18c>)
 8100b2c:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 8100b2e:	4b4a      	ldr	r3, [pc, #296]	; (8100c58 <HAL_FDCAN_MspInit+0x18c>)
 8100b30:	681b      	ldr	r3, [r3, #0]
 8100b32:	2b01      	cmp	r3, #1
 8100b34:	d10e      	bne.n	8100b54 <HAL_FDCAN_MspInit+0x88>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 8100b36:	4b49      	ldr	r3, [pc, #292]	; (8100c5c <HAL_FDCAN_MspInit+0x190>)
 8100b38:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 8100b3c:	4a47      	ldr	r2, [pc, #284]	; (8100c5c <HAL_FDCAN_MspInit+0x190>)
 8100b3e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8100b42:	f8c2 30ec 	str.w	r3, [r2, #236]	; 0xec
 8100b46:	4b45      	ldr	r3, [pc, #276]	; (8100c5c <HAL_FDCAN_MspInit+0x190>)
 8100b48:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 8100b4c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8100b50:	617b      	str	r3, [r7, #20]
 8100b52:	697b      	ldr	r3, [r7, #20]
    }

    __HAL_RCC_GPIOH_CLK_ENABLE();
 8100b54:	4b41      	ldr	r3, [pc, #260]	; (8100c5c <HAL_FDCAN_MspInit+0x190>)
 8100b56:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100b5a:	4a40      	ldr	r2, [pc, #256]	; (8100c5c <HAL_FDCAN_MspInit+0x190>)
 8100b5c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8100b60:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8100b64:	4b3d      	ldr	r3, [pc, #244]	; (8100c5c <HAL_FDCAN_MspInit+0x190>)
 8100b66:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100b6a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8100b6e:	613b      	str	r3, [r7, #16]
 8100b70:	693b      	ldr	r3, [r7, #16]
    /**FDCAN1 GPIO Configuration
    PH14     ------> FDCAN1_RX
    PH13     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = FDCAN2_RXH14_Pin|FDCAN1_TX_Pin;
 8100b72:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 8100b76:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8100b7a:	2302      	movs	r3, #2
 8100b7c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8100b80:	2300      	movs	r3, #0
 8100b82:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8100b86:	2300      	movs	r3, #0
 8100b88:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8100b8c:	2309      	movs	r3, #9
 8100b8e:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8100b92:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8100b96:	4619      	mov	r1, r3
 8100b98:	4831      	ldr	r0, [pc, #196]	; (8100c60 <HAL_FDCAN_MspInit+0x194>)
 8100b9a:	f004 fc03 	bl	81053a4 <HAL_GPIO_Init>

  /* USER CODE BEGIN FDCAN2_MspInit 1 */

  /* USER CODE END FDCAN2_MspInit 1 */
  }
}
 8100b9e:	e055      	b.n	8100c4c <HAL_FDCAN_MspInit+0x180>
  else if(fdcanHandle->Instance==FDCAN2)
 8100ba0:	687b      	ldr	r3, [r7, #4]
 8100ba2:	681b      	ldr	r3, [r3, #0]
 8100ba4:	4a2f      	ldr	r2, [pc, #188]	; (8100c64 <HAL_FDCAN_MspInit+0x198>)
 8100ba6:	4293      	cmp	r3, r2
 8100ba8:	d150      	bne.n	8100c4c <HAL_FDCAN_MspInit+0x180>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8100baa:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8100bae:	f04f 0300 	mov.w	r3, #0
 8100bb2:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 8100bb6:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8100bba:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8100bbe:	f107 0318 	add.w	r3, r7, #24
 8100bc2:	4618      	mov	r0, r3
 8100bc4:	f005 fcc8 	bl	8106558 <HAL_RCCEx_PeriphCLKConfig>
 8100bc8:	4603      	mov	r3, r0
 8100bca:	2b00      	cmp	r3, #0
 8100bcc:	d001      	beq.n	8100bd2 <HAL_FDCAN_MspInit+0x106>
      Error_Handler();
 8100bce:	f000 fc21 	bl	8101414 <Error_Handler>
    HAL_RCC_FDCAN_CLK_ENABLED++;
 8100bd2:	4b21      	ldr	r3, [pc, #132]	; (8100c58 <HAL_FDCAN_MspInit+0x18c>)
 8100bd4:	681b      	ldr	r3, [r3, #0]
 8100bd6:	3301      	adds	r3, #1
 8100bd8:	4a1f      	ldr	r2, [pc, #124]	; (8100c58 <HAL_FDCAN_MspInit+0x18c>)
 8100bda:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 8100bdc:	4b1e      	ldr	r3, [pc, #120]	; (8100c58 <HAL_FDCAN_MspInit+0x18c>)
 8100bde:	681b      	ldr	r3, [r3, #0]
 8100be0:	2b01      	cmp	r3, #1
 8100be2:	d10e      	bne.n	8100c02 <HAL_FDCAN_MspInit+0x136>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 8100be4:	4b1d      	ldr	r3, [pc, #116]	; (8100c5c <HAL_FDCAN_MspInit+0x190>)
 8100be6:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 8100bea:	4a1c      	ldr	r2, [pc, #112]	; (8100c5c <HAL_FDCAN_MspInit+0x190>)
 8100bec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8100bf0:	f8c2 30ec 	str.w	r3, [r2, #236]	; 0xec
 8100bf4:	4b19      	ldr	r3, [pc, #100]	; (8100c5c <HAL_FDCAN_MspInit+0x190>)
 8100bf6:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 8100bfa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8100bfe:	60fb      	str	r3, [r7, #12]
 8100c00:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8100c02:	4b16      	ldr	r3, [pc, #88]	; (8100c5c <HAL_FDCAN_MspInit+0x190>)
 8100c04:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100c08:	4a14      	ldr	r2, [pc, #80]	; (8100c5c <HAL_FDCAN_MspInit+0x190>)
 8100c0a:	f043 0302 	orr.w	r3, r3, #2
 8100c0e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8100c12:	4b12      	ldr	r3, [pc, #72]	; (8100c5c <HAL_FDCAN_MspInit+0x190>)
 8100c14:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100c18:	f003 0302 	and.w	r3, r3, #2
 8100c1c:	60bb      	str	r3, [r7, #8]
 8100c1e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = FDCAN2_RX_Pin|FDCAN2_TX_Pin;
 8100c20:	f242 0320 	movw	r3, #8224	; 0x2020
 8100c24:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8100c28:	2302      	movs	r3, #2
 8100c2a:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8100c2e:	2300      	movs	r3, #0
 8100c30:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8100c34:	2300      	movs	r3, #0
 8100c36:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN2;
 8100c3a:	2309      	movs	r3, #9
 8100c3c:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8100c40:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8100c44:	4619      	mov	r1, r3
 8100c46:	4808      	ldr	r0, [pc, #32]	; (8100c68 <HAL_FDCAN_MspInit+0x19c>)
 8100c48:	f004 fbac 	bl	81053a4 <HAL_GPIO_Init>
}
 8100c4c:	bf00      	nop
 8100c4e:	37f0      	adds	r7, #240	; 0xf0
 8100c50:	46bd      	mov	sp, r7
 8100c52:	bd80      	pop	{r7, pc}
 8100c54:	4000a000 	.word	0x4000a000
 8100c58:	1000031c 	.word	0x1000031c
 8100c5c:	58024400 	.word	0x58024400
 8100c60:	58021c00 	.word	0x58021c00
 8100c64:	4000a400 	.word	0x4000a400
 8100c68:	58020400 	.word	0x58020400

08100c6c <MX_FMC_Init>:

SDRAM_HandleTypeDef hsdram1;

/* FMC initialization function */
void MX_FMC_Init(void)
{
 8100c6c:	b580      	push	{r7, lr}
 8100c6e:	b088      	sub	sp, #32
 8100c70:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 8100c72:	1d3b      	adds	r3, r7, #4
 8100c74:	2200      	movs	r2, #0
 8100c76:	601a      	str	r2, [r3, #0]
 8100c78:	605a      	str	r2, [r3, #4]
 8100c7a:	609a      	str	r2, [r3, #8]
 8100c7c:	60da      	str	r2, [r3, #12]
 8100c7e:	611a      	str	r2, [r3, #16]
 8100c80:	615a      	str	r2, [r3, #20]
 8100c82:	619a      	str	r2, [r3, #24]

  /* USER CODE END FMC_Init 1 */

  /** Perform the SDRAM1 memory initialization sequence
  */
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 8100c84:	4b1e      	ldr	r3, [pc, #120]	; (8100d00 <MX_FMC_Init+0x94>)
 8100c86:	4a1f      	ldr	r2, [pc, #124]	; (8100d04 <MX_FMC_Init+0x98>)
 8100c88:	601a      	str	r2, [r3, #0]
  /* hsdram1.Init */
  hsdram1.Init.SDBank = FMC_SDRAM_BANK2;
 8100c8a:	4b1d      	ldr	r3, [pc, #116]	; (8100d00 <MX_FMC_Init+0x94>)
 8100c8c:	2201      	movs	r2, #1
 8100c8e:	605a      	str	r2, [r3, #4]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8100c90:	4b1b      	ldr	r3, [pc, #108]	; (8100d00 <MX_FMC_Init+0x94>)
 8100c92:	2200      	movs	r2, #0
 8100c94:	609a      	str	r2, [r3, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 8100c96:	4b1a      	ldr	r3, [pc, #104]	; (8100d00 <MX_FMC_Init+0x94>)
 8100c98:	2204      	movs	r2, #4
 8100c9a:	60da      	str	r2, [r3, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 8100c9c:	4b18      	ldr	r3, [pc, #96]	; (8100d00 <MX_FMC_Init+0x94>)
 8100c9e:	2210      	movs	r2, #16
 8100ca0:	611a      	str	r2, [r3, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8100ca2:	4b17      	ldr	r3, [pc, #92]	; (8100d00 <MX_FMC_Init+0x94>)
 8100ca4:	2240      	movs	r2, #64	; 0x40
 8100ca6:	615a      	str	r2, [r3, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_1;
 8100ca8:	4b15      	ldr	r3, [pc, #84]	; (8100d00 <MX_FMC_Init+0x94>)
 8100caa:	2280      	movs	r2, #128	; 0x80
 8100cac:	619a      	str	r2, [r3, #24]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8100cae:	4b14      	ldr	r3, [pc, #80]	; (8100d00 <MX_FMC_Init+0x94>)
 8100cb0:	2200      	movs	r2, #0
 8100cb2:	61da      	str	r2, [r3, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_DISABLE;
 8100cb4:	4b12      	ldr	r3, [pc, #72]	; (8100d00 <MX_FMC_Init+0x94>)
 8100cb6:	2200      	movs	r2, #0
 8100cb8:	621a      	str	r2, [r3, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_DISABLE;
 8100cba:	4b11      	ldr	r3, [pc, #68]	; (8100d00 <MX_FMC_Init+0x94>)
 8100cbc:	2200      	movs	r2, #0
 8100cbe:	625a      	str	r2, [r3, #36]	; 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
 8100cc0:	4b0f      	ldr	r3, [pc, #60]	; (8100d00 <MX_FMC_Init+0x94>)
 8100cc2:	2200      	movs	r2, #0
 8100cc4:	629a      	str	r2, [r3, #40]	; 0x28
  /* SdramTiming */
  SdramTiming.LoadToActiveDelay = 16;
 8100cc6:	2310      	movs	r3, #16
 8100cc8:	607b      	str	r3, [r7, #4]
  SdramTiming.ExitSelfRefreshDelay = 16;
 8100cca:	2310      	movs	r3, #16
 8100ccc:	60bb      	str	r3, [r7, #8]
  SdramTiming.SelfRefreshTime = 16;
 8100cce:	2310      	movs	r3, #16
 8100cd0:	60fb      	str	r3, [r7, #12]
  SdramTiming.RowCycleDelay = 16;
 8100cd2:	2310      	movs	r3, #16
 8100cd4:	613b      	str	r3, [r7, #16]
  SdramTiming.WriteRecoveryTime = 16;
 8100cd6:	2310      	movs	r3, #16
 8100cd8:	617b      	str	r3, [r7, #20]
  SdramTiming.RPDelay = 16;
 8100cda:	2310      	movs	r3, #16
 8100cdc:	61bb      	str	r3, [r7, #24]
  SdramTiming.RCDDelay = 16;
 8100cde:	2310      	movs	r3, #16
 8100ce0:	61fb      	str	r3, [r7, #28]

  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 8100ce2:	1d3b      	adds	r3, r7, #4
 8100ce4:	4619      	mov	r1, r3
 8100ce6:	4806      	ldr	r0, [pc, #24]	; (8100d00 <MX_FMC_Init+0x94>)
 8100ce8:	f008 fd66 	bl	81097b8 <HAL_SDRAM_Init>
 8100cec:	4603      	mov	r3, r0
 8100cee:	2b00      	cmp	r3, #0
 8100cf0:	d001      	beq.n	8100cf6 <MX_FMC_Init+0x8a>
  {
    Error_Handler( );
 8100cf2:	f000 fb8f 	bl	8101414 <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 8100cf6:	bf00      	nop
 8100cf8:	3720      	adds	r7, #32
 8100cfa:	46bd      	mov	sp, r7
 8100cfc:	bd80      	pop	{r7, pc}
 8100cfe:	bf00      	nop
 8100d00:	10000320 	.word	0x10000320
 8100d04:	52004140 	.word	0x52004140

08100d08 <HAL_FMC_MspInit>:

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 8100d08:	b580      	push	{r7, lr}
 8100d0a:	b0b8      	sub	sp, #224	; 0xe0
 8100d0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8100d0e:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8100d12:	2200      	movs	r2, #0
 8100d14:	601a      	str	r2, [r3, #0]
 8100d16:	605a      	str	r2, [r3, #4]
 8100d18:	609a      	str	r2, [r3, #8]
 8100d1a:	60da      	str	r2, [r3, #12]
 8100d1c:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 8100d1e:	4b51      	ldr	r3, [pc, #324]	; (8100e64 <HAL_FMC_MspInit+0x15c>)
 8100d20:	681b      	ldr	r3, [r3, #0]
 8100d22:	2b00      	cmp	r3, #0
 8100d24:	f040 8099 	bne.w	8100e5a <HAL_FMC_MspInit+0x152>
    return;
  }
  FMC_Initialized = 1;
 8100d28:	4b4e      	ldr	r3, [pc, #312]	; (8100e64 <HAL_FMC_MspInit+0x15c>)
 8100d2a:	2201      	movs	r2, #1
 8100d2c:	601a      	str	r2, [r3, #0]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8100d2e:	f107 0308 	add.w	r3, r7, #8
 8100d32:	22c0      	movs	r2, #192	; 0xc0
 8100d34:	2100      	movs	r1, #0
 8100d36:	4618      	mov	r0, r3
 8100d38:	f00a fa1e 	bl	810b178 <memset>

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FMC;
 8100d3c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8100d40:	f04f 0300 	mov.w	r3, #0
 8100d44:	e9c7 2302 	strd	r2, r3, [r7, #8]
    PeriphClkInitStruct.FmcClockSelection = RCC_FMCCLKSOURCE_D1HCLK;
 8100d48:	2300      	movs	r3, #0
 8100d4a:	653b      	str	r3, [r7, #80]	; 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8100d4c:	f107 0308 	add.w	r3, r7, #8
 8100d50:	4618      	mov	r0, r3
 8100d52:	f005 fc01 	bl	8106558 <HAL_RCCEx_PeriphCLKConfig>
 8100d56:	4603      	mov	r3, r0
 8100d58:	2b00      	cmp	r3, #0
 8100d5a:	d001      	beq.n	8100d60 <HAL_FMC_MspInit+0x58>
    {
      Error_Handler();
 8100d5c:	f000 fb5a 	bl	8101414 <Error_Handler>
    }

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 8100d60:	4b41      	ldr	r3, [pc, #260]	; (8100e68 <HAL_FMC_MspInit+0x160>)
 8100d62:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 8100d66:	4a40      	ldr	r2, [pc, #256]	; (8100e68 <HAL_FMC_MspInit+0x160>)
 8100d68:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8100d6c:	f8c2 30d4 	str.w	r3, [r2, #212]	; 0xd4
 8100d70:	4b3d      	ldr	r3, [pc, #244]	; (8100e68 <HAL_FMC_MspInit+0x160>)
 8100d72:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 8100d76:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8100d7a:	607b      	str	r3, [r7, #4]
 8100d7c:	687b      	ldr	r3, [r7, #4]
  PE14   ------> FMC_D11
  PH7   ------> FMC_SDCKE1
  PD8   ------> FMC_D13
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_0|GPIO_PIN_10|GPIO_PIN_9
 8100d7e:	f64f 7383 	movw	r3, #65411	; 0xff83
 8100d82:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_15|GPIO_PIN_8
                          |GPIO_PIN_13|GPIO_PIN_7|GPIO_PIN_14;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8100d86:	2302      	movs	r3, #2
 8100d88:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8100d8c:	2300      	movs	r3, #0
 8100d8e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8100d92:	2303      	movs	r3, #3
 8100d94:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8100d98:	230c      	movs	r3, #12
 8100d9a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8100d9e:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8100da2:	4619      	mov	r1, r3
 8100da4:	4831      	ldr	r0, [pc, #196]	; (8100e6c <HAL_FMC_MspInit+0x164>)
 8100da6:	f004 fafd 	bl	81053a4 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_15|GPIO_PIN_8|GPIO_PIN_5|GPIO_PIN_4
 8100daa:	f248 1333 	movw	r3, #33075	; 0x8133
 8100dae:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
                          |GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8100db2:	2302      	movs	r3, #2
 8100db4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8100db8:	2300      	movs	r3, #0
 8100dba:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8100dbe:	2303      	movs	r3, #3
 8100dc0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8100dc4:	230c      	movs	r3, #12
 8100dc6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8100dca:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8100dce:	4619      	mov	r1, r3
 8100dd0:	4827      	ldr	r0, [pc, #156]	; (8100e70 <HAL_FMC_MspInit+0x168>)
 8100dd2:	f004 fae7 	bl	81053a4 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_15|GPIO_PIN_14
 8100dd6:	f24c 7303 	movw	r3, #50947	; 0xc703
 8100dda:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
                          |GPIO_PIN_10|GPIO_PIN_9|GPIO_PIN_8;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8100dde:	2302      	movs	r3, #2
 8100de0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8100de4:	2300      	movs	r3, #0
 8100de6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8100dea:	2303      	movs	r3, #3
 8100dec:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8100df0:	230c      	movs	r3, #12
 8100df2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8100df6:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8100dfa:	4619      	mov	r1, r3
 8100dfc:	481d      	ldr	r0, [pc, #116]	; (8100e74 <HAL_FMC_MspInit+0x16c>)
 8100dfe:	f004 fad1 	bl	81053a4 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_1|GPIO_PIN_0|GPIO_PIN_3
 8100e02:	f64f 033f 	movw	r3, #63551	; 0xf83f
 8100e06:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
                          |GPIO_PIN_5|GPIO_PIN_4|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_12|GPIO_PIN_15|GPIO_PIN_11;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8100e0a:	2302      	movs	r3, #2
 8100e0c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8100e10:	2300      	movs	r3, #0
 8100e12:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8100e16:	2303      	movs	r3, #3
 8100e18:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8100e1c:	230c      	movs	r3, #12
 8100e1e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8100e22:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8100e26:	4619      	mov	r1, r3
 8100e28:	4813      	ldr	r0, [pc, #76]	; (8100e78 <HAL_FMC_MspInit+0x170>)
 8100e2a:	f004 fabb 	bl	81053a4 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8100e2e:	23e0      	movs	r3, #224	; 0xe0
 8100e30:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8100e34:	2302      	movs	r3, #2
 8100e36:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8100e3a:	2300      	movs	r3, #0
 8100e3c:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8100e40:	2303      	movs	r3, #3
 8100e42:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8100e46:	230c      	movs	r3, #12
 8100e48:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8100e4c:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8100e50:	4619      	mov	r1, r3
 8100e52:	480a      	ldr	r0, [pc, #40]	; (8100e7c <HAL_FMC_MspInit+0x174>)
 8100e54:	f004 faa6 	bl	81053a4 <HAL_GPIO_Init>
 8100e58:	e000      	b.n	8100e5c <HAL_FMC_MspInit+0x154>
    return;
 8100e5a:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 8100e5c:	37e0      	adds	r7, #224	; 0xe0
 8100e5e:	46bd      	mov	sp, r7
 8100e60:	bd80      	pop	{r7, pc}
 8100e62:	bf00      	nop
 8100e64:	10000354 	.word	0x10000354
 8100e68:	58024400 	.word	0x58024400
 8100e6c:	58021000 	.word	0x58021000
 8100e70:	58021800 	.word	0x58021800
 8100e74:	58020c00 	.word	0x58020c00
 8100e78:	58021400 	.word	0x58021400
 8100e7c:	58021c00 	.word	0x58021c00

08100e80 <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* sdramHandle){
 8100e80:	b580      	push	{r7, lr}
 8100e82:	b082      	sub	sp, #8
 8100e84:	af00      	add	r7, sp, #0
 8100e86:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 8100e88:	f7ff ff3e 	bl	8100d08 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 8100e8c:	bf00      	nop
 8100e8e:	3708      	adds	r7, #8
 8100e90:	46bd      	mov	sp, r7
 8100e92:	bd80      	pop	{r7, pc}

08100e94 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Pinout Configuration
*/
void MX_GPIO_Init(void)
{
 8100e94:	b480      	push	{r7}
 8100e96:	b08d      	sub	sp, #52	; 0x34
 8100e98:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8100e9a:	4b55      	ldr	r3, [pc, #340]	; (8100ff0 <MX_GPIO_Init+0x15c>)
 8100e9c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100ea0:	4a53      	ldr	r2, [pc, #332]	; (8100ff0 <MX_GPIO_Init+0x15c>)
 8100ea2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8100ea6:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8100eaa:	4b51      	ldr	r3, [pc, #324]	; (8100ff0 <MX_GPIO_Init+0x15c>)
 8100eac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100eb0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8100eb4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8100eb6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8100eb8:	4b4d      	ldr	r3, [pc, #308]	; (8100ff0 <MX_GPIO_Init+0x15c>)
 8100eba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100ebe:	4a4c      	ldr	r2, [pc, #304]	; (8100ff0 <MX_GPIO_Init+0x15c>)
 8100ec0:	f043 0302 	orr.w	r3, r3, #2
 8100ec4:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8100ec8:	4b49      	ldr	r3, [pc, #292]	; (8100ff0 <MX_GPIO_Init+0x15c>)
 8100eca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100ece:	f003 0302 	and.w	r3, r3, #2
 8100ed2:	62bb      	str	r3, [r7, #40]	; 0x28
 8100ed4:	6abb      	ldr	r3, [r7, #40]	; 0x28
  __HAL_RCC_GPIOK_CLK_ENABLE();
 8100ed6:	4b46      	ldr	r3, [pc, #280]	; (8100ff0 <MX_GPIO_Init+0x15c>)
 8100ed8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100edc:	4a44      	ldr	r2, [pc, #272]	; (8100ff0 <MX_GPIO_Init+0x15c>)
 8100ede:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8100ee2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8100ee6:	4b42      	ldr	r3, [pc, #264]	; (8100ff0 <MX_GPIO_Init+0x15c>)
 8100ee8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100eec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8100ef0:	627b      	str	r3, [r7, #36]	; 0x24
 8100ef2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8100ef4:	4b3e      	ldr	r3, [pc, #248]	; (8100ff0 <MX_GPIO_Init+0x15c>)
 8100ef6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100efa:	4a3d      	ldr	r2, [pc, #244]	; (8100ff0 <MX_GPIO_Init+0x15c>)
 8100efc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8100f00:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8100f04:	4b3a      	ldr	r3, [pc, #232]	; (8100ff0 <MX_GPIO_Init+0x15c>)
 8100f06:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100f0a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8100f0e:	623b      	str	r3, [r7, #32]
 8100f10:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8100f12:	4b37      	ldr	r3, [pc, #220]	; (8100ff0 <MX_GPIO_Init+0x15c>)
 8100f14:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100f18:	4a35      	ldr	r2, [pc, #212]	; (8100ff0 <MX_GPIO_Init+0x15c>)
 8100f1a:	f043 0310 	orr.w	r3, r3, #16
 8100f1e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8100f22:	4b33      	ldr	r3, [pc, #204]	; (8100ff0 <MX_GPIO_Init+0x15c>)
 8100f24:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100f28:	f003 0310 	and.w	r3, r3, #16
 8100f2c:	61fb      	str	r3, [r7, #28]
 8100f2e:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 8100f30:	4b2f      	ldr	r3, [pc, #188]	; (8100ff0 <MX_GPIO_Init+0x15c>)
 8100f32:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100f36:	4a2e      	ldr	r2, [pc, #184]	; (8100ff0 <MX_GPIO_Init+0x15c>)
 8100f38:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8100f3c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8100f40:	4b2b      	ldr	r3, [pc, #172]	; (8100ff0 <MX_GPIO_Init+0x15c>)
 8100f42:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100f46:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8100f4a:	61bb      	str	r3, [r7, #24]
 8100f4c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8100f4e:	4b28      	ldr	r3, [pc, #160]	; (8100ff0 <MX_GPIO_Init+0x15c>)
 8100f50:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100f54:	4a26      	ldr	r2, [pc, #152]	; (8100ff0 <MX_GPIO_Init+0x15c>)
 8100f56:	f043 0308 	orr.w	r3, r3, #8
 8100f5a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8100f5e:	4b24      	ldr	r3, [pc, #144]	; (8100ff0 <MX_GPIO_Init+0x15c>)
 8100f60:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100f64:	f003 0308 	and.w	r3, r3, #8
 8100f68:	617b      	str	r3, [r7, #20]
 8100f6a:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8100f6c:	4b20      	ldr	r3, [pc, #128]	; (8100ff0 <MX_GPIO_Init+0x15c>)
 8100f6e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100f72:	4a1f      	ldr	r2, [pc, #124]	; (8100ff0 <MX_GPIO_Init+0x15c>)
 8100f74:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8100f78:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8100f7c:	4b1c      	ldr	r3, [pc, #112]	; (8100ff0 <MX_GPIO_Init+0x15c>)
 8100f7e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100f82:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8100f86:	613b      	str	r3, [r7, #16]
 8100f88:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8100f8a:	4b19      	ldr	r3, [pc, #100]	; (8100ff0 <MX_GPIO_Init+0x15c>)
 8100f8c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100f90:	4a17      	ldr	r2, [pc, #92]	; (8100ff0 <MX_GPIO_Init+0x15c>)
 8100f92:	f043 0301 	orr.w	r3, r3, #1
 8100f96:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8100f9a:	4b15      	ldr	r3, [pc, #84]	; (8100ff0 <MX_GPIO_Init+0x15c>)
 8100f9c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100fa0:	f003 0301 	and.w	r3, r3, #1
 8100fa4:	60fb      	str	r3, [r7, #12]
 8100fa6:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8100fa8:	4b11      	ldr	r3, [pc, #68]	; (8100ff0 <MX_GPIO_Init+0x15c>)
 8100faa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100fae:	4a10      	ldr	r2, [pc, #64]	; (8100ff0 <MX_GPIO_Init+0x15c>)
 8100fb0:	f043 0320 	orr.w	r3, r3, #32
 8100fb4:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8100fb8:	4b0d      	ldr	r3, [pc, #52]	; (8100ff0 <MX_GPIO_Init+0x15c>)
 8100fba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100fbe:	f003 0320 	and.w	r3, r3, #32
 8100fc2:	60bb      	str	r3, [r7, #8]
 8100fc4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8100fc6:	4b0a      	ldr	r3, [pc, #40]	; (8100ff0 <MX_GPIO_Init+0x15c>)
 8100fc8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100fcc:	4a08      	ldr	r2, [pc, #32]	; (8100ff0 <MX_GPIO_Init+0x15c>)
 8100fce:	f043 0304 	orr.w	r3, r3, #4
 8100fd2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8100fd6:	4b06      	ldr	r3, [pc, #24]	; (8100ff0 <MX_GPIO_Init+0x15c>)
 8100fd8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100fdc:	f003 0304 	and.w	r3, r3, #4
 8100fe0:	607b      	str	r3, [r7, #4]
 8100fe2:	687b      	ldr	r3, [r7, #4]

}
 8100fe4:	bf00      	nop
 8100fe6:	3734      	adds	r7, #52	; 0x34
 8100fe8:	46bd      	mov	sp, r7
 8100fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100fee:	4770      	bx	lr
 8100ff0:	58024400 	.word	0x58024400

08100ff4 <MX_LTDC_Init>:

LTDC_HandleTypeDef hltdc;

/* LTDC init function */
void MX_LTDC_Init(void)
{
 8100ff4:	b580      	push	{r7, lr}
 8100ff6:	b09a      	sub	sp, #104	; 0x68
 8100ff8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN LTDC_Init 0 */

  /* USER CODE END LTDC_Init 0 */

  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 8100ffa:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8100ffe:	2234      	movs	r2, #52	; 0x34
 8101000:	2100      	movs	r1, #0
 8101002:	4618      	mov	r0, r3
 8101004:	f00a f8b8 	bl	810b178 <memset>
  LTDC_LayerCfgTypeDef pLayerCfg1 = {0};
 8101008:	463b      	mov	r3, r7
 810100a:	2234      	movs	r2, #52	; 0x34
 810100c:	2100      	movs	r1, #0
 810100e:	4618      	mov	r0, r3
 8101010:	f00a f8b2 	bl	810b178 <memset>

  /* USER CODE BEGIN LTDC_Init 1 */

  /* USER CODE END LTDC_Init 1 */
  hltdc.Instance = LTDC;
 8101014:	4b4e      	ldr	r3, [pc, #312]	; (8101150 <MX_LTDC_Init+0x15c>)
 8101016:	4a4f      	ldr	r2, [pc, #316]	; (8101154 <MX_LTDC_Init+0x160>)
 8101018:	601a      	str	r2, [r3, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 810101a:	4b4d      	ldr	r3, [pc, #308]	; (8101150 <MX_LTDC_Init+0x15c>)
 810101c:	2200      	movs	r2, #0
 810101e:	605a      	str	r2, [r3, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 8101020:	4b4b      	ldr	r3, [pc, #300]	; (8101150 <MX_LTDC_Init+0x15c>)
 8101022:	2200      	movs	r2, #0
 8101024:	609a      	str	r2, [r3, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 8101026:	4b4a      	ldr	r3, [pc, #296]	; (8101150 <MX_LTDC_Init+0x15c>)
 8101028:	2200      	movs	r2, #0
 810102a:	60da      	str	r2, [r3, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 810102c:	4b48      	ldr	r3, [pc, #288]	; (8101150 <MX_LTDC_Init+0x15c>)
 810102e:	2200      	movs	r2, #0
 8101030:	611a      	str	r2, [r3, #16]
  hltdc.Init.HorizontalSync = 7;
 8101032:	4b47      	ldr	r3, [pc, #284]	; (8101150 <MX_LTDC_Init+0x15c>)
 8101034:	2207      	movs	r2, #7
 8101036:	615a      	str	r2, [r3, #20]
  hltdc.Init.VerticalSync = 3;
 8101038:	4b45      	ldr	r3, [pc, #276]	; (8101150 <MX_LTDC_Init+0x15c>)
 810103a:	2203      	movs	r2, #3
 810103c:	619a      	str	r2, [r3, #24]
  hltdc.Init.AccumulatedHBP = 14;
 810103e:	4b44      	ldr	r3, [pc, #272]	; (8101150 <MX_LTDC_Init+0x15c>)
 8101040:	220e      	movs	r2, #14
 8101042:	61da      	str	r2, [r3, #28]
  hltdc.Init.AccumulatedVBP = 5;
 8101044:	4b42      	ldr	r3, [pc, #264]	; (8101150 <MX_LTDC_Init+0x15c>)
 8101046:	2205      	movs	r2, #5
 8101048:	621a      	str	r2, [r3, #32]
  hltdc.Init.AccumulatedActiveW = 654;
 810104a:	4b41      	ldr	r3, [pc, #260]	; (8101150 <MX_LTDC_Init+0x15c>)
 810104c:	f240 228e 	movw	r2, #654	; 0x28e
 8101050:	625a      	str	r2, [r3, #36]	; 0x24
  hltdc.Init.AccumulatedActiveH = 485;
 8101052:	4b3f      	ldr	r3, [pc, #252]	; (8101150 <MX_LTDC_Init+0x15c>)
 8101054:	f240 12e5 	movw	r2, #485	; 0x1e5
 8101058:	629a      	str	r2, [r3, #40]	; 0x28
  hltdc.Init.TotalWidth = 660;
 810105a:	4b3d      	ldr	r3, [pc, #244]	; (8101150 <MX_LTDC_Init+0x15c>)
 810105c:	f44f 7225 	mov.w	r2, #660	; 0x294
 8101060:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc.Init.TotalHeigh = 487;
 8101062:	4b3b      	ldr	r3, [pc, #236]	; (8101150 <MX_LTDC_Init+0x15c>)
 8101064:	f240 12e7 	movw	r2, #487	; 0x1e7
 8101068:	631a      	str	r2, [r3, #48]	; 0x30
  hltdc.Init.Backcolor.Blue = 0;
 810106a:	4b39      	ldr	r3, [pc, #228]	; (8101150 <MX_LTDC_Init+0x15c>)
 810106c:	2200      	movs	r2, #0
 810106e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hltdc.Init.Backcolor.Green = 0;
 8101072:	4b37      	ldr	r3, [pc, #220]	; (8101150 <MX_LTDC_Init+0x15c>)
 8101074:	2200      	movs	r2, #0
 8101076:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  hltdc.Init.Backcolor.Red = 0;
 810107a:	4b35      	ldr	r3, [pc, #212]	; (8101150 <MX_LTDC_Init+0x15c>)
 810107c:	2200      	movs	r2, #0
 810107e:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 8101082:	4833      	ldr	r0, [pc, #204]	; (8101150 <MX_LTDC_Init+0x15c>)
 8101084:	f004 fb50 	bl	8105728 <HAL_LTDC_Init>
 8101088:	4603      	mov	r3, r0
 810108a:	2b00      	cmp	r3, #0
 810108c:	d001      	beq.n	8101092 <MX_LTDC_Init+0x9e>
  {
    Error_Handler();
 810108e:	f000 f9c1 	bl	8101414 <Error_Handler>
  }
  pLayerCfg.WindowX0 = 0;
 8101092:	2300      	movs	r3, #0
 8101094:	637b      	str	r3, [r7, #52]	; 0x34
  pLayerCfg.WindowX1 = 0;
 8101096:	2300      	movs	r3, #0
 8101098:	63bb      	str	r3, [r7, #56]	; 0x38
  pLayerCfg.WindowY0 = 0;
 810109a:	2300      	movs	r3, #0
 810109c:	63fb      	str	r3, [r7, #60]	; 0x3c
  pLayerCfg.WindowY1 = 0;
 810109e:	2300      	movs	r3, #0
 81010a0:	643b      	str	r3, [r7, #64]	; 0x40
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 81010a2:	2300      	movs	r3, #0
 81010a4:	647b      	str	r3, [r7, #68]	; 0x44
  pLayerCfg.Alpha = 0;
 81010a6:	2300      	movs	r3, #0
 81010a8:	64bb      	str	r3, [r7, #72]	; 0x48
  pLayerCfg.Alpha0 = 0;
 81010aa:	2300      	movs	r3, #0
 81010ac:	64fb      	str	r3, [r7, #76]	; 0x4c
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 81010ae:	f44f 6380 	mov.w	r3, #1024	; 0x400
 81010b2:	653b      	str	r3, [r7, #80]	; 0x50
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 81010b4:	2305      	movs	r3, #5
 81010b6:	657b      	str	r3, [r7, #84]	; 0x54
  pLayerCfg.FBStartAdress = 0;
 81010b8:	2300      	movs	r3, #0
 81010ba:	65bb      	str	r3, [r7, #88]	; 0x58
  pLayerCfg.ImageWidth = 0;
 81010bc:	2300      	movs	r3, #0
 81010be:	65fb      	str	r3, [r7, #92]	; 0x5c
  pLayerCfg.ImageHeight = 0;
 81010c0:	2300      	movs	r3, #0
 81010c2:	663b      	str	r3, [r7, #96]	; 0x60
  pLayerCfg.Backcolor.Blue = 0;
 81010c4:	2300      	movs	r3, #0
 81010c6:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
  pLayerCfg.Backcolor.Green = 0;
 81010ca:	2300      	movs	r3, #0
 81010cc:	f887 3065 	strb.w	r3, [r7, #101]	; 0x65
  pLayerCfg.Backcolor.Red = 0;
 81010d0:	2300      	movs	r3, #0
 81010d2:	f887 3066 	strb.w	r3, [r7, #102]	; 0x66
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 81010d6:	f107 0334 	add.w	r3, r7, #52	; 0x34
 81010da:	2200      	movs	r2, #0
 81010dc:	4619      	mov	r1, r3
 81010de:	481c      	ldr	r0, [pc, #112]	; (8101150 <MX_LTDC_Init+0x15c>)
 81010e0:	f004 fbf2 	bl	81058c8 <HAL_LTDC_ConfigLayer>
 81010e4:	4603      	mov	r3, r0
 81010e6:	2b00      	cmp	r3, #0
 81010e8:	d001      	beq.n	81010ee <MX_LTDC_Init+0xfa>
  {
    Error_Handler();
 81010ea:	f000 f993 	bl	8101414 <Error_Handler>
  }
  pLayerCfg1.WindowX0 = 0;
 81010ee:	2300      	movs	r3, #0
 81010f0:	603b      	str	r3, [r7, #0]
  pLayerCfg1.WindowX1 = 0;
 81010f2:	2300      	movs	r3, #0
 81010f4:	607b      	str	r3, [r7, #4]
  pLayerCfg1.WindowY0 = 0;
 81010f6:	2300      	movs	r3, #0
 81010f8:	60bb      	str	r3, [r7, #8]
  pLayerCfg1.WindowY1 = 0;
 81010fa:	2300      	movs	r3, #0
 81010fc:	60fb      	str	r3, [r7, #12]
  pLayerCfg1.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 81010fe:	2300      	movs	r3, #0
 8101100:	613b      	str	r3, [r7, #16]
  pLayerCfg1.Alpha = 0;
 8101102:	2300      	movs	r3, #0
 8101104:	617b      	str	r3, [r7, #20]
  pLayerCfg1.Alpha0 = 0;
 8101106:	2300      	movs	r3, #0
 8101108:	61bb      	str	r3, [r7, #24]
  pLayerCfg1.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 810110a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 810110e:	61fb      	str	r3, [r7, #28]
  pLayerCfg1.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 8101110:	2305      	movs	r3, #5
 8101112:	623b      	str	r3, [r7, #32]
  pLayerCfg1.FBStartAdress = 0;
 8101114:	2300      	movs	r3, #0
 8101116:	627b      	str	r3, [r7, #36]	; 0x24
  pLayerCfg1.ImageWidth = 0;
 8101118:	2300      	movs	r3, #0
 810111a:	62bb      	str	r3, [r7, #40]	; 0x28
  pLayerCfg1.ImageHeight = 0;
 810111c:	2300      	movs	r3, #0
 810111e:	62fb      	str	r3, [r7, #44]	; 0x2c
  pLayerCfg1.Backcolor.Blue = 0;
 8101120:	2300      	movs	r3, #0
 8101122:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
  pLayerCfg1.Backcolor.Green = 0;
 8101126:	2300      	movs	r3, #0
 8101128:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
  pLayerCfg1.Backcolor.Red = 0;
 810112c:	2300      	movs	r3, #0
 810112e:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg1, 1) != HAL_OK)
 8101132:	463b      	mov	r3, r7
 8101134:	2201      	movs	r2, #1
 8101136:	4619      	mov	r1, r3
 8101138:	4805      	ldr	r0, [pc, #20]	; (8101150 <MX_LTDC_Init+0x15c>)
 810113a:	f004 fbc5 	bl	81058c8 <HAL_LTDC_ConfigLayer>
 810113e:	4603      	mov	r3, r0
 8101140:	2b00      	cmp	r3, #0
 8101142:	d001      	beq.n	8101148 <MX_LTDC_Init+0x154>
  {
    Error_Handler();
 8101144:	f000 f966 	bl	8101414 <Error_Handler>
  }
  /* USER CODE BEGIN LTDC_Init 2 */

  /* USER CODE END LTDC_Init 2 */

}
 8101148:	bf00      	nop
 810114a:	3768      	adds	r7, #104	; 0x68
 810114c:	46bd      	mov	sp, r7
 810114e:	bd80      	pop	{r7, pc}
 8101150:	10000358 	.word	0x10000358
 8101154:	50001000 	.word	0x50001000

08101158 <HAL_LTDC_MspInit>:

void HAL_LTDC_MspInit(LTDC_HandleTypeDef* ltdcHandle)
{
 8101158:	b580      	push	{r7, lr}
 810115a:	b0be      	sub	sp, #248	; 0xf8
 810115c:	af00      	add	r7, sp, #0
 810115e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8101160:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8101164:	2200      	movs	r2, #0
 8101166:	601a      	str	r2, [r3, #0]
 8101168:	605a      	str	r2, [r3, #4]
 810116a:	609a      	str	r2, [r3, #8]
 810116c:	60da      	str	r2, [r3, #12]
 810116e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8101170:	f107 0320 	add.w	r3, r7, #32
 8101174:	22c0      	movs	r2, #192	; 0xc0
 8101176:	2100      	movs	r1, #0
 8101178:	4618      	mov	r0, r3
 810117a:	f009 fffd 	bl	810b178 <memset>
  if(ltdcHandle->Instance==LTDC)
 810117e:	687b      	ldr	r3, [r7, #4]
 8101180:	681b      	ldr	r3, [r3, #0]
 8101182:	4a66      	ldr	r2, [pc, #408]	; (810131c <HAL_LTDC_MspInit+0x1c4>)
 8101184:	4293      	cmp	r3, r2
 8101186:	f040 80c4 	bne.w	8101312 <HAL_LTDC_MspInit+0x1ba>

  /* USER CODE END LTDC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 810118a:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 810118e:	f04f 0300 	mov.w	r3, #0
 8101192:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.PLL3.PLL3M = 32;
 8101196:	2320      	movs	r3, #32
 8101198:	64bb      	str	r3, [r7, #72]	; 0x48
    PeriphClkInitStruct.PLL3.PLL3N = 192;
 810119a:	23c0      	movs	r3, #192	; 0xc0
 810119c:	64fb      	str	r3, [r7, #76]	; 0x4c
    PeriphClkInitStruct.PLL3.PLL3P = 2;
 810119e:	2302      	movs	r3, #2
 81011a0:	653b      	str	r3, [r7, #80]	; 0x50
    PeriphClkInitStruct.PLL3.PLL3Q = 2;
 81011a2:	2302      	movs	r3, #2
 81011a4:	657b      	str	r3, [r7, #84]	; 0x54
    PeriphClkInitStruct.PLL3.PLL3R = 2;
 81011a6:	2302      	movs	r3, #2
 81011a8:	65bb      	str	r3, [r7, #88]	; 0x58
    PeriphClkInitStruct.PLL3.PLL3RGE = RCC_PLL3VCIRANGE_3;
 81011aa:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 81011ae:	65fb      	str	r3, [r7, #92]	; 0x5c
    PeriphClkInitStruct.PLL3.PLL3VCOSEL = RCC_PLL3VCOMEDIUM;
 81011b0:	f44f 7300 	mov.w	r3, #512	; 0x200
 81011b4:	663b      	str	r3, [r7, #96]	; 0x60
    PeriphClkInitStruct.PLL3.PLL3FRACN = 0;
 81011b6:	2300      	movs	r3, #0
 81011b8:	667b      	str	r3, [r7, #100]	; 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 81011ba:	f107 0320 	add.w	r3, r7, #32
 81011be:	4618      	mov	r0, r3
 81011c0:	f005 f9ca 	bl	8106558 <HAL_RCCEx_PeriphCLKConfig>
 81011c4:	4603      	mov	r3, r0
 81011c6:	2b00      	cmp	r3, #0
 81011c8:	d001      	beq.n	81011ce <HAL_LTDC_MspInit+0x76>
    {
      Error_Handler();
 81011ca:	f000 f923 	bl	8101414 <Error_Handler>
    }

    /* LTDC clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 81011ce:	4b54      	ldr	r3, [pc, #336]	; (8101320 <HAL_LTDC_MspInit+0x1c8>)
 81011d0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 81011d4:	4a52      	ldr	r2, [pc, #328]	; (8101320 <HAL_LTDC_MspInit+0x1c8>)
 81011d6:	f043 0308 	orr.w	r3, r3, #8
 81011da:	f8c2 30e4 	str.w	r3, [r2, #228]	; 0xe4
 81011de:	4b50      	ldr	r3, [pc, #320]	; (8101320 <HAL_LTDC_MspInit+0x1c8>)
 81011e0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 81011e4:	f003 0308 	and.w	r3, r3, #8
 81011e8:	61fb      	str	r3, [r7, #28]
 81011ea:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOK_CLK_ENABLE();
 81011ec:	4b4c      	ldr	r3, [pc, #304]	; (8101320 <HAL_LTDC_MspInit+0x1c8>)
 81011ee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81011f2:	4a4b      	ldr	r2, [pc, #300]	; (8101320 <HAL_LTDC_MspInit+0x1c8>)
 81011f4:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 81011f8:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 81011fc:	4b48      	ldr	r3, [pc, #288]	; (8101320 <HAL_LTDC_MspInit+0x1c8>)
 81011fe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101202:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8101206:	61bb      	str	r3, [r7, #24]
 8101208:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOI_CLK_ENABLE();
 810120a:	4b45      	ldr	r3, [pc, #276]	; (8101320 <HAL_LTDC_MspInit+0x1c8>)
 810120c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101210:	4a43      	ldr	r2, [pc, #268]	; (8101320 <HAL_LTDC_MspInit+0x1c8>)
 8101212:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8101216:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 810121a:	4b41      	ldr	r3, [pc, #260]	; (8101320 <HAL_LTDC_MspInit+0x1c8>)
 810121c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101220:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8101224:	617b      	str	r3, [r7, #20]
 8101226:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOJ_CLK_ENABLE();
 8101228:	4b3d      	ldr	r3, [pc, #244]	; (8101320 <HAL_LTDC_MspInit+0x1c8>)
 810122a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 810122e:	4a3c      	ldr	r2, [pc, #240]	; (8101320 <HAL_LTDC_MspInit+0x1c8>)
 8101230:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8101234:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8101238:	4b39      	ldr	r3, [pc, #228]	; (8101320 <HAL_LTDC_MspInit+0x1c8>)
 810123a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 810123e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8101242:	613b      	str	r3, [r7, #16]
 8101244:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8101246:	4b36      	ldr	r3, [pc, #216]	; (8101320 <HAL_LTDC_MspInit+0x1c8>)
 8101248:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 810124c:	4a34      	ldr	r2, [pc, #208]	; (8101320 <HAL_LTDC_MspInit+0x1c8>)
 810124e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8101252:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8101256:	4b32      	ldr	r3, [pc, #200]	; (8101320 <HAL_LTDC_MspInit+0x1c8>)
 8101258:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 810125c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8101260:	60fb      	str	r3, [r7, #12]
 8101262:	68fb      	ldr	r3, [r7, #12]
    PJ5     ------> LTDC_R6
    PH9     ------> LTDC_R3
    PJ3     ------> LTDC_R4
    PJ4     ------> LTDC_R5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_4|GPIO_PIN_6|GPIO_PIN_3
 8101264:	23fc      	movs	r3, #252	; 0xfc
 8101266:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
                          |GPIO_PIN_7|GPIO_PIN_2;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 810126a:	2302      	movs	r3, #2
 810126c:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101270:	2300      	movs	r3, #0
 8101272:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101276:	2300      	movs	r3, #0
 8101278:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 810127c:	230e      	movs	r3, #14
 810127e:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
    HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 8101282:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8101286:	4619      	mov	r1, r3
 8101288:	4826      	ldr	r0, [pc, #152]	; (8101324 <HAL_LTDC_MspInit+0x1cc>)
 810128a:	f004 f88b 	bl	81053a4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_0|GPIO_PIN_9|GPIO_PIN_12
 810128e:	f24d 2303 	movw	r3, #53763	; 0xd203
 8101292:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
                          |GPIO_PIN_14|GPIO_PIN_15;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8101296:	2302      	movs	r3, #2
 8101298:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 810129c:	2300      	movs	r3, #0
 810129e:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 81012a2:	2300      	movs	r3, #0
 81012a4:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 81012a8:	230e      	movs	r3, #14
 81012aa:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 81012ae:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 81012b2:	4619      	mov	r1, r3
 81012b4:	481c      	ldr	r0, [pc, #112]	; (8101328 <HAL_LTDC_MspInit+0x1d0>)
 81012b6:	f004 f875 	bl	81053a4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_DISP_Pin|GPIO_PIN_14|GPIO_PIN_12|GPIO_PIN_13
 81012ba:	f64f 73fb 	movw	r3, #65531	; 0xfffb
 81012be:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
                          |GPIO_PIN_11|GPIO_PIN_10|GPIO_PIN_9|GPIO_PIN_0
                          |GPIO_PIN_8|GPIO_PIN_7|GPIO_PIN_6|GPIO_PIN_1
                          |GPIO_PIN_5|GPIO_PIN_3|GPIO_PIN_4;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 81012c2:	2302      	movs	r3, #2
 81012c4:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 81012c8:	2300      	movs	r3, #0
 81012ca:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 81012ce:	2300      	movs	r3, #0
 81012d0:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 81012d4:	230e      	movs	r3, #14
 81012d6:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
    HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 81012da:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 81012de:	4619      	mov	r1, r3
 81012e0:	4812      	ldr	r0, [pc, #72]	; (810132c <HAL_LTDC_MspInit+0x1d4>)
 81012e2:	f004 f85f 	bl	81053a4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 81012e6:	f44f 7300 	mov.w	r3, #512	; 0x200
 81012ea:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 81012ee:	2302      	movs	r3, #2
 81012f0:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 81012f4:	2300      	movs	r3, #0
 81012f6:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 81012fa:	2300      	movs	r3, #0
 81012fc:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8101300:	230e      	movs	r3, #14
 8101302:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8101306:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 810130a:	4619      	mov	r1, r3
 810130c:	4808      	ldr	r0, [pc, #32]	; (8101330 <HAL_LTDC_MspInit+0x1d8>)
 810130e:	f004 f849 	bl	81053a4 <HAL_GPIO_Init>

  /* USER CODE BEGIN LTDC_MspInit 1 */

  /* USER CODE END LTDC_MspInit 1 */
  }
}
 8101312:	bf00      	nop
 8101314:	37f8      	adds	r7, #248	; 0xf8
 8101316:	46bd      	mov	sp, r7
 8101318:	bd80      	pop	{r7, pc}
 810131a:	bf00      	nop
 810131c:	50001000 	.word	0x50001000
 8101320:	58024400 	.word	0x58024400
 8101324:	58022800 	.word	0x58022800
 8101328:	58022000 	.word	0x58022000
 810132c:	58022400 	.word	0x58022400
 8101330:	58021c00 	.word	0x58021c00

08101334 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8101334:	b580      	push	{r7, lr}
 8101336:	b082      	sub	sp, #8
 8101338:	af00      	add	r7, sp, #0

  /* USER CODE END 1 */

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
  /*HW semaphore Clock enable*/
  __HAL_RCC_HSEM_CLK_ENABLE();
 810133a:	4b28      	ldr	r3, [pc, #160]	; (81013dc <main+0xa8>)
 810133c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101340:	4a26      	ldr	r2, [pc, #152]	; (81013dc <main+0xa8>)
 8101342:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8101346:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 810134a:	4b24      	ldr	r3, [pc, #144]	; (81013dc <main+0xa8>)
 810134c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101350:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8101354:	607b      	str	r3, [r7, #4]
 8101356:	687b      	ldr	r3, [r7, #4]
  /* Activate HSEM notification for Cortex-M4*/
  HAL_HSEM_ActivateNotification(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_0));
 8101358:	2001      	movs	r0, #1
 810135a:	f004 f9d3 	bl	8105704 <HAL_HSEM_ActivateNotification>
  /*
  Domain D2 goes to STOP mode (Cortex-M4 in deep-sleep) waiting for Cortex-M7 to
  perform system initialization (system clock config, external memory configuration.. )
  */
  HAL_PWREx_ClearPendingEvent();
 810135e:	f004 fe4b 	bl	8105ff8 <HAL_PWREx_ClearPendingEvent>
  HAL_PWREx_EnterSTOPMode(PWR_MAINREGULATOR_ON, PWR_STOPENTRY_WFE, PWR_D2_DOMAIN);
 8101362:	2201      	movs	r2, #1
 8101364:	2102      	movs	r1, #2
 8101366:	2000      	movs	r0, #0
 8101368:	f004 fdcc 	bl	8105f04 <HAL_PWREx_EnterSTOPMode>
  /* Clear HSEM flag */
  __HAL_HSEM_CLEAR_FLAG(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_0));
 810136c:	4b1c      	ldr	r3, [pc, #112]	; (81013e0 <main+0xac>)
 810136e:	681b      	ldr	r3, [r3, #0]
 8101370:	091b      	lsrs	r3, r3, #4
 8101372:	f003 030f 	and.w	r3, r3, #15
 8101376:	2b07      	cmp	r3, #7
 8101378:	d108      	bne.n	810138c <main+0x58>
 810137a:	4b1a      	ldr	r3, [pc, #104]	; (81013e4 <main+0xb0>)
 810137c:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 8101380:	4a18      	ldr	r2, [pc, #96]	; (81013e4 <main+0xb0>)
 8101382:	f043 0301 	orr.w	r3, r3, #1
 8101386:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104
 810138a:	e007      	b.n	810139c <main+0x68>
 810138c:	4b15      	ldr	r3, [pc, #84]	; (81013e4 <main+0xb0>)
 810138e:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8101392:	4a14      	ldr	r2, [pc, #80]	; (81013e4 <main+0xb0>)
 8101394:	f043 0301 	orr.w	r3, r3, #1
 8101398:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114

/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 810139c:	f000 fd72 	bl	8101e84 <HAL_Init>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 81013a0:	f7ff fd78 	bl	8100e94 <MX_GPIO_Init>
  MX_BDMA_Init();
 81013a4:	f7ff f92e 	bl	8100604 <MX_BDMA_Init>
  MX_FDCAN1_Init();
 81013a8:	f7ff fac8 	bl	810093c <MX_FDCAN1_Init>
  MX_FDCAN2_Init();
 81013ac:	f7ff fb2a 	bl	8100a04 <MX_FDCAN2_Init>
  MX_FMC_Init();
 81013b0:	f7ff fc5c 	bl	8100c6c <MX_FMC_Init>
  MX_LTDC_Init();
 81013b4:	f7ff fe1e 	bl	8100ff4 <MX_LTDC_Init>
  MX_QUADSPI_Init();
 81013b8:	f000 f832 	bl	8101420 <MX_QUADSPI_Init>
  MX_SAI2_Init();
 81013bc:	f000 f928 	bl	8101610 <MX_SAI2_Init>
  MX_ETH_Init();
 81013c0:	f7ff f940 	bl	8100644 <MX_ETH_Init>
  MX_USB_OTG_FS_PCD_Init();
 81013c4:	f000 fc86 	bl	8101cd4 <MX_USB_OTG_FS_PCD_Init>
  MX_SAI4_Init();
 81013c8:	f000 f9e0 	bl	810178c <MX_SAI4_Init>
  MX_USART3_UART_Init();
 81013cc:	f000 fbcc 	bl	8101b68 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_SAI_Receive_DMA(&hsai_BlockA4, (uint8_t*)data_sai, sizeof(data_sai));
 81013d0:	2264      	movs	r2, #100	; 0x64
 81013d2:	4905      	ldr	r1, [pc, #20]	; (81013e8 <main+0xb4>)
 81013d4:	4805      	ldr	r0, [pc, #20]	; (81013ec <main+0xb8>)
 81013d6:	f008 f867 	bl	81094a8 <HAL_SAI_Receive_DMA>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 81013da:	e7fe      	b.n	81013da <main+0xa6>
 81013dc:	58024400 	.word	0x58024400
 81013e0:	e000ed00 	.word	0xe000ed00
 81013e4:	58026400 	.word	0x58026400
 81013e8:	10000400 	.word	0x10000400
 81013ec:	100005e4 	.word	0x100005e4

081013f0 <HAL_SAI_RxCpltCallback>:
	}
	return len;
}

void HAL_SAI_RxCpltCallback(SAI_HandleTypeDef *hsai_BlockA4)
{
 81013f0:	b480      	push	{r7}
 81013f2:	b083      	sub	sp, #12
 81013f4:	af00      	add	r7, sp, #0
 81013f6:	6078      	str	r0, [r7, #4]
	sample_sai = data_sai[0];
 81013f8:	4b04      	ldr	r3, [pc, #16]	; (810140c <HAL_SAI_RxCpltCallback+0x1c>)
 81013fa:	781a      	ldrb	r2, [r3, #0]
 81013fc:	4b04      	ldr	r3, [pc, #16]	; (8101410 <HAL_SAI_RxCpltCallback+0x20>)
 81013fe:	701a      	strb	r2, [r3, #0]
}
 8101400:	bf00      	nop
 8101402:	370c      	adds	r7, #12
 8101404:	46bd      	mov	sp, r7
 8101406:	f85d 7b04 	ldr.w	r7, [sp], #4
 810140a:	4770      	bx	lr
 810140c:	10000400 	.word	0x10000400
 8101410:	10000464 	.word	0x10000464

08101414 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8101414:	b480      	push	{r7}
 8101416:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8101418:	b672      	cpsid	i
}
 810141a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 810141c:	e7fe      	b.n	810141c <Error_Handler+0x8>
	...

08101420 <MX_QUADSPI_Init>:

QSPI_HandleTypeDef hqspi;

/* QUADSPI init function */
void MX_QUADSPI_Init(void)
{
 8101420:	b580      	push	{r7, lr}
 8101422:	af00      	add	r7, sp, #0
  /* USER CODE END QUADSPI_Init 0 */

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  hqspi.Instance = QUADSPI;
 8101424:	4b12      	ldr	r3, [pc, #72]	; (8101470 <MX_QUADSPI_Init+0x50>)
 8101426:	4a13      	ldr	r2, [pc, #76]	; (8101474 <MX_QUADSPI_Init+0x54>)
 8101428:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 255;
 810142a:	4b11      	ldr	r3, [pc, #68]	; (8101470 <MX_QUADSPI_Init+0x50>)
 810142c:	22ff      	movs	r2, #255	; 0xff
 810142e:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 1;
 8101430:	4b0f      	ldr	r3, [pc, #60]	; (8101470 <MX_QUADSPI_Init+0x50>)
 8101432:	2201      	movs	r2, #1
 8101434:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_NONE;
 8101436:	4b0e      	ldr	r3, [pc, #56]	; (8101470 <MX_QUADSPI_Init+0x50>)
 8101438:	2200      	movs	r2, #0
 810143a:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 1;
 810143c:	4b0c      	ldr	r3, [pc, #48]	; (8101470 <MX_QUADSPI_Init+0x50>)
 810143e:	2201      	movs	r2, #1
 8101440:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 8101442:	4b0b      	ldr	r3, [pc, #44]	; (8101470 <MX_QUADSPI_Init+0x50>)
 8101444:	2200      	movs	r2, #0
 8101446:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8101448:	4b09      	ldr	r3, [pc, #36]	; (8101470 <MX_QUADSPI_Init+0x50>)
 810144a:	2200      	movs	r2, #0
 810144c:	619a      	str	r2, [r3, #24]
  hqspi.Init.FlashID = QSPI_FLASH_ID_1;
 810144e:	4b08      	ldr	r3, [pc, #32]	; (8101470 <MX_QUADSPI_Init+0x50>)
 8101450:	2200      	movs	r2, #0
 8101452:	61da      	str	r2, [r3, #28]
  hqspi.Init.DualFlash = QSPI_DUALFLASH_DISABLE;
 8101454:	4b06      	ldr	r3, [pc, #24]	; (8101470 <MX_QUADSPI_Init+0x50>)
 8101456:	2200      	movs	r2, #0
 8101458:	621a      	str	r2, [r3, #32]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 810145a:	4805      	ldr	r0, [pc, #20]	; (8101470 <MX_QUADSPI_Init+0x50>)
 810145c:	f004 fdea 	bl	8106034 <HAL_QSPI_Init>
 8101460:	4603      	mov	r3, r0
 8101462:	2b00      	cmp	r3, #0
 8101464:	d001      	beq.n	810146a <MX_QUADSPI_Init+0x4a>
  {
    Error_Handler();
 8101466:	f7ff ffd5 	bl	8101414 <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 810146a:	bf00      	nop
 810146c:	bd80      	pop	{r7, pc}
 810146e:	bf00      	nop
 8101470:	10000468 	.word	0x10000468
 8101474:	52005000 	.word	0x52005000

08101478 <HAL_QSPI_MspInit>:

void HAL_QSPI_MspInit(QSPI_HandleTypeDef* qspiHandle)
{
 8101478:	b580      	push	{r7, lr}
 810147a:	b0bc      	sub	sp, #240	; 0xf0
 810147c:	af00      	add	r7, sp, #0
 810147e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8101480:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8101484:	2200      	movs	r2, #0
 8101486:	601a      	str	r2, [r3, #0]
 8101488:	605a      	str	r2, [r3, #4]
 810148a:	609a      	str	r2, [r3, #8]
 810148c:	60da      	str	r2, [r3, #12]
 810148e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8101490:	f107 0318 	add.w	r3, r7, #24
 8101494:	22c0      	movs	r2, #192	; 0xc0
 8101496:	2100      	movs	r1, #0
 8101498:	4618      	mov	r0, r3
 810149a:	f009 fe6d 	bl	810b178 <memset>
  if(qspiHandle->Instance==QUADSPI)
 810149e:	687b      	ldr	r3, [r7, #4]
 81014a0:	681b      	ldr	r3, [r3, #0]
 81014a2:	4a56      	ldr	r2, [pc, #344]	; (81015fc <HAL_QSPI_MspInit+0x184>)
 81014a4:	4293      	cmp	r3, r2
 81014a6:	f040 80a5 	bne.w	81015f4 <HAL_QSPI_MspInit+0x17c>

  /* USER CODE END QUADSPI_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_QSPI;
 81014aa:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 81014ae:	f04f 0300 	mov.w	r3, #0
 81014b2:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.QspiClockSelection = RCC_QSPICLKSOURCE_D1HCLK;
 81014b6:	2300      	movs	r3, #0
 81014b8:	667b      	str	r3, [r7, #100]	; 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 81014ba:	f107 0318 	add.w	r3, r7, #24
 81014be:	4618      	mov	r0, r3
 81014c0:	f005 f84a 	bl	8106558 <HAL_RCCEx_PeriphCLKConfig>
 81014c4:	4603      	mov	r3, r0
 81014c6:	2b00      	cmp	r3, #0
 81014c8:	d001      	beq.n	81014ce <HAL_QSPI_MspInit+0x56>
    {
      Error_Handler();
 81014ca:	f7ff ffa3 	bl	8101414 <Error_Handler>
    }

    /* QUADSPI clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 81014ce:	4b4c      	ldr	r3, [pc, #304]	; (8101600 <HAL_QSPI_MspInit+0x188>)
 81014d0:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 81014d4:	4a4a      	ldr	r2, [pc, #296]	; (8101600 <HAL_QSPI_MspInit+0x188>)
 81014d6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 81014da:	f8c2 30d4 	str.w	r3, [r2, #212]	; 0xd4
 81014de:	4b48      	ldr	r3, [pc, #288]	; (8101600 <HAL_QSPI_MspInit+0x188>)
 81014e0:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 81014e4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 81014e8:	617b      	str	r3, [r7, #20]
 81014ea:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 81014ec:	4b44      	ldr	r3, [pc, #272]	; (8101600 <HAL_QSPI_MspInit+0x188>)
 81014ee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81014f2:	4a43      	ldr	r2, [pc, #268]	; (8101600 <HAL_QSPI_MspInit+0x188>)
 81014f4:	f043 0302 	orr.w	r3, r3, #2
 81014f8:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 81014fc:	4b40      	ldr	r3, [pc, #256]	; (8101600 <HAL_QSPI_MspInit+0x188>)
 81014fe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101502:	f003 0302 	and.w	r3, r3, #2
 8101506:	613b      	str	r3, [r7, #16]
 8101508:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 810150a:	4b3d      	ldr	r3, [pc, #244]	; (8101600 <HAL_QSPI_MspInit+0x188>)
 810150c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101510:	4a3b      	ldr	r2, [pc, #236]	; (8101600 <HAL_QSPI_MspInit+0x188>)
 8101512:	f043 0320 	orr.w	r3, r3, #32
 8101516:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 810151a:	4b39      	ldr	r3, [pc, #228]	; (8101600 <HAL_QSPI_MspInit+0x188>)
 810151c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101520:	f003 0320 	and.w	r3, r3, #32
 8101524:	60fb      	str	r3, [r7, #12]
 8101526:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8101528:	4b35      	ldr	r3, [pc, #212]	; (8101600 <HAL_QSPI_MspInit+0x188>)
 810152a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 810152e:	4a34      	ldr	r2, [pc, #208]	; (8101600 <HAL_QSPI_MspInit+0x188>)
 8101530:	f043 0308 	orr.w	r3, r3, #8
 8101534:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8101538:	4b31      	ldr	r3, [pc, #196]	; (8101600 <HAL_QSPI_MspInit+0x188>)
 810153a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 810153e:	f003 0308 	and.w	r3, r3, #8
 8101542:	60bb      	str	r3, [r7, #8]
 8101544:	68bb      	ldr	r3, [r7, #8]
    PF7     ------> QUADSPI_BK1_IO2
    PF10     ------> QUADSPI_CLK
    PF9     ------> QUADSPI_BK1_IO1
    PD11     ------> QUADSPI_BK1_IO0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8101546:	2340      	movs	r3, #64	; 0x40
 8101548:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 810154c:	2302      	movs	r3, #2
 810154e:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101552:	2300      	movs	r3, #0
 8101554:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101558:	2300      	movs	r3, #0
 810155a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 810155e:	230a      	movs	r3, #10
 8101560:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8101564:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8101568:	4619      	mov	r1, r3
 810156a:	4826      	ldr	r0, [pc, #152]	; (8101604 <HAL_QSPI_MspInit+0x18c>)
 810156c:	f003 ff1a 	bl	81053a4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_10;
 8101570:	f44f 6398 	mov.w	r3, #1216	; 0x4c0
 8101574:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8101578:	2302      	movs	r3, #2
 810157a:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 810157e:	2300      	movs	r3, #0
 8101580:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101584:	2300      	movs	r3, #0
 8101586:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 810158a:	2309      	movs	r3, #9
 810158c:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8101590:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8101594:	4619      	mov	r1, r3
 8101596:	481c      	ldr	r0, [pc, #112]	; (8101608 <HAL_QSPI_MspInit+0x190>)
 8101598:	f003 ff04 	bl	81053a4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 810159c:	f44f 7300 	mov.w	r3, #512	; 0x200
 81015a0:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 81015a4:	2302      	movs	r3, #2
 81015a6:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 81015aa:	2300      	movs	r3, #0
 81015ac:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 81015b0:	2300      	movs	r3, #0
 81015b2:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 81015b6:	230a      	movs	r3, #10
 81015b8:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 81015bc:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 81015c0:	4619      	mov	r1, r3
 81015c2:	4811      	ldr	r0, [pc, #68]	; (8101608 <HAL_QSPI_MspInit+0x190>)
 81015c4:	f003 feee 	bl	81053a4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 81015c8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 81015cc:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 81015d0:	2302      	movs	r3, #2
 81015d2:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 81015d6:	2300      	movs	r3, #0
 81015d8:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 81015dc:	2300      	movs	r3, #0
 81015de:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 81015e2:	2309      	movs	r3, #9
 81015e4:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 81015e8:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 81015ec:	4619      	mov	r1, r3
 81015ee:	4807      	ldr	r0, [pc, #28]	; (810160c <HAL_QSPI_MspInit+0x194>)
 81015f0:	f003 fed8 	bl	81053a4 <HAL_GPIO_Init>

  /* USER CODE BEGIN QUADSPI_MspInit 1 */

  /* USER CODE END QUADSPI_MspInit 1 */
  }
}
 81015f4:	bf00      	nop
 81015f6:	37f0      	adds	r7, #240	; 0xf0
 81015f8:	46bd      	mov	sp, r7
 81015fa:	bd80      	pop	{r7, pc}
 81015fc:	52005000 	.word	0x52005000
 8101600:	58024400 	.word	0x58024400
 8101604:	58020400 	.word	0x58020400
 8101608:	58021400 	.word	0x58021400
 810160c:	58020c00 	.word	0x58020c00

08101610 <MX_SAI2_Init>:
SAI_HandleTypeDef hsai_BlockA4;
DMA_HandleTypeDef hdma_sai4_a;

/* SAI2 init function */
void MX_SAI2_Init(void)
{
 8101610:	b580      	push	{r7, lr}
 8101612:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SAI2_Init 1 */

  /* USER CODE END SAI2_Init 1 */

  hsai_BlockA2.Instance = SAI2_Block_A;
 8101614:	4b58      	ldr	r3, [pc, #352]	; (8101778 <MX_SAI2_Init+0x168>)
 8101616:	4a59      	ldr	r2, [pc, #356]	; (810177c <MX_SAI2_Init+0x16c>)
 8101618:	601a      	str	r2, [r3, #0]
  hsai_BlockA2.Init.Protocol = SAI_FREE_PROTOCOL;
 810161a:	4b57      	ldr	r3, [pc, #348]	; (8101778 <MX_SAI2_Init+0x168>)
 810161c:	2200      	movs	r2, #0
 810161e:	645a      	str	r2, [r3, #68]	; 0x44
  hsai_BlockA2.Init.AudioMode = SAI_MODEMASTER_TX;
 8101620:	4b55      	ldr	r3, [pc, #340]	; (8101778 <MX_SAI2_Init+0x168>)
 8101622:	2200      	movs	r2, #0
 8101624:	605a      	str	r2, [r3, #4]
  hsai_BlockA2.Init.DataSize = SAI_DATASIZE_8;
 8101626:	4b54      	ldr	r3, [pc, #336]	; (8101778 <MX_SAI2_Init+0x168>)
 8101628:	2240      	movs	r2, #64	; 0x40
 810162a:	649a      	str	r2, [r3, #72]	; 0x48
  hsai_BlockA2.Init.FirstBit = SAI_FIRSTBIT_MSB;
 810162c:	4b52      	ldr	r3, [pc, #328]	; (8101778 <MX_SAI2_Init+0x168>)
 810162e:	2200      	movs	r2, #0
 8101630:	64da      	str	r2, [r3, #76]	; 0x4c
  hsai_BlockA2.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 8101632:	4b51      	ldr	r3, [pc, #324]	; (8101778 <MX_SAI2_Init+0x168>)
 8101634:	2200      	movs	r2, #0
 8101636:	651a      	str	r2, [r3, #80]	; 0x50
  hsai_BlockA2.Init.Synchro = SAI_ASYNCHRONOUS;
 8101638:	4b4f      	ldr	r3, [pc, #316]	; (8101778 <MX_SAI2_Init+0x168>)
 810163a:	2200      	movs	r2, #0
 810163c:	609a      	str	r2, [r3, #8]
  hsai_BlockA2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 810163e:	4b4e      	ldr	r3, [pc, #312]	; (8101778 <MX_SAI2_Init+0x168>)
 8101640:	2200      	movs	r2, #0
 8101642:	615a      	str	r2, [r3, #20]
  hsai_BlockA2.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 8101644:	4b4c      	ldr	r3, [pc, #304]	; (8101778 <MX_SAI2_Init+0x168>)
 8101646:	2200      	movs	r2, #0
 8101648:	619a      	str	r2, [r3, #24]
  hsai_BlockA2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 810164a:	4b4b      	ldr	r3, [pc, #300]	; (8101778 <MX_SAI2_Init+0x168>)
 810164c:	2200      	movs	r2, #0
 810164e:	61da      	str	r2, [r3, #28]
  hsai_BlockA2.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_192K;
 8101650:	4b49      	ldr	r3, [pc, #292]	; (8101778 <MX_SAI2_Init+0x168>)
 8101652:	4a4b      	ldr	r2, [pc, #300]	; (8101780 <MX_SAI2_Init+0x170>)
 8101654:	621a      	str	r2, [r3, #32]
  hsai_BlockA2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8101656:	4b48      	ldr	r3, [pc, #288]	; (8101778 <MX_SAI2_Init+0x168>)
 8101658:	2200      	movs	r2, #0
 810165a:	60da      	str	r2, [r3, #12]
  hsai_BlockA2.Init.MonoStereoMode = SAI_STEREOMODE;
 810165c:	4b46      	ldr	r3, [pc, #280]	; (8101778 <MX_SAI2_Init+0x168>)
 810165e:	2200      	movs	r2, #0
 8101660:	62da      	str	r2, [r3, #44]	; 0x2c
  hsai_BlockA2.Init.CompandingMode = SAI_NOCOMPANDING;
 8101662:	4b45      	ldr	r3, [pc, #276]	; (8101778 <MX_SAI2_Init+0x168>)
 8101664:	2200      	movs	r2, #0
 8101666:	631a      	str	r2, [r3, #48]	; 0x30
  hsai_BlockA2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8101668:	4b43      	ldr	r3, [pc, #268]	; (8101778 <MX_SAI2_Init+0x168>)
 810166a:	2200      	movs	r2, #0
 810166c:	635a      	str	r2, [r3, #52]	; 0x34
  hsai_BlockA2.Init.PdmInit.Activation = DISABLE;
 810166e:	4b42      	ldr	r3, [pc, #264]	; (8101778 <MX_SAI2_Init+0x168>)
 8101670:	2200      	movs	r2, #0
 8101672:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hsai_BlockA2.Init.PdmInit.MicPairsNbr = 1;
 8101676:	4b40      	ldr	r3, [pc, #256]	; (8101778 <MX_SAI2_Init+0x168>)
 8101678:	2201      	movs	r2, #1
 810167a:	63da      	str	r2, [r3, #60]	; 0x3c
  hsai_BlockA2.Init.PdmInit.ClockEnable = SAI_PDM_CLOCK1_ENABLE;
 810167c:	4b3e      	ldr	r3, [pc, #248]	; (8101778 <MX_SAI2_Init+0x168>)
 810167e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8101682:	641a      	str	r2, [r3, #64]	; 0x40
  hsai_BlockA2.FrameInit.FrameLength = 8;
 8101684:	4b3c      	ldr	r3, [pc, #240]	; (8101778 <MX_SAI2_Init+0x168>)
 8101686:	2208      	movs	r2, #8
 8101688:	655a      	str	r2, [r3, #84]	; 0x54
  hsai_BlockA2.FrameInit.ActiveFrameLength = 1;
 810168a:	4b3b      	ldr	r3, [pc, #236]	; (8101778 <MX_SAI2_Init+0x168>)
 810168c:	2201      	movs	r2, #1
 810168e:	659a      	str	r2, [r3, #88]	; 0x58
  hsai_BlockA2.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 8101690:	4b39      	ldr	r3, [pc, #228]	; (8101778 <MX_SAI2_Init+0x168>)
 8101692:	2200      	movs	r2, #0
 8101694:	65da      	str	r2, [r3, #92]	; 0x5c
  hsai_BlockA2.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8101696:	4b38      	ldr	r3, [pc, #224]	; (8101778 <MX_SAI2_Init+0x168>)
 8101698:	2200      	movs	r2, #0
 810169a:	661a      	str	r2, [r3, #96]	; 0x60
  hsai_BlockA2.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 810169c:	4b36      	ldr	r3, [pc, #216]	; (8101778 <MX_SAI2_Init+0x168>)
 810169e:	2200      	movs	r2, #0
 81016a0:	665a      	str	r2, [r3, #100]	; 0x64
  hsai_BlockA2.SlotInit.FirstBitOffset = 0;
 81016a2:	4b35      	ldr	r3, [pc, #212]	; (8101778 <MX_SAI2_Init+0x168>)
 81016a4:	2200      	movs	r2, #0
 81016a6:	669a      	str	r2, [r3, #104]	; 0x68
  hsai_BlockA2.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 81016a8:	4b33      	ldr	r3, [pc, #204]	; (8101778 <MX_SAI2_Init+0x168>)
 81016aa:	2200      	movs	r2, #0
 81016ac:	66da      	str	r2, [r3, #108]	; 0x6c
  hsai_BlockA2.SlotInit.SlotNumber = 1;
 81016ae:	4b32      	ldr	r3, [pc, #200]	; (8101778 <MX_SAI2_Init+0x168>)
 81016b0:	2201      	movs	r2, #1
 81016b2:	671a      	str	r2, [r3, #112]	; 0x70
  hsai_BlockA2.SlotInit.SlotActive = 0x00000000;
 81016b4:	4b30      	ldr	r3, [pc, #192]	; (8101778 <MX_SAI2_Init+0x168>)
 81016b6:	2200      	movs	r2, #0
 81016b8:	675a      	str	r2, [r3, #116]	; 0x74
  if (HAL_SAI_Init(&hsai_BlockA2) != HAL_OK)
 81016ba:	482f      	ldr	r0, [pc, #188]	; (8101778 <MX_SAI2_Init+0x168>)
 81016bc:	f007 fc4a 	bl	8108f54 <HAL_SAI_Init>
 81016c0:	4603      	mov	r3, r0
 81016c2:	2b00      	cmp	r3, #0
 81016c4:	d001      	beq.n	81016ca <MX_SAI2_Init+0xba>
  {
    Error_Handler();
 81016c6:	f7ff fea5 	bl	8101414 <Error_Handler>
  }
  hsai_BlockB2.Instance = SAI2_Block_B;
 81016ca:	4b2e      	ldr	r3, [pc, #184]	; (8101784 <MX_SAI2_Init+0x174>)
 81016cc:	4a2e      	ldr	r2, [pc, #184]	; (8101788 <MX_SAI2_Init+0x178>)
 81016ce:	601a      	str	r2, [r3, #0]
  hsai_BlockB2.Init.Protocol = SAI_FREE_PROTOCOL;
 81016d0:	4b2c      	ldr	r3, [pc, #176]	; (8101784 <MX_SAI2_Init+0x174>)
 81016d2:	2200      	movs	r2, #0
 81016d4:	645a      	str	r2, [r3, #68]	; 0x44
  hsai_BlockB2.Init.AudioMode = SAI_MODESLAVE_RX;
 81016d6:	4b2b      	ldr	r3, [pc, #172]	; (8101784 <MX_SAI2_Init+0x174>)
 81016d8:	2203      	movs	r2, #3
 81016da:	605a      	str	r2, [r3, #4]
  hsai_BlockB2.Init.DataSize = SAI_DATASIZE_8;
 81016dc:	4b29      	ldr	r3, [pc, #164]	; (8101784 <MX_SAI2_Init+0x174>)
 81016de:	2240      	movs	r2, #64	; 0x40
 81016e0:	649a      	str	r2, [r3, #72]	; 0x48
  hsai_BlockB2.Init.FirstBit = SAI_FIRSTBIT_MSB;
 81016e2:	4b28      	ldr	r3, [pc, #160]	; (8101784 <MX_SAI2_Init+0x174>)
 81016e4:	2200      	movs	r2, #0
 81016e6:	64da      	str	r2, [r3, #76]	; 0x4c
  hsai_BlockB2.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 81016e8:	4b26      	ldr	r3, [pc, #152]	; (8101784 <MX_SAI2_Init+0x174>)
 81016ea:	2200      	movs	r2, #0
 81016ec:	651a      	str	r2, [r3, #80]	; 0x50
  hsai_BlockB2.Init.Synchro = SAI_SYNCHRONOUS;
 81016ee:	4b25      	ldr	r3, [pc, #148]	; (8101784 <MX_SAI2_Init+0x174>)
 81016f0:	2201      	movs	r2, #1
 81016f2:	609a      	str	r2, [r3, #8]
  hsai_BlockB2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 81016f4:	4b23      	ldr	r3, [pc, #140]	; (8101784 <MX_SAI2_Init+0x174>)
 81016f6:	2200      	movs	r2, #0
 81016f8:	615a      	str	r2, [r3, #20]
  hsai_BlockB2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 81016fa:	4b22      	ldr	r3, [pc, #136]	; (8101784 <MX_SAI2_Init+0x174>)
 81016fc:	2200      	movs	r2, #0
 81016fe:	61da      	str	r2, [r3, #28]
  hsai_BlockB2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8101700:	4b20      	ldr	r3, [pc, #128]	; (8101784 <MX_SAI2_Init+0x174>)
 8101702:	2200      	movs	r2, #0
 8101704:	60da      	str	r2, [r3, #12]
  hsai_BlockB2.Init.MonoStereoMode = SAI_STEREOMODE;
 8101706:	4b1f      	ldr	r3, [pc, #124]	; (8101784 <MX_SAI2_Init+0x174>)
 8101708:	2200      	movs	r2, #0
 810170a:	62da      	str	r2, [r3, #44]	; 0x2c
  hsai_BlockB2.Init.CompandingMode = SAI_NOCOMPANDING;
 810170c:	4b1d      	ldr	r3, [pc, #116]	; (8101784 <MX_SAI2_Init+0x174>)
 810170e:	2200      	movs	r2, #0
 8101710:	631a      	str	r2, [r3, #48]	; 0x30
  hsai_BlockB2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8101712:	4b1c      	ldr	r3, [pc, #112]	; (8101784 <MX_SAI2_Init+0x174>)
 8101714:	2200      	movs	r2, #0
 8101716:	635a      	str	r2, [r3, #52]	; 0x34
  hsai_BlockB2.Init.PdmInit.Activation = DISABLE;
 8101718:	4b1a      	ldr	r3, [pc, #104]	; (8101784 <MX_SAI2_Init+0x174>)
 810171a:	2200      	movs	r2, #0
 810171c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hsai_BlockB2.Init.PdmInit.MicPairsNbr = 1;
 8101720:	4b18      	ldr	r3, [pc, #96]	; (8101784 <MX_SAI2_Init+0x174>)
 8101722:	2201      	movs	r2, #1
 8101724:	63da      	str	r2, [r3, #60]	; 0x3c
  hsai_BlockB2.Init.PdmInit.ClockEnable = SAI_PDM_CLOCK1_ENABLE;
 8101726:	4b17      	ldr	r3, [pc, #92]	; (8101784 <MX_SAI2_Init+0x174>)
 8101728:	f44f 7280 	mov.w	r2, #256	; 0x100
 810172c:	641a      	str	r2, [r3, #64]	; 0x40
  hsai_BlockB2.FrameInit.FrameLength = 8;
 810172e:	4b15      	ldr	r3, [pc, #84]	; (8101784 <MX_SAI2_Init+0x174>)
 8101730:	2208      	movs	r2, #8
 8101732:	655a      	str	r2, [r3, #84]	; 0x54
  hsai_BlockB2.FrameInit.ActiveFrameLength = 1;
 8101734:	4b13      	ldr	r3, [pc, #76]	; (8101784 <MX_SAI2_Init+0x174>)
 8101736:	2201      	movs	r2, #1
 8101738:	659a      	str	r2, [r3, #88]	; 0x58
  hsai_BlockB2.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 810173a:	4b12      	ldr	r3, [pc, #72]	; (8101784 <MX_SAI2_Init+0x174>)
 810173c:	2200      	movs	r2, #0
 810173e:	65da      	str	r2, [r3, #92]	; 0x5c
  hsai_BlockB2.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8101740:	4b10      	ldr	r3, [pc, #64]	; (8101784 <MX_SAI2_Init+0x174>)
 8101742:	2200      	movs	r2, #0
 8101744:	661a      	str	r2, [r3, #96]	; 0x60
  hsai_BlockB2.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 8101746:	4b0f      	ldr	r3, [pc, #60]	; (8101784 <MX_SAI2_Init+0x174>)
 8101748:	2200      	movs	r2, #0
 810174a:	665a      	str	r2, [r3, #100]	; 0x64
  hsai_BlockB2.SlotInit.FirstBitOffset = 0;
 810174c:	4b0d      	ldr	r3, [pc, #52]	; (8101784 <MX_SAI2_Init+0x174>)
 810174e:	2200      	movs	r2, #0
 8101750:	669a      	str	r2, [r3, #104]	; 0x68
  hsai_BlockB2.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 8101752:	4b0c      	ldr	r3, [pc, #48]	; (8101784 <MX_SAI2_Init+0x174>)
 8101754:	2200      	movs	r2, #0
 8101756:	66da      	str	r2, [r3, #108]	; 0x6c
  hsai_BlockB2.SlotInit.SlotNumber = 1;
 8101758:	4b0a      	ldr	r3, [pc, #40]	; (8101784 <MX_SAI2_Init+0x174>)
 810175a:	2201      	movs	r2, #1
 810175c:	671a      	str	r2, [r3, #112]	; 0x70
  hsai_BlockB2.SlotInit.SlotActive = 0x00000000;
 810175e:	4b09      	ldr	r3, [pc, #36]	; (8101784 <MX_SAI2_Init+0x174>)
 8101760:	2200      	movs	r2, #0
 8101762:	675a      	str	r2, [r3, #116]	; 0x74
  if (HAL_SAI_Init(&hsai_BlockB2) != HAL_OK)
 8101764:	4807      	ldr	r0, [pc, #28]	; (8101784 <MX_SAI2_Init+0x174>)
 8101766:	f007 fbf5 	bl	8108f54 <HAL_SAI_Init>
 810176a:	4603      	mov	r3, r0
 810176c:	2b00      	cmp	r3, #0
 810176e:	d001      	beq.n	8101774 <MX_SAI2_Init+0x164>
  {
    Error_Handler();
 8101770:	f7ff fe50 	bl	8101414 <Error_Handler>
  }
  /* USER CODE BEGIN SAI2_Init 2 */

  /* USER CODE END SAI2_Init 2 */

}
 8101774:	bf00      	nop
 8101776:	bd80      	pop	{r7, pc}
 8101778:	100004b4 	.word	0x100004b4
 810177c:	40015c04 	.word	0x40015c04
 8101780:	0002ee00 	.word	0x0002ee00
 8101784:	1000054c 	.word	0x1000054c
 8101788:	40015c24 	.word	0x40015c24

0810178c <MX_SAI4_Init>:
/* SAI4 init function */
void MX_SAI4_Init(void)
{
 810178c:	b580      	push	{r7, lr}
 810178e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SAI4_Init 1 */

  /* USER CODE END SAI4_Init 1 */

  hsai_BlockA4.Instance = SAI4_Block_A;
 8101790:	4b2b      	ldr	r3, [pc, #172]	; (8101840 <MX_SAI4_Init+0xb4>)
 8101792:	4a2c      	ldr	r2, [pc, #176]	; (8101844 <MX_SAI4_Init+0xb8>)
 8101794:	601a      	str	r2, [r3, #0]
  hsai_BlockA4.Init.Protocol = SAI_FREE_PROTOCOL;
 8101796:	4b2a      	ldr	r3, [pc, #168]	; (8101840 <MX_SAI4_Init+0xb4>)
 8101798:	2200      	movs	r2, #0
 810179a:	645a      	str	r2, [r3, #68]	; 0x44
  hsai_BlockA4.Init.AudioMode = SAI_MODEMASTER_RX;
 810179c:	4b28      	ldr	r3, [pc, #160]	; (8101840 <MX_SAI4_Init+0xb4>)
 810179e:	2201      	movs	r2, #1
 81017a0:	605a      	str	r2, [r3, #4]
  hsai_BlockA4.Init.DataSize = SAI_DATASIZE_8;
 81017a2:	4b27      	ldr	r3, [pc, #156]	; (8101840 <MX_SAI4_Init+0xb4>)
 81017a4:	2240      	movs	r2, #64	; 0x40
 81017a6:	649a      	str	r2, [r3, #72]	; 0x48
  hsai_BlockA4.Init.FirstBit = SAI_FIRSTBIT_MSB;
 81017a8:	4b25      	ldr	r3, [pc, #148]	; (8101840 <MX_SAI4_Init+0xb4>)
 81017aa:	2200      	movs	r2, #0
 81017ac:	64da      	str	r2, [r3, #76]	; 0x4c
  hsai_BlockA4.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 81017ae:	4b24      	ldr	r3, [pc, #144]	; (8101840 <MX_SAI4_Init+0xb4>)
 81017b0:	2200      	movs	r2, #0
 81017b2:	651a      	str	r2, [r3, #80]	; 0x50
  hsai_BlockA4.Init.Synchro = SAI_ASYNCHRONOUS;
 81017b4:	4b22      	ldr	r3, [pc, #136]	; (8101840 <MX_SAI4_Init+0xb4>)
 81017b6:	2200      	movs	r2, #0
 81017b8:	609a      	str	r2, [r3, #8]
  hsai_BlockA4.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 81017ba:	4b21      	ldr	r3, [pc, #132]	; (8101840 <MX_SAI4_Init+0xb4>)
 81017bc:	2200      	movs	r2, #0
 81017be:	615a      	str	r2, [r3, #20]
  hsai_BlockA4.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 81017c0:	4b1f      	ldr	r3, [pc, #124]	; (8101840 <MX_SAI4_Init+0xb4>)
 81017c2:	2200      	movs	r2, #0
 81017c4:	619a      	str	r2, [r3, #24]
  hsai_BlockA4.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 81017c6:	4b1e      	ldr	r3, [pc, #120]	; (8101840 <MX_SAI4_Init+0xb4>)
 81017c8:	2200      	movs	r2, #0
 81017ca:	61da      	str	r2, [r3, #28]
  hsai_BlockA4.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_192K;
 81017cc:	4b1c      	ldr	r3, [pc, #112]	; (8101840 <MX_SAI4_Init+0xb4>)
 81017ce:	4a1e      	ldr	r2, [pc, #120]	; (8101848 <MX_SAI4_Init+0xbc>)
 81017d0:	621a      	str	r2, [r3, #32]
  hsai_BlockA4.Init.MonoStereoMode = SAI_MONOMODE;
 81017d2:	4b1b      	ldr	r3, [pc, #108]	; (8101840 <MX_SAI4_Init+0xb4>)
 81017d4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 81017d8:	62da      	str	r2, [r3, #44]	; 0x2c
  hsai_BlockA4.Init.CompandingMode = SAI_NOCOMPANDING;
 81017da:	4b19      	ldr	r3, [pc, #100]	; (8101840 <MX_SAI4_Init+0xb4>)
 81017dc:	2200      	movs	r2, #0
 81017de:	631a      	str	r2, [r3, #48]	; 0x30
  hsai_BlockA4.Init.PdmInit.Activation = ENABLE;
 81017e0:	4b17      	ldr	r3, [pc, #92]	; (8101840 <MX_SAI4_Init+0xb4>)
 81017e2:	2201      	movs	r2, #1
 81017e4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hsai_BlockA4.Init.PdmInit.MicPairsNbr = 1;
 81017e8:	4b15      	ldr	r3, [pc, #84]	; (8101840 <MX_SAI4_Init+0xb4>)
 81017ea:	2201      	movs	r2, #1
 81017ec:	63da      	str	r2, [r3, #60]	; 0x3c
  hsai_BlockA4.Init.PdmInit.ClockEnable = SAI_PDM_CLOCK2_ENABLE;
 81017ee:	4b14      	ldr	r3, [pc, #80]	; (8101840 <MX_SAI4_Init+0xb4>)
 81017f0:	f44f 7200 	mov.w	r2, #512	; 0x200
 81017f4:	641a      	str	r2, [r3, #64]	; 0x40
  hsai_BlockA4.FrameInit.FrameLength = 8;
 81017f6:	4b12      	ldr	r3, [pc, #72]	; (8101840 <MX_SAI4_Init+0xb4>)
 81017f8:	2208      	movs	r2, #8
 81017fa:	655a      	str	r2, [r3, #84]	; 0x54
  hsai_BlockA4.FrameInit.ActiveFrameLength = 1;
 81017fc:	4b10      	ldr	r3, [pc, #64]	; (8101840 <MX_SAI4_Init+0xb4>)
 81017fe:	2201      	movs	r2, #1
 8101800:	659a      	str	r2, [r3, #88]	; 0x58
  hsai_BlockA4.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 8101802:	4b0f      	ldr	r3, [pc, #60]	; (8101840 <MX_SAI4_Init+0xb4>)
 8101804:	2200      	movs	r2, #0
 8101806:	65da      	str	r2, [r3, #92]	; 0x5c
  hsai_BlockA4.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8101808:	4b0d      	ldr	r3, [pc, #52]	; (8101840 <MX_SAI4_Init+0xb4>)
 810180a:	2200      	movs	r2, #0
 810180c:	661a      	str	r2, [r3, #96]	; 0x60
  hsai_BlockA4.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 810180e:	4b0c      	ldr	r3, [pc, #48]	; (8101840 <MX_SAI4_Init+0xb4>)
 8101810:	2200      	movs	r2, #0
 8101812:	665a      	str	r2, [r3, #100]	; 0x64
  hsai_BlockA4.SlotInit.FirstBitOffset = 0;
 8101814:	4b0a      	ldr	r3, [pc, #40]	; (8101840 <MX_SAI4_Init+0xb4>)
 8101816:	2200      	movs	r2, #0
 8101818:	669a      	str	r2, [r3, #104]	; 0x68
  hsai_BlockA4.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 810181a:	4b09      	ldr	r3, [pc, #36]	; (8101840 <MX_SAI4_Init+0xb4>)
 810181c:	2200      	movs	r2, #0
 810181e:	66da      	str	r2, [r3, #108]	; 0x6c
  hsai_BlockA4.SlotInit.SlotNumber = 2;
 8101820:	4b07      	ldr	r3, [pc, #28]	; (8101840 <MX_SAI4_Init+0xb4>)
 8101822:	2202      	movs	r2, #2
 8101824:	671a      	str	r2, [r3, #112]	; 0x70
  hsai_BlockA4.SlotInit.SlotActive = 0x00000003;
 8101826:	4b06      	ldr	r3, [pc, #24]	; (8101840 <MX_SAI4_Init+0xb4>)
 8101828:	2203      	movs	r2, #3
 810182a:	675a      	str	r2, [r3, #116]	; 0x74
  if (HAL_SAI_Init(&hsai_BlockA4) != HAL_OK)
 810182c:	4804      	ldr	r0, [pc, #16]	; (8101840 <MX_SAI4_Init+0xb4>)
 810182e:	f007 fb91 	bl	8108f54 <HAL_SAI_Init>
 8101832:	4603      	mov	r3, r0
 8101834:	2b00      	cmp	r3, #0
 8101836:	d001      	beq.n	810183c <MX_SAI4_Init+0xb0>
  {
    Error_Handler();
 8101838:	f7ff fdec 	bl	8101414 <Error_Handler>
  }
  /* USER CODE BEGIN SAI4_Init 2 */

  /* USER CODE END SAI4_Init 2 */

}
 810183c:	bf00      	nop
 810183e:	bd80      	pop	{r7, pc}
 8101840:	100005e4 	.word	0x100005e4
 8101844:	58005404 	.word	0x58005404
 8101848:	0002ee00 	.word	0x0002ee00

0810184c <HAL_SAI_MspInit>:
static uint32_t SAI2_client =0;
static uint32_t SAI4_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* saiHandle)
{
 810184c:	b580      	push	{r7, lr}
 810184e:	b0bc      	sub	sp, #240	; 0xf0
 8101850:	af00      	add	r7, sp, #0
 8101852:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8101854:	f107 0318 	add.w	r3, r7, #24
 8101858:	22c0      	movs	r2, #192	; 0xc0
 810185a:	2100      	movs	r1, #0
 810185c:	4618      	mov	r0, r3
 810185e:	f009 fc8b 	bl	810b178 <memset>
/* SAI2 */
    if(saiHandle->Instance==SAI2_Block_A)
 8101862:	687b      	ldr	r3, [r7, #4]
 8101864:	681b      	ldr	r3, [r3, #0]
 8101866:	4a8d      	ldr	r2, [pc, #564]	; (8101a9c <HAL_SAI_MspInit+0x250>)
 8101868:	4293      	cmp	r3, r2
 810186a:	d13e      	bne.n	81018ea <HAL_SAI_MspInit+0x9e>
    {
    /* SAI2 clock enable */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SAI2;
 810186c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8101870:	f04f 0300 	mov.w	r3, #0
 8101874:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Sai23ClockSelection = RCC_SAI23CLKSOURCE_PLL;
 8101878:	2300      	movs	r3, #0
 810187a:	677b      	str	r3, [r7, #116]	; 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 810187c:	f107 0318 	add.w	r3, r7, #24
 8101880:	4618      	mov	r0, r3
 8101882:	f004 fe69 	bl	8106558 <HAL_RCCEx_PeriphCLKConfig>
 8101886:	4603      	mov	r3, r0
 8101888:	2b00      	cmp	r3, #0
 810188a:	d001      	beq.n	8101890 <HAL_SAI_MspInit+0x44>
    {
      Error_Handler();
 810188c:	f7ff fdc2 	bl	8101414 <Error_Handler>
    }

    if (SAI2_client == 0)
 8101890:	4b83      	ldr	r3, [pc, #524]	; (8101aa0 <HAL_SAI_MspInit+0x254>)
 8101892:	681b      	ldr	r3, [r3, #0]
 8101894:	2b00      	cmp	r3, #0
 8101896:	d10e      	bne.n	81018b6 <HAL_SAI_MspInit+0x6a>
    {
       __HAL_RCC_SAI2_CLK_ENABLE();
 8101898:	4b82      	ldr	r3, [pc, #520]	; (8101aa4 <HAL_SAI_MspInit+0x258>)
 810189a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 810189e:	4a81      	ldr	r2, [pc, #516]	; (8101aa4 <HAL_SAI_MspInit+0x258>)
 81018a0:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 81018a4:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 81018a8:	4b7e      	ldr	r3, [pc, #504]	; (8101aa4 <HAL_SAI_MspInit+0x258>)
 81018aa:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 81018ae:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 81018b2:	617b      	str	r3, [r7, #20]
 81018b4:	697b      	ldr	r3, [r7, #20]
    }
    SAI2_client ++;
 81018b6:	4b7a      	ldr	r3, [pc, #488]	; (8101aa0 <HAL_SAI_MspInit+0x254>)
 81018b8:	681b      	ldr	r3, [r3, #0]
 81018ba:	3301      	adds	r3, #1
 81018bc:	4a78      	ldr	r2, [pc, #480]	; (8101aa0 <HAL_SAI_MspInit+0x254>)
 81018be:	6013      	str	r3, [r2, #0]
    PI6     ------> SAI2_SD_A
    PI5     ------> SAI2_SCK_A
    PI4     ------> SAI2_MCLK_A
    PI7     ------> SAI2_FS_A
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_5|GPIO_PIN_4|GPIO_PIN_7;
 81018c0:	23f0      	movs	r3, #240	; 0xf0
 81018c2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 81018c6:	2302      	movs	r3, #2
 81018c8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 81018cc:	2300      	movs	r3, #0
 81018ce:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 81018d2:	2300      	movs	r3, #0
 81018d4:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 81018d8:	230a      	movs	r3, #10
 81018da:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 81018de:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 81018e2:	4619      	mov	r1, r3
 81018e4:	4870      	ldr	r0, [pc, #448]	; (8101aa8 <HAL_SAI_MspInit+0x25c>)
 81018e6:	f003 fd5d 	bl	81053a4 <HAL_GPIO_Init>

    }
    if(saiHandle->Instance==SAI2_Block_B)
 81018ea:	687b      	ldr	r3, [r7, #4]
 81018ec:	681b      	ldr	r3, [r3, #0]
 81018ee:	4a6f      	ldr	r2, [pc, #444]	; (8101aac <HAL_SAI_MspInit+0x260>)
 81018f0:	4293      	cmp	r3, r2
 81018f2:	d13f      	bne.n	8101974 <HAL_SAI_MspInit+0x128>
    {
      /* SAI2 clock enable */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SAI2;
 81018f4:	f44f 7200 	mov.w	r2, #512	; 0x200
 81018f8:	f04f 0300 	mov.w	r3, #0
 81018fc:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Sai23ClockSelection = RCC_SAI23CLKSOURCE_PLL;
 8101900:	2300      	movs	r3, #0
 8101902:	677b      	str	r3, [r7, #116]	; 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8101904:	f107 0318 	add.w	r3, r7, #24
 8101908:	4618      	mov	r0, r3
 810190a:	f004 fe25 	bl	8106558 <HAL_RCCEx_PeriphCLKConfig>
 810190e:	4603      	mov	r3, r0
 8101910:	2b00      	cmp	r3, #0
 8101912:	d001      	beq.n	8101918 <HAL_SAI_MspInit+0xcc>
    {
      Error_Handler();
 8101914:	f7ff fd7e 	bl	8101414 <Error_Handler>
    }

      if (SAI2_client == 0)
 8101918:	4b61      	ldr	r3, [pc, #388]	; (8101aa0 <HAL_SAI_MspInit+0x254>)
 810191a:	681b      	ldr	r3, [r3, #0]
 810191c:	2b00      	cmp	r3, #0
 810191e:	d10e      	bne.n	810193e <HAL_SAI_MspInit+0xf2>
      {
       __HAL_RCC_SAI2_CLK_ENABLE();
 8101920:	4b60      	ldr	r3, [pc, #384]	; (8101aa4 <HAL_SAI_MspInit+0x258>)
 8101922:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8101926:	4a5f      	ldr	r2, [pc, #380]	; (8101aa4 <HAL_SAI_MspInit+0x258>)
 8101928:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 810192c:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8101930:	4b5c      	ldr	r3, [pc, #368]	; (8101aa4 <HAL_SAI_MspInit+0x258>)
 8101932:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8101936:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 810193a:	613b      	str	r3, [r7, #16]
 810193c:	693b      	ldr	r3, [r7, #16]
      }
    SAI2_client ++;
 810193e:	4b58      	ldr	r3, [pc, #352]	; (8101aa0 <HAL_SAI_MspInit+0x254>)
 8101940:	681b      	ldr	r3, [r3, #0]
 8101942:	3301      	adds	r3, #1
 8101944:	4a56      	ldr	r2, [pc, #344]	; (8101aa0 <HAL_SAI_MspInit+0x254>)
 8101946:	6013      	str	r3, [r2, #0]

    /**SAI2_B_Block_B GPIO Configuration
    PG10     ------> SAI2_SD_B
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8101948:	f44f 6380 	mov.w	r3, #1024	; 0x400
 810194c:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8101950:	2302      	movs	r3, #2
 8101952:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101956:	2300      	movs	r3, #0
 8101958:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 810195c:	2300      	movs	r3, #0
 810195e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 8101962:	230a      	movs	r3, #10
 8101964:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8101968:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 810196c:	4619      	mov	r1, r3
 810196e:	4850      	ldr	r0, [pc, #320]	; (8101ab0 <HAL_SAI_MspInit+0x264>)
 8101970:	f003 fd18 	bl	81053a4 <HAL_GPIO_Init>

    }
/* SAI4 */
    if(saiHandle->Instance==SAI4_Block_A)
 8101974:	687b      	ldr	r3, [r7, #4]
 8101976:	681b      	ldr	r3, [r3, #0]
 8101978:	4a4e      	ldr	r2, [pc, #312]	; (8101ab4 <HAL_SAI_MspInit+0x268>)
 810197a:	4293      	cmp	r3, r2
 810197c:	f040 8089 	bne.w	8101a92 <HAL_SAI_MspInit+0x246>
    {
    /* SAI4 clock enable */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SAI4A;
 8101980:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8101984:	f04f 0300 	mov.w	r3, #0
 8101988:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Sai4AClockSelection = RCC_SAI4ACLKSOURCE_PLL;
 810198c:	2300      	movs	r3, #0
 810198e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8101992:	f107 0318 	add.w	r3, r7, #24
 8101996:	4618      	mov	r0, r3
 8101998:	f004 fdde 	bl	8106558 <HAL_RCCEx_PeriphCLKConfig>
 810199c:	4603      	mov	r3, r0
 810199e:	2b00      	cmp	r3, #0
 81019a0:	d001      	beq.n	81019a6 <HAL_SAI_MspInit+0x15a>
    {
      Error_Handler();
 81019a2:	f7ff fd37 	bl	8101414 <Error_Handler>
    }

    if (SAI4_client == 0)
 81019a6:	4b44      	ldr	r3, [pc, #272]	; (8101ab8 <HAL_SAI_MspInit+0x26c>)
 81019a8:	681b      	ldr	r3, [r3, #0]
 81019aa:	2b00      	cmp	r3, #0
 81019ac:	d10e      	bne.n	81019cc <HAL_SAI_MspInit+0x180>
    {
       __HAL_RCC_SAI4_CLK_ENABLE();
 81019ae:	4b3d      	ldr	r3, [pc, #244]	; (8101aa4 <HAL_SAI_MspInit+0x258>)
 81019b0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 81019b4:	4a3b      	ldr	r2, [pc, #236]	; (8101aa4 <HAL_SAI_MspInit+0x258>)
 81019b6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 81019ba:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 81019be:	4b39      	ldr	r3, [pc, #228]	; (8101aa4 <HAL_SAI_MspInit+0x258>)
 81019c0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 81019c4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 81019c8:	60fb      	str	r3, [r7, #12]
 81019ca:	68fb      	ldr	r3, [r7, #12]
    }
    SAI4_client ++;
 81019cc:	4b3a      	ldr	r3, [pc, #232]	; (8101ab8 <HAL_SAI_MspInit+0x26c>)
 81019ce:	681b      	ldr	r3, [r3, #0]
 81019d0:	3301      	adds	r3, #1
 81019d2:	4a39      	ldr	r2, [pc, #228]	; (8101ab8 <HAL_SAI_MspInit+0x26c>)
 81019d4:	6013      	str	r3, [r2, #0]
    /**SAI4_A_Block_A GPIO Configuration
    PD6     ------> SAI4_D1
    PE5     ------> SAI4_CK2
    PE4     ------> SAI4_D2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 81019d6:	2340      	movs	r3, #64	; 0x40
 81019d8:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 81019dc:	2302      	movs	r3, #2
 81019de:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 81019e2:	2300      	movs	r3, #0
 81019e4:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 81019e8:	2300      	movs	r3, #0
 81019ea:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF10_SAI4;
 81019ee:	230a      	movs	r3, #10
 81019f0:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 81019f4:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 81019f8:	4619      	mov	r1, r3
 81019fa:	4830      	ldr	r0, [pc, #192]	; (8101abc <HAL_SAI_MspInit+0x270>)
 81019fc:	f003 fcd2 	bl	81053a4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_4;
 8101a00:	2330      	movs	r3, #48	; 0x30
 8101a02:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8101a06:	2302      	movs	r3, #2
 8101a08:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101a0c:	2300      	movs	r3, #0
 8101a0e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101a12:	2300      	movs	r3, #0
 8101a14:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF10_SAI4;
 8101a18:	230a      	movs	r3, #10
 8101a1a:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8101a1e:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8101a22:	4619      	mov	r1, r3
 8101a24:	4826      	ldr	r0, [pc, #152]	; (8101ac0 <HAL_SAI_MspInit+0x274>)
 8101a26:	f003 fcbd 	bl	81053a4 <HAL_GPIO_Init>

    /* Peripheral DMA init*/

    hdma_sai4_a.Instance = BDMA_Channel0;
 8101a2a:	4b26      	ldr	r3, [pc, #152]	; (8101ac4 <HAL_SAI_MspInit+0x278>)
 8101a2c:	4a26      	ldr	r2, [pc, #152]	; (8101ac8 <HAL_SAI_MspInit+0x27c>)
 8101a2e:	601a      	str	r2, [r3, #0]
    hdma_sai4_a.Init.Request = BDMA_REQUEST_SAI4_A;
 8101a30:	4b24      	ldr	r3, [pc, #144]	; (8101ac4 <HAL_SAI_MspInit+0x278>)
 8101a32:	220f      	movs	r2, #15
 8101a34:	605a      	str	r2, [r3, #4]
    hdma_sai4_a.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8101a36:	4b23      	ldr	r3, [pc, #140]	; (8101ac4 <HAL_SAI_MspInit+0x278>)
 8101a38:	2200      	movs	r2, #0
 8101a3a:	609a      	str	r2, [r3, #8]
    hdma_sai4_a.Init.PeriphInc = DMA_PINC_DISABLE;
 8101a3c:	4b21      	ldr	r3, [pc, #132]	; (8101ac4 <HAL_SAI_MspInit+0x278>)
 8101a3e:	2200      	movs	r2, #0
 8101a40:	60da      	str	r2, [r3, #12]
    hdma_sai4_a.Init.MemInc = DMA_MINC_ENABLE;
 8101a42:	4b20      	ldr	r3, [pc, #128]	; (8101ac4 <HAL_SAI_MspInit+0x278>)
 8101a44:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8101a48:	611a      	str	r2, [r3, #16]
    hdma_sai4_a.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8101a4a:	4b1e      	ldr	r3, [pc, #120]	; (8101ac4 <HAL_SAI_MspInit+0x278>)
 8101a4c:	2200      	movs	r2, #0
 8101a4e:	615a      	str	r2, [r3, #20]
    hdma_sai4_a.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8101a50:	4b1c      	ldr	r3, [pc, #112]	; (8101ac4 <HAL_SAI_MspInit+0x278>)
 8101a52:	2200      	movs	r2, #0
 8101a54:	619a      	str	r2, [r3, #24]
    hdma_sai4_a.Init.Mode = DMA_CIRCULAR;
 8101a56:	4b1b      	ldr	r3, [pc, #108]	; (8101ac4 <HAL_SAI_MspInit+0x278>)
 8101a58:	f44f 7280 	mov.w	r2, #256	; 0x100
 8101a5c:	61da      	str	r2, [r3, #28]
    hdma_sai4_a.Init.Priority = DMA_PRIORITY_HIGH;
 8101a5e:	4b19      	ldr	r3, [pc, #100]	; (8101ac4 <HAL_SAI_MspInit+0x278>)
 8101a60:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8101a64:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_sai4_a) != HAL_OK)
 8101a66:	4817      	ldr	r0, [pc, #92]	; (8101ac4 <HAL_SAI_MspInit+0x278>)
 8101a68:	f000 fc28 	bl	81022bc <HAL_DMA_Init>
 8101a6c:	4603      	mov	r3, r0
 8101a6e:	2b00      	cmp	r3, #0
 8101a70:	d001      	beq.n	8101a76 <HAL_SAI_MspInit+0x22a>
    {
      Error_Handler();
 8101a72:	f7ff fccf 	bl	8101414 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(saiHandle,hdmarx,hdma_sai4_a);
 8101a76:	687b      	ldr	r3, [r7, #4]
 8101a78:	4a12      	ldr	r2, [pc, #72]	; (8101ac4 <HAL_SAI_MspInit+0x278>)
 8101a7a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
 8101a7e:	4a11      	ldr	r2, [pc, #68]	; (8101ac4 <HAL_SAI_MspInit+0x278>)
 8101a80:	687b      	ldr	r3, [r7, #4]
 8101a82:	6393      	str	r3, [r2, #56]	; 0x38
    __HAL_LINKDMA(saiHandle,hdmatx,hdma_sai4_a);
 8101a84:	687b      	ldr	r3, [r7, #4]
 8101a86:	4a0f      	ldr	r2, [pc, #60]	; (8101ac4 <HAL_SAI_MspInit+0x278>)
 8101a88:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
 8101a8c:	4a0d      	ldr	r2, [pc, #52]	; (8101ac4 <HAL_SAI_MspInit+0x278>)
 8101a8e:	687b      	ldr	r3, [r7, #4]
 8101a90:	6393      	str	r3, [r2, #56]	; 0x38
    }
}
 8101a92:	bf00      	nop
 8101a94:	37f0      	adds	r7, #240	; 0xf0
 8101a96:	46bd      	mov	sp, r7
 8101a98:	bd80      	pop	{r7, pc}
 8101a9a:	bf00      	nop
 8101a9c:	40015c04 	.word	0x40015c04
 8101aa0:	100006f4 	.word	0x100006f4
 8101aa4:	58024400 	.word	0x58024400
 8101aa8:	58022000 	.word	0x58022000
 8101aac:	40015c24 	.word	0x40015c24
 8101ab0:	58021800 	.word	0x58021800
 8101ab4:	58005404 	.word	0x58005404
 8101ab8:	100006f8 	.word	0x100006f8
 8101abc:	58020c00 	.word	0x58020c00
 8101ac0:	58021000 	.word	0x58021000
 8101ac4:	1000067c 	.word	0x1000067c
 8101ac8:	58025408 	.word	0x58025408

08101acc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8101acc:	b480      	push	{r7}
 8101ace:	b083      	sub	sp, #12
 8101ad0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8101ad2:	4b0a      	ldr	r3, [pc, #40]	; (8101afc <HAL_MspInit+0x30>)
 8101ad4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8101ad8:	4a08      	ldr	r2, [pc, #32]	; (8101afc <HAL_MspInit+0x30>)
 8101ada:	f043 0302 	orr.w	r3, r3, #2
 8101ade:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8101ae2:	4b06      	ldr	r3, [pc, #24]	; (8101afc <HAL_MspInit+0x30>)
 8101ae4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8101ae8:	f003 0302 	and.w	r3, r3, #2
 8101aec:	607b      	str	r3, [r7, #4]
 8101aee:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8101af0:	bf00      	nop
 8101af2:	370c      	adds	r7, #12
 8101af4:	46bd      	mov	sp, r7
 8101af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101afa:	4770      	bx	lr
 8101afc:	58024400 	.word	0x58024400

08101b00 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8101b00:	b480      	push	{r7}
 8101b02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8101b04:	e7fe      	b.n	8101b04 <NMI_Handler+0x4>

08101b06 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8101b06:	b480      	push	{r7}
 8101b08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8101b0a:	e7fe      	b.n	8101b0a <HardFault_Handler+0x4>

08101b0c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8101b0c:	b480      	push	{r7}
 8101b0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8101b10:	e7fe      	b.n	8101b10 <MemManage_Handler+0x4>

08101b12 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8101b12:	b480      	push	{r7}
 8101b14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8101b16:	e7fe      	b.n	8101b16 <BusFault_Handler+0x4>

08101b18 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8101b18:	b480      	push	{r7}
 8101b1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8101b1c:	e7fe      	b.n	8101b1c <UsageFault_Handler+0x4>

08101b1e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8101b1e:	b480      	push	{r7}
 8101b20:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8101b22:	bf00      	nop
 8101b24:	46bd      	mov	sp, r7
 8101b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101b2a:	4770      	bx	lr

08101b2c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8101b2c:	b480      	push	{r7}
 8101b2e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8101b30:	bf00      	nop
 8101b32:	46bd      	mov	sp, r7
 8101b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101b38:	4770      	bx	lr

08101b3a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8101b3a:	b480      	push	{r7}
 8101b3c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8101b3e:	bf00      	nop
 8101b40:	46bd      	mov	sp, r7
 8101b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101b46:	4770      	bx	lr

08101b48 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8101b48:	b580      	push	{r7, lr}
 8101b4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8101b4c:	f000 fa2e 	bl	8101fac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8101b50:	bf00      	nop
 8101b52:	bd80      	pop	{r7, pc}

08101b54 <BDMA_Channel0_IRQHandler>:

/**
  * @brief This function handles BDMA channel0 global interrupt.
  */
void BDMA_Channel0_IRQHandler(void)
{
 8101b54:	b580      	push	{r7, lr}
 8101b56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BDMA_Channel0_IRQn 0 */

  /* USER CODE END BDMA_Channel0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai4_a);
 8101b58:	4802      	ldr	r0, [pc, #8]	; (8101b64 <BDMA_Channel0_IRQHandler+0x10>)
 8101b5a:	f001 f973 	bl	8102e44 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN BDMA_Channel0_IRQn 1 */

  /* USER CODE END BDMA_Channel0_IRQn 1 */
}
 8101b5e:	bf00      	nop
 8101b60:	bd80      	pop	{r7, pc}
 8101b62:	bf00      	nop
 8101b64:	1000067c 	.word	0x1000067c

08101b68 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8101b68:	b580      	push	{r7, lr}
 8101b6a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8101b6c:	4b22      	ldr	r3, [pc, #136]	; (8101bf8 <MX_USART3_UART_Init+0x90>)
 8101b6e:	4a23      	ldr	r2, [pc, #140]	; (8101bfc <MX_USART3_UART_Init+0x94>)
 8101b70:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8101b72:	4b21      	ldr	r3, [pc, #132]	; (8101bf8 <MX_USART3_UART_Init+0x90>)
 8101b74:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8101b78:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8101b7a:	4b1f      	ldr	r3, [pc, #124]	; (8101bf8 <MX_USART3_UART_Init+0x90>)
 8101b7c:	2200      	movs	r2, #0
 8101b7e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8101b80:	4b1d      	ldr	r3, [pc, #116]	; (8101bf8 <MX_USART3_UART_Init+0x90>)
 8101b82:	2200      	movs	r2, #0
 8101b84:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8101b86:	4b1c      	ldr	r3, [pc, #112]	; (8101bf8 <MX_USART3_UART_Init+0x90>)
 8101b88:	2200      	movs	r2, #0
 8101b8a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8101b8c:	4b1a      	ldr	r3, [pc, #104]	; (8101bf8 <MX_USART3_UART_Init+0x90>)
 8101b8e:	220c      	movs	r2, #12
 8101b90:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8101b92:	4b19      	ldr	r3, [pc, #100]	; (8101bf8 <MX_USART3_UART_Init+0x90>)
 8101b94:	2200      	movs	r2, #0
 8101b96:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8101b98:	4b17      	ldr	r3, [pc, #92]	; (8101bf8 <MX_USART3_UART_Init+0x90>)
 8101b9a:	2200      	movs	r2, #0
 8101b9c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8101b9e:	4b16      	ldr	r3, [pc, #88]	; (8101bf8 <MX_USART3_UART_Init+0x90>)
 8101ba0:	2200      	movs	r2, #0
 8101ba2:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8101ba4:	4b14      	ldr	r3, [pc, #80]	; (8101bf8 <MX_USART3_UART_Init+0x90>)
 8101ba6:	2200      	movs	r2, #0
 8101ba8:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8101baa:	4b13      	ldr	r3, [pc, #76]	; (8101bf8 <MX_USART3_UART_Init+0x90>)
 8101bac:	2200      	movs	r2, #0
 8101bae:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8101bb0:	4811      	ldr	r0, [pc, #68]	; (8101bf8 <MX_USART3_UART_Init+0x90>)
 8101bb2:	f007 fe3d 	bl	8109830 <HAL_UART_Init>
 8101bb6:	4603      	mov	r3, r0
 8101bb8:	2b00      	cmp	r3, #0
 8101bba:	d001      	beq.n	8101bc0 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8101bbc:	f7ff fc2a 	bl	8101414 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8101bc0:	2100      	movs	r1, #0
 8101bc2:	480d      	ldr	r0, [pc, #52]	; (8101bf8 <MX_USART3_UART_Init+0x90>)
 8101bc4:	f008 fe3e 	bl	810a844 <HAL_UARTEx_SetTxFifoThreshold>
 8101bc8:	4603      	mov	r3, r0
 8101bca:	2b00      	cmp	r3, #0
 8101bcc:	d001      	beq.n	8101bd2 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8101bce:	f7ff fc21 	bl	8101414 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8101bd2:	2100      	movs	r1, #0
 8101bd4:	4808      	ldr	r0, [pc, #32]	; (8101bf8 <MX_USART3_UART_Init+0x90>)
 8101bd6:	f008 fe73 	bl	810a8c0 <HAL_UARTEx_SetRxFifoThreshold>
 8101bda:	4603      	mov	r3, r0
 8101bdc:	2b00      	cmp	r3, #0
 8101bde:	d001      	beq.n	8101be4 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8101be0:	f7ff fc18 	bl	8101414 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8101be4:	4804      	ldr	r0, [pc, #16]	; (8101bf8 <MX_USART3_UART_Init+0x90>)
 8101be6:	f008 fdf4 	bl	810a7d2 <HAL_UARTEx_DisableFifoMode>
 8101bea:	4603      	mov	r3, r0
 8101bec:	2b00      	cmp	r3, #0
 8101bee:	d001      	beq.n	8101bf4 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8101bf0:	f7ff fc10 	bl	8101414 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8101bf4:	bf00      	nop
 8101bf6:	bd80      	pop	{r7, pc}
 8101bf8:	100006fc 	.word	0x100006fc
 8101bfc:	40004800 	.word	0x40004800

08101c00 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8101c00:	b580      	push	{r7, lr}
 8101c02:	b0ba      	sub	sp, #232	; 0xe8
 8101c04:	af00      	add	r7, sp, #0
 8101c06:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8101c08:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8101c0c:	2200      	movs	r2, #0
 8101c0e:	601a      	str	r2, [r3, #0]
 8101c10:	605a      	str	r2, [r3, #4]
 8101c12:	609a      	str	r2, [r3, #8]
 8101c14:	60da      	str	r2, [r3, #12]
 8101c16:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8101c18:	f107 0310 	add.w	r3, r7, #16
 8101c1c:	22c0      	movs	r2, #192	; 0xc0
 8101c1e:	2100      	movs	r1, #0
 8101c20:	4618      	mov	r0, r3
 8101c22:	f009 faa9 	bl	810b178 <memset>
  if(uartHandle->Instance==USART3)
 8101c26:	687b      	ldr	r3, [r7, #4]
 8101c28:	681b      	ldr	r3, [r3, #0]
 8101c2a:	4a27      	ldr	r2, [pc, #156]	; (8101cc8 <HAL_UART_MspInit+0xc8>)
 8101c2c:	4293      	cmp	r3, r2
 8101c2e:	d146      	bne.n	8101cbe <HAL_UART_MspInit+0xbe>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8101c30:	f04f 0202 	mov.w	r2, #2
 8101c34:	f04f 0300 	mov.w	r3, #0
 8101c38:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8101c3c:	2300      	movs	r3, #0
 8101c3e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8101c42:	f107 0310 	add.w	r3, r7, #16
 8101c46:	4618      	mov	r0, r3
 8101c48:	f004 fc86 	bl	8106558 <HAL_RCCEx_PeriphCLKConfig>
 8101c4c:	4603      	mov	r3, r0
 8101c4e:	2b00      	cmp	r3, #0
 8101c50:	d001      	beq.n	8101c56 <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8101c52:	f7ff fbdf 	bl	8101414 <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8101c56:	4b1d      	ldr	r3, [pc, #116]	; (8101ccc <HAL_UART_MspInit+0xcc>)
 8101c58:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8101c5c:	4a1b      	ldr	r2, [pc, #108]	; (8101ccc <HAL_UART_MspInit+0xcc>)
 8101c5e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8101c62:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8101c66:	4b19      	ldr	r3, [pc, #100]	; (8101ccc <HAL_UART_MspInit+0xcc>)
 8101c68:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8101c6c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8101c70:	60fb      	str	r3, [r7, #12]
 8101c72:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8101c74:	4b15      	ldr	r3, [pc, #84]	; (8101ccc <HAL_UART_MspInit+0xcc>)
 8101c76:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101c7a:	4a14      	ldr	r2, [pc, #80]	; (8101ccc <HAL_UART_MspInit+0xcc>)
 8101c7c:	f043 0302 	orr.w	r3, r3, #2
 8101c80:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8101c84:	4b11      	ldr	r3, [pc, #68]	; (8101ccc <HAL_UART_MspInit+0xcc>)
 8101c86:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101c8a:	f003 0302 	and.w	r3, r3, #2
 8101c8e:	60bb      	str	r3, [r7, #8]
 8101c90:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin|VCP_RX_Pin;
 8101c92:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8101c96:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8101c9a:	2302      	movs	r3, #2
 8101c9c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101ca0:	2300      	movs	r3, #0
 8101ca2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101ca6:	2300      	movs	r3, #0
 8101ca8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8101cac:	2307      	movs	r3, #7
 8101cae:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8101cb2:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8101cb6:	4619      	mov	r1, r3
 8101cb8:	4805      	ldr	r0, [pc, #20]	; (8101cd0 <HAL_UART_MspInit+0xd0>)
 8101cba:	f003 fb73 	bl	81053a4 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8101cbe:	bf00      	nop
 8101cc0:	37e8      	adds	r7, #232	; 0xe8
 8101cc2:	46bd      	mov	sp, r7
 8101cc4:	bd80      	pop	{r7, pc}
 8101cc6:	bf00      	nop
 8101cc8:	40004800 	.word	0x40004800
 8101ccc:	58024400 	.word	0x58024400
 8101cd0:	58020400 	.word	0x58020400

08101cd4 <MX_USB_OTG_FS_PCD_Init>:
PCD_HandleTypeDef hpcd_USB_OTG_FS;

/* USB_OTG_FS init function */

void MX_USB_OTG_FS_PCD_Init(void)
{
 8101cd4:	b580      	push	{r7, lr}
 8101cd6:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8101cd8:	4b15      	ldr	r3, [pc, #84]	; (8101d30 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8101cda:	4a16      	ldr	r2, [pc, #88]	; (8101d34 <MX_USB_OTG_FS_PCD_Init+0x60>)
 8101cdc:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 8101cde:	4b14      	ldr	r3, [pc, #80]	; (8101d30 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8101ce0:	2209      	movs	r2, #9
 8101ce2:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8101ce4:	4b12      	ldr	r3, [pc, #72]	; (8101d30 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8101ce6:	2202      	movs	r2, #2
 8101ce8:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8101cea:	4b11      	ldr	r3, [pc, #68]	; (8101d30 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8101cec:	2200      	movs	r2, #0
 8101cee:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8101cf0:	4b0f      	ldr	r3, [pc, #60]	; (8101d30 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8101cf2:	2202      	movs	r2, #2
 8101cf4:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8101cf6:	4b0e      	ldr	r3, [pc, #56]	; (8101d30 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8101cf8:	2200      	movs	r2, #0
 8101cfa:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8101cfc:	4b0c      	ldr	r3, [pc, #48]	; (8101d30 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8101cfe:	2200      	movs	r2, #0
 8101d00:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8101d02:	4b0b      	ldr	r3, [pc, #44]	; (8101d30 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8101d04:	2200      	movs	r2, #0
 8101d06:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.battery_charging_enable = ENABLE;
 8101d08:	4b09      	ldr	r3, [pc, #36]	; (8101d30 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8101d0a:	2201      	movs	r2, #1
 8101d0c:	629a      	str	r2, [r3, #40]	; 0x28
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8101d0e:	4b08      	ldr	r3, [pc, #32]	; (8101d30 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8101d10:	2201      	movs	r2, #1
 8101d12:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8101d14:	4b06      	ldr	r3, [pc, #24]	; (8101d30 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8101d16:	2200      	movs	r2, #0
 8101d18:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8101d1a:	4805      	ldr	r0, [pc, #20]	; (8101d30 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8101d1c:	f003 ffa9 	bl	8105c72 <HAL_PCD_Init>
 8101d20:	4603      	mov	r3, r0
 8101d22:	2b00      	cmp	r3, #0
 8101d24:	d001      	beq.n	8101d2a <MX_USB_OTG_FS_PCD_Init+0x56>
  {
    Error_Handler();
 8101d26:	f7ff fb75 	bl	8101414 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8101d2a:	bf00      	nop
 8101d2c:	bd80      	pop	{r7, pc}
 8101d2e:	bf00      	nop
 8101d30:	10000790 	.word	0x10000790
 8101d34:	40080000 	.word	0x40080000

08101d38 <HAL_PCD_MspInit>:

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8101d38:	b580      	push	{r7, lr}
 8101d3a:	b0ba      	sub	sp, #232	; 0xe8
 8101d3c:	af00      	add	r7, sp, #0
 8101d3e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8101d40:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8101d44:	2200      	movs	r2, #0
 8101d46:	601a      	str	r2, [r3, #0]
 8101d48:	605a      	str	r2, [r3, #4]
 8101d4a:	609a      	str	r2, [r3, #8]
 8101d4c:	60da      	str	r2, [r3, #12]
 8101d4e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8101d50:	f107 0310 	add.w	r3, r7, #16
 8101d54:	22c0      	movs	r2, #192	; 0xc0
 8101d56:	2100      	movs	r1, #0
 8101d58:	4618      	mov	r0, r3
 8101d5a:	f009 fa0d 	bl	810b178 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 8101d5e:	687b      	ldr	r3, [r7, #4]
 8101d60:	681b      	ldr	r3, [r3, #0]
 8101d62:	4a30      	ldr	r2, [pc, #192]	; (8101e24 <HAL_PCD_MspInit+0xec>)
 8101d64:	4293      	cmp	r3, r2
 8101d66:	d159      	bne.n	8101e1c <HAL_PCD_MspInit+0xe4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8101d68:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8101d6c:	f04f 0300 	mov.w	r3, #0
 8101d70:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 8101d74:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8101d78:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8101d7c:	f107 0310 	add.w	r3, r7, #16
 8101d80:	4618      	mov	r0, r3
 8101d82:	f004 fbe9 	bl	8106558 <HAL_RCCEx_PeriphCLKConfig>
 8101d86:	4603      	mov	r3, r0
 8101d88:	2b00      	cmp	r3, #0
 8101d8a:	d001      	beq.n	8101d90 <HAL_PCD_MspInit+0x58>
    {
      Error_Handler();
 8101d8c:	f7ff fb42 	bl	8101414 <Error_Handler>
    }

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 8101d90:	f004 f940 	bl	8106014 <HAL_PWREx_EnableUSBVoltageDetector>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8101d94:	4b24      	ldr	r3, [pc, #144]	; (8101e28 <HAL_PCD_MspInit+0xf0>)
 8101d96:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101d9a:	4a23      	ldr	r2, [pc, #140]	; (8101e28 <HAL_PCD_MspInit+0xf0>)
 8101d9c:	f043 0301 	orr.w	r3, r3, #1
 8101da0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8101da4:	4b20      	ldr	r3, [pc, #128]	; (8101e28 <HAL_PCD_MspInit+0xf0>)
 8101da6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101daa:	f003 0301 	and.w	r3, r3, #1
 8101dae:	60fb      	str	r3, [r7, #12]
 8101db0:	68fb      	ldr	r3, [r7, #12]
    /**USB_OTG_FS GPIO Configuration
    PA9     ------> USB_OTG_FS_VBUS
    PA12     ------> USB_OTG_FS_DP
    PA11     ------> USB_OTG_FS_DM
    */
    GPIO_InitStruct.Pin = VBUS_FS2_Pin;
 8101db2:	f44f 7300 	mov.w	r3, #512	; 0x200
 8101db6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8101dba:	2300      	movs	r3, #0
 8101dbc:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101dc0:	2300      	movs	r3, #0
 8101dc2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(VBUS_FS2_GPIO_Port, &GPIO_InitStruct);
 8101dc6:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8101dca:	4619      	mov	r1, r3
 8101dcc:	4817      	ldr	r0, [pc, #92]	; (8101e2c <HAL_PCD_MspInit+0xf4>)
 8101dce:	f003 fae9 	bl	81053a4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_OTG_FS2_P_Pin|USB_OTG_FS2_N_Pin;
 8101dd2:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8101dd6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8101dda:	2302      	movs	r3, #2
 8101ddc:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101de0:	2300      	movs	r3, #0
 8101de2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101de6:	2300      	movs	r3, #0
 8101de8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 8101dec:	230a      	movs	r3, #10
 8101dee:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8101df2:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8101df6:	4619      	mov	r1, r3
 8101df8:	480c      	ldr	r0, [pc, #48]	; (8101e2c <HAL_PCD_MspInit+0xf4>)
 8101dfa:	f003 fad3 	bl	81053a4 <HAL_GPIO_Init>

    /* USB_OTG_FS clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8101dfe:	4b0a      	ldr	r3, [pc, #40]	; (8101e28 <HAL_PCD_MspInit+0xf0>)
 8101e00:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8101e04:	4a08      	ldr	r2, [pc, #32]	; (8101e28 <HAL_PCD_MspInit+0xf0>)
 8101e06:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8101e0a:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8101e0e:	4b06      	ldr	r3, [pc, #24]	; (8101e28 <HAL_PCD_MspInit+0xf0>)
 8101e10:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8101e14:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8101e18:	60bb      	str	r3, [r7, #8]
 8101e1a:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8101e1c:	bf00      	nop
 8101e1e:	37e8      	adds	r7, #232	; 0xe8
 8101e20:	46bd      	mov	sp, r7
 8101e22:	bd80      	pop	{r7, pc}
 8101e24:	40080000 	.word	0x40080000
 8101e28:	58024400 	.word	0x58024400
 8101e2c:	58020000 	.word	0x58020000

08101e30 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8101e30:	f8df d034 	ldr.w	sp, [pc, #52]	; 8101e68 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8101e34:	f7fe fbce 	bl	81005d4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8101e38:	480c      	ldr	r0, [pc, #48]	; (8101e6c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8101e3a:	490d      	ldr	r1, [pc, #52]	; (8101e70 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8101e3c:	4a0d      	ldr	r2, [pc, #52]	; (8101e74 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8101e3e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8101e40:	e002      	b.n	8101e48 <LoopCopyDataInit>

08101e42 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8101e42:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8101e44:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8101e46:	3304      	adds	r3, #4

08101e48 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8101e48:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8101e4a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8101e4c:	d3f9      	bcc.n	8101e42 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8101e4e:	4a0a      	ldr	r2, [pc, #40]	; (8101e78 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8101e50:	4c0a      	ldr	r4, [pc, #40]	; (8101e7c <LoopFillZerobss+0x22>)
  movs r3, #0
 8101e52:	2300      	movs	r3, #0
  b LoopFillZerobss
 8101e54:	e001      	b.n	8101e5a <LoopFillZerobss>

08101e56 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8101e56:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8101e58:	3204      	adds	r2, #4

08101e5a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8101e5a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8101e5c:	d3fb      	bcc.n	8101e56 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8101e5e:	f009 f993 	bl	810b188 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8101e62:	f7ff fa67 	bl	8101334 <main>
  bx  lr
 8101e66:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8101e68:	10048000 	.word	0x10048000
  ldr r0, =_sdata
 8101e6c:	10000000 	.word	0x10000000
  ldr r1, =_edata
 8101e70:	10000010 	.word	0x10000010
  ldr r2, =_sidata
 8101e74:	0810b2a0 	.word	0x0810b2a0
  ldr r2, =_sbss
 8101e78:	100000d0 	.word	0x100000d0
  ldr r4, =_ebss
 8101e7c:	10000ca0 	.word	0x10000ca0

08101e80 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8101e80:	e7fe      	b.n	8101e80 <ADC3_IRQHandler>
	...

08101e84 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8101e84:	b580      	push	{r7, lr}
 8101e86:	b082      	sub	sp, #8
 8101e88:	af00      	add	r7, sp, #0

uint32_t common_system_clock;

#if defined(DUAL_CORE) && defined(CORE_CM4)
   /* Configure Cortex-M4 Instruction cache through ART accelerator */
   __HAL_RCC_ART_CLK_ENABLE();                   /* Enable the Cortex-M4 ART Clock */
 8101e8a:	4b28      	ldr	r3, [pc, #160]	; (8101f2c <HAL_Init+0xa8>)
 8101e8c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8101e90:	4a26      	ldr	r2, [pc, #152]	; (8101f2c <HAL_Init+0xa8>)
 8101e92:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8101e96:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8101e9a:	4b24      	ldr	r3, [pc, #144]	; (8101f2c <HAL_Init+0xa8>)
 8101e9c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8101ea0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8101ea4:	603b      	str	r3, [r7, #0]
 8101ea6:	683b      	ldr	r3, [r7, #0]
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
 8101ea8:	4b21      	ldr	r3, [pc, #132]	; (8101f30 <HAL_Init+0xac>)
 8101eaa:	681b      	ldr	r3, [r3, #0]
 8101eac:	f423 237f 	bic.w	r3, r3, #1044480	; 0xff000
 8101eb0:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8101eb4:	4a1e      	ldr	r2, [pc, #120]	; (8101f30 <HAL_Init+0xac>)
 8101eb6:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 8101eba:	6013      	str	r3, [r2, #0]
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
 8101ebc:	4b1c      	ldr	r3, [pc, #112]	; (8101f30 <HAL_Init+0xac>)
 8101ebe:	681b      	ldr	r3, [r3, #0]
 8101ec0:	4a1b      	ldr	r2, [pc, #108]	; (8101f30 <HAL_Init+0xac>)
 8101ec2:	f043 0301 	orr.w	r3, r3, #1
 8101ec6:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8101ec8:	2003      	movs	r0, #3
 8101eca:	f000 f9a3 	bl	8102214 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8101ece:	f004 f96b 	bl	81061a8 <HAL_RCC_GetSysClockFreq>
 8101ed2:	4602      	mov	r2, r0
 8101ed4:	4b15      	ldr	r3, [pc, #84]	; (8101f2c <HAL_Init+0xa8>)
 8101ed6:	699b      	ldr	r3, [r3, #24]
 8101ed8:	0a1b      	lsrs	r3, r3, #8
 8101eda:	f003 030f 	and.w	r3, r3, #15
 8101ede:	4915      	ldr	r1, [pc, #84]	; (8101f34 <HAL_Init+0xb0>)
 8101ee0:	5ccb      	ldrb	r3, [r1, r3]
 8101ee2:	f003 031f 	and.w	r3, r3, #31
 8101ee6:	fa22 f303 	lsr.w	r3, r2, r3
 8101eea:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8101eec:	4b0f      	ldr	r3, [pc, #60]	; (8101f2c <HAL_Init+0xa8>)
 8101eee:	699b      	ldr	r3, [r3, #24]
 8101ef0:	f003 030f 	and.w	r3, r3, #15
 8101ef4:	4a0f      	ldr	r2, [pc, #60]	; (8101f34 <HAL_Init+0xb0>)
 8101ef6:	5cd3      	ldrb	r3, [r2, r3]
 8101ef8:	f003 031f 	and.w	r3, r3, #31
 8101efc:	687a      	ldr	r2, [r7, #4]
 8101efe:	fa22 f303 	lsr.w	r3, r2, r3
 8101f02:	4a0d      	ldr	r2, [pc, #52]	; (8101f38 <HAL_Init+0xb4>)
 8101f04:	6013      	str	r3, [r2, #0]
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
 8101f06:	4b0c      	ldr	r3, [pc, #48]	; (8101f38 <HAL_Init+0xb4>)
 8101f08:	681b      	ldr	r3, [r3, #0]
 8101f0a:	4a0c      	ldr	r2, [pc, #48]	; (8101f3c <HAL_Init+0xb8>)
 8101f0c:	6013      	str	r3, [r2, #0]
#else
  SystemCoreClock = common_system_clock;
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8101f0e:	2000      	movs	r0, #0
 8101f10:	f000 f816 	bl	8101f40 <HAL_InitTick>
 8101f14:	4603      	mov	r3, r0
 8101f16:	2b00      	cmp	r3, #0
 8101f18:	d001      	beq.n	8101f1e <HAL_Init+0x9a>
  {
    return HAL_ERROR;
 8101f1a:	2301      	movs	r3, #1
 8101f1c:	e002      	b.n	8101f24 <HAL_Init+0xa0>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8101f1e:	f7ff fdd5 	bl	8101acc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8101f22:	2300      	movs	r3, #0
}
 8101f24:	4618      	mov	r0, r3
 8101f26:	3708      	adds	r7, #8
 8101f28:	46bd      	mov	sp, r7
 8101f2a:	bd80      	pop	{r7, pc}
 8101f2c:	58024400 	.word	0x58024400
 8101f30:	40024400 	.word	0x40024400
 8101f34:	0810b250 	.word	0x0810b250
 8101f38:	10000004 	.word	0x10000004
 8101f3c:	10000000 	.word	0x10000000

08101f40 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8101f40:	b580      	push	{r7, lr}
 8101f42:	b082      	sub	sp, #8
 8101f44:	af00      	add	r7, sp, #0
 8101f46:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8101f48:	4b15      	ldr	r3, [pc, #84]	; (8101fa0 <HAL_InitTick+0x60>)
 8101f4a:	781b      	ldrb	r3, [r3, #0]
 8101f4c:	2b00      	cmp	r3, #0
 8101f4e:	d101      	bne.n	8101f54 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8101f50:	2301      	movs	r3, #1
 8101f52:	e021      	b.n	8101f98 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8101f54:	4b13      	ldr	r3, [pc, #76]	; (8101fa4 <HAL_InitTick+0x64>)
 8101f56:	681a      	ldr	r2, [r3, #0]
 8101f58:	4b11      	ldr	r3, [pc, #68]	; (8101fa0 <HAL_InitTick+0x60>)
 8101f5a:	781b      	ldrb	r3, [r3, #0]
 8101f5c:	4619      	mov	r1, r3
 8101f5e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8101f62:	fbb3 f3f1 	udiv	r3, r3, r1
 8101f66:	fbb2 f3f3 	udiv	r3, r2, r3
 8101f6a:	4618      	mov	r0, r3
 8101f6c:	f000 f985 	bl	810227a <HAL_SYSTICK_Config>
 8101f70:	4603      	mov	r3, r0
 8101f72:	2b00      	cmp	r3, #0
 8101f74:	d001      	beq.n	8101f7a <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8101f76:	2301      	movs	r3, #1
 8101f78:	e00e      	b.n	8101f98 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8101f7a:	687b      	ldr	r3, [r7, #4]
 8101f7c:	2b0f      	cmp	r3, #15
 8101f7e:	d80a      	bhi.n	8101f96 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8101f80:	2200      	movs	r2, #0
 8101f82:	6879      	ldr	r1, [r7, #4]
 8101f84:	f04f 30ff 	mov.w	r0, #4294967295
 8101f88:	f000 f94f 	bl	810222a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8101f8c:	4a06      	ldr	r2, [pc, #24]	; (8101fa8 <HAL_InitTick+0x68>)
 8101f8e:	687b      	ldr	r3, [r7, #4]
 8101f90:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8101f92:	2300      	movs	r3, #0
 8101f94:	e000      	b.n	8101f98 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8101f96:	2301      	movs	r3, #1
}
 8101f98:	4618      	mov	r0, r3
 8101f9a:	3708      	adds	r7, #8
 8101f9c:	46bd      	mov	sp, r7
 8101f9e:	bd80      	pop	{r7, pc}
 8101fa0:	1000000c 	.word	0x1000000c
 8101fa4:	10000000 	.word	0x10000000
 8101fa8:	10000008 	.word	0x10000008

08101fac <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8101fac:	b480      	push	{r7}
 8101fae:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8101fb0:	4b06      	ldr	r3, [pc, #24]	; (8101fcc <HAL_IncTick+0x20>)
 8101fb2:	781b      	ldrb	r3, [r3, #0]
 8101fb4:	461a      	mov	r2, r3
 8101fb6:	4b06      	ldr	r3, [pc, #24]	; (8101fd0 <HAL_IncTick+0x24>)
 8101fb8:	681b      	ldr	r3, [r3, #0]
 8101fba:	4413      	add	r3, r2
 8101fbc:	4a04      	ldr	r2, [pc, #16]	; (8101fd0 <HAL_IncTick+0x24>)
 8101fbe:	6013      	str	r3, [r2, #0]
}
 8101fc0:	bf00      	nop
 8101fc2:	46bd      	mov	sp, r7
 8101fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101fc8:	4770      	bx	lr
 8101fca:	bf00      	nop
 8101fcc:	1000000c 	.word	0x1000000c
 8101fd0:	10000c9c 	.word	0x10000c9c

08101fd4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8101fd4:	b480      	push	{r7}
 8101fd6:	af00      	add	r7, sp, #0
  return uwTick;
 8101fd8:	4b03      	ldr	r3, [pc, #12]	; (8101fe8 <HAL_GetTick+0x14>)
 8101fda:	681b      	ldr	r3, [r3, #0]
}
 8101fdc:	4618      	mov	r0, r3
 8101fde:	46bd      	mov	sp, r7
 8101fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101fe4:	4770      	bx	lr
 8101fe6:	bf00      	nop
 8101fe8:	10000c9c 	.word	0x10000c9c

08101fec <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8101fec:	b580      	push	{r7, lr}
 8101fee:	b084      	sub	sp, #16
 8101ff0:	af00      	add	r7, sp, #0
 8101ff2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8101ff4:	f7ff ffee 	bl	8101fd4 <HAL_GetTick>
 8101ff8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8101ffa:	687b      	ldr	r3, [r7, #4]
 8101ffc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8101ffe:	68fb      	ldr	r3, [r7, #12]
 8102000:	f1b3 3fff 	cmp.w	r3, #4294967295
 8102004:	d005      	beq.n	8102012 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8102006:	4b0a      	ldr	r3, [pc, #40]	; (8102030 <HAL_Delay+0x44>)
 8102008:	781b      	ldrb	r3, [r3, #0]
 810200a:	461a      	mov	r2, r3
 810200c:	68fb      	ldr	r3, [r7, #12]
 810200e:	4413      	add	r3, r2
 8102010:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8102012:	bf00      	nop
 8102014:	f7ff ffde 	bl	8101fd4 <HAL_GetTick>
 8102018:	4602      	mov	r2, r0
 810201a:	68bb      	ldr	r3, [r7, #8]
 810201c:	1ad3      	subs	r3, r2, r3
 810201e:	68fa      	ldr	r2, [r7, #12]
 8102020:	429a      	cmp	r2, r3
 8102022:	d8f7      	bhi.n	8102014 <HAL_Delay+0x28>
  {
  }
}
 8102024:	bf00      	nop
 8102026:	bf00      	nop
 8102028:	3710      	adds	r7, #16
 810202a:	46bd      	mov	sp, r7
 810202c:	bd80      	pop	{r7, pc}
 810202e:	bf00      	nop
 8102030:	1000000c 	.word	0x1000000c

08102034 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8102034:	b480      	push	{r7}
 8102036:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8102038:	4b03      	ldr	r3, [pc, #12]	; (8102048 <HAL_GetREVID+0x14>)
 810203a:	681b      	ldr	r3, [r3, #0]
 810203c:	0c1b      	lsrs	r3, r3, #16
}
 810203e:	4618      	mov	r0, r3
 8102040:	46bd      	mov	sp, r7
 8102042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102046:	4770      	bx	lr
 8102048:	5c001000 	.word	0x5c001000

0810204c <HAL_SYSCFG_ETHInterfaceSelect>:
  *   @arg SYSCFG_ETH_MII : Select the Media Independent Interface
  *   @arg SYSCFG_ETH_RMII: Select the Reduced Media Independent Interface
  * @retval None
  */
void HAL_SYSCFG_ETHInterfaceSelect(uint32_t SYSCFG_ETHInterface)
{
 810204c:	b480      	push	{r7}
 810204e:	b083      	sub	sp, #12
 8102050:	af00      	add	r7, sp, #0
 8102052:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ETHERNET_CONFIG(SYSCFG_ETHInterface));

  MODIFY_REG(SYSCFG->PMCR, SYSCFG_PMCR_EPIS_SEL, (uint32_t)(SYSCFG_ETHInterface));
 8102054:	4b06      	ldr	r3, [pc, #24]	; (8102070 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 8102056:	685b      	ldr	r3, [r3, #4]
 8102058:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 810205c:	4904      	ldr	r1, [pc, #16]	; (8102070 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 810205e:	687b      	ldr	r3, [r7, #4]
 8102060:	4313      	orrs	r3, r2
 8102062:	604b      	str	r3, [r1, #4]
}
 8102064:	bf00      	nop
 8102066:	370c      	adds	r7, #12
 8102068:	46bd      	mov	sp, r7
 810206a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810206e:	4770      	bx	lr
 8102070:	58000400 	.word	0x58000400

08102074 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8102074:	b480      	push	{r7}
 8102076:	b085      	sub	sp, #20
 8102078:	af00      	add	r7, sp, #0
 810207a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 810207c:	687b      	ldr	r3, [r7, #4]
 810207e:	f003 0307 	and.w	r3, r3, #7
 8102082:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8102084:	4b0c      	ldr	r3, [pc, #48]	; (81020b8 <__NVIC_SetPriorityGrouping+0x44>)
 8102086:	68db      	ldr	r3, [r3, #12]
 8102088:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 810208a:	68ba      	ldr	r2, [r7, #8]
 810208c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8102090:	4013      	ands	r3, r2
 8102092:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8102094:	68fb      	ldr	r3, [r7, #12]
 8102096:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8102098:	68bb      	ldr	r3, [r7, #8]
 810209a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 810209c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 81020a0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 81020a4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 81020a6:	4a04      	ldr	r2, [pc, #16]	; (81020b8 <__NVIC_SetPriorityGrouping+0x44>)
 81020a8:	68bb      	ldr	r3, [r7, #8]
 81020aa:	60d3      	str	r3, [r2, #12]
}
 81020ac:	bf00      	nop
 81020ae:	3714      	adds	r7, #20
 81020b0:	46bd      	mov	sp, r7
 81020b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 81020b6:	4770      	bx	lr
 81020b8:	e000ed00 	.word	0xe000ed00

081020bc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 81020bc:	b480      	push	{r7}
 81020be:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 81020c0:	4b04      	ldr	r3, [pc, #16]	; (81020d4 <__NVIC_GetPriorityGrouping+0x18>)
 81020c2:	68db      	ldr	r3, [r3, #12]
 81020c4:	0a1b      	lsrs	r3, r3, #8
 81020c6:	f003 0307 	and.w	r3, r3, #7
}
 81020ca:	4618      	mov	r0, r3
 81020cc:	46bd      	mov	sp, r7
 81020ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 81020d2:	4770      	bx	lr
 81020d4:	e000ed00 	.word	0xe000ed00

081020d8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 81020d8:	b480      	push	{r7}
 81020da:	b083      	sub	sp, #12
 81020dc:	af00      	add	r7, sp, #0
 81020de:	4603      	mov	r3, r0
 81020e0:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 81020e2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 81020e6:	2b00      	cmp	r3, #0
 81020e8:	db0b      	blt.n	8102102 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 81020ea:	88fb      	ldrh	r3, [r7, #6]
 81020ec:	f003 021f 	and.w	r2, r3, #31
 81020f0:	4907      	ldr	r1, [pc, #28]	; (8102110 <__NVIC_EnableIRQ+0x38>)
 81020f2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 81020f6:	095b      	lsrs	r3, r3, #5
 81020f8:	2001      	movs	r0, #1
 81020fa:	fa00 f202 	lsl.w	r2, r0, r2
 81020fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8102102:	bf00      	nop
 8102104:	370c      	adds	r7, #12
 8102106:	46bd      	mov	sp, r7
 8102108:	f85d 7b04 	ldr.w	r7, [sp], #4
 810210c:	4770      	bx	lr
 810210e:	bf00      	nop
 8102110:	e000e100 	.word	0xe000e100

08102114 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8102114:	b480      	push	{r7}
 8102116:	b083      	sub	sp, #12
 8102118:	af00      	add	r7, sp, #0
 810211a:	4603      	mov	r3, r0
 810211c:	6039      	str	r1, [r7, #0]
 810211e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8102120:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8102124:	2b00      	cmp	r3, #0
 8102126:	db0a      	blt.n	810213e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8102128:	683b      	ldr	r3, [r7, #0]
 810212a:	b2da      	uxtb	r2, r3
 810212c:	490c      	ldr	r1, [pc, #48]	; (8102160 <__NVIC_SetPriority+0x4c>)
 810212e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8102132:	0112      	lsls	r2, r2, #4
 8102134:	b2d2      	uxtb	r2, r2
 8102136:	440b      	add	r3, r1
 8102138:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 810213c:	e00a      	b.n	8102154 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 810213e:	683b      	ldr	r3, [r7, #0]
 8102140:	b2da      	uxtb	r2, r3
 8102142:	4908      	ldr	r1, [pc, #32]	; (8102164 <__NVIC_SetPriority+0x50>)
 8102144:	88fb      	ldrh	r3, [r7, #6]
 8102146:	f003 030f 	and.w	r3, r3, #15
 810214a:	3b04      	subs	r3, #4
 810214c:	0112      	lsls	r2, r2, #4
 810214e:	b2d2      	uxtb	r2, r2
 8102150:	440b      	add	r3, r1
 8102152:	761a      	strb	r2, [r3, #24]
}
 8102154:	bf00      	nop
 8102156:	370c      	adds	r7, #12
 8102158:	46bd      	mov	sp, r7
 810215a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810215e:	4770      	bx	lr
 8102160:	e000e100 	.word	0xe000e100
 8102164:	e000ed00 	.word	0xe000ed00

08102168 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8102168:	b480      	push	{r7}
 810216a:	b089      	sub	sp, #36	; 0x24
 810216c:	af00      	add	r7, sp, #0
 810216e:	60f8      	str	r0, [r7, #12]
 8102170:	60b9      	str	r1, [r7, #8]
 8102172:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8102174:	68fb      	ldr	r3, [r7, #12]
 8102176:	f003 0307 	and.w	r3, r3, #7
 810217a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 810217c:	69fb      	ldr	r3, [r7, #28]
 810217e:	f1c3 0307 	rsb	r3, r3, #7
 8102182:	2b04      	cmp	r3, #4
 8102184:	bf28      	it	cs
 8102186:	2304      	movcs	r3, #4
 8102188:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 810218a:	69fb      	ldr	r3, [r7, #28]
 810218c:	3304      	adds	r3, #4
 810218e:	2b06      	cmp	r3, #6
 8102190:	d902      	bls.n	8102198 <NVIC_EncodePriority+0x30>
 8102192:	69fb      	ldr	r3, [r7, #28]
 8102194:	3b03      	subs	r3, #3
 8102196:	e000      	b.n	810219a <NVIC_EncodePriority+0x32>
 8102198:	2300      	movs	r3, #0
 810219a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 810219c:	f04f 32ff 	mov.w	r2, #4294967295
 81021a0:	69bb      	ldr	r3, [r7, #24]
 81021a2:	fa02 f303 	lsl.w	r3, r2, r3
 81021a6:	43da      	mvns	r2, r3
 81021a8:	68bb      	ldr	r3, [r7, #8]
 81021aa:	401a      	ands	r2, r3
 81021ac:	697b      	ldr	r3, [r7, #20]
 81021ae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 81021b0:	f04f 31ff 	mov.w	r1, #4294967295
 81021b4:	697b      	ldr	r3, [r7, #20]
 81021b6:	fa01 f303 	lsl.w	r3, r1, r3
 81021ba:	43d9      	mvns	r1, r3
 81021bc:	687b      	ldr	r3, [r7, #4]
 81021be:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 81021c0:	4313      	orrs	r3, r2
         );
}
 81021c2:	4618      	mov	r0, r3
 81021c4:	3724      	adds	r7, #36	; 0x24
 81021c6:	46bd      	mov	sp, r7
 81021c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 81021cc:	4770      	bx	lr
	...

081021d0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 81021d0:	b580      	push	{r7, lr}
 81021d2:	b082      	sub	sp, #8
 81021d4:	af00      	add	r7, sp, #0
 81021d6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 81021d8:	687b      	ldr	r3, [r7, #4]
 81021da:	3b01      	subs	r3, #1
 81021dc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 81021e0:	d301      	bcc.n	81021e6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 81021e2:	2301      	movs	r3, #1
 81021e4:	e00f      	b.n	8102206 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 81021e6:	4a0a      	ldr	r2, [pc, #40]	; (8102210 <SysTick_Config+0x40>)
 81021e8:	687b      	ldr	r3, [r7, #4]
 81021ea:	3b01      	subs	r3, #1
 81021ec:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 81021ee:	210f      	movs	r1, #15
 81021f0:	f04f 30ff 	mov.w	r0, #4294967295
 81021f4:	f7ff ff8e 	bl	8102114 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 81021f8:	4b05      	ldr	r3, [pc, #20]	; (8102210 <SysTick_Config+0x40>)
 81021fa:	2200      	movs	r2, #0
 81021fc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 81021fe:	4b04      	ldr	r3, [pc, #16]	; (8102210 <SysTick_Config+0x40>)
 8102200:	2207      	movs	r2, #7
 8102202:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8102204:	2300      	movs	r3, #0
}
 8102206:	4618      	mov	r0, r3
 8102208:	3708      	adds	r7, #8
 810220a:	46bd      	mov	sp, r7
 810220c:	bd80      	pop	{r7, pc}
 810220e:	bf00      	nop
 8102210:	e000e010 	.word	0xe000e010

08102214 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8102214:	b580      	push	{r7, lr}
 8102216:	b082      	sub	sp, #8
 8102218:	af00      	add	r7, sp, #0
 810221a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 810221c:	6878      	ldr	r0, [r7, #4]
 810221e:	f7ff ff29 	bl	8102074 <__NVIC_SetPriorityGrouping>
}
 8102222:	bf00      	nop
 8102224:	3708      	adds	r7, #8
 8102226:	46bd      	mov	sp, r7
 8102228:	bd80      	pop	{r7, pc}

0810222a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 810222a:	b580      	push	{r7, lr}
 810222c:	b086      	sub	sp, #24
 810222e:	af00      	add	r7, sp, #0
 8102230:	4603      	mov	r3, r0
 8102232:	60b9      	str	r1, [r7, #8]
 8102234:	607a      	str	r2, [r7, #4]
 8102236:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8102238:	f7ff ff40 	bl	81020bc <__NVIC_GetPriorityGrouping>
 810223c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 810223e:	687a      	ldr	r2, [r7, #4]
 8102240:	68b9      	ldr	r1, [r7, #8]
 8102242:	6978      	ldr	r0, [r7, #20]
 8102244:	f7ff ff90 	bl	8102168 <NVIC_EncodePriority>
 8102248:	4602      	mov	r2, r0
 810224a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 810224e:	4611      	mov	r1, r2
 8102250:	4618      	mov	r0, r3
 8102252:	f7ff ff5f 	bl	8102114 <__NVIC_SetPriority>
}
 8102256:	bf00      	nop
 8102258:	3718      	adds	r7, #24
 810225a:	46bd      	mov	sp, r7
 810225c:	bd80      	pop	{r7, pc}

0810225e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 810225e:	b580      	push	{r7, lr}
 8102260:	b082      	sub	sp, #8
 8102262:	af00      	add	r7, sp, #0
 8102264:	4603      	mov	r3, r0
 8102266:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8102268:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 810226c:	4618      	mov	r0, r3
 810226e:	f7ff ff33 	bl	81020d8 <__NVIC_EnableIRQ>
}
 8102272:	bf00      	nop
 8102274:	3708      	adds	r7, #8
 8102276:	46bd      	mov	sp, r7
 8102278:	bd80      	pop	{r7, pc}

0810227a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 810227a:	b580      	push	{r7, lr}
 810227c:	b082      	sub	sp, #8
 810227e:	af00      	add	r7, sp, #0
 8102280:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8102282:	6878      	ldr	r0, [r7, #4]
 8102284:	f7ff ffa4 	bl	81021d0 <SysTick_Config>
 8102288:	4603      	mov	r3, r0
}
 810228a:	4618      	mov	r0, r3
 810228c:	3708      	adds	r7, #8
 810228e:	46bd      	mov	sp, r7
 8102290:	bd80      	pop	{r7, pc}
	...

08102294 <HAL_GetCurrentCPUID>:
/**
  * @brief  Returns the current CPU ID.
  * @retval CPU identifier
  */
uint32_t HAL_GetCurrentCPUID(void)
{
 8102294:	b480      	push	{r7}
 8102296:	af00      	add	r7, sp, #0
  if (((SCB->CPUID & 0x000000F0U) >> 4 )== 0x7U)
 8102298:	4b07      	ldr	r3, [pc, #28]	; (81022b8 <HAL_GetCurrentCPUID+0x24>)
 810229a:	681b      	ldr	r3, [r3, #0]
 810229c:	091b      	lsrs	r3, r3, #4
 810229e:	f003 030f 	and.w	r3, r3, #15
 81022a2:	2b07      	cmp	r3, #7
 81022a4:	d101      	bne.n	81022aa <HAL_GetCurrentCPUID+0x16>
  {
    return  CM7_CPUID;
 81022a6:	2303      	movs	r3, #3
 81022a8:	e000      	b.n	81022ac <HAL_GetCurrentCPUID+0x18>
  }
  else
  {
    return CM4_CPUID;
 81022aa:	2301      	movs	r3, #1
  }
}
 81022ac:	4618      	mov	r0, r3
 81022ae:	46bd      	mov	sp, r7
 81022b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 81022b4:	4770      	bx	lr
 81022b6:	bf00      	nop
 81022b8:	e000ed00 	.word	0xe000ed00

081022bc <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 81022bc:	b580      	push	{r7, lr}
 81022be:	b086      	sub	sp, #24
 81022c0:	af00      	add	r7, sp, #0
 81022c2:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 81022c4:	f7ff fe86 	bl	8101fd4 <HAL_GetTick>
 81022c8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 81022ca:	687b      	ldr	r3, [r7, #4]
 81022cc:	2b00      	cmp	r3, #0
 81022ce:	d101      	bne.n	81022d4 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 81022d0:	2301      	movs	r3, #1
 81022d2:	e314      	b.n	81028fe <HAL_DMA_Init+0x642>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 81022d4:	687b      	ldr	r3, [r7, #4]
 81022d6:	681b      	ldr	r3, [r3, #0]
 81022d8:	4a66      	ldr	r2, [pc, #408]	; (8102474 <HAL_DMA_Init+0x1b8>)
 81022da:	4293      	cmp	r3, r2
 81022dc:	d04a      	beq.n	8102374 <HAL_DMA_Init+0xb8>
 81022de:	687b      	ldr	r3, [r7, #4]
 81022e0:	681b      	ldr	r3, [r3, #0]
 81022e2:	4a65      	ldr	r2, [pc, #404]	; (8102478 <HAL_DMA_Init+0x1bc>)
 81022e4:	4293      	cmp	r3, r2
 81022e6:	d045      	beq.n	8102374 <HAL_DMA_Init+0xb8>
 81022e8:	687b      	ldr	r3, [r7, #4]
 81022ea:	681b      	ldr	r3, [r3, #0]
 81022ec:	4a63      	ldr	r2, [pc, #396]	; (810247c <HAL_DMA_Init+0x1c0>)
 81022ee:	4293      	cmp	r3, r2
 81022f0:	d040      	beq.n	8102374 <HAL_DMA_Init+0xb8>
 81022f2:	687b      	ldr	r3, [r7, #4]
 81022f4:	681b      	ldr	r3, [r3, #0]
 81022f6:	4a62      	ldr	r2, [pc, #392]	; (8102480 <HAL_DMA_Init+0x1c4>)
 81022f8:	4293      	cmp	r3, r2
 81022fa:	d03b      	beq.n	8102374 <HAL_DMA_Init+0xb8>
 81022fc:	687b      	ldr	r3, [r7, #4]
 81022fe:	681b      	ldr	r3, [r3, #0]
 8102300:	4a60      	ldr	r2, [pc, #384]	; (8102484 <HAL_DMA_Init+0x1c8>)
 8102302:	4293      	cmp	r3, r2
 8102304:	d036      	beq.n	8102374 <HAL_DMA_Init+0xb8>
 8102306:	687b      	ldr	r3, [r7, #4]
 8102308:	681b      	ldr	r3, [r3, #0]
 810230a:	4a5f      	ldr	r2, [pc, #380]	; (8102488 <HAL_DMA_Init+0x1cc>)
 810230c:	4293      	cmp	r3, r2
 810230e:	d031      	beq.n	8102374 <HAL_DMA_Init+0xb8>
 8102310:	687b      	ldr	r3, [r7, #4]
 8102312:	681b      	ldr	r3, [r3, #0]
 8102314:	4a5d      	ldr	r2, [pc, #372]	; (810248c <HAL_DMA_Init+0x1d0>)
 8102316:	4293      	cmp	r3, r2
 8102318:	d02c      	beq.n	8102374 <HAL_DMA_Init+0xb8>
 810231a:	687b      	ldr	r3, [r7, #4]
 810231c:	681b      	ldr	r3, [r3, #0]
 810231e:	4a5c      	ldr	r2, [pc, #368]	; (8102490 <HAL_DMA_Init+0x1d4>)
 8102320:	4293      	cmp	r3, r2
 8102322:	d027      	beq.n	8102374 <HAL_DMA_Init+0xb8>
 8102324:	687b      	ldr	r3, [r7, #4]
 8102326:	681b      	ldr	r3, [r3, #0]
 8102328:	4a5a      	ldr	r2, [pc, #360]	; (8102494 <HAL_DMA_Init+0x1d8>)
 810232a:	4293      	cmp	r3, r2
 810232c:	d022      	beq.n	8102374 <HAL_DMA_Init+0xb8>
 810232e:	687b      	ldr	r3, [r7, #4]
 8102330:	681b      	ldr	r3, [r3, #0]
 8102332:	4a59      	ldr	r2, [pc, #356]	; (8102498 <HAL_DMA_Init+0x1dc>)
 8102334:	4293      	cmp	r3, r2
 8102336:	d01d      	beq.n	8102374 <HAL_DMA_Init+0xb8>
 8102338:	687b      	ldr	r3, [r7, #4]
 810233a:	681b      	ldr	r3, [r3, #0]
 810233c:	4a57      	ldr	r2, [pc, #348]	; (810249c <HAL_DMA_Init+0x1e0>)
 810233e:	4293      	cmp	r3, r2
 8102340:	d018      	beq.n	8102374 <HAL_DMA_Init+0xb8>
 8102342:	687b      	ldr	r3, [r7, #4]
 8102344:	681b      	ldr	r3, [r3, #0]
 8102346:	4a56      	ldr	r2, [pc, #344]	; (81024a0 <HAL_DMA_Init+0x1e4>)
 8102348:	4293      	cmp	r3, r2
 810234a:	d013      	beq.n	8102374 <HAL_DMA_Init+0xb8>
 810234c:	687b      	ldr	r3, [r7, #4]
 810234e:	681b      	ldr	r3, [r3, #0]
 8102350:	4a54      	ldr	r2, [pc, #336]	; (81024a4 <HAL_DMA_Init+0x1e8>)
 8102352:	4293      	cmp	r3, r2
 8102354:	d00e      	beq.n	8102374 <HAL_DMA_Init+0xb8>
 8102356:	687b      	ldr	r3, [r7, #4]
 8102358:	681b      	ldr	r3, [r3, #0]
 810235a:	4a53      	ldr	r2, [pc, #332]	; (81024a8 <HAL_DMA_Init+0x1ec>)
 810235c:	4293      	cmp	r3, r2
 810235e:	d009      	beq.n	8102374 <HAL_DMA_Init+0xb8>
 8102360:	687b      	ldr	r3, [r7, #4]
 8102362:	681b      	ldr	r3, [r3, #0]
 8102364:	4a51      	ldr	r2, [pc, #324]	; (81024ac <HAL_DMA_Init+0x1f0>)
 8102366:	4293      	cmp	r3, r2
 8102368:	d004      	beq.n	8102374 <HAL_DMA_Init+0xb8>
 810236a:	687b      	ldr	r3, [r7, #4]
 810236c:	681b      	ldr	r3, [r3, #0]
 810236e:	4a50      	ldr	r2, [pc, #320]	; (81024b0 <HAL_DMA_Init+0x1f4>)
 8102370:	4293      	cmp	r3, r2
 8102372:	d101      	bne.n	8102378 <HAL_DMA_Init+0xbc>
 8102374:	2301      	movs	r3, #1
 8102376:	e000      	b.n	810237a <HAL_DMA_Init+0xbe>
 8102378:	2300      	movs	r3, #0
 810237a:	2b00      	cmp	r3, #0
 810237c:	f000 813b 	beq.w	81025f6 <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8102380:	687b      	ldr	r3, [r7, #4]
 8102382:	2202      	movs	r2, #2
 8102384:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8102388:	687b      	ldr	r3, [r7, #4]
 810238a:	2200      	movs	r2, #0
 810238c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8102390:	687b      	ldr	r3, [r7, #4]
 8102392:	681b      	ldr	r3, [r3, #0]
 8102394:	4a37      	ldr	r2, [pc, #220]	; (8102474 <HAL_DMA_Init+0x1b8>)
 8102396:	4293      	cmp	r3, r2
 8102398:	d04a      	beq.n	8102430 <HAL_DMA_Init+0x174>
 810239a:	687b      	ldr	r3, [r7, #4]
 810239c:	681b      	ldr	r3, [r3, #0]
 810239e:	4a36      	ldr	r2, [pc, #216]	; (8102478 <HAL_DMA_Init+0x1bc>)
 81023a0:	4293      	cmp	r3, r2
 81023a2:	d045      	beq.n	8102430 <HAL_DMA_Init+0x174>
 81023a4:	687b      	ldr	r3, [r7, #4]
 81023a6:	681b      	ldr	r3, [r3, #0]
 81023a8:	4a34      	ldr	r2, [pc, #208]	; (810247c <HAL_DMA_Init+0x1c0>)
 81023aa:	4293      	cmp	r3, r2
 81023ac:	d040      	beq.n	8102430 <HAL_DMA_Init+0x174>
 81023ae:	687b      	ldr	r3, [r7, #4]
 81023b0:	681b      	ldr	r3, [r3, #0]
 81023b2:	4a33      	ldr	r2, [pc, #204]	; (8102480 <HAL_DMA_Init+0x1c4>)
 81023b4:	4293      	cmp	r3, r2
 81023b6:	d03b      	beq.n	8102430 <HAL_DMA_Init+0x174>
 81023b8:	687b      	ldr	r3, [r7, #4]
 81023ba:	681b      	ldr	r3, [r3, #0]
 81023bc:	4a31      	ldr	r2, [pc, #196]	; (8102484 <HAL_DMA_Init+0x1c8>)
 81023be:	4293      	cmp	r3, r2
 81023c0:	d036      	beq.n	8102430 <HAL_DMA_Init+0x174>
 81023c2:	687b      	ldr	r3, [r7, #4]
 81023c4:	681b      	ldr	r3, [r3, #0]
 81023c6:	4a30      	ldr	r2, [pc, #192]	; (8102488 <HAL_DMA_Init+0x1cc>)
 81023c8:	4293      	cmp	r3, r2
 81023ca:	d031      	beq.n	8102430 <HAL_DMA_Init+0x174>
 81023cc:	687b      	ldr	r3, [r7, #4]
 81023ce:	681b      	ldr	r3, [r3, #0]
 81023d0:	4a2e      	ldr	r2, [pc, #184]	; (810248c <HAL_DMA_Init+0x1d0>)
 81023d2:	4293      	cmp	r3, r2
 81023d4:	d02c      	beq.n	8102430 <HAL_DMA_Init+0x174>
 81023d6:	687b      	ldr	r3, [r7, #4]
 81023d8:	681b      	ldr	r3, [r3, #0]
 81023da:	4a2d      	ldr	r2, [pc, #180]	; (8102490 <HAL_DMA_Init+0x1d4>)
 81023dc:	4293      	cmp	r3, r2
 81023de:	d027      	beq.n	8102430 <HAL_DMA_Init+0x174>
 81023e0:	687b      	ldr	r3, [r7, #4]
 81023e2:	681b      	ldr	r3, [r3, #0]
 81023e4:	4a2b      	ldr	r2, [pc, #172]	; (8102494 <HAL_DMA_Init+0x1d8>)
 81023e6:	4293      	cmp	r3, r2
 81023e8:	d022      	beq.n	8102430 <HAL_DMA_Init+0x174>
 81023ea:	687b      	ldr	r3, [r7, #4]
 81023ec:	681b      	ldr	r3, [r3, #0]
 81023ee:	4a2a      	ldr	r2, [pc, #168]	; (8102498 <HAL_DMA_Init+0x1dc>)
 81023f0:	4293      	cmp	r3, r2
 81023f2:	d01d      	beq.n	8102430 <HAL_DMA_Init+0x174>
 81023f4:	687b      	ldr	r3, [r7, #4]
 81023f6:	681b      	ldr	r3, [r3, #0]
 81023f8:	4a28      	ldr	r2, [pc, #160]	; (810249c <HAL_DMA_Init+0x1e0>)
 81023fa:	4293      	cmp	r3, r2
 81023fc:	d018      	beq.n	8102430 <HAL_DMA_Init+0x174>
 81023fe:	687b      	ldr	r3, [r7, #4]
 8102400:	681b      	ldr	r3, [r3, #0]
 8102402:	4a27      	ldr	r2, [pc, #156]	; (81024a0 <HAL_DMA_Init+0x1e4>)
 8102404:	4293      	cmp	r3, r2
 8102406:	d013      	beq.n	8102430 <HAL_DMA_Init+0x174>
 8102408:	687b      	ldr	r3, [r7, #4]
 810240a:	681b      	ldr	r3, [r3, #0]
 810240c:	4a25      	ldr	r2, [pc, #148]	; (81024a4 <HAL_DMA_Init+0x1e8>)
 810240e:	4293      	cmp	r3, r2
 8102410:	d00e      	beq.n	8102430 <HAL_DMA_Init+0x174>
 8102412:	687b      	ldr	r3, [r7, #4]
 8102414:	681b      	ldr	r3, [r3, #0]
 8102416:	4a24      	ldr	r2, [pc, #144]	; (81024a8 <HAL_DMA_Init+0x1ec>)
 8102418:	4293      	cmp	r3, r2
 810241a:	d009      	beq.n	8102430 <HAL_DMA_Init+0x174>
 810241c:	687b      	ldr	r3, [r7, #4]
 810241e:	681b      	ldr	r3, [r3, #0]
 8102420:	4a22      	ldr	r2, [pc, #136]	; (81024ac <HAL_DMA_Init+0x1f0>)
 8102422:	4293      	cmp	r3, r2
 8102424:	d004      	beq.n	8102430 <HAL_DMA_Init+0x174>
 8102426:	687b      	ldr	r3, [r7, #4]
 8102428:	681b      	ldr	r3, [r3, #0]
 810242a:	4a21      	ldr	r2, [pc, #132]	; (81024b0 <HAL_DMA_Init+0x1f4>)
 810242c:	4293      	cmp	r3, r2
 810242e:	d108      	bne.n	8102442 <HAL_DMA_Init+0x186>
 8102430:	687b      	ldr	r3, [r7, #4]
 8102432:	681b      	ldr	r3, [r3, #0]
 8102434:	681a      	ldr	r2, [r3, #0]
 8102436:	687b      	ldr	r3, [r7, #4]
 8102438:	681b      	ldr	r3, [r3, #0]
 810243a:	f022 0201 	bic.w	r2, r2, #1
 810243e:	601a      	str	r2, [r3, #0]
 8102440:	e007      	b.n	8102452 <HAL_DMA_Init+0x196>
 8102442:	687b      	ldr	r3, [r7, #4]
 8102444:	681b      	ldr	r3, [r3, #0]
 8102446:	681a      	ldr	r2, [r3, #0]
 8102448:	687b      	ldr	r3, [r7, #4]
 810244a:	681b      	ldr	r3, [r3, #0]
 810244c:	f022 0201 	bic.w	r2, r2, #1
 8102450:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8102452:	e02f      	b.n	81024b4 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8102454:	f7ff fdbe 	bl	8101fd4 <HAL_GetTick>
 8102458:	4602      	mov	r2, r0
 810245a:	693b      	ldr	r3, [r7, #16]
 810245c:	1ad3      	subs	r3, r2, r3
 810245e:	2b05      	cmp	r3, #5
 8102460:	d928      	bls.n	81024b4 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8102462:	687b      	ldr	r3, [r7, #4]
 8102464:	2220      	movs	r2, #32
 8102466:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8102468:	687b      	ldr	r3, [r7, #4]
 810246a:	2203      	movs	r2, #3
 810246c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        return HAL_ERROR;
 8102470:	2301      	movs	r3, #1
 8102472:	e244      	b.n	81028fe <HAL_DMA_Init+0x642>
 8102474:	40020010 	.word	0x40020010
 8102478:	40020028 	.word	0x40020028
 810247c:	40020040 	.word	0x40020040
 8102480:	40020058 	.word	0x40020058
 8102484:	40020070 	.word	0x40020070
 8102488:	40020088 	.word	0x40020088
 810248c:	400200a0 	.word	0x400200a0
 8102490:	400200b8 	.word	0x400200b8
 8102494:	40020410 	.word	0x40020410
 8102498:	40020428 	.word	0x40020428
 810249c:	40020440 	.word	0x40020440
 81024a0:	40020458 	.word	0x40020458
 81024a4:	40020470 	.word	0x40020470
 81024a8:	40020488 	.word	0x40020488
 81024ac:	400204a0 	.word	0x400204a0
 81024b0:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 81024b4:	687b      	ldr	r3, [r7, #4]
 81024b6:	681b      	ldr	r3, [r3, #0]
 81024b8:	681b      	ldr	r3, [r3, #0]
 81024ba:	f003 0301 	and.w	r3, r3, #1
 81024be:	2b00      	cmp	r3, #0
 81024c0:	d1c8      	bne.n	8102454 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 81024c2:	687b      	ldr	r3, [r7, #4]
 81024c4:	681b      	ldr	r3, [r3, #0]
 81024c6:	681b      	ldr	r3, [r3, #0]
 81024c8:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 81024ca:	697a      	ldr	r2, [r7, #20]
 81024cc:	4b84      	ldr	r3, [pc, #528]	; (81026e0 <HAL_DMA_Init+0x424>)
 81024ce:	4013      	ands	r3, r2
 81024d0:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 81024d2:	687b      	ldr	r3, [r7, #4]
 81024d4:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 81024d6:	687b      	ldr	r3, [r7, #4]
 81024d8:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 81024da:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 81024dc:	687b      	ldr	r3, [r7, #4]
 81024de:	691b      	ldr	r3, [r3, #16]
 81024e0:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 81024e2:	687b      	ldr	r3, [r7, #4]
 81024e4:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 81024e6:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 81024e8:	687b      	ldr	r3, [r7, #4]
 81024ea:	699b      	ldr	r3, [r3, #24]
 81024ec:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 81024ee:	687b      	ldr	r3, [r7, #4]
 81024f0:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 81024f2:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 81024f4:	687b      	ldr	r3, [r7, #4]
 81024f6:	6a1b      	ldr	r3, [r3, #32]
 81024f8:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 81024fa:	697a      	ldr	r2, [r7, #20]
 81024fc:	4313      	orrs	r3, r2
 81024fe:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8102500:	687b      	ldr	r3, [r7, #4]
 8102502:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8102504:	2b04      	cmp	r3, #4
 8102506:	d107      	bne.n	8102518 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8102508:	687b      	ldr	r3, [r7, #4]
 810250a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 810250c:	687b      	ldr	r3, [r7, #4]
 810250e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8102510:	4313      	orrs	r3, r2
 8102512:	697a      	ldr	r2, [r7, #20]
 8102514:	4313      	orrs	r3, r2
 8102516:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8102518:	4b72      	ldr	r3, [pc, #456]	; (81026e4 <HAL_DMA_Init+0x428>)
 810251a:	681b      	ldr	r3, [r3, #0]
 810251c:	0c1b      	lsrs	r3, r3, #16
 810251e:	041b      	lsls	r3, r3, #16
 8102520:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8102524:	d328      	bcc.n	8102578 <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8102526:	687b      	ldr	r3, [r7, #4]
 8102528:	685b      	ldr	r3, [r3, #4]
 810252a:	2b28      	cmp	r3, #40	; 0x28
 810252c:	d903      	bls.n	8102536 <HAL_DMA_Init+0x27a>
 810252e:	687b      	ldr	r3, [r7, #4]
 8102530:	685b      	ldr	r3, [r3, #4]
 8102532:	2b2e      	cmp	r3, #46	; 0x2e
 8102534:	d917      	bls.n	8102566 <HAL_DMA_Init+0x2aa>
 8102536:	687b      	ldr	r3, [r7, #4]
 8102538:	685b      	ldr	r3, [r3, #4]
 810253a:	2b3e      	cmp	r3, #62	; 0x3e
 810253c:	d903      	bls.n	8102546 <HAL_DMA_Init+0x28a>
 810253e:	687b      	ldr	r3, [r7, #4]
 8102540:	685b      	ldr	r3, [r3, #4]
 8102542:	2b42      	cmp	r3, #66	; 0x42
 8102544:	d90f      	bls.n	8102566 <HAL_DMA_Init+0x2aa>
 8102546:	687b      	ldr	r3, [r7, #4]
 8102548:	685b      	ldr	r3, [r3, #4]
 810254a:	2b46      	cmp	r3, #70	; 0x46
 810254c:	d903      	bls.n	8102556 <HAL_DMA_Init+0x29a>
 810254e:	687b      	ldr	r3, [r7, #4]
 8102550:	685b      	ldr	r3, [r3, #4]
 8102552:	2b48      	cmp	r3, #72	; 0x48
 8102554:	d907      	bls.n	8102566 <HAL_DMA_Init+0x2aa>
 8102556:	687b      	ldr	r3, [r7, #4]
 8102558:	685b      	ldr	r3, [r3, #4]
 810255a:	2b4e      	cmp	r3, #78	; 0x4e
 810255c:	d905      	bls.n	810256a <HAL_DMA_Init+0x2ae>
 810255e:	687b      	ldr	r3, [r7, #4]
 8102560:	685b      	ldr	r3, [r3, #4]
 8102562:	2b52      	cmp	r3, #82	; 0x52
 8102564:	d801      	bhi.n	810256a <HAL_DMA_Init+0x2ae>
 8102566:	2301      	movs	r3, #1
 8102568:	e000      	b.n	810256c <HAL_DMA_Init+0x2b0>
 810256a:	2300      	movs	r3, #0
 810256c:	2b00      	cmp	r3, #0
 810256e:	d003      	beq.n	8102578 <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8102570:	697b      	ldr	r3, [r7, #20]
 8102572:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8102576:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8102578:	687b      	ldr	r3, [r7, #4]
 810257a:	681b      	ldr	r3, [r3, #0]
 810257c:	697a      	ldr	r2, [r7, #20]
 810257e:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8102580:	687b      	ldr	r3, [r7, #4]
 8102582:	681b      	ldr	r3, [r3, #0]
 8102584:	695b      	ldr	r3, [r3, #20]
 8102586:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8102588:	697b      	ldr	r3, [r7, #20]
 810258a:	f023 0307 	bic.w	r3, r3, #7
 810258e:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8102590:	687b      	ldr	r3, [r7, #4]
 8102592:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8102594:	697a      	ldr	r2, [r7, #20]
 8102596:	4313      	orrs	r3, r2
 8102598:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 810259a:	687b      	ldr	r3, [r7, #4]
 810259c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 810259e:	2b04      	cmp	r3, #4
 81025a0:	d117      	bne.n	81025d2 <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 81025a2:	687b      	ldr	r3, [r7, #4]
 81025a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81025a6:	697a      	ldr	r2, [r7, #20]
 81025a8:	4313      	orrs	r3, r2
 81025aa:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 81025ac:	687b      	ldr	r3, [r7, #4]
 81025ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81025b0:	2b00      	cmp	r3, #0
 81025b2:	d00e      	beq.n	81025d2 <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 81025b4:	6878      	ldr	r0, [r7, #4]
 81025b6:	f001 fdd9 	bl	810416c <DMA_CheckFifoParam>
 81025ba:	4603      	mov	r3, r0
 81025bc:	2b00      	cmp	r3, #0
 81025be:	d008      	beq.n	81025d2 <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 81025c0:	687b      	ldr	r3, [r7, #4]
 81025c2:	2240      	movs	r2, #64	; 0x40
 81025c4:	655a      	str	r2, [r3, #84]	; 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 81025c6:	687b      	ldr	r3, [r7, #4]
 81025c8:	2201      	movs	r2, #1
 81025ca:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          return HAL_ERROR;
 81025ce:	2301      	movs	r3, #1
 81025d0:	e195      	b.n	81028fe <HAL_DMA_Init+0x642>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 81025d2:	687b      	ldr	r3, [r7, #4]
 81025d4:	681b      	ldr	r3, [r3, #0]
 81025d6:	697a      	ldr	r2, [r7, #20]
 81025d8:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 81025da:	6878      	ldr	r0, [r7, #4]
 81025dc:	f001 fd14 	bl	8104008 <DMA_CalcBaseAndBitshift>
 81025e0:	4603      	mov	r3, r0
 81025e2:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 81025e4:	687b      	ldr	r3, [r7, #4]
 81025e6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 81025e8:	f003 031f 	and.w	r3, r3, #31
 81025ec:	223f      	movs	r2, #63	; 0x3f
 81025ee:	409a      	lsls	r2, r3
 81025f0:	68bb      	ldr	r3, [r7, #8]
 81025f2:	609a      	str	r2, [r3, #8]
 81025f4:	e0cb      	b.n	810278e <HAL_DMA_Init+0x4d2>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 81025f6:	687b      	ldr	r3, [r7, #4]
 81025f8:	681b      	ldr	r3, [r3, #0]
 81025fa:	4a3b      	ldr	r2, [pc, #236]	; (81026e8 <HAL_DMA_Init+0x42c>)
 81025fc:	4293      	cmp	r3, r2
 81025fe:	d022      	beq.n	8102646 <HAL_DMA_Init+0x38a>
 8102600:	687b      	ldr	r3, [r7, #4]
 8102602:	681b      	ldr	r3, [r3, #0]
 8102604:	4a39      	ldr	r2, [pc, #228]	; (81026ec <HAL_DMA_Init+0x430>)
 8102606:	4293      	cmp	r3, r2
 8102608:	d01d      	beq.n	8102646 <HAL_DMA_Init+0x38a>
 810260a:	687b      	ldr	r3, [r7, #4]
 810260c:	681b      	ldr	r3, [r3, #0]
 810260e:	4a38      	ldr	r2, [pc, #224]	; (81026f0 <HAL_DMA_Init+0x434>)
 8102610:	4293      	cmp	r3, r2
 8102612:	d018      	beq.n	8102646 <HAL_DMA_Init+0x38a>
 8102614:	687b      	ldr	r3, [r7, #4]
 8102616:	681b      	ldr	r3, [r3, #0]
 8102618:	4a36      	ldr	r2, [pc, #216]	; (81026f4 <HAL_DMA_Init+0x438>)
 810261a:	4293      	cmp	r3, r2
 810261c:	d013      	beq.n	8102646 <HAL_DMA_Init+0x38a>
 810261e:	687b      	ldr	r3, [r7, #4]
 8102620:	681b      	ldr	r3, [r3, #0]
 8102622:	4a35      	ldr	r2, [pc, #212]	; (81026f8 <HAL_DMA_Init+0x43c>)
 8102624:	4293      	cmp	r3, r2
 8102626:	d00e      	beq.n	8102646 <HAL_DMA_Init+0x38a>
 8102628:	687b      	ldr	r3, [r7, #4]
 810262a:	681b      	ldr	r3, [r3, #0]
 810262c:	4a33      	ldr	r2, [pc, #204]	; (81026fc <HAL_DMA_Init+0x440>)
 810262e:	4293      	cmp	r3, r2
 8102630:	d009      	beq.n	8102646 <HAL_DMA_Init+0x38a>
 8102632:	687b      	ldr	r3, [r7, #4]
 8102634:	681b      	ldr	r3, [r3, #0]
 8102636:	4a32      	ldr	r2, [pc, #200]	; (8102700 <HAL_DMA_Init+0x444>)
 8102638:	4293      	cmp	r3, r2
 810263a:	d004      	beq.n	8102646 <HAL_DMA_Init+0x38a>
 810263c:	687b      	ldr	r3, [r7, #4]
 810263e:	681b      	ldr	r3, [r3, #0]
 8102640:	4a30      	ldr	r2, [pc, #192]	; (8102704 <HAL_DMA_Init+0x448>)
 8102642:	4293      	cmp	r3, r2
 8102644:	d101      	bne.n	810264a <HAL_DMA_Init+0x38e>
 8102646:	2301      	movs	r3, #1
 8102648:	e000      	b.n	810264c <HAL_DMA_Init+0x390>
 810264a:	2300      	movs	r3, #0
 810264c:	2b00      	cmp	r3, #0
 810264e:	f000 8095 	beq.w	810277c <HAL_DMA_Init+0x4c0>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8102652:	687b      	ldr	r3, [r7, #4]
 8102654:	681b      	ldr	r3, [r3, #0]
 8102656:	4a24      	ldr	r2, [pc, #144]	; (81026e8 <HAL_DMA_Init+0x42c>)
 8102658:	4293      	cmp	r3, r2
 810265a:	d021      	beq.n	81026a0 <HAL_DMA_Init+0x3e4>
 810265c:	687b      	ldr	r3, [r7, #4]
 810265e:	681b      	ldr	r3, [r3, #0]
 8102660:	4a22      	ldr	r2, [pc, #136]	; (81026ec <HAL_DMA_Init+0x430>)
 8102662:	4293      	cmp	r3, r2
 8102664:	d01c      	beq.n	81026a0 <HAL_DMA_Init+0x3e4>
 8102666:	687b      	ldr	r3, [r7, #4]
 8102668:	681b      	ldr	r3, [r3, #0]
 810266a:	4a21      	ldr	r2, [pc, #132]	; (81026f0 <HAL_DMA_Init+0x434>)
 810266c:	4293      	cmp	r3, r2
 810266e:	d017      	beq.n	81026a0 <HAL_DMA_Init+0x3e4>
 8102670:	687b      	ldr	r3, [r7, #4]
 8102672:	681b      	ldr	r3, [r3, #0]
 8102674:	4a1f      	ldr	r2, [pc, #124]	; (81026f4 <HAL_DMA_Init+0x438>)
 8102676:	4293      	cmp	r3, r2
 8102678:	d012      	beq.n	81026a0 <HAL_DMA_Init+0x3e4>
 810267a:	687b      	ldr	r3, [r7, #4]
 810267c:	681b      	ldr	r3, [r3, #0]
 810267e:	4a1e      	ldr	r2, [pc, #120]	; (81026f8 <HAL_DMA_Init+0x43c>)
 8102680:	4293      	cmp	r3, r2
 8102682:	d00d      	beq.n	81026a0 <HAL_DMA_Init+0x3e4>
 8102684:	687b      	ldr	r3, [r7, #4]
 8102686:	681b      	ldr	r3, [r3, #0]
 8102688:	4a1c      	ldr	r2, [pc, #112]	; (81026fc <HAL_DMA_Init+0x440>)
 810268a:	4293      	cmp	r3, r2
 810268c:	d008      	beq.n	81026a0 <HAL_DMA_Init+0x3e4>
 810268e:	687b      	ldr	r3, [r7, #4]
 8102690:	681b      	ldr	r3, [r3, #0]
 8102692:	4a1b      	ldr	r2, [pc, #108]	; (8102700 <HAL_DMA_Init+0x444>)
 8102694:	4293      	cmp	r3, r2
 8102696:	d003      	beq.n	81026a0 <HAL_DMA_Init+0x3e4>
 8102698:	687b      	ldr	r3, [r7, #4]
 810269a:	681b      	ldr	r3, [r3, #0]
 810269c:	4a19      	ldr	r2, [pc, #100]	; (8102704 <HAL_DMA_Init+0x448>)
 810269e:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 81026a0:	687b      	ldr	r3, [r7, #4]
 81026a2:	2202      	movs	r2, #2
 81026a4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 81026a8:	687b      	ldr	r3, [r7, #4]
 81026aa:	2200      	movs	r2, #0
 81026ac:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 81026b0:	687b      	ldr	r3, [r7, #4]
 81026b2:	681b      	ldr	r3, [r3, #0]
 81026b4:	681b      	ldr	r3, [r3, #0]
 81026b6:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 81026b8:	697b      	ldr	r3, [r7, #20]
 81026ba:	f423 33ff 	bic.w	r3, r3, #130560	; 0x1fe00
 81026be:	f423 73f8 	bic.w	r3, r3, #496	; 0x1f0
 81026c2:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 81026c4:	687b      	ldr	r3, [r7, #4]
 81026c6:	689b      	ldr	r3, [r3, #8]
 81026c8:	2b40      	cmp	r3, #64	; 0x40
 81026ca:	d01d      	beq.n	8102708 <HAL_DMA_Init+0x44c>
 81026cc:	687b      	ldr	r3, [r7, #4]
 81026ce:	689b      	ldr	r3, [r3, #8]
 81026d0:	2b80      	cmp	r3, #128	; 0x80
 81026d2:	d102      	bne.n	81026da <HAL_DMA_Init+0x41e>
 81026d4:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 81026d8:	e017      	b.n	810270a <HAL_DMA_Init+0x44e>
 81026da:	2300      	movs	r3, #0
 81026dc:	e015      	b.n	810270a <HAL_DMA_Init+0x44e>
 81026de:	bf00      	nop
 81026e0:	fe10803f 	.word	0xfe10803f
 81026e4:	5c001000 	.word	0x5c001000
 81026e8:	58025408 	.word	0x58025408
 81026ec:	5802541c 	.word	0x5802541c
 81026f0:	58025430 	.word	0x58025430
 81026f4:	58025444 	.word	0x58025444
 81026f8:	58025458 	.word	0x58025458
 81026fc:	5802546c 	.word	0x5802546c
 8102700:	58025480 	.word	0x58025480
 8102704:	58025494 	.word	0x58025494
 8102708:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 810270a:	687a      	ldr	r2, [r7, #4]
 810270c:	68d2      	ldr	r2, [r2, #12]
 810270e:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8102710:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8102712:	687b      	ldr	r3, [r7, #4]
 8102714:	691b      	ldr	r3, [r3, #16]
 8102716:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8102718:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 810271a:	687b      	ldr	r3, [r7, #4]
 810271c:	695b      	ldr	r3, [r3, #20]
 810271e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8102720:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8102722:	687b      	ldr	r3, [r7, #4]
 8102724:	699b      	ldr	r3, [r3, #24]
 8102726:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8102728:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 810272a:	687b      	ldr	r3, [r7, #4]
 810272c:	69db      	ldr	r3, [r3, #28]
 810272e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8102730:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8102732:	687b      	ldr	r3, [r7, #4]
 8102734:	6a1b      	ldr	r3, [r3, #32]
 8102736:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8102738:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 810273a:	697a      	ldr	r2, [r7, #20]
 810273c:	4313      	orrs	r3, r2
 810273e:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8102740:	687b      	ldr	r3, [r7, #4]
 8102742:	681b      	ldr	r3, [r3, #0]
 8102744:	697a      	ldr	r2, [r7, #20]
 8102746:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8102748:	687b      	ldr	r3, [r7, #4]
 810274a:	681b      	ldr	r3, [r3, #0]
 810274c:	461a      	mov	r2, r3
 810274e:	4b6e      	ldr	r3, [pc, #440]	; (8102908 <HAL_DMA_Init+0x64c>)
 8102750:	4413      	add	r3, r2
 8102752:	4a6e      	ldr	r2, [pc, #440]	; (810290c <HAL_DMA_Init+0x650>)
 8102754:	fba2 2303 	umull	r2, r3, r2, r3
 8102758:	091b      	lsrs	r3, r3, #4
 810275a:	009a      	lsls	r2, r3, #2
 810275c:	687b      	ldr	r3, [r7, #4]
 810275e:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8102760:	6878      	ldr	r0, [r7, #4]
 8102762:	f001 fc51 	bl	8104008 <DMA_CalcBaseAndBitshift>
 8102766:	4603      	mov	r3, r0
 8102768:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 810276a:	687b      	ldr	r3, [r7, #4]
 810276c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 810276e:	f003 031f 	and.w	r3, r3, #31
 8102772:	2201      	movs	r2, #1
 8102774:	409a      	lsls	r2, r3
 8102776:	68fb      	ldr	r3, [r7, #12]
 8102778:	605a      	str	r2, [r3, #4]
 810277a:	e008      	b.n	810278e <HAL_DMA_Init+0x4d2>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 810277c:	687b      	ldr	r3, [r7, #4]
 810277e:	2240      	movs	r2, #64	; 0x40
 8102780:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8102782:	687b      	ldr	r3, [r7, #4]
 8102784:	2203      	movs	r2, #3
 8102786:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    return HAL_ERROR;
 810278a:	2301      	movs	r3, #1
 810278c:	e0b7      	b.n	81028fe <HAL_DMA_Init+0x642>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 810278e:	687b      	ldr	r3, [r7, #4]
 8102790:	681b      	ldr	r3, [r3, #0]
 8102792:	4a5f      	ldr	r2, [pc, #380]	; (8102910 <HAL_DMA_Init+0x654>)
 8102794:	4293      	cmp	r3, r2
 8102796:	d072      	beq.n	810287e <HAL_DMA_Init+0x5c2>
 8102798:	687b      	ldr	r3, [r7, #4]
 810279a:	681b      	ldr	r3, [r3, #0]
 810279c:	4a5d      	ldr	r2, [pc, #372]	; (8102914 <HAL_DMA_Init+0x658>)
 810279e:	4293      	cmp	r3, r2
 81027a0:	d06d      	beq.n	810287e <HAL_DMA_Init+0x5c2>
 81027a2:	687b      	ldr	r3, [r7, #4]
 81027a4:	681b      	ldr	r3, [r3, #0]
 81027a6:	4a5c      	ldr	r2, [pc, #368]	; (8102918 <HAL_DMA_Init+0x65c>)
 81027a8:	4293      	cmp	r3, r2
 81027aa:	d068      	beq.n	810287e <HAL_DMA_Init+0x5c2>
 81027ac:	687b      	ldr	r3, [r7, #4]
 81027ae:	681b      	ldr	r3, [r3, #0]
 81027b0:	4a5a      	ldr	r2, [pc, #360]	; (810291c <HAL_DMA_Init+0x660>)
 81027b2:	4293      	cmp	r3, r2
 81027b4:	d063      	beq.n	810287e <HAL_DMA_Init+0x5c2>
 81027b6:	687b      	ldr	r3, [r7, #4]
 81027b8:	681b      	ldr	r3, [r3, #0]
 81027ba:	4a59      	ldr	r2, [pc, #356]	; (8102920 <HAL_DMA_Init+0x664>)
 81027bc:	4293      	cmp	r3, r2
 81027be:	d05e      	beq.n	810287e <HAL_DMA_Init+0x5c2>
 81027c0:	687b      	ldr	r3, [r7, #4]
 81027c2:	681b      	ldr	r3, [r3, #0]
 81027c4:	4a57      	ldr	r2, [pc, #348]	; (8102924 <HAL_DMA_Init+0x668>)
 81027c6:	4293      	cmp	r3, r2
 81027c8:	d059      	beq.n	810287e <HAL_DMA_Init+0x5c2>
 81027ca:	687b      	ldr	r3, [r7, #4]
 81027cc:	681b      	ldr	r3, [r3, #0]
 81027ce:	4a56      	ldr	r2, [pc, #344]	; (8102928 <HAL_DMA_Init+0x66c>)
 81027d0:	4293      	cmp	r3, r2
 81027d2:	d054      	beq.n	810287e <HAL_DMA_Init+0x5c2>
 81027d4:	687b      	ldr	r3, [r7, #4]
 81027d6:	681b      	ldr	r3, [r3, #0]
 81027d8:	4a54      	ldr	r2, [pc, #336]	; (810292c <HAL_DMA_Init+0x670>)
 81027da:	4293      	cmp	r3, r2
 81027dc:	d04f      	beq.n	810287e <HAL_DMA_Init+0x5c2>
 81027de:	687b      	ldr	r3, [r7, #4]
 81027e0:	681b      	ldr	r3, [r3, #0]
 81027e2:	4a53      	ldr	r2, [pc, #332]	; (8102930 <HAL_DMA_Init+0x674>)
 81027e4:	4293      	cmp	r3, r2
 81027e6:	d04a      	beq.n	810287e <HAL_DMA_Init+0x5c2>
 81027e8:	687b      	ldr	r3, [r7, #4]
 81027ea:	681b      	ldr	r3, [r3, #0]
 81027ec:	4a51      	ldr	r2, [pc, #324]	; (8102934 <HAL_DMA_Init+0x678>)
 81027ee:	4293      	cmp	r3, r2
 81027f0:	d045      	beq.n	810287e <HAL_DMA_Init+0x5c2>
 81027f2:	687b      	ldr	r3, [r7, #4]
 81027f4:	681b      	ldr	r3, [r3, #0]
 81027f6:	4a50      	ldr	r2, [pc, #320]	; (8102938 <HAL_DMA_Init+0x67c>)
 81027f8:	4293      	cmp	r3, r2
 81027fa:	d040      	beq.n	810287e <HAL_DMA_Init+0x5c2>
 81027fc:	687b      	ldr	r3, [r7, #4]
 81027fe:	681b      	ldr	r3, [r3, #0]
 8102800:	4a4e      	ldr	r2, [pc, #312]	; (810293c <HAL_DMA_Init+0x680>)
 8102802:	4293      	cmp	r3, r2
 8102804:	d03b      	beq.n	810287e <HAL_DMA_Init+0x5c2>
 8102806:	687b      	ldr	r3, [r7, #4]
 8102808:	681b      	ldr	r3, [r3, #0]
 810280a:	4a4d      	ldr	r2, [pc, #308]	; (8102940 <HAL_DMA_Init+0x684>)
 810280c:	4293      	cmp	r3, r2
 810280e:	d036      	beq.n	810287e <HAL_DMA_Init+0x5c2>
 8102810:	687b      	ldr	r3, [r7, #4]
 8102812:	681b      	ldr	r3, [r3, #0]
 8102814:	4a4b      	ldr	r2, [pc, #300]	; (8102944 <HAL_DMA_Init+0x688>)
 8102816:	4293      	cmp	r3, r2
 8102818:	d031      	beq.n	810287e <HAL_DMA_Init+0x5c2>
 810281a:	687b      	ldr	r3, [r7, #4]
 810281c:	681b      	ldr	r3, [r3, #0]
 810281e:	4a4a      	ldr	r2, [pc, #296]	; (8102948 <HAL_DMA_Init+0x68c>)
 8102820:	4293      	cmp	r3, r2
 8102822:	d02c      	beq.n	810287e <HAL_DMA_Init+0x5c2>
 8102824:	687b      	ldr	r3, [r7, #4]
 8102826:	681b      	ldr	r3, [r3, #0]
 8102828:	4a48      	ldr	r2, [pc, #288]	; (810294c <HAL_DMA_Init+0x690>)
 810282a:	4293      	cmp	r3, r2
 810282c:	d027      	beq.n	810287e <HAL_DMA_Init+0x5c2>
 810282e:	687b      	ldr	r3, [r7, #4]
 8102830:	681b      	ldr	r3, [r3, #0]
 8102832:	4a47      	ldr	r2, [pc, #284]	; (8102950 <HAL_DMA_Init+0x694>)
 8102834:	4293      	cmp	r3, r2
 8102836:	d022      	beq.n	810287e <HAL_DMA_Init+0x5c2>
 8102838:	687b      	ldr	r3, [r7, #4]
 810283a:	681b      	ldr	r3, [r3, #0]
 810283c:	4a45      	ldr	r2, [pc, #276]	; (8102954 <HAL_DMA_Init+0x698>)
 810283e:	4293      	cmp	r3, r2
 8102840:	d01d      	beq.n	810287e <HAL_DMA_Init+0x5c2>
 8102842:	687b      	ldr	r3, [r7, #4]
 8102844:	681b      	ldr	r3, [r3, #0]
 8102846:	4a44      	ldr	r2, [pc, #272]	; (8102958 <HAL_DMA_Init+0x69c>)
 8102848:	4293      	cmp	r3, r2
 810284a:	d018      	beq.n	810287e <HAL_DMA_Init+0x5c2>
 810284c:	687b      	ldr	r3, [r7, #4]
 810284e:	681b      	ldr	r3, [r3, #0]
 8102850:	4a42      	ldr	r2, [pc, #264]	; (810295c <HAL_DMA_Init+0x6a0>)
 8102852:	4293      	cmp	r3, r2
 8102854:	d013      	beq.n	810287e <HAL_DMA_Init+0x5c2>
 8102856:	687b      	ldr	r3, [r7, #4]
 8102858:	681b      	ldr	r3, [r3, #0]
 810285a:	4a41      	ldr	r2, [pc, #260]	; (8102960 <HAL_DMA_Init+0x6a4>)
 810285c:	4293      	cmp	r3, r2
 810285e:	d00e      	beq.n	810287e <HAL_DMA_Init+0x5c2>
 8102860:	687b      	ldr	r3, [r7, #4]
 8102862:	681b      	ldr	r3, [r3, #0]
 8102864:	4a3f      	ldr	r2, [pc, #252]	; (8102964 <HAL_DMA_Init+0x6a8>)
 8102866:	4293      	cmp	r3, r2
 8102868:	d009      	beq.n	810287e <HAL_DMA_Init+0x5c2>
 810286a:	687b      	ldr	r3, [r7, #4]
 810286c:	681b      	ldr	r3, [r3, #0]
 810286e:	4a3e      	ldr	r2, [pc, #248]	; (8102968 <HAL_DMA_Init+0x6ac>)
 8102870:	4293      	cmp	r3, r2
 8102872:	d004      	beq.n	810287e <HAL_DMA_Init+0x5c2>
 8102874:	687b      	ldr	r3, [r7, #4]
 8102876:	681b      	ldr	r3, [r3, #0]
 8102878:	4a3c      	ldr	r2, [pc, #240]	; (810296c <HAL_DMA_Init+0x6b0>)
 810287a:	4293      	cmp	r3, r2
 810287c:	d101      	bne.n	8102882 <HAL_DMA_Init+0x5c6>
 810287e:	2301      	movs	r3, #1
 8102880:	e000      	b.n	8102884 <HAL_DMA_Init+0x5c8>
 8102882:	2300      	movs	r3, #0
 8102884:	2b00      	cmp	r3, #0
 8102886:	d032      	beq.n	81028ee <HAL_DMA_Init+0x632>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8102888:	6878      	ldr	r0, [r7, #4]
 810288a:	f001 fceb 	bl	8104264 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 810288e:	687b      	ldr	r3, [r7, #4]
 8102890:	689b      	ldr	r3, [r3, #8]
 8102892:	2b80      	cmp	r3, #128	; 0x80
 8102894:	d102      	bne.n	810289c <HAL_DMA_Init+0x5e0>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8102896:	687b      	ldr	r3, [r7, #4]
 8102898:	2200      	movs	r2, #0
 810289a:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 810289c:	687b      	ldr	r3, [r7, #4]
 810289e:	685a      	ldr	r2, [r3, #4]
 81028a0:	687b      	ldr	r3, [r7, #4]
 81028a2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 81028a4:	b2d2      	uxtb	r2, r2
 81028a6:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 81028a8:	687b      	ldr	r3, [r7, #4]
 81028aa:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 81028ac:	687a      	ldr	r2, [r7, #4]
 81028ae:	6e92      	ldr	r2, [r2, #104]	; 0x68
 81028b0:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 81028b2:	687b      	ldr	r3, [r7, #4]
 81028b4:	685b      	ldr	r3, [r3, #4]
 81028b6:	2b00      	cmp	r3, #0
 81028b8:	d010      	beq.n	81028dc <HAL_DMA_Init+0x620>
 81028ba:	687b      	ldr	r3, [r7, #4]
 81028bc:	685b      	ldr	r3, [r3, #4]
 81028be:	2b08      	cmp	r3, #8
 81028c0:	d80c      	bhi.n	81028dc <HAL_DMA_Init+0x620>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 81028c2:	6878      	ldr	r0, [r7, #4]
 81028c4:	f001 fd68 	bl	8104398 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 81028c8:	687b      	ldr	r3, [r7, #4]
 81028ca:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 81028cc:	2200      	movs	r2, #0
 81028ce:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 81028d0:	687b      	ldr	r3, [r7, #4]
 81028d2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 81028d4:	687a      	ldr	r2, [r7, #4]
 81028d6:	6f52      	ldr	r2, [r2, #116]	; 0x74
 81028d8:	605a      	str	r2, [r3, #4]
 81028da:	e008      	b.n	81028ee <HAL_DMA_Init+0x632>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 81028dc:	687b      	ldr	r3, [r7, #4]
 81028de:	2200      	movs	r2, #0
 81028e0:	66da      	str	r2, [r3, #108]	; 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 81028e2:	687b      	ldr	r3, [r7, #4]
 81028e4:	2200      	movs	r2, #0
 81028e6:	671a      	str	r2, [r3, #112]	; 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 81028e8:	687b      	ldr	r3, [r7, #4]
 81028ea:	2200      	movs	r2, #0
 81028ec:	675a      	str	r2, [r3, #116]	; 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 81028ee:	687b      	ldr	r3, [r7, #4]
 81028f0:	2200      	movs	r2, #0
 81028f2:	655a      	str	r2, [r3, #84]	; 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 81028f4:	687b      	ldr	r3, [r7, #4]
 81028f6:	2201      	movs	r2, #1
 81028f8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 81028fc:	2300      	movs	r3, #0
}
 81028fe:	4618      	mov	r0, r3
 8102900:	3718      	adds	r7, #24
 8102902:	46bd      	mov	sp, r7
 8102904:	bd80      	pop	{r7, pc}
 8102906:	bf00      	nop
 8102908:	a7fdabf8 	.word	0xa7fdabf8
 810290c:	cccccccd 	.word	0xcccccccd
 8102910:	40020010 	.word	0x40020010
 8102914:	40020028 	.word	0x40020028
 8102918:	40020040 	.word	0x40020040
 810291c:	40020058 	.word	0x40020058
 8102920:	40020070 	.word	0x40020070
 8102924:	40020088 	.word	0x40020088
 8102928:	400200a0 	.word	0x400200a0
 810292c:	400200b8 	.word	0x400200b8
 8102930:	40020410 	.word	0x40020410
 8102934:	40020428 	.word	0x40020428
 8102938:	40020440 	.word	0x40020440
 810293c:	40020458 	.word	0x40020458
 8102940:	40020470 	.word	0x40020470
 8102944:	40020488 	.word	0x40020488
 8102948:	400204a0 	.word	0x400204a0
 810294c:	400204b8 	.word	0x400204b8
 8102950:	58025408 	.word	0x58025408
 8102954:	5802541c 	.word	0x5802541c
 8102958:	58025430 	.word	0x58025430
 810295c:	58025444 	.word	0x58025444
 8102960:	58025458 	.word	0x58025458
 8102964:	5802546c 	.word	0x5802546c
 8102968:	58025480 	.word	0x58025480
 810296c:	58025494 	.word	0x58025494

08102970 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8102970:	b580      	push	{r7, lr}
 8102972:	b086      	sub	sp, #24
 8102974:	af00      	add	r7, sp, #0
 8102976:	60f8      	str	r0, [r7, #12]
 8102978:	60b9      	str	r1, [r7, #8]
 810297a:	607a      	str	r2, [r7, #4]
 810297c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 810297e:	2300      	movs	r3, #0
 8102980:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8102982:	68fb      	ldr	r3, [r7, #12]
 8102984:	2b00      	cmp	r3, #0
 8102986:	d101      	bne.n	810298c <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 8102988:	2301      	movs	r3, #1
 810298a:	e226      	b.n	8102dda <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 810298c:	68fb      	ldr	r3, [r7, #12]
 810298e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8102992:	2b01      	cmp	r3, #1
 8102994:	d101      	bne.n	810299a <HAL_DMA_Start_IT+0x2a>
 8102996:	2302      	movs	r3, #2
 8102998:	e21f      	b.n	8102dda <HAL_DMA_Start_IT+0x46a>
 810299a:	68fb      	ldr	r3, [r7, #12]
 810299c:	2201      	movs	r2, #1
 810299e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 81029a2:	68fb      	ldr	r3, [r7, #12]
 81029a4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 81029a8:	b2db      	uxtb	r3, r3
 81029aa:	2b01      	cmp	r3, #1
 81029ac:	f040 820a 	bne.w	8102dc4 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 81029b0:	68fb      	ldr	r3, [r7, #12]
 81029b2:	2202      	movs	r2, #2
 81029b4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 81029b8:	68fb      	ldr	r3, [r7, #12]
 81029ba:	2200      	movs	r2, #0
 81029bc:	655a      	str	r2, [r3, #84]	; 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 81029be:	68fb      	ldr	r3, [r7, #12]
 81029c0:	681b      	ldr	r3, [r3, #0]
 81029c2:	4a68      	ldr	r2, [pc, #416]	; (8102b64 <HAL_DMA_Start_IT+0x1f4>)
 81029c4:	4293      	cmp	r3, r2
 81029c6:	d04a      	beq.n	8102a5e <HAL_DMA_Start_IT+0xee>
 81029c8:	68fb      	ldr	r3, [r7, #12]
 81029ca:	681b      	ldr	r3, [r3, #0]
 81029cc:	4a66      	ldr	r2, [pc, #408]	; (8102b68 <HAL_DMA_Start_IT+0x1f8>)
 81029ce:	4293      	cmp	r3, r2
 81029d0:	d045      	beq.n	8102a5e <HAL_DMA_Start_IT+0xee>
 81029d2:	68fb      	ldr	r3, [r7, #12]
 81029d4:	681b      	ldr	r3, [r3, #0]
 81029d6:	4a65      	ldr	r2, [pc, #404]	; (8102b6c <HAL_DMA_Start_IT+0x1fc>)
 81029d8:	4293      	cmp	r3, r2
 81029da:	d040      	beq.n	8102a5e <HAL_DMA_Start_IT+0xee>
 81029dc:	68fb      	ldr	r3, [r7, #12]
 81029de:	681b      	ldr	r3, [r3, #0]
 81029e0:	4a63      	ldr	r2, [pc, #396]	; (8102b70 <HAL_DMA_Start_IT+0x200>)
 81029e2:	4293      	cmp	r3, r2
 81029e4:	d03b      	beq.n	8102a5e <HAL_DMA_Start_IT+0xee>
 81029e6:	68fb      	ldr	r3, [r7, #12]
 81029e8:	681b      	ldr	r3, [r3, #0]
 81029ea:	4a62      	ldr	r2, [pc, #392]	; (8102b74 <HAL_DMA_Start_IT+0x204>)
 81029ec:	4293      	cmp	r3, r2
 81029ee:	d036      	beq.n	8102a5e <HAL_DMA_Start_IT+0xee>
 81029f0:	68fb      	ldr	r3, [r7, #12]
 81029f2:	681b      	ldr	r3, [r3, #0]
 81029f4:	4a60      	ldr	r2, [pc, #384]	; (8102b78 <HAL_DMA_Start_IT+0x208>)
 81029f6:	4293      	cmp	r3, r2
 81029f8:	d031      	beq.n	8102a5e <HAL_DMA_Start_IT+0xee>
 81029fa:	68fb      	ldr	r3, [r7, #12]
 81029fc:	681b      	ldr	r3, [r3, #0]
 81029fe:	4a5f      	ldr	r2, [pc, #380]	; (8102b7c <HAL_DMA_Start_IT+0x20c>)
 8102a00:	4293      	cmp	r3, r2
 8102a02:	d02c      	beq.n	8102a5e <HAL_DMA_Start_IT+0xee>
 8102a04:	68fb      	ldr	r3, [r7, #12]
 8102a06:	681b      	ldr	r3, [r3, #0]
 8102a08:	4a5d      	ldr	r2, [pc, #372]	; (8102b80 <HAL_DMA_Start_IT+0x210>)
 8102a0a:	4293      	cmp	r3, r2
 8102a0c:	d027      	beq.n	8102a5e <HAL_DMA_Start_IT+0xee>
 8102a0e:	68fb      	ldr	r3, [r7, #12]
 8102a10:	681b      	ldr	r3, [r3, #0]
 8102a12:	4a5c      	ldr	r2, [pc, #368]	; (8102b84 <HAL_DMA_Start_IT+0x214>)
 8102a14:	4293      	cmp	r3, r2
 8102a16:	d022      	beq.n	8102a5e <HAL_DMA_Start_IT+0xee>
 8102a18:	68fb      	ldr	r3, [r7, #12]
 8102a1a:	681b      	ldr	r3, [r3, #0]
 8102a1c:	4a5a      	ldr	r2, [pc, #360]	; (8102b88 <HAL_DMA_Start_IT+0x218>)
 8102a1e:	4293      	cmp	r3, r2
 8102a20:	d01d      	beq.n	8102a5e <HAL_DMA_Start_IT+0xee>
 8102a22:	68fb      	ldr	r3, [r7, #12]
 8102a24:	681b      	ldr	r3, [r3, #0]
 8102a26:	4a59      	ldr	r2, [pc, #356]	; (8102b8c <HAL_DMA_Start_IT+0x21c>)
 8102a28:	4293      	cmp	r3, r2
 8102a2a:	d018      	beq.n	8102a5e <HAL_DMA_Start_IT+0xee>
 8102a2c:	68fb      	ldr	r3, [r7, #12]
 8102a2e:	681b      	ldr	r3, [r3, #0]
 8102a30:	4a57      	ldr	r2, [pc, #348]	; (8102b90 <HAL_DMA_Start_IT+0x220>)
 8102a32:	4293      	cmp	r3, r2
 8102a34:	d013      	beq.n	8102a5e <HAL_DMA_Start_IT+0xee>
 8102a36:	68fb      	ldr	r3, [r7, #12]
 8102a38:	681b      	ldr	r3, [r3, #0]
 8102a3a:	4a56      	ldr	r2, [pc, #344]	; (8102b94 <HAL_DMA_Start_IT+0x224>)
 8102a3c:	4293      	cmp	r3, r2
 8102a3e:	d00e      	beq.n	8102a5e <HAL_DMA_Start_IT+0xee>
 8102a40:	68fb      	ldr	r3, [r7, #12]
 8102a42:	681b      	ldr	r3, [r3, #0]
 8102a44:	4a54      	ldr	r2, [pc, #336]	; (8102b98 <HAL_DMA_Start_IT+0x228>)
 8102a46:	4293      	cmp	r3, r2
 8102a48:	d009      	beq.n	8102a5e <HAL_DMA_Start_IT+0xee>
 8102a4a:	68fb      	ldr	r3, [r7, #12]
 8102a4c:	681b      	ldr	r3, [r3, #0]
 8102a4e:	4a53      	ldr	r2, [pc, #332]	; (8102b9c <HAL_DMA_Start_IT+0x22c>)
 8102a50:	4293      	cmp	r3, r2
 8102a52:	d004      	beq.n	8102a5e <HAL_DMA_Start_IT+0xee>
 8102a54:	68fb      	ldr	r3, [r7, #12]
 8102a56:	681b      	ldr	r3, [r3, #0]
 8102a58:	4a51      	ldr	r2, [pc, #324]	; (8102ba0 <HAL_DMA_Start_IT+0x230>)
 8102a5a:	4293      	cmp	r3, r2
 8102a5c:	d108      	bne.n	8102a70 <HAL_DMA_Start_IT+0x100>
 8102a5e:	68fb      	ldr	r3, [r7, #12]
 8102a60:	681b      	ldr	r3, [r3, #0]
 8102a62:	681a      	ldr	r2, [r3, #0]
 8102a64:	68fb      	ldr	r3, [r7, #12]
 8102a66:	681b      	ldr	r3, [r3, #0]
 8102a68:	f022 0201 	bic.w	r2, r2, #1
 8102a6c:	601a      	str	r2, [r3, #0]
 8102a6e:	e007      	b.n	8102a80 <HAL_DMA_Start_IT+0x110>
 8102a70:	68fb      	ldr	r3, [r7, #12]
 8102a72:	681b      	ldr	r3, [r3, #0]
 8102a74:	681a      	ldr	r2, [r3, #0]
 8102a76:	68fb      	ldr	r3, [r7, #12]
 8102a78:	681b      	ldr	r3, [r3, #0]
 8102a7a:	f022 0201 	bic.w	r2, r2, #1
 8102a7e:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8102a80:	683b      	ldr	r3, [r7, #0]
 8102a82:	687a      	ldr	r2, [r7, #4]
 8102a84:	68b9      	ldr	r1, [r7, #8]
 8102a86:	68f8      	ldr	r0, [r7, #12]
 8102a88:	f001 f912 	bl	8103cb0 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8102a8c:	68fb      	ldr	r3, [r7, #12]
 8102a8e:	681b      	ldr	r3, [r3, #0]
 8102a90:	4a34      	ldr	r2, [pc, #208]	; (8102b64 <HAL_DMA_Start_IT+0x1f4>)
 8102a92:	4293      	cmp	r3, r2
 8102a94:	d04a      	beq.n	8102b2c <HAL_DMA_Start_IT+0x1bc>
 8102a96:	68fb      	ldr	r3, [r7, #12]
 8102a98:	681b      	ldr	r3, [r3, #0]
 8102a9a:	4a33      	ldr	r2, [pc, #204]	; (8102b68 <HAL_DMA_Start_IT+0x1f8>)
 8102a9c:	4293      	cmp	r3, r2
 8102a9e:	d045      	beq.n	8102b2c <HAL_DMA_Start_IT+0x1bc>
 8102aa0:	68fb      	ldr	r3, [r7, #12]
 8102aa2:	681b      	ldr	r3, [r3, #0]
 8102aa4:	4a31      	ldr	r2, [pc, #196]	; (8102b6c <HAL_DMA_Start_IT+0x1fc>)
 8102aa6:	4293      	cmp	r3, r2
 8102aa8:	d040      	beq.n	8102b2c <HAL_DMA_Start_IT+0x1bc>
 8102aaa:	68fb      	ldr	r3, [r7, #12]
 8102aac:	681b      	ldr	r3, [r3, #0]
 8102aae:	4a30      	ldr	r2, [pc, #192]	; (8102b70 <HAL_DMA_Start_IT+0x200>)
 8102ab0:	4293      	cmp	r3, r2
 8102ab2:	d03b      	beq.n	8102b2c <HAL_DMA_Start_IT+0x1bc>
 8102ab4:	68fb      	ldr	r3, [r7, #12]
 8102ab6:	681b      	ldr	r3, [r3, #0]
 8102ab8:	4a2e      	ldr	r2, [pc, #184]	; (8102b74 <HAL_DMA_Start_IT+0x204>)
 8102aba:	4293      	cmp	r3, r2
 8102abc:	d036      	beq.n	8102b2c <HAL_DMA_Start_IT+0x1bc>
 8102abe:	68fb      	ldr	r3, [r7, #12]
 8102ac0:	681b      	ldr	r3, [r3, #0]
 8102ac2:	4a2d      	ldr	r2, [pc, #180]	; (8102b78 <HAL_DMA_Start_IT+0x208>)
 8102ac4:	4293      	cmp	r3, r2
 8102ac6:	d031      	beq.n	8102b2c <HAL_DMA_Start_IT+0x1bc>
 8102ac8:	68fb      	ldr	r3, [r7, #12]
 8102aca:	681b      	ldr	r3, [r3, #0]
 8102acc:	4a2b      	ldr	r2, [pc, #172]	; (8102b7c <HAL_DMA_Start_IT+0x20c>)
 8102ace:	4293      	cmp	r3, r2
 8102ad0:	d02c      	beq.n	8102b2c <HAL_DMA_Start_IT+0x1bc>
 8102ad2:	68fb      	ldr	r3, [r7, #12]
 8102ad4:	681b      	ldr	r3, [r3, #0]
 8102ad6:	4a2a      	ldr	r2, [pc, #168]	; (8102b80 <HAL_DMA_Start_IT+0x210>)
 8102ad8:	4293      	cmp	r3, r2
 8102ada:	d027      	beq.n	8102b2c <HAL_DMA_Start_IT+0x1bc>
 8102adc:	68fb      	ldr	r3, [r7, #12]
 8102ade:	681b      	ldr	r3, [r3, #0]
 8102ae0:	4a28      	ldr	r2, [pc, #160]	; (8102b84 <HAL_DMA_Start_IT+0x214>)
 8102ae2:	4293      	cmp	r3, r2
 8102ae4:	d022      	beq.n	8102b2c <HAL_DMA_Start_IT+0x1bc>
 8102ae6:	68fb      	ldr	r3, [r7, #12]
 8102ae8:	681b      	ldr	r3, [r3, #0]
 8102aea:	4a27      	ldr	r2, [pc, #156]	; (8102b88 <HAL_DMA_Start_IT+0x218>)
 8102aec:	4293      	cmp	r3, r2
 8102aee:	d01d      	beq.n	8102b2c <HAL_DMA_Start_IT+0x1bc>
 8102af0:	68fb      	ldr	r3, [r7, #12]
 8102af2:	681b      	ldr	r3, [r3, #0]
 8102af4:	4a25      	ldr	r2, [pc, #148]	; (8102b8c <HAL_DMA_Start_IT+0x21c>)
 8102af6:	4293      	cmp	r3, r2
 8102af8:	d018      	beq.n	8102b2c <HAL_DMA_Start_IT+0x1bc>
 8102afa:	68fb      	ldr	r3, [r7, #12]
 8102afc:	681b      	ldr	r3, [r3, #0]
 8102afe:	4a24      	ldr	r2, [pc, #144]	; (8102b90 <HAL_DMA_Start_IT+0x220>)
 8102b00:	4293      	cmp	r3, r2
 8102b02:	d013      	beq.n	8102b2c <HAL_DMA_Start_IT+0x1bc>
 8102b04:	68fb      	ldr	r3, [r7, #12]
 8102b06:	681b      	ldr	r3, [r3, #0]
 8102b08:	4a22      	ldr	r2, [pc, #136]	; (8102b94 <HAL_DMA_Start_IT+0x224>)
 8102b0a:	4293      	cmp	r3, r2
 8102b0c:	d00e      	beq.n	8102b2c <HAL_DMA_Start_IT+0x1bc>
 8102b0e:	68fb      	ldr	r3, [r7, #12]
 8102b10:	681b      	ldr	r3, [r3, #0]
 8102b12:	4a21      	ldr	r2, [pc, #132]	; (8102b98 <HAL_DMA_Start_IT+0x228>)
 8102b14:	4293      	cmp	r3, r2
 8102b16:	d009      	beq.n	8102b2c <HAL_DMA_Start_IT+0x1bc>
 8102b18:	68fb      	ldr	r3, [r7, #12]
 8102b1a:	681b      	ldr	r3, [r3, #0]
 8102b1c:	4a1f      	ldr	r2, [pc, #124]	; (8102b9c <HAL_DMA_Start_IT+0x22c>)
 8102b1e:	4293      	cmp	r3, r2
 8102b20:	d004      	beq.n	8102b2c <HAL_DMA_Start_IT+0x1bc>
 8102b22:	68fb      	ldr	r3, [r7, #12]
 8102b24:	681b      	ldr	r3, [r3, #0]
 8102b26:	4a1e      	ldr	r2, [pc, #120]	; (8102ba0 <HAL_DMA_Start_IT+0x230>)
 8102b28:	4293      	cmp	r3, r2
 8102b2a:	d101      	bne.n	8102b30 <HAL_DMA_Start_IT+0x1c0>
 8102b2c:	2301      	movs	r3, #1
 8102b2e:	e000      	b.n	8102b32 <HAL_DMA_Start_IT+0x1c2>
 8102b30:	2300      	movs	r3, #0
 8102b32:	2b00      	cmp	r3, #0
 8102b34:	d036      	beq.n	8102ba4 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8102b36:	68fb      	ldr	r3, [r7, #12]
 8102b38:	681b      	ldr	r3, [r3, #0]
 8102b3a:	681b      	ldr	r3, [r3, #0]
 8102b3c:	f023 021e 	bic.w	r2, r3, #30
 8102b40:	68fb      	ldr	r3, [r7, #12]
 8102b42:	681b      	ldr	r3, [r3, #0]
 8102b44:	f042 0216 	orr.w	r2, r2, #22
 8102b48:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8102b4a:	68fb      	ldr	r3, [r7, #12]
 8102b4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8102b4e:	2b00      	cmp	r3, #0
 8102b50:	d03e      	beq.n	8102bd0 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 8102b52:	68fb      	ldr	r3, [r7, #12]
 8102b54:	681b      	ldr	r3, [r3, #0]
 8102b56:	681a      	ldr	r2, [r3, #0]
 8102b58:	68fb      	ldr	r3, [r7, #12]
 8102b5a:	681b      	ldr	r3, [r3, #0]
 8102b5c:	f042 0208 	orr.w	r2, r2, #8
 8102b60:	601a      	str	r2, [r3, #0]
 8102b62:	e035      	b.n	8102bd0 <HAL_DMA_Start_IT+0x260>
 8102b64:	40020010 	.word	0x40020010
 8102b68:	40020028 	.word	0x40020028
 8102b6c:	40020040 	.word	0x40020040
 8102b70:	40020058 	.word	0x40020058
 8102b74:	40020070 	.word	0x40020070
 8102b78:	40020088 	.word	0x40020088
 8102b7c:	400200a0 	.word	0x400200a0
 8102b80:	400200b8 	.word	0x400200b8
 8102b84:	40020410 	.word	0x40020410
 8102b88:	40020428 	.word	0x40020428
 8102b8c:	40020440 	.word	0x40020440
 8102b90:	40020458 	.word	0x40020458
 8102b94:	40020470 	.word	0x40020470
 8102b98:	40020488 	.word	0x40020488
 8102b9c:	400204a0 	.word	0x400204a0
 8102ba0:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8102ba4:	68fb      	ldr	r3, [r7, #12]
 8102ba6:	681b      	ldr	r3, [r3, #0]
 8102ba8:	681b      	ldr	r3, [r3, #0]
 8102baa:	f023 020e 	bic.w	r2, r3, #14
 8102bae:	68fb      	ldr	r3, [r7, #12]
 8102bb0:	681b      	ldr	r3, [r3, #0]
 8102bb2:	f042 020a 	orr.w	r2, r2, #10
 8102bb6:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8102bb8:	68fb      	ldr	r3, [r7, #12]
 8102bba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8102bbc:	2b00      	cmp	r3, #0
 8102bbe:	d007      	beq.n	8102bd0 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8102bc0:	68fb      	ldr	r3, [r7, #12]
 8102bc2:	681b      	ldr	r3, [r3, #0]
 8102bc4:	681a      	ldr	r2, [r3, #0]
 8102bc6:	68fb      	ldr	r3, [r7, #12]
 8102bc8:	681b      	ldr	r3, [r3, #0]
 8102bca:	f042 0204 	orr.w	r2, r2, #4
 8102bce:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8102bd0:	68fb      	ldr	r3, [r7, #12]
 8102bd2:	681b      	ldr	r3, [r3, #0]
 8102bd4:	4a83      	ldr	r2, [pc, #524]	; (8102de4 <HAL_DMA_Start_IT+0x474>)
 8102bd6:	4293      	cmp	r3, r2
 8102bd8:	d072      	beq.n	8102cc0 <HAL_DMA_Start_IT+0x350>
 8102bda:	68fb      	ldr	r3, [r7, #12]
 8102bdc:	681b      	ldr	r3, [r3, #0]
 8102bde:	4a82      	ldr	r2, [pc, #520]	; (8102de8 <HAL_DMA_Start_IT+0x478>)
 8102be0:	4293      	cmp	r3, r2
 8102be2:	d06d      	beq.n	8102cc0 <HAL_DMA_Start_IT+0x350>
 8102be4:	68fb      	ldr	r3, [r7, #12]
 8102be6:	681b      	ldr	r3, [r3, #0]
 8102be8:	4a80      	ldr	r2, [pc, #512]	; (8102dec <HAL_DMA_Start_IT+0x47c>)
 8102bea:	4293      	cmp	r3, r2
 8102bec:	d068      	beq.n	8102cc0 <HAL_DMA_Start_IT+0x350>
 8102bee:	68fb      	ldr	r3, [r7, #12]
 8102bf0:	681b      	ldr	r3, [r3, #0]
 8102bf2:	4a7f      	ldr	r2, [pc, #508]	; (8102df0 <HAL_DMA_Start_IT+0x480>)
 8102bf4:	4293      	cmp	r3, r2
 8102bf6:	d063      	beq.n	8102cc0 <HAL_DMA_Start_IT+0x350>
 8102bf8:	68fb      	ldr	r3, [r7, #12]
 8102bfa:	681b      	ldr	r3, [r3, #0]
 8102bfc:	4a7d      	ldr	r2, [pc, #500]	; (8102df4 <HAL_DMA_Start_IT+0x484>)
 8102bfe:	4293      	cmp	r3, r2
 8102c00:	d05e      	beq.n	8102cc0 <HAL_DMA_Start_IT+0x350>
 8102c02:	68fb      	ldr	r3, [r7, #12]
 8102c04:	681b      	ldr	r3, [r3, #0]
 8102c06:	4a7c      	ldr	r2, [pc, #496]	; (8102df8 <HAL_DMA_Start_IT+0x488>)
 8102c08:	4293      	cmp	r3, r2
 8102c0a:	d059      	beq.n	8102cc0 <HAL_DMA_Start_IT+0x350>
 8102c0c:	68fb      	ldr	r3, [r7, #12]
 8102c0e:	681b      	ldr	r3, [r3, #0]
 8102c10:	4a7a      	ldr	r2, [pc, #488]	; (8102dfc <HAL_DMA_Start_IT+0x48c>)
 8102c12:	4293      	cmp	r3, r2
 8102c14:	d054      	beq.n	8102cc0 <HAL_DMA_Start_IT+0x350>
 8102c16:	68fb      	ldr	r3, [r7, #12]
 8102c18:	681b      	ldr	r3, [r3, #0]
 8102c1a:	4a79      	ldr	r2, [pc, #484]	; (8102e00 <HAL_DMA_Start_IT+0x490>)
 8102c1c:	4293      	cmp	r3, r2
 8102c1e:	d04f      	beq.n	8102cc0 <HAL_DMA_Start_IT+0x350>
 8102c20:	68fb      	ldr	r3, [r7, #12]
 8102c22:	681b      	ldr	r3, [r3, #0]
 8102c24:	4a77      	ldr	r2, [pc, #476]	; (8102e04 <HAL_DMA_Start_IT+0x494>)
 8102c26:	4293      	cmp	r3, r2
 8102c28:	d04a      	beq.n	8102cc0 <HAL_DMA_Start_IT+0x350>
 8102c2a:	68fb      	ldr	r3, [r7, #12]
 8102c2c:	681b      	ldr	r3, [r3, #0]
 8102c2e:	4a76      	ldr	r2, [pc, #472]	; (8102e08 <HAL_DMA_Start_IT+0x498>)
 8102c30:	4293      	cmp	r3, r2
 8102c32:	d045      	beq.n	8102cc0 <HAL_DMA_Start_IT+0x350>
 8102c34:	68fb      	ldr	r3, [r7, #12]
 8102c36:	681b      	ldr	r3, [r3, #0]
 8102c38:	4a74      	ldr	r2, [pc, #464]	; (8102e0c <HAL_DMA_Start_IT+0x49c>)
 8102c3a:	4293      	cmp	r3, r2
 8102c3c:	d040      	beq.n	8102cc0 <HAL_DMA_Start_IT+0x350>
 8102c3e:	68fb      	ldr	r3, [r7, #12]
 8102c40:	681b      	ldr	r3, [r3, #0]
 8102c42:	4a73      	ldr	r2, [pc, #460]	; (8102e10 <HAL_DMA_Start_IT+0x4a0>)
 8102c44:	4293      	cmp	r3, r2
 8102c46:	d03b      	beq.n	8102cc0 <HAL_DMA_Start_IT+0x350>
 8102c48:	68fb      	ldr	r3, [r7, #12]
 8102c4a:	681b      	ldr	r3, [r3, #0]
 8102c4c:	4a71      	ldr	r2, [pc, #452]	; (8102e14 <HAL_DMA_Start_IT+0x4a4>)
 8102c4e:	4293      	cmp	r3, r2
 8102c50:	d036      	beq.n	8102cc0 <HAL_DMA_Start_IT+0x350>
 8102c52:	68fb      	ldr	r3, [r7, #12]
 8102c54:	681b      	ldr	r3, [r3, #0]
 8102c56:	4a70      	ldr	r2, [pc, #448]	; (8102e18 <HAL_DMA_Start_IT+0x4a8>)
 8102c58:	4293      	cmp	r3, r2
 8102c5a:	d031      	beq.n	8102cc0 <HAL_DMA_Start_IT+0x350>
 8102c5c:	68fb      	ldr	r3, [r7, #12]
 8102c5e:	681b      	ldr	r3, [r3, #0]
 8102c60:	4a6e      	ldr	r2, [pc, #440]	; (8102e1c <HAL_DMA_Start_IT+0x4ac>)
 8102c62:	4293      	cmp	r3, r2
 8102c64:	d02c      	beq.n	8102cc0 <HAL_DMA_Start_IT+0x350>
 8102c66:	68fb      	ldr	r3, [r7, #12]
 8102c68:	681b      	ldr	r3, [r3, #0]
 8102c6a:	4a6d      	ldr	r2, [pc, #436]	; (8102e20 <HAL_DMA_Start_IT+0x4b0>)
 8102c6c:	4293      	cmp	r3, r2
 8102c6e:	d027      	beq.n	8102cc0 <HAL_DMA_Start_IT+0x350>
 8102c70:	68fb      	ldr	r3, [r7, #12]
 8102c72:	681b      	ldr	r3, [r3, #0]
 8102c74:	4a6b      	ldr	r2, [pc, #428]	; (8102e24 <HAL_DMA_Start_IT+0x4b4>)
 8102c76:	4293      	cmp	r3, r2
 8102c78:	d022      	beq.n	8102cc0 <HAL_DMA_Start_IT+0x350>
 8102c7a:	68fb      	ldr	r3, [r7, #12]
 8102c7c:	681b      	ldr	r3, [r3, #0]
 8102c7e:	4a6a      	ldr	r2, [pc, #424]	; (8102e28 <HAL_DMA_Start_IT+0x4b8>)
 8102c80:	4293      	cmp	r3, r2
 8102c82:	d01d      	beq.n	8102cc0 <HAL_DMA_Start_IT+0x350>
 8102c84:	68fb      	ldr	r3, [r7, #12]
 8102c86:	681b      	ldr	r3, [r3, #0]
 8102c88:	4a68      	ldr	r2, [pc, #416]	; (8102e2c <HAL_DMA_Start_IT+0x4bc>)
 8102c8a:	4293      	cmp	r3, r2
 8102c8c:	d018      	beq.n	8102cc0 <HAL_DMA_Start_IT+0x350>
 8102c8e:	68fb      	ldr	r3, [r7, #12]
 8102c90:	681b      	ldr	r3, [r3, #0]
 8102c92:	4a67      	ldr	r2, [pc, #412]	; (8102e30 <HAL_DMA_Start_IT+0x4c0>)
 8102c94:	4293      	cmp	r3, r2
 8102c96:	d013      	beq.n	8102cc0 <HAL_DMA_Start_IT+0x350>
 8102c98:	68fb      	ldr	r3, [r7, #12]
 8102c9a:	681b      	ldr	r3, [r3, #0]
 8102c9c:	4a65      	ldr	r2, [pc, #404]	; (8102e34 <HAL_DMA_Start_IT+0x4c4>)
 8102c9e:	4293      	cmp	r3, r2
 8102ca0:	d00e      	beq.n	8102cc0 <HAL_DMA_Start_IT+0x350>
 8102ca2:	68fb      	ldr	r3, [r7, #12]
 8102ca4:	681b      	ldr	r3, [r3, #0]
 8102ca6:	4a64      	ldr	r2, [pc, #400]	; (8102e38 <HAL_DMA_Start_IT+0x4c8>)
 8102ca8:	4293      	cmp	r3, r2
 8102caa:	d009      	beq.n	8102cc0 <HAL_DMA_Start_IT+0x350>
 8102cac:	68fb      	ldr	r3, [r7, #12]
 8102cae:	681b      	ldr	r3, [r3, #0]
 8102cb0:	4a62      	ldr	r2, [pc, #392]	; (8102e3c <HAL_DMA_Start_IT+0x4cc>)
 8102cb2:	4293      	cmp	r3, r2
 8102cb4:	d004      	beq.n	8102cc0 <HAL_DMA_Start_IT+0x350>
 8102cb6:	68fb      	ldr	r3, [r7, #12]
 8102cb8:	681b      	ldr	r3, [r3, #0]
 8102cba:	4a61      	ldr	r2, [pc, #388]	; (8102e40 <HAL_DMA_Start_IT+0x4d0>)
 8102cbc:	4293      	cmp	r3, r2
 8102cbe:	d101      	bne.n	8102cc4 <HAL_DMA_Start_IT+0x354>
 8102cc0:	2301      	movs	r3, #1
 8102cc2:	e000      	b.n	8102cc6 <HAL_DMA_Start_IT+0x356>
 8102cc4:	2300      	movs	r3, #0
 8102cc6:	2b00      	cmp	r3, #0
 8102cc8:	d01a      	beq.n	8102d00 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8102cca:	68fb      	ldr	r3, [r7, #12]
 8102ccc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8102cce:	681b      	ldr	r3, [r3, #0]
 8102cd0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8102cd4:	2b00      	cmp	r3, #0
 8102cd6:	d007      	beq.n	8102ce8 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8102cd8:	68fb      	ldr	r3, [r7, #12]
 8102cda:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8102cdc:	681a      	ldr	r2, [r3, #0]
 8102cde:	68fb      	ldr	r3, [r7, #12]
 8102ce0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8102ce2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8102ce6:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 8102ce8:	68fb      	ldr	r3, [r7, #12]
 8102cea:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8102cec:	2b00      	cmp	r3, #0
 8102cee:	d007      	beq.n	8102d00 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8102cf0:	68fb      	ldr	r3, [r7, #12]
 8102cf2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8102cf4:	681a      	ldr	r2, [r3, #0]
 8102cf6:	68fb      	ldr	r3, [r7, #12]
 8102cf8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8102cfa:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8102cfe:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8102d00:	68fb      	ldr	r3, [r7, #12]
 8102d02:	681b      	ldr	r3, [r3, #0]
 8102d04:	4a37      	ldr	r2, [pc, #220]	; (8102de4 <HAL_DMA_Start_IT+0x474>)
 8102d06:	4293      	cmp	r3, r2
 8102d08:	d04a      	beq.n	8102da0 <HAL_DMA_Start_IT+0x430>
 8102d0a:	68fb      	ldr	r3, [r7, #12]
 8102d0c:	681b      	ldr	r3, [r3, #0]
 8102d0e:	4a36      	ldr	r2, [pc, #216]	; (8102de8 <HAL_DMA_Start_IT+0x478>)
 8102d10:	4293      	cmp	r3, r2
 8102d12:	d045      	beq.n	8102da0 <HAL_DMA_Start_IT+0x430>
 8102d14:	68fb      	ldr	r3, [r7, #12]
 8102d16:	681b      	ldr	r3, [r3, #0]
 8102d18:	4a34      	ldr	r2, [pc, #208]	; (8102dec <HAL_DMA_Start_IT+0x47c>)
 8102d1a:	4293      	cmp	r3, r2
 8102d1c:	d040      	beq.n	8102da0 <HAL_DMA_Start_IT+0x430>
 8102d1e:	68fb      	ldr	r3, [r7, #12]
 8102d20:	681b      	ldr	r3, [r3, #0]
 8102d22:	4a33      	ldr	r2, [pc, #204]	; (8102df0 <HAL_DMA_Start_IT+0x480>)
 8102d24:	4293      	cmp	r3, r2
 8102d26:	d03b      	beq.n	8102da0 <HAL_DMA_Start_IT+0x430>
 8102d28:	68fb      	ldr	r3, [r7, #12]
 8102d2a:	681b      	ldr	r3, [r3, #0]
 8102d2c:	4a31      	ldr	r2, [pc, #196]	; (8102df4 <HAL_DMA_Start_IT+0x484>)
 8102d2e:	4293      	cmp	r3, r2
 8102d30:	d036      	beq.n	8102da0 <HAL_DMA_Start_IT+0x430>
 8102d32:	68fb      	ldr	r3, [r7, #12]
 8102d34:	681b      	ldr	r3, [r3, #0]
 8102d36:	4a30      	ldr	r2, [pc, #192]	; (8102df8 <HAL_DMA_Start_IT+0x488>)
 8102d38:	4293      	cmp	r3, r2
 8102d3a:	d031      	beq.n	8102da0 <HAL_DMA_Start_IT+0x430>
 8102d3c:	68fb      	ldr	r3, [r7, #12]
 8102d3e:	681b      	ldr	r3, [r3, #0]
 8102d40:	4a2e      	ldr	r2, [pc, #184]	; (8102dfc <HAL_DMA_Start_IT+0x48c>)
 8102d42:	4293      	cmp	r3, r2
 8102d44:	d02c      	beq.n	8102da0 <HAL_DMA_Start_IT+0x430>
 8102d46:	68fb      	ldr	r3, [r7, #12]
 8102d48:	681b      	ldr	r3, [r3, #0]
 8102d4a:	4a2d      	ldr	r2, [pc, #180]	; (8102e00 <HAL_DMA_Start_IT+0x490>)
 8102d4c:	4293      	cmp	r3, r2
 8102d4e:	d027      	beq.n	8102da0 <HAL_DMA_Start_IT+0x430>
 8102d50:	68fb      	ldr	r3, [r7, #12]
 8102d52:	681b      	ldr	r3, [r3, #0]
 8102d54:	4a2b      	ldr	r2, [pc, #172]	; (8102e04 <HAL_DMA_Start_IT+0x494>)
 8102d56:	4293      	cmp	r3, r2
 8102d58:	d022      	beq.n	8102da0 <HAL_DMA_Start_IT+0x430>
 8102d5a:	68fb      	ldr	r3, [r7, #12]
 8102d5c:	681b      	ldr	r3, [r3, #0]
 8102d5e:	4a2a      	ldr	r2, [pc, #168]	; (8102e08 <HAL_DMA_Start_IT+0x498>)
 8102d60:	4293      	cmp	r3, r2
 8102d62:	d01d      	beq.n	8102da0 <HAL_DMA_Start_IT+0x430>
 8102d64:	68fb      	ldr	r3, [r7, #12]
 8102d66:	681b      	ldr	r3, [r3, #0]
 8102d68:	4a28      	ldr	r2, [pc, #160]	; (8102e0c <HAL_DMA_Start_IT+0x49c>)
 8102d6a:	4293      	cmp	r3, r2
 8102d6c:	d018      	beq.n	8102da0 <HAL_DMA_Start_IT+0x430>
 8102d6e:	68fb      	ldr	r3, [r7, #12]
 8102d70:	681b      	ldr	r3, [r3, #0]
 8102d72:	4a27      	ldr	r2, [pc, #156]	; (8102e10 <HAL_DMA_Start_IT+0x4a0>)
 8102d74:	4293      	cmp	r3, r2
 8102d76:	d013      	beq.n	8102da0 <HAL_DMA_Start_IT+0x430>
 8102d78:	68fb      	ldr	r3, [r7, #12]
 8102d7a:	681b      	ldr	r3, [r3, #0]
 8102d7c:	4a25      	ldr	r2, [pc, #148]	; (8102e14 <HAL_DMA_Start_IT+0x4a4>)
 8102d7e:	4293      	cmp	r3, r2
 8102d80:	d00e      	beq.n	8102da0 <HAL_DMA_Start_IT+0x430>
 8102d82:	68fb      	ldr	r3, [r7, #12]
 8102d84:	681b      	ldr	r3, [r3, #0]
 8102d86:	4a24      	ldr	r2, [pc, #144]	; (8102e18 <HAL_DMA_Start_IT+0x4a8>)
 8102d88:	4293      	cmp	r3, r2
 8102d8a:	d009      	beq.n	8102da0 <HAL_DMA_Start_IT+0x430>
 8102d8c:	68fb      	ldr	r3, [r7, #12]
 8102d8e:	681b      	ldr	r3, [r3, #0]
 8102d90:	4a22      	ldr	r2, [pc, #136]	; (8102e1c <HAL_DMA_Start_IT+0x4ac>)
 8102d92:	4293      	cmp	r3, r2
 8102d94:	d004      	beq.n	8102da0 <HAL_DMA_Start_IT+0x430>
 8102d96:	68fb      	ldr	r3, [r7, #12]
 8102d98:	681b      	ldr	r3, [r3, #0]
 8102d9a:	4a21      	ldr	r2, [pc, #132]	; (8102e20 <HAL_DMA_Start_IT+0x4b0>)
 8102d9c:	4293      	cmp	r3, r2
 8102d9e:	d108      	bne.n	8102db2 <HAL_DMA_Start_IT+0x442>
 8102da0:	68fb      	ldr	r3, [r7, #12]
 8102da2:	681b      	ldr	r3, [r3, #0]
 8102da4:	681a      	ldr	r2, [r3, #0]
 8102da6:	68fb      	ldr	r3, [r7, #12]
 8102da8:	681b      	ldr	r3, [r3, #0]
 8102daa:	f042 0201 	orr.w	r2, r2, #1
 8102dae:	601a      	str	r2, [r3, #0]
 8102db0:	e012      	b.n	8102dd8 <HAL_DMA_Start_IT+0x468>
 8102db2:	68fb      	ldr	r3, [r7, #12]
 8102db4:	681b      	ldr	r3, [r3, #0]
 8102db6:	681a      	ldr	r2, [r3, #0]
 8102db8:	68fb      	ldr	r3, [r7, #12]
 8102dba:	681b      	ldr	r3, [r3, #0]
 8102dbc:	f042 0201 	orr.w	r2, r2, #1
 8102dc0:	601a      	str	r2, [r3, #0]
 8102dc2:	e009      	b.n	8102dd8 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8102dc4:	68fb      	ldr	r3, [r7, #12]
 8102dc6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8102dca:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8102dcc:	68fb      	ldr	r3, [r7, #12]
 8102dce:	2200      	movs	r2, #0
 8102dd0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Return error status */
    status = HAL_ERROR;
 8102dd4:	2301      	movs	r3, #1
 8102dd6:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8102dd8:	7dfb      	ldrb	r3, [r7, #23]
}
 8102dda:	4618      	mov	r0, r3
 8102ddc:	3718      	adds	r7, #24
 8102dde:	46bd      	mov	sp, r7
 8102de0:	bd80      	pop	{r7, pc}
 8102de2:	bf00      	nop
 8102de4:	40020010 	.word	0x40020010
 8102de8:	40020028 	.word	0x40020028
 8102dec:	40020040 	.word	0x40020040
 8102df0:	40020058 	.word	0x40020058
 8102df4:	40020070 	.word	0x40020070
 8102df8:	40020088 	.word	0x40020088
 8102dfc:	400200a0 	.word	0x400200a0
 8102e00:	400200b8 	.word	0x400200b8
 8102e04:	40020410 	.word	0x40020410
 8102e08:	40020428 	.word	0x40020428
 8102e0c:	40020440 	.word	0x40020440
 8102e10:	40020458 	.word	0x40020458
 8102e14:	40020470 	.word	0x40020470
 8102e18:	40020488 	.word	0x40020488
 8102e1c:	400204a0 	.word	0x400204a0
 8102e20:	400204b8 	.word	0x400204b8
 8102e24:	58025408 	.word	0x58025408
 8102e28:	5802541c 	.word	0x5802541c
 8102e2c:	58025430 	.word	0x58025430
 8102e30:	58025444 	.word	0x58025444
 8102e34:	58025458 	.word	0x58025458
 8102e38:	5802546c 	.word	0x5802546c
 8102e3c:	58025480 	.word	0x58025480
 8102e40:	58025494 	.word	0x58025494

08102e44 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8102e44:	b580      	push	{r7, lr}
 8102e46:	b08a      	sub	sp, #40	; 0x28
 8102e48:	af00      	add	r7, sp, #0
 8102e4a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8102e4c:	2300      	movs	r3, #0
 8102e4e:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8102e50:	4b67      	ldr	r3, [pc, #412]	; (8102ff0 <HAL_DMA_IRQHandler+0x1ac>)
 8102e52:	681b      	ldr	r3, [r3, #0]
 8102e54:	4a67      	ldr	r2, [pc, #412]	; (8102ff4 <HAL_DMA_IRQHandler+0x1b0>)
 8102e56:	fba2 2303 	umull	r2, r3, r2, r3
 8102e5a:	0a9b      	lsrs	r3, r3, #10
 8102e5c:	627b      	str	r3, [r7, #36]	; 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8102e5e:	687b      	ldr	r3, [r7, #4]
 8102e60:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8102e62:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8102e64:	687b      	ldr	r3, [r7, #4]
 8102e66:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8102e68:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 8102e6a:	6a3b      	ldr	r3, [r7, #32]
 8102e6c:	681b      	ldr	r3, [r3, #0]
 8102e6e:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8102e70:	69fb      	ldr	r3, [r7, #28]
 8102e72:	681b      	ldr	r3, [r3, #0]
 8102e74:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8102e76:	687b      	ldr	r3, [r7, #4]
 8102e78:	681b      	ldr	r3, [r3, #0]
 8102e7a:	4a5f      	ldr	r2, [pc, #380]	; (8102ff8 <HAL_DMA_IRQHandler+0x1b4>)
 8102e7c:	4293      	cmp	r3, r2
 8102e7e:	d04a      	beq.n	8102f16 <HAL_DMA_IRQHandler+0xd2>
 8102e80:	687b      	ldr	r3, [r7, #4]
 8102e82:	681b      	ldr	r3, [r3, #0]
 8102e84:	4a5d      	ldr	r2, [pc, #372]	; (8102ffc <HAL_DMA_IRQHandler+0x1b8>)
 8102e86:	4293      	cmp	r3, r2
 8102e88:	d045      	beq.n	8102f16 <HAL_DMA_IRQHandler+0xd2>
 8102e8a:	687b      	ldr	r3, [r7, #4]
 8102e8c:	681b      	ldr	r3, [r3, #0]
 8102e8e:	4a5c      	ldr	r2, [pc, #368]	; (8103000 <HAL_DMA_IRQHandler+0x1bc>)
 8102e90:	4293      	cmp	r3, r2
 8102e92:	d040      	beq.n	8102f16 <HAL_DMA_IRQHandler+0xd2>
 8102e94:	687b      	ldr	r3, [r7, #4]
 8102e96:	681b      	ldr	r3, [r3, #0]
 8102e98:	4a5a      	ldr	r2, [pc, #360]	; (8103004 <HAL_DMA_IRQHandler+0x1c0>)
 8102e9a:	4293      	cmp	r3, r2
 8102e9c:	d03b      	beq.n	8102f16 <HAL_DMA_IRQHandler+0xd2>
 8102e9e:	687b      	ldr	r3, [r7, #4]
 8102ea0:	681b      	ldr	r3, [r3, #0]
 8102ea2:	4a59      	ldr	r2, [pc, #356]	; (8103008 <HAL_DMA_IRQHandler+0x1c4>)
 8102ea4:	4293      	cmp	r3, r2
 8102ea6:	d036      	beq.n	8102f16 <HAL_DMA_IRQHandler+0xd2>
 8102ea8:	687b      	ldr	r3, [r7, #4]
 8102eaa:	681b      	ldr	r3, [r3, #0]
 8102eac:	4a57      	ldr	r2, [pc, #348]	; (810300c <HAL_DMA_IRQHandler+0x1c8>)
 8102eae:	4293      	cmp	r3, r2
 8102eb0:	d031      	beq.n	8102f16 <HAL_DMA_IRQHandler+0xd2>
 8102eb2:	687b      	ldr	r3, [r7, #4]
 8102eb4:	681b      	ldr	r3, [r3, #0]
 8102eb6:	4a56      	ldr	r2, [pc, #344]	; (8103010 <HAL_DMA_IRQHandler+0x1cc>)
 8102eb8:	4293      	cmp	r3, r2
 8102eba:	d02c      	beq.n	8102f16 <HAL_DMA_IRQHandler+0xd2>
 8102ebc:	687b      	ldr	r3, [r7, #4]
 8102ebe:	681b      	ldr	r3, [r3, #0]
 8102ec0:	4a54      	ldr	r2, [pc, #336]	; (8103014 <HAL_DMA_IRQHandler+0x1d0>)
 8102ec2:	4293      	cmp	r3, r2
 8102ec4:	d027      	beq.n	8102f16 <HAL_DMA_IRQHandler+0xd2>
 8102ec6:	687b      	ldr	r3, [r7, #4]
 8102ec8:	681b      	ldr	r3, [r3, #0]
 8102eca:	4a53      	ldr	r2, [pc, #332]	; (8103018 <HAL_DMA_IRQHandler+0x1d4>)
 8102ecc:	4293      	cmp	r3, r2
 8102ece:	d022      	beq.n	8102f16 <HAL_DMA_IRQHandler+0xd2>
 8102ed0:	687b      	ldr	r3, [r7, #4]
 8102ed2:	681b      	ldr	r3, [r3, #0]
 8102ed4:	4a51      	ldr	r2, [pc, #324]	; (810301c <HAL_DMA_IRQHandler+0x1d8>)
 8102ed6:	4293      	cmp	r3, r2
 8102ed8:	d01d      	beq.n	8102f16 <HAL_DMA_IRQHandler+0xd2>
 8102eda:	687b      	ldr	r3, [r7, #4]
 8102edc:	681b      	ldr	r3, [r3, #0]
 8102ede:	4a50      	ldr	r2, [pc, #320]	; (8103020 <HAL_DMA_IRQHandler+0x1dc>)
 8102ee0:	4293      	cmp	r3, r2
 8102ee2:	d018      	beq.n	8102f16 <HAL_DMA_IRQHandler+0xd2>
 8102ee4:	687b      	ldr	r3, [r7, #4]
 8102ee6:	681b      	ldr	r3, [r3, #0]
 8102ee8:	4a4e      	ldr	r2, [pc, #312]	; (8103024 <HAL_DMA_IRQHandler+0x1e0>)
 8102eea:	4293      	cmp	r3, r2
 8102eec:	d013      	beq.n	8102f16 <HAL_DMA_IRQHandler+0xd2>
 8102eee:	687b      	ldr	r3, [r7, #4]
 8102ef0:	681b      	ldr	r3, [r3, #0]
 8102ef2:	4a4d      	ldr	r2, [pc, #308]	; (8103028 <HAL_DMA_IRQHandler+0x1e4>)
 8102ef4:	4293      	cmp	r3, r2
 8102ef6:	d00e      	beq.n	8102f16 <HAL_DMA_IRQHandler+0xd2>
 8102ef8:	687b      	ldr	r3, [r7, #4]
 8102efa:	681b      	ldr	r3, [r3, #0]
 8102efc:	4a4b      	ldr	r2, [pc, #300]	; (810302c <HAL_DMA_IRQHandler+0x1e8>)
 8102efe:	4293      	cmp	r3, r2
 8102f00:	d009      	beq.n	8102f16 <HAL_DMA_IRQHandler+0xd2>
 8102f02:	687b      	ldr	r3, [r7, #4]
 8102f04:	681b      	ldr	r3, [r3, #0]
 8102f06:	4a4a      	ldr	r2, [pc, #296]	; (8103030 <HAL_DMA_IRQHandler+0x1ec>)
 8102f08:	4293      	cmp	r3, r2
 8102f0a:	d004      	beq.n	8102f16 <HAL_DMA_IRQHandler+0xd2>
 8102f0c:	687b      	ldr	r3, [r7, #4]
 8102f0e:	681b      	ldr	r3, [r3, #0]
 8102f10:	4a48      	ldr	r2, [pc, #288]	; (8103034 <HAL_DMA_IRQHandler+0x1f0>)
 8102f12:	4293      	cmp	r3, r2
 8102f14:	d101      	bne.n	8102f1a <HAL_DMA_IRQHandler+0xd6>
 8102f16:	2301      	movs	r3, #1
 8102f18:	e000      	b.n	8102f1c <HAL_DMA_IRQHandler+0xd8>
 8102f1a:	2300      	movs	r3, #0
 8102f1c:	2b00      	cmp	r3, #0
 8102f1e:	f000 842b 	beq.w	8103778 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8102f22:	687b      	ldr	r3, [r7, #4]
 8102f24:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8102f26:	f003 031f 	and.w	r3, r3, #31
 8102f2a:	2208      	movs	r2, #8
 8102f2c:	409a      	lsls	r2, r3
 8102f2e:	69bb      	ldr	r3, [r7, #24]
 8102f30:	4013      	ands	r3, r2
 8102f32:	2b00      	cmp	r3, #0
 8102f34:	f000 80a2 	beq.w	810307c <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8102f38:	687b      	ldr	r3, [r7, #4]
 8102f3a:	681b      	ldr	r3, [r3, #0]
 8102f3c:	4a2e      	ldr	r2, [pc, #184]	; (8102ff8 <HAL_DMA_IRQHandler+0x1b4>)
 8102f3e:	4293      	cmp	r3, r2
 8102f40:	d04a      	beq.n	8102fd8 <HAL_DMA_IRQHandler+0x194>
 8102f42:	687b      	ldr	r3, [r7, #4]
 8102f44:	681b      	ldr	r3, [r3, #0]
 8102f46:	4a2d      	ldr	r2, [pc, #180]	; (8102ffc <HAL_DMA_IRQHandler+0x1b8>)
 8102f48:	4293      	cmp	r3, r2
 8102f4a:	d045      	beq.n	8102fd8 <HAL_DMA_IRQHandler+0x194>
 8102f4c:	687b      	ldr	r3, [r7, #4]
 8102f4e:	681b      	ldr	r3, [r3, #0]
 8102f50:	4a2b      	ldr	r2, [pc, #172]	; (8103000 <HAL_DMA_IRQHandler+0x1bc>)
 8102f52:	4293      	cmp	r3, r2
 8102f54:	d040      	beq.n	8102fd8 <HAL_DMA_IRQHandler+0x194>
 8102f56:	687b      	ldr	r3, [r7, #4]
 8102f58:	681b      	ldr	r3, [r3, #0]
 8102f5a:	4a2a      	ldr	r2, [pc, #168]	; (8103004 <HAL_DMA_IRQHandler+0x1c0>)
 8102f5c:	4293      	cmp	r3, r2
 8102f5e:	d03b      	beq.n	8102fd8 <HAL_DMA_IRQHandler+0x194>
 8102f60:	687b      	ldr	r3, [r7, #4]
 8102f62:	681b      	ldr	r3, [r3, #0]
 8102f64:	4a28      	ldr	r2, [pc, #160]	; (8103008 <HAL_DMA_IRQHandler+0x1c4>)
 8102f66:	4293      	cmp	r3, r2
 8102f68:	d036      	beq.n	8102fd8 <HAL_DMA_IRQHandler+0x194>
 8102f6a:	687b      	ldr	r3, [r7, #4]
 8102f6c:	681b      	ldr	r3, [r3, #0]
 8102f6e:	4a27      	ldr	r2, [pc, #156]	; (810300c <HAL_DMA_IRQHandler+0x1c8>)
 8102f70:	4293      	cmp	r3, r2
 8102f72:	d031      	beq.n	8102fd8 <HAL_DMA_IRQHandler+0x194>
 8102f74:	687b      	ldr	r3, [r7, #4]
 8102f76:	681b      	ldr	r3, [r3, #0]
 8102f78:	4a25      	ldr	r2, [pc, #148]	; (8103010 <HAL_DMA_IRQHandler+0x1cc>)
 8102f7a:	4293      	cmp	r3, r2
 8102f7c:	d02c      	beq.n	8102fd8 <HAL_DMA_IRQHandler+0x194>
 8102f7e:	687b      	ldr	r3, [r7, #4]
 8102f80:	681b      	ldr	r3, [r3, #0]
 8102f82:	4a24      	ldr	r2, [pc, #144]	; (8103014 <HAL_DMA_IRQHandler+0x1d0>)
 8102f84:	4293      	cmp	r3, r2
 8102f86:	d027      	beq.n	8102fd8 <HAL_DMA_IRQHandler+0x194>
 8102f88:	687b      	ldr	r3, [r7, #4]
 8102f8a:	681b      	ldr	r3, [r3, #0]
 8102f8c:	4a22      	ldr	r2, [pc, #136]	; (8103018 <HAL_DMA_IRQHandler+0x1d4>)
 8102f8e:	4293      	cmp	r3, r2
 8102f90:	d022      	beq.n	8102fd8 <HAL_DMA_IRQHandler+0x194>
 8102f92:	687b      	ldr	r3, [r7, #4]
 8102f94:	681b      	ldr	r3, [r3, #0]
 8102f96:	4a21      	ldr	r2, [pc, #132]	; (810301c <HAL_DMA_IRQHandler+0x1d8>)
 8102f98:	4293      	cmp	r3, r2
 8102f9a:	d01d      	beq.n	8102fd8 <HAL_DMA_IRQHandler+0x194>
 8102f9c:	687b      	ldr	r3, [r7, #4]
 8102f9e:	681b      	ldr	r3, [r3, #0]
 8102fa0:	4a1f      	ldr	r2, [pc, #124]	; (8103020 <HAL_DMA_IRQHandler+0x1dc>)
 8102fa2:	4293      	cmp	r3, r2
 8102fa4:	d018      	beq.n	8102fd8 <HAL_DMA_IRQHandler+0x194>
 8102fa6:	687b      	ldr	r3, [r7, #4]
 8102fa8:	681b      	ldr	r3, [r3, #0]
 8102faa:	4a1e      	ldr	r2, [pc, #120]	; (8103024 <HAL_DMA_IRQHandler+0x1e0>)
 8102fac:	4293      	cmp	r3, r2
 8102fae:	d013      	beq.n	8102fd8 <HAL_DMA_IRQHandler+0x194>
 8102fb0:	687b      	ldr	r3, [r7, #4]
 8102fb2:	681b      	ldr	r3, [r3, #0]
 8102fb4:	4a1c      	ldr	r2, [pc, #112]	; (8103028 <HAL_DMA_IRQHandler+0x1e4>)
 8102fb6:	4293      	cmp	r3, r2
 8102fb8:	d00e      	beq.n	8102fd8 <HAL_DMA_IRQHandler+0x194>
 8102fba:	687b      	ldr	r3, [r7, #4]
 8102fbc:	681b      	ldr	r3, [r3, #0]
 8102fbe:	4a1b      	ldr	r2, [pc, #108]	; (810302c <HAL_DMA_IRQHandler+0x1e8>)
 8102fc0:	4293      	cmp	r3, r2
 8102fc2:	d009      	beq.n	8102fd8 <HAL_DMA_IRQHandler+0x194>
 8102fc4:	687b      	ldr	r3, [r7, #4]
 8102fc6:	681b      	ldr	r3, [r3, #0]
 8102fc8:	4a19      	ldr	r2, [pc, #100]	; (8103030 <HAL_DMA_IRQHandler+0x1ec>)
 8102fca:	4293      	cmp	r3, r2
 8102fcc:	d004      	beq.n	8102fd8 <HAL_DMA_IRQHandler+0x194>
 8102fce:	687b      	ldr	r3, [r7, #4]
 8102fd0:	681b      	ldr	r3, [r3, #0]
 8102fd2:	4a18      	ldr	r2, [pc, #96]	; (8103034 <HAL_DMA_IRQHandler+0x1f0>)
 8102fd4:	4293      	cmp	r3, r2
 8102fd6:	d12f      	bne.n	8103038 <HAL_DMA_IRQHandler+0x1f4>
 8102fd8:	687b      	ldr	r3, [r7, #4]
 8102fda:	681b      	ldr	r3, [r3, #0]
 8102fdc:	681b      	ldr	r3, [r3, #0]
 8102fde:	f003 0304 	and.w	r3, r3, #4
 8102fe2:	2b00      	cmp	r3, #0
 8102fe4:	bf14      	ite	ne
 8102fe6:	2301      	movne	r3, #1
 8102fe8:	2300      	moveq	r3, #0
 8102fea:	b2db      	uxtb	r3, r3
 8102fec:	e02e      	b.n	810304c <HAL_DMA_IRQHandler+0x208>
 8102fee:	bf00      	nop
 8102ff0:	10000000 	.word	0x10000000
 8102ff4:	1b4e81b5 	.word	0x1b4e81b5
 8102ff8:	40020010 	.word	0x40020010
 8102ffc:	40020028 	.word	0x40020028
 8103000:	40020040 	.word	0x40020040
 8103004:	40020058 	.word	0x40020058
 8103008:	40020070 	.word	0x40020070
 810300c:	40020088 	.word	0x40020088
 8103010:	400200a0 	.word	0x400200a0
 8103014:	400200b8 	.word	0x400200b8
 8103018:	40020410 	.word	0x40020410
 810301c:	40020428 	.word	0x40020428
 8103020:	40020440 	.word	0x40020440
 8103024:	40020458 	.word	0x40020458
 8103028:	40020470 	.word	0x40020470
 810302c:	40020488 	.word	0x40020488
 8103030:	400204a0 	.word	0x400204a0
 8103034:	400204b8 	.word	0x400204b8
 8103038:	687b      	ldr	r3, [r7, #4]
 810303a:	681b      	ldr	r3, [r3, #0]
 810303c:	681b      	ldr	r3, [r3, #0]
 810303e:	f003 0308 	and.w	r3, r3, #8
 8103042:	2b00      	cmp	r3, #0
 8103044:	bf14      	ite	ne
 8103046:	2301      	movne	r3, #1
 8103048:	2300      	moveq	r3, #0
 810304a:	b2db      	uxtb	r3, r3
 810304c:	2b00      	cmp	r3, #0
 810304e:	d015      	beq.n	810307c <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8103050:	687b      	ldr	r3, [r7, #4]
 8103052:	681b      	ldr	r3, [r3, #0]
 8103054:	681a      	ldr	r2, [r3, #0]
 8103056:	687b      	ldr	r3, [r7, #4]
 8103058:	681b      	ldr	r3, [r3, #0]
 810305a:	f022 0204 	bic.w	r2, r2, #4
 810305e:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8103060:	687b      	ldr	r3, [r7, #4]
 8103062:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8103064:	f003 031f 	and.w	r3, r3, #31
 8103068:	2208      	movs	r2, #8
 810306a:	409a      	lsls	r2, r3
 810306c:	6a3b      	ldr	r3, [r7, #32]
 810306e:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8103070:	687b      	ldr	r3, [r7, #4]
 8103072:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8103074:	f043 0201 	orr.w	r2, r3, #1
 8103078:	687b      	ldr	r3, [r7, #4]
 810307a:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 810307c:	687b      	ldr	r3, [r7, #4]
 810307e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8103080:	f003 031f 	and.w	r3, r3, #31
 8103084:	69ba      	ldr	r2, [r7, #24]
 8103086:	fa22 f303 	lsr.w	r3, r2, r3
 810308a:	f003 0301 	and.w	r3, r3, #1
 810308e:	2b00      	cmp	r3, #0
 8103090:	d06e      	beq.n	8103170 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8103092:	687b      	ldr	r3, [r7, #4]
 8103094:	681b      	ldr	r3, [r3, #0]
 8103096:	4a69      	ldr	r2, [pc, #420]	; (810323c <HAL_DMA_IRQHandler+0x3f8>)
 8103098:	4293      	cmp	r3, r2
 810309a:	d04a      	beq.n	8103132 <HAL_DMA_IRQHandler+0x2ee>
 810309c:	687b      	ldr	r3, [r7, #4]
 810309e:	681b      	ldr	r3, [r3, #0]
 81030a0:	4a67      	ldr	r2, [pc, #412]	; (8103240 <HAL_DMA_IRQHandler+0x3fc>)
 81030a2:	4293      	cmp	r3, r2
 81030a4:	d045      	beq.n	8103132 <HAL_DMA_IRQHandler+0x2ee>
 81030a6:	687b      	ldr	r3, [r7, #4]
 81030a8:	681b      	ldr	r3, [r3, #0]
 81030aa:	4a66      	ldr	r2, [pc, #408]	; (8103244 <HAL_DMA_IRQHandler+0x400>)
 81030ac:	4293      	cmp	r3, r2
 81030ae:	d040      	beq.n	8103132 <HAL_DMA_IRQHandler+0x2ee>
 81030b0:	687b      	ldr	r3, [r7, #4]
 81030b2:	681b      	ldr	r3, [r3, #0]
 81030b4:	4a64      	ldr	r2, [pc, #400]	; (8103248 <HAL_DMA_IRQHandler+0x404>)
 81030b6:	4293      	cmp	r3, r2
 81030b8:	d03b      	beq.n	8103132 <HAL_DMA_IRQHandler+0x2ee>
 81030ba:	687b      	ldr	r3, [r7, #4]
 81030bc:	681b      	ldr	r3, [r3, #0]
 81030be:	4a63      	ldr	r2, [pc, #396]	; (810324c <HAL_DMA_IRQHandler+0x408>)
 81030c0:	4293      	cmp	r3, r2
 81030c2:	d036      	beq.n	8103132 <HAL_DMA_IRQHandler+0x2ee>
 81030c4:	687b      	ldr	r3, [r7, #4]
 81030c6:	681b      	ldr	r3, [r3, #0]
 81030c8:	4a61      	ldr	r2, [pc, #388]	; (8103250 <HAL_DMA_IRQHandler+0x40c>)
 81030ca:	4293      	cmp	r3, r2
 81030cc:	d031      	beq.n	8103132 <HAL_DMA_IRQHandler+0x2ee>
 81030ce:	687b      	ldr	r3, [r7, #4]
 81030d0:	681b      	ldr	r3, [r3, #0]
 81030d2:	4a60      	ldr	r2, [pc, #384]	; (8103254 <HAL_DMA_IRQHandler+0x410>)
 81030d4:	4293      	cmp	r3, r2
 81030d6:	d02c      	beq.n	8103132 <HAL_DMA_IRQHandler+0x2ee>
 81030d8:	687b      	ldr	r3, [r7, #4]
 81030da:	681b      	ldr	r3, [r3, #0]
 81030dc:	4a5e      	ldr	r2, [pc, #376]	; (8103258 <HAL_DMA_IRQHandler+0x414>)
 81030de:	4293      	cmp	r3, r2
 81030e0:	d027      	beq.n	8103132 <HAL_DMA_IRQHandler+0x2ee>
 81030e2:	687b      	ldr	r3, [r7, #4]
 81030e4:	681b      	ldr	r3, [r3, #0]
 81030e6:	4a5d      	ldr	r2, [pc, #372]	; (810325c <HAL_DMA_IRQHandler+0x418>)
 81030e8:	4293      	cmp	r3, r2
 81030ea:	d022      	beq.n	8103132 <HAL_DMA_IRQHandler+0x2ee>
 81030ec:	687b      	ldr	r3, [r7, #4]
 81030ee:	681b      	ldr	r3, [r3, #0]
 81030f0:	4a5b      	ldr	r2, [pc, #364]	; (8103260 <HAL_DMA_IRQHandler+0x41c>)
 81030f2:	4293      	cmp	r3, r2
 81030f4:	d01d      	beq.n	8103132 <HAL_DMA_IRQHandler+0x2ee>
 81030f6:	687b      	ldr	r3, [r7, #4]
 81030f8:	681b      	ldr	r3, [r3, #0]
 81030fa:	4a5a      	ldr	r2, [pc, #360]	; (8103264 <HAL_DMA_IRQHandler+0x420>)
 81030fc:	4293      	cmp	r3, r2
 81030fe:	d018      	beq.n	8103132 <HAL_DMA_IRQHandler+0x2ee>
 8103100:	687b      	ldr	r3, [r7, #4]
 8103102:	681b      	ldr	r3, [r3, #0]
 8103104:	4a58      	ldr	r2, [pc, #352]	; (8103268 <HAL_DMA_IRQHandler+0x424>)
 8103106:	4293      	cmp	r3, r2
 8103108:	d013      	beq.n	8103132 <HAL_DMA_IRQHandler+0x2ee>
 810310a:	687b      	ldr	r3, [r7, #4]
 810310c:	681b      	ldr	r3, [r3, #0]
 810310e:	4a57      	ldr	r2, [pc, #348]	; (810326c <HAL_DMA_IRQHandler+0x428>)
 8103110:	4293      	cmp	r3, r2
 8103112:	d00e      	beq.n	8103132 <HAL_DMA_IRQHandler+0x2ee>
 8103114:	687b      	ldr	r3, [r7, #4]
 8103116:	681b      	ldr	r3, [r3, #0]
 8103118:	4a55      	ldr	r2, [pc, #340]	; (8103270 <HAL_DMA_IRQHandler+0x42c>)
 810311a:	4293      	cmp	r3, r2
 810311c:	d009      	beq.n	8103132 <HAL_DMA_IRQHandler+0x2ee>
 810311e:	687b      	ldr	r3, [r7, #4]
 8103120:	681b      	ldr	r3, [r3, #0]
 8103122:	4a54      	ldr	r2, [pc, #336]	; (8103274 <HAL_DMA_IRQHandler+0x430>)
 8103124:	4293      	cmp	r3, r2
 8103126:	d004      	beq.n	8103132 <HAL_DMA_IRQHandler+0x2ee>
 8103128:	687b      	ldr	r3, [r7, #4]
 810312a:	681b      	ldr	r3, [r3, #0]
 810312c:	4a52      	ldr	r2, [pc, #328]	; (8103278 <HAL_DMA_IRQHandler+0x434>)
 810312e:	4293      	cmp	r3, r2
 8103130:	d10a      	bne.n	8103148 <HAL_DMA_IRQHandler+0x304>
 8103132:	687b      	ldr	r3, [r7, #4]
 8103134:	681b      	ldr	r3, [r3, #0]
 8103136:	695b      	ldr	r3, [r3, #20]
 8103138:	f003 0380 	and.w	r3, r3, #128	; 0x80
 810313c:	2b00      	cmp	r3, #0
 810313e:	bf14      	ite	ne
 8103140:	2301      	movne	r3, #1
 8103142:	2300      	moveq	r3, #0
 8103144:	b2db      	uxtb	r3, r3
 8103146:	e003      	b.n	8103150 <HAL_DMA_IRQHandler+0x30c>
 8103148:	687b      	ldr	r3, [r7, #4]
 810314a:	681b      	ldr	r3, [r3, #0]
 810314c:	681b      	ldr	r3, [r3, #0]
 810314e:	2300      	movs	r3, #0
 8103150:	2b00      	cmp	r3, #0
 8103152:	d00d      	beq.n	8103170 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8103154:	687b      	ldr	r3, [r7, #4]
 8103156:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8103158:	f003 031f 	and.w	r3, r3, #31
 810315c:	2201      	movs	r2, #1
 810315e:	409a      	lsls	r2, r3
 8103160:	6a3b      	ldr	r3, [r7, #32]
 8103162:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8103164:	687b      	ldr	r3, [r7, #4]
 8103166:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8103168:	f043 0202 	orr.w	r2, r3, #2
 810316c:	687b      	ldr	r3, [r7, #4]
 810316e:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8103170:	687b      	ldr	r3, [r7, #4]
 8103172:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8103174:	f003 031f 	and.w	r3, r3, #31
 8103178:	2204      	movs	r2, #4
 810317a:	409a      	lsls	r2, r3
 810317c:	69bb      	ldr	r3, [r7, #24]
 810317e:	4013      	ands	r3, r2
 8103180:	2b00      	cmp	r3, #0
 8103182:	f000 808f 	beq.w	81032a4 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8103186:	687b      	ldr	r3, [r7, #4]
 8103188:	681b      	ldr	r3, [r3, #0]
 810318a:	4a2c      	ldr	r2, [pc, #176]	; (810323c <HAL_DMA_IRQHandler+0x3f8>)
 810318c:	4293      	cmp	r3, r2
 810318e:	d04a      	beq.n	8103226 <HAL_DMA_IRQHandler+0x3e2>
 8103190:	687b      	ldr	r3, [r7, #4]
 8103192:	681b      	ldr	r3, [r3, #0]
 8103194:	4a2a      	ldr	r2, [pc, #168]	; (8103240 <HAL_DMA_IRQHandler+0x3fc>)
 8103196:	4293      	cmp	r3, r2
 8103198:	d045      	beq.n	8103226 <HAL_DMA_IRQHandler+0x3e2>
 810319a:	687b      	ldr	r3, [r7, #4]
 810319c:	681b      	ldr	r3, [r3, #0]
 810319e:	4a29      	ldr	r2, [pc, #164]	; (8103244 <HAL_DMA_IRQHandler+0x400>)
 81031a0:	4293      	cmp	r3, r2
 81031a2:	d040      	beq.n	8103226 <HAL_DMA_IRQHandler+0x3e2>
 81031a4:	687b      	ldr	r3, [r7, #4]
 81031a6:	681b      	ldr	r3, [r3, #0]
 81031a8:	4a27      	ldr	r2, [pc, #156]	; (8103248 <HAL_DMA_IRQHandler+0x404>)
 81031aa:	4293      	cmp	r3, r2
 81031ac:	d03b      	beq.n	8103226 <HAL_DMA_IRQHandler+0x3e2>
 81031ae:	687b      	ldr	r3, [r7, #4]
 81031b0:	681b      	ldr	r3, [r3, #0]
 81031b2:	4a26      	ldr	r2, [pc, #152]	; (810324c <HAL_DMA_IRQHandler+0x408>)
 81031b4:	4293      	cmp	r3, r2
 81031b6:	d036      	beq.n	8103226 <HAL_DMA_IRQHandler+0x3e2>
 81031b8:	687b      	ldr	r3, [r7, #4]
 81031ba:	681b      	ldr	r3, [r3, #0]
 81031bc:	4a24      	ldr	r2, [pc, #144]	; (8103250 <HAL_DMA_IRQHandler+0x40c>)
 81031be:	4293      	cmp	r3, r2
 81031c0:	d031      	beq.n	8103226 <HAL_DMA_IRQHandler+0x3e2>
 81031c2:	687b      	ldr	r3, [r7, #4]
 81031c4:	681b      	ldr	r3, [r3, #0]
 81031c6:	4a23      	ldr	r2, [pc, #140]	; (8103254 <HAL_DMA_IRQHandler+0x410>)
 81031c8:	4293      	cmp	r3, r2
 81031ca:	d02c      	beq.n	8103226 <HAL_DMA_IRQHandler+0x3e2>
 81031cc:	687b      	ldr	r3, [r7, #4]
 81031ce:	681b      	ldr	r3, [r3, #0]
 81031d0:	4a21      	ldr	r2, [pc, #132]	; (8103258 <HAL_DMA_IRQHandler+0x414>)
 81031d2:	4293      	cmp	r3, r2
 81031d4:	d027      	beq.n	8103226 <HAL_DMA_IRQHandler+0x3e2>
 81031d6:	687b      	ldr	r3, [r7, #4]
 81031d8:	681b      	ldr	r3, [r3, #0]
 81031da:	4a20      	ldr	r2, [pc, #128]	; (810325c <HAL_DMA_IRQHandler+0x418>)
 81031dc:	4293      	cmp	r3, r2
 81031de:	d022      	beq.n	8103226 <HAL_DMA_IRQHandler+0x3e2>
 81031e0:	687b      	ldr	r3, [r7, #4]
 81031e2:	681b      	ldr	r3, [r3, #0]
 81031e4:	4a1e      	ldr	r2, [pc, #120]	; (8103260 <HAL_DMA_IRQHandler+0x41c>)
 81031e6:	4293      	cmp	r3, r2
 81031e8:	d01d      	beq.n	8103226 <HAL_DMA_IRQHandler+0x3e2>
 81031ea:	687b      	ldr	r3, [r7, #4]
 81031ec:	681b      	ldr	r3, [r3, #0]
 81031ee:	4a1d      	ldr	r2, [pc, #116]	; (8103264 <HAL_DMA_IRQHandler+0x420>)
 81031f0:	4293      	cmp	r3, r2
 81031f2:	d018      	beq.n	8103226 <HAL_DMA_IRQHandler+0x3e2>
 81031f4:	687b      	ldr	r3, [r7, #4]
 81031f6:	681b      	ldr	r3, [r3, #0]
 81031f8:	4a1b      	ldr	r2, [pc, #108]	; (8103268 <HAL_DMA_IRQHandler+0x424>)
 81031fa:	4293      	cmp	r3, r2
 81031fc:	d013      	beq.n	8103226 <HAL_DMA_IRQHandler+0x3e2>
 81031fe:	687b      	ldr	r3, [r7, #4]
 8103200:	681b      	ldr	r3, [r3, #0]
 8103202:	4a1a      	ldr	r2, [pc, #104]	; (810326c <HAL_DMA_IRQHandler+0x428>)
 8103204:	4293      	cmp	r3, r2
 8103206:	d00e      	beq.n	8103226 <HAL_DMA_IRQHandler+0x3e2>
 8103208:	687b      	ldr	r3, [r7, #4]
 810320a:	681b      	ldr	r3, [r3, #0]
 810320c:	4a18      	ldr	r2, [pc, #96]	; (8103270 <HAL_DMA_IRQHandler+0x42c>)
 810320e:	4293      	cmp	r3, r2
 8103210:	d009      	beq.n	8103226 <HAL_DMA_IRQHandler+0x3e2>
 8103212:	687b      	ldr	r3, [r7, #4]
 8103214:	681b      	ldr	r3, [r3, #0]
 8103216:	4a17      	ldr	r2, [pc, #92]	; (8103274 <HAL_DMA_IRQHandler+0x430>)
 8103218:	4293      	cmp	r3, r2
 810321a:	d004      	beq.n	8103226 <HAL_DMA_IRQHandler+0x3e2>
 810321c:	687b      	ldr	r3, [r7, #4]
 810321e:	681b      	ldr	r3, [r3, #0]
 8103220:	4a15      	ldr	r2, [pc, #84]	; (8103278 <HAL_DMA_IRQHandler+0x434>)
 8103222:	4293      	cmp	r3, r2
 8103224:	d12a      	bne.n	810327c <HAL_DMA_IRQHandler+0x438>
 8103226:	687b      	ldr	r3, [r7, #4]
 8103228:	681b      	ldr	r3, [r3, #0]
 810322a:	681b      	ldr	r3, [r3, #0]
 810322c:	f003 0302 	and.w	r3, r3, #2
 8103230:	2b00      	cmp	r3, #0
 8103232:	bf14      	ite	ne
 8103234:	2301      	movne	r3, #1
 8103236:	2300      	moveq	r3, #0
 8103238:	b2db      	uxtb	r3, r3
 810323a:	e023      	b.n	8103284 <HAL_DMA_IRQHandler+0x440>
 810323c:	40020010 	.word	0x40020010
 8103240:	40020028 	.word	0x40020028
 8103244:	40020040 	.word	0x40020040
 8103248:	40020058 	.word	0x40020058
 810324c:	40020070 	.word	0x40020070
 8103250:	40020088 	.word	0x40020088
 8103254:	400200a0 	.word	0x400200a0
 8103258:	400200b8 	.word	0x400200b8
 810325c:	40020410 	.word	0x40020410
 8103260:	40020428 	.word	0x40020428
 8103264:	40020440 	.word	0x40020440
 8103268:	40020458 	.word	0x40020458
 810326c:	40020470 	.word	0x40020470
 8103270:	40020488 	.word	0x40020488
 8103274:	400204a0 	.word	0x400204a0
 8103278:	400204b8 	.word	0x400204b8
 810327c:	687b      	ldr	r3, [r7, #4]
 810327e:	681b      	ldr	r3, [r3, #0]
 8103280:	681b      	ldr	r3, [r3, #0]
 8103282:	2300      	movs	r3, #0
 8103284:	2b00      	cmp	r3, #0
 8103286:	d00d      	beq.n	81032a4 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8103288:	687b      	ldr	r3, [r7, #4]
 810328a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 810328c:	f003 031f 	and.w	r3, r3, #31
 8103290:	2204      	movs	r2, #4
 8103292:	409a      	lsls	r2, r3
 8103294:	6a3b      	ldr	r3, [r7, #32]
 8103296:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8103298:	687b      	ldr	r3, [r7, #4]
 810329a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 810329c:	f043 0204 	orr.w	r2, r3, #4
 81032a0:	687b      	ldr	r3, [r7, #4]
 81032a2:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 81032a4:	687b      	ldr	r3, [r7, #4]
 81032a6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 81032a8:	f003 031f 	and.w	r3, r3, #31
 81032ac:	2210      	movs	r2, #16
 81032ae:	409a      	lsls	r2, r3
 81032b0:	69bb      	ldr	r3, [r7, #24]
 81032b2:	4013      	ands	r3, r2
 81032b4:	2b00      	cmp	r3, #0
 81032b6:	f000 80a6 	beq.w	8103406 <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 81032ba:	687b      	ldr	r3, [r7, #4]
 81032bc:	681b      	ldr	r3, [r3, #0]
 81032be:	4a85      	ldr	r2, [pc, #532]	; (81034d4 <HAL_DMA_IRQHandler+0x690>)
 81032c0:	4293      	cmp	r3, r2
 81032c2:	d04a      	beq.n	810335a <HAL_DMA_IRQHandler+0x516>
 81032c4:	687b      	ldr	r3, [r7, #4]
 81032c6:	681b      	ldr	r3, [r3, #0]
 81032c8:	4a83      	ldr	r2, [pc, #524]	; (81034d8 <HAL_DMA_IRQHandler+0x694>)
 81032ca:	4293      	cmp	r3, r2
 81032cc:	d045      	beq.n	810335a <HAL_DMA_IRQHandler+0x516>
 81032ce:	687b      	ldr	r3, [r7, #4]
 81032d0:	681b      	ldr	r3, [r3, #0]
 81032d2:	4a82      	ldr	r2, [pc, #520]	; (81034dc <HAL_DMA_IRQHandler+0x698>)
 81032d4:	4293      	cmp	r3, r2
 81032d6:	d040      	beq.n	810335a <HAL_DMA_IRQHandler+0x516>
 81032d8:	687b      	ldr	r3, [r7, #4]
 81032da:	681b      	ldr	r3, [r3, #0]
 81032dc:	4a80      	ldr	r2, [pc, #512]	; (81034e0 <HAL_DMA_IRQHandler+0x69c>)
 81032de:	4293      	cmp	r3, r2
 81032e0:	d03b      	beq.n	810335a <HAL_DMA_IRQHandler+0x516>
 81032e2:	687b      	ldr	r3, [r7, #4]
 81032e4:	681b      	ldr	r3, [r3, #0]
 81032e6:	4a7f      	ldr	r2, [pc, #508]	; (81034e4 <HAL_DMA_IRQHandler+0x6a0>)
 81032e8:	4293      	cmp	r3, r2
 81032ea:	d036      	beq.n	810335a <HAL_DMA_IRQHandler+0x516>
 81032ec:	687b      	ldr	r3, [r7, #4]
 81032ee:	681b      	ldr	r3, [r3, #0]
 81032f0:	4a7d      	ldr	r2, [pc, #500]	; (81034e8 <HAL_DMA_IRQHandler+0x6a4>)
 81032f2:	4293      	cmp	r3, r2
 81032f4:	d031      	beq.n	810335a <HAL_DMA_IRQHandler+0x516>
 81032f6:	687b      	ldr	r3, [r7, #4]
 81032f8:	681b      	ldr	r3, [r3, #0]
 81032fa:	4a7c      	ldr	r2, [pc, #496]	; (81034ec <HAL_DMA_IRQHandler+0x6a8>)
 81032fc:	4293      	cmp	r3, r2
 81032fe:	d02c      	beq.n	810335a <HAL_DMA_IRQHandler+0x516>
 8103300:	687b      	ldr	r3, [r7, #4]
 8103302:	681b      	ldr	r3, [r3, #0]
 8103304:	4a7a      	ldr	r2, [pc, #488]	; (81034f0 <HAL_DMA_IRQHandler+0x6ac>)
 8103306:	4293      	cmp	r3, r2
 8103308:	d027      	beq.n	810335a <HAL_DMA_IRQHandler+0x516>
 810330a:	687b      	ldr	r3, [r7, #4]
 810330c:	681b      	ldr	r3, [r3, #0]
 810330e:	4a79      	ldr	r2, [pc, #484]	; (81034f4 <HAL_DMA_IRQHandler+0x6b0>)
 8103310:	4293      	cmp	r3, r2
 8103312:	d022      	beq.n	810335a <HAL_DMA_IRQHandler+0x516>
 8103314:	687b      	ldr	r3, [r7, #4]
 8103316:	681b      	ldr	r3, [r3, #0]
 8103318:	4a77      	ldr	r2, [pc, #476]	; (81034f8 <HAL_DMA_IRQHandler+0x6b4>)
 810331a:	4293      	cmp	r3, r2
 810331c:	d01d      	beq.n	810335a <HAL_DMA_IRQHandler+0x516>
 810331e:	687b      	ldr	r3, [r7, #4]
 8103320:	681b      	ldr	r3, [r3, #0]
 8103322:	4a76      	ldr	r2, [pc, #472]	; (81034fc <HAL_DMA_IRQHandler+0x6b8>)
 8103324:	4293      	cmp	r3, r2
 8103326:	d018      	beq.n	810335a <HAL_DMA_IRQHandler+0x516>
 8103328:	687b      	ldr	r3, [r7, #4]
 810332a:	681b      	ldr	r3, [r3, #0]
 810332c:	4a74      	ldr	r2, [pc, #464]	; (8103500 <HAL_DMA_IRQHandler+0x6bc>)
 810332e:	4293      	cmp	r3, r2
 8103330:	d013      	beq.n	810335a <HAL_DMA_IRQHandler+0x516>
 8103332:	687b      	ldr	r3, [r7, #4]
 8103334:	681b      	ldr	r3, [r3, #0]
 8103336:	4a73      	ldr	r2, [pc, #460]	; (8103504 <HAL_DMA_IRQHandler+0x6c0>)
 8103338:	4293      	cmp	r3, r2
 810333a:	d00e      	beq.n	810335a <HAL_DMA_IRQHandler+0x516>
 810333c:	687b      	ldr	r3, [r7, #4]
 810333e:	681b      	ldr	r3, [r3, #0]
 8103340:	4a71      	ldr	r2, [pc, #452]	; (8103508 <HAL_DMA_IRQHandler+0x6c4>)
 8103342:	4293      	cmp	r3, r2
 8103344:	d009      	beq.n	810335a <HAL_DMA_IRQHandler+0x516>
 8103346:	687b      	ldr	r3, [r7, #4]
 8103348:	681b      	ldr	r3, [r3, #0]
 810334a:	4a70      	ldr	r2, [pc, #448]	; (810350c <HAL_DMA_IRQHandler+0x6c8>)
 810334c:	4293      	cmp	r3, r2
 810334e:	d004      	beq.n	810335a <HAL_DMA_IRQHandler+0x516>
 8103350:	687b      	ldr	r3, [r7, #4]
 8103352:	681b      	ldr	r3, [r3, #0]
 8103354:	4a6e      	ldr	r2, [pc, #440]	; (8103510 <HAL_DMA_IRQHandler+0x6cc>)
 8103356:	4293      	cmp	r3, r2
 8103358:	d10a      	bne.n	8103370 <HAL_DMA_IRQHandler+0x52c>
 810335a:	687b      	ldr	r3, [r7, #4]
 810335c:	681b      	ldr	r3, [r3, #0]
 810335e:	681b      	ldr	r3, [r3, #0]
 8103360:	f003 0308 	and.w	r3, r3, #8
 8103364:	2b00      	cmp	r3, #0
 8103366:	bf14      	ite	ne
 8103368:	2301      	movne	r3, #1
 810336a:	2300      	moveq	r3, #0
 810336c:	b2db      	uxtb	r3, r3
 810336e:	e009      	b.n	8103384 <HAL_DMA_IRQHandler+0x540>
 8103370:	687b      	ldr	r3, [r7, #4]
 8103372:	681b      	ldr	r3, [r3, #0]
 8103374:	681b      	ldr	r3, [r3, #0]
 8103376:	f003 0304 	and.w	r3, r3, #4
 810337a:	2b00      	cmp	r3, #0
 810337c:	bf14      	ite	ne
 810337e:	2301      	movne	r3, #1
 8103380:	2300      	moveq	r3, #0
 8103382:	b2db      	uxtb	r3, r3
 8103384:	2b00      	cmp	r3, #0
 8103386:	d03e      	beq.n	8103406 <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8103388:	687b      	ldr	r3, [r7, #4]
 810338a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 810338c:	f003 031f 	and.w	r3, r3, #31
 8103390:	2210      	movs	r2, #16
 8103392:	409a      	lsls	r2, r3
 8103394:	6a3b      	ldr	r3, [r7, #32]
 8103396:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8103398:	687b      	ldr	r3, [r7, #4]
 810339a:	681b      	ldr	r3, [r3, #0]
 810339c:	681b      	ldr	r3, [r3, #0]
 810339e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 81033a2:	2b00      	cmp	r3, #0
 81033a4:	d018      	beq.n	81033d8 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 81033a6:	687b      	ldr	r3, [r7, #4]
 81033a8:	681b      	ldr	r3, [r3, #0]
 81033aa:	681b      	ldr	r3, [r3, #0]
 81033ac:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 81033b0:	2b00      	cmp	r3, #0
 81033b2:	d108      	bne.n	81033c6 <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 81033b4:	687b      	ldr	r3, [r7, #4]
 81033b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 81033b8:	2b00      	cmp	r3, #0
 81033ba:	d024      	beq.n	8103406 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 81033bc:	687b      	ldr	r3, [r7, #4]
 81033be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 81033c0:	6878      	ldr	r0, [r7, #4]
 81033c2:	4798      	blx	r3
 81033c4:	e01f      	b.n	8103406 <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 81033c6:	687b      	ldr	r3, [r7, #4]
 81033c8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 81033ca:	2b00      	cmp	r3, #0
 81033cc:	d01b      	beq.n	8103406 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 81033ce:	687b      	ldr	r3, [r7, #4]
 81033d0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 81033d2:	6878      	ldr	r0, [r7, #4]
 81033d4:	4798      	blx	r3
 81033d6:	e016      	b.n	8103406 <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 81033d8:	687b      	ldr	r3, [r7, #4]
 81033da:	681b      	ldr	r3, [r3, #0]
 81033dc:	681b      	ldr	r3, [r3, #0]
 81033de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 81033e2:	2b00      	cmp	r3, #0
 81033e4:	d107      	bne.n	81033f6 <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 81033e6:	687b      	ldr	r3, [r7, #4]
 81033e8:	681b      	ldr	r3, [r3, #0]
 81033ea:	681a      	ldr	r2, [r3, #0]
 81033ec:	687b      	ldr	r3, [r7, #4]
 81033ee:	681b      	ldr	r3, [r3, #0]
 81033f0:	f022 0208 	bic.w	r2, r2, #8
 81033f4:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 81033f6:	687b      	ldr	r3, [r7, #4]
 81033f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 81033fa:	2b00      	cmp	r3, #0
 81033fc:	d003      	beq.n	8103406 <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 81033fe:	687b      	ldr	r3, [r7, #4]
 8103400:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8103402:	6878      	ldr	r0, [r7, #4]
 8103404:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8103406:	687b      	ldr	r3, [r7, #4]
 8103408:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 810340a:	f003 031f 	and.w	r3, r3, #31
 810340e:	2220      	movs	r2, #32
 8103410:	409a      	lsls	r2, r3
 8103412:	69bb      	ldr	r3, [r7, #24]
 8103414:	4013      	ands	r3, r2
 8103416:	2b00      	cmp	r3, #0
 8103418:	f000 8110 	beq.w	810363c <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 810341c:	687b      	ldr	r3, [r7, #4]
 810341e:	681b      	ldr	r3, [r3, #0]
 8103420:	4a2c      	ldr	r2, [pc, #176]	; (81034d4 <HAL_DMA_IRQHandler+0x690>)
 8103422:	4293      	cmp	r3, r2
 8103424:	d04a      	beq.n	81034bc <HAL_DMA_IRQHandler+0x678>
 8103426:	687b      	ldr	r3, [r7, #4]
 8103428:	681b      	ldr	r3, [r3, #0]
 810342a:	4a2b      	ldr	r2, [pc, #172]	; (81034d8 <HAL_DMA_IRQHandler+0x694>)
 810342c:	4293      	cmp	r3, r2
 810342e:	d045      	beq.n	81034bc <HAL_DMA_IRQHandler+0x678>
 8103430:	687b      	ldr	r3, [r7, #4]
 8103432:	681b      	ldr	r3, [r3, #0]
 8103434:	4a29      	ldr	r2, [pc, #164]	; (81034dc <HAL_DMA_IRQHandler+0x698>)
 8103436:	4293      	cmp	r3, r2
 8103438:	d040      	beq.n	81034bc <HAL_DMA_IRQHandler+0x678>
 810343a:	687b      	ldr	r3, [r7, #4]
 810343c:	681b      	ldr	r3, [r3, #0]
 810343e:	4a28      	ldr	r2, [pc, #160]	; (81034e0 <HAL_DMA_IRQHandler+0x69c>)
 8103440:	4293      	cmp	r3, r2
 8103442:	d03b      	beq.n	81034bc <HAL_DMA_IRQHandler+0x678>
 8103444:	687b      	ldr	r3, [r7, #4]
 8103446:	681b      	ldr	r3, [r3, #0]
 8103448:	4a26      	ldr	r2, [pc, #152]	; (81034e4 <HAL_DMA_IRQHandler+0x6a0>)
 810344a:	4293      	cmp	r3, r2
 810344c:	d036      	beq.n	81034bc <HAL_DMA_IRQHandler+0x678>
 810344e:	687b      	ldr	r3, [r7, #4]
 8103450:	681b      	ldr	r3, [r3, #0]
 8103452:	4a25      	ldr	r2, [pc, #148]	; (81034e8 <HAL_DMA_IRQHandler+0x6a4>)
 8103454:	4293      	cmp	r3, r2
 8103456:	d031      	beq.n	81034bc <HAL_DMA_IRQHandler+0x678>
 8103458:	687b      	ldr	r3, [r7, #4]
 810345a:	681b      	ldr	r3, [r3, #0]
 810345c:	4a23      	ldr	r2, [pc, #140]	; (81034ec <HAL_DMA_IRQHandler+0x6a8>)
 810345e:	4293      	cmp	r3, r2
 8103460:	d02c      	beq.n	81034bc <HAL_DMA_IRQHandler+0x678>
 8103462:	687b      	ldr	r3, [r7, #4]
 8103464:	681b      	ldr	r3, [r3, #0]
 8103466:	4a22      	ldr	r2, [pc, #136]	; (81034f0 <HAL_DMA_IRQHandler+0x6ac>)
 8103468:	4293      	cmp	r3, r2
 810346a:	d027      	beq.n	81034bc <HAL_DMA_IRQHandler+0x678>
 810346c:	687b      	ldr	r3, [r7, #4]
 810346e:	681b      	ldr	r3, [r3, #0]
 8103470:	4a20      	ldr	r2, [pc, #128]	; (81034f4 <HAL_DMA_IRQHandler+0x6b0>)
 8103472:	4293      	cmp	r3, r2
 8103474:	d022      	beq.n	81034bc <HAL_DMA_IRQHandler+0x678>
 8103476:	687b      	ldr	r3, [r7, #4]
 8103478:	681b      	ldr	r3, [r3, #0]
 810347a:	4a1f      	ldr	r2, [pc, #124]	; (81034f8 <HAL_DMA_IRQHandler+0x6b4>)
 810347c:	4293      	cmp	r3, r2
 810347e:	d01d      	beq.n	81034bc <HAL_DMA_IRQHandler+0x678>
 8103480:	687b      	ldr	r3, [r7, #4]
 8103482:	681b      	ldr	r3, [r3, #0]
 8103484:	4a1d      	ldr	r2, [pc, #116]	; (81034fc <HAL_DMA_IRQHandler+0x6b8>)
 8103486:	4293      	cmp	r3, r2
 8103488:	d018      	beq.n	81034bc <HAL_DMA_IRQHandler+0x678>
 810348a:	687b      	ldr	r3, [r7, #4]
 810348c:	681b      	ldr	r3, [r3, #0]
 810348e:	4a1c      	ldr	r2, [pc, #112]	; (8103500 <HAL_DMA_IRQHandler+0x6bc>)
 8103490:	4293      	cmp	r3, r2
 8103492:	d013      	beq.n	81034bc <HAL_DMA_IRQHandler+0x678>
 8103494:	687b      	ldr	r3, [r7, #4]
 8103496:	681b      	ldr	r3, [r3, #0]
 8103498:	4a1a      	ldr	r2, [pc, #104]	; (8103504 <HAL_DMA_IRQHandler+0x6c0>)
 810349a:	4293      	cmp	r3, r2
 810349c:	d00e      	beq.n	81034bc <HAL_DMA_IRQHandler+0x678>
 810349e:	687b      	ldr	r3, [r7, #4]
 81034a0:	681b      	ldr	r3, [r3, #0]
 81034a2:	4a19      	ldr	r2, [pc, #100]	; (8103508 <HAL_DMA_IRQHandler+0x6c4>)
 81034a4:	4293      	cmp	r3, r2
 81034a6:	d009      	beq.n	81034bc <HAL_DMA_IRQHandler+0x678>
 81034a8:	687b      	ldr	r3, [r7, #4]
 81034aa:	681b      	ldr	r3, [r3, #0]
 81034ac:	4a17      	ldr	r2, [pc, #92]	; (810350c <HAL_DMA_IRQHandler+0x6c8>)
 81034ae:	4293      	cmp	r3, r2
 81034b0:	d004      	beq.n	81034bc <HAL_DMA_IRQHandler+0x678>
 81034b2:	687b      	ldr	r3, [r7, #4]
 81034b4:	681b      	ldr	r3, [r3, #0]
 81034b6:	4a16      	ldr	r2, [pc, #88]	; (8103510 <HAL_DMA_IRQHandler+0x6cc>)
 81034b8:	4293      	cmp	r3, r2
 81034ba:	d12b      	bne.n	8103514 <HAL_DMA_IRQHandler+0x6d0>
 81034bc:	687b      	ldr	r3, [r7, #4]
 81034be:	681b      	ldr	r3, [r3, #0]
 81034c0:	681b      	ldr	r3, [r3, #0]
 81034c2:	f003 0310 	and.w	r3, r3, #16
 81034c6:	2b00      	cmp	r3, #0
 81034c8:	bf14      	ite	ne
 81034ca:	2301      	movne	r3, #1
 81034cc:	2300      	moveq	r3, #0
 81034ce:	b2db      	uxtb	r3, r3
 81034d0:	e02a      	b.n	8103528 <HAL_DMA_IRQHandler+0x6e4>
 81034d2:	bf00      	nop
 81034d4:	40020010 	.word	0x40020010
 81034d8:	40020028 	.word	0x40020028
 81034dc:	40020040 	.word	0x40020040
 81034e0:	40020058 	.word	0x40020058
 81034e4:	40020070 	.word	0x40020070
 81034e8:	40020088 	.word	0x40020088
 81034ec:	400200a0 	.word	0x400200a0
 81034f0:	400200b8 	.word	0x400200b8
 81034f4:	40020410 	.word	0x40020410
 81034f8:	40020428 	.word	0x40020428
 81034fc:	40020440 	.word	0x40020440
 8103500:	40020458 	.word	0x40020458
 8103504:	40020470 	.word	0x40020470
 8103508:	40020488 	.word	0x40020488
 810350c:	400204a0 	.word	0x400204a0
 8103510:	400204b8 	.word	0x400204b8
 8103514:	687b      	ldr	r3, [r7, #4]
 8103516:	681b      	ldr	r3, [r3, #0]
 8103518:	681b      	ldr	r3, [r3, #0]
 810351a:	f003 0302 	and.w	r3, r3, #2
 810351e:	2b00      	cmp	r3, #0
 8103520:	bf14      	ite	ne
 8103522:	2301      	movne	r3, #1
 8103524:	2300      	moveq	r3, #0
 8103526:	b2db      	uxtb	r3, r3
 8103528:	2b00      	cmp	r3, #0
 810352a:	f000 8087 	beq.w	810363c <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 810352e:	687b      	ldr	r3, [r7, #4]
 8103530:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8103532:	f003 031f 	and.w	r3, r3, #31
 8103536:	2220      	movs	r2, #32
 8103538:	409a      	lsls	r2, r3
 810353a:	6a3b      	ldr	r3, [r7, #32]
 810353c:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 810353e:	687b      	ldr	r3, [r7, #4]
 8103540:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8103544:	b2db      	uxtb	r3, r3
 8103546:	2b04      	cmp	r3, #4
 8103548:	d139      	bne.n	81035be <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 810354a:	687b      	ldr	r3, [r7, #4]
 810354c:	681b      	ldr	r3, [r3, #0]
 810354e:	681a      	ldr	r2, [r3, #0]
 8103550:	687b      	ldr	r3, [r7, #4]
 8103552:	681b      	ldr	r3, [r3, #0]
 8103554:	f022 0216 	bic.w	r2, r2, #22
 8103558:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 810355a:	687b      	ldr	r3, [r7, #4]
 810355c:	681b      	ldr	r3, [r3, #0]
 810355e:	695a      	ldr	r2, [r3, #20]
 8103560:	687b      	ldr	r3, [r7, #4]
 8103562:	681b      	ldr	r3, [r3, #0]
 8103564:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8103568:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 810356a:	687b      	ldr	r3, [r7, #4]
 810356c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 810356e:	2b00      	cmp	r3, #0
 8103570:	d103      	bne.n	810357a <HAL_DMA_IRQHandler+0x736>
 8103572:	687b      	ldr	r3, [r7, #4]
 8103574:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8103576:	2b00      	cmp	r3, #0
 8103578:	d007      	beq.n	810358a <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 810357a:	687b      	ldr	r3, [r7, #4]
 810357c:	681b      	ldr	r3, [r3, #0]
 810357e:	681a      	ldr	r2, [r3, #0]
 8103580:	687b      	ldr	r3, [r7, #4]
 8103582:	681b      	ldr	r3, [r3, #0]
 8103584:	f022 0208 	bic.w	r2, r2, #8
 8103588:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 810358a:	687b      	ldr	r3, [r7, #4]
 810358c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 810358e:	f003 031f 	and.w	r3, r3, #31
 8103592:	223f      	movs	r2, #63	; 0x3f
 8103594:	409a      	lsls	r2, r3
 8103596:	6a3b      	ldr	r3, [r7, #32]
 8103598:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 810359a:	687b      	ldr	r3, [r7, #4]
 810359c:	2201      	movs	r2, #1
 810359e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 81035a2:	687b      	ldr	r3, [r7, #4]
 81035a4:	2200      	movs	r2, #0
 81035a6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          if(hdma->XferAbortCallback != NULL)
 81035aa:	687b      	ldr	r3, [r7, #4]
 81035ac:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 81035ae:	2b00      	cmp	r3, #0
 81035b0:	f000 834a 	beq.w	8103c48 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 81035b4:	687b      	ldr	r3, [r7, #4]
 81035b6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 81035b8:	6878      	ldr	r0, [r7, #4]
 81035ba:	4798      	blx	r3
          }
          return;
 81035bc:	e344      	b.n	8103c48 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 81035be:	687b      	ldr	r3, [r7, #4]
 81035c0:	681b      	ldr	r3, [r3, #0]
 81035c2:	681b      	ldr	r3, [r3, #0]
 81035c4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 81035c8:	2b00      	cmp	r3, #0
 81035ca:	d018      	beq.n	81035fe <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 81035cc:	687b      	ldr	r3, [r7, #4]
 81035ce:	681b      	ldr	r3, [r3, #0]
 81035d0:	681b      	ldr	r3, [r3, #0]
 81035d2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 81035d6:	2b00      	cmp	r3, #0
 81035d8:	d108      	bne.n	81035ec <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 81035da:	687b      	ldr	r3, [r7, #4]
 81035dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 81035de:	2b00      	cmp	r3, #0
 81035e0:	d02c      	beq.n	810363c <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 81035e2:	687b      	ldr	r3, [r7, #4]
 81035e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 81035e6:	6878      	ldr	r0, [r7, #4]
 81035e8:	4798      	blx	r3
 81035ea:	e027      	b.n	810363c <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 81035ec:	687b      	ldr	r3, [r7, #4]
 81035ee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 81035f0:	2b00      	cmp	r3, #0
 81035f2:	d023      	beq.n	810363c <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 81035f4:	687b      	ldr	r3, [r7, #4]
 81035f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 81035f8:	6878      	ldr	r0, [r7, #4]
 81035fa:	4798      	blx	r3
 81035fc:	e01e      	b.n	810363c <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 81035fe:	687b      	ldr	r3, [r7, #4]
 8103600:	681b      	ldr	r3, [r3, #0]
 8103602:	681b      	ldr	r3, [r3, #0]
 8103604:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8103608:	2b00      	cmp	r3, #0
 810360a:	d10f      	bne.n	810362c <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 810360c:	687b      	ldr	r3, [r7, #4]
 810360e:	681b      	ldr	r3, [r3, #0]
 8103610:	681a      	ldr	r2, [r3, #0]
 8103612:	687b      	ldr	r3, [r7, #4]
 8103614:	681b      	ldr	r3, [r3, #0]
 8103616:	f022 0210 	bic.w	r2, r2, #16
 810361a:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 810361c:	687b      	ldr	r3, [r7, #4]
 810361e:	2201      	movs	r2, #1
 8103620:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8103624:	687b      	ldr	r3, [r7, #4]
 8103626:	2200      	movs	r2, #0
 8103628:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 810362c:	687b      	ldr	r3, [r7, #4]
 810362e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8103630:	2b00      	cmp	r3, #0
 8103632:	d003      	beq.n	810363c <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8103634:	687b      	ldr	r3, [r7, #4]
 8103636:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8103638:	6878      	ldr	r0, [r7, #4]
 810363a:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 810363c:	687b      	ldr	r3, [r7, #4]
 810363e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8103640:	2b00      	cmp	r3, #0
 8103642:	f000 8306 	beq.w	8103c52 <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8103646:	687b      	ldr	r3, [r7, #4]
 8103648:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 810364a:	f003 0301 	and.w	r3, r3, #1
 810364e:	2b00      	cmp	r3, #0
 8103650:	f000 8088 	beq.w	8103764 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8103654:	687b      	ldr	r3, [r7, #4]
 8103656:	2204      	movs	r2, #4
 8103658:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 810365c:	687b      	ldr	r3, [r7, #4]
 810365e:	681b      	ldr	r3, [r3, #0]
 8103660:	4a7a      	ldr	r2, [pc, #488]	; (810384c <HAL_DMA_IRQHandler+0xa08>)
 8103662:	4293      	cmp	r3, r2
 8103664:	d04a      	beq.n	81036fc <HAL_DMA_IRQHandler+0x8b8>
 8103666:	687b      	ldr	r3, [r7, #4]
 8103668:	681b      	ldr	r3, [r3, #0]
 810366a:	4a79      	ldr	r2, [pc, #484]	; (8103850 <HAL_DMA_IRQHandler+0xa0c>)
 810366c:	4293      	cmp	r3, r2
 810366e:	d045      	beq.n	81036fc <HAL_DMA_IRQHandler+0x8b8>
 8103670:	687b      	ldr	r3, [r7, #4]
 8103672:	681b      	ldr	r3, [r3, #0]
 8103674:	4a77      	ldr	r2, [pc, #476]	; (8103854 <HAL_DMA_IRQHandler+0xa10>)
 8103676:	4293      	cmp	r3, r2
 8103678:	d040      	beq.n	81036fc <HAL_DMA_IRQHandler+0x8b8>
 810367a:	687b      	ldr	r3, [r7, #4]
 810367c:	681b      	ldr	r3, [r3, #0]
 810367e:	4a76      	ldr	r2, [pc, #472]	; (8103858 <HAL_DMA_IRQHandler+0xa14>)
 8103680:	4293      	cmp	r3, r2
 8103682:	d03b      	beq.n	81036fc <HAL_DMA_IRQHandler+0x8b8>
 8103684:	687b      	ldr	r3, [r7, #4]
 8103686:	681b      	ldr	r3, [r3, #0]
 8103688:	4a74      	ldr	r2, [pc, #464]	; (810385c <HAL_DMA_IRQHandler+0xa18>)
 810368a:	4293      	cmp	r3, r2
 810368c:	d036      	beq.n	81036fc <HAL_DMA_IRQHandler+0x8b8>
 810368e:	687b      	ldr	r3, [r7, #4]
 8103690:	681b      	ldr	r3, [r3, #0]
 8103692:	4a73      	ldr	r2, [pc, #460]	; (8103860 <HAL_DMA_IRQHandler+0xa1c>)
 8103694:	4293      	cmp	r3, r2
 8103696:	d031      	beq.n	81036fc <HAL_DMA_IRQHandler+0x8b8>
 8103698:	687b      	ldr	r3, [r7, #4]
 810369a:	681b      	ldr	r3, [r3, #0]
 810369c:	4a71      	ldr	r2, [pc, #452]	; (8103864 <HAL_DMA_IRQHandler+0xa20>)
 810369e:	4293      	cmp	r3, r2
 81036a0:	d02c      	beq.n	81036fc <HAL_DMA_IRQHandler+0x8b8>
 81036a2:	687b      	ldr	r3, [r7, #4]
 81036a4:	681b      	ldr	r3, [r3, #0]
 81036a6:	4a70      	ldr	r2, [pc, #448]	; (8103868 <HAL_DMA_IRQHandler+0xa24>)
 81036a8:	4293      	cmp	r3, r2
 81036aa:	d027      	beq.n	81036fc <HAL_DMA_IRQHandler+0x8b8>
 81036ac:	687b      	ldr	r3, [r7, #4]
 81036ae:	681b      	ldr	r3, [r3, #0]
 81036b0:	4a6e      	ldr	r2, [pc, #440]	; (810386c <HAL_DMA_IRQHandler+0xa28>)
 81036b2:	4293      	cmp	r3, r2
 81036b4:	d022      	beq.n	81036fc <HAL_DMA_IRQHandler+0x8b8>
 81036b6:	687b      	ldr	r3, [r7, #4]
 81036b8:	681b      	ldr	r3, [r3, #0]
 81036ba:	4a6d      	ldr	r2, [pc, #436]	; (8103870 <HAL_DMA_IRQHandler+0xa2c>)
 81036bc:	4293      	cmp	r3, r2
 81036be:	d01d      	beq.n	81036fc <HAL_DMA_IRQHandler+0x8b8>
 81036c0:	687b      	ldr	r3, [r7, #4]
 81036c2:	681b      	ldr	r3, [r3, #0]
 81036c4:	4a6b      	ldr	r2, [pc, #428]	; (8103874 <HAL_DMA_IRQHandler+0xa30>)
 81036c6:	4293      	cmp	r3, r2
 81036c8:	d018      	beq.n	81036fc <HAL_DMA_IRQHandler+0x8b8>
 81036ca:	687b      	ldr	r3, [r7, #4]
 81036cc:	681b      	ldr	r3, [r3, #0]
 81036ce:	4a6a      	ldr	r2, [pc, #424]	; (8103878 <HAL_DMA_IRQHandler+0xa34>)
 81036d0:	4293      	cmp	r3, r2
 81036d2:	d013      	beq.n	81036fc <HAL_DMA_IRQHandler+0x8b8>
 81036d4:	687b      	ldr	r3, [r7, #4]
 81036d6:	681b      	ldr	r3, [r3, #0]
 81036d8:	4a68      	ldr	r2, [pc, #416]	; (810387c <HAL_DMA_IRQHandler+0xa38>)
 81036da:	4293      	cmp	r3, r2
 81036dc:	d00e      	beq.n	81036fc <HAL_DMA_IRQHandler+0x8b8>
 81036de:	687b      	ldr	r3, [r7, #4]
 81036e0:	681b      	ldr	r3, [r3, #0]
 81036e2:	4a67      	ldr	r2, [pc, #412]	; (8103880 <HAL_DMA_IRQHandler+0xa3c>)
 81036e4:	4293      	cmp	r3, r2
 81036e6:	d009      	beq.n	81036fc <HAL_DMA_IRQHandler+0x8b8>
 81036e8:	687b      	ldr	r3, [r7, #4]
 81036ea:	681b      	ldr	r3, [r3, #0]
 81036ec:	4a65      	ldr	r2, [pc, #404]	; (8103884 <HAL_DMA_IRQHandler+0xa40>)
 81036ee:	4293      	cmp	r3, r2
 81036f0:	d004      	beq.n	81036fc <HAL_DMA_IRQHandler+0x8b8>
 81036f2:	687b      	ldr	r3, [r7, #4]
 81036f4:	681b      	ldr	r3, [r3, #0]
 81036f6:	4a64      	ldr	r2, [pc, #400]	; (8103888 <HAL_DMA_IRQHandler+0xa44>)
 81036f8:	4293      	cmp	r3, r2
 81036fa:	d108      	bne.n	810370e <HAL_DMA_IRQHandler+0x8ca>
 81036fc:	687b      	ldr	r3, [r7, #4]
 81036fe:	681b      	ldr	r3, [r3, #0]
 8103700:	681a      	ldr	r2, [r3, #0]
 8103702:	687b      	ldr	r3, [r7, #4]
 8103704:	681b      	ldr	r3, [r3, #0]
 8103706:	f022 0201 	bic.w	r2, r2, #1
 810370a:	601a      	str	r2, [r3, #0]
 810370c:	e007      	b.n	810371e <HAL_DMA_IRQHandler+0x8da>
 810370e:	687b      	ldr	r3, [r7, #4]
 8103710:	681b      	ldr	r3, [r3, #0]
 8103712:	681a      	ldr	r2, [r3, #0]
 8103714:	687b      	ldr	r3, [r7, #4]
 8103716:	681b      	ldr	r3, [r3, #0]
 8103718:	f022 0201 	bic.w	r2, r2, #1
 810371c:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 810371e:	68fb      	ldr	r3, [r7, #12]
 8103720:	3301      	adds	r3, #1
 8103722:	60fb      	str	r3, [r7, #12]
 8103724:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8103726:	429a      	cmp	r2, r3
 8103728:	d307      	bcc.n	810373a <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 810372a:	687b      	ldr	r3, [r7, #4]
 810372c:	681b      	ldr	r3, [r3, #0]
 810372e:	681b      	ldr	r3, [r3, #0]
 8103730:	f003 0301 	and.w	r3, r3, #1
 8103734:	2b00      	cmp	r3, #0
 8103736:	d1f2      	bne.n	810371e <HAL_DMA_IRQHandler+0x8da>
 8103738:	e000      	b.n	810373c <HAL_DMA_IRQHandler+0x8f8>
            break;
 810373a:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 810373c:	687b      	ldr	r3, [r7, #4]
 810373e:	681b      	ldr	r3, [r3, #0]
 8103740:	681b      	ldr	r3, [r3, #0]
 8103742:	f003 0301 	and.w	r3, r3, #1
 8103746:	2b00      	cmp	r3, #0
 8103748:	d004      	beq.n	8103754 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 810374a:	687b      	ldr	r3, [r7, #4]
 810374c:	2203      	movs	r2, #3
 810374e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 8103752:	e003      	b.n	810375c <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8103754:	687b      	ldr	r3, [r7, #4]
 8103756:	2201      	movs	r2, #1
 8103758:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 810375c:	687b      	ldr	r3, [r7, #4]
 810375e:	2200      	movs	r2, #0
 8103760:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8103764:	687b      	ldr	r3, [r7, #4]
 8103766:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8103768:	2b00      	cmp	r3, #0
 810376a:	f000 8272 	beq.w	8103c52 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 810376e:	687b      	ldr	r3, [r7, #4]
 8103770:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8103772:	6878      	ldr	r0, [r7, #4]
 8103774:	4798      	blx	r3
 8103776:	e26c      	b.n	8103c52 <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8103778:	687b      	ldr	r3, [r7, #4]
 810377a:	681b      	ldr	r3, [r3, #0]
 810377c:	4a43      	ldr	r2, [pc, #268]	; (810388c <HAL_DMA_IRQHandler+0xa48>)
 810377e:	4293      	cmp	r3, r2
 8103780:	d022      	beq.n	81037c8 <HAL_DMA_IRQHandler+0x984>
 8103782:	687b      	ldr	r3, [r7, #4]
 8103784:	681b      	ldr	r3, [r3, #0]
 8103786:	4a42      	ldr	r2, [pc, #264]	; (8103890 <HAL_DMA_IRQHandler+0xa4c>)
 8103788:	4293      	cmp	r3, r2
 810378a:	d01d      	beq.n	81037c8 <HAL_DMA_IRQHandler+0x984>
 810378c:	687b      	ldr	r3, [r7, #4]
 810378e:	681b      	ldr	r3, [r3, #0]
 8103790:	4a40      	ldr	r2, [pc, #256]	; (8103894 <HAL_DMA_IRQHandler+0xa50>)
 8103792:	4293      	cmp	r3, r2
 8103794:	d018      	beq.n	81037c8 <HAL_DMA_IRQHandler+0x984>
 8103796:	687b      	ldr	r3, [r7, #4]
 8103798:	681b      	ldr	r3, [r3, #0]
 810379a:	4a3f      	ldr	r2, [pc, #252]	; (8103898 <HAL_DMA_IRQHandler+0xa54>)
 810379c:	4293      	cmp	r3, r2
 810379e:	d013      	beq.n	81037c8 <HAL_DMA_IRQHandler+0x984>
 81037a0:	687b      	ldr	r3, [r7, #4]
 81037a2:	681b      	ldr	r3, [r3, #0]
 81037a4:	4a3d      	ldr	r2, [pc, #244]	; (810389c <HAL_DMA_IRQHandler+0xa58>)
 81037a6:	4293      	cmp	r3, r2
 81037a8:	d00e      	beq.n	81037c8 <HAL_DMA_IRQHandler+0x984>
 81037aa:	687b      	ldr	r3, [r7, #4]
 81037ac:	681b      	ldr	r3, [r3, #0]
 81037ae:	4a3c      	ldr	r2, [pc, #240]	; (81038a0 <HAL_DMA_IRQHandler+0xa5c>)
 81037b0:	4293      	cmp	r3, r2
 81037b2:	d009      	beq.n	81037c8 <HAL_DMA_IRQHandler+0x984>
 81037b4:	687b      	ldr	r3, [r7, #4]
 81037b6:	681b      	ldr	r3, [r3, #0]
 81037b8:	4a3a      	ldr	r2, [pc, #232]	; (81038a4 <HAL_DMA_IRQHandler+0xa60>)
 81037ba:	4293      	cmp	r3, r2
 81037bc:	d004      	beq.n	81037c8 <HAL_DMA_IRQHandler+0x984>
 81037be:	687b      	ldr	r3, [r7, #4]
 81037c0:	681b      	ldr	r3, [r3, #0]
 81037c2:	4a39      	ldr	r2, [pc, #228]	; (81038a8 <HAL_DMA_IRQHandler+0xa64>)
 81037c4:	4293      	cmp	r3, r2
 81037c6:	d101      	bne.n	81037cc <HAL_DMA_IRQHandler+0x988>
 81037c8:	2301      	movs	r3, #1
 81037ca:	e000      	b.n	81037ce <HAL_DMA_IRQHandler+0x98a>
 81037cc:	2300      	movs	r3, #0
 81037ce:	2b00      	cmp	r3, #0
 81037d0:	f000 823f 	beq.w	8103c52 <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 81037d4:	687b      	ldr	r3, [r7, #4]
 81037d6:	681b      	ldr	r3, [r3, #0]
 81037d8:	681b      	ldr	r3, [r3, #0]
 81037da:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 81037dc:	687b      	ldr	r3, [r7, #4]
 81037de:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 81037e0:	f003 031f 	and.w	r3, r3, #31
 81037e4:	2204      	movs	r2, #4
 81037e6:	409a      	lsls	r2, r3
 81037e8:	697b      	ldr	r3, [r7, #20]
 81037ea:	4013      	ands	r3, r2
 81037ec:	2b00      	cmp	r3, #0
 81037ee:	f000 80cd 	beq.w	810398c <HAL_DMA_IRQHandler+0xb48>
 81037f2:	693b      	ldr	r3, [r7, #16]
 81037f4:	f003 0304 	and.w	r3, r3, #4
 81037f8:	2b00      	cmp	r3, #0
 81037fa:	f000 80c7 	beq.w	810398c <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 81037fe:	687b      	ldr	r3, [r7, #4]
 8103800:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8103802:	f003 031f 	and.w	r3, r3, #31
 8103806:	2204      	movs	r2, #4
 8103808:	409a      	lsls	r2, r3
 810380a:	69fb      	ldr	r3, [r7, #28]
 810380c:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 810380e:	693b      	ldr	r3, [r7, #16]
 8103810:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8103814:	2b00      	cmp	r3, #0
 8103816:	d049      	beq.n	81038ac <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8103818:	693b      	ldr	r3, [r7, #16]
 810381a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 810381e:	2b00      	cmp	r3, #0
 8103820:	d109      	bne.n	8103836 <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8103822:	687b      	ldr	r3, [r7, #4]
 8103824:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8103826:	2b00      	cmp	r3, #0
 8103828:	f000 8210 	beq.w	8103c4c <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 810382c:	687b      	ldr	r3, [r7, #4]
 810382e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8103830:	6878      	ldr	r0, [r7, #4]
 8103832:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8103834:	e20a      	b.n	8103c4c <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8103836:	687b      	ldr	r3, [r7, #4]
 8103838:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 810383a:	2b00      	cmp	r3, #0
 810383c:	f000 8206 	beq.w	8103c4c <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8103840:	687b      	ldr	r3, [r7, #4]
 8103842:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8103844:	6878      	ldr	r0, [r7, #4]
 8103846:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8103848:	e200      	b.n	8103c4c <HAL_DMA_IRQHandler+0xe08>
 810384a:	bf00      	nop
 810384c:	40020010 	.word	0x40020010
 8103850:	40020028 	.word	0x40020028
 8103854:	40020040 	.word	0x40020040
 8103858:	40020058 	.word	0x40020058
 810385c:	40020070 	.word	0x40020070
 8103860:	40020088 	.word	0x40020088
 8103864:	400200a0 	.word	0x400200a0
 8103868:	400200b8 	.word	0x400200b8
 810386c:	40020410 	.word	0x40020410
 8103870:	40020428 	.word	0x40020428
 8103874:	40020440 	.word	0x40020440
 8103878:	40020458 	.word	0x40020458
 810387c:	40020470 	.word	0x40020470
 8103880:	40020488 	.word	0x40020488
 8103884:	400204a0 	.word	0x400204a0
 8103888:	400204b8 	.word	0x400204b8
 810388c:	58025408 	.word	0x58025408
 8103890:	5802541c 	.word	0x5802541c
 8103894:	58025430 	.word	0x58025430
 8103898:	58025444 	.word	0x58025444
 810389c:	58025458 	.word	0x58025458
 81038a0:	5802546c 	.word	0x5802546c
 81038a4:	58025480 	.word	0x58025480
 81038a8:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 81038ac:	693b      	ldr	r3, [r7, #16]
 81038ae:	f003 0320 	and.w	r3, r3, #32
 81038b2:	2b00      	cmp	r3, #0
 81038b4:	d160      	bne.n	8103978 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 81038b6:	687b      	ldr	r3, [r7, #4]
 81038b8:	681b      	ldr	r3, [r3, #0]
 81038ba:	4a7f      	ldr	r2, [pc, #508]	; (8103ab8 <HAL_DMA_IRQHandler+0xc74>)
 81038bc:	4293      	cmp	r3, r2
 81038be:	d04a      	beq.n	8103956 <HAL_DMA_IRQHandler+0xb12>
 81038c0:	687b      	ldr	r3, [r7, #4]
 81038c2:	681b      	ldr	r3, [r3, #0]
 81038c4:	4a7d      	ldr	r2, [pc, #500]	; (8103abc <HAL_DMA_IRQHandler+0xc78>)
 81038c6:	4293      	cmp	r3, r2
 81038c8:	d045      	beq.n	8103956 <HAL_DMA_IRQHandler+0xb12>
 81038ca:	687b      	ldr	r3, [r7, #4]
 81038cc:	681b      	ldr	r3, [r3, #0]
 81038ce:	4a7c      	ldr	r2, [pc, #496]	; (8103ac0 <HAL_DMA_IRQHandler+0xc7c>)
 81038d0:	4293      	cmp	r3, r2
 81038d2:	d040      	beq.n	8103956 <HAL_DMA_IRQHandler+0xb12>
 81038d4:	687b      	ldr	r3, [r7, #4]
 81038d6:	681b      	ldr	r3, [r3, #0]
 81038d8:	4a7a      	ldr	r2, [pc, #488]	; (8103ac4 <HAL_DMA_IRQHandler+0xc80>)
 81038da:	4293      	cmp	r3, r2
 81038dc:	d03b      	beq.n	8103956 <HAL_DMA_IRQHandler+0xb12>
 81038de:	687b      	ldr	r3, [r7, #4]
 81038e0:	681b      	ldr	r3, [r3, #0]
 81038e2:	4a79      	ldr	r2, [pc, #484]	; (8103ac8 <HAL_DMA_IRQHandler+0xc84>)
 81038e4:	4293      	cmp	r3, r2
 81038e6:	d036      	beq.n	8103956 <HAL_DMA_IRQHandler+0xb12>
 81038e8:	687b      	ldr	r3, [r7, #4]
 81038ea:	681b      	ldr	r3, [r3, #0]
 81038ec:	4a77      	ldr	r2, [pc, #476]	; (8103acc <HAL_DMA_IRQHandler+0xc88>)
 81038ee:	4293      	cmp	r3, r2
 81038f0:	d031      	beq.n	8103956 <HAL_DMA_IRQHandler+0xb12>
 81038f2:	687b      	ldr	r3, [r7, #4]
 81038f4:	681b      	ldr	r3, [r3, #0]
 81038f6:	4a76      	ldr	r2, [pc, #472]	; (8103ad0 <HAL_DMA_IRQHandler+0xc8c>)
 81038f8:	4293      	cmp	r3, r2
 81038fa:	d02c      	beq.n	8103956 <HAL_DMA_IRQHandler+0xb12>
 81038fc:	687b      	ldr	r3, [r7, #4]
 81038fe:	681b      	ldr	r3, [r3, #0]
 8103900:	4a74      	ldr	r2, [pc, #464]	; (8103ad4 <HAL_DMA_IRQHandler+0xc90>)
 8103902:	4293      	cmp	r3, r2
 8103904:	d027      	beq.n	8103956 <HAL_DMA_IRQHandler+0xb12>
 8103906:	687b      	ldr	r3, [r7, #4]
 8103908:	681b      	ldr	r3, [r3, #0]
 810390a:	4a73      	ldr	r2, [pc, #460]	; (8103ad8 <HAL_DMA_IRQHandler+0xc94>)
 810390c:	4293      	cmp	r3, r2
 810390e:	d022      	beq.n	8103956 <HAL_DMA_IRQHandler+0xb12>
 8103910:	687b      	ldr	r3, [r7, #4]
 8103912:	681b      	ldr	r3, [r3, #0]
 8103914:	4a71      	ldr	r2, [pc, #452]	; (8103adc <HAL_DMA_IRQHandler+0xc98>)
 8103916:	4293      	cmp	r3, r2
 8103918:	d01d      	beq.n	8103956 <HAL_DMA_IRQHandler+0xb12>
 810391a:	687b      	ldr	r3, [r7, #4]
 810391c:	681b      	ldr	r3, [r3, #0]
 810391e:	4a70      	ldr	r2, [pc, #448]	; (8103ae0 <HAL_DMA_IRQHandler+0xc9c>)
 8103920:	4293      	cmp	r3, r2
 8103922:	d018      	beq.n	8103956 <HAL_DMA_IRQHandler+0xb12>
 8103924:	687b      	ldr	r3, [r7, #4]
 8103926:	681b      	ldr	r3, [r3, #0]
 8103928:	4a6e      	ldr	r2, [pc, #440]	; (8103ae4 <HAL_DMA_IRQHandler+0xca0>)
 810392a:	4293      	cmp	r3, r2
 810392c:	d013      	beq.n	8103956 <HAL_DMA_IRQHandler+0xb12>
 810392e:	687b      	ldr	r3, [r7, #4]
 8103930:	681b      	ldr	r3, [r3, #0]
 8103932:	4a6d      	ldr	r2, [pc, #436]	; (8103ae8 <HAL_DMA_IRQHandler+0xca4>)
 8103934:	4293      	cmp	r3, r2
 8103936:	d00e      	beq.n	8103956 <HAL_DMA_IRQHandler+0xb12>
 8103938:	687b      	ldr	r3, [r7, #4]
 810393a:	681b      	ldr	r3, [r3, #0]
 810393c:	4a6b      	ldr	r2, [pc, #428]	; (8103aec <HAL_DMA_IRQHandler+0xca8>)
 810393e:	4293      	cmp	r3, r2
 8103940:	d009      	beq.n	8103956 <HAL_DMA_IRQHandler+0xb12>
 8103942:	687b      	ldr	r3, [r7, #4]
 8103944:	681b      	ldr	r3, [r3, #0]
 8103946:	4a6a      	ldr	r2, [pc, #424]	; (8103af0 <HAL_DMA_IRQHandler+0xcac>)
 8103948:	4293      	cmp	r3, r2
 810394a:	d004      	beq.n	8103956 <HAL_DMA_IRQHandler+0xb12>
 810394c:	687b      	ldr	r3, [r7, #4]
 810394e:	681b      	ldr	r3, [r3, #0]
 8103950:	4a68      	ldr	r2, [pc, #416]	; (8103af4 <HAL_DMA_IRQHandler+0xcb0>)
 8103952:	4293      	cmp	r3, r2
 8103954:	d108      	bne.n	8103968 <HAL_DMA_IRQHandler+0xb24>
 8103956:	687b      	ldr	r3, [r7, #4]
 8103958:	681b      	ldr	r3, [r3, #0]
 810395a:	681a      	ldr	r2, [r3, #0]
 810395c:	687b      	ldr	r3, [r7, #4]
 810395e:	681b      	ldr	r3, [r3, #0]
 8103960:	f022 0208 	bic.w	r2, r2, #8
 8103964:	601a      	str	r2, [r3, #0]
 8103966:	e007      	b.n	8103978 <HAL_DMA_IRQHandler+0xb34>
 8103968:	687b      	ldr	r3, [r7, #4]
 810396a:	681b      	ldr	r3, [r3, #0]
 810396c:	681a      	ldr	r2, [r3, #0]
 810396e:	687b      	ldr	r3, [r7, #4]
 8103970:	681b      	ldr	r3, [r3, #0]
 8103972:	f022 0204 	bic.w	r2, r2, #4
 8103976:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8103978:	687b      	ldr	r3, [r7, #4]
 810397a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 810397c:	2b00      	cmp	r3, #0
 810397e:	f000 8165 	beq.w	8103c4c <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8103982:	687b      	ldr	r3, [r7, #4]
 8103984:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8103986:	6878      	ldr	r0, [r7, #4]
 8103988:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 810398a:	e15f      	b.n	8103c4c <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 810398c:	687b      	ldr	r3, [r7, #4]
 810398e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8103990:	f003 031f 	and.w	r3, r3, #31
 8103994:	2202      	movs	r2, #2
 8103996:	409a      	lsls	r2, r3
 8103998:	697b      	ldr	r3, [r7, #20]
 810399a:	4013      	ands	r3, r2
 810399c:	2b00      	cmp	r3, #0
 810399e:	f000 80c5 	beq.w	8103b2c <HAL_DMA_IRQHandler+0xce8>
 81039a2:	693b      	ldr	r3, [r7, #16]
 81039a4:	f003 0302 	and.w	r3, r3, #2
 81039a8:	2b00      	cmp	r3, #0
 81039aa:	f000 80bf 	beq.w	8103b2c <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 81039ae:	687b      	ldr	r3, [r7, #4]
 81039b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 81039b2:	f003 031f 	and.w	r3, r3, #31
 81039b6:	2202      	movs	r2, #2
 81039b8:	409a      	lsls	r2, r3
 81039ba:	69fb      	ldr	r3, [r7, #28]
 81039bc:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 81039be:	693b      	ldr	r3, [r7, #16]
 81039c0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 81039c4:	2b00      	cmp	r3, #0
 81039c6:	d018      	beq.n	81039fa <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 81039c8:	693b      	ldr	r3, [r7, #16]
 81039ca:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 81039ce:	2b00      	cmp	r3, #0
 81039d0:	d109      	bne.n	81039e6 <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 81039d2:	687b      	ldr	r3, [r7, #4]
 81039d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 81039d6:	2b00      	cmp	r3, #0
 81039d8:	f000 813a 	beq.w	8103c50 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 81039dc:	687b      	ldr	r3, [r7, #4]
 81039de:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 81039e0:	6878      	ldr	r0, [r7, #4]
 81039e2:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 81039e4:	e134      	b.n	8103c50 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 81039e6:	687b      	ldr	r3, [r7, #4]
 81039e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 81039ea:	2b00      	cmp	r3, #0
 81039ec:	f000 8130 	beq.w	8103c50 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 81039f0:	687b      	ldr	r3, [r7, #4]
 81039f2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 81039f4:	6878      	ldr	r0, [r7, #4]
 81039f6:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 81039f8:	e12a      	b.n	8103c50 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 81039fa:	693b      	ldr	r3, [r7, #16]
 81039fc:	f003 0320 	and.w	r3, r3, #32
 8103a00:	2b00      	cmp	r3, #0
 8103a02:	f040 8089 	bne.w	8103b18 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8103a06:	687b      	ldr	r3, [r7, #4]
 8103a08:	681b      	ldr	r3, [r3, #0]
 8103a0a:	4a2b      	ldr	r2, [pc, #172]	; (8103ab8 <HAL_DMA_IRQHandler+0xc74>)
 8103a0c:	4293      	cmp	r3, r2
 8103a0e:	d04a      	beq.n	8103aa6 <HAL_DMA_IRQHandler+0xc62>
 8103a10:	687b      	ldr	r3, [r7, #4]
 8103a12:	681b      	ldr	r3, [r3, #0]
 8103a14:	4a29      	ldr	r2, [pc, #164]	; (8103abc <HAL_DMA_IRQHandler+0xc78>)
 8103a16:	4293      	cmp	r3, r2
 8103a18:	d045      	beq.n	8103aa6 <HAL_DMA_IRQHandler+0xc62>
 8103a1a:	687b      	ldr	r3, [r7, #4]
 8103a1c:	681b      	ldr	r3, [r3, #0]
 8103a1e:	4a28      	ldr	r2, [pc, #160]	; (8103ac0 <HAL_DMA_IRQHandler+0xc7c>)
 8103a20:	4293      	cmp	r3, r2
 8103a22:	d040      	beq.n	8103aa6 <HAL_DMA_IRQHandler+0xc62>
 8103a24:	687b      	ldr	r3, [r7, #4]
 8103a26:	681b      	ldr	r3, [r3, #0]
 8103a28:	4a26      	ldr	r2, [pc, #152]	; (8103ac4 <HAL_DMA_IRQHandler+0xc80>)
 8103a2a:	4293      	cmp	r3, r2
 8103a2c:	d03b      	beq.n	8103aa6 <HAL_DMA_IRQHandler+0xc62>
 8103a2e:	687b      	ldr	r3, [r7, #4]
 8103a30:	681b      	ldr	r3, [r3, #0]
 8103a32:	4a25      	ldr	r2, [pc, #148]	; (8103ac8 <HAL_DMA_IRQHandler+0xc84>)
 8103a34:	4293      	cmp	r3, r2
 8103a36:	d036      	beq.n	8103aa6 <HAL_DMA_IRQHandler+0xc62>
 8103a38:	687b      	ldr	r3, [r7, #4]
 8103a3a:	681b      	ldr	r3, [r3, #0]
 8103a3c:	4a23      	ldr	r2, [pc, #140]	; (8103acc <HAL_DMA_IRQHandler+0xc88>)
 8103a3e:	4293      	cmp	r3, r2
 8103a40:	d031      	beq.n	8103aa6 <HAL_DMA_IRQHandler+0xc62>
 8103a42:	687b      	ldr	r3, [r7, #4]
 8103a44:	681b      	ldr	r3, [r3, #0]
 8103a46:	4a22      	ldr	r2, [pc, #136]	; (8103ad0 <HAL_DMA_IRQHandler+0xc8c>)
 8103a48:	4293      	cmp	r3, r2
 8103a4a:	d02c      	beq.n	8103aa6 <HAL_DMA_IRQHandler+0xc62>
 8103a4c:	687b      	ldr	r3, [r7, #4]
 8103a4e:	681b      	ldr	r3, [r3, #0]
 8103a50:	4a20      	ldr	r2, [pc, #128]	; (8103ad4 <HAL_DMA_IRQHandler+0xc90>)
 8103a52:	4293      	cmp	r3, r2
 8103a54:	d027      	beq.n	8103aa6 <HAL_DMA_IRQHandler+0xc62>
 8103a56:	687b      	ldr	r3, [r7, #4]
 8103a58:	681b      	ldr	r3, [r3, #0]
 8103a5a:	4a1f      	ldr	r2, [pc, #124]	; (8103ad8 <HAL_DMA_IRQHandler+0xc94>)
 8103a5c:	4293      	cmp	r3, r2
 8103a5e:	d022      	beq.n	8103aa6 <HAL_DMA_IRQHandler+0xc62>
 8103a60:	687b      	ldr	r3, [r7, #4]
 8103a62:	681b      	ldr	r3, [r3, #0]
 8103a64:	4a1d      	ldr	r2, [pc, #116]	; (8103adc <HAL_DMA_IRQHandler+0xc98>)
 8103a66:	4293      	cmp	r3, r2
 8103a68:	d01d      	beq.n	8103aa6 <HAL_DMA_IRQHandler+0xc62>
 8103a6a:	687b      	ldr	r3, [r7, #4]
 8103a6c:	681b      	ldr	r3, [r3, #0]
 8103a6e:	4a1c      	ldr	r2, [pc, #112]	; (8103ae0 <HAL_DMA_IRQHandler+0xc9c>)
 8103a70:	4293      	cmp	r3, r2
 8103a72:	d018      	beq.n	8103aa6 <HAL_DMA_IRQHandler+0xc62>
 8103a74:	687b      	ldr	r3, [r7, #4]
 8103a76:	681b      	ldr	r3, [r3, #0]
 8103a78:	4a1a      	ldr	r2, [pc, #104]	; (8103ae4 <HAL_DMA_IRQHandler+0xca0>)
 8103a7a:	4293      	cmp	r3, r2
 8103a7c:	d013      	beq.n	8103aa6 <HAL_DMA_IRQHandler+0xc62>
 8103a7e:	687b      	ldr	r3, [r7, #4]
 8103a80:	681b      	ldr	r3, [r3, #0]
 8103a82:	4a19      	ldr	r2, [pc, #100]	; (8103ae8 <HAL_DMA_IRQHandler+0xca4>)
 8103a84:	4293      	cmp	r3, r2
 8103a86:	d00e      	beq.n	8103aa6 <HAL_DMA_IRQHandler+0xc62>
 8103a88:	687b      	ldr	r3, [r7, #4]
 8103a8a:	681b      	ldr	r3, [r3, #0]
 8103a8c:	4a17      	ldr	r2, [pc, #92]	; (8103aec <HAL_DMA_IRQHandler+0xca8>)
 8103a8e:	4293      	cmp	r3, r2
 8103a90:	d009      	beq.n	8103aa6 <HAL_DMA_IRQHandler+0xc62>
 8103a92:	687b      	ldr	r3, [r7, #4]
 8103a94:	681b      	ldr	r3, [r3, #0]
 8103a96:	4a16      	ldr	r2, [pc, #88]	; (8103af0 <HAL_DMA_IRQHandler+0xcac>)
 8103a98:	4293      	cmp	r3, r2
 8103a9a:	d004      	beq.n	8103aa6 <HAL_DMA_IRQHandler+0xc62>
 8103a9c:	687b      	ldr	r3, [r7, #4]
 8103a9e:	681b      	ldr	r3, [r3, #0]
 8103aa0:	4a14      	ldr	r2, [pc, #80]	; (8103af4 <HAL_DMA_IRQHandler+0xcb0>)
 8103aa2:	4293      	cmp	r3, r2
 8103aa4:	d128      	bne.n	8103af8 <HAL_DMA_IRQHandler+0xcb4>
 8103aa6:	687b      	ldr	r3, [r7, #4]
 8103aa8:	681b      	ldr	r3, [r3, #0]
 8103aaa:	681a      	ldr	r2, [r3, #0]
 8103aac:	687b      	ldr	r3, [r7, #4]
 8103aae:	681b      	ldr	r3, [r3, #0]
 8103ab0:	f022 0214 	bic.w	r2, r2, #20
 8103ab4:	601a      	str	r2, [r3, #0]
 8103ab6:	e027      	b.n	8103b08 <HAL_DMA_IRQHandler+0xcc4>
 8103ab8:	40020010 	.word	0x40020010
 8103abc:	40020028 	.word	0x40020028
 8103ac0:	40020040 	.word	0x40020040
 8103ac4:	40020058 	.word	0x40020058
 8103ac8:	40020070 	.word	0x40020070
 8103acc:	40020088 	.word	0x40020088
 8103ad0:	400200a0 	.word	0x400200a0
 8103ad4:	400200b8 	.word	0x400200b8
 8103ad8:	40020410 	.word	0x40020410
 8103adc:	40020428 	.word	0x40020428
 8103ae0:	40020440 	.word	0x40020440
 8103ae4:	40020458 	.word	0x40020458
 8103ae8:	40020470 	.word	0x40020470
 8103aec:	40020488 	.word	0x40020488
 8103af0:	400204a0 	.word	0x400204a0
 8103af4:	400204b8 	.word	0x400204b8
 8103af8:	687b      	ldr	r3, [r7, #4]
 8103afa:	681b      	ldr	r3, [r3, #0]
 8103afc:	681a      	ldr	r2, [r3, #0]
 8103afe:	687b      	ldr	r3, [r7, #4]
 8103b00:	681b      	ldr	r3, [r3, #0]
 8103b02:	f022 020a 	bic.w	r2, r2, #10
 8103b06:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8103b08:	687b      	ldr	r3, [r7, #4]
 8103b0a:	2201      	movs	r2, #1
 8103b0c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8103b10:	687b      	ldr	r3, [r7, #4]
 8103b12:	2200      	movs	r2, #0
 8103b14:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8103b18:	687b      	ldr	r3, [r7, #4]
 8103b1a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8103b1c:	2b00      	cmp	r3, #0
 8103b1e:	f000 8097 	beq.w	8103c50 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8103b22:	687b      	ldr	r3, [r7, #4]
 8103b24:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8103b26:	6878      	ldr	r0, [r7, #4]
 8103b28:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8103b2a:	e091      	b.n	8103c50 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8103b2c:	687b      	ldr	r3, [r7, #4]
 8103b2e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8103b30:	f003 031f 	and.w	r3, r3, #31
 8103b34:	2208      	movs	r2, #8
 8103b36:	409a      	lsls	r2, r3
 8103b38:	697b      	ldr	r3, [r7, #20]
 8103b3a:	4013      	ands	r3, r2
 8103b3c:	2b00      	cmp	r3, #0
 8103b3e:	f000 8088 	beq.w	8103c52 <HAL_DMA_IRQHandler+0xe0e>
 8103b42:	693b      	ldr	r3, [r7, #16]
 8103b44:	f003 0308 	and.w	r3, r3, #8
 8103b48:	2b00      	cmp	r3, #0
 8103b4a:	f000 8082 	beq.w	8103c52 <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8103b4e:	687b      	ldr	r3, [r7, #4]
 8103b50:	681b      	ldr	r3, [r3, #0]
 8103b52:	4a41      	ldr	r2, [pc, #260]	; (8103c58 <HAL_DMA_IRQHandler+0xe14>)
 8103b54:	4293      	cmp	r3, r2
 8103b56:	d04a      	beq.n	8103bee <HAL_DMA_IRQHandler+0xdaa>
 8103b58:	687b      	ldr	r3, [r7, #4]
 8103b5a:	681b      	ldr	r3, [r3, #0]
 8103b5c:	4a3f      	ldr	r2, [pc, #252]	; (8103c5c <HAL_DMA_IRQHandler+0xe18>)
 8103b5e:	4293      	cmp	r3, r2
 8103b60:	d045      	beq.n	8103bee <HAL_DMA_IRQHandler+0xdaa>
 8103b62:	687b      	ldr	r3, [r7, #4]
 8103b64:	681b      	ldr	r3, [r3, #0]
 8103b66:	4a3e      	ldr	r2, [pc, #248]	; (8103c60 <HAL_DMA_IRQHandler+0xe1c>)
 8103b68:	4293      	cmp	r3, r2
 8103b6a:	d040      	beq.n	8103bee <HAL_DMA_IRQHandler+0xdaa>
 8103b6c:	687b      	ldr	r3, [r7, #4]
 8103b6e:	681b      	ldr	r3, [r3, #0]
 8103b70:	4a3c      	ldr	r2, [pc, #240]	; (8103c64 <HAL_DMA_IRQHandler+0xe20>)
 8103b72:	4293      	cmp	r3, r2
 8103b74:	d03b      	beq.n	8103bee <HAL_DMA_IRQHandler+0xdaa>
 8103b76:	687b      	ldr	r3, [r7, #4]
 8103b78:	681b      	ldr	r3, [r3, #0]
 8103b7a:	4a3b      	ldr	r2, [pc, #236]	; (8103c68 <HAL_DMA_IRQHandler+0xe24>)
 8103b7c:	4293      	cmp	r3, r2
 8103b7e:	d036      	beq.n	8103bee <HAL_DMA_IRQHandler+0xdaa>
 8103b80:	687b      	ldr	r3, [r7, #4]
 8103b82:	681b      	ldr	r3, [r3, #0]
 8103b84:	4a39      	ldr	r2, [pc, #228]	; (8103c6c <HAL_DMA_IRQHandler+0xe28>)
 8103b86:	4293      	cmp	r3, r2
 8103b88:	d031      	beq.n	8103bee <HAL_DMA_IRQHandler+0xdaa>
 8103b8a:	687b      	ldr	r3, [r7, #4]
 8103b8c:	681b      	ldr	r3, [r3, #0]
 8103b8e:	4a38      	ldr	r2, [pc, #224]	; (8103c70 <HAL_DMA_IRQHandler+0xe2c>)
 8103b90:	4293      	cmp	r3, r2
 8103b92:	d02c      	beq.n	8103bee <HAL_DMA_IRQHandler+0xdaa>
 8103b94:	687b      	ldr	r3, [r7, #4]
 8103b96:	681b      	ldr	r3, [r3, #0]
 8103b98:	4a36      	ldr	r2, [pc, #216]	; (8103c74 <HAL_DMA_IRQHandler+0xe30>)
 8103b9a:	4293      	cmp	r3, r2
 8103b9c:	d027      	beq.n	8103bee <HAL_DMA_IRQHandler+0xdaa>
 8103b9e:	687b      	ldr	r3, [r7, #4]
 8103ba0:	681b      	ldr	r3, [r3, #0]
 8103ba2:	4a35      	ldr	r2, [pc, #212]	; (8103c78 <HAL_DMA_IRQHandler+0xe34>)
 8103ba4:	4293      	cmp	r3, r2
 8103ba6:	d022      	beq.n	8103bee <HAL_DMA_IRQHandler+0xdaa>
 8103ba8:	687b      	ldr	r3, [r7, #4]
 8103baa:	681b      	ldr	r3, [r3, #0]
 8103bac:	4a33      	ldr	r2, [pc, #204]	; (8103c7c <HAL_DMA_IRQHandler+0xe38>)
 8103bae:	4293      	cmp	r3, r2
 8103bb0:	d01d      	beq.n	8103bee <HAL_DMA_IRQHandler+0xdaa>
 8103bb2:	687b      	ldr	r3, [r7, #4]
 8103bb4:	681b      	ldr	r3, [r3, #0]
 8103bb6:	4a32      	ldr	r2, [pc, #200]	; (8103c80 <HAL_DMA_IRQHandler+0xe3c>)
 8103bb8:	4293      	cmp	r3, r2
 8103bba:	d018      	beq.n	8103bee <HAL_DMA_IRQHandler+0xdaa>
 8103bbc:	687b      	ldr	r3, [r7, #4]
 8103bbe:	681b      	ldr	r3, [r3, #0]
 8103bc0:	4a30      	ldr	r2, [pc, #192]	; (8103c84 <HAL_DMA_IRQHandler+0xe40>)
 8103bc2:	4293      	cmp	r3, r2
 8103bc4:	d013      	beq.n	8103bee <HAL_DMA_IRQHandler+0xdaa>
 8103bc6:	687b      	ldr	r3, [r7, #4]
 8103bc8:	681b      	ldr	r3, [r3, #0]
 8103bca:	4a2f      	ldr	r2, [pc, #188]	; (8103c88 <HAL_DMA_IRQHandler+0xe44>)
 8103bcc:	4293      	cmp	r3, r2
 8103bce:	d00e      	beq.n	8103bee <HAL_DMA_IRQHandler+0xdaa>
 8103bd0:	687b      	ldr	r3, [r7, #4]
 8103bd2:	681b      	ldr	r3, [r3, #0]
 8103bd4:	4a2d      	ldr	r2, [pc, #180]	; (8103c8c <HAL_DMA_IRQHandler+0xe48>)
 8103bd6:	4293      	cmp	r3, r2
 8103bd8:	d009      	beq.n	8103bee <HAL_DMA_IRQHandler+0xdaa>
 8103bda:	687b      	ldr	r3, [r7, #4]
 8103bdc:	681b      	ldr	r3, [r3, #0]
 8103bde:	4a2c      	ldr	r2, [pc, #176]	; (8103c90 <HAL_DMA_IRQHandler+0xe4c>)
 8103be0:	4293      	cmp	r3, r2
 8103be2:	d004      	beq.n	8103bee <HAL_DMA_IRQHandler+0xdaa>
 8103be4:	687b      	ldr	r3, [r7, #4]
 8103be6:	681b      	ldr	r3, [r3, #0]
 8103be8:	4a2a      	ldr	r2, [pc, #168]	; (8103c94 <HAL_DMA_IRQHandler+0xe50>)
 8103bea:	4293      	cmp	r3, r2
 8103bec:	d108      	bne.n	8103c00 <HAL_DMA_IRQHandler+0xdbc>
 8103bee:	687b      	ldr	r3, [r7, #4]
 8103bf0:	681b      	ldr	r3, [r3, #0]
 8103bf2:	681a      	ldr	r2, [r3, #0]
 8103bf4:	687b      	ldr	r3, [r7, #4]
 8103bf6:	681b      	ldr	r3, [r3, #0]
 8103bf8:	f022 021c 	bic.w	r2, r2, #28
 8103bfc:	601a      	str	r2, [r3, #0]
 8103bfe:	e007      	b.n	8103c10 <HAL_DMA_IRQHandler+0xdcc>
 8103c00:	687b      	ldr	r3, [r7, #4]
 8103c02:	681b      	ldr	r3, [r3, #0]
 8103c04:	681a      	ldr	r2, [r3, #0]
 8103c06:	687b      	ldr	r3, [r7, #4]
 8103c08:	681b      	ldr	r3, [r3, #0]
 8103c0a:	f022 020e 	bic.w	r2, r2, #14
 8103c0e:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8103c10:	687b      	ldr	r3, [r7, #4]
 8103c12:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8103c14:	f003 031f 	and.w	r3, r3, #31
 8103c18:	2201      	movs	r2, #1
 8103c1a:	409a      	lsls	r2, r3
 8103c1c:	69fb      	ldr	r3, [r7, #28]
 8103c1e:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8103c20:	687b      	ldr	r3, [r7, #4]
 8103c22:	2201      	movs	r2, #1
 8103c24:	655a      	str	r2, [r3, #84]	; 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8103c26:	687b      	ldr	r3, [r7, #4]
 8103c28:	2201      	movs	r2, #1
 8103c2a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8103c2e:	687b      	ldr	r3, [r7, #4]
 8103c30:	2200      	movs	r2, #0
 8103c32:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      if (hdma->XferErrorCallback != NULL)
 8103c36:	687b      	ldr	r3, [r7, #4]
 8103c38:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8103c3a:	2b00      	cmp	r3, #0
 8103c3c:	d009      	beq.n	8103c52 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8103c3e:	687b      	ldr	r3, [r7, #4]
 8103c40:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8103c42:	6878      	ldr	r0, [r7, #4]
 8103c44:	4798      	blx	r3
 8103c46:	e004      	b.n	8103c52 <HAL_DMA_IRQHandler+0xe0e>
          return;
 8103c48:	bf00      	nop
 8103c4a:	e002      	b.n	8103c52 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8103c4c:	bf00      	nop
 8103c4e:	e000      	b.n	8103c52 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8103c50:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8103c52:	3728      	adds	r7, #40	; 0x28
 8103c54:	46bd      	mov	sp, r7
 8103c56:	bd80      	pop	{r7, pc}
 8103c58:	40020010 	.word	0x40020010
 8103c5c:	40020028 	.word	0x40020028
 8103c60:	40020040 	.word	0x40020040
 8103c64:	40020058 	.word	0x40020058
 8103c68:	40020070 	.word	0x40020070
 8103c6c:	40020088 	.word	0x40020088
 8103c70:	400200a0 	.word	0x400200a0
 8103c74:	400200b8 	.word	0x400200b8
 8103c78:	40020410 	.word	0x40020410
 8103c7c:	40020428 	.word	0x40020428
 8103c80:	40020440 	.word	0x40020440
 8103c84:	40020458 	.word	0x40020458
 8103c88:	40020470 	.word	0x40020470
 8103c8c:	40020488 	.word	0x40020488
 8103c90:	400204a0 	.word	0x400204a0
 8103c94:	400204b8 	.word	0x400204b8

08103c98 <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8103c98:	b480      	push	{r7}
 8103c9a:	b083      	sub	sp, #12
 8103c9c:	af00      	add	r7, sp, #0
 8103c9e:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8103ca0:	687b      	ldr	r3, [r7, #4]
 8103ca2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 8103ca4:	4618      	mov	r0, r3
 8103ca6:	370c      	adds	r7, #12
 8103ca8:	46bd      	mov	sp, r7
 8103caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103cae:	4770      	bx	lr

08103cb0 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8103cb0:	b480      	push	{r7}
 8103cb2:	b087      	sub	sp, #28
 8103cb4:	af00      	add	r7, sp, #0
 8103cb6:	60f8      	str	r0, [r7, #12]
 8103cb8:	60b9      	str	r1, [r7, #8]
 8103cba:	607a      	str	r2, [r7, #4]
 8103cbc:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8103cbe:	68fb      	ldr	r3, [r7, #12]
 8103cc0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8103cc2:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8103cc4:	68fb      	ldr	r3, [r7, #12]
 8103cc6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8103cc8:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8103cca:	68fb      	ldr	r3, [r7, #12]
 8103ccc:	681b      	ldr	r3, [r3, #0]
 8103cce:	4a7f      	ldr	r2, [pc, #508]	; (8103ecc <DMA_SetConfig+0x21c>)
 8103cd0:	4293      	cmp	r3, r2
 8103cd2:	d072      	beq.n	8103dba <DMA_SetConfig+0x10a>
 8103cd4:	68fb      	ldr	r3, [r7, #12]
 8103cd6:	681b      	ldr	r3, [r3, #0]
 8103cd8:	4a7d      	ldr	r2, [pc, #500]	; (8103ed0 <DMA_SetConfig+0x220>)
 8103cda:	4293      	cmp	r3, r2
 8103cdc:	d06d      	beq.n	8103dba <DMA_SetConfig+0x10a>
 8103cde:	68fb      	ldr	r3, [r7, #12]
 8103ce0:	681b      	ldr	r3, [r3, #0]
 8103ce2:	4a7c      	ldr	r2, [pc, #496]	; (8103ed4 <DMA_SetConfig+0x224>)
 8103ce4:	4293      	cmp	r3, r2
 8103ce6:	d068      	beq.n	8103dba <DMA_SetConfig+0x10a>
 8103ce8:	68fb      	ldr	r3, [r7, #12]
 8103cea:	681b      	ldr	r3, [r3, #0]
 8103cec:	4a7a      	ldr	r2, [pc, #488]	; (8103ed8 <DMA_SetConfig+0x228>)
 8103cee:	4293      	cmp	r3, r2
 8103cf0:	d063      	beq.n	8103dba <DMA_SetConfig+0x10a>
 8103cf2:	68fb      	ldr	r3, [r7, #12]
 8103cf4:	681b      	ldr	r3, [r3, #0]
 8103cf6:	4a79      	ldr	r2, [pc, #484]	; (8103edc <DMA_SetConfig+0x22c>)
 8103cf8:	4293      	cmp	r3, r2
 8103cfa:	d05e      	beq.n	8103dba <DMA_SetConfig+0x10a>
 8103cfc:	68fb      	ldr	r3, [r7, #12]
 8103cfe:	681b      	ldr	r3, [r3, #0]
 8103d00:	4a77      	ldr	r2, [pc, #476]	; (8103ee0 <DMA_SetConfig+0x230>)
 8103d02:	4293      	cmp	r3, r2
 8103d04:	d059      	beq.n	8103dba <DMA_SetConfig+0x10a>
 8103d06:	68fb      	ldr	r3, [r7, #12]
 8103d08:	681b      	ldr	r3, [r3, #0]
 8103d0a:	4a76      	ldr	r2, [pc, #472]	; (8103ee4 <DMA_SetConfig+0x234>)
 8103d0c:	4293      	cmp	r3, r2
 8103d0e:	d054      	beq.n	8103dba <DMA_SetConfig+0x10a>
 8103d10:	68fb      	ldr	r3, [r7, #12]
 8103d12:	681b      	ldr	r3, [r3, #0]
 8103d14:	4a74      	ldr	r2, [pc, #464]	; (8103ee8 <DMA_SetConfig+0x238>)
 8103d16:	4293      	cmp	r3, r2
 8103d18:	d04f      	beq.n	8103dba <DMA_SetConfig+0x10a>
 8103d1a:	68fb      	ldr	r3, [r7, #12]
 8103d1c:	681b      	ldr	r3, [r3, #0]
 8103d1e:	4a73      	ldr	r2, [pc, #460]	; (8103eec <DMA_SetConfig+0x23c>)
 8103d20:	4293      	cmp	r3, r2
 8103d22:	d04a      	beq.n	8103dba <DMA_SetConfig+0x10a>
 8103d24:	68fb      	ldr	r3, [r7, #12]
 8103d26:	681b      	ldr	r3, [r3, #0]
 8103d28:	4a71      	ldr	r2, [pc, #452]	; (8103ef0 <DMA_SetConfig+0x240>)
 8103d2a:	4293      	cmp	r3, r2
 8103d2c:	d045      	beq.n	8103dba <DMA_SetConfig+0x10a>
 8103d2e:	68fb      	ldr	r3, [r7, #12]
 8103d30:	681b      	ldr	r3, [r3, #0]
 8103d32:	4a70      	ldr	r2, [pc, #448]	; (8103ef4 <DMA_SetConfig+0x244>)
 8103d34:	4293      	cmp	r3, r2
 8103d36:	d040      	beq.n	8103dba <DMA_SetConfig+0x10a>
 8103d38:	68fb      	ldr	r3, [r7, #12]
 8103d3a:	681b      	ldr	r3, [r3, #0]
 8103d3c:	4a6e      	ldr	r2, [pc, #440]	; (8103ef8 <DMA_SetConfig+0x248>)
 8103d3e:	4293      	cmp	r3, r2
 8103d40:	d03b      	beq.n	8103dba <DMA_SetConfig+0x10a>
 8103d42:	68fb      	ldr	r3, [r7, #12]
 8103d44:	681b      	ldr	r3, [r3, #0]
 8103d46:	4a6d      	ldr	r2, [pc, #436]	; (8103efc <DMA_SetConfig+0x24c>)
 8103d48:	4293      	cmp	r3, r2
 8103d4a:	d036      	beq.n	8103dba <DMA_SetConfig+0x10a>
 8103d4c:	68fb      	ldr	r3, [r7, #12]
 8103d4e:	681b      	ldr	r3, [r3, #0]
 8103d50:	4a6b      	ldr	r2, [pc, #428]	; (8103f00 <DMA_SetConfig+0x250>)
 8103d52:	4293      	cmp	r3, r2
 8103d54:	d031      	beq.n	8103dba <DMA_SetConfig+0x10a>
 8103d56:	68fb      	ldr	r3, [r7, #12]
 8103d58:	681b      	ldr	r3, [r3, #0]
 8103d5a:	4a6a      	ldr	r2, [pc, #424]	; (8103f04 <DMA_SetConfig+0x254>)
 8103d5c:	4293      	cmp	r3, r2
 8103d5e:	d02c      	beq.n	8103dba <DMA_SetConfig+0x10a>
 8103d60:	68fb      	ldr	r3, [r7, #12]
 8103d62:	681b      	ldr	r3, [r3, #0]
 8103d64:	4a68      	ldr	r2, [pc, #416]	; (8103f08 <DMA_SetConfig+0x258>)
 8103d66:	4293      	cmp	r3, r2
 8103d68:	d027      	beq.n	8103dba <DMA_SetConfig+0x10a>
 8103d6a:	68fb      	ldr	r3, [r7, #12]
 8103d6c:	681b      	ldr	r3, [r3, #0]
 8103d6e:	4a67      	ldr	r2, [pc, #412]	; (8103f0c <DMA_SetConfig+0x25c>)
 8103d70:	4293      	cmp	r3, r2
 8103d72:	d022      	beq.n	8103dba <DMA_SetConfig+0x10a>
 8103d74:	68fb      	ldr	r3, [r7, #12]
 8103d76:	681b      	ldr	r3, [r3, #0]
 8103d78:	4a65      	ldr	r2, [pc, #404]	; (8103f10 <DMA_SetConfig+0x260>)
 8103d7a:	4293      	cmp	r3, r2
 8103d7c:	d01d      	beq.n	8103dba <DMA_SetConfig+0x10a>
 8103d7e:	68fb      	ldr	r3, [r7, #12]
 8103d80:	681b      	ldr	r3, [r3, #0]
 8103d82:	4a64      	ldr	r2, [pc, #400]	; (8103f14 <DMA_SetConfig+0x264>)
 8103d84:	4293      	cmp	r3, r2
 8103d86:	d018      	beq.n	8103dba <DMA_SetConfig+0x10a>
 8103d88:	68fb      	ldr	r3, [r7, #12]
 8103d8a:	681b      	ldr	r3, [r3, #0]
 8103d8c:	4a62      	ldr	r2, [pc, #392]	; (8103f18 <DMA_SetConfig+0x268>)
 8103d8e:	4293      	cmp	r3, r2
 8103d90:	d013      	beq.n	8103dba <DMA_SetConfig+0x10a>
 8103d92:	68fb      	ldr	r3, [r7, #12]
 8103d94:	681b      	ldr	r3, [r3, #0]
 8103d96:	4a61      	ldr	r2, [pc, #388]	; (8103f1c <DMA_SetConfig+0x26c>)
 8103d98:	4293      	cmp	r3, r2
 8103d9a:	d00e      	beq.n	8103dba <DMA_SetConfig+0x10a>
 8103d9c:	68fb      	ldr	r3, [r7, #12]
 8103d9e:	681b      	ldr	r3, [r3, #0]
 8103da0:	4a5f      	ldr	r2, [pc, #380]	; (8103f20 <DMA_SetConfig+0x270>)
 8103da2:	4293      	cmp	r3, r2
 8103da4:	d009      	beq.n	8103dba <DMA_SetConfig+0x10a>
 8103da6:	68fb      	ldr	r3, [r7, #12]
 8103da8:	681b      	ldr	r3, [r3, #0]
 8103daa:	4a5e      	ldr	r2, [pc, #376]	; (8103f24 <DMA_SetConfig+0x274>)
 8103dac:	4293      	cmp	r3, r2
 8103dae:	d004      	beq.n	8103dba <DMA_SetConfig+0x10a>
 8103db0:	68fb      	ldr	r3, [r7, #12]
 8103db2:	681b      	ldr	r3, [r3, #0]
 8103db4:	4a5c      	ldr	r2, [pc, #368]	; (8103f28 <DMA_SetConfig+0x278>)
 8103db6:	4293      	cmp	r3, r2
 8103db8:	d101      	bne.n	8103dbe <DMA_SetConfig+0x10e>
 8103dba:	2301      	movs	r3, #1
 8103dbc:	e000      	b.n	8103dc0 <DMA_SetConfig+0x110>
 8103dbe:	2300      	movs	r3, #0
 8103dc0:	2b00      	cmp	r3, #0
 8103dc2:	d00d      	beq.n	8103de0 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8103dc4:	68fb      	ldr	r3, [r7, #12]
 8103dc6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8103dc8:	68fa      	ldr	r2, [r7, #12]
 8103dca:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8103dcc:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8103dce:	68fb      	ldr	r3, [r7, #12]
 8103dd0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8103dd2:	2b00      	cmp	r3, #0
 8103dd4:	d004      	beq.n	8103de0 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8103dd6:	68fb      	ldr	r3, [r7, #12]
 8103dd8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8103dda:	68fa      	ldr	r2, [r7, #12]
 8103ddc:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8103dde:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8103de0:	68fb      	ldr	r3, [r7, #12]
 8103de2:	681b      	ldr	r3, [r3, #0]
 8103de4:	4a39      	ldr	r2, [pc, #228]	; (8103ecc <DMA_SetConfig+0x21c>)
 8103de6:	4293      	cmp	r3, r2
 8103de8:	d04a      	beq.n	8103e80 <DMA_SetConfig+0x1d0>
 8103dea:	68fb      	ldr	r3, [r7, #12]
 8103dec:	681b      	ldr	r3, [r3, #0]
 8103dee:	4a38      	ldr	r2, [pc, #224]	; (8103ed0 <DMA_SetConfig+0x220>)
 8103df0:	4293      	cmp	r3, r2
 8103df2:	d045      	beq.n	8103e80 <DMA_SetConfig+0x1d0>
 8103df4:	68fb      	ldr	r3, [r7, #12]
 8103df6:	681b      	ldr	r3, [r3, #0]
 8103df8:	4a36      	ldr	r2, [pc, #216]	; (8103ed4 <DMA_SetConfig+0x224>)
 8103dfa:	4293      	cmp	r3, r2
 8103dfc:	d040      	beq.n	8103e80 <DMA_SetConfig+0x1d0>
 8103dfe:	68fb      	ldr	r3, [r7, #12]
 8103e00:	681b      	ldr	r3, [r3, #0]
 8103e02:	4a35      	ldr	r2, [pc, #212]	; (8103ed8 <DMA_SetConfig+0x228>)
 8103e04:	4293      	cmp	r3, r2
 8103e06:	d03b      	beq.n	8103e80 <DMA_SetConfig+0x1d0>
 8103e08:	68fb      	ldr	r3, [r7, #12]
 8103e0a:	681b      	ldr	r3, [r3, #0]
 8103e0c:	4a33      	ldr	r2, [pc, #204]	; (8103edc <DMA_SetConfig+0x22c>)
 8103e0e:	4293      	cmp	r3, r2
 8103e10:	d036      	beq.n	8103e80 <DMA_SetConfig+0x1d0>
 8103e12:	68fb      	ldr	r3, [r7, #12]
 8103e14:	681b      	ldr	r3, [r3, #0]
 8103e16:	4a32      	ldr	r2, [pc, #200]	; (8103ee0 <DMA_SetConfig+0x230>)
 8103e18:	4293      	cmp	r3, r2
 8103e1a:	d031      	beq.n	8103e80 <DMA_SetConfig+0x1d0>
 8103e1c:	68fb      	ldr	r3, [r7, #12]
 8103e1e:	681b      	ldr	r3, [r3, #0]
 8103e20:	4a30      	ldr	r2, [pc, #192]	; (8103ee4 <DMA_SetConfig+0x234>)
 8103e22:	4293      	cmp	r3, r2
 8103e24:	d02c      	beq.n	8103e80 <DMA_SetConfig+0x1d0>
 8103e26:	68fb      	ldr	r3, [r7, #12]
 8103e28:	681b      	ldr	r3, [r3, #0]
 8103e2a:	4a2f      	ldr	r2, [pc, #188]	; (8103ee8 <DMA_SetConfig+0x238>)
 8103e2c:	4293      	cmp	r3, r2
 8103e2e:	d027      	beq.n	8103e80 <DMA_SetConfig+0x1d0>
 8103e30:	68fb      	ldr	r3, [r7, #12]
 8103e32:	681b      	ldr	r3, [r3, #0]
 8103e34:	4a2d      	ldr	r2, [pc, #180]	; (8103eec <DMA_SetConfig+0x23c>)
 8103e36:	4293      	cmp	r3, r2
 8103e38:	d022      	beq.n	8103e80 <DMA_SetConfig+0x1d0>
 8103e3a:	68fb      	ldr	r3, [r7, #12]
 8103e3c:	681b      	ldr	r3, [r3, #0]
 8103e3e:	4a2c      	ldr	r2, [pc, #176]	; (8103ef0 <DMA_SetConfig+0x240>)
 8103e40:	4293      	cmp	r3, r2
 8103e42:	d01d      	beq.n	8103e80 <DMA_SetConfig+0x1d0>
 8103e44:	68fb      	ldr	r3, [r7, #12]
 8103e46:	681b      	ldr	r3, [r3, #0]
 8103e48:	4a2a      	ldr	r2, [pc, #168]	; (8103ef4 <DMA_SetConfig+0x244>)
 8103e4a:	4293      	cmp	r3, r2
 8103e4c:	d018      	beq.n	8103e80 <DMA_SetConfig+0x1d0>
 8103e4e:	68fb      	ldr	r3, [r7, #12]
 8103e50:	681b      	ldr	r3, [r3, #0]
 8103e52:	4a29      	ldr	r2, [pc, #164]	; (8103ef8 <DMA_SetConfig+0x248>)
 8103e54:	4293      	cmp	r3, r2
 8103e56:	d013      	beq.n	8103e80 <DMA_SetConfig+0x1d0>
 8103e58:	68fb      	ldr	r3, [r7, #12]
 8103e5a:	681b      	ldr	r3, [r3, #0]
 8103e5c:	4a27      	ldr	r2, [pc, #156]	; (8103efc <DMA_SetConfig+0x24c>)
 8103e5e:	4293      	cmp	r3, r2
 8103e60:	d00e      	beq.n	8103e80 <DMA_SetConfig+0x1d0>
 8103e62:	68fb      	ldr	r3, [r7, #12]
 8103e64:	681b      	ldr	r3, [r3, #0]
 8103e66:	4a26      	ldr	r2, [pc, #152]	; (8103f00 <DMA_SetConfig+0x250>)
 8103e68:	4293      	cmp	r3, r2
 8103e6a:	d009      	beq.n	8103e80 <DMA_SetConfig+0x1d0>
 8103e6c:	68fb      	ldr	r3, [r7, #12]
 8103e6e:	681b      	ldr	r3, [r3, #0]
 8103e70:	4a24      	ldr	r2, [pc, #144]	; (8103f04 <DMA_SetConfig+0x254>)
 8103e72:	4293      	cmp	r3, r2
 8103e74:	d004      	beq.n	8103e80 <DMA_SetConfig+0x1d0>
 8103e76:	68fb      	ldr	r3, [r7, #12]
 8103e78:	681b      	ldr	r3, [r3, #0]
 8103e7a:	4a23      	ldr	r2, [pc, #140]	; (8103f08 <DMA_SetConfig+0x258>)
 8103e7c:	4293      	cmp	r3, r2
 8103e7e:	d101      	bne.n	8103e84 <DMA_SetConfig+0x1d4>
 8103e80:	2301      	movs	r3, #1
 8103e82:	e000      	b.n	8103e86 <DMA_SetConfig+0x1d6>
 8103e84:	2300      	movs	r3, #0
 8103e86:	2b00      	cmp	r3, #0
 8103e88:	d059      	beq.n	8103f3e <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8103e8a:	68fb      	ldr	r3, [r7, #12]
 8103e8c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8103e8e:	f003 031f 	and.w	r3, r3, #31
 8103e92:	223f      	movs	r2, #63	; 0x3f
 8103e94:	409a      	lsls	r2, r3
 8103e96:	697b      	ldr	r3, [r7, #20]
 8103e98:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8103e9a:	68fb      	ldr	r3, [r7, #12]
 8103e9c:	681b      	ldr	r3, [r3, #0]
 8103e9e:	681a      	ldr	r2, [r3, #0]
 8103ea0:	68fb      	ldr	r3, [r7, #12]
 8103ea2:	681b      	ldr	r3, [r3, #0]
 8103ea4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8103ea8:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 8103eaa:	68fb      	ldr	r3, [r7, #12]
 8103eac:	681b      	ldr	r3, [r3, #0]
 8103eae:	683a      	ldr	r2, [r7, #0]
 8103eb0:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8103eb2:	68fb      	ldr	r3, [r7, #12]
 8103eb4:	689b      	ldr	r3, [r3, #8]
 8103eb6:	2b40      	cmp	r3, #64	; 0x40
 8103eb8:	d138      	bne.n	8103f2c <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 8103eba:	68fb      	ldr	r3, [r7, #12]
 8103ebc:	681b      	ldr	r3, [r3, #0]
 8103ebe:	687a      	ldr	r2, [r7, #4]
 8103ec0:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 8103ec2:	68fb      	ldr	r3, [r7, #12]
 8103ec4:	681b      	ldr	r3, [r3, #0]
 8103ec6:	68ba      	ldr	r2, [r7, #8]
 8103ec8:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 8103eca:	e086      	b.n	8103fda <DMA_SetConfig+0x32a>
 8103ecc:	40020010 	.word	0x40020010
 8103ed0:	40020028 	.word	0x40020028
 8103ed4:	40020040 	.word	0x40020040
 8103ed8:	40020058 	.word	0x40020058
 8103edc:	40020070 	.word	0x40020070
 8103ee0:	40020088 	.word	0x40020088
 8103ee4:	400200a0 	.word	0x400200a0
 8103ee8:	400200b8 	.word	0x400200b8
 8103eec:	40020410 	.word	0x40020410
 8103ef0:	40020428 	.word	0x40020428
 8103ef4:	40020440 	.word	0x40020440
 8103ef8:	40020458 	.word	0x40020458
 8103efc:	40020470 	.word	0x40020470
 8103f00:	40020488 	.word	0x40020488
 8103f04:	400204a0 	.word	0x400204a0
 8103f08:	400204b8 	.word	0x400204b8
 8103f0c:	58025408 	.word	0x58025408
 8103f10:	5802541c 	.word	0x5802541c
 8103f14:	58025430 	.word	0x58025430
 8103f18:	58025444 	.word	0x58025444
 8103f1c:	58025458 	.word	0x58025458
 8103f20:	5802546c 	.word	0x5802546c
 8103f24:	58025480 	.word	0x58025480
 8103f28:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 8103f2c:	68fb      	ldr	r3, [r7, #12]
 8103f2e:	681b      	ldr	r3, [r3, #0]
 8103f30:	68ba      	ldr	r2, [r7, #8]
 8103f32:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8103f34:	68fb      	ldr	r3, [r7, #12]
 8103f36:	681b      	ldr	r3, [r3, #0]
 8103f38:	687a      	ldr	r2, [r7, #4]
 8103f3a:	60da      	str	r2, [r3, #12]
}
 8103f3c:	e04d      	b.n	8103fda <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8103f3e:	68fb      	ldr	r3, [r7, #12]
 8103f40:	681b      	ldr	r3, [r3, #0]
 8103f42:	4a29      	ldr	r2, [pc, #164]	; (8103fe8 <DMA_SetConfig+0x338>)
 8103f44:	4293      	cmp	r3, r2
 8103f46:	d022      	beq.n	8103f8e <DMA_SetConfig+0x2de>
 8103f48:	68fb      	ldr	r3, [r7, #12]
 8103f4a:	681b      	ldr	r3, [r3, #0]
 8103f4c:	4a27      	ldr	r2, [pc, #156]	; (8103fec <DMA_SetConfig+0x33c>)
 8103f4e:	4293      	cmp	r3, r2
 8103f50:	d01d      	beq.n	8103f8e <DMA_SetConfig+0x2de>
 8103f52:	68fb      	ldr	r3, [r7, #12]
 8103f54:	681b      	ldr	r3, [r3, #0]
 8103f56:	4a26      	ldr	r2, [pc, #152]	; (8103ff0 <DMA_SetConfig+0x340>)
 8103f58:	4293      	cmp	r3, r2
 8103f5a:	d018      	beq.n	8103f8e <DMA_SetConfig+0x2de>
 8103f5c:	68fb      	ldr	r3, [r7, #12]
 8103f5e:	681b      	ldr	r3, [r3, #0]
 8103f60:	4a24      	ldr	r2, [pc, #144]	; (8103ff4 <DMA_SetConfig+0x344>)
 8103f62:	4293      	cmp	r3, r2
 8103f64:	d013      	beq.n	8103f8e <DMA_SetConfig+0x2de>
 8103f66:	68fb      	ldr	r3, [r7, #12]
 8103f68:	681b      	ldr	r3, [r3, #0]
 8103f6a:	4a23      	ldr	r2, [pc, #140]	; (8103ff8 <DMA_SetConfig+0x348>)
 8103f6c:	4293      	cmp	r3, r2
 8103f6e:	d00e      	beq.n	8103f8e <DMA_SetConfig+0x2de>
 8103f70:	68fb      	ldr	r3, [r7, #12]
 8103f72:	681b      	ldr	r3, [r3, #0]
 8103f74:	4a21      	ldr	r2, [pc, #132]	; (8103ffc <DMA_SetConfig+0x34c>)
 8103f76:	4293      	cmp	r3, r2
 8103f78:	d009      	beq.n	8103f8e <DMA_SetConfig+0x2de>
 8103f7a:	68fb      	ldr	r3, [r7, #12]
 8103f7c:	681b      	ldr	r3, [r3, #0]
 8103f7e:	4a20      	ldr	r2, [pc, #128]	; (8104000 <DMA_SetConfig+0x350>)
 8103f80:	4293      	cmp	r3, r2
 8103f82:	d004      	beq.n	8103f8e <DMA_SetConfig+0x2de>
 8103f84:	68fb      	ldr	r3, [r7, #12]
 8103f86:	681b      	ldr	r3, [r3, #0]
 8103f88:	4a1e      	ldr	r2, [pc, #120]	; (8104004 <DMA_SetConfig+0x354>)
 8103f8a:	4293      	cmp	r3, r2
 8103f8c:	d101      	bne.n	8103f92 <DMA_SetConfig+0x2e2>
 8103f8e:	2301      	movs	r3, #1
 8103f90:	e000      	b.n	8103f94 <DMA_SetConfig+0x2e4>
 8103f92:	2300      	movs	r3, #0
 8103f94:	2b00      	cmp	r3, #0
 8103f96:	d020      	beq.n	8103fda <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8103f98:	68fb      	ldr	r3, [r7, #12]
 8103f9a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8103f9c:	f003 031f 	and.w	r3, r3, #31
 8103fa0:	2201      	movs	r2, #1
 8103fa2:	409a      	lsls	r2, r3
 8103fa4:	693b      	ldr	r3, [r7, #16]
 8103fa6:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8103fa8:	68fb      	ldr	r3, [r7, #12]
 8103faa:	681b      	ldr	r3, [r3, #0]
 8103fac:	683a      	ldr	r2, [r7, #0]
 8103fae:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8103fb0:	68fb      	ldr	r3, [r7, #12]
 8103fb2:	689b      	ldr	r3, [r3, #8]
 8103fb4:	2b40      	cmp	r3, #64	; 0x40
 8103fb6:	d108      	bne.n	8103fca <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8103fb8:	68fb      	ldr	r3, [r7, #12]
 8103fba:	681b      	ldr	r3, [r3, #0]
 8103fbc:	687a      	ldr	r2, [r7, #4]
 8103fbe:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8103fc0:	68fb      	ldr	r3, [r7, #12]
 8103fc2:	681b      	ldr	r3, [r3, #0]
 8103fc4:	68ba      	ldr	r2, [r7, #8]
 8103fc6:	60da      	str	r2, [r3, #12]
}
 8103fc8:	e007      	b.n	8103fda <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 8103fca:	68fb      	ldr	r3, [r7, #12]
 8103fcc:	681b      	ldr	r3, [r3, #0]
 8103fce:	68ba      	ldr	r2, [r7, #8]
 8103fd0:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8103fd2:	68fb      	ldr	r3, [r7, #12]
 8103fd4:	681b      	ldr	r3, [r3, #0]
 8103fd6:	687a      	ldr	r2, [r7, #4]
 8103fd8:	60da      	str	r2, [r3, #12]
}
 8103fda:	bf00      	nop
 8103fdc:	371c      	adds	r7, #28
 8103fde:	46bd      	mov	sp, r7
 8103fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103fe4:	4770      	bx	lr
 8103fe6:	bf00      	nop
 8103fe8:	58025408 	.word	0x58025408
 8103fec:	5802541c 	.word	0x5802541c
 8103ff0:	58025430 	.word	0x58025430
 8103ff4:	58025444 	.word	0x58025444
 8103ff8:	58025458 	.word	0x58025458
 8103ffc:	5802546c 	.word	0x5802546c
 8104000:	58025480 	.word	0x58025480
 8104004:	58025494 	.word	0x58025494

08104008 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8104008:	b480      	push	{r7}
 810400a:	b085      	sub	sp, #20
 810400c:	af00      	add	r7, sp, #0
 810400e:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8104010:	687b      	ldr	r3, [r7, #4]
 8104012:	681b      	ldr	r3, [r3, #0]
 8104014:	4a43      	ldr	r2, [pc, #268]	; (8104124 <DMA_CalcBaseAndBitshift+0x11c>)
 8104016:	4293      	cmp	r3, r2
 8104018:	d04a      	beq.n	81040b0 <DMA_CalcBaseAndBitshift+0xa8>
 810401a:	687b      	ldr	r3, [r7, #4]
 810401c:	681b      	ldr	r3, [r3, #0]
 810401e:	4a42      	ldr	r2, [pc, #264]	; (8104128 <DMA_CalcBaseAndBitshift+0x120>)
 8104020:	4293      	cmp	r3, r2
 8104022:	d045      	beq.n	81040b0 <DMA_CalcBaseAndBitshift+0xa8>
 8104024:	687b      	ldr	r3, [r7, #4]
 8104026:	681b      	ldr	r3, [r3, #0]
 8104028:	4a40      	ldr	r2, [pc, #256]	; (810412c <DMA_CalcBaseAndBitshift+0x124>)
 810402a:	4293      	cmp	r3, r2
 810402c:	d040      	beq.n	81040b0 <DMA_CalcBaseAndBitshift+0xa8>
 810402e:	687b      	ldr	r3, [r7, #4]
 8104030:	681b      	ldr	r3, [r3, #0]
 8104032:	4a3f      	ldr	r2, [pc, #252]	; (8104130 <DMA_CalcBaseAndBitshift+0x128>)
 8104034:	4293      	cmp	r3, r2
 8104036:	d03b      	beq.n	81040b0 <DMA_CalcBaseAndBitshift+0xa8>
 8104038:	687b      	ldr	r3, [r7, #4]
 810403a:	681b      	ldr	r3, [r3, #0]
 810403c:	4a3d      	ldr	r2, [pc, #244]	; (8104134 <DMA_CalcBaseAndBitshift+0x12c>)
 810403e:	4293      	cmp	r3, r2
 8104040:	d036      	beq.n	81040b0 <DMA_CalcBaseAndBitshift+0xa8>
 8104042:	687b      	ldr	r3, [r7, #4]
 8104044:	681b      	ldr	r3, [r3, #0]
 8104046:	4a3c      	ldr	r2, [pc, #240]	; (8104138 <DMA_CalcBaseAndBitshift+0x130>)
 8104048:	4293      	cmp	r3, r2
 810404a:	d031      	beq.n	81040b0 <DMA_CalcBaseAndBitshift+0xa8>
 810404c:	687b      	ldr	r3, [r7, #4]
 810404e:	681b      	ldr	r3, [r3, #0]
 8104050:	4a3a      	ldr	r2, [pc, #232]	; (810413c <DMA_CalcBaseAndBitshift+0x134>)
 8104052:	4293      	cmp	r3, r2
 8104054:	d02c      	beq.n	81040b0 <DMA_CalcBaseAndBitshift+0xa8>
 8104056:	687b      	ldr	r3, [r7, #4]
 8104058:	681b      	ldr	r3, [r3, #0]
 810405a:	4a39      	ldr	r2, [pc, #228]	; (8104140 <DMA_CalcBaseAndBitshift+0x138>)
 810405c:	4293      	cmp	r3, r2
 810405e:	d027      	beq.n	81040b0 <DMA_CalcBaseAndBitshift+0xa8>
 8104060:	687b      	ldr	r3, [r7, #4]
 8104062:	681b      	ldr	r3, [r3, #0]
 8104064:	4a37      	ldr	r2, [pc, #220]	; (8104144 <DMA_CalcBaseAndBitshift+0x13c>)
 8104066:	4293      	cmp	r3, r2
 8104068:	d022      	beq.n	81040b0 <DMA_CalcBaseAndBitshift+0xa8>
 810406a:	687b      	ldr	r3, [r7, #4]
 810406c:	681b      	ldr	r3, [r3, #0]
 810406e:	4a36      	ldr	r2, [pc, #216]	; (8104148 <DMA_CalcBaseAndBitshift+0x140>)
 8104070:	4293      	cmp	r3, r2
 8104072:	d01d      	beq.n	81040b0 <DMA_CalcBaseAndBitshift+0xa8>
 8104074:	687b      	ldr	r3, [r7, #4]
 8104076:	681b      	ldr	r3, [r3, #0]
 8104078:	4a34      	ldr	r2, [pc, #208]	; (810414c <DMA_CalcBaseAndBitshift+0x144>)
 810407a:	4293      	cmp	r3, r2
 810407c:	d018      	beq.n	81040b0 <DMA_CalcBaseAndBitshift+0xa8>
 810407e:	687b      	ldr	r3, [r7, #4]
 8104080:	681b      	ldr	r3, [r3, #0]
 8104082:	4a33      	ldr	r2, [pc, #204]	; (8104150 <DMA_CalcBaseAndBitshift+0x148>)
 8104084:	4293      	cmp	r3, r2
 8104086:	d013      	beq.n	81040b0 <DMA_CalcBaseAndBitshift+0xa8>
 8104088:	687b      	ldr	r3, [r7, #4]
 810408a:	681b      	ldr	r3, [r3, #0]
 810408c:	4a31      	ldr	r2, [pc, #196]	; (8104154 <DMA_CalcBaseAndBitshift+0x14c>)
 810408e:	4293      	cmp	r3, r2
 8104090:	d00e      	beq.n	81040b0 <DMA_CalcBaseAndBitshift+0xa8>
 8104092:	687b      	ldr	r3, [r7, #4]
 8104094:	681b      	ldr	r3, [r3, #0]
 8104096:	4a30      	ldr	r2, [pc, #192]	; (8104158 <DMA_CalcBaseAndBitshift+0x150>)
 8104098:	4293      	cmp	r3, r2
 810409a:	d009      	beq.n	81040b0 <DMA_CalcBaseAndBitshift+0xa8>
 810409c:	687b      	ldr	r3, [r7, #4]
 810409e:	681b      	ldr	r3, [r3, #0]
 81040a0:	4a2e      	ldr	r2, [pc, #184]	; (810415c <DMA_CalcBaseAndBitshift+0x154>)
 81040a2:	4293      	cmp	r3, r2
 81040a4:	d004      	beq.n	81040b0 <DMA_CalcBaseAndBitshift+0xa8>
 81040a6:	687b      	ldr	r3, [r7, #4]
 81040a8:	681b      	ldr	r3, [r3, #0]
 81040aa:	4a2d      	ldr	r2, [pc, #180]	; (8104160 <DMA_CalcBaseAndBitshift+0x158>)
 81040ac:	4293      	cmp	r3, r2
 81040ae:	d101      	bne.n	81040b4 <DMA_CalcBaseAndBitshift+0xac>
 81040b0:	2301      	movs	r3, #1
 81040b2:	e000      	b.n	81040b6 <DMA_CalcBaseAndBitshift+0xae>
 81040b4:	2300      	movs	r3, #0
 81040b6:	2b00      	cmp	r3, #0
 81040b8:	d026      	beq.n	8104108 <DMA_CalcBaseAndBitshift+0x100>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 81040ba:	687b      	ldr	r3, [r7, #4]
 81040bc:	681b      	ldr	r3, [r3, #0]
 81040be:	b2db      	uxtb	r3, r3
 81040c0:	3b10      	subs	r3, #16
 81040c2:	4a28      	ldr	r2, [pc, #160]	; (8104164 <DMA_CalcBaseAndBitshift+0x15c>)
 81040c4:	fba2 2303 	umull	r2, r3, r2, r3
 81040c8:	091b      	lsrs	r3, r3, #4
 81040ca:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 81040cc:	68fb      	ldr	r3, [r7, #12]
 81040ce:	f003 0307 	and.w	r3, r3, #7
 81040d2:	4a25      	ldr	r2, [pc, #148]	; (8104168 <DMA_CalcBaseAndBitshift+0x160>)
 81040d4:	5cd3      	ldrb	r3, [r2, r3]
 81040d6:	461a      	mov	r2, r3
 81040d8:	687b      	ldr	r3, [r7, #4]
 81040da:	65da      	str	r2, [r3, #92]	; 0x5c

    if (stream_number > 3U)
 81040dc:	68fb      	ldr	r3, [r7, #12]
 81040de:	2b03      	cmp	r3, #3
 81040e0:	d909      	bls.n	81040f6 <DMA_CalcBaseAndBitshift+0xee>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 81040e2:	687b      	ldr	r3, [r7, #4]
 81040e4:	681b      	ldr	r3, [r3, #0]
 81040e6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 81040ea:	f023 0303 	bic.w	r3, r3, #3
 81040ee:	1d1a      	adds	r2, r3, #4
 81040f0:	687b      	ldr	r3, [r7, #4]
 81040f2:	659a      	str	r2, [r3, #88]	; 0x58
 81040f4:	e00e      	b.n	8104114 <DMA_CalcBaseAndBitshift+0x10c>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 81040f6:	687b      	ldr	r3, [r7, #4]
 81040f8:	681b      	ldr	r3, [r3, #0]
 81040fa:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 81040fe:	f023 0303 	bic.w	r3, r3, #3
 8104102:	687a      	ldr	r2, [r7, #4]
 8104104:	6593      	str	r3, [r2, #88]	; 0x58
 8104106:	e005      	b.n	8104114 <DMA_CalcBaseAndBitshift+0x10c>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8104108:	687b      	ldr	r3, [r7, #4]
 810410a:	681b      	ldr	r3, [r3, #0]
 810410c:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8104110:	687b      	ldr	r3, [r7, #4]
 8104112:	659a      	str	r2, [r3, #88]	; 0x58
  }

  return hdma->StreamBaseAddress;
 8104114:	687b      	ldr	r3, [r7, #4]
 8104116:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8104118:	4618      	mov	r0, r3
 810411a:	3714      	adds	r7, #20
 810411c:	46bd      	mov	sp, r7
 810411e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104122:	4770      	bx	lr
 8104124:	40020010 	.word	0x40020010
 8104128:	40020028 	.word	0x40020028
 810412c:	40020040 	.word	0x40020040
 8104130:	40020058 	.word	0x40020058
 8104134:	40020070 	.word	0x40020070
 8104138:	40020088 	.word	0x40020088
 810413c:	400200a0 	.word	0x400200a0
 8104140:	400200b8 	.word	0x400200b8
 8104144:	40020410 	.word	0x40020410
 8104148:	40020428 	.word	0x40020428
 810414c:	40020440 	.word	0x40020440
 8104150:	40020458 	.word	0x40020458
 8104154:	40020470 	.word	0x40020470
 8104158:	40020488 	.word	0x40020488
 810415c:	400204a0 	.word	0x400204a0
 8104160:	400204b8 	.word	0x400204b8
 8104164:	aaaaaaab 	.word	0xaaaaaaab
 8104168:	0810b260 	.word	0x0810b260

0810416c <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 810416c:	b480      	push	{r7}
 810416e:	b085      	sub	sp, #20
 8104170:	af00      	add	r7, sp, #0
 8104172:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8104174:	2300      	movs	r3, #0
 8104176:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8104178:	687b      	ldr	r3, [r7, #4]
 810417a:	699b      	ldr	r3, [r3, #24]
 810417c:	2b00      	cmp	r3, #0
 810417e:	d120      	bne.n	81041c2 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8104180:	687b      	ldr	r3, [r7, #4]
 8104182:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8104184:	2b03      	cmp	r3, #3
 8104186:	d858      	bhi.n	810423a <DMA_CheckFifoParam+0xce>
 8104188:	a201      	add	r2, pc, #4	; (adr r2, 8104190 <DMA_CheckFifoParam+0x24>)
 810418a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810418e:	bf00      	nop
 8104190:	081041a1 	.word	0x081041a1
 8104194:	081041b3 	.word	0x081041b3
 8104198:	081041a1 	.word	0x081041a1
 810419c:	0810423b 	.word	0x0810423b
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 81041a0:	687b      	ldr	r3, [r7, #4]
 81041a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81041a4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 81041a8:	2b00      	cmp	r3, #0
 81041aa:	d048      	beq.n	810423e <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 81041ac:	2301      	movs	r3, #1
 81041ae:	73fb      	strb	r3, [r7, #15]
        }
        break;
 81041b0:	e045      	b.n	810423e <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 81041b2:	687b      	ldr	r3, [r7, #4]
 81041b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81041b6:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 81041ba:	d142      	bne.n	8104242 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 81041bc:	2301      	movs	r3, #1
 81041be:	73fb      	strb	r3, [r7, #15]
        }
        break;
 81041c0:	e03f      	b.n	8104242 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 81041c2:	687b      	ldr	r3, [r7, #4]
 81041c4:	699b      	ldr	r3, [r3, #24]
 81041c6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 81041ca:	d123      	bne.n	8104214 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 81041cc:	687b      	ldr	r3, [r7, #4]
 81041ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81041d0:	2b03      	cmp	r3, #3
 81041d2:	d838      	bhi.n	8104246 <DMA_CheckFifoParam+0xda>
 81041d4:	a201      	add	r2, pc, #4	; (adr r2, 81041dc <DMA_CheckFifoParam+0x70>)
 81041d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81041da:	bf00      	nop
 81041dc:	081041ed 	.word	0x081041ed
 81041e0:	081041f3 	.word	0x081041f3
 81041e4:	081041ed 	.word	0x081041ed
 81041e8:	08104205 	.word	0x08104205
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 81041ec:	2301      	movs	r3, #1
 81041ee:	73fb      	strb	r3, [r7, #15]
        break;
 81041f0:	e030      	b.n	8104254 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 81041f2:	687b      	ldr	r3, [r7, #4]
 81041f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81041f6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 81041fa:	2b00      	cmp	r3, #0
 81041fc:	d025      	beq.n	810424a <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 81041fe:	2301      	movs	r3, #1
 8104200:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8104202:	e022      	b.n	810424a <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8104204:	687b      	ldr	r3, [r7, #4]
 8104206:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8104208:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 810420c:	d11f      	bne.n	810424e <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 810420e:	2301      	movs	r3, #1
 8104210:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8104212:	e01c      	b.n	810424e <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8104214:	687b      	ldr	r3, [r7, #4]
 8104216:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8104218:	2b02      	cmp	r3, #2
 810421a:	d902      	bls.n	8104222 <DMA_CheckFifoParam+0xb6>
 810421c:	2b03      	cmp	r3, #3
 810421e:	d003      	beq.n	8104228 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8104220:	e018      	b.n	8104254 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8104222:	2301      	movs	r3, #1
 8104224:	73fb      	strb	r3, [r7, #15]
        break;
 8104226:	e015      	b.n	8104254 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8104228:	687b      	ldr	r3, [r7, #4]
 810422a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810422c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8104230:	2b00      	cmp	r3, #0
 8104232:	d00e      	beq.n	8104252 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8104234:	2301      	movs	r3, #1
 8104236:	73fb      	strb	r3, [r7, #15]
    break;
 8104238:	e00b      	b.n	8104252 <DMA_CheckFifoParam+0xe6>
        break;
 810423a:	bf00      	nop
 810423c:	e00a      	b.n	8104254 <DMA_CheckFifoParam+0xe8>
        break;
 810423e:	bf00      	nop
 8104240:	e008      	b.n	8104254 <DMA_CheckFifoParam+0xe8>
        break;
 8104242:	bf00      	nop
 8104244:	e006      	b.n	8104254 <DMA_CheckFifoParam+0xe8>
        break;
 8104246:	bf00      	nop
 8104248:	e004      	b.n	8104254 <DMA_CheckFifoParam+0xe8>
        break;
 810424a:	bf00      	nop
 810424c:	e002      	b.n	8104254 <DMA_CheckFifoParam+0xe8>
        break;
 810424e:	bf00      	nop
 8104250:	e000      	b.n	8104254 <DMA_CheckFifoParam+0xe8>
    break;
 8104252:	bf00      	nop
    }
  }

  return status;
 8104254:	7bfb      	ldrb	r3, [r7, #15]
}
 8104256:	4618      	mov	r0, r3
 8104258:	3714      	adds	r7, #20
 810425a:	46bd      	mov	sp, r7
 810425c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104260:	4770      	bx	lr
 8104262:	bf00      	nop

08104264 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8104264:	b480      	push	{r7}
 8104266:	b085      	sub	sp, #20
 8104268:	af00      	add	r7, sp, #0
 810426a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 810426c:	687b      	ldr	r3, [r7, #4]
 810426e:	681b      	ldr	r3, [r3, #0]
 8104270:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8104272:	687b      	ldr	r3, [r7, #4]
 8104274:	681b      	ldr	r3, [r3, #0]
 8104276:	4a3a      	ldr	r2, [pc, #232]	; (8104360 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8104278:	4293      	cmp	r3, r2
 810427a:	d022      	beq.n	81042c2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 810427c:	687b      	ldr	r3, [r7, #4]
 810427e:	681b      	ldr	r3, [r3, #0]
 8104280:	4a38      	ldr	r2, [pc, #224]	; (8104364 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8104282:	4293      	cmp	r3, r2
 8104284:	d01d      	beq.n	81042c2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8104286:	687b      	ldr	r3, [r7, #4]
 8104288:	681b      	ldr	r3, [r3, #0]
 810428a:	4a37      	ldr	r2, [pc, #220]	; (8104368 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 810428c:	4293      	cmp	r3, r2
 810428e:	d018      	beq.n	81042c2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8104290:	687b      	ldr	r3, [r7, #4]
 8104292:	681b      	ldr	r3, [r3, #0]
 8104294:	4a35      	ldr	r2, [pc, #212]	; (810436c <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8104296:	4293      	cmp	r3, r2
 8104298:	d013      	beq.n	81042c2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 810429a:	687b      	ldr	r3, [r7, #4]
 810429c:	681b      	ldr	r3, [r3, #0]
 810429e:	4a34      	ldr	r2, [pc, #208]	; (8104370 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 81042a0:	4293      	cmp	r3, r2
 81042a2:	d00e      	beq.n	81042c2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 81042a4:	687b      	ldr	r3, [r7, #4]
 81042a6:	681b      	ldr	r3, [r3, #0]
 81042a8:	4a32      	ldr	r2, [pc, #200]	; (8104374 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 81042aa:	4293      	cmp	r3, r2
 81042ac:	d009      	beq.n	81042c2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 81042ae:	687b      	ldr	r3, [r7, #4]
 81042b0:	681b      	ldr	r3, [r3, #0]
 81042b2:	4a31      	ldr	r2, [pc, #196]	; (8104378 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 81042b4:	4293      	cmp	r3, r2
 81042b6:	d004      	beq.n	81042c2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 81042b8:	687b      	ldr	r3, [r7, #4]
 81042ba:	681b      	ldr	r3, [r3, #0]
 81042bc:	4a2f      	ldr	r2, [pc, #188]	; (810437c <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 81042be:	4293      	cmp	r3, r2
 81042c0:	d101      	bne.n	81042c6 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 81042c2:	2301      	movs	r3, #1
 81042c4:	e000      	b.n	81042c8 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 81042c6:	2300      	movs	r3, #0
 81042c8:	2b00      	cmp	r3, #0
 81042ca:	d01c      	beq.n	8104306 <DMA_CalcDMAMUXChannelBaseAndMask+0xa2>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 81042cc:	687b      	ldr	r3, [r7, #4]
 81042ce:	681b      	ldr	r3, [r3, #0]
 81042d0:	b2db      	uxtb	r3, r3
 81042d2:	3b08      	subs	r3, #8
 81042d4:	4a2a      	ldr	r2, [pc, #168]	; (8104380 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 81042d6:	fba2 2303 	umull	r2, r3, r2, r3
 81042da:	091b      	lsrs	r3, r3, #4
 81042dc:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 81042de:	68fb      	ldr	r3, [r7, #12]
 81042e0:	f103 53b0 	add.w	r3, r3, #369098752	; 0x16000000
 81042e4:	f503 4316 	add.w	r3, r3, #38400	; 0x9600
 81042e8:	009b      	lsls	r3, r3, #2
 81042ea:	461a      	mov	r2, r3
 81042ec:	687b      	ldr	r3, [r7, #4]
 81042ee:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 81042f0:	687b      	ldr	r3, [r7, #4]
 81042f2:	4a24      	ldr	r2, [pc, #144]	; (8104384 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 81042f4:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 81042f6:	68fb      	ldr	r3, [r7, #12]
 81042f8:	f003 031f 	and.w	r3, r3, #31
 81042fc:	2201      	movs	r2, #1
 81042fe:	409a      	lsls	r2, r3
 8104300:	687b      	ldr	r3, [r7, #4]
 8104302:	669a      	str	r2, [r3, #104]	; 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8104304:	e026      	b.n	8104354 <DMA_CalcDMAMUXChannelBaseAndMask+0xf0>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8104306:	687b      	ldr	r3, [r7, #4]
 8104308:	681b      	ldr	r3, [r3, #0]
 810430a:	b2db      	uxtb	r3, r3
 810430c:	3b10      	subs	r3, #16
 810430e:	4a1e      	ldr	r2, [pc, #120]	; (8104388 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8104310:	fba2 2303 	umull	r2, r3, r2, r3
 8104314:	091b      	lsrs	r3, r3, #4
 8104316:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8104318:	68bb      	ldr	r3, [r7, #8]
 810431a:	4a1c      	ldr	r2, [pc, #112]	; (810438c <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 810431c:	4293      	cmp	r3, r2
 810431e:	d806      	bhi.n	810432e <DMA_CalcDMAMUXChannelBaseAndMask+0xca>
 8104320:	68bb      	ldr	r3, [r7, #8]
 8104322:	4a1b      	ldr	r2, [pc, #108]	; (8104390 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 8104324:	4293      	cmp	r3, r2
 8104326:	d902      	bls.n	810432e <DMA_CalcDMAMUXChannelBaseAndMask+0xca>
      stream_number += 8U;
 8104328:	68fb      	ldr	r3, [r7, #12]
 810432a:	3308      	adds	r3, #8
 810432c:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 810432e:	68fb      	ldr	r3, [r7, #12]
 8104330:	f103 5380 	add.w	r3, r3, #268435456	; 0x10000000
 8104334:	f503 4302 	add.w	r3, r3, #33280	; 0x8200
 8104338:	009b      	lsls	r3, r3, #2
 810433a:	461a      	mov	r2, r3
 810433c:	687b      	ldr	r3, [r7, #4]
 810433e:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8104340:	687b      	ldr	r3, [r7, #4]
 8104342:	4a14      	ldr	r2, [pc, #80]	; (8104394 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8104344:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8104346:	68fb      	ldr	r3, [r7, #12]
 8104348:	f003 031f 	and.w	r3, r3, #31
 810434c:	2201      	movs	r2, #1
 810434e:	409a      	lsls	r2, r3
 8104350:	687b      	ldr	r3, [r7, #4]
 8104352:	669a      	str	r2, [r3, #104]	; 0x68
}
 8104354:	bf00      	nop
 8104356:	3714      	adds	r7, #20
 8104358:	46bd      	mov	sp, r7
 810435a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810435e:	4770      	bx	lr
 8104360:	58025408 	.word	0x58025408
 8104364:	5802541c 	.word	0x5802541c
 8104368:	58025430 	.word	0x58025430
 810436c:	58025444 	.word	0x58025444
 8104370:	58025458 	.word	0x58025458
 8104374:	5802546c 	.word	0x5802546c
 8104378:	58025480 	.word	0x58025480
 810437c:	58025494 	.word	0x58025494
 8104380:	cccccccd 	.word	0xcccccccd
 8104384:	58025880 	.word	0x58025880
 8104388:	aaaaaaab 	.word	0xaaaaaaab
 810438c:	400204b8 	.word	0x400204b8
 8104390:	4002040f 	.word	0x4002040f
 8104394:	40020880 	.word	0x40020880

08104398 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8104398:	b480      	push	{r7}
 810439a:	b085      	sub	sp, #20
 810439c:	af00      	add	r7, sp, #0
 810439e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 81043a0:	687b      	ldr	r3, [r7, #4]
 81043a2:	685b      	ldr	r3, [r3, #4]
 81043a4:	b2db      	uxtb	r3, r3
 81043a6:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 81043a8:	68fb      	ldr	r3, [r7, #12]
 81043aa:	2b00      	cmp	r3, #0
 81043ac:	d04a      	beq.n	8104444 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 81043ae:	68fb      	ldr	r3, [r7, #12]
 81043b0:	2b08      	cmp	r3, #8
 81043b2:	d847      	bhi.n	8104444 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 81043b4:	687b      	ldr	r3, [r7, #4]
 81043b6:	681b      	ldr	r3, [r3, #0]
 81043b8:	4a25      	ldr	r2, [pc, #148]	; (8104450 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 81043ba:	4293      	cmp	r3, r2
 81043bc:	d022      	beq.n	8104404 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 81043be:	687b      	ldr	r3, [r7, #4]
 81043c0:	681b      	ldr	r3, [r3, #0]
 81043c2:	4a24      	ldr	r2, [pc, #144]	; (8104454 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 81043c4:	4293      	cmp	r3, r2
 81043c6:	d01d      	beq.n	8104404 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 81043c8:	687b      	ldr	r3, [r7, #4]
 81043ca:	681b      	ldr	r3, [r3, #0]
 81043cc:	4a22      	ldr	r2, [pc, #136]	; (8104458 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 81043ce:	4293      	cmp	r3, r2
 81043d0:	d018      	beq.n	8104404 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 81043d2:	687b      	ldr	r3, [r7, #4]
 81043d4:	681b      	ldr	r3, [r3, #0]
 81043d6:	4a21      	ldr	r2, [pc, #132]	; (810445c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 81043d8:	4293      	cmp	r3, r2
 81043da:	d013      	beq.n	8104404 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 81043dc:	687b      	ldr	r3, [r7, #4]
 81043de:	681b      	ldr	r3, [r3, #0]
 81043e0:	4a1f      	ldr	r2, [pc, #124]	; (8104460 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 81043e2:	4293      	cmp	r3, r2
 81043e4:	d00e      	beq.n	8104404 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 81043e6:	687b      	ldr	r3, [r7, #4]
 81043e8:	681b      	ldr	r3, [r3, #0]
 81043ea:	4a1e      	ldr	r2, [pc, #120]	; (8104464 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 81043ec:	4293      	cmp	r3, r2
 81043ee:	d009      	beq.n	8104404 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 81043f0:	687b      	ldr	r3, [r7, #4]
 81043f2:	681b      	ldr	r3, [r3, #0]
 81043f4:	4a1c      	ldr	r2, [pc, #112]	; (8104468 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 81043f6:	4293      	cmp	r3, r2
 81043f8:	d004      	beq.n	8104404 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 81043fa:	687b      	ldr	r3, [r7, #4]
 81043fc:	681b      	ldr	r3, [r3, #0]
 81043fe:	4a1b      	ldr	r2, [pc, #108]	; (810446c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8104400:	4293      	cmp	r3, r2
 8104402:	d101      	bne.n	8104408 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8104404:	2301      	movs	r3, #1
 8104406:	e000      	b.n	810440a <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8104408:	2300      	movs	r3, #0
 810440a:	2b00      	cmp	r3, #0
 810440c:	d00a      	beq.n	8104424 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 810440e:	68fa      	ldr	r2, [r7, #12]
 8104410:	4b17      	ldr	r3, [pc, #92]	; (8104470 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8104412:	4413      	add	r3, r2
 8104414:	009b      	lsls	r3, r3, #2
 8104416:	461a      	mov	r2, r3
 8104418:	687b      	ldr	r3, [r7, #4]
 810441a:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 810441c:	687b      	ldr	r3, [r7, #4]
 810441e:	4a15      	ldr	r2, [pc, #84]	; (8104474 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8104420:	671a      	str	r2, [r3, #112]	; 0x70
 8104422:	e009      	b.n	8104438 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8104424:	68fa      	ldr	r2, [r7, #12]
 8104426:	4b14      	ldr	r3, [pc, #80]	; (8104478 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8104428:	4413      	add	r3, r2
 810442a:	009b      	lsls	r3, r3, #2
 810442c:	461a      	mov	r2, r3
 810442e:	687b      	ldr	r3, [r7, #4]
 8104430:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8104432:	687b      	ldr	r3, [r7, #4]
 8104434:	4a11      	ldr	r2, [pc, #68]	; (810447c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8104436:	671a      	str	r2, [r3, #112]	; 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8104438:	68fb      	ldr	r3, [r7, #12]
 810443a:	3b01      	subs	r3, #1
 810443c:	2201      	movs	r2, #1
 810443e:	409a      	lsls	r2, r3
 8104440:	687b      	ldr	r3, [r7, #4]
 8104442:	675a      	str	r2, [r3, #116]	; 0x74
  }
}
 8104444:	bf00      	nop
 8104446:	3714      	adds	r7, #20
 8104448:	46bd      	mov	sp, r7
 810444a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810444e:	4770      	bx	lr
 8104450:	58025408 	.word	0x58025408
 8104454:	5802541c 	.word	0x5802541c
 8104458:	58025430 	.word	0x58025430
 810445c:	58025444 	.word	0x58025444
 8104460:	58025458 	.word	0x58025458
 8104464:	5802546c 	.word	0x5802546c
 8104468:	58025480 	.word	0x58025480
 810446c:	58025494 	.word	0x58025494
 8104470:	1600963f 	.word	0x1600963f
 8104474:	58025940 	.word	0x58025940
 8104478:	1000823f 	.word	0x1000823f
 810447c:	40020940 	.word	0x40020940

08104480 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8104480:	b580      	push	{r7, lr}
 8104482:	b084      	sub	sp, #16
 8104484:	af00      	add	r7, sp, #0
 8104486:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8104488:	687b      	ldr	r3, [r7, #4]
 810448a:	2b00      	cmp	r3, #0
 810448c:	d101      	bne.n	8104492 <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 810448e:	2301      	movs	r3, #1
 8104490:	e0d1      	b.n	8104636 <HAL_ETH_Init+0x1b6>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 8104492:	687b      	ldr	r3, [r7, #4]
 8104494:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8104498:	2b00      	cmp	r3, #0
 810449a:	d106      	bne.n	81044aa <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 810449c:	687b      	ldr	r3, [r7, #4]
 810449e:	2223      	movs	r2, #35	; 0x23
 81044a0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 81044a4:	6878      	ldr	r0, [r7, #4]
 81044a6:	f7fc f919 	bl	81006dc <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 81044aa:	4b65      	ldr	r3, [pc, #404]	; (8104640 <HAL_ETH_Init+0x1c0>)
 81044ac:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 81044b0:	4a63      	ldr	r2, [pc, #396]	; (8104640 <HAL_ETH_Init+0x1c0>)
 81044b2:	f043 0302 	orr.w	r3, r3, #2
 81044b6:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 81044ba:	4b61      	ldr	r3, [pc, #388]	; (8104640 <HAL_ETH_Init+0x1c0>)
 81044bc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 81044c0:	f003 0302 	and.w	r3, r3, #2
 81044c4:	60bb      	str	r3, [r7, #8]
 81044c6:	68bb      	ldr	r3, [r7, #8]

  if (heth->Init.MediaInterface == HAL_ETH_MII_MODE)
 81044c8:	687b      	ldr	r3, [r7, #4]
 81044ca:	7a1b      	ldrb	r3, [r3, #8]
 81044cc:	2b00      	cmp	r3, #0
 81044ce:	d103      	bne.n	81044d8 <HAL_ETH_Init+0x58>
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_MII);
 81044d0:	2000      	movs	r0, #0
 81044d2:	f7fd fdbb 	bl	810204c <HAL_SYSCFG_ETHInterfaceSelect>
 81044d6:	e003      	b.n	81044e0 <HAL_ETH_Init+0x60>
  }
  else
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_RMII);
 81044d8:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 81044dc:	f7fd fdb6 	bl	810204c <HAL_SYSCFG_ETHInterfaceSelect>
  }

  /* Dummy read to sync with ETH */
  (void)SYSCFG->PMCR;
 81044e0:	4b58      	ldr	r3, [pc, #352]	; (8104644 <HAL_ETH_Init+0x1c4>)
 81044e2:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR);
 81044e4:	687b      	ldr	r3, [r7, #4]
 81044e6:	681b      	ldr	r3, [r3, #0]
 81044e8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 81044ec:	681b      	ldr	r3, [r3, #0]
 81044ee:	687a      	ldr	r2, [r7, #4]
 81044f0:	6812      	ldr	r2, [r2, #0]
 81044f2:	f043 0301 	orr.w	r3, r3, #1
 81044f6:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 81044fa:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 81044fc:	f7fd fd6a 	bl	8101fd4 <HAL_GetTick>
 8104500:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 8104502:	e011      	b.n	8104528 <HAL_ETH_Init+0xa8>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8104504:	f7fd fd66 	bl	8101fd4 <HAL_GetTick>
 8104508:	4602      	mov	r2, r0
 810450a:	68fb      	ldr	r3, [r7, #12]
 810450c:	1ad3      	subs	r3, r2, r3
 810450e:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8104512:	d909      	bls.n	8104528 <HAL_ETH_Init+0xa8>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8104514:	687b      	ldr	r3, [r7, #4]
 8104516:	2204      	movs	r2, #4
 8104518:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 810451c:	687b      	ldr	r3, [r7, #4]
 810451e:	22e0      	movs	r2, #224	; 0xe0
 8104520:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      /* Return Error */
      return HAL_ERROR;
 8104524:	2301      	movs	r3, #1
 8104526:	e086      	b.n	8104636 <HAL_ETH_Init+0x1b6>
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 8104528:	687b      	ldr	r3, [r7, #4]
 810452a:	681b      	ldr	r3, [r3, #0]
 810452c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8104530:	681b      	ldr	r3, [r3, #0]
 8104532:	f003 0301 	and.w	r3, r3, #1
 8104536:	2b00      	cmp	r3, #0
 8104538:	d1e4      	bne.n	8104504 <HAL_ETH_Init+0x84>
    }
  }

  /*------------------ MDIO CSR Clock Range Configuration --------------------*/
  HAL_ETH_SetMDIOClockRange(heth);
 810453a:	6878      	ldr	r0, [r7, #4]
 810453c:	f000 f886 	bl	810464c <HAL_ETH_SetMDIOClockRange>

  /*------------------ MAC LPI 1US Tic Counter Configuration --------------------*/
  WRITE_REG(heth->Instance->MAC1USTCR, (((uint32_t)HAL_RCC_GetHCLKFreq() / ETH_MAC_US_TICK) - 1U));
 8104540:	f001 ffac 	bl	810649c <HAL_RCC_GetHCLKFreq>
 8104544:	4603      	mov	r3, r0
 8104546:	4a40      	ldr	r2, [pc, #256]	; (8104648 <HAL_ETH_Init+0x1c8>)
 8104548:	fba2 2303 	umull	r2, r3, r2, r3
 810454c:	0c9a      	lsrs	r2, r3, #18
 810454e:	687b      	ldr	r3, [r7, #4]
 8104550:	681b      	ldr	r3, [r3, #0]
 8104552:	3a01      	subs	r2, #1
 8104554:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc

  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8104558:	6878      	ldr	r0, [r7, #4]
 810455a:	f000 fa71 	bl	8104a40 <ETH_MACDMAConfig>

  /* SET DSL to 64 bit */
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_DSL, ETH_DMACCR_DSL_64BIT);
 810455e:	687b      	ldr	r3, [r7, #4]
 8104560:	681b      	ldr	r3, [r3, #0]
 8104562:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8104566:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 810456a:	f423 13e0 	bic.w	r3, r3, #1835008	; 0x1c0000
 810456e:	687a      	ldr	r2, [r7, #4]
 8104570:	6812      	ldr	r2, [r2, #0]
 8104572:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8104576:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 810457a:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100

  /* Set Receive Buffers Length (must be a multiple of 4) */
  if ((heth->Init.RxBuffLen % 0x4U) != 0x0U)
 810457e:	687b      	ldr	r3, [r7, #4]
 8104580:	695b      	ldr	r3, [r3, #20]
 8104582:	f003 0303 	and.w	r3, r3, #3
 8104586:	2b00      	cmp	r3, #0
 8104588:	d009      	beq.n	810459e <HAL_ETH_Init+0x11e>
  {
    /* Set Error Code */
    heth->ErrorCode = HAL_ETH_ERROR_PARAM;
 810458a:	687b      	ldr	r3, [r7, #4]
 810458c:	2201      	movs	r2, #1
 810458e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    /* Set State as Error */
    heth->gState = HAL_ETH_STATE_ERROR;
 8104592:	687b      	ldr	r3, [r7, #4]
 8104594:	22e0      	movs	r2, #224	; 0xe0
 8104596:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    /* Return Error */
    return HAL_ERROR;
 810459a:	2301      	movs	r3, #1
 810459c:	e04b      	b.n	8104636 <HAL_ETH_Init+0x1b6>
  }
  else
  {
    MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_RBSZ, ((heth->Init.RxBuffLen) << 1));
 810459e:	687b      	ldr	r3, [r7, #4]
 81045a0:	681b      	ldr	r3, [r3, #0]
 81045a2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 81045a6:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 81045aa:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 81045ae:	f023 037e 	bic.w	r3, r3, #126	; 0x7e
 81045b2:	687a      	ldr	r2, [r7, #4]
 81045b4:	6952      	ldr	r2, [r2, #20]
 81045b6:	0051      	lsls	r1, r2, #1
 81045b8:	687a      	ldr	r2, [r7, #4]
 81045ba:	6812      	ldr	r2, [r2, #0]
 81045bc:	430b      	orrs	r3, r1
 81045be:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 81045c2:	f8c2 3108 	str.w	r3, [r2, #264]	; 0x108
  }

  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 81045c6:	6878      	ldr	r0, [r7, #4]
 81045c8:	f000 fad7 	bl	8104b7a <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 81045cc:	6878      	ldr	r0, [r7, #4]
 81045ce:	f000 fb1d 	bl	8104c0c <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  /* Set MAC addr bits 32 to 47 */
  heth->Instance->MACA0HR = (((uint32_t)(heth->Init.MACAddr[5]) << 8) | (uint32_t)heth->Init.MACAddr[4]);
 81045d2:	687b      	ldr	r3, [r7, #4]
 81045d4:	685b      	ldr	r3, [r3, #4]
 81045d6:	3305      	adds	r3, #5
 81045d8:	781b      	ldrb	r3, [r3, #0]
 81045da:	021a      	lsls	r2, r3, #8
 81045dc:	687b      	ldr	r3, [r7, #4]
 81045de:	685b      	ldr	r3, [r3, #4]
 81045e0:	3304      	adds	r3, #4
 81045e2:	781b      	ldrb	r3, [r3, #0]
 81045e4:	4619      	mov	r1, r3
 81045e6:	687b      	ldr	r3, [r7, #4]
 81045e8:	681b      	ldr	r3, [r3, #0]
 81045ea:	430a      	orrs	r2, r1
 81045ec:	f8c3 2300 	str.w	r2, [r3, #768]	; 0x300
  /* Set MAC addr bits 0 to 31 */
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 81045f0:	687b      	ldr	r3, [r7, #4]
 81045f2:	685b      	ldr	r3, [r3, #4]
 81045f4:	3303      	adds	r3, #3
 81045f6:	781b      	ldrb	r3, [r3, #0]
 81045f8:	061a      	lsls	r2, r3, #24
 81045fa:	687b      	ldr	r3, [r7, #4]
 81045fc:	685b      	ldr	r3, [r3, #4]
 81045fe:	3302      	adds	r3, #2
 8104600:	781b      	ldrb	r3, [r3, #0]
 8104602:	041b      	lsls	r3, r3, #16
 8104604:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8104606:	687b      	ldr	r3, [r7, #4]
 8104608:	685b      	ldr	r3, [r3, #4]
 810460a:	3301      	adds	r3, #1
 810460c:	781b      	ldrb	r3, [r3, #0]
 810460e:	021b      	lsls	r3, r3, #8
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8104610:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8104612:	687b      	ldr	r3, [r7, #4]
 8104614:	685b      	ldr	r3, [r3, #4]
 8104616:	781b      	ldrb	r3, [r3, #0]
 8104618:	4619      	mov	r1, r3
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 810461a:	687b      	ldr	r3, [r7, #4]
 810461c:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 810461e:	430a      	orrs	r2, r1
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8104620:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8104624:	687b      	ldr	r3, [r7, #4]
 8104626:	2200      	movs	r2, #0
 8104628:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  heth->gState = HAL_ETH_STATE_READY;
 810462c:	687b      	ldr	r3, [r7, #4]
 810462e:	2210      	movs	r2, #16
 8104630:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8104634:	2300      	movs	r3, #0
}
 8104636:	4618      	mov	r0, r3
 8104638:	3710      	adds	r7, #16
 810463a:	46bd      	mov	sp, r7
 810463c:	bd80      	pop	{r7, pc}
 810463e:	bf00      	nop
 8104640:	58024400 	.word	0x58024400
 8104644:	58000400 	.word	0x58000400
 8104648:	431bde83 	.word	0x431bde83

0810464c <HAL_ETH_SetMDIOClockRange>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
void HAL_ETH_SetMDIOClockRange(ETH_HandleTypeDef *heth)
{
 810464c:	b580      	push	{r7, lr}
 810464e:	b084      	sub	sp, #16
 8104650:	af00      	add	r7, sp, #0
 8104652:	6078      	str	r0, [r7, #4]
  uint32_t hclk;
  uint32_t tmpreg;

  /* Get the ETHERNET MACMDIOAR value */
  tmpreg = (heth->Instance)->MACMDIOAR;
 8104654:	687b      	ldr	r3, [r7, #4]
 8104656:	681b      	ldr	r3, [r3, #0]
 8104658:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 810465c:	60fb      	str	r3, [r7, #12]

  /* Clear CSR Clock Range bits */
  tmpreg &= ~ETH_MACMDIOAR_CR;
 810465e:	68fb      	ldr	r3, [r7, #12]
 8104660:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8104664:	60fb      	str	r3, [r7, #12]

  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 8104666:	f001 ff19 	bl	810649c <HAL_RCC_GetHCLKFreq>
 810466a:	60b8      	str	r0, [r7, #8]

  /* Set CR bits depending on hclk value */
  if ((hclk >= 20000000U) && (hclk < 35000000U))
 810466c:	68bb      	ldr	r3, [r7, #8]
 810466e:	4a1e      	ldr	r2, [pc, #120]	; (81046e8 <HAL_ETH_SetMDIOClockRange+0x9c>)
 8104670:	4293      	cmp	r3, r2
 8104672:	d908      	bls.n	8104686 <HAL_ETH_SetMDIOClockRange+0x3a>
 8104674:	68bb      	ldr	r3, [r7, #8]
 8104676:	4a1d      	ldr	r2, [pc, #116]	; (81046ec <HAL_ETH_SetMDIOClockRange+0xa0>)
 8104678:	4293      	cmp	r3, r2
 810467a:	d804      	bhi.n	8104686 <HAL_ETH_SetMDIOClockRange+0x3a>
  {
    /* CSR Clock Range between 20-35 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV16;
 810467c:	68fb      	ldr	r3, [r7, #12]
 810467e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8104682:	60fb      	str	r3, [r7, #12]
 8104684:	e027      	b.n	81046d6 <HAL_ETH_SetMDIOClockRange+0x8a>
  }
  else if ((hclk >= 35000000U) && (hclk < 60000000U))
 8104686:	68bb      	ldr	r3, [r7, #8]
 8104688:	4a18      	ldr	r2, [pc, #96]	; (81046ec <HAL_ETH_SetMDIOClockRange+0xa0>)
 810468a:	4293      	cmp	r3, r2
 810468c:	d908      	bls.n	81046a0 <HAL_ETH_SetMDIOClockRange+0x54>
 810468e:	68bb      	ldr	r3, [r7, #8]
 8104690:	4a17      	ldr	r2, [pc, #92]	; (81046f0 <HAL_ETH_SetMDIOClockRange+0xa4>)
 8104692:	4293      	cmp	r3, r2
 8104694:	d204      	bcs.n	81046a0 <HAL_ETH_SetMDIOClockRange+0x54>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV26;
 8104696:	68fb      	ldr	r3, [r7, #12]
 8104698:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 810469c:	60fb      	str	r3, [r7, #12]
 810469e:	e01a      	b.n	81046d6 <HAL_ETH_SetMDIOClockRange+0x8a>
  }
  else if ((hclk >= 60000000U) && (hclk < 100000000U))
 81046a0:	68bb      	ldr	r3, [r7, #8]
 81046a2:	4a13      	ldr	r2, [pc, #76]	; (81046f0 <HAL_ETH_SetMDIOClockRange+0xa4>)
 81046a4:	4293      	cmp	r3, r2
 81046a6:	d303      	bcc.n	81046b0 <HAL_ETH_SetMDIOClockRange+0x64>
 81046a8:	68bb      	ldr	r3, [r7, #8]
 81046aa:	4a12      	ldr	r2, [pc, #72]	; (81046f4 <HAL_ETH_SetMDIOClockRange+0xa8>)
 81046ac:	4293      	cmp	r3, r2
 81046ae:	d911      	bls.n	81046d4 <HAL_ETH_SetMDIOClockRange+0x88>
  {
    /* CSR Clock Range between 60-100 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
  }
  else if ((hclk >= 100000000U) && (hclk < 150000000U))
 81046b0:	68bb      	ldr	r3, [r7, #8]
 81046b2:	4a10      	ldr	r2, [pc, #64]	; (81046f4 <HAL_ETH_SetMDIOClockRange+0xa8>)
 81046b4:	4293      	cmp	r3, r2
 81046b6:	d908      	bls.n	81046ca <HAL_ETH_SetMDIOClockRange+0x7e>
 81046b8:	68bb      	ldr	r3, [r7, #8]
 81046ba:	4a0f      	ldr	r2, [pc, #60]	; (81046f8 <HAL_ETH_SetMDIOClockRange+0xac>)
 81046bc:	4293      	cmp	r3, r2
 81046be:	d804      	bhi.n	81046ca <HAL_ETH_SetMDIOClockRange+0x7e>
  {
    /* CSR Clock Range between 100-150 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV62;
 81046c0:	68fb      	ldr	r3, [r7, #12]
 81046c2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 81046c6:	60fb      	str	r3, [r7, #12]
 81046c8:	e005      	b.n	81046d6 <HAL_ETH_SetMDIOClockRange+0x8a>
  }
  else /* (hclk >= 150000000)&&(hclk <= 200000000) */
  {
    /* CSR Clock Range between 150-200 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV102;
 81046ca:	68fb      	ldr	r3, [r7, #12]
 81046cc:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 81046d0:	60fb      	str	r3, [r7, #12]
 81046d2:	e000      	b.n	81046d6 <HAL_ETH_SetMDIOClockRange+0x8a>
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
 81046d4:	bf00      	nop
  }

  /* Configure the CSR Clock Range */
  (heth->Instance)->MACMDIOAR = (uint32_t)tmpreg;
 81046d6:	687b      	ldr	r3, [r7, #4]
 81046d8:	681b      	ldr	r3, [r3, #0]
 81046da:	68fa      	ldr	r2, [r7, #12]
 81046dc:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
}
 81046e0:	bf00      	nop
 81046e2:	3710      	adds	r7, #16
 81046e4:	46bd      	mov	sp, r7
 81046e6:	bd80      	pop	{r7, pc}
 81046e8:	01312cff 	.word	0x01312cff
 81046ec:	02160ebf 	.word	0x02160ebf
 81046f0:	03938700 	.word	0x03938700
 81046f4:	05f5e0ff 	.word	0x05f5e0ff
 81046f8:	08f0d17f 	.word	0x08f0d17f

081046fc <ETH_SetMACConfig>:
  * @{
  */


static void ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 81046fc:	b480      	push	{r7}
 81046fe:	b085      	sub	sp, #20
 8104700:	af00      	add	r7, sp, #0
 8104702:	6078      	str	r0, [r7, #4]
 8104704:	6039      	str	r1, [r7, #0]
  uint32_t macregval;

  /*------------------------ MACCR Configuration --------------------*/
  macregval = (macconf->InterPacketGapVal |
 8104706:	683b      	ldr	r3, [r7, #0]
 8104708:	689a      	ldr	r2, [r3, #8]
               macconf->SourceAddrControl |
 810470a:	683b      	ldr	r3, [r7, #0]
 810470c:	681b      	ldr	r3, [r3, #0]
  macregval = (macconf->InterPacketGapVal |
 810470e:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ChecksumOffload << 27) |
 8104710:	683b      	ldr	r3, [r7, #0]
 8104712:	791b      	ldrb	r3, [r3, #4]
 8104714:	06db      	lsls	r3, r3, #27
               macconf->SourceAddrControl |
 8104716:	431a      	orrs	r2, r3
               ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 8104718:	683b      	ldr	r3, [r7, #0]
 810471a:	7b1b      	ldrb	r3, [r3, #12]
 810471c:	05db      	lsls	r3, r3, #23
               ((uint32_t)macconf->ChecksumOffload << 27) |
 810471e:	431a      	orrs	r2, r3
               ((uint32_t)macconf->Support2KPacket  << 22) |
 8104720:	683b      	ldr	r3, [r7, #0]
 8104722:	7b5b      	ldrb	r3, [r3, #13]
 8104724:	059b      	lsls	r3, r3, #22
               ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 8104726:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CRCStripTypePacket << 21) |
 8104728:	683b      	ldr	r3, [r7, #0]
 810472a:	7b9b      	ldrb	r3, [r3, #14]
 810472c:	055b      	lsls	r3, r3, #21
               ((uint32_t)macconf->Support2KPacket  << 22) |
 810472e:	431a      	orrs	r2, r3
               ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 8104730:	683b      	ldr	r3, [r7, #0]
 8104732:	7bdb      	ldrb	r3, [r3, #15]
 8104734:	051b      	lsls	r3, r3, #20
               ((uint32_t)macconf->CRCStripTypePacket << 21) |
 8104736:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 8104738:	683a      	ldr	r2, [r7, #0]
 810473a:	7c12      	ldrb	r2, [r2, #16]
 810473c:	2a00      	cmp	r2, #0
 810473e:	d102      	bne.n	8104746 <ETH_SetMACConfig+0x4a>
 8104740:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8104744:	e000      	b.n	8104748 <ETH_SetMACConfig+0x4c>
 8104746:	2200      	movs	r2, #0
               ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 8104748:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 810474a:	683a      	ldr	r2, [r7, #0]
 810474c:	7c52      	ldrb	r2, [r2, #17]
 810474e:	2a00      	cmp	r2, #0
 8104750:	d102      	bne.n	8104758 <ETH_SetMACConfig+0x5c>
 8104752:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8104756:	e000      	b.n	810475a <ETH_SetMACConfig+0x5e>
 8104758:	2200      	movs	r2, #0
               ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 810475a:	431a      	orrs	r2, r3
               ((uint32_t)macconf->JumboPacket << 16) |
 810475c:	683b      	ldr	r3, [r7, #0]
 810475e:	7c9b      	ldrb	r3, [r3, #18]
 8104760:	041b      	lsls	r3, r3, #16
               ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 8104762:	431a      	orrs	r2, r3
               macconf->Speed |
 8104764:	683b      	ldr	r3, [r7, #0]
 8104766:	695b      	ldr	r3, [r3, #20]
               ((uint32_t)macconf->JumboPacket << 16) |
 8104768:	431a      	orrs	r2, r3
               macconf->DuplexMode |
 810476a:	683b      	ldr	r3, [r7, #0]
 810476c:	699b      	ldr	r3, [r3, #24]
               macconf->Speed |
 810476e:	431a      	orrs	r2, r3
               ((uint32_t)macconf->LoopbackMode << 12) |
 8104770:	683b      	ldr	r3, [r7, #0]
 8104772:	7f1b      	ldrb	r3, [r3, #28]
 8104774:	031b      	lsls	r3, r3, #12
               macconf->DuplexMode |
 8104776:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11) |
 8104778:	683b      	ldr	r3, [r7, #0]
 810477a:	7f5b      	ldrb	r3, [r3, #29]
 810477c:	02db      	lsls	r3, r3, #11
               ((uint32_t)macconf->LoopbackMode << 12) |
 810477e:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10) |
 8104780:	683a      	ldr	r2, [r7, #0]
 8104782:	7f92      	ldrb	r2, [r2, #30]
 8104784:	2a00      	cmp	r2, #0
 8104786:	d102      	bne.n	810478e <ETH_SetMACConfig+0x92>
 8104788:	f44f 6280 	mov.w	r2, #1024	; 0x400
 810478c:	e000      	b.n	8104790 <ETH_SetMACConfig+0x94>
 810478e:	2200      	movs	r2, #0
               ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11) |
 8104790:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CarrierSenseDuringTransmit << 9) |
 8104792:	683b      	ldr	r3, [r7, #0]
 8104794:	7fdb      	ldrb	r3, [r3, #31]
 8104796:	025b      	lsls	r3, r3, #9
               ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10) |
 8104798:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8) |
 810479a:	683a      	ldr	r2, [r7, #0]
 810479c:	f892 2020 	ldrb.w	r2, [r2, #32]
 81047a0:	2a00      	cmp	r2, #0
 81047a2:	d102      	bne.n	81047aa <ETH_SetMACConfig+0xae>
 81047a4:	f44f 7280 	mov.w	r2, #256	; 0x100
 81047a8:	e000      	b.n	81047ac <ETH_SetMACConfig+0xb0>
 81047aa:	2200      	movs	r2, #0
               ((uint32_t)macconf->CarrierSenseDuringTransmit << 9) |
 81047ac:	431a      	orrs	r2, r3
               macconf->BackOffLimit |
 81047ae:	683b      	ldr	r3, [r7, #0]
 81047b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
               ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8) |
 81047b2:	431a      	orrs	r2, r3
               ((uint32_t)macconf->DeferralCheck << 4) |
 81047b4:	683b      	ldr	r3, [r7, #0]
 81047b6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 81047ba:	011b      	lsls	r3, r3, #4
               macconf->BackOffLimit |
 81047bc:	431a      	orrs	r2, r3
               macconf->PreambleLength);
 81047be:	683b      	ldr	r3, [r7, #0]
 81047c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  macregval = (macconf->InterPacketGapVal |
 81047c2:	4313      	orrs	r3, r2
 81047c4:	60fb      	str	r3, [r7, #12]

  /* Write to MACCR */
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 81047c6:	687b      	ldr	r3, [r7, #4]
 81047c8:	681b      	ldr	r3, [r3, #0]
 81047ca:	681a      	ldr	r2, [r3, #0]
 81047cc:	4b57      	ldr	r3, [pc, #348]	; (810492c <ETH_SetMACConfig+0x230>)
 81047ce:	4013      	ands	r3, r2
 81047d0:	687a      	ldr	r2, [r7, #4]
 81047d2:	6812      	ldr	r2, [r2, #0]
 81047d4:	68f9      	ldr	r1, [r7, #12]
 81047d6:	430b      	orrs	r3, r1
 81047d8:	6013      	str	r3, [r2, #0]

  /*------------------------ MACECR Configuration --------------------*/
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 81047da:	683b      	ldr	r3, [r7, #0]
 81047dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 81047de:	065a      	lsls	r2, r3, #25
               ((uint32_t)macconf->ExtendedInterPacketGap << 24) |
 81047e0:	683b      	ldr	r3, [r7, #0]
 81047e2:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 81047e6:	061b      	lsls	r3, r3, #24
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 81047e8:	431a      	orrs	r2, r3
               ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18) |
 81047ea:	683b      	ldr	r3, [r7, #0]
 81047ec:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 81047f0:	049b      	lsls	r3, r3, #18
               ((uint32_t)macconf->ExtendedInterPacketGap << 24) |
 81047f2:	431a      	orrs	r2, r3
               ((uint32_t)macconf->SlowProtocolDetect << 17) |
 81047f4:	683b      	ldr	r3, [r7, #0]
 81047f6:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 81047fa:	045b      	lsls	r3, r3, #17
               ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18) |
 81047fc:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->CRCCheckingRxPackets == DISABLE) ? 1U : 0U) << 16) |
 81047fe:	683a      	ldr	r2, [r7, #0]
 8104800:	f892 2032 	ldrb.w	r2, [r2, #50]	; 0x32
 8104804:	2a00      	cmp	r2, #0
 8104806:	d102      	bne.n	810480e <ETH_SetMACConfig+0x112>
 8104808:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 810480c:	e000      	b.n	8104810 <ETH_SetMACConfig+0x114>
 810480e:	2200      	movs	r2, #0
               ((uint32_t)macconf->SlowProtocolDetect << 17) |
 8104810:	431a      	orrs	r2, r3
               macconf->GiantPacketSizeLimit);
 8104812:	683b      	ldr	r3, [r7, #0]
 8104814:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 8104816:	4313      	orrs	r3, r2
 8104818:	60fb      	str	r3, [r7, #12]

  /* Write to MACECR */
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 810481a:	687b      	ldr	r3, [r7, #4]
 810481c:	681b      	ldr	r3, [r3, #0]
 810481e:	685a      	ldr	r2, [r3, #4]
 8104820:	4b43      	ldr	r3, [pc, #268]	; (8104930 <ETH_SetMACConfig+0x234>)
 8104822:	4013      	ands	r3, r2
 8104824:	687a      	ldr	r2, [r7, #4]
 8104826:	6812      	ldr	r2, [r2, #0]
 8104828:	68f9      	ldr	r1, [r7, #12]
 810482a:	430b      	orrs	r3, r1
 810482c:	6053      	str	r3, [r2, #4]

  /*------------------------ MACWTR Configuration --------------------*/
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 810482e:	683b      	ldr	r3, [r7, #0]
 8104830:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8104834:	021a      	lsls	r2, r3, #8
               macconf->WatchdogTimeout);
 8104836:	683b      	ldr	r3, [r7, #0]
 8104838:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 810483a:	4313      	orrs	r3, r2
 810483c:	60fb      	str	r3, [r7, #12]

  /* Write to MACWTR */
  MODIFY_REG(heth->Instance->MACWTR, ETH_MACWTR_MASK, macregval);
 810483e:	687b      	ldr	r3, [r7, #4]
 8104840:	681b      	ldr	r3, [r3, #0]
 8104842:	68db      	ldr	r3, [r3, #12]
 8104844:	f423 7387 	bic.w	r3, r3, #270	; 0x10e
 8104848:	f023 0301 	bic.w	r3, r3, #1
 810484c:	687a      	ldr	r2, [r7, #4]
 810484e:	6812      	ldr	r2, [r2, #0]
 8104850:	68f9      	ldr	r1, [r7, #12]
 8104852:	430b      	orrs	r3, r1
 8104854:	60d3      	str	r3, [r2, #12]

  /*------------------------ MACTFCR Configuration --------------------*/
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8104856:	683b      	ldr	r3, [r7, #0]
 8104858:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 810485c:	005a      	lsls	r2, r3, #1
               macconf->PauseLowThreshold |
 810485e:	683b      	ldr	r3, [r7, #0]
 8104860:	6d1b      	ldr	r3, [r3, #80]	; 0x50
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8104862:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7) |
 8104864:	683a      	ldr	r2, [r7, #0]
 8104866:	f892 204c 	ldrb.w	r2, [r2, #76]	; 0x4c
 810486a:	2a00      	cmp	r2, #0
 810486c:	d101      	bne.n	8104872 <ETH_SetMACConfig+0x176>
 810486e:	2280      	movs	r2, #128	; 0x80
 8104870:	e000      	b.n	8104874 <ETH_SetMACConfig+0x178>
 8104872:	2200      	movs	r2, #0
               macconf->PauseLowThreshold |
 8104874:	431a      	orrs	r2, r3
               (macconf->PauseTime << 16));
 8104876:	683b      	ldr	r3, [r7, #0]
 8104878:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 810487a:	041b      	lsls	r3, r3, #16
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 810487c:	4313      	orrs	r3, r2
 810487e:	60fb      	str	r3, [r7, #12]

  /* Write to MACTFCR */
  MODIFY_REG(heth->Instance->MACTFCR, ETH_MACTFCR_MASK, macregval);
 8104880:	687b      	ldr	r3, [r7, #4]
 8104882:	681b      	ldr	r3, [r3, #0]
 8104884:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8104886:	f64f 730d 	movw	r3, #65293	; 0xff0d
 810488a:	4013      	ands	r3, r2
 810488c:	687a      	ldr	r2, [r7, #4]
 810488e:	6812      	ldr	r2, [r2, #0]
 8104890:	68f9      	ldr	r1, [r7, #12]
 8104892:	430b      	orrs	r3, r1
 8104894:	6713      	str	r3, [r2, #112]	; 0x70

  /*------------------------ MACRFCR Configuration --------------------*/
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 8104896:	683b      	ldr	r3, [r7, #0]
 8104898:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 810489c:	461a      	mov	r2, r3
               ((uint32_t)macconf->UnicastPausePacketDetect << 1));
 810489e:	683b      	ldr	r3, [r7, #0]
 81048a0:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 81048a4:	005b      	lsls	r3, r3, #1
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 81048a6:	4313      	orrs	r3, r2
 81048a8:	60fb      	str	r3, [r7, #12]

  /* Write to MACRFCR */
  MODIFY_REG(heth->Instance->MACRFCR, ETH_MACRFCR_MASK, macregval);
 81048aa:	687b      	ldr	r3, [r7, #4]
 81048ac:	681b      	ldr	r3, [r3, #0]
 81048ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 81048b2:	f023 0103 	bic.w	r1, r3, #3
 81048b6:	687b      	ldr	r3, [r7, #4]
 81048b8:	681b      	ldr	r3, [r3, #0]
 81048ba:	68fa      	ldr	r2, [r7, #12]
 81048bc:	430a      	orrs	r2, r1
 81048be:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /*------------------------ MTLTQOMR Configuration --------------------*/
  /* Write to MTLTQOMR */
  MODIFY_REG(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_MASK, macconf->TransmitQueueMode);
 81048c2:	687b      	ldr	r3, [r7, #4]
 81048c4:	681b      	ldr	r3, [r3, #0]
 81048c6:	f8d3 3d00 	ldr.w	r3, [r3, #3328]	; 0xd00
 81048ca:	f023 0172 	bic.w	r1, r3, #114	; 0x72
 81048ce:	683b      	ldr	r3, [r7, #0]
 81048d0:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 81048d2:	687b      	ldr	r3, [r7, #4]
 81048d4:	681b      	ldr	r3, [r3, #0]
 81048d6:	430a      	orrs	r2, r1
 81048d8:	f8c3 2d00 	str.w	r2, [r3, #3328]	; 0xd00

  /*------------------------ MTLRQOMR Configuration --------------------*/
  macregval = (macconf->ReceiveQueueMode |
 81048dc:	683b      	ldr	r3, [r7, #0]
 81048de:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 81048e0:	683a      	ldr	r2, [r7, #0]
 81048e2:	f892 2060 	ldrb.w	r2, [r2, #96]	; 0x60
 81048e6:	2a00      	cmp	r2, #0
 81048e8:	d101      	bne.n	81048ee <ETH_SetMACConfig+0x1f2>
 81048ea:	2240      	movs	r2, #64	; 0x40
 81048ec:	e000      	b.n	81048f0 <ETH_SetMACConfig+0x1f4>
 81048ee:	2200      	movs	r2, #0
  macregval = (macconf->ReceiveQueueMode |
 81048f0:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ForwardRxErrorPacket << 4) |
 81048f2:	683b      	ldr	r3, [r7, #0]
 81048f4:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 81048f8:	011b      	lsls	r3, r3, #4
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 81048fa:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ForwardRxUndersizedGoodPacket << 3));
 81048fc:	683b      	ldr	r3, [r7, #0]
 81048fe:	f893 3062 	ldrb.w	r3, [r3, #98]	; 0x62
 8104902:	00db      	lsls	r3, r3, #3
  macregval = (macconf->ReceiveQueueMode |
 8104904:	4313      	orrs	r3, r2
 8104906:	60fb      	str	r3, [r7, #12]

  /* Write to MTLRQOMR */
  MODIFY_REG(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_MASK, macregval);
 8104908:	687b      	ldr	r3, [r7, #4]
 810490a:	681b      	ldr	r3, [r3, #0]
 810490c:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	; 0xd30
 8104910:	f023 017b 	bic.w	r1, r3, #123	; 0x7b
 8104914:	687b      	ldr	r3, [r7, #4]
 8104916:	681b      	ldr	r3, [r3, #0]
 8104918:	68fa      	ldr	r2, [r7, #12]
 810491a:	430a      	orrs	r2, r1
 810491c:	f8c3 2d30 	str.w	r2, [r3, #3376]	; 0xd30
}
 8104920:	bf00      	nop
 8104922:	3714      	adds	r7, #20
 8104924:	46bd      	mov	sp, r7
 8104926:	f85d 7b04 	ldr.w	r7, [sp], #4
 810492a:	4770      	bx	lr
 810492c:	00048083 	.word	0x00048083
 8104930:	c0f88000 	.word	0xc0f88000

08104934 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth,  ETH_DMAConfigTypeDef *dmaconf)
{
 8104934:	b480      	push	{r7}
 8104936:	b085      	sub	sp, #20
 8104938:	af00      	add	r7, sp, #0
 810493a:	6078      	str	r0, [r7, #4]
 810493c:	6039      	str	r1, [r7, #0]
  uint32_t dmaregval;

  /*------------------------ DMAMR Configuration --------------------*/
  MODIFY_REG(heth->Instance->DMAMR, ETH_DMAMR_MASK, dmaconf->DMAArbitration);
 810493e:	687b      	ldr	r3, [r7, #4]
 8104940:	681b      	ldr	r3, [r3, #0]
 8104942:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8104946:	681b      	ldr	r3, [r3, #0]
 8104948:	f423 43f0 	bic.w	r3, r3, #30720	; 0x7800
 810494c:	f023 0302 	bic.w	r3, r3, #2
 8104950:	683a      	ldr	r2, [r7, #0]
 8104952:	6811      	ldr	r1, [r2, #0]
 8104954:	687a      	ldr	r2, [r7, #4]
 8104956:	6812      	ldr	r2, [r2, #0]
 8104958:	430b      	orrs	r3, r1
 810495a:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 810495e:	6013      	str	r3, [r2, #0]

  /*------------------------ DMASBMR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8104960:	683b      	ldr	r3, [r7, #0]
 8104962:	791b      	ldrb	r3, [r3, #4]
 8104964:	031a      	lsls	r2, r3, #12
               dmaconf->BurstMode |
 8104966:	683b      	ldr	r3, [r7, #0]
 8104968:	689b      	ldr	r3, [r3, #8]
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 810496a:	431a      	orrs	r2, r3
               ((uint32_t)dmaconf->RebuildINCRxBurst << 15));
 810496c:	683b      	ldr	r3, [r7, #0]
 810496e:	7b1b      	ldrb	r3, [r3, #12]
 8104970:	03db      	lsls	r3, r3, #15
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8104972:	4313      	orrs	r3, r2
 8104974:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMASBMR, ETH_DMASBMR_MASK, dmaregval);
 8104976:	687b      	ldr	r3, [r7, #4]
 8104978:	681b      	ldr	r3, [r3, #0]
 810497a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 810497e:	685b      	ldr	r3, [r3, #4]
 8104980:	f423 4350 	bic.w	r3, r3, #53248	; 0xd000
 8104984:	f023 0301 	bic.w	r3, r3, #1
 8104988:	687a      	ldr	r2, [r7, #4]
 810498a:	6812      	ldr	r2, [r2, #0]
 810498c:	68f9      	ldr	r1, [r7, #12]
 810498e:	430b      	orrs	r3, r1
 8104990:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8104994:	6053      	str	r3, [r2, #4]

  /*------------------------ DMACCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 8104996:	683b      	ldr	r3, [r7, #0]
 8104998:	7b5b      	ldrb	r3, [r3, #13]
 810499a:	041a      	lsls	r2, r3, #16
               dmaconf->MaximumSegmentSize);
 810499c:	683b      	ldr	r3, [r7, #0]
 810499e:	6a1b      	ldr	r3, [r3, #32]
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 81049a0:	4313      	orrs	r3, r2
 81049a2:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_MASK, dmaregval);
 81049a4:	687b      	ldr	r3, [r7, #4]
 81049a6:	681b      	ldr	r3, [r3, #0]
 81049a8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 81049ac:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
 81049b0:	4b21      	ldr	r3, [pc, #132]	; (8104a38 <ETH_SetDMAConfig+0x104>)
 81049b2:	4013      	ands	r3, r2
 81049b4:	687a      	ldr	r2, [r7, #4]
 81049b6:	6812      	ldr	r2, [r2, #0]
 81049b8:	68f9      	ldr	r1, [r7, #12]
 81049ba:	430b      	orrs	r3, r1
 81049bc:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 81049c0:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100

  /*------------------------ DMACTCR Configuration --------------------*/
  dmaregval = (dmaconf->TxDMABurstLength |
 81049c4:	683b      	ldr	r3, [r7, #0]
 81049c6:	691a      	ldr	r2, [r3, #16]
               ((uint32_t)dmaconf->SecondPacketOperate << 4) |
 81049c8:	683b      	ldr	r3, [r7, #0]
 81049ca:	7d1b      	ldrb	r3, [r3, #20]
 81049cc:	011b      	lsls	r3, r3, #4
  dmaregval = (dmaconf->TxDMABurstLength |
 81049ce:	431a      	orrs	r2, r3
               ((uint32_t)dmaconf->TCPSegmentation << 12));
 81049d0:	683b      	ldr	r3, [r7, #0]
 81049d2:	7f5b      	ldrb	r3, [r3, #29]
 81049d4:	031b      	lsls	r3, r3, #12
  dmaregval = (dmaconf->TxDMABurstLength |
 81049d6:	4313      	orrs	r3, r2
 81049d8:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMACTCR, ETH_DMACTCR_MASK, dmaregval);
 81049da:	687b      	ldr	r3, [r7, #4]
 81049dc:	681b      	ldr	r3, [r3, #0]
 81049de:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 81049e2:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
 81049e6:	4b15      	ldr	r3, [pc, #84]	; (8104a3c <ETH_SetDMAConfig+0x108>)
 81049e8:	4013      	ands	r3, r2
 81049ea:	687a      	ldr	r2, [r7, #4]
 81049ec:	6812      	ldr	r2, [r2, #0]
 81049ee:	68f9      	ldr	r1, [r7, #12]
 81049f0:	430b      	orrs	r3, r1
 81049f2:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 81049f6:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104

  /*------------------------ DMACRCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 81049fa:	683b      	ldr	r3, [r7, #0]
 81049fc:	7f1b      	ldrb	r3, [r3, #28]
 81049fe:	07da      	lsls	r2, r3, #31
               dmaconf->RxDMABurstLength);
 8104a00:	683b      	ldr	r3, [r7, #0]
 8104a02:	699b      	ldr	r3, [r3, #24]
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 8104a04:	4313      	orrs	r3, r2
 8104a06:	60fb      	str	r3, [r7, #12]

  /* Write to DMACRCR */
  MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_MASK, dmaregval);
 8104a08:	687b      	ldr	r3, [r7, #4]
 8104a0a:	681b      	ldr	r3, [r3, #0]
 8104a0c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8104a10:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8104a14:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8104a18:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 8104a1c:	687a      	ldr	r2, [r7, #4]
 8104a1e:	6812      	ldr	r2, [r2, #0]
 8104a20:	68f9      	ldr	r1, [r7, #12]
 8104a22:	430b      	orrs	r3, r1
 8104a24:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8104a28:	f8c2 3108 	str.w	r3, [r2, #264]	; 0x108
}
 8104a2c:	bf00      	nop
 8104a2e:	3714      	adds	r7, #20
 8104a30:	46bd      	mov	sp, r7
 8104a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104a36:	4770      	bx	lr
 8104a38:	fffec000 	.word	0xfffec000
 8104a3c:	ffc0efef 	.word	0xffc0efef

08104a40 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8104a40:	b580      	push	{r7, lr}
 8104a42:	b0a4      	sub	sp, #144	; 0x90
 8104a44:	af00      	add	r7, sp, #0
 8104a46:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.AutomaticPadCRCStrip = ENABLE;
 8104a48:	2301      	movs	r3, #1
 8104a4a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8104a4e:	2300      	movs	r3, #0
 8104a50:	653b      	str	r3, [r7, #80]	; 0x50
  macDefaultConf.CarrierSenseBeforeTransmit = DISABLE;
 8104a52:	2300      	movs	r3, #0
 8104a54:	f887 3049 	strb.w	r3, [r7, #73]	; 0x49
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8104a58:	2300      	movs	r3, #0
 8104a5a:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
  macDefaultConf.ChecksumOffload = ENABLE;
 8104a5e:	2301      	movs	r3, #1
 8104a60:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
  macDefaultConf.CRCCheckingRxPackets = ENABLE;
 8104a64:	2301      	movs	r3, #1
 8104a66:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
  macDefaultConf.CRCStripTypePacket = ENABLE;
 8104a6a:	2301      	movs	r3, #1
 8104a6c:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
  macDefaultConf.DeferralCheck = DISABLE;
 8104a70:	2300      	movs	r3, #0
 8104a72:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
  macDefaultConf.DropTCPIPChecksumErrorPacket = ENABLE;
 8104a76:	2301      	movs	r3, #1
 8104a78:	f887 308c 	strb.w	r3, [r7, #140]	; 0x8c
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8104a7c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8104a80:	647b      	str	r3, [r7, #68]	; 0x44
  macDefaultConf.ExtendedInterPacketGap = DISABLE;
 8104a82:	2300      	movs	r3, #0
 8104a84:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
  macDefaultConf.ExtendedInterPacketGapVal = 0x0;
 8104a88:	2300      	movs	r3, #0
 8104a8a:	66bb      	str	r3, [r7, #104]	; 0x68
  macDefaultConf.ForwardRxErrorPacket = DISABLE;
 8104a8c:	2300      	movs	r3, #0
 8104a8e:	f887 308d 	strb.w	r3, [r7, #141]	; 0x8d
  macDefaultConf.ForwardRxUndersizedGoodPacket = DISABLE;
 8104a92:	2300      	movs	r3, #0
 8104a94:	f887 308e 	strb.w	r3, [r7, #142]	; 0x8e
  macDefaultConf.GiantPacketSizeLimit = 0x618;
 8104a98:	f44f 63c3 	mov.w	r3, #1560	; 0x618
 8104a9c:	663b      	str	r3, [r7, #96]	; 0x60
  macDefaultConf.GiantPacketSizeLimitControl = DISABLE;
 8104a9e:	2300      	movs	r3, #0
 8104aa0:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
  macDefaultConf.InterPacketGapVal = ETH_INTERPACKETGAP_96BIT;
 8104aa4:	2300      	movs	r3, #0
 8104aa6:	637b      	str	r3, [r7, #52]	; 0x34
  macDefaultConf.Jabber = ENABLE;
 8104aa8:	2301      	movs	r3, #1
 8104aaa:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
  macDefaultConf.JumboPacket = DISABLE;
 8104aae:	2300      	movs	r3, #0
 8104ab0:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  macDefaultConf.LoopbackMode = DISABLE;
 8104ab4:	2300      	movs	r3, #0
 8104ab6:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS_4;
 8104aba:	2300      	movs	r3, #0
 8104abc:	67fb      	str	r3, [r7, #124]	; 0x7c
  macDefaultConf.PauseTime = 0x0;
 8104abe:	2300      	movs	r3, #0
 8104ac0:	677b      	str	r3, [r7, #116]	; 0x74
  macDefaultConf.PreambleLength = ETH_PREAMBLELENGTH_7;
 8104ac2:	2300      	movs	r3, #0
 8104ac4:	65bb      	str	r3, [r7, #88]	; 0x58
  macDefaultConf.ProgrammableWatchdog = DISABLE;
 8104ac6:	2300      	movs	r3, #0
 8104ac8:	f887 306c 	strb.w	r3, [r7, #108]	; 0x6c
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8104acc:	2300      	movs	r3, #0
 8104ace:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
  macDefaultConf.ReceiveOwn = ENABLE;
 8104ad2:	2301      	movs	r3, #1
 8104ad4:	f887 304a 	strb.w	r3, [r7, #74]	; 0x4a
  macDefaultConf.ReceiveQueueMode = ETH_RECEIVESTOREFORWARD;
 8104ad8:	2320      	movs	r3, #32
 8104ada:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  macDefaultConf.RetryTransmission = ENABLE;
 8104ade:	2301      	movs	r3, #1
 8104ae0:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
  macDefaultConf.SlowProtocolDetect = DISABLE;
 8104ae4:	2300      	movs	r3, #0
 8104ae6:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d
  macDefaultConf.SourceAddrControl = ETH_SOURCEADDRESS_REPLACE_ADDR0;
 8104aea:	f04f 5340 	mov.w	r3, #805306368	; 0x30000000
 8104aee:	62fb      	str	r3, [r7, #44]	; 0x2c
  macDefaultConf.Speed = ETH_SPEED_100M;
 8104af0:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8104af4:	643b      	str	r3, [r7, #64]	; 0x40
  macDefaultConf.Support2KPacket = DISABLE;
 8104af6:	2300      	movs	r3, #0
 8104af8:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
  macDefaultConf.TransmitQueueMode = ETH_TRANSMITSTOREFORWARD;
 8104afc:	2302      	movs	r3, #2
 8104afe:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macDefaultConf.TransmitFlowControl = DISABLE;
 8104b02:	2300      	movs	r3, #0
 8104b04:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8104b08:	2300      	movs	r3, #0
 8104b0a:	f887 3081 	strb.w	r3, [r7, #129]	; 0x81
  macDefaultConf.UnicastSlowProtocolPacketDetect = DISABLE;
 8104b0e:	2300      	movs	r3, #0
 8104b10:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
  macDefaultConf.Watchdog = ENABLE;
 8104b14:	2301      	movs	r3, #1
 8104b16:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
  macDefaultConf.WatchdogTimeout =  ETH_MACWTR_WTO_2KB;
 8104b1a:	2300      	movs	r3, #0
 8104b1c:	673b      	str	r3, [r7, #112]	; 0x70
  macDefaultConf.ZeroQuantaPause = ENABLE;
 8104b1e:	2301      	movs	r3, #1
 8104b20:	f887 3078 	strb.w	r3, [r7, #120]	; 0x78

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8104b24:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8104b28:	4619      	mov	r1, r3
 8104b2a:	6878      	ldr	r0, [r7, #4]
 8104b2c:	f7ff fde6 	bl	81046fc <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8104b30:	2301      	movs	r3, #1
 8104b32:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8104b34:	2301      	movs	r3, #1
 8104b36:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_RX1_TX1;
 8104b38:	2300      	movs	r3, #0
 8104b3a:	60bb      	str	r3, [r7, #8]
  dmaDefaultConf.FlushRxPacket = DISABLE;
 8104b3c:	2300      	movs	r3, #0
 8104b3e:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  dmaDefaultConf.PBLx8Mode = DISABLE;
 8104b42:	2300      	movs	r3, #0
 8104b44:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.RebuildINCRxBurst = DISABLE;
 8104b46:	2300      	movs	r3, #0
 8104b48:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8104b4a:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8104b4e:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.SecondPacketOperate = DISABLE;
 8104b50:	2300      	movs	r3, #0
 8104b52:	773b      	strb	r3, [r7, #28]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8104b54:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8104b58:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.TCPSegmentation = DISABLE;
 8104b5a:	2300      	movs	r3, #0
 8104b5c:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  dmaDefaultConf.MaximumSegmentSize = ETH_SEGMENT_SIZE_DEFAULT;
 8104b60:	f44f 7306 	mov.w	r3, #536	; 0x218
 8104b64:	62bb      	str	r3, [r7, #40]	; 0x28

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8104b66:	f107 0308 	add.w	r3, r7, #8
 8104b6a:	4619      	mov	r1, r3
 8104b6c:	6878      	ldr	r0, [r7, #4]
 8104b6e:	f7ff fee1 	bl	8104934 <ETH_SetDMAConfig>
}
 8104b72:	bf00      	nop
 8104b74:	3790      	adds	r7, #144	; 0x90
 8104b76:	46bd      	mov	sp, r7
 8104b78:	bd80      	pop	{r7, pc}

08104b7a <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8104b7a:	b480      	push	{r7}
 8104b7c:	b085      	sub	sp, #20
 8104b7e:	af00      	add	r7, sp, #0
 8104b80:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8104b82:	2300      	movs	r3, #0
 8104b84:	60fb      	str	r3, [r7, #12]
 8104b86:	e01d      	b.n	8104bc4 <ETH_DMATxDescListInit+0x4a>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8104b88:	687b      	ldr	r3, [r7, #4]
 8104b8a:	68d9      	ldr	r1, [r3, #12]
 8104b8c:	68fa      	ldr	r2, [r7, #12]
 8104b8e:	4613      	mov	r3, r2
 8104b90:	005b      	lsls	r3, r3, #1
 8104b92:	4413      	add	r3, r2
 8104b94:	00db      	lsls	r3, r3, #3
 8104b96:	440b      	add	r3, r1
 8104b98:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0);
 8104b9a:	68bb      	ldr	r3, [r7, #8]
 8104b9c:	2200      	movs	r2, #0
 8104b9e:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0);
 8104ba0:	68bb      	ldr	r3, [r7, #8]
 8104ba2:	2200      	movs	r2, #0
 8104ba4:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0);
 8104ba6:	68bb      	ldr	r3, [r7, #8]
 8104ba8:	2200      	movs	r2, #0
 8104baa:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0);
 8104bac:	68bb      	ldr	r3, [r7, #8]
 8104bae:	2200      	movs	r2, #0
 8104bb0:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8104bb2:	68b9      	ldr	r1, [r7, #8]
 8104bb4:	687b      	ldr	r3, [r7, #4]
 8104bb6:	68fa      	ldr	r2, [r7, #12]
 8104bb8:	3206      	adds	r2, #6
 8104bba:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8104bbe:	68fb      	ldr	r3, [r7, #12]
 8104bc0:	3301      	adds	r3, #1
 8104bc2:	60fb      	str	r3, [r7, #12]
 8104bc4:	68fb      	ldr	r3, [r7, #12]
 8104bc6:	2b03      	cmp	r3, #3
 8104bc8:	d9de      	bls.n	8104b88 <ETH_DMATxDescListInit+0xe>

  }

  heth->TxDescList.CurTxDesc = 0;
 8104bca:	687b      	ldr	r3, [r7, #4]
 8104bcc:	2200      	movs	r2, #0
 8104bce:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set Transmit Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACTDRLR, (ETH_TX_DESC_CNT - 1U));
 8104bd0:	687b      	ldr	r3, [r7, #4]
 8104bd2:	681b      	ldr	r3, [r3, #0]
 8104bd4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8104bd8:	461a      	mov	r2, r3
 8104bda:	2303      	movs	r3, #3
 8104bdc:	f8c2 312c 	str.w	r3, [r2, #300]	; 0x12c

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMACTDLAR, (uint32_t) heth->Init.TxDesc);
 8104be0:	687b      	ldr	r3, [r7, #4]
 8104be2:	68da      	ldr	r2, [r3, #12]
 8104be4:	687b      	ldr	r3, [r7, #4]
 8104be6:	681b      	ldr	r3, [r3, #0]
 8104be8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8104bec:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114

  /* Set Transmit Descriptor Tail pointer */
  WRITE_REG(heth->Instance->DMACTDTPR, (uint32_t) heth->Init.TxDesc);
 8104bf0:	687b      	ldr	r3, [r7, #4]
 8104bf2:	68da      	ldr	r2, [r3, #12]
 8104bf4:	687b      	ldr	r3, [r7, #4]
 8104bf6:	681b      	ldr	r3, [r3, #0]
 8104bf8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8104bfc:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
}
 8104c00:	bf00      	nop
 8104c02:	3714      	adds	r7, #20
 8104c04:	46bd      	mov	sp, r7
 8104c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104c0a:	4770      	bx	lr

08104c0c <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 8104c0c:	b480      	push	{r7}
 8104c0e:	b085      	sub	sp, #20
 8104c10:	af00      	add	r7, sp, #0
 8104c12:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8104c14:	2300      	movs	r3, #0
 8104c16:	60fb      	str	r3, [r7, #12]
 8104c18:	e023      	b.n	8104c62 <ETH_DMARxDescListInit+0x56>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8104c1a:	687b      	ldr	r3, [r7, #4]
 8104c1c:	6919      	ldr	r1, [r3, #16]
 8104c1e:	68fa      	ldr	r2, [r7, #12]
 8104c20:	4613      	mov	r3, r2
 8104c22:	005b      	lsls	r3, r3, #1
 8104c24:	4413      	add	r3, r2
 8104c26:	00db      	lsls	r3, r3, #3
 8104c28:	440b      	add	r3, r1
 8104c2a:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0);
 8104c2c:	68bb      	ldr	r3, [r7, #8]
 8104c2e:	2200      	movs	r2, #0
 8104c30:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0);
 8104c32:	68bb      	ldr	r3, [r7, #8]
 8104c34:	2200      	movs	r2, #0
 8104c36:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0);
 8104c38:	68bb      	ldr	r3, [r7, #8]
 8104c3a:	2200      	movs	r2, #0
 8104c3c:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0);
 8104c3e:	68bb      	ldr	r3, [r7, #8]
 8104c40:	2200      	movs	r2, #0
 8104c42:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0);
 8104c44:	68bb      	ldr	r3, [r7, #8]
 8104c46:	2200      	movs	r2, #0
 8104c48:	611a      	str	r2, [r3, #16]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0);
 8104c4a:	68bb      	ldr	r3, [r7, #8]
 8104c4c:	2200      	movs	r2, #0
 8104c4e:	615a      	str	r2, [r3, #20]


    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8104c50:	68b9      	ldr	r1, [r7, #8]
 8104c52:	687b      	ldr	r3, [r7, #4]
 8104c54:	68fa      	ldr	r2, [r7, #12]
 8104c56:	3212      	adds	r2, #18
 8104c58:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8104c5c:	68fb      	ldr	r3, [r7, #12]
 8104c5e:	3301      	adds	r3, #1
 8104c60:	60fb      	str	r3, [r7, #12]
 8104c62:	68fb      	ldr	r3, [r7, #12]
 8104c64:	2b03      	cmp	r3, #3
 8104c66:	d9d8      	bls.n	8104c1a <ETH_DMARxDescListInit+0xe>

  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0);
 8104c68:	687b      	ldr	r3, [r7, #4]
 8104c6a:	2200      	movs	r2, #0
 8104c6c:	65da      	str	r2, [r3, #92]	; 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0);
 8104c6e:	687b      	ldr	r3, [r7, #4]
 8104c70:	2200      	movs	r2, #0
 8104c72:	661a      	str	r2, [r3, #96]	; 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0);
 8104c74:	687b      	ldr	r3, [r7, #4]
 8104c76:	2200      	movs	r2, #0
 8104c78:	669a      	str	r2, [r3, #104]	; 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0);
 8104c7a:	687b      	ldr	r3, [r7, #4]
 8104c7c:	2200      	movs	r2, #0
 8104c7e:	66da      	str	r2, [r3, #108]	; 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0);
 8104c80:	687b      	ldr	r3, [r7, #4]
 8104c82:	2200      	movs	r2, #0
 8104c84:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set Receive Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACRDRLR, ((uint32_t)(ETH_RX_DESC_CNT - 1U)));
 8104c86:	687b      	ldr	r3, [r7, #4]
 8104c88:	681b      	ldr	r3, [r3, #0]
 8104c8a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8104c8e:	461a      	mov	r2, r3
 8104c90:	2303      	movs	r3, #3
 8104c92:	f8c2 3130 	str.w	r3, [r2, #304]	; 0x130

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMACRDLAR, (uint32_t) heth->Init.RxDesc);
 8104c96:	687b      	ldr	r3, [r7, #4]
 8104c98:	691a      	ldr	r2, [r3, #16]
 8104c9a:	687b      	ldr	r3, [r7, #4]
 8104c9c:	681b      	ldr	r3, [r3, #0]
 8104c9e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8104ca2:	f8c3 211c 	str.w	r2, [r3, #284]	; 0x11c

  /* Set Receive Descriptor Tail pointer Address */
  WRITE_REG(heth->Instance->DMACRDTPR, ((uint32_t)(heth->Init.RxDesc + (uint32_t)(ETH_RX_DESC_CNT - 1U))));
 8104ca6:	687b      	ldr	r3, [r7, #4]
 8104ca8:	691b      	ldr	r3, [r3, #16]
 8104caa:	f103 0248 	add.w	r2, r3, #72	; 0x48
 8104cae:	687b      	ldr	r3, [r7, #4]
 8104cb0:	681b      	ldr	r3, [r3, #0]
 8104cb2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8104cb6:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
}
 8104cba:	bf00      	nop
 8104cbc:	3714      	adds	r7, #20
 8104cbe:	46bd      	mov	sp, r7
 8104cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104cc4:	4770      	bx	lr
	...

08104cc8 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8104cc8:	b580      	push	{r7, lr}
 8104cca:	b098      	sub	sp, #96	; 0x60
 8104ccc:	af00      	add	r7, sp, #0
 8104cce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 8104cd0:	4a84      	ldr	r2, [pc, #528]	; (8104ee4 <HAL_FDCAN_Init+0x21c>)
 8104cd2:	f107 030c 	add.w	r3, r7, #12
 8104cd6:	4611      	mov	r1, r2
 8104cd8:	224c      	movs	r2, #76	; 0x4c
 8104cda:	4618      	mov	r0, r3
 8104cdc:	f006 fa78 	bl	810b1d0 <memcpy>

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8104ce0:	687b      	ldr	r3, [r7, #4]
 8104ce2:	2b00      	cmp	r3, #0
 8104ce4:	d101      	bne.n	8104cea <HAL_FDCAN_Init+0x22>
  {
    return HAL_ERROR;
 8104ce6:	2301      	movs	r3, #1
 8104ce8:	e1c6      	b.n	8105078 <HAL_FDCAN_Init+0x3b0>
  }

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8104cea:	687b      	ldr	r3, [r7, #4]
 8104cec:	681b      	ldr	r3, [r3, #0]
 8104cee:	4a7e      	ldr	r2, [pc, #504]	; (8104ee8 <HAL_FDCAN_Init+0x220>)
 8104cf0:	4293      	cmp	r3, r2
 8104cf2:	d106      	bne.n	8104d02 <HAL_FDCAN_Init+0x3a>
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 8104cf4:	687b      	ldr	r3, [r7, #4]
 8104cf6:	681b      	ldr	r3, [r3, #0]
 8104cf8:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8104cfc:	461a      	mov	r2, r3
 8104cfe:	687b      	ldr	r3, [r7, #4]
 8104d00:	605a      	str	r2, [r3, #4]

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8104d02:	687b      	ldr	r3, [r7, #4]
 8104d04:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 8104d08:	b2db      	uxtb	r3, r3
 8104d0a:	2b00      	cmp	r3, #0
 8104d0c:	d106      	bne.n	8104d1c <HAL_FDCAN_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8104d0e:	687b      	ldr	r3, [r7, #4]
 8104d10:	2200      	movs	r2, #0
 8104d12:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8104d16:	6878      	ldr	r0, [r7, #4]
 8104d18:	f7fb fed8 	bl	8100acc <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8104d1c:	687b      	ldr	r3, [r7, #4]
 8104d1e:	681b      	ldr	r3, [r3, #0]
 8104d20:	699a      	ldr	r2, [r3, #24]
 8104d22:	687b      	ldr	r3, [r7, #4]
 8104d24:	681b      	ldr	r3, [r3, #0]
 8104d26:	f022 0210 	bic.w	r2, r2, #16
 8104d2a:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8104d2c:	f7fd f952 	bl	8101fd4 <HAL_GetTick>
 8104d30:	65f8      	str	r0, [r7, #92]	; 0x5c

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8104d32:	e014      	b.n	8104d5e <HAL_FDCAN_Init+0x96>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8104d34:	f7fd f94e 	bl	8101fd4 <HAL_GetTick>
 8104d38:	4602      	mov	r2, r0
 8104d3a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8104d3c:	1ad3      	subs	r3, r2, r3
 8104d3e:	2b0a      	cmp	r3, #10
 8104d40:	d90d      	bls.n	8104d5e <HAL_FDCAN_Init+0x96>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8104d42:	687b      	ldr	r3, [r7, #4]
 8104d44:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8104d48:	f043 0201 	orr.w	r2, r3, #1
 8104d4c:	687b      	ldr	r3, [r7, #4]
 8104d4e:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8104d52:	687b      	ldr	r3, [r7, #4]
 8104d54:	2203      	movs	r2, #3
 8104d56:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98

      return HAL_ERROR;
 8104d5a:	2301      	movs	r3, #1
 8104d5c:	e18c      	b.n	8105078 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8104d5e:	687b      	ldr	r3, [r7, #4]
 8104d60:	681b      	ldr	r3, [r3, #0]
 8104d62:	699b      	ldr	r3, [r3, #24]
 8104d64:	f003 0308 	and.w	r3, r3, #8
 8104d68:	2b08      	cmp	r3, #8
 8104d6a:	d0e3      	beq.n	8104d34 <HAL_FDCAN_Init+0x6c>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8104d6c:	687b      	ldr	r3, [r7, #4]
 8104d6e:	681b      	ldr	r3, [r3, #0]
 8104d70:	699a      	ldr	r2, [r3, #24]
 8104d72:	687b      	ldr	r3, [r7, #4]
 8104d74:	681b      	ldr	r3, [r3, #0]
 8104d76:	f042 0201 	orr.w	r2, r2, #1
 8104d7a:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8104d7c:	f7fd f92a 	bl	8101fd4 <HAL_GetTick>
 8104d80:	65f8      	str	r0, [r7, #92]	; 0x5c

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8104d82:	e014      	b.n	8104dae <HAL_FDCAN_Init+0xe6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8104d84:	f7fd f926 	bl	8101fd4 <HAL_GetTick>
 8104d88:	4602      	mov	r2, r0
 8104d8a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8104d8c:	1ad3      	subs	r3, r2, r3
 8104d8e:	2b0a      	cmp	r3, #10
 8104d90:	d90d      	bls.n	8104dae <HAL_FDCAN_Init+0xe6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8104d92:	687b      	ldr	r3, [r7, #4]
 8104d94:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8104d98:	f043 0201 	orr.w	r2, r3, #1
 8104d9c:	687b      	ldr	r3, [r7, #4]
 8104d9e:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8104da2:	687b      	ldr	r3, [r7, #4]
 8104da4:	2203      	movs	r2, #3
 8104da6:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98

      return HAL_ERROR;
 8104daa:	2301      	movs	r3, #1
 8104dac:	e164      	b.n	8105078 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8104dae:	687b      	ldr	r3, [r7, #4]
 8104db0:	681b      	ldr	r3, [r3, #0]
 8104db2:	699b      	ldr	r3, [r3, #24]
 8104db4:	f003 0301 	and.w	r3, r3, #1
 8104db8:	2b00      	cmp	r3, #0
 8104dba:	d0e3      	beq.n	8104d84 <HAL_FDCAN_Init+0xbc>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8104dbc:	687b      	ldr	r3, [r7, #4]
 8104dbe:	681b      	ldr	r3, [r3, #0]
 8104dc0:	699a      	ldr	r2, [r3, #24]
 8104dc2:	687b      	ldr	r3, [r7, #4]
 8104dc4:	681b      	ldr	r3, [r3, #0]
 8104dc6:	f042 0202 	orr.w	r2, r2, #2
 8104dca:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8104dcc:	687b      	ldr	r3, [r7, #4]
 8104dce:	7c1b      	ldrb	r3, [r3, #16]
 8104dd0:	2b01      	cmp	r3, #1
 8104dd2:	d108      	bne.n	8104de6 <HAL_FDCAN_Init+0x11e>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8104dd4:	687b      	ldr	r3, [r7, #4]
 8104dd6:	681b      	ldr	r3, [r3, #0]
 8104dd8:	699a      	ldr	r2, [r3, #24]
 8104dda:	687b      	ldr	r3, [r7, #4]
 8104ddc:	681b      	ldr	r3, [r3, #0]
 8104dde:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8104de2:	619a      	str	r2, [r3, #24]
 8104de4:	e007      	b.n	8104df6 <HAL_FDCAN_Init+0x12e>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8104de6:	687b      	ldr	r3, [r7, #4]
 8104de8:	681b      	ldr	r3, [r3, #0]
 8104dea:	699a      	ldr	r2, [r3, #24]
 8104dec:	687b      	ldr	r3, [r7, #4]
 8104dee:	681b      	ldr	r3, [r3, #0]
 8104df0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8104df4:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8104df6:	687b      	ldr	r3, [r7, #4]
 8104df8:	7c5b      	ldrb	r3, [r3, #17]
 8104dfa:	2b01      	cmp	r3, #1
 8104dfc:	d108      	bne.n	8104e10 <HAL_FDCAN_Init+0x148>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8104dfe:	687b      	ldr	r3, [r7, #4]
 8104e00:	681b      	ldr	r3, [r3, #0]
 8104e02:	699a      	ldr	r2, [r3, #24]
 8104e04:	687b      	ldr	r3, [r7, #4]
 8104e06:	681b      	ldr	r3, [r3, #0]
 8104e08:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8104e0c:	619a      	str	r2, [r3, #24]
 8104e0e:	e007      	b.n	8104e20 <HAL_FDCAN_Init+0x158>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8104e10:	687b      	ldr	r3, [r7, #4]
 8104e12:	681b      	ldr	r3, [r3, #0]
 8104e14:	699a      	ldr	r2, [r3, #24]
 8104e16:	687b      	ldr	r3, [r7, #4]
 8104e18:	681b      	ldr	r3, [r3, #0]
 8104e1a:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8104e1e:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8104e20:	687b      	ldr	r3, [r7, #4]
 8104e22:	7c9b      	ldrb	r3, [r3, #18]
 8104e24:	2b01      	cmp	r3, #1
 8104e26:	d108      	bne.n	8104e3a <HAL_FDCAN_Init+0x172>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8104e28:	687b      	ldr	r3, [r7, #4]
 8104e2a:	681b      	ldr	r3, [r3, #0]
 8104e2c:	699a      	ldr	r2, [r3, #24]
 8104e2e:	687b      	ldr	r3, [r7, #4]
 8104e30:	681b      	ldr	r3, [r3, #0]
 8104e32:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8104e36:	619a      	str	r2, [r3, #24]
 8104e38:	e007      	b.n	8104e4a <HAL_FDCAN_Init+0x182>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8104e3a:	687b      	ldr	r3, [r7, #4]
 8104e3c:	681b      	ldr	r3, [r3, #0]
 8104e3e:	699a      	ldr	r2, [r3, #24]
 8104e40:	687b      	ldr	r3, [r7, #4]
 8104e42:	681b      	ldr	r3, [r3, #0]
 8104e44:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8104e48:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8104e4a:	687b      	ldr	r3, [r7, #4]
 8104e4c:	681b      	ldr	r3, [r3, #0]
 8104e4e:	699b      	ldr	r3, [r3, #24]
 8104e50:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8104e54:	687b      	ldr	r3, [r7, #4]
 8104e56:	689a      	ldr	r2, [r3, #8]
 8104e58:	687b      	ldr	r3, [r7, #4]
 8104e5a:	681b      	ldr	r3, [r3, #0]
 8104e5c:	430a      	orrs	r2, r1
 8104e5e:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8104e60:	687b      	ldr	r3, [r7, #4]
 8104e62:	681b      	ldr	r3, [r3, #0]
 8104e64:	699a      	ldr	r2, [r3, #24]
 8104e66:	687b      	ldr	r3, [r7, #4]
 8104e68:	681b      	ldr	r3, [r3, #0]
 8104e6a:	f022 02a4 	bic.w	r2, r2, #164	; 0xa4
 8104e6e:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8104e70:	687b      	ldr	r3, [r7, #4]
 8104e72:	681b      	ldr	r3, [r3, #0]
 8104e74:	691a      	ldr	r2, [r3, #16]
 8104e76:	687b      	ldr	r3, [r7, #4]
 8104e78:	681b      	ldr	r3, [r3, #0]
 8104e7a:	f022 0210 	bic.w	r2, r2, #16
 8104e7e:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8104e80:	687b      	ldr	r3, [r7, #4]
 8104e82:	68db      	ldr	r3, [r3, #12]
 8104e84:	2b01      	cmp	r3, #1
 8104e86:	d108      	bne.n	8104e9a <HAL_FDCAN_Init+0x1d2>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8104e88:	687b      	ldr	r3, [r7, #4]
 8104e8a:	681b      	ldr	r3, [r3, #0]
 8104e8c:	699a      	ldr	r2, [r3, #24]
 8104e8e:	687b      	ldr	r3, [r7, #4]
 8104e90:	681b      	ldr	r3, [r3, #0]
 8104e92:	f042 0204 	orr.w	r2, r2, #4
 8104e96:	619a      	str	r2, [r3, #24]
 8104e98:	e030      	b.n	8104efc <HAL_FDCAN_Init+0x234>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8104e9a:	687b      	ldr	r3, [r7, #4]
 8104e9c:	68db      	ldr	r3, [r3, #12]
 8104e9e:	2b00      	cmp	r3, #0
 8104ea0:	d02c      	beq.n	8104efc <HAL_FDCAN_Init+0x234>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8104ea2:	687b      	ldr	r3, [r7, #4]
 8104ea4:	68db      	ldr	r3, [r3, #12]
 8104ea6:	2b02      	cmp	r3, #2
 8104ea8:	d020      	beq.n	8104eec <HAL_FDCAN_Init+0x224>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8104eaa:	687b      	ldr	r3, [r7, #4]
 8104eac:	681b      	ldr	r3, [r3, #0]
 8104eae:	699a      	ldr	r2, [r3, #24]
 8104eb0:	687b      	ldr	r3, [r7, #4]
 8104eb2:	681b      	ldr	r3, [r3, #0]
 8104eb4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8104eb8:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8104eba:	687b      	ldr	r3, [r7, #4]
 8104ebc:	681b      	ldr	r3, [r3, #0]
 8104ebe:	691a      	ldr	r2, [r3, #16]
 8104ec0:	687b      	ldr	r3, [r7, #4]
 8104ec2:	681b      	ldr	r3, [r3, #0]
 8104ec4:	f042 0210 	orr.w	r2, r2, #16
 8104ec8:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8104eca:	687b      	ldr	r3, [r7, #4]
 8104ecc:	68db      	ldr	r3, [r3, #12]
 8104ece:	2b03      	cmp	r3, #3
 8104ed0:	d114      	bne.n	8104efc <HAL_FDCAN_Init+0x234>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8104ed2:	687b      	ldr	r3, [r7, #4]
 8104ed4:	681b      	ldr	r3, [r3, #0]
 8104ed6:	699a      	ldr	r2, [r3, #24]
 8104ed8:	687b      	ldr	r3, [r7, #4]
 8104eda:	681b      	ldr	r3, [r3, #0]
 8104edc:	f042 0220 	orr.w	r2, r2, #32
 8104ee0:	619a      	str	r2, [r3, #24]
 8104ee2:	e00b      	b.n	8104efc <HAL_FDCAN_Init+0x234>
 8104ee4:	0810b204 	.word	0x0810b204
 8104ee8:	4000a000 	.word	0x4000a000
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8104eec:	687b      	ldr	r3, [r7, #4]
 8104eee:	681b      	ldr	r3, [r3, #0]
 8104ef0:	699a      	ldr	r2, [r3, #24]
 8104ef2:	687b      	ldr	r3, [r7, #4]
 8104ef4:	681b      	ldr	r3, [r3, #0]
 8104ef6:	f042 0220 	orr.w	r2, r2, #32
 8104efa:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8104efc:	687b      	ldr	r3, [r7, #4]
 8104efe:	699b      	ldr	r3, [r3, #24]
 8104f00:	3b01      	subs	r3, #1
 8104f02:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8104f04:	687b      	ldr	r3, [r7, #4]
 8104f06:	69db      	ldr	r3, [r3, #28]
 8104f08:	3b01      	subs	r3, #1
 8104f0a:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8104f0c:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8104f0e:	687b      	ldr	r3, [r7, #4]
 8104f10:	6a1b      	ldr	r3, [r3, #32]
 8104f12:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8104f14:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8104f18:	687b      	ldr	r3, [r7, #4]
 8104f1a:	695b      	ldr	r3, [r3, #20]
 8104f1c:	3b01      	subs	r3, #1
 8104f1e:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8104f20:	687b      	ldr	r3, [r7, #4]
 8104f22:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8104f24:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8104f26:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8104f28:	687b      	ldr	r3, [r7, #4]
 8104f2a:	689b      	ldr	r3, [r3, #8]
 8104f2c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8104f30:	d115      	bne.n	8104f5e <HAL_FDCAN_Init+0x296>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos) | \
 8104f32:	687b      	ldr	r3, [r7, #4]
 8104f34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8104f36:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)    | \
 8104f38:	687b      	ldr	r3, [r7, #4]
 8104f3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8104f3c:	3b01      	subs	r3, #1
 8104f3e:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos) | \
 8104f40:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)    | \
 8104f42:	687b      	ldr	r3, [r7, #4]
 8104f44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8104f46:	3b01      	subs	r3, #1
 8104f48:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)    | \
 8104f4a:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8104f4e:	687b      	ldr	r3, [r7, #4]
 8104f50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8104f52:	3b01      	subs	r3, #1
 8104f54:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos) | \
 8104f56:	687b      	ldr	r3, [r7, #4]
 8104f58:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)    | \
 8104f5a:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos) | \
 8104f5c:	60da      	str	r2, [r3, #12]
  }

  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 8104f5e:	687b      	ldr	r3, [r7, #4]
 8104f60:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8104f62:	2b00      	cmp	r3, #0
 8104f64:	d00a      	beq.n	8104f7c <HAL_FDCAN_Init+0x2b4>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8104f66:	687b      	ldr	r3, [r7, #4]
 8104f68:	681b      	ldr	r3, [r3, #0]
 8104f6a:	f8d3 10c0 	ldr.w	r1, [r3, #192]	; 0xc0
 8104f6e:	687b      	ldr	r3, [r7, #4]
 8104f70:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8104f72:	687b      	ldr	r3, [r7, #4]
 8104f74:	681b      	ldr	r3, [r3, #0]
 8104f76:	430a      	orrs	r2, r1
 8104f78:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
  }

  /* Configure Tx element size */
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 8104f7c:	687b      	ldr	r3, [r7, #4]
 8104f7e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8104f80:	687b      	ldr	r3, [r7, #4]
 8104f82:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8104f84:	4413      	add	r3, r2
 8104f86:	2b00      	cmp	r3, #0
 8104f88:	d011      	beq.n	8104fae <HAL_FDCAN_Init+0x2e6>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 8104f8a:	687b      	ldr	r3, [r7, #4]
 8104f8c:	681b      	ldr	r3, [r3, #0]
 8104f8e:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
 8104f92:	f023 0107 	bic.w	r1, r3, #7
 8104f96:	687b      	ldr	r3, [r7, #4]
 8104f98:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8104f9a:	009b      	lsls	r3, r3, #2
 8104f9c:	3360      	adds	r3, #96	; 0x60
 8104f9e:	443b      	add	r3, r7
 8104fa0:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8104fa4:	687b      	ldr	r3, [r7, #4]
 8104fa6:	681b      	ldr	r3, [r3, #0]
 8104fa8:	430a      	orrs	r2, r1
 8104faa:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 8104fae:	687b      	ldr	r3, [r7, #4]
 8104fb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8104fb2:	2b00      	cmp	r3, #0
 8104fb4:	d011      	beq.n	8104fda <HAL_FDCAN_Init+0x312>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS, (CvtEltSize[hfdcan->Init.RxFifo0ElmtSize] << FDCAN_RXESC_F0DS_Pos));
 8104fb6:	687b      	ldr	r3, [r7, #4]
 8104fb8:	681b      	ldr	r3, [r3, #0]
 8104fba:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 8104fbe:	f023 0107 	bic.w	r1, r3, #7
 8104fc2:	687b      	ldr	r3, [r7, #4]
 8104fc4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8104fc6:	009b      	lsls	r3, r3, #2
 8104fc8:	3360      	adds	r3, #96	; 0x60
 8104fca:	443b      	add	r3, r7
 8104fcc:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8104fd0:	687b      	ldr	r3, [r7, #4]
 8104fd2:	681b      	ldr	r3, [r3, #0]
 8104fd4:	430a      	orrs	r2, r1
 8104fd6:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
  }

  /* Configure Rx FIFO 1 element size */
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 8104fda:	687b      	ldr	r3, [r7, #4]
 8104fdc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8104fde:	2b00      	cmp	r3, #0
 8104fe0:	d012      	beq.n	8105008 <HAL_FDCAN_Init+0x340>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS, (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << FDCAN_RXESC_F1DS_Pos));
 8104fe2:	687b      	ldr	r3, [r7, #4]
 8104fe4:	681b      	ldr	r3, [r3, #0]
 8104fe6:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 8104fea:	f023 0170 	bic.w	r1, r3, #112	; 0x70
 8104fee:	687b      	ldr	r3, [r7, #4]
 8104ff0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8104ff2:	009b      	lsls	r3, r3, #2
 8104ff4:	3360      	adds	r3, #96	; 0x60
 8104ff6:	443b      	add	r3, r7
 8104ff8:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8104ffc:	011a      	lsls	r2, r3, #4
 8104ffe:	687b      	ldr	r3, [r7, #4]
 8105000:	681b      	ldr	r3, [r3, #0]
 8105002:	430a      	orrs	r2, r1
 8105004:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
  }

  /* Configure Rx buffer element size */
  if (hfdcan->Init.RxBuffersNbr > 0U)
 8105008:	687b      	ldr	r3, [r7, #4]
 810500a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 810500c:	2b00      	cmp	r3, #0
 810500e:	d012      	beq.n	8105036 <HAL_FDCAN_Init+0x36e>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS, (CvtEltSize[hfdcan->Init.RxBufferSize] << FDCAN_RXESC_RBDS_Pos));
 8105010:	687b      	ldr	r3, [r7, #4]
 8105012:	681b      	ldr	r3, [r3, #0]
 8105014:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 8105018:	f423 61e0 	bic.w	r1, r3, #1792	; 0x700
 810501c:	687b      	ldr	r3, [r7, #4]
 810501e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8105020:	009b      	lsls	r3, r3, #2
 8105022:	3360      	adds	r3, #96	; 0x60
 8105024:	443b      	add	r3, r7
 8105026:	f853 3c54 	ldr.w	r3, [r3, #-84]
 810502a:	021a      	lsls	r2, r3, #8
 810502c:	687b      	ldr	r3, [r7, #4]
 810502e:	681b      	ldr	r3, [r3, #0]
 8105030:	430a      	orrs	r2, r1
 8105032:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if (hfdcan->Instance == FDCAN1)
 8105036:	687b      	ldr	r3, [r7, #4]
 8105038:	681b      	ldr	r3, [r3, #0]
 810503a:	4a11      	ldr	r2, [pc, #68]	; (8105080 <HAL_FDCAN_Init+0x3b8>)
 810503c:	4293      	cmp	r3, r2
 810503e:	d107      	bne.n	8105050 <HAL_FDCAN_Init+0x388>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 8105040:	687b      	ldr	r3, [r7, #4]
 8105042:	685b      	ldr	r3, [r3, #4]
 8105044:	689a      	ldr	r2, [r3, #8]
 8105046:	687b      	ldr	r3, [r7, #4]
 8105048:	685b      	ldr	r3, [r3, #4]
 810504a:	f022 0203 	bic.w	r2, r2, #3
 810504e:	609a      	str	r2, [r3, #8]
  }

  /* Initialize the Latest Tx FIFO/Queue request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8105050:	687b      	ldr	r3, [r7, #4]
 8105052:	2200      	movs	r2, #0
 8105054:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8105058:	687b      	ldr	r3, [r7, #4]
 810505a:	2200      	movs	r2, #0
 810505c:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8105060:	687b      	ldr	r3, [r7, #4]
 8105062:	2201      	movs	r2, #1
 8105064:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98

  /* Calculate each RAM block address */
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8105068:	6878      	ldr	r0, [r7, #4]
 810506a:	f000 f80b 	bl	8105084 <FDCAN_CalcultateRamBlockAddresses>
 810506e:	4603      	mov	r3, r0
 8105070:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b

  /* Return function status */
  return status;
 8105074:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
}
 8105078:	4618      	mov	r0, r3
 810507a:	3760      	adds	r7, #96	; 0x60
 810507c:	46bd      	mov	sp, r7
 810507e:	bd80      	pop	{r7, pc}
 8105080:	4000a000 	.word	0x4000a000

08105084 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8105084:	b480      	push	{r7}
 8105086:	b085      	sub	sp, #20
 8105088:	af00      	add	r7, sp, #0
 810508a:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 810508c:	687b      	ldr	r3, [r7, #4]
 810508e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8105090:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 8105092:	687b      	ldr	r3, [r7, #4]
 8105094:	681b      	ldr	r3, [r3, #0]
 8105096:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 810509a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 810509e:	f023 03fc 	bic.w	r3, r3, #252	; 0xfc
 81050a2:	68ba      	ldr	r2, [r7, #8]
 81050a4:	0091      	lsls	r1, r2, #2
 81050a6:	687a      	ldr	r2, [r7, #4]
 81050a8:	6812      	ldr	r2, [r2, #0]
 81050aa:	430b      	orrs	r3, r1
 81050ac:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 81050b0:	687b      	ldr	r3, [r7, #4]
 81050b2:	681b      	ldr	r3, [r3, #0]
 81050b4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 81050b8:	f423 017f 	bic.w	r1, r3, #16711680	; 0xff0000
 81050bc:	687b      	ldr	r3, [r7, #4]
 81050be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 81050c0:	041a      	lsls	r2, r3, #16
 81050c2:	687b      	ldr	r3, [r7, #4]
 81050c4:	681b      	ldr	r3, [r3, #0]
 81050c6:	430a      	orrs	r2, r1
 81050c8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 81050cc:	687b      	ldr	r3, [r7, #4]
 81050ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 81050d0:	68ba      	ldr	r2, [r7, #8]
 81050d2:	4413      	add	r3, r2
 81050d4:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 81050d6:	687b      	ldr	r3, [r7, #4]
 81050d8:	681b      	ldr	r3, [r3, #0]
 81050da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 81050de:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 81050e2:	f023 03fc 	bic.w	r3, r3, #252	; 0xfc
 81050e6:	68ba      	ldr	r2, [r7, #8]
 81050e8:	0091      	lsls	r1, r2, #2
 81050ea:	687a      	ldr	r2, [r7, #4]
 81050ec:	6812      	ldr	r2, [r2, #0]
 81050ee:	430b      	orrs	r3, r1
 81050f0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 81050f4:	687b      	ldr	r3, [r7, #4]
 81050f6:	681b      	ldr	r3, [r3, #0]
 81050f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 81050fc:	f423 01fe 	bic.w	r1, r3, #8323072	; 0x7f0000
 8105100:	687b      	ldr	r3, [r7, #4]
 8105102:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8105104:	041a      	lsls	r2, r3, #16
 8105106:	687b      	ldr	r3, [r7, #4]
 8105108:	681b      	ldr	r3, [r3, #0]
 810510a:	430a      	orrs	r2, r1
 810510c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 8105110:	687b      	ldr	r3, [r7, #4]
 8105112:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8105114:	005b      	lsls	r3, r3, #1
 8105116:	68ba      	ldr	r2, [r7, #8]
 8105118:	4413      	add	r3, r2
 810511a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 810511c:	687b      	ldr	r3, [r7, #4]
 810511e:	681b      	ldr	r3, [r3, #0]
 8105120:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8105124:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8105128:	f023 03fc 	bic.w	r3, r3, #252	; 0xfc
 810512c:	68ba      	ldr	r2, [r7, #8]
 810512e:	0091      	lsls	r1, r2, #2
 8105130:	687a      	ldr	r2, [r7, #4]
 8105132:	6812      	ldr	r2, [r2, #0]
 8105134:	430b      	orrs	r3, r1
 8105136:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 810513a:	687b      	ldr	r3, [r7, #4]
 810513c:	681b      	ldr	r3, [r3, #0]
 810513e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8105142:	f423 01fe 	bic.w	r1, r3, #8323072	; 0x7f0000
 8105146:	687b      	ldr	r3, [r7, #4]
 8105148:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 810514a:	041a      	lsls	r2, r3, #16
 810514c:	687b      	ldr	r3, [r7, #4]
 810514e:	681b      	ldr	r3, [r3, #0]
 8105150:	430a      	orrs	r2, r1
 8105152:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 8105156:	687b      	ldr	r3, [r7, #4]
 8105158:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 810515a:	687a      	ldr	r2, [r7, #4]
 810515c:	6c52      	ldr	r2, [r2, #68]	; 0x44
 810515e:	fb02 f303 	mul.w	r3, r2, r3
 8105162:	68ba      	ldr	r2, [r7, #8]
 8105164:	4413      	add	r3, r2
 8105166:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 8105168:	687b      	ldr	r3, [r7, #4]
 810516a:	681b      	ldr	r3, [r3, #0]
 810516c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8105170:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8105174:	f023 03fc 	bic.w	r3, r3, #252	; 0xfc
 8105178:	68ba      	ldr	r2, [r7, #8]
 810517a:	0091      	lsls	r1, r2, #2
 810517c:	687a      	ldr	r2, [r7, #4]
 810517e:	6812      	ldr	r2, [r2, #0]
 8105180:	430b      	orrs	r3, r1
 8105182:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 8105186:	687b      	ldr	r3, [r7, #4]
 8105188:	681b      	ldr	r3, [r3, #0]
 810518a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 810518e:	f423 01fe 	bic.w	r1, r3, #8323072	; 0x7f0000
 8105192:	687b      	ldr	r3, [r7, #4]
 8105194:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8105196:	041a      	lsls	r2, r3, #16
 8105198:	687b      	ldr	r3, [r7, #4]
 810519a:	681b      	ldr	r3, [r3, #0]
 810519c:	430a      	orrs	r2, r1
 810519e:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 81051a2:	687b      	ldr	r3, [r7, #4]
 81051a4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 81051a6:	687a      	ldr	r2, [r7, #4]
 81051a8:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 81051aa:	fb02 f303 	mul.w	r3, r2, r3
 81051ae:	68ba      	ldr	r2, [r7, #8]
 81051b0:	4413      	add	r3, r2
 81051b2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 81051b4:	687b      	ldr	r3, [r7, #4]
 81051b6:	681b      	ldr	r3, [r3, #0]
 81051b8:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 81051bc:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 81051c0:	f023 03fc 	bic.w	r3, r3, #252	; 0xfc
 81051c4:	68ba      	ldr	r2, [r7, #8]
 81051c6:	0091      	lsls	r1, r2, #2
 81051c8:	687a      	ldr	r2, [r7, #4]
 81051ca:	6812      	ldr	r2, [r2, #0]
 81051cc:	430b      	orrs	r3, r1
 81051ce:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 81051d2:	687b      	ldr	r3, [r7, #4]
 81051d4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 81051d6:	687a      	ldr	r2, [r7, #4]
 81051d8:	6d52      	ldr	r2, [r2, #84]	; 0x54
 81051da:	fb02 f303 	mul.w	r3, r2, r3
 81051de:	68ba      	ldr	r2, [r7, #8]
 81051e0:	4413      	add	r3, r2
 81051e2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 81051e4:	687b      	ldr	r3, [r7, #4]
 81051e6:	681b      	ldr	r3, [r3, #0]
 81051e8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 81051ec:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 81051f0:	f023 03fc 	bic.w	r3, r3, #252	; 0xfc
 81051f4:	68ba      	ldr	r2, [r7, #8]
 81051f6:	0091      	lsls	r1, r2, #2
 81051f8:	687a      	ldr	r2, [r7, #4]
 81051fa:	6812      	ldr	r2, [r2, #0]
 81051fc:	430b      	orrs	r3, r1
 81051fe:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 8105202:	687b      	ldr	r3, [r7, #4]
 8105204:	681b      	ldr	r3, [r3, #0]
 8105206:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 810520a:	f423 117c 	bic.w	r1, r3, #4128768	; 0x3f0000
 810520e:	687b      	ldr	r3, [r7, #4]
 8105210:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8105212:	041a      	lsls	r2, r3, #16
 8105214:	687b      	ldr	r3, [r7, #4]
 8105216:	681b      	ldr	r3, [r3, #0]
 8105218:	430a      	orrs	r2, r1
 810521a:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 810521e:	687b      	ldr	r3, [r7, #4]
 8105220:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8105222:	005b      	lsls	r3, r3, #1
 8105224:	68ba      	ldr	r2, [r7, #8]
 8105226:	4413      	add	r3, r2
 8105228:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 810522a:	687b      	ldr	r3, [r7, #4]
 810522c:	681b      	ldr	r3, [r3, #0]
 810522e:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8105232:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8105236:	f023 03fc 	bic.w	r3, r3, #252	; 0xfc
 810523a:	68ba      	ldr	r2, [r7, #8]
 810523c:	0091      	lsls	r1, r2, #2
 810523e:	687a      	ldr	r2, [r7, #4]
 8105240:	6812      	ldr	r2, [r2, #0]
 8105242:	430b      	orrs	r3, r1
 8105244:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 8105248:	687b      	ldr	r3, [r7, #4]
 810524a:	681b      	ldr	r3, [r3, #0]
 810524c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8105250:	f423 117c 	bic.w	r1, r3, #4128768	; 0x3f0000
 8105254:	687b      	ldr	r3, [r7, #4]
 8105256:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8105258:	041a      	lsls	r2, r3, #16
 810525a:	687b      	ldr	r3, [r7, #4]
 810525c:	681b      	ldr	r3, [r3, #0]
 810525e:	430a      	orrs	r2, r1
 8105260:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 8105264:	687b      	ldr	r3, [r7, #4]
 8105266:	681b      	ldr	r3, [r3, #0]
 8105268:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 810526c:	f023 517c 	bic.w	r1, r3, #1056964608	; 0x3f000000
 8105270:	687b      	ldr	r3, [r7, #4]
 8105272:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8105274:	061a      	lsls	r2, r3, #24
 8105276:	687b      	ldr	r3, [r7, #4]
 8105278:	681b      	ldr	r3, [r3, #0]
 810527a:	430a      	orrs	r2, r1
 810527c:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 8105280:	687b      	ldr	r3, [r7, #4]
 8105282:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8105284:	f103 5380 	add.w	r3, r3, #268435456	; 0x10000000
 8105288:	f503 532c 	add.w	r3, r3, #11008	; 0x2b00
 810528c:	009a      	lsls	r2, r3, #2
 810528e:	687b      	ldr	r3, [r7, #4]
 8105290:	66da      	str	r2, [r3, #108]	; 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 8105292:	687b      	ldr	r3, [r7, #4]
 8105294:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8105296:	687b      	ldr	r3, [r7, #4]
 8105298:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 810529a:	009b      	lsls	r3, r3, #2
 810529c:	441a      	add	r2, r3
 810529e:	687b      	ldr	r3, [r7, #4]
 81052a0:	671a      	str	r2, [r3, #112]	; 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 81052a2:	687b      	ldr	r3, [r7, #4]
 81052a4:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 81052a6:	687b      	ldr	r3, [r7, #4]
 81052a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 81052aa:	00db      	lsls	r3, r3, #3
 81052ac:	441a      	add	r2, r3
 81052ae:	687b      	ldr	r3, [r7, #4]
 81052b0:	675a      	str	r2, [r3, #116]	; 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA + (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 81052b2:	687b      	ldr	r3, [r7, #4]
 81052b4:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 81052b6:	687b      	ldr	r3, [r7, #4]
 81052b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 81052ba:	6879      	ldr	r1, [r7, #4]
 81052bc:	6c49      	ldr	r1, [r1, #68]	; 0x44
 81052be:	fb01 f303 	mul.w	r3, r1, r3
 81052c2:	009b      	lsls	r3, r3, #2
 81052c4:	441a      	add	r2, r3
 81052c6:	687b      	ldr	r3, [r7, #4]
 81052c8:	679a      	str	r2, [r3, #120]	; 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA + (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 81052ca:	687b      	ldr	r3, [r7, #4]
 81052cc:	6f9a      	ldr	r2, [r3, #120]	; 0x78
 81052ce:	687b      	ldr	r3, [r7, #4]
 81052d0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 81052d2:	6879      	ldr	r1, [r7, #4]
 81052d4:	6cc9      	ldr	r1, [r1, #76]	; 0x4c
 81052d6:	fb01 f303 	mul.w	r3, r1, r3
 81052da:	009b      	lsls	r3, r3, #2
 81052dc:	441a      	add	r2, r3
 81052de:	687b      	ldr	r3, [r7, #4]
 81052e0:	67da      	str	r2, [r3, #124]	; 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA + (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 81052e2:	687b      	ldr	r3, [r7, #4]
 81052e4:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 81052e6:	687b      	ldr	r3, [r7, #4]
 81052e8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 81052ea:	6879      	ldr	r1, [r7, #4]
 81052ec:	6d49      	ldr	r1, [r1, #84]	; 0x54
 81052ee:	fb01 f303 	mul.w	r3, r1, r3
 81052f2:	009b      	lsls	r3, r3, #2
 81052f4:	441a      	add	r2, r3
 81052f6:	687b      	ldr	r3, [r7, #4]
 81052f8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 81052fc:	687b      	ldr	r3, [r7, #4]
 81052fe:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8105302:	687b      	ldr	r3, [r7, #4]
 8105304:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8105306:	00db      	lsls	r3, r3, #3
 8105308:	441a      	add	r2, r3
 810530a:	687b      	ldr	r3, [r7, #4]
 810530c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 8105310:	687b      	ldr	r3, [r7, #4]
 8105312:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 8105316:	687b      	ldr	r3, [r7, #4]
 8105318:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 810531a:	6879      	ldr	r1, [r7, #4]
 810531c:	6e89      	ldr	r1, [r1, #104]	; 0x68
 810531e:	fb01 f303 	mul.w	r3, r1, r3
 8105322:	009b      	lsls	r3, r3, #2
 8105324:	441a      	add	r2, r3
 8105326:	687b      	ldr	r3, [r7, #4]
 8105328:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA + (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 810532c:	687b      	ldr	r3, [r7, #4]
 810532e:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8105332:	687b      	ldr	r3, [r7, #4]
 8105334:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8105336:	6879      	ldr	r1, [r7, #4]
 8105338:	6e89      	ldr	r1, [r1, #104]	; 0x68
 810533a:	fb01 f303 	mul.w	r3, r1, r3
 810533e:	009b      	lsls	r3, r3, #2
 8105340:	441a      	add	r2, r3
 8105342:	687b      	ldr	r3, [r7, #4]
 8105344:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 8105348:	687b      	ldr	r3, [r7, #4]
 810534a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 810534e:	4a14      	ldr	r2, [pc, #80]	; (81053a0 <FDCAN_CalcultateRamBlockAddresses+0x31c>)
 8105350:	4293      	cmp	r3, r2
 8105352:	d90d      	bls.n	8105370 <FDCAN_CalcultateRamBlockAddresses+0x2ec>
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8105354:	687b      	ldr	r3, [r7, #4]
 8105356:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 810535a:	f043 0220 	orr.w	r2, r3, #32
 810535e:	687b      	ldr	r3, [r7, #4]
 8105360:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8105364:	687b      	ldr	r3, [r7, #4]
 8105366:	2203      	movs	r2, #3
 8105368:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98

    return HAL_ERROR;
 810536c:	2301      	movs	r3, #1
 810536e:	e010      	b.n	8105392 <FDCAN_CalcultateRamBlockAddresses+0x30e>
  }
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8105370:	687b      	ldr	r3, [r7, #4]
 8105372:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8105374:	60fb      	str	r3, [r7, #12]
 8105376:	e005      	b.n	8105384 <FDCAN_CalcultateRamBlockAddresses+0x300>
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 8105378:	68fb      	ldr	r3, [r7, #12]
 810537a:	2200      	movs	r2, #0
 810537c:	601a      	str	r2, [r3, #0]
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 810537e:	68fb      	ldr	r3, [r7, #12]
 8105380:	3304      	adds	r3, #4
 8105382:	60fb      	str	r3, [r7, #12]
 8105384:	687b      	ldr	r3, [r7, #4]
 8105386:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 810538a:	68fa      	ldr	r2, [r7, #12]
 810538c:	429a      	cmp	r2, r3
 810538e:	d3f3      	bcc.n	8105378 <FDCAN_CalcultateRamBlockAddresses+0x2f4>
    }
  }

  /* Return function status */
  return HAL_OK;
 8105390:	2300      	movs	r3, #0
}
 8105392:	4618      	mov	r0, r3
 8105394:	3714      	adds	r7, #20
 8105396:	46bd      	mov	sp, r7
 8105398:	f85d 7b04 	ldr.w	r7, [sp], #4
 810539c:	4770      	bx	lr
 810539e:	bf00      	nop
 81053a0:	4000d3fc 	.word	0x4000d3fc

081053a4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 81053a4:	b480      	push	{r7}
 81053a6:	b089      	sub	sp, #36	; 0x24
 81053a8:	af00      	add	r7, sp, #0
 81053aa:	6078      	str	r0, [r7, #4]
 81053ac:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 81053ae:	2300      	movs	r3, #0
 81053b0:	61fb      	str	r3, [r7, #28]
  uint32_t iocurrent;
  uint32_t temp;
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
 81053b2:	4b89      	ldr	r3, [pc, #548]	; (81055d8 <HAL_GPIO_Init+0x234>)
 81053b4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 81053b6:	e194      	b.n	81056e2 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 81053b8:	683b      	ldr	r3, [r7, #0]
 81053ba:	681a      	ldr	r2, [r3, #0]
 81053bc:	2101      	movs	r1, #1
 81053be:	69fb      	ldr	r3, [r7, #28]
 81053c0:	fa01 f303 	lsl.w	r3, r1, r3
 81053c4:	4013      	ands	r3, r2
 81053c6:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 81053c8:	693b      	ldr	r3, [r7, #16]
 81053ca:	2b00      	cmp	r3, #0
 81053cc:	f000 8186 	beq.w	81056dc <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 81053d0:	683b      	ldr	r3, [r7, #0]
 81053d2:	685b      	ldr	r3, [r3, #4]
 81053d4:	f003 0303 	and.w	r3, r3, #3
 81053d8:	2b01      	cmp	r3, #1
 81053da:	d005      	beq.n	81053e8 <HAL_GPIO_Init+0x44>
 81053dc:	683b      	ldr	r3, [r7, #0]
 81053de:	685b      	ldr	r3, [r3, #4]
 81053e0:	f003 0303 	and.w	r3, r3, #3
 81053e4:	2b02      	cmp	r3, #2
 81053e6:	d130      	bne.n	810544a <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 81053e8:	687b      	ldr	r3, [r7, #4]
 81053ea:	689b      	ldr	r3, [r3, #8]
 81053ec:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 81053ee:	69fb      	ldr	r3, [r7, #28]
 81053f0:	005b      	lsls	r3, r3, #1
 81053f2:	2203      	movs	r2, #3
 81053f4:	fa02 f303 	lsl.w	r3, r2, r3
 81053f8:	43db      	mvns	r3, r3
 81053fa:	69ba      	ldr	r2, [r7, #24]
 81053fc:	4013      	ands	r3, r2
 81053fe:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8105400:	683b      	ldr	r3, [r7, #0]
 8105402:	68da      	ldr	r2, [r3, #12]
 8105404:	69fb      	ldr	r3, [r7, #28]
 8105406:	005b      	lsls	r3, r3, #1
 8105408:	fa02 f303 	lsl.w	r3, r2, r3
 810540c:	69ba      	ldr	r2, [r7, #24]
 810540e:	4313      	orrs	r3, r2
 8105410:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8105412:	687b      	ldr	r3, [r7, #4]
 8105414:	69ba      	ldr	r2, [r7, #24]
 8105416:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8105418:	687b      	ldr	r3, [r7, #4]
 810541a:	685b      	ldr	r3, [r3, #4]
 810541c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 810541e:	2201      	movs	r2, #1
 8105420:	69fb      	ldr	r3, [r7, #28]
 8105422:	fa02 f303 	lsl.w	r3, r2, r3
 8105426:	43db      	mvns	r3, r3
 8105428:	69ba      	ldr	r2, [r7, #24]
 810542a:	4013      	ands	r3, r2
 810542c:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 810542e:	683b      	ldr	r3, [r7, #0]
 8105430:	685b      	ldr	r3, [r3, #4]
 8105432:	091b      	lsrs	r3, r3, #4
 8105434:	f003 0201 	and.w	r2, r3, #1
 8105438:	69fb      	ldr	r3, [r7, #28]
 810543a:	fa02 f303 	lsl.w	r3, r2, r3
 810543e:	69ba      	ldr	r2, [r7, #24]
 8105440:	4313      	orrs	r3, r2
 8105442:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8105444:	687b      	ldr	r3, [r7, #4]
 8105446:	69ba      	ldr	r2, [r7, #24]
 8105448:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 810544a:	683b      	ldr	r3, [r7, #0]
 810544c:	685b      	ldr	r3, [r3, #4]
 810544e:	f003 0303 	and.w	r3, r3, #3
 8105452:	2b03      	cmp	r3, #3
 8105454:	d017      	beq.n	8105486 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8105456:	687b      	ldr	r3, [r7, #4]
 8105458:	68db      	ldr	r3, [r3, #12]
 810545a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 810545c:	69fb      	ldr	r3, [r7, #28]
 810545e:	005b      	lsls	r3, r3, #1
 8105460:	2203      	movs	r2, #3
 8105462:	fa02 f303 	lsl.w	r3, r2, r3
 8105466:	43db      	mvns	r3, r3
 8105468:	69ba      	ldr	r2, [r7, #24]
 810546a:	4013      	ands	r3, r2
 810546c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 810546e:	683b      	ldr	r3, [r7, #0]
 8105470:	689a      	ldr	r2, [r3, #8]
 8105472:	69fb      	ldr	r3, [r7, #28]
 8105474:	005b      	lsls	r3, r3, #1
 8105476:	fa02 f303 	lsl.w	r3, r2, r3
 810547a:	69ba      	ldr	r2, [r7, #24]
 810547c:	4313      	orrs	r3, r2
 810547e:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8105480:	687b      	ldr	r3, [r7, #4]
 8105482:	69ba      	ldr	r2, [r7, #24]
 8105484:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8105486:	683b      	ldr	r3, [r7, #0]
 8105488:	685b      	ldr	r3, [r3, #4]
 810548a:	f003 0303 	and.w	r3, r3, #3
 810548e:	2b02      	cmp	r3, #2
 8105490:	d123      	bne.n	81054da <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8105492:	69fb      	ldr	r3, [r7, #28]
 8105494:	08da      	lsrs	r2, r3, #3
 8105496:	687b      	ldr	r3, [r7, #4]
 8105498:	3208      	adds	r2, #8
 810549a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 810549e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 81054a0:	69fb      	ldr	r3, [r7, #28]
 81054a2:	f003 0307 	and.w	r3, r3, #7
 81054a6:	009b      	lsls	r3, r3, #2
 81054a8:	220f      	movs	r2, #15
 81054aa:	fa02 f303 	lsl.w	r3, r2, r3
 81054ae:	43db      	mvns	r3, r3
 81054b0:	69ba      	ldr	r2, [r7, #24]
 81054b2:	4013      	ands	r3, r2
 81054b4:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 81054b6:	683b      	ldr	r3, [r7, #0]
 81054b8:	691a      	ldr	r2, [r3, #16]
 81054ba:	69fb      	ldr	r3, [r7, #28]
 81054bc:	f003 0307 	and.w	r3, r3, #7
 81054c0:	009b      	lsls	r3, r3, #2
 81054c2:	fa02 f303 	lsl.w	r3, r2, r3
 81054c6:	69ba      	ldr	r2, [r7, #24]
 81054c8:	4313      	orrs	r3, r2
 81054ca:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 81054cc:	69fb      	ldr	r3, [r7, #28]
 81054ce:	08da      	lsrs	r2, r3, #3
 81054d0:	687b      	ldr	r3, [r7, #4]
 81054d2:	3208      	adds	r2, #8
 81054d4:	69b9      	ldr	r1, [r7, #24]
 81054d6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 81054da:	687b      	ldr	r3, [r7, #4]
 81054dc:	681b      	ldr	r3, [r3, #0]
 81054de:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 81054e0:	69fb      	ldr	r3, [r7, #28]
 81054e2:	005b      	lsls	r3, r3, #1
 81054e4:	2203      	movs	r2, #3
 81054e6:	fa02 f303 	lsl.w	r3, r2, r3
 81054ea:	43db      	mvns	r3, r3
 81054ec:	69ba      	ldr	r2, [r7, #24]
 81054ee:	4013      	ands	r3, r2
 81054f0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 81054f2:	683b      	ldr	r3, [r7, #0]
 81054f4:	685b      	ldr	r3, [r3, #4]
 81054f6:	f003 0203 	and.w	r2, r3, #3
 81054fa:	69fb      	ldr	r3, [r7, #28]
 81054fc:	005b      	lsls	r3, r3, #1
 81054fe:	fa02 f303 	lsl.w	r3, r2, r3
 8105502:	69ba      	ldr	r2, [r7, #24]
 8105504:	4313      	orrs	r3, r2
 8105506:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8105508:	687b      	ldr	r3, [r7, #4]
 810550a:	69ba      	ldr	r2, [r7, #24]
 810550c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 810550e:	683b      	ldr	r3, [r7, #0]
 8105510:	685b      	ldr	r3, [r3, #4]
 8105512:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8105516:	2b00      	cmp	r3, #0
 8105518:	f000 80e0 	beq.w	81056dc <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 810551c:	4b2f      	ldr	r3, [pc, #188]	; (81055dc <HAL_GPIO_Init+0x238>)
 810551e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8105522:	4a2e      	ldr	r2, [pc, #184]	; (81055dc <HAL_GPIO_Init+0x238>)
 8105524:	f043 0302 	orr.w	r3, r3, #2
 8105528:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 810552c:	4b2b      	ldr	r3, [pc, #172]	; (81055dc <HAL_GPIO_Init+0x238>)
 810552e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8105532:	f003 0302 	and.w	r3, r3, #2
 8105536:	60fb      	str	r3, [r7, #12]
 8105538:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 810553a:	4a29      	ldr	r2, [pc, #164]	; (81055e0 <HAL_GPIO_Init+0x23c>)
 810553c:	69fb      	ldr	r3, [r7, #28]
 810553e:	089b      	lsrs	r3, r3, #2
 8105540:	3302      	adds	r3, #2
 8105542:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8105546:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8105548:	69fb      	ldr	r3, [r7, #28]
 810554a:	f003 0303 	and.w	r3, r3, #3
 810554e:	009b      	lsls	r3, r3, #2
 8105550:	220f      	movs	r2, #15
 8105552:	fa02 f303 	lsl.w	r3, r2, r3
 8105556:	43db      	mvns	r3, r3
 8105558:	69ba      	ldr	r2, [r7, #24]
 810555a:	4013      	ands	r3, r2
 810555c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 810555e:	687b      	ldr	r3, [r7, #4]
 8105560:	4a20      	ldr	r2, [pc, #128]	; (81055e4 <HAL_GPIO_Init+0x240>)
 8105562:	4293      	cmp	r3, r2
 8105564:	d052      	beq.n	810560c <HAL_GPIO_Init+0x268>
 8105566:	687b      	ldr	r3, [r7, #4]
 8105568:	4a1f      	ldr	r2, [pc, #124]	; (81055e8 <HAL_GPIO_Init+0x244>)
 810556a:	4293      	cmp	r3, r2
 810556c:	d031      	beq.n	81055d2 <HAL_GPIO_Init+0x22e>
 810556e:	687b      	ldr	r3, [r7, #4]
 8105570:	4a1e      	ldr	r2, [pc, #120]	; (81055ec <HAL_GPIO_Init+0x248>)
 8105572:	4293      	cmp	r3, r2
 8105574:	d02b      	beq.n	81055ce <HAL_GPIO_Init+0x22a>
 8105576:	687b      	ldr	r3, [r7, #4]
 8105578:	4a1d      	ldr	r2, [pc, #116]	; (81055f0 <HAL_GPIO_Init+0x24c>)
 810557a:	4293      	cmp	r3, r2
 810557c:	d025      	beq.n	81055ca <HAL_GPIO_Init+0x226>
 810557e:	687b      	ldr	r3, [r7, #4]
 8105580:	4a1c      	ldr	r2, [pc, #112]	; (81055f4 <HAL_GPIO_Init+0x250>)
 8105582:	4293      	cmp	r3, r2
 8105584:	d01f      	beq.n	81055c6 <HAL_GPIO_Init+0x222>
 8105586:	687b      	ldr	r3, [r7, #4]
 8105588:	4a1b      	ldr	r2, [pc, #108]	; (81055f8 <HAL_GPIO_Init+0x254>)
 810558a:	4293      	cmp	r3, r2
 810558c:	d019      	beq.n	81055c2 <HAL_GPIO_Init+0x21e>
 810558e:	687b      	ldr	r3, [r7, #4]
 8105590:	4a1a      	ldr	r2, [pc, #104]	; (81055fc <HAL_GPIO_Init+0x258>)
 8105592:	4293      	cmp	r3, r2
 8105594:	d013      	beq.n	81055be <HAL_GPIO_Init+0x21a>
 8105596:	687b      	ldr	r3, [r7, #4]
 8105598:	4a19      	ldr	r2, [pc, #100]	; (8105600 <HAL_GPIO_Init+0x25c>)
 810559a:	4293      	cmp	r3, r2
 810559c:	d00d      	beq.n	81055ba <HAL_GPIO_Init+0x216>
 810559e:	687b      	ldr	r3, [r7, #4]
 81055a0:	4a18      	ldr	r2, [pc, #96]	; (8105604 <HAL_GPIO_Init+0x260>)
 81055a2:	4293      	cmp	r3, r2
 81055a4:	d007      	beq.n	81055b6 <HAL_GPIO_Init+0x212>
 81055a6:	687b      	ldr	r3, [r7, #4]
 81055a8:	4a17      	ldr	r2, [pc, #92]	; (8105608 <HAL_GPIO_Init+0x264>)
 81055aa:	4293      	cmp	r3, r2
 81055ac:	d101      	bne.n	81055b2 <HAL_GPIO_Init+0x20e>
 81055ae:	2309      	movs	r3, #9
 81055b0:	e02d      	b.n	810560e <HAL_GPIO_Init+0x26a>
 81055b2:	230a      	movs	r3, #10
 81055b4:	e02b      	b.n	810560e <HAL_GPIO_Init+0x26a>
 81055b6:	2308      	movs	r3, #8
 81055b8:	e029      	b.n	810560e <HAL_GPIO_Init+0x26a>
 81055ba:	2307      	movs	r3, #7
 81055bc:	e027      	b.n	810560e <HAL_GPIO_Init+0x26a>
 81055be:	2306      	movs	r3, #6
 81055c0:	e025      	b.n	810560e <HAL_GPIO_Init+0x26a>
 81055c2:	2305      	movs	r3, #5
 81055c4:	e023      	b.n	810560e <HAL_GPIO_Init+0x26a>
 81055c6:	2304      	movs	r3, #4
 81055c8:	e021      	b.n	810560e <HAL_GPIO_Init+0x26a>
 81055ca:	2303      	movs	r3, #3
 81055cc:	e01f      	b.n	810560e <HAL_GPIO_Init+0x26a>
 81055ce:	2302      	movs	r3, #2
 81055d0:	e01d      	b.n	810560e <HAL_GPIO_Init+0x26a>
 81055d2:	2301      	movs	r3, #1
 81055d4:	e01b      	b.n	810560e <HAL_GPIO_Init+0x26a>
 81055d6:	bf00      	nop
 81055d8:	580000c0 	.word	0x580000c0
 81055dc:	58024400 	.word	0x58024400
 81055e0:	58000400 	.word	0x58000400
 81055e4:	58020000 	.word	0x58020000
 81055e8:	58020400 	.word	0x58020400
 81055ec:	58020800 	.word	0x58020800
 81055f0:	58020c00 	.word	0x58020c00
 81055f4:	58021000 	.word	0x58021000
 81055f8:	58021400 	.word	0x58021400
 81055fc:	58021800 	.word	0x58021800
 8105600:	58021c00 	.word	0x58021c00
 8105604:	58022000 	.word	0x58022000
 8105608:	58022400 	.word	0x58022400
 810560c:	2300      	movs	r3, #0
 810560e:	69fa      	ldr	r2, [r7, #28]
 8105610:	f002 0203 	and.w	r2, r2, #3
 8105614:	0092      	lsls	r2, r2, #2
 8105616:	4093      	lsls	r3, r2
 8105618:	69ba      	ldr	r2, [r7, #24]
 810561a:	4313      	orrs	r3, r2
 810561c:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 810561e:	4938      	ldr	r1, [pc, #224]	; (8105700 <HAL_GPIO_Init+0x35c>)
 8105620:	69fb      	ldr	r3, [r7, #28]
 8105622:	089b      	lsrs	r3, r3, #2
 8105624:	3302      	adds	r3, #2
 8105626:	69ba      	ldr	r2, [r7, #24]
 8105628:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 810562c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8105630:	681b      	ldr	r3, [r3, #0]
 8105632:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8105634:	693b      	ldr	r3, [r7, #16]
 8105636:	43db      	mvns	r3, r3
 8105638:	69ba      	ldr	r2, [r7, #24]
 810563a:	4013      	ands	r3, r2
 810563c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 810563e:	683b      	ldr	r3, [r7, #0]
 8105640:	685b      	ldr	r3, [r3, #4]
 8105642:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8105646:	2b00      	cmp	r3, #0
 8105648:	d003      	beq.n	8105652 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 810564a:	69ba      	ldr	r2, [r7, #24]
 810564c:	693b      	ldr	r3, [r7, #16]
 810564e:	4313      	orrs	r3, r2
 8105650:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8105652:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8105656:	69bb      	ldr	r3, [r7, #24]
 8105658:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 810565a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 810565e:	685b      	ldr	r3, [r3, #4]
 8105660:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8105662:	693b      	ldr	r3, [r7, #16]
 8105664:	43db      	mvns	r3, r3
 8105666:	69ba      	ldr	r2, [r7, #24]
 8105668:	4013      	ands	r3, r2
 810566a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 810566c:	683b      	ldr	r3, [r7, #0]
 810566e:	685b      	ldr	r3, [r3, #4]
 8105670:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8105674:	2b00      	cmp	r3, #0
 8105676:	d003      	beq.n	8105680 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8105678:	69ba      	ldr	r2, [r7, #24]
 810567a:	693b      	ldr	r3, [r7, #16]
 810567c:	4313      	orrs	r3, r2
 810567e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8105680:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8105684:	69bb      	ldr	r3, [r7, #24]
 8105686:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8105688:	697b      	ldr	r3, [r7, #20]
 810568a:	685b      	ldr	r3, [r3, #4]
 810568c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 810568e:	693b      	ldr	r3, [r7, #16]
 8105690:	43db      	mvns	r3, r3
 8105692:	69ba      	ldr	r2, [r7, #24]
 8105694:	4013      	ands	r3, r2
 8105696:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8105698:	683b      	ldr	r3, [r7, #0]
 810569a:	685b      	ldr	r3, [r3, #4]
 810569c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 81056a0:	2b00      	cmp	r3, #0
 81056a2:	d003      	beq.n	81056ac <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 81056a4:	69ba      	ldr	r2, [r7, #24]
 81056a6:	693b      	ldr	r3, [r7, #16]
 81056a8:	4313      	orrs	r3, r2
 81056aa:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 81056ac:	697b      	ldr	r3, [r7, #20]
 81056ae:	69ba      	ldr	r2, [r7, #24]
 81056b0:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 81056b2:	697b      	ldr	r3, [r7, #20]
 81056b4:	681b      	ldr	r3, [r3, #0]
 81056b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 81056b8:	693b      	ldr	r3, [r7, #16]
 81056ba:	43db      	mvns	r3, r3
 81056bc:	69ba      	ldr	r2, [r7, #24]
 81056be:	4013      	ands	r3, r2
 81056c0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 81056c2:	683b      	ldr	r3, [r7, #0]
 81056c4:	685b      	ldr	r3, [r3, #4]
 81056c6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 81056ca:	2b00      	cmp	r3, #0
 81056cc:	d003      	beq.n	81056d6 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 81056ce:	69ba      	ldr	r2, [r7, #24]
 81056d0:	693b      	ldr	r3, [r7, #16]
 81056d2:	4313      	orrs	r3, r2
 81056d4:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 81056d6:	697b      	ldr	r3, [r7, #20]
 81056d8:	69ba      	ldr	r2, [r7, #24]
 81056da:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 81056dc:	69fb      	ldr	r3, [r7, #28]
 81056de:	3301      	adds	r3, #1
 81056e0:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 81056e2:	683b      	ldr	r3, [r7, #0]
 81056e4:	681a      	ldr	r2, [r3, #0]
 81056e6:	69fb      	ldr	r3, [r7, #28]
 81056e8:	fa22 f303 	lsr.w	r3, r2, r3
 81056ec:	2b00      	cmp	r3, #0
 81056ee:	f47f ae63 	bne.w	81053b8 <HAL_GPIO_Init+0x14>
  }
}
 81056f2:	bf00      	nop
 81056f4:	bf00      	nop
 81056f6:	3724      	adds	r7, #36	; 0x24
 81056f8:	46bd      	mov	sp, r7
 81056fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 81056fe:	4770      	bx	lr
 8105700:	58000400 	.word	0x58000400

08105704 <HAL_HSEM_ActivateNotification>:
  * @brief  Activate Semaphore release Notification for a given Semaphores Mask .
  * @param  SemMask: Mask of Released semaphores
  * @retval Semaphore Key
  */
void HAL_HSEM_ActivateNotification(uint32_t SemMask)
{
 8105704:	b480      	push	{r7}
 8105706:	b083      	sub	sp, #12
 8105708:	af00      	add	r7, sp, #0
 810570a:	6078      	str	r0, [r7, #4]
  {
    /*Use interrupt line 1 for CPU2 Master*/
    HSEM->C2IER |= SemMask;
  }
#else
  HSEM_COMMON->IER |= SemMask;
 810570c:	4b05      	ldr	r3, [pc, #20]	; (8105724 <HAL_HSEM_ActivateNotification+0x20>)
 810570e:	681a      	ldr	r2, [r3, #0]
 8105710:	4904      	ldr	r1, [pc, #16]	; (8105724 <HAL_HSEM_ActivateNotification+0x20>)
 8105712:	687b      	ldr	r3, [r7, #4]
 8105714:	4313      	orrs	r3, r2
 8105716:	600b      	str	r3, [r1, #0]
#endif
}
 8105718:	bf00      	nop
 810571a:	370c      	adds	r7, #12
 810571c:	46bd      	mov	sp, r7
 810571e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8105722:	4770      	bx	lr
 8105724:	58026510 	.word	0x58026510

08105728 <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 8105728:	b580      	push	{r7, lr}
 810572a:	b084      	sub	sp, #16
 810572c:	af00      	add	r7, sp, #0
 810572e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 8105730:	687b      	ldr	r3, [r7, #4]
 8105732:	2b00      	cmp	r3, #0
 8105734:	d101      	bne.n	810573a <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 8105736:	2301      	movs	r3, #1
 8105738:	e0bf      	b.n	81058ba <HAL_LTDC_Init+0x192>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 810573a:	687b      	ldr	r3, [r7, #4]
 810573c:	f893 30a1 	ldrb.w	r3, [r3, #161]	; 0xa1
 8105740:	b2db      	uxtb	r3, r3
 8105742:	2b00      	cmp	r3, #0
 8105744:	d106      	bne.n	8105754 <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 8105746:	687b      	ldr	r3, [r7, #4]
 8105748:	2200      	movs	r2, #0
 810574a:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 810574e:	6878      	ldr	r0, [r7, #4]
 8105750:	f7fb fd02 	bl	8101158 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8105754:	687b      	ldr	r3, [r7, #4]
 8105756:	2202      	movs	r2, #2
 8105758:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 810575c:	687b      	ldr	r3, [r7, #4]
 810575e:	681b      	ldr	r3, [r3, #0]
 8105760:	699a      	ldr	r2, [r3, #24]
 8105762:	687b      	ldr	r3, [r7, #4]
 8105764:	681b      	ldr	r3, [r3, #0]
 8105766:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
 810576a:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 810576c:	687b      	ldr	r3, [r7, #4]
 810576e:	681b      	ldr	r3, [r3, #0]
 8105770:	6999      	ldr	r1, [r3, #24]
 8105772:	687b      	ldr	r3, [r7, #4]
 8105774:	685a      	ldr	r2, [r3, #4]
 8105776:	687b      	ldr	r3, [r7, #4]
 8105778:	689b      	ldr	r3, [r3, #8]
 810577a:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 810577c:	687b      	ldr	r3, [r7, #4]
 810577e:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8105780:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8105782:	687b      	ldr	r3, [r7, #4]
 8105784:	691b      	ldr	r3, [r3, #16]
 8105786:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8105788:	687b      	ldr	r3, [r7, #4]
 810578a:	681b      	ldr	r3, [r3, #0]
 810578c:	430a      	orrs	r2, r1
 810578e:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 8105790:	687b      	ldr	r3, [r7, #4]
 8105792:	681b      	ldr	r3, [r3, #0]
 8105794:	6899      	ldr	r1, [r3, #8]
 8105796:	687b      	ldr	r3, [r7, #4]
 8105798:	681a      	ldr	r2, [r3, #0]
 810579a:	4b4a      	ldr	r3, [pc, #296]	; (81058c4 <HAL_LTDC_Init+0x19c>)
 810579c:	400b      	ands	r3, r1
 810579e:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16U);
 81057a0:	687b      	ldr	r3, [r7, #4]
 81057a2:	695b      	ldr	r3, [r3, #20]
 81057a4:	041b      	lsls	r3, r3, #16
 81057a6:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 81057a8:	687b      	ldr	r3, [r7, #4]
 81057aa:	681b      	ldr	r3, [r3, #0]
 81057ac:	6899      	ldr	r1, [r3, #8]
 81057ae:	687b      	ldr	r3, [r7, #4]
 81057b0:	699a      	ldr	r2, [r3, #24]
 81057b2:	68fb      	ldr	r3, [r7, #12]
 81057b4:	431a      	orrs	r2, r3
 81057b6:	687b      	ldr	r3, [r7, #4]
 81057b8:	681b      	ldr	r3, [r3, #0]
 81057ba:	430a      	orrs	r2, r1
 81057bc:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 81057be:	687b      	ldr	r3, [r7, #4]
 81057c0:	681b      	ldr	r3, [r3, #0]
 81057c2:	68d9      	ldr	r1, [r3, #12]
 81057c4:	687b      	ldr	r3, [r7, #4]
 81057c6:	681a      	ldr	r2, [r3, #0]
 81057c8:	4b3e      	ldr	r3, [pc, #248]	; (81058c4 <HAL_LTDC_Init+0x19c>)
 81057ca:	400b      	ands	r3, r1
 81057cc:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 81057ce:	687b      	ldr	r3, [r7, #4]
 81057d0:	69db      	ldr	r3, [r3, #28]
 81057d2:	041b      	lsls	r3, r3, #16
 81057d4:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 81057d6:	687b      	ldr	r3, [r7, #4]
 81057d8:	681b      	ldr	r3, [r3, #0]
 81057da:	68d9      	ldr	r1, [r3, #12]
 81057dc:	687b      	ldr	r3, [r7, #4]
 81057de:	6a1a      	ldr	r2, [r3, #32]
 81057e0:	68fb      	ldr	r3, [r7, #12]
 81057e2:	431a      	orrs	r2, r3
 81057e4:	687b      	ldr	r3, [r7, #4]
 81057e6:	681b      	ldr	r3, [r3, #0]
 81057e8:	430a      	orrs	r2, r1
 81057ea:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 81057ec:	687b      	ldr	r3, [r7, #4]
 81057ee:	681b      	ldr	r3, [r3, #0]
 81057f0:	6919      	ldr	r1, [r3, #16]
 81057f2:	687b      	ldr	r3, [r7, #4]
 81057f4:	681a      	ldr	r2, [r3, #0]
 81057f6:	4b33      	ldr	r3, [pc, #204]	; (81058c4 <HAL_LTDC_Init+0x19c>)
 81057f8:	400b      	ands	r3, r1
 81057fa:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 81057fc:	687b      	ldr	r3, [r7, #4]
 81057fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8105800:	041b      	lsls	r3, r3, #16
 8105802:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 8105804:	687b      	ldr	r3, [r7, #4]
 8105806:	681b      	ldr	r3, [r3, #0]
 8105808:	6919      	ldr	r1, [r3, #16]
 810580a:	687b      	ldr	r3, [r7, #4]
 810580c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 810580e:	68fb      	ldr	r3, [r7, #12]
 8105810:	431a      	orrs	r2, r3
 8105812:	687b      	ldr	r3, [r7, #4]
 8105814:	681b      	ldr	r3, [r3, #0]
 8105816:	430a      	orrs	r2, r1
 8105818:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 810581a:	687b      	ldr	r3, [r7, #4]
 810581c:	681b      	ldr	r3, [r3, #0]
 810581e:	6959      	ldr	r1, [r3, #20]
 8105820:	687b      	ldr	r3, [r7, #4]
 8105822:	681a      	ldr	r2, [r3, #0]
 8105824:	4b27      	ldr	r3, [pc, #156]	; (81058c4 <HAL_LTDC_Init+0x19c>)
 8105826:	400b      	ands	r3, r1
 8105828:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 810582a:	687b      	ldr	r3, [r7, #4]
 810582c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810582e:	041b      	lsls	r3, r3, #16
 8105830:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 8105832:	687b      	ldr	r3, [r7, #4]
 8105834:	681b      	ldr	r3, [r3, #0]
 8105836:	6959      	ldr	r1, [r3, #20]
 8105838:	687b      	ldr	r3, [r7, #4]
 810583a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 810583c:	68fb      	ldr	r3, [r7, #12]
 810583e:	431a      	orrs	r2, r3
 8105840:	687b      	ldr	r3, [r7, #4]
 8105842:	681b      	ldr	r3, [r3, #0]
 8105844:	430a      	orrs	r2, r1
 8105846:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 8105848:	687b      	ldr	r3, [r7, #4]
 810584a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 810584e:	021b      	lsls	r3, r3, #8
 8105850:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 8105852:	687b      	ldr	r3, [r7, #4]
 8105854:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8105858:	041b      	lsls	r3, r3, #16
 810585a:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 810585c:	687b      	ldr	r3, [r7, #4]
 810585e:	681b      	ldr	r3, [r3, #0]
 8105860:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8105862:	687b      	ldr	r3, [r7, #4]
 8105864:	681b      	ldr	r3, [r3, #0]
 8105866:	f002 427f 	and.w	r2, r2, #4278190080	; 0xff000000
 810586a:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 810586c:	687b      	ldr	r3, [r7, #4]
 810586e:	681b      	ldr	r3, [r3, #0]
 8105870:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8105872:	68ba      	ldr	r2, [r7, #8]
 8105874:	68fb      	ldr	r3, [r7, #12]
 8105876:	4313      	orrs	r3, r2
 8105878:	687a      	ldr	r2, [r7, #4]
 810587a:	f892 2034 	ldrb.w	r2, [r2, #52]	; 0x34
 810587e:	431a      	orrs	r2, r3
 8105880:	687b      	ldr	r3, [r7, #4]
 8105882:	681b      	ldr	r3, [r3, #0]
 8105884:	430a      	orrs	r2, r1
 8105886:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 8105888:	687b      	ldr	r3, [r7, #4]
 810588a:	681b      	ldr	r3, [r3, #0]
 810588c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 810588e:	687b      	ldr	r3, [r7, #4]
 8105890:	681b      	ldr	r3, [r3, #0]
 8105892:	f042 0206 	orr.w	r2, r2, #6
 8105896:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 8105898:	687b      	ldr	r3, [r7, #4]
 810589a:	681b      	ldr	r3, [r3, #0]
 810589c:	699a      	ldr	r2, [r3, #24]
 810589e:	687b      	ldr	r3, [r7, #4]
 81058a0:	681b      	ldr	r3, [r3, #0]
 81058a2:	f042 0201 	orr.w	r2, r2, #1
 81058a6:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 81058a8:	687b      	ldr	r3, [r7, #4]
 81058aa:	2200      	movs	r2, #0
 81058ac:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 81058b0:	687b      	ldr	r3, [r7, #4]
 81058b2:	2201      	movs	r2, #1
 81058b4:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  return HAL_OK;
 81058b8:	2300      	movs	r3, #0
}
 81058ba:	4618      	mov	r0, r3
 81058bc:	3710      	adds	r7, #16
 81058be:	46bd      	mov	sp, r7
 81058c0:	bd80      	pop	{r7, pc}
 81058c2:	bf00      	nop
 81058c4:	f000f800 	.word	0xf000f800

081058c8 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 81058c8:	b5b0      	push	{r4, r5, r7, lr}
 81058ca:	b084      	sub	sp, #16
 81058cc:	af00      	add	r7, sp, #0
 81058ce:	60f8      	str	r0, [r7, #12]
 81058d0:	60b9      	str	r1, [r7, #8]
 81058d2:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 81058d4:	68fb      	ldr	r3, [r7, #12]
 81058d6:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 81058da:	2b01      	cmp	r3, #1
 81058dc:	d101      	bne.n	81058e2 <HAL_LTDC_ConfigLayer+0x1a>
 81058de:	2302      	movs	r3, #2
 81058e0:	e02c      	b.n	810593c <HAL_LTDC_ConfigLayer+0x74>
 81058e2:	68fb      	ldr	r3, [r7, #12]
 81058e4:	2201      	movs	r2, #1
 81058e6:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 81058ea:	68fb      	ldr	r3, [r7, #12]
 81058ec:	2202      	movs	r2, #2
 81058ee:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 81058f2:	68fa      	ldr	r2, [r7, #12]
 81058f4:	687b      	ldr	r3, [r7, #4]
 81058f6:	2134      	movs	r1, #52	; 0x34
 81058f8:	fb01 f303 	mul.w	r3, r1, r3
 81058fc:	4413      	add	r3, r2
 81058fe:	f103 0238 	add.w	r2, r3, #56	; 0x38
 8105902:	68bb      	ldr	r3, [r7, #8]
 8105904:	4614      	mov	r4, r2
 8105906:	461d      	mov	r5, r3
 8105908:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 810590a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 810590c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 810590e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8105910:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8105912:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8105914:	682b      	ldr	r3, [r5, #0]
 8105916:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8105918:	687a      	ldr	r2, [r7, #4]
 810591a:	68b9      	ldr	r1, [r7, #8]
 810591c:	68f8      	ldr	r0, [r7, #12]
 810591e:	f000 f811 	bl	8105944 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8105922:	68fb      	ldr	r3, [r7, #12]
 8105924:	681b      	ldr	r3, [r3, #0]
 8105926:	2201      	movs	r2, #1
 8105928:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 810592a:	68fb      	ldr	r3, [r7, #12]
 810592c:	2201      	movs	r2, #1
 810592e:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8105932:	68fb      	ldr	r3, [r7, #12]
 8105934:	2200      	movs	r2, #0
 8105936:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 810593a:	2300      	movs	r3, #0
}
 810593c:	4618      	mov	r0, r3
 810593e:	3710      	adds	r7, #16
 8105940:	46bd      	mov	sp, r7
 8105942:	bdb0      	pop	{r4, r5, r7, pc}

08105944 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8105944:	b480      	push	{r7}
 8105946:	b089      	sub	sp, #36	; 0x24
 8105948:	af00      	add	r7, sp, #0
 810594a:	60f8      	str	r0, [r7, #12]
 810594c:	60b9      	str	r1, [r7, #8]
 810594e:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 8105950:	68bb      	ldr	r3, [r7, #8]
 8105952:	685a      	ldr	r2, [r3, #4]
 8105954:	68fb      	ldr	r3, [r7, #12]
 8105956:	681b      	ldr	r3, [r3, #0]
 8105958:	68db      	ldr	r3, [r3, #12]
 810595a:	0c1b      	lsrs	r3, r3, #16
 810595c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8105960:	4413      	add	r3, r2
 8105962:	041b      	lsls	r3, r3, #16
 8105964:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 8105966:	68fb      	ldr	r3, [r7, #12]
 8105968:	681b      	ldr	r3, [r3, #0]
 810596a:	461a      	mov	r2, r3
 810596c:	687b      	ldr	r3, [r7, #4]
 810596e:	01db      	lsls	r3, r3, #7
 8105970:	4413      	add	r3, r2
 8105972:	3384      	adds	r3, #132	; 0x84
 8105974:	685b      	ldr	r3, [r3, #4]
 8105976:	68fa      	ldr	r2, [r7, #12]
 8105978:	6812      	ldr	r2, [r2, #0]
 810597a:	4611      	mov	r1, r2
 810597c:	687a      	ldr	r2, [r7, #4]
 810597e:	01d2      	lsls	r2, r2, #7
 8105980:	440a      	add	r2, r1
 8105982:	3284      	adds	r2, #132	; 0x84
 8105984:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 8105988:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 810598a:	68bb      	ldr	r3, [r7, #8]
 810598c:	681a      	ldr	r2, [r3, #0]
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 810598e:	68fb      	ldr	r3, [r7, #12]
 8105990:	681b      	ldr	r3, [r3, #0]
 8105992:	68db      	ldr	r3, [r3, #12]
 8105994:	0c1b      	lsrs	r3, r3, #16
 8105996:	f3c3 030b 	ubfx	r3, r3, #0, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 810599a:	4413      	add	r3, r2
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 810599c:	1c5a      	adds	r2, r3, #1
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 810599e:	68fb      	ldr	r3, [r7, #12]
 81059a0:	681b      	ldr	r3, [r3, #0]
 81059a2:	4619      	mov	r1, r3
 81059a4:	687b      	ldr	r3, [r7, #4]
 81059a6:	01db      	lsls	r3, r3, #7
 81059a8:	440b      	add	r3, r1
 81059aa:	3384      	adds	r3, #132	; 0x84
 81059ac:	4619      	mov	r1, r3
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 81059ae:	69fb      	ldr	r3, [r7, #28]
 81059b0:	4313      	orrs	r3, r2
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 81059b2:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 81059b4:	68bb      	ldr	r3, [r7, #8]
 81059b6:	68da      	ldr	r2, [r3, #12]
 81059b8:	68fb      	ldr	r3, [r7, #12]
 81059ba:	681b      	ldr	r3, [r3, #0]
 81059bc:	68db      	ldr	r3, [r3, #12]
 81059be:	f3c3 030a 	ubfx	r3, r3, #0, #11
 81059c2:	4413      	add	r3, r2
 81059c4:	041b      	lsls	r3, r3, #16
 81059c6:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 81059c8:	68fb      	ldr	r3, [r7, #12]
 81059ca:	681b      	ldr	r3, [r3, #0]
 81059cc:	461a      	mov	r2, r3
 81059ce:	687b      	ldr	r3, [r7, #4]
 81059d0:	01db      	lsls	r3, r3, #7
 81059d2:	4413      	add	r3, r2
 81059d4:	3384      	adds	r3, #132	; 0x84
 81059d6:	689b      	ldr	r3, [r3, #8]
 81059d8:	68fa      	ldr	r2, [r7, #12]
 81059da:	6812      	ldr	r2, [r2, #0]
 81059dc:	4611      	mov	r1, r2
 81059de:	687a      	ldr	r2, [r7, #4]
 81059e0:	01d2      	lsls	r2, r2, #7
 81059e2:	440a      	add	r2, r1
 81059e4:	3284      	adds	r2, #132	; 0x84
 81059e6:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 81059ea:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 81059ec:	68bb      	ldr	r3, [r7, #8]
 81059ee:	689a      	ldr	r2, [r3, #8]
 81059f0:	68fb      	ldr	r3, [r7, #12]
 81059f2:	681b      	ldr	r3, [r3, #0]
 81059f4:	68db      	ldr	r3, [r3, #12]
 81059f6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 81059fa:	4413      	add	r3, r2
 81059fc:	1c5a      	adds	r2, r3, #1
 81059fe:	68fb      	ldr	r3, [r7, #12]
 8105a00:	681b      	ldr	r3, [r3, #0]
 8105a02:	4619      	mov	r1, r3
 8105a04:	687b      	ldr	r3, [r7, #4]
 8105a06:	01db      	lsls	r3, r3, #7
 8105a08:	440b      	add	r3, r1
 8105a0a:	3384      	adds	r3, #132	; 0x84
 8105a0c:	4619      	mov	r1, r3
 8105a0e:	69fb      	ldr	r3, [r7, #28]
 8105a10:	4313      	orrs	r3, r2
 8105a12:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 8105a14:	68fb      	ldr	r3, [r7, #12]
 8105a16:	681b      	ldr	r3, [r3, #0]
 8105a18:	461a      	mov	r2, r3
 8105a1a:	687b      	ldr	r3, [r7, #4]
 8105a1c:	01db      	lsls	r3, r3, #7
 8105a1e:	4413      	add	r3, r2
 8105a20:	3384      	adds	r3, #132	; 0x84
 8105a22:	691b      	ldr	r3, [r3, #16]
 8105a24:	68fa      	ldr	r2, [r7, #12]
 8105a26:	6812      	ldr	r2, [r2, #0]
 8105a28:	4611      	mov	r1, r2
 8105a2a:	687a      	ldr	r2, [r7, #4]
 8105a2c:	01d2      	lsls	r2, r2, #7
 8105a2e:	440a      	add	r2, r1
 8105a30:	3284      	adds	r2, #132	; 0x84
 8105a32:	f023 0307 	bic.w	r3, r3, #7
 8105a36:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 8105a38:	68fb      	ldr	r3, [r7, #12]
 8105a3a:	681b      	ldr	r3, [r3, #0]
 8105a3c:	461a      	mov	r2, r3
 8105a3e:	687b      	ldr	r3, [r7, #4]
 8105a40:	01db      	lsls	r3, r3, #7
 8105a42:	4413      	add	r3, r2
 8105a44:	3384      	adds	r3, #132	; 0x84
 8105a46:	461a      	mov	r2, r3
 8105a48:	68bb      	ldr	r3, [r7, #8]
 8105a4a:	691b      	ldr	r3, [r3, #16]
 8105a4c:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 8105a4e:	68bb      	ldr	r3, [r7, #8]
 8105a50:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8105a54:	021b      	lsls	r3, r3, #8
 8105a56:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 8105a58:	68bb      	ldr	r3, [r7, #8]
 8105a5a:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8105a5e:	041b      	lsls	r3, r3, #16
 8105a60:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 8105a62:	68bb      	ldr	r3, [r7, #8]
 8105a64:	699b      	ldr	r3, [r3, #24]
 8105a66:	061b      	lsls	r3, r3, #24
 8105a68:	617b      	str	r3, [r7, #20]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED |
 8105a6a:	68fb      	ldr	r3, [r7, #12]
 8105a6c:	681b      	ldr	r3, [r3, #0]
 8105a6e:	461a      	mov	r2, r3
 8105a70:	687b      	ldr	r3, [r7, #4]
 8105a72:	01db      	lsls	r3, r3, #7
 8105a74:	4413      	add	r3, r2
 8105a76:	3384      	adds	r3, #132	; 0x84
 8105a78:	699b      	ldr	r3, [r3, #24]
 8105a7a:	68fb      	ldr	r3, [r7, #12]
 8105a7c:	681b      	ldr	r3, [r3, #0]
 8105a7e:	461a      	mov	r2, r3
 8105a80:	687b      	ldr	r3, [r7, #4]
 8105a82:	01db      	lsls	r3, r3, #7
 8105a84:	4413      	add	r3, r2
 8105a86:	3384      	adds	r3, #132	; 0x84
 8105a88:	461a      	mov	r2, r3
 8105a8a:	2300      	movs	r3, #0
 8105a8c:	6193      	str	r3, [r2, #24]
                                         LTDC_LxDCCR_DCALPHA);
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 8105a8e:	68bb      	ldr	r3, [r7, #8]
 8105a90:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8105a94:	461a      	mov	r2, r3
 8105a96:	69fb      	ldr	r3, [r7, #28]
 8105a98:	431a      	orrs	r2, r3
 8105a9a:	69bb      	ldr	r3, [r7, #24]
 8105a9c:	431a      	orrs	r2, r3
 8105a9e:	68fb      	ldr	r3, [r7, #12]
 8105aa0:	681b      	ldr	r3, [r3, #0]
 8105aa2:	4619      	mov	r1, r3
 8105aa4:	687b      	ldr	r3, [r7, #4]
 8105aa6:	01db      	lsls	r3, r3, #7
 8105aa8:	440b      	add	r3, r1
 8105aaa:	3384      	adds	r3, #132	; 0x84
 8105aac:	4619      	mov	r1, r3
 8105aae:	697b      	ldr	r3, [r7, #20]
 8105ab0:	4313      	orrs	r3, r2
 8105ab2:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 8105ab4:	68fb      	ldr	r3, [r7, #12]
 8105ab6:	681b      	ldr	r3, [r3, #0]
 8105ab8:	461a      	mov	r2, r3
 8105aba:	687b      	ldr	r3, [r7, #4]
 8105abc:	01db      	lsls	r3, r3, #7
 8105abe:	4413      	add	r3, r2
 8105ac0:	3384      	adds	r3, #132	; 0x84
 8105ac2:	695b      	ldr	r3, [r3, #20]
 8105ac4:	68fa      	ldr	r2, [r7, #12]
 8105ac6:	6812      	ldr	r2, [r2, #0]
 8105ac8:	4611      	mov	r1, r2
 8105aca:	687a      	ldr	r2, [r7, #4]
 8105acc:	01d2      	lsls	r2, r2, #7
 8105ace:	440a      	add	r2, r1
 8105ad0:	3284      	adds	r2, #132	; 0x84
 8105ad2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8105ad6:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 8105ad8:	68fb      	ldr	r3, [r7, #12]
 8105ada:	681b      	ldr	r3, [r3, #0]
 8105adc:	461a      	mov	r2, r3
 8105ade:	687b      	ldr	r3, [r7, #4]
 8105ae0:	01db      	lsls	r3, r3, #7
 8105ae2:	4413      	add	r3, r2
 8105ae4:	3384      	adds	r3, #132	; 0x84
 8105ae6:	461a      	mov	r2, r3
 8105ae8:	68bb      	ldr	r3, [r7, #8]
 8105aea:	695b      	ldr	r3, [r3, #20]
 8105aec:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 8105aee:	68fb      	ldr	r3, [r7, #12]
 8105af0:	681b      	ldr	r3, [r3, #0]
 8105af2:	461a      	mov	r2, r3
 8105af4:	687b      	ldr	r3, [r7, #4]
 8105af6:	01db      	lsls	r3, r3, #7
 8105af8:	4413      	add	r3, r2
 8105afa:	3384      	adds	r3, #132	; 0x84
 8105afc:	69db      	ldr	r3, [r3, #28]
 8105afe:	68fa      	ldr	r2, [r7, #12]
 8105b00:	6812      	ldr	r2, [r2, #0]
 8105b02:	4611      	mov	r1, r2
 8105b04:	687a      	ldr	r2, [r7, #4]
 8105b06:	01d2      	lsls	r2, r2, #7
 8105b08:	440a      	add	r2, r1
 8105b0a:	3284      	adds	r2, #132	; 0x84
 8105b0c:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8105b10:	f023 0307 	bic.w	r3, r3, #7
 8105b14:	61d3      	str	r3, [r2, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 8105b16:	68bb      	ldr	r3, [r7, #8]
 8105b18:	69da      	ldr	r2, [r3, #28]
 8105b1a:	68bb      	ldr	r3, [r7, #8]
 8105b1c:	6a1b      	ldr	r3, [r3, #32]
 8105b1e:	68f9      	ldr	r1, [r7, #12]
 8105b20:	6809      	ldr	r1, [r1, #0]
 8105b22:	4608      	mov	r0, r1
 8105b24:	6879      	ldr	r1, [r7, #4]
 8105b26:	01c9      	lsls	r1, r1, #7
 8105b28:	4401      	add	r1, r0
 8105b2a:	3184      	adds	r1, #132	; 0x84
 8105b2c:	4313      	orrs	r3, r2
 8105b2e:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 8105b30:	68fb      	ldr	r3, [r7, #12]
 8105b32:	681b      	ldr	r3, [r3, #0]
 8105b34:	461a      	mov	r2, r3
 8105b36:	687b      	ldr	r3, [r7, #4]
 8105b38:	01db      	lsls	r3, r3, #7
 8105b3a:	4413      	add	r3, r2
 8105b3c:	3384      	adds	r3, #132	; 0x84
 8105b3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8105b40:	68fb      	ldr	r3, [r7, #12]
 8105b42:	681b      	ldr	r3, [r3, #0]
 8105b44:	461a      	mov	r2, r3
 8105b46:	687b      	ldr	r3, [r7, #4]
 8105b48:	01db      	lsls	r3, r3, #7
 8105b4a:	4413      	add	r3, r2
 8105b4c:	3384      	adds	r3, #132	; 0x84
 8105b4e:	461a      	mov	r2, r3
 8105b50:	2300      	movs	r3, #0
 8105b52:	6293      	str	r3, [r2, #40]	; 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 8105b54:	68fb      	ldr	r3, [r7, #12]
 8105b56:	681b      	ldr	r3, [r3, #0]
 8105b58:	461a      	mov	r2, r3
 8105b5a:	687b      	ldr	r3, [r7, #4]
 8105b5c:	01db      	lsls	r3, r3, #7
 8105b5e:	4413      	add	r3, r2
 8105b60:	3384      	adds	r3, #132	; 0x84
 8105b62:	461a      	mov	r2, r3
 8105b64:	68bb      	ldr	r3, [r7, #8]
 8105b66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8105b68:	6293      	str	r3, [r2, #40]	; 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 8105b6a:	68bb      	ldr	r3, [r7, #8]
 8105b6c:	691b      	ldr	r3, [r3, #16]
 8105b6e:	2b00      	cmp	r3, #0
 8105b70:	d102      	bne.n	8105b78 <LTDC_SetConfig+0x234>
  {
    tmp = 4U;
 8105b72:	2304      	movs	r3, #4
 8105b74:	61fb      	str	r3, [r7, #28]
 8105b76:	e01b      	b.n	8105bb0 <LTDC_SetConfig+0x26c>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 8105b78:	68bb      	ldr	r3, [r7, #8]
 8105b7a:	691b      	ldr	r3, [r3, #16]
 8105b7c:	2b01      	cmp	r3, #1
 8105b7e:	d102      	bne.n	8105b86 <LTDC_SetConfig+0x242>
  {
    tmp = 3U;
 8105b80:	2303      	movs	r3, #3
 8105b82:	61fb      	str	r3, [r7, #28]
 8105b84:	e014      	b.n	8105bb0 <LTDC_SetConfig+0x26c>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8105b86:	68bb      	ldr	r3, [r7, #8]
 8105b88:	691b      	ldr	r3, [r3, #16]
 8105b8a:	2b04      	cmp	r3, #4
 8105b8c:	d00b      	beq.n	8105ba6 <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8105b8e:	68bb      	ldr	r3, [r7, #8]
 8105b90:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8105b92:	2b02      	cmp	r3, #2
 8105b94:	d007      	beq.n	8105ba6 <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8105b96:	68bb      	ldr	r3, [r7, #8]
 8105b98:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8105b9a:	2b03      	cmp	r3, #3
 8105b9c:	d003      	beq.n	8105ba6 <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 8105b9e:	68bb      	ldr	r3, [r7, #8]
 8105ba0:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8105ba2:	2b07      	cmp	r3, #7
 8105ba4:	d102      	bne.n	8105bac <LTDC_SetConfig+0x268>
  {
    tmp = 2U;
 8105ba6:	2302      	movs	r3, #2
 8105ba8:	61fb      	str	r3, [r7, #28]
 8105baa:	e001      	b.n	8105bb0 <LTDC_SetConfig+0x26c>
  }
  else
  {
    tmp = 1U;
 8105bac:	2301      	movs	r3, #1
 8105bae:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 8105bb0:	68fb      	ldr	r3, [r7, #12]
 8105bb2:	681b      	ldr	r3, [r3, #0]
 8105bb4:	461a      	mov	r2, r3
 8105bb6:	687b      	ldr	r3, [r7, #4]
 8105bb8:	01db      	lsls	r3, r3, #7
 8105bba:	4413      	add	r3, r2
 8105bbc:	3384      	adds	r3, #132	; 0x84
 8105bbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8105bc0:	68fa      	ldr	r2, [r7, #12]
 8105bc2:	6812      	ldr	r2, [r2, #0]
 8105bc4:	4611      	mov	r1, r2
 8105bc6:	687a      	ldr	r2, [r7, #4]
 8105bc8:	01d2      	lsls	r2, r2, #7
 8105bca:	440a      	add	r2, r1
 8105bcc:	3284      	adds	r2, #132	; 0x84
 8105bce:	f003 23e0 	and.w	r3, r3, #3758153728	; 0xe000e000
 8105bd2:	62d3      	str	r3, [r2, #44]	; 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 7U));
 8105bd4:	68bb      	ldr	r3, [r7, #8]
 8105bd6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8105bd8:	69fa      	ldr	r2, [r7, #28]
 8105bda:	fb02 f303 	mul.w	r3, r2, r3
 8105bde:	041a      	lsls	r2, r3, #16
 8105be0:	68bb      	ldr	r3, [r7, #8]
 8105be2:	6859      	ldr	r1, [r3, #4]
 8105be4:	68bb      	ldr	r3, [r7, #8]
 8105be6:	681b      	ldr	r3, [r3, #0]
 8105be8:	1acb      	subs	r3, r1, r3
 8105bea:	69f9      	ldr	r1, [r7, #28]
 8105bec:	fb01 f303 	mul.w	r3, r1, r3
 8105bf0:	3307      	adds	r3, #7
 8105bf2:	68f9      	ldr	r1, [r7, #12]
 8105bf4:	6809      	ldr	r1, [r1, #0]
 8105bf6:	4608      	mov	r0, r1
 8105bf8:	6879      	ldr	r1, [r7, #4]
 8105bfa:	01c9      	lsls	r1, r1, #7
 8105bfc:	4401      	add	r1, r0
 8105bfe:	3184      	adds	r1, #132	; 0x84
 8105c00:	4313      	orrs	r3, r2
 8105c02:	62cb      	str	r3, [r1, #44]	; 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 8105c04:	68fb      	ldr	r3, [r7, #12]
 8105c06:	681b      	ldr	r3, [r3, #0]
 8105c08:	461a      	mov	r2, r3
 8105c0a:	687b      	ldr	r3, [r7, #4]
 8105c0c:	01db      	lsls	r3, r3, #7
 8105c0e:	4413      	add	r3, r2
 8105c10:	3384      	adds	r3, #132	; 0x84
 8105c12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8105c14:	68fa      	ldr	r2, [r7, #12]
 8105c16:	6812      	ldr	r2, [r2, #0]
 8105c18:	4611      	mov	r1, r2
 8105c1a:	687a      	ldr	r2, [r7, #4]
 8105c1c:	01d2      	lsls	r2, r2, #7
 8105c1e:	440a      	add	r2, r1
 8105c20:	3284      	adds	r2, #132	; 0x84
 8105c22:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8105c26:	f023 0307 	bic.w	r3, r3, #7
 8105c2a:	6313      	str	r3, [r2, #48]	; 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 8105c2c:	68fb      	ldr	r3, [r7, #12]
 8105c2e:	681b      	ldr	r3, [r3, #0]
 8105c30:	461a      	mov	r2, r3
 8105c32:	687b      	ldr	r3, [r7, #4]
 8105c34:	01db      	lsls	r3, r3, #7
 8105c36:	4413      	add	r3, r2
 8105c38:	3384      	adds	r3, #132	; 0x84
 8105c3a:	461a      	mov	r2, r3
 8105c3c:	68bb      	ldr	r3, [r7, #8]
 8105c3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8105c40:	6313      	str	r3, [r2, #48]	; 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 8105c42:	68fb      	ldr	r3, [r7, #12]
 8105c44:	681b      	ldr	r3, [r3, #0]
 8105c46:	461a      	mov	r2, r3
 8105c48:	687b      	ldr	r3, [r7, #4]
 8105c4a:	01db      	lsls	r3, r3, #7
 8105c4c:	4413      	add	r3, r2
 8105c4e:	3384      	adds	r3, #132	; 0x84
 8105c50:	681b      	ldr	r3, [r3, #0]
 8105c52:	68fa      	ldr	r2, [r7, #12]
 8105c54:	6812      	ldr	r2, [r2, #0]
 8105c56:	4611      	mov	r1, r2
 8105c58:	687a      	ldr	r2, [r7, #4]
 8105c5a:	01d2      	lsls	r2, r2, #7
 8105c5c:	440a      	add	r2, r1
 8105c5e:	3284      	adds	r2, #132	; 0x84
 8105c60:	f043 0301 	orr.w	r3, r3, #1
 8105c64:	6013      	str	r3, [r2, #0]
}
 8105c66:	bf00      	nop
 8105c68:	3724      	adds	r7, #36	; 0x24
 8105c6a:	46bd      	mov	sp, r7
 8105c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8105c70:	4770      	bx	lr

08105c72 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8105c72:	b5f0      	push	{r4, r5, r6, r7, lr}
 8105c74:	b08f      	sub	sp, #60	; 0x3c
 8105c76:	af0a      	add	r7, sp, #40	; 0x28
 8105c78:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8105c7a:	687b      	ldr	r3, [r7, #4]
 8105c7c:	2b00      	cmp	r3, #0
 8105c7e:	d101      	bne.n	8105c84 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8105c80:	2301      	movs	r3, #1
 8105c82:	e116      	b.n	8105eb2 <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8105c84:	687b      	ldr	r3, [r7, #4]
 8105c86:	681b      	ldr	r3, [r3, #0]
 8105c88:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8105c8a:	687b      	ldr	r3, [r7, #4]
 8105c8c:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 8105c90:	b2db      	uxtb	r3, r3
 8105c92:	2b00      	cmp	r3, #0
 8105c94:	d106      	bne.n	8105ca4 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8105c96:	687b      	ldr	r3, [r7, #4]
 8105c98:	2200      	movs	r2, #0
 8105c9a:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8105c9e:	6878      	ldr	r0, [r7, #4]
 8105ca0:	f7fc f84a 	bl	8101d38 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8105ca4:	687b      	ldr	r3, [r7, #4]
 8105ca6:	2203      	movs	r2, #3
 8105ca8:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8105cac:	68bb      	ldr	r3, [r7, #8]
 8105cae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8105cb0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8105cb4:	2b00      	cmp	r3, #0
 8105cb6:	d102      	bne.n	8105cbe <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8105cb8:	687b      	ldr	r3, [r7, #4]
 8105cba:	2200      	movs	r2, #0
 8105cbc:	60da      	str	r2, [r3, #12]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8105cbe:	687b      	ldr	r3, [r7, #4]
 8105cc0:	681b      	ldr	r3, [r3, #0]
 8105cc2:	4618      	mov	r0, r3
 8105cc4:	f004 ffbc 	bl	810ac40 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8105cc8:	687b      	ldr	r3, [r7, #4]
 8105cca:	681b      	ldr	r3, [r3, #0]
 8105ccc:	603b      	str	r3, [r7, #0]
 8105cce:	687e      	ldr	r6, [r7, #4]
 8105cd0:	466d      	mov	r5, sp
 8105cd2:	f106 0410 	add.w	r4, r6, #16
 8105cd6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8105cd8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8105cda:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8105cdc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8105cde:	e894 0003 	ldmia.w	r4, {r0, r1}
 8105ce2:	e885 0003 	stmia.w	r5, {r0, r1}
 8105ce6:	1d33      	adds	r3, r6, #4
 8105ce8:	cb0e      	ldmia	r3, {r1, r2, r3}
 8105cea:	6838      	ldr	r0, [r7, #0]
 8105cec:	f004 ff3a 	bl	810ab64 <USB_CoreInit>
 8105cf0:	4603      	mov	r3, r0
 8105cf2:	2b00      	cmp	r3, #0
 8105cf4:	d005      	beq.n	8105d02 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8105cf6:	687b      	ldr	r3, [r7, #4]
 8105cf8:	2202      	movs	r2, #2
 8105cfa:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8105cfe:	2301      	movs	r3, #1
 8105d00:	e0d7      	b.n	8105eb2 <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8105d02:	687b      	ldr	r3, [r7, #4]
 8105d04:	681b      	ldr	r3, [r3, #0]
 8105d06:	2100      	movs	r1, #0
 8105d08:	4618      	mov	r0, r3
 8105d0a:	f004 ffaa 	bl	810ac62 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8105d0e:	2300      	movs	r3, #0
 8105d10:	73fb      	strb	r3, [r7, #15]
 8105d12:	e04a      	b.n	8105daa <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8105d14:	7bfa      	ldrb	r2, [r7, #15]
 8105d16:	6879      	ldr	r1, [r7, #4]
 8105d18:	4613      	mov	r3, r2
 8105d1a:	00db      	lsls	r3, r3, #3
 8105d1c:	4413      	add	r3, r2
 8105d1e:	009b      	lsls	r3, r3, #2
 8105d20:	440b      	add	r3, r1
 8105d22:	333d      	adds	r3, #61	; 0x3d
 8105d24:	2201      	movs	r2, #1
 8105d26:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8105d28:	7bfa      	ldrb	r2, [r7, #15]
 8105d2a:	6879      	ldr	r1, [r7, #4]
 8105d2c:	4613      	mov	r3, r2
 8105d2e:	00db      	lsls	r3, r3, #3
 8105d30:	4413      	add	r3, r2
 8105d32:	009b      	lsls	r3, r3, #2
 8105d34:	440b      	add	r3, r1
 8105d36:	333c      	adds	r3, #60	; 0x3c
 8105d38:	7bfa      	ldrb	r2, [r7, #15]
 8105d3a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8105d3c:	7bfa      	ldrb	r2, [r7, #15]
 8105d3e:	7bfb      	ldrb	r3, [r7, #15]
 8105d40:	b298      	uxth	r0, r3
 8105d42:	6879      	ldr	r1, [r7, #4]
 8105d44:	4613      	mov	r3, r2
 8105d46:	00db      	lsls	r3, r3, #3
 8105d48:	4413      	add	r3, r2
 8105d4a:	009b      	lsls	r3, r3, #2
 8105d4c:	440b      	add	r3, r1
 8105d4e:	3356      	adds	r3, #86	; 0x56
 8105d50:	4602      	mov	r2, r0
 8105d52:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8105d54:	7bfa      	ldrb	r2, [r7, #15]
 8105d56:	6879      	ldr	r1, [r7, #4]
 8105d58:	4613      	mov	r3, r2
 8105d5a:	00db      	lsls	r3, r3, #3
 8105d5c:	4413      	add	r3, r2
 8105d5e:	009b      	lsls	r3, r3, #2
 8105d60:	440b      	add	r3, r1
 8105d62:	3340      	adds	r3, #64	; 0x40
 8105d64:	2200      	movs	r2, #0
 8105d66:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8105d68:	7bfa      	ldrb	r2, [r7, #15]
 8105d6a:	6879      	ldr	r1, [r7, #4]
 8105d6c:	4613      	mov	r3, r2
 8105d6e:	00db      	lsls	r3, r3, #3
 8105d70:	4413      	add	r3, r2
 8105d72:	009b      	lsls	r3, r3, #2
 8105d74:	440b      	add	r3, r1
 8105d76:	3344      	adds	r3, #68	; 0x44
 8105d78:	2200      	movs	r2, #0
 8105d7a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8105d7c:	7bfa      	ldrb	r2, [r7, #15]
 8105d7e:	6879      	ldr	r1, [r7, #4]
 8105d80:	4613      	mov	r3, r2
 8105d82:	00db      	lsls	r3, r3, #3
 8105d84:	4413      	add	r3, r2
 8105d86:	009b      	lsls	r3, r3, #2
 8105d88:	440b      	add	r3, r1
 8105d8a:	3348      	adds	r3, #72	; 0x48
 8105d8c:	2200      	movs	r2, #0
 8105d8e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8105d90:	7bfa      	ldrb	r2, [r7, #15]
 8105d92:	6879      	ldr	r1, [r7, #4]
 8105d94:	4613      	mov	r3, r2
 8105d96:	00db      	lsls	r3, r3, #3
 8105d98:	4413      	add	r3, r2
 8105d9a:	009b      	lsls	r3, r3, #2
 8105d9c:	440b      	add	r3, r1
 8105d9e:	334c      	adds	r3, #76	; 0x4c
 8105da0:	2200      	movs	r2, #0
 8105da2:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8105da4:	7bfb      	ldrb	r3, [r7, #15]
 8105da6:	3301      	adds	r3, #1
 8105da8:	73fb      	strb	r3, [r7, #15]
 8105daa:	7bfa      	ldrb	r2, [r7, #15]
 8105dac:	687b      	ldr	r3, [r7, #4]
 8105dae:	685b      	ldr	r3, [r3, #4]
 8105db0:	429a      	cmp	r2, r3
 8105db2:	d3af      	bcc.n	8105d14 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8105db4:	2300      	movs	r3, #0
 8105db6:	73fb      	strb	r3, [r7, #15]
 8105db8:	e044      	b.n	8105e44 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8105dba:	7bfa      	ldrb	r2, [r7, #15]
 8105dbc:	6879      	ldr	r1, [r7, #4]
 8105dbe:	4613      	mov	r3, r2
 8105dc0:	00db      	lsls	r3, r3, #3
 8105dc2:	4413      	add	r3, r2
 8105dc4:	009b      	lsls	r3, r3, #2
 8105dc6:	440b      	add	r3, r1
 8105dc8:	f203 237d 	addw	r3, r3, #637	; 0x27d
 8105dcc:	2200      	movs	r2, #0
 8105dce:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8105dd0:	7bfa      	ldrb	r2, [r7, #15]
 8105dd2:	6879      	ldr	r1, [r7, #4]
 8105dd4:	4613      	mov	r3, r2
 8105dd6:	00db      	lsls	r3, r3, #3
 8105dd8:	4413      	add	r3, r2
 8105dda:	009b      	lsls	r3, r3, #2
 8105ddc:	440b      	add	r3, r1
 8105dde:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 8105de2:	7bfa      	ldrb	r2, [r7, #15]
 8105de4:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8105de6:	7bfa      	ldrb	r2, [r7, #15]
 8105de8:	6879      	ldr	r1, [r7, #4]
 8105dea:	4613      	mov	r3, r2
 8105dec:	00db      	lsls	r3, r3, #3
 8105dee:	4413      	add	r3, r2
 8105df0:	009b      	lsls	r3, r3, #2
 8105df2:	440b      	add	r3, r1
 8105df4:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8105df8:	2200      	movs	r2, #0
 8105dfa:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8105dfc:	7bfa      	ldrb	r2, [r7, #15]
 8105dfe:	6879      	ldr	r1, [r7, #4]
 8105e00:	4613      	mov	r3, r2
 8105e02:	00db      	lsls	r3, r3, #3
 8105e04:	4413      	add	r3, r2
 8105e06:	009b      	lsls	r3, r3, #2
 8105e08:	440b      	add	r3, r1
 8105e0a:	f503 7321 	add.w	r3, r3, #644	; 0x284
 8105e0e:	2200      	movs	r2, #0
 8105e10:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8105e12:	7bfa      	ldrb	r2, [r7, #15]
 8105e14:	6879      	ldr	r1, [r7, #4]
 8105e16:	4613      	mov	r3, r2
 8105e18:	00db      	lsls	r3, r3, #3
 8105e1a:	4413      	add	r3, r2
 8105e1c:	009b      	lsls	r3, r3, #2
 8105e1e:	440b      	add	r3, r1
 8105e20:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8105e24:	2200      	movs	r2, #0
 8105e26:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8105e28:	7bfa      	ldrb	r2, [r7, #15]
 8105e2a:	6879      	ldr	r1, [r7, #4]
 8105e2c:	4613      	mov	r3, r2
 8105e2e:	00db      	lsls	r3, r3, #3
 8105e30:	4413      	add	r3, r2
 8105e32:	009b      	lsls	r3, r3, #2
 8105e34:	440b      	add	r3, r1
 8105e36:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8105e3a:	2200      	movs	r2, #0
 8105e3c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8105e3e:	7bfb      	ldrb	r3, [r7, #15]
 8105e40:	3301      	adds	r3, #1
 8105e42:	73fb      	strb	r3, [r7, #15]
 8105e44:	7bfa      	ldrb	r2, [r7, #15]
 8105e46:	687b      	ldr	r3, [r7, #4]
 8105e48:	685b      	ldr	r3, [r3, #4]
 8105e4a:	429a      	cmp	r2, r3
 8105e4c:	d3b5      	bcc.n	8105dba <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8105e4e:	687b      	ldr	r3, [r7, #4]
 8105e50:	681b      	ldr	r3, [r3, #0]
 8105e52:	603b      	str	r3, [r7, #0]
 8105e54:	687e      	ldr	r6, [r7, #4]
 8105e56:	466d      	mov	r5, sp
 8105e58:	f106 0410 	add.w	r4, r6, #16
 8105e5c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8105e5e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8105e60:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8105e62:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8105e64:	e894 0003 	ldmia.w	r4, {r0, r1}
 8105e68:	e885 0003 	stmia.w	r5, {r0, r1}
 8105e6c:	1d33      	adds	r3, r6, #4
 8105e6e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8105e70:	6838      	ldr	r0, [r7, #0]
 8105e72:	f004 ff43 	bl	810acfc <USB_DevInit>
 8105e76:	4603      	mov	r3, r0
 8105e78:	2b00      	cmp	r3, #0
 8105e7a:	d005      	beq.n	8105e88 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8105e7c:	687b      	ldr	r3, [r7, #4]
 8105e7e:	2202      	movs	r2, #2
 8105e80:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8105e84:	2301      	movs	r3, #1
 8105e86:	e014      	b.n	8105eb2 <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 8105e88:	687b      	ldr	r3, [r7, #4]
 8105e8a:	2200      	movs	r2, #0
 8105e8c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8105e90:	687b      	ldr	r3, [r7, #4]
 8105e92:	2201      	movs	r2, #1
 8105e94:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8105e98:	687b      	ldr	r3, [r7, #4]
 8105e9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8105e9c:	2b01      	cmp	r3, #1
 8105e9e:	d102      	bne.n	8105ea6 <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8105ea0:	6878      	ldr	r0, [r7, #4]
 8105ea2:	f000 f80a 	bl	8105eba <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8105ea6:	687b      	ldr	r3, [r7, #4]
 8105ea8:	681b      	ldr	r3, [r3, #0]
 8105eaa:	4618      	mov	r0, r3
 8105eac:	f005 f901 	bl	810b0b2 <USB_DevDisconnect>

  return HAL_OK;
 8105eb0:	2300      	movs	r3, #0
}
 8105eb2:	4618      	mov	r0, r3
 8105eb4:	3714      	adds	r7, #20
 8105eb6:	46bd      	mov	sp, r7
 8105eb8:	bdf0      	pop	{r4, r5, r6, r7, pc}

08105eba <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8105eba:	b480      	push	{r7}
 8105ebc:	b085      	sub	sp, #20
 8105ebe:	af00      	add	r7, sp, #0
 8105ec0:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8105ec2:	687b      	ldr	r3, [r7, #4]
 8105ec4:	681b      	ldr	r3, [r3, #0]
 8105ec6:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8105ec8:	687b      	ldr	r3, [r7, #4]
 8105eca:	2201      	movs	r2, #1
 8105ecc:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  hpcd->LPM_State = LPM_L0;
 8105ed0:	687b      	ldr	r3, [r7, #4]
 8105ed2:	2200      	movs	r2, #0
 8105ed4:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8105ed8:	68fb      	ldr	r3, [r7, #12]
 8105eda:	699b      	ldr	r3, [r3, #24]
 8105edc:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8105ee0:	68fb      	ldr	r3, [r7, #12]
 8105ee2:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8105ee4:	68fb      	ldr	r3, [r7, #12]
 8105ee6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8105ee8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8105eec:	f043 0303 	orr.w	r3, r3, #3
 8105ef0:	68fa      	ldr	r2, [r7, #12]
 8105ef2:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 8105ef4:	2300      	movs	r3, #0
}
 8105ef6:	4618      	mov	r0, r3
 8105ef8:	3714      	adds	r7, #20
 8105efa:	46bd      	mov	sp, r7
 8105efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8105f00:	4770      	bx	lr
	...

08105f04 <HAL_PWREx_EnterSTOPMode>:
  *            @arg PWR_D2_DOMAIN : Enter D2 Domain to DSTOP mode.
  *            @arg PWR_D3_DOMAIN : Enter D3/SRD Domain to DSTOP mode.
  * @retval None.
  */
void HAL_PWREx_EnterSTOPMode (uint32_t Regulator, uint8_t STOPEntry, uint32_t Domain)
{
 8105f04:	b580      	push	{r7, lr}
 8105f06:	b084      	sub	sp, #16
 8105f08:	af00      	add	r7, sp, #0
 8105f0a:	60f8      	str	r0, [r7, #12]
 8105f0c:	460b      	mov	r3, r1
 8105f0e:	607a      	str	r2, [r7, #4]
 8105f10:	72fb      	strb	r3, [r7, #11]
  assert_param (IS_PWR_REGULATOR (Regulator));
  assert_param (IS_PWR_STOP_ENTRY (STOPEntry));
  assert_param (IS_PWR_DOMAIN (Domain));

  /* Select the regulator state in Stop mode */
  MODIFY_REG (PWR->CR1, PWR_CR1_LPDS, Regulator);
 8105f12:	4b37      	ldr	r3, [pc, #220]	; (8105ff0 <HAL_PWREx_EnterSTOPMode+0xec>)
 8105f14:	681b      	ldr	r3, [r3, #0]
 8105f16:	f023 0201 	bic.w	r2, r3, #1
 8105f1a:	4935      	ldr	r1, [pc, #212]	; (8105ff0 <HAL_PWREx_EnterSTOPMode+0xec>)
 8105f1c:	68fb      	ldr	r3, [r7, #12]
 8105f1e:	4313      	orrs	r3, r2
 8105f20:	600b      	str	r3, [r1, #0]

  /* Select the domain Power Down DeepSleep */
  if (Domain == PWR_D1_DOMAIN)
 8105f22:	687b      	ldr	r3, [r7, #4]
 8105f24:	2b00      	cmp	r3, #0
 8105f26:	d123      	bne.n	8105f70 <HAL_PWREx_EnterSTOPMode+0x6c>
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () != CM7_CPUID)
 8105f28:	f7fc f9b4 	bl	8102294 <HAL_GetCurrentCPUID>
 8105f2c:	4603      	mov	r3, r0
 8105f2e:	2b03      	cmp	r3, #3
 8105f30:	d158      	bne.n	8105fe4 <HAL_PWREx_EnterSTOPMode+0xe0>
      return;
    }
#endif /* defined (DUAL_CORE) */

    /* Keep DSTOP mode when D1/CD domain enters Deepsleep */
    CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D1);
 8105f32:	4b2f      	ldr	r3, [pc, #188]	; (8105ff0 <HAL_PWREx_EnterSTOPMode+0xec>)
 8105f34:	691b      	ldr	r3, [r3, #16]
 8105f36:	4a2e      	ldr	r2, [pc, #184]	; (8105ff0 <HAL_PWREx_EnterSTOPMode+0xec>)
 8105f38:	f023 0301 	bic.w	r3, r3, #1
 8105f3c:	6113      	str	r3, [r2, #16]

    /* Set SLEEPDEEP bit of Cortex System Control Register */
    SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8105f3e:	4b2d      	ldr	r3, [pc, #180]	; (8105ff4 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8105f40:	691b      	ldr	r3, [r3, #16]
 8105f42:	4a2c      	ldr	r2, [pc, #176]	; (8105ff4 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8105f44:	f043 0304 	orr.w	r3, r3, #4
 8105f48:	6113      	str	r3, [r2, #16]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8105f4a:	f3bf 8f4f 	dsb	sy
}
 8105f4e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8105f50:	f3bf 8f6f 	isb	sy
}
 8105f54:	bf00      	nop
    /* Ensure that all instructions are done before entering STOP mode */
    __DSB ();
    __ISB ();

    /* Select Stop mode entry */
    if (STOPEntry == PWR_STOPENTRY_WFI)
 8105f56:	7afb      	ldrb	r3, [r7, #11]
 8105f58:	2b01      	cmp	r3, #1
 8105f5a:	d101      	bne.n	8105f60 <HAL_PWREx_EnterSTOPMode+0x5c>
    {
      /* Request Wait For Interrupt */
      __WFI ();
 8105f5c:	bf30      	wfi
 8105f5e:	e000      	b.n	8105f62 <HAL_PWREx_EnterSTOPMode+0x5e>
    }
    else
    {
      /* Request Wait For Event */
      __WFE ();
 8105f60:	bf20      	wfe
    }

    /* Clear SLEEPDEEP bit of Cortex-Mx in the System Control Register */
    CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8105f62:	4b24      	ldr	r3, [pc, #144]	; (8105ff4 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8105f64:	691b      	ldr	r3, [r3, #16]
 8105f66:	4a23      	ldr	r2, [pc, #140]	; (8105ff4 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8105f68:	f023 0304 	bic.w	r3, r3, #4
 8105f6c:	6113      	str	r3, [r2, #16]
 8105f6e:	e03c      	b.n	8105fea <HAL_PWREx_EnterSTOPMode+0xe6>
  }
#if defined (PWR_CPUCR_PDDS_D2)
  else if (Domain == PWR_D2_DOMAIN)
 8105f70:	687b      	ldr	r3, [r7, #4]
 8105f72:	2b01      	cmp	r3, #1
 8105f74:	d123      	bne.n	8105fbe <HAL_PWREx_EnterSTOPMode+0xba>
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () != CM4_CPUID)
 8105f76:	f7fc f98d 	bl	8102294 <HAL_GetCurrentCPUID>
 8105f7a:	4603      	mov	r3, r0
 8105f7c:	2b01      	cmp	r3, #1
 8105f7e:	d133      	bne.n	8105fe8 <HAL_PWREx_EnterSTOPMode+0xe4>
      */
      return;
    }

    /* Keep DSTOP mode when D2 domain enters Deepsleep */
    CLEAR_BIT (PWR->CPU2CR, PWR_CPU2CR_PDDS_D2);
 8105f80:	4b1b      	ldr	r3, [pc, #108]	; (8105ff0 <HAL_PWREx_EnterSTOPMode+0xec>)
 8105f82:	695b      	ldr	r3, [r3, #20]
 8105f84:	4a1a      	ldr	r2, [pc, #104]	; (8105ff0 <HAL_PWREx_EnterSTOPMode+0xec>)
 8105f86:	f023 0302 	bic.w	r3, r3, #2
 8105f8a:	6153      	str	r3, [r2, #20]

    /* Set SLEEPDEEP bit of Cortex System Control Register */
    SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8105f8c:	4b19      	ldr	r3, [pc, #100]	; (8105ff4 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8105f8e:	691b      	ldr	r3, [r3, #16]
 8105f90:	4a18      	ldr	r2, [pc, #96]	; (8105ff4 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8105f92:	f043 0304 	orr.w	r3, r3, #4
 8105f96:	6113      	str	r3, [r2, #16]
  __ASM volatile ("dsb 0xF":::"memory");
 8105f98:	f3bf 8f4f 	dsb	sy
}
 8105f9c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8105f9e:	f3bf 8f6f 	isb	sy
}
 8105fa2:	bf00      	nop
    /* Ensure that all instructions are done before entering STOP mode */
    __DSB ();
    __ISB ();

    /* Select Stop mode entry */
    if (STOPEntry == PWR_STOPENTRY_WFI)
 8105fa4:	7afb      	ldrb	r3, [r7, #11]
 8105fa6:	2b01      	cmp	r3, #1
 8105fa8:	d101      	bne.n	8105fae <HAL_PWREx_EnterSTOPMode+0xaa>
    {
      /* Request Wait For Interrupt */
      __WFI ();
 8105faa:	bf30      	wfi
 8105fac:	e000      	b.n	8105fb0 <HAL_PWREx_EnterSTOPMode+0xac>
    }
    else
    {
      /* Request Wait For Event */
      __WFE ();
 8105fae:	bf20      	wfe
    }

    /* Clear SLEEPDEEP bit of Cortex-Mx in the System Control Register */
    CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8105fb0:	4b10      	ldr	r3, [pc, #64]	; (8105ff4 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8105fb2:	691b      	ldr	r3, [r3, #16]
 8105fb4:	4a0f      	ldr	r2, [pc, #60]	; (8105ff4 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8105fb6:	f023 0304 	bic.w	r3, r3, #4
 8105fba:	6113      	str	r3, [r2, #16]
 8105fbc:	e015      	b.n	8105fea <HAL_PWREx_EnterSTOPMode+0xe6>
#endif /* defined (PWR_CPUCR_PDDS_D2) */
  else
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () == CM7_CPUID)
 8105fbe:	f7fc f969 	bl	8102294 <HAL_GetCurrentCPUID>
 8105fc2:	4603      	mov	r3, r0
 8105fc4:	2b03      	cmp	r3, #3
 8105fc6:	d106      	bne.n	8105fd6 <HAL_PWREx_EnterSTOPMode+0xd2>
    {
      /* Keep DSTOP mode when D3 domain enters Deepsleep */
      CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D3);
 8105fc8:	4b09      	ldr	r3, [pc, #36]	; (8105ff0 <HAL_PWREx_EnterSTOPMode+0xec>)
 8105fca:	691b      	ldr	r3, [r3, #16]
 8105fcc:	4a08      	ldr	r2, [pc, #32]	; (8105ff0 <HAL_PWREx_EnterSTOPMode+0xec>)
 8105fce:	f023 0304 	bic.w	r3, r3, #4
 8105fd2:	6113      	str	r3, [r2, #16]
 8105fd4:	e009      	b.n	8105fea <HAL_PWREx_EnterSTOPMode+0xe6>
    }
    else
    {
      /* Keep DSTOP mode when D3 domain enters Deepsleep */
      CLEAR_BIT (PWR->CPU2CR, PWR_CPU2CR_PDDS_D3);
 8105fd6:	4b06      	ldr	r3, [pc, #24]	; (8105ff0 <HAL_PWREx_EnterSTOPMode+0xec>)
 8105fd8:	695b      	ldr	r3, [r3, #20]
 8105fda:	4a05      	ldr	r2, [pc, #20]	; (8105ff0 <HAL_PWREx_EnterSTOPMode+0xec>)
 8105fdc:	f023 0304 	bic.w	r3, r3, #4
 8105fe0:	6153      	str	r3, [r2, #20]
 8105fe2:	e002      	b.n	8105fea <HAL_PWREx_EnterSTOPMode+0xe6>
      return;
 8105fe4:	bf00      	nop
 8105fe6:	e000      	b.n	8105fea <HAL_PWREx_EnterSTOPMode+0xe6>
      return;
 8105fe8:	bf00      	nop
#else
    /* Keep DSTOP mode when D3/SRD domain enters Deepsleep */
    CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D3);
#endif  /* defined (DUAL_CORE) */
  }
}
 8105fea:	3710      	adds	r7, #16
 8105fec:	46bd      	mov	sp, r7
 8105fee:	bd80      	pop	{r7, pc}
 8105ff0:	58024800 	.word	0x58024800
 8105ff4:	e000ed00 	.word	0xe000ed00

08105ff8 <HAL_PWREx_ClearPendingEvent>:
  *         enter low power mode using Wait For Event request.
  * @note   Cortex-M7 must be in CRUN mode when calling this API by Cortex-M4.
  * @retval None.
  */
void HAL_PWREx_ClearPendingEvent (void)
{
 8105ff8:	b580      	push	{r7, lr}
 8105ffa:	af00      	add	r7, sp, #0
#if defined (DUAL_CORE)
  /* Check the current Core */
  if (HAL_GetCurrentCPUID () == CM7_CPUID)
 8105ffc:	f7fc f94a 	bl	8102294 <HAL_GetCurrentCPUID>
 8106000:	4603      	mov	r3, r0
 8106002:	2b03      	cmp	r3, #3
 8106004:	d101      	bne.n	810600a <HAL_PWREx_ClearPendingEvent+0x12>
  {
    __WFE ();
 8106006:	bf20      	wfe
    __WFE ();
  }
#else
  __WFE ();
#endif /* defined (DUAL_CORE) */
}
 8106008:	e001      	b.n	810600e <HAL_PWREx_ClearPendingEvent+0x16>
    __SEV ();
 810600a:	bf40      	sev
    __WFE ();
 810600c:	bf20      	wfe
}
 810600e:	bf00      	nop
 8106010:	bd80      	pop	{r7, pc}
	...

08106014 <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 8106014:	b480      	push	{r7}
 8106016:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 8106018:	4b05      	ldr	r3, [pc, #20]	; (8106030 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 810601a:	68db      	ldr	r3, [r3, #12]
 810601c:	4a04      	ldr	r2, [pc, #16]	; (8106030 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 810601e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8106022:	60d3      	str	r3, [r2, #12]
}
 8106024:	bf00      	nop
 8106026:	46bd      	mov	sp, r7
 8106028:	f85d 7b04 	ldr.w	r7, [sp], #4
 810602c:	4770      	bx	lr
 810602e:	bf00      	nop
 8106030:	58024800 	.word	0x58024800

08106034 <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 8106034:	b580      	push	{r7, lr}
 8106036:	b086      	sub	sp, #24
 8106038:	af02      	add	r7, sp, #8
 810603a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 810603c:	f7fb ffca 	bl	8101fd4 <HAL_GetTick>
 8106040:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 8106042:	687b      	ldr	r3, [r7, #4]
 8106044:	2b00      	cmp	r3, #0
 8106046:	d101      	bne.n	810604c <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 8106048:	2301      	movs	r3, #1
 810604a:	e061      	b.n	8106110 <HAL_QSPI_Init+0xdc>
  if (hqspi->Init.DualFlash != QSPI_DUALFLASH_ENABLE )
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 810604c:	687b      	ldr	r3, [r7, #4]
 810604e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8106052:	b2db      	uxtb	r3, r3
 8106054:	2b00      	cmp	r3, #0
 8106056:	d107      	bne.n	8106068 <HAL_QSPI_Init+0x34>

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 8106058:	6878      	ldr	r0, [r7, #4]
 810605a:	f7fb fa0d 	bl	8101478 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 810605e:	f241 3188 	movw	r1, #5000	; 0x1388
 8106062:	6878      	ldr	r0, [r7, #4]
 8106064:	f000 f85a 	bl	810611c <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 8106068:	687b      	ldr	r3, [r7, #4]
 810606a:	681b      	ldr	r3, [r3, #0]
 810606c:	681b      	ldr	r3, [r3, #0]
 810606e:	f423 51f8 	bic.w	r1, r3, #7936	; 0x1f00
 8106072:	687b      	ldr	r3, [r7, #4]
 8106074:	689b      	ldr	r3, [r3, #8]
 8106076:	3b01      	subs	r3, #1
 8106078:	021a      	lsls	r2, r3, #8
 810607a:	687b      	ldr	r3, [r7, #4]
 810607c:	681b      	ldr	r3, [r3, #0]
 810607e:	430a      	orrs	r2, r1
 8106080:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8106082:	687b      	ldr	r3, [r7, #4]
 8106084:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8106086:	9300      	str	r3, [sp, #0]
 8106088:	68fb      	ldr	r3, [r7, #12]
 810608a:	2200      	movs	r2, #0
 810608c:	2120      	movs	r1, #32
 810608e:	6878      	ldr	r0, [r7, #4]
 8106090:	f000 f852 	bl	8106138 <QSPI_WaitFlagStateUntilTimeout>
 8106094:	4603      	mov	r3, r0
 8106096:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 8106098:	7afb      	ldrb	r3, [r7, #11]
 810609a:	2b00      	cmp	r3, #0
 810609c:	d137      	bne.n	810610e <HAL_QSPI_Init+0xda>
  {
    /* Configure QSPI Clock Prescaler and Sample Shift */
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
 810609e:	687b      	ldr	r3, [r7, #4]
 81060a0:	681b      	ldr	r3, [r3, #0]
 81060a2:	681b      	ldr	r3, [r3, #0]
 81060a4:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 81060a8:	f023 03d0 	bic.w	r3, r3, #208	; 0xd0
 81060ac:	687a      	ldr	r2, [r7, #4]
 81060ae:	6852      	ldr	r2, [r2, #4]
 81060b0:	0611      	lsls	r1, r2, #24
 81060b2:	687a      	ldr	r2, [r7, #4]
 81060b4:	68d2      	ldr	r2, [r2, #12]
 81060b6:	4311      	orrs	r1, r2
 81060b8:	687a      	ldr	r2, [r7, #4]
 81060ba:	69d2      	ldr	r2, [r2, #28]
 81060bc:	4311      	orrs	r1, r2
 81060be:	687a      	ldr	r2, [r7, #4]
 81060c0:	6a12      	ldr	r2, [r2, #32]
 81060c2:	4311      	orrs	r1, r2
 81060c4:	687a      	ldr	r2, [r7, #4]
 81060c6:	6812      	ldr	r2, [r2, #0]
 81060c8:	430b      	orrs	r3, r1
 81060ca:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 81060cc:	687b      	ldr	r3, [r7, #4]
 81060ce:	681b      	ldr	r3, [r3, #0]
 81060d0:	685a      	ldr	r2, [r3, #4]
 81060d2:	4b11      	ldr	r3, [pc, #68]	; (8106118 <HAL_QSPI_Init+0xe4>)
 81060d4:	4013      	ands	r3, r2
 81060d6:	687a      	ldr	r2, [r7, #4]
 81060d8:	6912      	ldr	r2, [r2, #16]
 81060da:	0411      	lsls	r1, r2, #16
 81060dc:	687a      	ldr	r2, [r7, #4]
 81060de:	6952      	ldr	r2, [r2, #20]
 81060e0:	4311      	orrs	r1, r2
 81060e2:	687a      	ldr	r2, [r7, #4]
 81060e4:	6992      	ldr	r2, [r2, #24]
 81060e6:	4311      	orrs	r1, r2
 81060e8:	687a      	ldr	r2, [r7, #4]
 81060ea:	6812      	ldr	r2, [r2, #0]
 81060ec:	430b      	orrs	r3, r1
 81060ee:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 81060f0:	687b      	ldr	r3, [r7, #4]
 81060f2:	681b      	ldr	r3, [r3, #0]
 81060f4:	681a      	ldr	r2, [r3, #0]
 81060f6:	687b      	ldr	r3, [r7, #4]
 81060f8:	681b      	ldr	r3, [r3, #0]
 81060fa:	f042 0201 	orr.w	r2, r2, #1
 81060fe:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8106100:	687b      	ldr	r3, [r7, #4]
 8106102:	2200      	movs	r2, #0
 8106104:	645a      	str	r2, [r3, #68]	; 0x44

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 8106106:	687b      	ldr	r3, [r7, #4]
 8106108:	2201      	movs	r2, #1
 810610a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }

  /* Return function status */
  return status;
 810610e:	7afb      	ldrb	r3, [r7, #11]
}
 8106110:	4618      	mov	r0, r3
 8106112:	3710      	adds	r7, #16
 8106114:	46bd      	mov	sp, r7
 8106116:	bd80      	pop	{r7, pc}
 8106118:	ffe0f8fe 	.word	0xffe0f8fe

0810611c <HAL_QSPI_SetTimeout>:
  * @param  hqspi QSPI handle.
  * @param  Timeout Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 810611c:	b480      	push	{r7}
 810611e:	b083      	sub	sp, #12
 8106120:	af00      	add	r7, sp, #0
 8106122:	6078      	str	r0, [r7, #4]
 8106124:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 8106126:	687b      	ldr	r3, [r7, #4]
 8106128:	683a      	ldr	r2, [r7, #0]
 810612a:	649a      	str	r2, [r3, #72]	; 0x48
}
 810612c:	bf00      	nop
 810612e:	370c      	adds	r7, #12
 8106130:	46bd      	mov	sp, r7
 8106132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8106136:	4770      	bx	lr

08106138 <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 8106138:	b580      	push	{r7, lr}
 810613a:	b084      	sub	sp, #16
 810613c:	af00      	add	r7, sp, #0
 810613e:	60f8      	str	r0, [r7, #12]
 8106140:	60b9      	str	r1, [r7, #8]
 8106142:	603b      	str	r3, [r7, #0]
 8106144:	4613      	mov	r3, r2
 8106146:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8106148:	e01a      	b.n	8106180 <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 810614a:	69bb      	ldr	r3, [r7, #24]
 810614c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8106150:	d016      	beq.n	8106180 <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8106152:	f7fb ff3f 	bl	8101fd4 <HAL_GetTick>
 8106156:	4602      	mov	r2, r0
 8106158:	683b      	ldr	r3, [r7, #0]
 810615a:	1ad3      	subs	r3, r2, r3
 810615c:	69ba      	ldr	r2, [r7, #24]
 810615e:	429a      	cmp	r2, r3
 8106160:	d302      	bcc.n	8106168 <QSPI_WaitFlagStateUntilTimeout+0x30>
 8106162:	69bb      	ldr	r3, [r7, #24]
 8106164:	2b00      	cmp	r3, #0
 8106166:	d10b      	bne.n	8106180 <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 8106168:	68fb      	ldr	r3, [r7, #12]
 810616a:	2204      	movs	r2, #4
 810616c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 8106170:	68fb      	ldr	r3, [r7, #12]
 8106172:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8106174:	f043 0201 	orr.w	r2, r3, #1
 8106178:	68fb      	ldr	r3, [r7, #12]
 810617a:	645a      	str	r2, [r3, #68]	; 0x44

        return HAL_ERROR;
 810617c:	2301      	movs	r3, #1
 810617e:	e00e      	b.n	810619e <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8106180:	68fb      	ldr	r3, [r7, #12]
 8106182:	681b      	ldr	r3, [r3, #0]
 8106184:	689a      	ldr	r2, [r3, #8]
 8106186:	68bb      	ldr	r3, [r7, #8]
 8106188:	4013      	ands	r3, r2
 810618a:	2b00      	cmp	r3, #0
 810618c:	bf14      	ite	ne
 810618e:	2301      	movne	r3, #1
 8106190:	2300      	moveq	r3, #0
 8106192:	b2db      	uxtb	r3, r3
 8106194:	461a      	mov	r2, r3
 8106196:	79fb      	ldrb	r3, [r7, #7]
 8106198:	429a      	cmp	r2, r3
 810619a:	d1d6      	bne.n	810614a <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 810619c:	2300      	movs	r3, #0
}
 810619e:	4618      	mov	r0, r3
 81061a0:	3710      	adds	r7, #16
 81061a2:	46bd      	mov	sp, r7
 81061a4:	bd80      	pop	{r7, pc}
	...

081061a8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 81061a8:	b480      	push	{r7}
 81061aa:	b089      	sub	sp, #36	; 0x24
 81061ac:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 81061ae:	4bb3      	ldr	r3, [pc, #716]	; (810647c <HAL_RCC_GetSysClockFreq+0x2d4>)
 81061b0:	691b      	ldr	r3, [r3, #16]
 81061b2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 81061b6:	2b18      	cmp	r3, #24
 81061b8:	f200 8155 	bhi.w	8106466 <HAL_RCC_GetSysClockFreq+0x2be>
 81061bc:	a201      	add	r2, pc, #4	; (adr r2, 81061c4 <HAL_RCC_GetSysClockFreq+0x1c>)
 81061be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81061c2:	bf00      	nop
 81061c4:	08106229 	.word	0x08106229
 81061c8:	08106467 	.word	0x08106467
 81061cc:	08106467 	.word	0x08106467
 81061d0:	08106467 	.word	0x08106467
 81061d4:	08106467 	.word	0x08106467
 81061d8:	08106467 	.word	0x08106467
 81061dc:	08106467 	.word	0x08106467
 81061e0:	08106467 	.word	0x08106467
 81061e4:	0810624f 	.word	0x0810624f
 81061e8:	08106467 	.word	0x08106467
 81061ec:	08106467 	.word	0x08106467
 81061f0:	08106467 	.word	0x08106467
 81061f4:	08106467 	.word	0x08106467
 81061f8:	08106467 	.word	0x08106467
 81061fc:	08106467 	.word	0x08106467
 8106200:	08106467 	.word	0x08106467
 8106204:	08106255 	.word	0x08106255
 8106208:	08106467 	.word	0x08106467
 810620c:	08106467 	.word	0x08106467
 8106210:	08106467 	.word	0x08106467
 8106214:	08106467 	.word	0x08106467
 8106218:	08106467 	.word	0x08106467
 810621c:	08106467 	.word	0x08106467
 8106220:	08106467 	.word	0x08106467
 8106224:	0810625b 	.word	0x0810625b
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8106228:	4b94      	ldr	r3, [pc, #592]	; (810647c <HAL_RCC_GetSysClockFreq+0x2d4>)
 810622a:	681b      	ldr	r3, [r3, #0]
 810622c:	f003 0320 	and.w	r3, r3, #32
 8106230:	2b00      	cmp	r3, #0
 8106232:	d009      	beq.n	8106248 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8106234:	4b91      	ldr	r3, [pc, #580]	; (810647c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8106236:	681b      	ldr	r3, [r3, #0]
 8106238:	08db      	lsrs	r3, r3, #3
 810623a:	f003 0303 	and.w	r3, r3, #3
 810623e:	4a90      	ldr	r2, [pc, #576]	; (8106480 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8106240:	fa22 f303 	lsr.w	r3, r2, r3
 8106244:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8106246:	e111      	b.n	810646c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8106248:	4b8d      	ldr	r3, [pc, #564]	; (8106480 <HAL_RCC_GetSysClockFreq+0x2d8>)
 810624a:	61bb      	str	r3, [r7, #24]
      break;
 810624c:	e10e      	b.n	810646c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 810624e:	4b8d      	ldr	r3, [pc, #564]	; (8106484 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8106250:	61bb      	str	r3, [r7, #24]
      break;
 8106252:	e10b      	b.n	810646c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8106254:	4b8c      	ldr	r3, [pc, #560]	; (8106488 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8106256:	61bb      	str	r3, [r7, #24]
      break;
 8106258:	e108      	b.n	810646c <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 810625a:	4b88      	ldr	r3, [pc, #544]	; (810647c <HAL_RCC_GetSysClockFreq+0x2d4>)
 810625c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 810625e:	f003 0303 	and.w	r3, r3, #3
 8106262:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8106264:	4b85      	ldr	r3, [pc, #532]	; (810647c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8106266:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8106268:	091b      	lsrs	r3, r3, #4
 810626a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 810626e:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8106270:	4b82      	ldr	r3, [pc, #520]	; (810647c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8106272:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8106274:	f003 0301 	and.w	r3, r3, #1
 8106278:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 810627a:	4b80      	ldr	r3, [pc, #512]	; (810647c <HAL_RCC_GetSysClockFreq+0x2d4>)
 810627c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 810627e:	08db      	lsrs	r3, r3, #3
 8106280:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8106284:	68fa      	ldr	r2, [r7, #12]
 8106286:	fb02 f303 	mul.w	r3, r2, r3
 810628a:	ee07 3a90 	vmov	s15, r3
 810628e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106292:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8106296:	693b      	ldr	r3, [r7, #16]
 8106298:	2b00      	cmp	r3, #0
 810629a:	f000 80e1 	beq.w	8106460 <HAL_RCC_GetSysClockFreq+0x2b8>
 810629e:	697b      	ldr	r3, [r7, #20]
 81062a0:	2b02      	cmp	r3, #2
 81062a2:	f000 8083 	beq.w	81063ac <HAL_RCC_GetSysClockFreq+0x204>
 81062a6:	697b      	ldr	r3, [r7, #20]
 81062a8:	2b02      	cmp	r3, #2
 81062aa:	f200 80a1 	bhi.w	81063f0 <HAL_RCC_GetSysClockFreq+0x248>
 81062ae:	697b      	ldr	r3, [r7, #20]
 81062b0:	2b00      	cmp	r3, #0
 81062b2:	d003      	beq.n	81062bc <HAL_RCC_GetSysClockFreq+0x114>
 81062b4:	697b      	ldr	r3, [r7, #20]
 81062b6:	2b01      	cmp	r3, #1
 81062b8:	d056      	beq.n	8106368 <HAL_RCC_GetSysClockFreq+0x1c0>
 81062ba:	e099      	b.n	81063f0 <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 81062bc:	4b6f      	ldr	r3, [pc, #444]	; (810647c <HAL_RCC_GetSysClockFreq+0x2d4>)
 81062be:	681b      	ldr	r3, [r3, #0]
 81062c0:	f003 0320 	and.w	r3, r3, #32
 81062c4:	2b00      	cmp	r3, #0
 81062c6:	d02d      	beq.n	8106324 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 81062c8:	4b6c      	ldr	r3, [pc, #432]	; (810647c <HAL_RCC_GetSysClockFreq+0x2d4>)
 81062ca:	681b      	ldr	r3, [r3, #0]
 81062cc:	08db      	lsrs	r3, r3, #3
 81062ce:	f003 0303 	and.w	r3, r3, #3
 81062d2:	4a6b      	ldr	r2, [pc, #428]	; (8106480 <HAL_RCC_GetSysClockFreq+0x2d8>)
 81062d4:	fa22 f303 	lsr.w	r3, r2, r3
 81062d8:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 81062da:	687b      	ldr	r3, [r7, #4]
 81062dc:	ee07 3a90 	vmov	s15, r3
 81062e0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81062e4:	693b      	ldr	r3, [r7, #16]
 81062e6:	ee07 3a90 	vmov	s15, r3
 81062ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81062ee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81062f2:	4b62      	ldr	r3, [pc, #392]	; (810647c <HAL_RCC_GetSysClockFreq+0x2d4>)
 81062f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 81062f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81062fa:	ee07 3a90 	vmov	s15, r3
 81062fe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8106302:	ed97 6a02 	vldr	s12, [r7, #8]
 8106306:	eddf 5a61 	vldr	s11, [pc, #388]	; 810648c <HAL_RCC_GetSysClockFreq+0x2e4>
 810630a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 810630e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8106312:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8106316:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810631a:	ee67 7a27 	vmul.f32	s15, s14, s15
 810631e:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8106322:	e087      	b.n	8106434 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8106324:	693b      	ldr	r3, [r7, #16]
 8106326:	ee07 3a90 	vmov	s15, r3
 810632a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810632e:	eddf 6a58 	vldr	s13, [pc, #352]	; 8106490 <HAL_RCC_GetSysClockFreq+0x2e8>
 8106332:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8106336:	4b51      	ldr	r3, [pc, #324]	; (810647c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8106338:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 810633a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810633e:	ee07 3a90 	vmov	s15, r3
 8106342:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8106346:	ed97 6a02 	vldr	s12, [r7, #8]
 810634a:	eddf 5a50 	vldr	s11, [pc, #320]	; 810648c <HAL_RCC_GetSysClockFreq+0x2e4>
 810634e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8106352:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8106356:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 810635a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810635e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8106362:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8106366:	e065      	b.n	8106434 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8106368:	693b      	ldr	r3, [r7, #16]
 810636a:	ee07 3a90 	vmov	s15, r3
 810636e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106372:	eddf 6a48 	vldr	s13, [pc, #288]	; 8106494 <HAL_RCC_GetSysClockFreq+0x2ec>
 8106376:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 810637a:	4b40      	ldr	r3, [pc, #256]	; (810647c <HAL_RCC_GetSysClockFreq+0x2d4>)
 810637c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 810637e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8106382:	ee07 3a90 	vmov	s15, r3
 8106386:	eef8 6a67 	vcvt.f32.u32	s13, s15
 810638a:	ed97 6a02 	vldr	s12, [r7, #8]
 810638e:	eddf 5a3f 	vldr	s11, [pc, #252]	; 810648c <HAL_RCC_GetSysClockFreq+0x2e4>
 8106392:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8106396:	ee76 7aa7 	vadd.f32	s15, s13, s15
 810639a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 810639e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81063a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 81063a6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 81063aa:	e043      	b.n	8106434 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 81063ac:	693b      	ldr	r3, [r7, #16]
 81063ae:	ee07 3a90 	vmov	s15, r3
 81063b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81063b6:	eddf 6a38 	vldr	s13, [pc, #224]	; 8106498 <HAL_RCC_GetSysClockFreq+0x2f0>
 81063ba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81063be:	4b2f      	ldr	r3, [pc, #188]	; (810647c <HAL_RCC_GetSysClockFreq+0x2d4>)
 81063c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 81063c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81063c6:	ee07 3a90 	vmov	s15, r3
 81063ca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81063ce:	ed97 6a02 	vldr	s12, [r7, #8]
 81063d2:	eddf 5a2e 	vldr	s11, [pc, #184]	; 810648c <HAL_RCC_GetSysClockFreq+0x2e4>
 81063d6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81063da:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81063de:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 81063e2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81063e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 81063ea:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 81063ee:	e021      	b.n	8106434 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 81063f0:	693b      	ldr	r3, [r7, #16]
 81063f2:	ee07 3a90 	vmov	s15, r3
 81063f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81063fa:	eddf 6a26 	vldr	s13, [pc, #152]	; 8106494 <HAL_RCC_GetSysClockFreq+0x2ec>
 81063fe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8106402:	4b1e      	ldr	r3, [pc, #120]	; (810647c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8106404:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8106406:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810640a:	ee07 3a90 	vmov	s15, r3
 810640e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8106412:	ed97 6a02 	vldr	s12, [r7, #8]
 8106416:	eddf 5a1d 	vldr	s11, [pc, #116]	; 810648c <HAL_RCC_GetSysClockFreq+0x2e4>
 810641a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 810641e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8106422:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8106426:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810642a:	ee67 7a27 	vmul.f32	s15, s14, s15
 810642e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8106432:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8106434:	4b11      	ldr	r3, [pc, #68]	; (810647c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8106436:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8106438:	0a5b      	lsrs	r3, r3, #9
 810643a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 810643e:	3301      	adds	r3, #1
 8106440:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8106442:	683b      	ldr	r3, [r7, #0]
 8106444:	ee07 3a90 	vmov	s15, r3
 8106448:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 810644c:	edd7 6a07 	vldr	s13, [r7, #28]
 8106450:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8106454:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8106458:	ee17 3a90 	vmov	r3, s15
 810645c:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 810645e:	e005      	b.n	810646c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8106460:	2300      	movs	r3, #0
 8106462:	61bb      	str	r3, [r7, #24]
      break;
 8106464:	e002      	b.n	810646c <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8106466:	4b07      	ldr	r3, [pc, #28]	; (8106484 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8106468:	61bb      	str	r3, [r7, #24]
      break;
 810646a:	bf00      	nop
  }

  return sysclockfreq;
 810646c:	69bb      	ldr	r3, [r7, #24]
}
 810646e:	4618      	mov	r0, r3
 8106470:	3724      	adds	r7, #36	; 0x24
 8106472:	46bd      	mov	sp, r7
 8106474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8106478:	4770      	bx	lr
 810647a:	bf00      	nop
 810647c:	58024400 	.word	0x58024400
 8106480:	03d09000 	.word	0x03d09000
 8106484:	003d0900 	.word	0x003d0900
 8106488:	017d7840 	.word	0x017d7840
 810648c:	46000000 	.word	0x46000000
 8106490:	4c742400 	.word	0x4c742400
 8106494:	4a742400 	.word	0x4a742400
 8106498:	4bbebc20 	.word	0x4bbebc20

0810649c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 810649c:	b580      	push	{r7, lr}
 810649e:	b082      	sub	sp, #8
 81064a0:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 81064a2:	f7ff fe81 	bl	81061a8 <HAL_RCC_GetSysClockFreq>
 81064a6:	4602      	mov	r2, r0
 81064a8:	4b11      	ldr	r3, [pc, #68]	; (81064f0 <HAL_RCC_GetHCLKFreq+0x54>)
 81064aa:	699b      	ldr	r3, [r3, #24]
 81064ac:	0a1b      	lsrs	r3, r3, #8
 81064ae:	f003 030f 	and.w	r3, r3, #15
 81064b2:	4910      	ldr	r1, [pc, #64]	; (81064f4 <HAL_RCC_GetHCLKFreq+0x58>)
 81064b4:	5ccb      	ldrb	r3, [r1, r3]
 81064b6:	f003 031f 	and.w	r3, r3, #31
 81064ba:	fa22 f303 	lsr.w	r3, r2, r3
 81064be:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 81064c0:	4b0b      	ldr	r3, [pc, #44]	; (81064f0 <HAL_RCC_GetHCLKFreq+0x54>)
 81064c2:	699b      	ldr	r3, [r3, #24]
 81064c4:	f003 030f 	and.w	r3, r3, #15
 81064c8:	4a0a      	ldr	r2, [pc, #40]	; (81064f4 <HAL_RCC_GetHCLKFreq+0x58>)
 81064ca:	5cd3      	ldrb	r3, [r2, r3]
 81064cc:	f003 031f 	and.w	r3, r3, #31
 81064d0:	687a      	ldr	r2, [r7, #4]
 81064d2:	fa22 f303 	lsr.w	r3, r2, r3
 81064d6:	4a08      	ldr	r2, [pc, #32]	; (81064f8 <HAL_RCC_GetHCLKFreq+0x5c>)
 81064d8:	6013      	str	r3, [r2, #0]
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE) >> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
 81064da:	4b07      	ldr	r3, [pc, #28]	; (81064f8 <HAL_RCC_GetHCLKFreq+0x5c>)
 81064dc:	681b      	ldr	r3, [r3, #0]
 81064de:	4a07      	ldr	r2, [pc, #28]	; (81064fc <HAL_RCC_GetHCLKFreq+0x60>)
 81064e0:	6013      	str	r3, [r2, #0]
#else
  SystemCoreClock = common_system_clock;
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 81064e2:	4b05      	ldr	r3, [pc, #20]	; (81064f8 <HAL_RCC_GetHCLKFreq+0x5c>)
 81064e4:	681b      	ldr	r3, [r3, #0]
}
 81064e6:	4618      	mov	r0, r3
 81064e8:	3708      	adds	r7, #8
 81064ea:	46bd      	mov	sp, r7
 81064ec:	bd80      	pop	{r7, pc}
 81064ee:	bf00      	nop
 81064f0:	58024400 	.word	0x58024400
 81064f4:	0810b250 	.word	0x0810b250
 81064f8:	10000004 	.word	0x10000004
 81064fc:	10000000 	.word	0x10000000

08106500 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8106500:	b580      	push	{r7, lr}
 8106502:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8106504:	f7ff ffca 	bl	810649c <HAL_RCC_GetHCLKFreq>
 8106508:	4602      	mov	r2, r0
 810650a:	4b06      	ldr	r3, [pc, #24]	; (8106524 <HAL_RCC_GetPCLK1Freq+0x24>)
 810650c:	69db      	ldr	r3, [r3, #28]
 810650e:	091b      	lsrs	r3, r3, #4
 8106510:	f003 0307 	and.w	r3, r3, #7
 8106514:	4904      	ldr	r1, [pc, #16]	; (8106528 <HAL_RCC_GetPCLK1Freq+0x28>)
 8106516:	5ccb      	ldrb	r3, [r1, r3]
 8106518:	f003 031f 	and.w	r3, r3, #31
 810651c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8106520:	4618      	mov	r0, r3
 8106522:	bd80      	pop	{r7, pc}
 8106524:	58024400 	.word	0x58024400
 8106528:	0810b250 	.word	0x0810b250

0810652c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 810652c:	b580      	push	{r7, lr}
 810652e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8106530:	f7ff ffb4 	bl	810649c <HAL_RCC_GetHCLKFreq>
 8106534:	4602      	mov	r2, r0
 8106536:	4b06      	ldr	r3, [pc, #24]	; (8106550 <HAL_RCC_GetPCLK2Freq+0x24>)
 8106538:	69db      	ldr	r3, [r3, #28]
 810653a:	0a1b      	lsrs	r3, r3, #8
 810653c:	f003 0307 	and.w	r3, r3, #7
 8106540:	4904      	ldr	r1, [pc, #16]	; (8106554 <HAL_RCC_GetPCLK2Freq+0x28>)
 8106542:	5ccb      	ldrb	r3, [r1, r3]
 8106544:	f003 031f 	and.w	r3, r3, #31
 8106548:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 810654c:	4618      	mov	r0, r3
 810654e:	bd80      	pop	{r7, pc}
 8106550:	58024400 	.word	0x58024400
 8106554:	0810b250 	.word	0x0810b250

08106558 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8106558:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 810655c:	b0ca      	sub	sp, #296	; 0x128
 810655e:	af00      	add	r7, sp, #0
 8106560:	f8c7 0114 	str.w	r0, [r7, #276]	; 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8106564:	2300      	movs	r3, #0
 8106566:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 810656a:	2300      	movs	r3, #0
 810656c:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8106570:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8106574:	e9d3 2300 	ldrd	r2, r3, [r3]
 8106578:	f002 6400 	and.w	r4, r2, #134217728	; 0x8000000
 810657c:	2500      	movs	r5, #0
 810657e:	ea54 0305 	orrs.w	r3, r4, r5
 8106582:	d049      	beq.n	8106618 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8106584:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8106588:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 810658a:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 810658e:	d02f      	beq.n	81065f0 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8106590:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8106594:	d828      	bhi.n	81065e8 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8106596:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 810659a:	d01a      	beq.n	81065d2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 810659c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 81065a0:	d822      	bhi.n	81065e8 <HAL_RCCEx_PeriphCLKConfig+0x90>
 81065a2:	2b00      	cmp	r3, #0
 81065a4:	d003      	beq.n	81065ae <HAL_RCCEx_PeriphCLKConfig+0x56>
 81065a6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 81065aa:	d007      	beq.n	81065bc <HAL_RCCEx_PeriphCLKConfig+0x64>
 81065ac:	e01c      	b.n	81065e8 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 81065ae:	4bb8      	ldr	r3, [pc, #736]	; (8106890 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 81065b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81065b2:	4ab7      	ldr	r2, [pc, #732]	; (8106890 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 81065b4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 81065b8:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 81065ba:	e01a      	b.n	81065f2 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 81065bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81065c0:	3308      	adds	r3, #8
 81065c2:	2102      	movs	r1, #2
 81065c4:	4618      	mov	r0, r3
 81065c6:	f002 fb61 	bl	8108c8c <RCCEx_PLL2_Config>
 81065ca:	4603      	mov	r3, r0
 81065cc:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 81065d0:	e00f      	b.n	81065f2 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 81065d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81065d6:	3328      	adds	r3, #40	; 0x28
 81065d8:	2102      	movs	r1, #2
 81065da:	4618      	mov	r0, r3
 81065dc:	f002 fc08 	bl	8108df0 <RCCEx_PLL3_Config>
 81065e0:	4603      	mov	r3, r0
 81065e2:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 81065e6:	e004      	b.n	81065f2 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 81065e8:	2301      	movs	r3, #1
 81065ea:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 81065ee:	e000      	b.n	81065f2 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 81065f0:	bf00      	nop
    }

    if (ret == HAL_OK)
 81065f2:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 81065f6:	2b00      	cmp	r3, #0
 81065f8:	d10a      	bne.n	8106610 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 81065fa:	4ba5      	ldr	r3, [pc, #660]	; (8106890 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 81065fc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 81065fe:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 8106602:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8106606:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8106608:	4aa1      	ldr	r2, [pc, #644]	; (8106890 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 810660a:	430b      	orrs	r3, r1
 810660c:	6513      	str	r3, [r2, #80]	; 0x50
 810660e:	e003      	b.n	8106618 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8106610:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8106614:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8106618:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 810661c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8106620:	f402 7880 	and.w	r8, r2, #256	; 0x100
 8106624:	f04f 0900 	mov.w	r9, #0
 8106628:	ea58 0309 	orrs.w	r3, r8, r9
 810662c:	d047      	beq.n	81066be <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 810662e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8106632:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8106634:	2b04      	cmp	r3, #4
 8106636:	d82a      	bhi.n	810668e <HAL_RCCEx_PeriphCLKConfig+0x136>
 8106638:	a201      	add	r2, pc, #4	; (adr r2, 8106640 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 810663a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810663e:	bf00      	nop
 8106640:	08106655 	.word	0x08106655
 8106644:	08106663 	.word	0x08106663
 8106648:	08106679 	.word	0x08106679
 810664c:	08106697 	.word	0x08106697
 8106650:	08106697 	.word	0x08106697
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8106654:	4b8e      	ldr	r3, [pc, #568]	; (8106890 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8106656:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8106658:	4a8d      	ldr	r2, [pc, #564]	; (8106890 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 810665a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 810665e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8106660:	e01a      	b.n	8106698 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8106662:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8106666:	3308      	adds	r3, #8
 8106668:	2100      	movs	r1, #0
 810666a:	4618      	mov	r0, r3
 810666c:	f002 fb0e 	bl	8108c8c <RCCEx_PLL2_Config>
 8106670:	4603      	mov	r3, r0
 8106672:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8106676:	e00f      	b.n	8106698 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8106678:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 810667c:	3328      	adds	r3, #40	; 0x28
 810667e:	2100      	movs	r1, #0
 8106680:	4618      	mov	r0, r3
 8106682:	f002 fbb5 	bl	8108df0 <RCCEx_PLL3_Config>
 8106686:	4603      	mov	r3, r0
 8106688:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 810668c:	e004      	b.n	8106698 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 810668e:	2301      	movs	r3, #1
 8106690:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8106694:	e000      	b.n	8106698 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8106696:	bf00      	nop
    }

    if (ret == HAL_OK)
 8106698:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 810669c:	2b00      	cmp	r3, #0
 810669e:	d10a      	bne.n	81066b6 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 81066a0:	4b7b      	ldr	r3, [pc, #492]	; (8106890 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 81066a2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 81066a4:	f023 0107 	bic.w	r1, r3, #7
 81066a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81066ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 81066ae:	4a78      	ldr	r2, [pc, #480]	; (8106890 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 81066b0:	430b      	orrs	r3, r1
 81066b2:	6513      	str	r3, [r2, #80]	; 0x50
 81066b4:	e003      	b.n	81066be <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81066b6:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 81066ba:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 81066be:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81066c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 81066c6:	f402 7a00 	and.w	sl, r2, #512	; 0x200
 81066ca:	f04f 0b00 	mov.w	fp, #0
 81066ce:	ea5a 030b 	orrs.w	r3, sl, fp
 81066d2:	d04c      	beq.n	810676e <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 81066d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81066d8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 81066da:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 81066de:	d030      	beq.n	8106742 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 81066e0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 81066e4:	d829      	bhi.n	810673a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 81066e6:	2bc0      	cmp	r3, #192	; 0xc0
 81066e8:	d02d      	beq.n	8106746 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 81066ea:	2bc0      	cmp	r3, #192	; 0xc0
 81066ec:	d825      	bhi.n	810673a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 81066ee:	2b80      	cmp	r3, #128	; 0x80
 81066f0:	d018      	beq.n	8106724 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 81066f2:	2b80      	cmp	r3, #128	; 0x80
 81066f4:	d821      	bhi.n	810673a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 81066f6:	2b00      	cmp	r3, #0
 81066f8:	d002      	beq.n	8106700 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 81066fa:	2b40      	cmp	r3, #64	; 0x40
 81066fc:	d007      	beq.n	810670e <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 81066fe:	e01c      	b.n	810673a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8106700:	4b63      	ldr	r3, [pc, #396]	; (8106890 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8106702:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8106704:	4a62      	ldr	r2, [pc, #392]	; (8106890 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8106706:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 810670a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 810670c:	e01c      	b.n	8106748 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 810670e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8106712:	3308      	adds	r3, #8
 8106714:	2100      	movs	r1, #0
 8106716:	4618      	mov	r0, r3
 8106718:	f002 fab8 	bl	8108c8c <RCCEx_PLL2_Config>
 810671c:	4603      	mov	r3, r0
 810671e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8106722:	e011      	b.n	8106748 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8106724:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8106728:	3328      	adds	r3, #40	; 0x28
 810672a:	2100      	movs	r1, #0
 810672c:	4618      	mov	r0, r3
 810672e:	f002 fb5f 	bl	8108df0 <RCCEx_PLL3_Config>
 8106732:	4603      	mov	r3, r0
 8106734:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8106738:	e006      	b.n	8106748 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 810673a:	2301      	movs	r3, #1
 810673c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8106740:	e002      	b.n	8106748 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8106742:	bf00      	nop
 8106744:	e000      	b.n	8106748 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8106746:	bf00      	nop
    }

    if (ret == HAL_OK)
 8106748:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 810674c:	2b00      	cmp	r3, #0
 810674e:	d10a      	bne.n	8106766 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8106750:	4b4f      	ldr	r3, [pc, #316]	; (8106890 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8106752:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8106754:	f423 71e0 	bic.w	r1, r3, #448	; 0x1c0
 8106758:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 810675c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 810675e:	4a4c      	ldr	r2, [pc, #304]	; (8106890 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8106760:	430b      	orrs	r3, r1
 8106762:	6513      	str	r3, [r2, #80]	; 0x50
 8106764:	e003      	b.n	810676e <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8106766:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 810676a:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 810676e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8106772:	e9d3 2300 	ldrd	r2, r3, [r3]
 8106776:	f402 6380 	and.w	r3, r2, #1024	; 0x400
 810677a:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 810677e:	2300      	movs	r3, #0
 8106780:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8106784:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	; 0x108
 8106788:	460b      	mov	r3, r1
 810678a:	4313      	orrs	r3, r2
 810678c:	d053      	beq.n	8106836 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 810678e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8106792:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8106796:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 810679a:	d035      	beq.n	8106808 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 810679c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 81067a0:	d82e      	bhi.n	8106800 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 81067a2:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 81067a6:	d031      	beq.n	810680c <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 81067a8:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 81067ac:	d828      	bhi.n	8106800 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 81067ae:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 81067b2:	d01a      	beq.n	81067ea <HAL_RCCEx_PeriphCLKConfig+0x292>
 81067b4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 81067b8:	d822      	bhi.n	8106800 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 81067ba:	2b00      	cmp	r3, #0
 81067bc:	d003      	beq.n	81067c6 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 81067be:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 81067c2:	d007      	beq.n	81067d4 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 81067c4:	e01c      	b.n	8106800 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 81067c6:	4b32      	ldr	r3, [pc, #200]	; (8106890 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 81067c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81067ca:	4a31      	ldr	r2, [pc, #196]	; (8106890 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 81067cc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 81067d0:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 81067d2:	e01c      	b.n	810680e <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 81067d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81067d8:	3308      	adds	r3, #8
 81067da:	2100      	movs	r1, #0
 81067dc:	4618      	mov	r0, r3
 81067de:	f002 fa55 	bl	8108c8c <RCCEx_PLL2_Config>
 81067e2:	4603      	mov	r3, r0
 81067e4:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 81067e8:	e011      	b.n	810680e <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 81067ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81067ee:	3328      	adds	r3, #40	; 0x28
 81067f0:	2100      	movs	r1, #0
 81067f2:	4618      	mov	r0, r3
 81067f4:	f002 fafc 	bl	8108df0 <RCCEx_PLL3_Config>
 81067f8:	4603      	mov	r3, r0
 81067fa:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 81067fe:	e006      	b.n	810680e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8106800:	2301      	movs	r3, #1
 8106802:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8106806:	e002      	b.n	810680e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8106808:	bf00      	nop
 810680a:	e000      	b.n	810680e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 810680c:	bf00      	nop
    }

    if (ret == HAL_OK)
 810680e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8106812:	2b00      	cmp	r3, #0
 8106814:	d10b      	bne.n	810682e <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8106816:	4b1e      	ldr	r3, [pc, #120]	; (8106890 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8106818:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 810681a:	f423 0160 	bic.w	r1, r3, #14680064	; 0xe00000
 810681e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8106822:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8106826:	4a1a      	ldr	r2, [pc, #104]	; (8106890 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8106828:	430b      	orrs	r3, r1
 810682a:	6593      	str	r3, [r2, #88]	; 0x58
 810682c:	e003      	b.n	8106836 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 810682e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8106832:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8106836:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 810683a:	e9d3 2300 	ldrd	r2, r3, [r3]
 810683e:	f402 6300 	and.w	r3, r2, #2048	; 0x800
 8106842:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8106846:	2300      	movs	r3, #0
 8106848:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 810684c:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	; 0x100
 8106850:	460b      	mov	r3, r1
 8106852:	4313      	orrs	r3, r2
 8106854:	d056      	beq.n	8106904 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8106856:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 810685a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 810685e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8106862:	d038      	beq.n	81068d6 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8106864:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8106868:	d831      	bhi.n	81068ce <HAL_RCCEx_PeriphCLKConfig+0x376>
 810686a:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 810686e:	d034      	beq.n	81068da <HAL_RCCEx_PeriphCLKConfig+0x382>
 8106870:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8106874:	d82b      	bhi.n	81068ce <HAL_RCCEx_PeriphCLKConfig+0x376>
 8106876:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 810687a:	d01d      	beq.n	81068b8 <HAL_RCCEx_PeriphCLKConfig+0x360>
 810687c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8106880:	d825      	bhi.n	81068ce <HAL_RCCEx_PeriphCLKConfig+0x376>
 8106882:	2b00      	cmp	r3, #0
 8106884:	d006      	beq.n	8106894 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8106886:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 810688a:	d00a      	beq.n	81068a2 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 810688c:	e01f      	b.n	81068ce <HAL_RCCEx_PeriphCLKConfig+0x376>
 810688e:	bf00      	nop
 8106890:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8106894:	4ba2      	ldr	r3, [pc, #648]	; (8106b20 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8106896:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8106898:	4aa1      	ldr	r2, [pc, #644]	; (8106b20 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 810689a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 810689e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 81068a0:	e01c      	b.n	81068dc <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 81068a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81068a6:	3308      	adds	r3, #8
 81068a8:	2100      	movs	r1, #0
 81068aa:	4618      	mov	r0, r3
 81068ac:	f002 f9ee 	bl	8108c8c <RCCEx_PLL2_Config>
 81068b0:	4603      	mov	r3, r0
 81068b2:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 81068b6:	e011      	b.n	81068dc <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 81068b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81068bc:	3328      	adds	r3, #40	; 0x28
 81068be:	2100      	movs	r1, #0
 81068c0:	4618      	mov	r0, r3
 81068c2:	f002 fa95 	bl	8108df0 <RCCEx_PLL3_Config>
 81068c6:	4603      	mov	r3, r0
 81068c8:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 81068cc:	e006      	b.n	81068dc <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 81068ce:	2301      	movs	r3, #1
 81068d0:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 81068d4:	e002      	b.n	81068dc <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 81068d6:	bf00      	nop
 81068d8:	e000      	b.n	81068dc <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 81068da:	bf00      	nop
    }

    if (ret == HAL_OK)
 81068dc:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 81068e0:	2b00      	cmp	r3, #0
 81068e2:	d10b      	bne.n	81068fc <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 81068e4:	4b8e      	ldr	r3, [pc, #568]	; (8106b20 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 81068e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 81068e8:	f023 61e0 	bic.w	r1, r3, #117440512	; 0x7000000
 81068ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81068f0:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 81068f4:	4a8a      	ldr	r2, [pc, #552]	; (8106b20 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 81068f6:	430b      	orrs	r3, r1
 81068f8:	6593      	str	r3, [r2, #88]	; 0x58
 81068fa:	e003      	b.n	8106904 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81068fc:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8106900:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8106904:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8106908:	e9d3 2300 	ldrd	r2, r3, [r3]
 810690c:	f002 7300 	and.w	r3, r2, #33554432	; 0x2000000
 8106910:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8106914:	2300      	movs	r3, #0
 8106916:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 810691a:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	; 0xf8
 810691e:	460b      	mov	r3, r1
 8106920:	4313      	orrs	r3, r2
 8106922:	d03a      	beq.n	810699a <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8106924:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8106928:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 810692a:	2b30      	cmp	r3, #48	; 0x30
 810692c:	d01f      	beq.n	810696e <HAL_RCCEx_PeriphCLKConfig+0x416>
 810692e:	2b30      	cmp	r3, #48	; 0x30
 8106930:	d819      	bhi.n	8106966 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8106932:	2b20      	cmp	r3, #32
 8106934:	d00c      	beq.n	8106950 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8106936:	2b20      	cmp	r3, #32
 8106938:	d815      	bhi.n	8106966 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 810693a:	2b00      	cmp	r3, #0
 810693c:	d019      	beq.n	8106972 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 810693e:	2b10      	cmp	r3, #16
 8106940:	d111      	bne.n	8106966 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8106942:	4b77      	ldr	r3, [pc, #476]	; (8106b20 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8106944:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8106946:	4a76      	ldr	r2, [pc, #472]	; (8106b20 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8106948:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 810694c:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 810694e:	e011      	b.n	8106974 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8106950:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8106954:	3308      	adds	r3, #8
 8106956:	2102      	movs	r1, #2
 8106958:	4618      	mov	r0, r3
 810695a:	f002 f997 	bl	8108c8c <RCCEx_PLL2_Config>
 810695e:	4603      	mov	r3, r0
 8106960:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8106964:	e006      	b.n	8106974 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8106966:	2301      	movs	r3, #1
 8106968:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 810696c:	e002      	b.n	8106974 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 810696e:	bf00      	nop
 8106970:	e000      	b.n	8106974 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8106972:	bf00      	nop
    }

    if (ret == HAL_OK)
 8106974:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8106978:	2b00      	cmp	r3, #0
 810697a:	d10a      	bne.n	8106992 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 810697c:	4b68      	ldr	r3, [pc, #416]	; (8106b20 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 810697e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8106980:	f023 0130 	bic.w	r1, r3, #48	; 0x30
 8106984:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8106988:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 810698a:	4a65      	ldr	r2, [pc, #404]	; (8106b20 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 810698c:	430b      	orrs	r3, r1
 810698e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8106990:	e003      	b.n	810699a <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8106992:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8106996:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 810699a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 810699e:	e9d3 2300 	ldrd	r2, r3, [r3]
 81069a2:	f402 5380 	and.w	r3, r2, #4096	; 0x1000
 81069a6:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 81069aa:	2300      	movs	r3, #0
 81069ac:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 81069b0:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	; 0xf0
 81069b4:	460b      	mov	r3, r1
 81069b6:	4313      	orrs	r3, r2
 81069b8:	d051      	beq.n	8106a5e <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 81069ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81069be:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 81069c0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 81069c4:	d035      	beq.n	8106a32 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 81069c6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 81069ca:	d82e      	bhi.n	8106a2a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 81069cc:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 81069d0:	d031      	beq.n	8106a36 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 81069d2:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 81069d6:	d828      	bhi.n	8106a2a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 81069d8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 81069dc:	d01a      	beq.n	8106a14 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 81069de:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 81069e2:	d822      	bhi.n	8106a2a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 81069e4:	2b00      	cmp	r3, #0
 81069e6:	d003      	beq.n	81069f0 <HAL_RCCEx_PeriphCLKConfig+0x498>
 81069e8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 81069ec:	d007      	beq.n	81069fe <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 81069ee:	e01c      	b.n	8106a2a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 81069f0:	4b4b      	ldr	r3, [pc, #300]	; (8106b20 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 81069f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81069f4:	4a4a      	ldr	r2, [pc, #296]	; (8106b20 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 81069f6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 81069fa:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 81069fc:	e01c      	b.n	8106a38 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 81069fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8106a02:	3308      	adds	r3, #8
 8106a04:	2100      	movs	r1, #0
 8106a06:	4618      	mov	r0, r3
 8106a08:	f002 f940 	bl	8108c8c <RCCEx_PLL2_Config>
 8106a0c:	4603      	mov	r3, r0
 8106a0e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8106a12:	e011      	b.n	8106a38 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8106a14:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8106a18:	3328      	adds	r3, #40	; 0x28
 8106a1a:	2100      	movs	r1, #0
 8106a1c:	4618      	mov	r0, r3
 8106a1e:	f002 f9e7 	bl	8108df0 <RCCEx_PLL3_Config>
 8106a22:	4603      	mov	r3, r0
 8106a24:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8106a28:	e006      	b.n	8106a38 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8106a2a:	2301      	movs	r3, #1
 8106a2c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8106a30:	e002      	b.n	8106a38 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8106a32:	bf00      	nop
 8106a34:	e000      	b.n	8106a38 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8106a36:	bf00      	nop
    }

    if (ret == HAL_OK)
 8106a38:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8106a3c:	2b00      	cmp	r3, #0
 8106a3e:	d10a      	bne.n	8106a56 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8106a40:	4b37      	ldr	r3, [pc, #220]	; (8106b20 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8106a42:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8106a44:	f423 41e0 	bic.w	r1, r3, #28672	; 0x7000
 8106a48:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8106a4c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8106a4e:	4a34      	ldr	r2, [pc, #208]	; (8106b20 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8106a50:	430b      	orrs	r3, r1
 8106a52:	6513      	str	r3, [r2, #80]	; 0x50
 8106a54:	e003      	b.n	8106a5e <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8106a56:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8106a5a:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8106a5e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8106a62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8106a66:	f402 5300 	and.w	r3, r2, #8192	; 0x2000
 8106a6a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8106a6e:	2300      	movs	r3, #0
 8106a70:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8106a74:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	; 0xe8
 8106a78:	460b      	mov	r3, r1
 8106a7a:	4313      	orrs	r3, r2
 8106a7c:	d056      	beq.n	8106b2c <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8106a7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8106a82:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8106a84:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8106a88:	d033      	beq.n	8106af2 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8106a8a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8106a8e:	d82c      	bhi.n	8106aea <HAL_RCCEx_PeriphCLKConfig+0x592>
 8106a90:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8106a94:	d02f      	beq.n	8106af6 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8106a96:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8106a9a:	d826      	bhi.n	8106aea <HAL_RCCEx_PeriphCLKConfig+0x592>
 8106a9c:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8106aa0:	d02b      	beq.n	8106afa <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8106aa2:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8106aa6:	d820      	bhi.n	8106aea <HAL_RCCEx_PeriphCLKConfig+0x592>
 8106aa8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8106aac:	d012      	beq.n	8106ad4 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8106aae:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8106ab2:	d81a      	bhi.n	8106aea <HAL_RCCEx_PeriphCLKConfig+0x592>
 8106ab4:	2b00      	cmp	r3, #0
 8106ab6:	d022      	beq.n	8106afe <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8106ab8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8106abc:	d115      	bne.n	8106aea <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8106abe:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8106ac2:	3308      	adds	r3, #8
 8106ac4:	2101      	movs	r1, #1
 8106ac6:	4618      	mov	r0, r3
 8106ac8:	f002 f8e0 	bl	8108c8c <RCCEx_PLL2_Config>
 8106acc:	4603      	mov	r3, r0
 8106ace:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8106ad2:	e015      	b.n	8106b00 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8106ad4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8106ad8:	3328      	adds	r3, #40	; 0x28
 8106ada:	2101      	movs	r1, #1
 8106adc:	4618      	mov	r0, r3
 8106ade:	f002 f987 	bl	8108df0 <RCCEx_PLL3_Config>
 8106ae2:	4603      	mov	r3, r0
 8106ae4:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8106ae8:	e00a      	b.n	8106b00 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8106aea:	2301      	movs	r3, #1
 8106aec:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8106af0:	e006      	b.n	8106b00 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8106af2:	bf00      	nop
 8106af4:	e004      	b.n	8106b00 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8106af6:	bf00      	nop
 8106af8:	e002      	b.n	8106b00 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8106afa:	bf00      	nop
 8106afc:	e000      	b.n	8106b00 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8106afe:	bf00      	nop
    }

    if (ret == HAL_OK)
 8106b00:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8106b04:	2b00      	cmp	r3, #0
 8106b06:	d10d      	bne.n	8106b24 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8106b08:	4b05      	ldr	r3, [pc, #20]	; (8106b20 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8106b0a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8106b0c:	f423 21e0 	bic.w	r1, r3, #458752	; 0x70000
 8106b10:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8106b14:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8106b16:	4a02      	ldr	r2, [pc, #8]	; (8106b20 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8106b18:	430b      	orrs	r3, r1
 8106b1a:	6513      	str	r3, [r2, #80]	; 0x50
 8106b1c:	e006      	b.n	8106b2c <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8106b1e:	bf00      	nop
 8106b20:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8106b24:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8106b28:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8106b2c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8106b30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8106b34:	f402 4380 	and.w	r3, r2, #16384	; 0x4000
 8106b38:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8106b3c:	2300      	movs	r3, #0
 8106b3e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8106b42:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	; 0xe0
 8106b46:	460b      	mov	r3, r1
 8106b48:	4313      	orrs	r3, r2
 8106b4a:	d055      	beq.n	8106bf8 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8106b4c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8106b50:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8106b54:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8106b58:	d033      	beq.n	8106bc2 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8106b5a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8106b5e:	d82c      	bhi.n	8106bba <HAL_RCCEx_PeriphCLKConfig+0x662>
 8106b60:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8106b64:	d02f      	beq.n	8106bc6 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8106b66:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8106b6a:	d826      	bhi.n	8106bba <HAL_RCCEx_PeriphCLKConfig+0x662>
 8106b6c:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8106b70:	d02b      	beq.n	8106bca <HAL_RCCEx_PeriphCLKConfig+0x672>
 8106b72:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8106b76:	d820      	bhi.n	8106bba <HAL_RCCEx_PeriphCLKConfig+0x662>
 8106b78:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8106b7c:	d012      	beq.n	8106ba4 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8106b7e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8106b82:	d81a      	bhi.n	8106bba <HAL_RCCEx_PeriphCLKConfig+0x662>
 8106b84:	2b00      	cmp	r3, #0
 8106b86:	d022      	beq.n	8106bce <HAL_RCCEx_PeriphCLKConfig+0x676>
 8106b88:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8106b8c:	d115      	bne.n	8106bba <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8106b8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8106b92:	3308      	adds	r3, #8
 8106b94:	2101      	movs	r1, #1
 8106b96:	4618      	mov	r0, r3
 8106b98:	f002 f878 	bl	8108c8c <RCCEx_PLL2_Config>
 8106b9c:	4603      	mov	r3, r0
 8106b9e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8106ba2:	e015      	b.n	8106bd0 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8106ba4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8106ba8:	3328      	adds	r3, #40	; 0x28
 8106baa:	2101      	movs	r1, #1
 8106bac:	4618      	mov	r0, r3
 8106bae:	f002 f91f 	bl	8108df0 <RCCEx_PLL3_Config>
 8106bb2:	4603      	mov	r3, r0
 8106bb4:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8106bb8:	e00a      	b.n	8106bd0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8106bba:	2301      	movs	r3, #1
 8106bbc:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8106bc0:	e006      	b.n	8106bd0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8106bc2:	bf00      	nop
 8106bc4:	e004      	b.n	8106bd0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8106bc6:	bf00      	nop
 8106bc8:	e002      	b.n	8106bd0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8106bca:	bf00      	nop
 8106bcc:	e000      	b.n	8106bd0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8106bce:	bf00      	nop
    }

    if (ret == HAL_OK)
 8106bd0:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8106bd4:	2b00      	cmp	r3, #0
 8106bd6:	d10b      	bne.n	8106bf0 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8106bd8:	4ba4      	ldr	r3, [pc, #656]	; (8106e6c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8106bda:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8106bdc:	f023 41e0 	bic.w	r1, r3, #1879048192	; 0x70000000
 8106be0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8106be4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8106be8:	4aa0      	ldr	r2, [pc, #640]	; (8106e6c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8106bea:	430b      	orrs	r3, r1
 8106bec:	6593      	str	r3, [r2, #88]	; 0x58
 8106bee:	e003      	b.n	8106bf8 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8106bf0:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8106bf4:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8106bf8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8106bfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8106c00:	f402 4300 	and.w	r3, r2, #32768	; 0x8000
 8106c04:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8106c08:	2300      	movs	r3, #0
 8106c0a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8106c0e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8106c12:	460b      	mov	r3, r1
 8106c14:	4313      	orrs	r3, r2
 8106c16:	d037      	beq.n	8106c88 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8106c18:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8106c1c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8106c1e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8106c22:	d00e      	beq.n	8106c42 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8106c24:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8106c28:	d816      	bhi.n	8106c58 <HAL_RCCEx_PeriphCLKConfig+0x700>
 8106c2a:	2b00      	cmp	r3, #0
 8106c2c:	d018      	beq.n	8106c60 <HAL_RCCEx_PeriphCLKConfig+0x708>
 8106c2e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8106c32:	d111      	bne.n	8106c58 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8106c34:	4b8d      	ldr	r3, [pc, #564]	; (8106e6c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8106c36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8106c38:	4a8c      	ldr	r2, [pc, #560]	; (8106e6c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8106c3a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8106c3e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8106c40:	e00f      	b.n	8106c62 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8106c42:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8106c46:	3308      	adds	r3, #8
 8106c48:	2101      	movs	r1, #1
 8106c4a:	4618      	mov	r0, r3
 8106c4c:	f002 f81e 	bl	8108c8c <RCCEx_PLL2_Config>
 8106c50:	4603      	mov	r3, r0
 8106c52:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8106c56:	e004      	b.n	8106c62 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8106c58:	2301      	movs	r3, #1
 8106c5a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8106c5e:	e000      	b.n	8106c62 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8106c60:	bf00      	nop
    }

    if (ret == HAL_OK)
 8106c62:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8106c66:	2b00      	cmp	r3, #0
 8106c68:	d10a      	bne.n	8106c80 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8106c6a:	4b80      	ldr	r3, [pc, #512]	; (8106e6c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8106c6c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8106c6e:	f023 5140 	bic.w	r1, r3, #805306368	; 0x30000000
 8106c72:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8106c76:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8106c78:	4a7c      	ldr	r2, [pc, #496]	; (8106e6c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8106c7a:	430b      	orrs	r3, r1
 8106c7c:	6513      	str	r3, [r2, #80]	; 0x50
 8106c7e:	e003      	b.n	8106c88 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8106c80:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8106c84:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8106c88:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8106c8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8106c90:	f002 7380 	and.w	r3, r2, #16777216	; 0x1000000
 8106c94:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8106c98:	2300      	movs	r3, #0
 8106c9a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8106c9e:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	; 0xd0
 8106ca2:	460b      	mov	r3, r1
 8106ca4:	4313      	orrs	r3, r2
 8106ca6:	d039      	beq.n	8106d1c <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8106ca8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8106cac:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8106cae:	2b03      	cmp	r3, #3
 8106cb0:	d81c      	bhi.n	8106cec <HAL_RCCEx_PeriphCLKConfig+0x794>
 8106cb2:	a201      	add	r2, pc, #4	; (adr r2, 8106cb8 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8106cb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8106cb8:	08106cf5 	.word	0x08106cf5
 8106cbc:	08106cc9 	.word	0x08106cc9
 8106cc0:	08106cd7 	.word	0x08106cd7
 8106cc4:	08106cf5 	.word	0x08106cf5
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8106cc8:	4b68      	ldr	r3, [pc, #416]	; (8106e6c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8106cca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8106ccc:	4a67      	ldr	r2, [pc, #412]	; (8106e6c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8106cce:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8106cd2:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8106cd4:	e00f      	b.n	8106cf6 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8106cd6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8106cda:	3308      	adds	r3, #8
 8106cdc:	2102      	movs	r1, #2
 8106cde:	4618      	mov	r0, r3
 8106ce0:	f001 ffd4 	bl	8108c8c <RCCEx_PLL2_Config>
 8106ce4:	4603      	mov	r3, r0
 8106ce6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8106cea:	e004      	b.n	8106cf6 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8106cec:	2301      	movs	r3, #1
 8106cee:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8106cf2:	e000      	b.n	8106cf6 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8106cf4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8106cf6:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8106cfa:	2b00      	cmp	r3, #0
 8106cfc:	d10a      	bne.n	8106d14 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8106cfe:	4b5b      	ldr	r3, [pc, #364]	; (8106e6c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8106d00:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8106d02:	f023 0103 	bic.w	r1, r3, #3
 8106d06:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8106d0a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8106d0c:	4a57      	ldr	r2, [pc, #348]	; (8106e6c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8106d0e:	430b      	orrs	r3, r1
 8106d10:	64d3      	str	r3, [r2, #76]	; 0x4c
 8106d12:	e003      	b.n	8106d1c <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8106d14:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8106d18:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8106d1c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8106d20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8106d24:	f402 0380 	and.w	r3, r2, #4194304	; 0x400000
 8106d28:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8106d2c:	2300      	movs	r3, #0
 8106d2e:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8106d32:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	; 0xc8
 8106d36:	460b      	mov	r3, r1
 8106d38:	4313      	orrs	r3, r2
 8106d3a:	f000 809f 	beq.w	8106e7c <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8106d3e:	4b4c      	ldr	r3, [pc, #304]	; (8106e70 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8106d40:	681b      	ldr	r3, [r3, #0]
 8106d42:	4a4b      	ldr	r2, [pc, #300]	; (8106e70 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8106d44:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8106d48:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8106d4a:	f7fb f943 	bl	8101fd4 <HAL_GetTick>
 8106d4e:	f8c7 0120 	str.w	r0, [r7, #288]	; 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8106d52:	e00b      	b.n	8106d6c <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8106d54:	f7fb f93e 	bl	8101fd4 <HAL_GetTick>
 8106d58:	4602      	mov	r2, r0
 8106d5a:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8106d5e:	1ad3      	subs	r3, r2, r3
 8106d60:	2b64      	cmp	r3, #100	; 0x64
 8106d62:	d903      	bls.n	8106d6c <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8106d64:	2303      	movs	r3, #3
 8106d66:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8106d6a:	e005      	b.n	8106d78 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8106d6c:	4b40      	ldr	r3, [pc, #256]	; (8106e70 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8106d6e:	681b      	ldr	r3, [r3, #0]
 8106d70:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8106d74:	2b00      	cmp	r3, #0
 8106d76:	d0ed      	beq.n	8106d54 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8106d78:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8106d7c:	2b00      	cmp	r3, #0
 8106d7e:	d179      	bne.n	8106e74 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8106d80:	4b3a      	ldr	r3, [pc, #232]	; (8106e6c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8106d82:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8106d84:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8106d88:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8106d8c:	4053      	eors	r3, r2
 8106d8e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8106d92:	2b00      	cmp	r3, #0
 8106d94:	d015      	beq.n	8106dc2 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8106d96:	4b35      	ldr	r3, [pc, #212]	; (8106e6c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8106d98:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8106d9a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8106d9e:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8106da2:	4b32      	ldr	r3, [pc, #200]	; (8106e6c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8106da4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8106da6:	4a31      	ldr	r2, [pc, #196]	; (8106e6c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8106da8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8106dac:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8106dae:	4b2f      	ldr	r3, [pc, #188]	; (8106e6c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8106db0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8106db2:	4a2e      	ldr	r2, [pc, #184]	; (8106e6c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8106db4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8106db8:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8106dba:	4a2c      	ldr	r2, [pc, #176]	; (8106e6c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8106dbc:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8106dc0:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8106dc2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8106dc6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8106dca:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8106dce:	d118      	bne.n	8106e02 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8106dd0:	f7fb f900 	bl	8101fd4 <HAL_GetTick>
 8106dd4:	f8c7 0120 	str.w	r0, [r7, #288]	; 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8106dd8:	e00d      	b.n	8106df6 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8106dda:	f7fb f8fb 	bl	8101fd4 <HAL_GetTick>
 8106dde:	4602      	mov	r2, r0
 8106de0:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8106de4:	1ad2      	subs	r2, r2, r3
 8106de6:	f241 3388 	movw	r3, #5000	; 0x1388
 8106dea:	429a      	cmp	r2, r3
 8106dec:	d903      	bls.n	8106df6 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8106dee:	2303      	movs	r3, #3
 8106df0:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
            break;
 8106df4:	e005      	b.n	8106e02 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8106df6:	4b1d      	ldr	r3, [pc, #116]	; (8106e6c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8106df8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8106dfa:	f003 0302 	and.w	r3, r3, #2
 8106dfe:	2b00      	cmp	r3, #0
 8106e00:	d0eb      	beq.n	8106dda <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8106e02:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8106e06:	2b00      	cmp	r3, #0
 8106e08:	d12b      	bne.n	8106e62 <HAL_RCCEx_PeriphCLKConfig+0x90a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8106e0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8106e0e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8106e12:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8106e16:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8106e1a:	d110      	bne.n	8106e3e <HAL_RCCEx_PeriphCLKConfig+0x8e6>
 8106e1c:	4b13      	ldr	r3, [pc, #76]	; (8106e6c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8106e1e:	691b      	ldr	r3, [r3, #16]
 8106e20:	f423 517c 	bic.w	r1, r3, #16128	; 0x3f00
 8106e24:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8106e28:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8106e2c:	091b      	lsrs	r3, r3, #4
 8106e2e:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8106e32:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8106e36:	4a0d      	ldr	r2, [pc, #52]	; (8106e6c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8106e38:	430b      	orrs	r3, r1
 8106e3a:	6113      	str	r3, [r2, #16]
 8106e3c:	e005      	b.n	8106e4a <HAL_RCCEx_PeriphCLKConfig+0x8f2>
 8106e3e:	4b0b      	ldr	r3, [pc, #44]	; (8106e6c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8106e40:	691b      	ldr	r3, [r3, #16]
 8106e42:	4a0a      	ldr	r2, [pc, #40]	; (8106e6c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8106e44:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8106e48:	6113      	str	r3, [r2, #16]
 8106e4a:	4b08      	ldr	r3, [pc, #32]	; (8106e6c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8106e4c:	6f19      	ldr	r1, [r3, #112]	; 0x70
 8106e4e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8106e52:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8106e56:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8106e5a:	4a04      	ldr	r2, [pc, #16]	; (8106e6c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8106e5c:	430b      	orrs	r3, r1
 8106e5e:	6713      	str	r3, [r2, #112]	; 0x70
 8106e60:	e00c      	b.n	8106e7c <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8106e62:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8106e66:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
 8106e6a:	e007      	b.n	8106e7c <HAL_RCCEx_PeriphCLKConfig+0x924>
 8106e6c:	58024400 	.word	0x58024400
 8106e70:	58024800 	.word	0x58024800
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8106e74:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8106e78:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8106e7c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8106e80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8106e84:	f002 0301 	and.w	r3, r2, #1
 8106e88:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8106e8c:	2300      	movs	r3, #0
 8106e8e:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8106e92:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8106e96:	460b      	mov	r3, r1
 8106e98:	4313      	orrs	r3, r2
 8106e9a:	f000 8089 	beq.w	8106fb0 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8106e9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8106ea2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8106ea4:	2b28      	cmp	r3, #40	; 0x28
 8106ea6:	d86b      	bhi.n	8106f80 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8106ea8:	a201      	add	r2, pc, #4	; (adr r2, 8106eb0 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8106eaa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8106eae:	bf00      	nop
 8106eb0:	08106f89 	.word	0x08106f89
 8106eb4:	08106f81 	.word	0x08106f81
 8106eb8:	08106f81 	.word	0x08106f81
 8106ebc:	08106f81 	.word	0x08106f81
 8106ec0:	08106f81 	.word	0x08106f81
 8106ec4:	08106f81 	.word	0x08106f81
 8106ec8:	08106f81 	.word	0x08106f81
 8106ecc:	08106f81 	.word	0x08106f81
 8106ed0:	08106f55 	.word	0x08106f55
 8106ed4:	08106f81 	.word	0x08106f81
 8106ed8:	08106f81 	.word	0x08106f81
 8106edc:	08106f81 	.word	0x08106f81
 8106ee0:	08106f81 	.word	0x08106f81
 8106ee4:	08106f81 	.word	0x08106f81
 8106ee8:	08106f81 	.word	0x08106f81
 8106eec:	08106f81 	.word	0x08106f81
 8106ef0:	08106f6b 	.word	0x08106f6b
 8106ef4:	08106f81 	.word	0x08106f81
 8106ef8:	08106f81 	.word	0x08106f81
 8106efc:	08106f81 	.word	0x08106f81
 8106f00:	08106f81 	.word	0x08106f81
 8106f04:	08106f81 	.word	0x08106f81
 8106f08:	08106f81 	.word	0x08106f81
 8106f0c:	08106f81 	.word	0x08106f81
 8106f10:	08106f89 	.word	0x08106f89
 8106f14:	08106f81 	.word	0x08106f81
 8106f18:	08106f81 	.word	0x08106f81
 8106f1c:	08106f81 	.word	0x08106f81
 8106f20:	08106f81 	.word	0x08106f81
 8106f24:	08106f81 	.word	0x08106f81
 8106f28:	08106f81 	.word	0x08106f81
 8106f2c:	08106f81 	.word	0x08106f81
 8106f30:	08106f89 	.word	0x08106f89
 8106f34:	08106f81 	.word	0x08106f81
 8106f38:	08106f81 	.word	0x08106f81
 8106f3c:	08106f81 	.word	0x08106f81
 8106f40:	08106f81 	.word	0x08106f81
 8106f44:	08106f81 	.word	0x08106f81
 8106f48:	08106f81 	.word	0x08106f81
 8106f4c:	08106f81 	.word	0x08106f81
 8106f50:	08106f89 	.word	0x08106f89
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8106f54:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8106f58:	3308      	adds	r3, #8
 8106f5a:	2101      	movs	r1, #1
 8106f5c:	4618      	mov	r0, r3
 8106f5e:	f001 fe95 	bl	8108c8c <RCCEx_PLL2_Config>
 8106f62:	4603      	mov	r3, r0
 8106f64:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8106f68:	e00f      	b.n	8106f8a <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8106f6a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8106f6e:	3328      	adds	r3, #40	; 0x28
 8106f70:	2101      	movs	r1, #1
 8106f72:	4618      	mov	r0, r3
 8106f74:	f001 ff3c 	bl	8108df0 <RCCEx_PLL3_Config>
 8106f78:	4603      	mov	r3, r0
 8106f7a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8106f7e:	e004      	b.n	8106f8a <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8106f80:	2301      	movs	r3, #1
 8106f82:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8106f86:	e000      	b.n	8106f8a <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8106f88:	bf00      	nop
    }

    if (ret == HAL_OK)
 8106f8a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8106f8e:	2b00      	cmp	r3, #0
 8106f90:	d10a      	bne.n	8106fa8 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8106f92:	4bbf      	ldr	r3, [pc, #764]	; (8107290 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8106f94:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8106f96:	f023 0138 	bic.w	r1, r3, #56	; 0x38
 8106f9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8106f9e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8106fa0:	4abb      	ldr	r2, [pc, #748]	; (8107290 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8106fa2:	430b      	orrs	r3, r1
 8106fa4:	6553      	str	r3, [r2, #84]	; 0x54
 8106fa6:	e003      	b.n	8106fb0 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8106fa8:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8106fac:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8106fb0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8106fb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8106fb8:	f002 0302 	and.w	r3, r2, #2
 8106fbc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8106fc0:	2300      	movs	r3, #0
 8106fc2:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8106fc6:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	; 0xb8
 8106fca:	460b      	mov	r3, r1
 8106fcc:	4313      	orrs	r3, r2
 8106fce:	d041      	beq.n	8107054 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8106fd0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8106fd4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8106fd6:	2b05      	cmp	r3, #5
 8106fd8:	d824      	bhi.n	8107024 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8106fda:	a201      	add	r2, pc, #4	; (adr r2, 8106fe0 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8106fdc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8106fe0:	0810702d 	.word	0x0810702d
 8106fe4:	08106ff9 	.word	0x08106ff9
 8106fe8:	0810700f 	.word	0x0810700f
 8106fec:	0810702d 	.word	0x0810702d
 8106ff0:	0810702d 	.word	0x0810702d
 8106ff4:	0810702d 	.word	0x0810702d
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8106ff8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8106ffc:	3308      	adds	r3, #8
 8106ffe:	2101      	movs	r1, #1
 8107000:	4618      	mov	r0, r3
 8107002:	f001 fe43 	bl	8108c8c <RCCEx_PLL2_Config>
 8107006:	4603      	mov	r3, r0
 8107008:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 810700c:	e00f      	b.n	810702e <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 810700e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8107012:	3328      	adds	r3, #40	; 0x28
 8107014:	2101      	movs	r1, #1
 8107016:	4618      	mov	r0, r3
 8107018:	f001 feea 	bl	8108df0 <RCCEx_PLL3_Config>
 810701c:	4603      	mov	r3, r0
 810701e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8107022:	e004      	b.n	810702e <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8107024:	2301      	movs	r3, #1
 8107026:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 810702a:	e000      	b.n	810702e <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 810702c:	bf00      	nop
    }

    if (ret == HAL_OK)
 810702e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8107032:	2b00      	cmp	r3, #0
 8107034:	d10a      	bne.n	810704c <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8107036:	4b96      	ldr	r3, [pc, #600]	; (8107290 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8107038:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 810703a:	f023 0107 	bic.w	r1, r3, #7
 810703e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8107042:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8107044:	4a92      	ldr	r2, [pc, #584]	; (8107290 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8107046:	430b      	orrs	r3, r1
 8107048:	6553      	str	r3, [r2, #84]	; 0x54
 810704a:	e003      	b.n	8107054 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 810704c:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8107050:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8107054:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8107058:	e9d3 2300 	ldrd	r2, r3, [r3]
 810705c:	f002 0304 	and.w	r3, r2, #4
 8107060:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8107064:	2300      	movs	r3, #0
 8107066:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 810706a:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	; 0xb0
 810706e:	460b      	mov	r3, r1
 8107070:	4313      	orrs	r3, r2
 8107072:	d044      	beq.n	81070fe <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8107074:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8107078:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 810707c:	2b05      	cmp	r3, #5
 810707e:	d825      	bhi.n	81070cc <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8107080:	a201      	add	r2, pc, #4	; (adr r2, 8107088 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8107082:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8107086:	bf00      	nop
 8107088:	081070d5 	.word	0x081070d5
 810708c:	081070a1 	.word	0x081070a1
 8107090:	081070b7 	.word	0x081070b7
 8107094:	081070d5 	.word	0x081070d5
 8107098:	081070d5 	.word	0x081070d5
 810709c:	081070d5 	.word	0x081070d5
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 81070a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81070a4:	3308      	adds	r3, #8
 81070a6:	2101      	movs	r1, #1
 81070a8:	4618      	mov	r0, r3
 81070aa:	f001 fdef 	bl	8108c8c <RCCEx_PLL2_Config>
 81070ae:	4603      	mov	r3, r0
 81070b0:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 81070b4:	e00f      	b.n	81070d6 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 81070b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81070ba:	3328      	adds	r3, #40	; 0x28
 81070bc:	2101      	movs	r1, #1
 81070be:	4618      	mov	r0, r3
 81070c0:	f001 fe96 	bl	8108df0 <RCCEx_PLL3_Config>
 81070c4:	4603      	mov	r3, r0
 81070c6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 81070ca:	e004      	b.n	81070d6 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 81070cc:	2301      	movs	r3, #1
 81070ce:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 81070d2:	e000      	b.n	81070d6 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 81070d4:	bf00      	nop
    }

    if (ret == HAL_OK)
 81070d6:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 81070da:	2b00      	cmp	r3, #0
 81070dc:	d10b      	bne.n	81070f6 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 81070de:	4b6c      	ldr	r3, [pc, #432]	; (8107290 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 81070e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 81070e2:	f023 0107 	bic.w	r1, r3, #7
 81070e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81070ea:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 81070ee:	4a68      	ldr	r2, [pc, #416]	; (8107290 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 81070f0:	430b      	orrs	r3, r1
 81070f2:	6593      	str	r3, [r2, #88]	; 0x58
 81070f4:	e003      	b.n	81070fe <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81070f6:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 81070fa:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 81070fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8107102:	e9d3 2300 	ldrd	r2, r3, [r3]
 8107106:	f002 0320 	and.w	r3, r2, #32
 810710a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 810710e:	2300      	movs	r3, #0
 8107110:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8107114:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8107118:	460b      	mov	r3, r1
 810711a:	4313      	orrs	r3, r2
 810711c:	d055      	beq.n	81071ca <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 810711e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8107122:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8107126:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 810712a:	d033      	beq.n	8107194 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 810712c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8107130:	d82c      	bhi.n	810718c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8107132:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8107136:	d02f      	beq.n	8107198 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8107138:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 810713c:	d826      	bhi.n	810718c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 810713e:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8107142:	d02b      	beq.n	810719c <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8107144:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8107148:	d820      	bhi.n	810718c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 810714a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 810714e:	d012      	beq.n	8107176 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8107150:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8107154:	d81a      	bhi.n	810718c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8107156:	2b00      	cmp	r3, #0
 8107158:	d022      	beq.n	81071a0 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 810715a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 810715e:	d115      	bne.n	810718c <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8107160:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8107164:	3308      	adds	r3, #8
 8107166:	2100      	movs	r1, #0
 8107168:	4618      	mov	r0, r3
 810716a:	f001 fd8f 	bl	8108c8c <RCCEx_PLL2_Config>
 810716e:	4603      	mov	r3, r0
 8107170:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8107174:	e015      	b.n	81071a2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8107176:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 810717a:	3328      	adds	r3, #40	; 0x28
 810717c:	2102      	movs	r1, #2
 810717e:	4618      	mov	r0, r3
 8107180:	f001 fe36 	bl	8108df0 <RCCEx_PLL3_Config>
 8107184:	4603      	mov	r3, r0
 8107186:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 810718a:	e00a      	b.n	81071a2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 810718c:	2301      	movs	r3, #1
 810718e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8107192:	e006      	b.n	81071a2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8107194:	bf00      	nop
 8107196:	e004      	b.n	81071a2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8107198:	bf00      	nop
 810719a:	e002      	b.n	81071a2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 810719c:	bf00      	nop
 810719e:	e000      	b.n	81071a2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 81071a0:	bf00      	nop
    }

    if (ret == HAL_OK)
 81071a2:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 81071a6:	2b00      	cmp	r3, #0
 81071a8:	d10b      	bne.n	81071c2 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 81071aa:	4b39      	ldr	r3, [pc, #228]	; (8107290 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 81071ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81071ae:	f023 41e0 	bic.w	r1, r3, #1879048192	; 0x70000000
 81071b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81071b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 81071ba:	4a35      	ldr	r2, [pc, #212]	; (8107290 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 81071bc:	430b      	orrs	r3, r1
 81071be:	6553      	str	r3, [r2, #84]	; 0x54
 81071c0:	e003      	b.n	81071ca <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81071c2:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 81071c6:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 81071ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81071ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 81071d2:	f002 0340 	and.w	r3, r2, #64	; 0x40
 81071d6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 81071da:	2300      	movs	r3, #0
 81071dc:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 81071e0:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	; 0xa0
 81071e4:	460b      	mov	r3, r1
 81071e6:	4313      	orrs	r3, r2
 81071e8:	d058      	beq.n	810729c <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 81071ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81071ee:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 81071f2:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 81071f6:	d033      	beq.n	8107260 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 81071f8:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 81071fc:	d82c      	bhi.n	8107258 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 81071fe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8107202:	d02f      	beq.n	8107264 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8107204:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8107208:	d826      	bhi.n	8107258 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 810720a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 810720e:	d02b      	beq.n	8107268 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8107210:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8107214:	d820      	bhi.n	8107258 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8107216:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 810721a:	d012      	beq.n	8107242 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 810721c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8107220:	d81a      	bhi.n	8107258 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8107222:	2b00      	cmp	r3, #0
 8107224:	d022      	beq.n	810726c <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8107226:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 810722a:	d115      	bne.n	8107258 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 810722c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8107230:	3308      	adds	r3, #8
 8107232:	2100      	movs	r1, #0
 8107234:	4618      	mov	r0, r3
 8107236:	f001 fd29 	bl	8108c8c <RCCEx_PLL2_Config>
 810723a:	4603      	mov	r3, r0
 810723c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8107240:	e015      	b.n	810726e <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8107242:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8107246:	3328      	adds	r3, #40	; 0x28
 8107248:	2102      	movs	r1, #2
 810724a:	4618      	mov	r0, r3
 810724c:	f001 fdd0 	bl	8108df0 <RCCEx_PLL3_Config>
 8107250:	4603      	mov	r3, r0
 8107252:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8107256:	e00a      	b.n	810726e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8107258:	2301      	movs	r3, #1
 810725a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 810725e:	e006      	b.n	810726e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8107260:	bf00      	nop
 8107262:	e004      	b.n	810726e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8107264:	bf00      	nop
 8107266:	e002      	b.n	810726e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8107268:	bf00      	nop
 810726a:	e000      	b.n	810726e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 810726c:	bf00      	nop
    }

    if (ret == HAL_OK)
 810726e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8107272:	2b00      	cmp	r3, #0
 8107274:	d10e      	bne.n	8107294 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8107276:	4b06      	ldr	r3, [pc, #24]	; (8107290 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8107278:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 810727a:	f423 51e0 	bic.w	r1, r3, #7168	; 0x1c00
 810727e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8107282:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8107286:	4a02      	ldr	r2, [pc, #8]	; (8107290 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8107288:	430b      	orrs	r3, r1
 810728a:	6593      	str	r3, [r2, #88]	; 0x58
 810728c:	e006      	b.n	810729c <HAL_RCCEx_PeriphCLKConfig+0xd44>
 810728e:	bf00      	nop
 8107290:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8107294:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8107298:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 810729c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81072a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 81072a4:	f002 0380 	and.w	r3, r2, #128	; 0x80
 81072a8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 81072ac:	2300      	movs	r3, #0
 81072ae:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 81072b2:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	; 0x98
 81072b6:	460b      	mov	r3, r1
 81072b8:	4313      	orrs	r3, r2
 81072ba:	d055      	beq.n	8107368 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 81072bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81072c0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 81072c4:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 81072c8:	d033      	beq.n	8107332 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 81072ca:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 81072ce:	d82c      	bhi.n	810732a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 81072d0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 81072d4:	d02f      	beq.n	8107336 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 81072d6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 81072da:	d826      	bhi.n	810732a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 81072dc:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 81072e0:	d02b      	beq.n	810733a <HAL_RCCEx_PeriphCLKConfig+0xde2>
 81072e2:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 81072e6:	d820      	bhi.n	810732a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 81072e8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 81072ec:	d012      	beq.n	8107314 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 81072ee:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 81072f2:	d81a      	bhi.n	810732a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 81072f4:	2b00      	cmp	r3, #0
 81072f6:	d022      	beq.n	810733e <HAL_RCCEx_PeriphCLKConfig+0xde6>
 81072f8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 81072fc:	d115      	bne.n	810732a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 81072fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8107302:	3308      	adds	r3, #8
 8107304:	2100      	movs	r1, #0
 8107306:	4618      	mov	r0, r3
 8107308:	f001 fcc0 	bl	8108c8c <RCCEx_PLL2_Config>
 810730c:	4603      	mov	r3, r0
 810730e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8107312:	e015      	b.n	8107340 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8107314:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8107318:	3328      	adds	r3, #40	; 0x28
 810731a:	2102      	movs	r1, #2
 810731c:	4618      	mov	r0, r3
 810731e:	f001 fd67 	bl	8108df0 <RCCEx_PLL3_Config>
 8107322:	4603      	mov	r3, r0
 8107324:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8107328:	e00a      	b.n	8107340 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 810732a:	2301      	movs	r3, #1
 810732c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8107330:	e006      	b.n	8107340 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8107332:	bf00      	nop
 8107334:	e004      	b.n	8107340 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8107336:	bf00      	nop
 8107338:	e002      	b.n	8107340 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 810733a:	bf00      	nop
 810733c:	e000      	b.n	8107340 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 810733e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8107340:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8107344:	2b00      	cmp	r3, #0
 8107346:	d10b      	bne.n	8107360 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8107348:	4ba1      	ldr	r3, [pc, #644]	; (81075d0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 810734a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 810734c:	f423 4160 	bic.w	r1, r3, #57344	; 0xe000
 8107350:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8107354:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8107358:	4a9d      	ldr	r2, [pc, #628]	; (81075d0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 810735a:	430b      	orrs	r3, r1
 810735c:	6593      	str	r3, [r2, #88]	; 0x58
 810735e:	e003      	b.n	8107368 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8107360:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8107364:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8107368:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 810736c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8107370:	f002 0308 	and.w	r3, r2, #8
 8107374:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8107378:	2300      	movs	r3, #0
 810737a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 810737e:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	; 0x90
 8107382:	460b      	mov	r3, r1
 8107384:	4313      	orrs	r3, r2
 8107386:	d01e      	beq.n	81073c6 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8107388:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 810738c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8107390:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8107394:	d10c      	bne.n	81073b0 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8107396:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 810739a:	3328      	adds	r3, #40	; 0x28
 810739c:	2102      	movs	r1, #2
 810739e:	4618      	mov	r0, r3
 81073a0:	f001 fd26 	bl	8108df0 <RCCEx_PLL3_Config>
 81073a4:	4603      	mov	r3, r0
 81073a6:	2b00      	cmp	r3, #0
 81073a8:	d002      	beq.n	81073b0 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 81073aa:	2301      	movs	r3, #1
 81073ac:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 81073b0:	4b87      	ldr	r3, [pc, #540]	; (81075d0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 81073b2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81073b4:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 81073b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81073bc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 81073c0:	4a83      	ldr	r2, [pc, #524]	; (81075d0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 81073c2:	430b      	orrs	r3, r1
 81073c4:	6553      	str	r3, [r2, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 81073c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81073ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 81073ce:	f002 0310 	and.w	r3, r2, #16
 81073d2:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 81073d6:	2300      	movs	r3, #0
 81073d8:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 81073dc:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	; 0x88
 81073e0:	460b      	mov	r3, r1
 81073e2:	4313      	orrs	r3, r2
 81073e4:	d01e      	beq.n	8107424 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 81073e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81073ea:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 81073ee:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 81073f2:	d10c      	bne.n	810740e <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 81073f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81073f8:	3328      	adds	r3, #40	; 0x28
 81073fa:	2102      	movs	r1, #2
 81073fc:	4618      	mov	r0, r3
 81073fe:	f001 fcf7 	bl	8108df0 <RCCEx_PLL3_Config>
 8107402:	4603      	mov	r3, r0
 8107404:	2b00      	cmp	r3, #0
 8107406:	d002      	beq.n	810740e <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8107408:	2301      	movs	r3, #1
 810740a:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 810740e:	4b70      	ldr	r3, [pc, #448]	; (81075d0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8107410:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8107412:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8107416:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 810741a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 810741e:	4a6c      	ldr	r2, [pc, #432]	; (81075d0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8107420:	430b      	orrs	r3, r1
 8107422:	6593      	str	r3, [r2, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8107424:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8107428:	e9d3 2300 	ldrd	r2, r3, [r3]
 810742c:	f402 2300 	and.w	r3, r2, #524288	; 0x80000
 8107430:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8107434:	2300      	movs	r3, #0
 8107436:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 810743a:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	; 0x80
 810743e:	460b      	mov	r3, r1
 8107440:	4313      	orrs	r3, r2
 8107442:	d03e      	beq.n	81074c2 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8107444:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8107448:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 810744c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8107450:	d022      	beq.n	8107498 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8107452:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8107456:	d81b      	bhi.n	8107490 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8107458:	2b00      	cmp	r3, #0
 810745a:	d003      	beq.n	8107464 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 810745c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8107460:	d00b      	beq.n	810747a <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8107462:	e015      	b.n	8107490 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8107464:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8107468:	3308      	adds	r3, #8
 810746a:	2100      	movs	r1, #0
 810746c:	4618      	mov	r0, r3
 810746e:	f001 fc0d 	bl	8108c8c <RCCEx_PLL2_Config>
 8107472:	4603      	mov	r3, r0
 8107474:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8107478:	e00f      	b.n	810749a <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 810747a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 810747e:	3328      	adds	r3, #40	; 0x28
 8107480:	2102      	movs	r1, #2
 8107482:	4618      	mov	r0, r3
 8107484:	f001 fcb4 	bl	8108df0 <RCCEx_PLL3_Config>
 8107488:	4603      	mov	r3, r0
 810748a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 810748e:	e004      	b.n	810749a <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8107490:	2301      	movs	r3, #1
 8107492:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8107496:	e000      	b.n	810749a <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8107498:	bf00      	nop
    }

    if (ret == HAL_OK)
 810749a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 810749e:	2b00      	cmp	r3, #0
 81074a0:	d10b      	bne.n	81074ba <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 81074a2:	4b4b      	ldr	r3, [pc, #300]	; (81075d0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 81074a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 81074a6:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 81074aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81074ae:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 81074b2:	4a47      	ldr	r2, [pc, #284]	; (81075d0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 81074b4:	430b      	orrs	r3, r1
 81074b6:	6593      	str	r3, [r2, #88]	; 0x58
 81074b8:	e003      	b.n	81074c2 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81074ba:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 81074be:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 81074c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81074c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 81074ca:	f402 2380 	and.w	r3, r2, #262144	; 0x40000
 81074ce:	67bb      	str	r3, [r7, #120]	; 0x78
 81074d0:	2300      	movs	r3, #0
 81074d2:	67fb      	str	r3, [r7, #124]	; 0x7c
 81074d4:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	; 0x78
 81074d8:	460b      	mov	r3, r1
 81074da:	4313      	orrs	r3, r2
 81074dc:	d03b      	beq.n	8107556 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 81074de:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81074e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 81074e6:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 81074ea:	d01f      	beq.n	810752c <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 81074ec:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 81074f0:	d818      	bhi.n	8107524 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 81074f2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 81074f6:	d003      	beq.n	8107500 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 81074f8:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 81074fc:	d007      	beq.n	810750e <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 81074fe:	e011      	b.n	8107524 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8107500:	4b33      	ldr	r3, [pc, #204]	; (81075d0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8107502:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8107504:	4a32      	ldr	r2, [pc, #200]	; (81075d0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8107506:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 810750a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 810750c:	e00f      	b.n	810752e <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 810750e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8107512:	3328      	adds	r3, #40	; 0x28
 8107514:	2101      	movs	r1, #1
 8107516:	4618      	mov	r0, r3
 8107518:	f001 fc6a 	bl	8108df0 <RCCEx_PLL3_Config>
 810751c:	4603      	mov	r3, r0
 810751e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8107522:	e004      	b.n	810752e <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8107524:	2301      	movs	r3, #1
 8107526:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 810752a:	e000      	b.n	810752e <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 810752c:	bf00      	nop
    }

    if (ret == HAL_OK)
 810752e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8107532:	2b00      	cmp	r3, #0
 8107534:	d10b      	bne.n	810754e <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8107536:	4b26      	ldr	r3, [pc, #152]	; (81075d0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8107538:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 810753a:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 810753e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8107542:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8107546:	4a22      	ldr	r2, [pc, #136]	; (81075d0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8107548:	430b      	orrs	r3, r1
 810754a:	6553      	str	r3, [r2, #84]	; 0x54
 810754c:	e003      	b.n	8107556 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 810754e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8107552:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8107556:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 810755a:	e9d3 2300 	ldrd	r2, r3, [r3]
 810755e:	f402 3380 	and.w	r3, r2, #65536	; 0x10000
 8107562:	673b      	str	r3, [r7, #112]	; 0x70
 8107564:	2300      	movs	r3, #0
 8107566:	677b      	str	r3, [r7, #116]	; 0x74
 8107568:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	; 0x70
 810756c:	460b      	mov	r3, r1
 810756e:	4313      	orrs	r3, r2
 8107570:	d034      	beq.n	81075dc <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8107572:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8107576:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8107578:	2b00      	cmp	r3, #0
 810757a:	d003      	beq.n	8107584 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 810757c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8107580:	d007      	beq.n	8107592 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8107582:	e011      	b.n	81075a8 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8107584:	4b12      	ldr	r3, [pc, #72]	; (81075d0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8107586:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8107588:	4a11      	ldr	r2, [pc, #68]	; (81075d0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 810758a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 810758e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8107590:	e00e      	b.n	81075b0 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8107592:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8107596:	3308      	adds	r3, #8
 8107598:	2102      	movs	r1, #2
 810759a:	4618      	mov	r0, r3
 810759c:	f001 fb76 	bl	8108c8c <RCCEx_PLL2_Config>
 81075a0:	4603      	mov	r3, r0
 81075a2:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 81075a6:	e003      	b.n	81075b0 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 81075a8:	2301      	movs	r3, #1
 81075aa:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 81075ae:	bf00      	nop
    }

    if (ret == HAL_OK)
 81075b0:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 81075b4:	2b00      	cmp	r3, #0
 81075b6:	d10d      	bne.n	81075d4 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 81075b8:	4b05      	ldr	r3, [pc, #20]	; (81075d0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 81075ba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 81075bc:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 81075c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81075c4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 81075c6:	4a02      	ldr	r2, [pc, #8]	; (81075d0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 81075c8:	430b      	orrs	r3, r1
 81075ca:	64d3      	str	r3, [r2, #76]	; 0x4c
 81075cc:	e006      	b.n	81075dc <HAL_RCCEx_PeriphCLKConfig+0x1084>
 81075ce:	bf00      	nop
 81075d0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 81075d4:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 81075d8:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 81075dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81075e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 81075e4:	f002 5300 	and.w	r3, r2, #536870912	; 0x20000000
 81075e8:	66bb      	str	r3, [r7, #104]	; 0x68
 81075ea:	2300      	movs	r3, #0
 81075ec:	66fb      	str	r3, [r7, #108]	; 0x6c
 81075ee:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	; 0x68
 81075f2:	460b      	mov	r3, r1
 81075f4:	4313      	orrs	r3, r2
 81075f6:	d00c      	beq.n	8107612 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 81075f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81075fc:	3328      	adds	r3, #40	; 0x28
 81075fe:	2102      	movs	r1, #2
 8107600:	4618      	mov	r0, r3
 8107602:	f001 fbf5 	bl	8108df0 <RCCEx_PLL3_Config>
 8107606:	4603      	mov	r3, r0
 8107608:	2b00      	cmp	r3, #0
 810760a:	d002      	beq.n	8107612 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 810760c:	2301      	movs	r3, #1
 810760e:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8107612:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8107616:	e9d3 2300 	ldrd	r2, r3, [r3]
 810761a:	f402 3300 	and.w	r3, r2, #131072	; 0x20000
 810761e:	663b      	str	r3, [r7, #96]	; 0x60
 8107620:	2300      	movs	r3, #0
 8107622:	667b      	str	r3, [r7, #100]	; 0x64
 8107624:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	; 0x60
 8107628:	460b      	mov	r3, r1
 810762a:	4313      	orrs	r3, r2
 810762c:	d038      	beq.n	81076a0 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 810762e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8107632:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8107636:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 810763a:	d018      	beq.n	810766e <HAL_RCCEx_PeriphCLKConfig+0x1116>
 810763c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8107640:	d811      	bhi.n	8107666 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8107642:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8107646:	d014      	beq.n	8107672 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8107648:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 810764c:	d80b      	bhi.n	8107666 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 810764e:	2b00      	cmp	r3, #0
 8107650:	d011      	beq.n	8107676 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8107652:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8107656:	d106      	bne.n	8107666 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8107658:	4bc3      	ldr	r3, [pc, #780]	; (8107968 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 810765a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810765c:	4ac2      	ldr	r2, [pc, #776]	; (8107968 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 810765e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8107662:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8107664:	e008      	b.n	8107678 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8107666:	2301      	movs	r3, #1
 8107668:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 810766c:	e004      	b.n	8107678 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 810766e:	bf00      	nop
 8107670:	e002      	b.n	8107678 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8107672:	bf00      	nop
 8107674:	e000      	b.n	8107678 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8107676:	bf00      	nop
    }

    if (ret == HAL_OK)
 8107678:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 810767c:	2b00      	cmp	r3, #0
 810767e:	d10b      	bne.n	8107698 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8107680:	4bb9      	ldr	r3, [pc, #740]	; (8107968 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8107682:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8107684:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8107688:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 810768c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8107690:	4ab5      	ldr	r2, [pc, #724]	; (8107968 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8107692:	430b      	orrs	r3, r1
 8107694:	6553      	str	r3, [r2, #84]	; 0x54
 8107696:	e003      	b.n	81076a0 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8107698:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 810769c:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 81076a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81076a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 81076a8:	f402 1380 	and.w	r3, r2, #1048576	; 0x100000
 81076ac:	65bb      	str	r3, [r7, #88]	; 0x58
 81076ae:	2300      	movs	r3, #0
 81076b0:	65fb      	str	r3, [r7, #92]	; 0x5c
 81076b2:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	; 0x58
 81076b6:	460b      	mov	r3, r1
 81076b8:	4313      	orrs	r3, r2
 81076ba:	d009      	beq.n	81076d0 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 81076bc:	4baa      	ldr	r3, [pc, #680]	; (8107968 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 81076be:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 81076c0:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 81076c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81076c8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 81076ca:	4aa7      	ldr	r2, [pc, #668]	; (8107968 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 81076cc:	430b      	orrs	r3, r1
 81076ce:	6513      	str	r3, [r2, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 81076d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81076d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 81076d8:	f002 5380 	and.w	r3, r2, #268435456	; 0x10000000
 81076dc:	653b      	str	r3, [r7, #80]	; 0x50
 81076de:	2300      	movs	r3, #0
 81076e0:	657b      	str	r3, [r7, #84]	; 0x54
 81076e2:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	; 0x50
 81076e6:	460b      	mov	r3, r1
 81076e8:	4313      	orrs	r3, r2
 81076ea:	d00a      	beq.n	8107702 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 81076ec:	4b9e      	ldr	r3, [pc, #632]	; (8107968 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 81076ee:	691b      	ldr	r3, [r3, #16]
 81076f0:	f423 4180 	bic.w	r1, r3, #16384	; 0x4000
 81076f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81076f8:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 81076fc:	4a9a      	ldr	r2, [pc, #616]	; (8107968 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 81076fe:	430b      	orrs	r3, r1
 8107700:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8107702:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8107706:	e9d3 2300 	ldrd	r2, r3, [r3]
 810770a:	f402 1300 	and.w	r3, r2, #2097152	; 0x200000
 810770e:	64bb      	str	r3, [r7, #72]	; 0x48
 8107710:	2300      	movs	r3, #0
 8107712:	64fb      	str	r3, [r7, #76]	; 0x4c
 8107714:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	; 0x48
 8107718:	460b      	mov	r3, r1
 810771a:	4313      	orrs	r3, r2
 810771c:	d009      	beq.n	8107732 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 810771e:	4b92      	ldr	r3, [pc, #584]	; (8107968 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8107720:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8107722:	f023 7180 	bic.w	r1, r3, #16777216	; 0x1000000
 8107726:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 810772a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 810772c:	4a8e      	ldr	r2, [pc, #568]	; (8107968 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 810772e:	430b      	orrs	r3, r1
 8107730:	6513      	str	r3, [r2, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8107732:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8107736:	e9d3 2300 	ldrd	r2, r3, [r3]
 810773a:	f002 4380 	and.w	r3, r2, #1073741824	; 0x40000000
 810773e:	643b      	str	r3, [r7, #64]	; 0x40
 8107740:	2300      	movs	r3, #0
 8107742:	647b      	str	r3, [r7, #68]	; 0x44
 8107744:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	; 0x40
 8107748:	460b      	mov	r3, r1
 810774a:	4313      	orrs	r3, r2
 810774c:	d00e      	beq.n	810776c <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 810774e:	4b86      	ldr	r3, [pc, #536]	; (8107968 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8107750:	691b      	ldr	r3, [r3, #16]
 8107752:	4a85      	ldr	r2, [pc, #532]	; (8107968 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8107754:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8107758:	6113      	str	r3, [r2, #16]
 810775a:	4b83      	ldr	r3, [pc, #524]	; (8107968 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 810775c:	6919      	ldr	r1, [r3, #16]
 810775e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8107762:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 8107766:	4a80      	ldr	r2, [pc, #512]	; (8107968 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8107768:	430b      	orrs	r3, r1
 810776a:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 810776c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8107770:	e9d3 2300 	ldrd	r2, r3, [r3]
 8107774:	f002 4300 	and.w	r3, r2, #2147483648	; 0x80000000
 8107778:	63bb      	str	r3, [r7, #56]	; 0x38
 810777a:	2300      	movs	r3, #0
 810777c:	63fb      	str	r3, [r7, #60]	; 0x3c
 810777e:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	; 0x38
 8107782:	460b      	mov	r3, r1
 8107784:	4313      	orrs	r3, r2
 8107786:	d009      	beq.n	810779c <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8107788:	4b77      	ldr	r3, [pc, #476]	; (8107968 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 810778a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 810778c:	f023 5140 	bic.w	r1, r3, #805306368	; 0x30000000
 8107790:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8107794:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8107796:	4a74      	ldr	r2, [pc, #464]	; (8107968 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8107798:	430b      	orrs	r3, r1
 810779a:	64d3      	str	r3, [r2, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 810779c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81077a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 81077a4:	f402 0300 	and.w	r3, r2, #8388608	; 0x800000
 81077a8:	633b      	str	r3, [r7, #48]	; 0x30
 81077aa:	2300      	movs	r3, #0
 81077ac:	637b      	str	r3, [r7, #52]	; 0x34
 81077ae:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	; 0x30
 81077b2:	460b      	mov	r3, r1
 81077b4:	4313      	orrs	r3, r2
 81077b6:	d00a      	beq.n	81077ce <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 81077b8:	4b6b      	ldr	r3, [pc, #428]	; (8107968 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 81077ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81077bc:	f423 0140 	bic.w	r1, r3, #12582912	; 0xc00000
 81077c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81077c4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 81077c8:	4a67      	ldr	r2, [pc, #412]	; (8107968 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 81077ca:	430b      	orrs	r3, r1
 81077cc:	6553      	str	r3, [r2, #84]	; 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 81077ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81077d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 81077d6:	2100      	movs	r1, #0
 81077d8:	62b9      	str	r1, [r7, #40]	; 0x28
 81077da:	f003 0301 	and.w	r3, r3, #1
 81077de:	62fb      	str	r3, [r7, #44]	; 0x2c
 81077e0:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	; 0x28
 81077e4:	460b      	mov	r3, r1
 81077e6:	4313      	orrs	r3, r2
 81077e8:	d011      	beq.n	810780e <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 81077ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81077ee:	3308      	adds	r3, #8
 81077f0:	2100      	movs	r1, #0
 81077f2:	4618      	mov	r0, r3
 81077f4:	f001 fa4a 	bl	8108c8c <RCCEx_PLL2_Config>
 81077f8:	4603      	mov	r3, r0
 81077fa:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 81077fe:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8107802:	2b00      	cmp	r3, #0
 8107804:	d003      	beq.n	810780e <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8107806:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 810780a:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 810780e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8107812:	e9d3 2300 	ldrd	r2, r3, [r3]
 8107816:	2100      	movs	r1, #0
 8107818:	6239      	str	r1, [r7, #32]
 810781a:	f003 0302 	and.w	r3, r3, #2
 810781e:	627b      	str	r3, [r7, #36]	; 0x24
 8107820:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8107824:	460b      	mov	r3, r1
 8107826:	4313      	orrs	r3, r2
 8107828:	d011      	beq.n	810784e <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 810782a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 810782e:	3308      	adds	r3, #8
 8107830:	2101      	movs	r1, #1
 8107832:	4618      	mov	r0, r3
 8107834:	f001 fa2a 	bl	8108c8c <RCCEx_PLL2_Config>
 8107838:	4603      	mov	r3, r0
 810783a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 810783e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8107842:	2b00      	cmp	r3, #0
 8107844:	d003      	beq.n	810784e <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8107846:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 810784a:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 810784e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8107852:	e9d3 2300 	ldrd	r2, r3, [r3]
 8107856:	2100      	movs	r1, #0
 8107858:	61b9      	str	r1, [r7, #24]
 810785a:	f003 0304 	and.w	r3, r3, #4
 810785e:	61fb      	str	r3, [r7, #28]
 8107860:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8107864:	460b      	mov	r3, r1
 8107866:	4313      	orrs	r3, r2
 8107868:	d011      	beq.n	810788e <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 810786a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 810786e:	3308      	adds	r3, #8
 8107870:	2102      	movs	r1, #2
 8107872:	4618      	mov	r0, r3
 8107874:	f001 fa0a 	bl	8108c8c <RCCEx_PLL2_Config>
 8107878:	4603      	mov	r3, r0
 810787a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 810787e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8107882:	2b00      	cmp	r3, #0
 8107884:	d003      	beq.n	810788e <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8107886:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 810788a:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 810788e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8107892:	e9d3 2300 	ldrd	r2, r3, [r3]
 8107896:	2100      	movs	r1, #0
 8107898:	6139      	str	r1, [r7, #16]
 810789a:	f003 0308 	and.w	r3, r3, #8
 810789e:	617b      	str	r3, [r7, #20]
 81078a0:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 81078a4:	460b      	mov	r3, r1
 81078a6:	4313      	orrs	r3, r2
 81078a8:	d011      	beq.n	81078ce <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 81078aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81078ae:	3328      	adds	r3, #40	; 0x28
 81078b0:	2100      	movs	r1, #0
 81078b2:	4618      	mov	r0, r3
 81078b4:	f001 fa9c 	bl	8108df0 <RCCEx_PLL3_Config>
 81078b8:	4603      	mov	r3, r0
 81078ba:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
  
    if (ret == HAL_OK)
 81078be:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 81078c2:	2b00      	cmp	r3, #0
 81078c4:	d003      	beq.n	81078ce <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 81078c6:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 81078ca:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 81078ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81078d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 81078d6:	2100      	movs	r1, #0
 81078d8:	60b9      	str	r1, [r7, #8]
 81078da:	f003 0310 	and.w	r3, r3, #16
 81078de:	60fb      	str	r3, [r7, #12]
 81078e0:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 81078e4:	460b      	mov	r3, r1
 81078e6:	4313      	orrs	r3, r2
 81078e8:	d011      	beq.n	810790e <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 81078ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81078ee:	3328      	adds	r3, #40	; 0x28
 81078f0:	2101      	movs	r1, #1
 81078f2:	4618      	mov	r0, r3
 81078f4:	f001 fa7c 	bl	8108df0 <RCCEx_PLL3_Config>
 81078f8:	4603      	mov	r3, r0
 81078fa:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 81078fe:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8107902:	2b00      	cmp	r3, #0
 8107904:	d003      	beq.n	810790e <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8107906:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 810790a:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 810790e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8107912:	e9d3 2300 	ldrd	r2, r3, [r3]
 8107916:	2100      	movs	r1, #0
 8107918:	6039      	str	r1, [r7, #0]
 810791a:	f003 0320 	and.w	r3, r3, #32
 810791e:	607b      	str	r3, [r7, #4]
 8107920:	e9d7 1200 	ldrd	r1, r2, [r7]
 8107924:	460b      	mov	r3, r1
 8107926:	4313      	orrs	r3, r2
 8107928:	d011      	beq.n	810794e <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 810792a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 810792e:	3328      	adds	r3, #40	; 0x28
 8107930:	2102      	movs	r1, #2
 8107932:	4618      	mov	r0, r3
 8107934:	f001 fa5c 	bl	8108df0 <RCCEx_PLL3_Config>
 8107938:	4603      	mov	r3, r0
 810793a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 810793e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8107942:	2b00      	cmp	r3, #0
 8107944:	d003      	beq.n	810794e <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8107946:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 810794a:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    } 
  }

  if (status == HAL_OK)
 810794e:	f897 3126 	ldrb.w	r3, [r7, #294]	; 0x126
 8107952:	2b00      	cmp	r3, #0
 8107954:	d101      	bne.n	810795a <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8107956:	2300      	movs	r3, #0
 8107958:	e000      	b.n	810795c <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 810795a:	2301      	movs	r3, #1
}
 810795c:	4618      	mov	r0, r3
 810795e:	f507 7794 	add.w	r7, r7, #296	; 0x128
 8107962:	46bd      	mov	sp, r7
 8107964:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8107968:	58024400 	.word	0x58024400

0810796c <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 810796c:	b580      	push	{r7, lr}
 810796e:	b090      	sub	sp, #64	; 0x40
 8107970:	af00      	add	r7, sp, #0
 8107972:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8107976:	e9d7 2300 	ldrd	r2, r3, [r7]
 810797a:	f5a2 7180 	sub.w	r1, r2, #256	; 0x100
 810797e:	430b      	orrs	r3, r1
 8107980:	f040 8094 	bne.w	8107aac <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 8107984:	4b9e      	ldr	r3, [pc, #632]	; (8107c00 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8107986:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8107988:	f003 0307 	and.w	r3, r3, #7
 810798c:	633b      	str	r3, [r7, #48]	; 0x30

    switch (saiclocksource)
 810798e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8107990:	2b04      	cmp	r3, #4
 8107992:	f200 8087 	bhi.w	8107aa4 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 8107996:	a201      	add	r2, pc, #4	; (adr r2, 810799c <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 8107998:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810799c:	081079b1 	.word	0x081079b1
 81079a0:	081079d9 	.word	0x081079d9
 81079a4:	08107a01 	.word	0x08107a01
 81079a8:	08107a9d 	.word	0x08107a9d
 81079ac:	08107a29 	.word	0x08107a29
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 81079b0:	4b93      	ldr	r3, [pc, #588]	; (8107c00 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 81079b2:	681b      	ldr	r3, [r3, #0]
 81079b4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 81079b8:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 81079bc:	d108      	bne.n	81079d0 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 81079be:	f107 0324 	add.w	r3, r7, #36	; 0x24
 81079c2:	4618      	mov	r0, r3
 81079c4:	f001 f810 	bl	81089e8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 81079c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 81079ca:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 81079cc:	f000 bd45 	b.w	810845a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 81079d0:	2300      	movs	r3, #0
 81079d2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 81079d4:	f000 bd41 	b.w	810845a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 81079d8:	4b89      	ldr	r3, [pc, #548]	; (8107c00 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 81079da:	681b      	ldr	r3, [r3, #0]
 81079dc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 81079e0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 81079e4:	d108      	bne.n	81079f8 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 81079e6:	f107 0318 	add.w	r3, r7, #24
 81079ea:	4618      	mov	r0, r3
 81079ec:	f000 fd54 	bl	8108498 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 81079f0:	69bb      	ldr	r3, [r7, #24]
 81079f2:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 81079f4:	f000 bd31 	b.w	810845a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 81079f8:	2300      	movs	r3, #0
 81079fa:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 81079fc:	f000 bd2d 	b.w	810845a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8107a00:	4b7f      	ldr	r3, [pc, #508]	; (8107c00 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8107a02:	681b      	ldr	r3, [r3, #0]
 8107a04:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8107a08:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8107a0c:	d108      	bne.n	8107a20 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8107a0e:	f107 030c 	add.w	r3, r7, #12
 8107a12:	4618      	mov	r0, r3
 8107a14:	f000 fe94 	bl	8108740 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8107a18:	68fb      	ldr	r3, [r7, #12]
 8107a1a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8107a1c:	f000 bd1d 	b.w	810845a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8107a20:	2300      	movs	r3, #0
 8107a22:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8107a24:	f000 bd19 	b.w	810845a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8107a28:	4b75      	ldr	r3, [pc, #468]	; (8107c00 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8107a2a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8107a2c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8107a30:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8107a32:	4b73      	ldr	r3, [pc, #460]	; (8107c00 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8107a34:	681b      	ldr	r3, [r3, #0]
 8107a36:	f003 0304 	and.w	r3, r3, #4
 8107a3a:	2b04      	cmp	r3, #4
 8107a3c:	d10c      	bne.n	8107a58 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 8107a3e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8107a40:	2b00      	cmp	r3, #0
 8107a42:	d109      	bne.n	8107a58 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8107a44:	4b6e      	ldr	r3, [pc, #440]	; (8107c00 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8107a46:	681b      	ldr	r3, [r3, #0]
 8107a48:	08db      	lsrs	r3, r3, #3
 8107a4a:	f003 0303 	and.w	r3, r3, #3
 8107a4e:	4a6d      	ldr	r2, [pc, #436]	; (8107c04 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8107a50:	fa22 f303 	lsr.w	r3, r2, r3
 8107a54:	63fb      	str	r3, [r7, #60]	; 0x3c
 8107a56:	e01f      	b.n	8107a98 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8107a58:	4b69      	ldr	r3, [pc, #420]	; (8107c00 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8107a5a:	681b      	ldr	r3, [r3, #0]
 8107a5c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8107a60:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8107a64:	d106      	bne.n	8107a74 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 8107a66:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8107a68:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8107a6c:	d102      	bne.n	8107a74 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8107a6e:	4b66      	ldr	r3, [pc, #408]	; (8107c08 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8107a70:	63fb      	str	r3, [r7, #60]	; 0x3c
 8107a72:	e011      	b.n	8107a98 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8107a74:	4b62      	ldr	r3, [pc, #392]	; (8107c00 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8107a76:	681b      	ldr	r3, [r3, #0]
 8107a78:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8107a7c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8107a80:	d106      	bne.n	8107a90 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 8107a82:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8107a84:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8107a88:	d102      	bne.n	8107a90 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8107a8a:	4b60      	ldr	r3, [pc, #384]	; (8107c0c <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8107a8c:	63fb      	str	r3, [r7, #60]	; 0x3c
 8107a8e:	e003      	b.n	8107a98 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8107a90:	2300      	movs	r3, #0
 8107a92:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 8107a94:	f000 bce1 	b.w	810845a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8107a98:	f000 bcdf 	b.w	810845a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8107a9c:	4b5c      	ldr	r3, [pc, #368]	; (8107c10 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 8107a9e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8107aa0:	f000 bcdb 	b.w	810845a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8107aa4:	2300      	movs	r3, #0
 8107aa6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8107aa8:	f000 bcd7 	b.w	810845a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 8107aac:	e9d7 2300 	ldrd	r2, r3, [r7]
 8107ab0:	f5a2 7100 	sub.w	r1, r2, #512	; 0x200
 8107ab4:	430b      	orrs	r3, r1
 8107ab6:	f040 80ad 	bne.w	8107c14 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
  {

    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 8107aba:	4b51      	ldr	r3, [pc, #324]	; (8107c00 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8107abc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8107abe:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
 8107ac2:	633b      	str	r3, [r7, #48]	; 0x30

    switch (saiclocksource)
 8107ac4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8107ac6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8107aca:	d056      	beq.n	8107b7a <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 8107acc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8107ace:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8107ad2:	f200 8090 	bhi.w	8107bf6 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8107ad6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8107ad8:	2bc0      	cmp	r3, #192	; 0xc0
 8107ada:	f000 8088 	beq.w	8107bee <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 8107ade:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8107ae0:	2bc0      	cmp	r3, #192	; 0xc0
 8107ae2:	f200 8088 	bhi.w	8107bf6 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8107ae6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8107ae8:	2b80      	cmp	r3, #128	; 0x80
 8107aea:	d032      	beq.n	8107b52 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 8107aec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8107aee:	2b80      	cmp	r3, #128	; 0x80
 8107af0:	f200 8081 	bhi.w	8107bf6 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8107af4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8107af6:	2b00      	cmp	r3, #0
 8107af8:	d003      	beq.n	8107b02 <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 8107afa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8107afc:	2b40      	cmp	r3, #64	; 0x40
 8107afe:	d014      	beq.n	8107b2a <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 8107b00:	e079      	b.n	8107bf6 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
    {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8107b02:	4b3f      	ldr	r3, [pc, #252]	; (8107c00 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8107b04:	681b      	ldr	r3, [r3, #0]
 8107b06:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8107b0a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8107b0e:	d108      	bne.n	8107b22 <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8107b10:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8107b14:	4618      	mov	r0, r3
 8107b16:	f000 ff67 	bl	81089e8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8107b1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8107b1c:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8107b1e:	f000 bc9c 	b.w	810845a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8107b22:	2300      	movs	r3, #0
 8107b24:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8107b26:	f000 bc98 	b.w	810845a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8107b2a:	4b35      	ldr	r3, [pc, #212]	; (8107c00 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8107b2c:	681b      	ldr	r3, [r3, #0]
 8107b2e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8107b32:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8107b36:	d108      	bne.n	8107b4a <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8107b38:	f107 0318 	add.w	r3, r7, #24
 8107b3c:	4618      	mov	r0, r3
 8107b3e:	f000 fcab 	bl	8108498 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8107b42:	69bb      	ldr	r3, [r7, #24]
 8107b44:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8107b46:	f000 bc88 	b.w	810845a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8107b4a:	2300      	movs	r3, #0
 8107b4c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8107b4e:	f000 bc84 	b.w	810845a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8107b52:	4b2b      	ldr	r3, [pc, #172]	; (8107c00 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8107b54:	681b      	ldr	r3, [r3, #0]
 8107b56:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8107b5a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8107b5e:	d108      	bne.n	8107b72 <HAL_RCCEx_GetPeriphCLKFreq+0x206>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8107b60:	f107 030c 	add.w	r3, r7, #12
 8107b64:	4618      	mov	r0, r3
 8107b66:	f000 fdeb 	bl	8108740 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8107b6a:	68fb      	ldr	r3, [r7, #12]
 8107b6c:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8107b6e:	f000 bc74 	b.w	810845a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8107b72:	2300      	movs	r3, #0
 8107b74:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8107b76:	f000 bc70 	b.w	810845a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8107b7a:	4b21      	ldr	r3, [pc, #132]	; (8107c00 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8107b7c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8107b7e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8107b82:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8107b84:	4b1e      	ldr	r3, [pc, #120]	; (8107c00 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8107b86:	681b      	ldr	r3, [r3, #0]
 8107b88:	f003 0304 	and.w	r3, r3, #4
 8107b8c:	2b04      	cmp	r3, #4
 8107b8e:	d10c      	bne.n	8107baa <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 8107b90:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8107b92:	2b00      	cmp	r3, #0
 8107b94:	d109      	bne.n	8107baa <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8107b96:	4b1a      	ldr	r3, [pc, #104]	; (8107c00 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8107b98:	681b      	ldr	r3, [r3, #0]
 8107b9a:	08db      	lsrs	r3, r3, #3
 8107b9c:	f003 0303 	and.w	r3, r3, #3
 8107ba0:	4a18      	ldr	r2, [pc, #96]	; (8107c04 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8107ba2:	fa22 f303 	lsr.w	r3, r2, r3
 8107ba6:	63fb      	str	r3, [r7, #60]	; 0x3c
 8107ba8:	e01f      	b.n	8107bea <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8107baa:	4b15      	ldr	r3, [pc, #84]	; (8107c00 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8107bac:	681b      	ldr	r3, [r3, #0]
 8107bae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8107bb2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8107bb6:	d106      	bne.n	8107bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 8107bb8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8107bba:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8107bbe:	d102      	bne.n	8107bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8107bc0:	4b11      	ldr	r3, [pc, #68]	; (8107c08 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8107bc2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8107bc4:	e011      	b.n	8107bea <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8107bc6:	4b0e      	ldr	r3, [pc, #56]	; (8107c00 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8107bc8:	681b      	ldr	r3, [r3, #0]
 8107bca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8107bce:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8107bd2:	d106      	bne.n	8107be2 <HAL_RCCEx_GetPeriphCLKFreq+0x276>
 8107bd4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8107bd6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8107bda:	d102      	bne.n	8107be2 <HAL_RCCEx_GetPeriphCLKFreq+0x276>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8107bdc:	4b0b      	ldr	r3, [pc, #44]	; (8107c0c <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8107bde:	63fb      	str	r3, [r7, #60]	; 0x3c
 8107be0:	e003      	b.n	8107bea <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8107be2:	2300      	movs	r3, #0
 8107be4:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 8107be6:	f000 bc38 	b.w	810845a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8107bea:	f000 bc36 	b.w	810845a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8107bee:	4b08      	ldr	r3, [pc, #32]	; (8107c10 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 8107bf0:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8107bf2:	f000 bc32 	b.w	810845a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8107bf6:	2300      	movs	r3, #0
 8107bf8:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8107bfa:	f000 bc2e 	b.w	810845a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8107bfe:	bf00      	nop
 8107c00:	58024400 	.word	0x58024400
 8107c04:	03d09000 	.word	0x03d09000
 8107c08:	003d0900 	.word	0x003d0900
 8107c0c:	017d7840 	.word	0x017d7840
 8107c10:	00bb8000 	.word	0x00bb8000
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 8107c14:	e9d7 2300 	ldrd	r2, r3, [r7]
 8107c18:	f5a2 6180 	sub.w	r1, r2, #1024	; 0x400
 8107c1c:	430b      	orrs	r3, r1
 8107c1e:	f040 809c 	bne.w	8107d5a <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 8107c22:	4b9e      	ldr	r3, [pc, #632]	; (8107e9c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8107c24:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8107c26:	f403 0360 	and.w	r3, r3, #14680064	; 0xe00000
 8107c2a:	633b      	str	r3, [r7, #48]	; 0x30

    switch (saiclocksource)
 8107c2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8107c2e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8107c32:	d054      	beq.n	8107cde <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 8107c34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8107c36:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8107c3a:	f200 808b 	bhi.w	8107d54 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8107c3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8107c40:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8107c44:	f000 8083 	beq.w	8107d4e <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 8107c48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8107c4a:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8107c4e:	f200 8081 	bhi.w	8107d54 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8107c52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8107c54:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8107c58:	d02f      	beq.n	8107cba <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 8107c5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8107c5c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8107c60:	d878      	bhi.n	8107d54 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8107c62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8107c64:	2b00      	cmp	r3, #0
 8107c66:	d004      	beq.n	8107c72 <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 8107c68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8107c6a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8107c6e:	d012      	beq.n	8107c96 <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 8107c70:	e070      	b.n	8107d54 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8107c72:	4b8a      	ldr	r3, [pc, #552]	; (8107e9c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8107c74:	681b      	ldr	r3, [r3, #0]
 8107c76:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8107c7a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8107c7e:	d107      	bne.n	8107c90 <HAL_RCCEx_GetPeriphCLKFreq+0x324>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8107c80:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8107c84:	4618      	mov	r0, r3
 8107c86:	f000 feaf 	bl	81089e8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8107c8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8107c8c:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8107c8e:	e3e4      	b.n	810845a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8107c90:	2300      	movs	r3, #0
 8107c92:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8107c94:	e3e1      	b.n	810845a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8107c96:	4b81      	ldr	r3, [pc, #516]	; (8107e9c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8107c98:	681b      	ldr	r3, [r3, #0]
 8107c9a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8107c9e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8107ca2:	d107      	bne.n	8107cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x348>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8107ca4:	f107 0318 	add.w	r3, r7, #24
 8107ca8:	4618      	mov	r0, r3
 8107caa:	f000 fbf5 	bl	8108498 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8107cae:	69bb      	ldr	r3, [r7, #24]
 8107cb0:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8107cb2:	e3d2      	b.n	810845a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8107cb4:	2300      	movs	r3, #0
 8107cb6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8107cb8:	e3cf      	b.n	810845a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8107cba:	4b78      	ldr	r3, [pc, #480]	; (8107e9c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8107cbc:	681b      	ldr	r3, [r3, #0]
 8107cbe:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8107cc2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8107cc6:	d107      	bne.n	8107cd8 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8107cc8:	f107 030c 	add.w	r3, r7, #12
 8107ccc:	4618      	mov	r0, r3
 8107cce:	f000 fd37 	bl	8108740 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8107cd2:	68fb      	ldr	r3, [r7, #12]
 8107cd4:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8107cd6:	e3c0      	b.n	810845a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8107cd8:	2300      	movs	r3, #0
 8107cda:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8107cdc:	e3bd      	b.n	810845a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8107cde:	4b6f      	ldr	r3, [pc, #444]	; (8107e9c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8107ce0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8107ce2:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8107ce6:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8107ce8:	4b6c      	ldr	r3, [pc, #432]	; (8107e9c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8107cea:	681b      	ldr	r3, [r3, #0]
 8107cec:	f003 0304 	and.w	r3, r3, #4
 8107cf0:	2b04      	cmp	r3, #4
 8107cf2:	d10c      	bne.n	8107d0e <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 8107cf4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8107cf6:	2b00      	cmp	r3, #0
 8107cf8:	d109      	bne.n	8107d0e <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8107cfa:	4b68      	ldr	r3, [pc, #416]	; (8107e9c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8107cfc:	681b      	ldr	r3, [r3, #0]
 8107cfe:	08db      	lsrs	r3, r3, #3
 8107d00:	f003 0303 	and.w	r3, r3, #3
 8107d04:	4a66      	ldr	r2, [pc, #408]	; (8107ea0 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 8107d06:	fa22 f303 	lsr.w	r3, r2, r3
 8107d0a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8107d0c:	e01e      	b.n	8107d4c <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8107d0e:	4b63      	ldr	r3, [pc, #396]	; (8107e9c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8107d10:	681b      	ldr	r3, [r3, #0]
 8107d12:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8107d16:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8107d1a:	d106      	bne.n	8107d2a <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 8107d1c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8107d1e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8107d22:	d102      	bne.n	8107d2a <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8107d24:	4b5f      	ldr	r3, [pc, #380]	; (8107ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8107d26:	63fb      	str	r3, [r7, #60]	; 0x3c
 8107d28:	e010      	b.n	8107d4c <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8107d2a:	4b5c      	ldr	r3, [pc, #368]	; (8107e9c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8107d2c:	681b      	ldr	r3, [r3, #0]
 8107d2e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8107d32:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8107d36:	d106      	bne.n	8107d46 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
 8107d38:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8107d3a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8107d3e:	d102      	bne.n	8107d46 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8107d40:	4b59      	ldr	r3, [pc, #356]	; (8107ea8 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 8107d42:	63fb      	str	r3, [r7, #60]	; 0x3c
 8107d44:	e002      	b.n	8107d4c <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8107d46:	2300      	movs	r3, #0
 8107d48:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 8107d4a:	e386      	b.n	810845a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8107d4c:	e385      	b.n	810845a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8107d4e:	4b57      	ldr	r3, [pc, #348]	; (8107eac <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 8107d50:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8107d52:	e382      	b.n	810845a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8107d54:	2300      	movs	r3, #0
 8107d56:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8107d58:	e37f      	b.n	810845a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 8107d5a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8107d5e:	f5a2 6100 	sub.w	r1, r2, #2048	; 0x800
 8107d62:	430b      	orrs	r3, r1
 8107d64:	f040 80a7 	bne.w	8107eb6 <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 8107d68:	4b4c      	ldr	r3, [pc, #304]	; (8107e9c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8107d6a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8107d6c:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
 8107d70:	633b      	str	r3, [r7, #48]	; 0x30

    switch (saiclocksource)
 8107d72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8107d74:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8107d78:	d055      	beq.n	8107e26 <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
 8107d7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8107d7c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8107d80:	f200 8096 	bhi.w	8107eb0 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8107d84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8107d86:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8107d8a:	f000 8084 	beq.w	8107e96 <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 8107d8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8107d90:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8107d94:	f200 808c 	bhi.w	8107eb0 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8107d98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8107d9a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8107d9e:	d030      	beq.n	8107e02 <HAL_RCCEx_GetPeriphCLKFreq+0x496>
 8107da0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8107da2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8107da6:	f200 8083 	bhi.w	8107eb0 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8107daa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8107dac:	2b00      	cmp	r3, #0
 8107dae:	d004      	beq.n	8107dba <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 8107db0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8107db2:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8107db6:	d012      	beq.n	8107dde <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 8107db8:	e07a      	b.n	8107eb0 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8107dba:	4b38      	ldr	r3, [pc, #224]	; (8107e9c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8107dbc:	681b      	ldr	r3, [r3, #0]
 8107dbe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8107dc2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8107dc6:	d107      	bne.n	8107dd8 <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8107dc8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8107dcc:	4618      	mov	r0, r3
 8107dce:	f000 fe0b 	bl	81089e8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8107dd2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8107dd4:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8107dd6:	e340      	b.n	810845a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8107dd8:	2300      	movs	r3, #0
 8107dda:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8107ddc:	e33d      	b.n	810845a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8107dde:	4b2f      	ldr	r3, [pc, #188]	; (8107e9c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8107de0:	681b      	ldr	r3, [r3, #0]
 8107de2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8107de6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8107dea:	d107      	bne.n	8107dfc <HAL_RCCEx_GetPeriphCLKFreq+0x490>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8107dec:	f107 0318 	add.w	r3, r7, #24
 8107df0:	4618      	mov	r0, r3
 8107df2:	f000 fb51 	bl	8108498 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8107df6:	69bb      	ldr	r3, [r7, #24]
 8107df8:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8107dfa:	e32e      	b.n	810845a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8107dfc:	2300      	movs	r3, #0
 8107dfe:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8107e00:	e32b      	b.n	810845a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8107e02:	4b26      	ldr	r3, [pc, #152]	; (8107e9c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8107e04:	681b      	ldr	r3, [r3, #0]
 8107e06:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8107e0a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8107e0e:	d107      	bne.n	8107e20 <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8107e10:	f107 030c 	add.w	r3, r7, #12
 8107e14:	4618      	mov	r0, r3
 8107e16:	f000 fc93 	bl	8108740 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8107e1a:	68fb      	ldr	r3, [r7, #12]
 8107e1c:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8107e1e:	e31c      	b.n	810845a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8107e20:	2300      	movs	r3, #0
 8107e22:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8107e24:	e319      	b.n	810845a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8107e26:	4b1d      	ldr	r3, [pc, #116]	; (8107e9c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8107e28:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8107e2a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8107e2e:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8107e30:	4b1a      	ldr	r3, [pc, #104]	; (8107e9c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8107e32:	681b      	ldr	r3, [r3, #0]
 8107e34:	f003 0304 	and.w	r3, r3, #4
 8107e38:	2b04      	cmp	r3, #4
 8107e3a:	d10c      	bne.n	8107e56 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 8107e3c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8107e3e:	2b00      	cmp	r3, #0
 8107e40:	d109      	bne.n	8107e56 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8107e42:	4b16      	ldr	r3, [pc, #88]	; (8107e9c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8107e44:	681b      	ldr	r3, [r3, #0]
 8107e46:	08db      	lsrs	r3, r3, #3
 8107e48:	f003 0303 	and.w	r3, r3, #3
 8107e4c:	4a14      	ldr	r2, [pc, #80]	; (8107ea0 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 8107e4e:	fa22 f303 	lsr.w	r3, r2, r3
 8107e52:	63fb      	str	r3, [r7, #60]	; 0x3c
 8107e54:	e01e      	b.n	8107e94 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8107e56:	4b11      	ldr	r3, [pc, #68]	; (8107e9c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8107e58:	681b      	ldr	r3, [r3, #0]
 8107e5a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8107e5e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8107e62:	d106      	bne.n	8107e72 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 8107e64:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8107e66:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8107e6a:	d102      	bne.n	8107e72 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8107e6c:	4b0d      	ldr	r3, [pc, #52]	; (8107ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8107e6e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8107e70:	e010      	b.n	8107e94 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8107e72:	4b0a      	ldr	r3, [pc, #40]	; (8107e9c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8107e74:	681b      	ldr	r3, [r3, #0]
 8107e76:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8107e7a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8107e7e:	d106      	bne.n	8107e8e <HAL_RCCEx_GetPeriphCLKFreq+0x522>
 8107e80:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8107e82:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8107e86:	d102      	bne.n	8107e8e <HAL_RCCEx_GetPeriphCLKFreq+0x522>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8107e88:	4b07      	ldr	r3, [pc, #28]	; (8107ea8 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 8107e8a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8107e8c:	e002      	b.n	8107e94 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8107e8e:	2300      	movs	r3, #0
 8107e90:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 8107e92:	e2e2      	b.n	810845a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8107e94:	e2e1      	b.n	810845a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8107e96:	4b05      	ldr	r3, [pc, #20]	; (8107eac <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 8107e98:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8107e9a:	e2de      	b.n	810845a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8107e9c:	58024400 	.word	0x58024400
 8107ea0:	03d09000 	.word	0x03d09000
 8107ea4:	003d0900 	.word	0x003d0900
 8107ea8:	017d7840 	.word	0x017d7840
 8107eac:	00bb8000 	.word	0x00bb8000
      }

      default :
      {
        frequency = 0;
 8107eb0:	2300      	movs	r3, #0
 8107eb2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8107eb4:	e2d1      	b.n	810845a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 8107eb6:	e9d7 2300 	ldrd	r2, r3, [r7]
 8107eba:	f5a2 5180 	sub.w	r1, r2, #4096	; 0x1000
 8107ebe:	430b      	orrs	r3, r1
 8107ec0:	f040 809c 	bne.w	8107ffc <HAL_RCCEx_GetPeriphCLKFreq+0x690>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 8107ec4:	4b93      	ldr	r3, [pc, #588]	; (8108114 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8107ec6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8107ec8:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 8107ecc:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 8107ece:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8107ed0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8107ed4:	d054      	beq.n	8107f80 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 8107ed6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8107ed8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8107edc:	f200 808b 	bhi.w	8107ff6 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8107ee0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8107ee2:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8107ee6:	f000 8083 	beq.w	8107ff0 <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 8107eea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8107eec:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8107ef0:	f200 8081 	bhi.w	8107ff6 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8107ef4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8107ef6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8107efa:	d02f      	beq.n	8107f5c <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 8107efc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8107efe:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8107f02:	d878      	bhi.n	8107ff6 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8107f04:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8107f06:	2b00      	cmp	r3, #0
 8107f08:	d004      	beq.n	8107f14 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 8107f0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8107f0c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8107f10:	d012      	beq.n	8107f38 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 8107f12:	e070      	b.n	8107ff6 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8107f14:	4b7f      	ldr	r3, [pc, #508]	; (8108114 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8107f16:	681b      	ldr	r3, [r3, #0]
 8107f18:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8107f1c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8107f20:	d107      	bne.n	8107f32 <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8107f22:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8107f26:	4618      	mov	r0, r3
 8107f28:	f000 fd5e 	bl	81089e8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8107f2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8107f2e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8107f30:	e293      	b.n	810845a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8107f32:	2300      	movs	r3, #0
 8107f34:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8107f36:	e290      	b.n	810845a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8107f38:	4b76      	ldr	r3, [pc, #472]	; (8108114 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8107f3a:	681b      	ldr	r3, [r3, #0]
 8107f3c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8107f40:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8107f44:	d107      	bne.n	8107f56 <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8107f46:	f107 0318 	add.w	r3, r7, #24
 8107f4a:	4618      	mov	r0, r3
 8107f4c:	f000 faa4 	bl	8108498 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8107f50:	69bb      	ldr	r3, [r7, #24]
 8107f52:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8107f54:	e281      	b.n	810845a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8107f56:	2300      	movs	r3, #0
 8107f58:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8107f5a:	e27e      	b.n	810845a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8107f5c:	4b6d      	ldr	r3, [pc, #436]	; (8108114 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8107f5e:	681b      	ldr	r3, [r3, #0]
 8107f60:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8107f64:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8107f68:	d107      	bne.n	8107f7a <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8107f6a:	f107 030c 	add.w	r3, r7, #12
 8107f6e:	4618      	mov	r0, r3
 8107f70:	f000 fbe6 	bl	8108740 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8107f74:	68fb      	ldr	r3, [r7, #12]
 8107f76:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8107f78:	e26f      	b.n	810845a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8107f7a:	2300      	movs	r3, #0
 8107f7c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8107f7e:	e26c      	b.n	810845a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8107f80:	4b64      	ldr	r3, [pc, #400]	; (8108114 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8107f82:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8107f84:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8107f88:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8107f8a:	4b62      	ldr	r3, [pc, #392]	; (8108114 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8107f8c:	681b      	ldr	r3, [r3, #0]
 8107f8e:	f003 0304 	and.w	r3, r3, #4
 8107f92:	2b04      	cmp	r3, #4
 8107f94:	d10c      	bne.n	8107fb0 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 8107f96:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8107f98:	2b00      	cmp	r3, #0
 8107f9a:	d109      	bne.n	8107fb0 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8107f9c:	4b5d      	ldr	r3, [pc, #372]	; (8108114 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8107f9e:	681b      	ldr	r3, [r3, #0]
 8107fa0:	08db      	lsrs	r3, r3, #3
 8107fa2:	f003 0303 	and.w	r3, r3, #3
 8107fa6:	4a5c      	ldr	r2, [pc, #368]	; (8108118 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 8107fa8:	fa22 f303 	lsr.w	r3, r2, r3
 8107fac:	63fb      	str	r3, [r7, #60]	; 0x3c
 8107fae:	e01e      	b.n	8107fee <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8107fb0:	4b58      	ldr	r3, [pc, #352]	; (8108114 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8107fb2:	681b      	ldr	r3, [r3, #0]
 8107fb4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8107fb8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8107fbc:	d106      	bne.n	8107fcc <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 8107fbe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8107fc0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8107fc4:	d102      	bne.n	8107fcc <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8107fc6:	4b55      	ldr	r3, [pc, #340]	; (810811c <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 8107fc8:	63fb      	str	r3, [r7, #60]	; 0x3c
 8107fca:	e010      	b.n	8107fee <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8107fcc:	4b51      	ldr	r3, [pc, #324]	; (8108114 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8107fce:	681b      	ldr	r3, [r3, #0]
 8107fd0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8107fd4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8107fd8:	d106      	bne.n	8107fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 8107fda:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8107fdc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8107fe0:	d102      	bne.n	8107fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8107fe2:	4b4f      	ldr	r3, [pc, #316]	; (8108120 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 8107fe4:	63fb      	str	r3, [r7, #60]	; 0x3c
 8107fe6:	e002      	b.n	8107fee <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8107fe8:	2300      	movs	r3, #0
 8107fea:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 8107fec:	e235      	b.n	810845a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8107fee:	e234      	b.n	810845a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8107ff0:	4b4c      	ldr	r3, [pc, #304]	; (8108124 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 8107ff2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8107ff4:	e231      	b.n	810845a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8107ff6:	2300      	movs	r3, #0
 8107ff8:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8107ffa:	e22e      	b.n	810845a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 8107ffc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8108000:	f5a2 5100 	sub.w	r1, r2, #8192	; 0x2000
 8108004:	430b      	orrs	r3, r1
 8108006:	f040 808f 	bne.w	8108128 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 810800a:	4b42      	ldr	r3, [pc, #264]	; (8108114 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 810800c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 810800e:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
 8108012:	63bb      	str	r3, [r7, #56]	; 0x38
    switch (srcclk)
 8108014:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8108016:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 810801a:	d06b      	beq.n	81080f4 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 810801c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 810801e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8108022:	d874      	bhi.n	810810e <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8108024:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8108026:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 810802a:	d056      	beq.n	81080da <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 810802c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 810802e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8108032:	d86c      	bhi.n	810810e <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8108034:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8108036:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 810803a:	d03b      	beq.n	81080b4 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 810803c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 810803e:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8108042:	d864      	bhi.n	810810e <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8108044:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8108046:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 810804a:	d021      	beq.n	8108090 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 810804c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 810804e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8108052:	d85c      	bhi.n	810810e <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8108054:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8108056:	2b00      	cmp	r3, #0
 8108058:	d004      	beq.n	8108064 <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 810805a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 810805c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8108060:	d004      	beq.n	810806c <HAL_RCCEx_GetPeriphCLKFreq+0x700>
 8108062:	e054      	b.n	810810e <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 8108064:	f7fe fa4c 	bl	8106500 <HAL_RCC_GetPCLK1Freq>
 8108068:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 810806a:	e1f6      	b.n	810845a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 810806c:	4b29      	ldr	r3, [pc, #164]	; (8108114 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 810806e:	681b      	ldr	r3, [r3, #0]
 8108070:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8108074:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8108078:	d107      	bne.n	810808a <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 810807a:	f107 0318 	add.w	r3, r7, #24
 810807e:	4618      	mov	r0, r3
 8108080:	f000 fa0a 	bl	8108498 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8108084:	69fb      	ldr	r3, [r7, #28]
 8108086:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8108088:	e1e7      	b.n	810845a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 810808a:	2300      	movs	r3, #0
 810808c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 810808e:	e1e4      	b.n	810845a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8108090:	4b20      	ldr	r3, [pc, #128]	; (8108114 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8108092:	681b      	ldr	r3, [r3, #0]
 8108094:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8108098:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 810809c:	d107      	bne.n	81080ae <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 810809e:	f107 030c 	add.w	r3, r7, #12
 81080a2:	4618      	mov	r0, r3
 81080a4:	f000 fb4c 	bl	8108740 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 81080a8:	693b      	ldr	r3, [r7, #16]
 81080aa:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 81080ac:	e1d5      	b.n	810845a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 81080ae:	2300      	movs	r3, #0
 81080b0:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 81080b2:	e1d2      	b.n	810845a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 81080b4:	4b17      	ldr	r3, [pc, #92]	; (8108114 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 81080b6:	681b      	ldr	r3, [r3, #0]
 81080b8:	f003 0304 	and.w	r3, r3, #4
 81080bc:	2b04      	cmp	r3, #4
 81080be:	d109      	bne.n	81080d4 <HAL_RCCEx_GetPeriphCLKFreq+0x768>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 81080c0:	4b14      	ldr	r3, [pc, #80]	; (8108114 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 81080c2:	681b      	ldr	r3, [r3, #0]
 81080c4:	08db      	lsrs	r3, r3, #3
 81080c6:	f003 0303 	and.w	r3, r3, #3
 81080ca:	4a13      	ldr	r2, [pc, #76]	; (8108118 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 81080cc:	fa22 f303 	lsr.w	r3, r2, r3
 81080d0:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 81080d2:	e1c2      	b.n	810845a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 81080d4:	2300      	movs	r3, #0
 81080d6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 81080d8:	e1bf      	b.n	810845a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 81080da:	4b0e      	ldr	r3, [pc, #56]	; (8108114 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 81080dc:	681b      	ldr	r3, [r3, #0]
 81080de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 81080e2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 81080e6:	d102      	bne.n	81080ee <HAL_RCCEx_GetPeriphCLKFreq+0x782>
        {
          frequency = CSI_VALUE;
 81080e8:	4b0c      	ldr	r3, [pc, #48]	; (810811c <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 81080ea:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 81080ec:	e1b5      	b.n	810845a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 81080ee:	2300      	movs	r3, #0
 81080f0:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 81080f2:	e1b2      	b.n	810845a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 81080f4:	4b07      	ldr	r3, [pc, #28]	; (8108114 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 81080f6:	681b      	ldr	r3, [r3, #0]
 81080f8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 81080fc:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8108100:	d102      	bne.n	8108108 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        {
          frequency = HSE_VALUE;
 8108102:	4b07      	ldr	r3, [pc, #28]	; (8108120 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 8108104:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8108106:	e1a8      	b.n	810845a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8108108:	2300      	movs	r3, #0
 810810a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 810810c:	e1a5      	b.n	810845a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 810810e:	2300      	movs	r3, #0
 8108110:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8108112:	e1a2      	b.n	810845a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8108114:	58024400 	.word	0x58024400
 8108118:	03d09000 	.word	0x03d09000
 810811c:	003d0900 	.word	0x003d0900
 8108120:	017d7840 	.word	0x017d7840
 8108124:	00bb8000 	.word	0x00bb8000
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 8108128:	e9d7 2300 	ldrd	r2, r3, [r7]
 810812c:	f5a2 2100 	sub.w	r1, r2, #524288	; 0x80000
 8108130:	430b      	orrs	r3, r1
 8108132:	d173      	bne.n	810821c <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8108134:	4b9c      	ldr	r3, [pc, #624]	; (81083a8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8108136:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8108138:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 810813c:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 810813e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8108140:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8108144:	d02f      	beq.n	81081a6 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 8108146:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8108148:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 810814c:	d863      	bhi.n	8108216 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 810814e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8108150:	2b00      	cmp	r3, #0
 8108152:	d004      	beq.n	810815e <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 8108154:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8108156:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 810815a:	d012      	beq.n	8108182 <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 810815c:	e05b      	b.n	8108216 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 810815e:	4b92      	ldr	r3, [pc, #584]	; (81083a8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8108160:	681b      	ldr	r3, [r3, #0]
 8108162:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8108166:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 810816a:	d107      	bne.n	810817c <HAL_RCCEx_GetPeriphCLKFreq+0x810>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 810816c:	f107 0318 	add.w	r3, r7, #24
 8108170:	4618      	mov	r0, r3
 8108172:	f000 f991 	bl	8108498 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8108176:	69bb      	ldr	r3, [r7, #24]
 8108178:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 810817a:	e16e      	b.n	810845a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 810817c:	2300      	movs	r3, #0
 810817e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8108180:	e16b      	b.n	810845a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8108182:	4b89      	ldr	r3, [pc, #548]	; (81083a8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8108184:	681b      	ldr	r3, [r3, #0]
 8108186:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 810818a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 810818e:	d107      	bne.n	81081a0 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8108190:	f107 030c 	add.w	r3, r7, #12
 8108194:	4618      	mov	r0, r3
 8108196:	f000 fad3 	bl	8108740 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 810819a:	697b      	ldr	r3, [r7, #20]
 810819c:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 810819e:	e15c      	b.n	810845a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 81081a0:	2300      	movs	r3, #0
 81081a2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 81081a4:	e159      	b.n	810845a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 81081a6:	4b80      	ldr	r3, [pc, #512]	; (81083a8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 81081a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 81081aa:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 81081ae:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 81081b0:	4b7d      	ldr	r3, [pc, #500]	; (81083a8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 81081b2:	681b      	ldr	r3, [r3, #0]
 81081b4:	f003 0304 	and.w	r3, r3, #4
 81081b8:	2b04      	cmp	r3, #4
 81081ba:	d10c      	bne.n	81081d6 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 81081bc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 81081be:	2b00      	cmp	r3, #0
 81081c0:	d109      	bne.n	81081d6 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 81081c2:	4b79      	ldr	r3, [pc, #484]	; (81083a8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 81081c4:	681b      	ldr	r3, [r3, #0]
 81081c6:	08db      	lsrs	r3, r3, #3
 81081c8:	f003 0303 	and.w	r3, r3, #3
 81081cc:	4a77      	ldr	r2, [pc, #476]	; (81083ac <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 81081ce:	fa22 f303 	lsr.w	r3, r2, r3
 81081d2:	63fb      	str	r3, [r7, #60]	; 0x3c
 81081d4:	e01e      	b.n	8108214 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 81081d6:	4b74      	ldr	r3, [pc, #464]	; (81083a8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 81081d8:	681b      	ldr	r3, [r3, #0]
 81081da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 81081de:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 81081e2:	d106      	bne.n	81081f2 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 81081e4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 81081e6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 81081ea:	d102      	bne.n	81081f2 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 81081ec:	4b70      	ldr	r3, [pc, #448]	; (81083b0 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 81081ee:	63fb      	str	r3, [r7, #60]	; 0x3c
 81081f0:	e010      	b.n	8108214 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 81081f2:	4b6d      	ldr	r3, [pc, #436]	; (81083a8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 81081f4:	681b      	ldr	r3, [r3, #0]
 81081f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 81081fa:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 81081fe:	d106      	bne.n	810820e <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 8108200:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8108202:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8108206:	d102      	bne.n	810820e <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8108208:	4b6a      	ldr	r3, [pc, #424]	; (81083b4 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 810820a:	63fb      	str	r3, [r7, #60]	; 0x3c
 810820c:	e002      	b.n	8108214 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 810820e:	2300      	movs	r3, #0
 8108210:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 8108212:	e122      	b.n	810845a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8108214:	e121      	b.n	810845a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8108216:	2300      	movs	r3, #0
 8108218:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 810821a:	e11e      	b.n	810845a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 810821c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8108220:	f5a2 3180 	sub.w	r1, r2, #65536	; 0x10000
 8108224:	430b      	orrs	r3, r1
 8108226:	d133      	bne.n	8108290 <HAL_RCCEx_GetPeriphCLKFreq+0x924>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 8108228:	4b5f      	ldr	r3, [pc, #380]	; (81083a8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 810822a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 810822c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8108230:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 8108232:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8108234:	2b00      	cmp	r3, #0
 8108236:	d004      	beq.n	8108242 <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 8108238:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 810823a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 810823e:	d012      	beq.n	8108266 <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
 8108240:	e023      	b.n	810828a <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8108242:	4b59      	ldr	r3, [pc, #356]	; (81083a8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8108244:	681b      	ldr	r3, [r3, #0]
 8108246:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 810824a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 810824e:	d107      	bne.n	8108260 <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8108250:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8108254:	4618      	mov	r0, r3
 8108256:	f000 fbc7 	bl	81089e8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 810825a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 810825c:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 810825e:	e0fc      	b.n	810845a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8108260:	2300      	movs	r3, #0
 8108262:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8108264:	e0f9      	b.n	810845a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8108266:	4b50      	ldr	r3, [pc, #320]	; (81083a8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8108268:	681b      	ldr	r3, [r3, #0]
 810826a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 810826e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8108272:	d107      	bne.n	8108284 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8108274:	f107 0318 	add.w	r3, r7, #24
 8108278:	4618      	mov	r0, r3
 810827a:	f000 f90d 	bl	8108498 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 810827e:	6a3b      	ldr	r3, [r7, #32]
 8108280:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8108282:	e0ea      	b.n	810845a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8108284:	2300      	movs	r3, #0
 8108286:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8108288:	e0e7      	b.n	810845a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 810828a:	2300      	movs	r3, #0
 810828c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 810828e:	e0e4      	b.n	810845a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 8108290:	e9d7 2300 	ldrd	r2, r3, [r7]
 8108294:	f5a2 4180 	sub.w	r1, r2, #16384	; 0x4000
 8108298:	430b      	orrs	r3, r1
 810829a:	f040 808d 	bne.w	81083b8 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 810829e:	4b42      	ldr	r3, [pc, #264]	; (81083a8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 81082a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 81082a2:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
 81082a6:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 81082a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81082aa:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 81082ae:	d06b      	beq.n	8108388 <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 81082b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81082b2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 81082b6:	d874      	bhi.n	81083a2 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 81082b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81082ba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 81082be:	d056      	beq.n	810836e <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 81082c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81082c2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 81082c6:	d86c      	bhi.n	81083a2 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 81082c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81082ca:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 81082ce:	d03b      	beq.n	8108348 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 81082d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81082d2:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 81082d6:	d864      	bhi.n	81083a2 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 81082d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81082da:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 81082de:	d021      	beq.n	8108324 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 81082e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81082e2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 81082e6:	d85c      	bhi.n	81083a2 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 81082e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81082ea:	2b00      	cmp	r3, #0
 81082ec:	d004      	beq.n	81082f8 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
 81082ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81082f0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 81082f4:	d004      	beq.n	8108300 <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 81082f6:	e054      	b.n	81083a2 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 81082f8:	f000 f8b8 	bl	810846c <HAL_RCCEx_GetD3PCLK1Freq>
 81082fc:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 81082fe:	e0ac      	b.n	810845a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8108300:	4b29      	ldr	r3, [pc, #164]	; (81083a8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8108302:	681b      	ldr	r3, [r3, #0]
 8108304:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8108308:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 810830c:	d107      	bne.n	810831e <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 810830e:	f107 0318 	add.w	r3, r7, #24
 8108312:	4618      	mov	r0, r3
 8108314:	f000 f8c0 	bl	8108498 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8108318:	69fb      	ldr	r3, [r7, #28]
 810831a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 810831c:	e09d      	b.n	810845a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 810831e:	2300      	movs	r3, #0
 8108320:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8108322:	e09a      	b.n	810845a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8108324:	4b20      	ldr	r3, [pc, #128]	; (81083a8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8108326:	681b      	ldr	r3, [r3, #0]
 8108328:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 810832c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8108330:	d107      	bne.n	8108342 <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8108332:	f107 030c 	add.w	r3, r7, #12
 8108336:	4618      	mov	r0, r3
 8108338:	f000 fa02 	bl	8108740 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 810833c:	693b      	ldr	r3, [r7, #16]
 810833e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8108340:	e08b      	b.n	810845a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8108342:	2300      	movs	r3, #0
 8108344:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8108346:	e088      	b.n	810845a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8108348:	4b17      	ldr	r3, [pc, #92]	; (81083a8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 810834a:	681b      	ldr	r3, [r3, #0]
 810834c:	f003 0304 	and.w	r3, r3, #4
 8108350:	2b04      	cmp	r3, #4
 8108352:	d109      	bne.n	8108368 <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8108354:	4b14      	ldr	r3, [pc, #80]	; (81083a8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8108356:	681b      	ldr	r3, [r3, #0]
 8108358:	08db      	lsrs	r3, r3, #3
 810835a:	f003 0303 	and.w	r3, r3, #3
 810835e:	4a13      	ldr	r2, [pc, #76]	; (81083ac <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 8108360:	fa22 f303 	lsr.w	r3, r2, r3
 8108364:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8108366:	e078      	b.n	810845a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8108368:	2300      	movs	r3, #0
 810836a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 810836c:	e075      	b.n	810845a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 810836e:	4b0e      	ldr	r3, [pc, #56]	; (81083a8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8108370:	681b      	ldr	r3, [r3, #0]
 8108372:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8108376:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 810837a:	d102      	bne.n	8108382 <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        {
          frequency = CSI_VALUE;
 810837c:	4b0c      	ldr	r3, [pc, #48]	; (81083b0 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 810837e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8108380:	e06b      	b.n	810845a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8108382:	2300      	movs	r3, #0
 8108384:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8108386:	e068      	b.n	810845a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8108388:	4b07      	ldr	r3, [pc, #28]	; (81083a8 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 810838a:	681b      	ldr	r3, [r3, #0]
 810838c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8108390:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8108394:	d102      	bne.n	810839c <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
        {
          frequency = HSE_VALUE;
 8108396:	4b07      	ldr	r3, [pc, #28]	; (81083b4 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 8108398:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 810839a:	e05e      	b.n	810845a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 810839c:	2300      	movs	r3, #0
 810839e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 81083a0:	e05b      	b.n	810845a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 81083a2:	2300      	movs	r3, #0
 81083a4:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 81083a6:	e058      	b.n	810845a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 81083a8:	58024400 	.word	0x58024400
 81083ac:	03d09000 	.word	0x03d09000
 81083b0:	003d0900 	.word	0x003d0900
 81083b4:	017d7840 	.word	0x017d7840
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 81083b8:	e9d7 2300 	ldrd	r2, r3, [r7]
 81083bc:	f5a2 4100 	sub.w	r1, r2, #32768	; 0x8000
 81083c0:	430b      	orrs	r3, r1
 81083c2:	d148      	bne.n	8108456 <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 81083c4:	4b27      	ldr	r3, [pc, #156]	; (8108464 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 81083c6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 81083c8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 81083cc:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 81083ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81083d0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 81083d4:	d02a      	beq.n	810842c <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 81083d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81083d8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 81083dc:	d838      	bhi.n	8108450 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 81083de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81083e0:	2b00      	cmp	r3, #0
 81083e2:	d004      	beq.n	81083ee <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 81083e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81083e6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 81083ea:	d00d      	beq.n	8108408 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 81083ec:	e030      	b.n	8108450 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 81083ee:	4b1d      	ldr	r3, [pc, #116]	; (8108464 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 81083f0:	681b      	ldr	r3, [r3, #0]
 81083f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 81083f6:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 81083fa:	d102      	bne.n	8108402 <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSE_VALUE;
 81083fc:	4b1a      	ldr	r3, [pc, #104]	; (8108468 <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 81083fe:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8108400:	e02b      	b.n	810845a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8108402:	2300      	movs	r3, #0
 8108404:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8108406:	e028      	b.n	810845a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8108408:	4b16      	ldr	r3, [pc, #88]	; (8108464 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 810840a:	681b      	ldr	r3, [r3, #0]
 810840c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8108410:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8108414:	d107      	bne.n	8108426 <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8108416:	f107 0324 	add.w	r3, r7, #36	; 0x24
 810841a:	4618      	mov	r0, r3
 810841c:	f000 fae4 	bl	81089e8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8108420:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8108422:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8108424:	e019      	b.n	810845a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8108426:	2300      	movs	r3, #0
 8108428:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 810842a:	e016      	b.n	810845a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 810842c:	4b0d      	ldr	r3, [pc, #52]	; (8108464 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 810842e:	681b      	ldr	r3, [r3, #0]
 8108430:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8108434:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8108438:	d107      	bne.n	810844a <HAL_RCCEx_GetPeriphCLKFreq+0xade>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 810843a:	f107 0318 	add.w	r3, r7, #24
 810843e:	4618      	mov	r0, r3
 8108440:	f000 f82a 	bl	8108498 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8108444:	69fb      	ldr	r3, [r7, #28]
 8108446:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8108448:	e007      	b.n	810845a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 810844a:	2300      	movs	r3, #0
 810844c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 810844e:	e004      	b.n	810845a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8108450:	2300      	movs	r3, #0
 8108452:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8108454:	e001      	b.n	810845a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else
  {
    frequency = 0;
 8108456:	2300      	movs	r3, #0
 8108458:	63fb      	str	r3, [r7, #60]	; 0x3c
  }

  return frequency;
 810845a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 810845c:	4618      	mov	r0, r3
 810845e:	3740      	adds	r7, #64	; 0x40
 8108460:	46bd      	mov	sp, r7
 8108462:	bd80      	pop	{r7, pc}
 8108464:	58024400 	.word	0x58024400
 8108468:	017d7840 	.word	0x017d7840

0810846c <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 810846c:	b580      	push	{r7, lr}
 810846e:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8108470:	f7fe f814 	bl	810649c <HAL_RCC_GetHCLKFreq>
 8108474:	4602      	mov	r2, r0
 8108476:	4b06      	ldr	r3, [pc, #24]	; (8108490 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8108478:	6a1b      	ldr	r3, [r3, #32]
 810847a:	091b      	lsrs	r3, r3, #4
 810847c:	f003 0307 	and.w	r3, r3, #7
 8108480:	4904      	ldr	r1, [pc, #16]	; (8108494 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8108482:	5ccb      	ldrb	r3, [r1, r3]
 8108484:	f003 031f 	and.w	r3, r3, #31
 8108488:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 810848c:	4618      	mov	r0, r3
 810848e:	bd80      	pop	{r7, pc}
 8108490:	58024400 	.word	0x58024400
 8108494:	0810b250 	.word	0x0810b250

08108498 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8108498:	b480      	push	{r7}
 810849a:	b089      	sub	sp, #36	; 0x24
 810849c:	af00      	add	r7, sp, #0
 810849e:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 81084a0:	4ba1      	ldr	r3, [pc, #644]	; (8108728 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 81084a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81084a4:	f003 0303 	and.w	r3, r3, #3
 81084a8:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 81084aa:	4b9f      	ldr	r3, [pc, #636]	; (8108728 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 81084ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81084ae:	0b1b      	lsrs	r3, r3, #12
 81084b0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 81084b4:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 81084b6:	4b9c      	ldr	r3, [pc, #624]	; (8108728 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 81084b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81084ba:	091b      	lsrs	r3, r3, #4
 81084bc:	f003 0301 	and.w	r3, r3, #1
 81084c0:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 81084c2:	4b99      	ldr	r3, [pc, #612]	; (8108728 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 81084c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 81084c6:	08db      	lsrs	r3, r3, #3
 81084c8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 81084cc:	693a      	ldr	r2, [r7, #16]
 81084ce:	fb02 f303 	mul.w	r3, r2, r3
 81084d2:	ee07 3a90 	vmov	s15, r3
 81084d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81084da:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 81084de:	697b      	ldr	r3, [r7, #20]
 81084e0:	2b00      	cmp	r3, #0
 81084e2:	f000 8111 	beq.w	8108708 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 81084e6:	69bb      	ldr	r3, [r7, #24]
 81084e8:	2b02      	cmp	r3, #2
 81084ea:	f000 8083 	beq.w	81085f4 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 81084ee:	69bb      	ldr	r3, [r7, #24]
 81084f0:	2b02      	cmp	r3, #2
 81084f2:	f200 80a1 	bhi.w	8108638 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 81084f6:	69bb      	ldr	r3, [r7, #24]
 81084f8:	2b00      	cmp	r3, #0
 81084fa:	d003      	beq.n	8108504 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 81084fc:	69bb      	ldr	r3, [r7, #24]
 81084fe:	2b01      	cmp	r3, #1
 8108500:	d056      	beq.n	81085b0 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8108502:	e099      	b.n	8108638 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8108504:	4b88      	ldr	r3, [pc, #544]	; (8108728 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8108506:	681b      	ldr	r3, [r3, #0]
 8108508:	f003 0320 	and.w	r3, r3, #32
 810850c:	2b00      	cmp	r3, #0
 810850e:	d02d      	beq.n	810856c <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8108510:	4b85      	ldr	r3, [pc, #532]	; (8108728 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8108512:	681b      	ldr	r3, [r3, #0]
 8108514:	08db      	lsrs	r3, r3, #3
 8108516:	f003 0303 	and.w	r3, r3, #3
 810851a:	4a84      	ldr	r2, [pc, #528]	; (810872c <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 810851c:	fa22 f303 	lsr.w	r3, r2, r3
 8108520:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8108522:	68bb      	ldr	r3, [r7, #8]
 8108524:	ee07 3a90 	vmov	s15, r3
 8108528:	eef8 6a67 	vcvt.f32.u32	s13, s15
 810852c:	697b      	ldr	r3, [r7, #20]
 810852e:	ee07 3a90 	vmov	s15, r3
 8108532:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8108536:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 810853a:	4b7b      	ldr	r3, [pc, #492]	; (8108728 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 810853c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 810853e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8108542:	ee07 3a90 	vmov	s15, r3
 8108546:	eef8 6a67 	vcvt.f32.u32	s13, s15
 810854a:	ed97 6a03 	vldr	s12, [r7, #12]
 810854e:	eddf 5a78 	vldr	s11, [pc, #480]	; 8108730 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8108552:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8108556:	ee76 7aa7 	vadd.f32	s15, s13, s15
 810855a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 810855e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8108562:	ee67 7a27 	vmul.f32	s15, s14, s15
 8108566:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 810856a:	e087      	b.n	810867c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 810856c:	697b      	ldr	r3, [r7, #20]
 810856e:	ee07 3a90 	vmov	s15, r3
 8108572:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8108576:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8108734 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 810857a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 810857e:	4b6a      	ldr	r3, [pc, #424]	; (8108728 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8108580:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8108582:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8108586:	ee07 3a90 	vmov	s15, r3
 810858a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 810858e:	ed97 6a03 	vldr	s12, [r7, #12]
 8108592:	eddf 5a67 	vldr	s11, [pc, #412]	; 8108730 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8108596:	eec6 7a25 	vdiv.f32	s15, s12, s11
 810859a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 810859e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 81085a2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81085a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 81085aa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 81085ae:	e065      	b.n	810867c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 81085b0:	697b      	ldr	r3, [r7, #20]
 81085b2:	ee07 3a90 	vmov	s15, r3
 81085b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81085ba:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8108738 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 81085be:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81085c2:	4b59      	ldr	r3, [pc, #356]	; (8108728 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 81085c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 81085c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81085ca:	ee07 3a90 	vmov	s15, r3
 81085ce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81085d2:	ed97 6a03 	vldr	s12, [r7, #12]
 81085d6:	eddf 5a56 	vldr	s11, [pc, #344]	; 8108730 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 81085da:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81085de:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81085e2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 81085e6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81085ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 81085ee:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 81085f2:	e043      	b.n	810867c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 81085f4:	697b      	ldr	r3, [r7, #20]
 81085f6:	ee07 3a90 	vmov	s15, r3
 81085fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81085fe:	eddf 6a4f 	vldr	s13, [pc, #316]	; 810873c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8108602:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8108606:	4b48      	ldr	r3, [pc, #288]	; (8108728 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8108608:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 810860a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810860e:	ee07 3a90 	vmov	s15, r3
 8108612:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8108616:	ed97 6a03 	vldr	s12, [r7, #12]
 810861a:	eddf 5a45 	vldr	s11, [pc, #276]	; 8108730 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 810861e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8108622:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8108626:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 810862a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810862e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8108632:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8108636:	e021      	b.n	810867c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8108638:	697b      	ldr	r3, [r7, #20]
 810863a:	ee07 3a90 	vmov	s15, r3
 810863e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8108642:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8108738 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8108646:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 810864a:	4b37      	ldr	r3, [pc, #220]	; (8108728 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 810864c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 810864e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8108652:	ee07 3a90 	vmov	s15, r3
 8108656:	eef8 6a67 	vcvt.f32.u32	s13, s15
 810865a:	ed97 6a03 	vldr	s12, [r7, #12]
 810865e:	eddf 5a34 	vldr	s11, [pc, #208]	; 8108730 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8108662:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8108666:	ee76 7aa7 	vadd.f32	s15, s13, s15
 810866a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 810866e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8108672:	ee67 7a27 	vmul.f32	s15, s14, s15
 8108676:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 810867a:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 810867c:	4b2a      	ldr	r3, [pc, #168]	; (8108728 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 810867e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8108680:	0a5b      	lsrs	r3, r3, #9
 8108682:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8108686:	ee07 3a90 	vmov	s15, r3
 810868a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810868e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8108692:	ee37 7a87 	vadd.f32	s14, s15, s14
 8108696:	edd7 6a07 	vldr	s13, [r7, #28]
 810869a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 810869e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 81086a2:	ee17 2a90 	vmov	r2, s15
 81086a6:	687b      	ldr	r3, [r7, #4]
 81086a8:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 81086aa:	4b1f      	ldr	r3, [pc, #124]	; (8108728 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 81086ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 81086ae:	0c1b      	lsrs	r3, r3, #16
 81086b0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 81086b4:	ee07 3a90 	vmov	s15, r3
 81086b8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81086bc:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 81086c0:	ee37 7a87 	vadd.f32	s14, s15, s14
 81086c4:	edd7 6a07 	vldr	s13, [r7, #28]
 81086c8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 81086cc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 81086d0:	ee17 2a90 	vmov	r2, s15
 81086d4:	687b      	ldr	r3, [r7, #4]
 81086d6:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 81086d8:	4b13      	ldr	r3, [pc, #76]	; (8108728 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 81086da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 81086dc:	0e1b      	lsrs	r3, r3, #24
 81086de:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 81086e2:	ee07 3a90 	vmov	s15, r3
 81086e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81086ea:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 81086ee:	ee37 7a87 	vadd.f32	s14, s15, s14
 81086f2:	edd7 6a07 	vldr	s13, [r7, #28]
 81086f6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 81086fa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 81086fe:	ee17 2a90 	vmov	r2, s15
 8108702:	687b      	ldr	r3, [r7, #4]
 8108704:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8108706:	e008      	b.n	810871a <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8108708:	687b      	ldr	r3, [r7, #4]
 810870a:	2200      	movs	r2, #0
 810870c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 810870e:	687b      	ldr	r3, [r7, #4]
 8108710:	2200      	movs	r2, #0
 8108712:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8108714:	687b      	ldr	r3, [r7, #4]
 8108716:	2200      	movs	r2, #0
 8108718:	609a      	str	r2, [r3, #8]
}
 810871a:	bf00      	nop
 810871c:	3724      	adds	r7, #36	; 0x24
 810871e:	46bd      	mov	sp, r7
 8108720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8108724:	4770      	bx	lr
 8108726:	bf00      	nop
 8108728:	58024400 	.word	0x58024400
 810872c:	03d09000 	.word	0x03d09000
 8108730:	46000000 	.word	0x46000000
 8108734:	4c742400 	.word	0x4c742400
 8108738:	4a742400 	.word	0x4a742400
 810873c:	4bbebc20 	.word	0x4bbebc20

08108740 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8108740:	b480      	push	{r7}
 8108742:	b089      	sub	sp, #36	; 0x24
 8108744:	af00      	add	r7, sp, #0
 8108746:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8108748:	4ba1      	ldr	r3, [pc, #644]	; (81089d0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 810874a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 810874c:	f003 0303 	and.w	r3, r3, #3
 8108750:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8108752:	4b9f      	ldr	r3, [pc, #636]	; (81089d0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8108754:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8108756:	0d1b      	lsrs	r3, r3, #20
 8108758:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 810875c:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 810875e:	4b9c      	ldr	r3, [pc, #624]	; (81089d0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8108760:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8108762:	0a1b      	lsrs	r3, r3, #8
 8108764:	f003 0301 	and.w	r3, r3, #1
 8108768:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 810876a:	4b99      	ldr	r3, [pc, #612]	; (81089d0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 810876c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 810876e:	08db      	lsrs	r3, r3, #3
 8108770:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8108774:	693a      	ldr	r2, [r7, #16]
 8108776:	fb02 f303 	mul.w	r3, r2, r3
 810877a:	ee07 3a90 	vmov	s15, r3
 810877e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8108782:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8108786:	697b      	ldr	r3, [r7, #20]
 8108788:	2b00      	cmp	r3, #0
 810878a:	f000 8111 	beq.w	81089b0 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 810878e:	69bb      	ldr	r3, [r7, #24]
 8108790:	2b02      	cmp	r3, #2
 8108792:	f000 8083 	beq.w	810889c <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8108796:	69bb      	ldr	r3, [r7, #24]
 8108798:	2b02      	cmp	r3, #2
 810879a:	f200 80a1 	bhi.w	81088e0 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 810879e:	69bb      	ldr	r3, [r7, #24]
 81087a0:	2b00      	cmp	r3, #0
 81087a2:	d003      	beq.n	81087ac <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 81087a4:	69bb      	ldr	r3, [r7, #24]
 81087a6:	2b01      	cmp	r3, #1
 81087a8:	d056      	beq.n	8108858 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 81087aa:	e099      	b.n	81088e0 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 81087ac:	4b88      	ldr	r3, [pc, #544]	; (81089d0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 81087ae:	681b      	ldr	r3, [r3, #0]
 81087b0:	f003 0320 	and.w	r3, r3, #32
 81087b4:	2b00      	cmp	r3, #0
 81087b6:	d02d      	beq.n	8108814 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 81087b8:	4b85      	ldr	r3, [pc, #532]	; (81089d0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 81087ba:	681b      	ldr	r3, [r3, #0]
 81087bc:	08db      	lsrs	r3, r3, #3
 81087be:	f003 0303 	and.w	r3, r3, #3
 81087c2:	4a84      	ldr	r2, [pc, #528]	; (81089d4 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 81087c4:	fa22 f303 	lsr.w	r3, r2, r3
 81087c8:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 81087ca:	68bb      	ldr	r3, [r7, #8]
 81087cc:	ee07 3a90 	vmov	s15, r3
 81087d0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81087d4:	697b      	ldr	r3, [r7, #20]
 81087d6:	ee07 3a90 	vmov	s15, r3
 81087da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81087de:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81087e2:	4b7b      	ldr	r3, [pc, #492]	; (81089d0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 81087e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 81087e6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81087ea:	ee07 3a90 	vmov	s15, r3
 81087ee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81087f2:	ed97 6a03 	vldr	s12, [r7, #12]
 81087f6:	eddf 5a78 	vldr	s11, [pc, #480]	; 81089d8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 81087fa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81087fe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8108802:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8108806:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810880a:	ee67 7a27 	vmul.f32	s15, s14, s15
 810880e:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8108812:	e087      	b.n	8108924 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8108814:	697b      	ldr	r3, [r7, #20]
 8108816:	ee07 3a90 	vmov	s15, r3
 810881a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810881e:	eddf 6a6f 	vldr	s13, [pc, #444]	; 81089dc <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8108822:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8108826:	4b6a      	ldr	r3, [pc, #424]	; (81089d0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8108828:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 810882a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810882e:	ee07 3a90 	vmov	s15, r3
 8108832:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8108836:	ed97 6a03 	vldr	s12, [r7, #12]
 810883a:	eddf 5a67 	vldr	s11, [pc, #412]	; 81089d8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 810883e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8108842:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8108846:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 810884a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810884e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8108852:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8108856:	e065      	b.n	8108924 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8108858:	697b      	ldr	r3, [r7, #20]
 810885a:	ee07 3a90 	vmov	s15, r3
 810885e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8108862:	eddf 6a5f 	vldr	s13, [pc, #380]	; 81089e0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8108866:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 810886a:	4b59      	ldr	r3, [pc, #356]	; (81089d0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 810886c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 810886e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8108872:	ee07 3a90 	vmov	s15, r3
 8108876:	eef8 6a67 	vcvt.f32.u32	s13, s15
 810887a:	ed97 6a03 	vldr	s12, [r7, #12]
 810887e:	eddf 5a56 	vldr	s11, [pc, #344]	; 81089d8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8108882:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8108886:	ee76 7aa7 	vadd.f32	s15, s13, s15
 810888a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 810888e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8108892:	ee67 7a27 	vmul.f32	s15, s14, s15
 8108896:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 810889a:	e043      	b.n	8108924 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 810889c:	697b      	ldr	r3, [r7, #20]
 810889e:	ee07 3a90 	vmov	s15, r3
 81088a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81088a6:	eddf 6a4f 	vldr	s13, [pc, #316]	; 81089e4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 81088aa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81088ae:	4b48      	ldr	r3, [pc, #288]	; (81089d0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 81088b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 81088b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81088b6:	ee07 3a90 	vmov	s15, r3
 81088ba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81088be:	ed97 6a03 	vldr	s12, [r7, #12]
 81088c2:	eddf 5a45 	vldr	s11, [pc, #276]	; 81089d8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 81088c6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81088ca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81088ce:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 81088d2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81088d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 81088da:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 81088de:	e021      	b.n	8108924 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 81088e0:	697b      	ldr	r3, [r7, #20]
 81088e2:	ee07 3a90 	vmov	s15, r3
 81088e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81088ea:	eddf 6a3d 	vldr	s13, [pc, #244]	; 81089e0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 81088ee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81088f2:	4b37      	ldr	r3, [pc, #220]	; (81089d0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 81088f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 81088f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81088fa:	ee07 3a90 	vmov	s15, r3
 81088fe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8108902:	ed97 6a03 	vldr	s12, [r7, #12]
 8108906:	eddf 5a34 	vldr	s11, [pc, #208]	; 81089d8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 810890a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 810890e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8108912:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8108916:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810891a:	ee67 7a27 	vmul.f32	s15, s14, s15
 810891e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8108922:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8108924:	4b2a      	ldr	r3, [pc, #168]	; (81089d0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8108926:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8108928:	0a5b      	lsrs	r3, r3, #9
 810892a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 810892e:	ee07 3a90 	vmov	s15, r3
 8108932:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8108936:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 810893a:	ee37 7a87 	vadd.f32	s14, s15, s14
 810893e:	edd7 6a07 	vldr	s13, [r7, #28]
 8108942:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8108946:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 810894a:	ee17 2a90 	vmov	r2, s15
 810894e:	687b      	ldr	r3, [r7, #4]
 8108950:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8108952:	4b1f      	ldr	r3, [pc, #124]	; (81089d0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8108954:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8108956:	0c1b      	lsrs	r3, r3, #16
 8108958:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 810895c:	ee07 3a90 	vmov	s15, r3
 8108960:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8108964:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8108968:	ee37 7a87 	vadd.f32	s14, s15, s14
 810896c:	edd7 6a07 	vldr	s13, [r7, #28]
 8108970:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8108974:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8108978:	ee17 2a90 	vmov	r2, s15
 810897c:	687b      	ldr	r3, [r7, #4]
 810897e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8108980:	4b13      	ldr	r3, [pc, #76]	; (81089d0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8108982:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8108984:	0e1b      	lsrs	r3, r3, #24
 8108986:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 810898a:	ee07 3a90 	vmov	s15, r3
 810898e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8108992:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8108996:	ee37 7a87 	vadd.f32	s14, s15, s14
 810899a:	edd7 6a07 	vldr	s13, [r7, #28]
 810899e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 81089a2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 81089a6:	ee17 2a90 	vmov	r2, s15
 81089aa:	687b      	ldr	r3, [r7, #4]
 81089ac:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 81089ae:	e008      	b.n	81089c2 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 81089b0:	687b      	ldr	r3, [r7, #4]
 81089b2:	2200      	movs	r2, #0
 81089b4:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 81089b6:	687b      	ldr	r3, [r7, #4]
 81089b8:	2200      	movs	r2, #0
 81089ba:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 81089bc:	687b      	ldr	r3, [r7, #4]
 81089be:	2200      	movs	r2, #0
 81089c0:	609a      	str	r2, [r3, #8]
}
 81089c2:	bf00      	nop
 81089c4:	3724      	adds	r7, #36	; 0x24
 81089c6:	46bd      	mov	sp, r7
 81089c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 81089cc:	4770      	bx	lr
 81089ce:	bf00      	nop
 81089d0:	58024400 	.word	0x58024400
 81089d4:	03d09000 	.word	0x03d09000
 81089d8:	46000000 	.word	0x46000000
 81089dc:	4c742400 	.word	0x4c742400
 81089e0:	4a742400 	.word	0x4a742400
 81089e4:	4bbebc20 	.word	0x4bbebc20

081089e8 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 81089e8:	b480      	push	{r7}
 81089ea:	b089      	sub	sp, #36	; 0x24
 81089ec:	af00      	add	r7, sp, #0
 81089ee:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 81089f0:	4ba0      	ldr	r3, [pc, #640]	; (8108c74 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 81089f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81089f4:	f003 0303 	and.w	r3, r3, #3
 81089f8:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 81089fa:	4b9e      	ldr	r3, [pc, #632]	; (8108c74 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 81089fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81089fe:	091b      	lsrs	r3, r3, #4
 8108a00:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8108a04:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8108a06:	4b9b      	ldr	r3, [pc, #620]	; (8108c74 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8108a08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8108a0a:	f003 0301 	and.w	r3, r3, #1
 8108a0e:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8108a10:	4b98      	ldr	r3, [pc, #608]	; (8108c74 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8108a12:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8108a14:	08db      	lsrs	r3, r3, #3
 8108a16:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8108a1a:	693a      	ldr	r2, [r7, #16]
 8108a1c:	fb02 f303 	mul.w	r3, r2, r3
 8108a20:	ee07 3a90 	vmov	s15, r3
 8108a24:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8108a28:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 8108a2c:	697b      	ldr	r3, [r7, #20]
 8108a2e:	2b00      	cmp	r3, #0
 8108a30:	f000 8111 	beq.w	8108c56 <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 8108a34:	69bb      	ldr	r3, [r7, #24]
 8108a36:	2b02      	cmp	r3, #2
 8108a38:	f000 8083 	beq.w	8108b42 <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 8108a3c:	69bb      	ldr	r3, [r7, #24]
 8108a3e:	2b02      	cmp	r3, #2
 8108a40:	f200 80a1 	bhi.w	8108b86 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 8108a44:	69bb      	ldr	r3, [r7, #24]
 8108a46:	2b00      	cmp	r3, #0
 8108a48:	d003      	beq.n	8108a52 <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 8108a4a:	69bb      	ldr	r3, [r7, #24]
 8108a4c:	2b01      	cmp	r3, #1
 8108a4e:	d056      	beq.n	8108afe <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 8108a50:	e099      	b.n	8108b86 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8108a52:	4b88      	ldr	r3, [pc, #544]	; (8108c74 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8108a54:	681b      	ldr	r3, [r3, #0]
 8108a56:	f003 0320 	and.w	r3, r3, #32
 8108a5a:	2b00      	cmp	r3, #0
 8108a5c:	d02d      	beq.n	8108aba <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8108a5e:	4b85      	ldr	r3, [pc, #532]	; (8108c74 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8108a60:	681b      	ldr	r3, [r3, #0]
 8108a62:	08db      	lsrs	r3, r3, #3
 8108a64:	f003 0303 	and.w	r3, r3, #3
 8108a68:	4a83      	ldr	r2, [pc, #524]	; (8108c78 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 8108a6a:	fa22 f303 	lsr.w	r3, r2, r3
 8108a6e:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8108a70:	68bb      	ldr	r3, [r7, #8]
 8108a72:	ee07 3a90 	vmov	s15, r3
 8108a76:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8108a7a:	697b      	ldr	r3, [r7, #20]
 8108a7c:	ee07 3a90 	vmov	s15, r3
 8108a80:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8108a84:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8108a88:	4b7a      	ldr	r3, [pc, #488]	; (8108c74 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8108a8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8108a8c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8108a90:	ee07 3a90 	vmov	s15, r3
 8108a94:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8108a98:	ed97 6a03 	vldr	s12, [r7, #12]
 8108a9c:	eddf 5a77 	vldr	s11, [pc, #476]	; 8108c7c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8108aa0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8108aa4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8108aa8:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8108aac:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8108ab0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8108ab4:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8108ab8:	e087      	b.n	8108bca <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8108aba:	697b      	ldr	r3, [r7, #20]
 8108abc:	ee07 3a90 	vmov	s15, r3
 8108ac0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8108ac4:	eddf 6a6e 	vldr	s13, [pc, #440]	; 8108c80 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8108ac8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8108acc:	4b69      	ldr	r3, [pc, #420]	; (8108c74 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8108ace:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8108ad0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8108ad4:	ee07 3a90 	vmov	s15, r3
 8108ad8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8108adc:	ed97 6a03 	vldr	s12, [r7, #12]
 8108ae0:	eddf 5a66 	vldr	s11, [pc, #408]	; 8108c7c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8108ae4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8108ae8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8108aec:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8108af0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8108af4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8108af8:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8108afc:	e065      	b.n	8108bca <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8108afe:	697b      	ldr	r3, [r7, #20]
 8108b00:	ee07 3a90 	vmov	s15, r3
 8108b04:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8108b08:	eddf 6a5e 	vldr	s13, [pc, #376]	; 8108c84 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 8108b0c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8108b10:	4b58      	ldr	r3, [pc, #352]	; (8108c74 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8108b12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8108b14:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8108b18:	ee07 3a90 	vmov	s15, r3
 8108b1c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8108b20:	ed97 6a03 	vldr	s12, [r7, #12]
 8108b24:	eddf 5a55 	vldr	s11, [pc, #340]	; 8108c7c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8108b28:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8108b2c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8108b30:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8108b34:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8108b38:	ee67 7a27 	vmul.f32	s15, s14, s15
 8108b3c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8108b40:	e043      	b.n	8108bca <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8108b42:	697b      	ldr	r3, [r7, #20]
 8108b44:	ee07 3a90 	vmov	s15, r3
 8108b48:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8108b4c:	eddf 6a4e 	vldr	s13, [pc, #312]	; 8108c88 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 8108b50:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8108b54:	4b47      	ldr	r3, [pc, #284]	; (8108c74 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8108b56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8108b58:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8108b5c:	ee07 3a90 	vmov	s15, r3
 8108b60:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8108b64:	ed97 6a03 	vldr	s12, [r7, #12]
 8108b68:	eddf 5a44 	vldr	s11, [pc, #272]	; 8108c7c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8108b6c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8108b70:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8108b74:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8108b78:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8108b7c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8108b80:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8108b84:	e021      	b.n	8108bca <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8108b86:	697b      	ldr	r3, [r7, #20]
 8108b88:	ee07 3a90 	vmov	s15, r3
 8108b8c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8108b90:	eddf 6a3b 	vldr	s13, [pc, #236]	; 8108c80 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8108b94:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8108b98:	4b36      	ldr	r3, [pc, #216]	; (8108c74 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8108b9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8108b9c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8108ba0:	ee07 3a90 	vmov	s15, r3
 8108ba4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8108ba8:	ed97 6a03 	vldr	s12, [r7, #12]
 8108bac:	eddf 5a33 	vldr	s11, [pc, #204]	; 8108c7c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8108bb0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8108bb4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8108bb8:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8108bbc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8108bc0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8108bc4:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8108bc8:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 8108bca:	4b2a      	ldr	r3, [pc, #168]	; (8108c74 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8108bcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8108bce:	0a5b      	lsrs	r3, r3, #9
 8108bd0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8108bd4:	ee07 3a90 	vmov	s15, r3
 8108bd8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8108bdc:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8108be0:	ee37 7a87 	vadd.f32	s14, s15, s14
 8108be4:	edd7 6a07 	vldr	s13, [r7, #28]
 8108be8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8108bec:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8108bf0:	ee17 2a90 	vmov	r2, s15
 8108bf4:	687b      	ldr	r3, [r7, #4]
 8108bf6:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 8108bf8:	4b1e      	ldr	r3, [pc, #120]	; (8108c74 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8108bfa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8108bfc:	0c1b      	lsrs	r3, r3, #16
 8108bfe:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8108c02:	ee07 3a90 	vmov	s15, r3
 8108c06:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8108c0a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8108c0e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8108c12:	edd7 6a07 	vldr	s13, [r7, #28]
 8108c16:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8108c1a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8108c1e:	ee17 2a90 	vmov	r2, s15
 8108c22:	687b      	ldr	r3, [r7, #4]
 8108c24:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 8108c26:	4b13      	ldr	r3, [pc, #76]	; (8108c74 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8108c28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8108c2a:	0e1b      	lsrs	r3, r3, #24
 8108c2c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8108c30:	ee07 3a90 	vmov	s15, r3
 8108c34:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8108c38:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8108c3c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8108c40:	edd7 6a07 	vldr	s13, [r7, #28]
 8108c44:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8108c48:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8108c4c:	ee17 2a90 	vmov	r2, s15
 8108c50:	687b      	ldr	r3, [r7, #4]
 8108c52:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8108c54:	e008      	b.n	8108c68 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 8108c56:	687b      	ldr	r3, [r7, #4]
 8108c58:	2200      	movs	r2, #0
 8108c5a:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8108c5c:	687b      	ldr	r3, [r7, #4]
 8108c5e:	2200      	movs	r2, #0
 8108c60:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 8108c62:	687b      	ldr	r3, [r7, #4]
 8108c64:	2200      	movs	r2, #0
 8108c66:	609a      	str	r2, [r3, #8]
}
 8108c68:	bf00      	nop
 8108c6a:	3724      	adds	r7, #36	; 0x24
 8108c6c:	46bd      	mov	sp, r7
 8108c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8108c72:	4770      	bx	lr
 8108c74:	58024400 	.word	0x58024400
 8108c78:	03d09000 	.word	0x03d09000
 8108c7c:	46000000 	.word	0x46000000
 8108c80:	4c742400 	.word	0x4c742400
 8108c84:	4a742400 	.word	0x4a742400
 8108c88:	4bbebc20 	.word	0x4bbebc20

08108c8c <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8108c8c:	b580      	push	{r7, lr}
 8108c8e:	b084      	sub	sp, #16
 8108c90:	af00      	add	r7, sp, #0
 8108c92:	6078      	str	r0, [r7, #4]
 8108c94:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8108c96:	2300      	movs	r3, #0
 8108c98:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8108c9a:	4b54      	ldr	r3, [pc, #336]	; (8108dec <RCCEx_PLL2_Config+0x160>)
 8108c9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8108c9e:	f003 0303 	and.w	r3, r3, #3
 8108ca2:	2b03      	cmp	r3, #3
 8108ca4:	d101      	bne.n	8108caa <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8108ca6:	2301      	movs	r3, #1
 8108ca8:	e09b      	b.n	8108de2 <RCCEx_PLL2_Config+0x156>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8108caa:	4b50      	ldr	r3, [pc, #320]	; (8108dec <RCCEx_PLL2_Config+0x160>)
 8108cac:	681b      	ldr	r3, [r3, #0]
 8108cae:	4a4f      	ldr	r2, [pc, #316]	; (8108dec <RCCEx_PLL2_Config+0x160>)
 8108cb0:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8108cb4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8108cb6:	f7f9 f98d 	bl	8101fd4 <HAL_GetTick>
 8108cba:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8108cbc:	e008      	b.n	8108cd0 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8108cbe:	f7f9 f989 	bl	8101fd4 <HAL_GetTick>
 8108cc2:	4602      	mov	r2, r0
 8108cc4:	68bb      	ldr	r3, [r7, #8]
 8108cc6:	1ad3      	subs	r3, r2, r3
 8108cc8:	2b02      	cmp	r3, #2
 8108cca:	d901      	bls.n	8108cd0 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8108ccc:	2303      	movs	r3, #3
 8108cce:	e088      	b.n	8108de2 <RCCEx_PLL2_Config+0x156>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8108cd0:	4b46      	ldr	r3, [pc, #280]	; (8108dec <RCCEx_PLL2_Config+0x160>)
 8108cd2:	681b      	ldr	r3, [r3, #0]
 8108cd4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8108cd8:	2b00      	cmp	r3, #0
 8108cda:	d1f0      	bne.n	8108cbe <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8108cdc:	4b43      	ldr	r3, [pc, #268]	; (8108dec <RCCEx_PLL2_Config+0x160>)
 8108cde:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8108ce0:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8108ce4:	687b      	ldr	r3, [r7, #4]
 8108ce6:	681b      	ldr	r3, [r3, #0]
 8108ce8:	031b      	lsls	r3, r3, #12
 8108cea:	4940      	ldr	r1, [pc, #256]	; (8108dec <RCCEx_PLL2_Config+0x160>)
 8108cec:	4313      	orrs	r3, r2
 8108cee:	628b      	str	r3, [r1, #40]	; 0x28
 8108cf0:	687b      	ldr	r3, [r7, #4]
 8108cf2:	685b      	ldr	r3, [r3, #4]
 8108cf4:	3b01      	subs	r3, #1
 8108cf6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8108cfa:	687b      	ldr	r3, [r7, #4]
 8108cfc:	689b      	ldr	r3, [r3, #8]
 8108cfe:	3b01      	subs	r3, #1
 8108d00:	025b      	lsls	r3, r3, #9
 8108d02:	b29b      	uxth	r3, r3
 8108d04:	431a      	orrs	r2, r3
 8108d06:	687b      	ldr	r3, [r7, #4]
 8108d08:	68db      	ldr	r3, [r3, #12]
 8108d0a:	3b01      	subs	r3, #1
 8108d0c:	041b      	lsls	r3, r3, #16
 8108d0e:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8108d12:	431a      	orrs	r2, r3
 8108d14:	687b      	ldr	r3, [r7, #4]
 8108d16:	691b      	ldr	r3, [r3, #16]
 8108d18:	3b01      	subs	r3, #1
 8108d1a:	061b      	lsls	r3, r3, #24
 8108d1c:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8108d20:	4932      	ldr	r1, [pc, #200]	; (8108dec <RCCEx_PLL2_Config+0x160>)
 8108d22:	4313      	orrs	r3, r2
 8108d24:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8108d26:	4b31      	ldr	r3, [pc, #196]	; (8108dec <RCCEx_PLL2_Config+0x160>)
 8108d28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8108d2a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8108d2e:	687b      	ldr	r3, [r7, #4]
 8108d30:	695b      	ldr	r3, [r3, #20]
 8108d32:	492e      	ldr	r1, [pc, #184]	; (8108dec <RCCEx_PLL2_Config+0x160>)
 8108d34:	4313      	orrs	r3, r2
 8108d36:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8108d38:	4b2c      	ldr	r3, [pc, #176]	; (8108dec <RCCEx_PLL2_Config+0x160>)
 8108d3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8108d3c:	f023 0220 	bic.w	r2, r3, #32
 8108d40:	687b      	ldr	r3, [r7, #4]
 8108d42:	699b      	ldr	r3, [r3, #24]
 8108d44:	4929      	ldr	r1, [pc, #164]	; (8108dec <RCCEx_PLL2_Config+0x160>)
 8108d46:	4313      	orrs	r3, r2
 8108d48:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8108d4a:	4b28      	ldr	r3, [pc, #160]	; (8108dec <RCCEx_PLL2_Config+0x160>)
 8108d4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8108d4e:	4a27      	ldr	r2, [pc, #156]	; (8108dec <RCCEx_PLL2_Config+0x160>)
 8108d50:	f023 0310 	bic.w	r3, r3, #16
 8108d54:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8108d56:	4b25      	ldr	r3, [pc, #148]	; (8108dec <RCCEx_PLL2_Config+0x160>)
 8108d58:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8108d5a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8108d5e:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8108d62:	687a      	ldr	r2, [r7, #4]
 8108d64:	69d2      	ldr	r2, [r2, #28]
 8108d66:	00d2      	lsls	r2, r2, #3
 8108d68:	4920      	ldr	r1, [pc, #128]	; (8108dec <RCCEx_PLL2_Config+0x160>)
 8108d6a:	4313      	orrs	r3, r2
 8108d6c:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8108d6e:	4b1f      	ldr	r3, [pc, #124]	; (8108dec <RCCEx_PLL2_Config+0x160>)
 8108d70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8108d72:	4a1e      	ldr	r2, [pc, #120]	; (8108dec <RCCEx_PLL2_Config+0x160>)
 8108d74:	f043 0310 	orr.w	r3, r3, #16
 8108d78:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8108d7a:	683b      	ldr	r3, [r7, #0]
 8108d7c:	2b00      	cmp	r3, #0
 8108d7e:	d106      	bne.n	8108d8e <RCCEx_PLL2_Config+0x102>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8108d80:	4b1a      	ldr	r3, [pc, #104]	; (8108dec <RCCEx_PLL2_Config+0x160>)
 8108d82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8108d84:	4a19      	ldr	r2, [pc, #100]	; (8108dec <RCCEx_PLL2_Config+0x160>)
 8108d86:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8108d8a:	62d3      	str	r3, [r2, #44]	; 0x2c
 8108d8c:	e00f      	b.n	8108dae <RCCEx_PLL2_Config+0x122>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8108d8e:	683b      	ldr	r3, [r7, #0]
 8108d90:	2b01      	cmp	r3, #1
 8108d92:	d106      	bne.n	8108da2 <RCCEx_PLL2_Config+0x116>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8108d94:	4b15      	ldr	r3, [pc, #84]	; (8108dec <RCCEx_PLL2_Config+0x160>)
 8108d96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8108d98:	4a14      	ldr	r2, [pc, #80]	; (8108dec <RCCEx_PLL2_Config+0x160>)
 8108d9a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8108d9e:	62d3      	str	r3, [r2, #44]	; 0x2c
 8108da0:	e005      	b.n	8108dae <RCCEx_PLL2_Config+0x122>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8108da2:	4b12      	ldr	r3, [pc, #72]	; (8108dec <RCCEx_PLL2_Config+0x160>)
 8108da4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8108da6:	4a11      	ldr	r2, [pc, #68]	; (8108dec <RCCEx_PLL2_Config+0x160>)
 8108da8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8108dac:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8108dae:	4b0f      	ldr	r3, [pc, #60]	; (8108dec <RCCEx_PLL2_Config+0x160>)
 8108db0:	681b      	ldr	r3, [r3, #0]
 8108db2:	4a0e      	ldr	r2, [pc, #56]	; (8108dec <RCCEx_PLL2_Config+0x160>)
 8108db4:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8108db8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8108dba:	f7f9 f90b 	bl	8101fd4 <HAL_GetTick>
 8108dbe:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8108dc0:	e008      	b.n	8108dd4 <RCCEx_PLL2_Config+0x148>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8108dc2:	f7f9 f907 	bl	8101fd4 <HAL_GetTick>
 8108dc6:	4602      	mov	r2, r0
 8108dc8:	68bb      	ldr	r3, [r7, #8]
 8108dca:	1ad3      	subs	r3, r2, r3
 8108dcc:	2b02      	cmp	r3, #2
 8108dce:	d901      	bls.n	8108dd4 <RCCEx_PLL2_Config+0x148>
      {
        return HAL_TIMEOUT;
 8108dd0:	2303      	movs	r3, #3
 8108dd2:	e006      	b.n	8108de2 <RCCEx_PLL2_Config+0x156>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8108dd4:	4b05      	ldr	r3, [pc, #20]	; (8108dec <RCCEx_PLL2_Config+0x160>)
 8108dd6:	681b      	ldr	r3, [r3, #0]
 8108dd8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8108ddc:	2b00      	cmp	r3, #0
 8108dde:	d0f0      	beq.n	8108dc2 <RCCEx_PLL2_Config+0x136>
    }

  }


  return status;
 8108de0:	7bfb      	ldrb	r3, [r7, #15]
}
 8108de2:	4618      	mov	r0, r3
 8108de4:	3710      	adds	r7, #16
 8108de6:	46bd      	mov	sp, r7
 8108de8:	bd80      	pop	{r7, pc}
 8108dea:	bf00      	nop
 8108dec:	58024400 	.word	0x58024400

08108df0 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8108df0:	b580      	push	{r7, lr}
 8108df2:	b084      	sub	sp, #16
 8108df4:	af00      	add	r7, sp, #0
 8108df6:	6078      	str	r0, [r7, #4]
 8108df8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8108dfa:	2300      	movs	r3, #0
 8108dfc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8108dfe:	4b54      	ldr	r3, [pc, #336]	; (8108f50 <RCCEx_PLL3_Config+0x160>)
 8108e00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8108e02:	f003 0303 	and.w	r3, r3, #3
 8108e06:	2b03      	cmp	r3, #3
 8108e08:	d101      	bne.n	8108e0e <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8108e0a:	2301      	movs	r3, #1
 8108e0c:	e09b      	b.n	8108f46 <RCCEx_PLL3_Config+0x156>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8108e0e:	4b50      	ldr	r3, [pc, #320]	; (8108f50 <RCCEx_PLL3_Config+0x160>)
 8108e10:	681b      	ldr	r3, [r3, #0]
 8108e12:	4a4f      	ldr	r2, [pc, #316]	; (8108f50 <RCCEx_PLL3_Config+0x160>)
 8108e14:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8108e18:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8108e1a:	f7f9 f8db 	bl	8101fd4 <HAL_GetTick>
 8108e1e:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8108e20:	e008      	b.n	8108e34 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8108e22:	f7f9 f8d7 	bl	8101fd4 <HAL_GetTick>
 8108e26:	4602      	mov	r2, r0
 8108e28:	68bb      	ldr	r3, [r7, #8]
 8108e2a:	1ad3      	subs	r3, r2, r3
 8108e2c:	2b02      	cmp	r3, #2
 8108e2e:	d901      	bls.n	8108e34 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8108e30:	2303      	movs	r3, #3
 8108e32:	e088      	b.n	8108f46 <RCCEx_PLL3_Config+0x156>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8108e34:	4b46      	ldr	r3, [pc, #280]	; (8108f50 <RCCEx_PLL3_Config+0x160>)
 8108e36:	681b      	ldr	r3, [r3, #0]
 8108e38:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8108e3c:	2b00      	cmp	r3, #0
 8108e3e:	d1f0      	bne.n	8108e22 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8108e40:	4b43      	ldr	r3, [pc, #268]	; (8108f50 <RCCEx_PLL3_Config+0x160>)
 8108e42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8108e44:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 8108e48:	687b      	ldr	r3, [r7, #4]
 8108e4a:	681b      	ldr	r3, [r3, #0]
 8108e4c:	051b      	lsls	r3, r3, #20
 8108e4e:	4940      	ldr	r1, [pc, #256]	; (8108f50 <RCCEx_PLL3_Config+0x160>)
 8108e50:	4313      	orrs	r3, r2
 8108e52:	628b      	str	r3, [r1, #40]	; 0x28
 8108e54:	687b      	ldr	r3, [r7, #4]
 8108e56:	685b      	ldr	r3, [r3, #4]
 8108e58:	3b01      	subs	r3, #1
 8108e5a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8108e5e:	687b      	ldr	r3, [r7, #4]
 8108e60:	689b      	ldr	r3, [r3, #8]
 8108e62:	3b01      	subs	r3, #1
 8108e64:	025b      	lsls	r3, r3, #9
 8108e66:	b29b      	uxth	r3, r3
 8108e68:	431a      	orrs	r2, r3
 8108e6a:	687b      	ldr	r3, [r7, #4]
 8108e6c:	68db      	ldr	r3, [r3, #12]
 8108e6e:	3b01      	subs	r3, #1
 8108e70:	041b      	lsls	r3, r3, #16
 8108e72:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8108e76:	431a      	orrs	r2, r3
 8108e78:	687b      	ldr	r3, [r7, #4]
 8108e7a:	691b      	ldr	r3, [r3, #16]
 8108e7c:	3b01      	subs	r3, #1
 8108e7e:	061b      	lsls	r3, r3, #24
 8108e80:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8108e84:	4932      	ldr	r1, [pc, #200]	; (8108f50 <RCCEx_PLL3_Config+0x160>)
 8108e86:	4313      	orrs	r3, r2
 8108e88:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8108e8a:	4b31      	ldr	r3, [pc, #196]	; (8108f50 <RCCEx_PLL3_Config+0x160>)
 8108e8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8108e8e:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8108e92:	687b      	ldr	r3, [r7, #4]
 8108e94:	695b      	ldr	r3, [r3, #20]
 8108e96:	492e      	ldr	r1, [pc, #184]	; (8108f50 <RCCEx_PLL3_Config+0x160>)
 8108e98:	4313      	orrs	r3, r2
 8108e9a:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8108e9c:	4b2c      	ldr	r3, [pc, #176]	; (8108f50 <RCCEx_PLL3_Config+0x160>)
 8108e9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8108ea0:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8108ea4:	687b      	ldr	r3, [r7, #4]
 8108ea6:	699b      	ldr	r3, [r3, #24]
 8108ea8:	4929      	ldr	r1, [pc, #164]	; (8108f50 <RCCEx_PLL3_Config+0x160>)
 8108eaa:	4313      	orrs	r3, r2
 8108eac:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8108eae:	4b28      	ldr	r3, [pc, #160]	; (8108f50 <RCCEx_PLL3_Config+0x160>)
 8108eb0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8108eb2:	4a27      	ldr	r2, [pc, #156]	; (8108f50 <RCCEx_PLL3_Config+0x160>)
 8108eb4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8108eb8:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8108eba:	4b25      	ldr	r3, [pc, #148]	; (8108f50 <RCCEx_PLL3_Config+0x160>)
 8108ebc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8108ebe:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8108ec2:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8108ec6:	687a      	ldr	r2, [r7, #4]
 8108ec8:	69d2      	ldr	r2, [r2, #28]
 8108eca:	00d2      	lsls	r2, r2, #3
 8108ecc:	4920      	ldr	r1, [pc, #128]	; (8108f50 <RCCEx_PLL3_Config+0x160>)
 8108ece:	4313      	orrs	r3, r2
 8108ed0:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8108ed2:	4b1f      	ldr	r3, [pc, #124]	; (8108f50 <RCCEx_PLL3_Config+0x160>)
 8108ed4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8108ed6:	4a1e      	ldr	r2, [pc, #120]	; (8108f50 <RCCEx_PLL3_Config+0x160>)
 8108ed8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8108edc:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8108ede:	683b      	ldr	r3, [r7, #0]
 8108ee0:	2b00      	cmp	r3, #0
 8108ee2:	d106      	bne.n	8108ef2 <RCCEx_PLL3_Config+0x102>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8108ee4:	4b1a      	ldr	r3, [pc, #104]	; (8108f50 <RCCEx_PLL3_Config+0x160>)
 8108ee6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8108ee8:	4a19      	ldr	r2, [pc, #100]	; (8108f50 <RCCEx_PLL3_Config+0x160>)
 8108eea:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8108eee:	62d3      	str	r3, [r2, #44]	; 0x2c
 8108ef0:	e00f      	b.n	8108f12 <RCCEx_PLL3_Config+0x122>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8108ef2:	683b      	ldr	r3, [r7, #0]
 8108ef4:	2b01      	cmp	r3, #1
 8108ef6:	d106      	bne.n	8108f06 <RCCEx_PLL3_Config+0x116>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8108ef8:	4b15      	ldr	r3, [pc, #84]	; (8108f50 <RCCEx_PLL3_Config+0x160>)
 8108efa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8108efc:	4a14      	ldr	r2, [pc, #80]	; (8108f50 <RCCEx_PLL3_Config+0x160>)
 8108efe:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8108f02:	62d3      	str	r3, [r2, #44]	; 0x2c
 8108f04:	e005      	b.n	8108f12 <RCCEx_PLL3_Config+0x122>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8108f06:	4b12      	ldr	r3, [pc, #72]	; (8108f50 <RCCEx_PLL3_Config+0x160>)
 8108f08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8108f0a:	4a11      	ldr	r2, [pc, #68]	; (8108f50 <RCCEx_PLL3_Config+0x160>)
 8108f0c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8108f10:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8108f12:	4b0f      	ldr	r3, [pc, #60]	; (8108f50 <RCCEx_PLL3_Config+0x160>)
 8108f14:	681b      	ldr	r3, [r3, #0]
 8108f16:	4a0e      	ldr	r2, [pc, #56]	; (8108f50 <RCCEx_PLL3_Config+0x160>)
 8108f18:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8108f1c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8108f1e:	f7f9 f859 	bl	8101fd4 <HAL_GetTick>
 8108f22:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8108f24:	e008      	b.n	8108f38 <RCCEx_PLL3_Config+0x148>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8108f26:	f7f9 f855 	bl	8101fd4 <HAL_GetTick>
 8108f2a:	4602      	mov	r2, r0
 8108f2c:	68bb      	ldr	r3, [r7, #8]
 8108f2e:	1ad3      	subs	r3, r2, r3
 8108f30:	2b02      	cmp	r3, #2
 8108f32:	d901      	bls.n	8108f38 <RCCEx_PLL3_Config+0x148>
      {
        return HAL_TIMEOUT;
 8108f34:	2303      	movs	r3, #3
 8108f36:	e006      	b.n	8108f46 <RCCEx_PLL3_Config+0x156>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8108f38:	4b05      	ldr	r3, [pc, #20]	; (8108f50 <RCCEx_PLL3_Config+0x160>)
 8108f3a:	681b      	ldr	r3, [r3, #0]
 8108f3c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8108f40:	2b00      	cmp	r3, #0
 8108f42:	d0f0      	beq.n	8108f26 <RCCEx_PLL3_Config+0x136>
    }

  }


  return status;
 8108f44:	7bfb      	ldrb	r3, [r7, #15]
}
 8108f46:	4618      	mov	r0, r3
 8108f48:	3710      	adds	r7, #16
 8108f4a:	46bd      	mov	sp, r7
 8108f4c:	bd80      	pop	{r7, pc}
 8108f4e:	bf00      	nop
 8108f50:	58024400 	.word	0x58024400

08108f54 <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 8108f54:	b580      	push	{r7, lr}
 8108f56:	b08a      	sub	sp, #40	; 0x28
 8108f58:	af00      	add	r7, sp, #0
 8108f5a:	6078      	str	r0, [r7, #4]
  uint32_t ckstr_bits;
  uint32_t syncen_bits;
  SAI_TypeDef *SaiBaseAddress;

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 8108f5c:	687b      	ldr	r3, [r7, #4]
 8108f5e:	2b00      	cmp	r3, #0
 8108f60:	d101      	bne.n	8108f66 <HAL_SAI_Init+0x12>
  {
    return HAL_ERROR;
 8108f62:	2301      	movs	r3, #1
 8108f64:	e290      	b.n	8109488 <HAL_SAI_Init+0x534>
  assert_param(IS_SAI_BLOCK_FIRST_BIT(hsai->Init.FirstBit));
  assert_param(IS_SAI_BLOCK_CLOCK_STROBING(hsai->Init.ClockStrobing));
  assert_param(IS_SAI_BLOCK_SYNCHRO(hsai->Init.Synchro));
#if defined(SAI_VER_V2_X)
  /* SAI Peripheral version depends on STM32H7 device revision ID */
  if (HAL_GetREVID() >= REV_ID_B) /* STM32H7xx Rev.B and above */
 8108f66:	f7f9 f865 	bl	8102034 <HAL_GetREVID>
  assert_param(IS_SAI_BLOCK_SLOT_NUMBER(hsai->SlotInit.SlotNumber));
  assert_param(IS_SAI_SLOT_ACTIVE(hsai->SlotInit.SlotActive));

  /* Check the SAI PDM parameters */
  assert_param(IS_FUNCTIONAL_STATE(hsai->Init.PdmInit.Activation));
  if (hsai->Init.PdmInit.Activation == ENABLE)
 8108f6a:	687b      	ldr	r3, [r7, #4]
 8108f6c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8108f70:	2b01      	cmp	r3, #1
 8108f72:	d113      	bne.n	8108f9c <HAL_SAI_Init+0x48>
  {
    assert_param(IS_SAI_PDM_MIC_PAIRS_NUMBER(hsai->Init.PdmInit.MicPairsNbr));
    assert_param(IS_SAI_PDM_CLOCK_ENABLE(hsai->Init.PdmInit.ClockEnable));
    /* Check that SAI sub-block is SAI1 or SAI4 sub-block A, in master RX mode with free protocol */
#if defined(SAI4)
    if (((hsai->Instance != SAI1_Block_A) && (hsai->Instance != SAI4_Block_A)) ||
 8108f74:	687b      	ldr	r3, [r7, #4]
 8108f76:	681b      	ldr	r3, [r3, #0]
 8108f78:	4a96      	ldr	r2, [pc, #600]	; (81091d4 <HAL_SAI_Init+0x280>)
 8108f7a:	4293      	cmp	r3, r2
 8108f7c:	d004      	beq.n	8108f88 <HAL_SAI_Init+0x34>
 8108f7e:	687b      	ldr	r3, [r7, #4]
 8108f80:	681b      	ldr	r3, [r3, #0]
 8108f82:	4a95      	ldr	r2, [pc, #596]	; (81091d8 <HAL_SAI_Init+0x284>)
 8108f84:	4293      	cmp	r3, r2
 8108f86:	d107      	bne.n	8108f98 <HAL_SAI_Init+0x44>
         (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
 8108f88:	687b      	ldr	r3, [r7, #4]
 8108f8a:	685b      	ldr	r3, [r3, #4]
    if (((hsai->Instance != SAI1_Block_A) && (hsai->Instance != SAI4_Block_A)) ||
 8108f8c:	2b01      	cmp	r3, #1
 8108f8e:	d103      	bne.n	8108f98 <HAL_SAI_Init+0x44>
         (hsai->Init.Protocol != SAI_FREE_PROTOCOL))
 8108f90:	687b      	ldr	r3, [r7, #4]
 8108f92:	6c5b      	ldr	r3, [r3, #68]	; 0x44
         (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
 8108f94:	2b00      	cmp	r3, #0
 8108f96:	d001      	beq.n	8108f9c <HAL_SAI_Init+0x48>
    {
      return HAL_ERROR;
 8108f98:	2301      	movs	r3, #1
 8108f9a:	e275      	b.n	8109488 <HAL_SAI_Init+0x534>
    }
#endif /* SAI4 */
  }

  /* Get the SAI base address according to the SAI handle */
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8108f9c:	687b      	ldr	r3, [r7, #4]
 8108f9e:	681b      	ldr	r3, [r3, #0]
 8108fa0:	4a8c      	ldr	r2, [pc, #560]	; (81091d4 <HAL_SAI_Init+0x280>)
 8108fa2:	4293      	cmp	r3, r2
 8108fa4:	d004      	beq.n	8108fb0 <HAL_SAI_Init+0x5c>
 8108fa6:	687b      	ldr	r3, [r7, #4]
 8108fa8:	681b      	ldr	r3, [r3, #0]
 8108faa:	4a8c      	ldr	r2, [pc, #560]	; (81091dc <HAL_SAI_Init+0x288>)
 8108fac:	4293      	cmp	r3, r2
 8108fae:	d102      	bne.n	8108fb6 <HAL_SAI_Init+0x62>
  {
    SaiBaseAddress = SAI1;
 8108fb0:	4b8b      	ldr	r3, [pc, #556]	; (81091e0 <HAL_SAI_Init+0x28c>)
 8108fb2:	61bb      	str	r3, [r7, #24]
 8108fb4:	e028      	b.n	8109008 <HAL_SAI_Init+0xb4>
  }
#if defined(SAI2)
  else if ((hsai->Instance == SAI2_Block_A) || (hsai->Instance == SAI2_Block_B))
 8108fb6:	687b      	ldr	r3, [r7, #4]
 8108fb8:	681b      	ldr	r3, [r3, #0]
 8108fba:	4a8a      	ldr	r2, [pc, #552]	; (81091e4 <HAL_SAI_Init+0x290>)
 8108fbc:	4293      	cmp	r3, r2
 8108fbe:	d004      	beq.n	8108fca <HAL_SAI_Init+0x76>
 8108fc0:	687b      	ldr	r3, [r7, #4]
 8108fc2:	681b      	ldr	r3, [r3, #0]
 8108fc4:	4a88      	ldr	r2, [pc, #544]	; (81091e8 <HAL_SAI_Init+0x294>)
 8108fc6:	4293      	cmp	r3, r2
 8108fc8:	d102      	bne.n	8108fd0 <HAL_SAI_Init+0x7c>
  {
    SaiBaseAddress = SAI2;
 8108fca:	4b88      	ldr	r3, [pc, #544]	; (81091ec <HAL_SAI_Init+0x298>)
 8108fcc:	61bb      	str	r3, [r7, #24]
 8108fce:	e01b      	b.n	8109008 <HAL_SAI_Init+0xb4>
  }
#endif /* SAI2 */
#if defined(SAI3)
  else if ((hsai->Instance == SAI3_Block_A) || (hsai->Instance == SAI3_Block_B))
 8108fd0:	687b      	ldr	r3, [r7, #4]
 8108fd2:	681b      	ldr	r3, [r3, #0]
 8108fd4:	4a86      	ldr	r2, [pc, #536]	; (81091f0 <HAL_SAI_Init+0x29c>)
 8108fd6:	4293      	cmp	r3, r2
 8108fd8:	d004      	beq.n	8108fe4 <HAL_SAI_Init+0x90>
 8108fda:	687b      	ldr	r3, [r7, #4]
 8108fdc:	681b      	ldr	r3, [r3, #0]
 8108fde:	4a85      	ldr	r2, [pc, #532]	; (81091f4 <HAL_SAI_Init+0x2a0>)
 8108fe0:	4293      	cmp	r3, r2
 8108fe2:	d102      	bne.n	8108fea <HAL_SAI_Init+0x96>
  {
    SaiBaseAddress = SAI3;
 8108fe4:	4b84      	ldr	r3, [pc, #528]	; (81091f8 <HAL_SAI_Init+0x2a4>)
 8108fe6:	61bb      	str	r3, [r7, #24]
 8108fe8:	e00e      	b.n	8109008 <HAL_SAI_Init+0xb4>
  }
#endif /* SAI3 */
#if defined(SAI4)
  else if ((hsai->Instance == SAI4_Block_A) || (hsai->Instance == SAI4_Block_B))
 8108fea:	687b      	ldr	r3, [r7, #4]
 8108fec:	681b      	ldr	r3, [r3, #0]
 8108fee:	4a7a      	ldr	r2, [pc, #488]	; (81091d8 <HAL_SAI_Init+0x284>)
 8108ff0:	4293      	cmp	r3, r2
 8108ff2:	d004      	beq.n	8108ffe <HAL_SAI_Init+0xaa>
 8108ff4:	687b      	ldr	r3, [r7, #4]
 8108ff6:	681b      	ldr	r3, [r3, #0]
 8108ff8:	4a80      	ldr	r2, [pc, #512]	; (81091fc <HAL_SAI_Init+0x2a8>)
 8108ffa:	4293      	cmp	r3, r2
 8108ffc:	d102      	bne.n	8109004 <HAL_SAI_Init+0xb0>
  {
    SaiBaseAddress = SAI4;
 8108ffe:	4b80      	ldr	r3, [pc, #512]	; (8109200 <HAL_SAI_Init+0x2ac>)
 8109000:	61bb      	str	r3, [r7, #24]
 8109002:	e001      	b.n	8109008 <HAL_SAI_Init+0xb4>
  }
#endif /* SAI4 */
  else
  {
    return HAL_ERROR;
 8109004:	2301      	movs	r3, #1
 8109006:	e23f      	b.n	8109488 <HAL_SAI_Init+0x534>
  }

  if (hsai->State == HAL_SAI_STATE_RESET)
 8109008:	687b      	ldr	r3, [r7, #4]
 810900a:	f893 3091 	ldrb.w	r3, [r3, #145]	; 0x91
 810900e:	b2db      	uxtb	r3, r3
 8109010:	2b00      	cmp	r3, #0
 8109012:	d106      	bne.n	8109022 <HAL_SAI_Init+0xce>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 8109014:	687b      	ldr	r3, [r7, #4]
 8109016:	2200      	movs	r2, #0
 8109018:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 810901c:	6878      	ldr	r0, [r7, #4]
 810901e:	f7f8 fc15 	bl	810184c <HAL_SAI_MspInit>
#endif
  }

  /* Disable the selected SAI peripheral */
  if(SAI_Disable(hsai) != HAL_OK)
 8109022:	6878      	ldr	r0, [r7, #4]
 8109024:	f000 fb20 	bl	8109668 <SAI_Disable>
 8109028:	4603      	mov	r3, r0
 810902a:	2b00      	cmp	r3, #0
 810902c:	d001      	beq.n	8109032 <HAL_SAI_Init+0xde>
  {
    return HAL_ERROR;
 810902e:	2301      	movs	r3, #1
 8109030:	e22a      	b.n	8109488 <HAL_SAI_Init+0x534>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 8109032:	687b      	ldr	r3, [r7, #4]
 8109034:	2202      	movs	r2, #2
 8109036:	f883 2091 	strb.w	r2, [r3, #145]	; 0x91

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
  switch (hsai->Init.SynchroExt)
 810903a:	687b      	ldr	r3, [r7, #4]
 810903c:	68db      	ldr	r3, [r3, #12]
 810903e:	2b02      	cmp	r3, #2
 8109040:	d00c      	beq.n	810905c <HAL_SAI_Init+0x108>
 8109042:	2b02      	cmp	r3, #2
 8109044:	d80d      	bhi.n	8109062 <HAL_SAI_Init+0x10e>
 8109046:	2b00      	cmp	r3, #0
 8109048:	d002      	beq.n	8109050 <HAL_SAI_Init+0xfc>
 810904a:	2b01      	cmp	r3, #1
 810904c:	d003      	beq.n	8109056 <HAL_SAI_Init+0x102>
 810904e:	e008      	b.n	8109062 <HAL_SAI_Init+0x10e>
  {
    case SAI_SYNCEXT_DISABLE :
      tmpregisterGCR = 0;
 8109050:	2300      	movs	r3, #0
 8109052:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 8109054:	e008      	b.n	8109068 <HAL_SAI_Init+0x114>
    case SAI_SYNCEXT_OUTBLOCKA_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 8109056:	2310      	movs	r3, #16
 8109058:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 810905a:	e005      	b.n	8109068 <HAL_SAI_Init+0x114>
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 810905c:	2320      	movs	r3, #32
 810905e:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 8109060:	e002      	b.n	8109068 <HAL_SAI_Init+0x114>
    default:
      tmpregisterGCR = 0;
 8109062:	2300      	movs	r3, #0
 8109064:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 8109066:	bf00      	nop
  }

  switch (hsai->Init.Synchro)
 8109068:	687b      	ldr	r3, [r7, #4]
 810906a:	689b      	ldr	r3, [r3, #8]
 810906c:	2b05      	cmp	r3, #5
 810906e:	d832      	bhi.n	81090d6 <HAL_SAI_Init+0x182>
 8109070:	a201      	add	r2, pc, #4	; (adr r2, 8109078 <HAL_SAI_Init+0x124>)
 8109072:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8109076:	bf00      	nop
 8109078:	08109091 	.word	0x08109091
 810907c:	08109097 	.word	0x08109097
 8109080:	0810909f 	.word	0x0810909f
 8109084:	081090a7 	.word	0x081090a7
 8109088:	081090b7 	.word	0x081090b7
 810908c:	081090c7 	.word	0x081090c7
  {
    case SAI_ASYNCHRONOUS :
      syncen_bits = 0;
 8109090:	2300      	movs	r3, #0
 8109092:	61fb      	str	r3, [r7, #28]
      break;
 8109094:	e022      	b.n	81090dc <HAL_SAI_Init+0x188>
    case SAI_SYNCHRONOUS :
      syncen_bits = SAI_xCR1_SYNCEN_0;
 8109096:	f44f 6380 	mov.w	r3, #1024	; 0x400
 810909a:	61fb      	str	r3, [r7, #28]
      break;
 810909c:	e01e      	b.n	81090dc <HAL_SAI_Init+0x188>
    case SAI_SYNCHRONOUS_EXT_SAI1 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 810909e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 81090a2:	61fb      	str	r3, [r7, #28]
      break;
 81090a4:	e01a      	b.n	81090dc <HAL_SAI_Init+0x188>
#if defined(SAI2)
    case SAI_SYNCHRONOUS_EXT_SAI2 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 81090a6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 81090aa:	61fb      	str	r3, [r7, #28]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 81090ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 81090ae:	f043 0301 	orr.w	r3, r3, #1
 81090b2:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 81090b4:	e012      	b.n	81090dc <HAL_SAI_Init+0x188>
#endif /* SAI2 */
#if defined(SAI3)
    case SAI_SYNCHRONOUS_EXT_SAI3 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 81090b6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 81090ba:	61fb      	str	r3, [r7, #28]
      tmpregisterGCR |= SAI_GCR_SYNCIN_1;
 81090bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 81090be:	f043 0302 	orr.w	r3, r3, #2
 81090c2:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 81090c4:	e00a      	b.n	81090dc <HAL_SAI_Init+0x188>
#endif /* SAI3 */
#if defined(SAI4)
    case SAI_SYNCHRONOUS_EXT_SAI4 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 81090c6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 81090ca:	61fb      	str	r3, [r7, #28]
      tmpregisterGCR |= (SAI_GCR_SYNCIN_1 | SAI_GCR_SYNCIN_0);
 81090cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 81090ce:	f043 0303 	orr.w	r3, r3, #3
 81090d2:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 81090d4:	e002      	b.n	81090dc <HAL_SAI_Init+0x188>
#endif /* SAI4 */
    default:
      syncen_bits = 0;
 81090d6:	2300      	movs	r3, #0
 81090d8:	61fb      	str	r3, [r7, #28]
      break;
 81090da:	bf00      	nop
  }

  /* Set the SAI Block Synchro Configuration */
  SaiBaseAddress->GCR = tmpregisterGCR;
 81090dc:	69bb      	ldr	r3, [r7, #24]
 81090de:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 81090e0:	601a      	str	r2, [r3, #0]

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 81090e2:	687b      	ldr	r3, [r7, #4]
 81090e4:	6a1b      	ldr	r3, [r3, #32]
 81090e6:	2b00      	cmp	r3, #0
 81090e8:	f000 80c5 	beq.w	8109276 <HAL_SAI_Init+0x322>
  {
    uint32_t freq = 0;
 81090ec:	2300      	movs	r3, #0
 81090ee:	617b      	str	r3, [r7, #20]
    uint32_t tmpval;

    /* In this case, the MCKDIV value is calculated to get AudioFrequency */
    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 81090f0:	687b      	ldr	r3, [r7, #4]
 81090f2:	681b      	ldr	r3, [r3, #0]
 81090f4:	4a37      	ldr	r2, [pc, #220]	; (81091d4 <HAL_SAI_Init+0x280>)
 81090f6:	4293      	cmp	r3, r2
 81090f8:	d004      	beq.n	8109104 <HAL_SAI_Init+0x1b0>
 81090fa:	687b      	ldr	r3, [r7, #4]
 81090fc:	681b      	ldr	r3, [r3, #0]
 81090fe:	4a37      	ldr	r2, [pc, #220]	; (81091dc <HAL_SAI_Init+0x288>)
 8109100:	4293      	cmp	r3, r2
 8109102:	d106      	bne.n	8109112 <HAL_SAI_Init+0x1be>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 8109104:	f44f 7080 	mov.w	r0, #256	; 0x100
 8109108:	f04f 0100 	mov.w	r1, #0
 810910c:	f7fe fc2e 	bl	810796c <HAL_RCCEx_GetPeriphCLKFreq>
 8109110:	6178      	str	r0, [r7, #20]
    }

#if defined(SAI2)
#if defined(RCC_PERIPHCLK_SAI2)
    if ((hsai->Instance == SAI2_Block_A) || (hsai->Instance == SAI2_Block_B))
 8109112:	687b      	ldr	r3, [r7, #4]
 8109114:	681b      	ldr	r3, [r3, #0]
 8109116:	4a33      	ldr	r2, [pc, #204]	; (81091e4 <HAL_SAI_Init+0x290>)
 8109118:	4293      	cmp	r3, r2
 810911a:	d004      	beq.n	8109126 <HAL_SAI_Init+0x1d2>
 810911c:	687b      	ldr	r3, [r7, #4]
 810911e:	681b      	ldr	r3, [r3, #0]
 8109120:	4a31      	ldr	r2, [pc, #196]	; (81091e8 <HAL_SAI_Init+0x294>)
 8109122:	4293      	cmp	r3, r2
 8109124:	d106      	bne.n	8109134 <HAL_SAI_Init+0x1e0>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 8109126:	f44f 7000 	mov.w	r0, #512	; 0x200
 810912a:	f04f 0100 	mov.w	r1, #0
 810912e:	f7fe fc1d 	bl	810796c <HAL_RCCEx_GetPeriphCLKFreq>
 8109132:	6178      	str	r0, [r7, #20]
    }
#endif /* RCC_PERIPHCLK_SAI2 */
#endif /* SAI2 */

#if defined(SAI3)
    if ((hsai->Instance == SAI3_Block_A) || (hsai->Instance == SAI3_Block_B))
 8109134:	687b      	ldr	r3, [r7, #4]
 8109136:	681b      	ldr	r3, [r3, #0]
 8109138:	4a2d      	ldr	r2, [pc, #180]	; (81091f0 <HAL_SAI_Init+0x29c>)
 810913a:	4293      	cmp	r3, r2
 810913c:	d004      	beq.n	8109148 <HAL_SAI_Init+0x1f4>
 810913e:	687b      	ldr	r3, [r7, #4]
 8109140:	681b      	ldr	r3, [r3, #0]
 8109142:	4a2c      	ldr	r2, [pc, #176]	; (81091f4 <HAL_SAI_Init+0x2a0>)
 8109144:	4293      	cmp	r3, r2
 8109146:	d106      	bne.n	8109156 <HAL_SAI_Init+0x202>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI3);
 8109148:	f44f 7000 	mov.w	r0, #512	; 0x200
 810914c:	f04f 0100 	mov.w	r1, #0
 8109150:	f7fe fc0c 	bl	810796c <HAL_RCCEx_GetPeriphCLKFreq>
 8109154:	6178      	str	r0, [r7, #20]
    }
#endif /* SAI3 */
#if defined(SAI4)
    if (hsai->Instance == SAI4_Block_A)
 8109156:	687b      	ldr	r3, [r7, #4]
 8109158:	681b      	ldr	r3, [r3, #0]
 810915a:	4a1f      	ldr	r2, [pc, #124]	; (81091d8 <HAL_SAI_Init+0x284>)
 810915c:	4293      	cmp	r3, r2
 810915e:	d106      	bne.n	810916e <HAL_SAI_Init+0x21a>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI4A);
 8109160:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8109164:	f04f 0100 	mov.w	r1, #0
 8109168:	f7fe fc00 	bl	810796c <HAL_RCCEx_GetPeriphCLKFreq>
 810916c:	6178      	str	r0, [r7, #20]
    }
    if (hsai->Instance == SAI4_Block_B)
 810916e:	687b      	ldr	r3, [r7, #4]
 8109170:	681b      	ldr	r3, [r3, #0]
 8109172:	4a22      	ldr	r2, [pc, #136]	; (81091fc <HAL_SAI_Init+0x2a8>)
 8109174:	4293      	cmp	r3, r2
 8109176:	d106      	bne.n	8109186 <HAL_SAI_Init+0x232>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI4B);
 8109178:	f44f 6000 	mov.w	r0, #2048	; 0x800
 810917c:	f04f 0100 	mov.w	r1, #0
 8109180:	f7fe fbf4 	bl	810796c <HAL_RCCEx_GetPeriphCLKFreq>
 8109184:	6178      	str	r0, [r7, #20]
    /* Configure Master Clock Divider using the following formula :
       - If NODIV = 1 :
         MCKDIV[5:0] = SAI_CK_x / (FS * (FRL + 1))
       - If NODIV = 0 :
         MCKDIV[5:0] = SAI_CK_x / (FS * (OSR + 1) * 256) */
    if (hsai->Init.NoDivider == SAI_MASTERDIVIDER_DISABLE)
 8109186:	687b      	ldr	r3, [r7, #4]
 8109188:	699b      	ldr	r3, [r3, #24]
 810918a:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 810918e:	d139      	bne.n	8109204 <HAL_SAI_Init+0x2b0>
    {
      /* NODIV = 1 */
      uint32_t tmpframelength;

      if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 8109190:	687b      	ldr	r3, [r7, #4]
 8109192:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8109194:	2b04      	cmp	r3, #4
 8109196:	d102      	bne.n	810919e <HAL_SAI_Init+0x24a>
      {
        /* For SPDIF protocol, frame length is set by hardware to 64 */
        tmpframelength = SAI_SPDIF_FRAME_LENGTH;
 8109198:	2340      	movs	r3, #64	; 0x40
 810919a:	60fb      	str	r3, [r7, #12]
 810919c:	e00a      	b.n	81091b4 <HAL_SAI_Init+0x260>
      }
      else if (hsai->Init.Protocol == SAI_AC97_PROTOCOL)
 810919e:	687b      	ldr	r3, [r7, #4]
 81091a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 81091a2:	2b08      	cmp	r3, #8
 81091a4:	d103      	bne.n	81091ae <HAL_SAI_Init+0x25a>
      {
        /* For AC97 protocol, frame length is set by hardware to 256 */
        tmpframelength = SAI_AC97_FRAME_LENGTH;
 81091a6:	f44f 7380 	mov.w	r3, #256	; 0x100
 81091aa:	60fb      	str	r3, [r7, #12]
 81091ac:	e002      	b.n	81091b4 <HAL_SAI_Init+0x260>
      }
      else
      {
        /* For free protocol, frame length is set by user */
        tmpframelength = hsai->FrameInit.FrameLength;
 81091ae:	687b      	ldr	r3, [r7, #4]
 81091b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81091b2:	60fb      	str	r3, [r7, #12]
      }

      /* (freq x 10) to keep Significant digits */
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmpframelength);
 81091b4:	697a      	ldr	r2, [r7, #20]
 81091b6:	4613      	mov	r3, r2
 81091b8:	009b      	lsls	r3, r3, #2
 81091ba:	4413      	add	r3, r2
 81091bc:	005b      	lsls	r3, r3, #1
 81091be:	4619      	mov	r1, r3
 81091c0:	687b      	ldr	r3, [r7, #4]
 81091c2:	6a1b      	ldr	r3, [r3, #32]
 81091c4:	68fa      	ldr	r2, [r7, #12]
 81091c6:	fb02 f303 	mul.w	r3, r2, r3
 81091ca:	fbb1 f3f3 	udiv	r3, r1, r3
 81091ce:	613b      	str	r3, [r7, #16]
 81091d0:	e030      	b.n	8109234 <HAL_SAI_Init+0x2e0>
 81091d2:	bf00      	nop
 81091d4:	40015804 	.word	0x40015804
 81091d8:	58005404 	.word	0x58005404
 81091dc:	40015824 	.word	0x40015824
 81091e0:	40015800 	.word	0x40015800
 81091e4:	40015c04 	.word	0x40015c04
 81091e8:	40015c24 	.word	0x40015c24
 81091ec:	40015c00 	.word	0x40015c00
 81091f0:	40016004 	.word	0x40016004
 81091f4:	40016024 	.word	0x40016024
 81091f8:	40016000 	.word	0x40016000
 81091fc:	58005424 	.word	0x58005424
 8109200:	58005400 	.word	0x58005400
    }
    else
    {
      /* NODIV = 0 */
      uint32_t tmposr;
      tmposr = (hsai->Init.MckOverSampling == SAI_MCK_OVERSAMPLING_ENABLE) ? 2U : 1U;
 8109204:	687b      	ldr	r3, [r7, #4]
 8109206:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8109208:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 810920c:	d101      	bne.n	8109212 <HAL_SAI_Init+0x2be>
 810920e:	2302      	movs	r3, #2
 8109210:	e000      	b.n	8109214 <HAL_SAI_Init+0x2c0>
 8109212:	2301      	movs	r3, #1
 8109214:	60bb      	str	r3, [r7, #8]
      /* (freq x 10) to keep Significant digits */
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmposr * 256U);
 8109216:	697a      	ldr	r2, [r7, #20]
 8109218:	4613      	mov	r3, r2
 810921a:	009b      	lsls	r3, r3, #2
 810921c:	4413      	add	r3, r2
 810921e:	005b      	lsls	r3, r3, #1
 8109220:	4619      	mov	r1, r3
 8109222:	687b      	ldr	r3, [r7, #4]
 8109224:	6a1b      	ldr	r3, [r3, #32]
 8109226:	68ba      	ldr	r2, [r7, #8]
 8109228:	fb02 f303 	mul.w	r3, r2, r3
 810922c:	021b      	lsls	r3, r3, #8
 810922e:	fbb1 f3f3 	udiv	r3, r1, r3
 8109232:	613b      	str	r3, [r7, #16]
    }
    hsai->Init.Mckdiv = tmpval / 10U;
 8109234:	693b      	ldr	r3, [r7, #16]
 8109236:	4a96      	ldr	r2, [pc, #600]	; (8109490 <HAL_SAI_Init+0x53c>)
 8109238:	fba2 2303 	umull	r2, r3, r2, r3
 810923c:	08da      	lsrs	r2, r3, #3
 810923e:	687b      	ldr	r3, [r7, #4]
 8109240:	625a      	str	r2, [r3, #36]	; 0x24

    /* Round result to the nearest integer */
    if ((tmpval % 10U) > 8U)
 8109242:	6939      	ldr	r1, [r7, #16]
 8109244:	4b92      	ldr	r3, [pc, #584]	; (8109490 <HAL_SAI_Init+0x53c>)
 8109246:	fba3 2301 	umull	r2, r3, r3, r1
 810924a:	08da      	lsrs	r2, r3, #3
 810924c:	4613      	mov	r3, r2
 810924e:	009b      	lsls	r3, r3, #2
 8109250:	4413      	add	r3, r2
 8109252:	005b      	lsls	r3, r3, #1
 8109254:	1aca      	subs	r2, r1, r3
 8109256:	2a08      	cmp	r2, #8
 8109258:	d904      	bls.n	8109264 <HAL_SAI_Init+0x310>
    {
      hsai->Init.Mckdiv += 1U;
 810925a:	687b      	ldr	r3, [r7, #4]
 810925c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 810925e:	1c5a      	adds	r2, r3, #1
 8109260:	687b      	ldr	r3, [r7, #4]
 8109262:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 8109264:	687b      	ldr	r3, [r7, #4]
 8109266:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8109268:	2b04      	cmp	r3, #4
 810926a:	d104      	bne.n	8109276 <HAL_SAI_Init+0x322>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 810926c:	687b      	ldr	r3, [r7, #4]
 810926e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8109270:	085a      	lsrs	r2, r3, #1
 8109272:	687b      	ldr	r3, [r7, #4]
 8109274:	625a      	str	r2, [r3, #36]	; 0x24

  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8109276:	687b      	ldr	r3, [r7, #4]
 8109278:	685b      	ldr	r3, [r3, #4]
 810927a:	2b00      	cmp	r3, #0
 810927c:	d003      	beq.n	8109286 <HAL_SAI_Init+0x332>
 810927e:	687b      	ldr	r3, [r7, #4]
 8109280:	685b      	ldr	r3, [r3, #4]
 8109282:	2b02      	cmp	r3, #2
 8109284:	d109      	bne.n	810929a <HAL_SAI_Init+0x346>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 8109286:	687b      	ldr	r3, [r7, #4]
 8109288:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 810928a:	2b01      	cmp	r3, #1
 810928c:	d101      	bne.n	8109292 <HAL_SAI_Init+0x33e>
 810928e:	2300      	movs	r3, #0
 8109290:	e001      	b.n	8109296 <HAL_SAI_Init+0x342>
 8109292:	f44f 7300 	mov.w	r3, #512	; 0x200
 8109296:	623b      	str	r3, [r7, #32]
 8109298:	e008      	b.n	81092ac <HAL_SAI_Init+0x358>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0U;
 810929a:	687b      	ldr	r3, [r7, #4]
 810929c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 810929e:	2b01      	cmp	r3, #1
 81092a0:	d102      	bne.n	81092a8 <HAL_SAI_Init+0x354>
 81092a2:	f44f 7300 	mov.w	r3, #512	; 0x200
 81092a6:	e000      	b.n	81092aa <HAL_SAI_Init+0x356>
 81092a8:	2300      	movs	r3, #0
 81092aa:	623b      	str	r3, [r7, #32]

  /* SAI Block Configuration -------------------------------------------------*/
  /* SAI CR1 Configuration */
#if defined(SAI_VER_V2_X) /* SAI Peripheral version depends on STM32H7 device revision ID */

  if (HAL_GetREVID() >= REV_ID_B) /* STM32H7xx Rev.B and above */
 81092ac:	f7f8 fec2 	bl	8102034 <HAL_GetREVID>
 81092b0:	4603      	mov	r3, r0
 81092b2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 81092b6:	d331      	bcc.n	810931c <HAL_SAI_Init+0x3c8>
  {
    hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 81092b8:	687b      	ldr	r3, [r7, #4]
 81092ba:	681b      	ldr	r3, [r3, #0]
 81092bc:	6819      	ldr	r1, [r3, #0]
 81092be:	687b      	ldr	r3, [r7, #4]
 81092c0:	681a      	ldr	r2, [r3, #0]
 81092c2:	4b74      	ldr	r3, [pc, #464]	; (8109494 <HAL_SAI_Init+0x540>)
 81092c4:	400b      	ands	r3, r1
 81092c6:	6013      	str	r3, [r2, #0]
                             SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                             SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                             SAI_xCR1_NODIV | SAI_xCR1_MCKDIV | SAI_xCR1_OSR |     \
                             SAI_xCR1_MCKEN);

    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 81092c8:	687b      	ldr	r3, [r7, #4]
 81092ca:	681b      	ldr	r3, [r3, #0]
 81092cc:	6819      	ldr	r1, [r3, #0]
 81092ce:	687b      	ldr	r3, [r7, #4]
 81092d0:	685a      	ldr	r2, [r3, #4]
 81092d2:	687b      	ldr	r3, [r7, #4]
 81092d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 81092d6:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 81092d8:	687b      	ldr	r3, [r7, #4]
 81092da:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 81092dc:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 81092de:	687b      	ldr	r3, [r7, #4]
 81092e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 81092e2:	431a      	orrs	r2, r3
 81092e4:	6a3b      	ldr	r3, [r7, #32]
 81092e6:	431a      	orrs	r2, r3
                            ckstr_bits | syncen_bits |                             \
 81092e8:	69fb      	ldr	r3, [r7, #28]
 81092ea:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 81092ec:	687b      	ldr	r3, [r7, #4]
 81092ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
                            ckstr_bits | syncen_bits |                             \
 81092f0:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 81092f2:	687b      	ldr	r3, [r7, #4]
 81092f4:	695b      	ldr	r3, [r3, #20]
 81092f6:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 81092f8:	687b      	ldr	r3, [r7, #4]
 81092fa:	699b      	ldr	r3, [r3, #24]
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 81092fc:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 81092fe:	687b      	ldr	r3, [r7, #4]
 8109300:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8109302:	051b      	lsls	r3, r3, #20
 8109304:	431a      	orrs	r2, r3
                            hsai->Init.MckOverSampling | hsai->Init.MckOutput);
 8109306:	687b      	ldr	r3, [r7, #4]
 8109308:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 810930a:	431a      	orrs	r2, r3
                            hsai->Init.MckOverSampling | hsai->Init.MckOutput);
 810930c:	687b      	ldr	r3, [r7, #4]
 810930e:	691b      	ldr	r3, [r3, #16]
 8109310:	431a      	orrs	r2, r3
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8109312:	687b      	ldr	r3, [r7, #4]
 8109314:	681b      	ldr	r3, [r3, #0]
 8109316:	430a      	orrs	r2, r1
 8109318:	601a      	str	r2, [r3, #0]
 810931a:	e02d      	b.n	8109378 <HAL_SAI_Init+0x424>
  }
  else /* STM32H7xx Rev.Y */
  {
    hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 810931c:	687b      	ldr	r3, [r7, #4]
 810931e:	681b      	ldr	r3, [r3, #0]
 8109320:	6819      	ldr	r1, [r3, #0]
 8109322:	687b      	ldr	r3, [r7, #4]
 8109324:	681a      	ldr	r2, [r3, #0]
 8109326:	4b5c      	ldr	r3, [pc, #368]	; (8109498 <HAL_SAI_Init+0x544>)
 8109328:	400b      	ands	r3, r1
 810932a:	6013      	str	r3, [r2, #0]
                             SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                             SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                             SAI_xCR1_NODIV | SAI_xCR1_MCKDIV | SAI_xCR1_OSR);

    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 810932c:	687b      	ldr	r3, [r7, #4]
 810932e:	681b      	ldr	r3, [r3, #0]
 8109330:	6819      	ldr	r1, [r3, #0]
 8109332:	687b      	ldr	r3, [r7, #4]
 8109334:	685a      	ldr	r2, [r3, #4]
 8109336:	687b      	ldr	r3, [r7, #4]
 8109338:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 810933a:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 810933c:	687b      	ldr	r3, [r7, #4]
 810933e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8109340:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8109342:	687b      	ldr	r3, [r7, #4]
 8109344:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8109346:	431a      	orrs	r2, r3
 8109348:	6a3b      	ldr	r3, [r7, #32]
 810934a:	431a      	orrs	r2, r3
                            ckstr_bits | syncen_bits |                             \
 810934c:	69fb      	ldr	r3, [r7, #28]
 810934e:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8109350:	687b      	ldr	r3, [r7, #4]
 8109352:	6adb      	ldr	r3, [r3, #44]	; 0x2c
                            ckstr_bits | syncen_bits |                             \
 8109354:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8109356:	687b      	ldr	r3, [r7, #4]
 8109358:	695b      	ldr	r3, [r3, #20]
 810935a:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 810935c:	687b      	ldr	r3, [r7, #4]
 810935e:	699b      	ldr	r3, [r3, #24]
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8109360:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8109362:	687b      	ldr	r3, [r7, #4]
 8109364:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8109366:	051b      	lsls	r3, r3, #20
 8109368:	431a      	orrs	r2, r3
                            hsai->Init.MckOverSampling);
 810936a:	687b      	ldr	r3, [r7, #4]
 810936c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 810936e:	431a      	orrs	r2, r3
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8109370:	687b      	ldr	r3, [r7, #4]
 8109372:	681b      	ldr	r3, [r3, #0]
 8109374:	430a      	orrs	r2, r1
 8109376:	601a      	str	r2, [r3, #0]
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
                          hsai->Init.MckOverSampling | hsai->Init.MckOutput);
#endif /* SAI_VER_V2_X */

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 8109378:	687b      	ldr	r3, [r7, #4]
 810937a:	681b      	ldr	r3, [r3, #0]
 810937c:	685b      	ldr	r3, [r3, #4]
 810937e:	687a      	ldr	r2, [r7, #4]
 8109380:	6812      	ldr	r2, [r2, #0]
 8109382:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8109386:	f023 030f 	bic.w	r3, r3, #15
 810938a:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 810938c:	687b      	ldr	r3, [r7, #4]
 810938e:	681b      	ldr	r3, [r3, #0]
 8109390:	6859      	ldr	r1, [r3, #4]
 8109392:	687b      	ldr	r3, [r7, #4]
 8109394:	69da      	ldr	r2, [r3, #28]
 8109396:	687b      	ldr	r3, [r7, #4]
 8109398:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 810939a:	431a      	orrs	r2, r3
 810939c:	687b      	ldr	r3, [r7, #4]
 810939e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 81093a0:	431a      	orrs	r2, r3
 81093a2:	687b      	ldr	r3, [r7, #4]
 81093a4:	681b      	ldr	r3, [r3, #0]
 81093a6:	430a      	orrs	r2, r1
 81093a8:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 81093aa:	687b      	ldr	r3, [r7, #4]
 81093ac:	681b      	ldr	r3, [r3, #0]
 81093ae:	6899      	ldr	r1, [r3, #8]
 81093b0:	687b      	ldr	r3, [r7, #4]
 81093b2:	681a      	ldr	r2, [r3, #0]
 81093b4:	4b39      	ldr	r3, [pc, #228]	; (810949c <HAL_SAI_Init+0x548>)
 81093b6:	400b      	ands	r3, r1
 81093b8:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 81093ba:	687b      	ldr	r3, [r7, #4]
 81093bc:	681b      	ldr	r3, [r3, #0]
 81093be:	6899      	ldr	r1, [r3, #8]
 81093c0:	687b      	ldr	r3, [r7, #4]
 81093c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81093c4:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 81093c6:	687b      	ldr	r3, [r7, #4]
 81093c8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 81093ca:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 81093cc:	687b      	ldr	r3, [r7, #4]
 81093ce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
                           hsai->FrameInit.FSOffset |
 81093d0:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 81093d2:	687b      	ldr	r3, [r7, #4]
 81093d4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
                           hsai->FrameInit.FSDefinition |
 81093d6:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8));
 81093d8:	687b      	ldr	r3, [r7, #4]
 81093da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 81093dc:	3b01      	subs	r3, #1
 81093de:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 81093e0:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 81093e2:	687b      	ldr	r3, [r7, #4]
 81093e4:	681b      	ldr	r3, [r3, #0]
 81093e6:	430a      	orrs	r2, r1
 81093e8:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |  \
 81093ea:	687b      	ldr	r3, [r7, #4]
 81093ec:	681b      	ldr	r3, [r3, #0]
 81093ee:	68d9      	ldr	r1, [r3, #12]
 81093f0:	687b      	ldr	r3, [r7, #4]
 81093f2:	681a      	ldr	r2, [r3, #0]
 81093f4:	f24f 0320 	movw	r3, #61472	; 0xf020
 81093f8:	400b      	ands	r3, r1
 81093fa:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 81093fc:	687b      	ldr	r3, [r7, #4]
 81093fe:	681b      	ldr	r3, [r3, #0]
 8109400:	68d9      	ldr	r1, [r3, #12]
 8109402:	687b      	ldr	r3, [r7, #4]
 8109404:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8109406:	687b      	ldr	r3, [r7, #4]
 8109408:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 810940a:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 810940c:	687b      	ldr	r3, [r7, #4]
 810940e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8109410:	041b      	lsls	r3, r3, #16
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8109412:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 8109414:	687b      	ldr	r3, [r7, #4]
 8109416:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8109418:	3b01      	subs	r3, #1
 810941a:	021b      	lsls	r3, r3, #8
 810941c:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 810941e:	687b      	ldr	r3, [r7, #4]
 8109420:	681b      	ldr	r3, [r3, #0]
 8109422:	430a      	orrs	r2, r1
 8109424:	60da      	str	r2, [r3, #12]

  /* SAI PDM Configuration ---------------------------------------------------*/
#if defined(SAI4)
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI4_Block_A))
 8109426:	687b      	ldr	r3, [r7, #4]
 8109428:	681b      	ldr	r3, [r3, #0]
 810942a:	4a1d      	ldr	r2, [pc, #116]	; (81094a0 <HAL_SAI_Init+0x54c>)
 810942c:	4293      	cmp	r3, r2
 810942e:	d004      	beq.n	810943a <HAL_SAI_Init+0x4e6>
 8109430:	687b      	ldr	r3, [r7, #4]
 8109432:	681b      	ldr	r3, [r3, #0]
 8109434:	4a1b      	ldr	r2, [pc, #108]	; (81094a4 <HAL_SAI_Init+0x550>)
 8109436:	4293      	cmp	r3, r2
 8109438:	d119      	bne.n	810946e <HAL_SAI_Init+0x51a>
#else
  if (hsai->Instance == SAI1_Block_A)
#endif /* SAI4 */
  {
    /* Disable PDM interface */
    SaiBaseAddress->PDMCR &= ~(SAI_PDMCR_PDMEN);
 810943a:	69bb      	ldr	r3, [r7, #24]
 810943c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 810943e:	f023 0201 	bic.w	r2, r3, #1
 8109442:	69bb      	ldr	r3, [r7, #24]
 8109444:	645a      	str	r2, [r3, #68]	; 0x44
    if (hsai->Init.PdmInit.Activation == ENABLE)
 8109446:	687b      	ldr	r3, [r7, #4]
 8109448:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 810944c:	2b01      	cmp	r3, #1
 810944e:	d10e      	bne.n	810946e <HAL_SAI_Init+0x51a>
    {
      /* Configure and enable PDM interface */
      SaiBaseAddress->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 8109450:	687b      	ldr	r3, [r7, #4]
 8109452:	6c1a      	ldr	r2, [r3, #64]	; 0x40
                               ((hsai->Init.PdmInit.MicPairsNbr - 1U) << SAI_PDMCR_MICNBR_Pos));
 8109454:	687b      	ldr	r3, [r7, #4]
 8109456:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8109458:	3b01      	subs	r3, #1
 810945a:	011b      	lsls	r3, r3, #4
      SaiBaseAddress->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 810945c:	431a      	orrs	r2, r3
 810945e:	69bb      	ldr	r3, [r7, #24]
 8109460:	645a      	str	r2, [r3, #68]	; 0x44
      SaiBaseAddress->PDMCR |= SAI_PDMCR_PDMEN;
 8109462:	69bb      	ldr	r3, [r7, #24]
 8109464:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8109466:	f043 0201 	orr.w	r2, r3, #1
 810946a:	69bb      	ldr	r3, [r7, #24]
 810946c:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 810946e:	687b      	ldr	r3, [r7, #4]
 8109470:	2200      	movs	r2, #0
 8109472:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 8109476:	687b      	ldr	r3, [r7, #4]
 8109478:	2201      	movs	r2, #1
 810947a:	f883 2091 	strb.w	r2, [r3, #145]	; 0x91

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 810947e:	687b      	ldr	r3, [r7, #4]
 8109480:	2200      	movs	r2, #0
 8109482:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90

  return HAL_OK;
 8109486:	2300      	movs	r3, #0
}
 8109488:	4618      	mov	r0, r3
 810948a:	3728      	adds	r7, #40	; 0x28
 810948c:	46bd      	mov	sp, r7
 810948e:	bd80      	pop	{r7, pc}
 8109490:	cccccccd 	.word	0xcccccccd
 8109494:	f005c010 	.word	0xf005c010
 8109498:	f805c010 	.word	0xf805c010
 810949c:	fff88000 	.word	0xfff88000
 81094a0:	40015804 	.word	0x40015804
 81094a4:	58005404 	.word	0x58005404

081094a8 <HAL_SAI_Receive_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Receive_DMA(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size)
{
 81094a8:	b580      	push	{r7, lr}
 81094aa:	b084      	sub	sp, #16
 81094ac:	af00      	add	r7, sp, #0
 81094ae:	60f8      	str	r0, [r7, #12]
 81094b0:	60b9      	str	r1, [r7, #8]
 81094b2:	4613      	mov	r3, r2
 81094b4:	80fb      	strh	r3, [r7, #6]

  if ((pData == NULL) || (Size == 0U))
 81094b6:	68bb      	ldr	r3, [r7, #8]
 81094b8:	2b00      	cmp	r3, #0
 81094ba:	d002      	beq.n	81094c2 <HAL_SAI_Receive_DMA+0x1a>
 81094bc:	88fb      	ldrh	r3, [r7, #6]
 81094be:	2b00      	cmp	r3, #0
 81094c0:	d101      	bne.n	81094c6 <HAL_SAI_Receive_DMA+0x1e>
  {
    return  HAL_ERROR;
 81094c2:	2301      	movs	r3, #1
 81094c4:	e079      	b.n	81095ba <HAL_SAI_Receive_DMA+0x112>
  }

  if (hsai->State == HAL_SAI_STATE_READY)
 81094c6:	68fb      	ldr	r3, [r7, #12]
 81094c8:	f893 3091 	ldrb.w	r3, [r3, #145]	; 0x91
 81094cc:	b2db      	uxtb	r3, r3
 81094ce:	2b01      	cmp	r3, #1
 81094d0:	d172      	bne.n	81095b8 <HAL_SAI_Receive_DMA+0x110>
  {
    /* Process Locked */
    __HAL_LOCK(hsai);
 81094d2:	68fb      	ldr	r3, [r7, #12]
 81094d4:	f893 3090 	ldrb.w	r3, [r3, #144]	; 0x90
 81094d8:	2b01      	cmp	r3, #1
 81094da:	d101      	bne.n	81094e0 <HAL_SAI_Receive_DMA+0x38>
 81094dc:	2302      	movs	r3, #2
 81094de:	e06c      	b.n	81095ba <HAL_SAI_Receive_DMA+0x112>
 81094e0:	68fb      	ldr	r3, [r7, #12]
 81094e2:	2201      	movs	r2, #1
 81094e4:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90

    hsai->pBuffPtr = pData;
 81094e8:	68fb      	ldr	r3, [r7, #12]
 81094ea:	68ba      	ldr	r2, [r7, #8]
 81094ec:	679a      	str	r2, [r3, #120]	; 0x78
    hsai->XferSize = Size;
 81094ee:	68fb      	ldr	r3, [r7, #12]
 81094f0:	88fa      	ldrh	r2, [r7, #6]
 81094f2:	f8a3 207c 	strh.w	r2, [r3, #124]	; 0x7c
    hsai->XferCount = Size;
 81094f6:	68fb      	ldr	r3, [r7, #12]
 81094f8:	88fa      	ldrh	r2, [r7, #6]
 81094fa:	f8a3 207e 	strh.w	r2, [r3, #126]	; 0x7e
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 81094fe:	68fb      	ldr	r3, [r7, #12]
 8109500:	2200      	movs	r2, #0
 8109502:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
    hsai->State = HAL_SAI_STATE_BUSY_RX;
 8109506:	68fb      	ldr	r3, [r7, #12]
 8109508:	2222      	movs	r2, #34	; 0x22
 810950a:	f883 2091 	strb.w	r2, [r3, #145]	; 0x91

    /* Set the SAI Rx DMA Half transfer complete callback */
    hsai->hdmarx->XferHalfCpltCallback = SAI_DMARxHalfCplt;
 810950e:	68fb      	ldr	r3, [r7, #12]
 8109510:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8109514:	4a2b      	ldr	r2, [pc, #172]	; (81095c4 <HAL_SAI_Receive_DMA+0x11c>)
 8109516:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the SAI Rx DMA transfer complete callback */
    hsai->hdmarx->XferCpltCallback = SAI_DMARxCplt;
 8109518:	68fb      	ldr	r3, [r7, #12]
 810951a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 810951e:	4a2a      	ldr	r2, [pc, #168]	; (81095c8 <HAL_SAI_Receive_DMA+0x120>)
 8109520:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsai->hdmarx->XferErrorCallback = SAI_DMAError;
 8109522:	68fb      	ldr	r3, [r7, #12]
 8109524:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8109528:	4a28      	ldr	r2, [pc, #160]	; (81095cc <HAL_SAI_Receive_DMA+0x124>)
 810952a:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Rx abort callback */
    hsai->hdmarx->XferAbortCallback = NULL;
 810952c:	68fb      	ldr	r3, [r7, #12]
 810952e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8109532:	2200      	movs	r2, #0
 8109534:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the Rx DMA Stream */
    if (HAL_DMA_Start_IT(hsai->hdmarx, (uint32_t)&hsai->Instance->DR, (uint32_t)hsai->pBuffPtr, hsai->XferSize) != HAL_OK)
 8109536:	68fb      	ldr	r3, [r7, #12]
 8109538:	f8d3 0084 	ldr.w	r0, [r3, #132]	; 0x84
 810953c:	68fb      	ldr	r3, [r7, #12]
 810953e:	681b      	ldr	r3, [r3, #0]
 8109540:	331c      	adds	r3, #28
 8109542:	4619      	mov	r1, r3
 8109544:	68fb      	ldr	r3, [r7, #12]
 8109546:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8109548:	461a      	mov	r2, r3
 810954a:	68fb      	ldr	r3, [r7, #12]
 810954c:	f8b3 307c 	ldrh.w	r3, [r3, #124]	; 0x7c
 8109550:	f7f9 fa0e 	bl	8102970 <HAL_DMA_Start_IT>
 8109554:	4603      	mov	r3, r0
 8109556:	2b00      	cmp	r3, #0
 8109558:	d005      	beq.n	8109566 <HAL_SAI_Receive_DMA+0xbe>
    {
      __HAL_UNLOCK(hsai);
 810955a:	68fb      	ldr	r3, [r7, #12]
 810955c:	2200      	movs	r2, #0
 810955e:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90
      return  HAL_ERROR;
 8109562:	2301      	movs	r3, #1
 8109564:	e029      	b.n	81095ba <HAL_SAI_Receive_DMA+0x112>
    }

    /* Enable the interrupts for error handling */
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 8109566:	2100      	movs	r1, #0
 8109568:	68f8      	ldr	r0, [r7, #12]
 810956a:	f000 f845 	bl	81095f8 <SAI_InterruptFlag>
 810956e:	4601      	mov	r1, r0
 8109570:	68fb      	ldr	r3, [r7, #12]
 8109572:	681b      	ldr	r3, [r3, #0]
 8109574:	691a      	ldr	r2, [r3, #16]
 8109576:	68fb      	ldr	r3, [r7, #12]
 8109578:	681b      	ldr	r3, [r3, #0]
 810957a:	430a      	orrs	r2, r1
 810957c:	611a      	str	r2, [r3, #16]

    /* Enable SAI Rx DMA Request */
    hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
 810957e:	68fb      	ldr	r3, [r7, #12]
 8109580:	681b      	ldr	r3, [r3, #0]
 8109582:	681a      	ldr	r2, [r3, #0]
 8109584:	68fb      	ldr	r3, [r7, #12]
 8109586:	681b      	ldr	r3, [r3, #0]
 8109588:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 810958c:	601a      	str	r2, [r3, #0]

    /* Check if the SAI is already enabled */
    if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == 0U)
 810958e:	68fb      	ldr	r3, [r7, #12]
 8109590:	681b      	ldr	r3, [r3, #0]
 8109592:	681b      	ldr	r3, [r3, #0]
 8109594:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8109598:	2b00      	cmp	r3, #0
 810959a:	d107      	bne.n	81095ac <HAL_SAI_Receive_DMA+0x104>
    {
      /* Enable SAI peripheral */
      __HAL_SAI_ENABLE(hsai);
 810959c:	68fb      	ldr	r3, [r7, #12]
 810959e:	681b      	ldr	r3, [r3, #0]
 81095a0:	681a      	ldr	r2, [r3, #0]
 81095a2:	68fb      	ldr	r3, [r7, #12]
 81095a4:	681b      	ldr	r3, [r3, #0]
 81095a6:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 81095aa:	601a      	str	r2, [r3, #0]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hsai);
 81095ac:	68fb      	ldr	r3, [r7, #12]
 81095ae:	2200      	movs	r2, #0
 81095b0:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90

    return HAL_OK;
 81095b4:	2300      	movs	r3, #0
 81095b6:	e000      	b.n	81095ba <HAL_SAI_Receive_DMA+0x112>
  }
  else
  {
    return HAL_BUSY;
 81095b8:	2302      	movs	r3, #2
  }
}
 81095ba:	4618      	mov	r0, r3
 81095bc:	3710      	adds	r7, #16
 81095be:	46bd      	mov	sp, r7
 81095c0:	bd80      	pop	{r7, pc}
 81095c2:	bf00      	nop
 81095c4:	0810973d 	.word	0x0810973d
 81095c8:	081096dd 	.word	0x081096dd
 81095cc:	08109759 	.word	0x08109759

081095d0 <HAL_SAI_RxHalfCpltCallback>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
__weak void HAL_SAI_RxHalfCpltCallback(SAI_HandleTypeDef *hsai)
{
 81095d0:	b480      	push	{r7}
 81095d2:	b083      	sub	sp, #12
 81095d4:	af00      	add	r7, sp, #0
 81095d6:	6078      	str	r0, [r7, #4]
  UNUSED(hsai);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SAI_RxHalfCpltCallback could be implemented in the user file
   */
}
 81095d8:	bf00      	nop
 81095da:	370c      	adds	r7, #12
 81095dc:	46bd      	mov	sp, r7
 81095de:	f85d 7b04 	ldr.w	r7, [sp], #4
 81095e2:	4770      	bx	lr

081095e4 <HAL_SAI_ErrorCallback>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
__weak void HAL_SAI_ErrorCallback(SAI_HandleTypeDef *hsai)
{
 81095e4:	b480      	push	{r7}
 81095e6:	b083      	sub	sp, #12
 81095e8:	af00      	add	r7, sp, #0
 81095ea:	6078      	str	r0, [r7, #4]
  UNUSED(hsai);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SAI_ErrorCallback could be implemented in the user file
   */
}
 81095ec:	bf00      	nop
 81095ee:	370c      	adds	r7, #12
 81095f0:	46bd      	mov	sp, r7
 81095f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 81095f6:	4770      	bx	lr

081095f8 <SAI_InterruptFlag>:
  *              the configuration information for SAI module.
  * @param  mode SAI_MODE_DMA or SAI_MODE_IT
  * @retval the list of the IT flag to enable
  */
static uint32_t SAI_InterruptFlag(const SAI_HandleTypeDef *hsai, SAI_ModeTypedef mode)
{
 81095f8:	b480      	push	{r7}
 81095fa:	b085      	sub	sp, #20
 81095fc:	af00      	add	r7, sp, #0
 81095fe:	6078      	str	r0, [r7, #4]
 8109600:	460b      	mov	r3, r1
 8109602:	70fb      	strb	r3, [r7, #3]
  uint32_t tmpIT = SAI_IT_OVRUDR;
 8109604:	2301      	movs	r3, #1
 8109606:	60fb      	str	r3, [r7, #12]

  if (mode == SAI_MODE_IT)
 8109608:	78fb      	ldrb	r3, [r7, #3]
 810960a:	2b01      	cmp	r3, #1
 810960c:	d103      	bne.n	8109616 <SAI_InterruptFlag+0x1e>
  {
    tmpIT |= SAI_IT_FREQ;
 810960e:	68fb      	ldr	r3, [r7, #12]
 8109610:	f043 0308 	orr.w	r3, r3, #8
 8109614:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 8109616:	687b      	ldr	r3, [r7, #4]
 8109618:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 810961a:	2b08      	cmp	r3, #8
 810961c:	d10b      	bne.n	8109636 <SAI_InterruptFlag+0x3e>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 810961e:	687b      	ldr	r3, [r7, #4]
 8109620:	685b      	ldr	r3, [r3, #4]
  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 8109622:	2b03      	cmp	r3, #3
 8109624:	d003      	beq.n	810962e <SAI_InterruptFlag+0x36>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 8109626:	687b      	ldr	r3, [r7, #4]
 8109628:	685b      	ldr	r3, [r3, #4]
 810962a:	2b01      	cmp	r3, #1
 810962c:	d103      	bne.n	8109636 <SAI_InterruptFlag+0x3e>
  {
    tmpIT |= SAI_IT_CNRDY;
 810962e:	68fb      	ldr	r3, [r7, #12]
 8109630:	f043 0310 	orr.w	r3, r3, #16
 8109634:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8109636:	687b      	ldr	r3, [r7, #4]
 8109638:	685b      	ldr	r3, [r3, #4]
 810963a:	2b03      	cmp	r3, #3
 810963c:	d003      	beq.n	8109646 <SAI_InterruptFlag+0x4e>
 810963e:	687b      	ldr	r3, [r7, #4]
 8109640:	685b      	ldr	r3, [r3, #4]
 8109642:	2b02      	cmp	r3, #2
 8109644:	d104      	bne.n	8109650 <SAI_InterruptFlag+0x58>
  {
    tmpIT |= SAI_IT_AFSDET | SAI_IT_LFSDET;
 8109646:	68fb      	ldr	r3, [r7, #12]
 8109648:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 810964c:	60fb      	str	r3, [r7, #12]
 810964e:	e003      	b.n	8109658 <SAI_InterruptFlag+0x60>
  }
  else
  {
    /* hsai has been configured in master mode */
    tmpIT |= SAI_IT_WCKCFG;
 8109650:	68fb      	ldr	r3, [r7, #12]
 8109652:	f043 0304 	orr.w	r3, r3, #4
 8109656:	60fb      	str	r3, [r7, #12]
  }
  return tmpIT;
 8109658:	68fb      	ldr	r3, [r7, #12]
}
 810965a:	4618      	mov	r0, r3
 810965c:	3714      	adds	r7, #20
 810965e:	46bd      	mov	sp, r7
 8109660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8109664:	4770      	bx	lr
	...

08109668 <SAI_Disable>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 8109668:	b480      	push	{r7}
 810966a:	b085      	sub	sp, #20
 810966c:	af00      	add	r7, sp, #0
 810966e:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 8109670:	4b18      	ldr	r3, [pc, #96]	; (81096d4 <SAI_Disable+0x6c>)
 8109672:	681b      	ldr	r3, [r3, #0]
 8109674:	4a18      	ldr	r2, [pc, #96]	; (81096d8 <SAI_Disable+0x70>)
 8109676:	fba2 2303 	umull	r2, r3, r2, r3
 810967a:	0b1b      	lsrs	r3, r3, #12
 810967c:	009b      	lsls	r3, r3, #2
 810967e:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 8109680:	2300      	movs	r3, #0
 8109682:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 8109684:	687b      	ldr	r3, [r7, #4]
 8109686:	681b      	ldr	r3, [r3, #0]
 8109688:	681a      	ldr	r2, [r3, #0]
 810968a:	687b      	ldr	r3, [r7, #4]
 810968c:	681b      	ldr	r3, [r3, #0]
 810968e:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8109692:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count == 0U)
 8109694:	68fb      	ldr	r3, [r7, #12]
 8109696:	2b00      	cmp	r3, #0
 8109698:	d10a      	bne.n	81096b0 <SAI_Disable+0x48>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 810969a:	687b      	ldr	r3, [r7, #4]
 810969c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 81096a0:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 81096a4:	687b      	ldr	r3, [r7, #4]
 81096a6:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
      status = HAL_TIMEOUT;
 81096aa:	2303      	movs	r3, #3
 81096ac:	72fb      	strb	r3, [r7, #11]
      break;
 81096ae:	e009      	b.n	81096c4 <SAI_Disable+0x5c>
    }
    count--;
 81096b0:	68fb      	ldr	r3, [r7, #12]
 81096b2:	3b01      	subs	r3, #1
 81096b4:	60fb      	str	r3, [r7, #12]
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 81096b6:	687b      	ldr	r3, [r7, #4]
 81096b8:	681b      	ldr	r3, [r3, #0]
 81096ba:	681b      	ldr	r3, [r3, #0]
 81096bc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 81096c0:	2b00      	cmp	r3, #0
 81096c2:	d1e7      	bne.n	8109694 <SAI_Disable+0x2c>

  return status;
 81096c4:	7afb      	ldrb	r3, [r7, #11]
}
 81096c6:	4618      	mov	r0, r3
 81096c8:	3714      	adds	r7, #20
 81096ca:	46bd      	mov	sp, r7
 81096cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 81096d0:	4770      	bx	lr
 81096d2:	bf00      	nop
 81096d4:	10000000 	.word	0x10000000
 81096d8:	95cbec1b 	.word	0x95cbec1b

081096dc <SAI_DMARxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMARxCplt(DMA_HandleTypeDef *hdma)
{
 81096dc:	b580      	push	{r7, lr}
 81096de:	b084      	sub	sp, #16
 81096e0:	af00      	add	r7, sp, #0
 81096e2:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 81096e4:	687b      	ldr	r3, [r7, #4]
 81096e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 81096e8:	60fb      	str	r3, [r7, #12]

  if (hdma->Init.Mode != DMA_CIRCULAR)
 81096ea:	687b      	ldr	r3, [r7, #4]
 81096ec:	69db      	ldr	r3, [r3, #28]
 81096ee:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 81096f2:	d01c      	beq.n	810972e <SAI_DMARxCplt+0x52>
  {
    /* Disable Rx DMA Request */
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 81096f4:	68fb      	ldr	r3, [r7, #12]
 81096f6:	681b      	ldr	r3, [r3, #0]
 81096f8:	681a      	ldr	r2, [r3, #0]
 81096fa:	68fb      	ldr	r3, [r7, #12]
 81096fc:	681b      	ldr	r3, [r3, #0]
 81096fe:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8109702:	601a      	str	r2, [r3, #0]
    hsai->XferCount = 0;
 8109704:	68fb      	ldr	r3, [r7, #12]
 8109706:	2200      	movs	r2, #0
 8109708:	f8a3 207e 	strh.w	r2, [r3, #126]	; 0x7e

    /* Stop the interrupts error handling */
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 810970c:	2100      	movs	r1, #0
 810970e:	68f8      	ldr	r0, [r7, #12]
 8109710:	f7ff ff72 	bl	81095f8 <SAI_InterruptFlag>
 8109714:	4603      	mov	r3, r0
 8109716:	43d9      	mvns	r1, r3
 8109718:	68fb      	ldr	r3, [r7, #12]
 810971a:	681b      	ldr	r3, [r3, #0]
 810971c:	691a      	ldr	r2, [r3, #16]
 810971e:	68fb      	ldr	r3, [r7, #12]
 8109720:	681b      	ldr	r3, [r3, #0]
 8109722:	400a      	ands	r2, r1
 8109724:	611a      	str	r2, [r3, #16]

    hsai->State = HAL_SAI_STATE_READY;
 8109726:	68fb      	ldr	r3, [r7, #12]
 8109728:	2201      	movs	r2, #1
 810972a:	f883 2091 	strb.w	r2, [r3, #145]	; 0x91
  }
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->RxCpltCallback(hsai);
#else
  HAL_SAI_RxCpltCallback(hsai);
 810972e:	68f8      	ldr	r0, [r7, #12]
 8109730:	f7f7 fe5e 	bl	81013f0 <HAL_SAI_RxCpltCallback>
#endif
}
 8109734:	bf00      	nop
 8109736:	3710      	adds	r7, #16
 8109738:	46bd      	mov	sp, r7
 810973a:	bd80      	pop	{r7, pc}

0810973c <SAI_DMARxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 810973c:	b580      	push	{r7, lr}
 810973e:	b084      	sub	sp, #16
 8109740:	af00      	add	r7, sp, #0
 8109742:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8109744:	687b      	ldr	r3, [r7, #4]
 8109746:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8109748:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->RxHalfCpltCallback(hsai);
#else
  HAL_SAI_RxHalfCpltCallback(hsai);
 810974a:	68f8      	ldr	r0, [r7, #12]
 810974c:	f7ff ff40 	bl	81095d0 <HAL_SAI_RxHalfCpltCallback>
#endif
}
 8109750:	bf00      	nop
 8109752:	3710      	adds	r7, #16
 8109754:	46bd      	mov	sp, r7
 8109756:	bd80      	pop	{r7, pc}

08109758 <SAI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAError(DMA_HandleTypeDef *hdma)
{
 8109758:	b580      	push	{r7, lr}
 810975a:	b084      	sub	sp, #16
 810975c:	af00      	add	r7, sp, #0
 810975e:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8109760:	687b      	ldr	r3, [r7, #4]
 8109762:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8109764:	60fb      	str	r3, [r7, #12]

  /* Ignore DMA FIFO error */
  if (HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 8109766:	6878      	ldr	r0, [r7, #4]
 8109768:	f7fa fa96 	bl	8103c98 <HAL_DMA_GetError>
 810976c:	4603      	mov	r3, r0
 810976e:	2b02      	cmp	r3, #2
 8109770:	d01d      	beq.n	81097ae <SAI_DMAError+0x56>
  {
    /* Set SAI error code */
    hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8109772:	68fb      	ldr	r3, [r7, #12]
 8109774:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8109778:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 810977c:	68fb      	ldr	r3, [r7, #12]
 810977e:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94

    /* Disable the SAI DMA request */
    hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 8109782:	68fb      	ldr	r3, [r7, #12]
 8109784:	681b      	ldr	r3, [r3, #0]
 8109786:	681a      	ldr	r2, [r3, #0]
 8109788:	68fb      	ldr	r3, [r7, #12]
 810978a:	681b      	ldr	r3, [r3, #0]
 810978c:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8109790:	601a      	str	r2, [r3, #0]

    /* Disable SAI peripheral */
    /* No need to check return value because state will be updated and HAL_SAI_ErrorCallback will be called later */
    (void) SAI_Disable(hsai);
 8109792:	68f8      	ldr	r0, [r7, #12]
 8109794:	f7ff ff68 	bl	8109668 <SAI_Disable>

    /* Set the SAI state ready to be able to start again the process */
    hsai->State = HAL_SAI_STATE_READY;
 8109798:	68fb      	ldr	r3, [r7, #12]
 810979a:	2201      	movs	r2, #1
 810979c:	f883 2091 	strb.w	r2, [r3, #145]	; 0x91

    /* Initialize XferCount */
    hsai->XferCount = 0U;
 81097a0:	68fb      	ldr	r3, [r7, #12]
 81097a2:	2200      	movs	r2, #0
 81097a4:	f8a3 207e 	strh.w	r2, [r3, #126]	; 0x7e

    /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
    hsai->ErrorCallback(hsai);
#else
    HAL_SAI_ErrorCallback(hsai);
 81097a8:	68f8      	ldr	r0, [r7, #12]
 81097aa:	f7ff ff1b 	bl	81095e4 <HAL_SAI_ErrorCallback>
#endif
  }
}
 81097ae:	bf00      	nop
 81097b0:	3710      	adds	r7, #16
 81097b2:	46bd      	mov	sp, r7
 81097b4:	bd80      	pop	{r7, pc}
	...

081097b8 <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{
 81097b8:	b580      	push	{r7, lr}
 81097ba:	b082      	sub	sp, #8
 81097bc:	af00      	add	r7, sp, #0
 81097be:	6078      	str	r0, [r7, #4]
 81097c0:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if (hsdram == NULL)
 81097c2:	687b      	ldr	r3, [r7, #4]
 81097c4:	2b00      	cmp	r3, #0
 81097c6:	d101      	bne.n	81097cc <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 81097c8:	2301      	movs	r3, #1
 81097ca:	e02b      	b.n	8109824 <HAL_SDRAM_Init+0x6c>
  }

  if (hsdram->State == HAL_SDRAM_STATE_RESET)
 81097cc:	687b      	ldr	r3, [r7, #4]
 81097ce:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 81097d2:	b2db      	uxtb	r3, r3
 81097d4:	2b00      	cmp	r3, #0
 81097d6:	d106      	bne.n	81097e6 <HAL_SDRAM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 81097d8:	687b      	ldr	r3, [r7, #4]
 81097da:	2200      	movs	r2, #0
 81097dc:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 81097e0:	6878      	ldr	r0, [r7, #4]
 81097e2:	f7f7 fb4d 	bl	8100e80 <HAL_SDRAM_MspInit>
#endif /* USE_HAL_SDRAM_REGISTER_CALLBACKS */
  }

  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 81097e6:	687b      	ldr	r3, [r7, #4]
 81097e8:	2202      	movs	r2, #2
 81097ea:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  /* Initialize SDRAM control Interface */
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 81097ee:	687b      	ldr	r3, [r7, #4]
 81097f0:	681a      	ldr	r2, [r3, #0]
 81097f2:	687b      	ldr	r3, [r7, #4]
 81097f4:	3304      	adds	r3, #4
 81097f6:	4619      	mov	r1, r3
 81097f8:	4610      	mov	r0, r2
 81097fa:	f001 f8ed 	bl	810a9d8 <FMC_SDRAM_Init>

  /* Initialize SDRAM timing Interface */
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
 81097fe:	687b      	ldr	r3, [r7, #4]
 8109800:	6818      	ldr	r0, [r3, #0]
 8109802:	687b      	ldr	r3, [r7, #4]
 8109804:	685b      	ldr	r3, [r3, #4]
 8109806:	461a      	mov	r2, r3
 8109808:	6839      	ldr	r1, [r7, #0]
 810980a:	f001 f942 	bl	810aa92 <FMC_SDRAM_Timing_Init>

  /* Enable FMC Peripheral */
  __FMC_ENABLE();
 810980e:	4b07      	ldr	r3, [pc, #28]	; (810982c <HAL_SDRAM_Init+0x74>)
 8109810:	681b      	ldr	r3, [r3, #0]
 8109812:	4a06      	ldr	r2, [pc, #24]	; (810982c <HAL_SDRAM_Init+0x74>)
 8109814:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8109818:	6013      	str	r3, [r2, #0]
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 810981a:	687b      	ldr	r3, [r7, #4]
 810981c:	2201      	movs	r2, #1
 810981e:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 8109822:	2300      	movs	r3, #0
}
 8109824:	4618      	mov	r0, r3
 8109826:	3708      	adds	r7, #8
 8109828:	46bd      	mov	sp, r7
 810982a:	bd80      	pop	{r7, pc}
 810982c:	52004000 	.word	0x52004000

08109830 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8109830:	b580      	push	{r7, lr}
 8109832:	b082      	sub	sp, #8
 8109834:	af00      	add	r7, sp, #0
 8109836:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8109838:	687b      	ldr	r3, [r7, #4]
 810983a:	2b00      	cmp	r3, #0
 810983c:	d101      	bne.n	8109842 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 810983e:	2301      	movs	r3, #1
 8109840:	e042      	b.n	81098c8 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8109842:	687b      	ldr	r3, [r7, #4]
 8109844:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8109848:	2b00      	cmp	r3, #0
 810984a:	d106      	bne.n	810985a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 810984c:	687b      	ldr	r3, [r7, #4]
 810984e:	2200      	movs	r2, #0
 8109850:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8109854:	6878      	ldr	r0, [r7, #4]
 8109856:	f7f8 f9d3 	bl	8101c00 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 810985a:	687b      	ldr	r3, [r7, #4]
 810985c:	2224      	movs	r2, #36	; 0x24
 810985e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 8109862:	687b      	ldr	r3, [r7, #4]
 8109864:	681b      	ldr	r3, [r3, #0]
 8109866:	681a      	ldr	r2, [r3, #0]
 8109868:	687b      	ldr	r3, [r7, #4]
 810986a:	681b      	ldr	r3, [r3, #0]
 810986c:	f022 0201 	bic.w	r2, r2, #1
 8109870:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8109872:	6878      	ldr	r0, [r7, #4]
 8109874:	f000 f82c 	bl	81098d0 <UART_SetConfig>
 8109878:	4603      	mov	r3, r0
 810987a:	2b01      	cmp	r3, #1
 810987c:	d101      	bne.n	8109882 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 810987e:	2301      	movs	r3, #1
 8109880:	e022      	b.n	81098c8 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8109882:	687b      	ldr	r3, [r7, #4]
 8109884:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8109886:	2b00      	cmp	r3, #0
 8109888:	d002      	beq.n	8109890 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 810988a:	6878      	ldr	r0, [r7, #4]
 810988c:	f000 fd88 	bl	810a3a0 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8109890:	687b      	ldr	r3, [r7, #4]
 8109892:	681b      	ldr	r3, [r3, #0]
 8109894:	685a      	ldr	r2, [r3, #4]
 8109896:	687b      	ldr	r3, [r7, #4]
 8109898:	681b      	ldr	r3, [r3, #0]
 810989a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 810989e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 81098a0:	687b      	ldr	r3, [r7, #4]
 81098a2:	681b      	ldr	r3, [r3, #0]
 81098a4:	689a      	ldr	r2, [r3, #8]
 81098a6:	687b      	ldr	r3, [r7, #4]
 81098a8:	681b      	ldr	r3, [r3, #0]
 81098aa:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 81098ae:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 81098b0:	687b      	ldr	r3, [r7, #4]
 81098b2:	681b      	ldr	r3, [r3, #0]
 81098b4:	681a      	ldr	r2, [r3, #0]
 81098b6:	687b      	ldr	r3, [r7, #4]
 81098b8:	681b      	ldr	r3, [r3, #0]
 81098ba:	f042 0201 	orr.w	r2, r2, #1
 81098be:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 81098c0:	6878      	ldr	r0, [r7, #4]
 81098c2:	f000 fe0f 	bl	810a4e4 <UART_CheckIdleState>
 81098c6:	4603      	mov	r3, r0
}
 81098c8:	4618      	mov	r0, r3
 81098ca:	3708      	adds	r7, #8
 81098cc:	46bd      	mov	sp, r7
 81098ce:	bd80      	pop	{r7, pc}

081098d0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 81098d0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 81098d4:	b092      	sub	sp, #72	; 0x48
 81098d6:	af00      	add	r7, sp, #0
 81098d8:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 81098da:	2300      	movs	r3, #0
 81098dc:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 81098e0:	697b      	ldr	r3, [r7, #20]
 81098e2:	689a      	ldr	r2, [r3, #8]
 81098e4:	697b      	ldr	r3, [r7, #20]
 81098e6:	691b      	ldr	r3, [r3, #16]
 81098e8:	431a      	orrs	r2, r3
 81098ea:	697b      	ldr	r3, [r7, #20]
 81098ec:	695b      	ldr	r3, [r3, #20]
 81098ee:	431a      	orrs	r2, r3
 81098f0:	697b      	ldr	r3, [r7, #20]
 81098f2:	69db      	ldr	r3, [r3, #28]
 81098f4:	4313      	orrs	r3, r2
 81098f6:	647b      	str	r3, [r7, #68]	; 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 81098f8:	697b      	ldr	r3, [r7, #20]
 81098fa:	681b      	ldr	r3, [r3, #0]
 81098fc:	681a      	ldr	r2, [r3, #0]
 81098fe:	4bbd      	ldr	r3, [pc, #756]	; (8109bf4 <UART_SetConfig+0x324>)
 8109900:	4013      	ands	r3, r2
 8109902:	697a      	ldr	r2, [r7, #20]
 8109904:	6812      	ldr	r2, [r2, #0]
 8109906:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8109908:	430b      	orrs	r3, r1
 810990a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 810990c:	697b      	ldr	r3, [r7, #20]
 810990e:	681b      	ldr	r3, [r3, #0]
 8109910:	685b      	ldr	r3, [r3, #4]
 8109912:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8109916:	697b      	ldr	r3, [r7, #20]
 8109918:	68da      	ldr	r2, [r3, #12]
 810991a:	697b      	ldr	r3, [r7, #20]
 810991c:	681b      	ldr	r3, [r3, #0]
 810991e:	430a      	orrs	r2, r1
 8109920:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8109922:	697b      	ldr	r3, [r7, #20]
 8109924:	699b      	ldr	r3, [r3, #24]
 8109926:	647b      	str	r3, [r7, #68]	; 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8109928:	697b      	ldr	r3, [r7, #20]
 810992a:	681b      	ldr	r3, [r3, #0]
 810992c:	4ab2      	ldr	r2, [pc, #712]	; (8109bf8 <UART_SetConfig+0x328>)
 810992e:	4293      	cmp	r3, r2
 8109930:	d004      	beq.n	810993c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8109932:	697b      	ldr	r3, [r7, #20]
 8109934:	6a1b      	ldr	r3, [r3, #32]
 8109936:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8109938:	4313      	orrs	r3, r2
 810993a:	647b      	str	r3, [r7, #68]	; 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 810993c:	697b      	ldr	r3, [r7, #20]
 810993e:	681b      	ldr	r3, [r3, #0]
 8109940:	689b      	ldr	r3, [r3, #8]
 8109942:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8109946:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 810994a:	697a      	ldr	r2, [r7, #20]
 810994c:	6812      	ldr	r2, [r2, #0]
 810994e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8109950:	430b      	orrs	r3, r1
 8109952:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8109954:	697b      	ldr	r3, [r7, #20]
 8109956:	681b      	ldr	r3, [r3, #0]
 8109958:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810995a:	f023 010f 	bic.w	r1, r3, #15
 810995e:	697b      	ldr	r3, [r7, #20]
 8109960:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8109962:	697b      	ldr	r3, [r7, #20]
 8109964:	681b      	ldr	r3, [r3, #0]
 8109966:	430a      	orrs	r2, r1
 8109968:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 810996a:	697b      	ldr	r3, [r7, #20]
 810996c:	681b      	ldr	r3, [r3, #0]
 810996e:	4aa3      	ldr	r2, [pc, #652]	; (8109bfc <UART_SetConfig+0x32c>)
 8109970:	4293      	cmp	r3, r2
 8109972:	d177      	bne.n	8109a64 <UART_SetConfig+0x194>
 8109974:	4ba2      	ldr	r3, [pc, #648]	; (8109c00 <UART_SetConfig+0x330>)
 8109976:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8109978:	f003 0338 	and.w	r3, r3, #56	; 0x38
 810997c:	2b28      	cmp	r3, #40	; 0x28
 810997e:	d86d      	bhi.n	8109a5c <UART_SetConfig+0x18c>
 8109980:	a201      	add	r2, pc, #4	; (adr r2, 8109988 <UART_SetConfig+0xb8>)
 8109982:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8109986:	bf00      	nop
 8109988:	08109a2d 	.word	0x08109a2d
 810998c:	08109a5d 	.word	0x08109a5d
 8109990:	08109a5d 	.word	0x08109a5d
 8109994:	08109a5d 	.word	0x08109a5d
 8109998:	08109a5d 	.word	0x08109a5d
 810999c:	08109a5d 	.word	0x08109a5d
 81099a0:	08109a5d 	.word	0x08109a5d
 81099a4:	08109a5d 	.word	0x08109a5d
 81099a8:	08109a35 	.word	0x08109a35
 81099ac:	08109a5d 	.word	0x08109a5d
 81099b0:	08109a5d 	.word	0x08109a5d
 81099b4:	08109a5d 	.word	0x08109a5d
 81099b8:	08109a5d 	.word	0x08109a5d
 81099bc:	08109a5d 	.word	0x08109a5d
 81099c0:	08109a5d 	.word	0x08109a5d
 81099c4:	08109a5d 	.word	0x08109a5d
 81099c8:	08109a3d 	.word	0x08109a3d
 81099cc:	08109a5d 	.word	0x08109a5d
 81099d0:	08109a5d 	.word	0x08109a5d
 81099d4:	08109a5d 	.word	0x08109a5d
 81099d8:	08109a5d 	.word	0x08109a5d
 81099dc:	08109a5d 	.word	0x08109a5d
 81099e0:	08109a5d 	.word	0x08109a5d
 81099e4:	08109a5d 	.word	0x08109a5d
 81099e8:	08109a45 	.word	0x08109a45
 81099ec:	08109a5d 	.word	0x08109a5d
 81099f0:	08109a5d 	.word	0x08109a5d
 81099f4:	08109a5d 	.word	0x08109a5d
 81099f8:	08109a5d 	.word	0x08109a5d
 81099fc:	08109a5d 	.word	0x08109a5d
 8109a00:	08109a5d 	.word	0x08109a5d
 8109a04:	08109a5d 	.word	0x08109a5d
 8109a08:	08109a4d 	.word	0x08109a4d
 8109a0c:	08109a5d 	.word	0x08109a5d
 8109a10:	08109a5d 	.word	0x08109a5d
 8109a14:	08109a5d 	.word	0x08109a5d
 8109a18:	08109a5d 	.word	0x08109a5d
 8109a1c:	08109a5d 	.word	0x08109a5d
 8109a20:	08109a5d 	.word	0x08109a5d
 8109a24:	08109a5d 	.word	0x08109a5d
 8109a28:	08109a55 	.word	0x08109a55
 8109a2c:	2301      	movs	r3, #1
 8109a2e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8109a32:	e220      	b.n	8109e76 <UART_SetConfig+0x5a6>
 8109a34:	2304      	movs	r3, #4
 8109a36:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8109a3a:	e21c      	b.n	8109e76 <UART_SetConfig+0x5a6>
 8109a3c:	2308      	movs	r3, #8
 8109a3e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8109a42:	e218      	b.n	8109e76 <UART_SetConfig+0x5a6>
 8109a44:	2310      	movs	r3, #16
 8109a46:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8109a4a:	e214      	b.n	8109e76 <UART_SetConfig+0x5a6>
 8109a4c:	2320      	movs	r3, #32
 8109a4e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8109a52:	e210      	b.n	8109e76 <UART_SetConfig+0x5a6>
 8109a54:	2340      	movs	r3, #64	; 0x40
 8109a56:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8109a5a:	e20c      	b.n	8109e76 <UART_SetConfig+0x5a6>
 8109a5c:	2380      	movs	r3, #128	; 0x80
 8109a5e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8109a62:	e208      	b.n	8109e76 <UART_SetConfig+0x5a6>
 8109a64:	697b      	ldr	r3, [r7, #20]
 8109a66:	681b      	ldr	r3, [r3, #0]
 8109a68:	4a66      	ldr	r2, [pc, #408]	; (8109c04 <UART_SetConfig+0x334>)
 8109a6a:	4293      	cmp	r3, r2
 8109a6c:	d130      	bne.n	8109ad0 <UART_SetConfig+0x200>
 8109a6e:	4b64      	ldr	r3, [pc, #400]	; (8109c00 <UART_SetConfig+0x330>)
 8109a70:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8109a72:	f003 0307 	and.w	r3, r3, #7
 8109a76:	2b05      	cmp	r3, #5
 8109a78:	d826      	bhi.n	8109ac8 <UART_SetConfig+0x1f8>
 8109a7a:	a201      	add	r2, pc, #4	; (adr r2, 8109a80 <UART_SetConfig+0x1b0>)
 8109a7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8109a80:	08109a99 	.word	0x08109a99
 8109a84:	08109aa1 	.word	0x08109aa1
 8109a88:	08109aa9 	.word	0x08109aa9
 8109a8c:	08109ab1 	.word	0x08109ab1
 8109a90:	08109ab9 	.word	0x08109ab9
 8109a94:	08109ac1 	.word	0x08109ac1
 8109a98:	2300      	movs	r3, #0
 8109a9a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8109a9e:	e1ea      	b.n	8109e76 <UART_SetConfig+0x5a6>
 8109aa0:	2304      	movs	r3, #4
 8109aa2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8109aa6:	e1e6      	b.n	8109e76 <UART_SetConfig+0x5a6>
 8109aa8:	2308      	movs	r3, #8
 8109aaa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8109aae:	e1e2      	b.n	8109e76 <UART_SetConfig+0x5a6>
 8109ab0:	2310      	movs	r3, #16
 8109ab2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8109ab6:	e1de      	b.n	8109e76 <UART_SetConfig+0x5a6>
 8109ab8:	2320      	movs	r3, #32
 8109aba:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8109abe:	e1da      	b.n	8109e76 <UART_SetConfig+0x5a6>
 8109ac0:	2340      	movs	r3, #64	; 0x40
 8109ac2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8109ac6:	e1d6      	b.n	8109e76 <UART_SetConfig+0x5a6>
 8109ac8:	2380      	movs	r3, #128	; 0x80
 8109aca:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8109ace:	e1d2      	b.n	8109e76 <UART_SetConfig+0x5a6>
 8109ad0:	697b      	ldr	r3, [r7, #20]
 8109ad2:	681b      	ldr	r3, [r3, #0]
 8109ad4:	4a4c      	ldr	r2, [pc, #304]	; (8109c08 <UART_SetConfig+0x338>)
 8109ad6:	4293      	cmp	r3, r2
 8109ad8:	d130      	bne.n	8109b3c <UART_SetConfig+0x26c>
 8109ada:	4b49      	ldr	r3, [pc, #292]	; (8109c00 <UART_SetConfig+0x330>)
 8109adc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8109ade:	f003 0307 	and.w	r3, r3, #7
 8109ae2:	2b05      	cmp	r3, #5
 8109ae4:	d826      	bhi.n	8109b34 <UART_SetConfig+0x264>
 8109ae6:	a201      	add	r2, pc, #4	; (adr r2, 8109aec <UART_SetConfig+0x21c>)
 8109ae8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8109aec:	08109b05 	.word	0x08109b05
 8109af0:	08109b0d 	.word	0x08109b0d
 8109af4:	08109b15 	.word	0x08109b15
 8109af8:	08109b1d 	.word	0x08109b1d
 8109afc:	08109b25 	.word	0x08109b25
 8109b00:	08109b2d 	.word	0x08109b2d
 8109b04:	2300      	movs	r3, #0
 8109b06:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8109b0a:	e1b4      	b.n	8109e76 <UART_SetConfig+0x5a6>
 8109b0c:	2304      	movs	r3, #4
 8109b0e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8109b12:	e1b0      	b.n	8109e76 <UART_SetConfig+0x5a6>
 8109b14:	2308      	movs	r3, #8
 8109b16:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8109b1a:	e1ac      	b.n	8109e76 <UART_SetConfig+0x5a6>
 8109b1c:	2310      	movs	r3, #16
 8109b1e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8109b22:	e1a8      	b.n	8109e76 <UART_SetConfig+0x5a6>
 8109b24:	2320      	movs	r3, #32
 8109b26:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8109b2a:	e1a4      	b.n	8109e76 <UART_SetConfig+0x5a6>
 8109b2c:	2340      	movs	r3, #64	; 0x40
 8109b2e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8109b32:	e1a0      	b.n	8109e76 <UART_SetConfig+0x5a6>
 8109b34:	2380      	movs	r3, #128	; 0x80
 8109b36:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8109b3a:	e19c      	b.n	8109e76 <UART_SetConfig+0x5a6>
 8109b3c:	697b      	ldr	r3, [r7, #20]
 8109b3e:	681b      	ldr	r3, [r3, #0]
 8109b40:	4a32      	ldr	r2, [pc, #200]	; (8109c0c <UART_SetConfig+0x33c>)
 8109b42:	4293      	cmp	r3, r2
 8109b44:	d130      	bne.n	8109ba8 <UART_SetConfig+0x2d8>
 8109b46:	4b2e      	ldr	r3, [pc, #184]	; (8109c00 <UART_SetConfig+0x330>)
 8109b48:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8109b4a:	f003 0307 	and.w	r3, r3, #7
 8109b4e:	2b05      	cmp	r3, #5
 8109b50:	d826      	bhi.n	8109ba0 <UART_SetConfig+0x2d0>
 8109b52:	a201      	add	r2, pc, #4	; (adr r2, 8109b58 <UART_SetConfig+0x288>)
 8109b54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8109b58:	08109b71 	.word	0x08109b71
 8109b5c:	08109b79 	.word	0x08109b79
 8109b60:	08109b81 	.word	0x08109b81
 8109b64:	08109b89 	.word	0x08109b89
 8109b68:	08109b91 	.word	0x08109b91
 8109b6c:	08109b99 	.word	0x08109b99
 8109b70:	2300      	movs	r3, #0
 8109b72:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8109b76:	e17e      	b.n	8109e76 <UART_SetConfig+0x5a6>
 8109b78:	2304      	movs	r3, #4
 8109b7a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8109b7e:	e17a      	b.n	8109e76 <UART_SetConfig+0x5a6>
 8109b80:	2308      	movs	r3, #8
 8109b82:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8109b86:	e176      	b.n	8109e76 <UART_SetConfig+0x5a6>
 8109b88:	2310      	movs	r3, #16
 8109b8a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8109b8e:	e172      	b.n	8109e76 <UART_SetConfig+0x5a6>
 8109b90:	2320      	movs	r3, #32
 8109b92:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8109b96:	e16e      	b.n	8109e76 <UART_SetConfig+0x5a6>
 8109b98:	2340      	movs	r3, #64	; 0x40
 8109b9a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8109b9e:	e16a      	b.n	8109e76 <UART_SetConfig+0x5a6>
 8109ba0:	2380      	movs	r3, #128	; 0x80
 8109ba2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8109ba6:	e166      	b.n	8109e76 <UART_SetConfig+0x5a6>
 8109ba8:	697b      	ldr	r3, [r7, #20]
 8109baa:	681b      	ldr	r3, [r3, #0]
 8109bac:	4a18      	ldr	r2, [pc, #96]	; (8109c10 <UART_SetConfig+0x340>)
 8109bae:	4293      	cmp	r3, r2
 8109bb0:	d140      	bne.n	8109c34 <UART_SetConfig+0x364>
 8109bb2:	4b13      	ldr	r3, [pc, #76]	; (8109c00 <UART_SetConfig+0x330>)
 8109bb4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8109bb6:	f003 0307 	and.w	r3, r3, #7
 8109bba:	2b05      	cmp	r3, #5
 8109bbc:	d836      	bhi.n	8109c2c <UART_SetConfig+0x35c>
 8109bbe:	a201      	add	r2, pc, #4	; (adr r2, 8109bc4 <UART_SetConfig+0x2f4>)
 8109bc0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8109bc4:	08109bdd 	.word	0x08109bdd
 8109bc8:	08109be5 	.word	0x08109be5
 8109bcc:	08109bed 	.word	0x08109bed
 8109bd0:	08109c15 	.word	0x08109c15
 8109bd4:	08109c1d 	.word	0x08109c1d
 8109bd8:	08109c25 	.word	0x08109c25
 8109bdc:	2300      	movs	r3, #0
 8109bde:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8109be2:	e148      	b.n	8109e76 <UART_SetConfig+0x5a6>
 8109be4:	2304      	movs	r3, #4
 8109be6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8109bea:	e144      	b.n	8109e76 <UART_SetConfig+0x5a6>
 8109bec:	2308      	movs	r3, #8
 8109bee:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8109bf2:	e140      	b.n	8109e76 <UART_SetConfig+0x5a6>
 8109bf4:	cfff69f3 	.word	0xcfff69f3
 8109bf8:	58000c00 	.word	0x58000c00
 8109bfc:	40011000 	.word	0x40011000
 8109c00:	58024400 	.word	0x58024400
 8109c04:	40004400 	.word	0x40004400
 8109c08:	40004800 	.word	0x40004800
 8109c0c:	40004c00 	.word	0x40004c00
 8109c10:	40005000 	.word	0x40005000
 8109c14:	2310      	movs	r3, #16
 8109c16:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8109c1a:	e12c      	b.n	8109e76 <UART_SetConfig+0x5a6>
 8109c1c:	2320      	movs	r3, #32
 8109c1e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8109c22:	e128      	b.n	8109e76 <UART_SetConfig+0x5a6>
 8109c24:	2340      	movs	r3, #64	; 0x40
 8109c26:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8109c2a:	e124      	b.n	8109e76 <UART_SetConfig+0x5a6>
 8109c2c:	2380      	movs	r3, #128	; 0x80
 8109c2e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8109c32:	e120      	b.n	8109e76 <UART_SetConfig+0x5a6>
 8109c34:	697b      	ldr	r3, [r7, #20]
 8109c36:	681b      	ldr	r3, [r3, #0]
 8109c38:	4acb      	ldr	r2, [pc, #812]	; (8109f68 <UART_SetConfig+0x698>)
 8109c3a:	4293      	cmp	r3, r2
 8109c3c:	d176      	bne.n	8109d2c <UART_SetConfig+0x45c>
 8109c3e:	4bcb      	ldr	r3, [pc, #812]	; (8109f6c <UART_SetConfig+0x69c>)
 8109c40:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8109c42:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8109c46:	2b28      	cmp	r3, #40	; 0x28
 8109c48:	d86c      	bhi.n	8109d24 <UART_SetConfig+0x454>
 8109c4a:	a201      	add	r2, pc, #4	; (adr r2, 8109c50 <UART_SetConfig+0x380>)
 8109c4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8109c50:	08109cf5 	.word	0x08109cf5
 8109c54:	08109d25 	.word	0x08109d25
 8109c58:	08109d25 	.word	0x08109d25
 8109c5c:	08109d25 	.word	0x08109d25
 8109c60:	08109d25 	.word	0x08109d25
 8109c64:	08109d25 	.word	0x08109d25
 8109c68:	08109d25 	.word	0x08109d25
 8109c6c:	08109d25 	.word	0x08109d25
 8109c70:	08109cfd 	.word	0x08109cfd
 8109c74:	08109d25 	.word	0x08109d25
 8109c78:	08109d25 	.word	0x08109d25
 8109c7c:	08109d25 	.word	0x08109d25
 8109c80:	08109d25 	.word	0x08109d25
 8109c84:	08109d25 	.word	0x08109d25
 8109c88:	08109d25 	.word	0x08109d25
 8109c8c:	08109d25 	.word	0x08109d25
 8109c90:	08109d05 	.word	0x08109d05
 8109c94:	08109d25 	.word	0x08109d25
 8109c98:	08109d25 	.word	0x08109d25
 8109c9c:	08109d25 	.word	0x08109d25
 8109ca0:	08109d25 	.word	0x08109d25
 8109ca4:	08109d25 	.word	0x08109d25
 8109ca8:	08109d25 	.word	0x08109d25
 8109cac:	08109d25 	.word	0x08109d25
 8109cb0:	08109d0d 	.word	0x08109d0d
 8109cb4:	08109d25 	.word	0x08109d25
 8109cb8:	08109d25 	.word	0x08109d25
 8109cbc:	08109d25 	.word	0x08109d25
 8109cc0:	08109d25 	.word	0x08109d25
 8109cc4:	08109d25 	.word	0x08109d25
 8109cc8:	08109d25 	.word	0x08109d25
 8109ccc:	08109d25 	.word	0x08109d25
 8109cd0:	08109d15 	.word	0x08109d15
 8109cd4:	08109d25 	.word	0x08109d25
 8109cd8:	08109d25 	.word	0x08109d25
 8109cdc:	08109d25 	.word	0x08109d25
 8109ce0:	08109d25 	.word	0x08109d25
 8109ce4:	08109d25 	.word	0x08109d25
 8109ce8:	08109d25 	.word	0x08109d25
 8109cec:	08109d25 	.word	0x08109d25
 8109cf0:	08109d1d 	.word	0x08109d1d
 8109cf4:	2301      	movs	r3, #1
 8109cf6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8109cfa:	e0bc      	b.n	8109e76 <UART_SetConfig+0x5a6>
 8109cfc:	2304      	movs	r3, #4
 8109cfe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8109d02:	e0b8      	b.n	8109e76 <UART_SetConfig+0x5a6>
 8109d04:	2308      	movs	r3, #8
 8109d06:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8109d0a:	e0b4      	b.n	8109e76 <UART_SetConfig+0x5a6>
 8109d0c:	2310      	movs	r3, #16
 8109d0e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8109d12:	e0b0      	b.n	8109e76 <UART_SetConfig+0x5a6>
 8109d14:	2320      	movs	r3, #32
 8109d16:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8109d1a:	e0ac      	b.n	8109e76 <UART_SetConfig+0x5a6>
 8109d1c:	2340      	movs	r3, #64	; 0x40
 8109d1e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8109d22:	e0a8      	b.n	8109e76 <UART_SetConfig+0x5a6>
 8109d24:	2380      	movs	r3, #128	; 0x80
 8109d26:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8109d2a:	e0a4      	b.n	8109e76 <UART_SetConfig+0x5a6>
 8109d2c:	697b      	ldr	r3, [r7, #20]
 8109d2e:	681b      	ldr	r3, [r3, #0]
 8109d30:	4a8f      	ldr	r2, [pc, #572]	; (8109f70 <UART_SetConfig+0x6a0>)
 8109d32:	4293      	cmp	r3, r2
 8109d34:	d130      	bne.n	8109d98 <UART_SetConfig+0x4c8>
 8109d36:	4b8d      	ldr	r3, [pc, #564]	; (8109f6c <UART_SetConfig+0x69c>)
 8109d38:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8109d3a:	f003 0307 	and.w	r3, r3, #7
 8109d3e:	2b05      	cmp	r3, #5
 8109d40:	d826      	bhi.n	8109d90 <UART_SetConfig+0x4c0>
 8109d42:	a201      	add	r2, pc, #4	; (adr r2, 8109d48 <UART_SetConfig+0x478>)
 8109d44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8109d48:	08109d61 	.word	0x08109d61
 8109d4c:	08109d69 	.word	0x08109d69
 8109d50:	08109d71 	.word	0x08109d71
 8109d54:	08109d79 	.word	0x08109d79
 8109d58:	08109d81 	.word	0x08109d81
 8109d5c:	08109d89 	.word	0x08109d89
 8109d60:	2300      	movs	r3, #0
 8109d62:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8109d66:	e086      	b.n	8109e76 <UART_SetConfig+0x5a6>
 8109d68:	2304      	movs	r3, #4
 8109d6a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8109d6e:	e082      	b.n	8109e76 <UART_SetConfig+0x5a6>
 8109d70:	2308      	movs	r3, #8
 8109d72:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8109d76:	e07e      	b.n	8109e76 <UART_SetConfig+0x5a6>
 8109d78:	2310      	movs	r3, #16
 8109d7a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8109d7e:	e07a      	b.n	8109e76 <UART_SetConfig+0x5a6>
 8109d80:	2320      	movs	r3, #32
 8109d82:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8109d86:	e076      	b.n	8109e76 <UART_SetConfig+0x5a6>
 8109d88:	2340      	movs	r3, #64	; 0x40
 8109d8a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8109d8e:	e072      	b.n	8109e76 <UART_SetConfig+0x5a6>
 8109d90:	2380      	movs	r3, #128	; 0x80
 8109d92:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8109d96:	e06e      	b.n	8109e76 <UART_SetConfig+0x5a6>
 8109d98:	697b      	ldr	r3, [r7, #20]
 8109d9a:	681b      	ldr	r3, [r3, #0]
 8109d9c:	4a75      	ldr	r2, [pc, #468]	; (8109f74 <UART_SetConfig+0x6a4>)
 8109d9e:	4293      	cmp	r3, r2
 8109da0:	d130      	bne.n	8109e04 <UART_SetConfig+0x534>
 8109da2:	4b72      	ldr	r3, [pc, #456]	; (8109f6c <UART_SetConfig+0x69c>)
 8109da4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8109da6:	f003 0307 	and.w	r3, r3, #7
 8109daa:	2b05      	cmp	r3, #5
 8109dac:	d826      	bhi.n	8109dfc <UART_SetConfig+0x52c>
 8109dae:	a201      	add	r2, pc, #4	; (adr r2, 8109db4 <UART_SetConfig+0x4e4>)
 8109db0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8109db4:	08109dcd 	.word	0x08109dcd
 8109db8:	08109dd5 	.word	0x08109dd5
 8109dbc:	08109ddd 	.word	0x08109ddd
 8109dc0:	08109de5 	.word	0x08109de5
 8109dc4:	08109ded 	.word	0x08109ded
 8109dc8:	08109df5 	.word	0x08109df5
 8109dcc:	2300      	movs	r3, #0
 8109dce:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8109dd2:	e050      	b.n	8109e76 <UART_SetConfig+0x5a6>
 8109dd4:	2304      	movs	r3, #4
 8109dd6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8109dda:	e04c      	b.n	8109e76 <UART_SetConfig+0x5a6>
 8109ddc:	2308      	movs	r3, #8
 8109dde:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8109de2:	e048      	b.n	8109e76 <UART_SetConfig+0x5a6>
 8109de4:	2310      	movs	r3, #16
 8109de6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8109dea:	e044      	b.n	8109e76 <UART_SetConfig+0x5a6>
 8109dec:	2320      	movs	r3, #32
 8109dee:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8109df2:	e040      	b.n	8109e76 <UART_SetConfig+0x5a6>
 8109df4:	2340      	movs	r3, #64	; 0x40
 8109df6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8109dfa:	e03c      	b.n	8109e76 <UART_SetConfig+0x5a6>
 8109dfc:	2380      	movs	r3, #128	; 0x80
 8109dfe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8109e02:	e038      	b.n	8109e76 <UART_SetConfig+0x5a6>
 8109e04:	697b      	ldr	r3, [r7, #20]
 8109e06:	681b      	ldr	r3, [r3, #0]
 8109e08:	4a5b      	ldr	r2, [pc, #364]	; (8109f78 <UART_SetConfig+0x6a8>)
 8109e0a:	4293      	cmp	r3, r2
 8109e0c:	d130      	bne.n	8109e70 <UART_SetConfig+0x5a0>
 8109e0e:	4b57      	ldr	r3, [pc, #348]	; (8109f6c <UART_SetConfig+0x69c>)
 8109e10:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8109e12:	f003 0307 	and.w	r3, r3, #7
 8109e16:	2b05      	cmp	r3, #5
 8109e18:	d826      	bhi.n	8109e68 <UART_SetConfig+0x598>
 8109e1a:	a201      	add	r2, pc, #4	; (adr r2, 8109e20 <UART_SetConfig+0x550>)
 8109e1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8109e20:	08109e39 	.word	0x08109e39
 8109e24:	08109e41 	.word	0x08109e41
 8109e28:	08109e49 	.word	0x08109e49
 8109e2c:	08109e51 	.word	0x08109e51
 8109e30:	08109e59 	.word	0x08109e59
 8109e34:	08109e61 	.word	0x08109e61
 8109e38:	2302      	movs	r3, #2
 8109e3a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8109e3e:	e01a      	b.n	8109e76 <UART_SetConfig+0x5a6>
 8109e40:	2304      	movs	r3, #4
 8109e42:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8109e46:	e016      	b.n	8109e76 <UART_SetConfig+0x5a6>
 8109e48:	2308      	movs	r3, #8
 8109e4a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8109e4e:	e012      	b.n	8109e76 <UART_SetConfig+0x5a6>
 8109e50:	2310      	movs	r3, #16
 8109e52:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8109e56:	e00e      	b.n	8109e76 <UART_SetConfig+0x5a6>
 8109e58:	2320      	movs	r3, #32
 8109e5a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8109e5e:	e00a      	b.n	8109e76 <UART_SetConfig+0x5a6>
 8109e60:	2340      	movs	r3, #64	; 0x40
 8109e62:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8109e66:	e006      	b.n	8109e76 <UART_SetConfig+0x5a6>
 8109e68:	2380      	movs	r3, #128	; 0x80
 8109e6a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8109e6e:	e002      	b.n	8109e76 <UART_SetConfig+0x5a6>
 8109e70:	2380      	movs	r3, #128	; 0x80
 8109e72:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8109e76:	697b      	ldr	r3, [r7, #20]
 8109e78:	681b      	ldr	r3, [r3, #0]
 8109e7a:	4a3f      	ldr	r2, [pc, #252]	; (8109f78 <UART_SetConfig+0x6a8>)
 8109e7c:	4293      	cmp	r3, r2
 8109e7e:	f040 80f8 	bne.w	810a072 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8109e82:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8109e86:	2b20      	cmp	r3, #32
 8109e88:	dc46      	bgt.n	8109f18 <UART_SetConfig+0x648>
 8109e8a:	2b02      	cmp	r3, #2
 8109e8c:	f2c0 8082 	blt.w	8109f94 <UART_SetConfig+0x6c4>
 8109e90:	3b02      	subs	r3, #2
 8109e92:	2b1e      	cmp	r3, #30
 8109e94:	d87e      	bhi.n	8109f94 <UART_SetConfig+0x6c4>
 8109e96:	a201      	add	r2, pc, #4	; (adr r2, 8109e9c <UART_SetConfig+0x5cc>)
 8109e98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8109e9c:	08109f1f 	.word	0x08109f1f
 8109ea0:	08109f95 	.word	0x08109f95
 8109ea4:	08109f27 	.word	0x08109f27
 8109ea8:	08109f95 	.word	0x08109f95
 8109eac:	08109f95 	.word	0x08109f95
 8109eb0:	08109f95 	.word	0x08109f95
 8109eb4:	08109f37 	.word	0x08109f37
 8109eb8:	08109f95 	.word	0x08109f95
 8109ebc:	08109f95 	.word	0x08109f95
 8109ec0:	08109f95 	.word	0x08109f95
 8109ec4:	08109f95 	.word	0x08109f95
 8109ec8:	08109f95 	.word	0x08109f95
 8109ecc:	08109f95 	.word	0x08109f95
 8109ed0:	08109f95 	.word	0x08109f95
 8109ed4:	08109f47 	.word	0x08109f47
 8109ed8:	08109f95 	.word	0x08109f95
 8109edc:	08109f95 	.word	0x08109f95
 8109ee0:	08109f95 	.word	0x08109f95
 8109ee4:	08109f95 	.word	0x08109f95
 8109ee8:	08109f95 	.word	0x08109f95
 8109eec:	08109f95 	.word	0x08109f95
 8109ef0:	08109f95 	.word	0x08109f95
 8109ef4:	08109f95 	.word	0x08109f95
 8109ef8:	08109f95 	.word	0x08109f95
 8109efc:	08109f95 	.word	0x08109f95
 8109f00:	08109f95 	.word	0x08109f95
 8109f04:	08109f95 	.word	0x08109f95
 8109f08:	08109f95 	.word	0x08109f95
 8109f0c:	08109f95 	.word	0x08109f95
 8109f10:	08109f95 	.word	0x08109f95
 8109f14:	08109f87 	.word	0x08109f87
 8109f18:	2b40      	cmp	r3, #64	; 0x40
 8109f1a:	d037      	beq.n	8109f8c <UART_SetConfig+0x6bc>
 8109f1c:	e03a      	b.n	8109f94 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8109f1e:	f7fe faa5 	bl	810846c <HAL_RCCEx_GetD3PCLK1Freq>
 8109f22:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8109f24:	e03c      	b.n	8109fa0 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8109f26:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8109f2a:	4618      	mov	r0, r3
 8109f2c:	f7fe fab4 	bl	8108498 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8109f30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8109f32:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8109f34:	e034      	b.n	8109fa0 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8109f36:	f107 0318 	add.w	r3, r7, #24
 8109f3a:	4618      	mov	r0, r3
 8109f3c:	f7fe fc00 	bl	8108740 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8109f40:	69fb      	ldr	r3, [r7, #28]
 8109f42:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8109f44:	e02c      	b.n	8109fa0 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8109f46:	4b09      	ldr	r3, [pc, #36]	; (8109f6c <UART_SetConfig+0x69c>)
 8109f48:	681b      	ldr	r3, [r3, #0]
 8109f4a:	f003 0320 	and.w	r3, r3, #32
 8109f4e:	2b00      	cmp	r3, #0
 8109f50:	d016      	beq.n	8109f80 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8109f52:	4b06      	ldr	r3, [pc, #24]	; (8109f6c <UART_SetConfig+0x69c>)
 8109f54:	681b      	ldr	r3, [r3, #0]
 8109f56:	08db      	lsrs	r3, r3, #3
 8109f58:	f003 0303 	and.w	r3, r3, #3
 8109f5c:	4a07      	ldr	r2, [pc, #28]	; (8109f7c <UART_SetConfig+0x6ac>)
 8109f5e:	fa22 f303 	lsr.w	r3, r2, r3
 8109f62:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8109f64:	e01c      	b.n	8109fa0 <UART_SetConfig+0x6d0>
 8109f66:	bf00      	nop
 8109f68:	40011400 	.word	0x40011400
 8109f6c:	58024400 	.word	0x58024400
 8109f70:	40007800 	.word	0x40007800
 8109f74:	40007c00 	.word	0x40007c00
 8109f78:	58000c00 	.word	0x58000c00
 8109f7c:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8109f80:	4b9d      	ldr	r3, [pc, #628]	; (810a1f8 <UART_SetConfig+0x928>)
 8109f82:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8109f84:	e00c      	b.n	8109fa0 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8109f86:	4b9d      	ldr	r3, [pc, #628]	; (810a1fc <UART_SetConfig+0x92c>)
 8109f88:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8109f8a:	e009      	b.n	8109fa0 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8109f8c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8109f90:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8109f92:	e005      	b.n	8109fa0 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 8109f94:	2300      	movs	r3, #0
 8109f96:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 8109f98:	2301      	movs	r3, #1
 8109f9a:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 8109f9e:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8109fa0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8109fa2:	2b00      	cmp	r3, #0
 8109fa4:	f000 81de 	beq.w	810a364 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8109fa8:	697b      	ldr	r3, [r7, #20]
 8109faa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8109fac:	4a94      	ldr	r2, [pc, #592]	; (810a200 <UART_SetConfig+0x930>)
 8109fae:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8109fb2:	461a      	mov	r2, r3
 8109fb4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8109fb6:	fbb3 f3f2 	udiv	r3, r3, r2
 8109fba:	633b      	str	r3, [r7, #48]	; 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8109fbc:	697b      	ldr	r3, [r7, #20]
 8109fbe:	685a      	ldr	r2, [r3, #4]
 8109fc0:	4613      	mov	r3, r2
 8109fc2:	005b      	lsls	r3, r3, #1
 8109fc4:	4413      	add	r3, r2
 8109fc6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8109fc8:	429a      	cmp	r2, r3
 8109fca:	d305      	bcc.n	8109fd8 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8109fcc:	697b      	ldr	r3, [r7, #20]
 8109fce:	685b      	ldr	r3, [r3, #4]
 8109fd0:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8109fd2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8109fd4:	429a      	cmp	r2, r3
 8109fd6:	d903      	bls.n	8109fe0 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 8109fd8:	2301      	movs	r3, #1
 8109fda:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8109fde:	e1c1      	b.n	810a364 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8109fe0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8109fe2:	2200      	movs	r2, #0
 8109fe4:	60bb      	str	r3, [r7, #8]
 8109fe6:	60fa      	str	r2, [r7, #12]
 8109fe8:	697b      	ldr	r3, [r7, #20]
 8109fea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8109fec:	4a84      	ldr	r2, [pc, #528]	; (810a200 <UART_SetConfig+0x930>)
 8109fee:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8109ff2:	b29b      	uxth	r3, r3
 8109ff4:	2200      	movs	r2, #0
 8109ff6:	603b      	str	r3, [r7, #0]
 8109ff8:	607a      	str	r2, [r7, #4]
 8109ffa:	e9d7 2300 	ldrd	r2, r3, [r7]
 8109ffe:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 810a002:	f7f6 f969 	bl	81002d8 <__aeabi_uldivmod>
 810a006:	4602      	mov	r2, r0
 810a008:	460b      	mov	r3, r1
 810a00a:	4610      	mov	r0, r2
 810a00c:	4619      	mov	r1, r3
 810a00e:	f04f 0200 	mov.w	r2, #0
 810a012:	f04f 0300 	mov.w	r3, #0
 810a016:	020b      	lsls	r3, r1, #8
 810a018:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 810a01c:	0202      	lsls	r2, r0, #8
 810a01e:	6979      	ldr	r1, [r7, #20]
 810a020:	6849      	ldr	r1, [r1, #4]
 810a022:	0849      	lsrs	r1, r1, #1
 810a024:	2000      	movs	r0, #0
 810a026:	460c      	mov	r4, r1
 810a028:	4605      	mov	r5, r0
 810a02a:	eb12 0804 	adds.w	r8, r2, r4
 810a02e:	eb43 0905 	adc.w	r9, r3, r5
 810a032:	697b      	ldr	r3, [r7, #20]
 810a034:	685b      	ldr	r3, [r3, #4]
 810a036:	2200      	movs	r2, #0
 810a038:	469a      	mov	sl, r3
 810a03a:	4693      	mov	fp, r2
 810a03c:	4652      	mov	r2, sl
 810a03e:	465b      	mov	r3, fp
 810a040:	4640      	mov	r0, r8
 810a042:	4649      	mov	r1, r9
 810a044:	f7f6 f948 	bl	81002d8 <__aeabi_uldivmod>
 810a048:	4602      	mov	r2, r0
 810a04a:	460b      	mov	r3, r1
 810a04c:	4613      	mov	r3, r2
 810a04e:	63bb      	str	r3, [r7, #56]	; 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 810a050:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 810a052:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 810a056:	d308      	bcc.n	810a06a <UART_SetConfig+0x79a>
 810a058:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 810a05a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 810a05e:	d204      	bcs.n	810a06a <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 810a060:	697b      	ldr	r3, [r7, #20]
 810a062:	681b      	ldr	r3, [r3, #0]
 810a064:	6bba      	ldr	r2, [r7, #56]	; 0x38
 810a066:	60da      	str	r2, [r3, #12]
 810a068:	e17c      	b.n	810a364 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 810a06a:	2301      	movs	r3, #1
 810a06c:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 810a070:	e178      	b.n	810a364 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 810a072:	697b      	ldr	r3, [r7, #20]
 810a074:	69db      	ldr	r3, [r3, #28]
 810a076:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 810a07a:	f040 80c5 	bne.w	810a208 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 810a07e:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 810a082:	2b20      	cmp	r3, #32
 810a084:	dc48      	bgt.n	810a118 <UART_SetConfig+0x848>
 810a086:	2b00      	cmp	r3, #0
 810a088:	db7b      	blt.n	810a182 <UART_SetConfig+0x8b2>
 810a08a:	2b20      	cmp	r3, #32
 810a08c:	d879      	bhi.n	810a182 <UART_SetConfig+0x8b2>
 810a08e:	a201      	add	r2, pc, #4	; (adr r2, 810a094 <UART_SetConfig+0x7c4>)
 810a090:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810a094:	0810a11f 	.word	0x0810a11f
 810a098:	0810a127 	.word	0x0810a127
 810a09c:	0810a183 	.word	0x0810a183
 810a0a0:	0810a183 	.word	0x0810a183
 810a0a4:	0810a12f 	.word	0x0810a12f
 810a0a8:	0810a183 	.word	0x0810a183
 810a0ac:	0810a183 	.word	0x0810a183
 810a0b0:	0810a183 	.word	0x0810a183
 810a0b4:	0810a13f 	.word	0x0810a13f
 810a0b8:	0810a183 	.word	0x0810a183
 810a0bc:	0810a183 	.word	0x0810a183
 810a0c0:	0810a183 	.word	0x0810a183
 810a0c4:	0810a183 	.word	0x0810a183
 810a0c8:	0810a183 	.word	0x0810a183
 810a0cc:	0810a183 	.word	0x0810a183
 810a0d0:	0810a183 	.word	0x0810a183
 810a0d4:	0810a14f 	.word	0x0810a14f
 810a0d8:	0810a183 	.word	0x0810a183
 810a0dc:	0810a183 	.word	0x0810a183
 810a0e0:	0810a183 	.word	0x0810a183
 810a0e4:	0810a183 	.word	0x0810a183
 810a0e8:	0810a183 	.word	0x0810a183
 810a0ec:	0810a183 	.word	0x0810a183
 810a0f0:	0810a183 	.word	0x0810a183
 810a0f4:	0810a183 	.word	0x0810a183
 810a0f8:	0810a183 	.word	0x0810a183
 810a0fc:	0810a183 	.word	0x0810a183
 810a100:	0810a183 	.word	0x0810a183
 810a104:	0810a183 	.word	0x0810a183
 810a108:	0810a183 	.word	0x0810a183
 810a10c:	0810a183 	.word	0x0810a183
 810a110:	0810a183 	.word	0x0810a183
 810a114:	0810a175 	.word	0x0810a175
 810a118:	2b40      	cmp	r3, #64	; 0x40
 810a11a:	d02e      	beq.n	810a17a <UART_SetConfig+0x8aa>
 810a11c:	e031      	b.n	810a182 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 810a11e:	f7fc f9ef 	bl	8106500 <HAL_RCC_GetPCLK1Freq>
 810a122:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 810a124:	e033      	b.n	810a18e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 810a126:	f7fc fa01 	bl	810652c <HAL_RCC_GetPCLK2Freq>
 810a12a:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 810a12c:	e02f      	b.n	810a18e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 810a12e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 810a132:	4618      	mov	r0, r3
 810a134:	f7fe f9b0 	bl	8108498 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 810a138:	6abb      	ldr	r3, [r7, #40]	; 0x28
 810a13a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 810a13c:	e027      	b.n	810a18e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 810a13e:	f107 0318 	add.w	r3, r7, #24
 810a142:	4618      	mov	r0, r3
 810a144:	f7fe fafc 	bl	8108740 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 810a148:	69fb      	ldr	r3, [r7, #28]
 810a14a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 810a14c:	e01f      	b.n	810a18e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 810a14e:	4b2d      	ldr	r3, [pc, #180]	; (810a204 <UART_SetConfig+0x934>)
 810a150:	681b      	ldr	r3, [r3, #0]
 810a152:	f003 0320 	and.w	r3, r3, #32
 810a156:	2b00      	cmp	r3, #0
 810a158:	d009      	beq.n	810a16e <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 810a15a:	4b2a      	ldr	r3, [pc, #168]	; (810a204 <UART_SetConfig+0x934>)
 810a15c:	681b      	ldr	r3, [r3, #0]
 810a15e:	08db      	lsrs	r3, r3, #3
 810a160:	f003 0303 	and.w	r3, r3, #3
 810a164:	4a24      	ldr	r2, [pc, #144]	; (810a1f8 <UART_SetConfig+0x928>)
 810a166:	fa22 f303 	lsr.w	r3, r2, r3
 810a16a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 810a16c:	e00f      	b.n	810a18e <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 810a16e:	4b22      	ldr	r3, [pc, #136]	; (810a1f8 <UART_SetConfig+0x928>)
 810a170:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 810a172:	e00c      	b.n	810a18e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 810a174:	4b21      	ldr	r3, [pc, #132]	; (810a1fc <UART_SetConfig+0x92c>)
 810a176:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 810a178:	e009      	b.n	810a18e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 810a17a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 810a17e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 810a180:	e005      	b.n	810a18e <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 810a182:	2300      	movs	r3, #0
 810a184:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 810a186:	2301      	movs	r3, #1
 810a188:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 810a18c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 810a18e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 810a190:	2b00      	cmp	r3, #0
 810a192:	f000 80e7 	beq.w	810a364 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 810a196:	697b      	ldr	r3, [r7, #20]
 810a198:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 810a19a:	4a19      	ldr	r2, [pc, #100]	; (810a200 <UART_SetConfig+0x930>)
 810a19c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 810a1a0:	461a      	mov	r2, r3
 810a1a2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 810a1a4:	fbb3 f3f2 	udiv	r3, r3, r2
 810a1a8:	005a      	lsls	r2, r3, #1
 810a1aa:	697b      	ldr	r3, [r7, #20]
 810a1ac:	685b      	ldr	r3, [r3, #4]
 810a1ae:	085b      	lsrs	r3, r3, #1
 810a1b0:	441a      	add	r2, r3
 810a1b2:	697b      	ldr	r3, [r7, #20]
 810a1b4:	685b      	ldr	r3, [r3, #4]
 810a1b6:	fbb2 f3f3 	udiv	r3, r2, r3
 810a1ba:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 810a1bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 810a1be:	2b0f      	cmp	r3, #15
 810a1c0:	d916      	bls.n	810a1f0 <UART_SetConfig+0x920>
 810a1c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 810a1c4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 810a1c8:	d212      	bcs.n	810a1f0 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 810a1ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 810a1cc:	b29b      	uxth	r3, r3
 810a1ce:	f023 030f 	bic.w	r3, r3, #15
 810a1d2:	86fb      	strh	r3, [r7, #54]	; 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 810a1d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 810a1d6:	085b      	lsrs	r3, r3, #1
 810a1d8:	b29b      	uxth	r3, r3
 810a1da:	f003 0307 	and.w	r3, r3, #7
 810a1de:	b29a      	uxth	r2, r3
 810a1e0:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 810a1e2:	4313      	orrs	r3, r2
 810a1e4:	86fb      	strh	r3, [r7, #54]	; 0x36
        huart->Instance->BRR = brrtemp;
 810a1e6:	697b      	ldr	r3, [r7, #20]
 810a1e8:	681b      	ldr	r3, [r3, #0]
 810a1ea:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 810a1ec:	60da      	str	r2, [r3, #12]
 810a1ee:	e0b9      	b.n	810a364 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 810a1f0:	2301      	movs	r3, #1
 810a1f2:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 810a1f6:	e0b5      	b.n	810a364 <UART_SetConfig+0xa94>
 810a1f8:	03d09000 	.word	0x03d09000
 810a1fc:	003d0900 	.word	0x003d0900
 810a200:	0810b268 	.word	0x0810b268
 810a204:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 810a208:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 810a20c:	2b20      	cmp	r3, #32
 810a20e:	dc49      	bgt.n	810a2a4 <UART_SetConfig+0x9d4>
 810a210:	2b00      	cmp	r3, #0
 810a212:	db7c      	blt.n	810a30e <UART_SetConfig+0xa3e>
 810a214:	2b20      	cmp	r3, #32
 810a216:	d87a      	bhi.n	810a30e <UART_SetConfig+0xa3e>
 810a218:	a201      	add	r2, pc, #4	; (adr r2, 810a220 <UART_SetConfig+0x950>)
 810a21a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810a21e:	bf00      	nop
 810a220:	0810a2ab 	.word	0x0810a2ab
 810a224:	0810a2b3 	.word	0x0810a2b3
 810a228:	0810a30f 	.word	0x0810a30f
 810a22c:	0810a30f 	.word	0x0810a30f
 810a230:	0810a2bb 	.word	0x0810a2bb
 810a234:	0810a30f 	.word	0x0810a30f
 810a238:	0810a30f 	.word	0x0810a30f
 810a23c:	0810a30f 	.word	0x0810a30f
 810a240:	0810a2cb 	.word	0x0810a2cb
 810a244:	0810a30f 	.word	0x0810a30f
 810a248:	0810a30f 	.word	0x0810a30f
 810a24c:	0810a30f 	.word	0x0810a30f
 810a250:	0810a30f 	.word	0x0810a30f
 810a254:	0810a30f 	.word	0x0810a30f
 810a258:	0810a30f 	.word	0x0810a30f
 810a25c:	0810a30f 	.word	0x0810a30f
 810a260:	0810a2db 	.word	0x0810a2db
 810a264:	0810a30f 	.word	0x0810a30f
 810a268:	0810a30f 	.word	0x0810a30f
 810a26c:	0810a30f 	.word	0x0810a30f
 810a270:	0810a30f 	.word	0x0810a30f
 810a274:	0810a30f 	.word	0x0810a30f
 810a278:	0810a30f 	.word	0x0810a30f
 810a27c:	0810a30f 	.word	0x0810a30f
 810a280:	0810a30f 	.word	0x0810a30f
 810a284:	0810a30f 	.word	0x0810a30f
 810a288:	0810a30f 	.word	0x0810a30f
 810a28c:	0810a30f 	.word	0x0810a30f
 810a290:	0810a30f 	.word	0x0810a30f
 810a294:	0810a30f 	.word	0x0810a30f
 810a298:	0810a30f 	.word	0x0810a30f
 810a29c:	0810a30f 	.word	0x0810a30f
 810a2a0:	0810a301 	.word	0x0810a301
 810a2a4:	2b40      	cmp	r3, #64	; 0x40
 810a2a6:	d02e      	beq.n	810a306 <UART_SetConfig+0xa36>
 810a2a8:	e031      	b.n	810a30e <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 810a2aa:	f7fc f929 	bl	8106500 <HAL_RCC_GetPCLK1Freq>
 810a2ae:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 810a2b0:	e033      	b.n	810a31a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 810a2b2:	f7fc f93b 	bl	810652c <HAL_RCC_GetPCLK2Freq>
 810a2b6:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 810a2b8:	e02f      	b.n	810a31a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 810a2ba:	f107 0324 	add.w	r3, r7, #36	; 0x24
 810a2be:	4618      	mov	r0, r3
 810a2c0:	f7fe f8ea 	bl	8108498 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 810a2c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 810a2c6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 810a2c8:	e027      	b.n	810a31a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 810a2ca:	f107 0318 	add.w	r3, r7, #24
 810a2ce:	4618      	mov	r0, r3
 810a2d0:	f7fe fa36 	bl	8108740 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 810a2d4:	69fb      	ldr	r3, [r7, #28]
 810a2d6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 810a2d8:	e01f      	b.n	810a31a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 810a2da:	4b2d      	ldr	r3, [pc, #180]	; (810a390 <UART_SetConfig+0xac0>)
 810a2dc:	681b      	ldr	r3, [r3, #0]
 810a2de:	f003 0320 	and.w	r3, r3, #32
 810a2e2:	2b00      	cmp	r3, #0
 810a2e4:	d009      	beq.n	810a2fa <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 810a2e6:	4b2a      	ldr	r3, [pc, #168]	; (810a390 <UART_SetConfig+0xac0>)
 810a2e8:	681b      	ldr	r3, [r3, #0]
 810a2ea:	08db      	lsrs	r3, r3, #3
 810a2ec:	f003 0303 	and.w	r3, r3, #3
 810a2f0:	4a28      	ldr	r2, [pc, #160]	; (810a394 <UART_SetConfig+0xac4>)
 810a2f2:	fa22 f303 	lsr.w	r3, r2, r3
 810a2f6:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 810a2f8:	e00f      	b.n	810a31a <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 810a2fa:	4b26      	ldr	r3, [pc, #152]	; (810a394 <UART_SetConfig+0xac4>)
 810a2fc:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 810a2fe:	e00c      	b.n	810a31a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 810a300:	4b25      	ldr	r3, [pc, #148]	; (810a398 <UART_SetConfig+0xac8>)
 810a302:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 810a304:	e009      	b.n	810a31a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 810a306:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 810a30a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 810a30c:	e005      	b.n	810a31a <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 810a30e:	2300      	movs	r3, #0
 810a310:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 810a312:	2301      	movs	r3, #1
 810a314:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 810a318:	bf00      	nop
    }

    if (pclk != 0U)
 810a31a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 810a31c:	2b00      	cmp	r3, #0
 810a31e:	d021      	beq.n	810a364 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 810a320:	697b      	ldr	r3, [r7, #20]
 810a322:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 810a324:	4a1d      	ldr	r2, [pc, #116]	; (810a39c <UART_SetConfig+0xacc>)
 810a326:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 810a32a:	461a      	mov	r2, r3
 810a32c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 810a32e:	fbb3 f2f2 	udiv	r2, r3, r2
 810a332:	697b      	ldr	r3, [r7, #20]
 810a334:	685b      	ldr	r3, [r3, #4]
 810a336:	085b      	lsrs	r3, r3, #1
 810a338:	441a      	add	r2, r3
 810a33a:	697b      	ldr	r3, [r7, #20]
 810a33c:	685b      	ldr	r3, [r3, #4]
 810a33e:	fbb2 f3f3 	udiv	r3, r2, r3
 810a342:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 810a344:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 810a346:	2b0f      	cmp	r3, #15
 810a348:	d909      	bls.n	810a35e <UART_SetConfig+0xa8e>
 810a34a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 810a34c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 810a350:	d205      	bcs.n	810a35e <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 810a352:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 810a354:	b29a      	uxth	r2, r3
 810a356:	697b      	ldr	r3, [r7, #20]
 810a358:	681b      	ldr	r3, [r3, #0]
 810a35a:	60da      	str	r2, [r3, #12]
 810a35c:	e002      	b.n	810a364 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 810a35e:	2301      	movs	r3, #1
 810a360:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 810a364:	697b      	ldr	r3, [r7, #20]
 810a366:	2201      	movs	r2, #1
 810a368:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 810a36c:	697b      	ldr	r3, [r7, #20]
 810a36e:	2201      	movs	r2, #1
 810a370:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 810a374:	697b      	ldr	r3, [r7, #20]
 810a376:	2200      	movs	r2, #0
 810a378:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 810a37a:	697b      	ldr	r3, [r7, #20]
 810a37c:	2200      	movs	r2, #0
 810a37e:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 810a380:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
}
 810a384:	4618      	mov	r0, r3
 810a386:	3748      	adds	r7, #72	; 0x48
 810a388:	46bd      	mov	sp, r7
 810a38a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 810a38e:	bf00      	nop
 810a390:	58024400 	.word	0x58024400
 810a394:	03d09000 	.word	0x03d09000
 810a398:	003d0900 	.word	0x003d0900
 810a39c:	0810b268 	.word	0x0810b268

0810a3a0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 810a3a0:	b480      	push	{r7}
 810a3a2:	b083      	sub	sp, #12
 810a3a4:	af00      	add	r7, sp, #0
 810a3a6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 810a3a8:	687b      	ldr	r3, [r7, #4]
 810a3aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 810a3ac:	f003 0301 	and.w	r3, r3, #1
 810a3b0:	2b00      	cmp	r3, #0
 810a3b2:	d00a      	beq.n	810a3ca <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 810a3b4:	687b      	ldr	r3, [r7, #4]
 810a3b6:	681b      	ldr	r3, [r3, #0]
 810a3b8:	685b      	ldr	r3, [r3, #4]
 810a3ba:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 810a3be:	687b      	ldr	r3, [r7, #4]
 810a3c0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 810a3c2:	687b      	ldr	r3, [r7, #4]
 810a3c4:	681b      	ldr	r3, [r3, #0]
 810a3c6:	430a      	orrs	r2, r1
 810a3c8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 810a3ca:	687b      	ldr	r3, [r7, #4]
 810a3cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 810a3ce:	f003 0302 	and.w	r3, r3, #2
 810a3d2:	2b00      	cmp	r3, #0
 810a3d4:	d00a      	beq.n	810a3ec <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 810a3d6:	687b      	ldr	r3, [r7, #4]
 810a3d8:	681b      	ldr	r3, [r3, #0]
 810a3da:	685b      	ldr	r3, [r3, #4]
 810a3dc:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 810a3e0:	687b      	ldr	r3, [r7, #4]
 810a3e2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 810a3e4:	687b      	ldr	r3, [r7, #4]
 810a3e6:	681b      	ldr	r3, [r3, #0]
 810a3e8:	430a      	orrs	r2, r1
 810a3ea:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 810a3ec:	687b      	ldr	r3, [r7, #4]
 810a3ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 810a3f0:	f003 0304 	and.w	r3, r3, #4
 810a3f4:	2b00      	cmp	r3, #0
 810a3f6:	d00a      	beq.n	810a40e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 810a3f8:	687b      	ldr	r3, [r7, #4]
 810a3fa:	681b      	ldr	r3, [r3, #0]
 810a3fc:	685b      	ldr	r3, [r3, #4]
 810a3fe:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 810a402:	687b      	ldr	r3, [r7, #4]
 810a404:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 810a406:	687b      	ldr	r3, [r7, #4]
 810a408:	681b      	ldr	r3, [r3, #0]
 810a40a:	430a      	orrs	r2, r1
 810a40c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 810a40e:	687b      	ldr	r3, [r7, #4]
 810a410:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 810a412:	f003 0308 	and.w	r3, r3, #8
 810a416:	2b00      	cmp	r3, #0
 810a418:	d00a      	beq.n	810a430 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 810a41a:	687b      	ldr	r3, [r7, #4]
 810a41c:	681b      	ldr	r3, [r3, #0]
 810a41e:	685b      	ldr	r3, [r3, #4]
 810a420:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 810a424:	687b      	ldr	r3, [r7, #4]
 810a426:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 810a428:	687b      	ldr	r3, [r7, #4]
 810a42a:	681b      	ldr	r3, [r3, #0]
 810a42c:	430a      	orrs	r2, r1
 810a42e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 810a430:	687b      	ldr	r3, [r7, #4]
 810a432:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 810a434:	f003 0310 	and.w	r3, r3, #16
 810a438:	2b00      	cmp	r3, #0
 810a43a:	d00a      	beq.n	810a452 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 810a43c:	687b      	ldr	r3, [r7, #4]
 810a43e:	681b      	ldr	r3, [r3, #0]
 810a440:	689b      	ldr	r3, [r3, #8]
 810a442:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 810a446:	687b      	ldr	r3, [r7, #4]
 810a448:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 810a44a:	687b      	ldr	r3, [r7, #4]
 810a44c:	681b      	ldr	r3, [r3, #0]
 810a44e:	430a      	orrs	r2, r1
 810a450:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 810a452:	687b      	ldr	r3, [r7, #4]
 810a454:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 810a456:	f003 0320 	and.w	r3, r3, #32
 810a45a:	2b00      	cmp	r3, #0
 810a45c:	d00a      	beq.n	810a474 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 810a45e:	687b      	ldr	r3, [r7, #4]
 810a460:	681b      	ldr	r3, [r3, #0]
 810a462:	689b      	ldr	r3, [r3, #8]
 810a464:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 810a468:	687b      	ldr	r3, [r7, #4]
 810a46a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 810a46c:	687b      	ldr	r3, [r7, #4]
 810a46e:	681b      	ldr	r3, [r3, #0]
 810a470:	430a      	orrs	r2, r1
 810a472:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 810a474:	687b      	ldr	r3, [r7, #4]
 810a476:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 810a478:	f003 0340 	and.w	r3, r3, #64	; 0x40
 810a47c:	2b00      	cmp	r3, #0
 810a47e:	d01a      	beq.n	810a4b6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 810a480:	687b      	ldr	r3, [r7, #4]
 810a482:	681b      	ldr	r3, [r3, #0]
 810a484:	685b      	ldr	r3, [r3, #4]
 810a486:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 810a48a:	687b      	ldr	r3, [r7, #4]
 810a48c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 810a48e:	687b      	ldr	r3, [r7, #4]
 810a490:	681b      	ldr	r3, [r3, #0]
 810a492:	430a      	orrs	r2, r1
 810a494:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 810a496:	687b      	ldr	r3, [r7, #4]
 810a498:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 810a49a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 810a49e:	d10a      	bne.n	810a4b6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 810a4a0:	687b      	ldr	r3, [r7, #4]
 810a4a2:	681b      	ldr	r3, [r3, #0]
 810a4a4:	685b      	ldr	r3, [r3, #4]
 810a4a6:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 810a4aa:	687b      	ldr	r3, [r7, #4]
 810a4ac:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 810a4ae:	687b      	ldr	r3, [r7, #4]
 810a4b0:	681b      	ldr	r3, [r3, #0]
 810a4b2:	430a      	orrs	r2, r1
 810a4b4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 810a4b6:	687b      	ldr	r3, [r7, #4]
 810a4b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 810a4ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 810a4be:	2b00      	cmp	r3, #0
 810a4c0:	d00a      	beq.n	810a4d8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 810a4c2:	687b      	ldr	r3, [r7, #4]
 810a4c4:	681b      	ldr	r3, [r3, #0]
 810a4c6:	685b      	ldr	r3, [r3, #4]
 810a4c8:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 810a4cc:	687b      	ldr	r3, [r7, #4]
 810a4ce:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 810a4d0:	687b      	ldr	r3, [r7, #4]
 810a4d2:	681b      	ldr	r3, [r3, #0]
 810a4d4:	430a      	orrs	r2, r1
 810a4d6:	605a      	str	r2, [r3, #4]
  }
}
 810a4d8:	bf00      	nop
 810a4da:	370c      	adds	r7, #12
 810a4dc:	46bd      	mov	sp, r7
 810a4de:	f85d 7b04 	ldr.w	r7, [sp], #4
 810a4e2:	4770      	bx	lr

0810a4e4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 810a4e4:	b580      	push	{r7, lr}
 810a4e6:	b098      	sub	sp, #96	; 0x60
 810a4e8:	af02      	add	r7, sp, #8
 810a4ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 810a4ec:	687b      	ldr	r3, [r7, #4]
 810a4ee:	2200      	movs	r2, #0
 810a4f0:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 810a4f4:	f7f7 fd6e 	bl	8101fd4 <HAL_GetTick>
 810a4f8:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 810a4fa:	687b      	ldr	r3, [r7, #4]
 810a4fc:	681b      	ldr	r3, [r3, #0]
 810a4fe:	681b      	ldr	r3, [r3, #0]
 810a500:	f003 0308 	and.w	r3, r3, #8
 810a504:	2b08      	cmp	r3, #8
 810a506:	d12f      	bne.n	810a568 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 810a508:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 810a50c:	9300      	str	r3, [sp, #0]
 810a50e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 810a510:	2200      	movs	r2, #0
 810a512:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 810a516:	6878      	ldr	r0, [r7, #4]
 810a518:	f000 f88e 	bl	810a638 <UART_WaitOnFlagUntilTimeout>
 810a51c:	4603      	mov	r3, r0
 810a51e:	2b00      	cmp	r3, #0
 810a520:	d022      	beq.n	810a568 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 810a522:	687b      	ldr	r3, [r7, #4]
 810a524:	681b      	ldr	r3, [r3, #0]
 810a526:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 810a528:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 810a52a:	e853 3f00 	ldrex	r3, [r3]
 810a52e:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 810a530:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 810a532:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 810a536:	653b      	str	r3, [r7, #80]	; 0x50
 810a538:	687b      	ldr	r3, [r7, #4]
 810a53a:	681b      	ldr	r3, [r3, #0]
 810a53c:	461a      	mov	r2, r3
 810a53e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 810a540:	647b      	str	r3, [r7, #68]	; 0x44
 810a542:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 810a544:	6c39      	ldr	r1, [r7, #64]	; 0x40
 810a546:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 810a548:	e841 2300 	strex	r3, r2, [r1]
 810a54c:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 810a54e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 810a550:	2b00      	cmp	r3, #0
 810a552:	d1e6      	bne.n	810a522 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 810a554:	687b      	ldr	r3, [r7, #4]
 810a556:	2220      	movs	r2, #32
 810a558:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 810a55c:	687b      	ldr	r3, [r7, #4]
 810a55e:	2200      	movs	r2, #0
 810a560:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 810a564:	2303      	movs	r3, #3
 810a566:	e063      	b.n	810a630 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 810a568:	687b      	ldr	r3, [r7, #4]
 810a56a:	681b      	ldr	r3, [r3, #0]
 810a56c:	681b      	ldr	r3, [r3, #0]
 810a56e:	f003 0304 	and.w	r3, r3, #4
 810a572:	2b04      	cmp	r3, #4
 810a574:	d149      	bne.n	810a60a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 810a576:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 810a57a:	9300      	str	r3, [sp, #0]
 810a57c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 810a57e:	2200      	movs	r2, #0
 810a580:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 810a584:	6878      	ldr	r0, [r7, #4]
 810a586:	f000 f857 	bl	810a638 <UART_WaitOnFlagUntilTimeout>
 810a58a:	4603      	mov	r3, r0
 810a58c:	2b00      	cmp	r3, #0
 810a58e:	d03c      	beq.n	810a60a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 810a590:	687b      	ldr	r3, [r7, #4]
 810a592:	681b      	ldr	r3, [r3, #0]
 810a594:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 810a596:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 810a598:	e853 3f00 	ldrex	r3, [r3]
 810a59c:	623b      	str	r3, [r7, #32]
   return(result);
 810a59e:	6a3b      	ldr	r3, [r7, #32]
 810a5a0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 810a5a4:	64fb      	str	r3, [r7, #76]	; 0x4c
 810a5a6:	687b      	ldr	r3, [r7, #4]
 810a5a8:	681b      	ldr	r3, [r3, #0]
 810a5aa:	461a      	mov	r2, r3
 810a5ac:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 810a5ae:	633b      	str	r3, [r7, #48]	; 0x30
 810a5b0:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 810a5b2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 810a5b4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 810a5b6:	e841 2300 	strex	r3, r2, [r1]
 810a5ba:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 810a5bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 810a5be:	2b00      	cmp	r3, #0
 810a5c0:	d1e6      	bne.n	810a590 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 810a5c2:	687b      	ldr	r3, [r7, #4]
 810a5c4:	681b      	ldr	r3, [r3, #0]
 810a5c6:	3308      	adds	r3, #8
 810a5c8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 810a5ca:	693b      	ldr	r3, [r7, #16]
 810a5cc:	e853 3f00 	ldrex	r3, [r3]
 810a5d0:	60fb      	str	r3, [r7, #12]
   return(result);
 810a5d2:	68fb      	ldr	r3, [r7, #12]
 810a5d4:	f023 0301 	bic.w	r3, r3, #1
 810a5d8:	64bb      	str	r3, [r7, #72]	; 0x48
 810a5da:	687b      	ldr	r3, [r7, #4]
 810a5dc:	681b      	ldr	r3, [r3, #0]
 810a5de:	3308      	adds	r3, #8
 810a5e0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 810a5e2:	61fa      	str	r2, [r7, #28]
 810a5e4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 810a5e6:	69b9      	ldr	r1, [r7, #24]
 810a5e8:	69fa      	ldr	r2, [r7, #28]
 810a5ea:	e841 2300 	strex	r3, r2, [r1]
 810a5ee:	617b      	str	r3, [r7, #20]
   return(result);
 810a5f0:	697b      	ldr	r3, [r7, #20]
 810a5f2:	2b00      	cmp	r3, #0
 810a5f4:	d1e5      	bne.n	810a5c2 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 810a5f6:	687b      	ldr	r3, [r7, #4]
 810a5f8:	2220      	movs	r2, #32
 810a5fa:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 810a5fe:	687b      	ldr	r3, [r7, #4]
 810a600:	2200      	movs	r2, #0
 810a602:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 810a606:	2303      	movs	r3, #3
 810a608:	e012      	b.n	810a630 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 810a60a:	687b      	ldr	r3, [r7, #4]
 810a60c:	2220      	movs	r2, #32
 810a60e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 810a612:	687b      	ldr	r3, [r7, #4]
 810a614:	2220      	movs	r2, #32
 810a616:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 810a61a:	687b      	ldr	r3, [r7, #4]
 810a61c:	2200      	movs	r2, #0
 810a61e:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 810a620:	687b      	ldr	r3, [r7, #4]
 810a622:	2200      	movs	r2, #0
 810a624:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 810a626:	687b      	ldr	r3, [r7, #4]
 810a628:	2200      	movs	r2, #0
 810a62a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 810a62e:	2300      	movs	r3, #0
}
 810a630:	4618      	mov	r0, r3
 810a632:	3758      	adds	r7, #88	; 0x58
 810a634:	46bd      	mov	sp, r7
 810a636:	bd80      	pop	{r7, pc}

0810a638 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 810a638:	b580      	push	{r7, lr}
 810a63a:	b084      	sub	sp, #16
 810a63c:	af00      	add	r7, sp, #0
 810a63e:	60f8      	str	r0, [r7, #12]
 810a640:	60b9      	str	r1, [r7, #8]
 810a642:	603b      	str	r3, [r7, #0]
 810a644:	4613      	mov	r3, r2
 810a646:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 810a648:	e049      	b.n	810a6de <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 810a64a:	69bb      	ldr	r3, [r7, #24]
 810a64c:	f1b3 3fff 	cmp.w	r3, #4294967295
 810a650:	d045      	beq.n	810a6de <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 810a652:	f7f7 fcbf 	bl	8101fd4 <HAL_GetTick>
 810a656:	4602      	mov	r2, r0
 810a658:	683b      	ldr	r3, [r7, #0]
 810a65a:	1ad3      	subs	r3, r2, r3
 810a65c:	69ba      	ldr	r2, [r7, #24]
 810a65e:	429a      	cmp	r2, r3
 810a660:	d302      	bcc.n	810a668 <UART_WaitOnFlagUntilTimeout+0x30>
 810a662:	69bb      	ldr	r3, [r7, #24]
 810a664:	2b00      	cmp	r3, #0
 810a666:	d101      	bne.n	810a66c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 810a668:	2303      	movs	r3, #3
 810a66a:	e048      	b.n	810a6fe <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 810a66c:	68fb      	ldr	r3, [r7, #12]
 810a66e:	681b      	ldr	r3, [r3, #0]
 810a670:	681b      	ldr	r3, [r3, #0]
 810a672:	f003 0304 	and.w	r3, r3, #4
 810a676:	2b00      	cmp	r3, #0
 810a678:	d031      	beq.n	810a6de <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 810a67a:	68fb      	ldr	r3, [r7, #12]
 810a67c:	681b      	ldr	r3, [r3, #0]
 810a67e:	69db      	ldr	r3, [r3, #28]
 810a680:	f003 0308 	and.w	r3, r3, #8
 810a684:	2b08      	cmp	r3, #8
 810a686:	d110      	bne.n	810a6aa <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 810a688:	68fb      	ldr	r3, [r7, #12]
 810a68a:	681b      	ldr	r3, [r3, #0]
 810a68c:	2208      	movs	r2, #8
 810a68e:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 810a690:	68f8      	ldr	r0, [r7, #12]
 810a692:	f000 f838 	bl	810a706 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 810a696:	68fb      	ldr	r3, [r7, #12]
 810a698:	2208      	movs	r2, #8
 810a69a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 810a69e:	68fb      	ldr	r3, [r7, #12]
 810a6a0:	2200      	movs	r2, #0
 810a6a2:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

           return HAL_ERROR;
 810a6a6:	2301      	movs	r3, #1
 810a6a8:	e029      	b.n	810a6fe <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 810a6aa:	68fb      	ldr	r3, [r7, #12]
 810a6ac:	681b      	ldr	r3, [r3, #0]
 810a6ae:	69db      	ldr	r3, [r3, #28]
 810a6b0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 810a6b4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 810a6b8:	d111      	bne.n	810a6de <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 810a6ba:	68fb      	ldr	r3, [r7, #12]
 810a6bc:	681b      	ldr	r3, [r3, #0]
 810a6be:	f44f 6200 	mov.w	r2, #2048	; 0x800
 810a6c2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 810a6c4:	68f8      	ldr	r0, [r7, #12]
 810a6c6:	f000 f81e 	bl	810a706 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 810a6ca:	68fb      	ldr	r3, [r7, #12]
 810a6cc:	2220      	movs	r2, #32
 810a6ce:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 810a6d2:	68fb      	ldr	r3, [r7, #12]
 810a6d4:	2200      	movs	r2, #0
 810a6d6:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 810a6da:	2303      	movs	r3, #3
 810a6dc:	e00f      	b.n	810a6fe <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 810a6de:	68fb      	ldr	r3, [r7, #12]
 810a6e0:	681b      	ldr	r3, [r3, #0]
 810a6e2:	69da      	ldr	r2, [r3, #28]
 810a6e4:	68bb      	ldr	r3, [r7, #8]
 810a6e6:	4013      	ands	r3, r2
 810a6e8:	68ba      	ldr	r2, [r7, #8]
 810a6ea:	429a      	cmp	r2, r3
 810a6ec:	bf0c      	ite	eq
 810a6ee:	2301      	moveq	r3, #1
 810a6f0:	2300      	movne	r3, #0
 810a6f2:	b2db      	uxtb	r3, r3
 810a6f4:	461a      	mov	r2, r3
 810a6f6:	79fb      	ldrb	r3, [r7, #7]
 810a6f8:	429a      	cmp	r2, r3
 810a6fa:	d0a6      	beq.n	810a64a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 810a6fc:	2300      	movs	r3, #0
}
 810a6fe:	4618      	mov	r0, r3
 810a700:	3710      	adds	r7, #16
 810a702:	46bd      	mov	sp, r7
 810a704:	bd80      	pop	{r7, pc}

0810a706 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 810a706:	b480      	push	{r7}
 810a708:	b095      	sub	sp, #84	; 0x54
 810a70a:	af00      	add	r7, sp, #0
 810a70c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 810a70e:	687b      	ldr	r3, [r7, #4]
 810a710:	681b      	ldr	r3, [r3, #0]
 810a712:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 810a714:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 810a716:	e853 3f00 	ldrex	r3, [r3]
 810a71a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 810a71c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810a71e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 810a722:	64fb      	str	r3, [r7, #76]	; 0x4c
 810a724:	687b      	ldr	r3, [r7, #4]
 810a726:	681b      	ldr	r3, [r3, #0]
 810a728:	461a      	mov	r2, r3
 810a72a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 810a72c:	643b      	str	r3, [r7, #64]	; 0x40
 810a72e:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 810a730:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 810a732:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 810a734:	e841 2300 	strex	r3, r2, [r1]
 810a738:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 810a73a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 810a73c:	2b00      	cmp	r3, #0
 810a73e:	d1e6      	bne.n	810a70e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 810a740:	687b      	ldr	r3, [r7, #4]
 810a742:	681b      	ldr	r3, [r3, #0]
 810a744:	3308      	adds	r3, #8
 810a746:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 810a748:	6a3b      	ldr	r3, [r7, #32]
 810a74a:	e853 3f00 	ldrex	r3, [r3]
 810a74e:	61fb      	str	r3, [r7, #28]
   return(result);
 810a750:	69fb      	ldr	r3, [r7, #28]
 810a752:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 810a756:	f023 0301 	bic.w	r3, r3, #1
 810a75a:	64bb      	str	r3, [r7, #72]	; 0x48
 810a75c:	687b      	ldr	r3, [r7, #4]
 810a75e:	681b      	ldr	r3, [r3, #0]
 810a760:	3308      	adds	r3, #8
 810a762:	6cba      	ldr	r2, [r7, #72]	; 0x48
 810a764:	62fa      	str	r2, [r7, #44]	; 0x2c
 810a766:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 810a768:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 810a76a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 810a76c:	e841 2300 	strex	r3, r2, [r1]
 810a770:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 810a772:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 810a774:	2b00      	cmp	r3, #0
 810a776:	d1e3      	bne.n	810a740 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 810a778:	687b      	ldr	r3, [r7, #4]
 810a77a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 810a77c:	2b01      	cmp	r3, #1
 810a77e:	d118      	bne.n	810a7b2 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 810a780:	687b      	ldr	r3, [r7, #4]
 810a782:	681b      	ldr	r3, [r3, #0]
 810a784:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 810a786:	68fb      	ldr	r3, [r7, #12]
 810a788:	e853 3f00 	ldrex	r3, [r3]
 810a78c:	60bb      	str	r3, [r7, #8]
   return(result);
 810a78e:	68bb      	ldr	r3, [r7, #8]
 810a790:	f023 0310 	bic.w	r3, r3, #16
 810a794:	647b      	str	r3, [r7, #68]	; 0x44
 810a796:	687b      	ldr	r3, [r7, #4]
 810a798:	681b      	ldr	r3, [r3, #0]
 810a79a:	461a      	mov	r2, r3
 810a79c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 810a79e:	61bb      	str	r3, [r7, #24]
 810a7a0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 810a7a2:	6979      	ldr	r1, [r7, #20]
 810a7a4:	69ba      	ldr	r2, [r7, #24]
 810a7a6:	e841 2300 	strex	r3, r2, [r1]
 810a7aa:	613b      	str	r3, [r7, #16]
   return(result);
 810a7ac:	693b      	ldr	r3, [r7, #16]
 810a7ae:	2b00      	cmp	r3, #0
 810a7b0:	d1e6      	bne.n	810a780 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 810a7b2:	687b      	ldr	r3, [r7, #4]
 810a7b4:	2220      	movs	r2, #32
 810a7b6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 810a7ba:	687b      	ldr	r3, [r7, #4]
 810a7bc:	2200      	movs	r2, #0
 810a7be:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 810a7c0:	687b      	ldr	r3, [r7, #4]
 810a7c2:	2200      	movs	r2, #0
 810a7c4:	675a      	str	r2, [r3, #116]	; 0x74
}
 810a7c6:	bf00      	nop
 810a7c8:	3754      	adds	r7, #84	; 0x54
 810a7ca:	46bd      	mov	sp, r7
 810a7cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 810a7d0:	4770      	bx	lr

0810a7d2 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 810a7d2:	b480      	push	{r7}
 810a7d4:	b085      	sub	sp, #20
 810a7d6:	af00      	add	r7, sp, #0
 810a7d8:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 810a7da:	687b      	ldr	r3, [r7, #4]
 810a7dc:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 810a7e0:	2b01      	cmp	r3, #1
 810a7e2:	d101      	bne.n	810a7e8 <HAL_UARTEx_DisableFifoMode+0x16>
 810a7e4:	2302      	movs	r3, #2
 810a7e6:	e027      	b.n	810a838 <HAL_UARTEx_DisableFifoMode+0x66>
 810a7e8:	687b      	ldr	r3, [r7, #4]
 810a7ea:	2201      	movs	r2, #1
 810a7ec:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 810a7f0:	687b      	ldr	r3, [r7, #4]
 810a7f2:	2224      	movs	r2, #36	; 0x24
 810a7f4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 810a7f8:	687b      	ldr	r3, [r7, #4]
 810a7fa:	681b      	ldr	r3, [r3, #0]
 810a7fc:	681b      	ldr	r3, [r3, #0]
 810a7fe:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 810a800:	687b      	ldr	r3, [r7, #4]
 810a802:	681b      	ldr	r3, [r3, #0]
 810a804:	681a      	ldr	r2, [r3, #0]
 810a806:	687b      	ldr	r3, [r7, #4]
 810a808:	681b      	ldr	r3, [r3, #0]
 810a80a:	f022 0201 	bic.w	r2, r2, #1
 810a80e:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 810a810:	68fb      	ldr	r3, [r7, #12]
 810a812:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 810a816:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 810a818:	687b      	ldr	r3, [r7, #4]
 810a81a:	2200      	movs	r2, #0
 810a81c:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 810a81e:	687b      	ldr	r3, [r7, #4]
 810a820:	681b      	ldr	r3, [r3, #0]
 810a822:	68fa      	ldr	r2, [r7, #12]
 810a824:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 810a826:	687b      	ldr	r3, [r7, #4]
 810a828:	2220      	movs	r2, #32
 810a82a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 810a82e:	687b      	ldr	r3, [r7, #4]
 810a830:	2200      	movs	r2, #0
 810a832:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 810a836:	2300      	movs	r3, #0
}
 810a838:	4618      	mov	r0, r3
 810a83a:	3714      	adds	r7, #20
 810a83c:	46bd      	mov	sp, r7
 810a83e:	f85d 7b04 	ldr.w	r7, [sp], #4
 810a842:	4770      	bx	lr

0810a844 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 810a844:	b580      	push	{r7, lr}
 810a846:	b084      	sub	sp, #16
 810a848:	af00      	add	r7, sp, #0
 810a84a:	6078      	str	r0, [r7, #4]
 810a84c:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 810a84e:	687b      	ldr	r3, [r7, #4]
 810a850:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 810a854:	2b01      	cmp	r3, #1
 810a856:	d101      	bne.n	810a85c <HAL_UARTEx_SetTxFifoThreshold+0x18>
 810a858:	2302      	movs	r3, #2
 810a85a:	e02d      	b.n	810a8b8 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 810a85c:	687b      	ldr	r3, [r7, #4]
 810a85e:	2201      	movs	r2, #1
 810a860:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 810a864:	687b      	ldr	r3, [r7, #4]
 810a866:	2224      	movs	r2, #36	; 0x24
 810a868:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 810a86c:	687b      	ldr	r3, [r7, #4]
 810a86e:	681b      	ldr	r3, [r3, #0]
 810a870:	681b      	ldr	r3, [r3, #0]
 810a872:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 810a874:	687b      	ldr	r3, [r7, #4]
 810a876:	681b      	ldr	r3, [r3, #0]
 810a878:	681a      	ldr	r2, [r3, #0]
 810a87a:	687b      	ldr	r3, [r7, #4]
 810a87c:	681b      	ldr	r3, [r3, #0]
 810a87e:	f022 0201 	bic.w	r2, r2, #1
 810a882:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 810a884:	687b      	ldr	r3, [r7, #4]
 810a886:	681b      	ldr	r3, [r3, #0]
 810a888:	689b      	ldr	r3, [r3, #8]
 810a88a:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 810a88e:	687b      	ldr	r3, [r7, #4]
 810a890:	681b      	ldr	r3, [r3, #0]
 810a892:	683a      	ldr	r2, [r7, #0]
 810a894:	430a      	orrs	r2, r1
 810a896:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 810a898:	6878      	ldr	r0, [r7, #4]
 810a89a:	f000 f84f 	bl	810a93c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 810a89e:	687b      	ldr	r3, [r7, #4]
 810a8a0:	681b      	ldr	r3, [r3, #0]
 810a8a2:	68fa      	ldr	r2, [r7, #12]
 810a8a4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 810a8a6:	687b      	ldr	r3, [r7, #4]
 810a8a8:	2220      	movs	r2, #32
 810a8aa:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 810a8ae:	687b      	ldr	r3, [r7, #4]
 810a8b0:	2200      	movs	r2, #0
 810a8b2:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 810a8b6:	2300      	movs	r3, #0
}
 810a8b8:	4618      	mov	r0, r3
 810a8ba:	3710      	adds	r7, #16
 810a8bc:	46bd      	mov	sp, r7
 810a8be:	bd80      	pop	{r7, pc}

0810a8c0 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 810a8c0:	b580      	push	{r7, lr}
 810a8c2:	b084      	sub	sp, #16
 810a8c4:	af00      	add	r7, sp, #0
 810a8c6:	6078      	str	r0, [r7, #4]
 810a8c8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 810a8ca:	687b      	ldr	r3, [r7, #4]
 810a8cc:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 810a8d0:	2b01      	cmp	r3, #1
 810a8d2:	d101      	bne.n	810a8d8 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 810a8d4:	2302      	movs	r3, #2
 810a8d6:	e02d      	b.n	810a934 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 810a8d8:	687b      	ldr	r3, [r7, #4]
 810a8da:	2201      	movs	r2, #1
 810a8dc:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 810a8e0:	687b      	ldr	r3, [r7, #4]
 810a8e2:	2224      	movs	r2, #36	; 0x24
 810a8e4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 810a8e8:	687b      	ldr	r3, [r7, #4]
 810a8ea:	681b      	ldr	r3, [r3, #0]
 810a8ec:	681b      	ldr	r3, [r3, #0]
 810a8ee:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 810a8f0:	687b      	ldr	r3, [r7, #4]
 810a8f2:	681b      	ldr	r3, [r3, #0]
 810a8f4:	681a      	ldr	r2, [r3, #0]
 810a8f6:	687b      	ldr	r3, [r7, #4]
 810a8f8:	681b      	ldr	r3, [r3, #0]
 810a8fa:	f022 0201 	bic.w	r2, r2, #1
 810a8fe:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 810a900:	687b      	ldr	r3, [r7, #4]
 810a902:	681b      	ldr	r3, [r3, #0]
 810a904:	689b      	ldr	r3, [r3, #8]
 810a906:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 810a90a:	687b      	ldr	r3, [r7, #4]
 810a90c:	681b      	ldr	r3, [r3, #0]
 810a90e:	683a      	ldr	r2, [r7, #0]
 810a910:	430a      	orrs	r2, r1
 810a912:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 810a914:	6878      	ldr	r0, [r7, #4]
 810a916:	f000 f811 	bl	810a93c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 810a91a:	687b      	ldr	r3, [r7, #4]
 810a91c:	681b      	ldr	r3, [r3, #0]
 810a91e:	68fa      	ldr	r2, [r7, #12]
 810a920:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 810a922:	687b      	ldr	r3, [r7, #4]
 810a924:	2220      	movs	r2, #32
 810a926:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 810a92a:	687b      	ldr	r3, [r7, #4]
 810a92c:	2200      	movs	r2, #0
 810a92e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 810a932:	2300      	movs	r3, #0
}
 810a934:	4618      	mov	r0, r3
 810a936:	3710      	adds	r7, #16
 810a938:	46bd      	mov	sp, r7
 810a93a:	bd80      	pop	{r7, pc}

0810a93c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 810a93c:	b480      	push	{r7}
 810a93e:	b085      	sub	sp, #20
 810a940:	af00      	add	r7, sp, #0
 810a942:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 810a944:	687b      	ldr	r3, [r7, #4]
 810a946:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 810a948:	2b00      	cmp	r3, #0
 810a94a:	d108      	bne.n	810a95e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 810a94c:	687b      	ldr	r3, [r7, #4]
 810a94e:	2201      	movs	r2, #1
 810a950:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 810a954:	687b      	ldr	r3, [r7, #4]
 810a956:	2201      	movs	r2, #1
 810a958:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 810a95c:	e031      	b.n	810a9c2 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 810a95e:	2310      	movs	r3, #16
 810a960:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 810a962:	2310      	movs	r3, #16
 810a964:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 810a966:	687b      	ldr	r3, [r7, #4]
 810a968:	681b      	ldr	r3, [r3, #0]
 810a96a:	689b      	ldr	r3, [r3, #8]
 810a96c:	0e5b      	lsrs	r3, r3, #25
 810a96e:	b2db      	uxtb	r3, r3
 810a970:	f003 0307 	and.w	r3, r3, #7
 810a974:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 810a976:	687b      	ldr	r3, [r7, #4]
 810a978:	681b      	ldr	r3, [r3, #0]
 810a97a:	689b      	ldr	r3, [r3, #8]
 810a97c:	0f5b      	lsrs	r3, r3, #29
 810a97e:	b2db      	uxtb	r3, r3
 810a980:	f003 0307 	and.w	r3, r3, #7
 810a984:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 810a986:	7bbb      	ldrb	r3, [r7, #14]
 810a988:	7b3a      	ldrb	r2, [r7, #12]
 810a98a:	4911      	ldr	r1, [pc, #68]	; (810a9d0 <UARTEx_SetNbDataToProcess+0x94>)
 810a98c:	5c8a      	ldrb	r2, [r1, r2]
 810a98e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 810a992:	7b3a      	ldrb	r2, [r7, #12]
 810a994:	490f      	ldr	r1, [pc, #60]	; (810a9d4 <UARTEx_SetNbDataToProcess+0x98>)
 810a996:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 810a998:	fb93 f3f2 	sdiv	r3, r3, r2
 810a99c:	b29a      	uxth	r2, r3
 810a99e:	687b      	ldr	r3, [r7, #4]
 810a9a0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 810a9a4:	7bfb      	ldrb	r3, [r7, #15]
 810a9a6:	7b7a      	ldrb	r2, [r7, #13]
 810a9a8:	4909      	ldr	r1, [pc, #36]	; (810a9d0 <UARTEx_SetNbDataToProcess+0x94>)
 810a9aa:	5c8a      	ldrb	r2, [r1, r2]
 810a9ac:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 810a9b0:	7b7a      	ldrb	r2, [r7, #13]
 810a9b2:	4908      	ldr	r1, [pc, #32]	; (810a9d4 <UARTEx_SetNbDataToProcess+0x98>)
 810a9b4:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 810a9b6:	fb93 f3f2 	sdiv	r3, r3, r2
 810a9ba:	b29a      	uxth	r2, r3
 810a9bc:	687b      	ldr	r3, [r7, #4]
 810a9be:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 810a9c2:	bf00      	nop
 810a9c4:	3714      	adds	r7, #20
 810a9c6:	46bd      	mov	sp, r7
 810a9c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 810a9cc:	4770      	bx	lr
 810a9ce:	bf00      	nop
 810a9d0:	0810b280 	.word	0x0810b280
 810a9d4:	0810b288 	.word	0x0810b288

0810a9d8 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
{
 810a9d8:	b480      	push	{r7}
 810a9da:	b083      	sub	sp, #12
 810a9dc:	af00      	add	r7, sp, #0
 810a9de:	6078      	str	r0, [r7, #4]
 810a9e0:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
 810a9e2:	683b      	ldr	r3, [r7, #0]
 810a9e4:	681b      	ldr	r3, [r3, #0]
 810a9e6:	2b00      	cmp	r3, #0
 810a9e8:	d123      	bne.n	810aa32 <FMC_SDRAM_Init+0x5a>
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 810a9ea:	687b      	ldr	r3, [r7, #4]
 810a9ec:	681b      	ldr	r3, [r3, #0]
 810a9ee:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 810a9f2:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 810a9f6:	683a      	ldr	r2, [r7, #0]
 810a9f8:	6851      	ldr	r1, [r2, #4]
 810a9fa:	683a      	ldr	r2, [r7, #0]
 810a9fc:	6892      	ldr	r2, [r2, #8]
 810a9fe:	4311      	orrs	r1, r2
 810aa00:	683a      	ldr	r2, [r7, #0]
 810aa02:	68d2      	ldr	r2, [r2, #12]
 810aa04:	4311      	orrs	r1, r2
 810aa06:	683a      	ldr	r2, [r7, #0]
 810aa08:	6912      	ldr	r2, [r2, #16]
 810aa0a:	4311      	orrs	r1, r2
 810aa0c:	683a      	ldr	r2, [r7, #0]
 810aa0e:	6952      	ldr	r2, [r2, #20]
 810aa10:	4311      	orrs	r1, r2
 810aa12:	683a      	ldr	r2, [r7, #0]
 810aa14:	6992      	ldr	r2, [r2, #24]
 810aa16:	4311      	orrs	r1, r2
 810aa18:	683a      	ldr	r2, [r7, #0]
 810aa1a:	69d2      	ldr	r2, [r2, #28]
 810aa1c:	4311      	orrs	r1, r2
 810aa1e:	683a      	ldr	r2, [r7, #0]
 810aa20:	6a12      	ldr	r2, [r2, #32]
 810aa22:	4311      	orrs	r1, r2
 810aa24:	683a      	ldr	r2, [r7, #0]
 810aa26:	6a52      	ldr	r2, [r2, #36]	; 0x24
 810aa28:	430a      	orrs	r2, r1
 810aa2a:	431a      	orrs	r2, r3
 810aa2c:	687b      	ldr	r3, [r7, #4]
 810aa2e:	601a      	str	r2, [r3, #0]
 810aa30:	e028      	b.n	810aa84 <FMC_SDRAM_Init+0xac>
                Init->ReadBurst          |
                Init->ReadPipeDelay));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 810aa32:	687b      	ldr	r3, [r7, #4]
 810aa34:	681b      	ldr	r3, [r3, #0]
 810aa36:	f423 42f8 	bic.w	r2, r3, #31744	; 0x7c00
 810aa3a:	683b      	ldr	r3, [r7, #0]
 810aa3c:	69d9      	ldr	r1, [r3, #28]
 810aa3e:	683b      	ldr	r3, [r7, #0]
 810aa40:	6a1b      	ldr	r3, [r3, #32]
 810aa42:	4319      	orrs	r1, r3
 810aa44:	683b      	ldr	r3, [r7, #0]
 810aa46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 810aa48:	430b      	orrs	r3, r1
 810aa4a:	431a      	orrs	r2, r3
 810aa4c:	687b      	ldr	r3, [r7, #4]
 810aa4e:	601a      	str	r2, [r3, #0]
               FMC_SDCRx_RPIPE,
               (Init->SDClockPeriod      |
                Init->ReadBurst          |
                Init->ReadPipeDelay));

    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 810aa50:	687b      	ldr	r3, [r7, #4]
 810aa52:	685b      	ldr	r3, [r3, #4]
 810aa54:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 810aa58:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 810aa5c:	683a      	ldr	r2, [r7, #0]
 810aa5e:	6851      	ldr	r1, [r2, #4]
 810aa60:	683a      	ldr	r2, [r7, #0]
 810aa62:	6892      	ldr	r2, [r2, #8]
 810aa64:	4311      	orrs	r1, r2
 810aa66:	683a      	ldr	r2, [r7, #0]
 810aa68:	68d2      	ldr	r2, [r2, #12]
 810aa6a:	4311      	orrs	r1, r2
 810aa6c:	683a      	ldr	r2, [r7, #0]
 810aa6e:	6912      	ldr	r2, [r2, #16]
 810aa70:	4311      	orrs	r1, r2
 810aa72:	683a      	ldr	r2, [r7, #0]
 810aa74:	6952      	ldr	r2, [r2, #20]
 810aa76:	4311      	orrs	r1, r2
 810aa78:	683a      	ldr	r2, [r7, #0]
 810aa7a:	6992      	ldr	r2, [r2, #24]
 810aa7c:	430a      	orrs	r2, r1
 810aa7e:	431a      	orrs	r2, r3
 810aa80:	687b      	ldr	r3, [r7, #4]
 810aa82:	605a      	str	r2, [r3, #4]
                Init->InternalBankNumber |
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
 810aa84:	2300      	movs	r3, #0
}
 810aa86:	4618      	mov	r0, r3
 810aa88:	370c      	adds	r7, #12
 810aa8a:	46bd      	mov	sp, r7
 810aa8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 810aa90:	4770      	bx	lr

0810aa92 <FMC_SDRAM_Timing_Init>:
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
                                        FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 810aa92:	b480      	push	{r7}
 810aa94:	b085      	sub	sp, #20
 810aa96:	af00      	add	r7, sp, #0
 810aa98:	60f8      	str	r0, [r7, #12]
 810aa9a:	60b9      	str	r1, [r7, #8]
 810aa9c:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
 810aa9e:	687b      	ldr	r3, [r7, #4]
 810aaa0:	2b00      	cmp	r3, #0
 810aaa2:	d128      	bne.n	810aaf6 <FMC_SDRAM_Timing_Init+0x64>
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 810aaa4:	68fb      	ldr	r3, [r7, #12]
 810aaa6:	689b      	ldr	r3, [r3, #8]
 810aaa8:	f003 4270 	and.w	r2, r3, #4026531840	; 0xf0000000
 810aaac:	68bb      	ldr	r3, [r7, #8]
 810aaae:	681b      	ldr	r3, [r3, #0]
 810aab0:	1e59      	subs	r1, r3, #1
 810aab2:	68bb      	ldr	r3, [r7, #8]
 810aab4:	685b      	ldr	r3, [r3, #4]
 810aab6:	3b01      	subs	r3, #1
 810aab8:	011b      	lsls	r3, r3, #4
 810aaba:	4319      	orrs	r1, r3
 810aabc:	68bb      	ldr	r3, [r7, #8]
 810aabe:	689b      	ldr	r3, [r3, #8]
 810aac0:	3b01      	subs	r3, #1
 810aac2:	021b      	lsls	r3, r3, #8
 810aac4:	4319      	orrs	r1, r3
 810aac6:	68bb      	ldr	r3, [r7, #8]
 810aac8:	68db      	ldr	r3, [r3, #12]
 810aaca:	3b01      	subs	r3, #1
 810aacc:	031b      	lsls	r3, r3, #12
 810aace:	4319      	orrs	r1, r3
 810aad0:	68bb      	ldr	r3, [r7, #8]
 810aad2:	691b      	ldr	r3, [r3, #16]
 810aad4:	3b01      	subs	r3, #1
 810aad6:	041b      	lsls	r3, r3, #16
 810aad8:	4319      	orrs	r1, r3
 810aada:	68bb      	ldr	r3, [r7, #8]
 810aadc:	695b      	ldr	r3, [r3, #20]
 810aade:	3b01      	subs	r3, #1
 810aae0:	051b      	lsls	r3, r3, #20
 810aae2:	4319      	orrs	r1, r3
 810aae4:	68bb      	ldr	r3, [r7, #8]
 810aae6:	699b      	ldr	r3, [r3, #24]
 810aae8:	3b01      	subs	r3, #1
 810aaea:	061b      	lsls	r3, r3, #24
 810aaec:	430b      	orrs	r3, r1
 810aaee:	431a      	orrs	r2, r3
 810aaf0:	68fb      	ldr	r3, [r7, #12]
 810aaf2:	609a      	str	r2, [r3, #8]
 810aaf4:	e02f      	b.n	810ab56 <FMC_SDRAM_Timing_Init+0xc4>
                (((Timing->RPDelay) - 1U)              << FMC_SDTRx_TRP_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTRx_TRCD_Pos)));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 810aaf6:	68fb      	ldr	r3, [r7, #12]
 810aaf8:	689b      	ldr	r3, [r3, #8]
 810aafa:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 810aafe:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 810ab02:	68ba      	ldr	r2, [r7, #8]
 810ab04:	68d2      	ldr	r2, [r2, #12]
 810ab06:	3a01      	subs	r2, #1
 810ab08:	0311      	lsls	r1, r2, #12
 810ab0a:	68ba      	ldr	r2, [r7, #8]
 810ab0c:	6952      	ldr	r2, [r2, #20]
 810ab0e:	3a01      	subs	r2, #1
 810ab10:	0512      	lsls	r2, r2, #20
 810ab12:	430a      	orrs	r2, r1
 810ab14:	431a      	orrs	r2, r3
 810ab16:	68fb      	ldr	r3, [r7, #12]
 810ab18:	609a      	str	r2, [r3, #8]
               FMC_SDTRx_TRC |
               FMC_SDTRx_TRP,
               (((Timing->RowCycleDelay) - 1U)         << FMC_SDTRx_TRC_Pos)  |
               (((Timing->RPDelay) - 1U)               << FMC_SDTRx_TRP_Pos));

    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 810ab1a:	68fb      	ldr	r3, [r7, #12]
 810ab1c:	68db      	ldr	r3, [r3, #12]
 810ab1e:	f003 4270 	and.w	r2, r3, #4026531840	; 0xf0000000
 810ab22:	68bb      	ldr	r3, [r7, #8]
 810ab24:	681b      	ldr	r3, [r3, #0]
 810ab26:	1e59      	subs	r1, r3, #1
 810ab28:	68bb      	ldr	r3, [r7, #8]
 810ab2a:	685b      	ldr	r3, [r3, #4]
 810ab2c:	3b01      	subs	r3, #1
 810ab2e:	011b      	lsls	r3, r3, #4
 810ab30:	4319      	orrs	r1, r3
 810ab32:	68bb      	ldr	r3, [r7, #8]
 810ab34:	689b      	ldr	r3, [r3, #8]
 810ab36:	3b01      	subs	r3, #1
 810ab38:	021b      	lsls	r3, r3, #8
 810ab3a:	4319      	orrs	r1, r3
 810ab3c:	68bb      	ldr	r3, [r7, #8]
 810ab3e:	691b      	ldr	r3, [r3, #16]
 810ab40:	3b01      	subs	r3, #1
 810ab42:	041b      	lsls	r3, r3, #16
 810ab44:	4319      	orrs	r1, r3
 810ab46:	68bb      	ldr	r3, [r7, #8]
 810ab48:	699b      	ldr	r3, [r3, #24]
 810ab4a:	3b01      	subs	r3, #1
 810ab4c:	061b      	lsls	r3, r3, #24
 810ab4e:	430b      	orrs	r3, r1
 810ab50:	431a      	orrs	r2, r3
 810ab52:	68fb      	ldr	r3, [r7, #12]
 810ab54:	60da      	str	r2, [r3, #12]
                (((Timing->SelfRefreshTime) - 1U)      << FMC_SDTRx_TRAS_Pos) |
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTRx_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTRx_TRCD_Pos)));
  }

  return HAL_OK;
 810ab56:	2300      	movs	r3, #0
}
 810ab58:	4618      	mov	r0, r3
 810ab5a:	3714      	adds	r7, #20
 810ab5c:	46bd      	mov	sp, r7
 810ab5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 810ab62:	4770      	bx	lr

0810ab64 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 810ab64:	b084      	sub	sp, #16
 810ab66:	b580      	push	{r7, lr}
 810ab68:	b084      	sub	sp, #16
 810ab6a:	af00      	add	r7, sp, #0
 810ab6c:	6078      	str	r0, [r7, #4]
 810ab6e:	f107 001c 	add.w	r0, r7, #28
 810ab72:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 810ab76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810ab78:	2b01      	cmp	r3, #1
 810ab7a:	d122      	bne.n	810abc2 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 810ab7c:	687b      	ldr	r3, [r7, #4]
 810ab7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 810ab80:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 810ab84:	687b      	ldr	r3, [r7, #4]
 810ab86:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 810ab88:	687b      	ldr	r3, [r7, #4]
 810ab8a:	68db      	ldr	r3, [r3, #12]
 810ab8c:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 810ab90:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 810ab94:	687a      	ldr	r2, [r7, #4]
 810ab96:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 810ab98:	687b      	ldr	r3, [r7, #4]
 810ab9a:	68db      	ldr	r3, [r3, #12]
 810ab9c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 810aba0:	687b      	ldr	r3, [r7, #4]
 810aba2:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 810aba4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 810aba6:	2b01      	cmp	r3, #1
 810aba8:	d105      	bne.n	810abb6 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 810abaa:	687b      	ldr	r3, [r7, #4]
 810abac:	68db      	ldr	r3, [r3, #12]
 810abae:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 810abb2:	687b      	ldr	r3, [r7, #4]
 810abb4:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 810abb6:	6878      	ldr	r0, [r7, #4]
 810abb8:	f000 faaa 	bl	810b110 <USB_CoreReset>
 810abbc:	4603      	mov	r3, r0
 810abbe:	73fb      	strb	r3, [r7, #15]
 810abc0:	e01a      	b.n	810abf8 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 810abc2:	687b      	ldr	r3, [r7, #4]
 810abc4:	68db      	ldr	r3, [r3, #12]
 810abc6:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 810abca:	687b      	ldr	r3, [r7, #4]
 810abcc:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 810abce:	6878      	ldr	r0, [r7, #4]
 810abd0:	f000 fa9e 	bl	810b110 <USB_CoreReset>
 810abd4:	4603      	mov	r3, r0
 810abd6:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 810abd8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 810abda:	2b00      	cmp	r3, #0
 810abdc:	d106      	bne.n	810abec <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 810abde:	687b      	ldr	r3, [r7, #4]
 810abe0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 810abe2:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 810abe6:	687b      	ldr	r3, [r7, #4]
 810abe8:	639a      	str	r2, [r3, #56]	; 0x38
 810abea:	e005      	b.n	810abf8 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 810abec:	687b      	ldr	r3, [r7, #4]
 810abee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 810abf0:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 810abf4:	687b      	ldr	r3, [r7, #4]
 810abf6:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 810abf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 810abfa:	2b01      	cmp	r3, #1
 810abfc:	d118      	bne.n	810ac30 <USB_CoreInit+0xcc>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 810abfe:	687b      	ldr	r3, [r7, #4]
 810ac00:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 810ac02:	b29a      	uxth	r2, r3
 810ac04:	687b      	ldr	r3, [r7, #4]
 810ac06:	65da      	str	r2, [r3, #92]	; 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 810ac08:	687b      	ldr	r3, [r7, #4]
 810ac0a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 810ac0c:	f043 737b 	orr.w	r3, r3, #65798144	; 0x3ec0000
 810ac10:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 810ac14:	687a      	ldr	r2, [r7, #4]
 810ac16:	65d3      	str	r3, [r2, #92]	; 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 810ac18:	687b      	ldr	r3, [r7, #4]
 810ac1a:	689b      	ldr	r3, [r3, #8]
 810ac1c:	f043 0206 	orr.w	r2, r3, #6
 810ac20:	687b      	ldr	r3, [r7, #4]
 810ac22:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 810ac24:	687b      	ldr	r3, [r7, #4]
 810ac26:	689b      	ldr	r3, [r3, #8]
 810ac28:	f043 0220 	orr.w	r2, r3, #32
 810ac2c:	687b      	ldr	r3, [r7, #4]
 810ac2e:	609a      	str	r2, [r3, #8]
  }

  return ret;
 810ac30:	7bfb      	ldrb	r3, [r7, #15]
}
 810ac32:	4618      	mov	r0, r3
 810ac34:	3710      	adds	r7, #16
 810ac36:	46bd      	mov	sp, r7
 810ac38:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 810ac3c:	b004      	add	sp, #16
 810ac3e:	4770      	bx	lr

0810ac40 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 810ac40:	b480      	push	{r7}
 810ac42:	b083      	sub	sp, #12
 810ac44:	af00      	add	r7, sp, #0
 810ac46:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 810ac48:	687b      	ldr	r3, [r7, #4]
 810ac4a:	689b      	ldr	r3, [r3, #8]
 810ac4c:	f023 0201 	bic.w	r2, r3, #1
 810ac50:	687b      	ldr	r3, [r7, #4]
 810ac52:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 810ac54:	2300      	movs	r3, #0
}
 810ac56:	4618      	mov	r0, r3
 810ac58:	370c      	adds	r7, #12
 810ac5a:	46bd      	mov	sp, r7
 810ac5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 810ac60:	4770      	bx	lr

0810ac62 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 810ac62:	b580      	push	{r7, lr}
 810ac64:	b084      	sub	sp, #16
 810ac66:	af00      	add	r7, sp, #0
 810ac68:	6078      	str	r0, [r7, #4]
 810ac6a:	460b      	mov	r3, r1
 810ac6c:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 810ac6e:	2300      	movs	r3, #0
 810ac70:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 810ac72:	687b      	ldr	r3, [r7, #4]
 810ac74:	68db      	ldr	r3, [r3, #12]
 810ac76:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 810ac7a:	687b      	ldr	r3, [r7, #4]
 810ac7c:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 810ac7e:	78fb      	ldrb	r3, [r7, #3]
 810ac80:	2b01      	cmp	r3, #1
 810ac82:	d115      	bne.n	810acb0 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 810ac84:	687b      	ldr	r3, [r7, #4]
 810ac86:	68db      	ldr	r3, [r3, #12]
 810ac88:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 810ac8c:	687b      	ldr	r3, [r7, #4]
 810ac8e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 810ac90:	2001      	movs	r0, #1
 810ac92:	f7f7 f9ab 	bl	8101fec <HAL_Delay>
      ms++;
 810ac96:	68fb      	ldr	r3, [r7, #12]
 810ac98:	3301      	adds	r3, #1
 810ac9a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 810ac9c:	6878      	ldr	r0, [r7, #4]
 810ac9e:	f000 fa29 	bl	810b0f4 <USB_GetMode>
 810aca2:	4603      	mov	r3, r0
 810aca4:	2b01      	cmp	r3, #1
 810aca6:	d01e      	beq.n	810ace6 <USB_SetCurrentMode+0x84>
 810aca8:	68fb      	ldr	r3, [r7, #12]
 810acaa:	2b31      	cmp	r3, #49	; 0x31
 810acac:	d9f0      	bls.n	810ac90 <USB_SetCurrentMode+0x2e>
 810acae:	e01a      	b.n	810ace6 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 810acb0:	78fb      	ldrb	r3, [r7, #3]
 810acb2:	2b00      	cmp	r3, #0
 810acb4:	d115      	bne.n	810ace2 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 810acb6:	687b      	ldr	r3, [r7, #4]
 810acb8:	68db      	ldr	r3, [r3, #12]
 810acba:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 810acbe:	687b      	ldr	r3, [r7, #4]
 810acc0:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 810acc2:	2001      	movs	r0, #1
 810acc4:	f7f7 f992 	bl	8101fec <HAL_Delay>
      ms++;
 810acc8:	68fb      	ldr	r3, [r7, #12]
 810acca:	3301      	adds	r3, #1
 810accc:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 810acce:	6878      	ldr	r0, [r7, #4]
 810acd0:	f000 fa10 	bl	810b0f4 <USB_GetMode>
 810acd4:	4603      	mov	r3, r0
 810acd6:	2b00      	cmp	r3, #0
 810acd8:	d005      	beq.n	810ace6 <USB_SetCurrentMode+0x84>
 810acda:	68fb      	ldr	r3, [r7, #12]
 810acdc:	2b31      	cmp	r3, #49	; 0x31
 810acde:	d9f0      	bls.n	810acc2 <USB_SetCurrentMode+0x60>
 810ace0:	e001      	b.n	810ace6 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 810ace2:	2301      	movs	r3, #1
 810ace4:	e005      	b.n	810acf2 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 810ace6:	68fb      	ldr	r3, [r7, #12]
 810ace8:	2b32      	cmp	r3, #50	; 0x32
 810acea:	d101      	bne.n	810acf0 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 810acec:	2301      	movs	r3, #1
 810acee:	e000      	b.n	810acf2 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 810acf0:	2300      	movs	r3, #0
}
 810acf2:	4618      	mov	r0, r3
 810acf4:	3710      	adds	r7, #16
 810acf6:	46bd      	mov	sp, r7
 810acf8:	bd80      	pop	{r7, pc}
	...

0810acfc <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 810acfc:	b084      	sub	sp, #16
 810acfe:	b580      	push	{r7, lr}
 810ad00:	b086      	sub	sp, #24
 810ad02:	af00      	add	r7, sp, #0
 810ad04:	6078      	str	r0, [r7, #4]
 810ad06:	f107 0024 	add.w	r0, r7, #36	; 0x24
 810ad0a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 810ad0e:	2300      	movs	r3, #0
 810ad10:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 810ad12:	687b      	ldr	r3, [r7, #4]
 810ad14:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 810ad16:	2300      	movs	r3, #0
 810ad18:	613b      	str	r3, [r7, #16]
 810ad1a:	e009      	b.n	810ad30 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 810ad1c:	687a      	ldr	r2, [r7, #4]
 810ad1e:	693b      	ldr	r3, [r7, #16]
 810ad20:	3340      	adds	r3, #64	; 0x40
 810ad22:	009b      	lsls	r3, r3, #2
 810ad24:	4413      	add	r3, r2
 810ad26:	2200      	movs	r2, #0
 810ad28:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 810ad2a:	693b      	ldr	r3, [r7, #16]
 810ad2c:	3301      	adds	r3, #1
 810ad2e:	613b      	str	r3, [r7, #16]
 810ad30:	693b      	ldr	r3, [r7, #16]
 810ad32:	2b0e      	cmp	r3, #14
 810ad34:	d9f2      	bls.n	810ad1c <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 810ad36:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 810ad38:	2b00      	cmp	r3, #0
 810ad3a:	d11c      	bne.n	810ad76 <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 810ad3c:	68fb      	ldr	r3, [r7, #12]
 810ad3e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 810ad42:	685b      	ldr	r3, [r3, #4]
 810ad44:	68fa      	ldr	r2, [r7, #12]
 810ad46:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 810ad4a:	f043 0302 	orr.w	r3, r3, #2
 810ad4e:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 810ad50:	687b      	ldr	r3, [r7, #4]
 810ad52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 810ad54:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 810ad58:	687b      	ldr	r3, [r7, #4]
 810ad5a:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 810ad5c:	687b      	ldr	r3, [r7, #4]
 810ad5e:	681b      	ldr	r3, [r3, #0]
 810ad60:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 810ad64:	687b      	ldr	r3, [r7, #4]
 810ad66:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 810ad68:	687b      	ldr	r3, [r7, #4]
 810ad6a:	681b      	ldr	r3, [r3, #0]
 810ad6c:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 810ad70:	687b      	ldr	r3, [r7, #4]
 810ad72:	601a      	str	r2, [r3, #0]
 810ad74:	e005      	b.n	810ad82 <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 810ad76:	687b      	ldr	r3, [r7, #4]
 810ad78:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 810ad7a:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 810ad7e:	687b      	ldr	r3, [r7, #4]
 810ad80:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 810ad82:	68fb      	ldr	r3, [r7, #12]
 810ad84:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 810ad88:	461a      	mov	r2, r3
 810ad8a:	2300      	movs	r3, #0
 810ad8c:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 810ad8e:	68fb      	ldr	r3, [r7, #12]
 810ad90:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 810ad94:	4619      	mov	r1, r3
 810ad96:	68fb      	ldr	r3, [r7, #12]
 810ad98:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 810ad9c:	461a      	mov	r2, r3
 810ad9e:	680b      	ldr	r3, [r1, #0]
 810ada0:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 810ada2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 810ada4:	2b01      	cmp	r3, #1
 810ada6:	d10c      	bne.n	810adc2 <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 810ada8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810adaa:	2b00      	cmp	r3, #0
 810adac:	d104      	bne.n	810adb8 <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 810adae:	2100      	movs	r1, #0
 810adb0:	6878      	ldr	r0, [r7, #4]
 810adb2:	f000 f965 	bl	810b080 <USB_SetDevSpeed>
 810adb6:	e008      	b.n	810adca <USB_DevInit+0xce>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 810adb8:	2101      	movs	r1, #1
 810adba:	6878      	ldr	r0, [r7, #4]
 810adbc:	f000 f960 	bl	810b080 <USB_SetDevSpeed>
 810adc0:	e003      	b.n	810adca <USB_DevInit+0xce>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 810adc2:	2103      	movs	r1, #3
 810adc4:	6878      	ldr	r0, [r7, #4]
 810adc6:	f000 f95b 	bl	810b080 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 810adca:	2110      	movs	r1, #16
 810adcc:	6878      	ldr	r0, [r7, #4]
 810adce:	f000 f8f3 	bl	810afb8 <USB_FlushTxFifo>
 810add2:	4603      	mov	r3, r0
 810add4:	2b00      	cmp	r3, #0
 810add6:	d001      	beq.n	810addc <USB_DevInit+0xe0>
  {
    ret = HAL_ERROR;
 810add8:	2301      	movs	r3, #1
 810adda:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 810addc:	6878      	ldr	r0, [r7, #4]
 810adde:	f000 f91f 	bl	810b020 <USB_FlushRxFifo>
 810ade2:	4603      	mov	r3, r0
 810ade4:	2b00      	cmp	r3, #0
 810ade6:	d001      	beq.n	810adec <USB_DevInit+0xf0>
  {
    ret = HAL_ERROR;
 810ade8:	2301      	movs	r3, #1
 810adea:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 810adec:	68fb      	ldr	r3, [r7, #12]
 810adee:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 810adf2:	461a      	mov	r2, r3
 810adf4:	2300      	movs	r3, #0
 810adf6:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 810adf8:	68fb      	ldr	r3, [r7, #12]
 810adfa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 810adfe:	461a      	mov	r2, r3
 810ae00:	2300      	movs	r3, #0
 810ae02:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 810ae04:	68fb      	ldr	r3, [r7, #12]
 810ae06:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 810ae0a:	461a      	mov	r2, r3
 810ae0c:	2300      	movs	r3, #0
 810ae0e:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 810ae10:	2300      	movs	r3, #0
 810ae12:	613b      	str	r3, [r7, #16]
 810ae14:	e043      	b.n	810ae9e <USB_DevInit+0x1a2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 810ae16:	693b      	ldr	r3, [r7, #16]
 810ae18:	015a      	lsls	r2, r3, #5
 810ae1a:	68fb      	ldr	r3, [r7, #12]
 810ae1c:	4413      	add	r3, r2
 810ae1e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 810ae22:	681b      	ldr	r3, [r3, #0]
 810ae24:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 810ae28:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 810ae2c:	d118      	bne.n	810ae60 <USB_DevInit+0x164>
    {
      if (i == 0U)
 810ae2e:	693b      	ldr	r3, [r7, #16]
 810ae30:	2b00      	cmp	r3, #0
 810ae32:	d10a      	bne.n	810ae4a <USB_DevInit+0x14e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 810ae34:	693b      	ldr	r3, [r7, #16]
 810ae36:	015a      	lsls	r2, r3, #5
 810ae38:	68fb      	ldr	r3, [r7, #12]
 810ae3a:	4413      	add	r3, r2
 810ae3c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 810ae40:	461a      	mov	r2, r3
 810ae42:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 810ae46:	6013      	str	r3, [r2, #0]
 810ae48:	e013      	b.n	810ae72 <USB_DevInit+0x176>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 810ae4a:	693b      	ldr	r3, [r7, #16]
 810ae4c:	015a      	lsls	r2, r3, #5
 810ae4e:	68fb      	ldr	r3, [r7, #12]
 810ae50:	4413      	add	r3, r2
 810ae52:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 810ae56:	461a      	mov	r2, r3
 810ae58:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 810ae5c:	6013      	str	r3, [r2, #0]
 810ae5e:	e008      	b.n	810ae72 <USB_DevInit+0x176>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 810ae60:	693b      	ldr	r3, [r7, #16]
 810ae62:	015a      	lsls	r2, r3, #5
 810ae64:	68fb      	ldr	r3, [r7, #12]
 810ae66:	4413      	add	r3, r2
 810ae68:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 810ae6c:	461a      	mov	r2, r3
 810ae6e:	2300      	movs	r3, #0
 810ae70:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 810ae72:	693b      	ldr	r3, [r7, #16]
 810ae74:	015a      	lsls	r2, r3, #5
 810ae76:	68fb      	ldr	r3, [r7, #12]
 810ae78:	4413      	add	r3, r2
 810ae7a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 810ae7e:	461a      	mov	r2, r3
 810ae80:	2300      	movs	r3, #0
 810ae82:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 810ae84:	693b      	ldr	r3, [r7, #16]
 810ae86:	015a      	lsls	r2, r3, #5
 810ae88:	68fb      	ldr	r3, [r7, #12]
 810ae8a:	4413      	add	r3, r2
 810ae8c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 810ae90:	461a      	mov	r2, r3
 810ae92:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 810ae96:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 810ae98:	693b      	ldr	r3, [r7, #16]
 810ae9a:	3301      	adds	r3, #1
 810ae9c:	613b      	str	r3, [r7, #16]
 810ae9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 810aea0:	693a      	ldr	r2, [r7, #16]
 810aea2:	429a      	cmp	r2, r3
 810aea4:	d3b7      	bcc.n	810ae16 <USB_DevInit+0x11a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 810aea6:	2300      	movs	r3, #0
 810aea8:	613b      	str	r3, [r7, #16]
 810aeaa:	e043      	b.n	810af34 <USB_DevInit+0x238>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 810aeac:	693b      	ldr	r3, [r7, #16]
 810aeae:	015a      	lsls	r2, r3, #5
 810aeb0:	68fb      	ldr	r3, [r7, #12]
 810aeb2:	4413      	add	r3, r2
 810aeb4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 810aeb8:	681b      	ldr	r3, [r3, #0]
 810aeba:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 810aebe:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 810aec2:	d118      	bne.n	810aef6 <USB_DevInit+0x1fa>
    {
      if (i == 0U)
 810aec4:	693b      	ldr	r3, [r7, #16]
 810aec6:	2b00      	cmp	r3, #0
 810aec8:	d10a      	bne.n	810aee0 <USB_DevInit+0x1e4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 810aeca:	693b      	ldr	r3, [r7, #16]
 810aecc:	015a      	lsls	r2, r3, #5
 810aece:	68fb      	ldr	r3, [r7, #12]
 810aed0:	4413      	add	r3, r2
 810aed2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 810aed6:	461a      	mov	r2, r3
 810aed8:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 810aedc:	6013      	str	r3, [r2, #0]
 810aede:	e013      	b.n	810af08 <USB_DevInit+0x20c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 810aee0:	693b      	ldr	r3, [r7, #16]
 810aee2:	015a      	lsls	r2, r3, #5
 810aee4:	68fb      	ldr	r3, [r7, #12]
 810aee6:	4413      	add	r3, r2
 810aee8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 810aeec:	461a      	mov	r2, r3
 810aeee:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 810aef2:	6013      	str	r3, [r2, #0]
 810aef4:	e008      	b.n	810af08 <USB_DevInit+0x20c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 810aef6:	693b      	ldr	r3, [r7, #16]
 810aef8:	015a      	lsls	r2, r3, #5
 810aefa:	68fb      	ldr	r3, [r7, #12]
 810aefc:	4413      	add	r3, r2
 810aefe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 810af02:	461a      	mov	r2, r3
 810af04:	2300      	movs	r3, #0
 810af06:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 810af08:	693b      	ldr	r3, [r7, #16]
 810af0a:	015a      	lsls	r2, r3, #5
 810af0c:	68fb      	ldr	r3, [r7, #12]
 810af0e:	4413      	add	r3, r2
 810af10:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 810af14:	461a      	mov	r2, r3
 810af16:	2300      	movs	r3, #0
 810af18:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 810af1a:	693b      	ldr	r3, [r7, #16]
 810af1c:	015a      	lsls	r2, r3, #5
 810af1e:	68fb      	ldr	r3, [r7, #12]
 810af20:	4413      	add	r3, r2
 810af22:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 810af26:	461a      	mov	r2, r3
 810af28:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 810af2c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 810af2e:	693b      	ldr	r3, [r7, #16]
 810af30:	3301      	adds	r3, #1
 810af32:	613b      	str	r3, [r7, #16]
 810af34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 810af36:	693a      	ldr	r2, [r7, #16]
 810af38:	429a      	cmp	r2, r3
 810af3a:	d3b7      	bcc.n	810aeac <USB_DevInit+0x1b0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 810af3c:	68fb      	ldr	r3, [r7, #12]
 810af3e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 810af42:	691b      	ldr	r3, [r3, #16]
 810af44:	68fa      	ldr	r2, [r7, #12]
 810af46:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 810af4a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 810af4e:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 810af50:	687b      	ldr	r3, [r7, #4]
 810af52:	2200      	movs	r2, #0
 810af54:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 810af56:	687b      	ldr	r3, [r7, #4]
 810af58:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 810af5c:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 810af5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 810af60:	2b00      	cmp	r3, #0
 810af62:	d105      	bne.n	810af70 <USB_DevInit+0x274>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 810af64:	687b      	ldr	r3, [r7, #4]
 810af66:	699b      	ldr	r3, [r3, #24]
 810af68:	f043 0210 	orr.w	r2, r3, #16
 810af6c:	687b      	ldr	r3, [r7, #4]
 810af6e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 810af70:	687b      	ldr	r3, [r7, #4]
 810af72:	699a      	ldr	r2, [r3, #24]
 810af74:	4b0f      	ldr	r3, [pc, #60]	; (810afb4 <USB_DevInit+0x2b8>)
 810af76:	4313      	orrs	r3, r2
 810af78:	687a      	ldr	r2, [r7, #4]
 810af7a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 810af7c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 810af7e:	2b00      	cmp	r3, #0
 810af80:	d005      	beq.n	810af8e <USB_DevInit+0x292>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 810af82:	687b      	ldr	r3, [r7, #4]
 810af84:	699b      	ldr	r3, [r3, #24]
 810af86:	f043 0208 	orr.w	r2, r3, #8
 810af8a:	687b      	ldr	r3, [r7, #4]
 810af8c:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 810af8e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 810af90:	2b01      	cmp	r3, #1
 810af92:	d107      	bne.n	810afa4 <USB_DevInit+0x2a8>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 810af94:	687b      	ldr	r3, [r7, #4]
 810af96:	699b      	ldr	r3, [r3, #24]
 810af98:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 810af9c:	f043 0304 	orr.w	r3, r3, #4
 810afa0:	687a      	ldr	r2, [r7, #4]
 810afa2:	6193      	str	r3, [r2, #24]
  }

  return ret;
 810afa4:	7dfb      	ldrb	r3, [r7, #23]
}
 810afa6:	4618      	mov	r0, r3
 810afa8:	3718      	adds	r7, #24
 810afaa:	46bd      	mov	sp, r7
 810afac:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 810afb0:	b004      	add	sp, #16
 810afb2:	4770      	bx	lr
 810afb4:	803c3800 	.word	0x803c3800

0810afb8 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 810afb8:	b480      	push	{r7}
 810afba:	b085      	sub	sp, #20
 810afbc:	af00      	add	r7, sp, #0
 810afbe:	6078      	str	r0, [r7, #4]
 810afc0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 810afc2:	2300      	movs	r3, #0
 810afc4:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 810afc6:	68fb      	ldr	r3, [r7, #12]
 810afc8:	3301      	adds	r3, #1
 810afca:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 810afcc:	68fb      	ldr	r3, [r7, #12]
 810afce:	4a13      	ldr	r2, [pc, #76]	; (810b01c <USB_FlushTxFifo+0x64>)
 810afd0:	4293      	cmp	r3, r2
 810afd2:	d901      	bls.n	810afd8 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 810afd4:	2303      	movs	r3, #3
 810afd6:	e01b      	b.n	810b010 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 810afd8:	687b      	ldr	r3, [r7, #4]
 810afda:	691b      	ldr	r3, [r3, #16]
 810afdc:	2b00      	cmp	r3, #0
 810afde:	daf2      	bge.n	810afc6 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 810afe0:	2300      	movs	r3, #0
 810afe2:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 810afe4:	683b      	ldr	r3, [r7, #0]
 810afe6:	019b      	lsls	r3, r3, #6
 810afe8:	f043 0220 	orr.w	r2, r3, #32
 810afec:	687b      	ldr	r3, [r7, #4]
 810afee:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 810aff0:	68fb      	ldr	r3, [r7, #12]
 810aff2:	3301      	adds	r3, #1
 810aff4:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 810aff6:	68fb      	ldr	r3, [r7, #12]
 810aff8:	4a08      	ldr	r2, [pc, #32]	; (810b01c <USB_FlushTxFifo+0x64>)
 810affa:	4293      	cmp	r3, r2
 810affc:	d901      	bls.n	810b002 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 810affe:	2303      	movs	r3, #3
 810b000:	e006      	b.n	810b010 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 810b002:	687b      	ldr	r3, [r7, #4]
 810b004:	691b      	ldr	r3, [r3, #16]
 810b006:	f003 0320 	and.w	r3, r3, #32
 810b00a:	2b20      	cmp	r3, #32
 810b00c:	d0f0      	beq.n	810aff0 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 810b00e:	2300      	movs	r3, #0
}
 810b010:	4618      	mov	r0, r3
 810b012:	3714      	adds	r7, #20
 810b014:	46bd      	mov	sp, r7
 810b016:	f85d 7b04 	ldr.w	r7, [sp], #4
 810b01a:	4770      	bx	lr
 810b01c:	00030d40 	.word	0x00030d40

0810b020 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 810b020:	b480      	push	{r7}
 810b022:	b085      	sub	sp, #20
 810b024:	af00      	add	r7, sp, #0
 810b026:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 810b028:	2300      	movs	r3, #0
 810b02a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 810b02c:	68fb      	ldr	r3, [r7, #12]
 810b02e:	3301      	adds	r3, #1
 810b030:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 810b032:	68fb      	ldr	r3, [r7, #12]
 810b034:	4a11      	ldr	r2, [pc, #68]	; (810b07c <USB_FlushRxFifo+0x5c>)
 810b036:	4293      	cmp	r3, r2
 810b038:	d901      	bls.n	810b03e <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 810b03a:	2303      	movs	r3, #3
 810b03c:	e018      	b.n	810b070 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 810b03e:	687b      	ldr	r3, [r7, #4]
 810b040:	691b      	ldr	r3, [r3, #16]
 810b042:	2b00      	cmp	r3, #0
 810b044:	daf2      	bge.n	810b02c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 810b046:	2300      	movs	r3, #0
 810b048:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 810b04a:	687b      	ldr	r3, [r7, #4]
 810b04c:	2210      	movs	r2, #16
 810b04e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 810b050:	68fb      	ldr	r3, [r7, #12]
 810b052:	3301      	adds	r3, #1
 810b054:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 810b056:	68fb      	ldr	r3, [r7, #12]
 810b058:	4a08      	ldr	r2, [pc, #32]	; (810b07c <USB_FlushRxFifo+0x5c>)
 810b05a:	4293      	cmp	r3, r2
 810b05c:	d901      	bls.n	810b062 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 810b05e:	2303      	movs	r3, #3
 810b060:	e006      	b.n	810b070 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 810b062:	687b      	ldr	r3, [r7, #4]
 810b064:	691b      	ldr	r3, [r3, #16]
 810b066:	f003 0310 	and.w	r3, r3, #16
 810b06a:	2b10      	cmp	r3, #16
 810b06c:	d0f0      	beq.n	810b050 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 810b06e:	2300      	movs	r3, #0
}
 810b070:	4618      	mov	r0, r3
 810b072:	3714      	adds	r7, #20
 810b074:	46bd      	mov	sp, r7
 810b076:	f85d 7b04 	ldr.w	r7, [sp], #4
 810b07a:	4770      	bx	lr
 810b07c:	00030d40 	.word	0x00030d40

0810b080 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 810b080:	b480      	push	{r7}
 810b082:	b085      	sub	sp, #20
 810b084:	af00      	add	r7, sp, #0
 810b086:	6078      	str	r0, [r7, #4]
 810b088:	460b      	mov	r3, r1
 810b08a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 810b08c:	687b      	ldr	r3, [r7, #4]
 810b08e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 810b090:	68fb      	ldr	r3, [r7, #12]
 810b092:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 810b096:	681a      	ldr	r2, [r3, #0]
 810b098:	78fb      	ldrb	r3, [r7, #3]
 810b09a:	68f9      	ldr	r1, [r7, #12]
 810b09c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 810b0a0:	4313      	orrs	r3, r2
 810b0a2:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 810b0a4:	2300      	movs	r3, #0
}
 810b0a6:	4618      	mov	r0, r3
 810b0a8:	3714      	adds	r7, #20
 810b0aa:	46bd      	mov	sp, r7
 810b0ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 810b0b0:	4770      	bx	lr

0810b0b2 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 810b0b2:	b480      	push	{r7}
 810b0b4:	b085      	sub	sp, #20
 810b0b6:	af00      	add	r7, sp, #0
 810b0b8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 810b0ba:	687b      	ldr	r3, [r7, #4]
 810b0bc:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 810b0be:	68fb      	ldr	r3, [r7, #12]
 810b0c0:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 810b0c4:	681b      	ldr	r3, [r3, #0]
 810b0c6:	68fa      	ldr	r2, [r7, #12]
 810b0c8:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 810b0cc:	f023 0303 	bic.w	r3, r3, #3
 810b0d0:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 810b0d2:	68fb      	ldr	r3, [r7, #12]
 810b0d4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 810b0d8:	685b      	ldr	r3, [r3, #4]
 810b0da:	68fa      	ldr	r2, [r7, #12]
 810b0dc:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 810b0e0:	f043 0302 	orr.w	r3, r3, #2
 810b0e4:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 810b0e6:	2300      	movs	r3, #0
}
 810b0e8:	4618      	mov	r0, r3
 810b0ea:	3714      	adds	r7, #20
 810b0ec:	46bd      	mov	sp, r7
 810b0ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 810b0f2:	4770      	bx	lr

0810b0f4 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 810b0f4:	b480      	push	{r7}
 810b0f6:	b083      	sub	sp, #12
 810b0f8:	af00      	add	r7, sp, #0
 810b0fa:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 810b0fc:	687b      	ldr	r3, [r7, #4]
 810b0fe:	695b      	ldr	r3, [r3, #20]
 810b100:	f003 0301 	and.w	r3, r3, #1
}
 810b104:	4618      	mov	r0, r3
 810b106:	370c      	adds	r7, #12
 810b108:	46bd      	mov	sp, r7
 810b10a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810b10e:	4770      	bx	lr

0810b110 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 810b110:	b480      	push	{r7}
 810b112:	b085      	sub	sp, #20
 810b114:	af00      	add	r7, sp, #0
 810b116:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 810b118:	2300      	movs	r3, #0
 810b11a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 810b11c:	68fb      	ldr	r3, [r7, #12]
 810b11e:	3301      	adds	r3, #1
 810b120:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 810b122:	68fb      	ldr	r3, [r7, #12]
 810b124:	4a13      	ldr	r2, [pc, #76]	; (810b174 <USB_CoreReset+0x64>)
 810b126:	4293      	cmp	r3, r2
 810b128:	d901      	bls.n	810b12e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 810b12a:	2303      	movs	r3, #3
 810b12c:	e01b      	b.n	810b166 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 810b12e:	687b      	ldr	r3, [r7, #4]
 810b130:	691b      	ldr	r3, [r3, #16]
 810b132:	2b00      	cmp	r3, #0
 810b134:	daf2      	bge.n	810b11c <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 810b136:	2300      	movs	r3, #0
 810b138:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 810b13a:	687b      	ldr	r3, [r7, #4]
 810b13c:	691b      	ldr	r3, [r3, #16]
 810b13e:	f043 0201 	orr.w	r2, r3, #1
 810b142:	687b      	ldr	r3, [r7, #4]
 810b144:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 810b146:	68fb      	ldr	r3, [r7, #12]
 810b148:	3301      	adds	r3, #1
 810b14a:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 810b14c:	68fb      	ldr	r3, [r7, #12]
 810b14e:	4a09      	ldr	r2, [pc, #36]	; (810b174 <USB_CoreReset+0x64>)
 810b150:	4293      	cmp	r3, r2
 810b152:	d901      	bls.n	810b158 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 810b154:	2303      	movs	r3, #3
 810b156:	e006      	b.n	810b166 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 810b158:	687b      	ldr	r3, [r7, #4]
 810b15a:	691b      	ldr	r3, [r3, #16]
 810b15c:	f003 0301 	and.w	r3, r3, #1
 810b160:	2b01      	cmp	r3, #1
 810b162:	d0f0      	beq.n	810b146 <USB_CoreReset+0x36>

  return HAL_OK;
 810b164:	2300      	movs	r3, #0
}
 810b166:	4618      	mov	r0, r3
 810b168:	3714      	adds	r7, #20
 810b16a:	46bd      	mov	sp, r7
 810b16c:	f85d 7b04 	ldr.w	r7, [sp], #4
 810b170:	4770      	bx	lr
 810b172:	bf00      	nop
 810b174:	00030d40 	.word	0x00030d40

0810b178 <memset>:
 810b178:	4402      	add	r2, r0
 810b17a:	4603      	mov	r3, r0
 810b17c:	4293      	cmp	r3, r2
 810b17e:	d100      	bne.n	810b182 <memset+0xa>
 810b180:	4770      	bx	lr
 810b182:	f803 1b01 	strb.w	r1, [r3], #1
 810b186:	e7f9      	b.n	810b17c <memset+0x4>

0810b188 <__libc_init_array>:
 810b188:	b570      	push	{r4, r5, r6, lr}
 810b18a:	4d0d      	ldr	r5, [pc, #52]	; (810b1c0 <__libc_init_array+0x38>)
 810b18c:	4c0d      	ldr	r4, [pc, #52]	; (810b1c4 <__libc_init_array+0x3c>)
 810b18e:	1b64      	subs	r4, r4, r5
 810b190:	10a4      	asrs	r4, r4, #2
 810b192:	2600      	movs	r6, #0
 810b194:	42a6      	cmp	r6, r4
 810b196:	d109      	bne.n	810b1ac <__libc_init_array+0x24>
 810b198:	4d0b      	ldr	r5, [pc, #44]	; (810b1c8 <__libc_init_array+0x40>)
 810b19a:	4c0c      	ldr	r4, [pc, #48]	; (810b1cc <__libc_init_array+0x44>)
 810b19c:	f000 f826 	bl	810b1ec <_init>
 810b1a0:	1b64      	subs	r4, r4, r5
 810b1a2:	10a4      	asrs	r4, r4, #2
 810b1a4:	2600      	movs	r6, #0
 810b1a6:	42a6      	cmp	r6, r4
 810b1a8:	d105      	bne.n	810b1b6 <__libc_init_array+0x2e>
 810b1aa:	bd70      	pop	{r4, r5, r6, pc}
 810b1ac:	f855 3b04 	ldr.w	r3, [r5], #4
 810b1b0:	4798      	blx	r3
 810b1b2:	3601      	adds	r6, #1
 810b1b4:	e7ee      	b.n	810b194 <__libc_init_array+0xc>
 810b1b6:	f855 3b04 	ldr.w	r3, [r5], #4
 810b1ba:	4798      	blx	r3
 810b1bc:	3601      	adds	r6, #1
 810b1be:	e7f2      	b.n	810b1a6 <__libc_init_array+0x1e>
 810b1c0:	0810b298 	.word	0x0810b298
 810b1c4:	0810b298 	.word	0x0810b298
 810b1c8:	0810b298 	.word	0x0810b298
 810b1cc:	0810b29c 	.word	0x0810b29c

0810b1d0 <memcpy>:
 810b1d0:	440a      	add	r2, r1
 810b1d2:	4291      	cmp	r1, r2
 810b1d4:	f100 33ff 	add.w	r3, r0, #4294967295
 810b1d8:	d100      	bne.n	810b1dc <memcpy+0xc>
 810b1da:	4770      	bx	lr
 810b1dc:	b510      	push	{r4, lr}
 810b1de:	f811 4b01 	ldrb.w	r4, [r1], #1
 810b1e2:	f803 4f01 	strb.w	r4, [r3, #1]!
 810b1e6:	4291      	cmp	r1, r2
 810b1e8:	d1f9      	bne.n	810b1de <memcpy+0xe>
 810b1ea:	bd10      	pop	{r4, pc}

0810b1ec <_init>:
 810b1ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 810b1ee:	bf00      	nop
 810b1f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 810b1f2:	bc08      	pop	{r3}
 810b1f4:	469e      	mov	lr, r3
 810b1f6:	4770      	bx	lr

0810b1f8 <_fini>:
 810b1f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 810b1fa:	bf00      	nop
 810b1fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 810b1fe:	bc08      	pop	{r3}
 810b200:	469e      	mov	lr, r3
 810b202:	4770      	bx	lr
