{
  "design": {
    "design_info": {
      "boundary_crc": "0x773689390ADAFC91",
      "device": "xc7z020clg400-1",
      "name": "design_1",
      "synth_flow_mode": "None",
      "tool_version": "2019.1",
      "validated": "true"
    },
    "design_tree": {
      "clk_wiz_0": "",
      "clk_wiz_1": "",
      "util_vector_logic_0": "",
      "xlconcat_0": "",
      "xlconcat_1": ""
    },
    "ports": {
      "ICLK": {
        "direction": "I"
      },
      "outp": {
        "direction": "O",
        "left": "15",
        "right": "0",
        "parameters": {
          "FREQ_HZ": {
            "value": "NULL:100000000:100000000:100000000:100000000:100000000:100000000:100000000:100000000",
            "value_src": "ip_prop"
          },
          "PHASE": {
            "value": "NULL:180.0:157.5:135.0:112.5:90.0:67.5:45.0:22.5",
            "value_src": "ip_prop"
          },
          "PortType": {
            "value": "clk",
            "value_src": "ip_prop"
          },
          "PortWidth": {
            "value": "16",
            "value_src": "ip_prop"
          }
        }
      },
      "rst": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "design_1_clk_wiz_0_0",
        "parameters": {
          "CLKOUT1_JITTER": {
            "value": "130.958"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "98.575"
          },
          "CLKOUT1_REQUESTED_PHASE": {
            "value": "022.5"
          },
          "CLKOUT2_JITTER": {
            "value": "130.958"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "98.575"
          },
          "CLKOUT2_REQUESTED_PHASE": {
            "value": "45"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "CLKOUT3_JITTER": {
            "value": "130.958"
          },
          "CLKOUT3_PHASE_ERROR": {
            "value": "98.575"
          },
          "CLKOUT3_REQUESTED_PHASE": {
            "value": "67.5"
          },
          "CLKOUT3_USED": {
            "value": "true"
          },
          "CLKOUT4_JITTER": {
            "value": "130.958"
          },
          "CLKOUT4_PHASE_ERROR": {
            "value": "98.575"
          },
          "CLKOUT4_REQUESTED_PHASE": {
            "value": "90"
          },
          "CLKOUT4_USED": {
            "value": "true"
          },
          "JITTER_SEL": {
            "value": "Min_O_Jitter"
          },
          "MMCM_BANDWIDTH": {
            "value": "HIGH"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "10.000"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "10.000"
          },
          "MMCM_CLKOUT0_PHASE": {
            "value": "22.500"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "10"
          },
          "MMCM_CLKOUT1_PHASE": {
            "value": "45.000"
          },
          "MMCM_CLKOUT2_DIVIDE": {
            "value": "10"
          },
          "MMCM_CLKOUT2_PHASE": {
            "value": "67.500"
          },
          "MMCM_CLKOUT3_DIVIDE": {
            "value": "10"
          },
          "MMCM_CLKOUT3_PHASE": {
            "value": "90.000"
          },
          "NUM_OUT_CLKS": {
            "value": "4"
          },
          "PRIM_IN_FREQ": {
            "value": "100.000"
          },
          "RESET_PORT": {
            "value": "resetn"
          },
          "RESET_TYPE": {
            "value": "ACTIVE_LOW"
          },
          "USE_LOCKED": {
            "value": "false"
          }
        }
      },
      "clk_wiz_1": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "design_1_clk_wiz_0_1",
        "parameters": {
          "CLKOUT1_JITTER": {
            "value": "130.958"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "98.575"
          },
          "CLKOUT1_REQUESTED_PHASE": {
            "value": "022.5"
          },
          "CLKOUT2_JITTER": {
            "value": "130.958"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "98.575"
          },
          "CLKOUT2_REQUESTED_PHASE": {
            "value": "45"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "CLKOUT3_JITTER": {
            "value": "130.958"
          },
          "CLKOUT3_PHASE_ERROR": {
            "value": "98.575"
          },
          "CLKOUT3_REQUESTED_PHASE": {
            "value": "67.5"
          },
          "CLKOUT3_USED": {
            "value": "true"
          },
          "CLKOUT4_JITTER": {
            "value": "130.958"
          },
          "CLKOUT4_PHASE_ERROR": {
            "value": "98.575"
          },
          "CLKOUT4_REQUESTED_PHASE": {
            "value": "90"
          },
          "CLKOUT4_USED": {
            "value": "true"
          },
          "JITTER_SEL": {
            "value": "Min_O_Jitter"
          },
          "MMCM_BANDWIDTH": {
            "value": "HIGH"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "10.000"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "10.000"
          },
          "MMCM_CLKOUT0_PHASE": {
            "value": "22.500"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "10"
          },
          "MMCM_CLKOUT1_PHASE": {
            "value": "45.000"
          },
          "MMCM_CLKOUT2_DIVIDE": {
            "value": "10"
          },
          "MMCM_CLKOUT2_PHASE": {
            "value": "67.500"
          },
          "MMCM_CLKOUT3_DIVIDE": {
            "value": "10"
          },
          "MMCM_CLKOUT3_PHASE": {
            "value": "90.000"
          },
          "NUM_OUT_CLKS": {
            "value": "4"
          },
          "PRIM_IN_FREQ": {
            "value": "100.000"
          },
          "RESET_PORT": {
            "value": "resetn"
          },
          "RESET_TYPE": {
            "value": "ACTIVE_LOW"
          },
          "USE_LOCKED": {
            "value": "false"
          }
        }
      },
      "util_vector_logic_0": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "design_1_util_vector_logic_0_0",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          }
        }
      },
      "xlconcat_0": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "design_1_xlconcat_0_0",
        "parameters": {
          "NUM_PORTS": {
            "value": "8"
          }
        }
      },
      "xlconcat_1": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "design_1_xlconcat_1_0",
        "parameters": {
          "IN0_WIDTH": {
            "value": "8"
          },
          "IN1_WIDTH": {
            "value": "8"
          }
        }
      }
    },
    "nets": {
      "clk_wiz_0_clk_out4": {
        "ports": [
          "clk_wiz_0/clk_out4",
          "clk_wiz_1/clk_in1",
          "xlconcat_0/In3"
        ]
      },
      "Net": {
        "ports": [
          "rst",
          "clk_wiz_1/resetn",
          "clk_wiz_0/resetn"
        ]
      },
      "ICLK_1": {
        "ports": [
          "ICLK",
          "clk_wiz_0/clk_in1"
        ]
      },
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "xlconcat_0/In0"
        ]
      },
      "clk_wiz_0_clk_out2": {
        "ports": [
          "clk_wiz_0/clk_out2",
          "xlconcat_0/In1"
        ]
      },
      "clk_wiz_0_clk_out3": {
        "ports": [
          "clk_wiz_0/clk_out3",
          "xlconcat_0/In2"
        ]
      },
      "clk_wiz_1_clk_out1": {
        "ports": [
          "clk_wiz_1/clk_out1",
          "xlconcat_0/In4"
        ]
      },
      "clk_wiz_1_clk_out2": {
        "ports": [
          "clk_wiz_1/clk_out2",
          "xlconcat_0/In5"
        ]
      },
      "clk_wiz_1_clk_out3": {
        "ports": [
          "clk_wiz_1/clk_out3",
          "xlconcat_0/In6"
        ]
      },
      "clk_wiz_1_clk_out4": {
        "ports": [
          "clk_wiz_1/clk_out4",
          "xlconcat_0/In7"
        ]
      },
      "xlconcat_0_dout": {
        "ports": [
          "xlconcat_0/dout",
          "util_vector_logic_0/Op1",
          "xlconcat_1/In0"
        ]
      },
      "util_vector_logic_0_Res": {
        "ports": [
          "util_vector_logic_0/Res",
          "xlconcat_1/In1"
        ]
      },
      "xlconcat_1_dout": {
        "ports": [
          "xlconcat_1/dout",
          "outp"
        ]
      }
    }
  }
}