#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000022089c6a720 .scope module, "tb_mips_single_cycle" "tb_mips_single_cycle" 2 3;
 .timescale -9 -12;
v0000022089cd9600_0 .var "clk", 0 0;
v0000022089cd8de0_0 .var "reset", 0 0;
S_0000022089c6a8b0 .scope module, "uut" "mips_single_cycle" 2 8, 3 1 0, S_0000022089c6a720;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "alu_input_2";
L_0000022089c72fb0 .functor AND 1, v0000022089c7c350_0, L_0000022089cd8d40, C4<1>, C4<1>;
L_0000022089c73aa0 .functor AND 1, v0000022089c7c350_0, L_0000022089cd8d40, C4<1>, C4<1>;
L_0000022089d80088 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000022089cd6ca0_0 .net/2u *"_ivl_0", 1 0, L_0000022089d80088;  1 drivers
v0000022089cd5f80_0 .net *"_ivl_15", 3 0, L_0000022089cd7a80;  1 drivers
v0000022089cd60c0_0 .net *"_ivl_17", 25 0, L_0000022089cd7c60;  1 drivers
L_0000022089d80160 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000022089cd6f20_0 .net/2u *"_ivl_18", 1 0, L_0000022089d80160;  1 drivers
v0000022089cd6520_0 .net *"_ivl_2", 0 0, L_0000022089c72fb0;  1 drivers
v0000022089cd6b60_0 .net *"_ivl_20", 31 0, L_0000022089cd8ac0;  1 drivers
v0000022089cd62a0_0 .net *"_ivl_22", 0 0, L_0000022089c73aa0;  1 drivers
L_0000022089d801a8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000022089cd5080_0 .net/2u *"_ivl_24", 31 0, L_0000022089d801a8;  1 drivers
v0000022089cd5120_0 .net *"_ivl_26", 31 0, L_0000022089cd85c0;  1 drivers
v0000022089cd54e0_0 .net *"_ivl_28", 31 0, L_0000022089cd7d00;  1 drivers
v0000022089cd5620_0 .net *"_ivl_30", 29 0, L_0000022089cd7e40;  1 drivers
L_0000022089d801f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000022089cd6340_0 .net *"_ivl_32", 1 0, L_0000022089d801f0;  1 drivers
v0000022089cd5a80_0 .net *"_ivl_34", 31 0, L_0000022089cd96a0;  1 drivers
L_0000022089d80238 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000022089cd63e0_0 .net/2u *"_ivl_36", 31 0, L_0000022089d80238;  1 drivers
v0000022089cd5da0_0 .net *"_ivl_38", 31 0, L_0000022089cd7940;  1 drivers
L_0000022089d800d0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000022089cd59e0_0 .net/2u *"_ivl_4", 1 0, L_0000022089d800d0;  1 drivers
v0000022089cd65c0_0 .net *"_ivl_40", 31 0, L_0000022089cd79e0;  1 drivers
v0000022089cd58a0_0 .net *"_ivl_51", 4 0, L_0000022089cd80c0;  1 drivers
v0000022089cd6660_0 .net *"_ivl_53", 4 0, L_0000022089cd82a0;  1 drivers
L_0000022089d80118 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000022089cd5760_0 .net/2u *"_ivl_6", 1 0, L_0000022089d80118;  1 drivers
v0000022089cd5bc0_0 .net *"_ivl_8", 1 0, L_0000022089cd8ca0;  1 drivers
v0000022089cd53a0_0 .net "alu_ctrl", 3 0, v0000022089c7c8f0_0;  1 drivers
v0000022089cd6c00_0 .net "alu_input_2", 31 0, L_0000022089cd88e0;  1 drivers
v0000022089cd6d40_0 .net "alu_op", 1 0, v0000022089c7b6d0_0;  1 drivers
v0000022089cd5d00_0 .net "alu_result", 31 0, v0000022089c7d2f0_0;  1 drivers
v0000022089cd5300_0 .net "alu_src", 0 0, v0000022089c7bdb0_0;  1 drivers
v0000022089cd5800_0 .net "branch", 0 0, v0000022089c7c350_0;  1 drivers
v0000022089cd67a0_0 .net "clk", 0 0, v0000022089cd9600_0;  1 drivers
v0000022089cd6840_0 .net "instruction", 31 0, L_0000022089c72e60;  1 drivers
v0000022089cd68e0_0 .net "jump", 0 0, v0000022089c7d110_0;  1 drivers
v0000022089cd5c60_0 .net "mem_read", 0 0, v0000022089c7cdf0_0;  1 drivers
v0000022089cd6ac0_0 .net "mem_read_data", 31 0, L_0000022089cd92e0;  1 drivers
v0000022089cd6de0_0 .net "mem_to_reg", 0 0, v0000022089c7cad0_0;  1 drivers
v0000022089cd5b20_0 .net "mem_write", 0 0, v0000022089c7c0d0_0;  1 drivers
v0000022089cd8340_0 .net "pc", 31 0, v0000022089c7d250_0;  1 drivers
v0000022089cd8660_0 .net "pc_next", 31 0, L_0000022089cd7da0;  1 drivers
v0000022089cd94c0_0 .net "pc_src", 1 0, L_0000022089cd7b20;  1 drivers
v0000022089cd7bc0_0 .net "read_data_1", 31 0, L_0000022089c73870;  1 drivers
v0000022089cd7f80_0 .net "read_data_2", 31 0, L_0000022089c735d0;  1 drivers
v0000022089cd9740_0 .net "reg_dst", 0 0, v0000022089c7c210_0;  1 drivers
v0000022089cd9420_0 .net "reg_write", 0 0, v0000022089c7bb30_0;  1 drivers
v0000022089cd9560_0 .net "reset", 0 0, v0000022089cd8de0_0;  1 drivers
v0000022089cd8520_0 .net "sign_extend", 31 0, L_0000022089cd8f20;  1 drivers
v0000022089cd78a0_0 .net "write_data", 31 0, L_0000022089cd9380;  1 drivers
v0000022089cd8a20_0 .net "zero", 0 0, L_0000022089cd8d40;  1 drivers
L_0000022089cd8ca0 .functor MUXZ 2, L_0000022089d80118, L_0000022089d800d0, L_0000022089c72fb0, C4<>;
L_0000022089cd7b20 .functor MUXZ 2, L_0000022089cd8ca0, L_0000022089d80088, v0000022089c7d110_0, C4<>;
L_0000022089cd88e0 .functor MUXZ 32, L_0000022089c735d0, L_0000022089cd8f20, v0000022089c7bdb0_0, C4<>;
L_0000022089cd7a80 .part v0000022089c7d250_0, 28, 4;
L_0000022089cd7c60 .part L_0000022089c72e60, 0, 26;
L_0000022089cd8ac0 .concat [ 2 26 4 0], L_0000022089d80160, L_0000022089cd7c60, L_0000022089cd7a80;
L_0000022089cd85c0 .arith/sum 32, v0000022089c7d250_0, L_0000022089d801a8;
L_0000022089cd7e40 .part L_0000022089cd8f20, 0, 30;
L_0000022089cd7d00 .concat [ 2 30 0 0], L_0000022089d801f0, L_0000022089cd7e40;
L_0000022089cd96a0 .arith/sum 32, L_0000022089cd85c0, L_0000022089cd7d00;
L_0000022089cd7940 .arith/sum 32, v0000022089c7d250_0, L_0000022089d80238;
L_0000022089cd79e0 .functor MUXZ 32, L_0000022089cd7940, L_0000022089cd96a0, L_0000022089c73aa0, C4<>;
L_0000022089cd7da0 .functor MUXZ 32, L_0000022089cd79e0, L_0000022089cd8ac0, v0000022089c7d110_0, C4<>;
L_0000022089cd91a0 .part L_0000022089c72e60, 26, 6;
L_0000022089cd8c00 .part L_0000022089c72e60, 21, 5;
L_0000022089cd8020 .part L_0000022089c72e60, 16, 5;
L_0000022089cd80c0 .part L_0000022089c72e60, 11, 5;
L_0000022089cd82a0 .part L_0000022089c72e60, 16, 5;
L_0000022089cd8840 .functor MUXZ 5, L_0000022089cd82a0, L_0000022089cd80c0, v0000022089c7c210_0, C4<>;
L_0000022089cd8e80 .part L_0000022089c72e60, 0, 6;
L_0000022089cd8480 .part L_0000022089c72e60, 0, 16;
L_0000022089cd9380 .functor MUXZ 32, v0000022089c7d2f0_0, L_0000022089cd92e0, v0000022089c7cad0_0, C4<>;
S_0000022089c67a70 .scope module, "IM" "instruction_memory" 3 28, 4 2 0, S_0000022089c6a8b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "instruction";
L_0000022089c72e60 .functor BUFZ 32, L_0000022089cd7ee0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000022089c7b810_0 .net *"_ivl_0", 31 0, L_0000022089cd7ee0;  1 drivers
v0000022089c7d070_0 .net *"_ivl_3", 7 0, L_0000022089cd8b60;  1 drivers
v0000022089c7bc70_0 .net *"_ivl_4", 9 0, L_0000022089cd8160;  1 drivers
L_0000022089d80280 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000022089c7be50_0 .net *"_ivl_7", 1 0, L_0000022089d80280;  1 drivers
v0000022089c7b8b0_0 .net "addr", 31 0, v0000022089c7d250_0;  alias, 1 drivers
v0000022089c7ba90_0 .net "instruction", 31 0, L_0000022089c72e60;  alias, 1 drivers
v0000022089c7ccb0 .array "memory", 255 0, 31 0;
L_0000022089cd7ee0 .array/port v0000022089c7ccb0, L_0000022089cd8160;
L_0000022089cd8b60 .part v0000022089c7d250_0, 2, 8;
L_0000022089cd8160 .concat [ 8 2 0 0], L_0000022089cd8b60, L_0000022089d80280;
S_0000022089c67c00 .scope module, "alu_ctrl_inst" "alu_control_unit" 3 69, 5 2 0, S_0000022089c6a8b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "alu_op";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /OUTPUT 4 "alu_ctrl";
v0000022089c7c8f0_0 .var "alu_ctrl", 3 0;
v0000022089c7c990_0 .net "alu_op", 1 0, v0000022089c7b6d0_0;  alias, 1 drivers
v0000022089c7c670_0 .net "funct", 5 0, L_0000022089cd8e80;  1 drivers
E_0000022089c7a9d0 .event anyedge, v0000022089c7c990_0, v0000022089c7c670_0;
S_0000022089c45b80 .scope module, "alu_inst" "alu" 3 60, 6 2 0, S_0000022089c6a8b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 4 "alu_ctrl";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
L_0000022089d80358 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022089c7bd10_0 .net/2u *"_ivl_0", 31 0, L_0000022089d80358;  1 drivers
v0000022089c7c710_0 .net "a", 31 0, L_0000022089c73870;  alias, 1 drivers
v0000022089c7b9f0_0 .net "alu_ctrl", 3 0, v0000022089c7c8f0_0;  alias, 1 drivers
v0000022089c7c490_0 .net "b", 31 0, L_0000022089cd88e0;  alias, 1 drivers
v0000022089c7d2f0_0 .var "result", 31 0;
v0000022089c7ca30_0 .net "zero", 0 0, L_0000022089cd8d40;  alias, 1 drivers
E_0000022089c7aa10 .event anyedge, v0000022089c7c8f0_0, v0000022089c7c710_0, v0000022089c7c490_0;
L_0000022089cd8d40 .cmp/eq 32, v0000022089c7d2f0_0, L_0000022089d80358;
S_0000022089c45d10 .scope module, "cu_inst" "control_unit" 3 34, 7 2 0, S_0000022089c6a8b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /OUTPUT 1 "reg_dst";
    .port_info 2 /OUTPUT 1 "alu_src";
    .port_info 3 /OUTPUT 1 "mem_to_reg";
    .port_info 4 /OUTPUT 1 "reg_write";
    .port_info 5 /OUTPUT 1 "mem_read";
    .port_info 6 /OUTPUT 1 "mem_write";
    .port_info 7 /OUTPUT 1 "branch";
    .port_info 8 /OUTPUT 1 "jump";
    .port_info 9 /OUTPUT 2 "alu_op";
v0000022089c7b6d0_0 .var "alu_op", 1 0;
v0000022089c7bdb0_0 .var "alu_src", 0 0;
v0000022089c7c350_0 .var "branch", 0 0;
v0000022089c7d110_0 .var "jump", 0 0;
v0000022089c7cdf0_0 .var "mem_read", 0 0;
v0000022089c7cad0_0 .var "mem_to_reg", 0 0;
v0000022089c7c0d0_0 .var "mem_write", 0 0;
v0000022089c7b950_0 .net "opcode", 5 0, L_0000022089cd91a0;  1 drivers
v0000022089c7c210_0 .var "reg_dst", 0 0;
v0000022089c7bb30_0 .var "reg_write", 0 0;
E_0000022089c7ad50 .event anyedge, v0000022089c7b950_0;
S_0000022089c64140 .scope module, "dm_inst" "data_memory" 3 82, 8 2 0, S_0000022089c6a8b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "mem_read";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 32 "addr";
    .port_info 4 /INPUT 32 "write_data";
    .port_info 5 /OUTPUT 32 "read_data";
v0000022089c7d390_0 .net *"_ivl_0", 31 0, L_0000022089cd8fc0;  1 drivers
v0000022089c7cb70_0 .net *"_ivl_3", 7 0, L_0000022089cd9060;  1 drivers
v0000022089c7c530_0 .net *"_ivl_4", 9 0, L_0000022089cd9100;  1 drivers
L_0000022089d803a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000022089c7ce90_0 .net *"_ivl_7", 1 0, L_0000022089d803a0;  1 drivers
L_0000022089d803e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022089c7cfd0_0 .net/2u *"_ivl_8", 31 0, L_0000022089d803e8;  1 drivers
v0000022089c7cf30_0 .net "addr", 31 0, v0000022089c7d2f0_0;  alias, 1 drivers
v0000022089c7d430_0 .net "clk", 0 0, v0000022089cd9600_0;  alias, 1 drivers
v0000022089c7cc10_0 .net "mem_read", 0 0, v0000022089c7cdf0_0;  alias, 1 drivers
v0000022089c7bef0_0 .net "mem_write", 0 0, v0000022089c7c0d0_0;  alias, 1 drivers
v0000022089c7cd50 .array "memory", 255 0, 31 0;
v0000022089c7c5d0_0 .net "read_data", 31 0, L_0000022089cd92e0;  alias, 1 drivers
v0000022089c7d1b0_0 .net "write_data", 31 0, L_0000022089c735d0;  alias, 1 drivers
E_0000022089c7ac90 .event posedge, v0000022089c7d430_0;
L_0000022089cd8fc0 .array/port v0000022089c7cd50, L_0000022089cd9100;
L_0000022089cd9060 .part v0000022089c7d2f0_0, 0, 8;
L_0000022089cd9100 .concat [ 8 2 0 0], L_0000022089cd9060, L_0000022089d803a0;
L_0000022089cd92e0 .functor MUXZ 32, L_0000022089d803e8, L_0000022089cd8fc0, v0000022089c7cdf0_0, C4<>;
S_0000022089c642d0 .scope module, "pc_inst" "pc" 3 18, 9 2 0, S_0000022089c6a8b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "pc_next";
    .port_info 3 /OUTPUT 32 "pc";
v0000022089c7c030_0 .net "clk", 0 0, v0000022089cd9600_0;  alias, 1 drivers
v0000022089c7d250_0 .var "pc", 31 0;
v0000022089c7d4d0_0 .net "pc_next", 31 0, L_0000022089cd7da0;  alias, 1 drivers
v0000022089c7d570_0 .net "reset", 0 0, v0000022089cd8de0_0;  alias, 1 drivers
E_0000022089c7b150 .event posedge, v0000022089c7d570_0, v0000022089c7d430_0;
S_0000022089c61090 .scope module, "rf_inst" "register_file" 3 48, 10 2 0, S_0000022089c6a8b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reg_write";
    .port_info 2 /INPUT 5 "read_reg1";
    .port_info 3 /INPUT 5 "read_reg2";
    .port_info 4 /INPUT 5 "write_reg";
    .port_info 5 /INPUT 32 "write_data";
    .port_info 6 /OUTPUT 32 "read_data1";
    .port_info 7 /OUTPUT 32 "read_data2";
L_0000022089c73870 .functor BUFZ 32, L_0000022089cd9240, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000022089c735d0 .functor BUFZ 32, L_0000022089cd8200, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000022089c7bf90_0 .net *"_ivl_0", 31 0, L_0000022089cd9240;  1 drivers
v0000022089c7c170_0 .net *"_ivl_10", 6 0, L_0000022089cd8980;  1 drivers
L_0000022089d80310 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000022089c7c2b0_0 .net *"_ivl_13", 1 0, L_0000022089d80310;  1 drivers
v0000022089c43a90_0 .net *"_ivl_2", 6 0, L_0000022089cd8700;  1 drivers
L_0000022089d802c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000022089cd5440_0 .net *"_ivl_5", 1 0, L_0000022089d802c8;  1 drivers
v0000022089cd6480_0 .net *"_ivl_8", 31 0, L_0000022089cd8200;  1 drivers
v0000022089cd6700_0 .net "clk", 0 0, v0000022089cd9600_0;  alias, 1 drivers
v0000022089cd5940_0 .var/i "i", 31 0;
v0000022089cd6160_0 .net "read_data1", 31 0, L_0000022089c73870;  alias, 1 drivers
v0000022089cd5e40_0 .net "read_data2", 31 0, L_0000022089c735d0;  alias, 1 drivers
v0000022089cd56c0_0 .net "read_reg1", 4 0, L_0000022089cd8c00;  1 drivers
v0000022089cd6a20_0 .net "read_reg2", 4 0, L_0000022089cd8020;  1 drivers
v0000022089cd5ee0 .array "reg_file", 0 31, 31 0;
v0000022089cd51c0_0 .net "reg_write", 0 0, v0000022089c7bb30_0;  alias, 1 drivers
v0000022089cd6020_0 .net "write_data", 31 0, L_0000022089cd9380;  alias, 1 drivers
v0000022089cd6200_0 .net "write_reg", 4 0, L_0000022089cd8840;  1 drivers
L_0000022089cd9240 .array/port v0000022089cd5ee0, L_0000022089cd8700;
L_0000022089cd8700 .concat [ 5 2 0 0], L_0000022089cd8c00, L_0000022089d802c8;
L_0000022089cd8200 .array/port v0000022089cd5ee0, L_0000022089cd8980;
L_0000022089cd8980 .concat [ 5 2 0 0], L_0000022089cd8020, L_0000022089d80310;
S_0000022089c61220 .scope module, "se_inst" "sign_extension" 3 76, 11 2 0, S_0000022089c6a8b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "immediate";
    .port_info 1 /OUTPUT 32 "extended";
v0000022089cd6e80_0 .net *"_ivl_1", 0 0, L_0000022089cd87a0;  1 drivers
v0000022089cd6980_0 .net *"_ivl_2", 15 0, L_0000022089cd83e0;  1 drivers
v0000022089cd5580_0 .net "extended", 31 0, L_0000022089cd8f20;  alias, 1 drivers
v0000022089cd5260_0 .net "immediate", 15 0, L_0000022089cd8480;  1 drivers
L_0000022089cd87a0 .part L_0000022089cd8480, 15, 1;
LS_0000022089cd83e0_0_0 .concat [ 1 1 1 1], L_0000022089cd87a0, L_0000022089cd87a0, L_0000022089cd87a0, L_0000022089cd87a0;
LS_0000022089cd83e0_0_4 .concat [ 1 1 1 1], L_0000022089cd87a0, L_0000022089cd87a0, L_0000022089cd87a0, L_0000022089cd87a0;
LS_0000022089cd83e0_0_8 .concat [ 1 1 1 1], L_0000022089cd87a0, L_0000022089cd87a0, L_0000022089cd87a0, L_0000022089cd87a0;
LS_0000022089cd83e0_0_12 .concat [ 1 1 1 1], L_0000022089cd87a0, L_0000022089cd87a0, L_0000022089cd87a0, L_0000022089cd87a0;
L_0000022089cd83e0 .concat [ 4 4 4 4], LS_0000022089cd83e0_0_0, LS_0000022089cd83e0_0_4, LS_0000022089cd83e0_0_8, LS_0000022089cd83e0_0_12;
L_0000022089cd8f20 .concat [ 16 16 0 0], L_0000022089cd8480, L_0000022089cd83e0;
    .scope S_0000022089c642d0;
T_0 ;
    %wait E_0000022089c7b150;
    %load/vec4 v0000022089c7d570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000022089c7d250_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000022089c7d4d0_0;
    %assign/vec4 v0000022089c7d250_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000022089c45d10;
T_1 ;
    %wait E_0000022089c7ad50;
    %load/vec4 v0000022089c7b950_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022089c7c210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022089c7bdb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022089c7cad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022089c7bb30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022089c7cdf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022089c7c0d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022089c7c350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022089c7d110_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000022089c7b6d0_0, 0, 2;
    %jmp T_1.7;
T_1.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022089c7c210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022089c7bdb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022089c7cad0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022089c7bb30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022089c7cdf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022089c7c0d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022089c7c350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022089c7d110_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000022089c7b6d0_0, 0, 2;
    %jmp T_1.7;
T_1.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022089c7c210_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022089c7bdb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022089c7cad0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022089c7bb30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022089c7cdf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022089c7c0d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022089c7c350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022089c7d110_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000022089c7b6d0_0, 0, 2;
    %jmp T_1.7;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022089c7c210_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022089c7bdb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022089c7cad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022089c7bb30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022089c7cdf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022089c7c0d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022089c7c350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022089c7d110_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000022089c7b6d0_0, 0, 2;
    %jmp T_1.7;
T_1.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022089c7c210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022089c7bdb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022089c7cad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022089c7bb30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022089c7cdf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022089c7c0d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022089c7c350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022089c7d110_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000022089c7b6d0_0, 0, 2;
    %jmp T_1.7;
T_1.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022089c7c210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022089c7bdb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022089c7cad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022089c7bb30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022089c7cdf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022089c7c0d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022089c7c350_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022089c7d110_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000022089c7b6d0_0, 0, 2;
    %jmp T_1.7;
T_1.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022089c7c210_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022089c7bdb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022089c7cad0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022089c7bb30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022089c7cdf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022089c7c0d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022089c7c350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022089c7d110_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000022089c7b6d0_0, 0, 2;
    %jmp T_1.7;
T_1.7 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000022089c61090;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022089cd5940_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000022089cd5940_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0000022089cd5940_0;
    %store/vec4a v0000022089cd5ee0, 4, 0;
    %load/vec4 v0000022089cd5940_0;
    %addi 1, 0, 32;
    %store/vec4 v0000022089cd5940_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %end;
    .thread T_2;
    .scope S_0000022089c61090;
T_3 ;
    %wait E_0000022089c7ac90;
    %load/vec4 v0000022089cd51c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.2, 9;
    %load/vec4 v0000022089cd6200_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_3.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0000022089cd6020_0;
    %load/vec4 v0000022089cd6200_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022089cd5ee0, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000022089c45b80;
T_4 ;
    %wait E_0000022089c7aa10;
    %load/vec4 v0000022089c7b9f0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022089c7d2f0_0, 0, 32;
    %jmp T_4.6;
T_4.0 ;
    %load/vec4 v0000022089c7c710_0;
    %load/vec4 v0000022089c7c490_0;
    %add;
    %store/vec4 v0000022089c7d2f0_0, 0, 32;
    %jmp T_4.6;
T_4.1 ;
    %load/vec4 v0000022089c7c710_0;
    %load/vec4 v0000022089c7c490_0;
    %sub;
    %store/vec4 v0000022089c7d2f0_0, 0, 32;
    %jmp T_4.6;
T_4.2 ;
    %load/vec4 v0000022089c7c710_0;
    %load/vec4 v0000022089c7c490_0;
    %and;
    %store/vec4 v0000022089c7d2f0_0, 0, 32;
    %jmp T_4.6;
T_4.3 ;
    %load/vec4 v0000022089c7c710_0;
    %load/vec4 v0000022089c7c490_0;
    %or;
    %store/vec4 v0000022089c7d2f0_0, 0, 32;
    %jmp T_4.6;
T_4.4 ;
    %load/vec4 v0000022089c7c710_0;
    %load/vec4 v0000022089c7c490_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.7, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.8, 8;
T_4.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.8, 8;
 ; End of false expr.
    %blend;
T_4.8;
    %store/vec4 v0000022089c7d2f0_0, 0, 32;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000022089c67c00;
T_5 ;
    %wait E_0000022089c7a9d0;
    %load/vec4 v0000022089c7c990_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000022089c7c8f0_0, 0, 4;
    %jmp T_5.4;
T_5.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000022089c7c8f0_0, 0, 4;
    %jmp T_5.4;
T_5.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000022089c7c8f0_0, 0, 4;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v0000022089c7c670_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000022089c7c8f0_0, 0, 4;
    %jmp T_5.11;
T_5.5 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000022089c7c8f0_0, 0, 4;
    %jmp T_5.11;
T_5.6 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000022089c7c8f0_0, 0, 4;
    %jmp T_5.11;
T_5.7 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000022089c7c8f0_0, 0, 4;
    %jmp T_5.11;
T_5.8 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000022089c7c8f0_0, 0, 4;
    %jmp T_5.11;
T_5.9 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000022089c7c8f0_0, 0, 4;
    %jmp T_5.11;
T_5.11 ;
    %pop/vec4 1;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000022089c64140;
T_6 ;
    %wait E_0000022089c7ac90;
    %load/vec4 v0000022089c7bef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0000022089c7d1b0_0;
    %load/vec4 v0000022089c7cf30_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022089c7cd50, 0, 4;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000022089c6a720;
T_7 ;
    %delay 5000, 0;
    %load/vec4 v0000022089cd9600_0;
    %inv;
    %store/vec4 v0000022089cd9600_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0000022089c6a720;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022089cd9600_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022089cd8de0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022089cd8de0_0, 0, 1;
    %delay 200000, 0;
    %vpi_call 2 22 "$stop" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "tb_mips_single_cycle.v";
    "mips_single_cycle.v";
    "instruction_memory.v";
    "alu_control_unit.v";
    "alu.v";
    "control_unit.v";
    "data_memory.v";
    "pc.v";
    "register_file.v";
    "sign_extension.v";
