================================================================
  Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
  Version 2014.2
  Build 932637 on Wed Jun 11 12:38:34 PM 2014
  Copyright (C) 2014 Xilinx Inc. All rights reserved.
================================================================
@I [LIC-101] Checked out feature [HLS]
@I [HLS-10] Running '/opt/xilinx/Vivado_HLS/2014.2/bin/unwrapped/lnx64.o/vivado_hls'
            for user 'vff6' on host 'amdpool-04' (Linux_x86_64 version 2.6.18-371.8.1.el5) on Fri Nov 28 17:55:12 EST 2014
            in directory '/home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel'
@I [HLS-10] Creating and opening project '/home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/hls.prj'.
@I [HLS-10] Adding design file 'black_scholes2.c' to the project
@I [HLS-10] Adding design file 'current_var.c' to the project
@I [HLS-10] Adding design file 'gaussian.c' to the project
@I [HLS-10] Adding design file 'mt19937ar.c' to the project
@I [HLS-10] Creating and opening solution '/home/student/vff6/ece5775/assignments/HighLevelSynth/options-accel/hls.prj/solution1'.
@I [HLS-10] Setting target device to 'xc7z020clg484-1'
@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [HLS-10] Analyzing design file 'mt19937ar.c' ... 
@I [HLS-10] Analyzing design file 'gaussian.c' ... 
@I [HLS-10] Analyzing design file 'current_var.c' ... 
@I [HLS-10] Analyzing design file 'black_scholes2.c' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Starting code transformations ...
@I [HLS-10] Checking synthesizability ...
@I [XFORM-712] Applying dataflow to function 'black_scholes2' (black_scholes2.c:44), detected/extracted 6 process function(s):
	 'black_scholes2_Block_._crit_edge1_proc'
	 'expo12'
	 'black_scholes2_Block_._crit_edge13_proc'
	 'expo11'
	 'black_scholes2_Block_._crit_edge15_proc'
	 'black_scholes2_Block_._crit_edge_proc'.
@I [HLS-111] Elapsed time: 2.2 seconds; current memory usage: 105 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'black_scholes2' ...
@W [SYN-103] Legalizing function name 'black_scholes2_black_scholes2_Block_._crit_edge1_proc' to 'black_scholes2_black_scholes2_Block_crit_edge1_proc'.
@W [SYN-103] Legalizing function name 'black_scholes2_black_scholes2_Block_._crit_edge13_proc' to 'black_scholes2_black_scholes2_Block_crit_edge13_proc'.
@W [SYN-103] Legalizing function name 'black_scholes2_black_scholes2_Block_._crit_edge15_proc' to 'black_scholes2_black_scholes2_Block_crit_edge15_proc'.
@W [SYN-103] Legalizing function name 'black_scholes2_black_scholes2_Block_._crit_edge_proc' to 'black_scholes2_black_scholes2_Block_crit_edge_proc'.
@W [RTGEN-101] Legalizing port name 'black_scholes2_expo12/return' to 'black_scholes2_expo12/return_r'.
@W [RTGEN-101] Legalizing port name 'black_scholes2_expo11/return' to 'black_scholes2_expo11/return_r'.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'black_scholes2_black_scholes2_Block_crit_edge1_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.08 seconds; current memory usage: 105 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'black_scholes2_black_scholes2_Block_crit_edge1_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.02 seconds; current memory usage: 106 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'black_scholes2_expo12' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.02 seconds; current memory usage: 106 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'black_scholes2_expo12' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0 seconds; current memory usage: 106 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'black_scholes2_black_scholes2_Block_crit_edge13_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.08 seconds; current memory usage: 106 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'black_scholes2_black_scholes2_Block_crit_edge13_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.02 seconds; current memory usage: 106 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'black_scholes2_expo11' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.02 seconds; current memory usage: 106 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'black_scholes2_expo11' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.01 seconds; current memory usage: 106 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'black_scholes2_black_scholes2_Block_crit_edge15_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.03 seconds; current memory usage: 106 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'black_scholes2_black_scholes2_Block_crit_edge15_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.01 seconds; current memory usage: 107 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'black_scholes2_black_scholes2_Block_crit_edge_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.02 seconds; current memory usage: 107 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'black_scholes2_black_scholes2_Block_crit_edge_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.01 seconds; current memory usage: 107 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'black_scholes2' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.04 seconds; current memory usage: 107 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'black_scholes2' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.02 seconds; current memory usage: 107 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'black_scholes2_black_scholes2_Block_crit_edge1_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Generating core module 'black_scholes2_dmul_64ns_64ns_64_6_max_dsp': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'black_scholes2_black_scholes2_Block_crit_edge1_proc'.
@I [HLS-111] Elapsed time: 0.05 seconds; current memory usage: 107 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'black_scholes2_expo12' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Generating core module 'black_scholes2_dexp_64ns_64ns_64_18_full_dsp': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'black_scholes2_expo12'.
@I [HLS-111] Elapsed time: 0.05 seconds; current memory usage: 108 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'black_scholes2_black_scholes2_Block_crit_edge13_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Generating core module 'black_scholes2_dadddsub_64ns_64ns_64_5_full_dsp': 1 instance(s).
@I [RTGEN-100] Generating core module 'black_scholes2_dmul_64ns_64ns_64_6_max_dsp': 2 instance(s).
@I [RTGEN-100] Generating core module 'black_scholes2_dsqrt_64ns_64ns_64_31': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'black_scholes2_black_scholes2_Block_crit_edge13_proc'.
@I [HLS-111] Elapsed time: 0.05 seconds; current memory usage: 108 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'black_scholes2_expo11' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Generating core module 'black_scholes2_dexp_64ns_64ns_64_18_full_dsp': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'black_scholes2_expo11'.
@I [HLS-111] Elapsed time: 0.05 seconds; current memory usage: 109 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'black_scholes2_black_scholes2_Block_crit_edge15_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Generating core module 'black_scholes2_dcmp_64ns_64ns_1_3': 1 instance(s).
@I [RTGEN-100] Generating core module 'black_scholes2_dmul_64ns_64ns_64_6_max_dsp': 1 instance(s).
@I [RTGEN-100] Generating core module 'black_scholes2_dsub_64ns_64ns_64_5_full_dsp': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'black_scholes2_black_scholes2_Block_crit_edge15_proc'.
@I [HLS-111] Elapsed time: 0.05 seconds; current memory usage: 109 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'black_scholes2_black_scholes2_Block_crit_edge_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'black_scholes2_black_scholes2_Block_crit_edge_proc'.
@I [HLS-111] Elapsed time: 0.04 seconds; current memory usage: 109 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'black_scholes2' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'black_scholes2/S' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'black_scholes2/E' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'black_scholes2/r' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'black_scholes2/sigma' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'black_scholes2/T' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'black_scholes2/gaussian_random_number' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on function 'black_scholes2' to 'ap_ctrl_hs'.
@I [RTGEN-100] Finished creating RTL model for 'black_scholes2'.
@I [HLS-111] Elapsed time: 0.01 seconds; current memory usage: 110 MB.
@I [RTMG-285] Implementing FIFO 'FIFO_black_scholes2_tmp6_loc_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_black_scholes2_p_channel' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_black_scholes2_call_ret' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_black_scholes2_p_channel13' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_black_scholes2_mydata_loc_channel' using Shift Registers.
@I [HLS-10] Finished generating all RTL models.
@I [WSYSC-301] Generating RTL SystemC for 'black_scholes2'.
@I [WVHDL-304] Generating RTL VHDL for 'black_scholes2'.
@I [WVLOG-307] Generating RTL Verilog for 'black_scholes2'.
@I [HLS-112] Total elapsed time: 73.689 seconds; peak memory usage: 110 MB.
@I [LIC-101] Checked in feature [HLS]
