package VerilogSimulator;

public enum PortType
{
	INPUT,
	OUTPUT,
	NO_TYPE
}


