--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 5.300 ns
From           : UART_RX1
To             : uartRx:instRX1|syncRx[0]
From Clock     : --
To Clock       : clk80MHz
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 21.400 ns
From           : UARTTXBIG:instTX2|tx
To             : UART_TX2
From Clock     : clk100MHz
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : -2.800 ns
From           : UART_RX2
To             : uartRx:instRX2|syncRx[0]
From Clock     : --
To Clock       : clk80MHz
Failed Paths   : 0

Type           : Clock Setup: 'clk80MHz'
Slack          : N/A
Required Time  : None
Actual Time    : 54.35 MHz ( period = 18.400 ns )
From           : romRqAdr2:instRomAdr2|lpm_rom:lpm_rom_component|altrom:srom|q[2]
To             : fullPacker:instPackerFull|orbWord[6]
From Clock     : clk80MHz
To Clock       : clk80MHz
Failed Paths   : 0

Type           : Clock Setup: 'clk100MHz'
Slack          : N/A
Required Time  : None
Actual Time    : 65.79 MHz ( period = 15.200 ns )
From           : M16:instM16|cntBit[2]
To             : M16:instM16|outWord[11]
From Clock     : clk100MHz
To Clock       : clk100MHz
Failed Paths   : 0

Type           : Clock Hold: 'clk100MHz'
Slack          : Not operational: Clock Skew > Data Delay
Required Time  : None
Actual Time    : N/A
From           : UARTTXBIG:instTX1|dirTX
To             : UARTTXBIG:instTX1|dirTX
From Clock     : clk100MHz
To Clock       : clk100MHz
Failed Paths   : 49

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 49

--------------------------------------------------------------------------------------

