
Acceleration With MPU6050.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006090  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000860  0800619c  0800619c  0000719c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080069fc  080069fc  00008064  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080069fc  080069fc  00008064  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080069fc  080069fc  00008064  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080069fc  080069fc  000079fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006a00  08006a00  00007a00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000064  20000000  08006a04  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000005d0  20000064  08006a68  00008064  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000634  08006a68  00008634  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00008064  2**0
                  CONTENTS, READONLY
 12 .debug_info   000096da  00000000  00000000  0000808d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001fe0  00000000  00000000  00011767  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000900  00000000  00000000  00013748  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000006d3  00000000  00000000  00014048  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017cf8  00000000  00000000  0001471b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d39e  00000000  00000000  0002c413  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00083764  00000000  00000000  000397b1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000bcf15  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002a18  00000000  00000000  000bcf58  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007e  00000000  00000000  000bf970  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000064 	.word	0x20000064
 8000128:	00000000 	.word	0x00000000
 800012c:	08006184 	.word	0x08006184

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000068 	.word	0x20000068
 8000148:	08006184 	.word	0x08006184

0800014c <__aeabi_frsub>:
 800014c:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000150:	e002      	b.n	8000158 <__addsf3>
 8000152:	bf00      	nop

08000154 <__aeabi_fsub>:
 8000154:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000158 <__addsf3>:
 8000158:	0042      	lsls	r2, r0, #1
 800015a:	bf1f      	itttt	ne
 800015c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000160:	ea92 0f03 	teqne	r2, r3
 8000164:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000168:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800016c:	d06a      	beq.n	8000244 <__addsf3+0xec>
 800016e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000172:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000176:	bfc1      	itttt	gt
 8000178:	18d2      	addgt	r2, r2, r3
 800017a:	4041      	eorgt	r1, r0
 800017c:	4048      	eorgt	r0, r1
 800017e:	4041      	eorgt	r1, r0
 8000180:	bfb8      	it	lt
 8000182:	425b      	neglt	r3, r3
 8000184:	2b19      	cmp	r3, #25
 8000186:	bf88      	it	hi
 8000188:	4770      	bxhi	lr
 800018a:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 800018e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000192:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000196:	bf18      	it	ne
 8000198:	4240      	negne	r0, r0
 800019a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800019e:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 80001a2:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 80001a6:	bf18      	it	ne
 80001a8:	4249      	negne	r1, r1
 80001aa:	ea92 0f03 	teq	r2, r3
 80001ae:	d03f      	beq.n	8000230 <__addsf3+0xd8>
 80001b0:	f1a2 0201 	sub.w	r2, r2, #1
 80001b4:	fa41 fc03 	asr.w	ip, r1, r3
 80001b8:	eb10 000c 	adds.w	r0, r0, ip
 80001bc:	f1c3 0320 	rsb	r3, r3, #32
 80001c0:	fa01 f103 	lsl.w	r1, r1, r3
 80001c4:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 80001c8:	d502      	bpl.n	80001d0 <__addsf3+0x78>
 80001ca:	4249      	negs	r1, r1
 80001cc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80001d0:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 80001d4:	d313      	bcc.n	80001fe <__addsf3+0xa6>
 80001d6:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 80001da:	d306      	bcc.n	80001ea <__addsf3+0x92>
 80001dc:	0840      	lsrs	r0, r0, #1
 80001de:	ea4f 0131 	mov.w	r1, r1, rrx
 80001e2:	f102 0201 	add.w	r2, r2, #1
 80001e6:	2afe      	cmp	r2, #254	@ 0xfe
 80001e8:	d251      	bcs.n	800028e <__addsf3+0x136>
 80001ea:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 80001ee:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80001f2:	bf08      	it	eq
 80001f4:	f020 0001 	biceq.w	r0, r0, #1
 80001f8:	ea40 0003 	orr.w	r0, r0, r3
 80001fc:	4770      	bx	lr
 80001fe:	0049      	lsls	r1, r1, #1
 8000200:	eb40 0000 	adc.w	r0, r0, r0
 8000204:	3a01      	subs	r2, #1
 8000206:	bf28      	it	cs
 8000208:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 800020c:	d2ed      	bcs.n	80001ea <__addsf3+0x92>
 800020e:	fab0 fc80 	clz	ip, r0
 8000212:	f1ac 0c08 	sub.w	ip, ip, #8
 8000216:	ebb2 020c 	subs.w	r2, r2, ip
 800021a:	fa00 f00c 	lsl.w	r0, r0, ip
 800021e:	bfaa      	itet	ge
 8000220:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000224:	4252      	neglt	r2, r2
 8000226:	4318      	orrge	r0, r3
 8000228:	bfbc      	itt	lt
 800022a:	40d0      	lsrlt	r0, r2
 800022c:	4318      	orrlt	r0, r3
 800022e:	4770      	bx	lr
 8000230:	f092 0f00 	teq	r2, #0
 8000234:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000238:	bf06      	itte	eq
 800023a:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 800023e:	3201      	addeq	r2, #1
 8000240:	3b01      	subne	r3, #1
 8000242:	e7b5      	b.n	80001b0 <__addsf3+0x58>
 8000244:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000248:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800024c:	bf18      	it	ne
 800024e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000252:	d021      	beq.n	8000298 <__addsf3+0x140>
 8000254:	ea92 0f03 	teq	r2, r3
 8000258:	d004      	beq.n	8000264 <__addsf3+0x10c>
 800025a:	f092 0f00 	teq	r2, #0
 800025e:	bf08      	it	eq
 8000260:	4608      	moveq	r0, r1
 8000262:	4770      	bx	lr
 8000264:	ea90 0f01 	teq	r0, r1
 8000268:	bf1c      	itt	ne
 800026a:	2000      	movne	r0, #0
 800026c:	4770      	bxne	lr
 800026e:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000272:	d104      	bne.n	800027e <__addsf3+0x126>
 8000274:	0040      	lsls	r0, r0, #1
 8000276:	bf28      	it	cs
 8000278:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 800027c:	4770      	bx	lr
 800027e:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000282:	bf3c      	itt	cc
 8000284:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000288:	4770      	bxcc	lr
 800028a:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 800028e:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000292:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000296:	4770      	bx	lr
 8000298:	ea7f 6222 	mvns.w	r2, r2, asr #24
 800029c:	bf16      	itet	ne
 800029e:	4608      	movne	r0, r1
 80002a0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80002a4:	4601      	movne	r1, r0
 80002a6:	0242      	lsls	r2, r0, #9
 80002a8:	bf06      	itte	eq
 80002aa:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80002ae:	ea90 0f01 	teqeq	r0, r1
 80002b2:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 80002b6:	4770      	bx	lr

080002b8 <__aeabi_ui2f>:
 80002b8:	f04f 0300 	mov.w	r3, #0
 80002bc:	e004      	b.n	80002c8 <__aeabi_i2f+0x8>
 80002be:	bf00      	nop

080002c0 <__aeabi_i2f>:
 80002c0:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 80002c4:	bf48      	it	mi
 80002c6:	4240      	negmi	r0, r0
 80002c8:	ea5f 0c00 	movs.w	ip, r0
 80002cc:	bf08      	it	eq
 80002ce:	4770      	bxeq	lr
 80002d0:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 80002d4:	4601      	mov	r1, r0
 80002d6:	f04f 0000 	mov.w	r0, #0
 80002da:	e01c      	b.n	8000316 <__aeabi_l2f+0x2a>

080002dc <__aeabi_ul2f>:
 80002dc:	ea50 0201 	orrs.w	r2, r0, r1
 80002e0:	bf08      	it	eq
 80002e2:	4770      	bxeq	lr
 80002e4:	f04f 0300 	mov.w	r3, #0
 80002e8:	e00a      	b.n	8000300 <__aeabi_l2f+0x14>
 80002ea:	bf00      	nop

080002ec <__aeabi_l2f>:
 80002ec:	ea50 0201 	orrs.w	r2, r0, r1
 80002f0:	bf08      	it	eq
 80002f2:	4770      	bxeq	lr
 80002f4:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 80002f8:	d502      	bpl.n	8000300 <__aeabi_l2f+0x14>
 80002fa:	4240      	negs	r0, r0
 80002fc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000300:	ea5f 0c01 	movs.w	ip, r1
 8000304:	bf02      	ittt	eq
 8000306:	4684      	moveq	ip, r0
 8000308:	4601      	moveq	r1, r0
 800030a:	2000      	moveq	r0, #0
 800030c:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000310:	bf08      	it	eq
 8000312:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000316:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 800031a:	fabc f28c 	clz	r2, ip
 800031e:	3a08      	subs	r2, #8
 8000320:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000324:	db10      	blt.n	8000348 <__aeabi_l2f+0x5c>
 8000326:	fa01 fc02 	lsl.w	ip, r1, r2
 800032a:	4463      	add	r3, ip
 800032c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000330:	f1c2 0220 	rsb	r2, r2, #32
 8000334:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000338:	fa20 f202 	lsr.w	r2, r0, r2
 800033c:	eb43 0002 	adc.w	r0, r3, r2
 8000340:	bf08      	it	eq
 8000342:	f020 0001 	biceq.w	r0, r0, #1
 8000346:	4770      	bx	lr
 8000348:	f102 0220 	add.w	r2, r2, #32
 800034c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000350:	f1c2 0220 	rsb	r2, r2, #32
 8000354:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000358:	fa21 f202 	lsr.w	r2, r1, r2
 800035c:	eb43 0002 	adc.w	r0, r3, r2
 8000360:	bf08      	it	eq
 8000362:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000366:	4770      	bx	lr

08000368 <__aeabi_fmul>:
 8000368:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800036c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000370:	bf1e      	ittt	ne
 8000372:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000376:	ea92 0f0c 	teqne	r2, ip
 800037a:	ea93 0f0c 	teqne	r3, ip
 800037e:	d06f      	beq.n	8000460 <__aeabi_fmul+0xf8>
 8000380:	441a      	add	r2, r3
 8000382:	ea80 0c01 	eor.w	ip, r0, r1
 8000386:	0240      	lsls	r0, r0, #9
 8000388:	bf18      	it	ne
 800038a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 800038e:	d01e      	beq.n	80003ce <__aeabi_fmul+0x66>
 8000390:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000394:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000398:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 800039c:	fba0 3101 	umull	r3, r1, r0, r1
 80003a0:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 80003a4:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 80003a8:	bf3e      	ittt	cc
 80003aa:	0049      	lslcc	r1, r1, #1
 80003ac:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80003b0:	005b      	lslcc	r3, r3, #1
 80003b2:	ea40 0001 	orr.w	r0, r0, r1
 80003b6:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 80003ba:	2afd      	cmp	r2, #253	@ 0xfd
 80003bc:	d81d      	bhi.n	80003fa <__aeabi_fmul+0x92>
 80003be:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80003c2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80003c6:	bf08      	it	eq
 80003c8:	f020 0001 	biceq.w	r0, r0, #1
 80003cc:	4770      	bx	lr
 80003ce:	f090 0f00 	teq	r0, #0
 80003d2:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 80003d6:	bf08      	it	eq
 80003d8:	0249      	lsleq	r1, r1, #9
 80003da:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80003de:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80003e2:	3a7f      	subs	r2, #127	@ 0x7f
 80003e4:	bfc2      	ittt	gt
 80003e6:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 80003ea:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80003ee:	4770      	bxgt	lr
 80003f0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80003f4:	f04f 0300 	mov.w	r3, #0
 80003f8:	3a01      	subs	r2, #1
 80003fa:	dc5d      	bgt.n	80004b8 <__aeabi_fmul+0x150>
 80003fc:	f112 0f19 	cmn.w	r2, #25
 8000400:	bfdc      	itt	le
 8000402:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000406:	4770      	bxle	lr
 8000408:	f1c2 0200 	rsb	r2, r2, #0
 800040c:	0041      	lsls	r1, r0, #1
 800040e:	fa21 f102 	lsr.w	r1, r1, r2
 8000412:	f1c2 0220 	rsb	r2, r2, #32
 8000416:	fa00 fc02 	lsl.w	ip, r0, r2
 800041a:	ea5f 0031 	movs.w	r0, r1, rrx
 800041e:	f140 0000 	adc.w	r0, r0, #0
 8000422:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000426:	bf08      	it	eq
 8000428:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800042c:	4770      	bx	lr
 800042e:	f092 0f00 	teq	r2, #0
 8000432:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000436:	bf02      	ittt	eq
 8000438:	0040      	lsleq	r0, r0, #1
 800043a:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 800043e:	3a01      	subeq	r2, #1
 8000440:	d0f9      	beq.n	8000436 <__aeabi_fmul+0xce>
 8000442:	ea40 000c 	orr.w	r0, r0, ip
 8000446:	f093 0f00 	teq	r3, #0
 800044a:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 800044e:	bf02      	ittt	eq
 8000450:	0049      	lsleq	r1, r1, #1
 8000452:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000456:	3b01      	subeq	r3, #1
 8000458:	d0f9      	beq.n	800044e <__aeabi_fmul+0xe6>
 800045a:	ea41 010c 	orr.w	r1, r1, ip
 800045e:	e78f      	b.n	8000380 <__aeabi_fmul+0x18>
 8000460:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000464:	ea92 0f0c 	teq	r2, ip
 8000468:	bf18      	it	ne
 800046a:	ea93 0f0c 	teqne	r3, ip
 800046e:	d00a      	beq.n	8000486 <__aeabi_fmul+0x11e>
 8000470:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000474:	bf18      	it	ne
 8000476:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 800047a:	d1d8      	bne.n	800042e <__aeabi_fmul+0xc6>
 800047c:	ea80 0001 	eor.w	r0, r0, r1
 8000480:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000484:	4770      	bx	lr
 8000486:	f090 0f00 	teq	r0, #0
 800048a:	bf17      	itett	ne
 800048c:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000490:	4608      	moveq	r0, r1
 8000492:	f091 0f00 	teqne	r1, #0
 8000496:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 800049a:	d014      	beq.n	80004c6 <__aeabi_fmul+0x15e>
 800049c:	ea92 0f0c 	teq	r2, ip
 80004a0:	d101      	bne.n	80004a6 <__aeabi_fmul+0x13e>
 80004a2:	0242      	lsls	r2, r0, #9
 80004a4:	d10f      	bne.n	80004c6 <__aeabi_fmul+0x15e>
 80004a6:	ea93 0f0c 	teq	r3, ip
 80004aa:	d103      	bne.n	80004b4 <__aeabi_fmul+0x14c>
 80004ac:	024b      	lsls	r3, r1, #9
 80004ae:	bf18      	it	ne
 80004b0:	4608      	movne	r0, r1
 80004b2:	d108      	bne.n	80004c6 <__aeabi_fmul+0x15e>
 80004b4:	ea80 0001 	eor.w	r0, r0, r1
 80004b8:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 80004bc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80004c0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80004c4:	4770      	bx	lr
 80004c6:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80004ca:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 80004ce:	4770      	bx	lr

080004d0 <__aeabi_fdiv>:
 80004d0:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004d4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80004d8:	bf1e      	ittt	ne
 80004da:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80004de:	ea92 0f0c 	teqne	r2, ip
 80004e2:	ea93 0f0c 	teqne	r3, ip
 80004e6:	d069      	beq.n	80005bc <__aeabi_fdiv+0xec>
 80004e8:	eba2 0203 	sub.w	r2, r2, r3
 80004ec:	ea80 0c01 	eor.w	ip, r0, r1
 80004f0:	0249      	lsls	r1, r1, #9
 80004f2:	ea4f 2040 	mov.w	r0, r0, lsl #9
 80004f6:	d037      	beq.n	8000568 <__aeabi_fdiv+0x98>
 80004f8:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80004fc:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000500:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000504:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000508:	428b      	cmp	r3, r1
 800050a:	bf38      	it	cc
 800050c:	005b      	lslcc	r3, r3, #1
 800050e:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000512:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000516:	428b      	cmp	r3, r1
 8000518:	bf24      	itt	cs
 800051a:	1a5b      	subcs	r3, r3, r1
 800051c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000520:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000524:	bf24      	itt	cs
 8000526:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 800052a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800052e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000532:	bf24      	itt	cs
 8000534:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000538:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 800053c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000540:	bf24      	itt	cs
 8000542:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000546:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800054a:	011b      	lsls	r3, r3, #4
 800054c:	bf18      	it	ne
 800054e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000552:	d1e0      	bne.n	8000516 <__aeabi_fdiv+0x46>
 8000554:	2afd      	cmp	r2, #253	@ 0xfd
 8000556:	f63f af50 	bhi.w	80003fa <__aeabi_fmul+0x92>
 800055a:	428b      	cmp	r3, r1
 800055c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000560:	bf08      	it	eq
 8000562:	f020 0001 	biceq.w	r0, r0, #1
 8000566:	4770      	bx	lr
 8000568:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 800056c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000570:	327f      	adds	r2, #127	@ 0x7f
 8000572:	bfc2      	ittt	gt
 8000574:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000578:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 800057c:	4770      	bxgt	lr
 800057e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000582:	f04f 0300 	mov.w	r3, #0
 8000586:	3a01      	subs	r2, #1
 8000588:	e737      	b.n	80003fa <__aeabi_fmul+0x92>
 800058a:	f092 0f00 	teq	r2, #0
 800058e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000592:	bf02      	ittt	eq
 8000594:	0040      	lsleq	r0, r0, #1
 8000596:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 800059a:	3a01      	subeq	r2, #1
 800059c:	d0f9      	beq.n	8000592 <__aeabi_fdiv+0xc2>
 800059e:	ea40 000c 	orr.w	r0, r0, ip
 80005a2:	f093 0f00 	teq	r3, #0
 80005a6:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80005aa:	bf02      	ittt	eq
 80005ac:	0049      	lsleq	r1, r1, #1
 80005ae:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 80005b2:	3b01      	subeq	r3, #1
 80005b4:	d0f9      	beq.n	80005aa <__aeabi_fdiv+0xda>
 80005b6:	ea41 010c 	orr.w	r1, r1, ip
 80005ba:	e795      	b.n	80004e8 <__aeabi_fdiv+0x18>
 80005bc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80005c0:	ea92 0f0c 	teq	r2, ip
 80005c4:	d108      	bne.n	80005d8 <__aeabi_fdiv+0x108>
 80005c6:	0242      	lsls	r2, r0, #9
 80005c8:	f47f af7d 	bne.w	80004c6 <__aeabi_fmul+0x15e>
 80005cc:	ea93 0f0c 	teq	r3, ip
 80005d0:	f47f af70 	bne.w	80004b4 <__aeabi_fmul+0x14c>
 80005d4:	4608      	mov	r0, r1
 80005d6:	e776      	b.n	80004c6 <__aeabi_fmul+0x15e>
 80005d8:	ea93 0f0c 	teq	r3, ip
 80005dc:	d104      	bne.n	80005e8 <__aeabi_fdiv+0x118>
 80005de:	024b      	lsls	r3, r1, #9
 80005e0:	f43f af4c 	beq.w	800047c <__aeabi_fmul+0x114>
 80005e4:	4608      	mov	r0, r1
 80005e6:	e76e      	b.n	80004c6 <__aeabi_fmul+0x15e>
 80005e8:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 80005ec:	bf18      	it	ne
 80005ee:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 80005f2:	d1ca      	bne.n	800058a <__aeabi_fdiv+0xba>
 80005f4:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 80005f8:	f47f af5c 	bne.w	80004b4 <__aeabi_fmul+0x14c>
 80005fc:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000600:	f47f af3c 	bne.w	800047c <__aeabi_fmul+0x114>
 8000604:	e75f      	b.n	80004c6 <__aeabi_fmul+0x15e>
 8000606:	bf00      	nop

08000608 <__gesf2>:
 8000608:	f04f 3cff 	mov.w	ip, #4294967295
 800060c:	e006      	b.n	800061c <__cmpsf2+0x4>
 800060e:	bf00      	nop

08000610 <__lesf2>:
 8000610:	f04f 0c01 	mov.w	ip, #1
 8000614:	e002      	b.n	800061c <__cmpsf2+0x4>
 8000616:	bf00      	nop

08000618 <__cmpsf2>:
 8000618:	f04f 0c01 	mov.w	ip, #1
 800061c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000620:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000624:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000628:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800062c:	bf18      	it	ne
 800062e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000632:	d011      	beq.n	8000658 <__cmpsf2+0x40>
 8000634:	b001      	add	sp, #4
 8000636:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 800063a:	bf18      	it	ne
 800063c:	ea90 0f01 	teqne	r0, r1
 8000640:	bf58      	it	pl
 8000642:	ebb2 0003 	subspl.w	r0, r2, r3
 8000646:	bf88      	it	hi
 8000648:	17c8      	asrhi	r0, r1, #31
 800064a:	bf38      	it	cc
 800064c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000650:	bf18      	it	ne
 8000652:	f040 0001 	orrne.w	r0, r0, #1
 8000656:	4770      	bx	lr
 8000658:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800065c:	d102      	bne.n	8000664 <__cmpsf2+0x4c>
 800065e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000662:	d105      	bne.n	8000670 <__cmpsf2+0x58>
 8000664:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000668:	d1e4      	bne.n	8000634 <__cmpsf2+0x1c>
 800066a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800066e:	d0e1      	beq.n	8000634 <__cmpsf2+0x1c>
 8000670:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000674:	4770      	bx	lr
 8000676:	bf00      	nop

08000678 <__aeabi_cfrcmple>:
 8000678:	4684      	mov	ip, r0
 800067a:	4608      	mov	r0, r1
 800067c:	4661      	mov	r1, ip
 800067e:	e7ff      	b.n	8000680 <__aeabi_cfcmpeq>

08000680 <__aeabi_cfcmpeq>:
 8000680:	b50f      	push	{r0, r1, r2, r3, lr}
 8000682:	f7ff ffc9 	bl	8000618 <__cmpsf2>
 8000686:	2800      	cmp	r0, #0
 8000688:	bf48      	it	mi
 800068a:	f110 0f00 	cmnmi.w	r0, #0
 800068e:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000690 <__aeabi_fcmpeq>:
 8000690:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000694:	f7ff fff4 	bl	8000680 <__aeabi_cfcmpeq>
 8000698:	bf0c      	ite	eq
 800069a:	2001      	moveq	r0, #1
 800069c:	2000      	movne	r0, #0
 800069e:	f85d fb08 	ldr.w	pc, [sp], #8
 80006a2:	bf00      	nop

080006a4 <__aeabi_fcmplt>:
 80006a4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006a8:	f7ff ffea 	bl	8000680 <__aeabi_cfcmpeq>
 80006ac:	bf34      	ite	cc
 80006ae:	2001      	movcc	r0, #1
 80006b0:	2000      	movcs	r0, #0
 80006b2:	f85d fb08 	ldr.w	pc, [sp], #8
 80006b6:	bf00      	nop

080006b8 <__aeabi_fcmple>:
 80006b8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006bc:	f7ff ffe0 	bl	8000680 <__aeabi_cfcmpeq>
 80006c0:	bf94      	ite	ls
 80006c2:	2001      	movls	r0, #1
 80006c4:	2000      	movhi	r0, #0
 80006c6:	f85d fb08 	ldr.w	pc, [sp], #8
 80006ca:	bf00      	nop

080006cc <__aeabi_fcmpge>:
 80006cc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006d0:	f7ff ffd2 	bl	8000678 <__aeabi_cfrcmple>
 80006d4:	bf94      	ite	ls
 80006d6:	2001      	movls	r0, #1
 80006d8:	2000      	movhi	r0, #0
 80006da:	f85d fb08 	ldr.w	pc, [sp], #8
 80006de:	bf00      	nop

080006e0 <__aeabi_fcmpgt>:
 80006e0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006e4:	f7ff ffc8 	bl	8000678 <__aeabi_cfrcmple>
 80006e8:	bf34      	ite	cc
 80006ea:	2001      	movcc	r0, #1
 80006ec:	2000      	movcs	r0, #0
 80006ee:	f85d fb08 	ldr.w	pc, [sp], #8
 80006f2:	bf00      	nop

080006f4 <__aeabi_fcmpun>:
 80006f4:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80006f8:	ea4f 0341 	mov.w	r3, r1, lsl #1
 80006fc:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000700:	d102      	bne.n	8000708 <__aeabi_fcmpun+0x14>
 8000702:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000706:	d108      	bne.n	800071a <__aeabi_fcmpun+0x26>
 8000708:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 800070c:	d102      	bne.n	8000714 <__aeabi_fcmpun+0x20>
 800070e:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000712:	d102      	bne.n	800071a <__aeabi_fcmpun+0x26>
 8000714:	f04f 0000 	mov.w	r0, #0
 8000718:	4770      	bx	lr
 800071a:	f04f 0001 	mov.w	r0, #1
 800071e:	4770      	bx	lr

08000720 <__aeabi_f2iz>:
 8000720:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000724:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000728:	d30f      	bcc.n	800074a <__aeabi_f2iz+0x2a>
 800072a:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 800072e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000732:	d90d      	bls.n	8000750 <__aeabi_f2iz+0x30>
 8000734:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000738:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800073c:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000740:	fa23 f002 	lsr.w	r0, r3, r2
 8000744:	bf18      	it	ne
 8000746:	4240      	negne	r0, r0
 8000748:	4770      	bx	lr
 800074a:	f04f 0000 	mov.w	r0, #0
 800074e:	4770      	bx	lr
 8000750:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000754:	d101      	bne.n	800075a <__aeabi_f2iz+0x3a>
 8000756:	0242      	lsls	r2, r0, #9
 8000758:	d105      	bne.n	8000766 <__aeabi_f2iz+0x46>
 800075a:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 800075e:	bf08      	it	eq
 8000760:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000764:	4770      	bx	lr
 8000766:	f04f 0000 	mov.w	r0, #0
 800076a:	4770      	bx	lr

0800076c <float_to_str>:

extern I2C_HandleTypeDef hi2c1;

// Helper: convert float -> string with 'decimals' digits, no %f used
static void float_to_str(float v, char *out, size_t out_len, int decimals)
{
 800076c:	b590      	push	{r4, r7, lr}
 800076e:	b08d      	sub	sp, #52	@ 0x34
 8000770:	af02      	add	r7, sp, #8
 8000772:	60f8      	str	r0, [r7, #12]
 8000774:	60b9      	str	r1, [r7, #8]
 8000776:	607a      	str	r2, [r7, #4]
 8000778:	603b      	str	r3, [r7, #0]
    if (out_len == 0) return;
 800077a:	687b      	ldr	r3, [r7, #4]
 800077c:	2b00      	cmp	r3, #0
 800077e:	f000 8087 	beq.w	8000890 <float_to_str+0x124>
    if (decimals < 0) decimals = 0;
 8000782:	683b      	ldr	r3, [r7, #0]
 8000784:	2b00      	cmp	r3, #0
 8000786:	da01      	bge.n	800078c <float_to_str+0x20>
 8000788:	2300      	movs	r3, #0
 800078a:	603b      	str	r3, [r7, #0]
    if (decimals > 5) decimals = 5; // limit
 800078c:	683b      	ldr	r3, [r7, #0]
 800078e:	2b05      	cmp	r3, #5
 8000790:	dd01      	ble.n	8000796 <float_to_str+0x2a>
 8000792:	2305      	movs	r3, #5
 8000794:	603b      	str	r3, [r7, #0]

    int sign = 0;
 8000796:	2300      	movs	r3, #0
 8000798:	627b      	str	r3, [r7, #36]	@ 0x24
    if (v < 0.0f) { sign = 1; v = -v; }
 800079a:	f04f 0100 	mov.w	r1, #0
 800079e:	68f8      	ldr	r0, [r7, #12]
 80007a0:	f7ff ff80 	bl	80006a4 <__aeabi_fcmplt>
 80007a4:	4603      	mov	r3, r0
 80007a6:	2b00      	cmp	r3, #0
 80007a8:	d005      	beq.n	80007b6 <float_to_str+0x4a>
 80007aa:	2301      	movs	r3, #1
 80007ac:	627b      	str	r3, [r7, #36]	@ 0x24
 80007ae:	68fb      	ldr	r3, [r7, #12]
 80007b0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 80007b4:	60fb      	str	r3, [r7, #12]

    int mult = 1;
 80007b6:	2301      	movs	r3, #1
 80007b8:	623b      	str	r3, [r7, #32]
    for (int i = 0; i < decimals; ++i) mult *= 10;
 80007ba:	2300      	movs	r3, #0
 80007bc:	61fb      	str	r3, [r7, #28]
 80007be:	e008      	b.n	80007d2 <float_to_str+0x66>
 80007c0:	6a3a      	ldr	r2, [r7, #32]
 80007c2:	4613      	mov	r3, r2
 80007c4:	009b      	lsls	r3, r3, #2
 80007c6:	4413      	add	r3, r2
 80007c8:	005b      	lsls	r3, r3, #1
 80007ca:	623b      	str	r3, [r7, #32]
 80007cc:	69fb      	ldr	r3, [r7, #28]
 80007ce:	3301      	adds	r3, #1
 80007d0:	61fb      	str	r3, [r7, #28]
 80007d2:	69fa      	ldr	r2, [r7, #28]
 80007d4:	683b      	ldr	r3, [r7, #0]
 80007d6:	429a      	cmp	r2, r3
 80007d8:	dbf2      	blt.n	80007c0 <float_to_str+0x54>

    int whole = (int)v;
 80007da:	68f8      	ldr	r0, [r7, #12]
 80007dc:	f7ff ffa0 	bl	8000720 <__aeabi_f2iz>
 80007e0:	4603      	mov	r3, r0
 80007e2:	61bb      	str	r3, [r7, #24]
    int frac = (int)((v - (float)whole) * (float)mult + 0.5f); // round
 80007e4:	69b8      	ldr	r0, [r7, #24]
 80007e6:	f7ff fd6b 	bl	80002c0 <__aeabi_i2f>
 80007ea:	4603      	mov	r3, r0
 80007ec:	4619      	mov	r1, r3
 80007ee:	68f8      	ldr	r0, [r7, #12]
 80007f0:	f7ff fcb0 	bl	8000154 <__aeabi_fsub>
 80007f4:	4603      	mov	r3, r0
 80007f6:	461c      	mov	r4, r3
 80007f8:	6a38      	ldr	r0, [r7, #32]
 80007fa:	f7ff fd61 	bl	80002c0 <__aeabi_i2f>
 80007fe:	4603      	mov	r3, r0
 8000800:	4619      	mov	r1, r3
 8000802:	4620      	mov	r0, r4
 8000804:	f7ff fdb0 	bl	8000368 <__aeabi_fmul>
 8000808:	4603      	mov	r3, r0
 800080a:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 800080e:	4618      	mov	r0, r3
 8000810:	f7ff fca2 	bl	8000158 <__addsf3>
 8000814:	4603      	mov	r3, r0
 8000816:	4618      	mov	r0, r3
 8000818:	f7ff ff82 	bl	8000720 <__aeabi_f2iz>
 800081c:	4603      	mov	r3, r0
 800081e:	617b      	str	r3, [r7, #20]

    if (frac >= mult) { whole += 1; frac -= mult; }
 8000820:	697a      	ldr	r2, [r7, #20]
 8000822:	6a3b      	ldr	r3, [r7, #32]
 8000824:	429a      	cmp	r2, r3
 8000826:	db06      	blt.n	8000836 <float_to_str+0xca>
 8000828:	69bb      	ldr	r3, [r7, #24]
 800082a:	3301      	adds	r3, #1
 800082c:	61bb      	str	r3, [r7, #24]
 800082e:	697a      	ldr	r2, [r7, #20]
 8000830:	6a3b      	ldr	r3, [r7, #32]
 8000832:	1ad3      	subs	r3, r2, r3
 8000834:	617b      	str	r3, [r7, #20]

    if (sign) {
 8000836:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000838:	2b00      	cmp	r3, #0
 800083a:	d014      	beq.n	8000866 <float_to_str+0xfa>
        if (decimals == 0)
 800083c:	683b      	ldr	r3, [r7, #0]
 800083e:	2b00      	cmp	r3, #0
 8000840:	d106      	bne.n	8000850 <float_to_str+0xe4>
            snprintf(out, out_len, "-%d", whole);
 8000842:	69bb      	ldr	r3, [r7, #24]
 8000844:	4a14      	ldr	r2, [pc, #80]	@ (8000898 <float_to_str+0x12c>)
 8000846:	6879      	ldr	r1, [r7, #4]
 8000848:	68b8      	ldr	r0, [r7, #8]
 800084a:	f004 ff4d 	bl	80056e8 <sniprintf>
 800084e:	e020      	b.n	8000892 <float_to_str+0x126>
        else
            snprintf(out, out_len, "-%d.%0*d", whole, decimals, frac);
 8000850:	697b      	ldr	r3, [r7, #20]
 8000852:	9301      	str	r3, [sp, #4]
 8000854:	683b      	ldr	r3, [r7, #0]
 8000856:	9300      	str	r3, [sp, #0]
 8000858:	69bb      	ldr	r3, [r7, #24]
 800085a:	4a10      	ldr	r2, [pc, #64]	@ (800089c <float_to_str+0x130>)
 800085c:	6879      	ldr	r1, [r7, #4]
 800085e:	68b8      	ldr	r0, [r7, #8]
 8000860:	f004 ff42 	bl	80056e8 <sniprintf>
 8000864:	e015      	b.n	8000892 <float_to_str+0x126>
    } else {
        if (decimals == 0)
 8000866:	683b      	ldr	r3, [r7, #0]
 8000868:	2b00      	cmp	r3, #0
 800086a:	d106      	bne.n	800087a <float_to_str+0x10e>
            snprintf(out, out_len, "%d", whole);
 800086c:	69bb      	ldr	r3, [r7, #24]
 800086e:	4a0c      	ldr	r2, [pc, #48]	@ (80008a0 <float_to_str+0x134>)
 8000870:	6879      	ldr	r1, [r7, #4]
 8000872:	68b8      	ldr	r0, [r7, #8]
 8000874:	f004 ff38 	bl	80056e8 <sniprintf>
 8000878:	e00b      	b.n	8000892 <float_to_str+0x126>
        else
            snprintf(out, out_len, "%d.%0*d", whole, decimals, frac);
 800087a:	697b      	ldr	r3, [r7, #20]
 800087c:	9301      	str	r3, [sp, #4]
 800087e:	683b      	ldr	r3, [r7, #0]
 8000880:	9300      	str	r3, [sp, #0]
 8000882:	69bb      	ldr	r3, [r7, #24]
 8000884:	4a07      	ldr	r2, [pc, #28]	@ (80008a4 <float_to_str+0x138>)
 8000886:	6879      	ldr	r1, [r7, #4]
 8000888:	68b8      	ldr	r0, [r7, #8]
 800088a:	f004 ff2d 	bl	80056e8 <sniprintf>
 800088e:	e000      	b.n	8000892 <float_to_str+0x126>
    if (out_len == 0) return;
 8000890:	bf00      	nop
    }
}
 8000892:	372c      	adds	r7, #44	@ 0x2c
 8000894:	46bd      	mov	sp, r7
 8000896:	bd90      	pop	{r4, r7, pc}
 8000898:	0800619c 	.word	0x0800619c
 800089c:	080061a0 	.word	0x080061a0
 80008a0:	080061ac 	.word	0x080061ac
 80008a4:	080061b0 	.word	0x080061b0

080008a8 <General_Run>:

void General_Run(void) {
 80008a8:	b5b0      	push	{r4, r5, r7, lr}
 80008aa:	b0a4      	sub	sp, #144	@ 0x90
 80008ac:	af02      	add	r7, sp, #8
    OLED_Init(&hi2c1);
 80008ae:	4898      	ldr	r0, [pc, #608]	@ (8000b10 <General_Run+0x268>)
 80008b0:	f000 fb9c 	bl	8000fec <OLED_Init>
    MPU6050_Init(&hi2c1);
 80008b4:	4896      	ldr	r0, [pc, #600]	@ (8000b10 <General_Run+0x268>)
 80008b6:	f000 fa83 	bl	8000dc0 <MPU6050_Init>
    AccidentLevel level;

    char line[32];
    char fstr[16];

    OLED_Clear();   // clear only once at start
 80008ba:	f000 fba7 	bl	800100c <OLED_Clear>
    OLED_Print(0, 0, "Status:");
 80008be:	4a95      	ldr	r2, [pc, #596]	@ (8000b14 <General_Run+0x26c>)
 80008c0:	2100      	movs	r1, #0
 80008c2:	2000      	movs	r0, #0
 80008c4:	f000 fbac 	bl	8001020 <OLED_Print>
    OLED_Print(0, 12, "Acceleration:");
 80008c8:	4a93      	ldr	r2, [pc, #588]	@ (8000b18 <General_Run+0x270>)
 80008ca:	210c      	movs	r1, #12
 80008cc:	2000      	movs	r0, #0
 80008ce:	f000 fba7 	bl	8001020 <OLED_Print>
    OLED_Print(0, 38, "Angular Velocity:");
 80008d2:	4a92      	ldr	r2, [pc, #584]	@ (8000b1c <General_Run+0x274>)
 80008d4:	2126      	movs	r1, #38	@ 0x26
 80008d6:	2000      	movs	r0, #0
 80008d8:	f000 fba2 	bl	8001020 <OLED_Print>
    OLED_Update();
 80008dc:	f000 fbbc 	bl	8001058 <OLED_Update>

    while (1) {
    	// Read Sensors
        MPU6050_ReadAccelGyro(&ax, &ay, &az, &gx, &gy, &gz);
 80008e0:	f107 0460 	add.w	r4, r7, #96	@ 0x60
 80008e4:	f107 0264 	add.w	r2, r7, #100	@ 0x64
 80008e8:	f107 0168 	add.w	r1, r7, #104	@ 0x68
 80008ec:	f107 006c 	add.w	r0, r7, #108	@ 0x6c
 80008f0:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 80008f4:	9301      	str	r3, [sp, #4]
 80008f6:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80008fa:	9300      	str	r3, [sp, #0]
 80008fc:	4623      	mov	r3, r4
 80008fe:	f000 fa79 	bl	8000df4 <MPU6050_ReadAccelGyro>
        level = MPU6050_CheckAccident(ax, ay, az, gx, gy, gz);
 8000902:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8000904:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8000906:	6e7c      	ldr	r4, [r7, #100]	@ 0x64
 8000908:	6e3d      	ldr	r5, [r7, #96]	@ 0x60
 800090a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800090c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800090e:	9201      	str	r2, [sp, #4]
 8000910:	9300      	str	r3, [sp, #0]
 8000912:	462b      	mov	r3, r5
 8000914:	4622      	mov	r2, r4
 8000916:	f000 fb1d 	bl	8000f54 <MPU6050_CheckAccident>
 800091a:	4603      	mov	r3, r0
 800091c:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
        // calculate magnitude here
        float accMag = sqrtf(ax*ax + ay*ay + az*az);
 8000920:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000922:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8000924:	4611      	mov	r1, r2
 8000926:	4618      	mov	r0, r3
 8000928:	f7ff fd1e 	bl	8000368 <__aeabi_fmul>
 800092c:	4603      	mov	r3, r0
 800092e:	461c      	mov	r4, r3
 8000930:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8000932:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8000934:	4611      	mov	r1, r2
 8000936:	4618      	mov	r0, r3
 8000938:	f7ff fd16 	bl	8000368 <__aeabi_fmul>
 800093c:	4603      	mov	r3, r0
 800093e:	4619      	mov	r1, r3
 8000940:	4620      	mov	r0, r4
 8000942:	f7ff fc09 	bl	8000158 <__addsf3>
 8000946:	4603      	mov	r3, r0
 8000948:	461c      	mov	r4, r3
 800094a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800094c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800094e:	4611      	mov	r1, r2
 8000950:	4618      	mov	r0, r3
 8000952:	f7ff fd09 	bl	8000368 <__aeabi_fmul>
 8000956:	4603      	mov	r3, r0
 8000958:	4619      	mov	r1, r3
 800095a:	4620      	mov	r0, r4
 800095c:	f7ff fbfc 	bl	8000158 <__addsf3>
 8000960:	4603      	mov	r3, r0
 8000962:	4618      	mov	r0, r3
 8000964:	f005 fb84 	bl	8006070 <sqrtf>
 8000968:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80
        float gyrMag = sqrtf(gx*gx + gy*gy + gz*gz);
 800096c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800096e:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8000970:	4611      	mov	r1, r2
 8000972:	4618      	mov	r0, r3
 8000974:	f7ff fcf8 	bl	8000368 <__aeabi_fmul>
 8000978:	4603      	mov	r3, r0
 800097a:	461c      	mov	r4, r3
 800097c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800097e:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8000980:	4611      	mov	r1, r2
 8000982:	4618      	mov	r0, r3
 8000984:	f7ff fcf0 	bl	8000368 <__aeabi_fmul>
 8000988:	4603      	mov	r3, r0
 800098a:	4619      	mov	r1, r3
 800098c:	4620      	mov	r0, r4
 800098e:	f7ff fbe3 	bl	8000158 <__addsf3>
 8000992:	4603      	mov	r3, r0
 8000994:	461c      	mov	r4, r3
 8000996:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8000998:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800099a:	4611      	mov	r1, r2
 800099c:	4618      	mov	r0, r3
 800099e:	f7ff fce3 	bl	8000368 <__aeabi_fmul>
 80009a2:	4603      	mov	r3, r0
 80009a4:	4619      	mov	r1, r3
 80009a6:	4620      	mov	r0, r4
 80009a8:	f7ff fbd6 	bl	8000158 <__addsf3>
 80009ac:	4603      	mov	r3, r0
 80009ae:	4618      	mov	r0, r3
 80009b0:	f005 fb5e 	bl	8006070 <sqrtf>
 80009b4:	67f8      	str	r0, [r7, #124]	@ 0x7c

        // Update Status line
        OLED_ClearArea(78, 0, 50, 10); // erase old text
 80009b6:	230a      	movs	r3, #10
 80009b8:	2232      	movs	r2, #50	@ 0x32
 80009ba:	2100      	movs	r1, #0
 80009bc:	204e      	movs	r0, #78	@ 0x4e
 80009be:	f000 fb51 	bl	8001064 <OLED_ClearArea>

        if (level == ACCIDENT_NONE)        		OLED_Print(50, 0, "Safe");
 80009c2:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 80009c6:	2b00      	cmp	r3, #0
 80009c8:	d105      	bne.n	80009d6 <General_Run+0x12e>
 80009ca:	4a55      	ldr	r2, [pc, #340]	@ (8000b20 <General_Run+0x278>)
 80009cc:	2100      	movs	r1, #0
 80009ce:	2032      	movs	r0, #50	@ 0x32
 80009d0:	f000 fb26 	bl	8001020 <OLED_Print>
 80009d4:	e01c      	b.n	8000a10 <General_Run+0x168>
        else if (level == ACCIDENT_MILD)  		OLED_Print(50, 0, "Level 1");
 80009d6:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 80009da:	2b01      	cmp	r3, #1
 80009dc:	d105      	bne.n	80009ea <General_Run+0x142>
 80009de:	4a51      	ldr	r2, [pc, #324]	@ (8000b24 <General_Run+0x27c>)
 80009e0:	2100      	movs	r1, #0
 80009e2:	2032      	movs	r0, #50	@ 0x32
 80009e4:	f000 fb1c 	bl	8001020 <OLED_Print>
 80009e8:	e012      	b.n	8000a10 <General_Run+0x168>
        else if (level == ACCIDENT_MODERATE) 	OLED_Print(50, 0, "Level 2");
 80009ea:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 80009ee:	2b02      	cmp	r3, #2
 80009f0:	d105      	bne.n	80009fe <General_Run+0x156>
 80009f2:	4a4d      	ldr	r2, [pc, #308]	@ (8000b28 <General_Run+0x280>)
 80009f4:	2100      	movs	r1, #0
 80009f6:	2032      	movs	r0, #50	@ 0x32
 80009f8:	f000 fb12 	bl	8001020 <OLED_Print>
 80009fc:	e008      	b.n	8000a10 <General_Run+0x168>
        else if (level == ACCIDENT_SEVERE)   	OLED_Print(50, 0, "Level 3");
 80009fe:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8000a02:	2b03      	cmp	r3, #3
 8000a04:	d104      	bne.n	8000a10 <General_Run+0x168>
 8000a06:	4a49      	ldr	r2, [pc, #292]	@ (8000b2c <General_Run+0x284>)
 8000a08:	2100      	movs	r1, #0
 8000a0a:	2032      	movs	r0, #50	@ 0x32
 8000a0c:	f000 fb08 	bl	8001020 <OLED_Print>


        // --- Update magnitude ---
        float_to_str(accMag, fstr, sizeof(fstr), 2);
 8000a10:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 8000a14:	2302      	movs	r3, #2
 8000a16:	2210      	movs	r2, #16
 8000a18:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 8000a1c:	f7ff fea6 	bl	800076c <float_to_str>
        snprintf(line, sizeof(line), "%sg", fstr);
 8000a20:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000a24:	f107 0038 	add.w	r0, r7, #56	@ 0x38
 8000a28:	4a41      	ldr	r2, [pc, #260]	@ (8000b30 <General_Run+0x288>)
 8000a2a:	2120      	movs	r1, #32
 8000a2c:	f004 fe5c 	bl	80056e8 <sniprintf>
        OLED_ClearArea(0, 27, 128, 10);
 8000a30:	230a      	movs	r3, #10
 8000a32:	2280      	movs	r2, #128	@ 0x80
 8000a34:	211b      	movs	r1, #27
 8000a36:	2000      	movs	r0, #0
 8000a38:	f000 fb14 	bl	8001064 <OLED_ClearArea>
        OLED_Print(0, 27, line);
 8000a3c:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000a40:	461a      	mov	r2, r3
 8000a42:	211b      	movs	r1, #27
 8000a44:	2000      	movs	r0, #0
 8000a46:	f000 faeb 	bl	8001020 <OLED_Print>

        float_to_str(gyrMag, fstr, sizeof(fstr), 2);
 8000a4a:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 8000a4e:	2302      	movs	r3, #2
 8000a50:	2210      	movs	r2, #16
 8000a52:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 8000a54:	f7ff fe8a 	bl	800076c <float_to_str>
		snprintf(line, sizeof(line), "%s dec/s", fstr);
 8000a58:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000a5c:	f107 0038 	add.w	r0, r7, #56	@ 0x38
 8000a60:	4a34      	ldr	r2, [pc, #208]	@ (8000b34 <General_Run+0x28c>)
 8000a62:	2120      	movs	r1, #32
 8000a64:	f004 fe40 	bl	80056e8 <sniprintf>
		OLED_ClearArea(49, 27, 128, 10);
 8000a68:	230a      	movs	r3, #10
 8000a6a:	2280      	movs	r2, #128	@ 0x80
 8000a6c:	211b      	movs	r1, #27
 8000a6e:	2031      	movs	r0, #49	@ 0x31
 8000a70:	f000 faf8 	bl	8001064 <OLED_ClearArea>
		OLED_Print(49, 27, line);
 8000a74:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000a78:	461a      	mov	r2, r3
 8000a7a:	211b      	movs	r1, #27
 8000a7c:	2031      	movs	r0, #49	@ 0x31
 8000a7e:	f000 facf 	bl	8001020 <OLED_Print>

        // ------------------ ANGULAR VELOCITY ------------------

        float gx_dps = gx / 131.0f;
 8000a82:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8000a84:	492c      	ldr	r1, [pc, #176]	@ (8000b38 <General_Run+0x290>)
 8000a86:	4618      	mov	r0, r3
 8000a88:	f7ff fd22 	bl	80004d0 <__aeabi_fdiv>
 8000a8c:	4603      	mov	r3, r0
 8000a8e:	67bb      	str	r3, [r7, #120]	@ 0x78
        float gy_dps = gy / 131.0f;
 8000a90:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8000a92:	4929      	ldr	r1, [pc, #164]	@ (8000b38 <General_Run+0x290>)
 8000a94:	4618      	mov	r0, r3
 8000a96:	f7ff fd1b 	bl	80004d0 <__aeabi_fdiv>
 8000a9a:	4603      	mov	r3, r0
 8000a9c:	677b      	str	r3, [r7, #116]	@ 0x74
        float gz_dps = gz / 131.0f;
 8000a9e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8000aa0:	4925      	ldr	r1, [pc, #148]	@ (8000b38 <General_Run+0x290>)
 8000aa2:	4618      	mov	r0, r3
 8000aa4:	f7ff fd14 	bl	80004d0 <__aeabi_fdiv>
 8000aa8:	4603      	mov	r3, r0
 8000aaa:	673b      	str	r3, [r7, #112]	@ 0x70

        char gx_str[12], gy_str[12], gz_str[12];

        float_to_str(gx_dps, gx_str, sizeof(gx_str), 1);
 8000aac:	f107 011c 	add.w	r1, r7, #28
 8000ab0:	2301      	movs	r3, #1
 8000ab2:	220c      	movs	r2, #12
 8000ab4:	6fb8      	ldr	r0, [r7, #120]	@ 0x78
 8000ab6:	f7ff fe59 	bl	800076c <float_to_str>
        float_to_str(gy_dps, gy_str, sizeof(gy_str), 1);
 8000aba:	f107 0110 	add.w	r1, r7, #16
 8000abe:	2301      	movs	r3, #1
 8000ac0:	220c      	movs	r2, #12
 8000ac2:	6f78      	ldr	r0, [r7, #116]	@ 0x74
 8000ac4:	f7ff fe52 	bl	800076c <float_to_str>
        float_to_str(gz_dps, gz_str, sizeof(gz_str), 1);
 8000ac8:	1d39      	adds	r1, r7, #4
 8000aca:	2301      	movs	r3, #1
 8000acc:	220c      	movs	r2, #12
 8000ace:	6f38      	ldr	r0, [r7, #112]	@ 0x70
 8000ad0:	f7ff fe4c 	bl	800076c <float_to_str>

        // Clear full area where GX, GY, GZ will print
        OLED_ClearArea(30, 38, 98, 10);
 8000ad4:	230a      	movs	r3, #10
 8000ad6:	2262      	movs	r2, #98	@ 0x62
 8000ad8:	2126      	movs	r1, #38	@ 0x26
 8000ada:	201e      	movs	r0, #30
 8000adc:	f000 fac2 	bl	8001064 <OLED_ClearArea>

        // Print in required user positions
        OLED_Print(0, 38, gx_str);   // GX
 8000ae0:	f107 031c 	add.w	r3, r7, #28
 8000ae4:	461a      	mov	r2, r3
 8000ae6:	2126      	movs	r1, #38	@ 0x26
 8000ae8:	2000      	movs	r0, #0
 8000aea:	f000 fa99 	bl	8001020 <OLED_Print>
        OLED_Print(42, 38, gy_str);   // GY
 8000aee:	f107 0310 	add.w	r3, r7, #16
 8000af2:	461a      	mov	r2, r3
 8000af4:	2126      	movs	r1, #38	@ 0x26
 8000af6:	202a      	movs	r0, #42	@ 0x2a
 8000af8:	f000 fa92 	bl	8001020 <OLED_Print>
        OLED_Print(84, 38, gz_str);   // GZ */
 8000afc:	1d3b      	adds	r3, r7, #4
 8000afe:	461a      	mov	r2, r3
 8000b00:	2126      	movs	r1, #38	@ 0x26
 8000b02:	2054      	movs	r0, #84	@ 0x54
 8000b04:	f000 fa8c 	bl	8001020 <OLED_Print>

        OLED_Update();   // refresh once per loop
 8000b08:	f000 faa6 	bl	8001058 <OLED_Update>
    while (1) {
 8000b0c:	e6e8      	b.n	80008e0 <General_Run+0x38>
 8000b0e:	bf00      	nop
 8000b10:	20000080 	.word	0x20000080
 8000b14:	080061b8 	.word	0x080061b8
 8000b18:	080061c0 	.word	0x080061c0
 8000b1c:	080061d0 	.word	0x080061d0
 8000b20:	080061e4 	.word	0x080061e4
 8000b24:	080061ec 	.word	0x080061ec
 8000b28:	080061f4 	.word	0x080061f4
 8000b2c:	080061fc 	.word	0x080061fc
 8000b30:	08006204 	.word	0x08006204
 8000b34:	08006208 	.word	0x08006208
 8000b38:	43030000 	.word	0x43030000

08000b3c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b3c:	b580      	push	{r7, lr}
 8000b3e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000b40:	f000 ffd4 	bl	8001aec <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000b44:	f000 f80a 	bl	8000b5c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000b48:	f000 f8b2 	bl	8000cb0 <MX_GPIO_Init>
  MX_DMA_Init();
 8000b4c:	f000 f87a 	bl	8000c44 <MX_DMA_Init>
  MX_I2C1_Init();
 8000b50:	f000 f84a 	bl	8000be8 <MX_I2C1_Init>

  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */
  General_Run(); //main logic
 8000b54:	f7ff fea8 	bl	80008a8 <General_Run>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000b58:	bf00      	nop
 8000b5a:	e7fd      	b.n	8000b58 <main+0x1c>

08000b5c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b5c:	b580      	push	{r7, lr}
 8000b5e:	b090      	sub	sp, #64	@ 0x40
 8000b60:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b62:	f107 0318 	add.w	r3, r7, #24
 8000b66:	2228      	movs	r2, #40	@ 0x28
 8000b68:	2100      	movs	r1, #0
 8000b6a:	4618      	mov	r0, r3
 8000b6c:	f004 fdf2 	bl	8005754 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b70:	1d3b      	adds	r3, r7, #4
 8000b72:	2200      	movs	r2, #0
 8000b74:	601a      	str	r2, [r3, #0]
 8000b76:	605a      	str	r2, [r3, #4]
 8000b78:	609a      	str	r2, [r3, #8]
 8000b7a:	60da      	str	r2, [r3, #12]
 8000b7c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000b7e:	2301      	movs	r3, #1
 8000b80:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000b82:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000b86:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000b88:	2300      	movs	r3, #0
 8000b8a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000b8c:	2301      	movs	r3, #1
 8000b8e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000b90:	2302      	movs	r3, #2
 8000b92:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000b94:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000b98:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000b9a:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8000b9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ba0:	f107 0318 	add.w	r3, r7, #24
 8000ba4:	4618      	mov	r0, r3
 8000ba6:	f004 f9a3 	bl	8004ef0 <HAL_RCC_OscConfig>
 8000baa:	4603      	mov	r3, r0
 8000bac:	2b00      	cmp	r3, #0
 8000bae:	d001      	beq.n	8000bb4 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000bb0:	f000 f900 	bl	8000db4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000bb4:	230f      	movs	r3, #15
 8000bb6:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000bb8:	2302      	movs	r3, #2
 8000bba:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000bbc:	2300      	movs	r3, #0
 8000bbe:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000bc0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000bc4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000bca:	1d3b      	adds	r3, r7, #4
 8000bcc:	2102      	movs	r1, #2
 8000bce:	4618      	mov	r0, r3
 8000bd0:	f004 fc10 	bl	80053f4 <HAL_RCC_ClockConfig>
 8000bd4:	4603      	mov	r3, r0
 8000bd6:	2b00      	cmp	r3, #0
 8000bd8:	d001      	beq.n	8000bde <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000bda:	f000 f8eb 	bl	8000db4 <Error_Handler>
  }
}
 8000bde:	bf00      	nop
 8000be0:	3740      	adds	r7, #64	@ 0x40
 8000be2:	46bd      	mov	sp, r7
 8000be4:	bd80      	pop	{r7, pc}
	...

08000be8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000be8:	b580      	push	{r7, lr}
 8000bea:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000bec:	4b12      	ldr	r3, [pc, #72]	@ (8000c38 <MX_I2C1_Init+0x50>)
 8000bee:	4a13      	ldr	r2, [pc, #76]	@ (8000c3c <MX_I2C1_Init+0x54>)
 8000bf0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8000bf2:	4b11      	ldr	r3, [pc, #68]	@ (8000c38 <MX_I2C1_Init+0x50>)
 8000bf4:	4a12      	ldr	r2, [pc, #72]	@ (8000c40 <MX_I2C1_Init+0x58>)
 8000bf6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000bf8:	4b0f      	ldr	r3, [pc, #60]	@ (8000c38 <MX_I2C1_Init+0x50>)
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000bfe:	4b0e      	ldr	r3, [pc, #56]	@ (8000c38 <MX_I2C1_Init+0x50>)
 8000c00:	2200      	movs	r2, #0
 8000c02:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000c04:	4b0c      	ldr	r3, [pc, #48]	@ (8000c38 <MX_I2C1_Init+0x50>)
 8000c06:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000c0a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000c0c:	4b0a      	ldr	r3, [pc, #40]	@ (8000c38 <MX_I2C1_Init+0x50>)
 8000c0e:	2200      	movs	r2, #0
 8000c10:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000c12:	4b09      	ldr	r3, [pc, #36]	@ (8000c38 <MX_I2C1_Init+0x50>)
 8000c14:	2200      	movs	r2, #0
 8000c16:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000c18:	4b07      	ldr	r3, [pc, #28]	@ (8000c38 <MX_I2C1_Init+0x50>)
 8000c1a:	2200      	movs	r2, #0
 8000c1c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000c1e:	4b06      	ldr	r3, [pc, #24]	@ (8000c38 <MX_I2C1_Init+0x50>)
 8000c20:	2200      	movs	r2, #0
 8000c22:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000c24:	4804      	ldr	r0, [pc, #16]	@ (8000c38 <MX_I2C1_Init+0x50>)
 8000c26:	f001 faf3 	bl	8002210 <HAL_I2C_Init>
 8000c2a:	4603      	mov	r3, r0
 8000c2c:	2b00      	cmp	r3, #0
 8000c2e:	d001      	beq.n	8000c34 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000c30:	f000 f8c0 	bl	8000db4 <Error_Handler>
  /* USER CODE BEGIN I2C1_Init 2 */


  /* USER CODE END I2C1_Init 2 */

}
 8000c34:	bf00      	nop
 8000c36:	bd80      	pop	{r7, pc}
 8000c38:	20000080 	.word	0x20000080
 8000c3c:	40005400 	.word	0x40005400
 8000c40:	00061a80 	.word	0x00061a80

08000c44 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000c44:	b580      	push	{r7, lr}
 8000c46:	b082      	sub	sp, #8
 8000c48:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000c4a:	4b18      	ldr	r3, [pc, #96]	@ (8000cac <MX_DMA_Init+0x68>)
 8000c4c:	695b      	ldr	r3, [r3, #20]
 8000c4e:	4a17      	ldr	r2, [pc, #92]	@ (8000cac <MX_DMA_Init+0x68>)
 8000c50:	f043 0301 	orr.w	r3, r3, #1
 8000c54:	6153      	str	r3, [r2, #20]
 8000c56:	4b15      	ldr	r3, [pc, #84]	@ (8000cac <MX_DMA_Init+0x68>)
 8000c58:	695b      	ldr	r3, [r3, #20]
 8000c5a:	f003 0301 	and.w	r3, r3, #1
 8000c5e:	607b      	str	r3, [r7, #4]
 8000c60:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8000c62:	2200      	movs	r2, #0
 8000c64:	2100      	movs	r1, #0
 8000c66:	200e      	movs	r0, #14
 8000c68:	f001 f879 	bl	8001d5e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8000c6c:	200e      	movs	r0, #14
 8000c6e:	f001 f892 	bl	8001d96 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 8000c72:	2200      	movs	r2, #0
 8000c74:	2100      	movs	r1, #0
 8000c76:	200f      	movs	r0, #15
 8000c78:	f001 f871 	bl	8001d5e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8000c7c:	200f      	movs	r0, #15
 8000c7e:	f001 f88a 	bl	8001d96 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 8000c82:	2200      	movs	r2, #0
 8000c84:	2100      	movs	r1, #0
 8000c86:	2010      	movs	r0, #16
 8000c88:	f001 f869 	bl	8001d5e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8000c8c:	2010      	movs	r0, #16
 8000c8e:	f001 f882 	bl	8001d96 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 0, 0);
 8000c92:	2200      	movs	r2, #0
 8000c94:	2100      	movs	r1, #0
 8000c96:	2011      	movs	r0, #17
 8000c98:	f001 f861 	bl	8001d5e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 8000c9c:	2011      	movs	r0, #17
 8000c9e:	f001 f87a 	bl	8001d96 <HAL_NVIC_EnableIRQ>

}
 8000ca2:	bf00      	nop
 8000ca4:	3708      	adds	r7, #8
 8000ca6:	46bd      	mov	sp, r7
 8000ca8:	bd80      	pop	{r7, pc}
 8000caa:	bf00      	nop
 8000cac:	40021000 	.word	0x40021000

08000cb0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000cb0:	b580      	push	{r7, lr}
 8000cb2:	b088      	sub	sp, #32
 8000cb4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cb6:	f107 0310 	add.w	r3, r7, #16
 8000cba:	2200      	movs	r2, #0
 8000cbc:	601a      	str	r2, [r3, #0]
 8000cbe:	605a      	str	r2, [r3, #4]
 8000cc0:	609a      	str	r2, [r3, #8]
 8000cc2:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000cc4:	4b38      	ldr	r3, [pc, #224]	@ (8000da8 <MX_GPIO_Init+0xf8>)
 8000cc6:	699b      	ldr	r3, [r3, #24]
 8000cc8:	4a37      	ldr	r2, [pc, #220]	@ (8000da8 <MX_GPIO_Init+0xf8>)
 8000cca:	f043 0320 	orr.w	r3, r3, #32
 8000cce:	6193      	str	r3, [r2, #24]
 8000cd0:	4b35      	ldr	r3, [pc, #212]	@ (8000da8 <MX_GPIO_Init+0xf8>)
 8000cd2:	699b      	ldr	r3, [r3, #24]
 8000cd4:	f003 0320 	and.w	r3, r3, #32
 8000cd8:	60fb      	str	r3, [r7, #12]
 8000cda:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cdc:	4b32      	ldr	r3, [pc, #200]	@ (8000da8 <MX_GPIO_Init+0xf8>)
 8000cde:	699b      	ldr	r3, [r3, #24]
 8000ce0:	4a31      	ldr	r2, [pc, #196]	@ (8000da8 <MX_GPIO_Init+0xf8>)
 8000ce2:	f043 0304 	orr.w	r3, r3, #4
 8000ce6:	6193      	str	r3, [r2, #24]
 8000ce8:	4b2f      	ldr	r3, [pc, #188]	@ (8000da8 <MX_GPIO_Init+0xf8>)
 8000cea:	699b      	ldr	r3, [r3, #24]
 8000cec:	f003 0304 	and.w	r3, r3, #4
 8000cf0:	60bb      	str	r3, [r7, #8]
 8000cf2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000cf4:	4b2c      	ldr	r3, [pc, #176]	@ (8000da8 <MX_GPIO_Init+0xf8>)
 8000cf6:	699b      	ldr	r3, [r3, #24]
 8000cf8:	4a2b      	ldr	r2, [pc, #172]	@ (8000da8 <MX_GPIO_Init+0xf8>)
 8000cfa:	f043 0308 	orr.w	r3, r3, #8
 8000cfe:	6193      	str	r3, [r2, #24]
 8000d00:	4b29      	ldr	r3, [pc, #164]	@ (8000da8 <MX_GPIO_Init+0xf8>)
 8000d02:	699b      	ldr	r3, [r3, #24]
 8000d04:	f003 0308 	and.w	r3, r3, #8
 8000d08:	607b      	str	r3, [r7, #4]
 8000d0a:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SIM900_PWRKEY_GPIO_Port, SIM900_PWRKEY_Pin, GPIO_PIN_RESET);
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	2101      	movs	r1, #1
 8000d10:	4826      	ldr	r0, [pc, #152]	@ (8000dac <MX_GPIO_Init+0xfc>)
 8000d12:	f001 fa65 	bl	80021e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : SIM900_PWRKEY_Pin */
  GPIO_InitStruct.Pin = SIM900_PWRKEY_Pin; //PB0
 8000d16:	2301      	movs	r3, #1
 8000d18:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d1a:	2301      	movs	r3, #1
 8000d1c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d1e:	2300      	movs	r3, #0
 8000d20:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d22:	2302      	movs	r3, #2
 8000d24:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SIM900_PWRKEY_GPIO_Port, &GPIO_InitStruct);
 8000d26:	f107 0310 	add.w	r3, r7, #16
 8000d2a:	4619      	mov	r1, r3
 8000d2c:	481f      	ldr	r0, [pc, #124]	@ (8000dac <MX_GPIO_Init+0xfc>)
 8000d2e:	f001 f8d3 	bl	8001ed8 <HAL_GPIO_Init>


  /*Configure GPIO pins : SIM900_STATUS_Pin GPS_PPS_Pin MPU_INT_Pin */
  GPIO_InitStruct.Pin = SIM900_STATUS_Pin|GPS_PPS_Pin|MPU_INT_Pin; //PB1
 8000d32:	f44f 7391 	mov.w	r3, #290	@ 0x122
 8000d36:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d38:	2300      	movs	r3, #0
 8000d3a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000d3c:	2301      	movs	r3, #1
 8000d3e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d40:	f107 0310 	add.w	r3, r7, #16
 8000d44:	4619      	mov	r1, r3
 8000d46:	4819      	ldr	r0, [pc, #100]	@ (8000dac <MX_GPIO_Init+0xfc>)
 8000d48:	f001 f8c6 	bl	8001ed8 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* Configure GPIO pins for 74HC595 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;  // PA0 -> DS
 8000d4c:	2301      	movs	r3, #1
 8000d4e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d50:	2301      	movs	r3, #1
 8000d52:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d54:	2300      	movs	r3, #0
 8000d56:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d58:	2302      	movs	r3, #2
 8000d5a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d5c:	f107 0310 	add.w	r3, r7, #16
 8000d60:	4619      	mov	r1, r3
 8000d62:	4813      	ldr	r0, [pc, #76]	@ (8000db0 <MX_GPIO_Init+0x100>)
 8000d64:	f001 f8b8 	bl	8001ed8 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_13 | GPIO_PIN_14; // PB13 -> SH_CP, PB14 -> ST_CP
 8000d68:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8000d6c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d6e:	2301      	movs	r3, #1
 8000d70:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d72:	2300      	movs	r3, #0
 8000d74:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d76:	2302      	movs	r3, #2
 8000d78:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d7a:	f107 0310 	add.w	r3, r7, #16
 8000d7e:	4619      	mov	r1, r3
 8000d80:	480a      	ldr	r0, [pc, #40]	@ (8000dac <MX_GPIO_Init+0xfc>)
 8000d82:	f001 f8a9 	bl	8001ed8 <HAL_GPIO_Init>

  /*Configure GPIO pins : SIM900_STATUS_Pin GPS_PPS_Pin MPU_INT_Pin PB15 */
  GPIO_InitStruct.Pin = SIM900_STATUS_Pin
 8000d86:	f248 1322 	movw	r3, #33058	@ 0x8122
 8000d8a:	613b      	str	r3, [r7, #16]
                      | GPS_PPS_Pin
                      | MPU_INT_Pin
                      | GPIO_PIN_15;       // <-- PB15 Manual SMS Button
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d8c:	2300      	movs	r3, #0
 8000d8e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;       // <-- Recommended for button
 8000d90:	2301      	movs	r3, #1
 8000d92:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d94:	f107 0310 	add.w	r3, r7, #16
 8000d98:	4619      	mov	r1, r3
 8000d9a:	4804      	ldr	r0, [pc, #16]	@ (8000dac <MX_GPIO_Init+0xfc>)
 8000d9c:	f001 f89c 	bl	8001ed8 <HAL_GPIO_Init>


  /* USER CODE END MX_GPIO_Init_2 */
}
 8000da0:	bf00      	nop
 8000da2:	3720      	adds	r7, #32
 8000da4:	46bd      	mov	sp, r7
 8000da6:	bd80      	pop	{r7, pc}
 8000da8:	40021000 	.word	0x40021000
 8000dac:	40010c00 	.word	0x40010c00
 8000db0:	40010800 	.word	0x40010800

08000db4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000db4:	b480      	push	{r7}
 8000db6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000db8:	b672      	cpsid	i
}
 8000dba:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000dbc:	bf00      	nop
 8000dbe:	e7fd      	b.n	8000dbc <Error_Handler+0x8>

08000dc0 <MPU6050_Init>:
int16_t raw_gx, raw_gy, raw_gz;
float ax, ay, az;
float gx, gy, gz;
AccidentLevel accidentLevel;

void MPU6050_Init(I2C_HandleTypeDef *hi2c) {
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	b086      	sub	sp, #24
 8000dc4:	af02      	add	r7, sp, #8
 8000dc6:	6078      	str	r0, [r7, #4]
    mpu_i2c = hi2c;
 8000dc8:	4a09      	ldr	r2, [pc, #36]	@ (8000df0 <MPU6050_Init+0x30>)
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	6013      	str	r3, [r2, #0]
    uint8_t data[2] = {0x6B, 0x00}; // PWR_MGMT_1 = 0
 8000dce:	236b      	movs	r3, #107	@ 0x6b
 8000dd0:	81bb      	strh	r3, [r7, #12]
    HAL_I2C_Master_Transmit(mpu_i2c, MPU6050_ADDR, data, 2, 100);
 8000dd2:	4b07      	ldr	r3, [pc, #28]	@ (8000df0 <MPU6050_Init+0x30>)
 8000dd4:	6818      	ldr	r0, [r3, #0]
 8000dd6:	f107 020c 	add.w	r2, r7, #12
 8000dda:	2364      	movs	r3, #100	@ 0x64
 8000ddc:	9300      	str	r3, [sp, #0]
 8000dde:	2302      	movs	r3, #2
 8000de0:	21d0      	movs	r1, #208	@ 0xd0
 8000de2:	f001 fb6d 	bl	80024c0 <HAL_I2C_Master_Transmit>
}
 8000de6:	bf00      	nop
 8000de8:	3710      	adds	r7, #16
 8000dea:	46bd      	mov	sp, r7
 8000dec:	bd80      	pop	{r7, pc}
 8000dee:	bf00      	nop
 8000df0:	200000d4 	.word	0x200000d4

08000df4 <MPU6050_ReadAccelGyro>:

void MPU6050_ReadAccelGyro(float *ax, float *ay, float *az, float *gx, float *gy, float *gz) {
 8000df4:	b580      	push	{r7, lr}
 8000df6:	b08e      	sub	sp, #56	@ 0x38
 8000df8:	af02      	add	r7, sp, #8
 8000dfa:	60f8      	str	r0, [r7, #12]
 8000dfc:	60b9      	str	r1, [r7, #8]
 8000dfe:	607a      	str	r2, [r7, #4]
 8000e00:	603b      	str	r3, [r7, #0]
    uint8_t reg = 0x3B;
 8000e02:	233b      	movs	r3, #59	@ 0x3b
 8000e04:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    uint8_t buf[14];
    HAL_I2C_Master_Transmit(mpu_i2c, MPU6050_ADDR, &reg, 1, 100);
 8000e08:	4b50      	ldr	r3, [pc, #320]	@ (8000f4c <MPU6050_ReadAccelGyro+0x158>)
 8000e0a:	6818      	ldr	r0, [r3, #0]
 8000e0c:	f107 0223 	add.w	r2, r7, #35	@ 0x23
 8000e10:	2364      	movs	r3, #100	@ 0x64
 8000e12:	9300      	str	r3, [sp, #0]
 8000e14:	2301      	movs	r3, #1
 8000e16:	21d0      	movs	r1, #208	@ 0xd0
 8000e18:	f001 fb52 	bl	80024c0 <HAL_I2C_Master_Transmit>
    HAL_I2C_Master_Receive(mpu_i2c, MPU6050_ADDR, buf, 14, 100);
 8000e1c:	4b4b      	ldr	r3, [pc, #300]	@ (8000f4c <MPU6050_ReadAccelGyro+0x158>)
 8000e1e:	6818      	ldr	r0, [r3, #0]
 8000e20:	f107 0214 	add.w	r2, r7, #20
 8000e24:	2364      	movs	r3, #100	@ 0x64
 8000e26:	9300      	str	r3, [sp, #0]
 8000e28:	230e      	movs	r3, #14
 8000e2a:	21d0      	movs	r1, #208	@ 0xd0
 8000e2c:	f001 fc46 	bl	80026bc <HAL_I2C_Master_Receive>

    int16_t raw_ax = (buf[0]<<8)|buf[1];
 8000e30:	7d3b      	ldrb	r3, [r7, #20]
 8000e32:	b21b      	sxth	r3, r3
 8000e34:	021b      	lsls	r3, r3, #8
 8000e36:	b21a      	sxth	r2, r3
 8000e38:	7d7b      	ldrb	r3, [r7, #21]
 8000e3a:	b21b      	sxth	r3, r3
 8000e3c:	4313      	orrs	r3, r2
 8000e3e:	85fb      	strh	r3, [r7, #46]	@ 0x2e
    int16_t raw_ay = (buf[2]<<8)|buf[3];
 8000e40:	7dbb      	ldrb	r3, [r7, #22]
 8000e42:	b21b      	sxth	r3, r3
 8000e44:	021b      	lsls	r3, r3, #8
 8000e46:	b21a      	sxth	r2, r3
 8000e48:	7dfb      	ldrb	r3, [r7, #23]
 8000e4a:	b21b      	sxth	r3, r3
 8000e4c:	4313      	orrs	r3, r2
 8000e4e:	85bb      	strh	r3, [r7, #44]	@ 0x2c
    int16_t raw_az = (buf[4]<<8)|buf[5];
 8000e50:	7e3b      	ldrb	r3, [r7, #24]
 8000e52:	b21b      	sxth	r3, r3
 8000e54:	021b      	lsls	r3, r3, #8
 8000e56:	b21a      	sxth	r2, r3
 8000e58:	7e7b      	ldrb	r3, [r7, #25]
 8000e5a:	b21b      	sxth	r3, r3
 8000e5c:	4313      	orrs	r3, r2
 8000e5e:	857b      	strh	r3, [r7, #42]	@ 0x2a
    int16_t raw_gx = (buf[8]<<8)|buf[9];
 8000e60:	7f3b      	ldrb	r3, [r7, #28]
 8000e62:	b21b      	sxth	r3, r3
 8000e64:	021b      	lsls	r3, r3, #8
 8000e66:	b21a      	sxth	r2, r3
 8000e68:	7f7b      	ldrb	r3, [r7, #29]
 8000e6a:	b21b      	sxth	r3, r3
 8000e6c:	4313      	orrs	r3, r2
 8000e6e:	853b      	strh	r3, [r7, #40]	@ 0x28
    int16_t raw_gy = (buf[10]<<8)|buf[11];
 8000e70:	7fbb      	ldrb	r3, [r7, #30]
 8000e72:	b21b      	sxth	r3, r3
 8000e74:	021b      	lsls	r3, r3, #8
 8000e76:	b21a      	sxth	r2, r3
 8000e78:	7ffb      	ldrb	r3, [r7, #31]
 8000e7a:	b21b      	sxth	r3, r3
 8000e7c:	4313      	orrs	r3, r2
 8000e7e:	84fb      	strh	r3, [r7, #38]	@ 0x26
    int16_t raw_gz = (buf[12]<<8)|buf[13];
 8000e80:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000e84:	b21b      	sxth	r3, r3
 8000e86:	021b      	lsls	r3, r3, #8
 8000e88:	b21a      	sxth	r2, r3
 8000e8a:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8000e8e:	b21b      	sxth	r3, r3
 8000e90:	4313      	orrs	r3, r2
 8000e92:	84bb      	strh	r3, [r7, #36]	@ 0x24

    *ax = raw_ax / 16384.0f; // g
 8000e94:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	@ 0x2e
 8000e98:	4618      	mov	r0, r3
 8000e9a:	f7ff fa11 	bl	80002c0 <__aeabi_i2f>
 8000e9e:	4603      	mov	r3, r0
 8000ea0:	f04f 418d 	mov.w	r1, #1182793728	@ 0x46800000
 8000ea4:	4618      	mov	r0, r3
 8000ea6:	f7ff fb13 	bl	80004d0 <__aeabi_fdiv>
 8000eaa:	4603      	mov	r3, r0
 8000eac:	461a      	mov	r2, r3
 8000eae:	68fb      	ldr	r3, [r7, #12]
 8000eb0:	601a      	str	r2, [r3, #0]
    *ay = raw_ay / 16384.0f;
 8000eb2:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	@ 0x2c
 8000eb6:	4618      	mov	r0, r3
 8000eb8:	f7ff fa02 	bl	80002c0 <__aeabi_i2f>
 8000ebc:	4603      	mov	r3, r0
 8000ebe:	f04f 418d 	mov.w	r1, #1182793728	@ 0x46800000
 8000ec2:	4618      	mov	r0, r3
 8000ec4:	f7ff fb04 	bl	80004d0 <__aeabi_fdiv>
 8000ec8:	4603      	mov	r3, r0
 8000eca:	461a      	mov	r2, r3
 8000ecc:	68bb      	ldr	r3, [r7, #8]
 8000ece:	601a      	str	r2, [r3, #0]
    *az = raw_az / 16384.0f;
 8000ed0:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	@ 0x2a
 8000ed4:	4618      	mov	r0, r3
 8000ed6:	f7ff f9f3 	bl	80002c0 <__aeabi_i2f>
 8000eda:	4603      	mov	r3, r0
 8000edc:	f04f 418d 	mov.w	r1, #1182793728	@ 0x46800000
 8000ee0:	4618      	mov	r0, r3
 8000ee2:	f7ff faf5 	bl	80004d0 <__aeabi_fdiv>
 8000ee6:	4603      	mov	r3, r0
 8000ee8:	461a      	mov	r2, r3
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	601a      	str	r2, [r3, #0]
    *gx = raw_gx / 131.0f;   // deg/s
 8000eee:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	@ 0x28
 8000ef2:	4618      	mov	r0, r3
 8000ef4:	f7ff f9e4 	bl	80002c0 <__aeabi_i2f>
 8000ef8:	4603      	mov	r3, r0
 8000efa:	4915      	ldr	r1, [pc, #84]	@ (8000f50 <MPU6050_ReadAccelGyro+0x15c>)
 8000efc:	4618      	mov	r0, r3
 8000efe:	f7ff fae7 	bl	80004d0 <__aeabi_fdiv>
 8000f02:	4603      	mov	r3, r0
 8000f04:	461a      	mov	r2, r3
 8000f06:	683b      	ldr	r3, [r7, #0]
 8000f08:	601a      	str	r2, [r3, #0]
    *gy = raw_gy / 131.0f;
 8000f0a:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 8000f0e:	4618      	mov	r0, r3
 8000f10:	f7ff f9d6 	bl	80002c0 <__aeabi_i2f>
 8000f14:	4603      	mov	r3, r0
 8000f16:	490e      	ldr	r1, [pc, #56]	@ (8000f50 <MPU6050_ReadAccelGyro+0x15c>)
 8000f18:	4618      	mov	r0, r3
 8000f1a:	f7ff fad9 	bl	80004d0 <__aeabi_fdiv>
 8000f1e:	4603      	mov	r3, r0
 8000f20:	461a      	mov	r2, r3
 8000f22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000f24:	601a      	str	r2, [r3, #0]
    *gz = raw_gz / 131.0f;
 8000f26:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 8000f2a:	4618      	mov	r0, r3
 8000f2c:	f7ff f9c8 	bl	80002c0 <__aeabi_i2f>
 8000f30:	4603      	mov	r3, r0
 8000f32:	4907      	ldr	r1, [pc, #28]	@ (8000f50 <MPU6050_ReadAccelGyro+0x15c>)
 8000f34:	4618      	mov	r0, r3
 8000f36:	f7ff facb 	bl	80004d0 <__aeabi_fdiv>
 8000f3a:	4603      	mov	r3, r0
 8000f3c:	461a      	mov	r2, r3
 8000f3e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000f40:	601a      	str	r2, [r3, #0]
}
 8000f42:	bf00      	nop
 8000f44:	3730      	adds	r7, #48	@ 0x30
 8000f46:	46bd      	mov	sp, r7
 8000f48:	bd80      	pop	{r7, pc}
 8000f4a:	bf00      	nop
 8000f4c:	200000d4 	.word	0x200000d4
 8000f50:	43030000 	.word	0x43030000

08000f54 <MPU6050_CheckAccident>:

AccidentLevel MPU6050_CheckAccident(float ax, float ay, float az, float gx, float gy, float gz) {
 8000f54:	b590      	push	{r4, r7, lr}
 8000f56:	b087      	sub	sp, #28
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	60f8      	str	r0, [r7, #12]
 8000f5c:	60b9      	str	r1, [r7, #8]
 8000f5e:	607a      	str	r2, [r7, #4]
 8000f60:	603b      	str	r3, [r7, #0]
    float accMag = sqrtf(ax*ax + ay*ay + az*az);
 8000f62:	68f9      	ldr	r1, [r7, #12]
 8000f64:	68f8      	ldr	r0, [r7, #12]
 8000f66:	f7ff f9ff 	bl	8000368 <__aeabi_fmul>
 8000f6a:	4603      	mov	r3, r0
 8000f6c:	461c      	mov	r4, r3
 8000f6e:	68b9      	ldr	r1, [r7, #8]
 8000f70:	68b8      	ldr	r0, [r7, #8]
 8000f72:	f7ff f9f9 	bl	8000368 <__aeabi_fmul>
 8000f76:	4603      	mov	r3, r0
 8000f78:	4619      	mov	r1, r3
 8000f7a:	4620      	mov	r0, r4
 8000f7c:	f7ff f8ec 	bl	8000158 <__addsf3>
 8000f80:	4603      	mov	r3, r0
 8000f82:	461c      	mov	r4, r3
 8000f84:	6879      	ldr	r1, [r7, #4]
 8000f86:	6878      	ldr	r0, [r7, #4]
 8000f88:	f7ff f9ee 	bl	8000368 <__aeabi_fmul>
 8000f8c:	4603      	mov	r3, r0
 8000f8e:	4619      	mov	r1, r3
 8000f90:	4620      	mov	r0, r4
 8000f92:	f7ff f8e1 	bl	8000158 <__addsf3>
 8000f96:	4603      	mov	r3, r0
 8000f98:	4618      	mov	r0, r3
 8000f9a:	f005 f869 	bl	8006070 <sqrtf>
 8000f9e:	6178      	str	r0, [r7, #20]

    if (accMag >= 3.5f) {
 8000fa0:	4910      	ldr	r1, [pc, #64]	@ (8000fe4 <MPU6050_CheckAccident+0x90>)
 8000fa2:	6978      	ldr	r0, [r7, #20]
 8000fa4:	f7ff fb92 	bl	80006cc <__aeabi_fcmpge>
 8000fa8:	4603      	mov	r3, r0
 8000faa:	2b00      	cmp	r3, #0
 8000fac:	d001      	beq.n	8000fb2 <MPU6050_CheckAccident+0x5e>
        // Severe: accMag >= 3.5f
        return ACCIDENT_SEVERE;
 8000fae:	2303      	movs	r3, #3
 8000fb0:	e013      	b.n	8000fda <MPU6050_CheckAccident+0x86>
    } else if (accMag >= 2.7f) {
 8000fb2:	490d      	ldr	r1, [pc, #52]	@ (8000fe8 <MPU6050_CheckAccident+0x94>)
 8000fb4:	6978      	ldr	r0, [r7, #20]
 8000fb6:	f7ff fb89 	bl	80006cc <__aeabi_fcmpge>
 8000fba:	4603      	mov	r3, r0
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d001      	beq.n	8000fc4 <MPU6050_CheckAccident+0x70>
        // Moderate: 2.7f <= accMag < 3.5f
        return ACCIDENT_MODERATE;
 8000fc0:	2302      	movs	r3, #2
 8000fc2:	e00a      	b.n	8000fda <MPU6050_CheckAccident+0x86>
    } else if (accMag >= 2.0f) {
 8000fc4:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8000fc8:	6978      	ldr	r0, [r7, #20]
 8000fca:	f7ff fb7f 	bl	80006cc <__aeabi_fcmpge>
 8000fce:	4603      	mov	r3, r0
 8000fd0:	2b00      	cmp	r3, #0
 8000fd2:	d001      	beq.n	8000fd8 <MPU6050_CheckAccident+0x84>
        // Mild: 2.0f <= accMag < 2.7f
        return ACCIDENT_MILD;
 8000fd4:	2301      	movs	r3, #1
 8000fd6:	e000      	b.n	8000fda <MPU6050_CheckAccident+0x86>
    } else {
        // None: accMag < 2.0f
        return ACCIDENT_NONE;
 8000fd8:	2300      	movs	r3, #0
    }

    return accidentLevel;
}
 8000fda:	4618      	mov	r0, r3
 8000fdc:	371c      	adds	r7, #28
 8000fde:	46bd      	mov	sp, r7
 8000fe0:	bd90      	pop	{r4, r7, pc}
 8000fe2:	bf00      	nop
 8000fe4:	40600000 	.word	0x40600000
 8000fe8:	402ccccd 	.word	0x402ccccd

08000fec <OLED_Init>:
#include "ssd1306.h"   // use an existing SSD1306 library
#include "fonts.h"

static I2C_HandleTypeDef *oled_i2c;

void OLED_Init(I2C_HandleTypeDef *hi2c) {
 8000fec:	b580      	push	{r7, lr}
 8000fee:	b082      	sub	sp, #8
 8000ff0:	af00      	add	r7, sp, #0
 8000ff2:	6078      	str	r0, [r7, #4]
    oled_i2c = hi2c;
 8000ff4:	4a04      	ldr	r2, [pc, #16]	@ (8001008 <OLED_Init+0x1c>)
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	6013      	str	r3, [r2, #0]
    SSD1306_Init();
 8000ffa:	f000 f975 	bl	80012e8 <SSD1306_Init>
}
 8000ffe:	bf00      	nop
 8001000:	3708      	adds	r7, #8
 8001002:	46bd      	mov	sp, r7
 8001004:	bd80      	pop	{r7, pc}
 8001006:	bf00      	nop
 8001008:	200000d8 	.word	0x200000d8

0800100c <OLED_Clear>:

void OLED_Clear(void) {
 800100c:	b580      	push	{r7, lr}
 800100e:	af00      	add	r7, sp, #0
    SSD1306_Fill(SSD1306_COLOR_BLACK);
 8001010:	2000      	movs	r0, #0
 8001012:	f000 fa5b 	bl	80014cc <SSD1306_Fill>
    SSD1306_UpdateScreen();
 8001016:	f000 fa2b 	bl	8001470 <SSD1306_UpdateScreen>
}
 800101a:	bf00      	nop
 800101c:	bd80      	pop	{r7, pc}
	...

08001020 <OLED_Print>:

//Draw text into the buffer only (no immediate update)
void OLED_Print(uint8_t x, uint8_t y, const char *str) {
 8001020:	b580      	push	{r7, lr}
 8001022:	b082      	sub	sp, #8
 8001024:	af00      	add	r7, sp, #0
 8001026:	4603      	mov	r3, r0
 8001028:	603a      	str	r2, [r7, #0]
 800102a:	71fb      	strb	r3, [r7, #7]
 800102c:	460b      	mov	r3, r1
 800102e:	71bb      	strb	r3, [r7, #6]
	SSD1306_GotoXY(x, y);
 8001030:	79fb      	ldrb	r3, [r7, #7]
 8001032:	b29b      	uxth	r3, r3
 8001034:	79ba      	ldrb	r2, [r7, #6]
 8001036:	b292      	uxth	r2, r2
 8001038:	4611      	mov	r1, r2
 800103a:	4618      	mov	r0, r3
 800103c:	f000 fabc 	bl	80015b8 <SSD1306_GotoXY>
	SSD1306_Puts((char*)str, &Font_7x10, SSD1306_COLOR_WHITE);
 8001040:	2201      	movs	r2, #1
 8001042:	4904      	ldr	r1, [pc, #16]	@ (8001054 <OLED_Print+0x34>)
 8001044:	6838      	ldr	r0, [r7, #0]
 8001046:	f000 fb4b 	bl	80016e0 <SSD1306_Puts>
}
 800104a:	bf00      	nop
 800104c:	3708      	adds	r7, #8
 800104e:	46bd      	mov	sp, r7
 8001050:	bd80      	pop	{r7, pc}
 8001052:	bf00      	nop
 8001054:	20000004 	.word	0x20000004

08001058 <OLED_Update>:

// New: update onece after all drawing
void OLED_Update(void){
 8001058:	b580      	push	{r7, lr}
 800105a:	af00      	add	r7, sp, #0
	SSD1306_UpdateScreen();
 800105c:	f000 fa08 	bl	8001470 <SSD1306_UpdateScreen>
}
 8001060:	bf00      	nop
 8001062:	bd80      	pop	{r7, pc}

08001064 <OLED_ClearArea>:

// New: clear a small area (erase a line/field without clearing whole screen)
void OLED_ClearArea(uint8_t x, uint8_t y, uint8_t w, uint8_t h) {
 8001064:	b590      	push	{r4, r7, lr}
 8001066:	b085      	sub	sp, #20
 8001068:	af02      	add	r7, sp, #8
 800106a:	4604      	mov	r4, r0
 800106c:	4608      	mov	r0, r1
 800106e:	4611      	mov	r1, r2
 8001070:	461a      	mov	r2, r3
 8001072:	4623      	mov	r3, r4
 8001074:	71fb      	strb	r3, [r7, #7]
 8001076:	4603      	mov	r3, r0
 8001078:	71bb      	strb	r3, [r7, #6]
 800107a:	460b      	mov	r3, r1
 800107c:	717b      	strb	r3, [r7, #5]
 800107e:	4613      	mov	r3, r2
 8001080:	713b      	strb	r3, [r7, #4]
    SSD1306_DrawFilledRectangle(x, y, w, h, SSD1306_COLOR_BLACK);
 8001082:	79fb      	ldrb	r3, [r7, #7]
 8001084:	b298      	uxth	r0, r3
 8001086:	79bb      	ldrb	r3, [r7, #6]
 8001088:	b299      	uxth	r1, r3
 800108a:	797b      	ldrb	r3, [r7, #5]
 800108c:	b29a      	uxth	r2, r3
 800108e:	793b      	ldrb	r3, [r7, #4]
 8001090:	b29b      	uxth	r3, r3
 8001092:	2400      	movs	r4, #0
 8001094:	9400      	str	r4, [sp, #0]
 8001096:	f000 fc43 	bl	8001920 <SSD1306_DrawFilledRectangle>
}
 800109a:	bf00      	nop
 800109c:	370c      	adds	r7, #12
 800109e:	46bd      	mov	sp, r7
 80010a0:	bd90      	pop	{r4, r7, pc}
	...

080010a4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80010a4:	b480      	push	{r7}
 80010a6:	b085      	sub	sp, #20
 80010a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80010aa:	4b15      	ldr	r3, [pc, #84]	@ (8001100 <HAL_MspInit+0x5c>)
 80010ac:	699b      	ldr	r3, [r3, #24]
 80010ae:	4a14      	ldr	r2, [pc, #80]	@ (8001100 <HAL_MspInit+0x5c>)
 80010b0:	f043 0301 	orr.w	r3, r3, #1
 80010b4:	6193      	str	r3, [r2, #24]
 80010b6:	4b12      	ldr	r3, [pc, #72]	@ (8001100 <HAL_MspInit+0x5c>)
 80010b8:	699b      	ldr	r3, [r3, #24]
 80010ba:	f003 0301 	and.w	r3, r3, #1
 80010be:	60bb      	str	r3, [r7, #8]
 80010c0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80010c2:	4b0f      	ldr	r3, [pc, #60]	@ (8001100 <HAL_MspInit+0x5c>)
 80010c4:	69db      	ldr	r3, [r3, #28]
 80010c6:	4a0e      	ldr	r2, [pc, #56]	@ (8001100 <HAL_MspInit+0x5c>)
 80010c8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80010cc:	61d3      	str	r3, [r2, #28]
 80010ce:	4b0c      	ldr	r3, [pc, #48]	@ (8001100 <HAL_MspInit+0x5c>)
 80010d0:	69db      	ldr	r3, [r3, #28]
 80010d2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80010d6:	607b      	str	r3, [r7, #4]
 80010d8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80010da:	4b0a      	ldr	r3, [pc, #40]	@ (8001104 <HAL_MspInit+0x60>)
 80010dc:	685b      	ldr	r3, [r3, #4]
 80010de:	60fb      	str	r3, [r7, #12]
 80010e0:	68fb      	ldr	r3, [r7, #12]
 80010e2:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80010e6:	60fb      	str	r3, [r7, #12]
 80010e8:	68fb      	ldr	r3, [r7, #12]
 80010ea:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80010ee:	60fb      	str	r3, [r7, #12]
 80010f0:	4a04      	ldr	r2, [pc, #16]	@ (8001104 <HAL_MspInit+0x60>)
 80010f2:	68fb      	ldr	r3, [r7, #12]
 80010f4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80010f6:	bf00      	nop
 80010f8:	3714      	adds	r7, #20
 80010fa:	46bd      	mov	sp, r7
 80010fc:	bc80      	pop	{r7}
 80010fe:	4770      	bx	lr
 8001100:	40021000 	.word	0x40021000
 8001104:	40010000 	.word	0x40010000

08001108 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001108:	b580      	push	{r7, lr}
 800110a:	b088      	sub	sp, #32
 800110c:	af00      	add	r7, sp, #0
 800110e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001110:	f107 0310 	add.w	r3, r7, #16
 8001114:	2200      	movs	r2, #0
 8001116:	601a      	str	r2, [r3, #0]
 8001118:	605a      	str	r2, [r3, #4]
 800111a:	609a      	str	r2, [r3, #8]
 800111c:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	4a1d      	ldr	r2, [pc, #116]	@ (8001198 <HAL_I2C_MspInit+0x90>)
 8001124:	4293      	cmp	r3, r2
 8001126:	d133      	bne.n	8001190 <HAL_I2C_MspInit+0x88>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001128:	4b1c      	ldr	r3, [pc, #112]	@ (800119c <HAL_I2C_MspInit+0x94>)
 800112a:	699b      	ldr	r3, [r3, #24]
 800112c:	4a1b      	ldr	r2, [pc, #108]	@ (800119c <HAL_I2C_MspInit+0x94>)
 800112e:	f043 0308 	orr.w	r3, r3, #8
 8001132:	6193      	str	r3, [r2, #24]
 8001134:	4b19      	ldr	r3, [pc, #100]	@ (800119c <HAL_I2C_MspInit+0x94>)
 8001136:	699b      	ldr	r3, [r3, #24]
 8001138:	f003 0308 	and.w	r3, r3, #8
 800113c:	60fb      	str	r3, [r7, #12]
 800113e:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001140:	23c0      	movs	r3, #192	@ 0xc0
 8001142:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001144:	2312      	movs	r3, #18
 8001146:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001148:	2303      	movs	r3, #3
 800114a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800114c:	f107 0310 	add.w	r3, r7, #16
 8001150:	4619      	mov	r1, r3
 8001152:	4813      	ldr	r0, [pc, #76]	@ (80011a0 <HAL_I2C_MspInit+0x98>)
 8001154:	f000 fec0 	bl	8001ed8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001158:	4b10      	ldr	r3, [pc, #64]	@ (800119c <HAL_I2C_MspInit+0x94>)
 800115a:	69db      	ldr	r3, [r3, #28]
 800115c:	4a0f      	ldr	r2, [pc, #60]	@ (800119c <HAL_I2C_MspInit+0x94>)
 800115e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001162:	61d3      	str	r3, [r2, #28]
 8001164:	4b0d      	ldr	r3, [pc, #52]	@ (800119c <HAL_I2C_MspInit+0x94>)
 8001166:	69db      	ldr	r3, [r3, #28]
 8001168:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800116c:	60bb      	str	r3, [r7, #8]
 800116e:	68bb      	ldr	r3, [r7, #8]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8001170:	2200      	movs	r2, #0
 8001172:	2100      	movs	r1, #0
 8001174:	201f      	movs	r0, #31
 8001176:	f000 fdf2 	bl	8001d5e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 800117a:	201f      	movs	r0, #31
 800117c:	f000 fe0b 	bl	8001d96 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 8001180:	2200      	movs	r2, #0
 8001182:	2100      	movs	r1, #0
 8001184:	2020      	movs	r0, #32
 8001186:	f000 fdea 	bl	8001d5e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 800118a:	2020      	movs	r0, #32
 800118c:	f000 fe03 	bl	8001d96 <HAL_NVIC_EnableIRQ>

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001190:	bf00      	nop
 8001192:	3720      	adds	r7, #32
 8001194:	46bd      	mov	sp, r7
 8001196:	bd80      	pop	{r7, pc}
 8001198:	40005400 	.word	0x40005400
 800119c:	40021000 	.word	0x40021000
 80011a0:	40010c00 	.word	0x40010c00

080011a4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80011a4:	b480      	push	{r7}
 80011a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80011a8:	bf00      	nop
 80011aa:	e7fd      	b.n	80011a8 <NMI_Handler+0x4>

080011ac <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80011ac:	b480      	push	{r7}
 80011ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80011b0:	bf00      	nop
 80011b2:	e7fd      	b.n	80011b0 <HardFault_Handler+0x4>

080011b4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80011b4:	b480      	push	{r7}
 80011b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80011b8:	bf00      	nop
 80011ba:	e7fd      	b.n	80011b8 <MemManage_Handler+0x4>

080011bc <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80011bc:	b480      	push	{r7}
 80011be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80011c0:	bf00      	nop
 80011c2:	e7fd      	b.n	80011c0 <BusFault_Handler+0x4>

080011c4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80011c4:	b480      	push	{r7}
 80011c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80011c8:	bf00      	nop
 80011ca:	e7fd      	b.n	80011c8 <UsageFault_Handler+0x4>

080011cc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80011cc:	b480      	push	{r7}
 80011ce:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80011d0:	bf00      	nop
 80011d2:	46bd      	mov	sp, r7
 80011d4:	bc80      	pop	{r7}
 80011d6:	4770      	bx	lr

080011d8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80011d8:	b480      	push	{r7}
 80011da:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80011dc:	bf00      	nop
 80011de:	46bd      	mov	sp, r7
 80011e0:	bc80      	pop	{r7}
 80011e2:	4770      	bx	lr

080011e4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80011e4:	b480      	push	{r7}
 80011e6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80011e8:	bf00      	nop
 80011ea:	46bd      	mov	sp, r7
 80011ec:	bc80      	pop	{r7}
 80011ee:	4770      	bx	lr

080011f0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80011f0:	b580      	push	{r7, lr}
 80011f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80011f4:	f000 fcc0 	bl	8001b78 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80011f8:	bf00      	nop
 80011fa:	bd80      	pop	{r7, pc}

080011fc <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 80011fc:	b580      	push	{r7, lr}
 80011fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8001200:	4802      	ldr	r0, [pc, #8]	@ (800120c <I2C1_EV_IRQHandler+0x10>)
 8001202:	f001 fdf5 	bl	8002df0 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8001206:	bf00      	nop
 8001208:	bd80      	pop	{r7, pc}
 800120a:	bf00      	nop
 800120c:	20000080 	.word	0x20000080

08001210 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8001210:	b580      	push	{r7, lr}
 8001212:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8001214:	4802      	ldr	r0, [pc, #8]	@ (8001220 <I2C1_ER_IRQHandler+0x10>)
 8001216:	f001 ff5c 	bl	80030d2 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 800121a:	bf00      	nop
 800121c:	bd80      	pop	{r7, pc}
 800121e:	bf00      	nop
 8001220:	20000080 	.word	0x20000080

08001224 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001224:	b580      	push	{r7, lr}
 8001226:	b086      	sub	sp, #24
 8001228:	af00      	add	r7, sp, #0
 800122a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800122c:	4a14      	ldr	r2, [pc, #80]	@ (8001280 <_sbrk+0x5c>)
 800122e:	4b15      	ldr	r3, [pc, #84]	@ (8001284 <_sbrk+0x60>)
 8001230:	1ad3      	subs	r3, r2, r3
 8001232:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001234:	697b      	ldr	r3, [r7, #20]
 8001236:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001238:	4b13      	ldr	r3, [pc, #76]	@ (8001288 <_sbrk+0x64>)
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	2b00      	cmp	r3, #0
 800123e:	d102      	bne.n	8001246 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001240:	4b11      	ldr	r3, [pc, #68]	@ (8001288 <_sbrk+0x64>)
 8001242:	4a12      	ldr	r2, [pc, #72]	@ (800128c <_sbrk+0x68>)
 8001244:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001246:	4b10      	ldr	r3, [pc, #64]	@ (8001288 <_sbrk+0x64>)
 8001248:	681a      	ldr	r2, [r3, #0]
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	4413      	add	r3, r2
 800124e:	693a      	ldr	r2, [r7, #16]
 8001250:	429a      	cmp	r2, r3
 8001252:	d207      	bcs.n	8001264 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001254:	f004 fa86 	bl	8005764 <__errno>
 8001258:	4603      	mov	r3, r0
 800125a:	220c      	movs	r2, #12
 800125c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800125e:	f04f 33ff 	mov.w	r3, #4294967295
 8001262:	e009      	b.n	8001278 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001264:	4b08      	ldr	r3, [pc, #32]	@ (8001288 <_sbrk+0x64>)
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800126a:	4b07      	ldr	r3, [pc, #28]	@ (8001288 <_sbrk+0x64>)
 800126c:	681a      	ldr	r2, [r3, #0]
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	4413      	add	r3, r2
 8001272:	4a05      	ldr	r2, [pc, #20]	@ (8001288 <_sbrk+0x64>)
 8001274:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001276:	68fb      	ldr	r3, [r7, #12]
}
 8001278:	4618      	mov	r0, r3
 800127a:	3718      	adds	r7, #24
 800127c:	46bd      	mov	sp, r7
 800127e:	bd80      	pop	{r7, pc}
 8001280:	20005000 	.word	0x20005000
 8001284:	00000400 	.word	0x00000400
 8001288:	200000dc 	.word	0x200000dc
 800128c:	20000638 	.word	0x20000638

08001290 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001290:	b480      	push	{r7}
 8001292:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001294:	bf00      	nop
 8001296:	46bd      	mov	sp, r7
 8001298:	bc80      	pop	{r7}
 800129a:	4770      	bx	lr

0800129c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 800129c:	f7ff fff8 	bl	8001290 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80012a0:	480b      	ldr	r0, [pc, #44]	@ (80012d0 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80012a2:	490c      	ldr	r1, [pc, #48]	@ (80012d4 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80012a4:	4a0c      	ldr	r2, [pc, #48]	@ (80012d8 <LoopFillZerobss+0x16>)
  movs r3, #0
 80012a6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80012a8:	e002      	b.n	80012b0 <LoopCopyDataInit>

080012aa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80012aa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80012ac:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80012ae:	3304      	adds	r3, #4

080012b0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80012b0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80012b2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80012b4:	d3f9      	bcc.n	80012aa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80012b6:	4a09      	ldr	r2, [pc, #36]	@ (80012dc <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80012b8:	4c09      	ldr	r4, [pc, #36]	@ (80012e0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80012ba:	2300      	movs	r3, #0
  b LoopFillZerobss
 80012bc:	e001      	b.n	80012c2 <LoopFillZerobss>

080012be <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80012be:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80012c0:	3204      	adds	r2, #4

080012c2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80012c2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80012c4:	d3fb      	bcc.n	80012be <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80012c6:	f004 fa53 	bl	8005770 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80012ca:	f7ff fc37 	bl	8000b3c <main>
  bx lr
 80012ce:	4770      	bx	lr
  ldr r0, =_sdata
 80012d0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80012d4:	20000064 	.word	0x20000064
  ldr r2, =_sidata
 80012d8:	08006a04 	.word	0x08006a04
  ldr r2, =_sbss
 80012dc:	20000064 	.word	0x20000064
  ldr r4, =_ebss
 80012e0:	20000634 	.word	0x20000634

080012e4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80012e4:	e7fe      	b.n	80012e4 <ADC1_2_IRQHandler>
	...

080012e8 <SSD1306_Init>:





uint8_t SSD1306_Init(void) {
 80012e8:	b580      	push	{r7, lr}
 80012ea:	b082      	sub	sp, #8
 80012ec:	af00      	add	r7, sp, #0

	/* Init I2C */
	ssd1306_I2C_Init();
 80012ee:	f000 fb65 	bl	80019bc <ssd1306_I2C_Init>

	/* Check if LCD connected to I2C */
	if (HAL_I2C_IsDeviceReady(&hi2c1, SSD1306_I2C_ADDR, 1, 20000) != HAL_OK) {
 80012f2:	f644 6320 	movw	r3, #20000	@ 0x4e20
 80012f6:	2201      	movs	r2, #1
 80012f8:	2178      	movs	r1, #120	@ 0x78
 80012fa:	485b      	ldr	r0, [pc, #364]	@ (8001468 <SSD1306_Init+0x180>)
 80012fc:	f001 fc4a 	bl	8002b94 <HAL_I2C_IsDeviceReady>
 8001300:	4603      	mov	r3, r0
 8001302:	2b00      	cmp	r3, #0
 8001304:	d001      	beq.n	800130a <SSD1306_Init+0x22>
		/* Return false */
		return 0;
 8001306:	2300      	movs	r3, #0
 8001308:	e0a9      	b.n	800145e <SSD1306_Init+0x176>
	}

	/* A little delay */
	uint32_t p = 2500;
 800130a:	f640 13c4 	movw	r3, #2500	@ 0x9c4
 800130e:	607b      	str	r3, [r7, #4]
	while(p>0)
 8001310:	e002      	b.n	8001318 <SSD1306_Init+0x30>
		p--;
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	3b01      	subs	r3, #1
 8001316:	607b      	str	r3, [r7, #4]
	while(p>0)
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	2b00      	cmp	r3, #0
 800131c:	d1f9      	bne.n	8001312 <SSD1306_Init+0x2a>

	/* Init LCD */
	SSD1306_WRITECOMMAND(0xAE); //display off
 800131e:	22ae      	movs	r2, #174	@ 0xae
 8001320:	2100      	movs	r1, #0
 8001322:	2078      	movs	r0, #120	@ 0x78
 8001324:	f000 fbc4 	bl	8001ab0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //Set Memory Addressing Mode
 8001328:	2220      	movs	r2, #32
 800132a:	2100      	movs	r1, #0
 800132c:	2078      	movs	r0, #120	@ 0x78
 800132e:	f000 fbbf 	bl	8001ab0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 8001332:	2210      	movs	r2, #16
 8001334:	2100      	movs	r1, #0
 8001336:	2078      	movs	r0, #120	@ 0x78
 8001338:	f000 fbba 	bl	8001ab0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 800133c:	22b0      	movs	r2, #176	@ 0xb0
 800133e:	2100      	movs	r1, #0
 8001340:	2078      	movs	r0, #120	@ 0x78
 8001342:	f000 fbb5 	bl	8001ab0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xC8); //Set COM Output Scan Direction
 8001346:	22c8      	movs	r2, #200	@ 0xc8
 8001348:	2100      	movs	r1, #0
 800134a:	2078      	movs	r0, #120	@ 0x78
 800134c:	f000 fbb0 	bl	8001ab0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //---set low column address
 8001350:	2200      	movs	r2, #0
 8001352:	2100      	movs	r1, #0
 8001354:	2078      	movs	r0, #120	@ 0x78
 8001356:	f000 fbab 	bl	8001ab0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //---set high column address
 800135a:	2210      	movs	r2, #16
 800135c:	2100      	movs	r1, #0
 800135e:	2078      	movs	r0, #120	@ 0x78
 8001360:	f000 fba6 	bl	8001ab0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x40); //--set start line address
 8001364:	2240      	movs	r2, #64	@ 0x40
 8001366:	2100      	movs	r1, #0
 8001368:	2078      	movs	r0, #120	@ 0x78
 800136a:	f000 fba1 	bl	8001ab0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x81); //--set contrast control register
 800136e:	2281      	movs	r2, #129	@ 0x81
 8001370:	2100      	movs	r1, #0
 8001372:	2078      	movs	r0, #120	@ 0x78
 8001374:	f000 fb9c 	bl	8001ab0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xFF);
 8001378:	22ff      	movs	r2, #255	@ 0xff
 800137a:	2100      	movs	r1, #0
 800137c:	2078      	movs	r0, #120	@ 0x78
 800137e:	f000 fb97 	bl	8001ab0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA1); //--set segment re-map 0 to 127
 8001382:	22a1      	movs	r2, #161	@ 0xa1
 8001384:	2100      	movs	r1, #0
 8001386:	2078      	movs	r0, #120	@ 0x78
 8001388:	f000 fb92 	bl	8001ab0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA6); //--set normal display
 800138c:	22a6      	movs	r2, #166	@ 0xa6
 800138e:	2100      	movs	r1, #0
 8001390:	2078      	movs	r0, #120	@ 0x78
 8001392:	f000 fb8d 	bl	8001ab0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA8); //--set multiplex ratio(1 to 64)
 8001396:	22a8      	movs	r2, #168	@ 0xa8
 8001398:	2100      	movs	r1, #0
 800139a:	2078      	movs	r0, #120	@ 0x78
 800139c:	f000 fb88 	bl	8001ab0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x3F); //
 80013a0:	223f      	movs	r2, #63	@ 0x3f
 80013a2:	2100      	movs	r1, #0
 80013a4:	2078      	movs	r0, #120	@ 0x78
 80013a6:	f000 fb83 	bl	8001ab0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 80013aa:	22a4      	movs	r2, #164	@ 0xa4
 80013ac:	2100      	movs	r1, #0
 80013ae:	2078      	movs	r0, #120	@ 0x78
 80013b0:	f000 fb7e 	bl	8001ab0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD3); //-set display offset
 80013b4:	22d3      	movs	r2, #211	@ 0xd3
 80013b6:	2100      	movs	r1, #0
 80013b8:	2078      	movs	r0, #120	@ 0x78
 80013ba:	f000 fb79 	bl	8001ab0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //-not offset
 80013be:	2200      	movs	r2, #0
 80013c0:	2100      	movs	r1, #0
 80013c2:	2078      	movs	r0, #120	@ 0x78
 80013c4:	f000 fb74 	bl	8001ab0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD5); //--set display clock divide ratio/oscillator frequency
 80013c8:	22d5      	movs	r2, #213	@ 0xd5
 80013ca:	2100      	movs	r1, #0
 80013cc:	2078      	movs	r0, #120	@ 0x78
 80013ce:	f000 fb6f 	bl	8001ab0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xF0); //--set divide ratio
 80013d2:	22f0      	movs	r2, #240	@ 0xf0
 80013d4:	2100      	movs	r1, #0
 80013d6:	2078      	movs	r0, #120	@ 0x78
 80013d8:	f000 fb6a 	bl	8001ab0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD9); //--set pre-charge period
 80013dc:	22d9      	movs	r2, #217	@ 0xd9
 80013de:	2100      	movs	r1, #0
 80013e0:	2078      	movs	r0, #120	@ 0x78
 80013e2:	f000 fb65 	bl	8001ab0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x22); //
 80013e6:	2222      	movs	r2, #34	@ 0x22
 80013e8:	2100      	movs	r1, #0
 80013ea:	2078      	movs	r0, #120	@ 0x78
 80013ec:	f000 fb60 	bl	8001ab0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDA); //--set com pins hardware configuration
 80013f0:	22da      	movs	r2, #218	@ 0xda
 80013f2:	2100      	movs	r1, #0
 80013f4:	2078      	movs	r0, #120	@ 0x78
 80013f6:	f000 fb5b 	bl	8001ab0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x12);
 80013fa:	2212      	movs	r2, #18
 80013fc:	2100      	movs	r1, #0
 80013fe:	2078      	movs	r0, #120	@ 0x78
 8001400:	f000 fb56 	bl	8001ab0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDB); //--set vcomh
 8001404:	22db      	movs	r2, #219	@ 0xdb
 8001406:	2100      	movs	r1, #0
 8001408:	2078      	movs	r0, #120	@ 0x78
 800140a:	f000 fb51 	bl	8001ab0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //0x20,0.77xVcc
 800140e:	2220      	movs	r2, #32
 8001410:	2100      	movs	r1, #0
 8001412:	2078      	movs	r0, #120	@ 0x78
 8001414:	f000 fb4c 	bl	8001ab0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x8D); //--set DC-DC enable
 8001418:	228d      	movs	r2, #141	@ 0x8d
 800141a:	2100      	movs	r1, #0
 800141c:	2078      	movs	r0, #120	@ 0x78
 800141e:	f000 fb47 	bl	8001ab0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x14); //
 8001422:	2214      	movs	r2, #20
 8001424:	2100      	movs	r1, #0
 8001426:	2078      	movs	r0, #120	@ 0x78
 8001428:	f000 fb42 	bl	8001ab0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xAF); //--turn on SSD1306 panel
 800142c:	22af      	movs	r2, #175	@ 0xaf
 800142e:	2100      	movs	r1, #0
 8001430:	2078      	movs	r0, #120	@ 0x78
 8001432:	f000 fb3d 	bl	8001ab0 <ssd1306_I2C_Write>


	SSD1306_WRITECOMMAND(SSD1306_DEACTIVATE_SCROLL);
 8001436:	222e      	movs	r2, #46	@ 0x2e
 8001438:	2100      	movs	r1, #0
 800143a:	2078      	movs	r0, #120	@ 0x78
 800143c:	f000 fb38 	bl	8001ab0 <ssd1306_I2C_Write>

	/* Clear screen */
	SSD1306_Fill(SSD1306_COLOR_BLACK);
 8001440:	2000      	movs	r0, #0
 8001442:	f000 f843 	bl	80014cc <SSD1306_Fill>

	/* Update screen */
	SSD1306_UpdateScreen();
 8001446:	f000 f813 	bl	8001470 <SSD1306_UpdateScreen>

	/* Set default values */
	SSD1306.CurrentX = 0;
 800144a:	4b08      	ldr	r3, [pc, #32]	@ (800146c <SSD1306_Init+0x184>)
 800144c:	2200      	movs	r2, #0
 800144e:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 8001450:	4b06      	ldr	r3, [pc, #24]	@ (800146c <SSD1306_Init+0x184>)
 8001452:	2200      	movs	r2, #0
 8001454:	805a      	strh	r2, [r3, #2]

	/* Initialized OK */
	SSD1306.Initialized = 1;
 8001456:	4b05      	ldr	r3, [pc, #20]	@ (800146c <SSD1306_Init+0x184>)
 8001458:	2201      	movs	r2, #1
 800145a:	715a      	strb	r2, [r3, #5]

	/* Return OK */
	return 1;
 800145c:	2301      	movs	r3, #1
}
 800145e:	4618      	mov	r0, r3
 8001460:	3708      	adds	r7, #8
 8001462:	46bd      	mov	sp, r7
 8001464:	bd80      	pop	{r7, pc}
 8001466:	bf00      	nop
 8001468:	20000080 	.word	0x20000080
 800146c:	200004e0 	.word	0x200004e0

08001470 <SSD1306_UpdateScreen>:

void SSD1306_UpdateScreen(void) {
 8001470:	b580      	push	{r7, lr}
 8001472:	b082      	sub	sp, #8
 8001474:	af00      	add	r7, sp, #0
	uint8_t m;

	for (m = 0; m < 8; m++) {
 8001476:	2300      	movs	r3, #0
 8001478:	71fb      	strb	r3, [r7, #7]
 800147a:	e01d      	b.n	80014b8 <SSD1306_UpdateScreen+0x48>
		SSD1306_WRITECOMMAND(0xB0 + m);
 800147c:	79fb      	ldrb	r3, [r7, #7]
 800147e:	3b50      	subs	r3, #80	@ 0x50
 8001480:	b2db      	uxtb	r3, r3
 8001482:	461a      	mov	r2, r3
 8001484:	2100      	movs	r1, #0
 8001486:	2078      	movs	r0, #120	@ 0x78
 8001488:	f000 fb12 	bl	8001ab0 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x00);
 800148c:	2200      	movs	r2, #0
 800148e:	2100      	movs	r1, #0
 8001490:	2078      	movs	r0, #120	@ 0x78
 8001492:	f000 fb0d 	bl	8001ab0 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x10);
 8001496:	2210      	movs	r2, #16
 8001498:	2100      	movs	r1, #0
 800149a:	2078      	movs	r0, #120	@ 0x78
 800149c:	f000 fb08 	bl	8001ab0 <ssd1306_I2C_Write>

		/* Write multi data */
		ssd1306_I2C_WriteMulti(SSD1306_I2C_ADDR, 0x40, &SSD1306_Buffer[SSD1306_WIDTH * m], SSD1306_WIDTH);
 80014a0:	79fb      	ldrb	r3, [r7, #7]
 80014a2:	01db      	lsls	r3, r3, #7
 80014a4:	4a08      	ldr	r2, [pc, #32]	@ (80014c8 <SSD1306_UpdateScreen+0x58>)
 80014a6:	441a      	add	r2, r3
 80014a8:	2380      	movs	r3, #128	@ 0x80
 80014aa:	2140      	movs	r1, #64	@ 0x40
 80014ac:	2078      	movs	r0, #120	@ 0x78
 80014ae:	f000 fa99 	bl	80019e4 <ssd1306_I2C_WriteMulti>
	for (m = 0; m < 8; m++) {
 80014b2:	79fb      	ldrb	r3, [r7, #7]
 80014b4:	3301      	adds	r3, #1
 80014b6:	71fb      	strb	r3, [r7, #7]
 80014b8:	79fb      	ldrb	r3, [r7, #7]
 80014ba:	2b07      	cmp	r3, #7
 80014bc:	d9de      	bls.n	800147c <SSD1306_UpdateScreen+0xc>
	}
}
 80014be:	bf00      	nop
 80014c0:	bf00      	nop
 80014c2:	3708      	adds	r7, #8
 80014c4:	46bd      	mov	sp, r7
 80014c6:	bd80      	pop	{r7, pc}
 80014c8:	200000e0 	.word	0x200000e0

080014cc <SSD1306_Fill>:
	for (i = 0; i < sizeof(SSD1306_Buffer); i++) {
		SSD1306_Buffer[i] = ~SSD1306_Buffer[i];
	}
}

void SSD1306_Fill(SSD1306_COLOR_t color) {
 80014cc:	b580      	push	{r7, lr}
 80014ce:	b082      	sub	sp, #8
 80014d0:	af00      	add	r7, sp, #0
 80014d2:	4603      	mov	r3, r0
 80014d4:	71fb      	strb	r3, [r7, #7]
	/* Set memory */
	memset(SSD1306_Buffer, (color == SSD1306_COLOR_BLACK) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 80014d6:	79fb      	ldrb	r3, [r7, #7]
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d101      	bne.n	80014e0 <SSD1306_Fill+0x14>
 80014dc:	2300      	movs	r3, #0
 80014de:	e000      	b.n	80014e2 <SSD1306_Fill+0x16>
 80014e0:	23ff      	movs	r3, #255	@ 0xff
 80014e2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80014e6:	4619      	mov	r1, r3
 80014e8:	4803      	ldr	r0, [pc, #12]	@ (80014f8 <SSD1306_Fill+0x2c>)
 80014ea:	f004 f933 	bl	8005754 <memset>
}
 80014ee:	bf00      	nop
 80014f0:	3708      	adds	r7, #8
 80014f2:	46bd      	mov	sp, r7
 80014f4:	bd80      	pop	{r7, pc}
 80014f6:	bf00      	nop
 80014f8:	200000e0 	.word	0x200000e0

080014fc <SSD1306_DrawPixel>:

void SSD1306_DrawPixel(uint16_t x, uint16_t y, SSD1306_COLOR_t color) {
 80014fc:	b480      	push	{r7}
 80014fe:	b083      	sub	sp, #12
 8001500:	af00      	add	r7, sp, #0
 8001502:	4603      	mov	r3, r0
 8001504:	80fb      	strh	r3, [r7, #6]
 8001506:	460b      	mov	r3, r1
 8001508:	80bb      	strh	r3, [r7, #4]
 800150a:	4613      	mov	r3, r2
 800150c:	70fb      	strb	r3, [r7, #3]
	if (
 800150e:	88fb      	ldrh	r3, [r7, #6]
 8001510:	2b7f      	cmp	r3, #127	@ 0x7f
 8001512:	d848      	bhi.n	80015a6 <SSD1306_DrawPixel+0xaa>
		x >= SSD1306_WIDTH ||
 8001514:	88bb      	ldrh	r3, [r7, #4]
 8001516:	2b3f      	cmp	r3, #63	@ 0x3f
 8001518:	d845      	bhi.n	80015a6 <SSD1306_DrawPixel+0xaa>
		/* Error */
		return;
	}

	/* Check if pixels are inverted */
	if (SSD1306.Inverted) {
 800151a:	4b25      	ldr	r3, [pc, #148]	@ (80015b0 <SSD1306_DrawPixel+0xb4>)
 800151c:	791b      	ldrb	r3, [r3, #4]
 800151e:	2b00      	cmp	r3, #0
 8001520:	d006      	beq.n	8001530 <SSD1306_DrawPixel+0x34>
		color = (SSD1306_COLOR_t)!color;
 8001522:	78fb      	ldrb	r3, [r7, #3]
 8001524:	2b00      	cmp	r3, #0
 8001526:	bf0c      	ite	eq
 8001528:	2301      	moveq	r3, #1
 800152a:	2300      	movne	r3, #0
 800152c:	b2db      	uxtb	r3, r3
 800152e:	70fb      	strb	r3, [r7, #3]
	}

	/* Set color */
	if (color == SSD1306_COLOR_WHITE) {
 8001530:	78fb      	ldrb	r3, [r7, #3]
 8001532:	2b01      	cmp	r3, #1
 8001534:	d11a      	bne.n	800156c <SSD1306_DrawPixel+0x70>
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8001536:	88fa      	ldrh	r2, [r7, #6]
 8001538:	88bb      	ldrh	r3, [r7, #4]
 800153a:	08db      	lsrs	r3, r3, #3
 800153c:	b298      	uxth	r0, r3
 800153e:	4603      	mov	r3, r0
 8001540:	01db      	lsls	r3, r3, #7
 8001542:	4413      	add	r3, r2
 8001544:	4a1b      	ldr	r2, [pc, #108]	@ (80015b4 <SSD1306_DrawPixel+0xb8>)
 8001546:	5cd3      	ldrb	r3, [r2, r3]
 8001548:	b25a      	sxtb	r2, r3
 800154a:	88bb      	ldrh	r3, [r7, #4]
 800154c:	f003 0307 	and.w	r3, r3, #7
 8001550:	2101      	movs	r1, #1
 8001552:	fa01 f303 	lsl.w	r3, r1, r3
 8001556:	b25b      	sxtb	r3, r3
 8001558:	4313      	orrs	r3, r2
 800155a:	b259      	sxtb	r1, r3
 800155c:	88fa      	ldrh	r2, [r7, #6]
 800155e:	4603      	mov	r3, r0
 8001560:	01db      	lsls	r3, r3, #7
 8001562:	4413      	add	r3, r2
 8001564:	b2c9      	uxtb	r1, r1
 8001566:	4a13      	ldr	r2, [pc, #76]	@ (80015b4 <SSD1306_DrawPixel+0xb8>)
 8001568:	54d1      	strb	r1, [r2, r3]
 800156a:	e01d      	b.n	80015a8 <SSD1306_DrawPixel+0xac>
	} else {
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 800156c:	88fa      	ldrh	r2, [r7, #6]
 800156e:	88bb      	ldrh	r3, [r7, #4]
 8001570:	08db      	lsrs	r3, r3, #3
 8001572:	b298      	uxth	r0, r3
 8001574:	4603      	mov	r3, r0
 8001576:	01db      	lsls	r3, r3, #7
 8001578:	4413      	add	r3, r2
 800157a:	4a0e      	ldr	r2, [pc, #56]	@ (80015b4 <SSD1306_DrawPixel+0xb8>)
 800157c:	5cd3      	ldrb	r3, [r2, r3]
 800157e:	b25a      	sxtb	r2, r3
 8001580:	88bb      	ldrh	r3, [r7, #4]
 8001582:	f003 0307 	and.w	r3, r3, #7
 8001586:	2101      	movs	r1, #1
 8001588:	fa01 f303 	lsl.w	r3, r1, r3
 800158c:	b25b      	sxtb	r3, r3
 800158e:	43db      	mvns	r3, r3
 8001590:	b25b      	sxtb	r3, r3
 8001592:	4013      	ands	r3, r2
 8001594:	b259      	sxtb	r1, r3
 8001596:	88fa      	ldrh	r2, [r7, #6]
 8001598:	4603      	mov	r3, r0
 800159a:	01db      	lsls	r3, r3, #7
 800159c:	4413      	add	r3, r2
 800159e:	b2c9      	uxtb	r1, r1
 80015a0:	4a04      	ldr	r2, [pc, #16]	@ (80015b4 <SSD1306_DrawPixel+0xb8>)
 80015a2:	54d1      	strb	r1, [r2, r3]
 80015a4:	e000      	b.n	80015a8 <SSD1306_DrawPixel+0xac>
		return;
 80015a6:	bf00      	nop
	}
}
 80015a8:	370c      	adds	r7, #12
 80015aa:	46bd      	mov	sp, r7
 80015ac:	bc80      	pop	{r7}
 80015ae:	4770      	bx	lr
 80015b0:	200004e0 	.word	0x200004e0
 80015b4:	200000e0 	.word	0x200000e0

080015b8 <SSD1306_GotoXY>:

void SSD1306_GotoXY(uint16_t x, uint16_t y) {
 80015b8:	b480      	push	{r7}
 80015ba:	b083      	sub	sp, #12
 80015bc:	af00      	add	r7, sp, #0
 80015be:	4603      	mov	r3, r0
 80015c0:	460a      	mov	r2, r1
 80015c2:	80fb      	strh	r3, [r7, #6]
 80015c4:	4613      	mov	r3, r2
 80015c6:	80bb      	strh	r3, [r7, #4]
	/* Set write pointers */
	SSD1306.CurrentX = x;
 80015c8:	4a05      	ldr	r2, [pc, #20]	@ (80015e0 <SSD1306_GotoXY+0x28>)
 80015ca:	88fb      	ldrh	r3, [r7, #6]
 80015cc:	8013      	strh	r3, [r2, #0]
	SSD1306.CurrentY = y;
 80015ce:	4a04      	ldr	r2, [pc, #16]	@ (80015e0 <SSD1306_GotoXY+0x28>)
 80015d0:	88bb      	ldrh	r3, [r7, #4]
 80015d2:	8053      	strh	r3, [r2, #2]
}
 80015d4:	bf00      	nop
 80015d6:	370c      	adds	r7, #12
 80015d8:	46bd      	mov	sp, r7
 80015da:	bc80      	pop	{r7}
 80015dc:	4770      	bx	lr
 80015de:	bf00      	nop
 80015e0:	200004e0 	.word	0x200004e0

080015e4 <SSD1306_Putc>:

char SSD1306_Putc(char ch, FontDef_t* Font, SSD1306_COLOR_t color) {
 80015e4:	b580      	push	{r7, lr}
 80015e6:	b086      	sub	sp, #24
 80015e8:	af00      	add	r7, sp, #0
 80015ea:	4603      	mov	r3, r0
 80015ec:	6039      	str	r1, [r7, #0]
 80015ee:	71fb      	strb	r3, [r7, #7]
 80015f0:	4613      	mov	r3, r2
 80015f2:	71bb      	strb	r3, [r7, #6]
	uint32_t i, b, j;

	/* Check available space in LCD */
	if (
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 80015f4:	4b39      	ldr	r3, [pc, #228]	@ (80016dc <SSD1306_Putc+0xf8>)
 80015f6:	881b      	ldrh	r3, [r3, #0]
 80015f8:	461a      	mov	r2, r3
 80015fa:	683b      	ldr	r3, [r7, #0]
 80015fc:	781b      	ldrb	r3, [r3, #0]
 80015fe:	4413      	add	r3, r2
	if (
 8001600:	2b7f      	cmp	r3, #127	@ 0x7f
 8001602:	dc07      	bgt.n	8001614 <SSD1306_Putc+0x30>
		SSD1306_HEIGHT <= (SSD1306.CurrentY + Font->FontHeight)
 8001604:	4b35      	ldr	r3, [pc, #212]	@ (80016dc <SSD1306_Putc+0xf8>)
 8001606:	885b      	ldrh	r3, [r3, #2]
 8001608:	461a      	mov	r2, r3
 800160a:	683b      	ldr	r3, [r7, #0]
 800160c:	785b      	ldrb	r3, [r3, #1]
 800160e:	4413      	add	r3, r2
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8001610:	2b3f      	cmp	r3, #63	@ 0x3f
 8001612:	dd01      	ble.n	8001618 <SSD1306_Putc+0x34>
	) {
		/* Error */
		return 0;
 8001614:	2300      	movs	r3, #0
 8001616:	e05d      	b.n	80016d4 <SSD1306_Putc+0xf0>
	}

	/* Go through font */
	for (i = 0; i < Font->FontHeight; i++) {
 8001618:	2300      	movs	r3, #0
 800161a:	617b      	str	r3, [r7, #20]
 800161c:	e04b      	b.n	80016b6 <SSD1306_Putc+0xd2>
		b = Font->data[(ch - 32) * Font->FontHeight + i];
 800161e:	683b      	ldr	r3, [r7, #0]
 8001620:	685a      	ldr	r2, [r3, #4]
 8001622:	79fb      	ldrb	r3, [r7, #7]
 8001624:	3b20      	subs	r3, #32
 8001626:	6839      	ldr	r1, [r7, #0]
 8001628:	7849      	ldrb	r1, [r1, #1]
 800162a:	fb01 f303 	mul.w	r3, r1, r3
 800162e:	4619      	mov	r1, r3
 8001630:	697b      	ldr	r3, [r7, #20]
 8001632:	440b      	add	r3, r1
 8001634:	005b      	lsls	r3, r3, #1
 8001636:	4413      	add	r3, r2
 8001638:	881b      	ldrh	r3, [r3, #0]
 800163a:	60fb      	str	r3, [r7, #12]
		for (j = 0; j < Font->FontWidth; j++) {
 800163c:	2300      	movs	r3, #0
 800163e:	613b      	str	r3, [r7, #16]
 8001640:	e030      	b.n	80016a4 <SSD1306_Putc+0xc0>
			if ((b << j) & 0x8000) {
 8001642:	68fa      	ldr	r2, [r7, #12]
 8001644:	693b      	ldr	r3, [r7, #16]
 8001646:	fa02 f303 	lsl.w	r3, r2, r3
 800164a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800164e:	2b00      	cmp	r3, #0
 8001650:	d010      	beq.n	8001674 <SSD1306_Putc+0x90>
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t) color);
 8001652:	4b22      	ldr	r3, [pc, #136]	@ (80016dc <SSD1306_Putc+0xf8>)
 8001654:	881a      	ldrh	r2, [r3, #0]
 8001656:	693b      	ldr	r3, [r7, #16]
 8001658:	b29b      	uxth	r3, r3
 800165a:	4413      	add	r3, r2
 800165c:	b298      	uxth	r0, r3
 800165e:	4b1f      	ldr	r3, [pc, #124]	@ (80016dc <SSD1306_Putc+0xf8>)
 8001660:	885a      	ldrh	r2, [r3, #2]
 8001662:	697b      	ldr	r3, [r7, #20]
 8001664:	b29b      	uxth	r3, r3
 8001666:	4413      	add	r3, r2
 8001668:	b29b      	uxth	r3, r3
 800166a:	79ba      	ldrb	r2, [r7, #6]
 800166c:	4619      	mov	r1, r3
 800166e:	f7ff ff45 	bl	80014fc <SSD1306_DrawPixel>
 8001672:	e014      	b.n	800169e <SSD1306_Putc+0xba>
			} else {
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t)!color);
 8001674:	4b19      	ldr	r3, [pc, #100]	@ (80016dc <SSD1306_Putc+0xf8>)
 8001676:	881a      	ldrh	r2, [r3, #0]
 8001678:	693b      	ldr	r3, [r7, #16]
 800167a:	b29b      	uxth	r3, r3
 800167c:	4413      	add	r3, r2
 800167e:	b298      	uxth	r0, r3
 8001680:	4b16      	ldr	r3, [pc, #88]	@ (80016dc <SSD1306_Putc+0xf8>)
 8001682:	885a      	ldrh	r2, [r3, #2]
 8001684:	697b      	ldr	r3, [r7, #20]
 8001686:	b29b      	uxth	r3, r3
 8001688:	4413      	add	r3, r2
 800168a:	b299      	uxth	r1, r3
 800168c:	79bb      	ldrb	r3, [r7, #6]
 800168e:	2b00      	cmp	r3, #0
 8001690:	bf0c      	ite	eq
 8001692:	2301      	moveq	r3, #1
 8001694:	2300      	movne	r3, #0
 8001696:	b2db      	uxtb	r3, r3
 8001698:	461a      	mov	r2, r3
 800169a:	f7ff ff2f 	bl	80014fc <SSD1306_DrawPixel>
		for (j = 0; j < Font->FontWidth; j++) {
 800169e:	693b      	ldr	r3, [r7, #16]
 80016a0:	3301      	adds	r3, #1
 80016a2:	613b      	str	r3, [r7, #16]
 80016a4:	683b      	ldr	r3, [r7, #0]
 80016a6:	781b      	ldrb	r3, [r3, #0]
 80016a8:	461a      	mov	r2, r3
 80016aa:	693b      	ldr	r3, [r7, #16]
 80016ac:	4293      	cmp	r3, r2
 80016ae:	d3c8      	bcc.n	8001642 <SSD1306_Putc+0x5e>
	for (i = 0; i < Font->FontHeight; i++) {
 80016b0:	697b      	ldr	r3, [r7, #20]
 80016b2:	3301      	adds	r3, #1
 80016b4:	617b      	str	r3, [r7, #20]
 80016b6:	683b      	ldr	r3, [r7, #0]
 80016b8:	785b      	ldrb	r3, [r3, #1]
 80016ba:	461a      	mov	r2, r3
 80016bc:	697b      	ldr	r3, [r7, #20]
 80016be:	4293      	cmp	r3, r2
 80016c0:	d3ad      	bcc.n	800161e <SSD1306_Putc+0x3a>
			}
		}
	}

	/* Increase pointer */
	SSD1306.CurrentX += Font->FontWidth;
 80016c2:	4b06      	ldr	r3, [pc, #24]	@ (80016dc <SSD1306_Putc+0xf8>)
 80016c4:	881b      	ldrh	r3, [r3, #0]
 80016c6:	683a      	ldr	r2, [r7, #0]
 80016c8:	7812      	ldrb	r2, [r2, #0]
 80016ca:	4413      	add	r3, r2
 80016cc:	b29a      	uxth	r2, r3
 80016ce:	4b03      	ldr	r3, [pc, #12]	@ (80016dc <SSD1306_Putc+0xf8>)
 80016d0:	801a      	strh	r2, [r3, #0]

	/* Return character written */
	return ch;
 80016d2:	79fb      	ldrb	r3, [r7, #7]
}
 80016d4:	4618      	mov	r0, r3
 80016d6:	3718      	adds	r7, #24
 80016d8:	46bd      	mov	sp, r7
 80016da:	bd80      	pop	{r7, pc}
 80016dc:	200004e0 	.word	0x200004e0

080016e0 <SSD1306_Puts>:

char SSD1306_Puts(char* str, FontDef_t* Font, SSD1306_COLOR_t color) {
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b084      	sub	sp, #16
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	60f8      	str	r0, [r7, #12]
 80016e8:	60b9      	str	r1, [r7, #8]
 80016ea:	4613      	mov	r3, r2
 80016ec:	71fb      	strb	r3, [r7, #7]
	/* Write characters */
	while (*str) {
 80016ee:	e012      	b.n	8001716 <SSD1306_Puts+0x36>
		/* Write character by character */
		if (SSD1306_Putc(*str, Font, color) != *str) {
 80016f0:	68fb      	ldr	r3, [r7, #12]
 80016f2:	781b      	ldrb	r3, [r3, #0]
 80016f4:	79fa      	ldrb	r2, [r7, #7]
 80016f6:	68b9      	ldr	r1, [r7, #8]
 80016f8:	4618      	mov	r0, r3
 80016fa:	f7ff ff73 	bl	80015e4 <SSD1306_Putc>
 80016fe:	4603      	mov	r3, r0
 8001700:	461a      	mov	r2, r3
 8001702:	68fb      	ldr	r3, [r7, #12]
 8001704:	781b      	ldrb	r3, [r3, #0]
 8001706:	429a      	cmp	r2, r3
 8001708:	d002      	beq.n	8001710 <SSD1306_Puts+0x30>
			/* Return error */
			return *str;
 800170a:	68fb      	ldr	r3, [r7, #12]
 800170c:	781b      	ldrb	r3, [r3, #0]
 800170e:	e008      	b.n	8001722 <SSD1306_Puts+0x42>
		}

		/* Increase string pointer */
		str++;
 8001710:	68fb      	ldr	r3, [r7, #12]
 8001712:	3301      	adds	r3, #1
 8001714:	60fb      	str	r3, [r7, #12]
	while (*str) {
 8001716:	68fb      	ldr	r3, [r7, #12]
 8001718:	781b      	ldrb	r3, [r3, #0]
 800171a:	2b00      	cmp	r3, #0
 800171c:	d1e8      	bne.n	80016f0 <SSD1306_Puts+0x10>
	}

	/* Everything OK, zero should be returned */
	return *str;
 800171e:	68fb      	ldr	r3, [r7, #12]
 8001720:	781b      	ldrb	r3, [r3, #0]
}
 8001722:	4618      	mov	r0, r3
 8001724:	3710      	adds	r7, #16
 8001726:	46bd      	mov	sp, r7
 8001728:	bd80      	pop	{r7, pc}

0800172a <SSD1306_DrawLine>:


void SSD1306_DrawLine(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, SSD1306_COLOR_t c) {
 800172a:	b590      	push	{r4, r7, lr}
 800172c:	b087      	sub	sp, #28
 800172e:	af00      	add	r7, sp, #0
 8001730:	4604      	mov	r4, r0
 8001732:	4608      	mov	r0, r1
 8001734:	4611      	mov	r1, r2
 8001736:	461a      	mov	r2, r3
 8001738:	4623      	mov	r3, r4
 800173a:	80fb      	strh	r3, [r7, #6]
 800173c:	4603      	mov	r3, r0
 800173e:	80bb      	strh	r3, [r7, #4]
 8001740:	460b      	mov	r3, r1
 8001742:	807b      	strh	r3, [r7, #2]
 8001744:	4613      	mov	r3, r2
 8001746:	803b      	strh	r3, [r7, #0]
	int16_t dx, dy, sx, sy, err, e2, i, tmp;

	/* Check for overflow */
	if (x0 >= SSD1306_WIDTH) {
 8001748:	88fb      	ldrh	r3, [r7, #6]
 800174a:	2b7f      	cmp	r3, #127	@ 0x7f
 800174c:	d901      	bls.n	8001752 <SSD1306_DrawLine+0x28>
		x0 = SSD1306_WIDTH - 1;
 800174e:	237f      	movs	r3, #127	@ 0x7f
 8001750:	80fb      	strh	r3, [r7, #6]
	}
	if (x1 >= SSD1306_WIDTH) {
 8001752:	887b      	ldrh	r3, [r7, #2]
 8001754:	2b7f      	cmp	r3, #127	@ 0x7f
 8001756:	d901      	bls.n	800175c <SSD1306_DrawLine+0x32>
		x1 = SSD1306_WIDTH - 1;
 8001758:	237f      	movs	r3, #127	@ 0x7f
 800175a:	807b      	strh	r3, [r7, #2]
	}
	if (y0 >= SSD1306_HEIGHT) {
 800175c:	88bb      	ldrh	r3, [r7, #4]
 800175e:	2b3f      	cmp	r3, #63	@ 0x3f
 8001760:	d901      	bls.n	8001766 <SSD1306_DrawLine+0x3c>
		y0 = SSD1306_HEIGHT - 1;
 8001762:	233f      	movs	r3, #63	@ 0x3f
 8001764:	80bb      	strh	r3, [r7, #4]
	}
	if (y1 >= SSD1306_HEIGHT) {
 8001766:	883b      	ldrh	r3, [r7, #0]
 8001768:	2b3f      	cmp	r3, #63	@ 0x3f
 800176a:	d901      	bls.n	8001770 <SSD1306_DrawLine+0x46>
		y1 = SSD1306_HEIGHT - 1;
 800176c:	233f      	movs	r3, #63	@ 0x3f
 800176e:	803b      	strh	r3, [r7, #0]
	}

	dx = (x0 < x1) ? (x1 - x0) : (x0 - x1);
 8001770:	88fa      	ldrh	r2, [r7, #6]
 8001772:	887b      	ldrh	r3, [r7, #2]
 8001774:	429a      	cmp	r2, r3
 8001776:	d205      	bcs.n	8001784 <SSD1306_DrawLine+0x5a>
 8001778:	887a      	ldrh	r2, [r7, #2]
 800177a:	88fb      	ldrh	r3, [r7, #6]
 800177c:	1ad3      	subs	r3, r2, r3
 800177e:	b29b      	uxth	r3, r3
 8001780:	b21b      	sxth	r3, r3
 8001782:	e004      	b.n	800178e <SSD1306_DrawLine+0x64>
 8001784:	88fa      	ldrh	r2, [r7, #6]
 8001786:	887b      	ldrh	r3, [r7, #2]
 8001788:	1ad3      	subs	r3, r2, r3
 800178a:	b29b      	uxth	r3, r3
 800178c:	b21b      	sxth	r3, r3
 800178e:	827b      	strh	r3, [r7, #18]
	dy = (y0 < y1) ? (y1 - y0) : (y0 - y1);
 8001790:	88ba      	ldrh	r2, [r7, #4]
 8001792:	883b      	ldrh	r3, [r7, #0]
 8001794:	429a      	cmp	r2, r3
 8001796:	d205      	bcs.n	80017a4 <SSD1306_DrawLine+0x7a>
 8001798:	883a      	ldrh	r2, [r7, #0]
 800179a:	88bb      	ldrh	r3, [r7, #4]
 800179c:	1ad3      	subs	r3, r2, r3
 800179e:	b29b      	uxth	r3, r3
 80017a0:	b21b      	sxth	r3, r3
 80017a2:	e004      	b.n	80017ae <SSD1306_DrawLine+0x84>
 80017a4:	88ba      	ldrh	r2, [r7, #4]
 80017a6:	883b      	ldrh	r3, [r7, #0]
 80017a8:	1ad3      	subs	r3, r2, r3
 80017aa:	b29b      	uxth	r3, r3
 80017ac:	b21b      	sxth	r3, r3
 80017ae:	823b      	strh	r3, [r7, #16]
	sx = (x0 < x1) ? 1 : -1;
 80017b0:	88fa      	ldrh	r2, [r7, #6]
 80017b2:	887b      	ldrh	r3, [r7, #2]
 80017b4:	429a      	cmp	r2, r3
 80017b6:	d201      	bcs.n	80017bc <SSD1306_DrawLine+0x92>
 80017b8:	2301      	movs	r3, #1
 80017ba:	e001      	b.n	80017c0 <SSD1306_DrawLine+0x96>
 80017bc:	f04f 33ff 	mov.w	r3, #4294967295
 80017c0:	81fb      	strh	r3, [r7, #14]
	sy = (y0 < y1) ? 1 : -1;
 80017c2:	88ba      	ldrh	r2, [r7, #4]
 80017c4:	883b      	ldrh	r3, [r7, #0]
 80017c6:	429a      	cmp	r2, r3
 80017c8:	d201      	bcs.n	80017ce <SSD1306_DrawLine+0xa4>
 80017ca:	2301      	movs	r3, #1
 80017cc:	e001      	b.n	80017d2 <SSD1306_DrawLine+0xa8>
 80017ce:	f04f 33ff 	mov.w	r3, #4294967295
 80017d2:	81bb      	strh	r3, [r7, #12]
	err = ((dx > dy) ? dx : -dy) / 2;
 80017d4:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 80017d8:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80017dc:	429a      	cmp	r2, r3
 80017de:	dd06      	ble.n	80017ee <SSD1306_DrawLine+0xc4>
 80017e0:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80017e4:	0fda      	lsrs	r2, r3, #31
 80017e6:	4413      	add	r3, r2
 80017e8:	105b      	asrs	r3, r3, #1
 80017ea:	b21b      	sxth	r3, r3
 80017ec:	e006      	b.n	80017fc <SSD1306_DrawLine+0xd2>
 80017ee:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80017f2:	0fda      	lsrs	r2, r3, #31
 80017f4:	4413      	add	r3, r2
 80017f6:	105b      	asrs	r3, r3, #1
 80017f8:	425b      	negs	r3, r3
 80017fa:	b21b      	sxth	r3, r3
 80017fc:	82fb      	strh	r3, [r7, #22]

	if (dx == 0) {
 80017fe:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001802:	2b00      	cmp	r3, #0
 8001804:	d129      	bne.n	800185a <SSD1306_DrawLine+0x130>
		if (y1 < y0) {
 8001806:	883a      	ldrh	r2, [r7, #0]
 8001808:	88bb      	ldrh	r3, [r7, #4]
 800180a:	429a      	cmp	r2, r3
 800180c:	d205      	bcs.n	800181a <SSD1306_DrawLine+0xf0>
			tmp = y1;
 800180e:	883b      	ldrh	r3, [r7, #0]
 8001810:	813b      	strh	r3, [r7, #8]
			y1 = y0;
 8001812:	88bb      	ldrh	r3, [r7, #4]
 8001814:	803b      	strh	r3, [r7, #0]
			y0 = tmp;
 8001816:	893b      	ldrh	r3, [r7, #8]
 8001818:	80bb      	strh	r3, [r7, #4]
		}

		if (x1 < x0) {
 800181a:	887a      	ldrh	r2, [r7, #2]
 800181c:	88fb      	ldrh	r3, [r7, #6]
 800181e:	429a      	cmp	r2, r3
 8001820:	d205      	bcs.n	800182e <SSD1306_DrawLine+0x104>
			tmp = x1;
 8001822:	887b      	ldrh	r3, [r7, #2]
 8001824:	813b      	strh	r3, [r7, #8]
			x1 = x0;
 8001826:	88fb      	ldrh	r3, [r7, #6]
 8001828:	807b      	strh	r3, [r7, #2]
			x0 = tmp;
 800182a:	893b      	ldrh	r3, [r7, #8]
 800182c:	80fb      	strh	r3, [r7, #6]
		}

		/* Vertical line */
		for (i = y0; i <= y1; i++) {
 800182e:	88bb      	ldrh	r3, [r7, #4]
 8001830:	82bb      	strh	r3, [r7, #20]
 8001832:	e00c      	b.n	800184e <SSD1306_DrawLine+0x124>
			SSD1306_DrawPixel(x0, i, c);
 8001834:	8ab9      	ldrh	r1, [r7, #20]
 8001836:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 800183a:	88fb      	ldrh	r3, [r7, #6]
 800183c:	4618      	mov	r0, r3
 800183e:	f7ff fe5d 	bl	80014fc <SSD1306_DrawPixel>
		for (i = y0; i <= y1; i++) {
 8001842:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001846:	b29b      	uxth	r3, r3
 8001848:	3301      	adds	r3, #1
 800184a:	b29b      	uxth	r3, r3
 800184c:	82bb      	strh	r3, [r7, #20]
 800184e:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8001852:	883b      	ldrh	r3, [r7, #0]
 8001854:	429a      	cmp	r2, r3
 8001856:	dded      	ble.n	8001834 <SSD1306_DrawLine+0x10a>
		}

		/* Return from function */
		return;
 8001858:	e05f      	b.n	800191a <SSD1306_DrawLine+0x1f0>
	}

	if (dy == 0) {
 800185a:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800185e:	2b00      	cmp	r3, #0
 8001860:	d129      	bne.n	80018b6 <SSD1306_DrawLine+0x18c>
		if (y1 < y0) {
 8001862:	883a      	ldrh	r2, [r7, #0]
 8001864:	88bb      	ldrh	r3, [r7, #4]
 8001866:	429a      	cmp	r2, r3
 8001868:	d205      	bcs.n	8001876 <SSD1306_DrawLine+0x14c>
			tmp = y1;
 800186a:	883b      	ldrh	r3, [r7, #0]
 800186c:	813b      	strh	r3, [r7, #8]
			y1 = y0;
 800186e:	88bb      	ldrh	r3, [r7, #4]
 8001870:	803b      	strh	r3, [r7, #0]
			y0 = tmp;
 8001872:	893b      	ldrh	r3, [r7, #8]
 8001874:	80bb      	strh	r3, [r7, #4]
		}

		if (x1 < x0) {
 8001876:	887a      	ldrh	r2, [r7, #2]
 8001878:	88fb      	ldrh	r3, [r7, #6]
 800187a:	429a      	cmp	r2, r3
 800187c:	d205      	bcs.n	800188a <SSD1306_DrawLine+0x160>
			tmp = x1;
 800187e:	887b      	ldrh	r3, [r7, #2]
 8001880:	813b      	strh	r3, [r7, #8]
			x1 = x0;
 8001882:	88fb      	ldrh	r3, [r7, #6]
 8001884:	807b      	strh	r3, [r7, #2]
			x0 = tmp;
 8001886:	893b      	ldrh	r3, [r7, #8]
 8001888:	80fb      	strh	r3, [r7, #6]
		}

		/* Horizontal line */
		for (i = x0; i <= x1; i++) {
 800188a:	88fb      	ldrh	r3, [r7, #6]
 800188c:	82bb      	strh	r3, [r7, #20]
 800188e:	e00c      	b.n	80018aa <SSD1306_DrawLine+0x180>
			SSD1306_DrawPixel(i, y0, c);
 8001890:	8abb      	ldrh	r3, [r7, #20]
 8001892:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8001896:	88b9      	ldrh	r1, [r7, #4]
 8001898:	4618      	mov	r0, r3
 800189a:	f7ff fe2f 	bl	80014fc <SSD1306_DrawPixel>
		for (i = x0; i <= x1; i++) {
 800189e:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80018a2:	b29b      	uxth	r3, r3
 80018a4:	3301      	adds	r3, #1
 80018a6:	b29b      	uxth	r3, r3
 80018a8:	82bb      	strh	r3, [r7, #20]
 80018aa:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 80018ae:	887b      	ldrh	r3, [r7, #2]
 80018b0:	429a      	cmp	r2, r3
 80018b2:	dded      	ble.n	8001890 <SSD1306_DrawLine+0x166>
		}

		/* Return from function */
		return;
 80018b4:	e031      	b.n	800191a <SSD1306_DrawLine+0x1f0>
	}

	while (1) {
		SSD1306_DrawPixel(x0, y0, c);
 80018b6:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 80018ba:	88b9      	ldrh	r1, [r7, #4]
 80018bc:	88fb      	ldrh	r3, [r7, #6]
 80018be:	4618      	mov	r0, r3
 80018c0:	f7ff fe1c 	bl	80014fc <SSD1306_DrawPixel>
		if (x0 == x1 && y0 == y1) {
 80018c4:	88fa      	ldrh	r2, [r7, #6]
 80018c6:	887b      	ldrh	r3, [r7, #2]
 80018c8:	429a      	cmp	r2, r3
 80018ca:	d103      	bne.n	80018d4 <SSD1306_DrawLine+0x1aa>
 80018cc:	88ba      	ldrh	r2, [r7, #4]
 80018ce:	883b      	ldrh	r3, [r7, #0]
 80018d0:	429a      	cmp	r2, r3
 80018d2:	d021      	beq.n	8001918 <SSD1306_DrawLine+0x1ee>
			break;
		}
		e2 = err;
 80018d4:	8afb      	ldrh	r3, [r7, #22]
 80018d6:	817b      	strh	r3, [r7, #10]
		if (e2 > -dx) {
 80018d8:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 80018dc:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80018e0:	425b      	negs	r3, r3
 80018e2:	429a      	cmp	r2, r3
 80018e4:	dd08      	ble.n	80018f8 <SSD1306_DrawLine+0x1ce>
			err -= dy;
 80018e6:	8afa      	ldrh	r2, [r7, #22]
 80018e8:	8a3b      	ldrh	r3, [r7, #16]
 80018ea:	1ad3      	subs	r3, r2, r3
 80018ec:	b29b      	uxth	r3, r3
 80018ee:	82fb      	strh	r3, [r7, #22]
			x0 += sx;
 80018f0:	89fa      	ldrh	r2, [r7, #14]
 80018f2:	88fb      	ldrh	r3, [r7, #6]
 80018f4:	4413      	add	r3, r2
 80018f6:	80fb      	strh	r3, [r7, #6]
		}
		if (e2 < dy) {
 80018f8:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 80018fc:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8001900:	429a      	cmp	r2, r3
 8001902:	dad8      	bge.n	80018b6 <SSD1306_DrawLine+0x18c>
			err += dx;
 8001904:	8afa      	ldrh	r2, [r7, #22]
 8001906:	8a7b      	ldrh	r3, [r7, #18]
 8001908:	4413      	add	r3, r2
 800190a:	b29b      	uxth	r3, r3
 800190c:	82fb      	strh	r3, [r7, #22]
			y0 += sy;
 800190e:	89ba      	ldrh	r2, [r7, #12]
 8001910:	88bb      	ldrh	r3, [r7, #4]
 8001912:	4413      	add	r3, r2
 8001914:	80bb      	strh	r3, [r7, #4]
		SSD1306_DrawPixel(x0, y0, c);
 8001916:	e7ce      	b.n	80018b6 <SSD1306_DrawLine+0x18c>
			break;
 8001918:	bf00      	nop
		}
	}
}
 800191a:	371c      	adds	r7, #28
 800191c:	46bd      	mov	sp, r7
 800191e:	bd90      	pop	{r4, r7, pc}

08001920 <SSD1306_DrawFilledRectangle>:
	SSD1306_DrawLine(x, y + h, x + w, y + h, c); /* Bottom line */
	SSD1306_DrawLine(x, y, x, y + h, c);         /* Left line */
	SSD1306_DrawLine(x + w, y, x + w, y + h, c); /* Right line */
}

void SSD1306_DrawFilledRectangle(uint16_t x, uint16_t y, uint16_t w, uint16_t h, SSD1306_COLOR_t c) {
 8001920:	b590      	push	{r4, r7, lr}
 8001922:	b087      	sub	sp, #28
 8001924:	af02      	add	r7, sp, #8
 8001926:	4604      	mov	r4, r0
 8001928:	4608      	mov	r0, r1
 800192a:	4611      	mov	r1, r2
 800192c:	461a      	mov	r2, r3
 800192e:	4623      	mov	r3, r4
 8001930:	80fb      	strh	r3, [r7, #6]
 8001932:	4603      	mov	r3, r0
 8001934:	80bb      	strh	r3, [r7, #4]
 8001936:	460b      	mov	r3, r1
 8001938:	807b      	strh	r3, [r7, #2]
 800193a:	4613      	mov	r3, r2
 800193c:	803b      	strh	r3, [r7, #0]
	uint8_t i;

	/* Check input parameters */
	if (
 800193e:	88fb      	ldrh	r3, [r7, #6]
 8001940:	2b7f      	cmp	r3, #127	@ 0x7f
 8001942:	d836      	bhi.n	80019b2 <SSD1306_DrawFilledRectangle+0x92>
		x >= SSD1306_WIDTH ||
 8001944:	88bb      	ldrh	r3, [r7, #4]
 8001946:	2b3f      	cmp	r3, #63	@ 0x3f
 8001948:	d833      	bhi.n	80019b2 <SSD1306_DrawFilledRectangle+0x92>
		/* Return error */
		return;
	}

	/* Check width and height */
	if ((x + w) >= SSD1306_WIDTH) {
 800194a:	88fa      	ldrh	r2, [r7, #6]
 800194c:	887b      	ldrh	r3, [r7, #2]
 800194e:	4413      	add	r3, r2
 8001950:	2b7f      	cmp	r3, #127	@ 0x7f
 8001952:	dd03      	ble.n	800195c <SSD1306_DrawFilledRectangle+0x3c>
		w = SSD1306_WIDTH - x;
 8001954:	88fb      	ldrh	r3, [r7, #6]
 8001956:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 800195a:	807b      	strh	r3, [r7, #2]
	}
	if ((y + h) >= SSD1306_HEIGHT) {
 800195c:	88ba      	ldrh	r2, [r7, #4]
 800195e:	883b      	ldrh	r3, [r7, #0]
 8001960:	4413      	add	r3, r2
 8001962:	2b3f      	cmp	r3, #63	@ 0x3f
 8001964:	dd03      	ble.n	800196e <SSD1306_DrawFilledRectangle+0x4e>
		h = SSD1306_HEIGHT - y;
 8001966:	88bb      	ldrh	r3, [r7, #4]
 8001968:	f1c3 0340 	rsb	r3, r3, #64	@ 0x40
 800196c:	803b      	strh	r3, [r7, #0]
	}

	/* Draw lines */
	for (i = 0; i <= h; i++) {
 800196e:	2300      	movs	r3, #0
 8001970:	73fb      	strb	r3, [r7, #15]
 8001972:	e018      	b.n	80019a6 <SSD1306_DrawFilledRectangle+0x86>
		/* Draw lines */
		SSD1306_DrawLine(x, y + i, x + w, y + i, c);
 8001974:	7bfb      	ldrb	r3, [r7, #15]
 8001976:	b29a      	uxth	r2, r3
 8001978:	88bb      	ldrh	r3, [r7, #4]
 800197a:	4413      	add	r3, r2
 800197c:	b299      	uxth	r1, r3
 800197e:	88fa      	ldrh	r2, [r7, #6]
 8001980:	887b      	ldrh	r3, [r7, #2]
 8001982:	4413      	add	r3, r2
 8001984:	b29c      	uxth	r4, r3
 8001986:	7bfb      	ldrb	r3, [r7, #15]
 8001988:	b29a      	uxth	r2, r3
 800198a:	88bb      	ldrh	r3, [r7, #4]
 800198c:	4413      	add	r3, r2
 800198e:	b29a      	uxth	r2, r3
 8001990:	88f8      	ldrh	r0, [r7, #6]
 8001992:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001996:	9300      	str	r3, [sp, #0]
 8001998:	4613      	mov	r3, r2
 800199a:	4622      	mov	r2, r4
 800199c:	f7ff fec5 	bl	800172a <SSD1306_DrawLine>
	for (i = 0; i <= h; i++) {
 80019a0:	7bfb      	ldrb	r3, [r7, #15]
 80019a2:	3301      	adds	r3, #1
 80019a4:	73fb      	strb	r3, [r7, #15]
 80019a6:	7bfb      	ldrb	r3, [r7, #15]
 80019a8:	b29b      	uxth	r3, r3
 80019aa:	883a      	ldrh	r2, [r7, #0]
 80019ac:	429a      	cmp	r2, r3
 80019ae:	d2e1      	bcs.n	8001974 <SSD1306_DrawFilledRectangle+0x54>
 80019b0:	e000      	b.n	80019b4 <SSD1306_DrawFilledRectangle+0x94>
		return;
 80019b2:	bf00      	nop
	}
}
 80019b4:	3714      	adds	r7, #20
 80019b6:	46bd      	mov	sp, r7
 80019b8:	bd90      	pop	{r4, r7, pc}
	...

080019bc <ssd1306_I2C_Init>:
//  _| |_ / /_| |____
// |_____|____|\_____|
//
/////////////////////////////////////////////////////////////////////////////////////////////////////////

void ssd1306_I2C_Init() {
 80019bc:	b480      	push	{r7}
 80019be:	b083      	sub	sp, #12
 80019c0:	af00      	add	r7, sp, #0
	//MX_I2C1_Init();
	uint32_t p = 250000;
 80019c2:	4b07      	ldr	r3, [pc, #28]	@ (80019e0 <ssd1306_I2C_Init+0x24>)
 80019c4:	607b      	str	r3, [r7, #4]
	while(p>0)
 80019c6:	e002      	b.n	80019ce <ssd1306_I2C_Init+0x12>
		p--;
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	3b01      	subs	r3, #1
 80019cc:	607b      	str	r3, [r7, #4]
	while(p>0)
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d1f9      	bne.n	80019c8 <ssd1306_I2C_Init+0xc>
	//HAL_I2C_DeInit(&hi2c1);
	//p = 250000;
	//while(p>0)
	//	p--;
	//MX_I2C1_Init();
}
 80019d4:	bf00      	nop
 80019d6:	bf00      	nop
 80019d8:	370c      	adds	r7, #12
 80019da:	46bd      	mov	sp, r7
 80019dc:	bc80      	pop	{r7}
 80019de:	4770      	bx	lr
 80019e0:	0003d090 	.word	0x0003d090

080019e4 <ssd1306_I2C_WriteMulti>:

void ssd1306_I2C_WriteMulti(uint8_t address, uint8_t reg, uint8_t* data, uint16_t count) {
 80019e4:	b590      	push	{r4, r7, lr}
 80019e6:	b0c7      	sub	sp, #284	@ 0x11c
 80019e8:	af02      	add	r7, sp, #8
 80019ea:	4604      	mov	r4, r0
 80019ec:	4608      	mov	r0, r1
 80019ee:	f507 7188 	add.w	r1, r7, #272	@ 0x110
 80019f2:	f5a1 7188 	sub.w	r1, r1, #272	@ 0x110
 80019f6:	600a      	str	r2, [r1, #0]
 80019f8:	4619      	mov	r1, r3
 80019fa:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80019fe:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 8001a02:	4622      	mov	r2, r4
 8001a04:	701a      	strb	r2, [r3, #0]
 8001a06:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001a0a:	f5a3 7385 	sub.w	r3, r3, #266	@ 0x10a
 8001a0e:	4602      	mov	r2, r0
 8001a10:	701a      	strb	r2, [r3, #0]
 8001a12:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001a16:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001a1a:	460a      	mov	r2, r1
 8001a1c:	801a      	strh	r2, [r3, #0]
uint8_t dt[256];
dt[0] = reg;
 8001a1e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001a22:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8001a26:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8001a2a:	f5a2 7285 	sub.w	r2, r2, #266	@ 0x10a
 8001a2e:	7812      	ldrb	r2, [r2, #0]
 8001a30:	701a      	strb	r2, [r3, #0]
uint8_t i;
for(i = 0; i < count; i++)
 8001a32:	2300      	movs	r3, #0
 8001a34:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
 8001a38:	e015      	b.n	8001a66 <ssd1306_I2C_WriteMulti+0x82>
dt[i+1] = data[i];
 8001a3a:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8001a3e:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8001a42:	f5a2 7288 	sub.w	r2, r2, #272	@ 0x110
 8001a46:	6812      	ldr	r2, [r2, #0]
 8001a48:	441a      	add	r2, r3
 8001a4a:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8001a4e:	3301      	adds	r3, #1
 8001a50:	7811      	ldrb	r1, [r2, #0]
 8001a52:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8001a56:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 8001a5a:	54d1      	strb	r1, [r2, r3]
for(i = 0; i < count; i++)
 8001a5c:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8001a60:	3301      	adds	r3, #1
 8001a62:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
 8001a66:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8001a6a:	b29b      	uxth	r3, r3
 8001a6c:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8001a70:	f5a2 7286 	sub.w	r2, r2, #268	@ 0x10c
 8001a74:	8812      	ldrh	r2, [r2, #0]
 8001a76:	429a      	cmp	r2, r3
 8001a78:	d8df      	bhi.n	8001a3a <ssd1306_I2C_WriteMulti+0x56>
HAL_I2C_Master_Transmit(&hi2c1, address, dt, count+1, 10);
 8001a7a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001a7e:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 8001a82:	781b      	ldrb	r3, [r3, #0]
 8001a84:	b299      	uxth	r1, r3
 8001a86:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001a8a:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001a8e:	881b      	ldrh	r3, [r3, #0]
 8001a90:	3301      	adds	r3, #1
 8001a92:	b29b      	uxth	r3, r3
 8001a94:	f107 020c 	add.w	r2, r7, #12
 8001a98:	200a      	movs	r0, #10
 8001a9a:	9000      	str	r0, [sp, #0]
 8001a9c:	4803      	ldr	r0, [pc, #12]	@ (8001aac <ssd1306_I2C_WriteMulti+0xc8>)
 8001a9e:	f000 fd0f 	bl	80024c0 <HAL_I2C_Master_Transmit>
}
 8001aa2:	bf00      	nop
 8001aa4:	f507 778a 	add.w	r7, r7, #276	@ 0x114
 8001aa8:	46bd      	mov	sp, r7
 8001aaa:	bd90      	pop	{r4, r7, pc}
 8001aac:	20000080 	.word	0x20000080

08001ab0 <ssd1306_I2C_Write>:


void ssd1306_I2C_Write(uint8_t address, uint8_t reg, uint8_t data) {
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	b086      	sub	sp, #24
 8001ab4:	af02      	add	r7, sp, #8
 8001ab6:	4603      	mov	r3, r0
 8001ab8:	71fb      	strb	r3, [r7, #7]
 8001aba:	460b      	mov	r3, r1
 8001abc:	71bb      	strb	r3, [r7, #6]
 8001abe:	4613      	mov	r3, r2
 8001ac0:	717b      	strb	r3, [r7, #5]
	uint8_t dt[2];
	dt[0] = reg;
 8001ac2:	79bb      	ldrb	r3, [r7, #6]
 8001ac4:	733b      	strb	r3, [r7, #12]
	dt[1] = data;
 8001ac6:	797b      	ldrb	r3, [r7, #5]
 8001ac8:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1, address, dt, 2, 10);
 8001aca:	79fb      	ldrb	r3, [r7, #7]
 8001acc:	b299      	uxth	r1, r3
 8001ace:	f107 020c 	add.w	r2, r7, #12
 8001ad2:	230a      	movs	r3, #10
 8001ad4:	9300      	str	r3, [sp, #0]
 8001ad6:	2302      	movs	r3, #2
 8001ad8:	4803      	ldr	r0, [pc, #12]	@ (8001ae8 <ssd1306_I2C_Write+0x38>)
 8001ada:	f000 fcf1 	bl	80024c0 <HAL_I2C_Master_Transmit>
}
 8001ade:	bf00      	nop
 8001ae0:	3710      	adds	r7, #16
 8001ae2:	46bd      	mov	sp, r7
 8001ae4:	bd80      	pop	{r7, pc}
 8001ae6:	bf00      	nop
 8001ae8:	20000080 	.word	0x20000080

08001aec <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001aec:	b580      	push	{r7, lr}
 8001aee:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001af0:	4b08      	ldr	r3, [pc, #32]	@ (8001b14 <HAL_Init+0x28>)
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	4a07      	ldr	r2, [pc, #28]	@ (8001b14 <HAL_Init+0x28>)
 8001af6:	f043 0310 	orr.w	r3, r3, #16
 8001afa:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001afc:	2003      	movs	r0, #3
 8001afe:	f000 f923 	bl	8001d48 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001b02:	200f      	movs	r0, #15
 8001b04:	f000 f808 	bl	8001b18 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001b08:	f7ff facc 	bl	80010a4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001b0c:	2300      	movs	r3, #0
}
 8001b0e:	4618      	mov	r0, r3
 8001b10:	bd80      	pop	{r7, pc}
 8001b12:	bf00      	nop
 8001b14:	40022000 	.word	0x40022000

08001b18 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b082      	sub	sp, #8
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001b20:	4b12      	ldr	r3, [pc, #72]	@ (8001b6c <HAL_InitTick+0x54>)
 8001b22:	681a      	ldr	r2, [r3, #0]
 8001b24:	4b12      	ldr	r3, [pc, #72]	@ (8001b70 <HAL_InitTick+0x58>)
 8001b26:	781b      	ldrb	r3, [r3, #0]
 8001b28:	4619      	mov	r1, r3
 8001b2a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001b2e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001b32:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b36:	4618      	mov	r0, r3
 8001b38:	f000 f93b 	bl	8001db2 <HAL_SYSTICK_Config>
 8001b3c:	4603      	mov	r3, r0
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d001      	beq.n	8001b46 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001b42:	2301      	movs	r3, #1
 8001b44:	e00e      	b.n	8001b64 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	2b0f      	cmp	r3, #15
 8001b4a:	d80a      	bhi.n	8001b62 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001b4c:	2200      	movs	r2, #0
 8001b4e:	6879      	ldr	r1, [r7, #4]
 8001b50:	f04f 30ff 	mov.w	r0, #4294967295
 8001b54:	f000 f903 	bl	8001d5e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001b58:	4a06      	ldr	r2, [pc, #24]	@ (8001b74 <HAL_InitTick+0x5c>)
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001b5e:	2300      	movs	r3, #0
 8001b60:	e000      	b.n	8001b64 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001b62:	2301      	movs	r3, #1
}
 8001b64:	4618      	mov	r0, r3
 8001b66:	3708      	adds	r7, #8
 8001b68:	46bd      	mov	sp, r7
 8001b6a:	bd80      	pop	{r7, pc}
 8001b6c:	20000000 	.word	0x20000000
 8001b70:	20000010 	.word	0x20000010
 8001b74:	2000000c 	.word	0x2000000c

08001b78 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001b78:	b480      	push	{r7}
 8001b7a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001b7c:	4b05      	ldr	r3, [pc, #20]	@ (8001b94 <HAL_IncTick+0x1c>)
 8001b7e:	781b      	ldrb	r3, [r3, #0]
 8001b80:	461a      	mov	r2, r3
 8001b82:	4b05      	ldr	r3, [pc, #20]	@ (8001b98 <HAL_IncTick+0x20>)
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	4413      	add	r3, r2
 8001b88:	4a03      	ldr	r2, [pc, #12]	@ (8001b98 <HAL_IncTick+0x20>)
 8001b8a:	6013      	str	r3, [r2, #0]
}
 8001b8c:	bf00      	nop
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	bc80      	pop	{r7}
 8001b92:	4770      	bx	lr
 8001b94:	20000010 	.word	0x20000010
 8001b98:	200004e8 	.word	0x200004e8

08001b9c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b9c:	b480      	push	{r7}
 8001b9e:	af00      	add	r7, sp, #0
  return uwTick;
 8001ba0:	4b02      	ldr	r3, [pc, #8]	@ (8001bac <HAL_GetTick+0x10>)
 8001ba2:	681b      	ldr	r3, [r3, #0]
}
 8001ba4:	4618      	mov	r0, r3
 8001ba6:	46bd      	mov	sp, r7
 8001ba8:	bc80      	pop	{r7}
 8001baa:	4770      	bx	lr
 8001bac:	200004e8 	.word	0x200004e8

08001bb0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001bb0:	b480      	push	{r7}
 8001bb2:	b085      	sub	sp, #20
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	f003 0307 	and.w	r3, r3, #7
 8001bbe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001bc0:	4b0c      	ldr	r3, [pc, #48]	@ (8001bf4 <__NVIC_SetPriorityGrouping+0x44>)
 8001bc2:	68db      	ldr	r3, [r3, #12]
 8001bc4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001bc6:	68ba      	ldr	r2, [r7, #8]
 8001bc8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001bcc:	4013      	ands	r3, r2
 8001bce:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001bd0:	68fb      	ldr	r3, [r7, #12]
 8001bd2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001bd4:	68bb      	ldr	r3, [r7, #8]
 8001bd6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001bd8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001bdc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001be0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001be2:	4a04      	ldr	r2, [pc, #16]	@ (8001bf4 <__NVIC_SetPriorityGrouping+0x44>)
 8001be4:	68bb      	ldr	r3, [r7, #8]
 8001be6:	60d3      	str	r3, [r2, #12]
}
 8001be8:	bf00      	nop
 8001bea:	3714      	adds	r7, #20
 8001bec:	46bd      	mov	sp, r7
 8001bee:	bc80      	pop	{r7}
 8001bf0:	4770      	bx	lr
 8001bf2:	bf00      	nop
 8001bf4:	e000ed00 	.word	0xe000ed00

08001bf8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001bf8:	b480      	push	{r7}
 8001bfa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001bfc:	4b04      	ldr	r3, [pc, #16]	@ (8001c10 <__NVIC_GetPriorityGrouping+0x18>)
 8001bfe:	68db      	ldr	r3, [r3, #12]
 8001c00:	0a1b      	lsrs	r3, r3, #8
 8001c02:	f003 0307 	and.w	r3, r3, #7
}
 8001c06:	4618      	mov	r0, r3
 8001c08:	46bd      	mov	sp, r7
 8001c0a:	bc80      	pop	{r7}
 8001c0c:	4770      	bx	lr
 8001c0e:	bf00      	nop
 8001c10:	e000ed00 	.word	0xe000ed00

08001c14 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c14:	b480      	push	{r7}
 8001c16:	b083      	sub	sp, #12
 8001c18:	af00      	add	r7, sp, #0
 8001c1a:	4603      	mov	r3, r0
 8001c1c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	db0b      	blt.n	8001c3e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001c26:	79fb      	ldrb	r3, [r7, #7]
 8001c28:	f003 021f 	and.w	r2, r3, #31
 8001c2c:	4906      	ldr	r1, [pc, #24]	@ (8001c48 <__NVIC_EnableIRQ+0x34>)
 8001c2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c32:	095b      	lsrs	r3, r3, #5
 8001c34:	2001      	movs	r0, #1
 8001c36:	fa00 f202 	lsl.w	r2, r0, r2
 8001c3a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001c3e:	bf00      	nop
 8001c40:	370c      	adds	r7, #12
 8001c42:	46bd      	mov	sp, r7
 8001c44:	bc80      	pop	{r7}
 8001c46:	4770      	bx	lr
 8001c48:	e000e100 	.word	0xe000e100

08001c4c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001c4c:	b480      	push	{r7}
 8001c4e:	b083      	sub	sp, #12
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	4603      	mov	r3, r0
 8001c54:	6039      	str	r1, [r7, #0]
 8001c56:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c58:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	db0a      	blt.n	8001c76 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c60:	683b      	ldr	r3, [r7, #0]
 8001c62:	b2da      	uxtb	r2, r3
 8001c64:	490c      	ldr	r1, [pc, #48]	@ (8001c98 <__NVIC_SetPriority+0x4c>)
 8001c66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c6a:	0112      	lsls	r2, r2, #4
 8001c6c:	b2d2      	uxtb	r2, r2
 8001c6e:	440b      	add	r3, r1
 8001c70:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001c74:	e00a      	b.n	8001c8c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c76:	683b      	ldr	r3, [r7, #0]
 8001c78:	b2da      	uxtb	r2, r3
 8001c7a:	4908      	ldr	r1, [pc, #32]	@ (8001c9c <__NVIC_SetPriority+0x50>)
 8001c7c:	79fb      	ldrb	r3, [r7, #7]
 8001c7e:	f003 030f 	and.w	r3, r3, #15
 8001c82:	3b04      	subs	r3, #4
 8001c84:	0112      	lsls	r2, r2, #4
 8001c86:	b2d2      	uxtb	r2, r2
 8001c88:	440b      	add	r3, r1
 8001c8a:	761a      	strb	r2, [r3, #24]
}
 8001c8c:	bf00      	nop
 8001c8e:	370c      	adds	r7, #12
 8001c90:	46bd      	mov	sp, r7
 8001c92:	bc80      	pop	{r7}
 8001c94:	4770      	bx	lr
 8001c96:	bf00      	nop
 8001c98:	e000e100 	.word	0xe000e100
 8001c9c:	e000ed00 	.word	0xe000ed00

08001ca0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ca0:	b480      	push	{r7}
 8001ca2:	b089      	sub	sp, #36	@ 0x24
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	60f8      	str	r0, [r7, #12]
 8001ca8:	60b9      	str	r1, [r7, #8]
 8001caa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001cac:	68fb      	ldr	r3, [r7, #12]
 8001cae:	f003 0307 	and.w	r3, r3, #7
 8001cb2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001cb4:	69fb      	ldr	r3, [r7, #28]
 8001cb6:	f1c3 0307 	rsb	r3, r3, #7
 8001cba:	2b04      	cmp	r3, #4
 8001cbc:	bf28      	it	cs
 8001cbe:	2304      	movcs	r3, #4
 8001cc0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001cc2:	69fb      	ldr	r3, [r7, #28]
 8001cc4:	3304      	adds	r3, #4
 8001cc6:	2b06      	cmp	r3, #6
 8001cc8:	d902      	bls.n	8001cd0 <NVIC_EncodePriority+0x30>
 8001cca:	69fb      	ldr	r3, [r7, #28]
 8001ccc:	3b03      	subs	r3, #3
 8001cce:	e000      	b.n	8001cd2 <NVIC_EncodePriority+0x32>
 8001cd0:	2300      	movs	r3, #0
 8001cd2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001cd4:	f04f 32ff 	mov.w	r2, #4294967295
 8001cd8:	69bb      	ldr	r3, [r7, #24]
 8001cda:	fa02 f303 	lsl.w	r3, r2, r3
 8001cde:	43da      	mvns	r2, r3
 8001ce0:	68bb      	ldr	r3, [r7, #8]
 8001ce2:	401a      	ands	r2, r3
 8001ce4:	697b      	ldr	r3, [r7, #20]
 8001ce6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001ce8:	f04f 31ff 	mov.w	r1, #4294967295
 8001cec:	697b      	ldr	r3, [r7, #20]
 8001cee:	fa01 f303 	lsl.w	r3, r1, r3
 8001cf2:	43d9      	mvns	r1, r3
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001cf8:	4313      	orrs	r3, r2
         );
}
 8001cfa:	4618      	mov	r0, r3
 8001cfc:	3724      	adds	r7, #36	@ 0x24
 8001cfe:	46bd      	mov	sp, r7
 8001d00:	bc80      	pop	{r7}
 8001d02:	4770      	bx	lr

08001d04 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001d04:	b580      	push	{r7, lr}
 8001d06:	b082      	sub	sp, #8
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	3b01      	subs	r3, #1
 8001d10:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001d14:	d301      	bcc.n	8001d1a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001d16:	2301      	movs	r3, #1
 8001d18:	e00f      	b.n	8001d3a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001d1a:	4a0a      	ldr	r2, [pc, #40]	@ (8001d44 <SysTick_Config+0x40>)
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	3b01      	subs	r3, #1
 8001d20:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001d22:	210f      	movs	r1, #15
 8001d24:	f04f 30ff 	mov.w	r0, #4294967295
 8001d28:	f7ff ff90 	bl	8001c4c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001d2c:	4b05      	ldr	r3, [pc, #20]	@ (8001d44 <SysTick_Config+0x40>)
 8001d2e:	2200      	movs	r2, #0
 8001d30:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001d32:	4b04      	ldr	r3, [pc, #16]	@ (8001d44 <SysTick_Config+0x40>)
 8001d34:	2207      	movs	r2, #7
 8001d36:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001d38:	2300      	movs	r3, #0
}
 8001d3a:	4618      	mov	r0, r3
 8001d3c:	3708      	adds	r7, #8
 8001d3e:	46bd      	mov	sp, r7
 8001d40:	bd80      	pop	{r7, pc}
 8001d42:	bf00      	nop
 8001d44:	e000e010 	.word	0xe000e010

08001d48 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	b082      	sub	sp, #8
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001d50:	6878      	ldr	r0, [r7, #4]
 8001d52:	f7ff ff2d 	bl	8001bb0 <__NVIC_SetPriorityGrouping>
}
 8001d56:	bf00      	nop
 8001d58:	3708      	adds	r7, #8
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	bd80      	pop	{r7, pc}

08001d5e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001d5e:	b580      	push	{r7, lr}
 8001d60:	b086      	sub	sp, #24
 8001d62:	af00      	add	r7, sp, #0
 8001d64:	4603      	mov	r3, r0
 8001d66:	60b9      	str	r1, [r7, #8]
 8001d68:	607a      	str	r2, [r7, #4]
 8001d6a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001d6c:	2300      	movs	r3, #0
 8001d6e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001d70:	f7ff ff42 	bl	8001bf8 <__NVIC_GetPriorityGrouping>
 8001d74:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001d76:	687a      	ldr	r2, [r7, #4]
 8001d78:	68b9      	ldr	r1, [r7, #8]
 8001d7a:	6978      	ldr	r0, [r7, #20]
 8001d7c:	f7ff ff90 	bl	8001ca0 <NVIC_EncodePriority>
 8001d80:	4602      	mov	r2, r0
 8001d82:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001d86:	4611      	mov	r1, r2
 8001d88:	4618      	mov	r0, r3
 8001d8a:	f7ff ff5f 	bl	8001c4c <__NVIC_SetPriority>
}
 8001d8e:	bf00      	nop
 8001d90:	3718      	adds	r7, #24
 8001d92:	46bd      	mov	sp, r7
 8001d94:	bd80      	pop	{r7, pc}

08001d96 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d96:	b580      	push	{r7, lr}
 8001d98:	b082      	sub	sp, #8
 8001d9a:	af00      	add	r7, sp, #0
 8001d9c:	4603      	mov	r3, r0
 8001d9e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001da0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001da4:	4618      	mov	r0, r3
 8001da6:	f7ff ff35 	bl	8001c14 <__NVIC_EnableIRQ>
}
 8001daa:	bf00      	nop
 8001dac:	3708      	adds	r7, #8
 8001dae:	46bd      	mov	sp, r7
 8001db0:	bd80      	pop	{r7, pc}

08001db2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001db2:	b580      	push	{r7, lr}
 8001db4:	b082      	sub	sp, #8
 8001db6:	af00      	add	r7, sp, #0
 8001db8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001dba:	6878      	ldr	r0, [r7, #4]
 8001dbc:	f7ff ffa2 	bl	8001d04 <SysTick_Config>
 8001dc0:	4603      	mov	r3, r0
}
 8001dc2:	4618      	mov	r0, r3
 8001dc4:	3708      	adds	r7, #8
 8001dc6:	46bd      	mov	sp, r7
 8001dc8:	bd80      	pop	{r7, pc}
	...

08001dcc <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001dcc:	b580      	push	{r7, lr}
 8001dce:	b084      	sub	sp, #16
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001dd4:	2300      	movs	r3, #0
 8001dd6:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001dde:	b2db      	uxtb	r3, r3
 8001de0:	2b02      	cmp	r3, #2
 8001de2:	d005      	beq.n	8001df0 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	2204      	movs	r2, #4
 8001de8:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8001dea:	2301      	movs	r3, #1
 8001dec:	73fb      	strb	r3, [r7, #15]
 8001dee:	e051      	b.n	8001e94 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	681a      	ldr	r2, [r3, #0]
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	f022 020e 	bic.w	r2, r2, #14
 8001dfe:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	681a      	ldr	r2, [r3, #0]
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	f022 0201 	bic.w	r2, r2, #1
 8001e0e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	4a22      	ldr	r2, [pc, #136]	@ (8001ea0 <HAL_DMA_Abort_IT+0xd4>)
 8001e16:	4293      	cmp	r3, r2
 8001e18:	d029      	beq.n	8001e6e <HAL_DMA_Abort_IT+0xa2>
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	4a21      	ldr	r2, [pc, #132]	@ (8001ea4 <HAL_DMA_Abort_IT+0xd8>)
 8001e20:	4293      	cmp	r3, r2
 8001e22:	d022      	beq.n	8001e6a <HAL_DMA_Abort_IT+0x9e>
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	4a1f      	ldr	r2, [pc, #124]	@ (8001ea8 <HAL_DMA_Abort_IT+0xdc>)
 8001e2a:	4293      	cmp	r3, r2
 8001e2c:	d01a      	beq.n	8001e64 <HAL_DMA_Abort_IT+0x98>
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	4a1e      	ldr	r2, [pc, #120]	@ (8001eac <HAL_DMA_Abort_IT+0xe0>)
 8001e34:	4293      	cmp	r3, r2
 8001e36:	d012      	beq.n	8001e5e <HAL_DMA_Abort_IT+0x92>
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	4a1c      	ldr	r2, [pc, #112]	@ (8001eb0 <HAL_DMA_Abort_IT+0xe4>)
 8001e3e:	4293      	cmp	r3, r2
 8001e40:	d00a      	beq.n	8001e58 <HAL_DMA_Abort_IT+0x8c>
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	4a1b      	ldr	r2, [pc, #108]	@ (8001eb4 <HAL_DMA_Abort_IT+0xe8>)
 8001e48:	4293      	cmp	r3, r2
 8001e4a:	d102      	bne.n	8001e52 <HAL_DMA_Abort_IT+0x86>
 8001e4c:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8001e50:	e00e      	b.n	8001e70 <HAL_DMA_Abort_IT+0xa4>
 8001e52:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001e56:	e00b      	b.n	8001e70 <HAL_DMA_Abort_IT+0xa4>
 8001e58:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001e5c:	e008      	b.n	8001e70 <HAL_DMA_Abort_IT+0xa4>
 8001e5e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001e62:	e005      	b.n	8001e70 <HAL_DMA_Abort_IT+0xa4>
 8001e64:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001e68:	e002      	b.n	8001e70 <HAL_DMA_Abort_IT+0xa4>
 8001e6a:	2310      	movs	r3, #16
 8001e6c:	e000      	b.n	8001e70 <HAL_DMA_Abort_IT+0xa4>
 8001e6e:	2301      	movs	r3, #1
 8001e70:	4a11      	ldr	r2, [pc, #68]	@ (8001eb8 <HAL_DMA_Abort_IT+0xec>)
 8001e72:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	2201      	movs	r2, #1
 8001e78:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	2200      	movs	r2, #0
 8001e80:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d003      	beq.n	8001e94 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001e90:	6878      	ldr	r0, [r7, #4]
 8001e92:	4798      	blx	r3
    } 
  }
  return status;
 8001e94:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e96:	4618      	mov	r0, r3
 8001e98:	3710      	adds	r7, #16
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	bd80      	pop	{r7, pc}
 8001e9e:	bf00      	nop
 8001ea0:	40020008 	.word	0x40020008
 8001ea4:	4002001c 	.word	0x4002001c
 8001ea8:	40020030 	.word	0x40020030
 8001eac:	40020044 	.word	0x40020044
 8001eb0:	40020058 	.word	0x40020058
 8001eb4:	4002006c 	.word	0x4002006c
 8001eb8:	40020000 	.word	0x40020000

08001ebc <HAL_DMA_GetState>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8001ebc:	b480      	push	{r7}
 8001ebe:	b083      	sub	sp, #12
 8001ec0:	af00      	add	r7, sp, #0
 8001ec2:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001eca:	b2db      	uxtb	r3, r3
}
 8001ecc:	4618      	mov	r0, r3
 8001ece:	370c      	adds	r7, #12
 8001ed0:	46bd      	mov	sp, r7
 8001ed2:	bc80      	pop	{r7}
 8001ed4:	4770      	bx	lr
	...

08001ed8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001ed8:	b480      	push	{r7}
 8001eda:	b08b      	sub	sp, #44	@ 0x2c
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	6078      	str	r0, [r7, #4]
 8001ee0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001ee2:	2300      	movs	r3, #0
 8001ee4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001ee6:	2300      	movs	r3, #0
 8001ee8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001eea:	e169      	b.n	80021c0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001eec:	2201      	movs	r2, #1
 8001eee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ef0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ef4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001ef6:	683b      	ldr	r3, [r7, #0]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	69fa      	ldr	r2, [r7, #28]
 8001efc:	4013      	ands	r3, r2
 8001efe:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001f00:	69ba      	ldr	r2, [r7, #24]
 8001f02:	69fb      	ldr	r3, [r7, #28]
 8001f04:	429a      	cmp	r2, r3
 8001f06:	f040 8158 	bne.w	80021ba <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001f0a:	683b      	ldr	r3, [r7, #0]
 8001f0c:	685b      	ldr	r3, [r3, #4]
 8001f0e:	4a9a      	ldr	r2, [pc, #616]	@ (8002178 <HAL_GPIO_Init+0x2a0>)
 8001f10:	4293      	cmp	r3, r2
 8001f12:	d05e      	beq.n	8001fd2 <HAL_GPIO_Init+0xfa>
 8001f14:	4a98      	ldr	r2, [pc, #608]	@ (8002178 <HAL_GPIO_Init+0x2a0>)
 8001f16:	4293      	cmp	r3, r2
 8001f18:	d875      	bhi.n	8002006 <HAL_GPIO_Init+0x12e>
 8001f1a:	4a98      	ldr	r2, [pc, #608]	@ (800217c <HAL_GPIO_Init+0x2a4>)
 8001f1c:	4293      	cmp	r3, r2
 8001f1e:	d058      	beq.n	8001fd2 <HAL_GPIO_Init+0xfa>
 8001f20:	4a96      	ldr	r2, [pc, #600]	@ (800217c <HAL_GPIO_Init+0x2a4>)
 8001f22:	4293      	cmp	r3, r2
 8001f24:	d86f      	bhi.n	8002006 <HAL_GPIO_Init+0x12e>
 8001f26:	4a96      	ldr	r2, [pc, #600]	@ (8002180 <HAL_GPIO_Init+0x2a8>)
 8001f28:	4293      	cmp	r3, r2
 8001f2a:	d052      	beq.n	8001fd2 <HAL_GPIO_Init+0xfa>
 8001f2c:	4a94      	ldr	r2, [pc, #592]	@ (8002180 <HAL_GPIO_Init+0x2a8>)
 8001f2e:	4293      	cmp	r3, r2
 8001f30:	d869      	bhi.n	8002006 <HAL_GPIO_Init+0x12e>
 8001f32:	4a94      	ldr	r2, [pc, #592]	@ (8002184 <HAL_GPIO_Init+0x2ac>)
 8001f34:	4293      	cmp	r3, r2
 8001f36:	d04c      	beq.n	8001fd2 <HAL_GPIO_Init+0xfa>
 8001f38:	4a92      	ldr	r2, [pc, #584]	@ (8002184 <HAL_GPIO_Init+0x2ac>)
 8001f3a:	4293      	cmp	r3, r2
 8001f3c:	d863      	bhi.n	8002006 <HAL_GPIO_Init+0x12e>
 8001f3e:	4a92      	ldr	r2, [pc, #584]	@ (8002188 <HAL_GPIO_Init+0x2b0>)
 8001f40:	4293      	cmp	r3, r2
 8001f42:	d046      	beq.n	8001fd2 <HAL_GPIO_Init+0xfa>
 8001f44:	4a90      	ldr	r2, [pc, #576]	@ (8002188 <HAL_GPIO_Init+0x2b0>)
 8001f46:	4293      	cmp	r3, r2
 8001f48:	d85d      	bhi.n	8002006 <HAL_GPIO_Init+0x12e>
 8001f4a:	2b12      	cmp	r3, #18
 8001f4c:	d82a      	bhi.n	8001fa4 <HAL_GPIO_Init+0xcc>
 8001f4e:	2b12      	cmp	r3, #18
 8001f50:	d859      	bhi.n	8002006 <HAL_GPIO_Init+0x12e>
 8001f52:	a201      	add	r2, pc, #4	@ (adr r2, 8001f58 <HAL_GPIO_Init+0x80>)
 8001f54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f58:	08001fd3 	.word	0x08001fd3
 8001f5c:	08001fad 	.word	0x08001fad
 8001f60:	08001fbf 	.word	0x08001fbf
 8001f64:	08002001 	.word	0x08002001
 8001f68:	08002007 	.word	0x08002007
 8001f6c:	08002007 	.word	0x08002007
 8001f70:	08002007 	.word	0x08002007
 8001f74:	08002007 	.word	0x08002007
 8001f78:	08002007 	.word	0x08002007
 8001f7c:	08002007 	.word	0x08002007
 8001f80:	08002007 	.word	0x08002007
 8001f84:	08002007 	.word	0x08002007
 8001f88:	08002007 	.word	0x08002007
 8001f8c:	08002007 	.word	0x08002007
 8001f90:	08002007 	.word	0x08002007
 8001f94:	08002007 	.word	0x08002007
 8001f98:	08002007 	.word	0x08002007
 8001f9c:	08001fb5 	.word	0x08001fb5
 8001fa0:	08001fc9 	.word	0x08001fc9
 8001fa4:	4a79      	ldr	r2, [pc, #484]	@ (800218c <HAL_GPIO_Init+0x2b4>)
 8001fa6:	4293      	cmp	r3, r2
 8001fa8:	d013      	beq.n	8001fd2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001faa:	e02c      	b.n	8002006 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001fac:	683b      	ldr	r3, [r7, #0]
 8001fae:	68db      	ldr	r3, [r3, #12]
 8001fb0:	623b      	str	r3, [r7, #32]
          break;
 8001fb2:	e029      	b.n	8002008 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001fb4:	683b      	ldr	r3, [r7, #0]
 8001fb6:	68db      	ldr	r3, [r3, #12]
 8001fb8:	3304      	adds	r3, #4
 8001fba:	623b      	str	r3, [r7, #32]
          break;
 8001fbc:	e024      	b.n	8002008 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001fbe:	683b      	ldr	r3, [r7, #0]
 8001fc0:	68db      	ldr	r3, [r3, #12]
 8001fc2:	3308      	adds	r3, #8
 8001fc4:	623b      	str	r3, [r7, #32]
          break;
 8001fc6:	e01f      	b.n	8002008 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001fc8:	683b      	ldr	r3, [r7, #0]
 8001fca:	68db      	ldr	r3, [r3, #12]
 8001fcc:	330c      	adds	r3, #12
 8001fce:	623b      	str	r3, [r7, #32]
          break;
 8001fd0:	e01a      	b.n	8002008 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001fd2:	683b      	ldr	r3, [r7, #0]
 8001fd4:	689b      	ldr	r3, [r3, #8]
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d102      	bne.n	8001fe0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001fda:	2304      	movs	r3, #4
 8001fdc:	623b      	str	r3, [r7, #32]
          break;
 8001fde:	e013      	b.n	8002008 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001fe0:	683b      	ldr	r3, [r7, #0]
 8001fe2:	689b      	ldr	r3, [r3, #8]
 8001fe4:	2b01      	cmp	r3, #1
 8001fe6:	d105      	bne.n	8001ff4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001fe8:	2308      	movs	r3, #8
 8001fea:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	69fa      	ldr	r2, [r7, #28]
 8001ff0:	611a      	str	r2, [r3, #16]
          break;
 8001ff2:	e009      	b.n	8002008 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001ff4:	2308      	movs	r3, #8
 8001ff6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	69fa      	ldr	r2, [r7, #28]
 8001ffc:	615a      	str	r2, [r3, #20]
          break;
 8001ffe:	e003      	b.n	8002008 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002000:	2300      	movs	r3, #0
 8002002:	623b      	str	r3, [r7, #32]
          break;
 8002004:	e000      	b.n	8002008 <HAL_GPIO_Init+0x130>
          break;
 8002006:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002008:	69bb      	ldr	r3, [r7, #24]
 800200a:	2bff      	cmp	r3, #255	@ 0xff
 800200c:	d801      	bhi.n	8002012 <HAL_GPIO_Init+0x13a>
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	e001      	b.n	8002016 <HAL_GPIO_Init+0x13e>
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	3304      	adds	r3, #4
 8002016:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002018:	69bb      	ldr	r3, [r7, #24]
 800201a:	2bff      	cmp	r3, #255	@ 0xff
 800201c:	d802      	bhi.n	8002024 <HAL_GPIO_Init+0x14c>
 800201e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002020:	009b      	lsls	r3, r3, #2
 8002022:	e002      	b.n	800202a <HAL_GPIO_Init+0x152>
 8002024:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002026:	3b08      	subs	r3, #8
 8002028:	009b      	lsls	r3, r3, #2
 800202a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800202c:	697b      	ldr	r3, [r7, #20]
 800202e:	681a      	ldr	r2, [r3, #0]
 8002030:	210f      	movs	r1, #15
 8002032:	693b      	ldr	r3, [r7, #16]
 8002034:	fa01 f303 	lsl.w	r3, r1, r3
 8002038:	43db      	mvns	r3, r3
 800203a:	401a      	ands	r2, r3
 800203c:	6a39      	ldr	r1, [r7, #32]
 800203e:	693b      	ldr	r3, [r7, #16]
 8002040:	fa01 f303 	lsl.w	r3, r1, r3
 8002044:	431a      	orrs	r2, r3
 8002046:	697b      	ldr	r3, [r7, #20]
 8002048:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800204a:	683b      	ldr	r3, [r7, #0]
 800204c:	685b      	ldr	r3, [r3, #4]
 800204e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002052:	2b00      	cmp	r3, #0
 8002054:	f000 80b1 	beq.w	80021ba <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002058:	4b4d      	ldr	r3, [pc, #308]	@ (8002190 <HAL_GPIO_Init+0x2b8>)
 800205a:	699b      	ldr	r3, [r3, #24]
 800205c:	4a4c      	ldr	r2, [pc, #304]	@ (8002190 <HAL_GPIO_Init+0x2b8>)
 800205e:	f043 0301 	orr.w	r3, r3, #1
 8002062:	6193      	str	r3, [r2, #24]
 8002064:	4b4a      	ldr	r3, [pc, #296]	@ (8002190 <HAL_GPIO_Init+0x2b8>)
 8002066:	699b      	ldr	r3, [r3, #24]
 8002068:	f003 0301 	and.w	r3, r3, #1
 800206c:	60bb      	str	r3, [r7, #8]
 800206e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002070:	4a48      	ldr	r2, [pc, #288]	@ (8002194 <HAL_GPIO_Init+0x2bc>)
 8002072:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002074:	089b      	lsrs	r3, r3, #2
 8002076:	3302      	adds	r3, #2
 8002078:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800207c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800207e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002080:	f003 0303 	and.w	r3, r3, #3
 8002084:	009b      	lsls	r3, r3, #2
 8002086:	220f      	movs	r2, #15
 8002088:	fa02 f303 	lsl.w	r3, r2, r3
 800208c:	43db      	mvns	r3, r3
 800208e:	68fa      	ldr	r2, [r7, #12]
 8002090:	4013      	ands	r3, r2
 8002092:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	4a40      	ldr	r2, [pc, #256]	@ (8002198 <HAL_GPIO_Init+0x2c0>)
 8002098:	4293      	cmp	r3, r2
 800209a:	d013      	beq.n	80020c4 <HAL_GPIO_Init+0x1ec>
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	4a3f      	ldr	r2, [pc, #252]	@ (800219c <HAL_GPIO_Init+0x2c4>)
 80020a0:	4293      	cmp	r3, r2
 80020a2:	d00d      	beq.n	80020c0 <HAL_GPIO_Init+0x1e8>
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	4a3e      	ldr	r2, [pc, #248]	@ (80021a0 <HAL_GPIO_Init+0x2c8>)
 80020a8:	4293      	cmp	r3, r2
 80020aa:	d007      	beq.n	80020bc <HAL_GPIO_Init+0x1e4>
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	4a3d      	ldr	r2, [pc, #244]	@ (80021a4 <HAL_GPIO_Init+0x2cc>)
 80020b0:	4293      	cmp	r3, r2
 80020b2:	d101      	bne.n	80020b8 <HAL_GPIO_Init+0x1e0>
 80020b4:	2303      	movs	r3, #3
 80020b6:	e006      	b.n	80020c6 <HAL_GPIO_Init+0x1ee>
 80020b8:	2304      	movs	r3, #4
 80020ba:	e004      	b.n	80020c6 <HAL_GPIO_Init+0x1ee>
 80020bc:	2302      	movs	r3, #2
 80020be:	e002      	b.n	80020c6 <HAL_GPIO_Init+0x1ee>
 80020c0:	2301      	movs	r3, #1
 80020c2:	e000      	b.n	80020c6 <HAL_GPIO_Init+0x1ee>
 80020c4:	2300      	movs	r3, #0
 80020c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80020c8:	f002 0203 	and.w	r2, r2, #3
 80020cc:	0092      	lsls	r2, r2, #2
 80020ce:	4093      	lsls	r3, r2
 80020d0:	68fa      	ldr	r2, [r7, #12]
 80020d2:	4313      	orrs	r3, r2
 80020d4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80020d6:	492f      	ldr	r1, [pc, #188]	@ (8002194 <HAL_GPIO_Init+0x2bc>)
 80020d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020da:	089b      	lsrs	r3, r3, #2
 80020dc:	3302      	adds	r3, #2
 80020de:	68fa      	ldr	r2, [r7, #12]
 80020e0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80020e4:	683b      	ldr	r3, [r7, #0]
 80020e6:	685b      	ldr	r3, [r3, #4]
 80020e8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d006      	beq.n	80020fe <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80020f0:	4b2d      	ldr	r3, [pc, #180]	@ (80021a8 <HAL_GPIO_Init+0x2d0>)
 80020f2:	689a      	ldr	r2, [r3, #8]
 80020f4:	492c      	ldr	r1, [pc, #176]	@ (80021a8 <HAL_GPIO_Init+0x2d0>)
 80020f6:	69bb      	ldr	r3, [r7, #24]
 80020f8:	4313      	orrs	r3, r2
 80020fa:	608b      	str	r3, [r1, #8]
 80020fc:	e006      	b.n	800210c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80020fe:	4b2a      	ldr	r3, [pc, #168]	@ (80021a8 <HAL_GPIO_Init+0x2d0>)
 8002100:	689a      	ldr	r2, [r3, #8]
 8002102:	69bb      	ldr	r3, [r7, #24]
 8002104:	43db      	mvns	r3, r3
 8002106:	4928      	ldr	r1, [pc, #160]	@ (80021a8 <HAL_GPIO_Init+0x2d0>)
 8002108:	4013      	ands	r3, r2
 800210a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800210c:	683b      	ldr	r3, [r7, #0]
 800210e:	685b      	ldr	r3, [r3, #4]
 8002110:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002114:	2b00      	cmp	r3, #0
 8002116:	d006      	beq.n	8002126 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002118:	4b23      	ldr	r3, [pc, #140]	@ (80021a8 <HAL_GPIO_Init+0x2d0>)
 800211a:	68da      	ldr	r2, [r3, #12]
 800211c:	4922      	ldr	r1, [pc, #136]	@ (80021a8 <HAL_GPIO_Init+0x2d0>)
 800211e:	69bb      	ldr	r3, [r7, #24]
 8002120:	4313      	orrs	r3, r2
 8002122:	60cb      	str	r3, [r1, #12]
 8002124:	e006      	b.n	8002134 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002126:	4b20      	ldr	r3, [pc, #128]	@ (80021a8 <HAL_GPIO_Init+0x2d0>)
 8002128:	68da      	ldr	r2, [r3, #12]
 800212a:	69bb      	ldr	r3, [r7, #24]
 800212c:	43db      	mvns	r3, r3
 800212e:	491e      	ldr	r1, [pc, #120]	@ (80021a8 <HAL_GPIO_Init+0x2d0>)
 8002130:	4013      	ands	r3, r2
 8002132:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002134:	683b      	ldr	r3, [r7, #0]
 8002136:	685b      	ldr	r3, [r3, #4]
 8002138:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800213c:	2b00      	cmp	r3, #0
 800213e:	d006      	beq.n	800214e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002140:	4b19      	ldr	r3, [pc, #100]	@ (80021a8 <HAL_GPIO_Init+0x2d0>)
 8002142:	685a      	ldr	r2, [r3, #4]
 8002144:	4918      	ldr	r1, [pc, #96]	@ (80021a8 <HAL_GPIO_Init+0x2d0>)
 8002146:	69bb      	ldr	r3, [r7, #24]
 8002148:	4313      	orrs	r3, r2
 800214a:	604b      	str	r3, [r1, #4]
 800214c:	e006      	b.n	800215c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800214e:	4b16      	ldr	r3, [pc, #88]	@ (80021a8 <HAL_GPIO_Init+0x2d0>)
 8002150:	685a      	ldr	r2, [r3, #4]
 8002152:	69bb      	ldr	r3, [r7, #24]
 8002154:	43db      	mvns	r3, r3
 8002156:	4914      	ldr	r1, [pc, #80]	@ (80021a8 <HAL_GPIO_Init+0x2d0>)
 8002158:	4013      	ands	r3, r2
 800215a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800215c:	683b      	ldr	r3, [r7, #0]
 800215e:	685b      	ldr	r3, [r3, #4]
 8002160:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002164:	2b00      	cmp	r3, #0
 8002166:	d021      	beq.n	80021ac <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002168:	4b0f      	ldr	r3, [pc, #60]	@ (80021a8 <HAL_GPIO_Init+0x2d0>)
 800216a:	681a      	ldr	r2, [r3, #0]
 800216c:	490e      	ldr	r1, [pc, #56]	@ (80021a8 <HAL_GPIO_Init+0x2d0>)
 800216e:	69bb      	ldr	r3, [r7, #24]
 8002170:	4313      	orrs	r3, r2
 8002172:	600b      	str	r3, [r1, #0]
 8002174:	e021      	b.n	80021ba <HAL_GPIO_Init+0x2e2>
 8002176:	bf00      	nop
 8002178:	10320000 	.word	0x10320000
 800217c:	10310000 	.word	0x10310000
 8002180:	10220000 	.word	0x10220000
 8002184:	10210000 	.word	0x10210000
 8002188:	10120000 	.word	0x10120000
 800218c:	10110000 	.word	0x10110000
 8002190:	40021000 	.word	0x40021000
 8002194:	40010000 	.word	0x40010000
 8002198:	40010800 	.word	0x40010800
 800219c:	40010c00 	.word	0x40010c00
 80021a0:	40011000 	.word	0x40011000
 80021a4:	40011400 	.word	0x40011400
 80021a8:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80021ac:	4b0b      	ldr	r3, [pc, #44]	@ (80021dc <HAL_GPIO_Init+0x304>)
 80021ae:	681a      	ldr	r2, [r3, #0]
 80021b0:	69bb      	ldr	r3, [r7, #24]
 80021b2:	43db      	mvns	r3, r3
 80021b4:	4909      	ldr	r1, [pc, #36]	@ (80021dc <HAL_GPIO_Init+0x304>)
 80021b6:	4013      	ands	r3, r2
 80021b8:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80021ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021bc:	3301      	adds	r3, #1
 80021be:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80021c0:	683b      	ldr	r3, [r7, #0]
 80021c2:	681a      	ldr	r2, [r3, #0]
 80021c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021c6:	fa22 f303 	lsr.w	r3, r2, r3
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	f47f ae8e 	bne.w	8001eec <HAL_GPIO_Init+0x14>
  }
}
 80021d0:	bf00      	nop
 80021d2:	bf00      	nop
 80021d4:	372c      	adds	r7, #44	@ 0x2c
 80021d6:	46bd      	mov	sp, r7
 80021d8:	bc80      	pop	{r7}
 80021da:	4770      	bx	lr
 80021dc:	40010400 	.word	0x40010400

080021e0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80021e0:	b480      	push	{r7}
 80021e2:	b083      	sub	sp, #12
 80021e4:	af00      	add	r7, sp, #0
 80021e6:	6078      	str	r0, [r7, #4]
 80021e8:	460b      	mov	r3, r1
 80021ea:	807b      	strh	r3, [r7, #2]
 80021ec:	4613      	mov	r3, r2
 80021ee:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80021f0:	787b      	ldrb	r3, [r7, #1]
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d003      	beq.n	80021fe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80021f6:	887a      	ldrh	r2, [r7, #2]
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80021fc:	e003      	b.n	8002206 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80021fe:	887b      	ldrh	r3, [r7, #2]
 8002200:	041a      	lsls	r2, r3, #16
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	611a      	str	r2, [r3, #16]
}
 8002206:	bf00      	nop
 8002208:	370c      	adds	r7, #12
 800220a:	46bd      	mov	sp, r7
 800220c:	bc80      	pop	{r7}
 800220e:	4770      	bx	lr

08002210 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002210:	b580      	push	{r7, lr}
 8002212:	b084      	sub	sp, #16
 8002214:	af00      	add	r7, sp, #0
 8002216:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	2b00      	cmp	r3, #0
 800221c:	d101      	bne.n	8002222 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800221e:	2301      	movs	r3, #1
 8002220:	e12b      	b.n	800247a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002228:	b2db      	uxtb	r3, r3
 800222a:	2b00      	cmp	r3, #0
 800222c:	d106      	bne.n	800223c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	2200      	movs	r2, #0
 8002232:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002236:	6878      	ldr	r0, [r7, #4]
 8002238:	f7fe ff66 	bl	8001108 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	2224      	movs	r2, #36	@ 0x24
 8002240:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	681a      	ldr	r2, [r3, #0]
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	f022 0201 	bic.w	r2, r2, #1
 8002252:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	681a      	ldr	r2, [r3, #0]
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002262:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	681a      	ldr	r2, [r3, #0]
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002272:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002274:	f003 fa06 	bl	8005684 <HAL_RCC_GetPCLK1Freq>
 8002278:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	685b      	ldr	r3, [r3, #4]
 800227e:	4a81      	ldr	r2, [pc, #516]	@ (8002484 <HAL_I2C_Init+0x274>)
 8002280:	4293      	cmp	r3, r2
 8002282:	d807      	bhi.n	8002294 <HAL_I2C_Init+0x84>
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	4a80      	ldr	r2, [pc, #512]	@ (8002488 <HAL_I2C_Init+0x278>)
 8002288:	4293      	cmp	r3, r2
 800228a:	bf94      	ite	ls
 800228c:	2301      	movls	r3, #1
 800228e:	2300      	movhi	r3, #0
 8002290:	b2db      	uxtb	r3, r3
 8002292:	e006      	b.n	80022a2 <HAL_I2C_Init+0x92>
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	4a7d      	ldr	r2, [pc, #500]	@ (800248c <HAL_I2C_Init+0x27c>)
 8002298:	4293      	cmp	r3, r2
 800229a:	bf94      	ite	ls
 800229c:	2301      	movls	r3, #1
 800229e:	2300      	movhi	r3, #0
 80022a0:	b2db      	uxtb	r3, r3
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d001      	beq.n	80022aa <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80022a6:	2301      	movs	r3, #1
 80022a8:	e0e7      	b.n	800247a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80022aa:	68fb      	ldr	r3, [r7, #12]
 80022ac:	4a78      	ldr	r2, [pc, #480]	@ (8002490 <HAL_I2C_Init+0x280>)
 80022ae:	fba2 2303 	umull	r2, r3, r2, r3
 80022b2:	0c9b      	lsrs	r3, r3, #18
 80022b4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	685b      	ldr	r3, [r3, #4]
 80022bc:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	68ba      	ldr	r2, [r7, #8]
 80022c6:	430a      	orrs	r2, r1
 80022c8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	6a1b      	ldr	r3, [r3, #32]
 80022d0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	685b      	ldr	r3, [r3, #4]
 80022d8:	4a6a      	ldr	r2, [pc, #424]	@ (8002484 <HAL_I2C_Init+0x274>)
 80022da:	4293      	cmp	r3, r2
 80022dc:	d802      	bhi.n	80022e4 <HAL_I2C_Init+0xd4>
 80022de:	68bb      	ldr	r3, [r7, #8]
 80022e0:	3301      	adds	r3, #1
 80022e2:	e009      	b.n	80022f8 <HAL_I2C_Init+0xe8>
 80022e4:	68bb      	ldr	r3, [r7, #8]
 80022e6:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80022ea:	fb02 f303 	mul.w	r3, r2, r3
 80022ee:	4a69      	ldr	r2, [pc, #420]	@ (8002494 <HAL_I2C_Init+0x284>)
 80022f0:	fba2 2303 	umull	r2, r3, r2, r3
 80022f4:	099b      	lsrs	r3, r3, #6
 80022f6:	3301      	adds	r3, #1
 80022f8:	687a      	ldr	r2, [r7, #4]
 80022fa:	6812      	ldr	r2, [r2, #0]
 80022fc:	430b      	orrs	r3, r1
 80022fe:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	69db      	ldr	r3, [r3, #28]
 8002306:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800230a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	685b      	ldr	r3, [r3, #4]
 8002312:	495c      	ldr	r1, [pc, #368]	@ (8002484 <HAL_I2C_Init+0x274>)
 8002314:	428b      	cmp	r3, r1
 8002316:	d819      	bhi.n	800234c <HAL_I2C_Init+0x13c>
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	1e59      	subs	r1, r3, #1
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	685b      	ldr	r3, [r3, #4]
 8002320:	005b      	lsls	r3, r3, #1
 8002322:	fbb1 f3f3 	udiv	r3, r1, r3
 8002326:	1c59      	adds	r1, r3, #1
 8002328:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800232c:	400b      	ands	r3, r1
 800232e:	2b00      	cmp	r3, #0
 8002330:	d00a      	beq.n	8002348 <HAL_I2C_Init+0x138>
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	1e59      	subs	r1, r3, #1
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	685b      	ldr	r3, [r3, #4]
 800233a:	005b      	lsls	r3, r3, #1
 800233c:	fbb1 f3f3 	udiv	r3, r1, r3
 8002340:	3301      	adds	r3, #1
 8002342:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002346:	e051      	b.n	80023ec <HAL_I2C_Init+0x1dc>
 8002348:	2304      	movs	r3, #4
 800234a:	e04f      	b.n	80023ec <HAL_I2C_Init+0x1dc>
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	689b      	ldr	r3, [r3, #8]
 8002350:	2b00      	cmp	r3, #0
 8002352:	d111      	bne.n	8002378 <HAL_I2C_Init+0x168>
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	1e58      	subs	r0, r3, #1
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	6859      	ldr	r1, [r3, #4]
 800235c:	460b      	mov	r3, r1
 800235e:	005b      	lsls	r3, r3, #1
 8002360:	440b      	add	r3, r1
 8002362:	fbb0 f3f3 	udiv	r3, r0, r3
 8002366:	3301      	adds	r3, #1
 8002368:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800236c:	2b00      	cmp	r3, #0
 800236e:	bf0c      	ite	eq
 8002370:	2301      	moveq	r3, #1
 8002372:	2300      	movne	r3, #0
 8002374:	b2db      	uxtb	r3, r3
 8002376:	e012      	b.n	800239e <HAL_I2C_Init+0x18e>
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	1e58      	subs	r0, r3, #1
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	6859      	ldr	r1, [r3, #4]
 8002380:	460b      	mov	r3, r1
 8002382:	009b      	lsls	r3, r3, #2
 8002384:	440b      	add	r3, r1
 8002386:	0099      	lsls	r1, r3, #2
 8002388:	440b      	add	r3, r1
 800238a:	fbb0 f3f3 	udiv	r3, r0, r3
 800238e:	3301      	adds	r3, #1
 8002390:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002394:	2b00      	cmp	r3, #0
 8002396:	bf0c      	ite	eq
 8002398:	2301      	moveq	r3, #1
 800239a:	2300      	movne	r3, #0
 800239c:	b2db      	uxtb	r3, r3
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d001      	beq.n	80023a6 <HAL_I2C_Init+0x196>
 80023a2:	2301      	movs	r3, #1
 80023a4:	e022      	b.n	80023ec <HAL_I2C_Init+0x1dc>
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	689b      	ldr	r3, [r3, #8]
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d10e      	bne.n	80023cc <HAL_I2C_Init+0x1bc>
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	1e58      	subs	r0, r3, #1
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	6859      	ldr	r1, [r3, #4]
 80023b6:	460b      	mov	r3, r1
 80023b8:	005b      	lsls	r3, r3, #1
 80023ba:	440b      	add	r3, r1
 80023bc:	fbb0 f3f3 	udiv	r3, r0, r3
 80023c0:	3301      	adds	r3, #1
 80023c2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80023c6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80023ca:	e00f      	b.n	80023ec <HAL_I2C_Init+0x1dc>
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	1e58      	subs	r0, r3, #1
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	6859      	ldr	r1, [r3, #4]
 80023d4:	460b      	mov	r3, r1
 80023d6:	009b      	lsls	r3, r3, #2
 80023d8:	440b      	add	r3, r1
 80023da:	0099      	lsls	r1, r3, #2
 80023dc:	440b      	add	r3, r1
 80023de:	fbb0 f3f3 	udiv	r3, r0, r3
 80023e2:	3301      	adds	r3, #1
 80023e4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80023e8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80023ec:	6879      	ldr	r1, [r7, #4]
 80023ee:	6809      	ldr	r1, [r1, #0]
 80023f0:	4313      	orrs	r3, r2
 80023f2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	69da      	ldr	r2, [r3, #28]
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	6a1b      	ldr	r3, [r3, #32]
 8002406:	431a      	orrs	r2, r3
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	430a      	orrs	r2, r1
 800240e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	689b      	ldr	r3, [r3, #8]
 8002416:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800241a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800241e:	687a      	ldr	r2, [r7, #4]
 8002420:	6911      	ldr	r1, [r2, #16]
 8002422:	687a      	ldr	r2, [r7, #4]
 8002424:	68d2      	ldr	r2, [r2, #12]
 8002426:	4311      	orrs	r1, r2
 8002428:	687a      	ldr	r2, [r7, #4]
 800242a:	6812      	ldr	r2, [r2, #0]
 800242c:	430b      	orrs	r3, r1
 800242e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	68db      	ldr	r3, [r3, #12]
 8002436:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	695a      	ldr	r2, [r3, #20]
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	699b      	ldr	r3, [r3, #24]
 8002442:	431a      	orrs	r2, r3
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	430a      	orrs	r2, r1
 800244a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	681a      	ldr	r2, [r3, #0]
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	f042 0201 	orr.w	r2, r2, #1
 800245a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	2200      	movs	r2, #0
 8002460:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	2220      	movs	r2, #32
 8002466:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	2200      	movs	r2, #0
 800246e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	2200      	movs	r2, #0
 8002474:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002478:	2300      	movs	r3, #0
}
 800247a:	4618      	mov	r0, r3
 800247c:	3710      	adds	r7, #16
 800247e:	46bd      	mov	sp, r7
 8002480:	bd80      	pop	{r7, pc}
 8002482:	bf00      	nop
 8002484:	000186a0 	.word	0x000186a0
 8002488:	001e847f 	.word	0x001e847f
 800248c:	003d08ff 	.word	0x003d08ff
 8002490:	431bde83 	.word	0x431bde83
 8002494:	10624dd3 	.word	0x10624dd3

08002498 <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 8002498:	b480      	push	{r7}
 800249a:	b083      	sub	sp, #12
 800249c:	af00      	add	r7, sp, #0
 800249e:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	695b      	ldr	r3, [r3, #20]
 80024a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80024aa:	2b80      	cmp	r3, #128	@ 0x80
 80024ac:	d103      	bne.n	80024b6 <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	2200      	movs	r2, #0
 80024b4:	611a      	str	r2, [r3, #16]
  }
}
 80024b6:	bf00      	nop
 80024b8:	370c      	adds	r7, #12
 80024ba:	46bd      	mov	sp, r7
 80024bc:	bc80      	pop	{r7}
 80024be:	4770      	bx	lr

080024c0 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80024c0:	b580      	push	{r7, lr}
 80024c2:	b088      	sub	sp, #32
 80024c4:	af02      	add	r7, sp, #8
 80024c6:	60f8      	str	r0, [r7, #12]
 80024c8:	607a      	str	r2, [r7, #4]
 80024ca:	461a      	mov	r2, r3
 80024cc:	460b      	mov	r3, r1
 80024ce:	817b      	strh	r3, [r7, #10]
 80024d0:	4613      	mov	r3, r2
 80024d2:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80024d4:	f7ff fb62 	bl	8001b9c <HAL_GetTick>
 80024d8:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80024e0:	b2db      	uxtb	r3, r3
 80024e2:	2b20      	cmp	r3, #32
 80024e4:	f040 80e0 	bne.w	80026a8 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80024e8:	697b      	ldr	r3, [r7, #20]
 80024ea:	9300      	str	r3, [sp, #0]
 80024ec:	2319      	movs	r3, #25
 80024ee:	2201      	movs	r2, #1
 80024f0:	4970      	ldr	r1, [pc, #448]	@ (80026b4 <HAL_I2C_Master_Transmit+0x1f4>)
 80024f2:	68f8      	ldr	r0, [r7, #12]
 80024f4:	f002 fa7a 	bl	80049ec <I2C_WaitOnFlagUntilTimeout>
 80024f8:	4603      	mov	r3, r0
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d001      	beq.n	8002502 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80024fe:	2302      	movs	r3, #2
 8002500:	e0d3      	b.n	80026aa <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002508:	2b01      	cmp	r3, #1
 800250a:	d101      	bne.n	8002510 <HAL_I2C_Master_Transmit+0x50>
 800250c:	2302      	movs	r3, #2
 800250e:	e0cc      	b.n	80026aa <HAL_I2C_Master_Transmit+0x1ea>
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	2201      	movs	r2, #1
 8002514:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	f003 0301 	and.w	r3, r3, #1
 8002522:	2b01      	cmp	r3, #1
 8002524:	d007      	beq.n	8002536 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	681a      	ldr	r2, [r3, #0]
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	f042 0201 	orr.w	r2, r2, #1
 8002534:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	681a      	ldr	r2, [r3, #0]
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002544:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	2221      	movs	r2, #33	@ 0x21
 800254a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	2210      	movs	r2, #16
 8002552:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	2200      	movs	r2, #0
 800255a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	687a      	ldr	r2, [r7, #4]
 8002560:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	893a      	ldrh	r2, [r7, #8]
 8002566:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800256c:	b29a      	uxth	r2, r3
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	4a50      	ldr	r2, [pc, #320]	@ (80026b8 <HAL_I2C_Master_Transmit+0x1f8>)
 8002576:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002578:	8979      	ldrh	r1, [r7, #10]
 800257a:	697b      	ldr	r3, [r7, #20]
 800257c:	6a3a      	ldr	r2, [r7, #32]
 800257e:	68f8      	ldr	r0, [r7, #12]
 8002580:	f002 f83c 	bl	80045fc <I2C_MasterRequestWrite>
 8002584:	4603      	mov	r3, r0
 8002586:	2b00      	cmp	r3, #0
 8002588:	d001      	beq.n	800258e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800258a:	2301      	movs	r3, #1
 800258c:	e08d      	b.n	80026aa <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800258e:	2300      	movs	r3, #0
 8002590:	613b      	str	r3, [r7, #16]
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	695b      	ldr	r3, [r3, #20]
 8002598:	613b      	str	r3, [r7, #16]
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	699b      	ldr	r3, [r3, #24]
 80025a0:	613b      	str	r3, [r7, #16]
 80025a2:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80025a4:	e066      	b.n	8002674 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80025a6:	697a      	ldr	r2, [r7, #20]
 80025a8:	6a39      	ldr	r1, [r7, #32]
 80025aa:	68f8      	ldr	r0, [r7, #12]
 80025ac:	f002 fb38 	bl	8004c20 <I2C_WaitOnTXEFlagUntilTimeout>
 80025b0:	4603      	mov	r3, r0
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d00d      	beq.n	80025d2 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025ba:	2b04      	cmp	r3, #4
 80025bc:	d107      	bne.n	80025ce <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	681a      	ldr	r2, [r3, #0]
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80025cc:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80025ce:	2301      	movs	r3, #1
 80025d0:	e06b      	b.n	80026aa <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025d6:	781a      	ldrb	r2, [r3, #0]
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025e2:	1c5a      	adds	r2, r3, #1
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80025ec:	b29b      	uxth	r3, r3
 80025ee:	3b01      	subs	r3, #1
 80025f0:	b29a      	uxth	r2, r3
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80025fa:	3b01      	subs	r3, #1
 80025fc:	b29a      	uxth	r2, r3
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	695b      	ldr	r3, [r3, #20]
 8002608:	f003 0304 	and.w	r3, r3, #4
 800260c:	2b04      	cmp	r3, #4
 800260e:	d11b      	bne.n	8002648 <HAL_I2C_Master_Transmit+0x188>
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002614:	2b00      	cmp	r3, #0
 8002616:	d017      	beq.n	8002648 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800261c:	781a      	ldrb	r2, [r3, #0]
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002628:	1c5a      	adds	r2, r3, #1
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002632:	b29b      	uxth	r3, r3
 8002634:	3b01      	subs	r3, #1
 8002636:	b29a      	uxth	r2, r3
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002640:	3b01      	subs	r3, #1
 8002642:	b29a      	uxth	r2, r3
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002648:	697a      	ldr	r2, [r7, #20]
 800264a:	6a39      	ldr	r1, [r7, #32]
 800264c:	68f8      	ldr	r0, [r7, #12]
 800264e:	f002 fb2f 	bl	8004cb0 <I2C_WaitOnBTFFlagUntilTimeout>
 8002652:	4603      	mov	r3, r0
 8002654:	2b00      	cmp	r3, #0
 8002656:	d00d      	beq.n	8002674 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800265c:	2b04      	cmp	r3, #4
 800265e:	d107      	bne.n	8002670 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	681a      	ldr	r2, [r3, #0]
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800266e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002670:	2301      	movs	r3, #1
 8002672:	e01a      	b.n	80026aa <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002678:	2b00      	cmp	r3, #0
 800267a:	d194      	bne.n	80025a6 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	681a      	ldr	r2, [r3, #0]
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800268a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	2220      	movs	r2, #32
 8002690:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	2200      	movs	r2, #0
 8002698:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	2200      	movs	r2, #0
 80026a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80026a4:	2300      	movs	r3, #0
 80026a6:	e000      	b.n	80026aa <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80026a8:	2302      	movs	r3, #2
  }
}
 80026aa:	4618      	mov	r0, r3
 80026ac:	3718      	adds	r7, #24
 80026ae:	46bd      	mov	sp, r7
 80026b0:	bd80      	pop	{r7, pc}
 80026b2:	bf00      	nop
 80026b4:	00100002 	.word	0x00100002
 80026b8:	ffff0000 	.word	0xffff0000

080026bc <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80026bc:	b580      	push	{r7, lr}
 80026be:	b08c      	sub	sp, #48	@ 0x30
 80026c0:	af02      	add	r7, sp, #8
 80026c2:	60f8      	str	r0, [r7, #12]
 80026c4:	607a      	str	r2, [r7, #4]
 80026c6:	461a      	mov	r2, r3
 80026c8:	460b      	mov	r3, r1
 80026ca:	817b      	strh	r3, [r7, #10]
 80026cc:	4613      	mov	r3, r2
 80026ce:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 80026d0:	2300      	movs	r3, #0
 80026d2:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80026d4:	f7ff fa62 	bl	8001b9c <HAL_GetTick>
 80026d8:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80026e0:	b2db      	uxtb	r3, r3
 80026e2:	2b20      	cmp	r3, #32
 80026e4:	f040 824b 	bne.w	8002b7e <HAL_I2C_Master_Receive+0x4c2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80026e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026ea:	9300      	str	r3, [sp, #0]
 80026ec:	2319      	movs	r3, #25
 80026ee:	2201      	movs	r2, #1
 80026f0:	497f      	ldr	r1, [pc, #508]	@ (80028f0 <HAL_I2C_Master_Receive+0x234>)
 80026f2:	68f8      	ldr	r0, [r7, #12]
 80026f4:	f002 f97a 	bl	80049ec <I2C_WaitOnFlagUntilTimeout>
 80026f8:	4603      	mov	r3, r0
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d001      	beq.n	8002702 <HAL_I2C_Master_Receive+0x46>
    {
      return HAL_BUSY;
 80026fe:	2302      	movs	r3, #2
 8002700:	e23e      	b.n	8002b80 <HAL_I2C_Master_Receive+0x4c4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002708:	2b01      	cmp	r3, #1
 800270a:	d101      	bne.n	8002710 <HAL_I2C_Master_Receive+0x54>
 800270c:	2302      	movs	r3, #2
 800270e:	e237      	b.n	8002b80 <HAL_I2C_Master_Receive+0x4c4>
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	2201      	movs	r2, #1
 8002714:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	f003 0301 	and.w	r3, r3, #1
 8002722:	2b01      	cmp	r3, #1
 8002724:	d007      	beq.n	8002736 <HAL_I2C_Master_Receive+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	681a      	ldr	r2, [r3, #0]
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	f042 0201 	orr.w	r2, r2, #1
 8002734:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	681a      	ldr	r2, [r3, #0]
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002744:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	2222      	movs	r2, #34	@ 0x22
 800274a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	2210      	movs	r2, #16
 8002752:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	2200      	movs	r2, #0
 800275a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	687a      	ldr	r2, [r7, #4]
 8002760:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	893a      	ldrh	r2, [r7, #8]
 8002766:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800276c:	b29a      	uxth	r2, r3
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	4a5f      	ldr	r2, [pc, #380]	@ (80028f4 <HAL_I2C_Master_Receive+0x238>)
 8002776:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002778:	8979      	ldrh	r1, [r7, #10]
 800277a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800277c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800277e:	68f8      	ldr	r0, [r7, #12]
 8002780:	f001 ffbe 	bl	8004700 <I2C_MasterRequestRead>
 8002784:	4603      	mov	r3, r0
 8002786:	2b00      	cmp	r3, #0
 8002788:	d001      	beq.n	800278e <HAL_I2C_Master_Receive+0xd2>
    {
      return HAL_ERROR;
 800278a:	2301      	movs	r3, #1
 800278c:	e1f8      	b.n	8002b80 <HAL_I2C_Master_Receive+0x4c4>
    }

    if (hi2c->XferSize == 0U)
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002792:	2b00      	cmp	r3, #0
 8002794:	d113      	bne.n	80027be <HAL_I2C_Master_Receive+0x102>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002796:	2300      	movs	r3, #0
 8002798:	61fb      	str	r3, [r7, #28]
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	695b      	ldr	r3, [r3, #20]
 80027a0:	61fb      	str	r3, [r7, #28]
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	699b      	ldr	r3, [r3, #24]
 80027a8:	61fb      	str	r3, [r7, #28]
 80027aa:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	681a      	ldr	r2, [r3, #0]
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80027ba:	601a      	str	r2, [r3, #0]
 80027bc:	e1cc      	b.n	8002b58 <HAL_I2C_Master_Receive+0x49c>
    }
    else if (hi2c->XferSize == 1U)
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80027c2:	2b01      	cmp	r3, #1
 80027c4:	d11e      	bne.n	8002804 <HAL_I2C_Master_Receive+0x148>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	681a      	ldr	r2, [r3, #0]
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80027d4:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80027d6:	b672      	cpsid	i
}
 80027d8:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80027da:	2300      	movs	r3, #0
 80027dc:	61bb      	str	r3, [r7, #24]
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	695b      	ldr	r3, [r3, #20]
 80027e4:	61bb      	str	r3, [r7, #24]
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	699b      	ldr	r3, [r3, #24]
 80027ec:	61bb      	str	r3, [r7, #24]
 80027ee:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	681a      	ldr	r2, [r3, #0]
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80027fe:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8002800:	b662      	cpsie	i
}
 8002802:	e035      	b.n	8002870 <HAL_I2C_Master_Receive+0x1b4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002808:	2b02      	cmp	r3, #2
 800280a:	d11e      	bne.n	800284a <HAL_I2C_Master_Receive+0x18e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	681a      	ldr	r2, [r3, #0]
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800281a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800281c:	b672      	cpsid	i
}
 800281e:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002820:	2300      	movs	r3, #0
 8002822:	617b      	str	r3, [r7, #20]
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	695b      	ldr	r3, [r3, #20]
 800282a:	617b      	str	r3, [r7, #20]
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	699b      	ldr	r3, [r3, #24]
 8002832:	617b      	str	r3, [r7, #20]
 8002834:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	681a      	ldr	r2, [r3, #0]
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002844:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8002846:	b662      	cpsie	i
}
 8002848:	e012      	b.n	8002870 <HAL_I2C_Master_Receive+0x1b4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	681a      	ldr	r2, [r3, #0]
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8002858:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800285a:	2300      	movs	r3, #0
 800285c:	613b      	str	r3, [r7, #16]
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	695b      	ldr	r3, [r3, #20]
 8002864:	613b      	str	r3, [r7, #16]
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	699b      	ldr	r3, [r3, #24]
 800286c:	613b      	str	r3, [r7, #16]
 800286e:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8002870:	e172      	b.n	8002b58 <HAL_I2C_Master_Receive+0x49c>
    {
      if (hi2c->XferSize <= 3U)
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002876:	2b03      	cmp	r3, #3
 8002878:	f200 811f 	bhi.w	8002aba <HAL_I2C_Master_Receive+0x3fe>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002880:	2b01      	cmp	r3, #1
 8002882:	d123      	bne.n	80028cc <HAL_I2C_Master_Receive+0x210>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002884:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002886:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8002888:	68f8      	ldr	r0, [r7, #12]
 800288a:	f002 fa8b 	bl	8004da4 <I2C_WaitOnRXNEFlagUntilTimeout>
 800288e:	4603      	mov	r3, r0
 8002890:	2b00      	cmp	r3, #0
 8002892:	d001      	beq.n	8002898 <HAL_I2C_Master_Receive+0x1dc>
          {
            return HAL_ERROR;
 8002894:	2301      	movs	r3, #1
 8002896:	e173      	b.n	8002b80 <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	691a      	ldr	r2, [r3, #16]
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028a2:	b2d2      	uxtb	r2, r2
 80028a4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028aa:	1c5a      	adds	r2, r3, #1
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80028b4:	3b01      	subs	r3, #1
 80028b6:	b29a      	uxth	r2, r3
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80028c0:	b29b      	uxth	r3, r3
 80028c2:	3b01      	subs	r3, #1
 80028c4:	b29a      	uxth	r2, r3
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80028ca:	e145      	b.n	8002b58 <HAL_I2C_Master_Receive+0x49c>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80028d0:	2b02      	cmp	r3, #2
 80028d2:	d152      	bne.n	800297a <HAL_I2C_Master_Receive+0x2be>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80028d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028d6:	9300      	str	r3, [sp, #0]
 80028d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80028da:	2200      	movs	r2, #0
 80028dc:	4906      	ldr	r1, [pc, #24]	@ (80028f8 <HAL_I2C_Master_Receive+0x23c>)
 80028de:	68f8      	ldr	r0, [r7, #12]
 80028e0:	f002 f884 	bl	80049ec <I2C_WaitOnFlagUntilTimeout>
 80028e4:	4603      	mov	r3, r0
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d008      	beq.n	80028fc <HAL_I2C_Master_Receive+0x240>
          {
            return HAL_ERROR;
 80028ea:	2301      	movs	r3, #1
 80028ec:	e148      	b.n	8002b80 <HAL_I2C_Master_Receive+0x4c4>
 80028ee:	bf00      	nop
 80028f0:	00100002 	.word	0x00100002
 80028f4:	ffff0000 	.word	0xffff0000
 80028f8:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 80028fc:	b672      	cpsid	i
}
 80028fe:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	681a      	ldr	r2, [r3, #0]
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800290e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	691a      	ldr	r2, [r3, #16]
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800291a:	b2d2      	uxtb	r2, r2
 800291c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002922:	1c5a      	adds	r2, r3, #1
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800292c:	3b01      	subs	r3, #1
 800292e:	b29a      	uxth	r2, r3
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002938:	b29b      	uxth	r3, r3
 800293a:	3b01      	subs	r3, #1
 800293c:	b29a      	uxth	r2, r3
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8002942:	b662      	cpsie	i
}
 8002944:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	691a      	ldr	r2, [r3, #16]
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002950:	b2d2      	uxtb	r2, r2
 8002952:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002958:	1c5a      	adds	r2, r3, #1
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002962:	3b01      	subs	r3, #1
 8002964:	b29a      	uxth	r2, r3
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800296e:	b29b      	uxth	r3, r3
 8002970:	3b01      	subs	r3, #1
 8002972:	b29a      	uxth	r2, r3
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002978:	e0ee      	b.n	8002b58 <HAL_I2C_Master_Receive+0x49c>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800297a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800297c:	9300      	str	r3, [sp, #0]
 800297e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002980:	2200      	movs	r2, #0
 8002982:	4981      	ldr	r1, [pc, #516]	@ (8002b88 <HAL_I2C_Master_Receive+0x4cc>)
 8002984:	68f8      	ldr	r0, [r7, #12]
 8002986:	f002 f831 	bl	80049ec <I2C_WaitOnFlagUntilTimeout>
 800298a:	4603      	mov	r3, r0
 800298c:	2b00      	cmp	r3, #0
 800298e:	d001      	beq.n	8002994 <HAL_I2C_Master_Receive+0x2d8>
          {
            return HAL_ERROR;
 8002990:	2301      	movs	r3, #1
 8002992:	e0f5      	b.n	8002b80 <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	681a      	ldr	r2, [r3, #0]
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80029a2:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80029a4:	b672      	cpsid	i
}
 80029a6:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	691a      	ldr	r2, [r3, #16]
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029b2:	b2d2      	uxtb	r2, r2
 80029b4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029ba:	1c5a      	adds	r2, r3, #1
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80029c4:	3b01      	subs	r3, #1
 80029c6:	b29a      	uxth	r2, r3
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80029d0:	b29b      	uxth	r3, r3
 80029d2:	3b01      	subs	r3, #1
 80029d4:	b29a      	uxth	r2, r3
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80029da:	4b6c      	ldr	r3, [pc, #432]	@ (8002b8c <HAL_I2C_Master_Receive+0x4d0>)
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	08db      	lsrs	r3, r3, #3
 80029e0:	4a6b      	ldr	r2, [pc, #428]	@ (8002b90 <HAL_I2C_Master_Receive+0x4d4>)
 80029e2:	fba2 2303 	umull	r2, r3, r2, r3
 80029e6:	0a1a      	lsrs	r2, r3, #8
 80029e8:	4613      	mov	r3, r2
 80029ea:	009b      	lsls	r3, r3, #2
 80029ec:	4413      	add	r3, r2
 80029ee:	00da      	lsls	r2, r3, #3
 80029f0:	1ad3      	subs	r3, r2, r3
 80029f2:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 80029f4:	6a3b      	ldr	r3, [r7, #32]
 80029f6:	3b01      	subs	r3, #1
 80029f8:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 80029fa:	6a3b      	ldr	r3, [r7, #32]
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d118      	bne.n	8002a32 <HAL_I2C_Master_Receive+0x376>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	2200      	movs	r2, #0
 8002a04:	631a      	str	r2, [r3, #48]	@ 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	2220      	movs	r2, #32
 8002a0a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	2200      	movs	r2, #0
 8002a12:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a1a:	f043 0220 	orr.w	r2, r3, #32
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	641a      	str	r2, [r3, #64]	@ 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8002a22:	b662      	cpsie	i
}
 8002a24:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	2200      	movs	r2, #0
 8002a2a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

              return HAL_ERROR;
 8002a2e:	2301      	movs	r3, #1
 8002a30:	e0a6      	b.n	8002b80 <HAL_I2C_Master_Receive+0x4c4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	695b      	ldr	r3, [r3, #20]
 8002a38:	f003 0304 	and.w	r3, r3, #4
 8002a3c:	2b04      	cmp	r3, #4
 8002a3e:	d1d9      	bne.n	80029f4 <HAL_I2C_Master_Receive+0x338>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	681a      	ldr	r2, [r3, #0]
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002a4e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	691a      	ldr	r2, [r3, #16]
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a5a:	b2d2      	uxtb	r2, r2
 8002a5c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a62:	1c5a      	adds	r2, r3, #1
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a6c:	3b01      	subs	r3, #1
 8002a6e:	b29a      	uxth	r2, r3
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a78:	b29b      	uxth	r3, r3
 8002a7a:	3b01      	subs	r3, #1
 8002a7c:	b29a      	uxth	r2, r3
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8002a82:	b662      	cpsie	i
}
 8002a84:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	691a      	ldr	r2, [r3, #16]
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a90:	b2d2      	uxtb	r2, r2
 8002a92:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a98:	1c5a      	adds	r2, r3, #1
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002aa2:	3b01      	subs	r3, #1
 8002aa4:	b29a      	uxth	r2, r3
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002aae:	b29b      	uxth	r3, r3
 8002ab0:	3b01      	subs	r3, #1
 8002ab2:	b29a      	uxth	r2, r3
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002ab8:	e04e      	b.n	8002b58 <HAL_I2C_Master_Receive+0x49c>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002aba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002abc:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8002abe:	68f8      	ldr	r0, [r7, #12]
 8002ac0:	f002 f970 	bl	8004da4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002ac4:	4603      	mov	r3, r0
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d001      	beq.n	8002ace <HAL_I2C_Master_Receive+0x412>
        {
          return HAL_ERROR;
 8002aca:	2301      	movs	r3, #1
 8002acc:	e058      	b.n	8002b80 <HAL_I2C_Master_Receive+0x4c4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	691a      	ldr	r2, [r3, #16]
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ad8:	b2d2      	uxtb	r2, r2
 8002ada:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ae0:	1c5a      	adds	r2, r3, #1
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002aea:	3b01      	subs	r3, #1
 8002aec:	b29a      	uxth	r2, r3
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002af6:	b29b      	uxth	r3, r3
 8002af8:	3b01      	subs	r3, #1
 8002afa:	b29a      	uxth	r2, r3
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	695b      	ldr	r3, [r3, #20]
 8002b06:	f003 0304 	and.w	r3, r3, #4
 8002b0a:	2b04      	cmp	r3, #4
 8002b0c:	d124      	bne.n	8002b58 <HAL_I2C_Master_Receive+0x49c>
        {

          if (hi2c->XferSize == 3U)
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b12:	2b03      	cmp	r3, #3
 8002b14:	d107      	bne.n	8002b26 <HAL_I2C_Master_Receive+0x46a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	681a      	ldr	r2, [r3, #0]
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002b24:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	691a      	ldr	r2, [r3, #16]
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b30:	b2d2      	uxtb	r2, r2
 8002b32:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b38:	1c5a      	adds	r2, r3, #1
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b42:	3b01      	subs	r3, #1
 8002b44:	b29a      	uxth	r2, r3
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002b4e:	b29b      	uxth	r3, r3
 8002b50:	3b01      	subs	r3, #1
 8002b52:	b29a      	uxth	r2, r3
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	f47f ae88 	bne.w	8002872 <HAL_I2C_Master_Receive+0x1b6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	2220      	movs	r2, #32
 8002b66:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	2200      	movs	r2, #0
 8002b6e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	2200      	movs	r2, #0
 8002b76:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002b7a:	2300      	movs	r3, #0
 8002b7c:	e000      	b.n	8002b80 <HAL_I2C_Master_Receive+0x4c4>
  }
  else
  {
    return HAL_BUSY;
 8002b7e:	2302      	movs	r3, #2
  }
}
 8002b80:	4618      	mov	r0, r3
 8002b82:	3728      	adds	r7, #40	@ 0x28
 8002b84:	46bd      	mov	sp, r7
 8002b86:	bd80      	pop	{r7, pc}
 8002b88:	00010004 	.word	0x00010004
 8002b8c:	20000000 	.word	0x20000000
 8002b90:	14f8b589 	.word	0x14f8b589

08002b94 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8002b94:	b580      	push	{r7, lr}
 8002b96:	b08a      	sub	sp, #40	@ 0x28
 8002b98:	af02      	add	r7, sp, #8
 8002b9a:	60f8      	str	r0, [r7, #12]
 8002b9c:	607a      	str	r2, [r7, #4]
 8002b9e:	603b      	str	r3, [r7, #0]
 8002ba0:	460b      	mov	r3, r1
 8002ba2:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8002ba4:	f7fe fffa 	bl	8001b9c <HAL_GetTick>
 8002ba8:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8002baa:	2300      	movs	r3, #0
 8002bac:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002bb4:	b2db      	uxtb	r3, r3
 8002bb6:	2b20      	cmp	r3, #32
 8002bb8:	f040 8111 	bne.w	8002dde <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002bbc:	69fb      	ldr	r3, [r7, #28]
 8002bbe:	9300      	str	r3, [sp, #0]
 8002bc0:	2319      	movs	r3, #25
 8002bc2:	2201      	movs	r2, #1
 8002bc4:	4988      	ldr	r1, [pc, #544]	@ (8002de8 <HAL_I2C_IsDeviceReady+0x254>)
 8002bc6:	68f8      	ldr	r0, [r7, #12]
 8002bc8:	f001 ff10 	bl	80049ec <I2C_WaitOnFlagUntilTimeout>
 8002bcc:	4603      	mov	r3, r0
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d001      	beq.n	8002bd6 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8002bd2:	2302      	movs	r3, #2
 8002bd4:	e104      	b.n	8002de0 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002bdc:	2b01      	cmp	r3, #1
 8002bde:	d101      	bne.n	8002be4 <HAL_I2C_IsDeviceReady+0x50>
 8002be0:	2302      	movs	r3, #2
 8002be2:	e0fd      	b.n	8002de0 <HAL_I2C_IsDeviceReady+0x24c>
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	2201      	movs	r2, #1
 8002be8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	f003 0301 	and.w	r3, r3, #1
 8002bf6:	2b01      	cmp	r3, #1
 8002bf8:	d007      	beq.n	8002c0a <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	681a      	ldr	r2, [r3, #0]
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	f042 0201 	orr.w	r2, r2, #1
 8002c08:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	681a      	ldr	r2, [r3, #0]
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002c18:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	2224      	movs	r2, #36	@ 0x24
 8002c1e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	2200      	movs	r2, #0
 8002c26:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	4a70      	ldr	r2, [pc, #448]	@ (8002dec <HAL_I2C_IsDeviceReady+0x258>)
 8002c2c:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	681a      	ldr	r2, [r3, #0]
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002c3c:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8002c3e:	69fb      	ldr	r3, [r7, #28]
 8002c40:	9300      	str	r3, [sp, #0]
 8002c42:	683b      	ldr	r3, [r7, #0]
 8002c44:	2200      	movs	r2, #0
 8002c46:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002c4a:	68f8      	ldr	r0, [r7, #12]
 8002c4c:	f001 fece 	bl	80049ec <I2C_WaitOnFlagUntilTimeout>
 8002c50:	4603      	mov	r3, r0
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d00d      	beq.n	8002c72 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c60:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002c64:	d103      	bne.n	8002c6e <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002c6c:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 8002c6e:	2303      	movs	r3, #3
 8002c70:	e0b6      	b.n	8002de0 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002c72:	897b      	ldrh	r3, [r7, #10]
 8002c74:	b2db      	uxtb	r3, r3
 8002c76:	461a      	mov	r2, r3
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002c80:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8002c82:	f7fe ff8b 	bl	8001b9c <HAL_GetTick>
 8002c86:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	695b      	ldr	r3, [r3, #20]
 8002c8e:	f003 0302 	and.w	r3, r3, #2
 8002c92:	2b02      	cmp	r3, #2
 8002c94:	bf0c      	ite	eq
 8002c96:	2301      	moveq	r3, #1
 8002c98:	2300      	movne	r3, #0
 8002c9a:	b2db      	uxtb	r3, r3
 8002c9c:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	695b      	ldr	r3, [r3, #20]
 8002ca4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002ca8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002cac:	bf0c      	ite	eq
 8002cae:	2301      	moveq	r3, #1
 8002cb0:	2300      	movne	r3, #0
 8002cb2:	b2db      	uxtb	r3, r3
 8002cb4:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8002cb6:	e025      	b.n	8002d04 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002cb8:	f7fe ff70 	bl	8001b9c <HAL_GetTick>
 8002cbc:	4602      	mov	r2, r0
 8002cbe:	69fb      	ldr	r3, [r7, #28]
 8002cc0:	1ad3      	subs	r3, r2, r3
 8002cc2:	683a      	ldr	r2, [r7, #0]
 8002cc4:	429a      	cmp	r2, r3
 8002cc6:	d302      	bcc.n	8002cce <HAL_I2C_IsDeviceReady+0x13a>
 8002cc8:	683b      	ldr	r3, [r7, #0]
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d103      	bne.n	8002cd6 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	22a0      	movs	r2, #160	@ 0xa0
 8002cd2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	695b      	ldr	r3, [r3, #20]
 8002cdc:	f003 0302 	and.w	r3, r3, #2
 8002ce0:	2b02      	cmp	r3, #2
 8002ce2:	bf0c      	ite	eq
 8002ce4:	2301      	moveq	r3, #1
 8002ce6:	2300      	movne	r3, #0
 8002ce8:	b2db      	uxtb	r3, r3
 8002cea:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	695b      	ldr	r3, [r3, #20]
 8002cf2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002cf6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002cfa:	bf0c      	ite	eq
 8002cfc:	2301      	moveq	r3, #1
 8002cfe:	2300      	movne	r3, #0
 8002d00:	b2db      	uxtb	r3, r3
 8002d02:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002d0a:	b2db      	uxtb	r3, r3
 8002d0c:	2ba0      	cmp	r3, #160	@ 0xa0
 8002d0e:	d005      	beq.n	8002d1c <HAL_I2C_IsDeviceReady+0x188>
 8002d10:	7dfb      	ldrb	r3, [r7, #23]
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d102      	bne.n	8002d1c <HAL_I2C_IsDeviceReady+0x188>
 8002d16:	7dbb      	ldrb	r3, [r7, #22]
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d0cd      	beq.n	8002cb8 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	2220      	movs	r2, #32
 8002d20:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	695b      	ldr	r3, [r3, #20]
 8002d2a:	f003 0302 	and.w	r3, r3, #2
 8002d2e:	2b02      	cmp	r3, #2
 8002d30:	d129      	bne.n	8002d86 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	681a      	ldr	r2, [r3, #0]
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002d40:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002d42:	2300      	movs	r3, #0
 8002d44:	613b      	str	r3, [r7, #16]
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	695b      	ldr	r3, [r3, #20]
 8002d4c:	613b      	str	r3, [r7, #16]
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	699b      	ldr	r3, [r3, #24]
 8002d54:	613b      	str	r3, [r7, #16]
 8002d56:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002d58:	69fb      	ldr	r3, [r7, #28]
 8002d5a:	9300      	str	r3, [sp, #0]
 8002d5c:	2319      	movs	r3, #25
 8002d5e:	2201      	movs	r2, #1
 8002d60:	4921      	ldr	r1, [pc, #132]	@ (8002de8 <HAL_I2C_IsDeviceReady+0x254>)
 8002d62:	68f8      	ldr	r0, [r7, #12]
 8002d64:	f001 fe42 	bl	80049ec <I2C_WaitOnFlagUntilTimeout>
 8002d68:	4603      	mov	r3, r0
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d001      	beq.n	8002d72 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8002d6e:	2301      	movs	r3, #1
 8002d70:	e036      	b.n	8002de0 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	2220      	movs	r2, #32
 8002d76:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	2200      	movs	r2, #0
 8002d7e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 8002d82:	2300      	movs	r3, #0
 8002d84:	e02c      	b.n	8002de0 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	681a      	ldr	r2, [r3, #0]
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002d94:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002d9e:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002da0:	69fb      	ldr	r3, [r7, #28]
 8002da2:	9300      	str	r3, [sp, #0]
 8002da4:	2319      	movs	r3, #25
 8002da6:	2201      	movs	r2, #1
 8002da8:	490f      	ldr	r1, [pc, #60]	@ (8002de8 <HAL_I2C_IsDeviceReady+0x254>)
 8002daa:	68f8      	ldr	r0, [r7, #12]
 8002dac:	f001 fe1e 	bl	80049ec <I2C_WaitOnFlagUntilTimeout>
 8002db0:	4603      	mov	r3, r0
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d001      	beq.n	8002dba <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8002db6:	2301      	movs	r3, #1
 8002db8:	e012      	b.n	8002de0 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8002dba:	69bb      	ldr	r3, [r7, #24]
 8002dbc:	3301      	adds	r3, #1
 8002dbe:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8002dc0:	69ba      	ldr	r2, [r7, #24]
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	429a      	cmp	r2, r3
 8002dc6:	f4ff af32 	bcc.w	8002c2e <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	2220      	movs	r2, #32
 8002dce:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	2200      	movs	r2, #0
 8002dd6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8002dda:	2301      	movs	r3, #1
 8002ddc:	e000      	b.n	8002de0 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8002dde:	2302      	movs	r3, #2
  }
}
 8002de0:	4618      	mov	r0, r3
 8002de2:	3720      	adds	r7, #32
 8002de4:	46bd      	mov	sp, r7
 8002de6:	bd80      	pop	{r7, pc}
 8002de8:	00100002 	.word	0x00100002
 8002dec:	ffff0000 	.word	0xffff0000

08002df0 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8002df0:	b580      	push	{r7, lr}
 8002df2:	b088      	sub	sp, #32
 8002df4:	af00      	add	r7, sp, #0
 8002df6:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8002df8:	2300      	movs	r3, #0
 8002dfa:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	685b      	ldr	r3, [r3, #4]
 8002e02:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e08:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002e10:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002e18:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8002e1a:	7bfb      	ldrb	r3, [r7, #15]
 8002e1c:	2b10      	cmp	r3, #16
 8002e1e:	d003      	beq.n	8002e28 <HAL_I2C_EV_IRQHandler+0x38>
 8002e20:	7bfb      	ldrb	r3, [r7, #15]
 8002e22:	2b40      	cmp	r3, #64	@ 0x40
 8002e24:	f040 80c1 	bne.w	8002faa <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	699b      	ldr	r3, [r3, #24]
 8002e2e:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	695b      	ldr	r3, [r3, #20]
 8002e36:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8002e38:	69fb      	ldr	r3, [r7, #28]
 8002e3a:	f003 0301 	and.w	r3, r3, #1
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d10d      	bne.n	8002e5e <HAL_I2C_EV_IRQHandler+0x6e>
 8002e42:	693b      	ldr	r3, [r7, #16]
 8002e44:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8002e48:	d003      	beq.n	8002e52 <HAL_I2C_EV_IRQHandler+0x62>
 8002e4a:	693b      	ldr	r3, [r7, #16]
 8002e4c:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8002e50:	d101      	bne.n	8002e56 <HAL_I2C_EV_IRQHandler+0x66>
 8002e52:	2301      	movs	r3, #1
 8002e54:	e000      	b.n	8002e58 <HAL_I2C_EV_IRQHandler+0x68>
 8002e56:	2300      	movs	r3, #0
 8002e58:	2b01      	cmp	r3, #1
 8002e5a:	f000 8132 	beq.w	80030c2 <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002e5e:	69fb      	ldr	r3, [r7, #28]
 8002e60:	f003 0301 	and.w	r3, r3, #1
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d00c      	beq.n	8002e82 <HAL_I2C_EV_IRQHandler+0x92>
 8002e68:	697b      	ldr	r3, [r7, #20]
 8002e6a:	0a5b      	lsrs	r3, r3, #9
 8002e6c:	f003 0301 	and.w	r3, r3, #1
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d006      	beq.n	8002e82 <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8002e74:	6878      	ldr	r0, [r7, #4]
 8002e76:	f002 f820 	bl	8004eba <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8002e7a:	6878      	ldr	r0, [r7, #4]
 8002e7c:	f000 fd99 	bl	80039b2 <I2C_Master_SB>
 8002e80:	e092      	b.n	8002fa8 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002e82:	69fb      	ldr	r3, [r7, #28]
 8002e84:	08db      	lsrs	r3, r3, #3
 8002e86:	f003 0301 	and.w	r3, r3, #1
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d009      	beq.n	8002ea2 <HAL_I2C_EV_IRQHandler+0xb2>
 8002e8e:	697b      	ldr	r3, [r7, #20]
 8002e90:	0a5b      	lsrs	r3, r3, #9
 8002e92:	f003 0301 	and.w	r3, r3, #1
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d003      	beq.n	8002ea2 <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8002e9a:	6878      	ldr	r0, [r7, #4]
 8002e9c:	f000 fe0e 	bl	8003abc <I2C_Master_ADD10>
 8002ea0:	e082      	b.n	8002fa8 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002ea2:	69fb      	ldr	r3, [r7, #28]
 8002ea4:	085b      	lsrs	r3, r3, #1
 8002ea6:	f003 0301 	and.w	r3, r3, #1
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d009      	beq.n	8002ec2 <HAL_I2C_EV_IRQHandler+0xd2>
 8002eae:	697b      	ldr	r3, [r7, #20]
 8002eb0:	0a5b      	lsrs	r3, r3, #9
 8002eb2:	f003 0301 	and.w	r3, r3, #1
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d003      	beq.n	8002ec2 <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8002eba:	6878      	ldr	r0, [r7, #4]
 8002ebc:	f000 fe27 	bl	8003b0e <I2C_Master_ADDR>
 8002ec0:	e072      	b.n	8002fa8 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8002ec2:	69bb      	ldr	r3, [r7, #24]
 8002ec4:	089b      	lsrs	r3, r3, #2
 8002ec6:	f003 0301 	and.w	r3, r3, #1
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d03b      	beq.n	8002f46 <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	685b      	ldr	r3, [r3, #4]
 8002ed4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002ed8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002edc:	f000 80f3 	beq.w	80030c6 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002ee0:	69fb      	ldr	r3, [r7, #28]
 8002ee2:	09db      	lsrs	r3, r3, #7
 8002ee4:	f003 0301 	and.w	r3, r3, #1
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d00f      	beq.n	8002f0c <HAL_I2C_EV_IRQHandler+0x11c>
 8002eec:	697b      	ldr	r3, [r7, #20]
 8002eee:	0a9b      	lsrs	r3, r3, #10
 8002ef0:	f003 0301 	and.w	r3, r3, #1
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d009      	beq.n	8002f0c <HAL_I2C_EV_IRQHandler+0x11c>
 8002ef8:	69fb      	ldr	r3, [r7, #28]
 8002efa:	089b      	lsrs	r3, r3, #2
 8002efc:	f003 0301 	and.w	r3, r3, #1
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d103      	bne.n	8002f0c <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8002f04:	6878      	ldr	r0, [r7, #4]
 8002f06:	f000 f9f1 	bl	80032ec <I2C_MasterTransmit_TXE>
 8002f0a:	e04d      	b.n	8002fa8 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002f0c:	69fb      	ldr	r3, [r7, #28]
 8002f0e:	089b      	lsrs	r3, r3, #2
 8002f10:	f003 0301 	and.w	r3, r3, #1
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	f000 80d6 	beq.w	80030c6 <HAL_I2C_EV_IRQHandler+0x2d6>
 8002f1a:	697b      	ldr	r3, [r7, #20]
 8002f1c:	0a5b      	lsrs	r3, r3, #9
 8002f1e:	f003 0301 	and.w	r3, r3, #1
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	f000 80cf 	beq.w	80030c6 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8002f28:	7bbb      	ldrb	r3, [r7, #14]
 8002f2a:	2b21      	cmp	r3, #33	@ 0x21
 8002f2c:	d103      	bne.n	8002f36 <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8002f2e:	6878      	ldr	r0, [r7, #4]
 8002f30:	f000 fa78 	bl	8003424 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002f34:	e0c7      	b.n	80030c6 <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 8002f36:	7bfb      	ldrb	r3, [r7, #15]
 8002f38:	2b40      	cmp	r3, #64	@ 0x40
 8002f3a:	f040 80c4 	bne.w	80030c6 <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 8002f3e:	6878      	ldr	r0, [r7, #4]
 8002f40:	f000 fae6 	bl	8003510 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002f44:	e0bf      	b.n	80030c6 <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	685b      	ldr	r3, [r3, #4]
 8002f4c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002f50:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002f54:	f000 80b7 	beq.w	80030c6 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002f58:	69fb      	ldr	r3, [r7, #28]
 8002f5a:	099b      	lsrs	r3, r3, #6
 8002f5c:	f003 0301 	and.w	r3, r3, #1
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d00f      	beq.n	8002f84 <HAL_I2C_EV_IRQHandler+0x194>
 8002f64:	697b      	ldr	r3, [r7, #20]
 8002f66:	0a9b      	lsrs	r3, r3, #10
 8002f68:	f003 0301 	and.w	r3, r3, #1
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d009      	beq.n	8002f84 <HAL_I2C_EV_IRQHandler+0x194>
 8002f70:	69fb      	ldr	r3, [r7, #28]
 8002f72:	089b      	lsrs	r3, r3, #2
 8002f74:	f003 0301 	and.w	r3, r3, #1
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d103      	bne.n	8002f84 <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8002f7c:	6878      	ldr	r0, [r7, #4]
 8002f7e:	f000 fb5f 	bl	8003640 <I2C_MasterReceive_RXNE>
 8002f82:	e011      	b.n	8002fa8 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002f84:	69fb      	ldr	r3, [r7, #28]
 8002f86:	089b      	lsrs	r3, r3, #2
 8002f88:	f003 0301 	and.w	r3, r3, #1
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	f000 809a 	beq.w	80030c6 <HAL_I2C_EV_IRQHandler+0x2d6>
 8002f92:	697b      	ldr	r3, [r7, #20]
 8002f94:	0a5b      	lsrs	r3, r3, #9
 8002f96:	f003 0301 	and.w	r3, r3, #1
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	f000 8093 	beq.w	80030c6 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 8002fa0:	6878      	ldr	r0, [r7, #4]
 8002fa2:	f000 fc15 	bl	80037d0 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002fa6:	e08e      	b.n	80030c6 <HAL_I2C_EV_IRQHandler+0x2d6>
 8002fa8:	e08d      	b.n	80030c6 <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d004      	beq.n	8002fbc <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	695b      	ldr	r3, [r3, #20]
 8002fb8:	61fb      	str	r3, [r7, #28]
 8002fba:	e007      	b.n	8002fcc <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	699b      	ldr	r3, [r3, #24]
 8002fc2:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	695b      	ldr	r3, [r3, #20]
 8002fca:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002fcc:	69fb      	ldr	r3, [r7, #28]
 8002fce:	085b      	lsrs	r3, r3, #1
 8002fd0:	f003 0301 	and.w	r3, r3, #1
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d012      	beq.n	8002ffe <HAL_I2C_EV_IRQHandler+0x20e>
 8002fd8:	697b      	ldr	r3, [r7, #20]
 8002fda:	0a5b      	lsrs	r3, r3, #9
 8002fdc:	f003 0301 	and.w	r3, r3, #1
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d00c      	beq.n	8002ffe <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d003      	beq.n	8002ff4 <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	699b      	ldr	r3, [r3, #24]
 8002ff2:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8002ff4:	69b9      	ldr	r1, [r7, #24]
 8002ff6:	6878      	ldr	r0, [r7, #4]
 8002ff8:	f000 ffe0 	bl	8003fbc <I2C_Slave_ADDR>
 8002ffc:	e066      	b.n	80030cc <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002ffe:	69fb      	ldr	r3, [r7, #28]
 8003000:	091b      	lsrs	r3, r3, #4
 8003002:	f003 0301 	and.w	r3, r3, #1
 8003006:	2b00      	cmp	r3, #0
 8003008:	d009      	beq.n	800301e <HAL_I2C_EV_IRQHandler+0x22e>
 800300a:	697b      	ldr	r3, [r7, #20]
 800300c:	0a5b      	lsrs	r3, r3, #9
 800300e:	f003 0301 	and.w	r3, r3, #1
 8003012:	2b00      	cmp	r3, #0
 8003014:	d003      	beq.n	800301e <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 8003016:	6878      	ldr	r0, [r7, #4]
 8003018:	f001 f81a 	bl	8004050 <I2C_Slave_STOPF>
 800301c:	e056      	b.n	80030cc <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800301e:	7bbb      	ldrb	r3, [r7, #14]
 8003020:	2b21      	cmp	r3, #33	@ 0x21
 8003022:	d002      	beq.n	800302a <HAL_I2C_EV_IRQHandler+0x23a>
 8003024:	7bbb      	ldrb	r3, [r7, #14]
 8003026:	2b29      	cmp	r3, #41	@ 0x29
 8003028:	d125      	bne.n	8003076 <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800302a:	69fb      	ldr	r3, [r7, #28]
 800302c:	09db      	lsrs	r3, r3, #7
 800302e:	f003 0301 	and.w	r3, r3, #1
 8003032:	2b00      	cmp	r3, #0
 8003034:	d00f      	beq.n	8003056 <HAL_I2C_EV_IRQHandler+0x266>
 8003036:	697b      	ldr	r3, [r7, #20]
 8003038:	0a9b      	lsrs	r3, r3, #10
 800303a:	f003 0301 	and.w	r3, r3, #1
 800303e:	2b00      	cmp	r3, #0
 8003040:	d009      	beq.n	8003056 <HAL_I2C_EV_IRQHandler+0x266>
 8003042:	69fb      	ldr	r3, [r7, #28]
 8003044:	089b      	lsrs	r3, r3, #2
 8003046:	f003 0301 	and.w	r3, r3, #1
 800304a:	2b00      	cmp	r3, #0
 800304c:	d103      	bne.n	8003056 <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 800304e:	6878      	ldr	r0, [r7, #4]
 8003050:	f000 fef8 	bl	8003e44 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003054:	e039      	b.n	80030ca <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003056:	69fb      	ldr	r3, [r7, #28]
 8003058:	089b      	lsrs	r3, r3, #2
 800305a:	f003 0301 	and.w	r3, r3, #1
 800305e:	2b00      	cmp	r3, #0
 8003060:	d033      	beq.n	80030ca <HAL_I2C_EV_IRQHandler+0x2da>
 8003062:	697b      	ldr	r3, [r7, #20]
 8003064:	0a5b      	lsrs	r3, r3, #9
 8003066:	f003 0301 	and.w	r3, r3, #1
 800306a:	2b00      	cmp	r3, #0
 800306c:	d02d      	beq.n	80030ca <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 800306e:	6878      	ldr	r0, [r7, #4]
 8003070:	f000 ff25 	bl	8003ebe <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003074:	e029      	b.n	80030ca <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003076:	69fb      	ldr	r3, [r7, #28]
 8003078:	099b      	lsrs	r3, r3, #6
 800307a:	f003 0301 	and.w	r3, r3, #1
 800307e:	2b00      	cmp	r3, #0
 8003080:	d00f      	beq.n	80030a2 <HAL_I2C_EV_IRQHandler+0x2b2>
 8003082:	697b      	ldr	r3, [r7, #20]
 8003084:	0a9b      	lsrs	r3, r3, #10
 8003086:	f003 0301 	and.w	r3, r3, #1
 800308a:	2b00      	cmp	r3, #0
 800308c:	d009      	beq.n	80030a2 <HAL_I2C_EV_IRQHandler+0x2b2>
 800308e:	69fb      	ldr	r3, [r7, #28]
 8003090:	089b      	lsrs	r3, r3, #2
 8003092:	f003 0301 	and.w	r3, r3, #1
 8003096:	2b00      	cmp	r3, #0
 8003098:	d103      	bne.n	80030a2 <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 800309a:	6878      	ldr	r0, [r7, #4]
 800309c:	f000 ff2f 	bl	8003efe <I2C_SlaveReceive_RXNE>
 80030a0:	e014      	b.n	80030cc <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80030a2:	69fb      	ldr	r3, [r7, #28]
 80030a4:	089b      	lsrs	r3, r3, #2
 80030a6:	f003 0301 	and.w	r3, r3, #1
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d00e      	beq.n	80030cc <HAL_I2C_EV_IRQHandler+0x2dc>
 80030ae:	697b      	ldr	r3, [r7, #20]
 80030b0:	0a5b      	lsrs	r3, r3, #9
 80030b2:	f003 0301 	and.w	r3, r3, #1
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d008      	beq.n	80030cc <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 80030ba:	6878      	ldr	r0, [r7, #4]
 80030bc:	f000 ff5d 	bl	8003f7a <I2C_SlaveReceive_BTF>
 80030c0:	e004      	b.n	80030cc <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 80030c2:	bf00      	nop
 80030c4:	e002      	b.n	80030cc <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80030c6:	bf00      	nop
 80030c8:	e000      	b.n	80030cc <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80030ca:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 80030cc:	3720      	adds	r7, #32
 80030ce:	46bd      	mov	sp, r7
 80030d0:	bd80      	pop	{r7, pc}

080030d2 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80030d2:	b580      	push	{r7, lr}
 80030d4:	b08a      	sub	sp, #40	@ 0x28
 80030d6:	af00      	add	r7, sp, #0
 80030d8:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	695b      	ldr	r3, [r3, #20]
 80030e0:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	685b      	ldr	r3, [r3, #4]
 80030e8:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 80030ea:	2300      	movs	r3, #0
 80030ec:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80030f4:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80030f6:	6a3b      	ldr	r3, [r7, #32]
 80030f8:	0a1b      	lsrs	r3, r3, #8
 80030fa:	f003 0301 	and.w	r3, r3, #1
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d016      	beq.n	8003130 <HAL_I2C_ER_IRQHandler+0x5e>
 8003102:	69fb      	ldr	r3, [r7, #28]
 8003104:	0a1b      	lsrs	r3, r3, #8
 8003106:	f003 0301 	and.w	r3, r3, #1
 800310a:	2b00      	cmp	r3, #0
 800310c:	d010      	beq.n	8003130 <HAL_I2C_ER_IRQHandler+0x5e>
  {
    error |= HAL_I2C_ERROR_BERR;
 800310e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003110:	f043 0301 	orr.w	r3, r3, #1
 8003114:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800311e:	615a      	str	r2, [r3, #20]

    /* Workaround: Start cannot be generated after a misplaced Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_SWRST);
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	681a      	ldr	r2, [r3, #0]
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800312e:	601a      	str	r2, [r3, #0]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8003130:	6a3b      	ldr	r3, [r7, #32]
 8003132:	0a5b      	lsrs	r3, r3, #9
 8003134:	f003 0301 	and.w	r3, r3, #1
 8003138:	2b00      	cmp	r3, #0
 800313a:	d00e      	beq.n	800315a <HAL_I2C_ER_IRQHandler+0x88>
 800313c:	69fb      	ldr	r3, [r7, #28]
 800313e:	0a1b      	lsrs	r3, r3, #8
 8003140:	f003 0301 	and.w	r3, r3, #1
 8003144:	2b00      	cmp	r3, #0
 8003146:	d008      	beq.n	800315a <HAL_I2C_ER_IRQHandler+0x88>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8003148:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800314a:	f043 0302 	orr.w	r3, r3, #2
 800314e:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	f46f 7200 	mvn.w	r2, #512	@ 0x200
 8003158:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800315a:	6a3b      	ldr	r3, [r7, #32]
 800315c:	0a9b      	lsrs	r3, r3, #10
 800315e:	f003 0301 	and.w	r3, r3, #1
 8003162:	2b00      	cmp	r3, #0
 8003164:	d03f      	beq.n	80031e6 <HAL_I2C_ER_IRQHandler+0x114>
 8003166:	69fb      	ldr	r3, [r7, #28]
 8003168:	0a1b      	lsrs	r3, r3, #8
 800316a:	f003 0301 	and.w	r3, r3, #1
 800316e:	2b00      	cmp	r3, #0
 8003170:	d039      	beq.n	80031e6 <HAL_I2C_ER_IRQHandler+0x114>
  {
    tmp1 = CurrentMode;
 8003172:	7efb      	ldrb	r3, [r7, #27]
 8003174:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800317a:	b29b      	uxth	r3, r3
 800317c:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003184:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800318a:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 800318c:	7ebb      	ldrb	r3, [r7, #26]
 800318e:	2b20      	cmp	r3, #32
 8003190:	d112      	bne.n	80031b8 <HAL_I2C_ER_IRQHandler+0xe6>
 8003192:	697b      	ldr	r3, [r7, #20]
 8003194:	2b00      	cmp	r3, #0
 8003196:	d10f      	bne.n	80031b8 <HAL_I2C_ER_IRQHandler+0xe6>
 8003198:	7cfb      	ldrb	r3, [r7, #19]
 800319a:	2b21      	cmp	r3, #33	@ 0x21
 800319c:	d008      	beq.n	80031b0 <HAL_I2C_ER_IRQHandler+0xde>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 800319e:	7cfb      	ldrb	r3, [r7, #19]
 80031a0:	2b29      	cmp	r3, #41	@ 0x29
 80031a2:	d005      	beq.n	80031b0 <HAL_I2C_ER_IRQHandler+0xde>
 80031a4:	7cfb      	ldrb	r3, [r7, #19]
 80031a6:	2b28      	cmp	r3, #40	@ 0x28
 80031a8:	d106      	bne.n	80031b8 <HAL_I2C_ER_IRQHandler+0xe6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	2b21      	cmp	r3, #33	@ 0x21
 80031ae:	d103      	bne.n	80031b8 <HAL_I2C_ER_IRQHandler+0xe6>
    {
      I2C_Slave_AF(hi2c);
 80031b0:	6878      	ldr	r0, [r7, #4]
 80031b2:	f001 f87d 	bl	80042b0 <I2C_Slave_AF>
 80031b6:	e016      	b.n	80031e6 <HAL_I2C_ER_IRQHandler+0x114>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80031c0:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 80031c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031c4:	f043 0304 	orr.w	r3, r3, #4
 80031c8:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 80031ca:	7efb      	ldrb	r3, [r7, #27]
 80031cc:	2b10      	cmp	r3, #16
 80031ce:	d002      	beq.n	80031d6 <HAL_I2C_ER_IRQHandler+0x104>
 80031d0:	7efb      	ldrb	r3, [r7, #27]
 80031d2:	2b40      	cmp	r3, #64	@ 0x40
 80031d4:	d107      	bne.n	80031e6 <HAL_I2C_ER_IRQHandler+0x114>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	681a      	ldr	r2, [r3, #0]
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80031e4:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80031e6:	6a3b      	ldr	r3, [r7, #32]
 80031e8:	0adb      	lsrs	r3, r3, #11
 80031ea:	f003 0301 	and.w	r3, r3, #1
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d00e      	beq.n	8003210 <HAL_I2C_ER_IRQHandler+0x13e>
 80031f2:	69fb      	ldr	r3, [r7, #28]
 80031f4:	0a1b      	lsrs	r3, r3, #8
 80031f6:	f003 0301 	and.w	r3, r3, #1
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d008      	beq.n	8003210 <HAL_I2C_ER_IRQHandler+0x13e>
  {
    error |= HAL_I2C_ERROR_OVR;
 80031fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003200:	f043 0308 	orr.w	r3, r3, #8
 8003204:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	f46f 6200 	mvn.w	r2, #2048	@ 0x800
 800320e:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8003210:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003212:	2b00      	cmp	r3, #0
 8003214:	d008      	beq.n	8003228 <HAL_I2C_ER_IRQHandler+0x156>
  {
    hi2c->ErrorCode |= error;
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800321a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800321c:	431a      	orrs	r2, r3
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	641a      	str	r2, [r3, #64]	@ 0x40
    I2C_ITError(hi2c);
 8003222:	6878      	ldr	r0, [r7, #4]
 8003224:	f001 f8b8 	bl	8004398 <I2C_ITError>
  }
}
 8003228:	bf00      	nop
 800322a:	3728      	adds	r7, #40	@ 0x28
 800322c:	46bd      	mov	sp, r7
 800322e:	bd80      	pop	{r7, pc}

08003230 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003230:	b480      	push	{r7}
 8003232:	b083      	sub	sp, #12
 8003234:	af00      	add	r7, sp, #0
 8003236:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8003238:	bf00      	nop
 800323a:	370c      	adds	r7, #12
 800323c:	46bd      	mov	sp, r7
 800323e:	bc80      	pop	{r7}
 8003240:	4770      	bx	lr

08003242 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003242:	b480      	push	{r7}
 8003244:	b083      	sub	sp, #12
 8003246:	af00      	add	r7, sp, #0
 8003248:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 800324a:	bf00      	nop
 800324c:	370c      	adds	r7, #12
 800324e:	46bd      	mov	sp, r7
 8003250:	bc80      	pop	{r7}
 8003252:	4770      	bx	lr

08003254 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003254:	b480      	push	{r7}
 8003256:	b083      	sub	sp, #12
 8003258:	af00      	add	r7, sp, #0
 800325a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 800325c:	bf00      	nop
 800325e:	370c      	adds	r7, #12
 8003260:	46bd      	mov	sp, r7
 8003262:	bc80      	pop	{r7}
 8003264:	4770      	bx	lr

08003266 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003266:	b480      	push	{r7}
 8003268:	b083      	sub	sp, #12
 800326a:	af00      	add	r7, sp, #0
 800326c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 800326e:	bf00      	nop
 8003270:	370c      	adds	r7, #12
 8003272:	46bd      	mov	sp, r7
 8003274:	bc80      	pop	{r7}
 8003276:	4770      	bx	lr

08003278 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8003278:	b480      	push	{r7}
 800327a:	b083      	sub	sp, #12
 800327c:	af00      	add	r7, sp, #0
 800327e:	6078      	str	r0, [r7, #4]
 8003280:	460b      	mov	r3, r1
 8003282:	70fb      	strb	r3, [r7, #3]
 8003284:	4613      	mov	r3, r2
 8003286:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8003288:	bf00      	nop
 800328a:	370c      	adds	r7, #12
 800328c:	46bd      	mov	sp, r7
 800328e:	bc80      	pop	{r7}
 8003290:	4770      	bx	lr

08003292 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003292:	b480      	push	{r7}
 8003294:	b083      	sub	sp, #12
 8003296:	af00      	add	r7, sp, #0
 8003298:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 800329a:	bf00      	nop
 800329c:	370c      	adds	r7, #12
 800329e:	46bd      	mov	sp, r7
 80032a0:	bc80      	pop	{r7}
 80032a2:	4770      	bx	lr

080032a4 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80032a4:	b480      	push	{r7}
 80032a6:	b083      	sub	sp, #12
 80032a8:	af00      	add	r7, sp, #0
 80032aa:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 80032ac:	bf00      	nop
 80032ae:	370c      	adds	r7, #12
 80032b0:	46bd      	mov	sp, r7
 80032b2:	bc80      	pop	{r7}
 80032b4:	4770      	bx	lr

080032b6 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80032b6:	b480      	push	{r7}
 80032b8:	b083      	sub	sp, #12
 80032ba:	af00      	add	r7, sp, #0
 80032bc:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 80032be:	bf00      	nop
 80032c0:	370c      	adds	r7, #12
 80032c2:	46bd      	mov	sp, r7
 80032c4:	bc80      	pop	{r7}
 80032c6:	4770      	bx	lr

080032c8 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80032c8:	b480      	push	{r7}
 80032ca:	b083      	sub	sp, #12
 80032cc:	af00      	add	r7, sp, #0
 80032ce:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 80032d0:	bf00      	nop
 80032d2:	370c      	adds	r7, #12
 80032d4:	46bd      	mov	sp, r7
 80032d6:	bc80      	pop	{r7}
 80032d8:	4770      	bx	lr

080032da <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80032da:	b480      	push	{r7}
 80032dc:	b083      	sub	sp, #12
 80032de:	af00      	add	r7, sp, #0
 80032e0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 80032e2:	bf00      	nop
 80032e4:	370c      	adds	r7, #12
 80032e6:	46bd      	mov	sp, r7
 80032e8:	bc80      	pop	{r7}
 80032ea:	4770      	bx	lr

080032ec <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 80032ec:	b580      	push	{r7, lr}
 80032ee:	b084      	sub	sp, #16
 80032f0:	af00      	add	r7, sp, #0
 80032f2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80032fa:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003302:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003308:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800330e:	2b00      	cmp	r3, #0
 8003310:	d150      	bne.n	80033b4 <I2C_MasterTransmit_TXE+0xc8>
 8003312:	7bfb      	ldrb	r3, [r7, #15]
 8003314:	2b21      	cmp	r3, #33	@ 0x21
 8003316:	d14d      	bne.n	80033b4 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003318:	68bb      	ldr	r3, [r7, #8]
 800331a:	2b08      	cmp	r3, #8
 800331c:	d01d      	beq.n	800335a <I2C_MasterTransmit_TXE+0x6e>
 800331e:	68bb      	ldr	r3, [r7, #8]
 8003320:	2b20      	cmp	r3, #32
 8003322:	d01a      	beq.n	800335a <I2C_MasterTransmit_TXE+0x6e>
 8003324:	68bb      	ldr	r3, [r7, #8]
 8003326:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800332a:	d016      	beq.n	800335a <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	685a      	ldr	r2, [r3, #4]
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800333a:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	2211      	movs	r2, #17
 8003340:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	2200      	movs	r2, #0
 8003346:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	2220      	movs	r2, #32
 800334e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8003352:	6878      	ldr	r0, [r7, #4]
 8003354:	f7ff ff6c 	bl	8003230 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003358:	e060      	b.n	800341c <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	685a      	ldr	r2, [r3, #4]
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003368:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	681a      	ldr	r2, [r3, #0]
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003378:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	2200      	movs	r2, #0
 800337e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	2220      	movs	r2, #32
 8003384:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800338e:	b2db      	uxtb	r3, r3
 8003390:	2b40      	cmp	r3, #64	@ 0x40
 8003392:	d107      	bne.n	80033a4 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	2200      	movs	r2, #0
 8003398:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 800339c:	6878      	ldr	r0, [r7, #4]
 800339e:	f7ff ff81 	bl	80032a4 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80033a2:	e03b      	b.n	800341c <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	2200      	movs	r2, #0
 80033a8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80033ac:	6878      	ldr	r0, [r7, #4]
 80033ae:	f7ff ff3f 	bl	8003230 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80033b2:	e033      	b.n	800341c <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 80033b4:	7bfb      	ldrb	r3, [r7, #15]
 80033b6:	2b21      	cmp	r3, #33	@ 0x21
 80033b8:	d005      	beq.n	80033c6 <I2C_MasterTransmit_TXE+0xda>
 80033ba:	7bbb      	ldrb	r3, [r7, #14]
 80033bc:	2b40      	cmp	r3, #64	@ 0x40
 80033be:	d12d      	bne.n	800341c <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 80033c0:	7bfb      	ldrb	r3, [r7, #15]
 80033c2:	2b22      	cmp	r3, #34	@ 0x22
 80033c4:	d12a      	bne.n	800341c <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80033ca:	b29b      	uxth	r3, r3
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d108      	bne.n	80033e2 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	685a      	ldr	r2, [r3, #4]
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80033de:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 80033e0:	e01c      	b.n	800341c <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80033e8:	b2db      	uxtb	r3, r3
 80033ea:	2b40      	cmp	r3, #64	@ 0x40
 80033ec:	d103      	bne.n	80033f6 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 80033ee:	6878      	ldr	r0, [r7, #4]
 80033f0:	f000 f88e 	bl	8003510 <I2C_MemoryTransmit_TXE_BTF>
}
 80033f4:	e012      	b.n	800341c <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033fa:	781a      	ldrb	r2, [r3, #0]
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003406:	1c5a      	adds	r2, r3, #1
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003410:	b29b      	uxth	r3, r3
 8003412:	3b01      	subs	r3, #1
 8003414:	b29a      	uxth	r2, r3
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 800341a:	e7ff      	b.n	800341c <I2C_MasterTransmit_TXE+0x130>
 800341c:	bf00      	nop
 800341e:	3710      	adds	r7, #16
 8003420:	46bd      	mov	sp, r7
 8003422:	bd80      	pop	{r7, pc}

08003424 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8003424:	b580      	push	{r7, lr}
 8003426:	b084      	sub	sp, #16
 8003428:	af00      	add	r7, sp, #0
 800342a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003430:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003438:	b2db      	uxtb	r3, r3
 800343a:	2b21      	cmp	r3, #33	@ 0x21
 800343c:	d164      	bne.n	8003508 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003442:	b29b      	uxth	r3, r3
 8003444:	2b00      	cmp	r3, #0
 8003446:	d012      	beq.n	800346e <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800344c:	781a      	ldrb	r2, [r3, #0]
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003458:	1c5a      	adds	r2, r3, #1
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003462:	b29b      	uxth	r3, r3
 8003464:	3b01      	subs	r3, #1
 8003466:	b29a      	uxth	r2, r3
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 800346c:	e04c      	b.n	8003508 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	2b08      	cmp	r3, #8
 8003472:	d01d      	beq.n	80034b0 <I2C_MasterTransmit_BTF+0x8c>
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	2b20      	cmp	r3, #32
 8003478:	d01a      	beq.n	80034b0 <I2C_MasterTransmit_BTF+0x8c>
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003480:	d016      	beq.n	80034b0 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	685a      	ldr	r2, [r3, #4]
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003490:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	2211      	movs	r2, #17
 8003496:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	2200      	movs	r2, #0
 800349c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	2220      	movs	r2, #32
 80034a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80034a8:	6878      	ldr	r0, [r7, #4]
 80034aa:	f7ff fec1 	bl	8003230 <HAL_I2C_MasterTxCpltCallback>
}
 80034ae:	e02b      	b.n	8003508 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	685a      	ldr	r2, [r3, #4]
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80034be:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	681a      	ldr	r2, [r3, #0]
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80034ce:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	2200      	movs	r2, #0
 80034d4:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	2220      	movs	r2, #32
 80034da:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80034e4:	b2db      	uxtb	r3, r3
 80034e6:	2b40      	cmp	r3, #64	@ 0x40
 80034e8:	d107      	bne.n	80034fa <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	2200      	movs	r2, #0
 80034ee:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 80034f2:	6878      	ldr	r0, [r7, #4]
 80034f4:	f7ff fed6 	bl	80032a4 <HAL_I2C_MemTxCpltCallback>
}
 80034f8:	e006      	b.n	8003508 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	2200      	movs	r2, #0
 80034fe:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8003502:	6878      	ldr	r0, [r7, #4]
 8003504:	f7ff fe94 	bl	8003230 <HAL_I2C_MasterTxCpltCallback>
}
 8003508:	bf00      	nop
 800350a:	3710      	adds	r7, #16
 800350c:	46bd      	mov	sp, r7
 800350e:	bd80      	pop	{r7, pc}

08003510 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8003510:	b580      	push	{r7, lr}
 8003512:	b084      	sub	sp, #16
 8003514:	af00      	add	r7, sp, #0
 8003516:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800351e:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003524:	2b00      	cmp	r3, #0
 8003526:	d11d      	bne.n	8003564 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800352c:	2b01      	cmp	r3, #1
 800352e:	d10b      	bne.n	8003548 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003534:	b2da      	uxtb	r2, r3
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003540:	1c9a      	adds	r2, r3, #2
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear TXE and BTF flags */
    I2C_Flush_DR(hi2c);
  }
}
 8003546:	e077      	b.n	8003638 <I2C_MemoryTransmit_TXE_BTF+0x128>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800354c:	b29b      	uxth	r3, r3
 800354e:	121b      	asrs	r3, r3, #8
 8003550:	b2da      	uxtb	r2, r3
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800355c:	1c5a      	adds	r2, r3, #1
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8003562:	e069      	b.n	8003638 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 1U)
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003568:	2b01      	cmp	r3, #1
 800356a:	d10b      	bne.n	8003584 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003570:	b2da      	uxtb	r2, r3
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800357c:	1c5a      	adds	r2, r3, #1
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8003582:	e059      	b.n	8003638 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 2U)
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003588:	2b02      	cmp	r3, #2
 800358a:	d152      	bne.n	8003632 <I2C_MemoryTransmit_TXE_BTF+0x122>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 800358c:	7bfb      	ldrb	r3, [r7, #15]
 800358e:	2b22      	cmp	r3, #34	@ 0x22
 8003590:	d10d      	bne.n	80035ae <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	681a      	ldr	r2, [r3, #0]
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80035a0:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80035a6:	1c5a      	adds	r2, r3, #1
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80035ac:	e044      	b.n	8003638 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80035b2:	b29b      	uxth	r3, r3
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d015      	beq.n	80035e4 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 80035b8:	7bfb      	ldrb	r3, [r7, #15]
 80035ba:	2b21      	cmp	r3, #33	@ 0x21
 80035bc:	d112      	bne.n	80035e4 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035c2:	781a      	ldrb	r2, [r3, #0]
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035ce:	1c5a      	adds	r2, r3, #1
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	625a      	str	r2, [r3, #36]	@ 0x24
      hi2c->XferCount--;
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80035d8:	b29b      	uxth	r3, r3
 80035da:	3b01      	subs	r3, #1
 80035dc:	b29a      	uxth	r2, r3
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 80035e2:	e029      	b.n	8003638 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80035e8:	b29b      	uxth	r3, r3
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d124      	bne.n	8003638 <I2C_MemoryTransmit_TXE_BTF+0x128>
 80035ee:	7bfb      	ldrb	r3, [r7, #15]
 80035f0:	2b21      	cmp	r3, #33	@ 0x21
 80035f2:	d121      	bne.n	8003638 <I2C_MemoryTransmit_TXE_BTF+0x128>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	685a      	ldr	r2, [r3, #4]
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003602:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	681a      	ldr	r2, [r3, #0]
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003612:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	2200      	movs	r2, #0
 8003618:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	2220      	movs	r2, #32
 800361e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	2200      	movs	r2, #0
 8003626:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 800362a:	6878      	ldr	r0, [r7, #4]
 800362c:	f7ff fe3a 	bl	80032a4 <HAL_I2C_MemTxCpltCallback>
}
 8003630:	e002      	b.n	8003638 <I2C_MemoryTransmit_TXE_BTF+0x128>
    I2C_Flush_DR(hi2c);
 8003632:	6878      	ldr	r0, [r7, #4]
 8003634:	f7fe ff30 	bl	8002498 <I2C_Flush_DR>
}
 8003638:	bf00      	nop
 800363a:	3710      	adds	r7, #16
 800363c:	46bd      	mov	sp, r7
 800363e:	bd80      	pop	{r7, pc}

08003640 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8003640:	b580      	push	{r7, lr}
 8003642:	b084      	sub	sp, #16
 8003644:	af00      	add	r7, sp, #0
 8003646:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800364e:	b2db      	uxtb	r3, r3
 8003650:	2b22      	cmp	r3, #34	@ 0x22
 8003652:	f040 80b9 	bne.w	80037c8 <I2C_MasterReceive_RXNE+0x188>
  {
    uint32_t tmp;
    uint32_t CurrentXferOptions;

    CurrentXferOptions = hi2c->XferOptions;
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800365a:	60fb      	str	r3, [r7, #12]
    tmp = hi2c->XferCount;
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003660:	b29b      	uxth	r3, r3
 8003662:	60bb      	str	r3, [r7, #8]
    if (tmp > 3U)
 8003664:	68bb      	ldr	r3, [r7, #8]
 8003666:	2b03      	cmp	r3, #3
 8003668:	d921      	bls.n	80036ae <I2C_MasterReceive_RXNE+0x6e>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	691a      	ldr	r2, [r3, #16]
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003674:	b2d2      	uxtb	r2, r2
 8003676:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800367c:	1c5a      	adds	r2, r3, #1
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003686:	b29b      	uxth	r3, r3
 8003688:	3b01      	subs	r3, #1
 800368a:	b29a      	uxth	r2, r3
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003694:	b29b      	uxth	r3, r3
 8003696:	2b03      	cmp	r3, #3
 8003698:	f040 8096 	bne.w	80037c8 <I2C_MasterReceive_RXNE+0x188>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	685a      	ldr	r2, [r3, #4]
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80036aa:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 80036ac:	e08c      	b.n	80037c8 <I2C_MasterReceive_RXNE+0x188>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036b2:	2b02      	cmp	r3, #2
 80036b4:	d07f      	beq.n	80037b6 <I2C_MasterReceive_RXNE+0x176>
 80036b6:	68bb      	ldr	r3, [r7, #8]
 80036b8:	2b01      	cmp	r3, #1
 80036ba:	d002      	beq.n	80036c2 <I2C_MasterReceive_RXNE+0x82>
 80036bc:	68bb      	ldr	r3, [r7, #8]
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d179      	bne.n	80037b6 <I2C_MasterReceive_RXNE+0x176>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80036c2:	6878      	ldr	r0, [r7, #4]
 80036c4:	f001 fb3c 	bl	8004d40 <I2C_WaitOnSTOPRequestThroughIT>
 80036c8:	4603      	mov	r3, r0
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d14c      	bne.n	8003768 <I2C_MasterReceive_RXNE+0x128>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	681a      	ldr	r2, [r3, #0]
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80036dc:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	685a      	ldr	r2, [r3, #4]
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80036ec:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	691a      	ldr	r2, [r3, #16]
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036f8:	b2d2      	uxtb	r2, r2
 80036fa:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003700:	1c5a      	adds	r2, r3, #1
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800370a:	b29b      	uxth	r3, r3
 800370c:	3b01      	subs	r3, #1
 800370e:	b29a      	uxth	r2, r3
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	2220      	movs	r2, #32
 8003718:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003722:	b2db      	uxtb	r3, r3
 8003724:	2b40      	cmp	r3, #64	@ 0x40
 8003726:	d10a      	bne.n	800373e <I2C_MasterReceive_RXNE+0xfe>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	2200      	movs	r2, #0
 800372c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	2200      	movs	r2, #0
 8003734:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8003736:	6878      	ldr	r0, [r7, #4]
 8003738:	f7ff fdbd 	bl	80032b6 <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800373c:	e044      	b.n	80037c8 <I2C_MasterReceive_RXNE+0x188>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	2200      	movs	r2, #0
 8003742:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	2b08      	cmp	r3, #8
 800374a:	d002      	beq.n	8003752 <I2C_MasterReceive_RXNE+0x112>
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	2b20      	cmp	r3, #32
 8003750:	d103      	bne.n	800375a <I2C_MasterReceive_RXNE+0x11a>
            hi2c->PreviousState = I2C_STATE_NONE;
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	2200      	movs	r2, #0
 8003756:	631a      	str	r2, [r3, #48]	@ 0x30
 8003758:	e002      	b.n	8003760 <I2C_MasterReceive_RXNE+0x120>
            hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	2212      	movs	r2, #18
 800375e:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8003760:	6878      	ldr	r0, [r7, #4]
 8003762:	f7ff fd6e 	bl	8003242 <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8003766:	e02f      	b.n	80037c8 <I2C_MasterReceive_RXNE+0x188>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	685a      	ldr	r2, [r3, #4]
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003776:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	691a      	ldr	r2, [r3, #16]
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003782:	b2d2      	uxtb	r2, r2
 8003784:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800378a:	1c5a      	adds	r2, r3, #1
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003794:	b29b      	uxth	r3, r3
 8003796:	3b01      	subs	r3, #1
 8003798:	b29a      	uxth	r2, r3
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	2220      	movs	r2, #32
 80037a2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	2200      	movs	r2, #0
 80037aa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 80037ae:	6878      	ldr	r0, [r7, #4]
 80037b0:	f7ff fd8a 	bl	80032c8 <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80037b4:	e008      	b.n	80037c8 <I2C_MasterReceive_RXNE+0x188>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	685a      	ldr	r2, [r3, #4]
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80037c4:	605a      	str	r2, [r3, #4]
}
 80037c6:	e7ff      	b.n	80037c8 <I2C_MasterReceive_RXNE+0x188>
 80037c8:	bf00      	nop
 80037ca:	3710      	adds	r7, #16
 80037cc:	46bd      	mov	sp, r7
 80037ce:	bd80      	pop	{r7, pc}

080037d0 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 80037d0:	b580      	push	{r7, lr}
 80037d2:	b084      	sub	sp, #16
 80037d4:	af00      	add	r7, sp, #0
 80037d6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037dc:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80037e2:	b29b      	uxth	r3, r3
 80037e4:	2b04      	cmp	r3, #4
 80037e6:	d11b      	bne.n	8003820 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	685a      	ldr	r2, [r3, #4]
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80037f6:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	691a      	ldr	r2, [r3, #16]
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003802:	b2d2      	uxtb	r2, r2
 8003804:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800380a:	1c5a      	adds	r2, r3, #1
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003814:	b29b      	uxth	r3, r3
 8003816:	3b01      	subs	r3, #1
 8003818:	b29a      	uxth	r2, r3
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 800381e:	e0c4      	b.n	80039aa <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 3U)
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003824:	b29b      	uxth	r3, r3
 8003826:	2b03      	cmp	r3, #3
 8003828:	d129      	bne.n	800387e <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	685a      	ldr	r2, [r3, #4]
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003838:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	2b04      	cmp	r3, #4
 800383e:	d00a      	beq.n	8003856 <I2C_MasterReceive_BTF+0x86>
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	2b02      	cmp	r3, #2
 8003844:	d007      	beq.n	8003856 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	681a      	ldr	r2, [r3, #0]
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003854:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	691a      	ldr	r2, [r3, #16]
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003860:	b2d2      	uxtb	r2, r2
 8003862:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003868:	1c5a      	adds	r2, r3, #1
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003872:	b29b      	uxth	r3, r3
 8003874:	3b01      	subs	r3, #1
 8003876:	b29a      	uxth	r2, r3
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 800387c:	e095      	b.n	80039aa <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 2U)
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003882:	b29b      	uxth	r3, r3
 8003884:	2b02      	cmp	r3, #2
 8003886:	d17d      	bne.n	8003984 <I2C_MasterReceive_BTF+0x1b4>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	2b01      	cmp	r3, #1
 800388c:	d002      	beq.n	8003894 <I2C_MasterReceive_BTF+0xc4>
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	2b10      	cmp	r3, #16
 8003892:	d108      	bne.n	80038a6 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	681a      	ldr	r2, [r3, #0]
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80038a2:	601a      	str	r2, [r3, #0]
 80038a4:	e016      	b.n	80038d4 <I2C_MasterReceive_BTF+0x104>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	2b04      	cmp	r3, #4
 80038aa:	d002      	beq.n	80038b2 <I2C_MasterReceive_BTF+0xe2>
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	2b02      	cmp	r3, #2
 80038b0:	d108      	bne.n	80038c4 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	681a      	ldr	r2, [r3, #0]
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80038c0:	601a      	str	r2, [r3, #0]
 80038c2:	e007      	b.n	80038d4 <I2C_MasterReceive_BTF+0x104>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	681a      	ldr	r2, [r3, #0]
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80038d2:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	691a      	ldr	r2, [r3, #16]
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038de:	b2d2      	uxtb	r2, r2
 80038e0:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038e6:	1c5a      	adds	r2, r3, #1
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80038f0:	b29b      	uxth	r3, r3
 80038f2:	3b01      	subs	r3, #1
 80038f4:	b29a      	uxth	r2, r3
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	691a      	ldr	r2, [r3, #16]
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003904:	b2d2      	uxtb	r2, r2
 8003906:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800390c:	1c5a      	adds	r2, r3, #1
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003916:	b29b      	uxth	r3, r3
 8003918:	3b01      	subs	r3, #1
 800391a:	b29a      	uxth	r2, r3
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	685a      	ldr	r2, [r3, #4]
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 800392e:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	2220      	movs	r2, #32
 8003934:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800393e:	b2db      	uxtb	r3, r3
 8003940:	2b40      	cmp	r3, #64	@ 0x40
 8003942:	d10a      	bne.n	800395a <I2C_MasterReceive_BTF+0x18a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	2200      	movs	r2, #0
 8003948:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	2200      	movs	r2, #0
 8003950:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8003952:	6878      	ldr	r0, [r7, #4]
 8003954:	f7ff fcaf 	bl	80032b6 <HAL_I2C_MemRxCpltCallback>
}
 8003958:	e027      	b.n	80039aa <I2C_MasterReceive_BTF+0x1da>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	2200      	movs	r2, #0
 800395e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	2b08      	cmp	r3, #8
 8003966:	d002      	beq.n	800396e <I2C_MasterReceive_BTF+0x19e>
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	2b20      	cmp	r3, #32
 800396c:	d103      	bne.n	8003976 <I2C_MasterReceive_BTF+0x1a6>
        hi2c->PreviousState = I2C_STATE_NONE;
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	2200      	movs	r2, #0
 8003972:	631a      	str	r2, [r3, #48]	@ 0x30
 8003974:	e002      	b.n	800397c <I2C_MasterReceive_BTF+0x1ac>
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	2212      	movs	r2, #18
 800397a:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 800397c:	6878      	ldr	r0, [r7, #4]
 800397e:	f7ff fc60 	bl	8003242 <HAL_I2C_MasterRxCpltCallback>
}
 8003982:	e012      	b.n	80039aa <I2C_MasterReceive_BTF+0x1da>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	691a      	ldr	r2, [r3, #16]
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800398e:	b2d2      	uxtb	r2, r2
 8003990:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003996:	1c5a      	adds	r2, r3, #1
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80039a0:	b29b      	uxth	r3, r3
 80039a2:	3b01      	subs	r3, #1
 80039a4:	b29a      	uxth	r2, r3
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 80039aa:	bf00      	nop
 80039ac:	3710      	adds	r7, #16
 80039ae:	46bd      	mov	sp, r7
 80039b0:	bd80      	pop	{r7, pc}

080039b2 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 80039b2:	b480      	push	{r7}
 80039b4:	b083      	sub	sp, #12
 80039b6:	af00      	add	r7, sp, #0
 80039b8:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80039c0:	b2db      	uxtb	r3, r3
 80039c2:	2b40      	cmp	r3, #64	@ 0x40
 80039c4:	d117      	bne.n	80039f6 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d109      	bne.n	80039e2 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039d2:	b2db      	uxtb	r3, r3
 80039d4:	461a      	mov	r2, r3
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80039de:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 80039e0:	e067      	b.n	8003ab2 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039e6:	b2db      	uxtb	r3, r3
 80039e8:	f043 0301 	orr.w	r3, r3, #1
 80039ec:	b2da      	uxtb	r2, r3
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	611a      	str	r2, [r3, #16]
}
 80039f4:	e05d      	b.n	8003ab2 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	691b      	ldr	r3, [r3, #16]
 80039fa:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80039fe:	d133      	bne.n	8003a68 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003a06:	b2db      	uxtb	r3, r3
 8003a08:	2b21      	cmp	r3, #33	@ 0x21
 8003a0a:	d109      	bne.n	8003a20 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a10:	b2db      	uxtb	r3, r3
 8003a12:	461a      	mov	r2, r3
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003a1c:	611a      	str	r2, [r3, #16]
 8003a1e:	e008      	b.n	8003a32 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a24:	b2db      	uxtb	r3, r3
 8003a26:	f043 0301 	orr.w	r3, r3, #1
 8003a2a:	b2da      	uxtb	r2, r3
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d004      	beq.n	8003a44 <I2C_Master_SB+0x92>
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003a3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d108      	bne.n	8003a56 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d032      	beq.n	8003ab2 <I2C_Master_SB+0x100>
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d02d      	beq.n	8003ab2 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	685a      	ldr	r2, [r3, #4]
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003a64:	605a      	str	r2, [r3, #4]
}
 8003a66:	e024      	b.n	8003ab2 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d10e      	bne.n	8003a8e <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a74:	b29b      	uxth	r3, r3
 8003a76:	11db      	asrs	r3, r3, #7
 8003a78:	b2db      	uxtb	r3, r3
 8003a7a:	f003 0306 	and.w	r3, r3, #6
 8003a7e:	b2db      	uxtb	r3, r3
 8003a80:	f063 030f 	orn	r3, r3, #15
 8003a84:	b2da      	uxtb	r2, r3
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	611a      	str	r2, [r3, #16]
}
 8003a8c:	e011      	b.n	8003ab2 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003a92:	2b01      	cmp	r3, #1
 8003a94:	d10d      	bne.n	8003ab2 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a9a:	b29b      	uxth	r3, r3
 8003a9c:	11db      	asrs	r3, r3, #7
 8003a9e:	b2db      	uxtb	r3, r3
 8003aa0:	f003 0306 	and.w	r3, r3, #6
 8003aa4:	b2db      	uxtb	r3, r3
 8003aa6:	f063 030e 	orn	r3, r3, #14
 8003aaa:	b2da      	uxtb	r2, r3
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	611a      	str	r2, [r3, #16]
}
 8003ab2:	bf00      	nop
 8003ab4:	370c      	adds	r7, #12
 8003ab6:	46bd      	mov	sp, r7
 8003ab8:	bc80      	pop	{r7}
 8003aba:	4770      	bx	lr

08003abc <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8003abc:	b480      	push	{r7}
 8003abe:	b083      	sub	sp, #12
 8003ac0:	af00      	add	r7, sp, #0
 8003ac2:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ac8:	b2da      	uxtb	r2, r3
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d004      	beq.n	8003ae2 <I2C_Master_ADD10+0x26>
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003adc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d108      	bne.n	8003af4 <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d00c      	beq.n	8003b04 <I2C_Master_ADD10+0x48>
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003aee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d007      	beq.n	8003b04 <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	685a      	ldr	r2, [r3, #4]
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003b02:	605a      	str	r2, [r3, #4]
  }
}
 8003b04:	bf00      	nop
 8003b06:	370c      	adds	r7, #12
 8003b08:	46bd      	mov	sp, r7
 8003b0a:	bc80      	pop	{r7}
 8003b0c:	4770      	bx	lr

08003b0e <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8003b0e:	b480      	push	{r7}
 8003b10:	b091      	sub	sp, #68	@ 0x44
 8003b12:	af00      	add	r7, sp, #0
 8003b14:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003b1c:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b24:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b2a:	637b      	str	r3, [r7, #52]	@ 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003b32:	b2db      	uxtb	r3, r3
 8003b34:	2b22      	cmp	r3, #34	@ 0x22
 8003b36:	f040 8174 	bne.w	8003e22 <I2C_Master_ADDR+0x314>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d10f      	bne.n	8003b62 <I2C_Master_ADDR+0x54>
 8003b42:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8003b46:	2b40      	cmp	r3, #64	@ 0x40
 8003b48:	d10b      	bne.n	8003b62 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b4a:	2300      	movs	r3, #0
 8003b4c:	633b      	str	r3, [r7, #48]	@ 0x30
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	695b      	ldr	r3, [r3, #20]
 8003b54:	633b      	str	r3, [r7, #48]	@ 0x30
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	699b      	ldr	r3, [r3, #24]
 8003b5c:	633b      	str	r3, [r7, #48]	@ 0x30
 8003b5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b60:	e16b      	b.n	8003e3a <I2C_Master_ADDR+0x32c>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d11d      	bne.n	8003ba6 <I2C_Master_ADDR+0x98>
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	691b      	ldr	r3, [r3, #16]
 8003b6e:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8003b72:	d118      	bne.n	8003ba6 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b74:	2300      	movs	r3, #0
 8003b76:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	695b      	ldr	r3, [r3, #20]
 8003b7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	699b      	ldr	r3, [r3, #24]
 8003b86:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003b88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	681a      	ldr	r2, [r3, #0]
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003b98:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003b9e:	1c5a      	adds	r2, r3, #1
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	651a      	str	r2, [r3, #80]	@ 0x50
 8003ba4:	e149      	b.n	8003e3a <I2C_Master_ADDR+0x32c>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003baa:	b29b      	uxth	r3, r3
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d113      	bne.n	8003bd8 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003bb0:	2300      	movs	r3, #0
 8003bb2:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	695b      	ldr	r3, [r3, #20]
 8003bba:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	699b      	ldr	r3, [r3, #24]
 8003bc2:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003bc4:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	681a      	ldr	r2, [r3, #0]
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003bd4:	601a      	str	r2, [r3, #0]
 8003bd6:	e120      	b.n	8003e1a <I2C_Master_ADDR+0x30c>
      }
      else if (hi2c->XferCount == 1U)
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003bdc:	b29b      	uxth	r3, r3
 8003bde:	2b01      	cmp	r3, #1
 8003be0:	f040 808a 	bne.w	8003cf8 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8003be4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003be6:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003bea:	d137      	bne.n	8003c5c <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	681a      	ldr	r2, [r3, #0]
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003bfa:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	685b      	ldr	r3, [r3, #4]
 8003c02:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003c06:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003c0a:	d113      	bne.n	8003c34 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	681a      	ldr	r2, [r3, #0]
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003c1a:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003c1c:	2300      	movs	r3, #0
 8003c1e:	627b      	str	r3, [r7, #36]	@ 0x24
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	695b      	ldr	r3, [r3, #20]
 8003c26:	627b      	str	r3, [r7, #36]	@ 0x24
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	699b      	ldr	r3, [r3, #24]
 8003c2e:	627b      	str	r3, [r7, #36]	@ 0x24
 8003c30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c32:	e0f2      	b.n	8003e1a <I2C_Master_ADDR+0x30c>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003c34:	2300      	movs	r3, #0
 8003c36:	623b      	str	r3, [r7, #32]
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	695b      	ldr	r3, [r3, #20]
 8003c3e:	623b      	str	r3, [r7, #32]
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	699b      	ldr	r3, [r3, #24]
 8003c46:	623b      	str	r3, [r7, #32]
 8003c48:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	681a      	ldr	r2, [r3, #0]
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003c58:	601a      	str	r2, [r3, #0]
 8003c5a:	e0de      	b.n	8003e1a <I2C_Master_ADDR+0x30c>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8003c5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c5e:	2b08      	cmp	r3, #8
 8003c60:	d02e      	beq.n	8003cc0 <I2C_Master_ADDR+0x1b2>
 8003c62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c64:	2b20      	cmp	r3, #32
 8003c66:	d02b      	beq.n	8003cc0 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8003c68:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003c6a:	2b12      	cmp	r3, #18
 8003c6c:	d102      	bne.n	8003c74 <I2C_Master_ADDR+0x166>
 8003c6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c70:	2b01      	cmp	r3, #1
 8003c72:	d125      	bne.n	8003cc0 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8003c74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c76:	2b04      	cmp	r3, #4
 8003c78:	d00e      	beq.n	8003c98 <I2C_Master_ADDR+0x18a>
 8003c7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c7c:	2b02      	cmp	r3, #2
 8003c7e:	d00b      	beq.n	8003c98 <I2C_Master_ADDR+0x18a>
 8003c80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c82:	2b10      	cmp	r3, #16
 8003c84:	d008      	beq.n	8003c98 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	681a      	ldr	r2, [r3, #0]
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003c94:	601a      	str	r2, [r3, #0]
 8003c96:	e007      	b.n	8003ca8 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	681a      	ldr	r2, [r3, #0]
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003ca6:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003ca8:	2300      	movs	r3, #0
 8003caa:	61fb      	str	r3, [r7, #28]
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	695b      	ldr	r3, [r3, #20]
 8003cb2:	61fb      	str	r3, [r7, #28]
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	699b      	ldr	r3, [r3, #24]
 8003cba:	61fb      	str	r3, [r7, #28]
 8003cbc:	69fb      	ldr	r3, [r7, #28]
 8003cbe:	e0ac      	b.n	8003e1a <I2C_Master_ADDR+0x30c>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	681a      	ldr	r2, [r3, #0]
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003cce:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003cd0:	2300      	movs	r3, #0
 8003cd2:	61bb      	str	r3, [r7, #24]
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	695b      	ldr	r3, [r3, #20]
 8003cda:	61bb      	str	r3, [r7, #24]
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	699b      	ldr	r3, [r3, #24]
 8003ce2:	61bb      	str	r3, [r7, #24]
 8003ce4:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	681a      	ldr	r2, [r3, #0]
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003cf4:	601a      	str	r2, [r3, #0]
 8003cf6:	e090      	b.n	8003e1a <I2C_Master_ADDR+0x30c>
        }
      }
      else if (hi2c->XferCount == 2U)
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003cfc:	b29b      	uxth	r3, r3
 8003cfe:	2b02      	cmp	r3, #2
 8003d00:	d158      	bne.n	8003db4 <I2C_Master_ADDR+0x2a6>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8003d02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d04:	2b04      	cmp	r3, #4
 8003d06:	d021      	beq.n	8003d4c <I2C_Master_ADDR+0x23e>
 8003d08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d0a:	2b02      	cmp	r3, #2
 8003d0c:	d01e      	beq.n	8003d4c <I2C_Master_ADDR+0x23e>
 8003d0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d10:	2b10      	cmp	r3, #16
 8003d12:	d01b      	beq.n	8003d4c <I2C_Master_ADDR+0x23e>
        {
          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	681a      	ldr	r2, [r3, #0]
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003d22:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003d24:	2300      	movs	r3, #0
 8003d26:	617b      	str	r3, [r7, #20]
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	695b      	ldr	r3, [r3, #20]
 8003d2e:	617b      	str	r3, [r7, #20]
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	699b      	ldr	r3, [r3, #24]
 8003d36:	617b      	str	r3, [r7, #20]
 8003d38:	697b      	ldr	r3, [r7, #20]

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	681a      	ldr	r2, [r3, #0]
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003d48:	601a      	str	r2, [r3, #0]
 8003d4a:	e012      	b.n	8003d72 <I2C_Master_ADDR+0x264>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	681a      	ldr	r2, [r3, #0]
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003d5a:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003d5c:	2300      	movs	r3, #0
 8003d5e:	613b      	str	r3, [r7, #16]
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	695b      	ldr	r3, [r3, #20]
 8003d66:	613b      	str	r3, [r7, #16]
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	699b      	ldr	r3, [r3, #24]
 8003d6e:	613b      	str	r3, [r7, #16]
 8003d70:	693b      	ldr	r3, [r7, #16]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	685b      	ldr	r3, [r3, #4]
 8003d78:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003d7c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003d80:	d14b      	bne.n	8003e1a <I2C_Master_ADDR+0x30c>
 8003d82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d84:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003d88:	d00b      	beq.n	8003da2 <I2C_Master_ADDR+0x294>
 8003d8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d8c:	2b01      	cmp	r3, #1
 8003d8e:	d008      	beq.n	8003da2 <I2C_Master_ADDR+0x294>
 8003d90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d92:	2b08      	cmp	r3, #8
 8003d94:	d005      	beq.n	8003da2 <I2C_Master_ADDR+0x294>
 8003d96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d98:	2b10      	cmp	r3, #16
 8003d9a:	d002      	beq.n	8003da2 <I2C_Master_ADDR+0x294>
 8003d9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d9e:	2b20      	cmp	r3, #32
 8003da0:	d13b      	bne.n	8003e1a <I2C_Master_ADDR+0x30c>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	685a      	ldr	r2, [r3, #4]
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003db0:	605a      	str	r2, [r3, #4]
 8003db2:	e032      	b.n	8003e1a <I2C_Master_ADDR+0x30c>
        }
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	681a      	ldr	r2, [r3, #0]
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003dc2:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	685b      	ldr	r3, [r3, #4]
 8003dca:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003dce:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003dd2:	d117      	bne.n	8003e04 <I2C_Master_ADDR+0x2f6>
 8003dd4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003dd6:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003dda:	d00b      	beq.n	8003df4 <I2C_Master_ADDR+0x2e6>
 8003ddc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003dde:	2b01      	cmp	r3, #1
 8003de0:	d008      	beq.n	8003df4 <I2C_Master_ADDR+0x2e6>
 8003de2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003de4:	2b08      	cmp	r3, #8
 8003de6:	d005      	beq.n	8003df4 <I2C_Master_ADDR+0x2e6>
 8003de8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003dea:	2b10      	cmp	r3, #16
 8003dec:	d002      	beq.n	8003df4 <I2C_Master_ADDR+0x2e6>
 8003dee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003df0:	2b20      	cmp	r3, #32
 8003df2:	d107      	bne.n	8003e04 <I2C_Master_ADDR+0x2f6>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	685a      	ldr	r2, [r3, #4]
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003e02:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003e04:	2300      	movs	r3, #0
 8003e06:	60fb      	str	r3, [r7, #12]
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	695b      	ldr	r3, [r3, #20]
 8003e0e:	60fb      	str	r3, [r7, #12]
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	699b      	ldr	r3, [r3, #24]
 8003e16:	60fb      	str	r3, [r7, #12]
 8003e18:	68fb      	ldr	r3, [r7, #12]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	2200      	movs	r2, #0
 8003e1e:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8003e20:	e00b      	b.n	8003e3a <I2C_Master_ADDR+0x32c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003e22:	2300      	movs	r3, #0
 8003e24:	60bb      	str	r3, [r7, #8]
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	695b      	ldr	r3, [r3, #20]
 8003e2c:	60bb      	str	r3, [r7, #8]
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	699b      	ldr	r3, [r3, #24]
 8003e34:	60bb      	str	r3, [r7, #8]
 8003e36:	68bb      	ldr	r3, [r7, #8]
}
 8003e38:	e7ff      	b.n	8003e3a <I2C_Master_ADDR+0x32c>
 8003e3a:	bf00      	nop
 8003e3c:	3744      	adds	r7, #68	@ 0x44
 8003e3e:	46bd      	mov	sp, r7
 8003e40:	bc80      	pop	{r7}
 8003e42:	4770      	bx	lr

08003e44 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8003e44:	b580      	push	{r7, lr}
 8003e46:	b084      	sub	sp, #16
 8003e48:	af00      	add	r7, sp, #0
 8003e4a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003e52:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e58:	b29b      	uxth	r3, r3
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d02b      	beq.n	8003eb6 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e62:	781a      	ldrb	r2, [r3, #0]
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e6e:	1c5a      	adds	r2, r3, #1
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e78:	b29b      	uxth	r3, r3
 8003e7a:	3b01      	subs	r3, #1
 8003e7c:	b29a      	uxth	r2, r3
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e86:	b29b      	uxth	r3, r3
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d114      	bne.n	8003eb6 <I2C_SlaveTransmit_TXE+0x72>
 8003e8c:	7bfb      	ldrb	r3, [r7, #15]
 8003e8e:	2b29      	cmp	r3, #41	@ 0x29
 8003e90:	d111      	bne.n	8003eb6 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	685a      	ldr	r2, [r3, #4]
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003ea0:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	2221      	movs	r2, #33	@ 0x21
 8003ea6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	2228      	movs	r2, #40	@ 0x28
 8003eac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8003eb0:	6878      	ldr	r0, [r7, #4]
 8003eb2:	f7ff f9cf 	bl	8003254 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8003eb6:	bf00      	nop
 8003eb8:	3710      	adds	r7, #16
 8003eba:	46bd      	mov	sp, r7
 8003ebc:	bd80      	pop	{r7, pc}

08003ebe <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8003ebe:	b480      	push	{r7}
 8003ec0:	b083      	sub	sp, #12
 8003ec2:	af00      	add	r7, sp, #0
 8003ec4:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003eca:	b29b      	uxth	r3, r3
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d011      	beq.n	8003ef4 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ed4:	781a      	ldrb	r2, [r3, #0]
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ee0:	1c5a      	adds	r2, r3, #1
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003eea:	b29b      	uxth	r3, r3
 8003eec:	3b01      	subs	r3, #1
 8003eee:	b29a      	uxth	r2, r3
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8003ef4:	bf00      	nop
 8003ef6:	370c      	adds	r7, #12
 8003ef8:	46bd      	mov	sp, r7
 8003efa:	bc80      	pop	{r7}
 8003efc:	4770      	bx	lr

08003efe <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8003efe:	b580      	push	{r7, lr}
 8003f00:	b084      	sub	sp, #16
 8003f02:	af00      	add	r7, sp, #0
 8003f04:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003f0c:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f12:	b29b      	uxth	r3, r3
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d02c      	beq.n	8003f72 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	691a      	ldr	r2, [r3, #16]
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f22:	b2d2      	uxtb	r2, r2
 8003f24:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f2a:	1c5a      	adds	r2, r3, #1
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f34:	b29b      	uxth	r3, r3
 8003f36:	3b01      	subs	r3, #1
 8003f38:	b29a      	uxth	r2, r3
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f42:	b29b      	uxth	r3, r3
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d114      	bne.n	8003f72 <I2C_SlaveReceive_RXNE+0x74>
 8003f48:	7bfb      	ldrb	r3, [r7, #15]
 8003f4a:	2b2a      	cmp	r3, #42	@ 0x2a
 8003f4c:	d111      	bne.n	8003f72 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	685a      	ldr	r2, [r3, #4]
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003f5c:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	2222      	movs	r2, #34	@ 0x22
 8003f62:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	2228      	movs	r2, #40	@ 0x28
 8003f68:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003f6c:	6878      	ldr	r0, [r7, #4]
 8003f6e:	f7ff f97a 	bl	8003266 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8003f72:	bf00      	nop
 8003f74:	3710      	adds	r7, #16
 8003f76:	46bd      	mov	sp, r7
 8003f78:	bd80      	pop	{r7, pc}

08003f7a <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8003f7a:	b480      	push	{r7}
 8003f7c:	b083      	sub	sp, #12
 8003f7e:	af00      	add	r7, sp, #0
 8003f80:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f86:	b29b      	uxth	r3, r3
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d012      	beq.n	8003fb2 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	691a      	ldr	r2, [r3, #16]
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f96:	b2d2      	uxtb	r2, r2
 8003f98:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f9e:	1c5a      	adds	r2, r3, #1
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003fa8:	b29b      	uxth	r3, r3
 8003faa:	3b01      	subs	r3, #1
 8003fac:	b29a      	uxth	r2, r3
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8003fb2:	bf00      	nop
 8003fb4:	370c      	adds	r7, #12
 8003fb6:	46bd      	mov	sp, r7
 8003fb8:	bc80      	pop	{r7}
 8003fba:	4770      	bx	lr

08003fbc <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8003fbc:	b580      	push	{r7, lr}
 8003fbe:	b084      	sub	sp, #16
 8003fc0:	af00      	add	r7, sp, #0
 8003fc2:	6078      	str	r0, [r7, #4]
 8003fc4:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8003fc6:	2300      	movs	r3, #0
 8003fc8:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003fd0:	b2db      	uxtb	r3, r3
 8003fd2:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8003fd6:	2b28      	cmp	r3, #40	@ 0x28
 8003fd8:	d127      	bne.n	800402a <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	685a      	ldr	r2, [r3, #4]
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003fe8:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8003fea:	683b      	ldr	r3, [r7, #0]
 8003fec:	089b      	lsrs	r3, r3, #2
 8003fee:	f003 0301 	and.w	r3, r3, #1
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d101      	bne.n	8003ffa <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8003ff6:	2301      	movs	r3, #1
 8003ff8:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8003ffa:	683b      	ldr	r3, [r7, #0]
 8003ffc:	09db      	lsrs	r3, r3, #7
 8003ffe:	f003 0301 	and.w	r3, r3, #1
 8004002:	2b00      	cmp	r3, #0
 8004004:	d103      	bne.n	800400e <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	68db      	ldr	r3, [r3, #12]
 800400a:	81bb      	strh	r3, [r7, #12]
 800400c:	e002      	b.n	8004014 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	699b      	ldr	r3, [r3, #24]
 8004012:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	2200      	movs	r2, #0
 8004018:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 800401c:	89ba      	ldrh	r2, [r7, #12]
 800401e:	7bfb      	ldrb	r3, [r7, #15]
 8004020:	4619      	mov	r1, r3
 8004022:	6878      	ldr	r0, [r7, #4]
 8004024:	f7ff f928 	bl	8003278 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8004028:	e00e      	b.n	8004048 <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800402a:	2300      	movs	r3, #0
 800402c:	60bb      	str	r3, [r7, #8]
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	695b      	ldr	r3, [r3, #20]
 8004034:	60bb      	str	r3, [r7, #8]
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	699b      	ldr	r3, [r3, #24]
 800403c:	60bb      	str	r3, [r7, #8]
 800403e:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	2200      	movs	r2, #0
 8004044:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 8004048:	bf00      	nop
 800404a:	3710      	adds	r7, #16
 800404c:	46bd      	mov	sp, r7
 800404e:	bd80      	pop	{r7, pc}

08004050 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8004050:	b580      	push	{r7, lr}
 8004052:	b084      	sub	sp, #16
 8004054:	af00      	add	r7, sp, #0
 8004056:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800405e:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	685a      	ldr	r2, [r3, #4]
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800406e:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8004070:	2300      	movs	r3, #0
 8004072:	60bb      	str	r3, [r7, #8]
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	695b      	ldr	r3, [r3, #20]
 800407a:	60bb      	str	r3, [r7, #8]
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	681a      	ldr	r2, [r3, #0]
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	f042 0201 	orr.w	r2, r2, #1
 800408a:	601a      	str	r2, [r3, #0]
 800408c:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	681a      	ldr	r2, [r3, #0]
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800409c:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	685b      	ldr	r3, [r3, #4]
 80040a4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80040a8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80040ac:	d172      	bne.n	8004194 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80040ae:	7bfb      	ldrb	r3, [r7, #15]
 80040b0:	2b22      	cmp	r3, #34	@ 0x22
 80040b2:	d002      	beq.n	80040ba <I2C_Slave_STOPF+0x6a>
 80040b4:	7bfb      	ldrb	r3, [r7, #15]
 80040b6:	2b2a      	cmp	r3, #42	@ 0x2a
 80040b8:	d135      	bne.n	8004126 <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx));
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	685b      	ldr	r3, [r3, #4]
 80040c2:	b29a      	uxth	r2, r3
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80040cc:	b29b      	uxth	r3, r3
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d005      	beq.n	80040de <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040d6:	f043 0204 	orr.w	r2, r3, #4
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	685a      	ldr	r2, [r3, #4]
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80040ec:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80040f2:	4618      	mov	r0, r3
 80040f4:	f7fd fee2 	bl	8001ebc <HAL_DMA_GetState>
 80040f8:	4603      	mov	r3, r0
 80040fa:	2b01      	cmp	r3, #1
 80040fc:	d049      	beq.n	8004192 <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004102:	4a69      	ldr	r2, [pc, #420]	@ (80042a8 <I2C_Slave_STOPF+0x258>)
 8004104:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800410a:	4618      	mov	r0, r3
 800410c:	f7fd fe5e 	bl	8001dcc <HAL_DMA_Abort_IT>
 8004110:	4603      	mov	r3, r0
 8004112:	2b00      	cmp	r3, #0
 8004114:	d03d      	beq.n	8004192 <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800411a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800411c:	687a      	ldr	r2, [r7, #4]
 800411e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004120:	4610      	mov	r0, r2
 8004122:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004124:	e035      	b.n	8004192 <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx));
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	685b      	ldr	r3, [r3, #4]
 800412e:	b29a      	uxth	r2, r3
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004138:	b29b      	uxth	r3, r3
 800413a:	2b00      	cmp	r3, #0
 800413c:	d005      	beq.n	800414a <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004142:	f043 0204 	orr.w	r2, r3, #4
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	685a      	ldr	r2, [r3, #4]
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004158:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800415e:	4618      	mov	r0, r3
 8004160:	f7fd feac 	bl	8001ebc <HAL_DMA_GetState>
 8004164:	4603      	mov	r3, r0
 8004166:	2b01      	cmp	r3, #1
 8004168:	d014      	beq.n	8004194 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800416e:	4a4e      	ldr	r2, [pc, #312]	@ (80042a8 <I2C_Slave_STOPF+0x258>)
 8004170:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004176:	4618      	mov	r0, r3
 8004178:	f7fd fe28 	bl	8001dcc <HAL_DMA_Abort_IT>
 800417c:	4603      	mov	r3, r0
 800417e:	2b00      	cmp	r3, #0
 8004180:	d008      	beq.n	8004194 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004186:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004188:	687a      	ldr	r2, [r7, #4]
 800418a:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800418c:	4610      	mov	r0, r2
 800418e:	4798      	blx	r3
 8004190:	e000      	b.n	8004194 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004192:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004198:	b29b      	uxth	r3, r3
 800419a:	2b00      	cmp	r3, #0
 800419c:	d03e      	beq.n	800421c <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	695b      	ldr	r3, [r3, #20]
 80041a4:	f003 0304 	and.w	r3, r3, #4
 80041a8:	2b04      	cmp	r3, #4
 80041aa:	d112      	bne.n	80041d2 <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	691a      	ldr	r2, [r3, #16]
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041b6:	b2d2      	uxtb	r2, r2
 80041b8:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041be:	1c5a      	adds	r2, r3, #1
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80041c8:	b29b      	uxth	r3, r3
 80041ca:	3b01      	subs	r3, #1
 80041cc:	b29a      	uxth	r2, r3
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	695b      	ldr	r3, [r3, #20]
 80041d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80041dc:	2b40      	cmp	r3, #64	@ 0x40
 80041de:	d112      	bne.n	8004206 <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	691a      	ldr	r2, [r3, #16]
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041ea:	b2d2      	uxtb	r2, r2
 80041ec:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041f2:	1c5a      	adds	r2, r3, #1
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80041fc:	b29b      	uxth	r3, r3
 80041fe:	3b01      	subs	r3, #1
 8004200:	b29a      	uxth	r2, r3
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if (hi2c->XferCount != 0U)
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800420a:	b29b      	uxth	r3, r3
 800420c:	2b00      	cmp	r3, #0
 800420e:	d005      	beq.n	800421c <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004214:	f043 0204 	orr.w	r2, r3, #4
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004220:	2b00      	cmp	r3, #0
 8004222:	d003      	beq.n	800422c <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8004224:	6878      	ldr	r0, [r7, #4]
 8004226:	f000 f8b7 	bl	8004398 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 800422a:	e039      	b.n	80042a0 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 800422c:	7bfb      	ldrb	r3, [r7, #15]
 800422e:	2b2a      	cmp	r3, #42	@ 0x2a
 8004230:	d109      	bne.n	8004246 <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	2200      	movs	r2, #0
 8004236:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	2228      	movs	r2, #40	@ 0x28
 800423c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004240:	6878      	ldr	r0, [r7, #4]
 8004242:	f7ff f810 	bl	8003266 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800424c:	b2db      	uxtb	r3, r3
 800424e:	2b28      	cmp	r3, #40	@ 0x28
 8004250:	d111      	bne.n	8004276 <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	4a15      	ldr	r2, [pc, #84]	@ (80042ac <I2C_Slave_STOPF+0x25c>)
 8004256:	62da      	str	r2, [r3, #44]	@ 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	2200      	movs	r2, #0
 800425c:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	2220      	movs	r2, #32
 8004262:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	2200      	movs	r2, #0
 800426a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 800426e:	6878      	ldr	r0, [r7, #4]
 8004270:	f7ff f80f 	bl	8003292 <HAL_I2C_ListenCpltCallback>
}
 8004274:	e014      	b.n	80042a0 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800427a:	2b22      	cmp	r3, #34	@ 0x22
 800427c:	d002      	beq.n	8004284 <I2C_Slave_STOPF+0x234>
 800427e:	7bfb      	ldrb	r3, [r7, #15]
 8004280:	2b22      	cmp	r3, #34	@ 0x22
 8004282:	d10d      	bne.n	80042a0 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	2200      	movs	r2, #0
 8004288:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	2220      	movs	r2, #32
 800428e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	2200      	movs	r2, #0
 8004296:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 800429a:	6878      	ldr	r0, [r7, #4]
 800429c:	f7fe ffe3 	bl	8003266 <HAL_I2C_SlaveRxCpltCallback>
}
 80042a0:	bf00      	nop
 80042a2:	3710      	adds	r7, #16
 80042a4:	46bd      	mov	sp, r7
 80042a6:	bd80      	pop	{r7, pc}
 80042a8:	0800489d 	.word	0x0800489d
 80042ac:	ffff0000 	.word	0xffff0000

080042b0 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 80042b0:	b580      	push	{r7, lr}
 80042b2:	b084      	sub	sp, #16
 80042b4:	af00      	add	r7, sp, #0
 80042b6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80042be:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042c4:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 80042c6:	68bb      	ldr	r3, [r7, #8]
 80042c8:	2b08      	cmp	r3, #8
 80042ca:	d002      	beq.n	80042d2 <I2C_Slave_AF+0x22>
 80042cc:	68bb      	ldr	r3, [r7, #8]
 80042ce:	2b20      	cmp	r3, #32
 80042d0:	d129      	bne.n	8004326 <I2C_Slave_AF+0x76>
 80042d2:	7bfb      	ldrb	r3, [r7, #15]
 80042d4:	2b28      	cmp	r3, #40	@ 0x28
 80042d6:	d126      	bne.n	8004326 <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	4a2e      	ldr	r2, [pc, #184]	@ (8004394 <I2C_Slave_AF+0xe4>)
 80042dc:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	685a      	ldr	r2, [r3, #4]
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80042ec:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80042f6:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	681a      	ldr	r2, [r3, #0]
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004306:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	2200      	movs	r2, #0
 800430c:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	2220      	movs	r2, #32
 8004312:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	2200      	movs	r2, #0
 800431a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 800431e:	6878      	ldr	r0, [r7, #4]
 8004320:	f7fe ffb7 	bl	8003292 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 8004324:	e031      	b.n	800438a <I2C_Slave_AF+0xda>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8004326:	7bfb      	ldrb	r3, [r7, #15]
 8004328:	2b21      	cmp	r3, #33	@ 0x21
 800432a:	d129      	bne.n	8004380 <I2C_Slave_AF+0xd0>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	4a19      	ldr	r2, [pc, #100]	@ (8004394 <I2C_Slave_AF+0xe4>)
 8004330:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	2221      	movs	r2, #33	@ 0x21
 8004336:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	2220      	movs	r2, #32
 800433c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	2200      	movs	r2, #0
 8004344:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	685a      	ldr	r2, [r3, #4]
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004356:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004360:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	681a      	ldr	r2, [r3, #0]
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004370:	601a      	str	r2, [r3, #0]
    I2C_Flush_DR(hi2c);
 8004372:	6878      	ldr	r0, [r7, #4]
 8004374:	f7fe f890 	bl	8002498 <I2C_Flush_DR>
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004378:	6878      	ldr	r0, [r7, #4]
 800437a:	f7fe ff6b 	bl	8003254 <HAL_I2C_SlaveTxCpltCallback>
}
 800437e:	e004      	b.n	800438a <I2C_Slave_AF+0xda>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004388:	615a      	str	r2, [r3, #20]
}
 800438a:	bf00      	nop
 800438c:	3710      	adds	r7, #16
 800438e:	46bd      	mov	sp, r7
 8004390:	bd80      	pop	{r7, pc}
 8004392:	bf00      	nop
 8004394:	ffff0000 	.word	0xffff0000

08004398 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8004398:	b580      	push	{r7, lr}
 800439a:	b084      	sub	sp, #16
 800439c:	af00      	add	r7, sp, #0
 800439e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80043a6:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80043ae:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 80043b0:	7bbb      	ldrb	r3, [r7, #14]
 80043b2:	2b10      	cmp	r3, #16
 80043b4:	d002      	beq.n	80043bc <I2C_ITError+0x24>
 80043b6:	7bbb      	ldrb	r3, [r7, #14]
 80043b8:	2b40      	cmp	r3, #64	@ 0x40
 80043ba:	d10a      	bne.n	80043d2 <I2C_ITError+0x3a>
 80043bc:	7bfb      	ldrb	r3, [r7, #15]
 80043be:	2b22      	cmp	r3, #34	@ 0x22
 80043c0:	d107      	bne.n	80043d2 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	681a      	ldr	r2, [r3, #0]
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80043d0:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80043d2:	7bfb      	ldrb	r3, [r7, #15]
 80043d4:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80043d8:	2b28      	cmp	r3, #40	@ 0x28
 80043da:	d107      	bne.n	80043ec <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	2200      	movs	r2, #0
 80043e0:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	2228      	movs	r2, #40	@ 0x28
 80043e6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 80043ea:	e015      	b.n	8004418 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	685b      	ldr	r3, [r3, #4]
 80043f2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80043f6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80043fa:	d00a      	beq.n	8004412 <I2C_ITError+0x7a>
 80043fc:	7bfb      	ldrb	r3, [r7, #15]
 80043fe:	2b60      	cmp	r3, #96	@ 0x60
 8004400:	d007      	beq.n	8004412 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	2220      	movs	r2, #32
 8004406:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	2200      	movs	r2, #0
 800440e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	2200      	movs	r2, #0
 8004416:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	685b      	ldr	r3, [r3, #4]
 800441e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004422:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004426:	d162      	bne.n	80044ee <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	685a      	ldr	r2, [r3, #4]
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004436:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800443c:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8004440:	b2db      	uxtb	r3, r3
 8004442:	2b01      	cmp	r3, #1
 8004444:	d020      	beq.n	8004488 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800444a:	4a6a      	ldr	r2, [pc, #424]	@ (80045f4 <I2C_ITError+0x25c>)
 800444c:	635a      	str	r2, [r3, #52]	@ 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004452:	4618      	mov	r0, r3
 8004454:	f7fd fcba 	bl	8001dcc <HAL_DMA_Abort_IT>
 8004458:	4603      	mov	r3, r0
 800445a:	2b00      	cmp	r3, #0
 800445c:	f000 8089 	beq.w	8004572 <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	681a      	ldr	r2, [r3, #0]
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	f022 0201 	bic.w	r2, r2, #1
 800446e:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	2220      	movs	r2, #32
 8004474:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800447c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800447e:	687a      	ldr	r2, [r7, #4]
 8004480:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004482:	4610      	mov	r0, r2
 8004484:	4798      	blx	r3
 8004486:	e074      	b.n	8004572 <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800448c:	4a59      	ldr	r2, [pc, #356]	@ (80045f4 <I2C_ITError+0x25c>)
 800448e:	635a      	str	r2, [r3, #52]	@ 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004494:	4618      	mov	r0, r3
 8004496:	f7fd fc99 	bl	8001dcc <HAL_DMA_Abort_IT>
 800449a:	4603      	mov	r3, r0
 800449c:	2b00      	cmp	r3, #0
 800449e:	d068      	beq.n	8004572 <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	695b      	ldr	r3, [r3, #20]
 80044a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80044aa:	2b40      	cmp	r3, #64	@ 0x40
 80044ac:	d10b      	bne.n	80044c6 <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	691a      	ldr	r2, [r3, #16]
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044b8:	b2d2      	uxtb	r2, r2
 80044ba:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044c0:	1c5a      	adds	r2, r3, #1
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	625a      	str	r2, [r3, #36]	@ 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	681a      	ldr	r2, [r3, #0]
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	f022 0201 	bic.w	r2, r2, #1
 80044d4:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	2220      	movs	r2, #32
 80044da:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044e2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80044e4:	687a      	ldr	r2, [r7, #4]
 80044e6:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80044e8:	4610      	mov	r0, r2
 80044ea:	4798      	blx	r3
 80044ec:	e041      	b.n	8004572 <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80044f4:	b2db      	uxtb	r3, r3
 80044f6:	2b60      	cmp	r3, #96	@ 0x60
 80044f8:	d125      	bne.n	8004546 <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	2220      	movs	r2, #32
 80044fe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	2200      	movs	r2, #0
 8004506:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	695b      	ldr	r3, [r3, #20]
 800450e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004512:	2b40      	cmp	r3, #64	@ 0x40
 8004514:	d10b      	bne.n	800452e <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	691a      	ldr	r2, [r3, #16]
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004520:	b2d2      	uxtb	r2, r2
 8004522:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004528:	1c5a      	adds	r2, r3, #1
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	681a      	ldr	r2, [r3, #0]
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	f022 0201 	bic.w	r2, r2, #1
 800453c:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800453e:	6878      	ldr	r0, [r7, #4]
 8004540:	f7fe fecb 	bl	80032da <HAL_I2C_AbortCpltCallback>
 8004544:	e015      	b.n	8004572 <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	695b      	ldr	r3, [r3, #20]
 800454c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004550:	2b40      	cmp	r3, #64	@ 0x40
 8004552:	d10b      	bne.n	800456c <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	691a      	ldr	r2, [r3, #16]
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800455e:	b2d2      	uxtb	r2, r2
 8004560:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004566:	1c5a      	adds	r2, r3, #1
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 800456c:	6878      	ldr	r0, [r7, #4]
 800456e:	f7fe feab 	bl	80032c8 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004576:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8004578:	68bb      	ldr	r3, [r7, #8]
 800457a:	f003 0301 	and.w	r3, r3, #1
 800457e:	2b00      	cmp	r3, #0
 8004580:	d10e      	bne.n	80045a0 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8004582:	68bb      	ldr	r3, [r7, #8]
 8004584:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8004588:	2b00      	cmp	r3, #0
 800458a:	d109      	bne.n	80045a0 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 800458c:	68bb      	ldr	r3, [r7, #8]
 800458e:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8004592:	2b00      	cmp	r3, #0
 8004594:	d104      	bne.n	80045a0 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8004596:	68bb      	ldr	r3, [r7, #8]
 8004598:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 800459c:	2b00      	cmp	r3, #0
 800459e:	d007      	beq.n	80045b0 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	685a      	ldr	r2, [r3, #4]
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80045ae:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80045b6:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045bc:	f003 0304 	and.w	r3, r3, #4
 80045c0:	2b04      	cmp	r3, #4
 80045c2:	d113      	bne.n	80045ec <I2C_ITError+0x254>
 80045c4:	7bfb      	ldrb	r3, [r7, #15]
 80045c6:	2b28      	cmp	r3, #40	@ 0x28
 80045c8:	d110      	bne.n	80045ec <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	4a0a      	ldr	r2, [pc, #40]	@ (80045f8 <I2C_ITError+0x260>)
 80045ce:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	2200      	movs	r2, #0
 80045d4:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	2220      	movs	r2, #32
 80045da:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	2200      	movs	r2, #0
 80045e2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 80045e6:	6878      	ldr	r0, [r7, #4]
 80045e8:	f7fe fe53 	bl	8003292 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80045ec:	bf00      	nop
 80045ee:	3710      	adds	r7, #16
 80045f0:	46bd      	mov	sp, r7
 80045f2:	bd80      	pop	{r7, pc}
 80045f4:	0800489d 	.word	0x0800489d
 80045f8:	ffff0000 	.word	0xffff0000

080045fc <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80045fc:	b580      	push	{r7, lr}
 80045fe:	b088      	sub	sp, #32
 8004600:	af02      	add	r7, sp, #8
 8004602:	60f8      	str	r0, [r7, #12]
 8004604:	607a      	str	r2, [r7, #4]
 8004606:	603b      	str	r3, [r7, #0]
 8004608:	460b      	mov	r3, r1
 800460a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004610:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8004612:	697b      	ldr	r3, [r7, #20]
 8004614:	2b08      	cmp	r3, #8
 8004616:	d006      	beq.n	8004626 <I2C_MasterRequestWrite+0x2a>
 8004618:	697b      	ldr	r3, [r7, #20]
 800461a:	2b01      	cmp	r3, #1
 800461c:	d003      	beq.n	8004626 <I2C_MasterRequestWrite+0x2a>
 800461e:	697b      	ldr	r3, [r7, #20]
 8004620:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004624:	d108      	bne.n	8004638 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	681a      	ldr	r2, [r3, #0]
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004634:	601a      	str	r2, [r3, #0]
 8004636:	e00b      	b.n	8004650 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800463c:	2b12      	cmp	r3, #18
 800463e:	d107      	bne.n	8004650 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	681a      	ldr	r2, [r3, #0]
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800464e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004650:	683b      	ldr	r3, [r7, #0]
 8004652:	9300      	str	r3, [sp, #0]
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	2200      	movs	r2, #0
 8004658:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800465c:	68f8      	ldr	r0, [r7, #12]
 800465e:	f000 f9c5 	bl	80049ec <I2C_WaitOnFlagUntilTimeout>
 8004662:	4603      	mov	r3, r0
 8004664:	2b00      	cmp	r3, #0
 8004666:	d00d      	beq.n	8004684 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004672:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004676:	d103      	bne.n	8004680 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800467e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004680:	2303      	movs	r3, #3
 8004682:	e035      	b.n	80046f0 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	691b      	ldr	r3, [r3, #16]
 8004688:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800468c:	d108      	bne.n	80046a0 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800468e:	897b      	ldrh	r3, [r7, #10]
 8004690:	b2db      	uxtb	r3, r3
 8004692:	461a      	mov	r2, r3
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800469c:	611a      	str	r2, [r3, #16]
 800469e:	e01b      	b.n	80046d8 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80046a0:	897b      	ldrh	r3, [r7, #10]
 80046a2:	11db      	asrs	r3, r3, #7
 80046a4:	b2db      	uxtb	r3, r3
 80046a6:	f003 0306 	and.w	r3, r3, #6
 80046aa:	b2db      	uxtb	r3, r3
 80046ac:	f063 030f 	orn	r3, r3, #15
 80046b0:	b2da      	uxtb	r2, r3
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80046b8:	683b      	ldr	r3, [r7, #0]
 80046ba:	687a      	ldr	r2, [r7, #4]
 80046bc:	490e      	ldr	r1, [pc, #56]	@ (80046f8 <I2C_MasterRequestWrite+0xfc>)
 80046be:	68f8      	ldr	r0, [r7, #12]
 80046c0:	f000 fa0e 	bl	8004ae0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80046c4:	4603      	mov	r3, r0
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d001      	beq.n	80046ce <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80046ca:	2301      	movs	r3, #1
 80046cc:	e010      	b.n	80046f0 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80046ce:	897b      	ldrh	r3, [r7, #10]
 80046d0:	b2da      	uxtb	r2, r3
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80046d8:	683b      	ldr	r3, [r7, #0]
 80046da:	687a      	ldr	r2, [r7, #4]
 80046dc:	4907      	ldr	r1, [pc, #28]	@ (80046fc <I2C_MasterRequestWrite+0x100>)
 80046de:	68f8      	ldr	r0, [r7, #12]
 80046e0:	f000 f9fe 	bl	8004ae0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80046e4:	4603      	mov	r3, r0
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d001      	beq.n	80046ee <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80046ea:	2301      	movs	r3, #1
 80046ec:	e000      	b.n	80046f0 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80046ee:	2300      	movs	r3, #0
}
 80046f0:	4618      	mov	r0, r3
 80046f2:	3718      	adds	r7, #24
 80046f4:	46bd      	mov	sp, r7
 80046f6:	bd80      	pop	{r7, pc}
 80046f8:	00010008 	.word	0x00010008
 80046fc:	00010002 	.word	0x00010002

08004700 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004700:	b580      	push	{r7, lr}
 8004702:	b088      	sub	sp, #32
 8004704:	af02      	add	r7, sp, #8
 8004706:	60f8      	str	r0, [r7, #12]
 8004708:	607a      	str	r2, [r7, #4]
 800470a:	603b      	str	r3, [r7, #0]
 800470c:	460b      	mov	r3, r1
 800470e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004714:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	681a      	ldr	r2, [r3, #0]
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004724:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8004726:	697b      	ldr	r3, [r7, #20]
 8004728:	2b08      	cmp	r3, #8
 800472a:	d006      	beq.n	800473a <I2C_MasterRequestRead+0x3a>
 800472c:	697b      	ldr	r3, [r7, #20]
 800472e:	2b01      	cmp	r3, #1
 8004730:	d003      	beq.n	800473a <I2C_MasterRequestRead+0x3a>
 8004732:	697b      	ldr	r3, [r7, #20]
 8004734:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004738:	d108      	bne.n	800474c <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	681a      	ldr	r2, [r3, #0]
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004748:	601a      	str	r2, [r3, #0]
 800474a:	e00b      	b.n	8004764 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004750:	2b11      	cmp	r3, #17
 8004752:	d107      	bne.n	8004764 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	681a      	ldr	r2, [r3, #0]
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004762:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004764:	683b      	ldr	r3, [r7, #0]
 8004766:	9300      	str	r3, [sp, #0]
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	2200      	movs	r2, #0
 800476c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004770:	68f8      	ldr	r0, [r7, #12]
 8004772:	f000 f93b 	bl	80049ec <I2C_WaitOnFlagUntilTimeout>
 8004776:	4603      	mov	r3, r0
 8004778:	2b00      	cmp	r3, #0
 800477a:	d00d      	beq.n	8004798 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004786:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800478a:	d103      	bne.n	8004794 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004792:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004794:	2303      	movs	r3, #3
 8004796:	e079      	b.n	800488c <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	691b      	ldr	r3, [r3, #16]
 800479c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80047a0:	d108      	bne.n	80047b4 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80047a2:	897b      	ldrh	r3, [r7, #10]
 80047a4:	b2db      	uxtb	r3, r3
 80047a6:	f043 0301 	orr.w	r3, r3, #1
 80047aa:	b2da      	uxtb	r2, r3
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	611a      	str	r2, [r3, #16]
 80047b2:	e05f      	b.n	8004874 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80047b4:	897b      	ldrh	r3, [r7, #10]
 80047b6:	11db      	asrs	r3, r3, #7
 80047b8:	b2db      	uxtb	r3, r3
 80047ba:	f003 0306 	and.w	r3, r3, #6
 80047be:	b2db      	uxtb	r3, r3
 80047c0:	f063 030f 	orn	r3, r3, #15
 80047c4:	b2da      	uxtb	r2, r3
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80047cc:	683b      	ldr	r3, [r7, #0]
 80047ce:	687a      	ldr	r2, [r7, #4]
 80047d0:	4930      	ldr	r1, [pc, #192]	@ (8004894 <I2C_MasterRequestRead+0x194>)
 80047d2:	68f8      	ldr	r0, [r7, #12]
 80047d4:	f000 f984 	bl	8004ae0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80047d8:	4603      	mov	r3, r0
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d001      	beq.n	80047e2 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 80047de:	2301      	movs	r3, #1
 80047e0:	e054      	b.n	800488c <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80047e2:	897b      	ldrh	r3, [r7, #10]
 80047e4:	b2da      	uxtb	r2, r3
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80047ec:	683b      	ldr	r3, [r7, #0]
 80047ee:	687a      	ldr	r2, [r7, #4]
 80047f0:	4929      	ldr	r1, [pc, #164]	@ (8004898 <I2C_MasterRequestRead+0x198>)
 80047f2:	68f8      	ldr	r0, [r7, #12]
 80047f4:	f000 f974 	bl	8004ae0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80047f8:	4603      	mov	r3, r0
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d001      	beq.n	8004802 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 80047fe:	2301      	movs	r3, #1
 8004800:	e044      	b.n	800488c <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004802:	2300      	movs	r3, #0
 8004804:	613b      	str	r3, [r7, #16]
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	695b      	ldr	r3, [r3, #20]
 800480c:	613b      	str	r3, [r7, #16]
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	699b      	ldr	r3, [r3, #24]
 8004814:	613b      	str	r3, [r7, #16]
 8004816:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	681a      	ldr	r2, [r3, #0]
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004826:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004828:	683b      	ldr	r3, [r7, #0]
 800482a:	9300      	str	r3, [sp, #0]
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	2200      	movs	r2, #0
 8004830:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004834:	68f8      	ldr	r0, [r7, #12]
 8004836:	f000 f8d9 	bl	80049ec <I2C_WaitOnFlagUntilTimeout>
 800483a:	4603      	mov	r3, r0
 800483c:	2b00      	cmp	r3, #0
 800483e:	d00d      	beq.n	800485c <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800484a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800484e:	d103      	bne.n	8004858 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004856:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 8004858:	2303      	movs	r3, #3
 800485a:	e017      	b.n	800488c <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 800485c:	897b      	ldrh	r3, [r7, #10]
 800485e:	11db      	asrs	r3, r3, #7
 8004860:	b2db      	uxtb	r3, r3
 8004862:	f003 0306 	and.w	r3, r3, #6
 8004866:	b2db      	uxtb	r3, r3
 8004868:	f063 030e 	orn	r3, r3, #14
 800486c:	b2da      	uxtb	r2, r3
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004874:	683b      	ldr	r3, [r7, #0]
 8004876:	687a      	ldr	r2, [r7, #4]
 8004878:	4907      	ldr	r1, [pc, #28]	@ (8004898 <I2C_MasterRequestRead+0x198>)
 800487a:	68f8      	ldr	r0, [r7, #12]
 800487c:	f000 f930 	bl	8004ae0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004880:	4603      	mov	r3, r0
 8004882:	2b00      	cmp	r3, #0
 8004884:	d001      	beq.n	800488a <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8004886:	2301      	movs	r3, #1
 8004888:	e000      	b.n	800488c <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 800488a:	2300      	movs	r3, #0
}
 800488c:	4618      	mov	r0, r3
 800488e:	3718      	adds	r7, #24
 8004890:	46bd      	mov	sp, r7
 8004892:	bd80      	pop	{r7, pc}
 8004894:	00010008 	.word	0x00010008
 8004898:	00010002 	.word	0x00010002

0800489c <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 800489c:	b580      	push	{r7, lr}
 800489e:	b086      	sub	sp, #24
 80048a0:	af00      	add	r7, sp, #0
 80048a2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80048a4:	2300      	movs	r3, #0
 80048a6:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048ac:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80048ae:	697b      	ldr	r3, [r7, #20]
 80048b0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80048b4:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80048b6:	4b4b      	ldr	r3, [pc, #300]	@ (80049e4 <I2C_DMAAbort+0x148>)
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	08db      	lsrs	r3, r3, #3
 80048bc:	4a4a      	ldr	r2, [pc, #296]	@ (80049e8 <I2C_DMAAbort+0x14c>)
 80048be:	fba2 2303 	umull	r2, r3, r2, r3
 80048c2:	0a1a      	lsrs	r2, r3, #8
 80048c4:	4613      	mov	r3, r2
 80048c6:	009b      	lsls	r3, r3, #2
 80048c8:	4413      	add	r3, r2
 80048ca:	00da      	lsls	r2, r3, #3
 80048cc:	1ad3      	subs	r3, r2, r3
 80048ce:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d106      	bne.n	80048e4 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80048d6:	697b      	ldr	r3, [r7, #20]
 80048d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048da:	f043 0220 	orr.w	r2, r3, #32
 80048de:	697b      	ldr	r3, [r7, #20]
 80048e0:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 80048e2:	e00a      	b.n	80048fa <I2C_DMAAbort+0x5e>
    }
    count--;
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	3b01      	subs	r3, #1
 80048e8:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 80048ea:	697b      	ldr	r3, [r7, #20]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80048f4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80048f8:	d0ea      	beq.n	80048d0 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 80048fa:	697b      	ldr	r3, [r7, #20]
 80048fc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d003      	beq.n	800490a <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8004902:	697b      	ldr	r3, [r7, #20]
 8004904:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004906:	2200      	movs	r2, #0
 8004908:	629a      	str	r2, [r3, #40]	@ 0x28
  }
  if (hi2c->hdmarx != NULL)
 800490a:	697b      	ldr	r3, [r7, #20]
 800490c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800490e:	2b00      	cmp	r3, #0
 8004910:	d003      	beq.n	800491a <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8004912:	697b      	ldr	r3, [r7, #20]
 8004914:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004916:	2200      	movs	r2, #0
 8004918:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800491a:	697b      	ldr	r3, [r7, #20]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	681a      	ldr	r2, [r3, #0]
 8004920:	697b      	ldr	r3, [r7, #20]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004928:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 800492a:	697b      	ldr	r3, [r7, #20]
 800492c:	2200      	movs	r2, #0
 800492e:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8004930:	697b      	ldr	r3, [r7, #20]
 8004932:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004934:	2b00      	cmp	r3, #0
 8004936:	d003      	beq.n	8004940 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8004938:	697b      	ldr	r3, [r7, #20]
 800493a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800493c:	2200      	movs	r2, #0
 800493e:	635a      	str	r2, [r3, #52]	@ 0x34
  }
  if (hi2c->hdmarx != NULL)
 8004940:	697b      	ldr	r3, [r7, #20]
 8004942:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004944:	2b00      	cmp	r3, #0
 8004946:	d003      	beq.n	8004950 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8004948:	697b      	ldr	r3, [r7, #20]
 800494a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800494c:	2200      	movs	r2, #0
 800494e:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8004950:	697b      	ldr	r3, [r7, #20]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	681a      	ldr	r2, [r3, #0]
 8004956:	697b      	ldr	r3, [r7, #20]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	f022 0201 	bic.w	r2, r2, #1
 800495e:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8004960:	697b      	ldr	r3, [r7, #20]
 8004962:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004966:	b2db      	uxtb	r3, r3
 8004968:	2b60      	cmp	r3, #96	@ 0x60
 800496a:	d10e      	bne.n	800498a <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 800496c:	697b      	ldr	r3, [r7, #20]
 800496e:	2220      	movs	r2, #32
 8004970:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004974:	697b      	ldr	r3, [r7, #20]
 8004976:	2200      	movs	r2, #0
 8004978:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 800497c:	697b      	ldr	r3, [r7, #20]
 800497e:	2200      	movs	r2, #0
 8004980:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8004982:	6978      	ldr	r0, [r7, #20]
 8004984:	f7fe fca9 	bl	80032da <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004988:	e027      	b.n	80049da <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800498a:	7cfb      	ldrb	r3, [r7, #19]
 800498c:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8004990:	2b28      	cmp	r3, #40	@ 0x28
 8004992:	d117      	bne.n	80049c4 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8004994:	697b      	ldr	r3, [r7, #20]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	681a      	ldr	r2, [r3, #0]
 800499a:	697b      	ldr	r3, [r7, #20]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	f042 0201 	orr.w	r2, r2, #1
 80049a2:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80049a4:	697b      	ldr	r3, [r7, #20]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	681a      	ldr	r2, [r3, #0]
 80049aa:	697b      	ldr	r3, [r7, #20]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80049b2:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 80049b4:	697b      	ldr	r3, [r7, #20]
 80049b6:	2200      	movs	r2, #0
 80049b8:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80049ba:	697b      	ldr	r3, [r7, #20]
 80049bc:	2228      	movs	r2, #40	@ 0x28
 80049be:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 80049c2:	e007      	b.n	80049d4 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 80049c4:	697b      	ldr	r3, [r7, #20]
 80049c6:	2220      	movs	r2, #32
 80049c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80049cc:	697b      	ldr	r3, [r7, #20]
 80049ce:	2200      	movs	r2, #0
 80049d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 80049d4:	6978      	ldr	r0, [r7, #20]
 80049d6:	f7fe fc77 	bl	80032c8 <HAL_I2C_ErrorCallback>
}
 80049da:	bf00      	nop
 80049dc:	3718      	adds	r7, #24
 80049de:	46bd      	mov	sp, r7
 80049e0:	bd80      	pop	{r7, pc}
 80049e2:	bf00      	nop
 80049e4:	20000000 	.word	0x20000000
 80049e8:	14f8b589 	.word	0x14f8b589

080049ec <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80049ec:	b580      	push	{r7, lr}
 80049ee:	b084      	sub	sp, #16
 80049f0:	af00      	add	r7, sp, #0
 80049f2:	60f8      	str	r0, [r7, #12]
 80049f4:	60b9      	str	r1, [r7, #8]
 80049f6:	603b      	str	r3, [r7, #0]
 80049f8:	4613      	mov	r3, r2
 80049fa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80049fc:	e048      	b.n	8004a90 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80049fe:	683b      	ldr	r3, [r7, #0]
 8004a00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a04:	d044      	beq.n	8004a90 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004a06:	f7fd f8c9 	bl	8001b9c <HAL_GetTick>
 8004a0a:	4602      	mov	r2, r0
 8004a0c:	69bb      	ldr	r3, [r7, #24]
 8004a0e:	1ad3      	subs	r3, r2, r3
 8004a10:	683a      	ldr	r2, [r7, #0]
 8004a12:	429a      	cmp	r2, r3
 8004a14:	d302      	bcc.n	8004a1c <I2C_WaitOnFlagUntilTimeout+0x30>
 8004a16:	683b      	ldr	r3, [r7, #0]
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d139      	bne.n	8004a90 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004a1c:	68bb      	ldr	r3, [r7, #8]
 8004a1e:	0c1b      	lsrs	r3, r3, #16
 8004a20:	b2db      	uxtb	r3, r3
 8004a22:	2b01      	cmp	r3, #1
 8004a24:	d10d      	bne.n	8004a42 <I2C_WaitOnFlagUntilTimeout+0x56>
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	695b      	ldr	r3, [r3, #20]
 8004a2c:	43da      	mvns	r2, r3
 8004a2e:	68bb      	ldr	r3, [r7, #8]
 8004a30:	4013      	ands	r3, r2
 8004a32:	b29b      	uxth	r3, r3
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	bf0c      	ite	eq
 8004a38:	2301      	moveq	r3, #1
 8004a3a:	2300      	movne	r3, #0
 8004a3c:	b2db      	uxtb	r3, r3
 8004a3e:	461a      	mov	r2, r3
 8004a40:	e00c      	b.n	8004a5c <I2C_WaitOnFlagUntilTimeout+0x70>
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	699b      	ldr	r3, [r3, #24]
 8004a48:	43da      	mvns	r2, r3
 8004a4a:	68bb      	ldr	r3, [r7, #8]
 8004a4c:	4013      	ands	r3, r2
 8004a4e:	b29b      	uxth	r3, r3
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	bf0c      	ite	eq
 8004a54:	2301      	moveq	r3, #1
 8004a56:	2300      	movne	r3, #0
 8004a58:	b2db      	uxtb	r3, r3
 8004a5a:	461a      	mov	r2, r3
 8004a5c:	79fb      	ldrb	r3, [r7, #7]
 8004a5e:	429a      	cmp	r2, r3
 8004a60:	d116      	bne.n	8004a90 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	2200      	movs	r2, #0
 8004a66:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	2220      	movs	r2, #32
 8004a6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	2200      	movs	r2, #0
 8004a74:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a7c:	f043 0220 	orr.w	r2, r3, #32
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	2200      	movs	r2, #0
 8004a88:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004a8c:	2301      	movs	r3, #1
 8004a8e:	e023      	b.n	8004ad8 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004a90:	68bb      	ldr	r3, [r7, #8]
 8004a92:	0c1b      	lsrs	r3, r3, #16
 8004a94:	b2db      	uxtb	r3, r3
 8004a96:	2b01      	cmp	r3, #1
 8004a98:	d10d      	bne.n	8004ab6 <I2C_WaitOnFlagUntilTimeout+0xca>
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	695b      	ldr	r3, [r3, #20]
 8004aa0:	43da      	mvns	r2, r3
 8004aa2:	68bb      	ldr	r3, [r7, #8]
 8004aa4:	4013      	ands	r3, r2
 8004aa6:	b29b      	uxth	r3, r3
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	bf0c      	ite	eq
 8004aac:	2301      	moveq	r3, #1
 8004aae:	2300      	movne	r3, #0
 8004ab0:	b2db      	uxtb	r3, r3
 8004ab2:	461a      	mov	r2, r3
 8004ab4:	e00c      	b.n	8004ad0 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	699b      	ldr	r3, [r3, #24]
 8004abc:	43da      	mvns	r2, r3
 8004abe:	68bb      	ldr	r3, [r7, #8]
 8004ac0:	4013      	ands	r3, r2
 8004ac2:	b29b      	uxth	r3, r3
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	bf0c      	ite	eq
 8004ac8:	2301      	moveq	r3, #1
 8004aca:	2300      	movne	r3, #0
 8004acc:	b2db      	uxtb	r3, r3
 8004ace:	461a      	mov	r2, r3
 8004ad0:	79fb      	ldrb	r3, [r7, #7]
 8004ad2:	429a      	cmp	r2, r3
 8004ad4:	d093      	beq.n	80049fe <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004ad6:	2300      	movs	r3, #0
}
 8004ad8:	4618      	mov	r0, r3
 8004ada:	3710      	adds	r7, #16
 8004adc:	46bd      	mov	sp, r7
 8004ade:	bd80      	pop	{r7, pc}

08004ae0 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004ae0:	b580      	push	{r7, lr}
 8004ae2:	b084      	sub	sp, #16
 8004ae4:	af00      	add	r7, sp, #0
 8004ae6:	60f8      	str	r0, [r7, #12]
 8004ae8:	60b9      	str	r1, [r7, #8]
 8004aea:	607a      	str	r2, [r7, #4]
 8004aec:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004aee:	e071      	b.n	8004bd4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	695b      	ldr	r3, [r3, #20]
 8004af6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004afa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004afe:	d123      	bne.n	8004b48 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	681a      	ldr	r2, [r3, #0]
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004b0e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004b18:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	2200      	movs	r2, #0
 8004b1e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	2220      	movs	r2, #32
 8004b24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	2200      	movs	r2, #0
 8004b2c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b34:	f043 0204 	orr.w	r2, r3, #4
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	2200      	movs	r2, #0
 8004b40:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004b44:	2301      	movs	r3, #1
 8004b46:	e067      	b.n	8004c18 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b4e:	d041      	beq.n	8004bd4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004b50:	f7fd f824 	bl	8001b9c <HAL_GetTick>
 8004b54:	4602      	mov	r2, r0
 8004b56:	683b      	ldr	r3, [r7, #0]
 8004b58:	1ad3      	subs	r3, r2, r3
 8004b5a:	687a      	ldr	r2, [r7, #4]
 8004b5c:	429a      	cmp	r2, r3
 8004b5e:	d302      	bcc.n	8004b66 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d136      	bne.n	8004bd4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8004b66:	68bb      	ldr	r3, [r7, #8]
 8004b68:	0c1b      	lsrs	r3, r3, #16
 8004b6a:	b2db      	uxtb	r3, r3
 8004b6c:	2b01      	cmp	r3, #1
 8004b6e:	d10c      	bne.n	8004b8a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	695b      	ldr	r3, [r3, #20]
 8004b76:	43da      	mvns	r2, r3
 8004b78:	68bb      	ldr	r3, [r7, #8]
 8004b7a:	4013      	ands	r3, r2
 8004b7c:	b29b      	uxth	r3, r3
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	bf14      	ite	ne
 8004b82:	2301      	movne	r3, #1
 8004b84:	2300      	moveq	r3, #0
 8004b86:	b2db      	uxtb	r3, r3
 8004b88:	e00b      	b.n	8004ba2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	699b      	ldr	r3, [r3, #24]
 8004b90:	43da      	mvns	r2, r3
 8004b92:	68bb      	ldr	r3, [r7, #8]
 8004b94:	4013      	ands	r3, r2
 8004b96:	b29b      	uxth	r3, r3
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	bf14      	ite	ne
 8004b9c:	2301      	movne	r3, #1
 8004b9e:	2300      	moveq	r3, #0
 8004ba0:	b2db      	uxtb	r3, r3
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d016      	beq.n	8004bd4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	2200      	movs	r2, #0
 8004baa:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	2220      	movs	r2, #32
 8004bb0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	2200      	movs	r2, #0
 8004bb8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bc0:	f043 0220 	orr.w	r2, r3, #32
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	2200      	movs	r2, #0
 8004bcc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004bd0:	2301      	movs	r3, #1
 8004bd2:	e021      	b.n	8004c18 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004bd4:	68bb      	ldr	r3, [r7, #8]
 8004bd6:	0c1b      	lsrs	r3, r3, #16
 8004bd8:	b2db      	uxtb	r3, r3
 8004bda:	2b01      	cmp	r3, #1
 8004bdc:	d10c      	bne.n	8004bf8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	695b      	ldr	r3, [r3, #20]
 8004be4:	43da      	mvns	r2, r3
 8004be6:	68bb      	ldr	r3, [r7, #8]
 8004be8:	4013      	ands	r3, r2
 8004bea:	b29b      	uxth	r3, r3
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	bf14      	ite	ne
 8004bf0:	2301      	movne	r3, #1
 8004bf2:	2300      	moveq	r3, #0
 8004bf4:	b2db      	uxtb	r3, r3
 8004bf6:	e00b      	b.n	8004c10 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	699b      	ldr	r3, [r3, #24]
 8004bfe:	43da      	mvns	r2, r3
 8004c00:	68bb      	ldr	r3, [r7, #8]
 8004c02:	4013      	ands	r3, r2
 8004c04:	b29b      	uxth	r3, r3
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	bf14      	ite	ne
 8004c0a:	2301      	movne	r3, #1
 8004c0c:	2300      	moveq	r3, #0
 8004c0e:	b2db      	uxtb	r3, r3
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	f47f af6d 	bne.w	8004af0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8004c16:	2300      	movs	r3, #0
}
 8004c18:	4618      	mov	r0, r3
 8004c1a:	3710      	adds	r7, #16
 8004c1c:	46bd      	mov	sp, r7
 8004c1e:	bd80      	pop	{r7, pc}

08004c20 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004c20:	b580      	push	{r7, lr}
 8004c22:	b084      	sub	sp, #16
 8004c24:	af00      	add	r7, sp, #0
 8004c26:	60f8      	str	r0, [r7, #12]
 8004c28:	60b9      	str	r1, [r7, #8]
 8004c2a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004c2c:	e034      	b.n	8004c98 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004c2e:	68f8      	ldr	r0, [r7, #12]
 8004c30:	f000 f915 	bl	8004e5e <I2C_IsAcknowledgeFailed>
 8004c34:	4603      	mov	r3, r0
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d001      	beq.n	8004c3e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004c3a:	2301      	movs	r3, #1
 8004c3c:	e034      	b.n	8004ca8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004c3e:	68bb      	ldr	r3, [r7, #8]
 8004c40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c44:	d028      	beq.n	8004c98 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004c46:	f7fc ffa9 	bl	8001b9c <HAL_GetTick>
 8004c4a:	4602      	mov	r2, r0
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	1ad3      	subs	r3, r2, r3
 8004c50:	68ba      	ldr	r2, [r7, #8]
 8004c52:	429a      	cmp	r2, r3
 8004c54:	d302      	bcc.n	8004c5c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004c56:	68bb      	ldr	r3, [r7, #8]
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d11d      	bne.n	8004c98 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	695b      	ldr	r3, [r3, #20]
 8004c62:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004c66:	2b80      	cmp	r3, #128	@ 0x80
 8004c68:	d016      	beq.n	8004c98 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	2200      	movs	r2, #0
 8004c6e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	2220      	movs	r2, #32
 8004c74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	2200      	movs	r2, #0
 8004c7c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c84:	f043 0220 	orr.w	r2, r3, #32
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	2200      	movs	r2, #0
 8004c90:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004c94:	2301      	movs	r3, #1
 8004c96:	e007      	b.n	8004ca8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	695b      	ldr	r3, [r3, #20]
 8004c9e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004ca2:	2b80      	cmp	r3, #128	@ 0x80
 8004ca4:	d1c3      	bne.n	8004c2e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004ca6:	2300      	movs	r3, #0
}
 8004ca8:	4618      	mov	r0, r3
 8004caa:	3710      	adds	r7, #16
 8004cac:	46bd      	mov	sp, r7
 8004cae:	bd80      	pop	{r7, pc}

08004cb0 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004cb0:	b580      	push	{r7, lr}
 8004cb2:	b084      	sub	sp, #16
 8004cb4:	af00      	add	r7, sp, #0
 8004cb6:	60f8      	str	r0, [r7, #12]
 8004cb8:	60b9      	str	r1, [r7, #8]
 8004cba:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004cbc:	e034      	b.n	8004d28 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004cbe:	68f8      	ldr	r0, [r7, #12]
 8004cc0:	f000 f8cd 	bl	8004e5e <I2C_IsAcknowledgeFailed>
 8004cc4:	4603      	mov	r3, r0
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d001      	beq.n	8004cce <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004cca:	2301      	movs	r3, #1
 8004ccc:	e034      	b.n	8004d38 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004cce:	68bb      	ldr	r3, [r7, #8]
 8004cd0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004cd4:	d028      	beq.n	8004d28 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004cd6:	f7fc ff61 	bl	8001b9c <HAL_GetTick>
 8004cda:	4602      	mov	r2, r0
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	1ad3      	subs	r3, r2, r3
 8004ce0:	68ba      	ldr	r2, [r7, #8]
 8004ce2:	429a      	cmp	r2, r3
 8004ce4:	d302      	bcc.n	8004cec <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004ce6:	68bb      	ldr	r3, [r7, #8]
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d11d      	bne.n	8004d28 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	695b      	ldr	r3, [r3, #20]
 8004cf2:	f003 0304 	and.w	r3, r3, #4
 8004cf6:	2b04      	cmp	r3, #4
 8004cf8:	d016      	beq.n	8004d28 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	2200      	movs	r2, #0
 8004cfe:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	2220      	movs	r2, #32
 8004d04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	2200      	movs	r2, #0
 8004d0c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d14:	f043 0220 	orr.w	r2, r3, #32
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	2200      	movs	r2, #0
 8004d20:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004d24:	2301      	movs	r3, #1
 8004d26:	e007      	b.n	8004d38 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	695b      	ldr	r3, [r3, #20]
 8004d2e:	f003 0304 	and.w	r3, r3, #4
 8004d32:	2b04      	cmp	r3, #4
 8004d34:	d1c3      	bne.n	8004cbe <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004d36:	2300      	movs	r3, #0
}
 8004d38:	4618      	mov	r0, r3
 8004d3a:	3710      	adds	r7, #16
 8004d3c:	46bd      	mov	sp, r7
 8004d3e:	bd80      	pop	{r7, pc}

08004d40 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8004d40:	b480      	push	{r7}
 8004d42:	b085      	sub	sp, #20
 8004d44:	af00      	add	r7, sp, #0
 8004d46:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004d48:	2300      	movs	r3, #0
 8004d4a:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8004d4c:	4b13      	ldr	r3, [pc, #76]	@ (8004d9c <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	08db      	lsrs	r3, r3, #3
 8004d52:	4a13      	ldr	r2, [pc, #76]	@ (8004da0 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8004d54:	fba2 2303 	umull	r2, r3, r2, r3
 8004d58:	0a1a      	lsrs	r2, r3, #8
 8004d5a:	4613      	mov	r3, r2
 8004d5c:	009b      	lsls	r3, r3, #2
 8004d5e:	4413      	add	r3, r2
 8004d60:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	3b01      	subs	r3, #1
 8004d66:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d107      	bne.n	8004d7e <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d72:	f043 0220 	orr.w	r2, r3, #32
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	641a      	str	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 8004d7a:	2301      	movs	r3, #1
 8004d7c:	e008      	b.n	8004d90 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004d88:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004d8c:	d0e9      	beq.n	8004d62 <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8004d8e:	2300      	movs	r3, #0
}
 8004d90:	4618      	mov	r0, r3
 8004d92:	3714      	adds	r7, #20
 8004d94:	46bd      	mov	sp, r7
 8004d96:	bc80      	pop	{r7}
 8004d98:	4770      	bx	lr
 8004d9a:	bf00      	nop
 8004d9c:	20000000 	.word	0x20000000
 8004da0:	14f8b589 	.word	0x14f8b589

08004da4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004da4:	b580      	push	{r7, lr}
 8004da6:	b084      	sub	sp, #16
 8004da8:	af00      	add	r7, sp, #0
 8004daa:	60f8      	str	r0, [r7, #12]
 8004dac:	60b9      	str	r1, [r7, #8]
 8004dae:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004db0:	e049      	b.n	8004e46 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	695b      	ldr	r3, [r3, #20]
 8004db8:	f003 0310 	and.w	r3, r3, #16
 8004dbc:	2b10      	cmp	r3, #16
 8004dbe:	d119      	bne.n	8004df4 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	f06f 0210 	mvn.w	r2, #16
 8004dc8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	2200      	movs	r2, #0
 8004dce:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	2220      	movs	r2, #32
 8004dd4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	2200      	movs	r2, #0
 8004ddc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	2200      	movs	r2, #0
 8004dec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004df0:	2301      	movs	r3, #1
 8004df2:	e030      	b.n	8004e56 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004df4:	f7fc fed2 	bl	8001b9c <HAL_GetTick>
 8004df8:	4602      	mov	r2, r0
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	1ad3      	subs	r3, r2, r3
 8004dfe:	68ba      	ldr	r2, [r7, #8]
 8004e00:	429a      	cmp	r2, r3
 8004e02:	d302      	bcc.n	8004e0a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8004e04:	68bb      	ldr	r3, [r7, #8]
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d11d      	bne.n	8004e46 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	695b      	ldr	r3, [r3, #20]
 8004e10:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e14:	2b40      	cmp	r3, #64	@ 0x40
 8004e16:	d016      	beq.n	8004e46 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	2200      	movs	r2, #0
 8004e1c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	2220      	movs	r2, #32
 8004e22:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	2200      	movs	r2, #0
 8004e2a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e32:	f043 0220 	orr.w	r2, r3, #32
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	2200      	movs	r2, #0
 8004e3e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8004e42:	2301      	movs	r3, #1
 8004e44:	e007      	b.n	8004e56 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	695b      	ldr	r3, [r3, #20]
 8004e4c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e50:	2b40      	cmp	r3, #64	@ 0x40
 8004e52:	d1ae      	bne.n	8004db2 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004e54:	2300      	movs	r3, #0
}
 8004e56:	4618      	mov	r0, r3
 8004e58:	3710      	adds	r7, #16
 8004e5a:	46bd      	mov	sp, r7
 8004e5c:	bd80      	pop	{r7, pc}

08004e5e <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004e5e:	b480      	push	{r7}
 8004e60:	b083      	sub	sp, #12
 8004e62:	af00      	add	r7, sp, #0
 8004e64:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	695b      	ldr	r3, [r3, #20]
 8004e6c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004e70:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004e74:	d11b      	bne.n	8004eae <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004e7e:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	2200      	movs	r2, #0
 8004e84:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	2220      	movs	r2, #32
 8004e8a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	2200      	movs	r2, #0
 8004e92:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e9a:	f043 0204 	orr.w	r2, r3, #4
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	2200      	movs	r2, #0
 8004ea6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8004eaa:	2301      	movs	r3, #1
 8004eac:	e000      	b.n	8004eb0 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004eae:	2300      	movs	r3, #0
}
 8004eb0:	4618      	mov	r0, r3
 8004eb2:	370c      	adds	r7, #12
 8004eb4:	46bd      	mov	sp, r7
 8004eb6:	bc80      	pop	{r7}
 8004eb8:	4770      	bx	lr

08004eba <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8004eba:	b480      	push	{r7}
 8004ebc:	b083      	sub	sp, #12
 8004ebe:	af00      	add	r7, sp, #0
 8004ec0:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ec6:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8004eca:	d103      	bne.n	8004ed4 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	2201      	movs	r2, #1
 8004ed0:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8004ed2:	e007      	b.n	8004ee4 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ed8:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8004edc:	d102      	bne.n	8004ee4 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	2208      	movs	r2, #8
 8004ee2:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8004ee4:	bf00      	nop
 8004ee6:	370c      	adds	r7, #12
 8004ee8:	46bd      	mov	sp, r7
 8004eea:	bc80      	pop	{r7}
 8004eec:	4770      	bx	lr
	...

08004ef0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004ef0:	b580      	push	{r7, lr}
 8004ef2:	b086      	sub	sp, #24
 8004ef4:	af00      	add	r7, sp, #0
 8004ef6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d101      	bne.n	8004f02 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004efe:	2301      	movs	r3, #1
 8004f00:	e272      	b.n	80053e8 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	f003 0301 	and.w	r3, r3, #1
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	f000 8087 	beq.w	800501e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004f10:	4b92      	ldr	r3, [pc, #584]	@ (800515c <HAL_RCC_OscConfig+0x26c>)
 8004f12:	685b      	ldr	r3, [r3, #4]
 8004f14:	f003 030c 	and.w	r3, r3, #12
 8004f18:	2b04      	cmp	r3, #4
 8004f1a:	d00c      	beq.n	8004f36 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004f1c:	4b8f      	ldr	r3, [pc, #572]	@ (800515c <HAL_RCC_OscConfig+0x26c>)
 8004f1e:	685b      	ldr	r3, [r3, #4]
 8004f20:	f003 030c 	and.w	r3, r3, #12
 8004f24:	2b08      	cmp	r3, #8
 8004f26:	d112      	bne.n	8004f4e <HAL_RCC_OscConfig+0x5e>
 8004f28:	4b8c      	ldr	r3, [pc, #560]	@ (800515c <HAL_RCC_OscConfig+0x26c>)
 8004f2a:	685b      	ldr	r3, [r3, #4]
 8004f2c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004f30:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004f34:	d10b      	bne.n	8004f4e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004f36:	4b89      	ldr	r3, [pc, #548]	@ (800515c <HAL_RCC_OscConfig+0x26c>)
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d06c      	beq.n	800501c <HAL_RCC_OscConfig+0x12c>
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	685b      	ldr	r3, [r3, #4]
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d168      	bne.n	800501c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8004f4a:	2301      	movs	r3, #1
 8004f4c:	e24c      	b.n	80053e8 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	685b      	ldr	r3, [r3, #4]
 8004f52:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004f56:	d106      	bne.n	8004f66 <HAL_RCC_OscConfig+0x76>
 8004f58:	4b80      	ldr	r3, [pc, #512]	@ (800515c <HAL_RCC_OscConfig+0x26c>)
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	4a7f      	ldr	r2, [pc, #508]	@ (800515c <HAL_RCC_OscConfig+0x26c>)
 8004f5e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004f62:	6013      	str	r3, [r2, #0]
 8004f64:	e02e      	b.n	8004fc4 <HAL_RCC_OscConfig+0xd4>
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	685b      	ldr	r3, [r3, #4]
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d10c      	bne.n	8004f88 <HAL_RCC_OscConfig+0x98>
 8004f6e:	4b7b      	ldr	r3, [pc, #492]	@ (800515c <HAL_RCC_OscConfig+0x26c>)
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	4a7a      	ldr	r2, [pc, #488]	@ (800515c <HAL_RCC_OscConfig+0x26c>)
 8004f74:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004f78:	6013      	str	r3, [r2, #0]
 8004f7a:	4b78      	ldr	r3, [pc, #480]	@ (800515c <HAL_RCC_OscConfig+0x26c>)
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	4a77      	ldr	r2, [pc, #476]	@ (800515c <HAL_RCC_OscConfig+0x26c>)
 8004f80:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004f84:	6013      	str	r3, [r2, #0]
 8004f86:	e01d      	b.n	8004fc4 <HAL_RCC_OscConfig+0xd4>
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	685b      	ldr	r3, [r3, #4]
 8004f8c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004f90:	d10c      	bne.n	8004fac <HAL_RCC_OscConfig+0xbc>
 8004f92:	4b72      	ldr	r3, [pc, #456]	@ (800515c <HAL_RCC_OscConfig+0x26c>)
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	4a71      	ldr	r2, [pc, #452]	@ (800515c <HAL_RCC_OscConfig+0x26c>)
 8004f98:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004f9c:	6013      	str	r3, [r2, #0]
 8004f9e:	4b6f      	ldr	r3, [pc, #444]	@ (800515c <HAL_RCC_OscConfig+0x26c>)
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	4a6e      	ldr	r2, [pc, #440]	@ (800515c <HAL_RCC_OscConfig+0x26c>)
 8004fa4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004fa8:	6013      	str	r3, [r2, #0]
 8004faa:	e00b      	b.n	8004fc4 <HAL_RCC_OscConfig+0xd4>
 8004fac:	4b6b      	ldr	r3, [pc, #428]	@ (800515c <HAL_RCC_OscConfig+0x26c>)
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	4a6a      	ldr	r2, [pc, #424]	@ (800515c <HAL_RCC_OscConfig+0x26c>)
 8004fb2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004fb6:	6013      	str	r3, [r2, #0]
 8004fb8:	4b68      	ldr	r3, [pc, #416]	@ (800515c <HAL_RCC_OscConfig+0x26c>)
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	4a67      	ldr	r2, [pc, #412]	@ (800515c <HAL_RCC_OscConfig+0x26c>)
 8004fbe:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004fc2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	685b      	ldr	r3, [r3, #4]
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	d013      	beq.n	8004ff4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004fcc:	f7fc fde6 	bl	8001b9c <HAL_GetTick>
 8004fd0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004fd2:	e008      	b.n	8004fe6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004fd4:	f7fc fde2 	bl	8001b9c <HAL_GetTick>
 8004fd8:	4602      	mov	r2, r0
 8004fda:	693b      	ldr	r3, [r7, #16]
 8004fdc:	1ad3      	subs	r3, r2, r3
 8004fde:	2b64      	cmp	r3, #100	@ 0x64
 8004fe0:	d901      	bls.n	8004fe6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8004fe2:	2303      	movs	r3, #3
 8004fe4:	e200      	b.n	80053e8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004fe6:	4b5d      	ldr	r3, [pc, #372]	@ (800515c <HAL_RCC_OscConfig+0x26c>)
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d0f0      	beq.n	8004fd4 <HAL_RCC_OscConfig+0xe4>
 8004ff2:	e014      	b.n	800501e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ff4:	f7fc fdd2 	bl	8001b9c <HAL_GetTick>
 8004ff8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004ffa:	e008      	b.n	800500e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004ffc:	f7fc fdce 	bl	8001b9c <HAL_GetTick>
 8005000:	4602      	mov	r2, r0
 8005002:	693b      	ldr	r3, [r7, #16]
 8005004:	1ad3      	subs	r3, r2, r3
 8005006:	2b64      	cmp	r3, #100	@ 0x64
 8005008:	d901      	bls.n	800500e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800500a:	2303      	movs	r3, #3
 800500c:	e1ec      	b.n	80053e8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800500e:	4b53      	ldr	r3, [pc, #332]	@ (800515c <HAL_RCC_OscConfig+0x26c>)
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005016:	2b00      	cmp	r3, #0
 8005018:	d1f0      	bne.n	8004ffc <HAL_RCC_OscConfig+0x10c>
 800501a:	e000      	b.n	800501e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800501c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	f003 0302 	and.w	r3, r3, #2
 8005026:	2b00      	cmp	r3, #0
 8005028:	d063      	beq.n	80050f2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800502a:	4b4c      	ldr	r3, [pc, #304]	@ (800515c <HAL_RCC_OscConfig+0x26c>)
 800502c:	685b      	ldr	r3, [r3, #4]
 800502e:	f003 030c 	and.w	r3, r3, #12
 8005032:	2b00      	cmp	r3, #0
 8005034:	d00b      	beq.n	800504e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8005036:	4b49      	ldr	r3, [pc, #292]	@ (800515c <HAL_RCC_OscConfig+0x26c>)
 8005038:	685b      	ldr	r3, [r3, #4]
 800503a:	f003 030c 	and.w	r3, r3, #12
 800503e:	2b08      	cmp	r3, #8
 8005040:	d11c      	bne.n	800507c <HAL_RCC_OscConfig+0x18c>
 8005042:	4b46      	ldr	r3, [pc, #280]	@ (800515c <HAL_RCC_OscConfig+0x26c>)
 8005044:	685b      	ldr	r3, [r3, #4]
 8005046:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800504a:	2b00      	cmp	r3, #0
 800504c:	d116      	bne.n	800507c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800504e:	4b43      	ldr	r3, [pc, #268]	@ (800515c <HAL_RCC_OscConfig+0x26c>)
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	f003 0302 	and.w	r3, r3, #2
 8005056:	2b00      	cmp	r3, #0
 8005058:	d005      	beq.n	8005066 <HAL_RCC_OscConfig+0x176>
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	691b      	ldr	r3, [r3, #16]
 800505e:	2b01      	cmp	r3, #1
 8005060:	d001      	beq.n	8005066 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8005062:	2301      	movs	r3, #1
 8005064:	e1c0      	b.n	80053e8 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005066:	4b3d      	ldr	r3, [pc, #244]	@ (800515c <HAL_RCC_OscConfig+0x26c>)
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	695b      	ldr	r3, [r3, #20]
 8005072:	00db      	lsls	r3, r3, #3
 8005074:	4939      	ldr	r1, [pc, #228]	@ (800515c <HAL_RCC_OscConfig+0x26c>)
 8005076:	4313      	orrs	r3, r2
 8005078:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800507a:	e03a      	b.n	80050f2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	691b      	ldr	r3, [r3, #16]
 8005080:	2b00      	cmp	r3, #0
 8005082:	d020      	beq.n	80050c6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005084:	4b36      	ldr	r3, [pc, #216]	@ (8005160 <HAL_RCC_OscConfig+0x270>)
 8005086:	2201      	movs	r2, #1
 8005088:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800508a:	f7fc fd87 	bl	8001b9c <HAL_GetTick>
 800508e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005090:	e008      	b.n	80050a4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005092:	f7fc fd83 	bl	8001b9c <HAL_GetTick>
 8005096:	4602      	mov	r2, r0
 8005098:	693b      	ldr	r3, [r7, #16]
 800509a:	1ad3      	subs	r3, r2, r3
 800509c:	2b02      	cmp	r3, #2
 800509e:	d901      	bls.n	80050a4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80050a0:	2303      	movs	r3, #3
 80050a2:	e1a1      	b.n	80053e8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80050a4:	4b2d      	ldr	r3, [pc, #180]	@ (800515c <HAL_RCC_OscConfig+0x26c>)
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	f003 0302 	and.w	r3, r3, #2
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d0f0      	beq.n	8005092 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80050b0:	4b2a      	ldr	r3, [pc, #168]	@ (800515c <HAL_RCC_OscConfig+0x26c>)
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	695b      	ldr	r3, [r3, #20]
 80050bc:	00db      	lsls	r3, r3, #3
 80050be:	4927      	ldr	r1, [pc, #156]	@ (800515c <HAL_RCC_OscConfig+0x26c>)
 80050c0:	4313      	orrs	r3, r2
 80050c2:	600b      	str	r3, [r1, #0]
 80050c4:	e015      	b.n	80050f2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80050c6:	4b26      	ldr	r3, [pc, #152]	@ (8005160 <HAL_RCC_OscConfig+0x270>)
 80050c8:	2200      	movs	r2, #0
 80050ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80050cc:	f7fc fd66 	bl	8001b9c <HAL_GetTick>
 80050d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80050d2:	e008      	b.n	80050e6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80050d4:	f7fc fd62 	bl	8001b9c <HAL_GetTick>
 80050d8:	4602      	mov	r2, r0
 80050da:	693b      	ldr	r3, [r7, #16]
 80050dc:	1ad3      	subs	r3, r2, r3
 80050de:	2b02      	cmp	r3, #2
 80050e0:	d901      	bls.n	80050e6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80050e2:	2303      	movs	r3, #3
 80050e4:	e180      	b.n	80053e8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80050e6:	4b1d      	ldr	r3, [pc, #116]	@ (800515c <HAL_RCC_OscConfig+0x26c>)
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	f003 0302 	and.w	r3, r3, #2
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d1f0      	bne.n	80050d4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	f003 0308 	and.w	r3, r3, #8
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d03a      	beq.n	8005174 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	699b      	ldr	r3, [r3, #24]
 8005102:	2b00      	cmp	r3, #0
 8005104:	d019      	beq.n	800513a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005106:	4b17      	ldr	r3, [pc, #92]	@ (8005164 <HAL_RCC_OscConfig+0x274>)
 8005108:	2201      	movs	r2, #1
 800510a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800510c:	f7fc fd46 	bl	8001b9c <HAL_GetTick>
 8005110:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005112:	e008      	b.n	8005126 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005114:	f7fc fd42 	bl	8001b9c <HAL_GetTick>
 8005118:	4602      	mov	r2, r0
 800511a:	693b      	ldr	r3, [r7, #16]
 800511c:	1ad3      	subs	r3, r2, r3
 800511e:	2b02      	cmp	r3, #2
 8005120:	d901      	bls.n	8005126 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8005122:	2303      	movs	r3, #3
 8005124:	e160      	b.n	80053e8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005126:	4b0d      	ldr	r3, [pc, #52]	@ (800515c <HAL_RCC_OscConfig+0x26c>)
 8005128:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800512a:	f003 0302 	and.w	r3, r3, #2
 800512e:	2b00      	cmp	r3, #0
 8005130:	d0f0      	beq.n	8005114 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8005132:	2001      	movs	r0, #1
 8005134:	f000 faba 	bl	80056ac <RCC_Delay>
 8005138:	e01c      	b.n	8005174 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800513a:	4b0a      	ldr	r3, [pc, #40]	@ (8005164 <HAL_RCC_OscConfig+0x274>)
 800513c:	2200      	movs	r2, #0
 800513e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005140:	f7fc fd2c 	bl	8001b9c <HAL_GetTick>
 8005144:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005146:	e00f      	b.n	8005168 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005148:	f7fc fd28 	bl	8001b9c <HAL_GetTick>
 800514c:	4602      	mov	r2, r0
 800514e:	693b      	ldr	r3, [r7, #16]
 8005150:	1ad3      	subs	r3, r2, r3
 8005152:	2b02      	cmp	r3, #2
 8005154:	d908      	bls.n	8005168 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8005156:	2303      	movs	r3, #3
 8005158:	e146      	b.n	80053e8 <HAL_RCC_OscConfig+0x4f8>
 800515a:	bf00      	nop
 800515c:	40021000 	.word	0x40021000
 8005160:	42420000 	.word	0x42420000
 8005164:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005168:	4b92      	ldr	r3, [pc, #584]	@ (80053b4 <HAL_RCC_OscConfig+0x4c4>)
 800516a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800516c:	f003 0302 	and.w	r3, r3, #2
 8005170:	2b00      	cmp	r3, #0
 8005172:	d1e9      	bne.n	8005148 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	f003 0304 	and.w	r3, r3, #4
 800517c:	2b00      	cmp	r3, #0
 800517e:	f000 80a6 	beq.w	80052ce <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005182:	2300      	movs	r3, #0
 8005184:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005186:	4b8b      	ldr	r3, [pc, #556]	@ (80053b4 <HAL_RCC_OscConfig+0x4c4>)
 8005188:	69db      	ldr	r3, [r3, #28]
 800518a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800518e:	2b00      	cmp	r3, #0
 8005190:	d10d      	bne.n	80051ae <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005192:	4b88      	ldr	r3, [pc, #544]	@ (80053b4 <HAL_RCC_OscConfig+0x4c4>)
 8005194:	69db      	ldr	r3, [r3, #28]
 8005196:	4a87      	ldr	r2, [pc, #540]	@ (80053b4 <HAL_RCC_OscConfig+0x4c4>)
 8005198:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800519c:	61d3      	str	r3, [r2, #28]
 800519e:	4b85      	ldr	r3, [pc, #532]	@ (80053b4 <HAL_RCC_OscConfig+0x4c4>)
 80051a0:	69db      	ldr	r3, [r3, #28]
 80051a2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80051a6:	60bb      	str	r3, [r7, #8]
 80051a8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80051aa:	2301      	movs	r3, #1
 80051ac:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80051ae:	4b82      	ldr	r3, [pc, #520]	@ (80053b8 <HAL_RCC_OscConfig+0x4c8>)
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d118      	bne.n	80051ec <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80051ba:	4b7f      	ldr	r3, [pc, #508]	@ (80053b8 <HAL_RCC_OscConfig+0x4c8>)
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	4a7e      	ldr	r2, [pc, #504]	@ (80053b8 <HAL_RCC_OscConfig+0x4c8>)
 80051c0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80051c4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80051c6:	f7fc fce9 	bl	8001b9c <HAL_GetTick>
 80051ca:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80051cc:	e008      	b.n	80051e0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80051ce:	f7fc fce5 	bl	8001b9c <HAL_GetTick>
 80051d2:	4602      	mov	r2, r0
 80051d4:	693b      	ldr	r3, [r7, #16]
 80051d6:	1ad3      	subs	r3, r2, r3
 80051d8:	2b64      	cmp	r3, #100	@ 0x64
 80051da:	d901      	bls.n	80051e0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80051dc:	2303      	movs	r3, #3
 80051de:	e103      	b.n	80053e8 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80051e0:	4b75      	ldr	r3, [pc, #468]	@ (80053b8 <HAL_RCC_OscConfig+0x4c8>)
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d0f0      	beq.n	80051ce <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	68db      	ldr	r3, [r3, #12]
 80051f0:	2b01      	cmp	r3, #1
 80051f2:	d106      	bne.n	8005202 <HAL_RCC_OscConfig+0x312>
 80051f4:	4b6f      	ldr	r3, [pc, #444]	@ (80053b4 <HAL_RCC_OscConfig+0x4c4>)
 80051f6:	6a1b      	ldr	r3, [r3, #32]
 80051f8:	4a6e      	ldr	r2, [pc, #440]	@ (80053b4 <HAL_RCC_OscConfig+0x4c4>)
 80051fa:	f043 0301 	orr.w	r3, r3, #1
 80051fe:	6213      	str	r3, [r2, #32]
 8005200:	e02d      	b.n	800525e <HAL_RCC_OscConfig+0x36e>
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	68db      	ldr	r3, [r3, #12]
 8005206:	2b00      	cmp	r3, #0
 8005208:	d10c      	bne.n	8005224 <HAL_RCC_OscConfig+0x334>
 800520a:	4b6a      	ldr	r3, [pc, #424]	@ (80053b4 <HAL_RCC_OscConfig+0x4c4>)
 800520c:	6a1b      	ldr	r3, [r3, #32]
 800520e:	4a69      	ldr	r2, [pc, #420]	@ (80053b4 <HAL_RCC_OscConfig+0x4c4>)
 8005210:	f023 0301 	bic.w	r3, r3, #1
 8005214:	6213      	str	r3, [r2, #32]
 8005216:	4b67      	ldr	r3, [pc, #412]	@ (80053b4 <HAL_RCC_OscConfig+0x4c4>)
 8005218:	6a1b      	ldr	r3, [r3, #32]
 800521a:	4a66      	ldr	r2, [pc, #408]	@ (80053b4 <HAL_RCC_OscConfig+0x4c4>)
 800521c:	f023 0304 	bic.w	r3, r3, #4
 8005220:	6213      	str	r3, [r2, #32]
 8005222:	e01c      	b.n	800525e <HAL_RCC_OscConfig+0x36e>
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	68db      	ldr	r3, [r3, #12]
 8005228:	2b05      	cmp	r3, #5
 800522a:	d10c      	bne.n	8005246 <HAL_RCC_OscConfig+0x356>
 800522c:	4b61      	ldr	r3, [pc, #388]	@ (80053b4 <HAL_RCC_OscConfig+0x4c4>)
 800522e:	6a1b      	ldr	r3, [r3, #32]
 8005230:	4a60      	ldr	r2, [pc, #384]	@ (80053b4 <HAL_RCC_OscConfig+0x4c4>)
 8005232:	f043 0304 	orr.w	r3, r3, #4
 8005236:	6213      	str	r3, [r2, #32]
 8005238:	4b5e      	ldr	r3, [pc, #376]	@ (80053b4 <HAL_RCC_OscConfig+0x4c4>)
 800523a:	6a1b      	ldr	r3, [r3, #32]
 800523c:	4a5d      	ldr	r2, [pc, #372]	@ (80053b4 <HAL_RCC_OscConfig+0x4c4>)
 800523e:	f043 0301 	orr.w	r3, r3, #1
 8005242:	6213      	str	r3, [r2, #32]
 8005244:	e00b      	b.n	800525e <HAL_RCC_OscConfig+0x36e>
 8005246:	4b5b      	ldr	r3, [pc, #364]	@ (80053b4 <HAL_RCC_OscConfig+0x4c4>)
 8005248:	6a1b      	ldr	r3, [r3, #32]
 800524a:	4a5a      	ldr	r2, [pc, #360]	@ (80053b4 <HAL_RCC_OscConfig+0x4c4>)
 800524c:	f023 0301 	bic.w	r3, r3, #1
 8005250:	6213      	str	r3, [r2, #32]
 8005252:	4b58      	ldr	r3, [pc, #352]	@ (80053b4 <HAL_RCC_OscConfig+0x4c4>)
 8005254:	6a1b      	ldr	r3, [r3, #32]
 8005256:	4a57      	ldr	r2, [pc, #348]	@ (80053b4 <HAL_RCC_OscConfig+0x4c4>)
 8005258:	f023 0304 	bic.w	r3, r3, #4
 800525c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	68db      	ldr	r3, [r3, #12]
 8005262:	2b00      	cmp	r3, #0
 8005264:	d015      	beq.n	8005292 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005266:	f7fc fc99 	bl	8001b9c <HAL_GetTick>
 800526a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800526c:	e00a      	b.n	8005284 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800526e:	f7fc fc95 	bl	8001b9c <HAL_GetTick>
 8005272:	4602      	mov	r2, r0
 8005274:	693b      	ldr	r3, [r7, #16]
 8005276:	1ad3      	subs	r3, r2, r3
 8005278:	f241 3288 	movw	r2, #5000	@ 0x1388
 800527c:	4293      	cmp	r3, r2
 800527e:	d901      	bls.n	8005284 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8005280:	2303      	movs	r3, #3
 8005282:	e0b1      	b.n	80053e8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005284:	4b4b      	ldr	r3, [pc, #300]	@ (80053b4 <HAL_RCC_OscConfig+0x4c4>)
 8005286:	6a1b      	ldr	r3, [r3, #32]
 8005288:	f003 0302 	and.w	r3, r3, #2
 800528c:	2b00      	cmp	r3, #0
 800528e:	d0ee      	beq.n	800526e <HAL_RCC_OscConfig+0x37e>
 8005290:	e014      	b.n	80052bc <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005292:	f7fc fc83 	bl	8001b9c <HAL_GetTick>
 8005296:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005298:	e00a      	b.n	80052b0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800529a:	f7fc fc7f 	bl	8001b9c <HAL_GetTick>
 800529e:	4602      	mov	r2, r0
 80052a0:	693b      	ldr	r3, [r7, #16]
 80052a2:	1ad3      	subs	r3, r2, r3
 80052a4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80052a8:	4293      	cmp	r3, r2
 80052aa:	d901      	bls.n	80052b0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80052ac:	2303      	movs	r3, #3
 80052ae:	e09b      	b.n	80053e8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80052b0:	4b40      	ldr	r3, [pc, #256]	@ (80053b4 <HAL_RCC_OscConfig+0x4c4>)
 80052b2:	6a1b      	ldr	r3, [r3, #32]
 80052b4:	f003 0302 	and.w	r3, r3, #2
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d1ee      	bne.n	800529a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80052bc:	7dfb      	ldrb	r3, [r7, #23]
 80052be:	2b01      	cmp	r3, #1
 80052c0:	d105      	bne.n	80052ce <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80052c2:	4b3c      	ldr	r3, [pc, #240]	@ (80053b4 <HAL_RCC_OscConfig+0x4c4>)
 80052c4:	69db      	ldr	r3, [r3, #28]
 80052c6:	4a3b      	ldr	r2, [pc, #236]	@ (80053b4 <HAL_RCC_OscConfig+0x4c4>)
 80052c8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80052cc:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	69db      	ldr	r3, [r3, #28]
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	f000 8087 	beq.w	80053e6 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80052d8:	4b36      	ldr	r3, [pc, #216]	@ (80053b4 <HAL_RCC_OscConfig+0x4c4>)
 80052da:	685b      	ldr	r3, [r3, #4]
 80052dc:	f003 030c 	and.w	r3, r3, #12
 80052e0:	2b08      	cmp	r3, #8
 80052e2:	d061      	beq.n	80053a8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	69db      	ldr	r3, [r3, #28]
 80052e8:	2b02      	cmp	r3, #2
 80052ea:	d146      	bne.n	800537a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80052ec:	4b33      	ldr	r3, [pc, #204]	@ (80053bc <HAL_RCC_OscConfig+0x4cc>)
 80052ee:	2200      	movs	r2, #0
 80052f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80052f2:	f7fc fc53 	bl	8001b9c <HAL_GetTick>
 80052f6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80052f8:	e008      	b.n	800530c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80052fa:	f7fc fc4f 	bl	8001b9c <HAL_GetTick>
 80052fe:	4602      	mov	r2, r0
 8005300:	693b      	ldr	r3, [r7, #16]
 8005302:	1ad3      	subs	r3, r2, r3
 8005304:	2b02      	cmp	r3, #2
 8005306:	d901      	bls.n	800530c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8005308:	2303      	movs	r3, #3
 800530a:	e06d      	b.n	80053e8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800530c:	4b29      	ldr	r3, [pc, #164]	@ (80053b4 <HAL_RCC_OscConfig+0x4c4>)
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005314:	2b00      	cmp	r3, #0
 8005316:	d1f0      	bne.n	80052fa <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	6a1b      	ldr	r3, [r3, #32]
 800531c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005320:	d108      	bne.n	8005334 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8005322:	4b24      	ldr	r3, [pc, #144]	@ (80053b4 <HAL_RCC_OscConfig+0x4c4>)
 8005324:	685b      	ldr	r3, [r3, #4]
 8005326:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	689b      	ldr	r3, [r3, #8]
 800532e:	4921      	ldr	r1, [pc, #132]	@ (80053b4 <HAL_RCC_OscConfig+0x4c4>)
 8005330:	4313      	orrs	r3, r2
 8005332:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005334:	4b1f      	ldr	r3, [pc, #124]	@ (80053b4 <HAL_RCC_OscConfig+0x4c4>)
 8005336:	685b      	ldr	r3, [r3, #4]
 8005338:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	6a19      	ldr	r1, [r3, #32]
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005344:	430b      	orrs	r3, r1
 8005346:	491b      	ldr	r1, [pc, #108]	@ (80053b4 <HAL_RCC_OscConfig+0x4c4>)
 8005348:	4313      	orrs	r3, r2
 800534a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800534c:	4b1b      	ldr	r3, [pc, #108]	@ (80053bc <HAL_RCC_OscConfig+0x4cc>)
 800534e:	2201      	movs	r2, #1
 8005350:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005352:	f7fc fc23 	bl	8001b9c <HAL_GetTick>
 8005356:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005358:	e008      	b.n	800536c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800535a:	f7fc fc1f 	bl	8001b9c <HAL_GetTick>
 800535e:	4602      	mov	r2, r0
 8005360:	693b      	ldr	r3, [r7, #16]
 8005362:	1ad3      	subs	r3, r2, r3
 8005364:	2b02      	cmp	r3, #2
 8005366:	d901      	bls.n	800536c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8005368:	2303      	movs	r3, #3
 800536a:	e03d      	b.n	80053e8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800536c:	4b11      	ldr	r3, [pc, #68]	@ (80053b4 <HAL_RCC_OscConfig+0x4c4>)
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005374:	2b00      	cmp	r3, #0
 8005376:	d0f0      	beq.n	800535a <HAL_RCC_OscConfig+0x46a>
 8005378:	e035      	b.n	80053e6 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800537a:	4b10      	ldr	r3, [pc, #64]	@ (80053bc <HAL_RCC_OscConfig+0x4cc>)
 800537c:	2200      	movs	r2, #0
 800537e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005380:	f7fc fc0c 	bl	8001b9c <HAL_GetTick>
 8005384:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005386:	e008      	b.n	800539a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005388:	f7fc fc08 	bl	8001b9c <HAL_GetTick>
 800538c:	4602      	mov	r2, r0
 800538e:	693b      	ldr	r3, [r7, #16]
 8005390:	1ad3      	subs	r3, r2, r3
 8005392:	2b02      	cmp	r3, #2
 8005394:	d901      	bls.n	800539a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8005396:	2303      	movs	r3, #3
 8005398:	e026      	b.n	80053e8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800539a:	4b06      	ldr	r3, [pc, #24]	@ (80053b4 <HAL_RCC_OscConfig+0x4c4>)
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d1f0      	bne.n	8005388 <HAL_RCC_OscConfig+0x498>
 80053a6:	e01e      	b.n	80053e6 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	69db      	ldr	r3, [r3, #28]
 80053ac:	2b01      	cmp	r3, #1
 80053ae:	d107      	bne.n	80053c0 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80053b0:	2301      	movs	r3, #1
 80053b2:	e019      	b.n	80053e8 <HAL_RCC_OscConfig+0x4f8>
 80053b4:	40021000 	.word	0x40021000
 80053b8:	40007000 	.word	0x40007000
 80053bc:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80053c0:	4b0b      	ldr	r3, [pc, #44]	@ (80053f0 <HAL_RCC_OscConfig+0x500>)
 80053c2:	685b      	ldr	r3, [r3, #4]
 80053c4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	6a1b      	ldr	r3, [r3, #32]
 80053d0:	429a      	cmp	r2, r3
 80053d2:	d106      	bne.n	80053e2 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80053de:	429a      	cmp	r2, r3
 80053e0:	d001      	beq.n	80053e6 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80053e2:	2301      	movs	r3, #1
 80053e4:	e000      	b.n	80053e8 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80053e6:	2300      	movs	r3, #0
}
 80053e8:	4618      	mov	r0, r3
 80053ea:	3718      	adds	r7, #24
 80053ec:	46bd      	mov	sp, r7
 80053ee:	bd80      	pop	{r7, pc}
 80053f0:	40021000 	.word	0x40021000

080053f4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80053f4:	b580      	push	{r7, lr}
 80053f6:	b084      	sub	sp, #16
 80053f8:	af00      	add	r7, sp, #0
 80053fa:	6078      	str	r0, [r7, #4]
 80053fc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	2b00      	cmp	r3, #0
 8005402:	d101      	bne.n	8005408 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005404:	2301      	movs	r3, #1
 8005406:	e0d0      	b.n	80055aa <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005408:	4b6a      	ldr	r3, [pc, #424]	@ (80055b4 <HAL_RCC_ClockConfig+0x1c0>)
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	f003 0307 	and.w	r3, r3, #7
 8005410:	683a      	ldr	r2, [r7, #0]
 8005412:	429a      	cmp	r2, r3
 8005414:	d910      	bls.n	8005438 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005416:	4b67      	ldr	r3, [pc, #412]	@ (80055b4 <HAL_RCC_ClockConfig+0x1c0>)
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	f023 0207 	bic.w	r2, r3, #7
 800541e:	4965      	ldr	r1, [pc, #404]	@ (80055b4 <HAL_RCC_ClockConfig+0x1c0>)
 8005420:	683b      	ldr	r3, [r7, #0]
 8005422:	4313      	orrs	r3, r2
 8005424:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005426:	4b63      	ldr	r3, [pc, #396]	@ (80055b4 <HAL_RCC_ClockConfig+0x1c0>)
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	f003 0307 	and.w	r3, r3, #7
 800542e:	683a      	ldr	r2, [r7, #0]
 8005430:	429a      	cmp	r2, r3
 8005432:	d001      	beq.n	8005438 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8005434:	2301      	movs	r3, #1
 8005436:	e0b8      	b.n	80055aa <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	f003 0302 	and.w	r3, r3, #2
 8005440:	2b00      	cmp	r3, #0
 8005442:	d020      	beq.n	8005486 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	f003 0304 	and.w	r3, r3, #4
 800544c:	2b00      	cmp	r3, #0
 800544e:	d005      	beq.n	800545c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005450:	4b59      	ldr	r3, [pc, #356]	@ (80055b8 <HAL_RCC_ClockConfig+0x1c4>)
 8005452:	685b      	ldr	r3, [r3, #4]
 8005454:	4a58      	ldr	r2, [pc, #352]	@ (80055b8 <HAL_RCC_ClockConfig+0x1c4>)
 8005456:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800545a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	f003 0308 	and.w	r3, r3, #8
 8005464:	2b00      	cmp	r3, #0
 8005466:	d005      	beq.n	8005474 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005468:	4b53      	ldr	r3, [pc, #332]	@ (80055b8 <HAL_RCC_ClockConfig+0x1c4>)
 800546a:	685b      	ldr	r3, [r3, #4]
 800546c:	4a52      	ldr	r2, [pc, #328]	@ (80055b8 <HAL_RCC_ClockConfig+0x1c4>)
 800546e:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8005472:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005474:	4b50      	ldr	r3, [pc, #320]	@ (80055b8 <HAL_RCC_ClockConfig+0x1c4>)
 8005476:	685b      	ldr	r3, [r3, #4]
 8005478:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	689b      	ldr	r3, [r3, #8]
 8005480:	494d      	ldr	r1, [pc, #308]	@ (80055b8 <HAL_RCC_ClockConfig+0x1c4>)
 8005482:	4313      	orrs	r3, r2
 8005484:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	f003 0301 	and.w	r3, r3, #1
 800548e:	2b00      	cmp	r3, #0
 8005490:	d040      	beq.n	8005514 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	685b      	ldr	r3, [r3, #4]
 8005496:	2b01      	cmp	r3, #1
 8005498:	d107      	bne.n	80054aa <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800549a:	4b47      	ldr	r3, [pc, #284]	@ (80055b8 <HAL_RCC_ClockConfig+0x1c4>)
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d115      	bne.n	80054d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80054a6:	2301      	movs	r3, #1
 80054a8:	e07f      	b.n	80055aa <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	685b      	ldr	r3, [r3, #4]
 80054ae:	2b02      	cmp	r3, #2
 80054b0:	d107      	bne.n	80054c2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80054b2:	4b41      	ldr	r3, [pc, #260]	@ (80055b8 <HAL_RCC_ClockConfig+0x1c4>)
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	d109      	bne.n	80054d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80054be:	2301      	movs	r3, #1
 80054c0:	e073      	b.n	80055aa <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80054c2:	4b3d      	ldr	r3, [pc, #244]	@ (80055b8 <HAL_RCC_ClockConfig+0x1c4>)
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	f003 0302 	and.w	r3, r3, #2
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d101      	bne.n	80054d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80054ce:	2301      	movs	r3, #1
 80054d0:	e06b      	b.n	80055aa <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80054d2:	4b39      	ldr	r3, [pc, #228]	@ (80055b8 <HAL_RCC_ClockConfig+0x1c4>)
 80054d4:	685b      	ldr	r3, [r3, #4]
 80054d6:	f023 0203 	bic.w	r2, r3, #3
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	685b      	ldr	r3, [r3, #4]
 80054de:	4936      	ldr	r1, [pc, #216]	@ (80055b8 <HAL_RCC_ClockConfig+0x1c4>)
 80054e0:	4313      	orrs	r3, r2
 80054e2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80054e4:	f7fc fb5a 	bl	8001b9c <HAL_GetTick>
 80054e8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80054ea:	e00a      	b.n	8005502 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80054ec:	f7fc fb56 	bl	8001b9c <HAL_GetTick>
 80054f0:	4602      	mov	r2, r0
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	1ad3      	subs	r3, r2, r3
 80054f6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80054fa:	4293      	cmp	r3, r2
 80054fc:	d901      	bls.n	8005502 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80054fe:	2303      	movs	r3, #3
 8005500:	e053      	b.n	80055aa <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005502:	4b2d      	ldr	r3, [pc, #180]	@ (80055b8 <HAL_RCC_ClockConfig+0x1c4>)
 8005504:	685b      	ldr	r3, [r3, #4]
 8005506:	f003 020c 	and.w	r2, r3, #12
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	685b      	ldr	r3, [r3, #4]
 800550e:	009b      	lsls	r3, r3, #2
 8005510:	429a      	cmp	r2, r3
 8005512:	d1eb      	bne.n	80054ec <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005514:	4b27      	ldr	r3, [pc, #156]	@ (80055b4 <HAL_RCC_ClockConfig+0x1c0>)
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	f003 0307 	and.w	r3, r3, #7
 800551c:	683a      	ldr	r2, [r7, #0]
 800551e:	429a      	cmp	r2, r3
 8005520:	d210      	bcs.n	8005544 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005522:	4b24      	ldr	r3, [pc, #144]	@ (80055b4 <HAL_RCC_ClockConfig+0x1c0>)
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	f023 0207 	bic.w	r2, r3, #7
 800552a:	4922      	ldr	r1, [pc, #136]	@ (80055b4 <HAL_RCC_ClockConfig+0x1c0>)
 800552c:	683b      	ldr	r3, [r7, #0]
 800552e:	4313      	orrs	r3, r2
 8005530:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005532:	4b20      	ldr	r3, [pc, #128]	@ (80055b4 <HAL_RCC_ClockConfig+0x1c0>)
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	f003 0307 	and.w	r3, r3, #7
 800553a:	683a      	ldr	r2, [r7, #0]
 800553c:	429a      	cmp	r2, r3
 800553e:	d001      	beq.n	8005544 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8005540:	2301      	movs	r3, #1
 8005542:	e032      	b.n	80055aa <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	f003 0304 	and.w	r3, r3, #4
 800554c:	2b00      	cmp	r3, #0
 800554e:	d008      	beq.n	8005562 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005550:	4b19      	ldr	r3, [pc, #100]	@ (80055b8 <HAL_RCC_ClockConfig+0x1c4>)
 8005552:	685b      	ldr	r3, [r3, #4]
 8005554:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	68db      	ldr	r3, [r3, #12]
 800555c:	4916      	ldr	r1, [pc, #88]	@ (80055b8 <HAL_RCC_ClockConfig+0x1c4>)
 800555e:	4313      	orrs	r3, r2
 8005560:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	f003 0308 	and.w	r3, r3, #8
 800556a:	2b00      	cmp	r3, #0
 800556c:	d009      	beq.n	8005582 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800556e:	4b12      	ldr	r3, [pc, #72]	@ (80055b8 <HAL_RCC_ClockConfig+0x1c4>)
 8005570:	685b      	ldr	r3, [r3, #4]
 8005572:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	691b      	ldr	r3, [r3, #16]
 800557a:	00db      	lsls	r3, r3, #3
 800557c:	490e      	ldr	r1, [pc, #56]	@ (80055b8 <HAL_RCC_ClockConfig+0x1c4>)
 800557e:	4313      	orrs	r3, r2
 8005580:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005582:	f000 f821 	bl	80055c8 <HAL_RCC_GetSysClockFreq>
 8005586:	4602      	mov	r2, r0
 8005588:	4b0b      	ldr	r3, [pc, #44]	@ (80055b8 <HAL_RCC_ClockConfig+0x1c4>)
 800558a:	685b      	ldr	r3, [r3, #4]
 800558c:	091b      	lsrs	r3, r3, #4
 800558e:	f003 030f 	and.w	r3, r3, #15
 8005592:	490a      	ldr	r1, [pc, #40]	@ (80055bc <HAL_RCC_ClockConfig+0x1c8>)
 8005594:	5ccb      	ldrb	r3, [r1, r3]
 8005596:	fa22 f303 	lsr.w	r3, r2, r3
 800559a:	4a09      	ldr	r2, [pc, #36]	@ (80055c0 <HAL_RCC_ClockConfig+0x1cc>)
 800559c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800559e:	4b09      	ldr	r3, [pc, #36]	@ (80055c4 <HAL_RCC_ClockConfig+0x1d0>)
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	4618      	mov	r0, r3
 80055a4:	f7fc fab8 	bl	8001b18 <HAL_InitTick>

  return HAL_OK;
 80055a8:	2300      	movs	r3, #0
}
 80055aa:	4618      	mov	r0, r3
 80055ac:	3710      	adds	r7, #16
 80055ae:	46bd      	mov	sp, r7
 80055b0:	bd80      	pop	{r7, pc}
 80055b2:	bf00      	nop
 80055b4:	40022000 	.word	0x40022000
 80055b8:	40021000 	.word	0x40021000
 80055bc:	08006214 	.word	0x08006214
 80055c0:	20000000 	.word	0x20000000
 80055c4:	2000000c 	.word	0x2000000c

080055c8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80055c8:	b480      	push	{r7}
 80055ca:	b087      	sub	sp, #28
 80055cc:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80055ce:	2300      	movs	r3, #0
 80055d0:	60fb      	str	r3, [r7, #12]
 80055d2:	2300      	movs	r3, #0
 80055d4:	60bb      	str	r3, [r7, #8]
 80055d6:	2300      	movs	r3, #0
 80055d8:	617b      	str	r3, [r7, #20]
 80055da:	2300      	movs	r3, #0
 80055dc:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80055de:	2300      	movs	r3, #0
 80055e0:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80055e2:	4b1e      	ldr	r3, [pc, #120]	@ (800565c <HAL_RCC_GetSysClockFreq+0x94>)
 80055e4:	685b      	ldr	r3, [r3, #4]
 80055e6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	f003 030c 	and.w	r3, r3, #12
 80055ee:	2b04      	cmp	r3, #4
 80055f0:	d002      	beq.n	80055f8 <HAL_RCC_GetSysClockFreq+0x30>
 80055f2:	2b08      	cmp	r3, #8
 80055f4:	d003      	beq.n	80055fe <HAL_RCC_GetSysClockFreq+0x36>
 80055f6:	e027      	b.n	8005648 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80055f8:	4b19      	ldr	r3, [pc, #100]	@ (8005660 <HAL_RCC_GetSysClockFreq+0x98>)
 80055fa:	613b      	str	r3, [r7, #16]
      break;
 80055fc:	e027      	b.n	800564e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	0c9b      	lsrs	r3, r3, #18
 8005602:	f003 030f 	and.w	r3, r3, #15
 8005606:	4a17      	ldr	r2, [pc, #92]	@ (8005664 <HAL_RCC_GetSysClockFreq+0x9c>)
 8005608:	5cd3      	ldrb	r3, [r2, r3]
 800560a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005612:	2b00      	cmp	r3, #0
 8005614:	d010      	beq.n	8005638 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8005616:	4b11      	ldr	r3, [pc, #68]	@ (800565c <HAL_RCC_GetSysClockFreq+0x94>)
 8005618:	685b      	ldr	r3, [r3, #4]
 800561a:	0c5b      	lsrs	r3, r3, #17
 800561c:	f003 0301 	and.w	r3, r3, #1
 8005620:	4a11      	ldr	r2, [pc, #68]	@ (8005668 <HAL_RCC_GetSysClockFreq+0xa0>)
 8005622:	5cd3      	ldrb	r3, [r2, r3]
 8005624:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	4a0d      	ldr	r2, [pc, #52]	@ (8005660 <HAL_RCC_GetSysClockFreq+0x98>)
 800562a:	fb03 f202 	mul.w	r2, r3, r2
 800562e:	68bb      	ldr	r3, [r7, #8]
 8005630:	fbb2 f3f3 	udiv	r3, r2, r3
 8005634:	617b      	str	r3, [r7, #20]
 8005636:	e004      	b.n	8005642 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	4a0c      	ldr	r2, [pc, #48]	@ (800566c <HAL_RCC_GetSysClockFreq+0xa4>)
 800563c:	fb02 f303 	mul.w	r3, r2, r3
 8005640:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8005642:	697b      	ldr	r3, [r7, #20]
 8005644:	613b      	str	r3, [r7, #16]
      break;
 8005646:	e002      	b.n	800564e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8005648:	4b05      	ldr	r3, [pc, #20]	@ (8005660 <HAL_RCC_GetSysClockFreq+0x98>)
 800564a:	613b      	str	r3, [r7, #16]
      break;
 800564c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800564e:	693b      	ldr	r3, [r7, #16]
}
 8005650:	4618      	mov	r0, r3
 8005652:	371c      	adds	r7, #28
 8005654:	46bd      	mov	sp, r7
 8005656:	bc80      	pop	{r7}
 8005658:	4770      	bx	lr
 800565a:	bf00      	nop
 800565c:	40021000 	.word	0x40021000
 8005660:	007a1200 	.word	0x007a1200
 8005664:	080069ac 	.word	0x080069ac
 8005668:	080069bc 	.word	0x080069bc
 800566c:	003d0900 	.word	0x003d0900

08005670 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005670:	b480      	push	{r7}
 8005672:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005674:	4b02      	ldr	r3, [pc, #8]	@ (8005680 <HAL_RCC_GetHCLKFreq+0x10>)
 8005676:	681b      	ldr	r3, [r3, #0]
}
 8005678:	4618      	mov	r0, r3
 800567a:	46bd      	mov	sp, r7
 800567c:	bc80      	pop	{r7}
 800567e:	4770      	bx	lr
 8005680:	20000000 	.word	0x20000000

08005684 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005684:	b580      	push	{r7, lr}
 8005686:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005688:	f7ff fff2 	bl	8005670 <HAL_RCC_GetHCLKFreq>
 800568c:	4602      	mov	r2, r0
 800568e:	4b05      	ldr	r3, [pc, #20]	@ (80056a4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005690:	685b      	ldr	r3, [r3, #4]
 8005692:	0a1b      	lsrs	r3, r3, #8
 8005694:	f003 0307 	and.w	r3, r3, #7
 8005698:	4903      	ldr	r1, [pc, #12]	@ (80056a8 <HAL_RCC_GetPCLK1Freq+0x24>)
 800569a:	5ccb      	ldrb	r3, [r1, r3]
 800569c:	fa22 f303 	lsr.w	r3, r2, r3
}
 80056a0:	4618      	mov	r0, r3
 80056a2:	bd80      	pop	{r7, pc}
 80056a4:	40021000 	.word	0x40021000
 80056a8:	08006224 	.word	0x08006224

080056ac <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80056ac:	b480      	push	{r7}
 80056ae:	b085      	sub	sp, #20
 80056b0:	af00      	add	r7, sp, #0
 80056b2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80056b4:	4b0a      	ldr	r3, [pc, #40]	@ (80056e0 <RCC_Delay+0x34>)
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	4a0a      	ldr	r2, [pc, #40]	@ (80056e4 <RCC_Delay+0x38>)
 80056ba:	fba2 2303 	umull	r2, r3, r2, r3
 80056be:	0a5b      	lsrs	r3, r3, #9
 80056c0:	687a      	ldr	r2, [r7, #4]
 80056c2:	fb02 f303 	mul.w	r3, r2, r3
 80056c6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80056c8:	bf00      	nop
  }
  while (Delay --);
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	1e5a      	subs	r2, r3, #1
 80056ce:	60fa      	str	r2, [r7, #12]
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	d1f9      	bne.n	80056c8 <RCC_Delay+0x1c>
}
 80056d4:	bf00      	nop
 80056d6:	bf00      	nop
 80056d8:	3714      	adds	r7, #20
 80056da:	46bd      	mov	sp, r7
 80056dc:	bc80      	pop	{r7}
 80056de:	4770      	bx	lr
 80056e0:	20000000 	.word	0x20000000
 80056e4:	10624dd3 	.word	0x10624dd3

080056e8 <sniprintf>:
 80056e8:	b40c      	push	{r2, r3}
 80056ea:	b530      	push	{r4, r5, lr}
 80056ec:	4b18      	ldr	r3, [pc, #96]	@ (8005750 <sniprintf+0x68>)
 80056ee:	1e0c      	subs	r4, r1, #0
 80056f0:	681d      	ldr	r5, [r3, #0]
 80056f2:	b09d      	sub	sp, #116	@ 0x74
 80056f4:	da08      	bge.n	8005708 <sniprintf+0x20>
 80056f6:	238b      	movs	r3, #139	@ 0x8b
 80056f8:	f04f 30ff 	mov.w	r0, #4294967295
 80056fc:	602b      	str	r3, [r5, #0]
 80056fe:	b01d      	add	sp, #116	@ 0x74
 8005700:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005704:	b002      	add	sp, #8
 8005706:	4770      	bx	lr
 8005708:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800570c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8005710:	f04f 0300 	mov.w	r3, #0
 8005714:	931b      	str	r3, [sp, #108]	@ 0x6c
 8005716:	bf0c      	ite	eq
 8005718:	4623      	moveq	r3, r4
 800571a:	f104 33ff 	addne.w	r3, r4, #4294967295
 800571e:	9304      	str	r3, [sp, #16]
 8005720:	9307      	str	r3, [sp, #28]
 8005722:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8005726:	9002      	str	r0, [sp, #8]
 8005728:	9006      	str	r0, [sp, #24]
 800572a:	f8ad 3016 	strh.w	r3, [sp, #22]
 800572e:	4628      	mov	r0, r5
 8005730:	ab21      	add	r3, sp, #132	@ 0x84
 8005732:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8005734:	a902      	add	r1, sp, #8
 8005736:	9301      	str	r3, [sp, #4]
 8005738:	f000 f992 	bl	8005a60 <_svfiprintf_r>
 800573c:	1c43      	adds	r3, r0, #1
 800573e:	bfbc      	itt	lt
 8005740:	238b      	movlt	r3, #139	@ 0x8b
 8005742:	602b      	strlt	r3, [r5, #0]
 8005744:	2c00      	cmp	r4, #0
 8005746:	d0da      	beq.n	80056fe <sniprintf+0x16>
 8005748:	2200      	movs	r2, #0
 800574a:	9b02      	ldr	r3, [sp, #8]
 800574c:	701a      	strb	r2, [r3, #0]
 800574e:	e7d6      	b.n	80056fe <sniprintf+0x16>
 8005750:	20000014 	.word	0x20000014

08005754 <memset>:
 8005754:	4603      	mov	r3, r0
 8005756:	4402      	add	r2, r0
 8005758:	4293      	cmp	r3, r2
 800575a:	d100      	bne.n	800575e <memset+0xa>
 800575c:	4770      	bx	lr
 800575e:	f803 1b01 	strb.w	r1, [r3], #1
 8005762:	e7f9      	b.n	8005758 <memset+0x4>

08005764 <__errno>:
 8005764:	4b01      	ldr	r3, [pc, #4]	@ (800576c <__errno+0x8>)
 8005766:	6818      	ldr	r0, [r3, #0]
 8005768:	4770      	bx	lr
 800576a:	bf00      	nop
 800576c:	20000014 	.word	0x20000014

08005770 <__libc_init_array>:
 8005770:	b570      	push	{r4, r5, r6, lr}
 8005772:	2600      	movs	r6, #0
 8005774:	4d0c      	ldr	r5, [pc, #48]	@ (80057a8 <__libc_init_array+0x38>)
 8005776:	4c0d      	ldr	r4, [pc, #52]	@ (80057ac <__libc_init_array+0x3c>)
 8005778:	1b64      	subs	r4, r4, r5
 800577a:	10a4      	asrs	r4, r4, #2
 800577c:	42a6      	cmp	r6, r4
 800577e:	d109      	bne.n	8005794 <__libc_init_array+0x24>
 8005780:	f000 fd00 	bl	8006184 <_init>
 8005784:	2600      	movs	r6, #0
 8005786:	4d0a      	ldr	r5, [pc, #40]	@ (80057b0 <__libc_init_array+0x40>)
 8005788:	4c0a      	ldr	r4, [pc, #40]	@ (80057b4 <__libc_init_array+0x44>)
 800578a:	1b64      	subs	r4, r4, r5
 800578c:	10a4      	asrs	r4, r4, #2
 800578e:	42a6      	cmp	r6, r4
 8005790:	d105      	bne.n	800579e <__libc_init_array+0x2e>
 8005792:	bd70      	pop	{r4, r5, r6, pc}
 8005794:	f855 3b04 	ldr.w	r3, [r5], #4
 8005798:	4798      	blx	r3
 800579a:	3601      	adds	r6, #1
 800579c:	e7ee      	b.n	800577c <__libc_init_array+0xc>
 800579e:	f855 3b04 	ldr.w	r3, [r5], #4
 80057a2:	4798      	blx	r3
 80057a4:	3601      	adds	r6, #1
 80057a6:	e7f2      	b.n	800578e <__libc_init_array+0x1e>
 80057a8:	080069fc 	.word	0x080069fc
 80057ac:	080069fc 	.word	0x080069fc
 80057b0:	080069fc 	.word	0x080069fc
 80057b4:	08006a00 	.word	0x08006a00

080057b8 <__retarget_lock_acquire_recursive>:
 80057b8:	4770      	bx	lr

080057ba <__retarget_lock_release_recursive>:
 80057ba:	4770      	bx	lr

080057bc <_free_r>:
 80057bc:	b538      	push	{r3, r4, r5, lr}
 80057be:	4605      	mov	r5, r0
 80057c0:	2900      	cmp	r1, #0
 80057c2:	d040      	beq.n	8005846 <_free_r+0x8a>
 80057c4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80057c8:	1f0c      	subs	r4, r1, #4
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	bfb8      	it	lt
 80057ce:	18e4      	addlt	r4, r4, r3
 80057d0:	f000 f8de 	bl	8005990 <__malloc_lock>
 80057d4:	4a1c      	ldr	r2, [pc, #112]	@ (8005848 <_free_r+0x8c>)
 80057d6:	6813      	ldr	r3, [r2, #0]
 80057d8:	b933      	cbnz	r3, 80057e8 <_free_r+0x2c>
 80057da:	6063      	str	r3, [r4, #4]
 80057dc:	6014      	str	r4, [r2, #0]
 80057de:	4628      	mov	r0, r5
 80057e0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80057e4:	f000 b8da 	b.w	800599c <__malloc_unlock>
 80057e8:	42a3      	cmp	r3, r4
 80057ea:	d908      	bls.n	80057fe <_free_r+0x42>
 80057ec:	6820      	ldr	r0, [r4, #0]
 80057ee:	1821      	adds	r1, r4, r0
 80057f0:	428b      	cmp	r3, r1
 80057f2:	bf01      	itttt	eq
 80057f4:	6819      	ldreq	r1, [r3, #0]
 80057f6:	685b      	ldreq	r3, [r3, #4]
 80057f8:	1809      	addeq	r1, r1, r0
 80057fa:	6021      	streq	r1, [r4, #0]
 80057fc:	e7ed      	b.n	80057da <_free_r+0x1e>
 80057fe:	461a      	mov	r2, r3
 8005800:	685b      	ldr	r3, [r3, #4]
 8005802:	b10b      	cbz	r3, 8005808 <_free_r+0x4c>
 8005804:	42a3      	cmp	r3, r4
 8005806:	d9fa      	bls.n	80057fe <_free_r+0x42>
 8005808:	6811      	ldr	r1, [r2, #0]
 800580a:	1850      	adds	r0, r2, r1
 800580c:	42a0      	cmp	r0, r4
 800580e:	d10b      	bne.n	8005828 <_free_r+0x6c>
 8005810:	6820      	ldr	r0, [r4, #0]
 8005812:	4401      	add	r1, r0
 8005814:	1850      	adds	r0, r2, r1
 8005816:	4283      	cmp	r3, r0
 8005818:	6011      	str	r1, [r2, #0]
 800581a:	d1e0      	bne.n	80057de <_free_r+0x22>
 800581c:	6818      	ldr	r0, [r3, #0]
 800581e:	685b      	ldr	r3, [r3, #4]
 8005820:	4408      	add	r0, r1
 8005822:	6010      	str	r0, [r2, #0]
 8005824:	6053      	str	r3, [r2, #4]
 8005826:	e7da      	b.n	80057de <_free_r+0x22>
 8005828:	d902      	bls.n	8005830 <_free_r+0x74>
 800582a:	230c      	movs	r3, #12
 800582c:	602b      	str	r3, [r5, #0]
 800582e:	e7d6      	b.n	80057de <_free_r+0x22>
 8005830:	6820      	ldr	r0, [r4, #0]
 8005832:	1821      	adds	r1, r4, r0
 8005834:	428b      	cmp	r3, r1
 8005836:	bf01      	itttt	eq
 8005838:	6819      	ldreq	r1, [r3, #0]
 800583a:	685b      	ldreq	r3, [r3, #4]
 800583c:	1809      	addeq	r1, r1, r0
 800583e:	6021      	streq	r1, [r4, #0]
 8005840:	6063      	str	r3, [r4, #4]
 8005842:	6054      	str	r4, [r2, #4]
 8005844:	e7cb      	b.n	80057de <_free_r+0x22>
 8005846:	bd38      	pop	{r3, r4, r5, pc}
 8005848:	20000630 	.word	0x20000630

0800584c <sbrk_aligned>:
 800584c:	b570      	push	{r4, r5, r6, lr}
 800584e:	4e0f      	ldr	r6, [pc, #60]	@ (800588c <sbrk_aligned+0x40>)
 8005850:	460c      	mov	r4, r1
 8005852:	6831      	ldr	r1, [r6, #0]
 8005854:	4605      	mov	r5, r0
 8005856:	b911      	cbnz	r1, 800585e <sbrk_aligned+0x12>
 8005858:	f000 fba8 	bl	8005fac <_sbrk_r>
 800585c:	6030      	str	r0, [r6, #0]
 800585e:	4621      	mov	r1, r4
 8005860:	4628      	mov	r0, r5
 8005862:	f000 fba3 	bl	8005fac <_sbrk_r>
 8005866:	1c43      	adds	r3, r0, #1
 8005868:	d103      	bne.n	8005872 <sbrk_aligned+0x26>
 800586a:	f04f 34ff 	mov.w	r4, #4294967295
 800586e:	4620      	mov	r0, r4
 8005870:	bd70      	pop	{r4, r5, r6, pc}
 8005872:	1cc4      	adds	r4, r0, #3
 8005874:	f024 0403 	bic.w	r4, r4, #3
 8005878:	42a0      	cmp	r0, r4
 800587a:	d0f8      	beq.n	800586e <sbrk_aligned+0x22>
 800587c:	1a21      	subs	r1, r4, r0
 800587e:	4628      	mov	r0, r5
 8005880:	f000 fb94 	bl	8005fac <_sbrk_r>
 8005884:	3001      	adds	r0, #1
 8005886:	d1f2      	bne.n	800586e <sbrk_aligned+0x22>
 8005888:	e7ef      	b.n	800586a <sbrk_aligned+0x1e>
 800588a:	bf00      	nop
 800588c:	2000062c 	.word	0x2000062c

08005890 <_malloc_r>:
 8005890:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005894:	1ccd      	adds	r5, r1, #3
 8005896:	f025 0503 	bic.w	r5, r5, #3
 800589a:	3508      	adds	r5, #8
 800589c:	2d0c      	cmp	r5, #12
 800589e:	bf38      	it	cc
 80058a0:	250c      	movcc	r5, #12
 80058a2:	2d00      	cmp	r5, #0
 80058a4:	4606      	mov	r6, r0
 80058a6:	db01      	blt.n	80058ac <_malloc_r+0x1c>
 80058a8:	42a9      	cmp	r1, r5
 80058aa:	d904      	bls.n	80058b6 <_malloc_r+0x26>
 80058ac:	230c      	movs	r3, #12
 80058ae:	6033      	str	r3, [r6, #0]
 80058b0:	2000      	movs	r0, #0
 80058b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80058b6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800598c <_malloc_r+0xfc>
 80058ba:	f000 f869 	bl	8005990 <__malloc_lock>
 80058be:	f8d8 3000 	ldr.w	r3, [r8]
 80058c2:	461c      	mov	r4, r3
 80058c4:	bb44      	cbnz	r4, 8005918 <_malloc_r+0x88>
 80058c6:	4629      	mov	r1, r5
 80058c8:	4630      	mov	r0, r6
 80058ca:	f7ff ffbf 	bl	800584c <sbrk_aligned>
 80058ce:	1c43      	adds	r3, r0, #1
 80058d0:	4604      	mov	r4, r0
 80058d2:	d158      	bne.n	8005986 <_malloc_r+0xf6>
 80058d4:	f8d8 4000 	ldr.w	r4, [r8]
 80058d8:	4627      	mov	r7, r4
 80058da:	2f00      	cmp	r7, #0
 80058dc:	d143      	bne.n	8005966 <_malloc_r+0xd6>
 80058de:	2c00      	cmp	r4, #0
 80058e0:	d04b      	beq.n	800597a <_malloc_r+0xea>
 80058e2:	6823      	ldr	r3, [r4, #0]
 80058e4:	4639      	mov	r1, r7
 80058e6:	4630      	mov	r0, r6
 80058e8:	eb04 0903 	add.w	r9, r4, r3
 80058ec:	f000 fb5e 	bl	8005fac <_sbrk_r>
 80058f0:	4581      	cmp	r9, r0
 80058f2:	d142      	bne.n	800597a <_malloc_r+0xea>
 80058f4:	6821      	ldr	r1, [r4, #0]
 80058f6:	4630      	mov	r0, r6
 80058f8:	1a6d      	subs	r5, r5, r1
 80058fa:	4629      	mov	r1, r5
 80058fc:	f7ff ffa6 	bl	800584c <sbrk_aligned>
 8005900:	3001      	adds	r0, #1
 8005902:	d03a      	beq.n	800597a <_malloc_r+0xea>
 8005904:	6823      	ldr	r3, [r4, #0]
 8005906:	442b      	add	r3, r5
 8005908:	6023      	str	r3, [r4, #0]
 800590a:	f8d8 3000 	ldr.w	r3, [r8]
 800590e:	685a      	ldr	r2, [r3, #4]
 8005910:	bb62      	cbnz	r2, 800596c <_malloc_r+0xdc>
 8005912:	f8c8 7000 	str.w	r7, [r8]
 8005916:	e00f      	b.n	8005938 <_malloc_r+0xa8>
 8005918:	6822      	ldr	r2, [r4, #0]
 800591a:	1b52      	subs	r2, r2, r5
 800591c:	d420      	bmi.n	8005960 <_malloc_r+0xd0>
 800591e:	2a0b      	cmp	r2, #11
 8005920:	d917      	bls.n	8005952 <_malloc_r+0xc2>
 8005922:	1961      	adds	r1, r4, r5
 8005924:	42a3      	cmp	r3, r4
 8005926:	6025      	str	r5, [r4, #0]
 8005928:	bf18      	it	ne
 800592a:	6059      	strne	r1, [r3, #4]
 800592c:	6863      	ldr	r3, [r4, #4]
 800592e:	bf08      	it	eq
 8005930:	f8c8 1000 	streq.w	r1, [r8]
 8005934:	5162      	str	r2, [r4, r5]
 8005936:	604b      	str	r3, [r1, #4]
 8005938:	4630      	mov	r0, r6
 800593a:	f000 f82f 	bl	800599c <__malloc_unlock>
 800593e:	f104 000b 	add.w	r0, r4, #11
 8005942:	1d23      	adds	r3, r4, #4
 8005944:	f020 0007 	bic.w	r0, r0, #7
 8005948:	1ac2      	subs	r2, r0, r3
 800594a:	bf1c      	itt	ne
 800594c:	1a1b      	subne	r3, r3, r0
 800594e:	50a3      	strne	r3, [r4, r2]
 8005950:	e7af      	b.n	80058b2 <_malloc_r+0x22>
 8005952:	6862      	ldr	r2, [r4, #4]
 8005954:	42a3      	cmp	r3, r4
 8005956:	bf0c      	ite	eq
 8005958:	f8c8 2000 	streq.w	r2, [r8]
 800595c:	605a      	strne	r2, [r3, #4]
 800595e:	e7eb      	b.n	8005938 <_malloc_r+0xa8>
 8005960:	4623      	mov	r3, r4
 8005962:	6864      	ldr	r4, [r4, #4]
 8005964:	e7ae      	b.n	80058c4 <_malloc_r+0x34>
 8005966:	463c      	mov	r4, r7
 8005968:	687f      	ldr	r7, [r7, #4]
 800596a:	e7b6      	b.n	80058da <_malloc_r+0x4a>
 800596c:	461a      	mov	r2, r3
 800596e:	685b      	ldr	r3, [r3, #4]
 8005970:	42a3      	cmp	r3, r4
 8005972:	d1fb      	bne.n	800596c <_malloc_r+0xdc>
 8005974:	2300      	movs	r3, #0
 8005976:	6053      	str	r3, [r2, #4]
 8005978:	e7de      	b.n	8005938 <_malloc_r+0xa8>
 800597a:	230c      	movs	r3, #12
 800597c:	4630      	mov	r0, r6
 800597e:	6033      	str	r3, [r6, #0]
 8005980:	f000 f80c 	bl	800599c <__malloc_unlock>
 8005984:	e794      	b.n	80058b0 <_malloc_r+0x20>
 8005986:	6005      	str	r5, [r0, #0]
 8005988:	e7d6      	b.n	8005938 <_malloc_r+0xa8>
 800598a:	bf00      	nop
 800598c:	20000630 	.word	0x20000630

08005990 <__malloc_lock>:
 8005990:	4801      	ldr	r0, [pc, #4]	@ (8005998 <__malloc_lock+0x8>)
 8005992:	f7ff bf11 	b.w	80057b8 <__retarget_lock_acquire_recursive>
 8005996:	bf00      	nop
 8005998:	20000628 	.word	0x20000628

0800599c <__malloc_unlock>:
 800599c:	4801      	ldr	r0, [pc, #4]	@ (80059a4 <__malloc_unlock+0x8>)
 800599e:	f7ff bf0c 	b.w	80057ba <__retarget_lock_release_recursive>
 80059a2:	bf00      	nop
 80059a4:	20000628 	.word	0x20000628

080059a8 <__ssputs_r>:
 80059a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80059ac:	461f      	mov	r7, r3
 80059ae:	688e      	ldr	r6, [r1, #8]
 80059b0:	4682      	mov	sl, r0
 80059b2:	42be      	cmp	r6, r7
 80059b4:	460c      	mov	r4, r1
 80059b6:	4690      	mov	r8, r2
 80059b8:	680b      	ldr	r3, [r1, #0]
 80059ba:	d82d      	bhi.n	8005a18 <__ssputs_r+0x70>
 80059bc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80059c0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80059c4:	d026      	beq.n	8005a14 <__ssputs_r+0x6c>
 80059c6:	6965      	ldr	r5, [r4, #20]
 80059c8:	6909      	ldr	r1, [r1, #16]
 80059ca:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80059ce:	eba3 0901 	sub.w	r9, r3, r1
 80059d2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80059d6:	1c7b      	adds	r3, r7, #1
 80059d8:	444b      	add	r3, r9
 80059da:	106d      	asrs	r5, r5, #1
 80059dc:	429d      	cmp	r5, r3
 80059de:	bf38      	it	cc
 80059e0:	461d      	movcc	r5, r3
 80059e2:	0553      	lsls	r3, r2, #21
 80059e4:	d527      	bpl.n	8005a36 <__ssputs_r+0x8e>
 80059e6:	4629      	mov	r1, r5
 80059e8:	f7ff ff52 	bl	8005890 <_malloc_r>
 80059ec:	4606      	mov	r6, r0
 80059ee:	b360      	cbz	r0, 8005a4a <__ssputs_r+0xa2>
 80059f0:	464a      	mov	r2, r9
 80059f2:	6921      	ldr	r1, [r4, #16]
 80059f4:	f000 faf8 	bl	8005fe8 <memcpy>
 80059f8:	89a3      	ldrh	r3, [r4, #12]
 80059fa:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80059fe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005a02:	81a3      	strh	r3, [r4, #12]
 8005a04:	6126      	str	r6, [r4, #16]
 8005a06:	444e      	add	r6, r9
 8005a08:	6026      	str	r6, [r4, #0]
 8005a0a:	463e      	mov	r6, r7
 8005a0c:	6165      	str	r5, [r4, #20]
 8005a0e:	eba5 0509 	sub.w	r5, r5, r9
 8005a12:	60a5      	str	r5, [r4, #8]
 8005a14:	42be      	cmp	r6, r7
 8005a16:	d900      	bls.n	8005a1a <__ssputs_r+0x72>
 8005a18:	463e      	mov	r6, r7
 8005a1a:	4632      	mov	r2, r6
 8005a1c:	4641      	mov	r1, r8
 8005a1e:	6820      	ldr	r0, [r4, #0]
 8005a20:	f000 faaa 	bl	8005f78 <memmove>
 8005a24:	2000      	movs	r0, #0
 8005a26:	68a3      	ldr	r3, [r4, #8]
 8005a28:	1b9b      	subs	r3, r3, r6
 8005a2a:	60a3      	str	r3, [r4, #8]
 8005a2c:	6823      	ldr	r3, [r4, #0]
 8005a2e:	4433      	add	r3, r6
 8005a30:	6023      	str	r3, [r4, #0]
 8005a32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005a36:	462a      	mov	r2, r5
 8005a38:	f000 fae4 	bl	8006004 <_realloc_r>
 8005a3c:	4606      	mov	r6, r0
 8005a3e:	2800      	cmp	r0, #0
 8005a40:	d1e0      	bne.n	8005a04 <__ssputs_r+0x5c>
 8005a42:	4650      	mov	r0, sl
 8005a44:	6921      	ldr	r1, [r4, #16]
 8005a46:	f7ff feb9 	bl	80057bc <_free_r>
 8005a4a:	230c      	movs	r3, #12
 8005a4c:	f8ca 3000 	str.w	r3, [sl]
 8005a50:	89a3      	ldrh	r3, [r4, #12]
 8005a52:	f04f 30ff 	mov.w	r0, #4294967295
 8005a56:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005a5a:	81a3      	strh	r3, [r4, #12]
 8005a5c:	e7e9      	b.n	8005a32 <__ssputs_r+0x8a>
	...

08005a60 <_svfiprintf_r>:
 8005a60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a64:	4698      	mov	r8, r3
 8005a66:	898b      	ldrh	r3, [r1, #12]
 8005a68:	4607      	mov	r7, r0
 8005a6a:	061b      	lsls	r3, r3, #24
 8005a6c:	460d      	mov	r5, r1
 8005a6e:	4614      	mov	r4, r2
 8005a70:	b09d      	sub	sp, #116	@ 0x74
 8005a72:	d510      	bpl.n	8005a96 <_svfiprintf_r+0x36>
 8005a74:	690b      	ldr	r3, [r1, #16]
 8005a76:	b973      	cbnz	r3, 8005a96 <_svfiprintf_r+0x36>
 8005a78:	2140      	movs	r1, #64	@ 0x40
 8005a7a:	f7ff ff09 	bl	8005890 <_malloc_r>
 8005a7e:	6028      	str	r0, [r5, #0]
 8005a80:	6128      	str	r0, [r5, #16]
 8005a82:	b930      	cbnz	r0, 8005a92 <_svfiprintf_r+0x32>
 8005a84:	230c      	movs	r3, #12
 8005a86:	603b      	str	r3, [r7, #0]
 8005a88:	f04f 30ff 	mov.w	r0, #4294967295
 8005a8c:	b01d      	add	sp, #116	@ 0x74
 8005a8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005a92:	2340      	movs	r3, #64	@ 0x40
 8005a94:	616b      	str	r3, [r5, #20]
 8005a96:	2300      	movs	r3, #0
 8005a98:	9309      	str	r3, [sp, #36]	@ 0x24
 8005a9a:	2320      	movs	r3, #32
 8005a9c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005aa0:	2330      	movs	r3, #48	@ 0x30
 8005aa2:	f04f 0901 	mov.w	r9, #1
 8005aa6:	f8cd 800c 	str.w	r8, [sp, #12]
 8005aaa:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8005c44 <_svfiprintf_r+0x1e4>
 8005aae:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005ab2:	4623      	mov	r3, r4
 8005ab4:	469a      	mov	sl, r3
 8005ab6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005aba:	b10a      	cbz	r2, 8005ac0 <_svfiprintf_r+0x60>
 8005abc:	2a25      	cmp	r2, #37	@ 0x25
 8005abe:	d1f9      	bne.n	8005ab4 <_svfiprintf_r+0x54>
 8005ac0:	ebba 0b04 	subs.w	fp, sl, r4
 8005ac4:	d00b      	beq.n	8005ade <_svfiprintf_r+0x7e>
 8005ac6:	465b      	mov	r3, fp
 8005ac8:	4622      	mov	r2, r4
 8005aca:	4629      	mov	r1, r5
 8005acc:	4638      	mov	r0, r7
 8005ace:	f7ff ff6b 	bl	80059a8 <__ssputs_r>
 8005ad2:	3001      	adds	r0, #1
 8005ad4:	f000 80a7 	beq.w	8005c26 <_svfiprintf_r+0x1c6>
 8005ad8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005ada:	445a      	add	r2, fp
 8005adc:	9209      	str	r2, [sp, #36]	@ 0x24
 8005ade:	f89a 3000 	ldrb.w	r3, [sl]
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	f000 809f 	beq.w	8005c26 <_svfiprintf_r+0x1c6>
 8005ae8:	2300      	movs	r3, #0
 8005aea:	f04f 32ff 	mov.w	r2, #4294967295
 8005aee:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005af2:	f10a 0a01 	add.w	sl, sl, #1
 8005af6:	9304      	str	r3, [sp, #16]
 8005af8:	9307      	str	r3, [sp, #28]
 8005afa:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005afe:	931a      	str	r3, [sp, #104]	@ 0x68
 8005b00:	4654      	mov	r4, sl
 8005b02:	2205      	movs	r2, #5
 8005b04:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005b08:	484e      	ldr	r0, [pc, #312]	@ (8005c44 <_svfiprintf_r+0x1e4>)
 8005b0a:	f000 fa5f 	bl	8005fcc <memchr>
 8005b0e:	9a04      	ldr	r2, [sp, #16]
 8005b10:	b9d8      	cbnz	r0, 8005b4a <_svfiprintf_r+0xea>
 8005b12:	06d0      	lsls	r0, r2, #27
 8005b14:	bf44      	itt	mi
 8005b16:	2320      	movmi	r3, #32
 8005b18:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005b1c:	0711      	lsls	r1, r2, #28
 8005b1e:	bf44      	itt	mi
 8005b20:	232b      	movmi	r3, #43	@ 0x2b
 8005b22:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005b26:	f89a 3000 	ldrb.w	r3, [sl]
 8005b2a:	2b2a      	cmp	r3, #42	@ 0x2a
 8005b2c:	d015      	beq.n	8005b5a <_svfiprintf_r+0xfa>
 8005b2e:	4654      	mov	r4, sl
 8005b30:	2000      	movs	r0, #0
 8005b32:	f04f 0c0a 	mov.w	ip, #10
 8005b36:	9a07      	ldr	r2, [sp, #28]
 8005b38:	4621      	mov	r1, r4
 8005b3a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005b3e:	3b30      	subs	r3, #48	@ 0x30
 8005b40:	2b09      	cmp	r3, #9
 8005b42:	d94b      	bls.n	8005bdc <_svfiprintf_r+0x17c>
 8005b44:	b1b0      	cbz	r0, 8005b74 <_svfiprintf_r+0x114>
 8005b46:	9207      	str	r2, [sp, #28]
 8005b48:	e014      	b.n	8005b74 <_svfiprintf_r+0x114>
 8005b4a:	eba0 0308 	sub.w	r3, r0, r8
 8005b4e:	fa09 f303 	lsl.w	r3, r9, r3
 8005b52:	4313      	orrs	r3, r2
 8005b54:	46a2      	mov	sl, r4
 8005b56:	9304      	str	r3, [sp, #16]
 8005b58:	e7d2      	b.n	8005b00 <_svfiprintf_r+0xa0>
 8005b5a:	9b03      	ldr	r3, [sp, #12]
 8005b5c:	1d19      	adds	r1, r3, #4
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	9103      	str	r1, [sp, #12]
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	bfbb      	ittet	lt
 8005b66:	425b      	neglt	r3, r3
 8005b68:	f042 0202 	orrlt.w	r2, r2, #2
 8005b6c:	9307      	strge	r3, [sp, #28]
 8005b6e:	9307      	strlt	r3, [sp, #28]
 8005b70:	bfb8      	it	lt
 8005b72:	9204      	strlt	r2, [sp, #16]
 8005b74:	7823      	ldrb	r3, [r4, #0]
 8005b76:	2b2e      	cmp	r3, #46	@ 0x2e
 8005b78:	d10a      	bne.n	8005b90 <_svfiprintf_r+0x130>
 8005b7a:	7863      	ldrb	r3, [r4, #1]
 8005b7c:	2b2a      	cmp	r3, #42	@ 0x2a
 8005b7e:	d132      	bne.n	8005be6 <_svfiprintf_r+0x186>
 8005b80:	9b03      	ldr	r3, [sp, #12]
 8005b82:	3402      	adds	r4, #2
 8005b84:	1d1a      	adds	r2, r3, #4
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	9203      	str	r2, [sp, #12]
 8005b8a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005b8e:	9305      	str	r3, [sp, #20]
 8005b90:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8005c48 <_svfiprintf_r+0x1e8>
 8005b94:	2203      	movs	r2, #3
 8005b96:	4650      	mov	r0, sl
 8005b98:	7821      	ldrb	r1, [r4, #0]
 8005b9a:	f000 fa17 	bl	8005fcc <memchr>
 8005b9e:	b138      	cbz	r0, 8005bb0 <_svfiprintf_r+0x150>
 8005ba0:	2240      	movs	r2, #64	@ 0x40
 8005ba2:	9b04      	ldr	r3, [sp, #16]
 8005ba4:	eba0 000a 	sub.w	r0, r0, sl
 8005ba8:	4082      	lsls	r2, r0
 8005baa:	4313      	orrs	r3, r2
 8005bac:	3401      	adds	r4, #1
 8005bae:	9304      	str	r3, [sp, #16]
 8005bb0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005bb4:	2206      	movs	r2, #6
 8005bb6:	4825      	ldr	r0, [pc, #148]	@ (8005c4c <_svfiprintf_r+0x1ec>)
 8005bb8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005bbc:	f000 fa06 	bl	8005fcc <memchr>
 8005bc0:	2800      	cmp	r0, #0
 8005bc2:	d036      	beq.n	8005c32 <_svfiprintf_r+0x1d2>
 8005bc4:	4b22      	ldr	r3, [pc, #136]	@ (8005c50 <_svfiprintf_r+0x1f0>)
 8005bc6:	bb1b      	cbnz	r3, 8005c10 <_svfiprintf_r+0x1b0>
 8005bc8:	9b03      	ldr	r3, [sp, #12]
 8005bca:	3307      	adds	r3, #7
 8005bcc:	f023 0307 	bic.w	r3, r3, #7
 8005bd0:	3308      	adds	r3, #8
 8005bd2:	9303      	str	r3, [sp, #12]
 8005bd4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005bd6:	4433      	add	r3, r6
 8005bd8:	9309      	str	r3, [sp, #36]	@ 0x24
 8005bda:	e76a      	b.n	8005ab2 <_svfiprintf_r+0x52>
 8005bdc:	460c      	mov	r4, r1
 8005bde:	2001      	movs	r0, #1
 8005be0:	fb0c 3202 	mla	r2, ip, r2, r3
 8005be4:	e7a8      	b.n	8005b38 <_svfiprintf_r+0xd8>
 8005be6:	2300      	movs	r3, #0
 8005be8:	f04f 0c0a 	mov.w	ip, #10
 8005bec:	4619      	mov	r1, r3
 8005bee:	3401      	adds	r4, #1
 8005bf0:	9305      	str	r3, [sp, #20]
 8005bf2:	4620      	mov	r0, r4
 8005bf4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005bf8:	3a30      	subs	r2, #48	@ 0x30
 8005bfa:	2a09      	cmp	r2, #9
 8005bfc:	d903      	bls.n	8005c06 <_svfiprintf_r+0x1a6>
 8005bfe:	2b00      	cmp	r3, #0
 8005c00:	d0c6      	beq.n	8005b90 <_svfiprintf_r+0x130>
 8005c02:	9105      	str	r1, [sp, #20]
 8005c04:	e7c4      	b.n	8005b90 <_svfiprintf_r+0x130>
 8005c06:	4604      	mov	r4, r0
 8005c08:	2301      	movs	r3, #1
 8005c0a:	fb0c 2101 	mla	r1, ip, r1, r2
 8005c0e:	e7f0      	b.n	8005bf2 <_svfiprintf_r+0x192>
 8005c10:	ab03      	add	r3, sp, #12
 8005c12:	9300      	str	r3, [sp, #0]
 8005c14:	462a      	mov	r2, r5
 8005c16:	4638      	mov	r0, r7
 8005c18:	4b0e      	ldr	r3, [pc, #56]	@ (8005c54 <_svfiprintf_r+0x1f4>)
 8005c1a:	a904      	add	r1, sp, #16
 8005c1c:	f3af 8000 	nop.w
 8005c20:	1c42      	adds	r2, r0, #1
 8005c22:	4606      	mov	r6, r0
 8005c24:	d1d6      	bne.n	8005bd4 <_svfiprintf_r+0x174>
 8005c26:	89ab      	ldrh	r3, [r5, #12]
 8005c28:	065b      	lsls	r3, r3, #25
 8005c2a:	f53f af2d 	bmi.w	8005a88 <_svfiprintf_r+0x28>
 8005c2e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005c30:	e72c      	b.n	8005a8c <_svfiprintf_r+0x2c>
 8005c32:	ab03      	add	r3, sp, #12
 8005c34:	9300      	str	r3, [sp, #0]
 8005c36:	462a      	mov	r2, r5
 8005c38:	4638      	mov	r0, r7
 8005c3a:	4b06      	ldr	r3, [pc, #24]	@ (8005c54 <_svfiprintf_r+0x1f4>)
 8005c3c:	a904      	add	r1, sp, #16
 8005c3e:	f000 f87d 	bl	8005d3c <_printf_i>
 8005c42:	e7ed      	b.n	8005c20 <_svfiprintf_r+0x1c0>
 8005c44:	080069be 	.word	0x080069be
 8005c48:	080069c4 	.word	0x080069c4
 8005c4c:	080069c8 	.word	0x080069c8
 8005c50:	00000000 	.word	0x00000000
 8005c54:	080059a9 	.word	0x080059a9

08005c58 <_printf_common>:
 8005c58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005c5c:	4616      	mov	r6, r2
 8005c5e:	4698      	mov	r8, r3
 8005c60:	688a      	ldr	r2, [r1, #8]
 8005c62:	690b      	ldr	r3, [r1, #16]
 8005c64:	4607      	mov	r7, r0
 8005c66:	4293      	cmp	r3, r2
 8005c68:	bfb8      	it	lt
 8005c6a:	4613      	movlt	r3, r2
 8005c6c:	6033      	str	r3, [r6, #0]
 8005c6e:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005c72:	460c      	mov	r4, r1
 8005c74:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005c78:	b10a      	cbz	r2, 8005c7e <_printf_common+0x26>
 8005c7a:	3301      	adds	r3, #1
 8005c7c:	6033      	str	r3, [r6, #0]
 8005c7e:	6823      	ldr	r3, [r4, #0]
 8005c80:	0699      	lsls	r1, r3, #26
 8005c82:	bf42      	ittt	mi
 8005c84:	6833      	ldrmi	r3, [r6, #0]
 8005c86:	3302      	addmi	r3, #2
 8005c88:	6033      	strmi	r3, [r6, #0]
 8005c8a:	6825      	ldr	r5, [r4, #0]
 8005c8c:	f015 0506 	ands.w	r5, r5, #6
 8005c90:	d106      	bne.n	8005ca0 <_printf_common+0x48>
 8005c92:	f104 0a19 	add.w	sl, r4, #25
 8005c96:	68e3      	ldr	r3, [r4, #12]
 8005c98:	6832      	ldr	r2, [r6, #0]
 8005c9a:	1a9b      	subs	r3, r3, r2
 8005c9c:	42ab      	cmp	r3, r5
 8005c9e:	dc2b      	bgt.n	8005cf8 <_printf_common+0xa0>
 8005ca0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005ca4:	6822      	ldr	r2, [r4, #0]
 8005ca6:	3b00      	subs	r3, #0
 8005ca8:	bf18      	it	ne
 8005caa:	2301      	movne	r3, #1
 8005cac:	0692      	lsls	r2, r2, #26
 8005cae:	d430      	bmi.n	8005d12 <_printf_common+0xba>
 8005cb0:	4641      	mov	r1, r8
 8005cb2:	4638      	mov	r0, r7
 8005cb4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005cb8:	47c8      	blx	r9
 8005cba:	3001      	adds	r0, #1
 8005cbc:	d023      	beq.n	8005d06 <_printf_common+0xae>
 8005cbe:	6823      	ldr	r3, [r4, #0]
 8005cc0:	6922      	ldr	r2, [r4, #16]
 8005cc2:	f003 0306 	and.w	r3, r3, #6
 8005cc6:	2b04      	cmp	r3, #4
 8005cc8:	bf14      	ite	ne
 8005cca:	2500      	movne	r5, #0
 8005ccc:	6833      	ldreq	r3, [r6, #0]
 8005cce:	f04f 0600 	mov.w	r6, #0
 8005cd2:	bf08      	it	eq
 8005cd4:	68e5      	ldreq	r5, [r4, #12]
 8005cd6:	f104 041a 	add.w	r4, r4, #26
 8005cda:	bf08      	it	eq
 8005cdc:	1aed      	subeq	r5, r5, r3
 8005cde:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8005ce2:	bf08      	it	eq
 8005ce4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005ce8:	4293      	cmp	r3, r2
 8005cea:	bfc4      	itt	gt
 8005cec:	1a9b      	subgt	r3, r3, r2
 8005cee:	18ed      	addgt	r5, r5, r3
 8005cf0:	42b5      	cmp	r5, r6
 8005cf2:	d11a      	bne.n	8005d2a <_printf_common+0xd2>
 8005cf4:	2000      	movs	r0, #0
 8005cf6:	e008      	b.n	8005d0a <_printf_common+0xb2>
 8005cf8:	2301      	movs	r3, #1
 8005cfa:	4652      	mov	r2, sl
 8005cfc:	4641      	mov	r1, r8
 8005cfe:	4638      	mov	r0, r7
 8005d00:	47c8      	blx	r9
 8005d02:	3001      	adds	r0, #1
 8005d04:	d103      	bne.n	8005d0e <_printf_common+0xb6>
 8005d06:	f04f 30ff 	mov.w	r0, #4294967295
 8005d0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005d0e:	3501      	adds	r5, #1
 8005d10:	e7c1      	b.n	8005c96 <_printf_common+0x3e>
 8005d12:	2030      	movs	r0, #48	@ 0x30
 8005d14:	18e1      	adds	r1, r4, r3
 8005d16:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005d1a:	1c5a      	adds	r2, r3, #1
 8005d1c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005d20:	4422      	add	r2, r4
 8005d22:	3302      	adds	r3, #2
 8005d24:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005d28:	e7c2      	b.n	8005cb0 <_printf_common+0x58>
 8005d2a:	2301      	movs	r3, #1
 8005d2c:	4622      	mov	r2, r4
 8005d2e:	4641      	mov	r1, r8
 8005d30:	4638      	mov	r0, r7
 8005d32:	47c8      	blx	r9
 8005d34:	3001      	adds	r0, #1
 8005d36:	d0e6      	beq.n	8005d06 <_printf_common+0xae>
 8005d38:	3601      	adds	r6, #1
 8005d3a:	e7d9      	b.n	8005cf0 <_printf_common+0x98>

08005d3c <_printf_i>:
 8005d3c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005d40:	7e0f      	ldrb	r7, [r1, #24]
 8005d42:	4691      	mov	r9, r2
 8005d44:	2f78      	cmp	r7, #120	@ 0x78
 8005d46:	4680      	mov	r8, r0
 8005d48:	460c      	mov	r4, r1
 8005d4a:	469a      	mov	sl, r3
 8005d4c:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005d4e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005d52:	d807      	bhi.n	8005d64 <_printf_i+0x28>
 8005d54:	2f62      	cmp	r7, #98	@ 0x62
 8005d56:	d80a      	bhi.n	8005d6e <_printf_i+0x32>
 8005d58:	2f00      	cmp	r7, #0
 8005d5a:	f000 80d1 	beq.w	8005f00 <_printf_i+0x1c4>
 8005d5e:	2f58      	cmp	r7, #88	@ 0x58
 8005d60:	f000 80b8 	beq.w	8005ed4 <_printf_i+0x198>
 8005d64:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005d68:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005d6c:	e03a      	b.n	8005de4 <_printf_i+0xa8>
 8005d6e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005d72:	2b15      	cmp	r3, #21
 8005d74:	d8f6      	bhi.n	8005d64 <_printf_i+0x28>
 8005d76:	a101      	add	r1, pc, #4	@ (adr r1, 8005d7c <_printf_i+0x40>)
 8005d78:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005d7c:	08005dd5 	.word	0x08005dd5
 8005d80:	08005de9 	.word	0x08005de9
 8005d84:	08005d65 	.word	0x08005d65
 8005d88:	08005d65 	.word	0x08005d65
 8005d8c:	08005d65 	.word	0x08005d65
 8005d90:	08005d65 	.word	0x08005d65
 8005d94:	08005de9 	.word	0x08005de9
 8005d98:	08005d65 	.word	0x08005d65
 8005d9c:	08005d65 	.word	0x08005d65
 8005da0:	08005d65 	.word	0x08005d65
 8005da4:	08005d65 	.word	0x08005d65
 8005da8:	08005ee7 	.word	0x08005ee7
 8005dac:	08005e13 	.word	0x08005e13
 8005db0:	08005ea1 	.word	0x08005ea1
 8005db4:	08005d65 	.word	0x08005d65
 8005db8:	08005d65 	.word	0x08005d65
 8005dbc:	08005f09 	.word	0x08005f09
 8005dc0:	08005d65 	.word	0x08005d65
 8005dc4:	08005e13 	.word	0x08005e13
 8005dc8:	08005d65 	.word	0x08005d65
 8005dcc:	08005d65 	.word	0x08005d65
 8005dd0:	08005ea9 	.word	0x08005ea9
 8005dd4:	6833      	ldr	r3, [r6, #0]
 8005dd6:	1d1a      	adds	r2, r3, #4
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	6032      	str	r2, [r6, #0]
 8005ddc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005de0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005de4:	2301      	movs	r3, #1
 8005de6:	e09c      	b.n	8005f22 <_printf_i+0x1e6>
 8005de8:	6833      	ldr	r3, [r6, #0]
 8005dea:	6820      	ldr	r0, [r4, #0]
 8005dec:	1d19      	adds	r1, r3, #4
 8005dee:	6031      	str	r1, [r6, #0]
 8005df0:	0606      	lsls	r6, r0, #24
 8005df2:	d501      	bpl.n	8005df8 <_printf_i+0xbc>
 8005df4:	681d      	ldr	r5, [r3, #0]
 8005df6:	e003      	b.n	8005e00 <_printf_i+0xc4>
 8005df8:	0645      	lsls	r5, r0, #25
 8005dfa:	d5fb      	bpl.n	8005df4 <_printf_i+0xb8>
 8005dfc:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005e00:	2d00      	cmp	r5, #0
 8005e02:	da03      	bge.n	8005e0c <_printf_i+0xd0>
 8005e04:	232d      	movs	r3, #45	@ 0x2d
 8005e06:	426d      	negs	r5, r5
 8005e08:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005e0c:	230a      	movs	r3, #10
 8005e0e:	4858      	ldr	r0, [pc, #352]	@ (8005f70 <_printf_i+0x234>)
 8005e10:	e011      	b.n	8005e36 <_printf_i+0xfa>
 8005e12:	6821      	ldr	r1, [r4, #0]
 8005e14:	6833      	ldr	r3, [r6, #0]
 8005e16:	0608      	lsls	r0, r1, #24
 8005e18:	f853 5b04 	ldr.w	r5, [r3], #4
 8005e1c:	d402      	bmi.n	8005e24 <_printf_i+0xe8>
 8005e1e:	0649      	lsls	r1, r1, #25
 8005e20:	bf48      	it	mi
 8005e22:	b2ad      	uxthmi	r5, r5
 8005e24:	2f6f      	cmp	r7, #111	@ 0x6f
 8005e26:	6033      	str	r3, [r6, #0]
 8005e28:	bf14      	ite	ne
 8005e2a:	230a      	movne	r3, #10
 8005e2c:	2308      	moveq	r3, #8
 8005e2e:	4850      	ldr	r0, [pc, #320]	@ (8005f70 <_printf_i+0x234>)
 8005e30:	2100      	movs	r1, #0
 8005e32:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005e36:	6866      	ldr	r6, [r4, #4]
 8005e38:	2e00      	cmp	r6, #0
 8005e3a:	60a6      	str	r6, [r4, #8]
 8005e3c:	db05      	blt.n	8005e4a <_printf_i+0x10e>
 8005e3e:	6821      	ldr	r1, [r4, #0]
 8005e40:	432e      	orrs	r6, r5
 8005e42:	f021 0104 	bic.w	r1, r1, #4
 8005e46:	6021      	str	r1, [r4, #0]
 8005e48:	d04b      	beq.n	8005ee2 <_printf_i+0x1a6>
 8005e4a:	4616      	mov	r6, r2
 8005e4c:	fbb5 f1f3 	udiv	r1, r5, r3
 8005e50:	fb03 5711 	mls	r7, r3, r1, r5
 8005e54:	5dc7      	ldrb	r7, [r0, r7]
 8005e56:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005e5a:	462f      	mov	r7, r5
 8005e5c:	42bb      	cmp	r3, r7
 8005e5e:	460d      	mov	r5, r1
 8005e60:	d9f4      	bls.n	8005e4c <_printf_i+0x110>
 8005e62:	2b08      	cmp	r3, #8
 8005e64:	d10b      	bne.n	8005e7e <_printf_i+0x142>
 8005e66:	6823      	ldr	r3, [r4, #0]
 8005e68:	07df      	lsls	r7, r3, #31
 8005e6a:	d508      	bpl.n	8005e7e <_printf_i+0x142>
 8005e6c:	6923      	ldr	r3, [r4, #16]
 8005e6e:	6861      	ldr	r1, [r4, #4]
 8005e70:	4299      	cmp	r1, r3
 8005e72:	bfde      	ittt	le
 8005e74:	2330      	movle	r3, #48	@ 0x30
 8005e76:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005e7a:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005e7e:	1b92      	subs	r2, r2, r6
 8005e80:	6122      	str	r2, [r4, #16]
 8005e82:	464b      	mov	r3, r9
 8005e84:	4621      	mov	r1, r4
 8005e86:	4640      	mov	r0, r8
 8005e88:	f8cd a000 	str.w	sl, [sp]
 8005e8c:	aa03      	add	r2, sp, #12
 8005e8e:	f7ff fee3 	bl	8005c58 <_printf_common>
 8005e92:	3001      	adds	r0, #1
 8005e94:	d14a      	bne.n	8005f2c <_printf_i+0x1f0>
 8005e96:	f04f 30ff 	mov.w	r0, #4294967295
 8005e9a:	b004      	add	sp, #16
 8005e9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005ea0:	6823      	ldr	r3, [r4, #0]
 8005ea2:	f043 0320 	orr.w	r3, r3, #32
 8005ea6:	6023      	str	r3, [r4, #0]
 8005ea8:	2778      	movs	r7, #120	@ 0x78
 8005eaa:	4832      	ldr	r0, [pc, #200]	@ (8005f74 <_printf_i+0x238>)
 8005eac:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005eb0:	6823      	ldr	r3, [r4, #0]
 8005eb2:	6831      	ldr	r1, [r6, #0]
 8005eb4:	061f      	lsls	r7, r3, #24
 8005eb6:	f851 5b04 	ldr.w	r5, [r1], #4
 8005eba:	d402      	bmi.n	8005ec2 <_printf_i+0x186>
 8005ebc:	065f      	lsls	r7, r3, #25
 8005ebe:	bf48      	it	mi
 8005ec0:	b2ad      	uxthmi	r5, r5
 8005ec2:	6031      	str	r1, [r6, #0]
 8005ec4:	07d9      	lsls	r1, r3, #31
 8005ec6:	bf44      	itt	mi
 8005ec8:	f043 0320 	orrmi.w	r3, r3, #32
 8005ecc:	6023      	strmi	r3, [r4, #0]
 8005ece:	b11d      	cbz	r5, 8005ed8 <_printf_i+0x19c>
 8005ed0:	2310      	movs	r3, #16
 8005ed2:	e7ad      	b.n	8005e30 <_printf_i+0xf4>
 8005ed4:	4826      	ldr	r0, [pc, #152]	@ (8005f70 <_printf_i+0x234>)
 8005ed6:	e7e9      	b.n	8005eac <_printf_i+0x170>
 8005ed8:	6823      	ldr	r3, [r4, #0]
 8005eda:	f023 0320 	bic.w	r3, r3, #32
 8005ede:	6023      	str	r3, [r4, #0]
 8005ee0:	e7f6      	b.n	8005ed0 <_printf_i+0x194>
 8005ee2:	4616      	mov	r6, r2
 8005ee4:	e7bd      	b.n	8005e62 <_printf_i+0x126>
 8005ee6:	6833      	ldr	r3, [r6, #0]
 8005ee8:	6825      	ldr	r5, [r4, #0]
 8005eea:	1d18      	adds	r0, r3, #4
 8005eec:	6961      	ldr	r1, [r4, #20]
 8005eee:	6030      	str	r0, [r6, #0]
 8005ef0:	062e      	lsls	r6, r5, #24
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	d501      	bpl.n	8005efa <_printf_i+0x1be>
 8005ef6:	6019      	str	r1, [r3, #0]
 8005ef8:	e002      	b.n	8005f00 <_printf_i+0x1c4>
 8005efa:	0668      	lsls	r0, r5, #25
 8005efc:	d5fb      	bpl.n	8005ef6 <_printf_i+0x1ba>
 8005efe:	8019      	strh	r1, [r3, #0]
 8005f00:	2300      	movs	r3, #0
 8005f02:	4616      	mov	r6, r2
 8005f04:	6123      	str	r3, [r4, #16]
 8005f06:	e7bc      	b.n	8005e82 <_printf_i+0x146>
 8005f08:	6833      	ldr	r3, [r6, #0]
 8005f0a:	2100      	movs	r1, #0
 8005f0c:	1d1a      	adds	r2, r3, #4
 8005f0e:	6032      	str	r2, [r6, #0]
 8005f10:	681e      	ldr	r6, [r3, #0]
 8005f12:	6862      	ldr	r2, [r4, #4]
 8005f14:	4630      	mov	r0, r6
 8005f16:	f000 f859 	bl	8005fcc <memchr>
 8005f1a:	b108      	cbz	r0, 8005f20 <_printf_i+0x1e4>
 8005f1c:	1b80      	subs	r0, r0, r6
 8005f1e:	6060      	str	r0, [r4, #4]
 8005f20:	6863      	ldr	r3, [r4, #4]
 8005f22:	6123      	str	r3, [r4, #16]
 8005f24:	2300      	movs	r3, #0
 8005f26:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005f2a:	e7aa      	b.n	8005e82 <_printf_i+0x146>
 8005f2c:	4632      	mov	r2, r6
 8005f2e:	4649      	mov	r1, r9
 8005f30:	4640      	mov	r0, r8
 8005f32:	6923      	ldr	r3, [r4, #16]
 8005f34:	47d0      	blx	sl
 8005f36:	3001      	adds	r0, #1
 8005f38:	d0ad      	beq.n	8005e96 <_printf_i+0x15a>
 8005f3a:	6823      	ldr	r3, [r4, #0]
 8005f3c:	079b      	lsls	r3, r3, #30
 8005f3e:	d413      	bmi.n	8005f68 <_printf_i+0x22c>
 8005f40:	68e0      	ldr	r0, [r4, #12]
 8005f42:	9b03      	ldr	r3, [sp, #12]
 8005f44:	4298      	cmp	r0, r3
 8005f46:	bfb8      	it	lt
 8005f48:	4618      	movlt	r0, r3
 8005f4a:	e7a6      	b.n	8005e9a <_printf_i+0x15e>
 8005f4c:	2301      	movs	r3, #1
 8005f4e:	4632      	mov	r2, r6
 8005f50:	4649      	mov	r1, r9
 8005f52:	4640      	mov	r0, r8
 8005f54:	47d0      	blx	sl
 8005f56:	3001      	adds	r0, #1
 8005f58:	d09d      	beq.n	8005e96 <_printf_i+0x15a>
 8005f5a:	3501      	adds	r5, #1
 8005f5c:	68e3      	ldr	r3, [r4, #12]
 8005f5e:	9903      	ldr	r1, [sp, #12]
 8005f60:	1a5b      	subs	r3, r3, r1
 8005f62:	42ab      	cmp	r3, r5
 8005f64:	dcf2      	bgt.n	8005f4c <_printf_i+0x210>
 8005f66:	e7eb      	b.n	8005f40 <_printf_i+0x204>
 8005f68:	2500      	movs	r5, #0
 8005f6a:	f104 0619 	add.w	r6, r4, #25
 8005f6e:	e7f5      	b.n	8005f5c <_printf_i+0x220>
 8005f70:	080069cf 	.word	0x080069cf
 8005f74:	080069e0 	.word	0x080069e0

08005f78 <memmove>:
 8005f78:	4288      	cmp	r0, r1
 8005f7a:	b510      	push	{r4, lr}
 8005f7c:	eb01 0402 	add.w	r4, r1, r2
 8005f80:	d902      	bls.n	8005f88 <memmove+0x10>
 8005f82:	4284      	cmp	r4, r0
 8005f84:	4623      	mov	r3, r4
 8005f86:	d807      	bhi.n	8005f98 <memmove+0x20>
 8005f88:	1e43      	subs	r3, r0, #1
 8005f8a:	42a1      	cmp	r1, r4
 8005f8c:	d008      	beq.n	8005fa0 <memmove+0x28>
 8005f8e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005f92:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005f96:	e7f8      	b.n	8005f8a <memmove+0x12>
 8005f98:	4601      	mov	r1, r0
 8005f9a:	4402      	add	r2, r0
 8005f9c:	428a      	cmp	r2, r1
 8005f9e:	d100      	bne.n	8005fa2 <memmove+0x2a>
 8005fa0:	bd10      	pop	{r4, pc}
 8005fa2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005fa6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005faa:	e7f7      	b.n	8005f9c <memmove+0x24>

08005fac <_sbrk_r>:
 8005fac:	b538      	push	{r3, r4, r5, lr}
 8005fae:	2300      	movs	r3, #0
 8005fb0:	4d05      	ldr	r5, [pc, #20]	@ (8005fc8 <_sbrk_r+0x1c>)
 8005fb2:	4604      	mov	r4, r0
 8005fb4:	4608      	mov	r0, r1
 8005fb6:	602b      	str	r3, [r5, #0]
 8005fb8:	f7fb f934 	bl	8001224 <_sbrk>
 8005fbc:	1c43      	adds	r3, r0, #1
 8005fbe:	d102      	bne.n	8005fc6 <_sbrk_r+0x1a>
 8005fc0:	682b      	ldr	r3, [r5, #0]
 8005fc2:	b103      	cbz	r3, 8005fc6 <_sbrk_r+0x1a>
 8005fc4:	6023      	str	r3, [r4, #0]
 8005fc6:	bd38      	pop	{r3, r4, r5, pc}
 8005fc8:	20000624 	.word	0x20000624

08005fcc <memchr>:
 8005fcc:	4603      	mov	r3, r0
 8005fce:	b510      	push	{r4, lr}
 8005fd0:	b2c9      	uxtb	r1, r1
 8005fd2:	4402      	add	r2, r0
 8005fd4:	4293      	cmp	r3, r2
 8005fd6:	4618      	mov	r0, r3
 8005fd8:	d101      	bne.n	8005fde <memchr+0x12>
 8005fda:	2000      	movs	r0, #0
 8005fdc:	e003      	b.n	8005fe6 <memchr+0x1a>
 8005fde:	7804      	ldrb	r4, [r0, #0]
 8005fe0:	3301      	adds	r3, #1
 8005fe2:	428c      	cmp	r4, r1
 8005fe4:	d1f6      	bne.n	8005fd4 <memchr+0x8>
 8005fe6:	bd10      	pop	{r4, pc}

08005fe8 <memcpy>:
 8005fe8:	440a      	add	r2, r1
 8005fea:	4291      	cmp	r1, r2
 8005fec:	f100 33ff 	add.w	r3, r0, #4294967295
 8005ff0:	d100      	bne.n	8005ff4 <memcpy+0xc>
 8005ff2:	4770      	bx	lr
 8005ff4:	b510      	push	{r4, lr}
 8005ff6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005ffa:	4291      	cmp	r1, r2
 8005ffc:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006000:	d1f9      	bne.n	8005ff6 <memcpy+0xe>
 8006002:	bd10      	pop	{r4, pc}

08006004 <_realloc_r>:
 8006004:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006008:	4607      	mov	r7, r0
 800600a:	4614      	mov	r4, r2
 800600c:	460d      	mov	r5, r1
 800600e:	b921      	cbnz	r1, 800601a <_realloc_r+0x16>
 8006010:	4611      	mov	r1, r2
 8006012:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006016:	f7ff bc3b 	b.w	8005890 <_malloc_r>
 800601a:	b92a      	cbnz	r2, 8006028 <_realloc_r+0x24>
 800601c:	f7ff fbce 	bl	80057bc <_free_r>
 8006020:	4625      	mov	r5, r4
 8006022:	4628      	mov	r0, r5
 8006024:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006028:	f000 f81a 	bl	8006060 <_malloc_usable_size_r>
 800602c:	4284      	cmp	r4, r0
 800602e:	4606      	mov	r6, r0
 8006030:	d802      	bhi.n	8006038 <_realloc_r+0x34>
 8006032:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8006036:	d8f4      	bhi.n	8006022 <_realloc_r+0x1e>
 8006038:	4621      	mov	r1, r4
 800603a:	4638      	mov	r0, r7
 800603c:	f7ff fc28 	bl	8005890 <_malloc_r>
 8006040:	4680      	mov	r8, r0
 8006042:	b908      	cbnz	r0, 8006048 <_realloc_r+0x44>
 8006044:	4645      	mov	r5, r8
 8006046:	e7ec      	b.n	8006022 <_realloc_r+0x1e>
 8006048:	42b4      	cmp	r4, r6
 800604a:	4622      	mov	r2, r4
 800604c:	4629      	mov	r1, r5
 800604e:	bf28      	it	cs
 8006050:	4632      	movcs	r2, r6
 8006052:	f7ff ffc9 	bl	8005fe8 <memcpy>
 8006056:	4629      	mov	r1, r5
 8006058:	4638      	mov	r0, r7
 800605a:	f7ff fbaf 	bl	80057bc <_free_r>
 800605e:	e7f1      	b.n	8006044 <_realloc_r+0x40>

08006060 <_malloc_usable_size_r>:
 8006060:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006064:	1f18      	subs	r0, r3, #4
 8006066:	2b00      	cmp	r3, #0
 8006068:	bfbc      	itt	lt
 800606a:	580b      	ldrlt	r3, [r1, r0]
 800606c:	18c0      	addlt	r0, r0, r3
 800606e:	4770      	bx	lr

08006070 <sqrtf>:
 8006070:	b538      	push	{r3, r4, r5, lr}
 8006072:	4605      	mov	r5, r0
 8006074:	f000 f816 	bl	80060a4 <__ieee754_sqrtf>
 8006078:	4629      	mov	r1, r5
 800607a:	4604      	mov	r4, r0
 800607c:	4628      	mov	r0, r5
 800607e:	f7fa fb39 	bl	80006f4 <__aeabi_fcmpun>
 8006082:	b968      	cbnz	r0, 80060a0 <sqrtf+0x30>
 8006084:	2100      	movs	r1, #0
 8006086:	4628      	mov	r0, r5
 8006088:	f7fa fb0c 	bl	80006a4 <__aeabi_fcmplt>
 800608c:	b140      	cbz	r0, 80060a0 <sqrtf+0x30>
 800608e:	f7ff fb69 	bl	8005764 <__errno>
 8006092:	2321      	movs	r3, #33	@ 0x21
 8006094:	2100      	movs	r1, #0
 8006096:	6003      	str	r3, [r0, #0]
 8006098:	4608      	mov	r0, r1
 800609a:	f7fa fa19 	bl	80004d0 <__aeabi_fdiv>
 800609e:	4604      	mov	r4, r0
 80060a0:	4620      	mov	r0, r4
 80060a2:	bd38      	pop	{r3, r4, r5, pc}

080060a4 <__ieee754_sqrtf>:
 80060a4:	f020 4200 	bic.w	r2, r0, #2147483648	@ 0x80000000
 80060a8:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 80060ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80060b0:	4603      	mov	r3, r0
 80060b2:	4604      	mov	r4, r0
 80060b4:	d30a      	bcc.n	80060cc <__ieee754_sqrtf+0x28>
 80060b6:	4601      	mov	r1, r0
 80060b8:	f7fa f956 	bl	8000368 <__aeabi_fmul>
 80060bc:	4601      	mov	r1, r0
 80060be:	4620      	mov	r0, r4
 80060c0:	f7fa f84a 	bl	8000158 <__addsf3>
 80060c4:	4604      	mov	r4, r0
 80060c6:	4620      	mov	r0, r4
 80060c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80060cc:	2a00      	cmp	r2, #0
 80060ce:	d0fa      	beq.n	80060c6 <__ieee754_sqrtf+0x22>
 80060d0:	2800      	cmp	r0, #0
 80060d2:	da06      	bge.n	80060e2 <__ieee754_sqrtf+0x3e>
 80060d4:	4601      	mov	r1, r0
 80060d6:	f7fa f83d 	bl	8000154 <__aeabi_fsub>
 80060da:	4601      	mov	r1, r0
 80060dc:	f7fa f9f8 	bl	80004d0 <__aeabi_fdiv>
 80060e0:	e7f0      	b.n	80060c4 <__ieee754_sqrtf+0x20>
 80060e2:	f010 41ff 	ands.w	r1, r0, #2139095040	@ 0x7f800000
 80060e6:	d03c      	beq.n	8006162 <__ieee754_sqrtf+0xbe>
 80060e8:	15c2      	asrs	r2, r0, #23
 80060ea:	2400      	movs	r4, #0
 80060ec:	2019      	movs	r0, #25
 80060ee:	4626      	mov	r6, r4
 80060f0:	f04f 7180 	mov.w	r1, #16777216	@ 0x1000000
 80060f4:	f3c3 0316 	ubfx	r3, r3, #0, #23
 80060f8:	f1a2 057f 	sub.w	r5, r2, #127	@ 0x7f
 80060fc:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8006100:	07d2      	lsls	r2, r2, #31
 8006102:	bf58      	it	pl
 8006104:	005b      	lslpl	r3, r3, #1
 8006106:	106d      	asrs	r5, r5, #1
 8006108:	005b      	lsls	r3, r3, #1
 800610a:	1872      	adds	r2, r6, r1
 800610c:	429a      	cmp	r2, r3
 800610e:	bfcf      	iteee	gt
 8006110:	461a      	movgt	r2, r3
 8006112:	1856      	addle	r6, r2, r1
 8006114:	1864      	addle	r4, r4, r1
 8006116:	1a9a      	suble	r2, r3, r2
 8006118:	3801      	subs	r0, #1
 800611a:	ea4f 0342 	mov.w	r3, r2, lsl #1
 800611e:	ea4f 0151 	mov.w	r1, r1, lsr #1
 8006122:	d1f2      	bne.n	800610a <__ieee754_sqrtf+0x66>
 8006124:	b1ba      	cbz	r2, 8006156 <__ieee754_sqrtf+0xb2>
 8006126:	4e15      	ldr	r6, [pc, #84]	@ (800617c <__ieee754_sqrtf+0xd8>)
 8006128:	4f15      	ldr	r7, [pc, #84]	@ (8006180 <__ieee754_sqrtf+0xdc>)
 800612a:	6830      	ldr	r0, [r6, #0]
 800612c:	6839      	ldr	r1, [r7, #0]
 800612e:	f7fa f811 	bl	8000154 <__aeabi_fsub>
 8006132:	f8d6 8000 	ldr.w	r8, [r6]
 8006136:	4601      	mov	r1, r0
 8006138:	4640      	mov	r0, r8
 800613a:	f7fa fabd 	bl	80006b8 <__aeabi_fcmple>
 800613e:	b150      	cbz	r0, 8006156 <__ieee754_sqrtf+0xb2>
 8006140:	6830      	ldr	r0, [r6, #0]
 8006142:	6839      	ldr	r1, [r7, #0]
 8006144:	f7fa f808 	bl	8000158 <__addsf3>
 8006148:	6836      	ldr	r6, [r6, #0]
 800614a:	4601      	mov	r1, r0
 800614c:	4630      	mov	r0, r6
 800614e:	f7fa faa9 	bl	80006a4 <__aeabi_fcmplt>
 8006152:	b170      	cbz	r0, 8006172 <__ieee754_sqrtf+0xce>
 8006154:	3402      	adds	r4, #2
 8006156:	1064      	asrs	r4, r4, #1
 8006158:	f104 547c 	add.w	r4, r4, #1056964608	@ 0x3f000000
 800615c:	eb04 54c5 	add.w	r4, r4, r5, lsl #23
 8006160:	e7b1      	b.n	80060c6 <__ieee754_sqrtf+0x22>
 8006162:	005b      	lsls	r3, r3, #1
 8006164:	0218      	lsls	r0, r3, #8
 8006166:	460a      	mov	r2, r1
 8006168:	f101 0101 	add.w	r1, r1, #1
 800616c:	d5f9      	bpl.n	8006162 <__ieee754_sqrtf+0xbe>
 800616e:	4252      	negs	r2, r2
 8006170:	e7bb      	b.n	80060ea <__ieee754_sqrtf+0x46>
 8006172:	3401      	adds	r4, #1
 8006174:	f024 0401 	bic.w	r4, r4, #1
 8006178:	e7ed      	b.n	8006156 <__ieee754_sqrtf+0xb2>
 800617a:	bf00      	nop
 800617c:	080069f8 	.word	0x080069f8
 8006180:	080069f4 	.word	0x080069f4

08006184 <_init>:
 8006184:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006186:	bf00      	nop
 8006188:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800618a:	bc08      	pop	{r3}
 800618c:	469e      	mov	lr, r3
 800618e:	4770      	bx	lr

08006190 <_fini>:
 8006190:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006192:	bf00      	nop
 8006194:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006196:	bc08      	pop	{r3}
 8006198:	469e      	mov	lr, r3
 800619a:	4770      	bx	lr
