cocci_test_suite() {
	const struct i915_subtest cocci_id/* drivers/gpu/drm/i915/selftests/i915_vma.c 984 */[];
	u32 cocci_id/* drivers/gpu/drm/i915/selftests/i915_vma.c 919 */;
	u32 __iomem *cocci_id/* drivers/gpu/drm/i915/selftests/i915_vma.c 891 */;
	intel_wakeref_t cocci_id/* drivers/gpu/drm/i915/selftests/i915_vma.c 875 */;
	enum i915_ggtt_view_type cocci_id/* drivers/gpu/drm/i915/selftests/i915_vma.c 869 */[];
	const struct intel_remapped_plane_info cocci_id/* drivers/gpu/drm/i915/selftests/i915_vma.c 851 */[];
	struct i915_ggtt *cocci_id/* drivers/gpu/drm/i915/selftests/i915_vma.c 823 */;
	void cocci_id/* drivers/gpu/drm/i915/selftests/i915_vma.c 814 */;
	struct i915_ggtt_view cocci_id/* drivers/gpu/drm/i915/selftests/i915_vma.c 729 */;
	const struct phase {
		const char *name;
	} cocci_id/* drivers/gpu/drm/i915/selftests/i915_vma.c 704 */[];
	const unsigned int cocci_id/* drivers/gpu/drm/i915/selftests/i915_vma.c 702 */;
	const char *cocci_id/* drivers/gpu/drm/i915/selftests/i915_vma.c 654 */;
	u64 cocci_id/* drivers/gpu/drm/i915/selftests/i915_vma.c 653 */;
	struct i915_ggtt_view *cocci_id/* drivers/gpu/drm/i915/selftests/i915_vma.c 652 */;
	const struct i915_ggtt_view *cocci_id/* drivers/gpu/drm/i915/selftests/i915_vma.c 65 */;
	struct i915_address_space *cocci_id/* drivers/gpu/drm/i915/selftests/i915_vma.c 64 */;
	dma_addr_t cocci_id/* drivers/gpu/drm/i915/selftests/i915_vma.c 627 */;
	struct sgt_iter cocci_id/* drivers/gpu/drm/i915/selftests/i915_vma.c 626 */;
	unsigned long cocci_id/* drivers/gpu/drm/i915/selftests/i915_vma.c 623 */;
	struct i915_vma *cocci_id/* drivers/gpu/drm/i915/selftests/i915_vma.c 622 */;
	bool cocci_id/* drivers/gpu/drm/i915/selftests/i915_vma.c 621 */;
	struct drm_i915_gem_object *cocci_id/* drivers/gpu/drm/i915/selftests/i915_vma.c 621 */;
	const struct intel_remapped_plane_info *cocci_id/* drivers/gpu/drm/i915/selftests/i915_vma.c 470 */;
	const struct intel_remapped_info *cocci_id/* drivers/gpu/drm/i915/selftests/i915_vma.c 420 */;
	unsigned int cocci_id/* drivers/gpu/drm/i915/selftests/i915_vma.c 420 */;
	struct scatterlist *cocci_id/* drivers/gpu/drm/i915/selftests/i915_vma.c 418 */;
	struct i915_gem_context *cocci_id/* drivers/gpu/drm/i915/selftests/i915_vma.c 38 */;
	const struct intel_rotation_info *cocci_id/* drivers/gpu/drm/i915/selftests/i915_vma.c 370 */;
	const struct pin_mode cocci_id/* drivers/gpu/drm/i915/selftests/i915_vma.c 258 */[];
	int cocci_id/* drivers/gpu/drm/i915/selftests/i915_vma.c 250 */;
	const struct pin_mode *cocci_id/* drivers/gpu/drm/i915/selftests/i915_vma.c 249 */;
	const struct i915_vma *cocci_id/* drivers/gpu/drm/i915/selftests/i915_vma.c 248 */;
	struct pin_mode {
		u64 size;
		u64 flags;
		bool (*assert)(const struct i915_vma *,
			       const struct pin_mode *mode, int result);
		const char *string;
	} cocci_id/* drivers/gpu/drm/i915/selftests/i915_vma.c 217 */;
	void *cocci_id/* drivers/gpu/drm/i915/selftests/i915_vma.c 148 */;
	struct list_head *cocci_id/* drivers/gpu/drm/i915/selftests/i915_vma.c 107 */;
	struct drm_i915_private *cocci_id/* drivers/gpu/drm/i915/selftests/i915_vma.c 106 */;
}
