<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p92" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_92{left:69px;bottom:68px;letter-spacing:0.1px;}
#t2_92{left:100px;bottom:68px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t3_92{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_92{left:189px;bottom:959px;letter-spacing:-0.12px;}
#t5_92{left:418px;bottom:959px;letter-spacing:-0.13px;}
#t6_92{left:512px;bottom:959px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t7_92{left:512px;bottom:938px;letter-spacing:-0.11px;}
#t8_92{left:512px;bottom:921px;letter-spacing:-0.11px;}
#t9_92{left:512px;bottom:904px;letter-spacing:-0.1px;}
#ta_92{left:512px;bottom:883px;letter-spacing:-0.11px;}
#tb_92{left:512px;bottom:866px;letter-spacing:-0.11px;}
#tc_92{left:512px;bottom:849px;letter-spacing:-0.12px;}
#td_92{left:512px;bottom:833px;letter-spacing:-0.13px;}
#te_92{left:189px;bottom:808px;letter-spacing:-0.12px;}
#tf_92{left:512px;bottom:808px;letter-spacing:-0.14px;}
#tg_92{left:81px;bottom:784px;letter-spacing:-0.16px;}
#th_92{left:142px;bottom:784px;letter-spacing:-0.17px;}
#ti_92{left:189px;bottom:784px;letter-spacing:-0.14px;}
#tj_92{left:419px;bottom:784px;letter-spacing:-0.15px;}
#tk_92{left:512px;bottom:784px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tl_92{left:512px;bottom:762px;letter-spacing:-0.11px;}
#tm_92{left:512px;bottom:745px;letter-spacing:-0.12px;}
#tn_92{left:512px;bottom:724px;letter-spacing:-0.14px;word-spacing:0.01px;}
#to_92{left:81px;bottom:700px;letter-spacing:-0.17px;}
#tp_92{left:142px;bottom:700px;letter-spacing:-0.18px;}
#tq_92{left:189px;bottom:700px;letter-spacing:-0.14px;}
#tr_92{left:418px;bottom:700px;letter-spacing:-0.15px;}
#ts_92{left:512px;bottom:700px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tt_92{left:512px;bottom:678px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#tu_92{left:80px;bottom:654px;letter-spacing:-0.16px;}
#tv_92{left:142px;bottom:654px;letter-spacing:-0.18px;}
#tw_92{left:189px;bottom:654px;letter-spacing:-0.14px;}
#tx_92{left:418px;bottom:654px;letter-spacing:-0.14px;}
#ty_92{left:512px;bottom:654px;letter-spacing:-0.11px;}
#tz_92{left:512px;bottom:632px;letter-spacing:-0.11px;}
#t10_92{left:512px;bottom:616px;letter-spacing:-0.11px;}
#t11_92{left:512px;bottom:599px;letter-spacing:-0.11px;}
#t12_92{left:81px;bottom:574px;letter-spacing:-0.17px;}
#t13_92{left:142px;bottom:574px;letter-spacing:-0.17px;}
#t14_92{left:189px;bottom:574px;letter-spacing:-0.14px;}
#t15_92{left:418px;bottom:574px;letter-spacing:-0.15px;}
#t16_92{left:512px;bottom:574px;letter-spacing:-0.11px;}
#t17_92{left:512px;bottom:553px;letter-spacing:-0.11px;}
#t18_92{left:512px;bottom:536px;letter-spacing:-0.11px;}
#t19_92{left:512px;bottom:519px;letter-spacing:-0.11px;}
#t1a_92{left:512px;bottom:503px;letter-spacing:-0.11px;}
#t1b_92{left:81px;bottom:478px;letter-spacing:-0.17px;}
#t1c_92{left:142px;bottom:478px;letter-spacing:-0.17px;}
#t1d_92{left:189px;bottom:478px;letter-spacing:-0.15px;}
#t1e_92{left:419px;bottom:478px;letter-spacing:-0.15px;}
#t1f_92{left:512px;bottom:478px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t1g_92{left:81px;bottom:454px;letter-spacing:-0.17px;}
#t1h_92{left:142px;bottom:454px;letter-spacing:-0.17px;}
#t1i_92{left:189px;bottom:454px;letter-spacing:-0.15px;}
#t1j_92{left:419px;bottom:454px;letter-spacing:-0.15px;}
#t1k_92{left:512px;bottom:454px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t1l_92{left:81px;bottom:429px;letter-spacing:-0.17px;}
#t1m_92{left:142px;bottom:429px;letter-spacing:-0.17px;}
#t1n_92{left:189px;bottom:429px;letter-spacing:-0.15px;}
#t1o_92{left:419px;bottom:429px;letter-spacing:-0.15px;}
#t1p_92{left:512px;bottom:429px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t1q_92{left:81px;bottom:405px;letter-spacing:-0.17px;}
#t1r_92{left:142px;bottom:405px;letter-spacing:-0.17px;}
#t1s_92{left:189px;bottom:405px;letter-spacing:-0.15px;}
#t1t_92{left:419px;bottom:405px;letter-spacing:-0.15px;}
#t1u_92{left:512px;bottom:405px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t1v_92{left:81px;bottom:380px;letter-spacing:-0.17px;}
#t1w_92{left:142px;bottom:380px;letter-spacing:-0.17px;}
#t1x_92{left:189px;bottom:380px;letter-spacing:-0.15px;}
#t1y_92{left:419px;bottom:380px;letter-spacing:-0.15px;}
#t1z_92{left:512px;bottom:380px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t20_92{left:81px;bottom:356px;letter-spacing:-0.17px;}
#t21_92{left:142px;bottom:356px;letter-spacing:-0.17px;}
#t22_92{left:189px;bottom:356px;letter-spacing:-0.15px;}
#t23_92{left:419px;bottom:356px;letter-spacing:-0.15px;}
#t24_92{left:512px;bottom:356px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t25_92{left:81px;bottom:331px;letter-spacing:-0.17px;}
#t26_92{left:142px;bottom:331px;letter-spacing:-0.17px;}
#t27_92{left:189px;bottom:331px;letter-spacing:-0.15px;}
#t28_92{left:419px;bottom:331px;letter-spacing:-0.15px;}
#t29_92{left:512px;bottom:331px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t2a_92{left:81px;bottom:307px;letter-spacing:-0.17px;}
#t2b_92{left:142px;bottom:307px;letter-spacing:-0.17px;}
#t2c_92{left:189px;bottom:307px;letter-spacing:-0.15px;}
#t2d_92{left:419px;bottom:307px;letter-spacing:-0.15px;}
#t2e_92{left:512px;bottom:307px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t2f_92{left:81px;bottom:283px;letter-spacing:-0.17px;}
#t2g_92{left:142px;bottom:283px;letter-spacing:-0.17px;}
#t2h_92{left:189px;bottom:283px;letter-spacing:-0.15px;}
#t2i_92{left:419px;bottom:283px;letter-spacing:-0.15px;}
#t2j_92{left:512px;bottom:283px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t2k_92{left:81px;bottom:258px;letter-spacing:-0.17px;}
#t2l_92{left:142px;bottom:258px;letter-spacing:-0.17px;}
#t2m_92{left:189px;bottom:258px;letter-spacing:-0.15px;}
#t2n_92{left:419px;bottom:258px;letter-spacing:-0.15px;}
#t2o_92{left:512px;bottom:258px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t2p_92{left:81px;bottom:234px;letter-spacing:-0.15px;}
#t2q_92{left:142px;bottom:234px;letter-spacing:-0.17px;}
#t2r_92{left:189px;bottom:234px;letter-spacing:-0.15px;}
#t2s_92{left:419px;bottom:234px;letter-spacing:-0.16px;}
#t2t_92{left:512px;bottom:234px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t2u_92{left:81px;bottom:209px;letter-spacing:-0.15px;}
#t2v_92{left:142px;bottom:209px;letter-spacing:-0.17px;}
#t2w_92{left:189px;bottom:209px;letter-spacing:-0.15px;}
#t2x_92{left:419px;bottom:209px;letter-spacing:-0.15px;}
#t2y_92{left:512px;bottom:209px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#t2z_92{left:81px;bottom:185px;letter-spacing:-0.15px;}
#t30_92{left:142px;bottom:185px;letter-spacing:-0.17px;}
#t31_92{left:189px;bottom:185px;letter-spacing:-0.15px;}
#t32_92{left:419px;bottom:185px;letter-spacing:-0.15px;}
#t33_92{left:512px;bottom:185px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#t34_92{left:81px;bottom:160px;letter-spacing:-0.17px;}
#t35_92{left:142px;bottom:160px;letter-spacing:-0.18px;}
#t36_92{left:189px;bottom:160px;letter-spacing:-0.15px;}
#t37_92{left:419px;bottom:160px;letter-spacing:-0.16px;}
#t38_92{left:512px;bottom:160px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t39_92{left:81px;bottom:136px;letter-spacing:-0.15px;}
#t3a_92{left:142px;bottom:136px;letter-spacing:-0.17px;}
#t3b_92{left:189px;bottom:136px;letter-spacing:-0.15px;}
#t3c_92{left:419px;bottom:136px;letter-spacing:-0.15px;}
#t3d_92{left:512px;bottom:136px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#t3e_92{left:81px;bottom:111px;letter-spacing:-0.15px;}
#t3f_92{left:142px;bottom:111px;letter-spacing:-0.17px;}
#t3g_92{left:189px;bottom:111px;letter-spacing:-0.15px;}
#t3h_92{left:419px;bottom:111px;letter-spacing:-0.15px;}
#t3i_92{left:512px;bottom:111px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#t3j_92{left:190px;bottom:1048px;letter-spacing:0.12px;word-spacing:-0.08px;}
#t3k_92{left:266px;bottom:1048px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t3l_92{left:100px;bottom:1025px;letter-spacing:-0.12px;}
#t3m_92{left:101px;bottom:1008px;letter-spacing:-0.14px;}
#t3n_92{left:217px;bottom:1008px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t3o_92{left:435px;bottom:1025px;letter-spacing:-0.15px;}
#t3p_92{left:437px;bottom:1008px;letter-spacing:-0.13px;}
#t3q_92{left:633px;bottom:1008px;letter-spacing:-0.12px;word-spacing:0.05px;}
#t3r_92{left:87px;bottom:984px;letter-spacing:-0.18px;}
#t3s_92{left:143px;bottom:984px;letter-spacing:-0.14px;}

.s1_92{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_92{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_92{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s4_92{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s5_92{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts92" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg92Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg92" style="-webkit-user-select: none;"><object width="935" height="1210" data="92/92.svg" type="image/svg+xml" id="pdf92" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_92" class="t s1_92">2-76 </span><span id="t2_92" class="t s1_92">Vol. 4 </span>
<span id="t3_92" class="t s2_92">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_92" class="t s3_92">39 </span><span id="t5_92" class="t s3_92">Unique </span><span id="t6_92" class="t s3_92">IP Prefetcher Disable (R/W) </span>
<span id="t7_92" class="t s3_92">When set to 1, the IP prefetcher is disabled. The default </span>
<span id="t8_92" class="t s3_92">value after reset is 0. BIOS may write ‘1’ to disable this </span>
<span id="t9_92" class="t s3_92">feature. </span>
<span id="ta_92" class="t s3_92">The IP prefetcher is an L1 data cache prefetcher. The IP </span>
<span id="tb_92" class="t s3_92">prefetcher looks for sequential load history to determine </span>
<span id="tc_92" class="t s3_92">whether to prefetch the next expected data into the L1 </span>
<span id="td_92" class="t s3_92">cache from memory or L2. </span>
<span id="te_92" class="t s3_92">63:40 </span><span id="tf_92" class="t s3_92">Reserved </span>
<span id="tg_92" class="t s3_92">1C9H </span><span id="th_92" class="t s3_92">457 </span><span id="ti_92" class="t s3_92">MSR_LASTBRANCH_TOS </span><span id="tj_92" class="t s3_92">Unique </span><span id="tk_92" class="t s3_92">Last Branch Record Stack TOS (R/W) </span>
<span id="tl_92" class="t s3_92">Contains an index (bits 0-3) that points to the MSR </span>
<span id="tm_92" class="t s3_92">containing the most recent branch record. </span>
<span id="tn_92" class="t s3_92">See MSR_LASTBRANCH_0_FROM_IP (at 40H). </span>
<span id="to_92" class="t s3_92">1D9H </span><span id="tp_92" class="t s3_92">473 </span><span id="tq_92" class="t s3_92">IA32_DEBUGCTL </span><span id="tr_92" class="t s3_92">Unique </span><span id="ts_92" class="t s3_92">Debug Control (R/W) </span>
<span id="tt_92" class="t s3_92">See Table 2-2. </span>
<span id="tu_92" class="t s3_92">1DDH </span><span id="tv_92" class="t s3_92">477 </span><span id="tw_92" class="t s3_92">MSR_LER_FROM_LIP </span><span id="tx_92" class="t s3_92">Unique </span><span id="ty_92" class="t s3_92">Last Exception Record From Linear IP (R/W) </span>
<span id="tz_92" class="t s3_92">Contains a pointer to the last branch instruction that the </span>
<span id="t10_92" class="t s3_92">processor executed prior to the last exception that was </span>
<span id="t11_92" class="t s3_92">generated or the last interrupt that was handled. </span>
<span id="t12_92" class="t s3_92">1DEH </span><span id="t13_92" class="t s3_92">478 </span><span id="t14_92" class="t s3_92">MSR_LER_TO_LIP </span><span id="t15_92" class="t s3_92">Unique </span><span id="t16_92" class="t s3_92">Last Exception Record To Linear IP (R/W) </span>
<span id="t17_92" class="t s3_92">This area contains a pointer to the target of the last </span>
<span id="t18_92" class="t s3_92">branch instruction that the processor executed prior to </span>
<span id="t19_92" class="t s3_92">the last exception that was generated or the last </span>
<span id="t1a_92" class="t s3_92">interrupt that was handled. </span>
<span id="t1b_92" class="t s3_92">200H </span><span id="t1c_92" class="t s3_92">512 </span><span id="t1d_92" class="t s3_92">IA32_MTRR_PHYSBASE0 </span><span id="t1e_92" class="t s3_92">Unique </span><span id="t1f_92" class="t s3_92">See Table 2-2. </span>
<span id="t1g_92" class="t s3_92">201H </span><span id="t1h_92" class="t s3_92">513 </span><span id="t1i_92" class="t s3_92">IA32_MTRR_PHYSMASK0 </span><span id="t1j_92" class="t s3_92">Unique </span><span id="t1k_92" class="t s3_92">See Table 2-2. </span>
<span id="t1l_92" class="t s3_92">202H </span><span id="t1m_92" class="t s3_92">514 </span><span id="t1n_92" class="t s3_92">IA32_MTRR_PHYSBASE1 </span><span id="t1o_92" class="t s3_92">Unique </span><span id="t1p_92" class="t s3_92">See Table 2-2. </span>
<span id="t1q_92" class="t s3_92">203H </span><span id="t1r_92" class="t s3_92">515 </span><span id="t1s_92" class="t s3_92">IA32_MTRR_PHYSMASK1 </span><span id="t1t_92" class="t s3_92">Unique </span><span id="t1u_92" class="t s3_92">See Table 2-2. </span>
<span id="t1v_92" class="t s3_92">204H </span><span id="t1w_92" class="t s3_92">516 </span><span id="t1x_92" class="t s3_92">IA32_MTRR_PHYSBASE2 </span><span id="t1y_92" class="t s3_92">Unique </span><span id="t1z_92" class="t s3_92">See Table 2-2. </span>
<span id="t20_92" class="t s3_92">205H </span><span id="t21_92" class="t s3_92">517 </span><span id="t22_92" class="t s3_92">IA32_MTRR_PHYSMASK2 </span><span id="t23_92" class="t s3_92">Unique </span><span id="t24_92" class="t s3_92">See Table 2-2. </span>
<span id="t25_92" class="t s3_92">206H </span><span id="t26_92" class="t s3_92">518 </span><span id="t27_92" class="t s3_92">IA32_MTRR_PHYSBASE3 </span><span id="t28_92" class="t s3_92">Unique </span><span id="t29_92" class="t s3_92">See Table 2-2. </span>
<span id="t2a_92" class="t s3_92">207H </span><span id="t2b_92" class="t s3_92">519 </span><span id="t2c_92" class="t s3_92">IA32_MTRR_PHYSMASK3 </span><span id="t2d_92" class="t s3_92">Unique </span><span id="t2e_92" class="t s3_92">See Table 2-2. </span>
<span id="t2f_92" class="t s3_92">208H </span><span id="t2g_92" class="t s3_92">520 </span><span id="t2h_92" class="t s3_92">IA32_MTRR_PHYSBASE4 </span><span id="t2i_92" class="t s3_92">Unique </span><span id="t2j_92" class="t s3_92">See Table 2-2. </span>
<span id="t2k_92" class="t s3_92">209H </span><span id="t2l_92" class="t s3_92">521 </span><span id="t2m_92" class="t s3_92">IA32_MTRR_PHYSMASK4 </span><span id="t2n_92" class="t s3_92">Unique </span><span id="t2o_92" class="t s3_92">See Table 2-2. </span>
<span id="t2p_92" class="t s3_92">20AH </span><span id="t2q_92" class="t s3_92">522 </span><span id="t2r_92" class="t s3_92">IA32_MTRR_PHYSBASE5 </span><span id="t2s_92" class="t s3_92">Unique </span><span id="t2t_92" class="t s3_92">See Table 2-2. </span>
<span id="t2u_92" class="t s3_92">20BH </span><span id="t2v_92" class="t s3_92">523 </span><span id="t2w_92" class="t s3_92">IA32_MTRR_PHYSMASK5 </span><span id="t2x_92" class="t s3_92">Unique </span><span id="t2y_92" class="t s3_92">See Table 2-2. </span>
<span id="t2z_92" class="t s3_92">20CH </span><span id="t30_92" class="t s3_92">524 </span><span id="t31_92" class="t s3_92">IA32_MTRR_PHYSBASE6 </span><span id="t32_92" class="t s3_92">Unique </span><span id="t33_92" class="t s3_92">See Table 2-2. </span>
<span id="t34_92" class="t s3_92">20DH </span><span id="t35_92" class="t s3_92">525 </span><span id="t36_92" class="t s3_92">IA32_MTRR_PHYSMASK6 </span><span id="t37_92" class="t s3_92">Unique </span><span id="t38_92" class="t s3_92">See Table 2-2. </span>
<span id="t39_92" class="t s3_92">20EH </span><span id="t3a_92" class="t s3_92">526 </span><span id="t3b_92" class="t s3_92">IA32_MTRR_PHYSBASE7 </span><span id="t3c_92" class="t s3_92">Unique </span><span id="t3d_92" class="t s3_92">See Table 2-2. </span>
<span id="t3e_92" class="t s3_92">20FH </span><span id="t3f_92" class="t s3_92">527 </span><span id="t3g_92" class="t s3_92">IA32_MTRR_PHYSMASK7 </span><span id="t3h_92" class="t s3_92">Unique </span><span id="t3i_92" class="t s3_92">See Table 2-2. </span>
<span id="t3j_92" class="t s4_92">Table 2-3. </span><span id="t3k_92" class="t s4_92">MSRs in Processors Based on Intel® Core™ Microarchitecture (Contd.) </span>
<span id="t3l_92" class="t s5_92">Register </span>
<span id="t3m_92" class="t s5_92">Address </span><span id="t3n_92" class="t s5_92">Register Name / Bit Fields </span>
<span id="t3o_92" class="t s5_92">Shared/ </span>
<span id="t3p_92" class="t s5_92">Unique </span><span id="t3q_92" class="t s5_92">Bit Description </span>
<span id="t3r_92" class="t s5_92">Hex </span><span id="t3s_92" class="t s5_92">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
