# Environment Setup
git clone https://github.com/kunalg123/sky130RTLDesignAndSynthesisWorkshop
cd sky130RTLDesignAndSynthesisWorkshop/verilog_files

# Simulation Flow
iverilog design.v testbench.v
./a.out
gtkwave design.vcd

# Basic Synthesis
yosys
read_liberty -lib ../my_lib/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
read_verilog design.v
synth -top design
abc -liberty ../my_lib/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
show
write_verilog design_netlist.v
