// Seed: 2458100339
module module_0;
endmodule
module module_1 (
    input tri0 id_0,
    output wor id_1,
    input supply0 id_2
    , id_12,
    input supply1 id_3,
    output supply0 id_4,
    input wire id_5,
    input wire id_6,
    output uwire id_7,
    input tri id_8,
    output tri id_9,
    input tri0 id_10
);
  logic id_13;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output tri0 id_0,
    input supply1 id_1,
    input supply1 id_2,
    output supply1 id_3,
    input supply1 id_4,
    input wor id_5,
    input supply0 id_6#(
        .id_12(~1),
        .id_13(1),
        .id_14(-1)
    ),
    input uwire id_7,
    input wire id_8,
    input supply0 id_9,
    output wire id_10
);
  assign id_13 = id_2;
  module_0 modCall_1 ();
endmodule
