{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1542233970908 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1542233970919 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 14 17:19:30 2018 " "Processing started: Wed Nov 14 17:19:30 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1542233970919 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542233970919 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu550-2016fa -c skeleton " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpu550-2016fa -c skeleton" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542233970920 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1542233972362 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1542233972363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.v" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542233987235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542233987235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.v" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/control.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542233987250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542233987250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-Structure " "Found design unit 1: alu-Structure" {  } { { "alu.vhd" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/alu.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542233987846 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/alu.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542233987846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542233987846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder5to32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder5to32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder5to32-Structure " "Found design unit 1: decoder5to32-Structure" {  } { { "decoder5to32.vhd" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/decoder5to32.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542233987861 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder5to32 " "Found entity 1: decoder5to32" {  } { { "decoder5to32.vhd" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/decoder5to32.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542233987861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542233987861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dmem-SYN " "Found design unit 1: dmem-SYN" {  } { { "dmem.vhd" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/dmem.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542233987875 ""} { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.vhd" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/dmem.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542233987875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542233987875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file imem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 imem-SYN " "Found design unit 1: imem-SYN" {  } { { "imem.vhd" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/imem.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542233987888 ""} { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.vhd" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/imem.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542233987888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542233987888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd-a " "Found design unit 1: lcd-a" {  } { { "lcd.vhd" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/lcd.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542233987902 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd " "Found entity 1: lcd" {  } { { "lcd.vhd" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/lcd.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542233987902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542233987902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ps2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2-a " "Found design unit 1: ps2-a" {  } { { "ps2.vhd" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/ps2.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542233987917 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2 " "Found entity 1: ps2" {  } { { "ps2.vhd" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/ps2.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542233987917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542233987917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "skeleton.vhd 2 1 " "Found 2 design units, including 1 entities, in source file skeleton.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 skeleton-Structure " "Found design unit 1: skeleton-Structure" {  } { { "skeleton.vhd" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/skeleton.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542233987931 ""} { "Info" "ISGN_ENTITY_NAME" "1 skeleton " "Found entity 1: skeleton" {  } { { "skeleton.vhd" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/skeleton.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542233987931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542233987931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regfile-Structure " "Found design unit 1: regfile-Structure" {  } { { "regfile.vhd" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/regfile.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542233987946 ""} { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.vhd" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/regfile.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542233987946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542233987946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shifter-Structure " "Found design unit 1: shifter-Structure" {  } { { "shifter.vhd" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/shifter.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542233987961 ""} { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.vhd" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/shifter.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542233987961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542233987961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "pll.vhd" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/pll.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542233987975 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.vhd" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/pll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542233987975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542233987975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_rc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder_rc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_rc-Structure " "Found design unit 1: adder_rc-Structure" {  } { { "adder_rc.vhd" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/adder_rc.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542233987988 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_rc " "Found entity 1: adder_rc" {  } { { "adder_rc.vhd" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/adder_rc.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542233987988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542233987988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_cs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder_cs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_cs-Structure " "Found design unit 1: adder_cs-Structure" {  } { { "adder_cs.vhd" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/adder_cs.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542233988002 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_cs " "Found entity 1: adder_cs" {  } { { "adder_cs.vhd" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/adder_cs.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542233988002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542233988002 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.vhd " "Entity \"mux\" obtained from \"mux.vhd\" instead of from Quartus Prime megafunction library" {  } { { "mux.vhd" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/mux.vhd" 8 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1542233988016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-Structure " "Found design unit 1: mux-Structure" {  } { { "mux.vhd" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/mux.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542233988017 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.vhd" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/mux.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542233988017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542233988017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_2port.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_2port.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_2port-Structure " "Found design unit 1: reg_2port-Structure" {  } { { "reg_2port.vhd" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/reg_2port.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542233988032 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_2port " "Found entity 1: reg_2port" {  } { { "reg_2port.vhd" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/reg_2port.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542233988032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542233988032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg0_2port.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg0_2port.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg0_2port-Structure " "Found design unit 1: reg0_2port-Structure" {  } { { "reg0_2port.vhd" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/reg0_2port.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542233988048 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg0_2port " "Found entity 1: reg0_2port" {  } { { "reg0_2port.vhd" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/reg0_2port.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542233988048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542233988048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_new.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_new.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_new-Structure " "Found design unit 1: reg_new-Structure" {  } { { "reg_new.vhd" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/reg_new.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542233988064 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_new " "Found entity 1: reg_new" {  } { { "reg_new.vhd" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/reg_new.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542233988064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542233988064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend.v 1 1 " "Found 1 design units, including 1 entities, in source file signextend.v" { { "Info" "ISGN_ENTITY_NAME" "1 signExtend " "Found entity 1: signExtend" {  } { { "signExtend.v" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/signExtend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542233988084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542233988084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend12.v 1 1 " "Found 1 design units, including 1 entities, in source file signextend12.v" { { "Info" "ISGN_ENTITY_NAME" "1 signExtend12 " "Found entity 1: signExtend12" {  } { { "signExtend12.v" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/signExtend12.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542233988103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542233988103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displaypc.v 1 1 " "Found 1 design units, including 1 entities, in source file displaypc.v" { { "Info" "ISGN_ENTITY_NAME" "1 displayPC " "Found entity 1: displayPC" {  } { { "displayPC.v" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/displayPC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542233988123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542233988123 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "InsCounter.v(19) " "Verilog HDL information at InsCounter.v(19): always construct contains both blocking and non-blocking assignments" {  } { { "InsCounter.v" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/InsCounter.v" 19 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1542233988137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inscounter.v 1 1 " "Found 1 design units, including 1 entities, in source file inscounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 InsCounter " "Found entity 1: InsCounter" {  } { { "InsCounter.v" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/InsCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542233988146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542233988146 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "skeleton " "Elaborating entity \"skeleton\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1542233990786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:div " "Elaborating entity \"pll\" for hierarchy \"pll:div\"" {  } { { "skeleton.vhd" "div" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/skeleton.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542233990800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:div\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:div\|altpll:altpll_component\"" {  } { { "pll.vhd" "altpll_component" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/pll.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542233990937 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:div\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:div\|altpll:altpll_component\"" {  } { { "pll.vhd" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/pll.vhd" 133 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542233990940 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:div\|altpll:altpll_component " "Instantiated megafunction \"pll:div\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233990940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233990940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233990940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233990940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233990940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233990940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233990940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233990940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233990940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233990940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233990940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233990940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233990940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233990940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233990940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233990940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233990940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233990940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233990940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233990940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233990940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233990940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233990940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233990940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233990940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233990940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233990940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233990940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233990940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233990940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233990940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233990940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233990940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233990940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233990940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233990940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233990940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233990940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233990940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233990940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233990940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233990940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233990940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233990940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233990940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233990940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233990940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233990940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233990940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233990940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233990940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233990940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233990940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233990940 ""}  } { { "pll.vhd" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/pll.vhd" 133 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542233990940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/db/pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542233991049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542233991049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:div\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:div\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "e:/quartus/lite/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542233991056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor processor:myprocessor " "Elaborating entity \"processor\" for hierarchy \"processor:myprocessor\"" {  } { { "skeleton.vhd" "myprocessor" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/skeleton.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542233991088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem processor:myprocessor\|imem:my_imem " "Elaborating entity \"imem\" for hierarchy \"processor:myprocessor\|imem:my_imem\"" {  } { { "processor.v" "my_imem" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/processor.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542233991095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram processor:myprocessor\|imem:my_imem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"processor:myprocessor\|imem:my_imem\|altsyncram:altsyncram_component\"" {  } { { "imem.vhd" "altsyncram_component" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/imem.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542233991287 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor:myprocessor\|imem:my_imem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"processor:myprocessor\|imem:my_imem\|altsyncram:altsyncram_component\"" {  } { { "imem.vhd" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/imem.vhd" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542233991378 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor:myprocessor\|imem:my_imem\|altsyncram:altsyncram_component " "Instantiated megafunction \"processor:myprocessor\|imem:my_imem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233991378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233991378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233991378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233991378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233991378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233991378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233991378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233991378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233991378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233991378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233991378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233991378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233991378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233991378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233991378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233991378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233991378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233991378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233991378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233991378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file test-fibonacci-imem.hex " "Parameter \"init_file\" = \"test-fibonacci-imem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233991378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233991378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233991378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233991378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233991378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233991378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233991378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233991378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233991378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233991378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233991378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233991378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233991378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233991378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233991378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233991378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233991378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233991378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233991378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233991378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233991378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233991378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233991378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233991378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233991378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233991378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233991378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233991378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233991378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233991378 ""}  } { { "imem.vhd" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/imem.vhd" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542233991378 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone IV E does not have M4K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone IV E does not have M4K blocks -- using available memory blocks" {  } { { "db/altsyncram_0tr3.tdf" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/db/altsyncram_0tr3.tdf" 716 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542233991500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0tr3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0tr3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0tr3 " "Found entity 1: altsyncram_0tr3" {  } { { "db/altsyncram_0tr3.tdf" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/db/altsyncram_0tr3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542233991504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542233991504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0tr3 processor:myprocessor\|imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_0tr3:auto_generated " "Elaborating entity \"altsyncram_0tr3\" for hierarchy \"processor:myprocessor\|imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_0tr3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/quartus/lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542233991511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem processor:myprocessor\|dmem:my_dmem " "Elaborating entity \"dmem\" for hierarchy \"processor:myprocessor\|dmem:my_dmem\"" {  } { { "processor.v" "my_dmem" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/processor.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542233991712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram processor:myprocessor\|dmem:my_dmem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"processor:myprocessor\|dmem:my_dmem\|altsyncram:altsyncram_component\"" {  } { { "dmem.vhd" "altsyncram_component" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/dmem.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542233991741 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor:myprocessor\|dmem:my_dmem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"processor:myprocessor\|dmem:my_dmem\|altsyncram:altsyncram_component\"" {  } { { "dmem.vhd" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/dmem.vhd" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542233991854 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor:myprocessor\|dmem:my_dmem\|altsyncram:altsyncram_component " "Instantiated megafunction \"processor:myprocessor\|dmem:my_dmem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233991855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233991855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233991855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233991855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233991855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233991855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233991855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233991855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233991855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233991855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233991855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233991855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233991855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233991855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233991855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233991855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233991855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233991855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233991855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233991855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file test-fibonacci-dmem.hex " "Parameter \"init_file\" = \"test-fibonacci-dmem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233991855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233991855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233991855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233991855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233991855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233991855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233991855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233991855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233991855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233991855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233991855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233991855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233991855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233991855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233991855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233991855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233991855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233991855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233991855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233991855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233991855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233991855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233991855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233991855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233991855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233991855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233991855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233991855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233991855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233991855 ""}  } { { "dmem.vhd" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/dmem.vhd" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542233991855 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone IV E does not have M4K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone IV E does not have M4K blocks -- using available memory blocks" {  } { { "db/altsyncram_37t3.tdf" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/db/altsyncram_37t3.tdf" 845 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542233992040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_37t3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_37t3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_37t3 " "Found entity 1: altsyncram_37t3" {  } { { "db/altsyncram_37t3.tdf" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/db/altsyncram_37t3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542233992045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542233992045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_37t3 processor:myprocessor\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_37t3:auto_generated " "Elaborating entity \"altsyncram_37t3\" for hierarchy \"processor:myprocessor\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_37t3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/quartus/lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542233992051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile processor:myprocessor\|regfile:my_regfile " "Elaborating entity \"regfile\" for hierarchy \"processor:myprocessor\|regfile:my_regfile\"" {  } { { "processor.v" "my_regfile" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/processor.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542233992249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder5to32 processor:myprocessor\|regfile:my_regfile\|decoder5to32:writeDecode " "Elaborating entity \"decoder5to32\" for hierarchy \"processor:myprocessor\|regfile:my_regfile\|decoder5to32:writeDecode\"" {  } { { "regfile.vhd" "writeDecode" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/regfile.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542233992257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg0_2port processor:myprocessor\|regfile:my_regfile\|reg0_2port:reg0 " "Elaborating entity \"reg0_2port\" for hierarchy \"processor:myprocessor\|regfile:my_regfile\|reg0_2port:reg0\"" {  } { { "regfile.vhd" "reg0" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/regfile.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542233992269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_2port processor:myprocessor\|regfile:my_regfile\|reg_2port:\\regs:1:reg_array " "Elaborating entity \"reg_2port\" for hierarchy \"processor:myprocessor\|regfile:my_regfile\|reg_2port:\\regs:1:reg_array\"" {  } { { "regfile.vhd" "\\regs:1:reg_array" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/regfile.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542233992284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_new processor:myprocessor\|regfile:my_regfile\|reg_2port:\\regs:1:reg_array\|reg_new:r " "Elaborating entity \"reg_new\" for hierarchy \"processor:myprocessor\|regfile:my_regfile\|reg_2port:\\regs:1:reg_array\|reg_new:r\"" {  } { { "reg_2port.vhd" "r" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/reg_2port.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542233992295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu processor:myprocessor\|alu:my_alu " "Elaborating entity \"alu\" for hierarchy \"processor:myprocessor\|alu:my_alu\"" {  } { { "processor.v" "my_alu" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/processor.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542233992609 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zero_flag alu.vhd(27) " "Verilog HDL or VHDL warning at alu.vhd(27): object \"zero_flag\" assigned a value but never read" {  } { { "alu.vhd" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/alu.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542233992612 "|skeleton|processor:myprocessor|alu:my_alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_cs processor:myprocessor\|alu:my_alu\|adder_cs:adder_inst " "Elaborating entity \"adder_cs\" for hierarchy \"processor:myprocessor\|alu:my_alu\|adder_cs:adder_inst\"" {  } { { "alu.vhd" "adder_inst" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/alu.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542233992615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_rc processor:myprocessor\|alu:my_alu\|adder_cs:adder_inst\|adder_rc:lower " "Elaborating entity \"adder_rc\" for hierarchy \"processor:myprocessor\|alu:my_alu\|adder_cs:adder_inst\|adder_rc:lower\"" {  } { { "adder_cs.vhd" "lower" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/adder_cs.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542233992623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux processor:myprocessor\|alu:my_alu\|adder_cs:adder_inst\|mux:upper " "Elaborating entity \"mux\" for hierarchy \"processor:myprocessor\|alu:my_alu\|adder_cs:adder_inst\|mux:upper\"" {  } { { "adder_cs.vhd" "upper" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/adder_cs.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542233992640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter processor:myprocessor\|alu:my_alu\|shifter:shifter_inst " "Elaborating entity \"shifter\" for hierarchy \"processor:myprocessor\|alu:my_alu\|shifter:shifter_inst\"" {  } { { "alu.vhd" "shifter_inst" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/alu.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542233992650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux processor:myprocessor\|alu:my_alu\|shifter:shifter_inst\|mux:Dxxxxx " "Elaborating entity \"mux\" for hierarchy \"processor:myprocessor\|alu:my_alu\|shifter:shifter_inst\|mux:Dxxxxx\"" {  } { { "shifter.vhd" "Dxxxxx" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/shifter.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542233992658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control processor:myprocessor\|control:my_control " "Elaborating entity \"control\" for hierarchy \"processor:myprocessor\|control:my_control\"" {  } { { "processor.v" "my_control" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/processor.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542233992711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux processor:myprocessor\|mux:RegTar_mux " "Elaborating entity \"mux\" for hierarchy \"processor:myprocessor\|mux:RegTar_mux\"" {  } { { "processor.v" "RegTar_mux" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/processor.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542233992718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux processor:myprocessor\|mux:ALUSrc_mux " "Elaborating entity \"mux\" for hierarchy \"processor:myprocessor\|mux:ALUSrc_mux\"" {  } { { "processor.v" "ALUSrc_mux" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/processor.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542233992730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signExtend processor:myprocessor\|signExtend:my_signExtend " "Elaborating entity \"signExtend\" for hierarchy \"processor:myprocessor\|signExtend:my_signExtend\"" {  } { { "processor.v" "my_signExtend" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/processor.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542233992753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signExtend12 processor:myprocessor\|signExtend12:my_signExtend12 " "Elaborating entity \"signExtend12\" for hierarchy \"processor:myprocessor\|signExtend12:my_signExtend12\"" {  } { { "processor.v" "my_signExtend12" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/processor.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542233992763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_new processor:myprocessor\|reg_new:my_PC " "Elaborating entity \"reg_new\" for hierarchy \"processor:myprocessor\|reg_new:my_PC\"" {  } { { "processor.v" "my_PC" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/processor.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542233992772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_cs processor:myprocessor\|adder_cs:branchAdder " "Elaborating entity \"adder_cs\" for hierarchy \"processor:myprocessor\|adder_cs:branchAdder\"" {  } { { "processor.v" "branchAdder" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/processor.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542233992781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_rc processor:myprocessor\|adder_cs:branchAdder\|adder_rc:lower " "Elaborating entity \"adder_rc\" for hierarchy \"processor:myprocessor\|adder_cs:branchAdder\|adder_rc:lower\"" {  } { { "adder_cs.vhd" "lower" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/adder_cs.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542233992788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux processor:myprocessor\|adder_cs:branchAdder\|mux:upper " "Elaborating entity \"mux\" for hierarchy \"processor:myprocessor\|adder_cs:branchAdder\|mux:upper\"" {  } { { "adder_cs.vhd" "upper" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/adder_cs.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542233992803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux processor:myprocessor\|mux:BPrepare_mux " "Elaborating entity \"mux\" for hierarchy \"processor:myprocessor\|mux:BPrepare_mux\"" {  } { { "processor.v" "BPrepare_mux" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/processor.v" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542233992813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux processor:myprocessor\|mux:branch_mux " "Elaborating entity \"mux\" for hierarchy \"processor:myprocessor\|mux:branch_mux\"" {  } { { "processor.v" "branch_mux" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/processor.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542233992821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displayPC processor:myprocessor\|displayPC:my_displayPC " "Elaborating entity \"displayPC\" for hierarchy \"processor:myprocessor\|displayPC:my_displayPC\"" {  } { { "processor.v" "my_displayPC" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/processor.v" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542233992845 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "low3 displayPC.v(14) " "Verilog HDL or VHDL warning at displayPC.v(14): object \"low3\" assigned a value but never read" {  } { { "displayPC.v" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/displayPC.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542233992848 "|skeleton|processor:myprocessor|displayPC:my_displayPC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InsCounter processor:myprocessor\|InsCounter:my_counter " "Elaborating entity \"InsCounter\" for hierarchy \"processor:myprocessor\|InsCounter:my_counter\"" {  } { { "processor.v" "my_counter" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/processor.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542233992855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2 ps2:myps2 " "Elaborating entity \"ps2\" for hierarchy \"ps2:myps2\"" {  } { { "skeleton.vhd" "myps2" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/skeleton.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542233992904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd lcd:mylcd " "Elaborating entity \"lcd\" for hierarchy \"lcd:mylcd\"" {  } { { "skeleton.vhd" "mylcd" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/skeleton.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542233992912 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:myprocessor\|imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_0tr3:auto_generated\|q_a\[31\] " "Synthesized away node \"processor:myprocessor\|imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_0tr3:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_0tr3.tdf" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/db/altsyncram_0tr3.tdf" 686 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "imem.vhd" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/imem.vhd" 61 0 0 } } { "processor.v" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/processor.v" 77 0 0 } } { "skeleton.vhd" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/skeleton.vhd" 52 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542233993413 "|skeleton|processor:myprocessor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1542233993413 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1542233993413 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|valA\[31\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|valA\[31\]\" into a selector" {  } { { "alu.vhd" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/alu.vhd" 25 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1542233993979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|valA\[30\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|valA\[30\]\" into a selector" {  } { { "alu.vhd" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/alu.vhd" 25 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1542233993979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|valA\[29\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|valA\[29\]\" into a selector" {  } { { "alu.vhd" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/alu.vhd" 25 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1542233993979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|valA\[28\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|valA\[28\]\" into a selector" {  } { { "alu.vhd" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/alu.vhd" 25 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1542233993979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|valA\[27\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|valA\[27\]\" into a selector" {  } { { "alu.vhd" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/alu.vhd" 25 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1542233993979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|valA\[26\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|valA\[26\]\" into a selector" {  } { { "alu.vhd" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/alu.vhd" 25 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1542233993979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|valA\[25\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|valA\[25\]\" into a selector" {  } { { "alu.vhd" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/alu.vhd" 25 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1542233993979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|valA\[24\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|valA\[24\]\" into a selector" {  } { { "alu.vhd" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/alu.vhd" 25 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1542233993979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|valA\[23\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|valA\[23\]\" into a selector" {  } { { "alu.vhd" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/alu.vhd" 25 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1542233993979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|valA\[22\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|valA\[22\]\" into a selector" {  } { { "alu.vhd" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/alu.vhd" 25 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1542233993979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|valA\[21\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|valA\[21\]\" into a selector" {  } { { "alu.vhd" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/alu.vhd" 25 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1542233993979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|valA\[20\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|valA\[20\]\" into a selector" {  } { { "alu.vhd" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/alu.vhd" 25 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1542233993979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|valA\[19\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|valA\[19\]\" into a selector" {  } { { "alu.vhd" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/alu.vhd" 25 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1542233993979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|valA\[18\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|valA\[18\]\" into a selector" {  } { { "alu.vhd" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/alu.vhd" 25 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1542233993979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|valA\[17\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|valA\[17\]\" into a selector" {  } { { "alu.vhd" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/alu.vhd" 25 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1542233993979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|valA\[16\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|valA\[16\]\" into a selector" {  } { { "alu.vhd" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/alu.vhd" 25 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1542233993979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|valA\[15\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|valA\[15\]\" into a selector" {  } { { "alu.vhd" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/alu.vhd" 25 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1542233993979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|valA\[14\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|valA\[14\]\" into a selector" {  } { { "alu.vhd" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/alu.vhd" 25 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1542233993979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|valA\[13\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|valA\[13\]\" into a selector" {  } { { "alu.vhd" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/alu.vhd" 25 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1542233993979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|valA\[12\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|valA\[12\]\" into a selector" {  } { { "alu.vhd" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/alu.vhd" 25 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1542233993979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|valA\[11\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|valA\[11\]\" into a selector" {  } { { "alu.vhd" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/alu.vhd" 25 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1542233993979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|valA\[10\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|valA\[10\]\" into a selector" {  } { { "alu.vhd" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/alu.vhd" 25 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1542233993979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|valA\[9\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|valA\[9\]\" into a selector" {  } { { "alu.vhd" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/alu.vhd" 25 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1542233993979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|valA\[8\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|valA\[8\]\" into a selector" {  } { { "alu.vhd" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/alu.vhd" 25 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1542233993979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|valA\[7\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|valA\[7\]\" into a selector" {  } { { "alu.vhd" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/alu.vhd" 25 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1542233993979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|valA\[6\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|valA\[6\]\" into a selector" {  } { { "alu.vhd" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/alu.vhd" 25 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1542233993979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|valA\[5\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|valA\[5\]\" into a selector" {  } { { "alu.vhd" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/alu.vhd" 25 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1542233993979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|valA\[4\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|valA\[4\]\" into a selector" {  } { { "alu.vhd" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/alu.vhd" 25 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1542233993979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|valA\[3\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|valA\[3\]\" into a selector" {  } { { "alu.vhd" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/alu.vhd" 25 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1542233993979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|valA\[2\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|valA\[2\]\" into a selector" {  } { { "alu.vhd" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/alu.vhd" 25 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1542233993979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|valA\[1\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|valA\[1\]\" into a selector" {  } { { "alu.vhd" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/alu.vhd" 25 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1542233993979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|valA\[0\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|valA\[0\]\" into a selector" {  } { { "alu.vhd" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/alu.vhd" 25 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1542233993979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|valB\[31\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|valB\[31\]\" into a selector" {  } { { "db/altsyncram_37t3.tdf" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/db/altsyncram_37t3.tdf" 32 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1542233993979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|valB\[30\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|valB\[30\]\" into a selector" {  } { { "db/altsyncram_37t3.tdf" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/db/altsyncram_37t3.tdf" 32 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1542233993979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|valB\[29\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|valB\[29\]\" into a selector" {  } { { "db/altsyncram_37t3.tdf" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/db/altsyncram_37t3.tdf" 32 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1542233993979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|valB\[28\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|valB\[28\]\" into a selector" {  } { { "db/altsyncram_37t3.tdf" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/db/altsyncram_37t3.tdf" 32 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1542233993979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|valB\[27\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|valB\[27\]\" into a selector" {  } { { "db/altsyncram_37t3.tdf" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/db/altsyncram_37t3.tdf" 32 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1542233993979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|valB\[26\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|valB\[26\]\" into a selector" {  } { { "db/altsyncram_37t3.tdf" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/db/altsyncram_37t3.tdf" 32 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1542233993979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|valB\[25\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|valB\[25\]\" into a selector" {  } { { "db/altsyncram_37t3.tdf" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/db/altsyncram_37t3.tdf" 32 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1542233993979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|valB\[24\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|valB\[24\]\" into a selector" {  } { { "db/altsyncram_37t3.tdf" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/db/altsyncram_37t3.tdf" 32 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1542233993979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|valB\[23\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|valB\[23\]\" into a selector" {  } { { "db/altsyncram_37t3.tdf" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/db/altsyncram_37t3.tdf" 32 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1542233993979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|valB\[22\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|valB\[22\]\" into a selector" {  } { { "db/altsyncram_37t3.tdf" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/db/altsyncram_37t3.tdf" 32 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1542233993979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|valB\[21\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|valB\[21\]\" into a selector" {  } { { "db/altsyncram_37t3.tdf" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/db/altsyncram_37t3.tdf" 32 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1542233993979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|valB\[20\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|valB\[20\]\" into a selector" {  } { { "db/altsyncram_37t3.tdf" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/db/altsyncram_37t3.tdf" 32 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1542233993979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|valB\[19\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|valB\[19\]\" into a selector" {  } { { "db/altsyncram_37t3.tdf" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/db/altsyncram_37t3.tdf" 32 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1542233993979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|valB\[18\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|valB\[18\]\" into a selector" {  } { { "db/altsyncram_37t3.tdf" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/db/altsyncram_37t3.tdf" 32 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1542233993979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|valB\[17\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|valB\[17\]\" into a selector" {  } { { "db/altsyncram_37t3.tdf" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/db/altsyncram_37t3.tdf" 32 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1542233993979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|valB\[16\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|valB\[16\]\" into a selector" {  } { { "db/altsyncram_37t3.tdf" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/db/altsyncram_37t3.tdf" 32 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1542233993979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|valB\[15\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|valB\[15\]\" into a selector" {  } { { "db/altsyncram_37t3.tdf" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/db/altsyncram_37t3.tdf" 32 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1542233993979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|valB\[14\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|valB\[14\]\" into a selector" {  } { { "db/altsyncram_37t3.tdf" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/db/altsyncram_37t3.tdf" 32 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1542233993979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|valB\[13\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|valB\[13\]\" into a selector" {  } { { "db/altsyncram_37t3.tdf" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/db/altsyncram_37t3.tdf" 32 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1542233993979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|valB\[12\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|valB\[12\]\" into a selector" {  } { { "db/altsyncram_37t3.tdf" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/db/altsyncram_37t3.tdf" 32 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1542233993979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|valB\[11\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|valB\[11\]\" into a selector" {  } { { "db/altsyncram_37t3.tdf" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/db/altsyncram_37t3.tdf" 32 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1542233993979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|valB\[10\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|valB\[10\]\" into a selector" {  } { { "db/altsyncram_37t3.tdf" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/db/altsyncram_37t3.tdf" 32 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1542233993979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|valB\[9\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|valB\[9\]\" into a selector" {  } { { "db/altsyncram_37t3.tdf" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/db/altsyncram_37t3.tdf" 32 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1542233993979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|valB\[8\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|valB\[8\]\" into a selector" {  } { { "db/altsyncram_37t3.tdf" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/db/altsyncram_37t3.tdf" 32 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1542233993979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|valB\[7\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|valB\[7\]\" into a selector" {  } { { "db/altsyncram_37t3.tdf" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/db/altsyncram_37t3.tdf" 32 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1542233993979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|valB\[6\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|valB\[6\]\" into a selector" {  } { { "db/altsyncram_37t3.tdf" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/db/altsyncram_37t3.tdf" 32 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1542233993979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|valB\[5\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|valB\[5\]\" into a selector" {  } { { "db/altsyncram_37t3.tdf" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/db/altsyncram_37t3.tdf" 32 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1542233993979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|valB\[4\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|valB\[4\]\" into a selector" {  } { { "db/altsyncram_37t3.tdf" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/db/altsyncram_37t3.tdf" 32 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1542233993979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|valB\[3\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|valB\[3\]\" into a selector" {  } { { "db/altsyncram_37t3.tdf" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/db/altsyncram_37t3.tdf" 32 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1542233993979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|valB\[2\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|valB\[2\]\" into a selector" {  } { { "db/altsyncram_37t3.tdf" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/db/altsyncram_37t3.tdf" 32 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1542233993979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|valB\[1\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|valB\[1\]\" into a selector" {  } { { "db/altsyncram_37t3.tdf" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/db/altsyncram_37t3.tdf" 32 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1542233993979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|valB\[0\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|valB\[0\]\" into a selector" {  } { { "db/altsyncram_37t3.tdf" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/db/altsyncram_37t3.tdf" 32 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1542233993979 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1542233993979 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "ps2:myps2\|fifo_rtl_0 " "Inferred RAM node \"ps2:myps2\|fifo_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1542233994873 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ps2:myps2\|fifo_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ps2:myps2\|fifo_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542233997497 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 7 " "Parameter WIDTH_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542233997497 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542233997497 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542233997497 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 7 " "Parameter WIDTH_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542233997497 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542233997497 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542233997497 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542233997497 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542233997497 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542233997497 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542233997497 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542233997497 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542233997497 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1542233997497 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1542233997497 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1542233997497 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ps2:myps2\|altsyncram:fifo_rtl_0 " "Elaborated megafunction instantiation \"ps2:myps2\|altsyncram:fifo_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542233997563 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ps2:myps2\|altsyncram:fifo_rtl_0 " "Instantiated megafunction \"ps2:myps2\|altsyncram:fifo_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233997563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 7 " "Parameter \"WIDTH_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233997563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233997563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233997563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 7 " "Parameter \"WIDTH_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233997563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233997563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233997563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233997563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233997563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233997563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233997563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233997563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233997563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542233997563 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542233997563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q9c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q9c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q9c1 " "Found entity 1: altsyncram_q9c1" {  } { { "db/altsyncram_q9c1.tdf" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/db/altsyncram_q9c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542233997686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542233997686 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "lcd.vhd" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/lcd.vhd" 38 -1 0 } } { "ps2.vhd" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/ps2.vhd" 28 -1 0 } } { "ps2.vhd" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/ps2.vhd" 33 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1542233998989 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1542233998990 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[0\] GND " "Pin \"leds\[0\]\" is stuck at GND" {  } { { "skeleton.vhd" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/skeleton.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542234002281 "|skeleton|leds[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[1\] VCC " "Pin \"leds\[1\]\" is stuck at VCC" {  } { { "skeleton.vhd" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/skeleton.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542234002281 "|skeleton|leds[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[2\] GND " "Pin \"leds\[2\]\" is stuck at GND" {  } { { "skeleton.vhd" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/skeleton.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542234002281 "|skeleton|leds[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[3\] VCC " "Pin \"leds\[3\]\" is stuck at VCC" {  } { { "skeleton.vhd" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/skeleton.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542234002281 "|skeleton|leds[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[4\] GND " "Pin \"leds\[4\]\" is stuck at GND" {  } { { "skeleton.vhd" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/skeleton.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542234002281 "|skeleton|leds[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[5\] VCC " "Pin \"leds\[5\]\" is stuck at VCC" {  } { { "skeleton.vhd" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/skeleton.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542234002281 "|skeleton|leds[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[6\] GND " "Pin \"leds\[6\]\" is stuck at GND" {  } { { "skeleton.vhd" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/skeleton.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542234002281 "|skeleton|leds[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[7\] GND " "Pin \"leds\[7\]\" is stuck at GND" {  } { { "skeleton.vhd" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/skeleton.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542234002281 "|skeleton|leds[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rw GND " "Pin \"lcd_rw\" is stuck at GND" {  } { { "skeleton.vhd" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/skeleton.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542234002281 "|skeleton|lcd_rw"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_on VCC " "Pin \"lcd_on\" is stuck at VCC" {  } { { "skeleton.vhd" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/skeleton.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542234002281 "|skeleton|lcd_on"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_blon VCC " "Pin \"lcd_blon\" is stuck at VCC" {  } { { "skeleton.vhd" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/skeleton.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542234002281 "|skeleton|lcd_blon"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex03\[6\] VCC " "Pin \"Hex03\[6\]\" is stuck at VCC" {  } { { "skeleton.vhd" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/skeleton.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542234002281 "|skeleton|Hex03[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1542234002281 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1542234002531 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/skeleton.map.smsg " "Generated suppressed messages file C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/skeleton.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542234010253 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1542234010794 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542234010794 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4141 " "Implemented 4141 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1542234011264 ""} { "Info" "ICUT_CUT_TM_OPINS" "77 " "Implemented 77 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1542234011264 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3987 " "Implemented 3987 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1542234011264 ""} { "Info" "ICUT_CUT_TM_RAMS" "70 " "Implemented 70 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1542234011264 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1542234011264 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1542234011264 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 88 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 88 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "727 " "Peak virtual memory: 727 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1542234011370 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 14 17:20:11 2018 " "Processing ended: Wed Nov 14 17:20:11 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1542234011370 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:41 " "Elapsed time: 00:00:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1542234011370 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:01 " "Total CPU time (on all processors): 00:01:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1542234011370 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1542234011370 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1542234013358 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1542234013370 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 14 17:20:12 2018 " "Processing started: Wed Nov 14 17:20:12 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1542234013370 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1542234013370 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off cpu550-2016fa -c skeleton " "Command: quartus_fit --read_settings_files=off --write_settings_files=off cpu550-2016fa -c skeleton" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1542234013370 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1542234013711 ""}
{ "Info" "0" "" "Project  = cpu550-2016fa" {  } {  } 0 0 "Project  = cpu550-2016fa" 0 0 "Fitter" 0 0 1542234013711 ""}
{ "Info" "0" "" "Revision = skeleton" {  } {  } 0 0 "Revision = skeleton" 0 0 "Fitter" 0 0 1542234013711 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1542234013924 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1542234013925 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "skeleton EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"skeleton\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1542234013966 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1542234014065 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1542234014065 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:div\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll:div\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:div\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 5 0 0 " "Implementing clock multiplication of 1, clock division of 5, and phase shift of 0 degrees (0 ps) for pll:div\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/db/pll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/" { { 0 { 0 ""} 0 1175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1542234014165 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/db/pll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/" { { 0 { 0 ""} 0 1175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1542234014165 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1542234014665 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1542234014683 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1542234015388 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1542234015388 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1542234015388 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1542234015388 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1542234015388 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1542234015388 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1542234015388 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1542234015388 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1542234015388 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1542234015388 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "e:/quartus/lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/lite/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/" { { 0 { 0 ""} 0 6447 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1542234015400 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "e:/quartus/lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/lite/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/" { { 0 { 0 ""} 0 6449 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1542234015400 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "e:/quartus/lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/lite/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/" { { 0 { 0 ""} 0 6451 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1542234015400 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "e:/quartus/lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/lite/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/" { { 0 { 0 ""} 0 6453 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1542234015400 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "e:/quartus/lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/lite/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/" { { 0 { 0 ""} 0 6455 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1542234015400 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1542234015400 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1542234015406 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1542234015988 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "skeleton.sdc " "Synopsys Design Constraints File file not found: 'skeleton.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1542234017655 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1542234017655 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1542234017675 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1542234017677 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1542234017726 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1542234017727 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1542234017728 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:div\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll:div\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1542234018093 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/db/pll_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/" { { 0 { 0 ""} 0 1175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542234018093 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1542234018707 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1542234018712 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1542234018712 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1542234018719 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1542234018727 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1542234018736 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1542234018736 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1542234018740 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1542234018980 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1542234018986 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1542234018986 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542234019676 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1542234019699 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1542234023749 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542234024966 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1542234025050 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1542234028032 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542234028032 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1542234028880 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "28 X58_Y37 X68_Y48 " "Router estimated peak interconnect usage is 28% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48" {  } { { "loc" "" { Generic "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/" { { 1 { 0 "Router estimated peak interconnect usage is 28% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48"} { { 12 { 0 ""} 58 37 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1542234035025 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1542234035025 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1542234036836 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1542234036836 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1542234036836 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542234036839 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.97 " "Total time spent on timing analysis during the Fitter is 1.97 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1542234037097 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1542234037130 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1542234038021 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1542234038023 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1542234038764 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542234039826 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "6 Cyclone IV E " "6 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw1 3.3-V LVTTL AC28 " "Pin sw1 uses I/O standard 3.3-V LVTTL at AC28" {  } { { "e:/quartus/lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/lite/quartus/bin64/pin_planner.ppl" { sw1 } } } { "e:/quartus/lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw1" } } } } { "skeleton.vhd" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/skeleton.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/" { { 0 { 0 ""} 0 209 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1542234040966 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw0 3.3-V LVTTL AB28 " "Pin sw0 uses I/O standard 3.3-V LVTTL at AB28" {  } { { "e:/quartus/lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/lite/quartus/bin64/pin_planner.ppl" { sw0 } } } { "e:/quartus/lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw0" } } } } { "skeleton.vhd" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/skeleton.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/" { { 0 { 0 ""} 0 208 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1542234040966 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "resetn 3.3-V LVTTL M23 " "Pin resetn uses I/O standard 3.3-V LVTTL at M23" {  } { { "e:/quartus/lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/lite/quartus/bin64/pin_planner.ppl" { resetn } } } { "e:/quartus/lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "resetn" } } } } { "skeleton.vhd" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/skeleton.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/" { { 0 { 0 ""} 0 205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1542234040966 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "inclock 3.3-V LVTTL Y2 " "Pin inclock uses I/O standard 3.3-V LVTTL at Y2" {  } { { "e:/quartus/lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/lite/quartus/bin64/pin_planner.ppl" { inclock } } } { "e:/quartus/lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inclock" } } } } { "skeleton.vhd" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/skeleton.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/" { { 0 { 0 ""} 0 204 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1542234040966 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ps2_clock 3.3-V LVTTL G6 " "Pin ps2_clock uses I/O standard 3.3-V LVTTL at G6" {  } { { "e:/quartus/lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/lite/quartus/bin64/pin_planner.ppl" { ps2_clock } } } { "e:/quartus/lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ps2_clock" } } } } { "skeleton.vhd" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/skeleton.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/" { { 0 { 0 ""} 0 206 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1542234040966 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ps2_data 3.3-V LVTTL H5 " "Pin ps2_data uses I/O standard 3.3-V LVTTL at H5" {  } { { "e:/quartus/lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/lite/quartus/bin64/pin_planner.ppl" { ps2_data } } } { "e:/quartus/lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ps2_data" } } } } { "skeleton.vhd" "" { Text "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/skeleton.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/" { { 0 { 0 ""} 0 207 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1542234040966 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1542234040966 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/skeleton.fit.smsg " "Generated suppressed messages file C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/skeleton.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1542234041231 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1352 " "Peak virtual memory: 1352 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1542234042703 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 14 17:20:42 2018 " "Processing ended: Wed Nov 14 17:20:42 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1542234042703 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1542234042703 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1542234042703 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1542234042703 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1542234044283 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1542234044296 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 14 17:20:44 2018 " "Processing started: Wed Nov 14 17:20:44 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1542234044296 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1542234044296 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off cpu550-2016fa -c skeleton " "Command: quartus_asm --read_settings_files=off --write_settings_files=off cpu550-2016fa -c skeleton" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1542234044296 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1542234045002 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1542234048375 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1542234048510 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "580 " "Peak virtual memory: 580 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1542234048964 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 14 17:20:48 2018 " "Processing ended: Wed Nov 14 17:20:48 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1542234048964 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1542234048964 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1542234048964 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1542234048964 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1542234049653 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1542234050928 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1542234050939 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 14 17:20:50 2018 " "Processing started: Wed Nov 14 17:20:50 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1542234050939 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1542234050939 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta cpu550-2016fa -c skeleton " "Command: quartus_sta cpu550-2016fa -c skeleton" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1542234050939 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1542234051278 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1542234052264 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1542234052264 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542234052355 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542234052355 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "skeleton.sdc " "Synopsys Design Constraints File file not found: 'skeleton.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1542234053210 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1542234053210 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name inclock inclock " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name inclock inclock" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1542234053223 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{div\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{div\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{div\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{div\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{div\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{div\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1542234053223 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1542234053223 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1542234053224 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1542234053226 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1542234053252 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1542234053253 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1542234053254 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1542234053287 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 20.460 " "Worst-case setup slack is 20.460" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542234053512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542234053512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.460               0.000 div\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   20.460               0.000 div\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542234053512 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542234053512 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.355 " "Worst-case hold slack is 0.355" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542234053580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542234053580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 div\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.355               0.000 div\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542234053580 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542234053580 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1542234053591 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1542234053602 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.819 " "Worst-case minimum pulse width slack is 9.819" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542234053613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542234053613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.819               0.000 inclock  " "    9.819               0.000 inclock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542234053613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.707               0.000 div\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   49.707               0.000 div\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542234053613 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542234053613 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "Timing Analyzer" 0 -1 1542234054208 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1542234054245 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1542234054245 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1542234054245 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1542234054245 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 193.633 ns " "Worst Case Available Settling Time: 193.633 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1542234054245 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1542234054245 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1542234054245 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1542234054258 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1542234054296 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1542234055122 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1542234055374 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 22.974 " "Worst-case setup slack is 22.974" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542234055519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542234055519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   22.974               0.000 div\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   22.974               0.000 div\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542234055519 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542234055519 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.352 " "Worst-case hold slack is 0.352" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542234055568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542234055568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.352               0.000 div\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.352               0.000 div\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542234055568 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542234055568 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1542234055579 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1542234055590 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.799 " "Worst-case minimum pulse width slack is 9.799" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542234055602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542234055602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.799               0.000 inclock  " "    9.799               0.000 inclock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542234055602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.709               0.000 div\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   49.709               0.000 div\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542234055602 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542234055602 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "Timing Analyzer" 0 -1 1542234056204 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1542234056258 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1542234056258 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1542234056258 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1542234056258 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 194.196 ns " "Worst Case Available Settling Time: 194.196 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1542234056258 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1542234056258 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1542234056258 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1542234056282 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1542234056522 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 35.240 " "Worst-case setup slack is 35.240" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542234056573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542234056573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.240               0.000 div\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   35.240               0.000 div\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542234056573 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542234056573 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.137 " "Worst-case hold slack is 0.137" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542234056632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542234056632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.137               0.000 div\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.137               0.000 div\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542234056632 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542234056632 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1542234056642 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1542234056655 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.400 " "Worst-case minimum pulse width slack is 9.400" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542234056668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542234056668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.400               0.000 inclock  " "    9.400               0.000 inclock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542234056668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.753               0.000 div\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   49.753               0.000 div\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542234056668 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542234056668 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "Timing Analyzer" 0 -1 1542234057187 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1542234057220 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1542234057220 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1542234057220 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1542234057220 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 196.823 ns " "Worst Case Available Settling Time: 196.823 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1542234057220 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1542234057220 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1542234057220 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1542234057753 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1542234057757 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "753 " "Peak virtual memory: 753 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1542234057915 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 14 17:20:57 2018 " "Processing ended: Wed Nov 14 17:20:57 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1542234057915 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1542234057915 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1542234057915 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1542234057915 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1542234059403 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1542234059414 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 14 17:20:59 2018 " "Processing started: Wed Nov 14 17:20:59 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1542234059414 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1542234059414 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off cpu550-2016fa -c skeleton " "Command: quartus_eda --read_settings_files=off --write_settings_files=off cpu550-2016fa -c skeleton" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1542234059414 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1542234060991 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "skeleton_7_1200mv_85c_slow.vo C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/simulation/modelsim/ simulation " "Generated file skeleton_7_1200mv_85c_slow.vo in folder \"C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1542234062166 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "skeleton_7_1200mv_0c_slow.vo C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/simulation/modelsim/ simulation " "Generated file skeleton_7_1200mv_0c_slow.vo in folder \"C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1542234062901 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "skeleton_min_1200mv_0c_fast.vo C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/simulation/modelsim/ simulation " "Generated file skeleton_min_1200mv_0c_fast.vo in folder \"C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1542234063660 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "skeleton.vo C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/simulation/modelsim/ simulation " "Generated file skeleton.vo in folder \"C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1542234064408 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "skeleton_7_1200mv_85c_v_slow.sdo C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/simulation/modelsim/ simulation " "Generated file skeleton_7_1200mv_85c_v_slow.sdo in folder \"C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1542234064882 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "skeleton_7_1200mv_0c_v_slow.sdo C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/simulation/modelsim/ simulation " "Generated file skeleton_7_1200mv_0c_v_slow.sdo in folder \"C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1542234065323 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "skeleton_min_1200mv_0c_v_fast.sdo C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/simulation/modelsim/ simulation " "Generated file skeleton_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1542234065741 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "skeleton_v.sdo C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/simulation/modelsim/ simulation " "Generated file skeleton_v.sdo in folder \"C:/Users/DHL/Desktop/cpu550-2018Fall_Verilog_restored/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1542234066147 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "578 " "Peak virtual memory: 578 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1542234066498 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 14 17:21:06 2018 " "Processing ended: Wed Nov 14 17:21:06 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1542234066498 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1542234066498 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1542234066498 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1542234066498 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 100 s " "Quartus Prime Full Compilation was successful. 0 errors, 100 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1542234067244 ""}
