<?xml version="1.0" encoding="ISO-8859-1"?>
<source>

        <component>Asynchronous FIFO for Internal Bus</component>

<authors>
   <author login="xstour03">Jan Stourac</author>
</authors>

<features>
   <item>Uses Virtex5 built-in FIFO block</item>
   <item>So far FIXED data width 64 bits</item>
   <item>512 items in FIFO</item>
</features>

<description>

   This component is Asynchronous FIFO with two Internal Bus interfaces.
   One interface is receiving (RX) and second is transmitting (TX) data.
   It is wrapper for one 36Kb Xilinx FIFO using BlockRAM.

</description>

<interface>
<port_map>
   <divider>Common Interface</divider>
   <port name="RX_CLK"        dir="in"  width="1">
      Clock signal for RX interface
   </port>
   <port name="RX_RESET"      dir="in"  width="1">
      Reset signal for RX interface
   </port>
   <port name="TX_CLK"        dir="in"  width="1">
      Clock signal for TX interface
   </port>
   <port name="TX_RESET"      dir="in"  width="1">
      Reset signal for TX interface
   </port>

   <divider>InternalBus interfaces</divider>
   <port name="RX"       dir="inout" width="">
      Recieve interface (write to FIFO)
   </port>
      
   <port name="TX"       dir="inout" width="">
      Transmit interface (read from FIFO)
   </port>

</port_map>
</interface>

<body>

    <h1>Specification</h1>
    <p>
    Entity name is IB_ASFIFO_64B.
    </p>
    

<h1>Frequency and Resources usage</h1>

  <p> 
   One 36Kb BlockRAM and two invertors are needed.
  </p> 


</body>

</source>
