#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001feecec6e70 .scope module, "myalu_tb" "myalu_tb" 2 18;
 .timescale -9 -12;
P_000001feecec5af0 .param/l "NUMBITS" 0 2 19, +C4<00000000000000000000000000001000>;
v000001feecec0210_0 .var "A", 7 0;
v000001feecec02b0_0 .var "B", 7 0;
v000001feecf23a80_0 .var "R", 7 0;
v000001feecf23d00_0 .net "carryout", 0 0, v000001feece91660_0;  1 drivers
v000001feecf23620_0 .var "clk", 0 0;
v000001feecf23ee0_0 .var/i "failedTests", 31 0;
v000001feecf236c0_0 .var "opcode", 2 0;
v000001feecf23760_0 .net "overflow", 0 0, v000001feece628d0_0;  1 drivers
v000001feecf233a0_0 .var "reset", 0 0;
v000001feecf23f80_0 .net "result", 7 0, v000001feecebe5c0_0;  1 drivers
v000001feecf23940_0 .var/i "totalTests", 31 0;
v000001feecf23800_0 .net "zero", 0 0, v000001feecec7000_0;  1 drivers
E_000001feecec5030 .event posedge, v000001feece8c4c0_0;
E_000001feecec5c70 .event negedge, v000001feecec7d70_0;
S_000001feece9f850 .scope module, "uut" "myalu" 2 38, 3 20 0, S_000001feecec6e70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "A";
    .port_info 3 /INPUT 8 "B";
    .port_info 4 /INPUT 3 "opcode";
    .port_info 5 /OUTPUT 8 "result";
    .port_info 6 /OUTPUT 1 "carryout";
    .port_info 7 /OUTPUT 1 "overflow";
    .port_info 8 /OUTPUT 1 "zero";
P_000001feecec5070 .param/l "NUMBITS" 0 3 20, +C4<00000000000000000000000000001000>;
v000001feece62ce0_0 .net "A", 7 0, v000001feecec0210_0;  1 drivers
v000001feece62f00_0 .net "B", 7 0, v000001feecec02b0_0;  1 drivers
v000001feece91660_0 .var "carryout", 0 0;
v000001feece8c4c0_0 .net "clk", 0 0, v000001feecf23620_0;  1 drivers
v000001feece94770_0 .net "opcode", 2 0, v000001feecf236c0_0;  1 drivers
v000001feece628d0_0 .var "overflow", 0 0;
v000001feecec7d70_0 .net "reset", 0 0, v000001feecf233a0_0;  1 drivers
v000001feecebe5c0_0 .var "result", 7 0;
v000001feecec7000_0 .var "zero", 0 0;
E_000001feecec5670 .event anyedge, v000001feece94770_0, v000001feece62ce0_0, v000001feece62f00_0, v000001feecebe5c0_0;
    .scope S_000001feece9f850;
T_0 ;
    %wait E_000001feecec5670;
    %load/vec4 v000001feece94770_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %jmp T_0.8;
T_0.0 ;
    %load/vec4 v000001feece62ce0_0;
    %pad/u 9;
    %load/vec4 v000001feece62f00_0;
    %pad/u 9;
    %add;
    %split/vec4 8;
    %store/vec4 v000001feecebe5c0_0, 0, 8;
    %store/vec4 v000001feece91660_0, 0, 1;
    %jmp T_0.8;
T_0.1 ;
    %load/vec4 v000001feece62ce0_0;
    %load/vec4 v000001feece62f00_0;
    %add;
    %store/vec4 v000001feecebe5c0_0, 0, 8;
    %jmp T_0.8;
T_0.2 ;
    %load/vec4 v000001feece62ce0_0;
    %pad/u 9;
    %load/vec4 v000001feece62f00_0;
    %pad/u 9;
    %sub;
    %split/vec4 8;
    %store/vec4 v000001feecebe5c0_0, 0, 8;
    %store/vec4 v000001feece91660_0, 0, 1;
    %jmp T_0.8;
T_0.3 ;
    %load/vec4 v000001feece62ce0_0;
    %load/vec4 v000001feece62f00_0;
    %sub;
    %store/vec4 v000001feecebe5c0_0, 0, 8;
    %jmp T_0.8;
T_0.4 ;
    %load/vec4 v000001feece62ce0_0;
    %load/vec4 v000001feece62f00_0;
    %and;
    %store/vec4 v000001feecebe5c0_0, 0, 8;
    %jmp T_0.8;
T_0.5 ;
    %load/vec4 v000001feece62ce0_0;
    %load/vec4 v000001feece62f00_0;
    %or;
    %store/vec4 v000001feecebe5c0_0, 0, 8;
    %jmp T_0.8;
T_0.6 ;
    %load/vec4 v000001feece62ce0_0;
    %load/vec4 v000001feece62f00_0;
    %xor;
    %store/vec4 v000001feecebe5c0_0, 0, 8;
    %jmp T_0.8;
T_0.7 ;
    %load/vec4 v000001feece62ce0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001feecebe5c0_0, 0, 8;
    %jmp T_0.8;
T_0.8 ;
    %pop/vec4 1;
    %load/vec4 v000001feecebe5c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.9, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001feecec7000_0, 0, 1;
    %jmp T_0.10;
T_0.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001feecec7000_0, 0, 1;
T_0.10 ;
    %load/vec4 v000001feece94770_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_0.11, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001feece628d0_0, 0, 1;
T_0.11 ;
    %load/vec4 v000001feece94770_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_0.13, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001feece628d0_0, 0, 1;
T_0.13 ;
    %load/vec4 v000001feece94770_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_0.15, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001feece62ce0_0;
    %pad/s 32;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001feece62f00_0;
    %pad/s 32;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v000001feecebe5c0_0;
    %pad/s 32;
    %cmpi/s 0, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.17, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001feece628d0_0, 0, 1;
    %jmp T_0.18;
T_0.17 ;
    %load/vec4 v000001feece62ce0_0;
    %pad/s 32;
    %cmpi/s 0, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v000001feece62f00_0;
    %pad/s 32;
    %cmpi/s 0, 0, 32;
    %flag_get/vec4 5;
    %and;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001feecebe5c0_0;
    %pad/s 32;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.19, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001feece628d0_0, 0, 1;
    %jmp T_0.20;
T_0.19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001feece628d0_0, 0, 1;
T_0.20 ;
T_0.18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001feece91660_0, 0, 1;
T_0.15 ;
    %load/vec4 v000001feece94770_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_0.21, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001feece62ce0_0;
    %pad/s 32;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v000001feece62f00_0;
    %pad/s 32;
    %cmpi/s 0, 0, 32;
    %flag_get/vec4 5;
    %and;
    %load/vec4 v000001feecebe5c0_0;
    %pad/s 32;
    %cmpi/s 0, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.23, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001feece628d0_0, 0, 1;
    %jmp T_0.24;
T_0.23 ;
    %load/vec4 v000001feece62ce0_0;
    %pad/s 32;
    %cmpi/s 0, 0, 32;
    %flag_get/vec4 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001feece62f00_0;
    %pad/s 32;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001feecebe5c0_0;
    %pad/s 32;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.25, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001feece628d0_0, 0, 1;
    %jmp T_0.26;
T_0.25 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001feece628d0_0, 0, 1;
T_0.26 ;
T_0.24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001feece91660_0, 0, 1;
T_0.21 ;
    %load/vec4 v000001feece94770_0;
    %cmpi/e 4, 0, 3;
    %flag_mov 8, 4;
    %load/vec4 v000001feece94770_0;
    %cmpi/e 5, 0, 3;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v000001feece94770_0;
    %cmpi/e 6, 0, 3;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v000001feece94770_0;
    %cmpi/e 7, 0, 3;
    %flag_or 4, 8;
    %jmp/0xz  T_0.27, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001feece91660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001feece628d0_0, 0, 1;
T_0.27 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001feecec6e70;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001feecf23940_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001feecf23ee0_0, 0, 32;
    %end;
    .thread T_1;
    .scope S_000001feecec6e70;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001feecf23620_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001feecf233a0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001feecf23620_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001feecf233a0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001feecf23620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001feecf233a0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001feecf23620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001feecf233a0_0, 0, 1;
    %delay 50000, 0;
T_2.0 ;
    %load/vec4 v000001feecf23620_0;
    %inv;
    %store/vec4 v000001feecf23620_0, 0, 1;
    %delay 50000, 0;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_000001feecec6e70;
T_3 ;
    %wait E_000001feecec5c70;
    %wait E_000001feecec5030;
    %delay 10000, 0;
    %vpi_call 2 75 "$write", "Test Group 1: Testing unsigned additions ... \012" {0 0 0};
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001feecf236c0_0, 0, 3;
    %load/vec4 v000001feecf23940_0;
    %addi 1, 0, 32;
    %store/vec4 v000001feecf23940_0, 0, 32;
    %vpi_call 2 78 "$write", "\011Test Case 1.1: Unsigned Add ... " {0 0 0};
    %pushi/vec4 255, 0, 8;
    %store/vec4 v000001feecec0210_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v000001feecec02b0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001feecf23a80_0, 0, 8;
    %delay 100000, 0;
    %vpi_call 2 83 "$write", "\012expected result %h\012", v000001feecf23a80_0 {0 0 0};
    %vpi_call 2 84 "$write", "result %h\012", v000001feecf23f80_0 {0 0 0};
    %vpi_call 2 85 "$write", "zero %h\012", v000001feecf23800_0 {0 0 0};
    %load/vec4 v000001feecf23a80_0;
    %load/vec4 v000001feecf23f80_0;
    %cmp/ne;
    %flag_mov 8, 4;
    %load/vec4 v000001feecf23800_0;
    %cmpi/ne 1, 0, 1;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v000001feecf23d00_0;
    %cmpi/ne 1, 0, 1;
    %flag_or 4, 8;
    %jmp/0xz  T_3.0, 4;
    %vpi_call 2 87 "$write", "failed\012" {0 0 0};
    %load/vec4 v000001feecf23ee0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001feecf23ee0_0, 0, 32;
    %jmp T_3.1;
T_3.0 ;
    %vpi_call 2 90 "$write", "passed\012" {0 0 0};
T_3.1 ;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001feecf236c0_0, 0, 3;
    %load/vec4 v000001feecf23940_0;
    %addi 1, 0, 32;
    %store/vec4 v000001feecf23940_0, 0, 32;
    %vpi_call 2 97 "$write", "\011Test Case 1.2: Unsigned Add ... " {0 0 0};
    %pushi/vec4 129, 0, 8;
    %store/vec4 v000001feecec0210_0, 0, 8;
    %pushi/vec4 40, 0, 8;
    %store/vec4 v000001feecec02b0_0, 0, 8;
    %pushi/vec4 169, 0, 8;
    %store/vec4 v000001feecf23a80_0, 0, 8;
    %delay 100000, 0;
    %vpi_call 2 102 "$write", "\012expected result %h\012", v000001feecf23a80_0 {0 0 0};
    %vpi_call 2 103 "$write", "result %h\012", v000001feecf23f80_0 {0 0 0};
    %vpi_call 2 104 "$write", "zero %h\012", v000001feecf23800_0 {0 0 0};
    %load/vec4 v000001feecf23a80_0;
    %load/vec4 v000001feecf23f80_0;
    %cmp/ne;
    %flag_mov 8, 4;
    %load/vec4 v000001feecf23800_0;
    %cmpi/ne 0, 0, 1;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v000001feecf23d00_0;
    %cmpi/ne 0, 0, 1;
    %flag_or 4, 8;
    %jmp/0xz  T_3.2, 4;
    %vpi_call 2 106 "$write", "failed\012" {0 0 0};
    %load/vec4 v000001feecf23ee0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001feecf23ee0_0, 0, 32;
    %jmp T_3.3;
T_3.2 ;
    %vpi_call 2 109 "$write", "passed\012" {0 0 0};
T_3.3 ;
    %delay 10000, 0;
    %vpi_call 2 116 "$write", "Test Group 2: Testing unsigned subs ...\012" {0 0 0};
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001feecf236c0_0, 0, 3;
    %load/vec4 v000001feecf23940_0;
    %addi 1, 0, 32;
    %store/vec4 v000001feecf23940_0, 0, 32;
    %vpi_call 2 119 "$write", "\011Test Case 2: Unsigned Sub ... " {0 0 0};
    %pushi/vec4 145, 0, 8;
    %store/vec4 v000001feecec0210_0, 0, 8;
    %pushi/vec4 40, 0, 8;
    %store/vec4 v000001feecec02b0_0, 0, 8;
    %pushi/vec4 105, 0, 8;
    %store/vec4 v000001feecf23a80_0, 0, 8;
    %delay 100000, 0;
    %vpi_call 2 124 "$write", "\012expected result %h\012", v000001feecf23a80_0 {0 0 0};
    %vpi_call 2 125 "$write", "result %h\012", v000001feecf23f80_0 {0 0 0};
    %vpi_call 2 126 "$write", "zero %h\012", v000001feecf23800_0 {0 0 0};
    %load/vec4 v000001feecf23a80_0;
    %load/vec4 v000001feecf23f80_0;
    %cmp/ne;
    %flag_mov 8, 4;
    %load/vec4 v000001feecf23800_0;
    %cmpi/ne 0, 0, 1;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v000001feecf23d00_0;
    %cmpi/ne 0, 0, 1;
    %flag_or 4, 8;
    %jmp/0xz  T_3.4, 4;
    %vpi_call 2 128 "$write", "failed\012" {0 0 0};
    %load/vec4 v000001feecf23ee0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001feecf23ee0_0, 0, 32;
    %jmp T_3.5;
T_3.4 ;
    %vpi_call 2 131 "$write", "passed\012" {0 0 0};
T_3.5 ;
    %delay 10000, 0;
    %vpi_call 2 139 "$write", "Test Group 3: Testing signed adds ...\012" {0 0 0};
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001feecf236c0_0, 0, 3;
    %load/vec4 v000001feecf23940_0;
    %addi 1, 0, 32;
    %store/vec4 v000001feecf23940_0, 0, 32;
    %vpi_call 2 143 "$write", "\011Test Case 3: Signed adds ... " {0 0 0};
    %pushi/vec4 97, 0, 8;
    %store/vec4 v000001feecec0210_0, 0, 8;
    %pushi/vec4 18, 0, 8;
    %store/vec4 v000001feecec02b0_0, 0, 8;
    %pushi/vec4 115, 0, 8;
    %store/vec4 v000001feecf23a80_0, 0, 8;
    %delay 100000, 0;
    %vpi_call 2 148 "$write", "\012expected result %h\012", v000001feecf23a80_0 {0 0 0};
    %vpi_call 2 149 "$write", "result %h\012", v000001feecf23f80_0 {0 0 0};
    %vpi_call 2 150 "$write", "zero %h\012", v000001feecf23800_0 {0 0 0};
    %load/vec4 v000001feecf23a80_0;
    %load/vec4 v000001feecf23f80_0;
    %cmp/ne;
    %flag_mov 8, 4;
    %load/vec4 v000001feecf23800_0;
    %cmpi/ne 0, 0, 1;
    %flag_or 4, 8;
    %jmp/0xz  T_3.6, 4;
    %vpi_call 2 152 "$write", "failed\012" {0 0 0};
    %load/vec4 v000001feecf23ee0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001feecf23ee0_0, 0, 32;
    %jmp T_3.7;
T_3.6 ;
    %vpi_call 2 155 "$write", "passed\012" {0 0 0};
T_3.7 ;
    %delay 10000, 0;
    %vpi_call 2 163 "$write", "Test Group 4: Testing signed subs ...\012" {0 0 0};
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001feecf236c0_0, 0, 3;
    %load/vec4 v000001feecf23940_0;
    %addi 1, 0, 32;
    %store/vec4 v000001feecf23940_0, 0, 32;
    %vpi_call 2 168 "$write", "\011Test Case 4: Signed subs ... " {0 0 0};
    %pushi/vec4 97, 0, 8;
    %store/vec4 v000001feecec0210_0, 0, 8;
    %pushi/vec4 18, 0, 8;
    %store/vec4 v000001feecec02b0_0, 0, 8;
    %pushi/vec4 79, 0, 8;
    %store/vec4 v000001feecf23a80_0, 0, 8;
    %delay 100000, 0;
    %vpi_call 2 173 "$write", "\012expected result %h\012", v000001feecf23a80_0 {0 0 0};
    %vpi_call 2 174 "$write", "result %h\012", v000001feecf23f80_0 {0 0 0};
    %vpi_call 2 175 "$write", "zero %h\012", v000001feecf23800_0 {0 0 0};
    %load/vec4 v000001feecf23a80_0;
    %load/vec4 v000001feecf23f80_0;
    %cmp/ne;
    %flag_mov 8, 4;
    %load/vec4 v000001feecf23800_0;
    %cmpi/ne 0, 0, 1;
    %flag_or 4, 8;
    %jmp/0xz  T_3.8, 4;
    %vpi_call 2 177 "$write", "failed\012" {0 0 0};
    %load/vec4 v000001feecf23ee0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001feecf23ee0_0, 0, 32;
    %jmp T_3.9;
T_3.8 ;
    %vpi_call 2 180 "$write", "passed\012" {0 0 0};
T_3.9 ;
    %delay 10000, 0;
    %vpi_call 2 186 "$write", "Test Group 5: Testing ANDs ...\012" {0 0 0};
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001feecf236c0_0, 0, 3;
    %load/vec4 v000001feecf23940_0;
    %addi 1, 0, 32;
    %store/vec4 v000001feecf23940_0, 0, 32;
    %vpi_call 2 189 "$write", "\011Test Case 5.1: ANDS ... " {0 0 0};
    %pushi/vec4 217, 0, 8;
    %store/vec4 v000001feecec0210_0, 0, 8;
    %pushi/vec4 97, 0, 8;
    %store/vec4 v000001feecec02b0_0, 0, 8;
    %pushi/vec4 65, 0, 8;
    %store/vec4 v000001feecf23a80_0, 0, 8;
    %delay 100000, 0;
    %vpi_call 2 194 "$write", "\012expected result %h\012", v000001feecf23a80_0 {0 0 0};
    %vpi_call 2 195 "$write", "result %h\012", v000001feecf23f80_0 {0 0 0};
    %vpi_call 2 196 "$write", "zero %h\012", v000001feecf23800_0 {0 0 0};
    %load/vec4 v000001feecf23a80_0;
    %load/vec4 v000001feecf23f80_0;
    %cmp/ne;
    %flag_mov 8, 4;
    %load/vec4 v000001feecf23800_0;
    %cmpi/ne 0, 0, 1;
    %flag_or 4, 8;
    %jmp/0xz  T_3.10, 4;
    %vpi_call 2 199 "$write", "failed\012" {0 0 0};
    %load/vec4 v000001feecf23ee0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001feecf23ee0_0, 0, 32;
    %jmp T_3.11;
T_3.10 ;
    %vpi_call 2 202 "$write", "passed\012" {0 0 0};
T_3.11 ;
    %delay 10000, 0;
    %vpi_call 2 211 "$write", "Test Group 6: Testing ORs ...\012" {0 0 0};
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000001feecf236c0_0, 0, 3;
    %load/vec4 v000001feecf23940_0;
    %addi 1, 0, 32;
    %store/vec4 v000001feecf23940_0, 0, 32;
    %vpi_call 2 216 "$write", "\011Test Case 6.1: OR ... " {0 0 0};
    %pushi/vec4 217, 0, 8;
    %store/vec4 v000001feecec0210_0, 0, 8;
    %pushi/vec4 97, 0, 8;
    %store/vec4 v000001feecec02b0_0, 0, 8;
    %pushi/vec4 249, 0, 8;
    %store/vec4 v000001feecf23a80_0, 0, 8;
    %delay 100000, 0;
    %vpi_call 2 221 "$write", "\012expected result %h\012", v000001feecf23a80_0 {0 0 0};
    %vpi_call 2 222 "$write", "result %h\012", v000001feecf23f80_0 {0 0 0};
    %load/vec4 v000001feecf23a80_0;
    %load/vec4 v000001feecf23f80_0;
    %cmp/ne;
    %flag_mov 8, 4;
    %load/vec4 v000001feecf23800_0;
    %cmpi/ne 0, 0, 1;
    %flag_or 4, 8;
    %jmp/0xz  T_3.12, 4;
    %vpi_call 2 224 "$write", "failed\012" {0 0 0};
    %load/vec4 v000001feecf23ee0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001feecf23ee0_0, 0, 32;
    %jmp T_3.13;
T_3.12 ;
    %vpi_call 2 227 "$write", "passed\012" {0 0 0};
T_3.13 ;
    %delay 10000, 0;
    %vpi_call 2 234 "$write", "Test Group 7: Testing XORs ...\012" {0 0 0};
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000001feecf236c0_0, 0, 3;
    %load/vec4 v000001feecf23940_0;
    %addi 1, 0, 32;
    %store/vec4 v000001feecf23940_0, 0, 32;
    %vpi_call 2 239 "$write", "\011Test Case 7: XOR ... " {0 0 0};
    %pushi/vec4 217, 0, 8;
    %store/vec4 v000001feecec0210_0, 0, 8;
    %pushi/vec4 97, 0, 8;
    %store/vec4 v000001feecec02b0_0, 0, 8;
    %pushi/vec4 184, 0, 8;
    %store/vec4 v000001feecf23a80_0, 0, 8;
    %delay 100000, 0;
    %vpi_call 2 244 "$write", "\012expected result %h\012", v000001feecf23a80_0 {0 0 0};
    %vpi_call 2 245 "$write", "result %h\012", v000001feecf23f80_0 {0 0 0};
    %load/vec4 v000001feecf23a80_0;
    %load/vec4 v000001feecf23f80_0;
    %cmp/ne;
    %flag_mov 8, 4;
    %load/vec4 v000001feecf23800_0;
    %cmpi/ne 0, 0, 1;
    %flag_or 4, 8;
    %jmp/0xz  T_3.14, 4;
    %vpi_call 2 247 "$write", "failed\012" {0 0 0};
    %load/vec4 v000001feecf23ee0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001feecf23ee0_0, 0, 32;
    %jmp T_3.15;
T_3.14 ;
    %vpi_call 2 250 "$write", "passed\012" {0 0 0};
T_3.15 ;
    %vpi_call 2 256 "$write", "Test Group 8: Testing DIV 2 ...\012" {0 0 0};
    %pushi/vec4 7, 0, 3;
    %store/vec4 v000001feecf236c0_0, 0, 3;
    %load/vec4 v000001feecf23940_0;
    %addi 1, 0, 32;
    %store/vec4 v000001feecf23940_0, 0, 32;
    %vpi_call 2 260 "$write", "\011Test Case 8: DIV 2 ... " {0 0 0};
    %pushi/vec4 96, 0, 8;
    %store/vec4 v000001feecec0210_0, 0, 8;
    %pushi/vec4 48, 0, 8;
    %store/vec4 v000001feecf23a80_0, 0, 8;
    %delay 100000, 0;
    %vpi_call 2 265 "$write", "\012expected result %h\012", v000001feecf23a80_0 {0 0 0};
    %vpi_call 2 266 "$write", "result %h\012", v000001feecf23f80_0 {0 0 0};
    %load/vec4 v000001feecf23a80_0;
    %load/vec4 v000001feecf23f80_0;
    %cmp/ne;
    %flag_mov 8, 4;
    %load/vec4 v000001feecf23800_0;
    %cmpi/ne 0, 0, 1;
    %flag_or 4, 8;
    %jmp/0xz  T_3.16, 4;
    %vpi_call 2 268 "$write", "failed\012" {0 0 0};
    %load/vec4 v000001feecf23ee0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001feecf23ee0_0, 0, 32;
    %jmp T_3.17;
T_3.16 ;
    %vpi_call 2 272 "$write", "passed\012" {0 0 0};
T_3.17 ;
    %vpi_call 2 280 "$write", "\012-------------------------------------------------------" {0 0 0};
    %load/vec4 v000001feecf23940_0;
    %load/vec4 v000001feecf23ee0_0;
    %sub;
    %vpi_call 2 281 "$write", "\012Testing complete\012Passed %0d / %0d tests", S<0,vec4,s32>, v000001feecf23940_0 {1 0 0};
    %vpi_call 2 282 "$write", "\012-------------------------------------------------------" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "myalu_tb.v";
    "myalu.v";
