<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>ID_MMFR0</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">ID_MMFR0, Memory Model Feature Register 0</h1><p>The ID_MMFR0 characteristics are:</p><h2>Purpose</h2>
          <p>Provides information about the implemented memory model and memory management support in AArch32.</p>
        <p>This 
        register
       is part of the Identification registers functional group.</p><h2>Configuration</h2><p>There are no configuration notes.</p><h2>Attributes</h2>
          <p>ID_MMFR0 is a 32-bit register.</p>
        <h2>Field descriptions</h2><p>The ID_MMFR0 bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4"><a href="#InnerShr">InnerShr</a></td><td class="lr" colspan="4"><a href="#FCSE">FCSE</a></td><td class="lr" colspan="4"><a href="#AuxReg">AuxReg</a></td><td class="lr" colspan="4"><a href="#TCM">TCM</a></td><td class="lr" colspan="4"><a href="#ShareLvl">ShareLvl</a></td><td class="lr" colspan="4"><a href="#OuterShr">OuterShr</a></td><td class="lr" colspan="4"><a href="#PMSA">PMSA</a></td><td class="lr" colspan="4"><a href="#VMSA">VMSA</a></td></tr></tbody></table><h4 id="InnerShr">InnerShr, bits [31:28]
                  </h4>
              <p>Innermost Shareability. Indicates the innermost shareability domain implemented. Defined values are:</p>
            <table class="valuetable"><tr><th>InnerShr</th><th>Meaning</th></tr><tr><td class="bitfield">0000</td><td>
                  <p>Implemented as Non-cacheable.</p>
                </td></tr><tr><td class="bitfield">0001</td><td>
                  <p>Implemented with hardware coherency support.</p>
                </td></tr><tr><td class="bitfield">1111</td><td>
                  <p>Shareability ignored.</p>
                </td></tr></table>
              <p>All other values are reserved.</p>
            
              <p>In ARMv8 the permitted values are <span class="binarynumber">0000</span>, <span class="binarynumber">0001</span>, and <span class="binarynumber">1111</span>.</p>
            
              <p>This field is valid only if the implementation supports two levels of shareability, as indicated by ID_MMFR0.ShareLvl having the value <span class="binarynumber">0001</span>.</p>
            
              <p>When ID_MMFR0.ShareLvl is zero, this field is UNK.</p>
            <h4 id="FCSE">FCSE, bits [27:24]
                  </h4>
              <p>Indicates whether the implementation includes the FCSE. Defined values are:</p>
            <table class="valuetable"><tr><th>FCSE</th><th>Meaning</th></tr><tr><td class="bitfield">0000</td><td>
                  <p>Not supported.</p>
                </td></tr><tr><td class="bitfield">0001</td><td>
                  <p>Support for FCSE.</p>
                </td></tr></table>
              <p>All other values are reserved.</p>
            
              <p>In ARMv8 the only permitted value is <span class="binarynumber">0000</span>.</p>
            <h4 id="AuxReg">AuxReg, bits [23:20]
                  </h4>
              <p>Auxiliary Registers. Indicates support for Auxiliary registers. Defined values are:</p>
            <table class="valuetable"><tr><th>AuxReg</th><th>Meaning</th></tr><tr><td class="bitfield">0000</td><td>
                  <p>None supported.</p>
                </td></tr><tr><td class="bitfield">0001</td><td>
                  <p>Support for Auxiliary Control Register only.</p>
                </td></tr><tr><td class="bitfield">0010</td><td>
                  <p>Support for Auxiliary Fault Status Registers (<a href="AArch32-aifsr.html">AIFSR</a> and <a href="AArch32-adfsr.html">ADFSR</a>) and Auxiliary Control Register.</p>
                </td></tr></table>
              <p>All other values are reserved.</p>
            
              <p>In ARMv8 the only permitted value is <span class="binarynumber">0010</span>.</p>
            
              <div class="note"><span class="note-header">Note</span>
                <p>Accesses to unimplemented Auxiliary registers are <span class="arm-defined-word">UNDEFINED</span>.</p>
              </div>
            <h4 id="TCM">TCM, bits [19:16]
                  </h4>
              <p>Indicates support for TCMs and associated DMAs. Defined values are:</p>
            <table class="valuetable"><tr><th>TCM</th><th>Meaning</th></tr><tr><td class="bitfield">0000</td><td>
                  <p>Not supported.</p>
                </td></tr><tr><td class="bitfield">0001</td><td>
                  <p>Support is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span>. ARMv7 requires this setting.</p>
                </td></tr><tr><td class="bitfield">0010</td><td>
                  <p>Support for TCM only, ARMv6 implementation.</p>
                </td></tr><tr><td class="bitfield">0011</td><td>
                  <p>Support for TCM and DMA, ARMv6 implementation.</p>
                </td></tr></table>
              <p>All other values are reserved.</p>
            
              <p>In ARMv8-R the permitted values are <span class="binarynumber">0000</span> and <span class="binarynumber">0001</span>.</p>
            <h4 id="ShareLvl">ShareLvl, bits [15:12]
                  </h4>
              <p>Shareability Levels. Indicates the number of shareability levels implemented. Defined values are:</p>
            <table class="valuetable"><tr><th>ShareLvl</th><th>Meaning</th></tr><tr><td class="bitfield">0000</td><td>
                  <p>One level of shareability implemented.</p>
                </td></tr><tr><td class="bitfield">0001</td><td>
                  <p>Two levels of shareability implemented.</p>
                </td></tr></table>
              <p>All other values are reserved.</p>
            
              <p>In ARMv8 the only permitted value is <span class="binarynumber">0001</span>.</p>
            <h4 id="OuterShr">OuterShr, bits [11:8]
                  </h4>
              <p>Outermost Shareability. Indicates the outermost shareability domain implemented. Defined values are:</p>
            <table class="valuetable"><tr><th>OuterShr</th><th>Meaning</th></tr><tr><td class="bitfield">0000</td><td>
                  <p>Implemented as Non-cacheable.</p>
                </td></tr><tr><td class="bitfield">0001</td><td>
                  <p>Implemented with hardware coherency support.</p>
                </td></tr><tr><td class="bitfield">1111</td><td>
                  <p>Shareability ignored.</p>
                </td></tr></table>
              <p>All other values are reserved.</p>
            
              <p>In ARMv8 the permitted values are <span class="binarynumber">0000</span>, <span class="binarynumber">0001</span>, and <span class="binarynumber">1111</span>.</p>
            <h4 id="PMSA">PMSA, bits [7:4]
                  </h4>
              <p>Indicates support for a PMSA. Defined values are:</p>
            <table class="valuetable"><tr><th>PMSA</th><th>Meaning</th></tr><tr><td class="bitfield">0000</td><td>
                  <p>Not supported.</p>
                </td></tr><tr><td class="bitfield">0001</td><td>
                  <p>Support for <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> PMSA.</p>
                </td></tr><tr><td class="bitfield">0010</td><td>
                  <p>Support for PMSAv6, with a Cache Type Register implemented.</p>
                </td></tr><tr><td class="bitfield">0011</td><td>
                  <p>Support for PMSAv7, with support for memory subsections. ARMv7-R profile.</p>
                </td></tr><tr><td class="bitfield">0100</td><td>
                  <p>Support for ARMv8-R base and limit PMSA.</p>
                </td></tr></table>
              <p>All other values are reserved.</p>
            
              <p>In ARMv8-R the only permitted value is <span class="binarynumber">0100</span>.</p>
            <h4 id="VMSA">VMSA, bits [3:0]
                  </h4>
              <p>Indicates support for a VMSA. Defined values are:</p>
            <table class="valuetable"><tr><th>VMSA</th><th>Meaning</th></tr><tr><td class="bitfield">0000</td><td>
                  <p>Not supported.</p>
                </td></tr><tr><td class="bitfield">0001</td><td>
                  <p>Support for <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> VMSA.</p>
                </td></tr><tr><td class="bitfield">0010</td><td>
                  <p>Support for VMSAv6, with Cache and TLB Type Registers implemented.</p>
                </td></tr><tr><td class="bitfield">0011</td><td>
                  <p>Support for VMSAv7, with support for remapping and the Access flag. ARMv7-A profile.</p>
                </td></tr><tr><td class="bitfield">0100</td><td>
                  <p>As for <span class="binarynumber">0011</span>, and adds support for the PXN bit in the Short-descriptor translation table format descriptors.</p>
                </td></tr><tr><td class="bitfield">0101</td><td>
                  <p>As for <span class="binarynumber">0100</span>, and adds support for the Long-descriptor translation table format.</p>
                </td></tr></table>
              <p>All other values are reserved.</p>
            
              <p>In ARMv8-R the only permitted value is <span class="binarynumber">0000</span>.</p>
            <div class="access_mechanisms"><h2>Accessing the ID_MMFR0</h2><div class="access_instructions"><div class="access_instruction"><p>This register can be read using MRC with the following syntax:</p><p class="asm-code">MRC  
    &lt;syntax&gt;</p></div><p>This syntax uses the following encoding in the System instruction encoding space:</p><table class="access_instructions"><tr><th rowspan="1">
        &lt;syntax&gt;
      </th><th>opc1</th><th>opc2</th><th>CRn</th><th>coproc</th><th>CRm</th></tr><tr><td>p15, 0, 
                &lt;Rt&gt;, c0, c1, 4</td><td>000</td><td>100</td><td>0000</td><td>1111</td><td>0001</td></tr></table><ul></ul></div><h3>Accessibility</h3><p>The register is accessible as follows:</p><table class="accessibility"><tr><th rowspan="2">
        &lt;syntax&gt;
      </th><th class="accessibility_control" colspan="1">
          Control
        </th><th colspan="3">
        Accessibility
      </th></tr><tr><th class="accessibility_control">TGE</th><th>EL0</th><th>EL1</th><th>EL2</th></tr><tr><td>p15, 0, 
                &lt;Rt&gt;, c0, c1, 4</td><td class="accessibility_control">0</td><td>
        -
      </td><td>RO</td><td>RO</td></tr><tr><td>p15, 0, 
                &lt;Rt&gt;, c0, c1, 4</td><td class="accessibility_control">1</td><td>
        -
      </td><td>
        n/a
      </td><td>RO</td></tr></table><h3>Traps and enables</h3><div class="traps_intro"><p>For a description of the prioritization of any generated exceptions, see section G1.11.2 (Exception priority order) in the <i>ARM<sup>®</sup> Architecture Reference Manual, ARMv8, for ARMv8-A architecture profile</i> for exceptions taken to AArch32 state, and section D1.13.2 (Synchronous exception prioritization) for exceptions taken to AArch64 state. Subject to the prioritization rules, the following traps and enables are applicable when accessing this register.</p></div><p>
        When
        EL2 is implemented
        :
      </p><ul><li><p>If <a href="AArch32-hcr.html">HCR</a>.TID3==1, read accesses to this register from EL1 are trapped to Hyp mode.</p></li><li><p>If <a href="AArch32-hstr.html">HSTR</a>.T0==1, read accesses to this register from EL1 are trapped to Hyp mode.</p></li></ul></div><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">10/08/2016 10:36</p><p class="copyconf">Copyright © 2010-2016 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
