# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab_2.srcs/sources_1/new/ALU_Logical.vhd" \
"../../../../lab_2.srcs/sim_1/new/logical_tb.vhd" \

# Do not sort compile order
nosort
