Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Dec 16 11:13:34 2023
| Host         : 3115A0203 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file uart_top_timing_summary_routed.rpt -pb uart_top_timing_summary_routed.pb -rpx uart_top_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (44)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (84)
5. checking no_input_delay (2)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (44)
-------------------------
 There are 44 register/latch pins with no clock driven by root clock pin: rx/temp_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (84)
-------------------------------------------------
 There are 84 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     14.507        0.000                      0                   89        0.116        0.000                      0                   89        3.000        0.000                       0                    52  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk_in                {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       14.507        0.000                      0                   89        0.116        0.000                      0                   89        9.500        0.000                       0                    48  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in
  To Clock:  clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  CLKDIV/CLKGEN/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  CLKDIV/CLKGEN/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CLKDIV/CLKGEN/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CLKDIV/CLKGEN/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CLKDIV/CLKGEN/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CLKDIV/CLKGEN/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       14.507ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.507ns  (required time - arrival time)
  Source:                 rx/counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rx/rx_cnt_reg[0]_P/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.131ns  (logic 1.014ns (19.762%)  route 4.117ns (80.238%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 18.449 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLKDIV/CLKGEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLKDIV/CLKGEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLKDIV/CLKGEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLKDIV/CLKGEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLKDIV/CLKGEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLKDIV/CLKGEN/inst/clkout1_buf/O
                         net (fo=46, routed)          1.554    -0.958    rx/clk_out1
    SLICE_X38Y50         FDCE                                         r  rx/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDCE (Prop_fdce_C_Q)         0.518    -0.440 f  rx/counter_reg[22]/Q
                         net (fo=2, routed)           0.808     0.368    rx/counter_reg_n_0_[22]
    SLICE_X38Y50         LUT4 (Prop_lut4_I1_O)        0.124     0.492 r  rx/counter[31]_i_11/O
                         net (fo=1, routed)           0.581     1.074    rx/counter[31]_i_11_n_0
    SLICE_X37Y49         LUT5 (Prop_lut5_I4_O)        0.124     1.198 r  rx/counter[31]_i_7/O
                         net (fo=28, routed)          1.209     2.407    rx/counter[31]_i_7_n_0
    SLICE_X38Y47         LUT5 (Prop_lut5_I0_O)        0.124     2.531 r  rx/counter[12]_i_2/O
                         net (fo=9, routed)           1.139     3.670    rx/counter[12]_i_2_n_0
    SLICE_X35Y46         LUT5 (Prop_lut5_I0_O)        0.124     3.794 r  rx/rx_cnt[3]_P_i_1/O
                         net (fo=4, routed)           0.379     4.173    rx/rx_cnt[3]_P_i_1_n_0
    SLICE_X34Y46         FDRE                                         r  rx/rx_cnt_reg[0]_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    CLKDIV/CLKGEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  CLKDIV/CLKGEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    CLKDIV/CLKGEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  CLKDIV/CLKGEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    CLKDIV/CLKGEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.005 r  CLKDIV/CLKGEN/inst/clkout1_buf/O
                         net (fo=46, routed)          1.444    18.449    rx/clk_out1
    SLICE_X34Y46         FDRE                                         r  rx/rx_cnt_reg[0]_P/C
                         clock pessimism              0.484    18.932    
                         clock uncertainty           -0.084    18.849    
    SLICE_X34Y46         FDRE (Setup_fdre_C_CE)      -0.169    18.680    rx/rx_cnt_reg[0]_P
  -------------------------------------------------------------------
                         required time                         18.680    
                         arrival time                          -4.173    
  -------------------------------------------------------------------
                         slack                                 14.507    

Slack (MET) :             14.507ns  (required time - arrival time)
  Source:                 rx/counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rx/rx_cnt_reg[1]_P/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.131ns  (logic 1.014ns (19.762%)  route 4.117ns (80.238%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 18.449 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLKDIV/CLKGEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLKDIV/CLKGEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLKDIV/CLKGEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLKDIV/CLKGEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLKDIV/CLKGEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLKDIV/CLKGEN/inst/clkout1_buf/O
                         net (fo=46, routed)          1.554    -0.958    rx/clk_out1
    SLICE_X38Y50         FDCE                                         r  rx/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDCE (Prop_fdce_C_Q)         0.518    -0.440 f  rx/counter_reg[22]/Q
                         net (fo=2, routed)           0.808     0.368    rx/counter_reg_n_0_[22]
    SLICE_X38Y50         LUT4 (Prop_lut4_I1_O)        0.124     0.492 r  rx/counter[31]_i_11/O
                         net (fo=1, routed)           0.581     1.074    rx/counter[31]_i_11_n_0
    SLICE_X37Y49         LUT5 (Prop_lut5_I4_O)        0.124     1.198 r  rx/counter[31]_i_7/O
                         net (fo=28, routed)          1.209     2.407    rx/counter[31]_i_7_n_0
    SLICE_X38Y47         LUT5 (Prop_lut5_I0_O)        0.124     2.531 r  rx/counter[12]_i_2/O
                         net (fo=9, routed)           1.139     3.670    rx/counter[12]_i_2_n_0
    SLICE_X35Y46         LUT5 (Prop_lut5_I0_O)        0.124     3.794 r  rx/rx_cnt[3]_P_i_1/O
                         net (fo=4, routed)           0.379     4.173    rx/rx_cnt[3]_P_i_1_n_0
    SLICE_X34Y46         FDRE                                         r  rx/rx_cnt_reg[1]_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    CLKDIV/CLKGEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  CLKDIV/CLKGEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    CLKDIV/CLKGEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  CLKDIV/CLKGEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    CLKDIV/CLKGEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.005 r  CLKDIV/CLKGEN/inst/clkout1_buf/O
                         net (fo=46, routed)          1.444    18.449    rx/clk_out1
    SLICE_X34Y46         FDRE                                         r  rx/rx_cnt_reg[1]_P/C
                         clock pessimism              0.484    18.932    
                         clock uncertainty           -0.084    18.849    
    SLICE_X34Y46         FDRE (Setup_fdre_C_CE)      -0.169    18.680    rx/rx_cnt_reg[1]_P
  -------------------------------------------------------------------
                         required time                         18.680    
                         arrival time                          -4.173    
  -------------------------------------------------------------------
                         slack                                 14.507    

Slack (MET) :             14.507ns  (required time - arrival time)
  Source:                 rx/counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rx/rx_cnt_reg[2]_P/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.131ns  (logic 1.014ns (19.762%)  route 4.117ns (80.238%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 18.449 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLKDIV/CLKGEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLKDIV/CLKGEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLKDIV/CLKGEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLKDIV/CLKGEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLKDIV/CLKGEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLKDIV/CLKGEN/inst/clkout1_buf/O
                         net (fo=46, routed)          1.554    -0.958    rx/clk_out1
    SLICE_X38Y50         FDCE                                         r  rx/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDCE (Prop_fdce_C_Q)         0.518    -0.440 f  rx/counter_reg[22]/Q
                         net (fo=2, routed)           0.808     0.368    rx/counter_reg_n_0_[22]
    SLICE_X38Y50         LUT4 (Prop_lut4_I1_O)        0.124     0.492 r  rx/counter[31]_i_11/O
                         net (fo=1, routed)           0.581     1.074    rx/counter[31]_i_11_n_0
    SLICE_X37Y49         LUT5 (Prop_lut5_I4_O)        0.124     1.198 r  rx/counter[31]_i_7/O
                         net (fo=28, routed)          1.209     2.407    rx/counter[31]_i_7_n_0
    SLICE_X38Y47         LUT5 (Prop_lut5_I0_O)        0.124     2.531 r  rx/counter[12]_i_2/O
                         net (fo=9, routed)           1.139     3.670    rx/counter[12]_i_2_n_0
    SLICE_X35Y46         LUT5 (Prop_lut5_I0_O)        0.124     3.794 r  rx/rx_cnt[3]_P_i_1/O
                         net (fo=4, routed)           0.379     4.173    rx/rx_cnt[3]_P_i_1_n_0
    SLICE_X34Y46         FDRE                                         r  rx/rx_cnt_reg[2]_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    CLKDIV/CLKGEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  CLKDIV/CLKGEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    CLKDIV/CLKGEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  CLKDIV/CLKGEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    CLKDIV/CLKGEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.005 r  CLKDIV/CLKGEN/inst/clkout1_buf/O
                         net (fo=46, routed)          1.444    18.449    rx/clk_out1
    SLICE_X34Y46         FDRE                                         r  rx/rx_cnt_reg[2]_P/C
                         clock pessimism              0.484    18.932    
                         clock uncertainty           -0.084    18.849    
    SLICE_X34Y46         FDRE (Setup_fdre_C_CE)      -0.169    18.680    rx/rx_cnt_reg[2]_P
  -------------------------------------------------------------------
                         required time                         18.680    
                         arrival time                          -4.173    
  -------------------------------------------------------------------
                         slack                                 14.507    

Slack (MET) :             14.507ns  (required time - arrival time)
  Source:                 rx/counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rx/rx_cnt_reg[3]_P/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.131ns  (logic 1.014ns (19.762%)  route 4.117ns (80.238%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 18.449 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLKDIV/CLKGEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLKDIV/CLKGEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLKDIV/CLKGEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLKDIV/CLKGEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLKDIV/CLKGEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLKDIV/CLKGEN/inst/clkout1_buf/O
                         net (fo=46, routed)          1.554    -0.958    rx/clk_out1
    SLICE_X38Y50         FDCE                                         r  rx/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDCE (Prop_fdce_C_Q)         0.518    -0.440 f  rx/counter_reg[22]/Q
                         net (fo=2, routed)           0.808     0.368    rx/counter_reg_n_0_[22]
    SLICE_X38Y50         LUT4 (Prop_lut4_I1_O)        0.124     0.492 r  rx/counter[31]_i_11/O
                         net (fo=1, routed)           0.581     1.074    rx/counter[31]_i_11_n_0
    SLICE_X37Y49         LUT5 (Prop_lut5_I4_O)        0.124     1.198 r  rx/counter[31]_i_7/O
                         net (fo=28, routed)          1.209     2.407    rx/counter[31]_i_7_n_0
    SLICE_X38Y47         LUT5 (Prop_lut5_I0_O)        0.124     2.531 r  rx/counter[12]_i_2/O
                         net (fo=9, routed)           1.139     3.670    rx/counter[12]_i_2_n_0
    SLICE_X35Y46         LUT5 (Prop_lut5_I0_O)        0.124     3.794 r  rx/rx_cnt[3]_P_i_1/O
                         net (fo=4, routed)           0.379     4.173    rx/rx_cnt[3]_P_i_1_n_0
    SLICE_X34Y46         FDRE                                         r  rx/rx_cnt_reg[3]_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    CLKDIV/CLKGEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  CLKDIV/CLKGEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    CLKDIV/CLKGEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  CLKDIV/CLKGEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    CLKDIV/CLKGEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.005 r  CLKDIV/CLKGEN/inst/clkout1_buf/O
                         net (fo=46, routed)          1.444    18.449    rx/clk_out1
    SLICE_X34Y46         FDRE                                         r  rx/rx_cnt_reg[3]_P/C
                         clock pessimism              0.484    18.932    
                         clock uncertainty           -0.084    18.849    
    SLICE_X34Y46         FDRE (Setup_fdre_C_CE)      -0.169    18.680    rx/rx_cnt_reg[3]_P
  -------------------------------------------------------------------
                         required time                         18.680    
                         arrival time                          -4.173    
  -------------------------------------------------------------------
                         slack                                 14.507    

Slack (MET) :             14.757ns  (required time - arrival time)
  Source:                 rx/counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rx/shift_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.882ns  (logic 1.014ns (20.770%)  route 3.868ns (79.230%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 18.450 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLKDIV/CLKGEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLKDIV/CLKGEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLKDIV/CLKGEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLKDIV/CLKGEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLKDIV/CLKGEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLKDIV/CLKGEN/inst/clkout1_buf/O
                         net (fo=46, routed)          1.554    -0.958    rx/clk_out1
    SLICE_X38Y50         FDCE                                         r  rx/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDCE (Prop_fdce_C_Q)         0.518    -0.440 f  rx/counter_reg[22]/Q
                         net (fo=2, routed)           0.808     0.368    rx/counter_reg_n_0_[22]
    SLICE_X38Y50         LUT4 (Prop_lut4_I1_O)        0.124     0.492 r  rx/counter[31]_i_11/O
                         net (fo=1, routed)           0.581     1.074    rx/counter[31]_i_11_n_0
    SLICE_X37Y49         LUT5 (Prop_lut5_I4_O)        0.124     1.198 r  rx/counter[31]_i_7/O
                         net (fo=28, routed)          1.209     2.407    rx/counter[31]_i_7_n_0
    SLICE_X38Y47         LUT5 (Prop_lut5_I0_O)        0.124     2.531 r  rx/counter[12]_i_2/O
                         net (fo=9, routed)           0.938     3.469    rx/counter[12]_i_2_n_0
    SLICE_X34Y46         LUT5 (Prop_lut5_I0_O)        0.124     3.593 r  rx/shift_reg[7]_i_1/O
                         net (fo=8, routed)           0.331     3.924    rx/shift_reg
    SLICE_X34Y47         FDCE                                         r  rx/shift_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    CLKDIV/CLKGEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  CLKDIV/CLKGEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    CLKDIV/CLKGEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  CLKDIV/CLKGEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    CLKDIV/CLKGEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.005 r  CLKDIV/CLKGEN/inst/clkout1_buf/O
                         net (fo=46, routed)          1.445    18.450    rx/clk_out1
    SLICE_X34Y47         FDCE                                         r  rx/shift_reg_reg[0]/C
                         clock pessimism              0.484    18.933    
                         clock uncertainty           -0.084    18.850    
    SLICE_X34Y47         FDCE (Setup_fdce_C_CE)      -0.169    18.681    rx/shift_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         18.681    
                         arrival time                          -3.924    
  -------------------------------------------------------------------
                         slack                                 14.757    

Slack (MET) :             14.757ns  (required time - arrival time)
  Source:                 rx/counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rx/shift_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.882ns  (logic 1.014ns (20.770%)  route 3.868ns (79.230%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 18.450 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLKDIV/CLKGEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLKDIV/CLKGEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLKDIV/CLKGEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLKDIV/CLKGEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLKDIV/CLKGEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLKDIV/CLKGEN/inst/clkout1_buf/O
                         net (fo=46, routed)          1.554    -0.958    rx/clk_out1
    SLICE_X38Y50         FDCE                                         r  rx/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDCE (Prop_fdce_C_Q)         0.518    -0.440 f  rx/counter_reg[22]/Q
                         net (fo=2, routed)           0.808     0.368    rx/counter_reg_n_0_[22]
    SLICE_X38Y50         LUT4 (Prop_lut4_I1_O)        0.124     0.492 r  rx/counter[31]_i_11/O
                         net (fo=1, routed)           0.581     1.074    rx/counter[31]_i_11_n_0
    SLICE_X37Y49         LUT5 (Prop_lut5_I4_O)        0.124     1.198 r  rx/counter[31]_i_7/O
                         net (fo=28, routed)          1.209     2.407    rx/counter[31]_i_7_n_0
    SLICE_X38Y47         LUT5 (Prop_lut5_I0_O)        0.124     2.531 r  rx/counter[12]_i_2/O
                         net (fo=9, routed)           0.938     3.469    rx/counter[12]_i_2_n_0
    SLICE_X34Y46         LUT5 (Prop_lut5_I0_O)        0.124     3.593 r  rx/shift_reg[7]_i_1/O
                         net (fo=8, routed)           0.331     3.924    rx/shift_reg
    SLICE_X34Y47         FDCE                                         r  rx/shift_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    CLKDIV/CLKGEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  CLKDIV/CLKGEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    CLKDIV/CLKGEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  CLKDIV/CLKGEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    CLKDIV/CLKGEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.005 r  CLKDIV/CLKGEN/inst/clkout1_buf/O
                         net (fo=46, routed)          1.445    18.450    rx/clk_out1
    SLICE_X34Y47         FDCE                                         r  rx/shift_reg_reg[1]/C
                         clock pessimism              0.484    18.933    
                         clock uncertainty           -0.084    18.850    
    SLICE_X34Y47         FDCE (Setup_fdce_C_CE)      -0.169    18.681    rx/shift_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         18.681    
                         arrival time                          -3.924    
  -------------------------------------------------------------------
                         slack                                 14.757    

Slack (MET) :             14.757ns  (required time - arrival time)
  Source:                 rx/counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rx/shift_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.882ns  (logic 1.014ns (20.770%)  route 3.868ns (79.230%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 18.450 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLKDIV/CLKGEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLKDIV/CLKGEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLKDIV/CLKGEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLKDIV/CLKGEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLKDIV/CLKGEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLKDIV/CLKGEN/inst/clkout1_buf/O
                         net (fo=46, routed)          1.554    -0.958    rx/clk_out1
    SLICE_X38Y50         FDCE                                         r  rx/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDCE (Prop_fdce_C_Q)         0.518    -0.440 f  rx/counter_reg[22]/Q
                         net (fo=2, routed)           0.808     0.368    rx/counter_reg_n_0_[22]
    SLICE_X38Y50         LUT4 (Prop_lut4_I1_O)        0.124     0.492 r  rx/counter[31]_i_11/O
                         net (fo=1, routed)           0.581     1.074    rx/counter[31]_i_11_n_0
    SLICE_X37Y49         LUT5 (Prop_lut5_I4_O)        0.124     1.198 r  rx/counter[31]_i_7/O
                         net (fo=28, routed)          1.209     2.407    rx/counter[31]_i_7_n_0
    SLICE_X38Y47         LUT5 (Prop_lut5_I0_O)        0.124     2.531 r  rx/counter[12]_i_2/O
                         net (fo=9, routed)           0.938     3.469    rx/counter[12]_i_2_n_0
    SLICE_X34Y46         LUT5 (Prop_lut5_I0_O)        0.124     3.593 r  rx/shift_reg[7]_i_1/O
                         net (fo=8, routed)           0.331     3.924    rx/shift_reg
    SLICE_X34Y47         FDCE                                         r  rx/shift_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    CLKDIV/CLKGEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  CLKDIV/CLKGEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    CLKDIV/CLKGEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  CLKDIV/CLKGEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    CLKDIV/CLKGEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.005 r  CLKDIV/CLKGEN/inst/clkout1_buf/O
                         net (fo=46, routed)          1.445    18.450    rx/clk_out1
    SLICE_X34Y47         FDCE                                         r  rx/shift_reg_reg[2]/C
                         clock pessimism              0.484    18.933    
                         clock uncertainty           -0.084    18.850    
    SLICE_X34Y47         FDCE (Setup_fdce_C_CE)      -0.169    18.681    rx/shift_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         18.681    
                         arrival time                          -3.924    
  -------------------------------------------------------------------
                         slack                                 14.757    

Slack (MET) :             14.757ns  (required time - arrival time)
  Source:                 rx/counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rx/shift_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.882ns  (logic 1.014ns (20.770%)  route 3.868ns (79.230%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 18.450 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLKDIV/CLKGEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLKDIV/CLKGEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLKDIV/CLKGEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLKDIV/CLKGEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLKDIV/CLKGEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLKDIV/CLKGEN/inst/clkout1_buf/O
                         net (fo=46, routed)          1.554    -0.958    rx/clk_out1
    SLICE_X38Y50         FDCE                                         r  rx/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDCE (Prop_fdce_C_Q)         0.518    -0.440 f  rx/counter_reg[22]/Q
                         net (fo=2, routed)           0.808     0.368    rx/counter_reg_n_0_[22]
    SLICE_X38Y50         LUT4 (Prop_lut4_I1_O)        0.124     0.492 r  rx/counter[31]_i_11/O
                         net (fo=1, routed)           0.581     1.074    rx/counter[31]_i_11_n_0
    SLICE_X37Y49         LUT5 (Prop_lut5_I4_O)        0.124     1.198 r  rx/counter[31]_i_7/O
                         net (fo=28, routed)          1.209     2.407    rx/counter[31]_i_7_n_0
    SLICE_X38Y47         LUT5 (Prop_lut5_I0_O)        0.124     2.531 r  rx/counter[12]_i_2/O
                         net (fo=9, routed)           0.938     3.469    rx/counter[12]_i_2_n_0
    SLICE_X34Y46         LUT5 (Prop_lut5_I0_O)        0.124     3.593 r  rx/shift_reg[7]_i_1/O
                         net (fo=8, routed)           0.331     3.924    rx/shift_reg
    SLICE_X34Y47         FDCE                                         r  rx/shift_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    CLKDIV/CLKGEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  CLKDIV/CLKGEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    CLKDIV/CLKGEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  CLKDIV/CLKGEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    CLKDIV/CLKGEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.005 r  CLKDIV/CLKGEN/inst/clkout1_buf/O
                         net (fo=46, routed)          1.445    18.450    rx/clk_out1
    SLICE_X34Y47         FDCE                                         r  rx/shift_reg_reg[3]/C
                         clock pessimism              0.484    18.933    
                         clock uncertainty           -0.084    18.850    
    SLICE_X34Y47         FDCE (Setup_fdce_C_CE)      -0.169    18.681    rx/shift_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         18.681    
                         arrival time                          -3.924    
  -------------------------------------------------------------------
                         slack                                 14.757    

Slack (MET) :             14.757ns  (required time - arrival time)
  Source:                 rx/counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rx/shift_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.882ns  (logic 1.014ns (20.770%)  route 3.868ns (79.230%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 18.450 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLKDIV/CLKGEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLKDIV/CLKGEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLKDIV/CLKGEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLKDIV/CLKGEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLKDIV/CLKGEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLKDIV/CLKGEN/inst/clkout1_buf/O
                         net (fo=46, routed)          1.554    -0.958    rx/clk_out1
    SLICE_X38Y50         FDCE                                         r  rx/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDCE (Prop_fdce_C_Q)         0.518    -0.440 f  rx/counter_reg[22]/Q
                         net (fo=2, routed)           0.808     0.368    rx/counter_reg_n_0_[22]
    SLICE_X38Y50         LUT4 (Prop_lut4_I1_O)        0.124     0.492 r  rx/counter[31]_i_11/O
                         net (fo=1, routed)           0.581     1.074    rx/counter[31]_i_11_n_0
    SLICE_X37Y49         LUT5 (Prop_lut5_I4_O)        0.124     1.198 r  rx/counter[31]_i_7/O
                         net (fo=28, routed)          1.209     2.407    rx/counter[31]_i_7_n_0
    SLICE_X38Y47         LUT5 (Prop_lut5_I0_O)        0.124     2.531 r  rx/counter[12]_i_2/O
                         net (fo=9, routed)           0.938     3.469    rx/counter[12]_i_2_n_0
    SLICE_X34Y46         LUT5 (Prop_lut5_I0_O)        0.124     3.593 r  rx/shift_reg[7]_i_1/O
                         net (fo=8, routed)           0.331     3.924    rx/shift_reg
    SLICE_X34Y47         FDCE                                         r  rx/shift_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    CLKDIV/CLKGEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  CLKDIV/CLKGEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    CLKDIV/CLKGEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  CLKDIV/CLKGEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    CLKDIV/CLKGEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.005 r  CLKDIV/CLKGEN/inst/clkout1_buf/O
                         net (fo=46, routed)          1.445    18.450    rx/clk_out1
    SLICE_X34Y47         FDCE                                         r  rx/shift_reg_reg[4]/C
                         clock pessimism              0.484    18.933    
                         clock uncertainty           -0.084    18.850    
    SLICE_X34Y47         FDCE (Setup_fdce_C_CE)      -0.169    18.681    rx/shift_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         18.681    
                         arrival time                          -3.924    
  -------------------------------------------------------------------
                         slack                                 14.757    

Slack (MET) :             14.757ns  (required time - arrival time)
  Source:                 rx/counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rx/shift_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.882ns  (logic 1.014ns (20.770%)  route 3.868ns (79.230%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 18.450 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLKDIV/CLKGEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLKDIV/CLKGEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    CLKDIV/CLKGEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  CLKDIV/CLKGEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    CLKDIV/CLKGEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  CLKDIV/CLKGEN/inst/clkout1_buf/O
                         net (fo=46, routed)          1.554    -0.958    rx/clk_out1
    SLICE_X38Y50         FDCE                                         r  rx/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDCE (Prop_fdce_C_Q)         0.518    -0.440 f  rx/counter_reg[22]/Q
                         net (fo=2, routed)           0.808     0.368    rx/counter_reg_n_0_[22]
    SLICE_X38Y50         LUT4 (Prop_lut4_I1_O)        0.124     0.492 r  rx/counter[31]_i_11/O
                         net (fo=1, routed)           0.581     1.074    rx/counter[31]_i_11_n_0
    SLICE_X37Y49         LUT5 (Prop_lut5_I4_O)        0.124     1.198 r  rx/counter[31]_i_7/O
                         net (fo=28, routed)          1.209     2.407    rx/counter[31]_i_7_n_0
    SLICE_X38Y47         LUT5 (Prop_lut5_I0_O)        0.124     2.531 r  rx/counter[12]_i_2/O
                         net (fo=9, routed)           0.938     3.469    rx/counter[12]_i_2_n_0
    SLICE_X34Y46         LUT5 (Prop_lut5_I0_O)        0.124     3.593 r  rx/shift_reg[7]_i_1/O
                         net (fo=8, routed)           0.331     3.924    rx/shift_reg
    SLICE_X34Y47         FDCE                                         r  rx/shift_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    CLKDIV/CLKGEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  CLKDIV/CLKGEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    CLKDIV/CLKGEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  CLKDIV/CLKGEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    CLKDIV/CLKGEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.005 r  CLKDIV/CLKGEN/inst/clkout1_buf/O
                         net (fo=46, routed)          1.445    18.450    rx/clk_out1
    SLICE_X34Y47         FDCE                                         r  rx/shift_reg_reg[5]/C
                         clock pessimism              0.484    18.933    
                         clock uncertainty           -0.084    18.850    
    SLICE_X34Y47         FDCE (Setup_fdce_C_CE)      -0.169    18.681    rx/shift_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         18.681    
                         arrival time                          -3.924    
  -------------------------------------------------------------------
                         slack                                 14.757    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 rx/busy_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rx/counter_reg[12]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.186ns (39.302%)  route 0.287ns (60.698%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLKDIV/CLKGEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLKDIV/CLKGEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLKDIV/CLKGEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLKDIV/CLKGEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLKDIV/CLKGEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLKDIV/CLKGEN/inst/clkout1_buf/O
                         net (fo=46, routed)          0.563    -0.618    rx/clk_out1
    SLICE_X33Y46         FDCE                                         r  rx/busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.477 r  rx/busy_reg/Q
                         net (fo=41, routed)          0.287    -0.190    rx/busy
    SLICE_X37Y47         LUT3 (Prop_lut3_I0_O)        0.045    -0.145 r  rx/counter[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.145    rx/counter[12]_i_1_n_0
    SLICE_X37Y47         FDPE                                         r  rx/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLKDIV/CLKGEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLKDIV/CLKGEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLKDIV/CLKGEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLKDIV/CLKGEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLKDIV/CLKGEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLKDIV/CLKGEN/inst/clkout1_buf/O
                         net (fo=46, routed)          0.833    -0.857    rx/clk_out1
    SLICE_X37Y47         FDPE                                         r  rx/counter_reg[12]/C
                         clock pessimism              0.503    -0.353    
    SLICE_X37Y47         FDPE (Hold_fdpe_C_D)         0.092    -0.261    rx/counter_reg[12]
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 rx/busy_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rx/counter_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.186ns (34.280%)  route 0.357ns (65.720%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLKDIV/CLKGEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLKDIV/CLKGEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLKDIV/CLKGEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLKDIV/CLKGEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLKDIV/CLKGEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLKDIV/CLKGEN/inst/clkout1_buf/O
                         net (fo=46, routed)          0.563    -0.618    rx/clk_out1
    SLICE_X33Y46         FDCE                                         r  rx/busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.477 f  rx/busy_reg/Q
                         net (fo=41, routed)          0.357    -0.121    rx/busy
    SLICE_X38Y45         LUT6 (Prop_lut6_I4_O)        0.045    -0.076 r  rx/counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.076    rx/counter[0]_i_1_n_0
    SLICE_X38Y45         FDPE                                         r  rx/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLKDIV/CLKGEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLKDIV/CLKGEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLKDIV/CLKGEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLKDIV/CLKGEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLKDIV/CLKGEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLKDIV/CLKGEN/inst/clkout1_buf/O
                         net (fo=46, routed)          0.832    -0.858    rx/clk_out1
    SLICE_X38Y45         FDPE                                         r  rx/counter_reg[0]/C
                         clock pessimism              0.503    -0.354    
    SLICE_X38Y45         FDPE (Hold_fdpe_C_D)         0.120    -0.234    rx/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                          -0.076    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 rx/busy_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rx/rx_cnt_reg[0]_P/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.599%)  route 0.137ns (42.401%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLKDIV/CLKGEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLKDIV/CLKGEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLKDIV/CLKGEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLKDIV/CLKGEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLKDIV/CLKGEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLKDIV/CLKGEN/inst/clkout1_buf/O
                         net (fo=46, routed)          0.563    -0.618    rx/clk_out1
    SLICE_X33Y46         FDCE                                         r  rx/busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.477 r  rx/busy_reg/Q
                         net (fo=41, routed)          0.137    -0.340    rx/busy
    SLICE_X34Y46         LUT3 (Prop_lut3_I1_O)        0.045    -0.295 r  rx/rx_cnt[0]_P_i_1/O
                         net (fo=1, routed)           0.000    -0.295    rx/rx_cnt[0]_P_i_1_n_0
    SLICE_X34Y46         FDRE                                         r  rx/rx_cnt_reg[0]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLKDIV/CLKGEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLKDIV/CLKGEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLKDIV/CLKGEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLKDIV/CLKGEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLKDIV/CLKGEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLKDIV/CLKGEN/inst/clkout1_buf/O
                         net (fo=46, routed)          0.831    -0.859    rx/clk_out1
    SLICE_X34Y46         FDRE                                         r  rx/rx_cnt_reg[0]_P/C
                         clock pessimism              0.274    -0.584    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.121    -0.463    rx/rx_cnt_reg[0]_P
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 rx/counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rx/counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.231ns (39.765%)  route 0.350ns (60.235%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLKDIV/CLKGEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLKDIV/CLKGEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLKDIV/CLKGEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLKDIV/CLKGEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLKDIV/CLKGEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLKDIV/CLKGEN/inst/clkout1_buf/O
                         net (fo=46, routed)          0.564    -0.617    rx/clk_out1
    SLICE_X37Y49         FDCE                                         r  rx/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.476 r  rx/counter_reg[17]/Q
                         net (fo=2, routed)           0.124    -0.353    rx/counter_reg_n_0_[17]
    SLICE_X37Y49         LUT5 (Prop_lut5_I3_O)        0.045    -0.308 f  rx/counter[31]_i_7/O
                         net (fo=28, routed)          0.226    -0.081    rx/counter[31]_i_7_n_0
    SLICE_X38Y50         LUT6 (Prop_lut6_I3_O)        0.045    -0.036 r  rx/counter[23]_i_1/O
                         net (fo=1, routed)           0.000    -0.036    rx/counter[23]_i_1_n_0
    SLICE_X38Y50         FDCE                                         r  rx/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLKDIV/CLKGEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLKDIV/CLKGEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLKDIV/CLKGEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLKDIV/CLKGEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLKDIV/CLKGEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLKDIV/CLKGEN/inst/clkout1_buf/O
                         net (fo=46, routed)          0.830    -0.859    rx/clk_out1
    SLICE_X38Y50         FDCE                                         r  rx/counter_reg[23]/C
                         clock pessimism              0.508    -0.350    
    SLICE_X38Y50         FDCE (Hold_fdce_C_D)         0.121    -0.229    rx/counter_reg[23]
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                          -0.036    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 rx/shift_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rx/shift_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (57.014%)  route 0.124ns (42.986%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLKDIV/CLKGEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLKDIV/CLKGEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLKDIV/CLKGEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLKDIV/CLKGEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLKDIV/CLKGEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLKDIV/CLKGEN/inst/clkout1_buf/O
                         net (fo=46, routed)          0.563    -0.618    rx/clk_out1
    SLICE_X34Y47         FDCE                                         r  rx/shift_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDCE (Prop_fdce_C_Q)         0.164    -0.454 r  rx/shift_reg_reg[2]/Q
                         net (fo=2, routed)           0.124    -0.331    rx/shift_reg_reg_n_0_[2]
    SLICE_X34Y47         FDCE                                         r  rx/shift_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLKDIV/CLKGEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLKDIV/CLKGEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLKDIV/CLKGEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLKDIV/CLKGEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLKDIV/CLKGEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLKDIV/CLKGEN/inst/clkout1_buf/O
                         net (fo=46, routed)          0.832    -0.858    rx/clk_out1
    SLICE_X34Y47         FDCE                                         r  rx/shift_reg_reg[3]/C
                         clock pessimism              0.239    -0.618    
    SLICE_X34Y47         FDCE (Hold_fdce_C_D)         0.076    -0.542    rx/shift_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 rx/shift_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rx/shift_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLKDIV/CLKGEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLKDIV/CLKGEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLKDIV/CLKGEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLKDIV/CLKGEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLKDIV/CLKGEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLKDIV/CLKGEN/inst/clkout1_buf/O
                         net (fo=46, routed)          0.563    -0.618    rx/clk_out1
    SLICE_X34Y47         FDCE                                         r  rx/shift_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDCE (Prop_fdce_C_Q)         0.164    -0.454 r  rx/shift_reg_reg[3]/Q
                         net (fo=2, routed)           0.112    -0.342    rx/shift_reg_reg_n_0_[3]
    SLICE_X34Y47         FDCE                                         r  rx/shift_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLKDIV/CLKGEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLKDIV/CLKGEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLKDIV/CLKGEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLKDIV/CLKGEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLKDIV/CLKGEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLKDIV/CLKGEN/inst/clkout1_buf/O
                         net (fo=46, routed)          0.832    -0.858    rx/clk_out1
    SLICE_X34Y47         FDCE                                         r  rx/shift_reg_reg[4]/C
                         clock pessimism              0.239    -0.618    
    SLICE_X34Y47         FDCE (Hold_fdce_C_D)         0.060    -0.558    rx/shift_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 rx/counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rx/counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.231ns (37.011%)  route 0.393ns (62.989%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLKDIV/CLKGEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLKDIV/CLKGEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLKDIV/CLKGEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLKDIV/CLKGEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLKDIV/CLKGEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLKDIV/CLKGEN/inst/clkout1_buf/O
                         net (fo=46, routed)          0.564    -0.617    rx/clk_out1
    SLICE_X37Y49         FDCE                                         r  rx/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.476 r  rx/counter_reg[17]/Q
                         net (fo=2, routed)           0.124    -0.353    rx/counter_reg_n_0_[17]
    SLICE_X37Y49         LUT5 (Prop_lut5_I3_O)        0.045    -0.308 f  rx/counter[31]_i_7/O
                         net (fo=28, routed)          0.269    -0.038    rx/counter[31]_i_7_n_0
    SLICE_X38Y51         LUT6 (Prop_lut6_I3_O)        0.045     0.007 r  rx/counter[31]_i_2/O
                         net (fo=1, routed)           0.000     0.007    rx/counter[31]_i_2_n_0
    SLICE_X38Y51         FDCE                                         r  rx/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLKDIV/CLKGEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLKDIV/CLKGEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLKDIV/CLKGEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLKDIV/CLKGEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLKDIV/CLKGEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLKDIV/CLKGEN/inst/clkout1_buf/O
                         net (fo=46, routed)          0.830    -0.859    rx/clk_out1
    SLICE_X38Y51         FDCE                                         r  rx/counter_reg[31]/C
                         clock pessimism              0.508    -0.350    
    SLICE_X38Y51         FDCE (Hold_fdce_C_D)         0.121    -0.229    rx/counter_reg[31]
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                           0.007    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 rx/counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rx/counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.231ns (36.469%)  route 0.402ns (63.531%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLKDIV/CLKGEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLKDIV/CLKGEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLKDIV/CLKGEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLKDIV/CLKGEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLKDIV/CLKGEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLKDIV/CLKGEN/inst/clkout1_buf/O
                         net (fo=46, routed)          0.564    -0.617    rx/clk_out1
    SLICE_X37Y48         FDCE                                         r  rx/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.476 f  rx/counter_reg[13]/Q
                         net (fo=2, routed)           0.124    -0.353    rx/counter_reg_n_0_[13]
    SLICE_X37Y48         LUT5 (Prop_lut5_I0_O)        0.045    -0.308 f  rx/counter[31]_i_4/O
                         net (fo=28, routed)          0.279    -0.029    rx/counter[31]_i_4_n_0
    SLICE_X38Y50         LUT6 (Prop_lut6_I0_O)        0.045     0.016 r  rx/counter[22]_i_1/O
                         net (fo=1, routed)           0.000     0.016    rx/counter[22]_i_1_n_0
    SLICE_X38Y50         FDCE                                         r  rx/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLKDIV/CLKGEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLKDIV/CLKGEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLKDIV/CLKGEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLKDIV/CLKGEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLKDIV/CLKGEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLKDIV/CLKGEN/inst/clkout1_buf/O
                         net (fo=46, routed)          0.830    -0.859    rx/clk_out1
    SLICE_X38Y50         FDCE                                         r  rx/counter_reg[22]/C
                         clock pessimism              0.508    -0.350    
    SLICE_X38Y50         FDCE (Hold_fdce_C_D)         0.120    -0.230    rx/counter_reg[22]
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                           0.016    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 rx/shift_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rx/shift_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.148ns (56.607%)  route 0.113ns (43.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLKDIV/CLKGEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLKDIV/CLKGEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLKDIV/CLKGEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLKDIV/CLKGEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLKDIV/CLKGEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLKDIV/CLKGEN/inst/clkout1_buf/O
                         net (fo=46, routed)          0.563    -0.618    rx/clk_out1
    SLICE_X34Y47         FDCE                                         r  rx/shift_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDCE (Prop_fdce_C_Q)         0.148    -0.470 r  rx/shift_reg_reg[6]/Q
                         net (fo=2, routed)           0.113    -0.357    rx/shift_reg_reg_n_0_[6]
    SLICE_X34Y47         FDCE                                         r  rx/shift_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLKDIV/CLKGEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLKDIV/CLKGEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLKDIV/CLKGEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLKDIV/CLKGEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLKDIV/CLKGEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLKDIV/CLKGEN/inst/clkout1_buf/O
                         net (fo=46, routed)          0.832    -0.858    rx/clk_out1
    SLICE_X34Y47         FDCE                                         r  rx/shift_reg_reg[7]/C
                         clock pessimism              0.239    -0.618    
    SLICE_X34Y47         FDCE (Hold_fdce_C_D)         0.011    -0.607    rx/shift_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.607    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 rx/busy_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rx/counter_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.186ns (29.487%)  route 0.445ns (70.513%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLKDIV/CLKGEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLKDIV/CLKGEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    CLKDIV/CLKGEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  CLKDIV/CLKGEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    CLKDIV/CLKGEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  CLKDIV/CLKGEN/inst/clkout1_buf/O
                         net (fo=46, routed)          0.563    -0.618    rx/clk_out1
    SLICE_X33Y46         FDCE                                         r  rx/busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.477 r  rx/busy_reg/Q
                         net (fo=41, routed)          0.445    -0.033    rx/busy
    SLICE_X37Y45         LUT3 (Prop_lut3_I0_O)        0.045     0.012 r  rx/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     0.012    rx/counter[4]_i_1_n_0
    SLICE_X37Y45         FDPE                                         r  rx/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    CLKDIV/CLKGEN/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLKDIV/CLKGEN/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    CLKDIV/CLKGEN/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  CLKDIV/CLKGEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    CLKDIV/CLKGEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  CLKDIV/CLKGEN/inst/clkout1_buf/O
                         net (fo=46, routed)          0.832    -0.858    rx/clk_out1
    SLICE_X37Y45         FDPE                                         r  rx/counter_reg[4]/C
                         clock pessimism              0.503    -0.354    
    SLICE_X37Y45         FDPE (Hold_fdpe_C_D)         0.107    -0.247    rx/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.247    
                         arrival time                           0.012    
  -------------------------------------------------------------------
                         slack                                  0.260    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { CLKDIV/CLKGEN/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1    CLKDIV/CLKGEN/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  CLKDIV/CLKGEN/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X33Y46     rx/busy_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         20.000      19.000     SLICE_X38Y45     rx/counter_reg[0]/C
Min Period        n/a     FDPE/C              n/a            1.000         20.000      19.000     SLICE_X37Y47     rx/counter_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X37Y47     rx/counter_reg[11]/C
Min Period        n/a     FDPE/C              n/a            1.000         20.000      19.000     SLICE_X37Y47     rx/counter_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X37Y48     rx/counter_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X37Y48     rx/counter_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X37Y48     rx/counter_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  CLKDIV/CLKGEN/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X33Y46     rx/busy_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X38Y45     rx/counter_reg[0]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X37Y47     rx/counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X37Y47     rx/counter_reg[11]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X37Y47     rx/counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X37Y48     rx/counter_reg[13]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X37Y48     rx/counter_reg[14]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X37Y48     rx/counter_reg[15]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X38Y48     rx/counter_reg[16]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X37Y49     rx/counter_reg[17]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X37Y50     rx/counter_reg[21]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X38Y50     rx/counter_reg[22]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X38Y50     rx/counter_reg[23]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X37Y50     rx/counter_reg[24]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X38Y51     rx/counter_reg[25]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X37Y51     rx/counter_reg[26]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X37Y50     rx/counter_reg[27]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X38Y51     rx/counter_reg[28]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X37Y51     rx/counter_reg[29]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X37Y51     rx/counter_reg[30]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLKDIV/CLKGEN/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    CLKDIV/CLKGEN/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  CLKDIV/CLKGEN/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  CLKDIV/CLKGEN/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  CLKDIV/CLKGEN/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  CLKDIV/CLKGEN/inst/mmcm_adv_inst/CLKFBOUT



