INFO: [VRFC 10-2263] Analyzing Verilog file "/home/dkruger/tmp/ru/ECE231-DigitalLogicDesign/hw1/hw1.srcs/sources_1/new/adder_comb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_comb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/dkruger/tmp/ru/ECE231-DigitalLogicDesign/hw1/hw1.srcs/sim_1/new/adder_comb_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_comb_tb
ERROR: [VRFC 10-4982] syntax error near 'end' [/home/dkruger/tmp/ru/ECE231-DigitalLogicDesign/hw1/hw1.srcs/sim_1/new/adder_comb_tb.sv:25]
ERROR: [VRFC 10-8549] Verilog 2000 keyword 'end' used in incorrect context [/home/dkruger/tmp/ru/ECE231-DigitalLogicDesign/hw1/hw1.srcs/sim_1/new/adder_comb_tb.sv:25]
WARNING: [VRFC 10-8373] loop statement with empty body is not permitted in this mode of Verilog [/home/dkruger/tmp/ru/ECE231-DigitalLogicDesign/hw1/hw1.srcs/sim_1/new/adder_comb_tb.sv:24]
ERROR: [VRFC 10-8530] module 'adder_comb_tb' is ignored due to previous errors [/home/dkruger/tmp/ru/ECE231-DigitalLogicDesign/hw1/hw1.srcs/sim_1/new/adder_comb_tb.sv:7]
