Source Block: serv/rtl/serv_regfile.v@12:25@HdlStmProcess
   input wire 	    i_rs_en,
   output wire 	    o_rs1,
   output wire 	    o_rs2);

   reg 		    t;
   always @(posedge i_clk) begin
     o_ready <= t;
     t <= i_go;
   end

   reg rd_r;

   reg [4:0] rcnt;
   reg [4:0] wcnt;

Diff Content:
+ 19       if (i_rst) begin
+ 19 	 o_ready <= 1'b0;
+ 19 	 t <= 1'b0;
+ 19       end

Clone Blocks:
Clone Blocks 1:
serv/rtl/serv_regfile.v@11:21
   input wire [4:0] i_rs2_addr,
   input wire 	    i_rs_en,
   output wire 	    o_rs1,
   output wire 	    o_rs2);

   reg 		    t;
   always @(posedge i_clk) begin
     o_ready <= t;
     t <= i_go;
   end


