rm -rf UHDM-integration-tests/build
mkdir -p UHDM-integration-tests/build
(export TOP_FILE="UHDM-integration-tests/tests/bitwise_operations_reverted_range/top.sv" TOP_MODULE="top" PARSER=yosys-plugin SURELOG_FLAGS="" && \
cd UHDM-integration-tests/build && UHDM-integration-tests/../image/bin/yosys -c UHDM-integration-tests/tests/bitwise_operations_reverted_range/yosys_script.tcl)
Using Yosys read_systemverilog command

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.30+16 (git sha1 8b2a00102, gcc 11.3.0-1ubuntu1~22.04.1 -fPIC -Os)

[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.

1. Executing Verilog with UHDM frontend.
[INF:CM0023] Creating log file UHDM-integration-tests/build/slpp_all/surelog.log.

[WRN:PA0205] UHDM-integration-tests/tests/bitwise_operations_reverted_range/top.sv:1:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] UHDM-integration-tests/tests/bitwise_operations_reverted_range/top.sv:1:1: Compile module "work@top".

[INF:CP0302] Compile class "work@mailbox".

[INF:CP0302] Compile class "work@process".

[INF:CP0302] Compile class "work@semaphore".

[NTE:CP0309] UHDM-integration-tests/tests/bitwise_operations_reverted_range/top.sv:4:12: Implicit port type (wire) for "out_1",
there are 17 more instances of this message.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] UHDM-integration-tests/tests/bitwise_operations_reverted_range/top.sv:1:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 6
design: (work@top)
|vpiName:work@top
|uhdmallPackages:
\_package: builtin (builtin::)
  |vpiParent:
  \_design: (work@top)
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
|uhdmtopPackages:
\_package: builtin (builtin::)
  |vpiParent:
  \_design: (work@top)
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
  |vpiTop:1
  |vpiClassDefn:
  \_class_defn: (builtin::any_sverilog_class)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:any_sverilog_class
    |vpiFullName:builtin::any_sverilog_class
  |vpiClassDefn:
  \_class_defn: (builtin::array)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:array
    |vpiFullName:builtin::array
  |vpiClassDefn:
  \_class_defn: (builtin::queue)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:queue
    |vpiFullName:builtin::queue
  |vpiClassDefn:
  \_class_defn: (builtin::string)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:string
    |vpiFullName:builtin::string
  |vpiClassDefn:
  \_class_defn: (builtin::system)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:system
    |vpiFullName:builtin::system
|uhdmallClasses:
\_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
  |vpiParent:
  \_design: (work@top)
  |vpiName:work@mailbox
  |vpiMethod:
  \_function: (work@mailbox::new)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:new
    |vpiFullName:work@mailbox::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (bound)
      |vpiDirection:1
      |vpiName:bound
      |vpiExpr:
      \_constant: 
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_function: (work@mailbox::num)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:num
    |vpiFullName:work@mailbox::num
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_task: (work@mailbox::put)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:put
    |vpiFullName:work@mailbox::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_put)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:try_put
    |vpiFullName:work@mailbox::try_put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_logic_var: 
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::get)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:get
    |vpiFullName:work@mailbox::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_get)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:try_get
    |vpiFullName:work@mailbox::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::peek)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:peek
    |vpiFullName:work@mailbox::peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_peek)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:try_peek
    |vpiFullName:work@mailbox::try_peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:6
      |vpiName:message
|uhdmallClasses:
\_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiParent:
  \_design: (work@top)
  |vpiName:work@process
  |vpiTypedef:
  \_enum_typespec: (state)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:state
    |vpiEnumConst:
    \_enum_const: (FINISHED)
      |vpiName:FINISHED
      |INT:0
      |vpiDecompile:0
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (RUNNING)
      |vpiName:RUNNING
      |INT:1
      |vpiDecompile:1
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (WAITING)
      |vpiName:WAITING
      |INT:2
      |vpiDecompile:2
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (SUSPENDED)
      |vpiName:SUSPENDED
      |INT:3
      |vpiDecompile:3
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (KILLED)
      |vpiName:KILLED
      |INT:4
      |vpiDecompile:4
      |vpiSize:64
  |vpiMethod:
  \_function: (work@process::self)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:self
    |vpiFullName:work@process::self
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_function: (work@process::status)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:status
    |vpiFullName:work@process::status
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_enum_var: 
      |vpiTypespec:
      \_enum_typespec: (state)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_task: (work@process::kill)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:kill
    |vpiFullName:work@process::kill
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_task: (work@process::await)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:await
    |vpiFullName:work@process::await
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_task: (work@process::suspend)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:suspend
    |vpiFullName:work@process::suspend
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_task: (work@process::resume)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:resume
    |vpiFullName:work@process::resume
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
|uhdmallClasses:
\_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
  |vpiParent:
  \_design: (work@top)
  |vpiName:work@semaphore
  |vpiMethod:
  \_function: (work@semaphore::new)
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:new
    |vpiFullName:work@semaphore::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_task: (work@semaphore::put)
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:put
    |vpiFullName:work@semaphore::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_task: (work@semaphore::get)
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:get
    |vpiFullName:work@semaphore::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_function: (work@semaphore::try_get)
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:try_get
    |vpiFullName:work@semaphore::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
|uhdmallModules:
\_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations_reverted_range/top.sv, line:1:1, endln:26:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiDefName:work@top
  |vpiNet:
  \_logic_net: (work@top.in), line:3:17, endln:3:19
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations_reverted_range/top.sv, line:1:1, endln:26:10
    |vpiName:in
    |vpiFullName:work@top.in
  |vpiNet:
  \_logic_net: (work@top.out_1), line:4:12, endln:4:17
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations_reverted_range/top.sv, line:1:1, endln:26:10
    |vpiName:out_1
    |vpiFullName:work@top.out_1
  |vpiNet:
  \_logic_net: (work@top.out_2), line:4:19, endln:4:24
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations_reverted_range/top.sv, line:1:1, endln:26:10
    |vpiName:out_2
    |vpiFullName:work@top.out_2
  |vpiNet:
  \_logic_net: (work@top.out_3), line:4:26, endln:4:31
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations_reverted_range/top.sv, line:1:1, endln:26:10
    |vpiName:out_3
    |vpiFullName:work@top.out_3
  |vpiNet:
  \_logic_net: (work@top.out_4), line:4:33, endln:4:38
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations_reverted_range/top.sv, line:1:1, endln:26:10
    |vpiName:out_4
    |vpiFullName:work@top.out_4
  |vpiNet:
  \_logic_net: (work@top.out_5), line:4:40, endln:4:45
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations_reverted_range/top.sv, line:1:1, endln:26:10
    |vpiName:out_5
    |vpiFullName:work@top.out_5
  |vpiNet:
  \_logic_net: (work@top.out_6), line:4:47, endln:4:52
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations_reverted_range/top.sv, line:1:1, endln:26:10
    |vpiName:out_6
    |vpiFullName:work@top.out_6
  |vpiNet:
  \_logic_net: (work@top.out_7), line:4:54, endln:4:59
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations_reverted_range/top.sv, line:1:1, endln:26:10
    |vpiName:out_7
    |vpiFullName:work@top.out_7
  |vpiNet:
  \_logic_net: (work@top.out_8), line:4:61, endln:4:66
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations_reverted_range/top.sv, line:1:1, endln:26:10
    |vpiName:out_8
    |vpiFullName:work@top.out_8
  |vpiNet:
  \_logic_net: (work@top.out_9), line:4:68, endln:4:73
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations_reverted_range/top.sv, line:1:1, endln:26:10
    |vpiName:out_9
    |vpiFullName:work@top.out_9
  |vpiNet:
  \_logic_net: (work@top.out_10), line:4:75, endln:4:81
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations_reverted_range/top.sv, line:1:1, endln:26:10
    |vpiName:out_10
    |vpiFullName:work@top.out_10
  |vpiNet:
  \_logic_net: (work@top.out_11), line:5:12, endln:5:18
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations_reverted_range/top.sv, line:1:1, endln:26:10
    |vpiName:out_11
    |vpiFullName:work@top.out_11
  |vpiNet:
  \_logic_net: (work@top.out_12), line:5:20, endln:5:26
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations_reverted_range/top.sv, line:1:1, endln:26:10
    |vpiName:out_12
    |vpiFullName:work@top.out_12
  |vpiNet:
  \_logic_net: (work@top.out_13), line:5:28, endln:5:34
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations_reverted_range/top.sv, line:1:1, endln:26:10
    |vpiName:out_13
    |vpiFullName:work@top.out_13
  |vpiNet:
  \_logic_net: (work@top.out_14), line:5:36, endln:5:42
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations_reverted_range/top.sv, line:1:1, endln:26:10
    |vpiName:out_14
    |vpiFullName:work@top.out_14
  |vpiNet:
  \_logic_net: (work@top.out_15), line:5:44, endln:5:50
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations_reverted_range/top.sv, line:1:1, endln:26:10
    |vpiName:out_15
    |vpiFullName:work@top.out_15
  |vpiNet:
  \_logic_net: (work@top.out_16), line:5:52, endln:5:58
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations_reverted_range/top.sv, line:1:1, endln:26:10
    |vpiName:out_16
    |vpiFullName:work@top.out_16
  |vpiNet:
  \_logic_net: (work@top.out_17), line:5:60, endln:5:66
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations_reverted_range/top.sv, line:1:1, endln:26:10
    |vpiName:out_17
    |vpiFullName:work@top.out_17
  |vpiNet:
  \_logic_net: (work@top.out_18), line:5:68, endln:5:74
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations_reverted_range/top.sv, line:1:1, endln:26:10
    |vpiName:out_18
    |vpiFullName:work@top.out_18
  |vpiPort:
  \_port: (in), line:3:17, endln:3:19
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations_reverted_range/top.sv, line:1:1, endln:26:10
    |vpiName:in
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.in), line:3:17, endln:3:19
    |vpiTypedef:
    \_logic_typespec: , line:3:11, endln:3:16
      |vpiRange:
      \_range: , line:3:11, endln:3:16
        |vpiLeftRange:
        \_constant: , line:3:12, endln:3:13
          |vpiParent:
          \_range: , line:3:11, endln:3:16
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:3:14, endln:3:15
          |vpiParent:
          \_range: , line:3:11, endln:3:16
          |vpiDecompile:3
          |vpiSize:64
          |UINT:3
          |vpiConstType:9
  |vpiPort:
  \_port: (out_1), line:4:12, endln:4:17
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations_reverted_range/top.sv, line:1:1, endln:26:10
    |vpiName:out_1
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.out_1), line:4:12, endln:4:17
    |vpiTypedef:
    \_logic_typespec: , line:4:12, endln:4:12
  |vpiPort:
  \_port: (out_2), line:4:19, endln:4:24
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations_reverted_range/top.sv, line:1:1, endln:26:10
    |vpiName:out_2
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.out_2), line:4:19, endln:4:24
    |vpiTypedef:
    \_logic_typespec: , line:4:12, endln:4:12
  |vpiPort:
  \_port: (out_3), line:4:26, endln:4:31
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations_reverted_range/top.sv, line:1:1, endln:26:10
    |vpiName:out_3
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.out_3), line:4:26, endln:4:31
    |vpiTypedef:
    \_logic_typespec: , line:4:12, endln:4:12
  |vpiPort:
  \_port: (out_4), line:4:33, endln:4:38
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations_reverted_range/top.sv, line:1:1, endln:26:10
    |vpiName:out_4
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.out_4), line:4:33, endln:4:38
    |vpiTypedef:
    \_logic_typespec: , line:4:12, endln:4:12
  |vpiPort:
  \_port: (out_5), line:4:40, endln:4:45
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations_reverted_range/top.sv, line:1:1, endln:26:10
    |vpiName:out_5
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.out_5), line:4:40, endln:4:45
    |vpiTypedef:
    \_logic_typespec: , line:4:12, endln:4:12
  |vpiPort:
  \_port: (out_6), line:4:47, endln:4:52
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations_reverted_range/top.sv, line:1:1, endln:26:10
    |vpiName:out_6
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.out_6), line:4:47, endln:4:52
    |vpiTypedef:
    \_logic_typespec: , line:4:12, endln:4:12
  |vpiPort:
  \_port: (out_7), line:4:54, endln:4:59
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations_reverted_range/top.sv, line:1:1, endln:26:10
    |vpiName:out_7
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.out_7), line:4:54, endln:4:59
    |vpiTypedef:
    \_logic_typespec: , line:4:12, endln:4:12
  |vpiPort:
  \_port: (out_8), line:4:61, endln:4:66
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations_reverted_range/top.sv, line:1:1, endln:26:10
    |vpiName:out_8
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.out_8), line:4:61, endln:4:66
    |vpiTypedef:
    \_logic_typespec: , line:4:12, endln:4:12
  |vpiPort:
  \_port: (out_9), line:4:68, endln:4:73
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations_reverted_range/top.sv, line:1:1, endln:26:10
    |vpiName:out_9
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.out_9), line:4:68, endln:4:73
    |vpiTypedef:
    \_logic_typespec: , line:4:12, endln:4:12
  |vpiPort:
  \_port: (out_10), line:4:75, endln:4:81
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations_reverted_range/top.sv, line:1:1, endln:26:10
    |vpiName:out_10
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.out_10), line:4:75, endln:4:81
    |vpiTypedef:
    \_logic_typespec: , line:4:12, endln:4:12
  |vpiPort:
  \_port: (out_11), line:5:12, endln:5:18
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations_reverted_range/top.sv, line:1:1, endln:26:10
    |vpiName:out_11
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.out_11), line:5:12, endln:5:18
    |vpiTypedef:
    \_logic_typespec: , line:4:12, endln:4:12
  |vpiPort:
  \_port: (out_12), line:5:20, endln:5:26
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations_reverted_range/top.sv, line:1:1, endln:26:10
    |vpiName:out_12
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.out_12), line:5:20, endln:5:26
    |vpiTypedef:
    \_logic_typespec: , line:4:12, endln:4:12
  |vpiPort:
  \_port: (out_13), line:5:28, endln:5:34
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations_reverted_range/top.sv, line:1:1, endln:26:10
    |vpiName:out_13
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.out_13), line:5:28, endln:5:34
    |vpiTypedef:
    \_logic_typespec: , line:4:12, endln:4:12
  |vpiPort:
  \_port: (out_14), line:5:36, endln:5:42
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations_reverted_range/top.sv, line:1:1, endln:26:10
    |vpiName:out_14
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.out_14), line:5:36, endln:5:42
    |vpiTypedef:
    \_logic_typespec: , line:4:12, endln:4:12
  |vpiPort:
  \_port: (out_15), line:5:44, endln:5:50
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations_reverted_range/top.sv, line:1:1, endln:26:10
    |vpiName:out_15
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.out_15), line:5:44, endln:5:50
    |vpiTypedef:
    \_logic_typespec: , line:4:12, endln:4:12
  |vpiPort:
  \_port: (out_16), line:5:52, endln:5:58
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations_reverted_range/top.sv, line:1:1, endln:26:10
    |vpiName:out_16
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.out_16), line:5:52, endln:5:58
    |vpiTypedef:
    \_logic_typespec: , line:4:12, endln:4:12
  |vpiPort:
  \_port: (out_17), line:5:60, endln:5:66
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations_reverted_range/top.sv, line:1:1, endln:26:10
    |vpiName:out_17
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.out_17), line:5:60, endln:5:66
    |vpiTypedef:
    \_logic_typespec: , line:4:12, endln:4:12
  |vpiPort:
  \_port: (out_18), line:5:68, endln:5:74
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations_reverted_range/top.sv, line:1:1, endln:26:10
    |vpiName:out_18
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.out_18), line:5:68, endln:5:74
    |vpiTypedef:
    \_logic_typespec: , line:4:12, endln:4:12
  |vpiContAssign:
  \_cont_assign: , line:7:12, endln:7:34
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations_reverted_range/top.sv, line:1:1, endln:26:10
    |vpiRhs:
    \_operation: , line:7:21, endln:7:34
      |vpiParent:
      \_cont_assign: , line:7:12, endln:7:34
      |vpiOpType:28
      |vpiOperand:
      \_bit_select: (work@top.in), line:7:21, endln:7:26
        |vpiParent:
        \_ref_obj: (work@top.in)
          |vpiParent:
          \_operation: , line:7:21, endln:7:34
          |vpiName:in
          |vpiFullName:work@top.in
        |vpiName:in
        |vpiFullName:work@top.in
        |vpiIndex:
        \_constant: , line:7:24, endln:7:25
          |vpiParent:
          \_bit_select: (work@top.in), line:7:21, endln:7:26
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
      |vpiOperand:
      \_bit_select: (work@top.in), line:7:29, endln:7:34
        |vpiParent:
        \_ref_obj: (work@top.in)
          |vpiParent:
          \_operation: , line:7:21, endln:7:34
          |vpiName:in
          |vpiFullName:work@top.in
        |vpiName:in
        |vpiFullName:work@top.in
        |vpiIndex:
        \_constant: , line:7:32, endln:7:33
          |vpiParent:
          \_bit_select: (work@top.in), line:7:29, endln:7:34
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (work@top.out_1), line:7:12, endln:7:17
      |vpiParent:
      \_cont_assign: , line:7:12, endln:7:34
      |vpiName:out_1
      |vpiFullName:work@top.out_1
      |vpiActual:
      \_logic_net: (work@top.out_1), line:4:12, endln:4:17
  |vpiContAssign:
  \_cont_assign: , line:8:12, endln:8:34
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations_reverted_range/top.sv, line:1:1, endln:26:10
    |vpiRhs:
    \_operation: , line:8:21, endln:8:34
      |vpiParent:
      \_cont_assign: , line:8:12, endln:8:34
      |vpiOpType:29
      |vpiOperand:
      \_bit_select: (work@top.in), line:8:21, endln:8:26
        |vpiParent:
        \_ref_obj: (work@top.in)
          |vpiParent:
          \_operation: , line:8:21, endln:8:34
          |vpiName:in
          |vpiFullName:work@top.in
        |vpiName:in
        |vpiFullName:work@top.in
        |vpiIndex:
        \_constant: , line:8:24, endln:8:25
          |vpiParent:
          \_bit_select: (work@top.in), line:8:21, endln:8:26
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
      |vpiOperand:
      \_bit_select: (work@top.in), line:8:29, endln:8:34
        |vpiParent:
        \_ref_obj: (work@top.in)
          |vpiParent:
          \_operation: , line:8:21, endln:8:34
          |vpiName:in
          |vpiFullName:work@top.in
        |vpiName:in
        |vpiFullName:work@top.in
        |vpiIndex:
        \_constant: , line:8:32, endln:8:33
          |vpiParent:
          \_bit_select: (work@top.in), line:8:29, endln:8:34
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (work@top.out_2), line:8:12, endln:8:17
      |vpiParent:
      \_cont_assign: , line:8:12, endln:8:34
      |vpiName:out_2
      |vpiFullName:work@top.out_2
      |vpiActual:
      \_logic_net: (work@top.out_2), line:4:19, endln:4:24
  |vpiContAssign:
  \_cont_assign: , line:9:12, endln:9:35
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations_reverted_range/top.sv, line:1:1, endln:26:10
    |vpiRhs:
    \_operation: , line:9:21, endln:9:35
      |vpiParent:
      \_cont_assign: , line:9:12, endln:9:35
      |vpiOpType:6
      |vpiOperand:
      \_bit_select: (work@top.in), line:9:21, endln:9:26
        |vpiParent:
        \_ref_obj: (work@top.in)
          |vpiParent:
          \_operation: , line:9:21, endln:9:35
          |vpiName:in
          |vpiFullName:work@top.in
        |vpiName:in
        |vpiFullName:work@top.in
        |vpiIndex:
        \_constant: , line:9:24, endln:9:25
          |vpiParent:
          \_bit_select: (work@top.in), line:9:21, endln:9:26
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
      |vpiOperand:
      \_bit_select: (work@top.in), line:9:30, endln:9:35
        |vpiParent:
        \_ref_obj: (work@top.in)
          |vpiParent:
          \_operation: , line:9:21, endln:9:35
          |vpiName:in
          |vpiFullName:work@top.in
        |vpiName:in
        |vpiFullName:work@top.in
        |vpiIndex:
        \_constant: , line:9:33, endln:9:34
          |vpiParent:
          \_bit_select: (work@top.in), line:9:30, endln:9:35
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (work@top.out_3), line:9:12, endln:9:17
      |vpiParent:
      \_cont_assign: , line:9:12, endln:9:35
      |vpiName:out_3
      |vpiFullName:work@top.out_3
      |vpiActual:
      \_logic_net: (work@top.out_3), line:4:26, endln:4:31
  |vpiContAssign:
  \_cont_assign: , line:10:12, endln:10:35
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations_reverted_range/top.sv, line:1:1, endln:26:10
    |vpiRhs:
    \_operation: , line:10:21, endln:10:35
      |vpiParent:
      \_cont_assign: , line:10:12, endln:10:35
      |vpiOpType:8
      |vpiOperand:
      \_bit_select: (work@top.in), line:10:21, endln:10:26
        |vpiParent:
        \_ref_obj: (work@top.in)
          |vpiParent:
          \_operation: , line:10:21, endln:10:35
          |vpiName:in
          |vpiFullName:work@top.in
        |vpiName:in
        |vpiFullName:work@top.in
        |vpiIndex:
        \_constant: , line:10:24, endln:10:25
          |vpiParent:
          \_bit_select: (work@top.in), line:10:21, endln:10:26
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
      |vpiOperand:
      \_bit_select: (work@top.in), line:10:30, endln:10:35
        |vpiParent:
        \_ref_obj: (work@top.in)
          |vpiParent:
          \_operation: , line:10:21, endln:10:35
          |vpiName:in
          |vpiFullName:work@top.in
        |vpiName:in
        |vpiFullName:work@top.in
        |vpiIndex:
        \_constant: , line:10:33, endln:10:34
          |vpiParent:
          \_bit_select: (work@top.in), line:10:30, endln:10:35
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (work@top.out_4), line:10:12, endln:10:17
      |vpiParent:
      \_cont_assign: , line:10:12, endln:10:35
      |vpiName:out_4
      |vpiFullName:work@top.out_4
      |vpiActual:
      \_logic_net: (work@top.out_4), line:4:33, endln:4:38
  |vpiContAssign:
  \_cont_assign: , line:11:12, endln:11:34
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations_reverted_range/top.sv, line:1:1, endln:26:10
    |vpiRhs:
    \_operation: , line:11:21, endln:11:34
      |vpiParent:
      \_cont_assign: , line:11:12, endln:11:34
      |vpiOpType:30
      |vpiOperand:
      \_bit_select: (work@top.in), line:11:21, endln:11:26
        |vpiParent:
        \_ref_obj: (work@top.in)
          |vpiParent:
          \_operation: , line:11:21, endln:11:34
          |vpiName:in
          |vpiFullName:work@top.in
        |vpiName:in
        |vpiFullName:work@top.in
        |vpiIndex:
        \_constant: , line:11:24, endln:11:25
          |vpiParent:
          \_bit_select: (work@top.in), line:11:21, endln:11:26
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
      |vpiOperand:
      \_bit_select: (work@top.in), line:11:29, endln:11:34
        |vpiParent:
        \_ref_obj: (work@top.in)
          |vpiParent:
          \_operation: , line:11:21, endln:11:34
          |vpiName:in
          |vpiFullName:work@top.in
        |vpiName:in
        |vpiFullName:work@top.in
        |vpiIndex:
        \_constant: , line:11:32, endln:11:33
          |vpiParent:
          \_bit_select: (work@top.in), line:11:29, endln:11:34
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (work@top.out_5), line:11:12, endln:11:17
      |vpiParent:
      \_cont_assign: , line:11:12, endln:11:34
      |vpiName:out_5
      |vpiFullName:work@top.out_5
      |vpiActual:
      \_logic_net: (work@top.out_5), line:4:40, endln:4:45
  |vpiContAssign:
  \_cont_assign: , line:12:12, endln:12:35
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations_reverted_range/top.sv, line:1:1, endln:26:10
    |vpiRhs:
    \_operation: , line:12:21, endln:12:35
      |vpiParent:
      \_cont_assign: , line:12:12, endln:12:35
      |vpiOpType:31
      |vpiOperand:
      \_bit_select: (work@top.in), line:12:21, endln:12:26
        |vpiParent:
        \_ref_obj: (work@top.in)
          |vpiParent:
          \_operation: , line:12:21, endln:12:35
          |vpiName:in
          |vpiFullName:work@top.in
        |vpiName:in
        |vpiFullName:work@top.in
        |vpiIndex:
        \_constant: , line:12:24, endln:12:25
          |vpiParent:
          \_bit_select: (work@top.in), line:12:21, endln:12:26
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
      |vpiOperand:
      \_bit_select: (work@top.in), line:12:30, endln:12:35
        |vpiParent:
        \_ref_obj: (work@top.in)
          |vpiParent:
          \_operation: , line:12:21, endln:12:35
          |vpiName:in
          |vpiFullName:work@top.in
        |vpiName:in
        |vpiFullName:work@top.in
        |vpiIndex:
        \_constant: , line:12:33, endln:12:34
          |vpiParent:
          \_bit_select: (work@top.in), line:12:30, endln:12:35
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (work@top.out_6), line:12:12, endln:12:17
      |vpiParent:
      \_cont_assign: , line:12:12, endln:12:35
      |vpiName:out_6
      |vpiFullName:work@top.out_6
      |vpiActual:
      \_logic_net: (work@top.out_6), line:4:47, endln:4:52
  |vpiContAssign:
  \_cont_assign: , line:13:12, endln:13:35
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations_reverted_range/top.sv, line:1:1, endln:26:10
    |vpiRhs:
    \_operation: , line:13:21, endln:13:35
      |vpiParent:
      \_cont_assign: , line:13:12, endln:13:35
      |vpiOpType:31
      |vpiOperand:
      \_bit_select: (work@top.in), line:13:21, endln:13:26
        |vpiParent:
        \_ref_obj: (work@top.in)
          |vpiParent:
          \_operation: , line:13:21, endln:13:35
          |vpiName:in
          |vpiFullName:work@top.in
        |vpiName:in
        |vpiFullName:work@top.in
        |vpiIndex:
        \_constant: , line:13:24, endln:13:25
          |vpiParent:
          \_bit_select: (work@top.in), line:13:21, endln:13:26
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
      |vpiOperand:
      \_bit_select: (work@top.in), line:13:30, endln:13:35
        |vpiParent:
        \_ref_obj: (work@top.in)
          |vpiParent:
          \_operation: , line:13:21, endln:13:35
          |vpiName:in
          |vpiFullName:work@top.in
        |vpiName:in
        |vpiFullName:work@top.in
        |vpiIndex:
        \_constant: , line:13:33, endln:13:34
          |vpiParent:
          \_bit_select: (work@top.in), line:13:30, endln:13:35
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (work@top.out_7), line:13:12, endln:13:17
      |vpiParent:
      \_cont_assign: , line:13:12, endln:13:35
      |vpiName:out_7
      |vpiFullName:work@top.out_7
      |vpiActual:
      \_logic_net: (work@top.out_7), line:4:54, endln:4:59
  |vpiContAssign:
  \_cont_assign: , line:14:12, endln:14:27
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations_reverted_range/top.sv, line:1:1, endln:26:10
    |vpiRhs:
    \_operation: , line:14:21, endln:14:27
      |vpiParent:
      \_cont_assign: , line:14:12, endln:14:27
      |vpiOpType:4
      |vpiOperand:
      \_bit_select: (work@top.in), line:14:22, endln:14:27
        |vpiParent:
        \_ref_obj: (work@top.in)
          |vpiParent:
          \_operation: , line:14:21, endln:14:27
          |vpiName:in
          |vpiFullName:work@top.in
        |vpiName:in
        |vpiFullName:work@top.in
        |vpiIndex:
        \_constant: , line:14:25, endln:14:26
          |vpiParent:
          \_bit_select: (work@top.in), line:14:22, endln:14:27
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (work@top.out_8), line:14:12, endln:14:17
      |vpiParent:
      \_cont_assign: , line:14:12, endln:14:27
      |vpiName:out_8
      |vpiFullName:work@top.out_8
      |vpiActual:
      \_logic_net: (work@top.out_8), line:4:61, endln:4:66
  |vpiContAssign:
  \_cont_assign: , line:15:12, endln:15:26
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations_reverted_range/top.sv, line:1:1, endln:26:10
    |vpiRhs:
    \_bit_select: (work@top.in), line:15:21, endln:15:26
      |vpiParent:
      \_ref_obj: (work@top.in)
        |vpiParent:
        \_cont_assign: , line:15:12, endln:15:26
        |vpiName:in
        |vpiFullName:work@top.in
      |vpiName:in
      |vpiFullName:work@top.in
      |vpiIndex:
      \_constant: , line:15:24, endln:15:25
        |vpiParent:
        \_bit_select: (work@top.in), line:15:21, endln:15:26
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (work@top.out_9), line:15:12, endln:15:17
      |vpiParent:
      \_cont_assign: , line:15:12, endln:15:26
      |vpiName:out_9
      |vpiFullName:work@top.out_9
      |vpiActual:
      \_logic_net: (work@top.out_9), line:4:68, endln:4:73
  |vpiContAssign:
  \_cont_assign: , line:16:12, endln:16:28
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations_reverted_range/top.sv, line:1:1, endln:26:10
    |vpiRhs:
    \_operation: , line:16:22, endln:16:28
      |vpiParent:
      \_cont_assign: , line:16:12, endln:16:28
      |vpiOpType:5
      |vpiOperand:
      \_bit_select: (work@top.in), line:16:23, endln:16:28
        |vpiParent:
        \_ref_obj: (work@top.in)
          |vpiParent:
          \_operation: , line:16:22, endln:16:28
          |vpiName:in
          |vpiFullName:work@top.in
        |vpiName:in
        |vpiFullName:work@top.in
        |vpiIndex:
        \_constant: , line:16:26, endln:16:27
          |vpiParent:
          \_bit_select: (work@top.in), line:16:23, endln:16:28
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (work@top.out_10), line:16:12, endln:16:18
      |vpiParent:
      \_cont_assign: , line:16:12, endln:16:28
      |vpiName:out_10
      |vpiFullName:work@top.out_10
      |vpiActual:
      \_logic_net: (work@top.out_10), line:4:75, endln:4:81
  |vpiContAssign:
  \_cont_assign: , line:17:12, endln:17:28
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations_reverted_range/top.sv, line:1:1, endln:26:10
    |vpiRhs:
    \_operation: , line:17:22, endln:17:28
      |vpiParent:
      \_cont_assign: , line:17:12, endln:17:28
      |vpiOpType:7
      |vpiOperand:
      \_bit_select: (work@top.in), line:17:23, endln:17:28
        |vpiParent:
        \_ref_obj: (work@top.in)
          |vpiParent:
          \_operation: , line:17:22, endln:17:28
          |vpiName:in
          |vpiFullName:work@top.in
        |vpiName:in
        |vpiFullName:work@top.in
        |vpiIndex:
        \_constant: , line:17:26, endln:17:27
          |vpiParent:
          \_bit_select: (work@top.in), line:17:23, endln:17:28
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (work@top.out_11), line:17:12, endln:17:18
      |vpiParent:
      \_cont_assign: , line:17:12, endln:17:28
      |vpiName:out_11
      |vpiFullName:work@top.out_11
      |vpiActual:
      \_logic_net: (work@top.out_11), line:5:12, endln:5:18
  |vpiContAssign:
  \_cont_assign: , line:18:12, endln:18:29
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations_reverted_range/top.sv, line:1:1, endln:26:10
    |vpiRhs:
    \_operation: , line:18:22, endln:18:29
      |vpiParent:
      \_cont_assign: , line:18:12, endln:18:29
      |vpiOpType:6
      |vpiOperand:
      \_bit_select: (work@top.in), line:18:24, endln:18:29
        |vpiParent:
        \_ref_obj: (work@top.in)
          |vpiParent:
          \_operation: , line:18:22, endln:18:29
          |vpiName:in
          |vpiFullName:work@top.in
        |vpiName:in
        |vpiFullName:work@top.in
        |vpiIndex:
        \_constant: , line:18:27, endln:18:28
          |vpiParent:
          \_bit_select: (work@top.in), line:18:24, endln:18:29
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (work@top.out_12), line:18:12, endln:18:18
      |vpiParent:
      \_cont_assign: , line:18:12, endln:18:29
      |vpiName:out_12
      |vpiFullName:work@top.out_12
      |vpiActual:
      \_logic_net: (work@top.out_12), line:5:20, endln:5:26
  |vpiContAssign:
  \_cont_assign: , line:19:12, endln:19:29
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations_reverted_range/top.sv, line:1:1, endln:26:10
    |vpiRhs:
    \_operation: , line:19:22, endln:19:29
      |vpiParent:
      \_cont_assign: , line:19:12, endln:19:29
      |vpiOpType:8
      |vpiOperand:
      \_bit_select: (work@top.in), line:19:24, endln:19:29
        |vpiParent:
        \_ref_obj: (work@top.in)
          |vpiParent:
          \_operation: , line:19:22, endln:19:29
          |vpiName:in
          |vpiFullName:work@top.in
        |vpiName:in
        |vpiFullName:work@top.in
        |vpiIndex:
        \_constant: , line:19:27, endln:19:28
          |vpiParent:
          \_bit_select: (work@top.in), line:19:24, endln:19:29
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (work@top.out_13), line:19:12, endln:19:18
      |vpiParent:
      \_cont_assign: , line:19:12, endln:19:29
      |vpiName:out_13
      |vpiFullName:work@top.out_13
      |vpiActual:
      \_logic_net: (work@top.out_13), line:5:28, endln:5:34
  |vpiContAssign:
  \_cont_assign: , line:20:12, endln:20:28
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations_reverted_range/top.sv, line:1:1, endln:26:10
    |vpiRhs:
    \_operation: , line:20:22, endln:20:28
      |vpiParent:
      \_cont_assign: , line:20:12, endln:20:28
      |vpiOpType:9
      |vpiOperand:
      \_bit_select: (work@top.in), line:20:23, endln:20:28
        |vpiParent:
        \_ref_obj: (work@top.in)
          |vpiParent:
          \_operation: , line:20:22, endln:20:28
          |vpiName:in
          |vpiFullName:work@top.in
        |vpiName:in
        |vpiFullName:work@top.in
        |vpiIndex:
        \_constant: , line:20:26, endln:20:27
          |vpiParent:
          \_bit_select: (work@top.in), line:20:23, endln:20:28
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (work@top.out_14), line:20:12, endln:20:18
      |vpiParent:
      \_cont_assign: , line:20:12, endln:20:28
      |vpiName:out_14
      |vpiFullName:work@top.out_14
      |vpiActual:
      \_logic_net: (work@top.out_14), line:5:36, endln:5:42
  |vpiContAssign:
  \_cont_assign: , line:21:12, endln:21:29
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations_reverted_range/top.sv, line:1:1, endln:26:10
    |vpiRhs:
    \_operation: , line:21:22, endln:21:29
      |vpiParent:
      \_cont_assign: , line:21:12, endln:21:29
      |vpiOpType:10
      |vpiOperand:
      \_bit_select: (work@top.in), line:21:24, endln:21:29
        |vpiParent:
        \_ref_obj: (work@top.in)
          |vpiParent:
          \_operation: , line:21:22, endln:21:29
          |vpiName:in
          |vpiFullName:work@top.in
        |vpiName:in
        |vpiFullName:work@top.in
        |vpiIndex:
        \_constant: , line:21:27, endln:21:28
          |vpiParent:
          \_bit_select: (work@top.in), line:21:24, endln:21:29
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (work@top.out_15), line:21:12, endln:21:18
      |vpiParent:
      \_cont_assign: , line:21:12, endln:21:29
      |vpiName:out_15
      |vpiFullName:work@top.out_15
      |vpiActual:
      \_logic_net: (work@top.out_15), line:5:44, endln:5:50
  |vpiContAssign:
  \_cont_assign: , line:22:12, endln:22:29
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations_reverted_range/top.sv, line:1:1, endln:26:10
    |vpiRhs:
    \_operation: , line:22:22, endln:22:29
      |vpiParent:
      \_cont_assign: , line:22:12, endln:22:29
      |vpiOpType:10
      |vpiOperand:
      \_bit_select: (work@top.in), line:22:24, endln:22:29
        |vpiParent:
        \_ref_obj: (work@top.in)
          |vpiParent:
          \_operation: , line:22:22, endln:22:29
          |vpiName:in
          |vpiFullName:work@top.in
        |vpiName:in
        |vpiFullName:work@top.in
        |vpiIndex:
        \_constant: , line:22:27, endln:22:28
          |vpiParent:
          \_bit_select: (work@top.in), line:22:24, endln:22:29
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (work@top.out_16), line:22:12, endln:22:18
      |vpiParent:
      \_cont_assign: , line:22:12, endln:22:29
      |vpiName:out_16
      |vpiFullName:work@top.out_16
      |vpiActual:
      \_logic_net: (work@top.out_16), line:5:52, endln:5:58
  |vpiContAssign:
  \_cont_assign: , line:23:12, endln:23:41
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations_reverted_range/top.sv, line:1:1, endln:26:10
    |vpiRhs:
    \_operation: , line:23:22, endln:23:41
      |vpiParent:
      \_cont_assign: , line:23:12, endln:23:41
      |vpiOpType:26
      |vpiOperand:
      \_part_select: , line:23:22, endln:23:29
        |vpiParent:
        \_ref_obj: in (work@top.in), line:23:22, endln:23:24
          |vpiParent:
          \_operation: , line:23:22, endln:23:41
          |vpiName:in
          |vpiFullName:work@top.in
          |vpiDefName:in
        |vpiConstantSelect:1
        |vpiLeftRange:
        \_constant: , line:23:25, endln:23:26
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:23:27, endln:23:28
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiOperand:
      \_part_select: , line:23:33, endln:23:41
        |vpiParent:
        \_ref_obj: in (work@top.in), line:23:33, endln:23:35
          |vpiParent:
          \_operation: , line:23:22, endln:23:41
          |vpiName:in
          |vpiFullName:work@top.in
          |vpiDefName:in
        |vpiConstantSelect:1
        |vpiLeftRange:
        \_constant: , line:23:37, endln:23:38
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:23:39, endln:23:40
          |vpiDecompile:3
          |vpiSize:64
          |UINT:3
          |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (work@top.out_17), line:23:12, endln:23:18
      |vpiParent:
      \_cont_assign: , line:23:12, endln:23:41
      |vpiName:out_17
      |vpiFullName:work@top.out_17
      |vpiActual:
      \_logic_net: (work@top.out_17), line:5:60, endln:5:66
  |vpiContAssign:
  \_cont_assign: , line:24:12, endln:24:41
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations_reverted_range/top.sv, line:1:1, endln:26:10
    |vpiRhs:
    \_operation: , line:24:22, endln:24:41
      |vpiParent:
      \_cont_assign: , line:24:12, endln:24:41
      |vpiOpType:27
      |vpiOperand:
      \_part_select: , line:24:22, endln:24:29
        |vpiParent:
        \_ref_obj: in (work@top.in), line:24:22, endln:24:24
          |vpiParent:
          \_operation: , line:24:22, endln:24:41
          |vpiName:in
          |vpiFullName:work@top.in
          |vpiDefName:in
        |vpiConstantSelect:1
        |vpiLeftRange:
        \_constant: , line:24:25, endln:24:26
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:24:27, endln:24:28
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiOperand:
      \_part_select: , line:24:33, endln:24:41
        |vpiParent:
        \_ref_obj: in (work@top.in), line:24:33, endln:24:35
          |vpiParent:
          \_operation: , line:24:22, endln:24:41
          |vpiName:in
          |vpiFullName:work@top.in
          |vpiDefName:in
        |vpiConstantSelect:1
        |vpiLeftRange:
        \_constant: , line:24:37, endln:24:38
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:24:39, endln:24:40
          |vpiDecompile:3
          |vpiSize:64
          |UINT:3
          |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (work@top.out_18), line:24:12, endln:24:18
      |vpiParent:
      \_cont_assign: , line:24:12, endln:24:41
      |vpiName:out_18
      |vpiFullName:work@top.out_18
      |vpiActual:
      \_logic_net: (work@top.out_18), line:5:68, endln:5:74
|uhdmtopModules:
\_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations_reverted_range/top.sv, line:1:1, endln:26:10
  |vpiName:work@top
  |vpiDefName:work@top
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@top.in), line:3:17, endln:3:19
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations_reverted_range/top.sv, line:1:1, endln:26:10
    |vpiTypespec:
    \_logic_typespec: , line:3:11, endln:3:16
      |vpiRange:
      \_range: , line:3:11, endln:3:16
        |vpiLeftRange:
        \_constant: , line:3:12, endln:3:13
          |vpiParent:
          \_range: , line:3:11, endln:3:16
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:3:14, endln:3:15
          |vpiParent:
          \_range: , line:3:11, endln:3:16
          |vpiDecompile:3
          |vpiSize:64
          |UINT:3
          |vpiConstType:9
    |vpiName:in
    |vpiFullName:work@top.in
  |vpiNet:
  \_logic_net: (work@top.out_1), line:4:12, endln:4:17
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations_reverted_range/top.sv, line:1:1, endln:26:10
    |vpiTypespec:
    \_logic_typespec: , line:4:12, endln:4:12
    |vpiName:out_1
    |vpiFullName:work@top.out_1
  |vpiNet:
  \_logic_net: (work@top.out_2), line:4:19, endln:4:24
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations_reverted_range/top.sv, line:1:1, endln:26:10
    |vpiTypespec:
    \_logic_typespec: , line:4:12, endln:4:12
    |vpiName:out_2
    |vpiFullName:work@top.out_2
  |vpiNet:
  \_logic_net: (work@top.out_3), line:4:26, endln:4:31
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations_reverted_range/top.sv, line:1:1, endln:26:10
    |vpiTypespec:
    \_logic_typespec: , line:4:12, endln:4:12
    |vpiName:out_3
    |vpiFullName:work@top.out_3
  |vpiNet:
  \_logic_net: (work@top.out_4), line:4:33, endln:4:38
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations_reverted_range/top.sv, line:1:1, endln:26:10
    |vpiTypespec:
    \_logic_typespec: , line:4:12, endln:4:12
    |vpiName:out_4
    |vpiFullName:work@top.out_4
  |vpiNet:
  \_logic_net: (work@top.out_5), line:4:40, endln:4:45
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations_reverted_range/top.sv, line:1:1, endln:26:10
    |vpiTypespec:
    \_logic_typespec: , line:4:12, endln:4:12
    |vpiName:out_5
    |vpiFullName:work@top.out_5
  |vpiNet:
  \_logic_net: (work@top.out_6), line:4:47, endln:4:52
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations_reverted_range/top.sv, line:1:1, endln:26:10
    |vpiTypespec:
    \_logic_typespec: , line:4:12, endln:4:12
    |vpiName:out_6
    |vpiFullName:work@top.out_6
  |vpiNet:
  \_logic_net: (work@top.out_7), line:4:54, endln:4:59
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations_reverted_range/top.sv, line:1:1, endln:26:10
    |vpiTypespec:
    \_logic_typespec: , line:4:12, endln:4:12
    |vpiName:out_7
    |vpiFullName:work@top.out_7
  |vpiNet:
  \_logic_net: (work@top.out_8), line:4:61, endln:4:66
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations_reverted_range/top.sv, line:1:1, endln:26:10
    |vpiTypespec:
    \_logic_typespec: , line:4:12, endln:4:12
    |vpiName:out_8
    |vpiFullName:work@top.out_8
  |vpiNet:
  \_logic_net: (work@top.out_9), line:4:68, endln:4:73
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations_reverted_range/top.sv, line:1:1, endln:26:10
    |vpiTypespec:
    \_logic_typespec: , line:4:12, endln:4:12
    |vpiName:out_9
    |vpiFullName:work@top.out_9
  |vpiNet:
  \_logic_net: (work@top.out_10), line:4:75, endln:4:81
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations_reverted_range/top.sv, line:1:1, endln:26:10
    |vpiTypespec:
    \_logic_typespec: , line:4:12, endln:4:12
    |vpiName:out_10
    |vpiFullName:work@top.out_10
  |vpiNet:
  \_logic_net: (work@top.out_11), line:5:12, endln:5:18
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations_reverted_range/top.sv, line:1:1, endln:26:10
    |vpiTypespec:
    \_logic_typespec: , line:4:12, endln:4:12
    |vpiName:out_11
    |vpiFullName:work@top.out_11
  |vpiNet:
  \_logic_net: (work@top.out_12), line:5:20, endln:5:26
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations_reverted_range/top.sv, line:1:1, endln:26:10
    |vpiTypespec:
    \_logic_typespec: , line:4:12, endln:4:12
    |vpiName:out_12
    |vpiFullName:work@top.out_12
  |vpiNet:
  \_logic_net: (work@top.out_13), line:5:28, endln:5:34
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations_reverted_range/top.sv, line:1:1, endln:26:10
    |vpiTypespec:
    \_logic_typespec: , line:4:12, endln:4:12
    |vpiName:out_13
    |vpiFullName:work@top.out_13
  |vpiNet:
  \_logic_net: (work@top.out_14), line:5:36, endln:5:42
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations_reverted_range/top.sv, line:1:1, endln:26:10
    |vpiTypespec:
    \_logic_typespec: , line:4:12, endln:4:12
    |vpiName:out_14
    |vpiFullName:work@top.out_14
  |vpiNet:
  \_logic_net: (work@top.out_15), line:5:44, endln:5:50
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations_reverted_range/top.sv, line:1:1, endln:26:10
    |vpiTypespec:
    \_logic_typespec: , line:4:12, endln:4:12
    |vpiName:out_15
    |vpiFullName:work@top.out_15
  |vpiNet:
  \_logic_net: (work@top.out_16), line:5:52, endln:5:58
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations_reverted_range/top.sv, line:1:1, endln:26:10
    |vpiTypespec:
    \_logic_typespec: , line:4:12, endln:4:12
    |vpiName:out_16
    |vpiFullName:work@top.out_16
  |vpiNet:
  \_logic_net: (work@top.out_17), line:5:60, endln:5:66
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations_reverted_range/top.sv, line:1:1, endln:26:10
    |vpiTypespec:
    \_logic_typespec: , line:4:12, endln:4:12
    |vpiName:out_17
    |vpiFullName:work@top.out_17
  |vpiNet:
  \_logic_net: (work@top.out_18), line:5:68, endln:5:74
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations_reverted_range/top.sv, line:1:1, endln:26:10
    |vpiTypespec:
    \_logic_typespec: , line:4:12, endln:4:12
    |vpiName:out_18
    |vpiFullName:work@top.out_18
  |vpiTopModule:1
  |vpiPort:
  \_port: (in), line:3:17, endln:3:19
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations_reverted_range/top.sv, line:1:1, endln:26:10
    |vpiName:in
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@top.in), line:3:17, endln:3:19
      |vpiName:in
      |vpiFullName:work@top.in
      |vpiActual:
      \_logic_net: (work@top.in), line:3:17, endln:3:19
    |vpiTypedef:
    \_logic_typespec: , line:3:11, endln:3:16
      |vpiRange:
      \_range: , line:3:11, endln:3:16
        |vpiParent:
        \_port: (in), line:3:17, endln:3:19
        |vpiLeftRange:
        \_constant: , line:3:12, endln:3:13
          |vpiParent:
          \_range: , line:3:11, endln:3:16
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:3:14, endln:3:15
          |vpiParent:
          \_range: , line:3:11, endln:3:16
          |vpiDecompile:3
          |vpiSize:64
          |UINT:3
          |vpiConstType:9
  |vpiPort:
  \_port: (out_1), line:4:12, endln:4:17
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations_reverted_range/top.sv, line:1:1, endln:26:10
    |vpiName:out_1
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.out_1), line:4:12, endln:4:17
      |vpiName:out_1
      |vpiFullName:work@top.out_1
      |vpiActual:
      \_logic_net: (work@top.out_1), line:4:12, endln:4:17
    |vpiTypedef:
    \_logic_typespec: , line:4:12, endln:4:12
  |vpiPort:
  \_port: (out_2), line:4:19, endln:4:24
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations_reverted_range/top.sv, line:1:1, endln:26:10
    |vpiName:out_2
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.out_2), line:4:19, endln:4:24
      |vpiName:out_2
      |vpiFullName:work@top.out_2
      |vpiActual:
      \_logic_net: (work@top.out_2), line:4:19, endln:4:24
    |vpiTypedef:
    \_logic_typespec: , line:4:12, endln:4:12
  |vpiPort:
  \_port: (out_3), line:4:26, endln:4:31
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations_reverted_range/top.sv, line:1:1, endln:26:10
    |vpiName:out_3
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.out_3), line:4:26, endln:4:31
      |vpiName:out_3
      |vpiFullName:work@top.out_3
      |vpiActual:
      \_logic_net: (work@top.out_3), line:4:26, endln:4:31
    |vpiTypedef:
    \_logic_typespec: , line:4:12, endln:4:12
  |vpiPort:
  \_port: (out_4), line:4:33, endln:4:38
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations_reverted_range/top.sv, line:1:1, endln:26:10
    |vpiName:out_4
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.out_4), line:4:33, endln:4:38
      |vpiName:out_4
      |vpiFullName:work@top.out_4
      |vpiActual:
      \_logic_net: (work@top.out_4), line:4:33, endln:4:38
    |vpiTypedef:
    \_logic_typespec: , line:4:12, endln:4:12
  |vpiPort:
  \_port: (out_5), line:4:40, endln:4:45
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations_reverted_range/top.sv, line:1:1, endln:26:10
    |vpiName:out_5
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.out_5), line:4:40, endln:4:45
      |vpiName:out_5
      |vpiFullName:work@top.out_5
      |vpiActual:
      \_logic_net: (work@top.out_5), line:4:40, endln:4:45
    |vpiTypedef:
    \_logic_typespec: , line:4:12, endln:4:12
  |vpiPort:
  \_port: (out_6), line:4:47, endln:4:52
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations_reverted_range/top.sv, line:1:1, endln:26:10
    |vpiName:out_6
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.out_6), line:4:47, endln:4:52
      |vpiName:out_6
      |vpiFullName:work@top.out_6
      |vpiActual:
      \_logic_net: (work@top.out_6), line:4:47, endln:4:52
    |vpiTypedef:
    \_logic_typespec: , line:4:12, endln:4:12
  |vpiPort:
  \_port: (out_7), line:4:54, endln:4:59
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations_reverted_range/top.sv, line:1:1, endln:26:10
    |vpiName:out_7
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.out_7), line:4:54, endln:4:59
      |vpiName:out_7
      |vpiFullName:work@top.out_7
      |vpiActual:
      \_logic_net: (work@top.out_7), line:4:54, endln:4:59
    |vpiTypedef:
    \_logic_typespec: , line:4:12, endln:4:12
  |vpiPort:
  \_port: (out_8), line:4:61, endln:4:66
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations_reverted_range/top.sv, line:1:1, endln:26:10
    |vpiName:out_8
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.out_8), line:4:61, endln:4:66
      |vpiName:out_8
      |vpiFullName:work@top.out_8
      |vpiActual:
      \_logic_net: (work@top.out_8), line:4:61, endln:4:66
    |vpiTypedef:
    \_logic_typespec: , line:4:12, endln:4:12
  |vpiPort:
  \_port: (out_9), line:4:68, endln:4:73
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations_reverted_range/top.sv, line:1:1, endln:26:10
    |vpiName:out_9
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.out_9), line:4:68, endln:4:73
      |vpiName:out_9
      |vpiFullName:work@top.out_9
      |vpiActual:
      \_logic_net: (work@top.out_9), line:4:68, endln:4:73
    |vpiTypedef:
    \_logic_typespec: , line:4:12, endln:4:12
  |vpiPort:
  \_port: (out_10), line:4:75, endln:4:81
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations_reverted_range/top.sv, line:1:1, endln:26:10
    |vpiName:out_10
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.out_10), line:4:75, endln:4:81
      |vpiName:out_10
      |vpiFullName:work@top.out_10
      |vpiActual:
      \_logic_net: (work@top.out_10), line:4:75, endln:4:81
    |vpiTypedef:
    \_logic_typespec: , line:4:12, endln:4:12
  |vpiPort:
  \_port: (out_11), line:5:12, endln:5:18
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations_reverted_range/top.sv, line:1:1, endln:26:10
    |vpiName:out_11
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.out_11), line:5:12, endln:5:18
      |vpiName:out_11
      |vpiFullName:work@top.out_11
      |vpiActual:
      \_logic_net: (work@top.out_11), line:5:12, endln:5:18
    |vpiTypedef:
    \_logic_typespec: , line:4:12, endln:4:12
  |vpiPort:
  \_port: (out_12), line:5:20, endln:5:26
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations_reverted_range/top.sv, line:1:1, endln:26:10
    |vpiName:out_12
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.out_12), line:5:20, endln:5:26
      |vpiName:out_12
      |vpiFullName:work@top.out_12
      |vpiActual:
      \_logic_net: (work@top.out_12), line:5:20, endln:5:26
    |vpiTypedef:
    \_logic_typespec: , line:4:12, endln:4:12
  |vpiPort:
  \_port: (out_13), line:5:28, endln:5:34
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations_reverted_range/top.sv, line:1:1, endln:26:10
    |vpiName:out_13
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.out_13), line:5:28, endln:5:34
      |vpiName:out_13
      |vpiFullName:work@top.out_13
      |vpiActual:
      \_logic_net: (work@top.out_13), line:5:28, endln:5:34
    |vpiTypedef:
    \_logic_typespec: , line:4:12, endln:4:12
  |vpiPort:
  \_port: (out_14), line:5:36, endln:5:42
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations_reverted_range/top.sv, line:1:1, endln:26:10
    |vpiName:out_14
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.out_14), line:5:36, endln:5:42
      |vpiName:out_14
      |vpiFullName:work@top.out_14
      |vpiActual:
      \_logic_net: (work@top.out_14), line:5:36, endln:5:42
    |vpiTypedef:
    \_logic_typespec: , line:4:12, endln:4:12
  |vpiPort:
  \_port: (out_15), line:5:44, endln:5:50
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations_reverted_range/top.sv, line:1:1, endln:26:10
    |vpiName:out_15
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.out_15), line:5:44, endln:5:50
      |vpiName:out_15
      |vpiFullName:work@top.out_15
      |vpiActual:
      \_logic_net: (work@top.out_15), line:5:44, endln:5:50
    |vpiTypedef:
    \_logic_typespec: , line:4:12, endln:4:12
  |vpiPort:
  \_port: (out_16), line:5:52, endln:5:58
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations_reverted_range/top.sv, line:1:1, endln:26:10
    |vpiName:out_16
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.out_16), line:5:52, endln:5:58
      |vpiName:out_16
      |vpiFullName:work@top.out_16
      |vpiActual:
      \_logic_net: (work@top.out_16), line:5:52, endln:5:58
    |vpiTypedef:
    \_logic_typespec: , line:4:12, endln:4:12
  |vpiPort:
  \_port: (out_17), line:5:60, endln:5:66
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations_reverted_range/top.sv, line:1:1, endln:26:10
    |vpiName:out_17
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.out_17), line:5:60, endln:5:66
      |vpiName:out_17
      |vpiFullName:work@top.out_17
      |vpiActual:
      \_logic_net: (work@top.out_17), line:5:60, endln:5:66
    |vpiTypedef:
    \_logic_typespec: , line:4:12, endln:4:12
  |vpiPort:
  \_port: (out_18), line:5:68, endln:5:74
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/bitwise_operations_reverted_range/top.sv, line:1:1, endln:26:10
    |vpiName:out_18
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.out_18), line:5:68, endln:5:74
      |vpiName:out_18
      |vpiFullName:work@top.out_18
      |vpiActual:
      \_logic_net: (work@top.out_18), line:5:68, endln:5:74
    |vpiTypedef:
    \_logic_typespec: , line:4:12, endln:4:12
  |vpiContAssign:
  \_cont_assign: , line:7:12, endln:7:34
    |vpiRhs:
    \_operation: , line:7:21, endln:7:34
      |vpiParent:
      \_cont_assign: , line:7:12, endln:7:34
      |vpiOpType:28
      |vpiOperand:
      \_bit_select: (in), line:7:21, endln:7:26
        |vpiParent:
        \_ref_obj: (in)
          |vpiParent:
          \_operation: , line:7:21, endln:7:34
          |vpiName:in
        |vpiName:in
        |vpiIndex:
        \_constant: , line:7:24, endln:7:25
          |vpiParent:
          \_bit_select: (in), line:7:21, endln:7:26
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
      |vpiOperand:
      \_bit_select: (in), line:7:29, endln:7:34
        |vpiParent:
        \_ref_obj: (in)
          |vpiParent:
          \_operation: , line:7:21, endln:7:34
          |vpiName:in
        |vpiName:in
        |vpiIndex:
        \_constant: , line:7:32, endln:7:33
          |vpiParent:
          \_bit_select: (in), line:7:29, endln:7:34
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (out_1), line:7:12, endln:7:17
      |vpiParent:
      \_cont_assign: , line:7:12, endln:7:34
      |vpiName:out_1
      |vpiActual:
      \_logic_net: (work@top.out_1), line:4:12, endln:4:17
  |vpiContAssign:
  \_cont_assign: , line:8:12, endln:8:34
    |vpiRhs:
    \_operation: , line:8:21, endln:8:34
      |vpiParent:
      \_cont_assign: , line:8:12, endln:8:34
      |vpiOpType:29
      |vpiOperand:
      \_bit_select: (in), line:8:21, endln:8:26
        |vpiParent:
        \_ref_obj: (in)
          |vpiParent:
          \_operation: , line:8:21, endln:8:34
          |vpiName:in
        |vpiName:in
        |vpiIndex:
        \_constant: , line:8:24, endln:8:25
          |vpiParent:
          \_bit_select: (in), line:8:21, endln:8:26
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
      |vpiOperand:
      \_bit_select: (in), line:8:29, endln:8:34
        |vpiParent:
        \_ref_obj: (in)
          |vpiParent:
          \_operation: , line:8:21, endln:8:34
          |vpiName:in
        |vpiName:in
        |vpiIndex:
        \_constant: , line:8:32, endln:8:33
          |vpiParent:
          \_bit_select: (in), line:8:29, endln:8:34
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (out_2), line:8:12, endln:8:17
      |vpiParent:
      \_cont_assign: , line:8:12, endln:8:34
      |vpiName:out_2
      |vpiActual:
      \_logic_net: (work@top.out_2), line:4:19, endln:4:24
  |vpiContAssign:
  \_cont_assign: , line:9:12, endln:9:35
    |vpiRhs:
    \_operation: , line:9:21, endln:9:35
      |vpiParent:
      \_cont_assign: , line:9:12, endln:9:35
      |vpiOpType:6
      |vpiOperand:
      \_bit_select: (in), line:9:21, endln:9:26
        |vpiParent:
        \_ref_obj: (in)
          |vpiParent:
          \_operation: , line:9:21, endln:9:35
          |vpiName:in
        |vpiName:in
        |vpiIndex:
        \_constant: , line:9:24, endln:9:25
          |vpiParent:
          \_bit_select: (in), line:9:21, endln:9:26
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
      |vpiOperand:
      \_bit_select: (in), line:9:30, endln:9:35
        |vpiParent:
        \_ref_obj: (in)
          |vpiParent:
          \_operation: , line:9:21, endln:9:35
          |vpiName:in
        |vpiName:in
        |vpiIndex:
        \_constant: , line:9:33, endln:9:34
          |vpiParent:
          \_bit_select: (in), line:9:30, endln:9:35
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (out_3), line:9:12, endln:9:17
      |vpiParent:
      \_cont_assign: , line:9:12, endln:9:35
      |vpiName:out_3
      |vpiActual:
      \_logic_net: (work@top.out_3), line:4:26, endln:4:31
  |vpiContAssign:
  \_cont_assign: , line:10:12, endln:10:35
    |vpiRhs:
    \_operation: , line:10:21, endln:10:35
      |vpiParent:
      \_cont_assign: , line:10:12, endln:10:35
      |vpiOpType:8
      |vpiOperand:
      \_bit_select: (in), line:10:21, endln:10:26
        |vpiParent:
        \_ref_obj: (in)
          |vpiParent:
          \_operation: , line:10:21, endln:10:35
          |vpiName:in
        |vpiName:in
        |vpiIndex:
        \_constant: , line:10:24, endln:10:25
          |vpiParent:
          \_bit_select: (in), line:10:21, endln:10:26
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
      |vpiOperand:
      \_bit_select: (in), line:10:30, endln:10:35
        |vpiParent:
        \_ref_obj: (in)
          |vpiParent:
          \_operation: , line:10:21, endln:10:35
          |vpiName:in
        |vpiName:in
        |vpiIndex:
        \_constant: , line:10:33, endln:10:34
          |vpiParent:
          \_bit_select: (in), line:10:30, endln:10:35
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (out_4), line:10:12, endln:10:17
      |vpiParent:
      \_cont_assign: , line:10:12, endln:10:35
      |vpiName:out_4
      |vpiActual:
      \_logic_net: (work@top.out_4), line:4:33, endln:4:38
  |vpiContAssign:
  \_cont_assign: , line:11:12, endln:11:34
    |vpiRhs:
    \_operation: , line:11:21, endln:11:34
      |vpiParent:
      \_cont_assign: , line:11:12, endln:11:34
      |vpiOpType:30
      |vpiOperand:
      \_bit_select: (in), line:11:21, endln:11:26
        |vpiParent:
        \_ref_obj: (in)
          |vpiParent:
          \_operation: , line:11:21, endln:11:34
          |vpiName:in
        |vpiName:in
        |vpiIndex:
        \_constant: , line:11:24, endln:11:25
          |vpiParent:
          \_bit_select: (in), line:11:21, endln:11:26
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
      |vpiOperand:
      \_bit_select: (in), line:11:29, endln:11:34
        |vpiParent:
        \_ref_obj: (in)
          |vpiParent:
          \_operation: , line:11:21, endln:11:34
          |vpiName:in
        |vpiName:in
        |vpiIndex:
        \_constant: , line:11:32, endln:11:33
          |vpiParent:
          \_bit_select: (in), line:11:29, endln:11:34
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (out_5), line:11:12, endln:11:17
      |vpiParent:
      \_cont_assign: , line:11:12, endln:11:34
      |vpiName:out_5
      |vpiActual:
      \_logic_net: (work@top.out_5), line:4:40, endln:4:45
  |vpiContAssign:
  \_cont_assign: , line:12:12, endln:12:35
    |vpiRhs:
    \_operation: , line:12:21, endln:12:35
      |vpiParent:
      \_cont_assign: , line:12:12, endln:12:35
      |vpiOpType:31
      |vpiOperand:
      \_bit_select: (in), line:12:21, endln:12:26
        |vpiParent:
        \_ref_obj: (in)
          |vpiParent:
          \_operation: , line:12:21, endln:12:35
          |vpiName:in
        |vpiName:in
        |vpiIndex:
        \_constant: , line:12:24, endln:12:25
          |vpiParent:
          \_bit_select: (in), line:12:21, endln:12:26
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
      |vpiOperand:
      \_bit_select: (in), line:12:30, endln:12:35
        |vpiParent:
        \_ref_obj: (in)
          |vpiParent:
          \_operation: , line:12:21, endln:12:35
          |vpiName:in
        |vpiName:in
        |vpiIndex:
        \_constant: , line:12:33, endln:12:34
          |vpiParent:
          \_bit_select: (in), line:12:30, endln:12:35
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (out_6), line:12:12, endln:12:17
      |vpiParent:
      \_cont_assign: , line:12:12, endln:12:35
      |vpiName:out_6
      |vpiActual:
      \_logic_net: (work@top.out_6), line:4:47, endln:4:52
  |vpiContAssign:
  \_cont_assign: , line:13:12, endln:13:35
    |vpiRhs:
    \_operation: , line:13:21, endln:13:35
      |vpiParent:
      \_cont_assign: , line:13:12, endln:13:35
      |vpiOpType:31
      |vpiOperand:
      \_bit_select: (in), line:13:21, endln:13:26
        |vpiParent:
        \_ref_obj: (in)
          |vpiParent:
          \_operation: , line:13:21, endln:13:35
          |vpiName:in
        |vpiName:in
        |vpiIndex:
        \_constant: , line:13:24, endln:13:25
          |vpiParent:
          \_bit_select: (in), line:13:21, endln:13:26
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
      |vpiOperand:
      \_bit_select: (in), line:13:30, endln:13:35
        |vpiParent:
        \_ref_obj: (in)
          |vpiParent:
          \_operation: , line:13:21, endln:13:35
          |vpiName:in
        |vpiName:in
        |vpiIndex:
        \_constant: , line:13:33, endln:13:34
          |vpiParent:
          \_bit_select: (in), line:13:30, endln:13:35
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (out_7), line:13:12, endln:13:17
      |vpiParent:
      \_cont_assign: , line:13:12, endln:13:35
      |vpiName:out_7
      |vpiActual:
      \_logic_net: (work@top.out_7), line:4:54, endln:4:59
  |vpiContAssign:
  \_cont_assign: , line:14:12, endln:14:27
    |vpiRhs:
    \_operation: , line:14:21, endln:14:27
      |vpiParent:
      \_cont_assign: , line:14:12, endln:14:27
      |vpiOpType:4
      |vpiOperand:
      \_bit_select: (in), line:14:22, endln:14:27
        |vpiParent:
        \_ref_obj: (in)
          |vpiParent:
          \_operation: , line:14:21, endln:14:27
          |vpiName:in
        |vpiName:in
        |vpiIndex:
        \_constant: , line:14:25, endln:14:26
          |vpiParent:
          \_bit_select: (in), line:14:22, endln:14:27
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (out_8), line:14:12, endln:14:17
      |vpiParent:
      \_cont_assign: , line:14:12, endln:14:27
      |vpiName:out_8
      |vpiActual:
      \_logic_net: (work@top.out_8), line:4:61, endln:4:66
  |vpiContAssign:
  \_cont_assign: , line:15:12, endln:15:26
  |vpiContAssign:
  \_cont_assign: , line:16:12, endln:16:28
    |vpiRhs:
    \_operation: , line:16:22, endln:16:28
      |vpiParent:
      \_cont_assign: , line:16:12, endln:16:28
      |vpiOpType:5
      |vpiOperand:
      \_bit_select: (in), line:16:23, endln:16:28
        |vpiParent:
        \_ref_obj: (in)
          |vpiParent:
          \_operation: , line:16:22, endln:16:28
          |vpiName:in
        |vpiName:in
        |vpiIndex:
        \_constant: , line:16:26, endln:16:27
          |vpiParent:
          \_bit_select: (in), line:16:23, endln:16:28
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (out_10), line:16:12, endln:16:18
      |vpiParent:
      \_cont_assign: , line:16:12, endln:16:28
      |vpiName:out_10
      |vpiActual:
      \_logic_net: (work@top.out_10), line:4:75, endln:4:81
  |vpiContAssign:
  \_cont_assign: , line:17:12, endln:17:28
    |vpiRhs:
    \_operation: , line:17:22, endln:17:28
      |vpiParent:
      \_cont_assign: , line:17:12, endln:17:28
      |vpiOpType:7
      |vpiOperand:
      \_bit_select: (in), line:17:23, endln:17:28
        |vpiParent:
        \_ref_obj: (in)
          |vpiParent:
          \_operation: , line:17:22, endln:17:28
          |vpiName:in
        |vpiName:in
        |vpiIndex:
        \_constant: , line:17:26, endln:17:27
          |vpiParent:
          \_bit_select: (in), line:17:23, endln:17:28
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (out_11), line:17:12, endln:17:18
      |vpiParent:
      \_cont_assign: , line:17:12, endln:17:28
      |vpiName:out_11
      |vpiActual:
      \_logic_net: (work@top.out_11), line:5:12, endln:5:18
  |vpiContAssign:
  \_cont_assign: , line:18:12, endln:18:29
    |vpiRhs:
    \_operation: , line:18:22, endln:18:29
      |vpiParent:
      \_cont_assign: , line:18:12, endln:18:29
      |vpiOpType:6
      |vpiOperand:
      \_bit_select: (in), line:18:24, endln:18:29
        |vpiParent:
        \_ref_obj: (in)
          |vpiParent:
          \_operation: , line:18:22, endln:18:29
          |vpiName:in
        |vpiName:in
        |vpiIndex:
        \_constant: , line:18:27, endln:18:28
          |vpiParent:
          \_bit_select: (in), line:18:24, endln:18:29
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (out_12), line:18:12, endln:18:18
      |vpiParent:
      \_cont_assign: , line:18:12, endln:18:29
      |vpiName:out_12
      |vpiActual:
      \_logic_net: (work@top.out_12), line:5:20, endln:5:26
  |vpiContAssign:
  \_cont_assign: , line:19:12, endln:19:29
    |vpiRhs:
    \_operation: , line:19:22, endln:19:29
      |vpiParent:
      \_cont_assign: , line:19:12, endln:19:29
      |vpiOpType:8
      |vpiOperand:
      \_bit_select: (in), line:19:24, endln:19:29
        |vpiParent:
        \_ref_obj: (in)
          |vpiParent:
          \_operation: , line:19:22, endln:19:29
          |vpiName:in
        |vpiName:in
        |vpiIndex:
        \_constant: , line:19:27, endln:19:28
          |vpiParent:
          \_bit_select: (in), line:19:24, endln:19:29
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (out_13), line:19:12, endln:19:18
      |vpiParent:
      \_cont_assign: , line:19:12, endln:19:29
      |vpiName:out_13
      |vpiActual:
      \_logic_net: (work@top.out_13), line:5:28, endln:5:34
  |vpiContAssign:
  \_cont_assign: , line:20:12, endln:20:28
    |vpiRhs:
    \_operation: , line:20:22, endln:20:28
      |vpiParent:
      \_cont_assign: , line:20:12, endln:20:28
      |vpiOpType:9
      |vpiOperand:
      \_bit_select: (in), line:20:23, endln:20:28
        |vpiParent:
        \_ref_obj: (in)
          |vpiParent:
          \_operation: , line:20:22, endln:20:28
          |vpiName:in
        |vpiName:in
        |vpiIndex:
        \_constant: , line:20:26, endln:20:27
          |vpiParent:
          \_bit_select: (in), line:20:23, endln:20:28
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (out_14), line:20:12, endln:20:18
      |vpiParent:
      \_cont_assign: , line:20:12, endln:20:28
      |vpiName:out_14
      |vpiActual:
      \_logic_net: (work@top.out_14), line:5:36, endln:5:42
  |vpiContAssign:
  \_cont_assign: , line:21:12, endln:21:29
    |vpiRhs:
    \_operation: , line:21:22, endln:21:29
      |vpiParent:
      \_cont_assign: , line:21:12, endln:21:29
      |vpiOpType:10
      |vpiOperand:
      \_bit_select: (in), line:21:24, endln:21:29
        |vpiParent:
        \_ref_obj: (in)
          |vpiParent:
          \_operation: , line:21:22, endln:21:29
          |vpiName:in
        |vpiName:in
        |vpiIndex:
        \_constant: , line:21:27, endln:21:28
          |vpiParent:
          \_bit_select: (in), line:21:24, endln:21:29
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (out_15), line:21:12, endln:21:18
      |vpiParent:
      \_cont_assign: , line:21:12, endln:21:29
      |vpiName:out_15
      |vpiActual:
      \_logic_net: (work@top.out_15), line:5:44, endln:5:50
  |vpiContAssign:
  \_cont_assign: , line:22:12, endln:22:29
    |vpiRhs:
    \_operation: , line:22:22, endln:22:29
      |vpiParent:
      \_cont_assign: , line:22:12, endln:22:29
      |vpiOpType:10
      |vpiOperand:
      \_bit_select: (in), line:22:24, endln:22:29
        |vpiParent:
        \_ref_obj: (in)
          |vpiParent:
          \_operation: , line:22:22, endln:22:29
          |vpiName:in
        |vpiName:in
        |vpiIndex:
        \_constant: , line:22:27, endln:22:28
          |vpiParent:
          \_bit_select: (in), line:22:24, endln:22:29
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (out_16), line:22:12, endln:22:18
      |vpiParent:
      \_cont_assign: , line:22:12, endln:22:29
      |vpiName:out_16
      |vpiActual:
      \_logic_net: (work@top.out_16), line:5:52, endln:5:58
  |vpiContAssign:
  \_cont_assign: , line:23:12, endln:23:41
    |vpiRhs:
    \_operation: , line:23:22, endln:23:41
      |vpiParent:
      \_cont_assign: , line:23:12, endln:23:41
      |vpiOpType:26
      |vpiOperand:
      \_part_select: , line:23:22, endln:23:29
        |vpiParent:
        \_ref_obj: in (in), line:23:22, endln:23:24
          |vpiParent:
          \_operation: , line:23:22, endln:23:41
          |vpiName:in
          |vpiDefName:in
        |vpiConstantSelect:1
        |vpiLeftRange:
        \_constant: , line:23:25, endln:23:26
          |vpiParent:
          \_part_select: , line:23:22, endln:23:29
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:23:27, endln:23:28
          |vpiParent:
          \_part_select: , line:23:22, endln:23:29
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiOperand:
      \_part_select: , line:23:33, endln:23:41
        |vpiParent:
        \_ref_obj: in (in), line:23:33, endln:23:35
          |vpiParent:
          \_operation: , line:23:22, endln:23:41
          |vpiName:in
          |vpiDefName:in
        |vpiConstantSelect:1
        |vpiLeftRange:
        \_constant: , line:23:37, endln:23:38
          |vpiParent:
          \_part_select: , line:23:33, endln:23:41
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:23:39, endln:23:40
          |vpiParent:
          \_part_select: , line:23:33, endln:23:41
          |vpiDecompile:3
          |vpiSize:64
          |UINT:3
          |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (out_17), line:23:12, endln:23:18
      |vpiParent:
      \_cont_assign: , line:23:12, endln:23:41
      |vpiName:out_17
      |vpiActual:
      \_logic_net: (work@top.out_17), line:5:60, endln:5:66
  |vpiContAssign:
  \_cont_assign: , line:24:12, endln:24:41
    |vpiRhs:
    \_operation: , line:24:22, endln:24:41
      |vpiParent:
      \_cont_assign: , line:24:12, endln:24:41
      |vpiOpType:27
      |vpiOperand:
      \_part_select: , line:24:22, endln:24:29
        |vpiParent:
        \_ref_obj: in (in), line:24:22, endln:24:24
          |vpiParent:
          \_operation: , line:24:22, endln:24:41
          |vpiName:in
          |vpiDefName:in
        |vpiConstantSelect:1
        |vpiLeftRange:
        \_constant: , line:24:25, endln:24:26
          |vpiParent:
          \_part_select: , line:24:22, endln:24:29
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:24:27, endln:24:28
          |vpiParent:
          \_part_select: , line:24:22, endln:24:29
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiOperand:
      \_part_select: , line:24:33, endln:24:41
        |vpiParent:
        \_ref_obj: in (in), line:24:33, endln:24:35
          |vpiParent:
          \_operation: , line:24:22, endln:24:41
          |vpiName:in
          |vpiDefName:in
        |vpiConstantSelect:1
        |vpiLeftRange:
        \_constant: , line:24:37, endln:24:38
          |vpiParent:
          \_part_select: , line:24:33, endln:24:41
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:24:39, endln:24:40
          |vpiParent:
          \_part_select: , line:24:33, endln:24:41
          |vpiDecompile:3
          |vpiSize:64
          |UINT:3
          |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (out_18), line:24:12, endln:24:18
      |vpiParent:
      \_cont_assign: , line:24:12, endln:24:41
      |vpiName:out_18
      |vpiActual:
      \_logic_net: (work@top.out_18), line:5:68, endln:5:74
Object 'work@top' of type 'design'
  Object 'builtin' of type 'package'
  Object '' of type 'module_inst'
    Object 'in' of type 'logic_net'
    Object 'out_1' of type 'logic_net'
    Object 'out_2' of type 'logic_net'
    Object 'out_3' of type 'logic_net'
    Object 'out_4' of type 'logic_net'
    Object 'out_5' of type 'logic_net'
    Object 'out_6' of type 'logic_net'
    Object 'out_7' of type 'logic_net'
    Object 'out_8' of type 'logic_net'
    Object 'out_9' of type 'logic_net'
    Object 'out_10' of type 'logic_net'
    Object 'out_11' of type 'logic_net'
    Object 'out_12' of type 'logic_net'
    Object 'out_13' of type 'logic_net'
    Object 'out_14' of type 'logic_net'
    Object 'out_15' of type 'logic_net'
    Object 'out_16' of type 'logic_net'
    Object 'out_17' of type 'logic_net'
    Object 'out_18' of type 'logic_net'
  Object 'work@top' of type 'module_inst'
    Object 'in' of type 'port'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
    Object 'out_1' of type 'port'
      Object '' of type 'logic_typespec'
    Object 'out_2' of type 'port'
      Object '' of type 'logic_typespec'
    Object 'out_3' of type 'port'
      Object '' of type 'logic_typespec'
    Object 'out_4' of type 'port'
      Object '' of type 'logic_typespec'
    Object 'out_5' of type 'port'
      Object '' of type 'logic_typespec'
    Object 'out_6' of type 'port'
      Object '' of type 'logic_typespec'
    Object 'out_7' of type 'port'
      Object '' of type 'logic_typespec'
    Object 'out_8' of type 'port'
      Object '' of type 'logic_typespec'
    Object 'out_9' of type 'port'
      Object '' of type 'logic_typespec'
    Object 'out_10' of type 'port'
      Object '' of type 'logic_typespec'
    Object 'out_11' of type 'port'
      Object '' of type 'logic_typespec'
    Object 'out_12' of type 'port'
      Object '' of type 'logic_typespec'
    Object 'out_13' of type 'port'
      Object '' of type 'logic_typespec'
    Object 'out_14' of type 'port'
      Object '' of type 'logic_typespec'
    Object 'out_15' of type 'port'
      Object '' of type 'logic_typespec'
    Object 'out_16' of type 'port'
      Object '' of type 'logic_typespec'
    Object 'out_17' of type 'port'
      Object '' of type 'logic_typespec'
    Object 'out_18' of type 'port'
      Object '' of type 'logic_typespec'
    Object 'in' of type 'logic_net'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
    Object 'out_1' of type 'logic_net'
      Object '' of type 'logic_typespec'
    Object 'out_2' of type 'logic_net'
      Object '' of type 'logic_typespec'
    Object 'out_3' of type 'logic_net'
      Object '' of type 'logic_typespec'
    Object 'out_4' of type 'logic_net'
      Object '' of type 'logic_typespec'
    Object 'out_5' of type 'logic_net'
      Object '' of type 'logic_typespec'
    Object 'out_6' of type 'logic_net'
      Object '' of type 'logic_typespec'
    Object 'out_7' of type 'logic_net'
      Object '' of type 'logic_typespec'
    Object 'out_8' of type 'logic_net'
      Object '' of type 'logic_typespec'
    Object 'out_9' of type 'logic_net'
      Object '' of type 'logic_typespec'
    Object 'out_10' of type 'logic_net'
      Object '' of type 'logic_typespec'
    Object 'out_11' of type 'logic_net'
      Object '' of type 'logic_typespec'
    Object 'out_12' of type 'logic_net'
      Object '' of type 'logic_typespec'
    Object 'out_13' of type 'logic_net'
      Object '' of type 'logic_typespec'
    Object 'out_14' of type 'logic_net'
      Object '' of type 'logic_typespec'
    Object 'out_15' of type 'logic_net'
      Object '' of type 'logic_typespec'
    Object 'out_16' of type 'logic_net'
      Object '' of type 'logic_typespec'
    Object 'out_17' of type 'logic_net'
      Object '' of type 'logic_typespec'
    Object 'out_18' of type 'logic_net'
      Object '' of type 'logic_typespec'
    Object '' of type 'cont_assign'
      Object 'out_1' of type 'ref_obj'
      Object '' of type 'operation'
        Object 'in' of type 'bit_select'
          Object '' of type 'constant'
        Object 'in' of type 'bit_select'
          Object '' of type 'constant'
    Object '' of type 'cont_assign'
      Object 'out_2' of type 'ref_obj'
      Object '' of type 'operation'
        Object 'in' of type 'bit_select'
          Object '' of type 'constant'
        Object 'in' of type 'bit_select'
          Object '' of type 'constant'
    Object '' of type 'cont_assign'
      Object 'out_3' of type 'ref_obj'
      Object '' of type 'operation'
        Object 'in' of type 'bit_select'
          Object '' of type 'constant'
        Object 'in' of type 'bit_select'
          Object '' of type 'constant'
    Object '' of type 'cont_assign'
      Object 'out_4' of type 'ref_obj'
      Object '' of type 'operation'
        Object 'in' of type 'bit_select'
          Object '' of type 'constant'
        Object 'in' of type 'bit_select'
          Object '' of type 'constant'
    Object '' of type 'cont_assign'
      Object 'out_5' of type 'ref_obj'
      Object '' of type 'operation'
        Object 'in' of type 'bit_select'
          Object '' of type 'constant'
        Object 'in' of type 'bit_select'
          Object '' of type 'constant'
    Object '' of type 'cont_assign'
      Object 'out_6' of type 'ref_obj'
      Object '' of type 'operation'
        Object 'in' of type 'bit_select'
          Object '' of type 'constant'
        Object 'in' of type 'bit_select'
          Object '' of type 'constant'
    Object '' of type 'cont_assign'
      Object 'out_7' of type 'ref_obj'
      Object '' of type 'operation'
        Object 'in' of type 'bit_select'
          Object '' of type 'constant'
        Object 'in' of type 'bit_select'
          Object '' of type 'constant'
    Object '' of type 'cont_assign'
      Object 'out_8' of type 'ref_obj'
      Object '' of type 'operation'
        Object 'in' of type 'bit_select'
          Object '' of type 'constant'
    Object '' of type 'cont_assign'
      Object 'out_9' of type 'ref_obj'
      Object 'in' of type 'bit_select'
        Object '' of type 'constant'
    Object '' of type 'cont_assign'
      Object 'out_10' of type 'ref_obj'
      Object '' of type 'operation'
        Object 'in' of type 'bit_select'
          Object '' of type 'constant'
    Object '' of type 'cont_assign'
      Object 'out_11' of type 'ref_obj'
      Object '' of type 'operation'
        Object 'in' of type 'bit_select'
          Object '' of type 'constant'
    Object '' of type 'cont_assign'
      Object 'out_12' of type 'ref_obj'
      Object '' of type 'operation'
        Object 'in' of type 'bit_select'
          Object '' of type 'constant'
    Object '' of type 'cont_assign'
      Object 'out_13' of type 'ref_obj'
      Object '' of type 'operation'
        Object 'in' of type 'bit_select'
          Object '' of type 'constant'
    Object '' of type 'cont_assign'
      Object 'out_14' of type 'ref_obj'
      Object '' of type 'operation'
        Object 'in' of type 'bit_select'
          Object '' of type 'constant'
    Object '' of type 'cont_assign'
      Object 'out_15' of type 'ref_obj'
      Object '' of type 'operation'
        Object 'in' of type 'bit_select'
          Object '' of type 'constant'
    Object '' of type 'cont_assign'
      Object 'out_16' of type 'ref_obj'
      Object '' of type 'operation'
        Object 'in' of type 'bit_select'
          Object '' of type 'constant'
    Object '' of type 'cont_assign'
      Object 'out_17' of type 'ref_obj'
      Object '' of type 'operation'
        Object '' of type 'part_select'
          Object '' of type 'constant'
          Object '' of type 'constant'
        Object '' of type 'part_select'
          Object '' of type 'constant'
          Object '' of type 'constant'
    Object '' of type 'cont_assign'
      Object 'out_18' of type 'ref_obj'
      Object '' of type 'operation'
        Object '' of type 'part_select'
          Object '' of type 'constant'
          Object '' of type 'constant'
        Object '' of type 'part_select'
          Object '' of type 'constant'
          Object '' of type 'constant'
