

================================================================
== Vitis HLS Report for 'backprop_Pipeline_VITIS_LOOP_80_1'
================================================================
* Date:           Wed Dec 20 21:42:28 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        backprop_syn
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7v585t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.148 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       16|       16|  0.160 us|  0.160 us|   16|   16|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_80_1  |       14|       14|        13|          1|          1|     3|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 1, D = 13, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.61>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 16 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%output_difference_1 = alloca i32 1"   --->   Operation 17 'alloca' 'output_difference_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%output_difference_1_1 = alloca i32 1"   --->   Operation 18 'alloca' 'output_difference_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%output_difference_1_2 = alloca i32 1"   --->   Operation 19 'alloca' 'output_difference_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %training_targets, void @empty_17, i32 0, i32 0, void @empty_18, i32 4294967295, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%dactivations3_2_1_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %dactivations3_2_1_reload"   --->   Operation 21 'read' 'dactivations3_2_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%dactivations3_1_1_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %dactivations3_1_1_reload"   --->   Operation 22 'read' 'dactivations3_1_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%dactivations3_0_1_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %dactivations3_0_1_reload"   --->   Operation 23 'read' 'dactivations3_0_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%sub_ln81_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %sub_ln81"   --->   Operation 24 'read' 'sub_ln81_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%net_outputs_2_1_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %net_outputs_2_1_reload"   --->   Operation 25 'read' 'net_outputs_2_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%net_outputs_1_1_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %net_outputs_1_1_reload"   --->   Operation 26 'read' 'net_outputs_1_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%net_outputs_0_1_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %net_outputs_0_1_reload"   --->   Operation 27 'read' 'net_outputs_0_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%output_difference_0_023_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %output_difference_0_023"   --->   Operation 28 'read' 'output_difference_0_023_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%output_difference_1_024_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %output_difference_1_024"   --->   Operation 29 'read' 'output_difference_1_024_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%output_difference_2_025_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %output_difference_2_025"   --->   Operation 30 'read' 'output_difference_2_025_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.84ns)   --->   "%store_ln0 = store i64 %output_difference_2_025_read, i64 %output_difference_1_2"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 32 [1/1] (0.84ns)   --->   "%store_ln0 = store i64 %output_difference_1_024_read, i64 %output_difference_1_1"   --->   Operation 32 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 33 [1/1] (0.84ns)   --->   "%store_ln0 = store i64 %output_difference_0_023_read, i64 %output_difference_1"   --->   Operation 33 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 34 [1/1] (0.84ns)   --->   "%store_ln0 = store i2 0, i2 %i"   --->   Operation 34 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i110"   --->   Operation 35 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%i_8 = load i2 %i" [backprop.c:80]   --->   Operation 36 'load' 'i_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 37 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.48ns)   --->   "%icmp_ln80 = icmp_eq  i2 %i_8, i2 3" [backprop.c:80]   --->   Operation 38 'icmp' 'icmp_ln80' <Predicate = true> <Delay = 0.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 39 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.85ns)   --->   "%add_ln80 = add i2 %i_8, i2 1" [backprop.c:80]   --->   Operation 40 'add' 'add_ln80' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln80 = br i1 %icmp_ln80, void %for.inc.i110.split, void %VITIS_LOOP_90_2.i.preheader.exitStub" [backprop.c:80]   --->   Operation 41 'br' 'br_ln80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln81 = zext i2 %i_8" [backprop.c:81]   --->   Operation 42 'zext' 'zext_ln81' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (1.35ns)   --->   "%add_ln81 = add i9 %zext_ln81, i9 %sub_ln81_read" [backprop.c:81]   --->   Operation 43 'add' 'add_ln81' <Predicate = (!icmp_ln80)> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln81_1 = zext i9 %add_ln81" [backprop.c:81]   --->   Operation 44 'zext' 'zext_ln81_1' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%training_targets_addr = getelementptr i64 %training_targets, i64 0, i64 %zext_ln81_1" [backprop.c:81]   --->   Operation 45 'getelementptr' 'training_targets_addr' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 46 [2/2] (2.26ns)   --->   "%training_targets_load = load i9 %training_targets_addr" [backprop.c:81]   --->   Operation 46 'load' 'training_targets_load' <Predicate = (!icmp_ln80)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 489> <RAM>
ST_1 : Operation 47 [1/1] (0.48ns)   --->   "%switch_ln81 = switch i2 %i_8, void %branch20, i2 0, void %for.inc.i110.split.for.inc.i110.split412_crit_edge, i2 1, void %for.inc.i110.split.for.inc.i110.split412_crit_edge11" [backprop.c:81]   --->   Operation 47 'switch' 'switch_ln81' <Predicate = (!icmp_ln80)> <Delay = 0.48>
ST_1 : Operation 48 [1/1] (0.84ns)   --->   "%store_ln80 = store i2 %add_ln80, i2 %i" [backprop.c:80]   --->   Operation 48 'store' 'store_ln80' <Predicate = (!icmp_ln80)> <Delay = 0.84>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln80 = br void %for.inc.i110" [backprop.c:80]   --->   Operation 49 'br' 'br_ln80' <Predicate = (!icmp_ln80)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.26>
ST_2 : Operation 50 [1/2] (2.26ns)   --->   "%training_targets_load = load i9 %training_targets_addr" [backprop.c:81]   --->   Operation 50 'load' 'training_targets_load' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 489> <RAM>

State 3 <SV = 2> <Delay = 6.72>
ST_3 : Operation 51 [1/1] (0.85ns)   --->   "%tmp_9 = mux i64 @_ssdm_op_Mux.ap_auto.3double.i2, i64 %net_outputs_0_1_reload_read, i64 %net_outputs_1_1_reload_read, i64 %net_outputs_2_1_reload_read, i2 %i_8" [backprop.c:81]   --->   Operation 51 'mux' 'tmp_9' <Predicate = true> <Delay = 0.85> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%bitcast_ln81 = bitcast i64 %training_targets_load" [backprop.c:81]   --->   Operation 52 'bitcast' 'bitcast_ln81' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [5/5] (5.86ns)   --->   "%sub_i4 = dsub i64 %tmp_9, i64 %bitcast_ln81" [backprop.c:81]   --->   Operation 53 'dsub' 'sub_i4' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.86>
ST_4 : Operation 54 [4/5] (5.86ns)   --->   "%sub_i4 = dsub i64 %tmp_9, i64 %bitcast_ln81" [backprop.c:81]   --->   Operation 54 'dsub' 'sub_i4' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.86>
ST_5 : Operation 55 [3/5] (5.86ns)   --->   "%sub_i4 = dsub i64 %tmp_9, i64 %bitcast_ln81" [backprop.c:81]   --->   Operation 55 'dsub' 'sub_i4' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.86>
ST_6 : Operation 56 [2/5] (5.86ns)   --->   "%sub_i4 = dsub i64 %tmp_9, i64 %bitcast_ln81" [backprop.c:81]   --->   Operation 56 'dsub' 'sub_i4' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.41>
ST_7 : Operation 57 [1/5] (5.86ns)   --->   "%sub_i4 = dsub i64 %tmp_9, i64 %bitcast_ln81" [backprop.c:81]   --->   Operation 57 'dsub' 'sub_i4' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%bitcast_ln81_1 = bitcast i64 %sub_i4" [backprop.c:81]   --->   Operation 58 'bitcast' 'bitcast_ln81_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 59 [1/1] (0.54ns)   --->   "%xor_ln81 = xor i64 %bitcast_ln81_1, i64 9223372036854775808" [backprop.c:81]   --->   Operation 59 'xor' 'xor_ln81' <Predicate = true> <Delay = 0.54> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 60 [1/1] (0.85ns)   --->   "%tmp_s = mux i64 @_ssdm_op_Mux.ap_auto.3double.i2, i64 %dactivations3_0_1_reload_read, i64 %dactivations3_1_1_reload_read, i64 %dactivations3_2_1_reload_read, i2 %i_8" [backprop.c:81]   --->   Operation 60 'mux' 'tmp_s' <Predicate = true> <Delay = 0.85> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.14>
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "%bitcast_ln81_2 = bitcast i64 %xor_ln81" [backprop.c:81]   --->   Operation 61 'bitcast' 'bitcast_ln81_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 62 [5/5] (7.14ns)   --->   "%output_difference_1_4 = dmul i64 %bitcast_ln81_2, i64 %tmp_s" [backprop.c:81]   --->   Operation 62 'dmul' 'output_difference_1_4' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.14>
ST_9 : Operation 63 [4/5] (7.14ns)   --->   "%output_difference_1_4 = dmul i64 %bitcast_ln81_2, i64 %tmp_s" [backprop.c:81]   --->   Operation 63 'dmul' 'output_difference_1_4' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.14>
ST_10 : Operation 64 [3/5] (7.14ns)   --->   "%output_difference_1_4 = dmul i64 %bitcast_ln81_2, i64 %tmp_s" [backprop.c:81]   --->   Operation 64 'dmul' 'output_difference_1_4' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.14>
ST_11 : Operation 65 [2/5] (7.14ns)   --->   "%output_difference_1_4 = dmul i64 %bitcast_ln81_2, i64 %tmp_s" [backprop.c:81]   --->   Operation 65 'dmul' 'output_difference_1_4' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.14>
ST_12 : Operation 66 [1/1] (0.00ns)   --->   "%specloopname_ln79 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24" [backprop.c:79]   --->   Operation 66 'specloopname' 'specloopname_ln79' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 67 [1/5] (7.14ns)   --->   "%output_difference_1_4 = dmul i64 %bitcast_ln81_2, i64 %tmp_s" [backprop.c:81]   --->   Operation 67 'dmul' 'output_difference_1_4' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 74 [1/1] (0.00ns)   --->   "%output_difference_1_load = load i64 %output_difference_1"   --->   Operation 74 'load' 'output_difference_1_load' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_12 : Operation 75 [1/1] (0.00ns)   --->   "%output_difference_1_1_load = load i64 %output_difference_1_1"   --->   Operation 75 'load' 'output_difference_1_1_load' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_12 : Operation 76 [1/1] (0.00ns)   --->   "%output_difference_1_2_load = load i64 %output_difference_1_2"   --->   Operation 76 'load' 'output_difference_1_2_load' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_12 : Operation 77 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %output_difference_2_1_out, i64 %output_difference_1_2_load"   --->   Operation 77 'write' 'write_ln0' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_12 : Operation 78 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %output_difference_1_1_out, i64 %output_difference_1_1_load"   --->   Operation 78 'write' 'write_ln0' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_12 : Operation 79 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %output_difference_0_1_out, i64 %output_difference_1_load"   --->   Operation 79 'write' 'write_ln0' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_12 : Operation 80 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 80 'ret' 'ret_ln0' <Predicate = (icmp_ln80)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 0.84>
ST_13 : Operation 68 [1/1] (0.84ns)   --->   "%store_ln81 = store i64 %output_difference_1_4, i64 %output_difference_1_1" [backprop.c:81]   --->   Operation 68 'store' 'store_ln81' <Predicate = (i_8 == 1)> <Delay = 0.84>
ST_13 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln81 = br void %for.inc.i110.split412" [backprop.c:81]   --->   Operation 69 'br' 'br_ln81' <Predicate = (i_8 == 1)> <Delay = 0.00>
ST_13 : Operation 70 [1/1] (0.84ns)   --->   "%store_ln81 = store i64 %output_difference_1_4, i64 %output_difference_1" [backprop.c:81]   --->   Operation 70 'store' 'store_ln81' <Predicate = (i_8 == 0)> <Delay = 0.84>
ST_13 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln81 = br void %for.inc.i110.split412" [backprop.c:81]   --->   Operation 71 'br' 'br_ln81' <Predicate = (i_8 == 0)> <Delay = 0.00>
ST_13 : Operation 72 [1/1] (0.84ns)   --->   "%store_ln81 = store i64 %output_difference_1_4, i64 %output_difference_1_2" [backprop.c:81]   --->   Operation 72 'store' 'store_ln81' <Predicate = (i_8 != 0 & i_8 != 1)> <Delay = 0.84>
ST_13 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln81 = br void %for.inc.i110.split412" [backprop.c:81]   --->   Operation 73 'br' 'br_ln81' <Predicate = (i_8 != 0 & i_8 != 1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ output_difference_2_025]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_difference_1_024]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_difference_0_023]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ net_outputs_0_1_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ net_outputs_1_1_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ net_outputs_2_1_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sub_ln81]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ training_targets]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ dactivations3_0_1_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dactivations3_1_1_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dactivations3_2_1_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_difference_2_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ output_difference_1_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ output_difference_0_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                             (alloca           ) [ 01000000000000]
output_difference_1           (alloca           ) [ 01111111111111]
output_difference_1_1         (alloca           ) [ 01111111111111]
output_difference_1_2         (alloca           ) [ 01111111111111]
specinterface_ln0             (specinterface    ) [ 00000000000000]
dactivations3_2_1_reload_read (read             ) [ 01111111000000]
dactivations3_1_1_reload_read (read             ) [ 01111111000000]
dactivations3_0_1_reload_read (read             ) [ 01111111000000]
sub_ln81_read                 (read             ) [ 00000000000000]
net_outputs_2_1_reload_read   (read             ) [ 01110000000000]
net_outputs_1_1_reload_read   (read             ) [ 01110000000000]
net_outputs_0_1_reload_read   (read             ) [ 01110000000000]
output_difference_0_023_read  (read             ) [ 00000000000000]
output_difference_1_024_read  (read             ) [ 00000000000000]
output_difference_2_025_read  (read             ) [ 00000000000000]
store_ln0                     (store            ) [ 00000000000000]
store_ln0                     (store            ) [ 00000000000000]
store_ln0                     (store            ) [ 00000000000000]
store_ln0                     (store            ) [ 00000000000000]
br_ln0                        (br               ) [ 00000000000000]
i_8                           (load             ) [ 01111111111111]
specpipeline_ln0              (specpipeline     ) [ 00000000000000]
icmp_ln80                     (icmp             ) [ 01111111111110]
empty                         (speclooptripcount) [ 00000000000000]
add_ln80                      (add              ) [ 00000000000000]
br_ln80                       (br               ) [ 00000000000000]
zext_ln81                     (zext             ) [ 00000000000000]
add_ln81                      (add              ) [ 00000000000000]
zext_ln81_1                   (zext             ) [ 00000000000000]
training_targets_addr         (getelementptr    ) [ 01100000000000]
switch_ln81                   (switch           ) [ 00000000000000]
store_ln80                    (store            ) [ 00000000000000]
br_ln80                       (br               ) [ 00000000000000]
training_targets_load         (load             ) [ 01010000000000]
tmp_9                         (mux              ) [ 01001111000000]
bitcast_ln81                  (bitcast          ) [ 01001111000000]
sub_i4                        (dsub             ) [ 00000000000000]
bitcast_ln81_1                (bitcast          ) [ 00000000000000]
xor_ln81                      (xor              ) [ 01000000100000]
tmp_s                         (mux              ) [ 01000000111110]
bitcast_ln81_2                (bitcast          ) [ 01000000011110]
specloopname_ln79             (specloopname     ) [ 00000000000000]
output_difference_1_4         (dmul             ) [ 01000000000001]
store_ln81                    (store            ) [ 00000000000000]
br_ln81                       (br               ) [ 00000000000000]
store_ln81                    (store            ) [ 00000000000000]
br_ln81                       (br               ) [ 00000000000000]
store_ln81                    (store            ) [ 00000000000000]
br_ln81                       (br               ) [ 00000000000000]
output_difference_1_load      (load             ) [ 00000000000000]
output_difference_1_1_load    (load             ) [ 00000000000000]
output_difference_1_2_load    (load             ) [ 00000000000000]
write_ln0                     (write            ) [ 00000000000000]
write_ln0                     (write            ) [ 00000000000000]
write_ln0                     (write            ) [ 00000000000000]
ret_ln0                       (ret              ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="output_difference_2_025">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_difference_2_025"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_difference_1_024">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_difference_1_024"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_difference_0_023">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_difference_0_023"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="net_outputs_0_1_reload">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="net_outputs_0_1_reload"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="net_outputs_1_1_reload">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="net_outputs_1_1_reload"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="net_outputs_2_1_reload">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="net_outputs_2_1_reload"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="sub_ln81">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub_ln81"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="training_targets">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="training_targets"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="dactivations3_0_1_reload">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dactivations3_0_1_reload"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="dactivations3_1_1_reload">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dactivations3_1_1_reload"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="dactivations3_2_1_reload">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dactivations3_2_1_reload"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="output_difference_2_1_out">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_difference_2_1_out"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="output_difference_1_1_out">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_difference_1_1_out"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="output_difference_0_1_out">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_difference_0_1_out"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i9"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3double.i2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.doubleP0A"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="i_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="output_difference_1_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_difference_1/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="output_difference_1_1_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_difference_1_1/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="output_difference_1_2_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_difference_1_2/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="dactivations3_2_1_reload_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="64" slack="0"/>
<pin id="88" dir="0" index="1" bw="64" slack="0"/>
<pin id="89" dir="1" index="2" bw="64" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dactivations3_2_1_reload_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="dactivations3_1_1_reload_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="64" slack="0"/>
<pin id="94" dir="0" index="1" bw="64" slack="0"/>
<pin id="95" dir="1" index="2" bw="64" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dactivations3_1_1_reload_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="dactivations3_0_1_reload_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="64" slack="0"/>
<pin id="100" dir="0" index="1" bw="64" slack="0"/>
<pin id="101" dir="1" index="2" bw="64" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dactivations3_0_1_reload_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="sub_ln81_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="9" slack="0"/>
<pin id="106" dir="0" index="1" bw="9" slack="0"/>
<pin id="107" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub_ln81_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="net_outputs_2_1_reload_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="64" slack="0"/>
<pin id="112" dir="0" index="1" bw="64" slack="0"/>
<pin id="113" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="net_outputs_2_1_reload_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="net_outputs_1_1_reload_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="64" slack="0"/>
<pin id="118" dir="0" index="1" bw="64" slack="0"/>
<pin id="119" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="net_outputs_1_1_reload_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="net_outputs_0_1_reload_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="64" slack="0"/>
<pin id="124" dir="0" index="1" bw="64" slack="0"/>
<pin id="125" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="net_outputs_0_1_reload_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="output_difference_0_023_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="64" slack="0"/>
<pin id="130" dir="0" index="1" bw="64" slack="0"/>
<pin id="131" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_difference_0_023_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="output_difference_1_024_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="64" slack="0"/>
<pin id="136" dir="0" index="1" bw="64" slack="0"/>
<pin id="137" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_difference_1_024_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="output_difference_2_025_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="64" slack="0"/>
<pin id="142" dir="0" index="1" bw="64" slack="0"/>
<pin id="143" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_difference_2_025_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="write_ln0_write_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="0" slack="0"/>
<pin id="148" dir="0" index="1" bw="64" slack="0"/>
<pin id="149" dir="0" index="2" bw="64" slack="0"/>
<pin id="150" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/12 "/>
</bind>
</comp>

<comp id="153" class="1004" name="write_ln0_write_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="0" slack="0"/>
<pin id="155" dir="0" index="1" bw="64" slack="0"/>
<pin id="156" dir="0" index="2" bw="64" slack="0"/>
<pin id="157" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/12 "/>
</bind>
</comp>

<comp id="160" class="1004" name="write_ln0_write_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="0" slack="0"/>
<pin id="162" dir="0" index="1" bw="64" slack="0"/>
<pin id="163" dir="0" index="2" bw="64" slack="0"/>
<pin id="164" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/12 "/>
</bind>
</comp>

<comp id="167" class="1004" name="training_targets_addr_gep_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="64" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="0" index="2" bw="9" slack="0"/>
<pin id="171" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="training_targets_addr/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_access_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="9" slack="0"/>
<pin id="176" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="177" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="training_targets_load/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="64" slack="0"/>
<pin id="182" dir="0" index="1" bw="64" slack="0"/>
<pin id="183" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dsub(509) " fcode="dadd"/>
<opset="sub_i4/3 "/>
</bind>
</comp>

<comp id="184" class="1004" name="grp_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="64" slack="0"/>
<pin id="186" dir="0" index="1" bw="64" slack="1"/>
<pin id="187" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="output_difference_1_4/8 "/>
</bind>
</comp>

<comp id="188" class="1004" name="store_ln0_store_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="64" slack="0"/>
<pin id="190" dir="0" index="1" bw="64" slack="0"/>
<pin id="191" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="store_ln0_store_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="64" slack="0"/>
<pin id="195" dir="0" index="1" bw="64" slack="0"/>
<pin id="196" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="store_ln0_store_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="64" slack="0"/>
<pin id="200" dir="0" index="1" bw="64" slack="0"/>
<pin id="201" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="store_ln0_store_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="0"/>
<pin id="205" dir="0" index="1" bw="2" slack="0"/>
<pin id="206" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="i_8_load_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="2" slack="0"/>
<pin id="210" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_8/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="icmp_ln80_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="2" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="1" index="2" bw="1" slack="11"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln80/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="add_ln80_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="2" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln80/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="zext_ln81_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="2" slack="0"/>
<pin id="225" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln81/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="add_ln81_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="2" slack="0"/>
<pin id="229" dir="0" index="1" bw="9" slack="0"/>
<pin id="230" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln81/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="zext_ln81_1_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="9" slack="0"/>
<pin id="235" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln81_1/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="store_ln80_store_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="2" slack="0"/>
<pin id="240" dir="0" index="1" bw="2" slack="0"/>
<pin id="241" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln80/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="tmp_9_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="64" slack="0"/>
<pin id="245" dir="0" index="1" bw="64" slack="2"/>
<pin id="246" dir="0" index="2" bw="64" slack="2"/>
<pin id="247" dir="0" index="3" bw="64" slack="2"/>
<pin id="248" dir="0" index="4" bw="2" slack="2"/>
<pin id="249" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_9/3 "/>
</bind>
</comp>

<comp id="252" class="1004" name="bitcast_ln81_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="64" slack="1"/>
<pin id="254" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln81/3 "/>
</bind>
</comp>

<comp id="256" class="1004" name="bitcast_ln81_1_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="64" slack="0"/>
<pin id="258" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln81_1/7 "/>
</bind>
</comp>

<comp id="260" class="1004" name="xor_ln81_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="64" slack="0"/>
<pin id="262" dir="0" index="1" bw="64" slack="0"/>
<pin id="263" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln81/7 "/>
</bind>
</comp>

<comp id="266" class="1004" name="tmp_s_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="64" slack="0"/>
<pin id="268" dir="0" index="1" bw="64" slack="6"/>
<pin id="269" dir="0" index="2" bw="64" slack="6"/>
<pin id="270" dir="0" index="3" bw="64" slack="6"/>
<pin id="271" dir="0" index="4" bw="2" slack="6"/>
<pin id="272" dir="1" index="5" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_s/7 "/>
</bind>
</comp>

<comp id="274" class="1004" name="bitcast_ln81_2_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="64" slack="1"/>
<pin id="276" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln81_2/8 "/>
</bind>
</comp>

<comp id="278" class="1004" name="store_ln81_store_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="64" slack="1"/>
<pin id="280" dir="0" index="1" bw="64" slack="12"/>
<pin id="281" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln81/13 "/>
</bind>
</comp>

<comp id="282" class="1004" name="store_ln81_store_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="64" slack="1"/>
<pin id="284" dir="0" index="1" bw="64" slack="12"/>
<pin id="285" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln81/13 "/>
</bind>
</comp>

<comp id="286" class="1004" name="store_ln81_store_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="64" slack="1"/>
<pin id="288" dir="0" index="1" bw="64" slack="12"/>
<pin id="289" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln81/13 "/>
</bind>
</comp>

<comp id="290" class="1004" name="output_difference_1_load_load_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="64" slack="11"/>
<pin id="292" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="output_difference_1_load/12 "/>
</bind>
</comp>

<comp id="294" class="1004" name="output_difference_1_1_load_load_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="64" slack="11"/>
<pin id="296" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="output_difference_1_1_load/12 "/>
</bind>
</comp>

<comp id="298" class="1004" name="output_difference_1_2_load_load_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="64" slack="11"/>
<pin id="300" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="output_difference_1_2_load/12 "/>
</bind>
</comp>

<comp id="302" class="1005" name="i_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="2" slack="0"/>
<pin id="304" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="309" class="1005" name="output_difference_1_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="64" slack="0"/>
<pin id="311" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="output_difference_1 "/>
</bind>
</comp>

<comp id="316" class="1005" name="output_difference_1_1_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="64" slack="0"/>
<pin id="318" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="output_difference_1_1 "/>
</bind>
</comp>

<comp id="323" class="1005" name="output_difference_1_2_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="64" slack="0"/>
<pin id="325" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="output_difference_1_2 "/>
</bind>
</comp>

<comp id="330" class="1005" name="dactivations3_2_1_reload_read_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="64" slack="6"/>
<pin id="332" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opset="dactivations3_2_1_reload_read "/>
</bind>
</comp>

<comp id="335" class="1005" name="dactivations3_1_1_reload_read_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="64" slack="6"/>
<pin id="337" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opset="dactivations3_1_1_reload_read "/>
</bind>
</comp>

<comp id="340" class="1005" name="dactivations3_0_1_reload_read_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="64" slack="6"/>
<pin id="342" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opset="dactivations3_0_1_reload_read "/>
</bind>
</comp>

<comp id="345" class="1005" name="net_outputs_2_1_reload_read_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="64" slack="2"/>
<pin id="347" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="net_outputs_2_1_reload_read "/>
</bind>
</comp>

<comp id="350" class="1005" name="net_outputs_1_1_reload_read_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="64" slack="2"/>
<pin id="352" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="net_outputs_1_1_reload_read "/>
</bind>
</comp>

<comp id="355" class="1005" name="net_outputs_0_1_reload_read_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="64" slack="2"/>
<pin id="357" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="net_outputs_0_1_reload_read "/>
</bind>
</comp>

<comp id="360" class="1005" name="i_8_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="2" slack="2"/>
<pin id="362" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="i_8 "/>
</bind>
</comp>

<comp id="366" class="1005" name="icmp_ln80_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1" slack="11"/>
<pin id="368" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln80 "/>
</bind>
</comp>

<comp id="370" class="1005" name="training_targets_addr_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="9" slack="1"/>
<pin id="372" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="training_targets_addr "/>
</bind>
</comp>

<comp id="375" class="1005" name="training_targets_load_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="64" slack="1"/>
<pin id="377" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="training_targets_load "/>
</bind>
</comp>

<comp id="380" class="1005" name="tmp_9_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="64" slack="1"/>
<pin id="382" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="385" class="1005" name="bitcast_ln81_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="64" slack="1"/>
<pin id="387" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln81 "/>
</bind>
</comp>

<comp id="390" class="1005" name="xor_ln81_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="64" slack="1"/>
<pin id="392" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln81 "/>
</bind>
</comp>

<comp id="395" class="1005" name="tmp_s_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="64" slack="1"/>
<pin id="397" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="400" class="1005" name="bitcast_ln81_2_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="64" slack="1"/>
<pin id="402" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln81_2 "/>
</bind>
</comp>

<comp id="405" class="1005" name="output_difference_1_4_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="64" slack="1"/>
<pin id="407" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="output_difference_1_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="28" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="28" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="28" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="28" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="90"><net_src comp="40" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="20" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="40" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="18" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="40" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="16" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="42" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="12" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="40" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="10" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="40" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="8" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="40" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="6" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="40" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="4" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="40" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="2" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="40" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="0" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="151"><net_src comp="68" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="22" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="158"><net_src comp="68" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="24" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="165"><net_src comp="68" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="26" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="172"><net_src comp="14" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="58" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="179"><net_src comp="167" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="192"><net_src comp="140" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="197"><net_src comp="134" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="202"><net_src comp="128" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="207"><net_src comp="44" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="215"><net_src comp="208" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="50" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="221"><net_src comp="208" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="56" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="226"><net_src comp="208" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="231"><net_src comp="223" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="104" pin="2"/><net_sink comp="227" pin=1"/></net>

<net id="236"><net_src comp="227" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="242"><net_src comp="217" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="250"><net_src comp="60" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="251"><net_src comp="243" pin="5"/><net_sink comp="180" pin=0"/></net>

<net id="255"><net_src comp="252" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="259"><net_src comp="180" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="264"><net_src comp="256" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="62" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="273"><net_src comp="60" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="277"><net_src comp="274" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="293"><net_src comp="290" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="297"><net_src comp="294" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="301"><net_src comp="298" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="305"><net_src comp="70" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="307"><net_src comp="302" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="308"><net_src comp="302" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="312"><net_src comp="74" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="314"><net_src comp="309" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="315"><net_src comp="309" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="319"><net_src comp="78" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="321"><net_src comp="316" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="322"><net_src comp="316" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="326"><net_src comp="82" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="328"><net_src comp="323" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="329"><net_src comp="323" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="333"><net_src comp="86" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="266" pin=3"/></net>

<net id="338"><net_src comp="92" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="343"><net_src comp="98" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="348"><net_src comp="110" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="243" pin=3"/></net>

<net id="353"><net_src comp="116" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="358"><net_src comp="122" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="363"><net_src comp="208" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="243" pin=4"/></net>

<net id="365"><net_src comp="360" pin="1"/><net_sink comp="266" pin=4"/></net>

<net id="369"><net_src comp="211" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="373"><net_src comp="167" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="378"><net_src comp="174" pin="3"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="383"><net_src comp="243" pin="5"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="388"><net_src comp="252" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="393"><net_src comp="260" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="398"><net_src comp="266" pin="5"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="403"><net_src comp="274" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="408"><net_src comp="184" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="410"><net_src comp="405" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="411"><net_src comp="405" pin="1"/><net_sink comp="286" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_difference_2_1_out | {12 }
	Port: output_difference_1_1_out | {12 }
	Port: output_difference_0_1_out | {12 }
 - Input state : 
	Port: backprop_Pipeline_VITIS_LOOP_80_1 : output_difference_2_025 | {1 }
	Port: backprop_Pipeline_VITIS_LOOP_80_1 : output_difference_1_024 | {1 }
	Port: backprop_Pipeline_VITIS_LOOP_80_1 : output_difference_0_023 | {1 }
	Port: backprop_Pipeline_VITIS_LOOP_80_1 : net_outputs_0_1_reload | {1 }
	Port: backprop_Pipeline_VITIS_LOOP_80_1 : net_outputs_1_1_reload | {1 }
	Port: backprop_Pipeline_VITIS_LOOP_80_1 : net_outputs_2_1_reload | {1 }
	Port: backprop_Pipeline_VITIS_LOOP_80_1 : sub_ln81 | {1 }
	Port: backprop_Pipeline_VITIS_LOOP_80_1 : training_targets | {1 2 }
	Port: backprop_Pipeline_VITIS_LOOP_80_1 : dactivations3_0_1_reload | {1 }
	Port: backprop_Pipeline_VITIS_LOOP_80_1 : dactivations3_1_1_reload | {1 }
	Port: backprop_Pipeline_VITIS_LOOP_80_1 : dactivations3_2_1_reload | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_8 : 1
		icmp_ln80 : 2
		add_ln80 : 2
		br_ln80 : 3
		zext_ln81 : 2
		add_ln81 : 3
		zext_ln81_1 : 4
		training_targets_addr : 5
		training_targets_load : 6
		switch_ln81 : 2
		store_ln80 : 3
	State 2
	State 3
		sub_i4 : 1
	State 4
	State 5
	State 6
	State 7
		bitcast_ln81_1 : 1
		xor_ln81 : 2
	State 8
		output_difference_1_4 : 1
	State 9
	State 10
	State 11
	State 12
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------|---------|---------|---------|
| Operation|              Functional Unit             |   DSP   |    FF   |   LUT   |
|----------|------------------------------------------|---------|---------|---------|
|   dadd   |                grp_fu_180                |    3    |   445   |   782   |
|----------|------------------------------------------|---------|---------|---------|
|   dmul   |                grp_fu_184                |    11   |   299   |   203   |
|----------|------------------------------------------|---------|---------|---------|
|    xor   |              xor_ln81_fu_260             |    0    |    0    |    64   |
|----------|------------------------------------------|---------|---------|---------|
|    add   |              add_ln80_fu_217             |    0    |    0    |    10   |
|          |              add_ln81_fu_227             |    0    |    0    |    16   |
|----------|------------------------------------------|---------|---------|---------|
|    mux   |               tmp_9_fu_243               |    0    |    0    |    13   |
|          |               tmp_s_fu_266               |    0    |    0    |    13   |
|----------|------------------------------------------|---------|---------|---------|
|   icmp   |             icmp_ln80_fu_211             |    0    |    0    |    8    |
|----------|------------------------------------------|---------|---------|---------|
|          | dactivations3_2_1_reload_read_read_fu_86 |    0    |    0    |    0    |
|          | dactivations3_1_1_reload_read_read_fu_92 |    0    |    0    |    0    |
|          | dactivations3_0_1_reload_read_read_fu_98 |    0    |    0    |    0    |
|          |         sub_ln81_read_read_fu_104        |    0    |    0    |    0    |
|   read   |  net_outputs_2_1_reload_read_read_fu_110 |    0    |    0    |    0    |
|          |  net_outputs_1_1_reload_read_read_fu_116 |    0    |    0    |    0    |
|          |  net_outputs_0_1_reload_read_read_fu_122 |    0    |    0    |    0    |
|          | output_difference_0_023_read_read_fu_128 |    0    |    0    |    0    |
|          | output_difference_1_024_read_read_fu_134 |    0    |    0    |    0    |
|          | output_difference_2_025_read_read_fu_140 |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|
|          |          write_ln0_write_fu_146          |    0    |    0    |    0    |
|   write  |          write_ln0_write_fu_153          |    0    |    0    |    0    |
|          |          write_ln0_write_fu_160          |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|
|   zext   |             zext_ln81_fu_223             |    0    |    0    |    0    |
|          |            zext_ln81_1_fu_233            |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|
|   Total  |                                          |    14   |   744   |   1109  |
|----------|------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------------+--------+
|                                     |   FF   |
+-------------------------------------+--------+
|        bitcast_ln81_2_reg_400       |   64   |
|         bitcast_ln81_reg_385        |   64   |
|dactivations3_0_1_reload_read_reg_340|   64   |
|dactivations3_1_1_reload_read_reg_335|   64   |
|dactivations3_2_1_reload_read_reg_330|   64   |
|             i_8_reg_360             |    2   |
|              i_reg_302              |    2   |
|          icmp_ln80_reg_366          |    1   |
| net_outputs_0_1_reload_read_reg_355 |   64   |
| net_outputs_1_1_reload_read_reg_350 |   64   |
| net_outputs_2_1_reload_read_reg_345 |   64   |
|    output_difference_1_1_reg_316    |   64   |
|    output_difference_1_2_reg_323    |   64   |
|    output_difference_1_4_reg_405    |   64   |
|     output_difference_1_reg_309     |   64   |
|            tmp_9_reg_380            |   64   |
|            tmp_s_reg_395            |   64   |
|    training_targets_addr_reg_370    |    9   |
|    training_targets_load_reg_375    |   64   |
|           xor_ln81_reg_390          |   64   |
+-------------------------------------+--------+
|                Total                |  1038  |
+-------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_174 |  p0  |   2  |   9  |   18   ||    9    |
|     grp_fu_180    |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_180    |  p1  |   2  |  64  |   128  ||    9    |
|     grp_fu_184    |  p0  |   2  |  64  |   128  ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   402  ||  3.376  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   14   |    -   |   744  |  1109  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   36   |
|  Register |    -   |    -   |  1038  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   14   |    3   |  1782  |  1145  |
+-----------+--------+--------+--------+--------+
