{
    "pips": {},
    "sites": [],
    "tile_type": "RCLK_IBRK_IO_R",
    "wires": {
        "CCIO_RCLK2PHY_FT1_0": null,
        "CCIO_RCLK2PHY_FT1_1": null,
        "CCIO_RCLK2PHY_FT1_2": null,
        "CCIO_RCLK2PHY_FT1_3": null,
        "CLK_HDISTR_FT0_0": null,
        "CLK_HDISTR_FT0_1": null,
        "CLK_HDISTR_FT0_2": null,
        "CLK_HDISTR_FT0_3": null,
        "CLK_HDISTR_FT0_4": null,
        "CLK_HDISTR_FT0_5": null,
        "CLK_HDISTR_FT0_6": null,
        "CLK_HDISTR_FT0_7": null,
        "CLK_HDISTR_FT0_8": null,
        "CLK_HDISTR_FT0_9": null,
        "CLK_HDISTR_FT0_10": null,
        "CLK_HDISTR_FT0_11": null,
        "CLK_HDISTR_FT0_12": null,
        "CLK_HDISTR_FT0_13": null,
        "CLK_HDISTR_FT0_14": null,
        "CLK_HDISTR_FT0_15": null,
        "CLK_HDISTR_FT0_16": null,
        "CLK_HDISTR_FT0_17": null,
        "CLK_HDISTR_FT0_18": null,
        "CLK_HDISTR_FT0_19": null,
        "CLK_HDISTR_FT0_20": null,
        "CLK_HDISTR_FT0_21": null,
        "CLK_HDISTR_FT0_22": null,
        "CLK_HDISTR_FT0_23": null,
        "CLK_HROUTE_FT0_0": null,
        "CLK_HROUTE_FT0_1": null,
        "CLK_HROUTE_FT0_2": null,
        "CLK_HROUTE_FT0_3": null,
        "CLK_HROUTE_FT0_4": null,
        "CLK_HROUTE_FT0_5": null,
        "CLK_HROUTE_FT0_6": null,
        "CLK_HROUTE_FT0_7": null,
        "CLK_HROUTE_FT0_8": null,
        "CLK_HROUTE_FT0_9": null,
        "CLK_HROUTE_FT0_10": null,
        "CLK_HROUTE_FT0_11": null,
        "CLK_HROUTE_FT0_12": null,
        "CLK_HROUTE_FT0_13": null,
        "CLK_HROUTE_FT0_14": null,
        "CLK_HROUTE_FT0_15": null,
        "CLK_HROUTE_FT0_16": null,
        "CLK_HROUTE_FT0_17": null,
        "CLK_HROUTE_FT0_18": null,
        "CLK_HROUTE_FT0_19": null,
        "CLK_HROUTE_FT0_20": null,
        "CLK_HROUTE_FT0_21": null,
        "CLK_HROUTE_FT0_22": null,
        "CLK_HROUTE_FT0_23": null,
        "CLOCK_DR_FT1": null,
        "DCI_OK_TO_UPDATE_FT1": null,
        "DCI_TEST_I_FT1_0": null,
        "DCI_TEST_I_FT1_1": null,
        "DCI_TEST_I_FT1_2": null,
        "DCI_TEST_I_FT1_3": null,
        "DCI_TEST_I_FT1_4": null,
        "DCI_TEST_I_FT1_5": null,
        "DCI_TEST_I_FT1_6": null,
        "DCI_TEST_I_FT1_7": null,
        "DCI_TEST_I_FT1_8": null,
        "DCI_TEST_I_FT1_9": null,
        "DCI_TEST_I_FT1_10": null,
        "DCI_TEST_I_FT1_11": null,
        "DCI_TEST_I_FT1_12": null,
        "DCI_TEST_I_FT1_13": null,
        "DCI_TEST_I_FT1_14": null,
        "DCI_TEST_I_FT1_15": null,
        "DCI_TEST_I_FT1_16": null,
        "DCI_TEST_I_FT1_17": null,
        "DCI_TEST_I_FT1_18": null,
        "DCI_TEST_I_FT1_19": null,
        "DCI_TEST_I_FT1_20": null,
        "DCI_TEST_I_FT1_21": null,
        "DCI_TEST_I_FT1_22": null,
        "DCI_TEST_I_FT1_23": null,
        "DCI_TEST_O_FT1_0": null,
        "DCI_TEST_O_FT1_1": null,
        "DCI_TEST_O_FT1_2": null,
        "DCI_TEST_O_FT1_3": null,
        "DCI_TEST_O_FT1_4": null,
        "DCI_TEST_O_FT1_5": null,
        "DCI_TEST_O_FT1_6": null,
        "DCI_TEST_O_FT1_7": null,
        "DCI_TEST_O_FT1_8": null,
        "DCI_TEST_O_FT1_9": null,
        "DCI_TEST_O_FT1_10": null,
        "DCI_TEST_O_FT1_11": null,
        "DCI_TEST_O_FT1_12": null,
        "DCI_TEST_O_FT1_13": null,
        "DCI_TEST_O_FT1_14": null,
        "DCI_TEST_O_FT1_15": null,
        "DCI_TEST_O_FT1_16": null,
        "DCI_TEST_O_FT1_17": null,
        "DCI_TEST_O_FT1_18": null,
        "DCI_TEST_O_FT1_19": null,
        "DCI_TEST_O_FT1_20": null,
        "DCI_TEST_O_FT1_21": null,
        "DCI_TEST_O_FT1_22": null,
        "DCI_TEST_O_FT1_23": null,
        "INT_DCITEST_DONE_B_FT1": null,
        "PLL_CLK_HPIO_FT0": null,
        "SHIFT_DR_FT1": null,
        "TEST_HPIO_ANALOGBUS_SEL_B_FT0_0": null,
        "TEST_HPIO_ANALOGBUS_SEL_B_FT0_1": null
    }
}
