
/*
* Copyright (c) 2011-2013 MaxLinear, Inc. All rights reserved
*
* License type: GPLv2
*
* This program is free software; you can redistribute it and/or modify it under
* the terms of the GNU General Public License as published by the Free Software
* Foundation.
*
* This program is distributed in the hope that it will be useful, but WITHOUT
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS
* FOR A PARTICULAR PURPOSE.  See the GNU General Public License for more details.
*
* You should have received a copy of the GNU General Public License along with
* this program; if not, write to the Free Software Foundation, Inc.,
* 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301, USA
*
* This program may alternatively be licensed under a proprietary license from
* MaxLinear, Inc.
*
* See terms and conditions defined in file 'LICENSE.txt', which is part of this
* source code package.
*/


#ifndef __MXLWARE_HYDRA_PHYCTRL_H__
#define __MXLWARE_HYDRA_PHYCTRL_H__

#include "mxlware_hydra_deviceapi.h"
#include "mxlware_hydra_tsmuxctrlapi.h"
#include "mxlware_hydra_commands.h"


#ifdef __cplusplus
extern "C" {
#endif

//#define _MXL_BRING_UP__ 1

#define MXL_HYDRA_CAP_MIN     10
#define MXL_HYDRA_CAP_MAX     33

#define MXL_HYDRA_PLID_REG_READ       0xFB   // Read register PLID
#define MXL_HYDRA_PLID_REG_WRITE      0xFC   // Write register PLID

#define MXL_HYDRA_PLID_CMD_READ       0xFD   // Command Read PLID
#define MXL_HYDRA_PLID_CMD_WRITE      0xFE   // Command Write PLID

#define MXL_HYDRA_REG_SIZE_IN_BYTES   4      // Hydra register size in bytes

#define MXL_HYDRA_I2C_HDR_SIZE        (2 * sizeof(UINT8))   // PLID + LEN(0xFF)
#define MXL_HYDRA_CMD_HEADER_SIZE     (MXL_HYDRA_REG_SIZE_IN_BYTES+MXL_HYDRA_I2C_HDR_SIZE)

#define MXL_HYDRA_SKU_ID_581 0
#define MXL_HYDRA_SKU_ID_584 1
#define MXL_HYDRA_SKU_ID_585 2
#define MXL_HYDRA_SKU_ID_544 3
#define MXL_HYDRA_SKU_ID_561 4
#define MXL_HYDRA_SKU_ID_582 5
// macro for register write data buffer size (PLID + LEN (0xFF) + RegAddr + RegData)
#define MXL_HYDRA_REG_WRITE_LEN       (MXL_HYDRA_I2C_HDR_SIZE + (2 * MXL_HYDRA_REG_SIZE_IN_BYTES))

// maro to extract a single byte from 4-byte(32-bit) data
#define GET_BYTE(x,n)  (((x) >> (8*(n))) & 0xFF)

#define MAX_CMD_DATA 512

#define MXL_GET_REG_MASK_32(lsbLoc,numOfBits) ((0xFFFFFFFF >> (32 - (numOfBits))) << (lsbLoc))

#define GET_REG_FIELD_DATA(devId, fieldName, dataPtr) MxLWare_Hydra_ReadByMnemonic(devId, fieldName, dataPtr);
#define SET_REG_FIELD_DATA(devId, fieldName, data) MxLWare_Hydra_UpdateByMnemonic(devId, fieldName, data);

#define FW_DL_SIGN (0xDEADBEEF)

typedef enum
{
  MXL_CMD_WRITE = 0,
  MXL_CMD_READ
} MXL_CMD_TYPE_E;

#define BUILD_HYDRA_CMD(cmdID, reqType, size, dataPtr, cmdBuff)                                       \
    do {                                                                                              \
      cmdBuff[0] = ((reqType == MXL_CMD_WRITE) ? MXL_HYDRA_PLID_CMD_WRITE : MXL_HYDRA_PLID_CMD_READ); \
      cmdBuff[1] = (size > 251)? 0xFF : (UINT8)(size + 4);                                            \
      cmdBuff[2] = (UINT8)size;                                                                       \
      cmdBuff[3] = (UINT8)cmdID;                                                                      \
      cmdBuff[4] = 0x00;                                                                              \
      cmdBuff[5] = 0x00;                                                                              \
      MxL_CovertDataForEndianness(MXL_ENABLE_BIG_ENDIAN, size, (UINT8 *)dataPtr);                     \
      MXLWARE_OSAL_MEMCPY((void *)&cmdBuff[6], (const void *)dataPtr, size);                          \
    } while(0) //;

typedef struct
{
  UINT32 regAddr;
  UINT8 lsbPos;
  UINT8 numOfBits;
} MXL_REG_FIELD_T;

typedef struct
{
  UINT32 dataSize;
  UINT8 data[MAX_CMD_DATA];

} MXL_DEV_CMD_DATA_T;

typedef struct
{
  MXL_HYDRA_DEMOD_ID_E physicalDemod;
  MXL_HYDRA_DEMOD_ID_E physicalTsId;
} MXL_HYDRA_DEMOD_MAP_T;

typedef struct
{
  MXL_BOOL_E      firmwareDownloaded;
  MXL_BOOL_E      initialized;
  UINT8           devId;

  MXL_HYDRA_DEVICE_E  deviceType;
  UINT8           chipVersion;
  MXL_HYDRA_SKU_TYPE_E  skuType;

  struct
  {
    MXL_BOOL_E    clkOutAvailable;
    UINT8         tunersCnt;
    UINT8         demodsCnt;
    MXL_BOOL_E    FSKEnabled;
    MXL_BOOL_E    DiSEqCEnabled;
  } features;

  // Broadcast standard
  MXL_HYDRA_BCAST_STD_E bcastStd[MXL_HYDRA_DEMOD_MAX];

  // DSS to DVB encapsulation mode
  MXL_BOOL_E dss2dvbEnacapMode[MXL_HYDRA_DEMOD_MAX];

  // PID filter back to use
  MXL_HYDRA_PID_FILTER_BANK_E pidFilterBank;

  // TS MUX mode in use
  MXL_HYDRA_TS_MUX_TYPE_E tsMuxModeSlice0; // TS0 to TS3
  MXL_HYDRA_TS_MUX_TYPE_E tsMuxModeSlice1; // TS4 to TS7

  // Shared PID filter size, depend on TS MUX mode
  UINT8 sharedPidFilterSize;

  // Allow (MXL_YES) or Drop(MXL_NO) matching PIDs
  MXL_BOOL_E pidFilterType;

  // Command response and data
  MXL_DEV_CMD_DATA_T cmdData;

  MXL_HYDRA_PID_T fixedPidFilt[MXL_HYDRA_DEMOD_MAX][MXL_HYDRA_TS_FIXED_PID_FILT_SIZE];
  MXL_HYDRA_PID_T regPidFilt[MXL_HYDRA_DEMOD_MAX][MXL_HYDRA_SHARED_PID_FILT_SIZE_DEFAULT];

  // INterrupt Mask
  UINT32 intrMask;

  MXL_HYDRA_MPEG_MODE_E mpegMode[MXL_HYDRA_DEMOD_MAX];

  // XTAL value
  MXL_HYDRA_XTAL_FREQ_E xtalFreq; // XTAL frequency

} MXL_HYDRA_CONTEXT_T;


MXL_STATUS_E MxLWare_HYDRA_Ctrl_GetDeviceContext(UINT8 devId, /*@out@*/ MXL_HYDRA_CONTEXT_T ** deviceContextPtr);

MXL_STATUS_E MxLWare_HYDRA_SendCommand(UINT8 devId, UINT32 size, UINT8 *cmdBuffPtr);

MXL_STATUS_E MxLWare_HYDRA_WriteRegister(UINT8 devId, UINT32 regAddress, UINT32 regData);

MXL_STATUS_E MxLWare_HYDRA_ReadRegister(UINT8 devId, UINT32 regAddress, /*@out@*/ UINT32 *regDataPtr);

MXL_STATUS_E MxLWare_HYDRA_WriteRegisterBlock(UINT8 devId, UINT32 regAddress, UINT32 size, UINT8 *regDataPtr);

MXL_STATUS_E MxLWare_HYDRA_ReadRegisterBlock(UINT8 devId, UINT32 regAddress, UINT32 size, /*@out@*/ UINT8 *regDataPtr);

MXL_STATUS_E MxLWare_HYDRA_CheckForCmdResponse(UINT8 devId, MXL_HYDRA_CONTEXT_T *ctxPtr, UINT8 cmdId);

MXL_STATUS_E MxLWare_HYDRA_WriteFirmwareBlock(UINT8 devId, UINT32 regAddress, UINT32 size, UINT8 *regDataPtr);

// Debug functions
char * MxLWare_HYDRA_DBG_GetDeviceName(MXL_HYDRA_DEVICE_E deviceType);

MXL_HYDRA_DEMOD_ID_E MxL_Ctrl_GetDemodID(MXL_HYDRA_CONTEXT_T *devHandlePtr, MXL_HYDRA_DEMOD_ID_E logicalDemodId);
UINT32 MxL_Ctrl_GetTsID(MXL_HYDRA_CONTEXT_T *devHandlePtr, MXL_HYDRA_DEMOD_ID_E logicalDemodId);

MXL_STATUS_E MxLWare_Hydra_ReadByMnemonic(UINT8 devId, UINT32 regAddr, UINT8 lsbLoc, UINT8 numOfBits, /*@out@*/ UINT32 *dataPtr);
MXL_STATUS_E MxLWare_Hydra_UpdateByMnemonic(UINT8 devId, UINT32 regAddr, UINT8 lsbLoc, UINT8 numOfBits, UINT32 data);
MXL_STATUS_E MxLWare_Hydra_Offset_UpdateByMnemonic(UINT8 devId, UINT32 regAddr, UINT8 lsbLoc, UINT8 numOfBits, UINT32 offset, UINT32 data);

void MxLWare_HYDRA_ExtractFromMnemonic(UINT32 regAddr, UINT8 lsbPos, UINT8 width, /*@null@*/ /*@out@*/ UINT32 * toAddr, /*@null@*/ /*@out@*/ UINT8 * toLsbPos, /*@null@*/ /*@out@*/ UINT8 * toWidth);

void MxL_CovertDataForEndianness(UINT8 convertDataFlag, UINT32 size, UINT8* dataPtr);

SINT32 MxL_Ctrl_SignExt(UINT32 data, UINT32 n);

#ifdef __cplusplus
}
#endif

#endif
