{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1654008695236 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1654008695237 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 31 11:51:35 2022 " "Processing started: Tue May 31 11:51:35 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1654008695237 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1654008695237 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Nios -c Nios " "Command: quartus_map --read_settings_files=on --write_settings_files=off Nios -c Nios" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1654008695237 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1654008695944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_sysid_qsys_0 " "Found entity 1: Nios_sysid_qsys_0" {  } { { "Nios/synthesis/submodules/Nios_sysid_qsys_0.v" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_sysid_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654008696058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654008696058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_rsp_xbar_mux " "Found entity 1: Nios_rsp_xbar_mux" {  } { { "Nios/synthesis/submodules/Nios_rsp_xbar_mux.sv" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654008696069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654008696069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_rsp_xbar_demux " "Found entity 1: Nios_rsp_xbar_demux" {  } { { "Nios/synthesis/submodules/Nios_rsp_xbar_demux.sv" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654008696078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654008696078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_pin_saida.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_pin_saida.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_PIN_SAIDA " "Found entity 1: Nios_PIN_SAIDA" {  } { { "Nios/synthesis/submodules/Nios_PIN_SAIDA.v" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_PIN_SAIDA.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654008696087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654008696087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_pin_entrada.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_pin_entrada.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_PIN_ENTRADA " "Found entity 1: Nios_PIN_ENTRADA" {  } { { "Nios/synthesis/submodules/Nios_PIN_ENTRADA.v" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_PIN_ENTRADA.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654008696095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654008696095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_onchip_memory2_0 " "Found entity 1: Nios_onchip_memory2_0" {  } { { "Nios/synthesis/submodules/Nios_onchip_memory2_0.v" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654008696101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654008696101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_nios2_qsys_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_nios2_qsys_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_nios2_qsys_0_test_bench " "Found entity 1: Nios_nios2_qsys_0_test_bench" {  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0_test_bench.v" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654008696113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654008696113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_nios2_qsys_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_nios2_qsys_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_nios2_qsys_0_oci_test_bench " "Found entity 1: Nios_nios2_qsys_0_oci_test_bench" {  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0_oci_test_bench.v" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654008696122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654008696122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_nios2_qsys_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_nios2_qsys_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_nios2_qsys_0_jtag_debug_module_wrapper " "Found entity 1: Nios_nios2_qsys_0_jtag_debug_module_wrapper" {  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654008696131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654008696131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_nios2_qsys_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_nios2_qsys_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_nios2_qsys_0_jtag_debug_module_tck " "Found entity 1: Nios_nios2_qsys_0_jtag_debug_module_tck" {  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654008696140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654008696140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_nios2_qsys_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_nios2_qsys_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_nios2_qsys_0_jtag_debug_module_sysclk " "Found entity 1: Nios_nios2_qsys_0_jtag_debug_module_sysclk" {  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654008696149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654008696149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_nios2_qsys_0.v 21 21 " "Found 21 design units, including 21 entities, in source file nios/synthesis/submodules/nios_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_nios2_qsys_0_register_bank_a_module " "Found entity 1: Nios_nios2_qsys_0_register_bank_a_module" {  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0.v" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654008696169 ""} { "Info" "ISGN_ENTITY_NAME" "2 Nios_nios2_qsys_0_register_bank_b_module " "Found entity 2: Nios_nios2_qsys_0_register_bank_b_module" {  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0.v" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654008696169 ""} { "Info" "ISGN_ENTITY_NAME" "3 Nios_nios2_qsys_0_nios2_oci_debug " "Found entity 3: Nios_nios2_qsys_0_nios2_oci_debug" {  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0.v" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654008696169 ""} { "Info" "ISGN_ENTITY_NAME" "4 Nios_nios2_qsys_0_ociram_sp_ram_module " "Found entity 4: Nios_nios2_qsys_0_ociram_sp_ram_module" {  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0.v" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654008696169 ""} { "Info" "ISGN_ENTITY_NAME" "5 Nios_nios2_qsys_0_nios2_ocimem " "Found entity 5: Nios_nios2_qsys_0_nios2_ocimem" {  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0.v" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0.v" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654008696169 ""} { "Info" "ISGN_ENTITY_NAME" "6 Nios_nios2_qsys_0_nios2_avalon_reg " "Found entity 6: Nios_nios2_qsys_0_nios2_avalon_reg" {  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0.v" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0.v" 524 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654008696169 ""} { "Info" "ISGN_ENTITY_NAME" "7 Nios_nios2_qsys_0_nios2_oci_break " "Found entity 7: Nios_nios2_qsys_0_nios2_oci_break" {  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0.v" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0.v" 616 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654008696169 ""} { "Info" "ISGN_ENTITY_NAME" "8 Nios_nios2_qsys_0_nios2_oci_xbrk " "Found entity 8: Nios_nios2_qsys_0_nios2_oci_xbrk" {  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0.v" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0.v" 910 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654008696169 ""} { "Info" "ISGN_ENTITY_NAME" "9 Nios_nios2_qsys_0_nios2_oci_dbrk " "Found entity 9: Nios_nios2_qsys_0_nios2_oci_dbrk" {  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0.v" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0.v" 1116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654008696169 ""} { "Info" "ISGN_ENTITY_NAME" "10 Nios_nios2_qsys_0_nios2_oci_itrace " "Found entity 10: Nios_nios2_qsys_0_nios2_oci_itrace" {  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0.v" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0.v" 1302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654008696169 ""} { "Info" "ISGN_ENTITY_NAME" "11 Nios_nios2_qsys_0_nios2_oci_td_mode " "Found entity 11: Nios_nios2_qsys_0_nios2_oci_td_mode" {  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0.v" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0.v" 1599 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654008696169 ""} { "Info" "ISGN_ENTITY_NAME" "12 Nios_nios2_qsys_0_nios2_oci_dtrace " "Found entity 12: Nios_nios2_qsys_0_nios2_oci_dtrace" {  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0.v" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0.v" 1666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654008696169 ""} { "Info" "ISGN_ENTITY_NAME" "13 Nios_nios2_qsys_0_nios2_oci_compute_tm_count " "Found entity 13: Nios_nios2_qsys_0_nios2_oci_compute_tm_count" {  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0.v" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0.v" 1760 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654008696169 ""} { "Info" "ISGN_ENTITY_NAME" "14 Nios_nios2_qsys_0_nios2_oci_fifowp_inc " "Found entity 14: Nios_nios2_qsys_0_nios2_oci_fifowp_inc" {  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0.v" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0.v" 1831 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654008696169 ""} { "Info" "ISGN_ENTITY_NAME" "15 Nios_nios2_qsys_0_nios2_oci_fifocount_inc " "Found entity 15: Nios_nios2_qsys_0_nios2_oci_fifocount_inc" {  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0.v" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0.v" 1873 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654008696169 ""} { "Info" "ISGN_ENTITY_NAME" "16 Nios_nios2_qsys_0_nios2_oci_fifo " "Found entity 16: Nios_nios2_qsys_0_nios2_oci_fifo" {  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0.v" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0.v" 1919 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654008696169 ""} { "Info" "ISGN_ENTITY_NAME" "17 Nios_nios2_qsys_0_nios2_oci_pib " "Found entity 17: Nios_nios2_qsys_0_nios2_oci_pib" {  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0.v" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0.v" 2424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654008696169 ""} { "Info" "ISGN_ENTITY_NAME" "18 Nios_nios2_qsys_0_nios2_oci_im " "Found entity 18: Nios_nios2_qsys_0_nios2_oci_im" {  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0.v" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0.v" 2492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654008696169 ""} { "Info" "ISGN_ENTITY_NAME" "19 Nios_nios2_qsys_0_nios2_performance_monitors " "Found entity 19: Nios_nios2_qsys_0_nios2_performance_monitors" {  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0.v" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0.v" 2608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654008696169 ""} { "Info" "ISGN_ENTITY_NAME" "20 Nios_nios2_qsys_0_nios2_oci " "Found entity 20: Nios_nios2_qsys_0_nios2_oci" {  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0.v" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0.v" 2624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654008696169 ""} { "Info" "ISGN_ENTITY_NAME" "21 Nios_nios2_qsys_0 " "Found entity 21: Nios_nios2_qsys_0" {  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0.v" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0.v" 3129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654008696169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654008696169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file nios/synthesis/submodules/nios_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_jtag_uart_0_sim_scfifo_w " "Found entity 1: Nios_jtag_uart_0_sim_scfifo_w" {  } { { "Nios/synthesis/submodules/Nios_jtag_uart_0.v" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654008696181 ""} { "Info" "ISGN_ENTITY_NAME" "2 Nios_jtag_uart_0_scfifo_w " "Found entity 2: Nios_jtag_uart_0_scfifo_w" {  } { { "Nios/synthesis/submodules/Nios_jtag_uart_0.v" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654008696181 ""} { "Info" "ISGN_ENTITY_NAME" "3 Nios_jtag_uart_0_sim_scfifo_r " "Found entity 3: Nios_jtag_uart_0_sim_scfifo_r" {  } { { "Nios/synthesis/submodules/Nios_jtag_uart_0.v" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654008696181 ""} { "Info" "ISGN_ENTITY_NAME" "4 Nios_jtag_uart_0_scfifo_r " "Found entity 4: Nios_jtag_uart_0_scfifo_r" {  } { { "Nios/synthesis/submodules/Nios_jtag_uart_0.v" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654008696181 ""} { "Info" "ISGN_ENTITY_NAME" "5 Nios_jtag_uart_0 " "Found entity 5: Nios_jtag_uart_0" {  } { { "Nios/synthesis/submodules/Nios_jtag_uart_0.v" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654008696181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654008696181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_irq_mapper " "Found entity 1: Nios_irq_mapper" {  } { { "Nios/synthesis/submodules/Nios_irq_mapper.sv" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654008696190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654008696190 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Nios_id_router.sv(48) " "Verilog HDL Declaration information at Nios_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Nios/synthesis/submodules/Nios_id_router.sv" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1654008696199 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Nios_id_router.sv(49) " "Verilog HDL Declaration information at Nios_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Nios/synthesis/submodules/Nios_id_router.sv" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1654008696199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios/synthesis/submodules/nios_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_id_router_default_decode " "Found entity 1: Nios_id_router_default_decode" {  } { { "Nios/synthesis/submodules/Nios_id_router.sv" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654008696200 ""} { "Info" "ISGN_ENTITY_NAME" "2 Nios_id_router " "Found entity 2: Nios_id_router" {  } { { "Nios/synthesis/submodules/Nios_id_router.sv" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654008696200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654008696200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_cmd_xbar_mux " "Found entity 1: Nios_cmd_xbar_mux" {  } { { "Nios/synthesis/submodules/Nios_cmd_xbar_mux.sv" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654008696209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654008696209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_cmd_xbar_demux " "Found entity 1: Nios_cmd_xbar_demux" {  } { { "Nios/synthesis/submodules/Nios_cmd_xbar_demux.sv" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654008696217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654008696217 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Nios_addr_router.sv(48) " "Verilog HDL Declaration information at Nios_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Nios/synthesis/submodules/Nios_addr_router.sv" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1654008696228 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Nios_addr_router.sv(49) " "Verilog HDL Declaration information at Nios_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Nios/synthesis/submodules/Nios_addr_router.sv" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1654008696228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios/synthesis/submodules/nios_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_addr_router_default_decode " "Found entity 1: Nios_addr_router_default_decode" {  } { { "Nios/synthesis/submodules/Nios_addr_router.sv" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654008696229 ""} { "Info" "ISGN_ENTITY_NAME" "2 Nios_addr_router " "Found entity 2: Nios_addr_router" {  } { { "Nios/synthesis/submodules/Nios_addr_router.sv" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654008696229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654008696229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "Nios/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Lab6/Nios/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654008696237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654008696237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "Nios/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Lab6/Nios/synthesis/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654008696246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654008696246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "Nios/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Lab6/Nios/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654008696256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654008696256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "Nios/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Lab6/Nios/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654008696267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654008696267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "Nios/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Lab6/Nios/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654008696279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654008696279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "Nios/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Lab6/Nios/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654008696289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654008696289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "Nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Lab6/Nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654008696299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654008696299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "Nios/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Lab6/Nios/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654008696309 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "Nios/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Lab6/Nios/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654008696309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654008696309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "Nios/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Lab6/Nios/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654008696321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654008696321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_sysid_qsys_0_control_slave_translator-rtl " "Found design unit 1: nios_sysid_qsys_0_control_slave_translator-rtl" {  } { { "Nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654008696997 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_sysid_qsys_0_control_slave_translator " "Found entity 1: nios_sysid_qsys_0_control_slave_translator" {  } { { "Nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654008696997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654008696997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/nios_pin_saida_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios/synthesis/nios_pin_saida_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_pin_saida_s1_translator-rtl " "Found design unit 1: nios_pin_saida_s1_translator-rtl" {  } { { "Nios/synthesis/nios_pin_saida_s1_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_pin_saida_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654008697005 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_pin_saida_s1_translator " "Found entity 1: nios_pin_saida_s1_translator" {  } { { "Nios/synthesis/nios_pin_saida_s1_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_pin_saida_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654008697005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654008697005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/nios_pin_entrada_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios/synthesis/nios_pin_entrada_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_pin_entrada_s1_translator-rtl " "Found design unit 1: nios_pin_entrada_s1_translator-rtl" {  } { { "Nios/synthesis/nios_pin_entrada_s1_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_pin_entrada_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654008697012 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_pin_entrada_s1_translator " "Found entity 1: nios_pin_entrada_s1_translator" {  } { { "Nios/synthesis/nios_pin_entrada_s1_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_pin_entrada_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654008697012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654008697012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_onchip_memory2_0_s1_translator-rtl " "Found design unit 1: nios_onchip_memory2_0_s1_translator-rtl" {  } { { "Nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654008697019 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_onchip_memory2_0_s1_translator " "Found entity 1: nios_onchip_memory2_0_s1_translator" {  } { { "Nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654008697019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654008697019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_nios2_qsys_0_jtag_debug_module_translator-rtl " "Found design unit 1: nios_nios2_qsys_0_jtag_debug_module_translator-rtl" {  } { { "Nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654008697026 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_nios2_qsys_0_jtag_debug_module_translator " "Found entity 1: nios_nios2_qsys_0_jtag_debug_module_translator" {  } { { "Nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654008697026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654008697026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/nios_nios2_qsys_0_instruction_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios/synthesis/nios_nios2_qsys_0_instruction_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_nios2_qsys_0_instruction_master_translator-rtl " "Found design unit 1: nios_nios2_qsys_0_instruction_master_translator-rtl" {  } { { "Nios/synthesis/nios_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_nios2_qsys_0_instruction_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654008697033 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_nios2_qsys_0_instruction_master_translator " "Found entity 1: nios_nios2_qsys_0_instruction_master_translator" {  } { { "Nios/synthesis/nios_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_nios2_qsys_0_instruction_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654008697033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654008697033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/nios_nios2_qsys_0_data_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios/synthesis/nios_nios2_qsys_0_data_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_nios2_qsys_0_data_master_translator-rtl " "Found design unit 1: nios_nios2_qsys_0_data_master_translator-rtl" {  } { { "Nios/synthesis/nios_nios2_qsys_0_data_master_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_nios2_qsys_0_data_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654008697040 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_nios2_qsys_0_data_master_translator " "Found entity 1: nios_nios2_qsys_0_data_master_translator" {  } { { "Nios/synthesis/nios_nios2_qsys_0_data_master_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_nios2_qsys_0_data_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654008697040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654008697040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/nios_jtag_uart_0_avalon_jtag_slave_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios/synthesis/nios_jtag_uart_0_avalon_jtag_slave_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_jtag_uart_0_avalon_jtag_slave_translator-rtl " "Found design unit 1: nios_jtag_uart_0_avalon_jtag_slave_translator-rtl" {  } { { "Nios/synthesis/nios_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_jtag_uart_0_avalon_jtag_slave_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654008697047 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_jtag_uart_0_avalon_jtag_slave_translator " "Found entity 1: nios_jtag_uart_0_avalon_jtag_slave_translator" {  } { { "Nios/synthesis/nios_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_jtag_uart_0_avalon_jtag_slave_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654008697047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654008697047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/nios.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios/synthesis/nios.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Nios-rtl " "Found design unit 1: Nios-rtl" {  } { { "Nios/synthesis/Nios.vhd" "" { Text "C:/Lab6/Nios/synthesis/Nios.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654008697058 ""} { "Info" "ISGN_ENTITY_NAME" "1 Nios " "Found entity 1: Nios" {  } { { "Nios/synthesis/Nios.vhd" "" { Text "C:/Lab6/Nios/synthesis/Nios.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654008697058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654008697058 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Nios_nios2_qsys_0.v(1567) " "Verilog HDL or VHDL warning at Nios_nios2_qsys_0.v(1567): conditional expression evaluates to a constant" {  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0.v" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0.v" 1567 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1654008697071 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Nios_nios2_qsys_0.v(1569) " "Verilog HDL or VHDL warning at Nios_nios2_qsys_0.v(1569): conditional expression evaluates to a constant" {  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0.v" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0.v" 1569 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1654008697071 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Nios_nios2_qsys_0.v(1725) " "Verilog HDL or VHDL warning at Nios_nios2_qsys_0.v(1725): conditional expression evaluates to a constant" {  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0.v" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0.v" 1725 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1654008697071 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Nios_nios2_qsys_0.v(2553) " "Verilog HDL or VHDL warning at Nios_nios2_qsys_0.v(2553): conditional expression evaluates to a constant" {  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0.v" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0.v" 2553 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1654008697074 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Nios " "Elaborating entity \"Nios\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1654008697374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_nios2_qsys_0 Nios_nios2_qsys_0:nios2_qsys_0 " "Elaborating entity \"Nios_nios2_qsys_0\" for hierarchy \"Nios_nios2_qsys_0:nios2_qsys_0\"" {  } { { "Nios/synthesis/Nios.vhd" "nios2_qsys_0" { Text "C:/Lab6/Nios/synthesis/Nios.vhd" 1589 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008697407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_nios2_qsys_0_test_bench Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_test_bench:the_Nios_nios2_qsys_0_test_bench " "Elaborating entity \"Nios_nios2_qsys_0_test_bench\" for hierarchy \"Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_test_bench:the_Nios_nios2_qsys_0_test_bench\"" {  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0.v" "the_Nios_nios2_qsys_0_test_bench" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0.v" 3794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008697428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_nios2_qsys_0_register_bank_a_module Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_register_bank_a_module:Nios_nios2_qsys_0_register_bank_a " "Elaborating entity \"Nios_nios2_qsys_0_register_bank_a_module\" for hierarchy \"Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_register_bank_a_module:Nios_nios2_qsys_0_register_bank_a\"" {  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0.v" "Nios_nios2_qsys_0_register_bank_a" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0.v" 4279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008697439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_register_bank_a_module:Nios_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_register_bank_a_module:Nios_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008697573 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_register_bank_a_module:Nios_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_register_bank_a_module:Nios_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0.v" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654008697582 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_register_bank_a_module:Nios_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_register_bank_a_module:Nios_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008697587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Nios_nios2_qsys_0_rf_ram_a.mif " "Parameter \"init_file\" = \"Nios_nios2_qsys_0_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008697587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008697587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008697587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008697587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008697587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008697587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008697587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008697587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008697587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008697587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008697587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008697587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008697587 ""}  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0.v" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1654008697587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9ig1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9ig1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9ig1 " "Found entity 1: altsyncram_9ig1" {  } { { "db/altsyncram_9ig1.tdf" "" { Text "C:/Lab6/db/altsyncram_9ig1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654008697673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654008697673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9ig1 Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_register_bank_a_module:Nios_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_9ig1:auto_generated " "Elaborating entity \"altsyncram_9ig1\" for hierarchy \"Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_register_bank_a_module:Nios_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_9ig1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008697674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_nios2_qsys_0_register_bank_b_module Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_register_bank_b_module:Nios_nios2_qsys_0_register_bank_b " "Elaborating entity \"Nios_nios2_qsys_0_register_bank_b_module\" for hierarchy \"Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_register_bank_b_module:Nios_nios2_qsys_0_register_bank_b\"" {  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0.v" "Nios_nios2_qsys_0_register_bank_b" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0.v" 4300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008697696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_register_bank_b_module:Nios_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_register_bank_b_module:Nios_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008697715 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_register_bank_b_module:Nios_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_register_bank_b_module:Nios_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0.v" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0.v" 118 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654008697724 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_register_bank_b_module:Nios_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_register_bank_b_module:Nios_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008697724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Nios_nios2_qsys_0_rf_ram_b.mif " "Parameter \"init_file\" = \"Nios_nios2_qsys_0_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008697724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008697724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008697724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008697724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008697724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008697724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008697724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008697724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008697724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008697724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008697724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008697724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008697724 ""}  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0.v" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0.v" 118 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1654008697724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_aig1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_aig1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_aig1 " "Found entity 1: altsyncram_aig1" {  } { { "db/altsyncram_aig1.tdf" "" { Text "C:/Lab6/db/altsyncram_aig1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654008697786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654008697786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_aig1 Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_register_bank_b_module:Nios_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_aig1:auto_generated " "Elaborating entity \"altsyncram_aig1\" for hierarchy \"Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_register_bank_b_module:Nios_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_aig1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008697787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_nios2_qsys_0_nios2_oci Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci " "Elaborating entity \"Nios_nios2_qsys_0_nios2_oci\" for hierarchy \"Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci\"" {  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0.v" "the_Nios_nios2_qsys_0_nios2_oci" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0.v" 4758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008697805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_nios2_qsys_0_nios2_oci_debug Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci\|Nios_nios2_qsys_0_nios2_oci_debug:the_Nios_nios2_qsys_0_nios2_oci_debug " "Elaborating entity \"Nios_nios2_qsys_0_nios2_oci_debug\" for hierarchy \"Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci\|Nios_nios2_qsys_0_nios2_oci_debug:the_Nios_nios2_qsys_0_nios2_oci_debug\"" {  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0.v" "the_Nios_nios2_qsys_0_nios2_oci_debug" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0.v" 2802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008697818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci\|Nios_nios2_qsys_0_nios2_oci_debug:the_Nios_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci\|Nios_nios2_qsys_0_nios2_oci_debug:the_Nios_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0.v" "the_altera_std_synchronizer" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008697842 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci\|Nios_nios2_qsys_0_nios2_oci_debug:the_Nios_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci\|Nios_nios2_qsys_0_nios2_oci_debug:the_Nios_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0.v" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654008697850 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci\|Nios_nios2_qsys_0_nios2_oci_debug:the_Nios_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci\|Nios_nios2_qsys_0_nios2_oci_debug:the_Nios_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008697851 ""}  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0.v" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1654008697851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_nios2_qsys_0_nios2_ocimem Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci\|Nios_nios2_qsys_0_nios2_ocimem:the_Nios_nios2_qsys_0_nios2_ocimem " "Elaborating entity \"Nios_nios2_qsys_0_nios2_ocimem\" for hierarchy \"Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci\|Nios_nios2_qsys_0_nios2_ocimem:the_Nios_nios2_qsys_0_nios2_ocimem\"" {  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0.v" "the_Nios_nios2_qsys_0_nios2_ocimem" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0.v" 2821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008697853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_nios2_qsys_0_ociram_sp_ram_module Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci\|Nios_nios2_qsys_0_nios2_ocimem:the_Nios_nios2_qsys_0_nios2_ocimem\|Nios_nios2_qsys_0_ociram_sp_ram_module:Nios_nios2_qsys_0_ociram_sp_ram " "Elaborating entity \"Nios_nios2_qsys_0_ociram_sp_ram_module\" for hierarchy \"Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci\|Nios_nios2_qsys_0_nios2_ocimem:the_Nios_nios2_qsys_0_nios2_ocimem\|Nios_nios2_qsys_0_ociram_sp_ram_module:Nios_nios2_qsys_0_ociram_sp_ram\"" {  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0.v" "Nios_nios2_qsys_0_ociram_sp_ram" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008697864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci\|Nios_nios2_qsys_0_nios2_ocimem:the_Nios_nios2_qsys_0_nios2_ocimem\|Nios_nios2_qsys_0_ociram_sp_ram_module:Nios_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci\|Nios_nios2_qsys_0_nios2_ocimem:the_Nios_nios2_qsys_0_nios2_ocimem\|Nios_nios2_qsys_0_ociram_sp_ram_module:Nios_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008697879 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci\|Nios_nios2_qsys_0_nios2_ocimem:the_Nios_nios2_qsys_0_nios2_ocimem\|Nios_nios2_qsys_0_ociram_sp_ram_module:Nios_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci\|Nios_nios2_qsys_0_nios2_ocimem:the_Nios_nios2_qsys_0_nios2_ocimem\|Nios_nios2_qsys_0_ociram_sp_ram_module:Nios_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0.v" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0.v" 322 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654008697894 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci\|Nios_nios2_qsys_0_nios2_ocimem:the_Nios_nios2_qsys_0_nios2_ocimem\|Nios_nios2_qsys_0_ociram_sp_ram_module:Nios_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci\|Nios_nios2_qsys_0_nios2_ocimem:the_Nios_nios2_qsys_0_nios2_ocimem\|Nios_nios2_qsys_0_ociram_sp_ram_module:Nios_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Nios_nios2_qsys_0_ociram_default_contents.mif " "Parameter \"init_file\" = \"Nios_nios2_qsys_0_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008697894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008697894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008697894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008697894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008697894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008697894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008697894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008697894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008697894 ""}  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0.v" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0.v" 322 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1654008697894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dv71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dv71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dv71 " "Found entity 1: altsyncram_dv71" {  } { { "db/altsyncram_dv71.tdf" "" { Text "C:/Lab6/db/altsyncram_dv71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654008697956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654008697956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dv71 Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci\|Nios_nios2_qsys_0_nios2_ocimem:the_Nios_nios2_qsys_0_nios2_ocimem\|Nios_nios2_qsys_0_ociram_sp_ram_module:Nios_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_dv71:auto_generated " "Elaborating entity \"altsyncram_dv71\" for hierarchy \"Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci\|Nios_nios2_qsys_0_nios2_ocimem:the_Nios_nios2_qsys_0_nios2_ocimem\|Nios_nios2_qsys_0_ociram_sp_ram_module:Nios_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_dv71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008697958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_nios2_qsys_0_nios2_avalon_reg Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci\|Nios_nios2_qsys_0_nios2_avalon_reg:the_Nios_nios2_qsys_0_nios2_avalon_reg " "Elaborating entity \"Nios_nios2_qsys_0_nios2_avalon_reg\" for hierarchy \"Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci\|Nios_nios2_qsys_0_nios2_avalon_reg:the_Nios_nios2_qsys_0_nios2_avalon_reg\"" {  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0.v" "the_Nios_nios2_qsys_0_nios2_avalon_reg" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0.v" 2840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008697977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_nios2_qsys_0_nios2_oci_break Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci\|Nios_nios2_qsys_0_nios2_oci_break:the_Nios_nios2_qsys_0_nios2_oci_break " "Elaborating entity \"Nios_nios2_qsys_0_nios2_oci_break\" for hierarchy \"Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci\|Nios_nios2_qsys_0_nios2_oci_break:the_Nios_nios2_qsys_0_nios2_oci_break\"" {  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0.v" "the_Nios_nios2_qsys_0_nios2_oci_break" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0.v" 2871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008697987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_nios2_qsys_0_nios2_oci_xbrk Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci\|Nios_nios2_qsys_0_nios2_oci_xbrk:the_Nios_nios2_qsys_0_nios2_oci_xbrk " "Elaborating entity \"Nios_nios2_qsys_0_nios2_oci_xbrk\" for hierarchy \"Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci\|Nios_nios2_qsys_0_nios2_oci_xbrk:the_Nios_nios2_qsys_0_nios2_oci_xbrk\"" {  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0.v" "the_Nios_nios2_qsys_0_nios2_oci_xbrk" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0.v" 2892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008697999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_nios2_qsys_0_nios2_oci_dbrk Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci\|Nios_nios2_qsys_0_nios2_oci_dbrk:the_Nios_nios2_qsys_0_nios2_oci_dbrk " "Elaborating entity \"Nios_nios2_qsys_0_nios2_oci_dbrk\" for hierarchy \"Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci\|Nios_nios2_qsys_0_nios2_oci_dbrk:the_Nios_nios2_qsys_0_nios2_oci_dbrk\"" {  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0.v" "the_Nios_nios2_qsys_0_nios2_oci_dbrk" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0.v" 2918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008698016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_nios2_qsys_0_nios2_oci_itrace Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci\|Nios_nios2_qsys_0_nios2_oci_itrace:the_Nios_nios2_qsys_0_nios2_oci_itrace " "Elaborating entity \"Nios_nios2_qsys_0_nios2_oci_itrace\" for hierarchy \"Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci\|Nios_nios2_qsys_0_nios2_oci_itrace:the_Nios_nios2_qsys_0_nios2_oci_itrace\"" {  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0.v" "the_Nios_nios2_qsys_0_nios2_oci_itrace" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0.v" 2937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008698027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_nios2_qsys_0_nios2_oci_dtrace Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci\|Nios_nios2_qsys_0_nios2_oci_dtrace:the_Nios_nios2_qsys_0_nios2_oci_dtrace " "Elaborating entity \"Nios_nios2_qsys_0_nios2_oci_dtrace\" for hierarchy \"Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci\|Nios_nios2_qsys_0_nios2_oci_dtrace:the_Nios_nios2_qsys_0_nios2_oci_dtrace\"" {  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0.v" "the_Nios_nios2_qsys_0_nios2_oci_dtrace" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0.v" 2952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008698038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_nios2_qsys_0_nios2_oci_td_mode Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci\|Nios_nios2_qsys_0_nios2_oci_dtrace:the_Nios_nios2_qsys_0_nios2_oci_dtrace\|Nios_nios2_qsys_0_nios2_oci_td_mode:Nios_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"Nios_nios2_qsys_0_nios2_oci_td_mode\" for hierarchy \"Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci\|Nios_nios2_qsys_0_nios2_oci_dtrace:the_Nios_nios2_qsys_0_nios2_oci_dtrace\|Nios_nios2_qsys_0_nios2_oci_td_mode:Nios_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode\"" {  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0.v" "Nios_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0.v" 1714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008698049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_nios2_qsys_0_nios2_oci_fifo Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci\|Nios_nios2_qsys_0_nios2_oci_fifo:the_Nios_nios2_qsys_0_nios2_oci_fifo " "Elaborating entity \"Nios_nios2_qsys_0_nios2_oci_fifo\" for hierarchy \"Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci\|Nios_nios2_qsys_0_nios2_oci_fifo:the_Nios_nios2_qsys_0_nios2_oci_fifo\"" {  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0.v" "the_Nios_nios2_qsys_0_nios2_oci_fifo" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0.v" 2971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008698062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_nios2_qsys_0_nios2_oci_compute_tm_count Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci\|Nios_nios2_qsys_0_nios2_oci_fifo:the_Nios_nios2_qsys_0_nios2_oci_fifo\|Nios_nios2_qsys_0_nios2_oci_compute_tm_count:Nios_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"Nios_nios2_qsys_0_nios2_oci_compute_tm_count\" for hierarchy \"Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci\|Nios_nios2_qsys_0_nios2_oci_fifo:the_Nios_nios2_qsys_0_nios2_oci_fifo\|Nios_nios2_qsys_0_nios2_oci_compute_tm_count:Nios_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count\"" {  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0.v" "Nios_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0.v" 2046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008698072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_nios2_qsys_0_nios2_oci_fifowp_inc Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci\|Nios_nios2_qsys_0_nios2_oci_fifo:the_Nios_nios2_qsys_0_nios2_oci_fifo\|Nios_nios2_qsys_0_nios2_oci_fifowp_inc:Nios_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"Nios_nios2_qsys_0_nios2_oci_fifowp_inc\" for hierarchy \"Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci\|Nios_nios2_qsys_0_nios2_oci_fifo:the_Nios_nios2_qsys_0_nios2_oci_fifo\|Nios_nios2_qsys_0_nios2_oci_fifowp_inc:Nios_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp\"" {  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0.v" "Nios_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0.v" 2056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008698083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_nios2_qsys_0_nios2_oci_fifocount_inc Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci\|Nios_nios2_qsys_0_nios2_oci_fifo:the_Nios_nios2_qsys_0_nios2_oci_fifo\|Nios_nios2_qsys_0_nios2_oci_fifocount_inc:Nios_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"Nios_nios2_qsys_0_nios2_oci_fifocount_inc\" for hierarchy \"Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci\|Nios_nios2_qsys_0_nios2_oci_fifo:the_Nios_nios2_qsys_0_nios2_oci_fifo\|Nios_nios2_qsys_0_nios2_oci_fifocount_inc:Nios_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount\"" {  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0.v" "Nios_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0.v" 2066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008698092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_nios2_qsys_0_oci_test_bench Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci\|Nios_nios2_qsys_0_nios2_oci_fifo:the_Nios_nios2_qsys_0_nios2_oci_fifo\|Nios_nios2_qsys_0_oci_test_bench:the_Nios_nios2_qsys_0_oci_test_bench " "Elaborating entity \"Nios_nios2_qsys_0_oci_test_bench\" for hierarchy \"Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci\|Nios_nios2_qsys_0_nios2_oci_fifo:the_Nios_nios2_qsys_0_nios2_oci_fifo\|Nios_nios2_qsys_0_oci_test_bench:the_Nios_nios2_qsys_0_oci_test_bench\"" {  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0.v" "the_Nios_nios2_qsys_0_oci_test_bench" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0.v" 2075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008698103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_nios2_qsys_0_nios2_oci_pib Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci\|Nios_nios2_qsys_0_nios2_oci_pib:the_Nios_nios2_qsys_0_nios2_oci_pib " "Elaborating entity \"Nios_nios2_qsys_0_nios2_oci_pib\" for hierarchy \"Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci\|Nios_nios2_qsys_0_nios2_oci_pib:the_Nios_nios2_qsys_0_nios2_oci_pib\"" {  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0.v" "the_Nios_nios2_qsys_0_nios2_oci_pib" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0.v" 2981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008698113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_nios2_qsys_0_nios2_oci_im Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci\|Nios_nios2_qsys_0_nios2_oci_im:the_Nios_nios2_qsys_0_nios2_oci_im " "Elaborating entity \"Nios_nios2_qsys_0_nios2_oci_im\" for hierarchy \"Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci\|Nios_nios2_qsys_0_nios2_oci_im:the_Nios_nios2_qsys_0_nios2_oci_im\"" {  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0.v" "the_Nios_nios2_qsys_0_nios2_oci_im" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0.v" 3002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008698123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_nios2_qsys_0_jtag_debug_module_wrapper Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci\|Nios_nios2_qsys_0_jtag_debug_module_wrapper:the_Nios_nios2_qsys_0_jtag_debug_module_wrapper " "Elaborating entity \"Nios_nios2_qsys_0_jtag_debug_module_wrapper\" for hierarchy \"Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci\|Nios_nios2_qsys_0_jtag_debug_module_wrapper:the_Nios_nios2_qsys_0_jtag_debug_module_wrapper\"" {  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0.v" "the_Nios_nios2_qsys_0_jtag_debug_module_wrapper" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0.v" 3107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008698134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_nios2_qsys_0_jtag_debug_module_tck Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci\|Nios_nios2_qsys_0_jtag_debug_module_wrapper:the_Nios_nios2_qsys_0_jtag_debug_module_wrapper\|Nios_nios2_qsys_0_jtag_debug_module_tck:the_Nios_nios2_qsys_0_jtag_debug_module_tck " "Elaborating entity \"Nios_nios2_qsys_0_jtag_debug_module_tck\" for hierarchy \"Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci\|Nios_nios2_qsys_0_jtag_debug_module_wrapper:the_Nios_nios2_qsys_0_jtag_debug_module_wrapper\|Nios_nios2_qsys_0_jtag_debug_module_tck:the_Nios_nios2_qsys_0_jtag_debug_module_tck\"" {  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_Nios_nios2_qsys_0_jtag_debug_module_tck" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008698145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_nios2_qsys_0_jtag_debug_module_sysclk Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci\|Nios_nios2_qsys_0_jtag_debug_module_wrapper:the_Nios_nios2_qsys_0_jtag_debug_module_wrapper\|Nios_nios2_qsys_0_jtag_debug_module_sysclk:the_Nios_nios2_qsys_0_jtag_debug_module_sysclk " "Elaborating entity \"Nios_nios2_qsys_0_jtag_debug_module_sysclk\" for hierarchy \"Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci\|Nios_nios2_qsys_0_jtag_debug_module_wrapper:the_Nios_nios2_qsys_0_jtag_debug_module_wrapper\|Nios_nios2_qsys_0_jtag_debug_module_sysclk:the_Nios_nios2_qsys_0_jtag_debug_module_sysclk\"" {  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_Nios_nios2_qsys_0_jtag_debug_module_sysclk" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008698162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci\|Nios_nios2_qsys_0_jtag_debug_module_wrapper:the_Nios_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Nios_nios2_qsys_0_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci\|Nios_nios2_qsys_0_jtag_debug_module_wrapper:the_Nios_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Nios_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0_jtag_debug_module_wrapper.v" "Nios_nios2_qsys_0_jtag_debug_module_phy" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008698193 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci\|Nios_nios2_qsys_0_jtag_debug_module_wrapper:the_Nios_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Nios_nios2_qsys_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci\|Nios_nios2_qsys_0_jtag_debug_module_wrapper:the_Nios_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Nios_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654008698202 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci\|Nios_nios2_qsys_0_jtag_debug_module_wrapper:the_Nios_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Nios_nios2_qsys_0_jtag_debug_module_phy " "Instantiated megafunction \"Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci\|Nios_nios2_qsys_0_jtag_debug_module_wrapper:the_Nios_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Nios_nios2_qsys_0_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008698202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008698202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008698202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008698202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008698202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008698202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008698202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008698202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008698202 ""}  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1654008698202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci\|Nios_nios2_qsys_0_jtag_debug_module_wrapper:the_Nios_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Nios_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci\|Nios_nios2_qsys_0_jtag_debug_module_wrapper:the_Nios_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Nios_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008698204 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci\|Nios_nios2_qsys_0_jtag_debug_module_wrapper:the_Nios_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Nios_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci\|Nios_nios2_qsys_0_jtag_debug_module_wrapper:the_Nios_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Nios_nios2_qsys_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci\|Nios_nios2_qsys_0_jtag_debug_module_wrapper:the_Nios_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Nios_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci\|Nios_nios2_qsys_0_jtag_debug_module_wrapper:the_Nios_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Nios_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "Nios/synthesis/submodules/Nios_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008698255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_onchip_memory2_0 Nios_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"Nios_onchip_memory2_0\" for hierarchy \"Nios_onchip_memory2_0:onchip_memory2_0\"" {  } { { "Nios/synthesis/Nios.vhd" "onchip_memory2_0" { Text "C:/Lab6/Nios/synthesis/Nios.vhd" 1618 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008698258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "Nios/synthesis/submodules/Nios_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_onchip_memory2_0.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008698272 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "Nios/synthesis/submodules/Nios_onchip_memory2_0.v" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_onchip_memory2_0.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654008698281 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"Nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008698281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Nios_onchip_memory2_0.hex " "Parameter \"init_file\" = \"Nios_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008698281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008698281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008698281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008698281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008698281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008698281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008698281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008698281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008698281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008698281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008698281 ""}  } { { "Nios/synthesis/submodules/Nios_onchip_memory2_0.v" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_onchip_memory2_0.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1654008698281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7kc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7kc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7kc1 " "Found entity 1: altsyncram_7kc1" {  } { { "db/altsyncram_7kc1.tdf" "" { Text "C:/Lab6/db/altsyncram_7kc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654008698345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654008698345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7kc1 Nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_7kc1:auto_generated " "Elaborating entity \"altsyncram_7kc1\" for hierarchy \"Nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_7kc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008698347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_jtag_uart_0 Nios_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"Nios_jtag_uart_0\" for hierarchy \"Nios_jtag_uart_0:jtag_uart_0\"" {  } { { "Nios/synthesis/Nios.vhd" "jtag_uart_0" { Text "C:/Lab6/Nios/synthesis/Nios.vhd" 1632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008698362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_jtag_uart_0_scfifo_w Nios_jtag_uart_0:jtag_uart_0\|Nios_jtag_uart_0_scfifo_w:the_Nios_jtag_uart_0_scfifo_w " "Elaborating entity \"Nios_jtag_uart_0_scfifo_w\" for hierarchy \"Nios_jtag_uart_0:jtag_uart_0\|Nios_jtag_uart_0_scfifo_w:the_Nios_jtag_uart_0_scfifo_w\"" {  } { { "Nios/synthesis/submodules/Nios_jtag_uart_0.v" "the_Nios_jtag_uart_0_scfifo_w" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_jtag_uart_0.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008698373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Nios_jtag_uart_0:jtag_uart_0\|Nios_jtag_uart_0_scfifo_w:the_Nios_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"Nios_jtag_uart_0:jtag_uart_0\|Nios_jtag_uart_0_scfifo_w:the_Nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "Nios/synthesis/submodules/Nios_jtag_uart_0.v" "wfifo" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_jtag_uart_0.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008698463 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Nios_jtag_uart_0:jtag_uart_0\|Nios_jtag_uart_0_scfifo_w:the_Nios_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"Nios_jtag_uart_0:jtag_uart_0\|Nios_jtag_uart_0_scfifo_w:the_Nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "Nios/synthesis/submodules/Nios_jtag_uart_0.v" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_jtag_uart_0.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654008698472 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Nios_jtag_uart_0:jtag_uart_0\|Nios_jtag_uart_0_scfifo_w:the_Nios_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"Nios_jtag_uart_0:jtag_uart_0\|Nios_jtag_uart_0_scfifo_w:the_Nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008698472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008698472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008698472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008698472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008698472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008698472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008698472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008698472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008698472 ""}  } { { "Nios/synthesis/submodules/Nios_jtag_uart_0.v" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_jtag_uart_0.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1654008698472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_1n21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_1n21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_1n21 " "Found entity 1: scfifo_1n21" {  } { { "db/scfifo_1n21.tdf" "" { Text "C:/Lab6/db/scfifo_1n21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654008698533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654008698533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_1n21 Nios_jtag_uart_0:jtag_uart_0\|Nios_jtag_uart_0_scfifo_w:the_Nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated " "Elaborating entity \"scfifo_1n21\" for hierarchy \"Nios_jtag_uart_0:jtag_uart_0\|Nios_jtag_uart_0_scfifo_w:the_Nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008698535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_8t21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_8t21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_8t21 " "Found entity 1: a_dpfifo_8t21" {  } { { "db/a_dpfifo_8t21.tdf" "" { Text "C:/Lab6/db/a_dpfifo_8t21.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654008698555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654008698555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_8t21 Nios_jtag_uart_0:jtag_uart_0\|Nios_jtag_uart_0_scfifo_w:the_Nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo " "Elaborating entity \"a_dpfifo_8t21\" for hierarchy \"Nios_jtag_uart_0:jtag_uart_0\|Nios_jtag_uart_0_scfifo_w:the_Nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\"" {  } { { "db/scfifo_1n21.tdf" "dpfifo" { Text "C:/Lab6/db/scfifo_1n21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008698557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Lab6/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654008698584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654008698584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf Nios_jtag_uart_0:jtag_uart_0\|Nios_jtag_uart_0_scfifo_w:the_Nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"Nios_jtag_uart_0:jtag_uart_0\|Nios_jtag_uart_0_scfifo_w:the_Nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_8t21.tdf" "fifo_state" { Text "C:/Lab6/db/a_dpfifo_8t21.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008698586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rj7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rj7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rj7 " "Found entity 1: cntr_rj7" {  } { { "db/cntr_rj7.tdf" "" { Text "C:/Lab6/db/cntr_rj7.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654008698657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654008698657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rj7 Nios_jtag_uart_0:jtag_uart_0\|Nios_jtag_uart_0_scfifo_w:the_Nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw " "Elaborating entity \"cntr_rj7\" for hierarchy \"Nios_jtag_uart_0:jtag_uart_0\|Nios_jtag_uart_0_scfifo_w:the_Nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Lab6/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008698659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_5h21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_5h21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_5h21 " "Found entity 1: dpram_5h21" {  } { { "db/dpram_5h21.tdf" "" { Text "C:/Lab6/db/dpram_5h21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654008698734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654008698734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_5h21 Nios_jtag_uart_0:jtag_uart_0\|Nios_jtag_uart_0_scfifo_w:the_Nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram " "Elaborating entity \"dpram_5h21\" for hierarchy \"Nios_jtag_uart_0:jtag_uart_0\|Nios_jtag_uart_0_scfifo_w:the_Nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\"" {  } { { "db/a_dpfifo_8t21.tdf" "FIFOram" { Text "C:/Lab6/db/a_dpfifo_8t21.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008698736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9tl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9tl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9tl1 " "Found entity 1: altsyncram_9tl1" {  } { { "db/altsyncram_9tl1.tdf" "" { Text "C:/Lab6/db/altsyncram_9tl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654008698802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654008698802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9tl1 Nios_jtag_uart_0:jtag_uart_0\|Nios_jtag_uart_0_scfifo_w:the_Nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2 " "Elaborating entity \"altsyncram_9tl1\" for hierarchy \"Nios_jtag_uart_0:jtag_uart_0\|Nios_jtag_uart_0_scfifo_w:the_Nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\"" {  } { { "db/dpram_5h21.tdf" "altsyncram2" { Text "C:/Lab6/db/dpram_5h21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008698805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fjb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fjb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fjb " "Found entity 1: cntr_fjb" {  } { { "db/cntr_fjb.tdf" "" { Text "C:/Lab6/db/cntr_fjb.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654008698868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654008698868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fjb Nios_jtag_uart_0:jtag_uart_0\|Nios_jtag_uart_0_scfifo_w:the_Nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count " "Elaborating entity \"cntr_fjb\" for hierarchy \"Nios_jtag_uart_0:jtag_uart_0\|Nios_jtag_uart_0_scfifo_w:the_Nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count\"" {  } { { "db/a_dpfifo_8t21.tdf" "rd_ptr_count" { Text "C:/Lab6/db/a_dpfifo_8t21.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008698870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_jtag_uart_0_scfifo_r Nios_jtag_uart_0:jtag_uart_0\|Nios_jtag_uart_0_scfifo_r:the_Nios_jtag_uart_0_scfifo_r " "Elaborating entity \"Nios_jtag_uart_0_scfifo_r\" for hierarchy \"Nios_jtag_uart_0:jtag_uart_0\|Nios_jtag_uart_0_scfifo_r:the_Nios_jtag_uart_0_scfifo_r\"" {  } { { "Nios/synthesis/submodules/Nios_jtag_uart_0.v" "the_Nios_jtag_uart_0_scfifo_r" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_jtag_uart_0.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008698885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic Nios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Nios_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"Nios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Nios_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "Nios/synthesis/submodules/Nios_jtag_uart_0.v" "Nios_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_jtag_uart_0.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008699003 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Nios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Nios_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"Nios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Nios_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "Nios/synthesis/submodules/Nios_jtag_uart_0.v" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_jtag_uart_0.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654008699012 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Nios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Nios_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"Nios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Nios_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008699012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008699012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008699012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008699012 ""}  } { { "Nios/synthesis/submodules/Nios_jtag_uart_0.v" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_jtag_uart_0.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1654008699012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_PIN_ENTRADA Nios_PIN_ENTRADA:pin_entrada " "Elaborating entity \"Nios_PIN_ENTRADA\" for hierarchy \"Nios_PIN_ENTRADA:pin_entrada\"" {  } { { "Nios/synthesis/Nios.vhd" "pin_entrada" { Text "C:/Lab6/Nios/synthesis/Nios.vhd" 1646 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008699024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_PIN_SAIDA Nios_PIN_SAIDA:pin_saida " "Elaborating entity \"Nios_PIN_SAIDA\" for hierarchy \"Nios_PIN_SAIDA:pin_saida\"" {  } { { "Nios/synthesis/Nios.vhd" "pin_saida" { Text "C:/Lab6/Nios/synthesis/Nios.vhd" 1655 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008699033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_sysid_qsys_0 Nios_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"Nios_sysid_qsys_0\" for hierarchy \"Nios_sysid_qsys_0:sysid_qsys_0\"" {  } { { "Nios/synthesis/Nios.vhd" "sysid_qsys_0" { Text "C:/Lab6/Nios/synthesis/Nios.vhd" 1667 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008699044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_instruction_master_translator nios_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator " "Elaborating entity \"nios_nios2_qsys_0_instruction_master_translator\" for hierarchy \"nios_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator\"" {  } { { "Nios/synthesis/Nios.vhd" "nios2_qsys_0_instruction_master_translator" { Text "C:/Lab6/Nios/synthesis/Nios.vhd" 1675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008699054 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_readdatavalid nios_nios2_qsys_0_instruction_master_translator.vhd(61) " "VHDL Signal Declaration warning at nios_nios2_qsys_0_instruction_master_translator.vhd(61): used implicit default value for signal \"av_readdatavalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_nios2_qsys_0_instruction_master_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1654008699063 "|Nios|nios_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response nios_nios2_qsys_0_instruction_master_translator.vhd(62) " "VHDL Signal Declaration warning at nios_nios2_qsys_0_instruction_master_translator.vhd(62): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_nios2_qsys_0_instruction_master_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1654008699063 "|Nios|nios_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid nios_nios2_qsys_0_instruction_master_translator.vhd(66) " "VHDL Signal Declaration warning at nios_nios2_qsys_0_instruction_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_nios2_qsys_0_instruction_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1654008699063 "|Nios|nios_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken nios_nios2_qsys_0_instruction_master_translator.vhd(67) " "VHDL Signal Declaration warning at nios_nios2_qsys_0_instruction_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_nios2_qsys_0_instruction_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1654008699063 "|Nios|nios_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest nios_nios2_qsys_0_instruction_master_translator.vhd(69) " "VHDL Signal Declaration warning at nios_nios2_qsys_0_instruction_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_nios2_qsys_0_instruction_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1654008699063 "|Nios|nios_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator\"" {  } { { "Nios/synthesis/nios_nios2_qsys_0_instruction_master_translator.vhd" "nios2_qsys_0_instruction_master_translator" { Text "C:/Lab6/Nios/synthesis/nios_nios2_qsys_0_instruction_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008699066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_data_master_translator nios_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator " "Elaborating entity \"nios_nios2_qsys_0_data_master_translator\" for hierarchy \"nios_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator\"" {  } { { "Nios/synthesis/Nios.vhd" "nios2_qsys_0_data_master_translator" { Text "C:/Lab6/Nios/synthesis/Nios.vhd" 1739 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008699083 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_readdatavalid nios_nios2_qsys_0_data_master_translator.vhd(63) " "VHDL Signal Declaration warning at nios_nios2_qsys_0_data_master_translator.vhd(63): used implicit default value for signal \"av_readdatavalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_nios2_qsys_0_data_master_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_nios2_qsys_0_data_master_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1654008699095 "|Nios|nios_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response nios_nios2_qsys_0_data_master_translator.vhd(64) " "VHDL Signal Declaration warning at nios_nios2_qsys_0_data_master_translator.vhd(64): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_nios2_qsys_0_data_master_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_nios2_qsys_0_data_master_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1654008699095 "|Nios|nios_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid nios_nios2_qsys_0_data_master_translator.vhd(66) " "VHDL Signal Declaration warning at nios_nios2_qsys_0_data_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_nios2_qsys_0_data_master_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_nios2_qsys_0_data_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1654008699095 "|Nios|nios_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken nios_nios2_qsys_0_data_master_translator.vhd(67) " "VHDL Signal Declaration warning at nios_nios2_qsys_0_data_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_nios2_qsys_0_data_master_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_nios2_qsys_0_data_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1654008699095 "|Nios|nios_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest nios_nios2_qsys_0_data_master_translator.vhd(69) " "VHDL Signal Declaration warning at nios_nios2_qsys_0_data_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_nios2_qsys_0_data_master_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_nios2_qsys_0_data_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1654008699095 "|Nios|nios_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator\"" {  } { { "Nios/synthesis/nios_nios2_qsys_0_data_master_translator.vhd" "nios2_qsys_0_data_master_translator" { Text "C:/Lab6/Nios/synthesis/nios_nios2_qsys_0_data_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008699097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_jtag_debug_module_translator nios_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator " "Elaborating entity \"nios_nios2_qsys_0_jtag_debug_module_translator\" for hierarchy \"nios_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator\"" {  } { { "Nios/synthesis/Nios.vhd" "nios2_qsys_0_jtag_debug_module_translator" { Text "C:/Lab6/Nios/synthesis/Nios.vhd" 1803 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008699113 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer nios_nios2_qsys_0_jtag_debug_module_translator.vhd(59) " "VHDL Signal Declaration warning at nios_nios2_qsys_0_jtag_debug_module_translator.vhd(59): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1654008699123 "|Nios|nios_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer nios_nios2_qsys_0_jtag_debug_module_translator.vhd(60) " "VHDL Signal Declaration warning at nios_nios2_qsys_0_jtag_debug_module_translator.vhd(60): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1654008699123 "|Nios|nios_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount nios_nios2_qsys_0_jtag_debug_module_translator.vhd(61) " "VHDL Signal Declaration warning at nios_nios2_qsys_0_jtag_debug_module_translator.vhd(61): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1654008699123 "|Nios|nios_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect nios_nios2_qsys_0_jtag_debug_module_translator.vhd(62) " "VHDL Signal Declaration warning at nios_nios2_qsys_0_jtag_debug_module_translator.vhd(62): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1654008699123 "|Nios|nios_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken nios_nios2_qsys_0_jtag_debug_module_translator.vhd(63) " "VHDL Signal Declaration warning at nios_nios2_qsys_0_jtag_debug_module_translator.vhd(63): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1654008699123 "|Nios|nios_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock nios_nios2_qsys_0_jtag_debug_module_translator.vhd(64) " "VHDL Signal Declaration warning at nios_nios2_qsys_0_jtag_debug_module_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1654008699124 "|Nios|nios_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable nios_nios2_qsys_0_jtag_debug_module_translator.vhd(65) " "VHDL Signal Declaration warning at nios_nios2_qsys_0_jtag_debug_module_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1654008699124 "|Nios|nios_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable nios_nios2_qsys_0_jtag_debug_module_translator.vhd(68) " "VHDL Signal Declaration warning at nios_nios2_qsys_0_jtag_debug_module_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1654008699124 "|Nios|nios_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest nios_nios2_qsys_0_jtag_debug_module_translator.vhd(69) " "VHDL Signal Declaration warning at nios_nios2_qsys_0_jtag_debug_module_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1654008699124 "|Nios|nios_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response nios_nios2_qsys_0_jtag_debug_module_translator.vhd(72) " "VHDL Signal Declaration warning at nios_nios2_qsys_0_jtag_debug_module_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1654008699124 "|Nios|nios_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid nios_nios2_qsys_0_jtag_debug_module_translator.vhd(74) " "VHDL Signal Declaration warning at nios_nios2_qsys_0_jtag_debug_module_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1654008699124 "|Nios|nios_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator\"" {  } { { "Nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" "nios2_qsys_0_jtag_debug_module_translator" { Text "C:/Lab6/Nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008699126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sysid_qsys_0_control_slave_translator nios_sysid_qsys_0_control_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"nios_sysid_qsys_0_control_slave_translator\" for hierarchy \"nios_sysid_qsys_0_control_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "Nios/synthesis/Nios.vhd" "sysid_qsys_0_control_slave_translator" { Text "C:/Lab6/Nios/synthesis/Nios.vhd" 1871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008699138 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer nios_sysid_qsys_0_control_slave_translator.vhd(53) " "VHDL Signal Declaration warning at nios_sysid_qsys_0_control_slave_translator.vhd(53): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" 53 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1654008699150 "|Nios|nios_sysid_qsys_0_control_slave_translator:sysid_qsys_0_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer nios_sysid_qsys_0_control_slave_translator.vhd(54) " "VHDL Signal Declaration warning at nios_sysid_qsys_0_control_slave_translator.vhd(54): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" 54 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1654008699150 "|Nios|nios_sysid_qsys_0_control_slave_translator:sysid_qsys_0_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount nios_sysid_qsys_0_control_slave_translator.vhd(55) " "VHDL Signal Declaration warning at nios_sysid_qsys_0_control_slave_translator.vhd(55): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1654008699150 "|Nios|nios_sysid_qsys_0_control_slave_translator:sysid_qsys_0_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable nios_sysid_qsys_0_control_slave_translator.vhd(56) " "VHDL Signal Declaration warning at nios_sysid_qsys_0_control_slave_translator.vhd(56): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1654008699150 "|Nios|nios_sysid_qsys_0_control_slave_translator:sysid_qsys_0_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect nios_sysid_qsys_0_control_slave_translator.vhd(57) " "VHDL Signal Declaration warning at nios_sysid_qsys_0_control_slave_translator.vhd(57): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1654008699150 "|Nios|nios_sysid_qsys_0_control_slave_translator:sysid_qsys_0_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken nios_sysid_qsys_0_control_slave_translator.vhd(58) " "VHDL Signal Declaration warning at nios_sysid_qsys_0_control_slave_translator.vhd(58): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1654008699151 "|Nios|nios_sysid_qsys_0_control_slave_translator:sysid_qsys_0_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess nios_sysid_qsys_0_control_slave_translator.vhd(59) " "VHDL Signal Declaration warning at nios_sysid_qsys_0_control_slave_translator.vhd(59): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1654008699151 "|Nios|nios_sysid_qsys_0_control_slave_translator:sysid_qsys_0_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock nios_sysid_qsys_0_control_slave_translator.vhd(60) " "VHDL Signal Declaration warning at nios_sysid_qsys_0_control_slave_translator.vhd(60): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1654008699151 "|Nios|nios_sysid_qsys_0_control_slave_translator:sysid_qsys_0_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable nios_sysid_qsys_0_control_slave_translator.vhd(61) " "VHDL Signal Declaration warning at nios_sysid_qsys_0_control_slave_translator.vhd(61): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1654008699151 "|Nios|nios_sysid_qsys_0_control_slave_translator:sysid_qsys_0_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read nios_sysid_qsys_0_control_slave_translator.vhd(62) " "VHDL Signal Declaration warning at nios_sysid_qsys_0_control_slave_translator.vhd(62): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1654008699151 "|Nios|nios_sysid_qsys_0_control_slave_translator:sysid_qsys_0_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_write nios_sysid_qsys_0_control_slave_translator.vhd(66) " "VHDL Signal Declaration warning at nios_sysid_qsys_0_control_slave_translator.vhd(66): used implicit default value for signal \"av_write\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1654008699151 "|Nios|nios_sysid_qsys_0_control_slave_translator:sysid_qsys_0_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable nios_sysid_qsys_0_control_slave_translator.vhd(67) " "VHDL Signal Declaration warning at nios_sysid_qsys_0_control_slave_translator.vhd(67): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1654008699151 "|Nios|nios_sysid_qsys_0_control_slave_translator:sysid_qsys_0_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writedata nios_sysid_qsys_0_control_slave_translator.vhd(68) " "VHDL Signal Declaration warning at nios_sysid_qsys_0_control_slave_translator.vhd(68): used implicit default value for signal \"av_writedata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1654008699151 "|Nios|nios_sysid_qsys_0_control_slave_translator:sysid_qsys_0_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest nios_sysid_qsys_0_control_slave_translator.vhd(69) " "VHDL Signal Declaration warning at nios_sysid_qsys_0_control_slave_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1654008699151 "|Nios|nios_sysid_qsys_0_control_slave_translator:sysid_qsys_0_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response nios_sysid_qsys_0_control_slave_translator.vhd(72) " "VHDL Signal Declaration warning at nios_sysid_qsys_0_control_slave_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1654008699151 "|Nios|nios_sysid_qsys_0_control_slave_translator:sysid_qsys_0_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid nios_sysid_qsys_0_control_slave_translator.vhd(74) " "VHDL Signal Declaration warning at nios_sysid_qsys_0_control_slave_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1654008699151 "|Nios|nios_sysid_qsys_0_control_slave_translator:sysid_qsys_0_control_slave_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_sysid_qsys_0_control_slave_translator:sysid_qsys_0_control_slave_translator\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_sysid_qsys_0_control_slave_translator:sysid_qsys_0_control_slave_translator\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "Nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" "sysid_qsys_0_control_slave_translator" { Text "C:/Lab6/Nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008699154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_pin_saida_s1_translator nios_pin_saida_s1_translator:pin_saida_s1_translator " "Elaborating entity \"nios_pin_saida_s1_translator\" for hierarchy \"nios_pin_saida_s1_translator:pin_saida_s1_translator\"" {  } { { "Nios/synthesis/Nios.vhd" "pin_saida_s1_translator" { Text "C:/Lab6/Nios/synthesis/Nios.vhd" 1939 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008699167 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer nios_pin_saida_s1_translator.vhd(56) " "VHDL Signal Declaration warning at nios_pin_saida_s1_translator.vhd(56): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_pin_saida_s1_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_pin_saida_s1_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1654008699175 "|Nios|nios_pin_saida_s1_translator:pin_saida_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer nios_pin_saida_s1_translator.vhd(57) " "VHDL Signal Declaration warning at nios_pin_saida_s1_translator.vhd(57): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_pin_saida_s1_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_pin_saida_s1_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1654008699175 "|Nios|nios_pin_saida_s1_translator:pin_saida_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount nios_pin_saida_s1_translator.vhd(58) " "VHDL Signal Declaration warning at nios_pin_saida_s1_translator.vhd(58): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_pin_saida_s1_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_pin_saida_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1654008699175 "|Nios|nios_pin_saida_s1_translator:pin_saida_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable nios_pin_saida_s1_translator.vhd(59) " "VHDL Signal Declaration warning at nios_pin_saida_s1_translator.vhd(59): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_pin_saida_s1_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_pin_saida_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1654008699175 "|Nios|nios_pin_saida_s1_translator:pin_saida_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken nios_pin_saida_s1_translator.vhd(60) " "VHDL Signal Declaration warning at nios_pin_saida_s1_translator.vhd(60): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_pin_saida_s1_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_pin_saida_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1654008699175 "|Nios|nios_pin_saida_s1_translator:pin_saida_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess nios_pin_saida_s1_translator.vhd(61) " "VHDL Signal Declaration warning at nios_pin_saida_s1_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_pin_saida_s1_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_pin_saida_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1654008699176 "|Nios|nios_pin_saida_s1_translator:pin_saida_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock nios_pin_saida_s1_translator.vhd(62) " "VHDL Signal Declaration warning at nios_pin_saida_s1_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_pin_saida_s1_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_pin_saida_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1654008699176 "|Nios|nios_pin_saida_s1_translator:pin_saida_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable nios_pin_saida_s1_translator.vhd(63) " "VHDL Signal Declaration warning at nios_pin_saida_s1_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_pin_saida_s1_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_pin_saida_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1654008699176 "|Nios|nios_pin_saida_s1_translator:pin_saida_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read nios_pin_saida_s1_translator.vhd(64) " "VHDL Signal Declaration warning at nios_pin_saida_s1_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_pin_saida_s1_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_pin_saida_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1654008699176 "|Nios|nios_pin_saida_s1_translator:pin_saida_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable nios_pin_saida_s1_translator.vhd(68) " "VHDL Signal Declaration warning at nios_pin_saida_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_pin_saida_s1_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_pin_saida_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1654008699176 "|Nios|nios_pin_saida_s1_translator:pin_saida_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest nios_pin_saida_s1_translator.vhd(69) " "VHDL Signal Declaration warning at nios_pin_saida_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_pin_saida_s1_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_pin_saida_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1654008699176 "|Nios|nios_pin_saida_s1_translator:pin_saida_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response nios_pin_saida_s1_translator.vhd(72) " "VHDL Signal Declaration warning at nios_pin_saida_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_pin_saida_s1_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_pin_saida_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1654008699176 "|Nios|nios_pin_saida_s1_translator:pin_saida_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid nios_pin_saida_s1_translator.vhd(74) " "VHDL Signal Declaration warning at nios_pin_saida_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_pin_saida_s1_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_pin_saida_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1654008699176 "|Nios|nios_pin_saida_s1_translator:pin_saida_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_pin_saida_s1_translator:pin_saida_s1_translator\|altera_merlin_slave_translator:pin_saida_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_pin_saida_s1_translator:pin_saida_s1_translator\|altera_merlin_slave_translator:pin_saida_s1_translator\"" {  } { { "Nios/synthesis/nios_pin_saida_s1_translator.vhd" "pin_saida_s1_translator" { Text "C:/Lab6/Nios/synthesis/nios_pin_saida_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008699178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_pin_entrada_s1_translator nios_pin_entrada_s1_translator:pin_entrada_s1_translator " "Elaborating entity \"nios_pin_entrada_s1_translator\" for hierarchy \"nios_pin_entrada_s1_translator:pin_entrada_s1_translator\"" {  } { { "Nios/synthesis/Nios.vhd" "pin_entrada_s1_translator" { Text "C:/Lab6/Nios/synthesis/Nios.vhd" 2007 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008699193 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer nios_pin_entrada_s1_translator.vhd(53) " "VHDL Signal Declaration warning at nios_pin_entrada_s1_translator.vhd(53): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_pin_entrada_s1_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_pin_entrada_s1_translator.vhd" 53 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1654008699204 "|Nios|nios_pin_entrada_s1_translator:pin_entrada_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer nios_pin_entrada_s1_translator.vhd(54) " "VHDL Signal Declaration warning at nios_pin_entrada_s1_translator.vhd(54): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_pin_entrada_s1_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_pin_entrada_s1_translator.vhd" 54 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1654008699204 "|Nios|nios_pin_entrada_s1_translator:pin_entrada_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount nios_pin_entrada_s1_translator.vhd(55) " "VHDL Signal Declaration warning at nios_pin_entrada_s1_translator.vhd(55): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_pin_entrada_s1_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_pin_entrada_s1_translator.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1654008699204 "|Nios|nios_pin_entrada_s1_translator:pin_entrada_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable nios_pin_entrada_s1_translator.vhd(56) " "VHDL Signal Declaration warning at nios_pin_entrada_s1_translator.vhd(56): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_pin_entrada_s1_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_pin_entrada_s1_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1654008699204 "|Nios|nios_pin_entrada_s1_translator:pin_entrada_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect nios_pin_entrada_s1_translator.vhd(57) " "VHDL Signal Declaration warning at nios_pin_entrada_s1_translator.vhd(57): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_pin_entrada_s1_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_pin_entrada_s1_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1654008699204 "|Nios|nios_pin_entrada_s1_translator:pin_entrada_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken nios_pin_entrada_s1_translator.vhd(58) " "VHDL Signal Declaration warning at nios_pin_entrada_s1_translator.vhd(58): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_pin_entrada_s1_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_pin_entrada_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1654008699204 "|Nios|nios_pin_entrada_s1_translator:pin_entrada_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess nios_pin_entrada_s1_translator.vhd(59) " "VHDL Signal Declaration warning at nios_pin_entrada_s1_translator.vhd(59): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_pin_entrada_s1_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_pin_entrada_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1654008699204 "|Nios|nios_pin_entrada_s1_translator:pin_entrada_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock nios_pin_entrada_s1_translator.vhd(60) " "VHDL Signal Declaration warning at nios_pin_entrada_s1_translator.vhd(60): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_pin_entrada_s1_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_pin_entrada_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1654008699204 "|Nios|nios_pin_entrada_s1_translator:pin_entrada_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable nios_pin_entrada_s1_translator.vhd(61) " "VHDL Signal Declaration warning at nios_pin_entrada_s1_translator.vhd(61): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_pin_entrada_s1_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_pin_entrada_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1654008699205 "|Nios|nios_pin_entrada_s1_translator:pin_entrada_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read nios_pin_entrada_s1_translator.vhd(62) " "VHDL Signal Declaration warning at nios_pin_entrada_s1_translator.vhd(62): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_pin_entrada_s1_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_pin_entrada_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1654008699205 "|Nios|nios_pin_entrada_s1_translator:pin_entrada_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_write nios_pin_entrada_s1_translator.vhd(66) " "VHDL Signal Declaration warning at nios_pin_entrada_s1_translator.vhd(66): used implicit default value for signal \"av_write\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_pin_entrada_s1_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_pin_entrada_s1_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1654008699205 "|Nios|nios_pin_entrada_s1_translator:pin_entrada_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable nios_pin_entrada_s1_translator.vhd(67) " "VHDL Signal Declaration warning at nios_pin_entrada_s1_translator.vhd(67): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_pin_entrada_s1_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_pin_entrada_s1_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1654008699205 "|Nios|nios_pin_entrada_s1_translator:pin_entrada_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writedata nios_pin_entrada_s1_translator.vhd(68) " "VHDL Signal Declaration warning at nios_pin_entrada_s1_translator.vhd(68): used implicit default value for signal \"av_writedata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_pin_entrada_s1_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_pin_entrada_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1654008699205 "|Nios|nios_pin_entrada_s1_translator:pin_entrada_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest nios_pin_entrada_s1_translator.vhd(69) " "VHDL Signal Declaration warning at nios_pin_entrada_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_pin_entrada_s1_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_pin_entrada_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1654008699205 "|Nios|nios_pin_entrada_s1_translator:pin_entrada_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response nios_pin_entrada_s1_translator.vhd(72) " "VHDL Signal Declaration warning at nios_pin_entrada_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_pin_entrada_s1_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_pin_entrada_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1654008699205 "|Nios|nios_pin_entrada_s1_translator:pin_entrada_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid nios_pin_entrada_s1_translator.vhd(74) " "VHDL Signal Declaration warning at nios_pin_entrada_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_pin_entrada_s1_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_pin_entrada_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1654008699205 "|Nios|nios_pin_entrada_s1_translator:pin_entrada_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_jtag_uart_0_avalon_jtag_slave_translator nios_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"nios_jtag_uart_0_avalon_jtag_slave_translator\" for hierarchy \"nios_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "Nios/synthesis/Nios.vhd" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Lab6/Nios/synthesis/Nios.vhd" 2075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008699210 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer nios_jtag_uart_0_avalon_jtag_slave_translator.vhd(58) " "VHDL Signal Declaration warning at nios_jtag_uart_0_avalon_jtag_slave_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_jtag_uart_0_avalon_jtag_slave_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1654008699300 "|Nios|nios_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer nios_jtag_uart_0_avalon_jtag_slave_translator.vhd(59) " "VHDL Signal Declaration warning at nios_jtag_uart_0_avalon_jtag_slave_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_jtag_uart_0_avalon_jtag_slave_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1654008699300 "|Nios|nios_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount nios_jtag_uart_0_avalon_jtag_slave_translator.vhd(60) " "VHDL Signal Declaration warning at nios_jtag_uart_0_avalon_jtag_slave_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_jtag_uart_0_avalon_jtag_slave_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1654008699300 "|Nios|nios_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable nios_jtag_uart_0_avalon_jtag_slave_translator.vhd(61) " "VHDL Signal Declaration warning at nios_jtag_uart_0_avalon_jtag_slave_translator.vhd(61): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_jtag_uart_0_avalon_jtag_slave_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1654008699300 "|Nios|nios_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken nios_jtag_uart_0_avalon_jtag_slave_translator.vhd(62) " "VHDL Signal Declaration warning at nios_jtag_uart_0_avalon_jtag_slave_translator.vhd(62): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_jtag_uart_0_avalon_jtag_slave_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1654008699300 "|Nios|nios_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess nios_jtag_uart_0_avalon_jtag_slave_translator.vhd(63) " "VHDL Signal Declaration warning at nios_jtag_uart_0_avalon_jtag_slave_translator.vhd(63): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_jtag_uart_0_avalon_jtag_slave_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1654008699300 "|Nios|nios_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock nios_jtag_uart_0_avalon_jtag_slave_translator.vhd(64) " "VHDL Signal Declaration warning at nios_jtag_uart_0_avalon_jtag_slave_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_jtag_uart_0_avalon_jtag_slave_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1654008699300 "|Nios|nios_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable nios_jtag_uart_0_avalon_jtag_slave_translator.vhd(65) " "VHDL Signal Declaration warning at nios_jtag_uart_0_avalon_jtag_slave_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_jtag_uart_0_avalon_jtag_slave_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1654008699300 "|Nios|nios_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable nios_jtag_uart_0_avalon_jtag_slave_translator.vhd(68) " "VHDL Signal Declaration warning at nios_jtag_uart_0_avalon_jtag_slave_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_jtag_uart_0_avalon_jtag_slave_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1654008699301 "|Nios|nios_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest nios_jtag_uart_0_avalon_jtag_slave_translator.vhd(69) " "VHDL Signal Declaration warning at nios_jtag_uart_0_avalon_jtag_slave_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_jtag_uart_0_avalon_jtag_slave_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1654008699301 "|Nios|nios_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response nios_jtag_uart_0_avalon_jtag_slave_translator.vhd(72) " "VHDL Signal Declaration warning at nios_jtag_uart_0_avalon_jtag_slave_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_jtag_uart_0_avalon_jtag_slave_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1654008699301 "|Nios|nios_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid nios_jtag_uart_0_avalon_jtag_slave_translator.vhd(74) " "VHDL Signal Declaration warning at nios_jtag_uart_0_avalon_jtag_slave_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_jtag_uart_0_avalon_jtag_slave_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1654008699301 "|Nios|nios_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "Nios/synthesis/nios_jtag_uart_0_avalon_jtag_slave_translator.vhd" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Lab6/Nios/synthesis/nios_jtag_uart_0_avalon_jtag_slave_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008699303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_onchip_memory2_0_s1_translator nios_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"nios_onchip_memory2_0_s1_translator\" for hierarchy \"nios_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator\"" {  } { { "Nios/synthesis/Nios.vhd" "onchip_memory2_0_s1_translator" { Text "C:/Lab6/Nios/synthesis/Nios.vhd" 2143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008699315 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer nios_onchip_memory2_0_s1_translator.vhd(58) " "VHDL Signal Declaration warning at nios_onchip_memory2_0_s1_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1654008699325 "|Nios|nios_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer nios_onchip_memory2_0_s1_translator.vhd(59) " "VHDL Signal Declaration warning at nios_onchip_memory2_0_s1_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1654008699325 "|Nios|nios_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount nios_onchip_memory2_0_s1_translator.vhd(60) " "VHDL Signal Declaration warning at nios_onchip_memory2_0_s1_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1654008699325 "|Nios|nios_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess nios_onchip_memory2_0_s1_translator.vhd(61) " "VHDL Signal Declaration warning at nios_onchip_memory2_0_s1_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1654008699325 "|Nios|nios_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock nios_onchip_memory2_0_s1_translator.vhd(62) " "VHDL Signal Declaration warning at nios_onchip_memory2_0_s1_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1654008699325 "|Nios|nios_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable nios_onchip_memory2_0_s1_translator.vhd(63) " "VHDL Signal Declaration warning at nios_onchip_memory2_0_s1_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1654008699326 "|Nios|nios_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read nios_onchip_memory2_0_s1_translator.vhd(64) " "VHDL Signal Declaration warning at nios_onchip_memory2_0_s1_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1654008699326 "|Nios|nios_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable nios_onchip_memory2_0_s1_translator.vhd(68) " "VHDL Signal Declaration warning at nios_onchip_memory2_0_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1654008699326 "|Nios|nios_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest nios_onchip_memory2_0_s1_translator.vhd(69) " "VHDL Signal Declaration warning at nios_onchip_memory2_0_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1654008699326 "|Nios|nios_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response nios_onchip_memory2_0_s1_translator.vhd(72) " "VHDL Signal Declaration warning at nios_onchip_memory2_0_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1654008699326 "|Nios|nios_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid nios_onchip_memory2_0_s1_translator.vhd(74) " "VHDL Signal Declaration warning at nios_onchip_memory2_0_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1654008699326 "|Nios|nios_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "Nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" "onchip_memory2_0_s1_translator" { Text "C:/Lab6/Nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008699328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "Nios/synthesis/Nios.vhd" "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent" { Text "C:/Lab6/Nios/synthesis/Nios.vhd" 2211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008699342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "Nios/synthesis/Nios.vhd" "nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent" { Text "C:/Lab6/Nios/synthesis/Nios.vhd" 2293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008699355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "Nios/synthesis/Nios.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "C:/Lab6/Nios/synthesis/Nios.vhd" 2375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008699365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Nios/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Lab6/Nios/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008699376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "Nios/synthesis/Nios.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Lab6/Nios/synthesis/Nios.vhd" 2458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008699390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_addr_router Nios_addr_router:addr_router " "Elaborating entity \"Nios_addr_router\" for hierarchy \"Nios_addr_router:addr_router\"" {  } { { "Nios/synthesis/Nios.vhd" "addr_router" { Text "C:/Lab6/Nios/synthesis/Nios.vhd" 3131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008699429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_addr_router_default_decode Nios_addr_router:addr_router\|Nios_addr_router_default_decode:the_default_decode " "Elaborating entity \"Nios_addr_router_default_decode\" for hierarchy \"Nios_addr_router:addr_router\|Nios_addr_router_default_decode:the_default_decode\"" {  } { { "Nios/synthesis/submodules/Nios_addr_router.sv" "the_default_decode" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_addr_router.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008699440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_id_router Nios_id_router:id_router " "Elaborating entity \"Nios_id_router\" for hierarchy \"Nios_id_router:id_router\"" {  } { { "Nios/synthesis/Nios.vhd" "id_router" { Text "C:/Lab6/Nios/synthesis/Nios.vhd" 3165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008699454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_id_router_default_decode Nios_id_router:id_router\|Nios_id_router_default_decode:the_default_decode " "Elaborating entity \"Nios_id_router_default_decode\" for hierarchy \"Nios_id_router:id_router\|Nios_id_router_default_decode:the_default_decode\"" {  } { { "Nios/synthesis/submodules/Nios_id_router.sv" "the_default_decode" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008699463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller\"" {  } { { "Nios/synthesis/Nios.vhd" "rst_controller" { Text "C:/Lab6/Nios/synthesis/Nios.vhd" 3267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008699488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "Nios/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Lab6/Nios/synthesis/submodules/altera_reset_controller.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008699498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_cmd_xbar_demux Nios_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"Nios_cmd_xbar_demux\" for hierarchy \"Nios_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "Nios/synthesis/Nios.vhd" "cmd_xbar_demux" { Text "C:/Lab6/Nios/synthesis/Nios.vhd" 3296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008699508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_cmd_xbar_mux Nios_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"Nios_cmd_xbar_mux\" for hierarchy \"Nios_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "Nios/synthesis/Nios.vhd" "cmd_xbar_mux" { Text "C:/Lab6/Nios/synthesis/Nios.vhd" 3392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008699520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Nios_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Nios_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Nios/synthesis/submodules/Nios_cmd_xbar_mux.sv" "arb" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008699531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Nios_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Nios_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Nios/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Lab6/Nios/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008699542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_rsp_xbar_demux Nios_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"Nios_rsp_xbar_demux\" for hierarchy \"Nios_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "Nios/synthesis/Nios.vhd" "rsp_xbar_demux" { Text "C:/Lab6/Nios/synthesis/Nios.vhd" 3536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008699573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_rsp_xbar_mux Nios_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"Nios_rsp_xbar_mux\" for hierarchy \"Nios_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "Nios/synthesis/Nios.vhd" "rsp_xbar_mux" { Text "C:/Lab6/Nios/synthesis/Nios.vhd" 3680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008699589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Nios_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Nios_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Nios/synthesis/submodules/Nios_rsp_xbar_mux.sv" "arb" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_rsp_xbar_mux.sv" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008699601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Nios_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Nios_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Nios/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Lab6/Nios/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008699611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_irq_mapper Nios_irq_mapper:irq_mapper " "Elaborating entity \"Nios_irq_mapper\" for hierarchy \"Nios_irq_mapper:irq_mapper\"" {  } { { "Nios/synthesis/Nios.vhd" "irq_mapper" { Text "C:/Lab6/Nios/synthesis/Nios.vhd" 3776 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654008699625 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1654008702775 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0.v" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0.v" 3167 -1 0 } } { "Nios/synthesis/submodules/Nios_nios2_qsys_0.v" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0.v" 4133 -1 0 } } { "Nios/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Lab6/Nios/synthesis/submodules/altera_merlin_master_agent.sv" 276 -1 0 } } { "Nios/synthesis/submodules/Nios_jtag_uart_0.v" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_jtag_uart_0.v" 348 -1 0 } } { "Nios/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Lab6/Nios/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "Nios/synthesis/submodules/Nios_nios2_qsys_0.v" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0.v" 3740 -1 0 } } { "Nios/synthesis/submodules/Nios_jtag_uart_0.v" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_jtag_uart_0.v" 393 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "Nios/synthesis/submodules/Nios_nios2_qsys_0.v" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0.v" 599 -1 0 } } { "Nios/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Lab6/Nios/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1654008702894 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1654008702894 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1654008704582 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Lab6/output_files/Nios.map.smsg " "Generated suppressed messages file C:/Lab6/output_files/Nios.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1654008704859 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1654008705452 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654008705452 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2065 " "Implemented 2065 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1654008705819 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1654008705819 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1909 " "Implemented 1909 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1654008705819 ""} { "Info" "ICUT_CUT_TM_RAMS" "144 " "Implemented 144 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1654008705819 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1654008705819 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 95 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 95 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4723 " "Peak virtual memory: 4723 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1654008705877 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 31 11:51:45 2022 " "Processing ended: Tue May 31 11:51:45 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1654008705877 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1654008705877 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1654008705877 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1654008705877 ""}
