Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Jun  6 15:33:18 2025
| Host         : DESKTOP-HEQPM12 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule      Severity  Description                                  Violations  
--------  --------  -------------------------------------------  ----------  
ULMTCS-1  Warning   Control Sets use limits recommend reduction  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.438        0.000                      0                73745        0.027        0.000                      0                73745        9.020        0.000                       0                 36792  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.438        0.000                      0                72435        0.027        0.000                      0                72435        9.020        0.000                       0                 36792  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               6.644        0.000                      0                 1310        1.729        0.000                      0                 1310  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.438ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.438ns  (required time - arrival time)
  Source:                 design_1_i/PE_array_0/inst/PE_num[13].pe/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[2][23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.906ns  (logic 6.180ns (34.514%)  route 11.726ns (65.486%))
  Logic Levels:           18  (CARRY4=7 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.785ns = ( 22.785 - 20.000 ) 
    Source Clock Delay      (SCD):    3.204ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36792, routed)       1.910     3.204    design_1_i/PE_array_0/inst/PE_num[13].pe/clk
    SLICE_X87Y112        FDRE                                         r  design_1_i/PE_array_0/inst/PE_num[13].pe/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y112        FDRE (Prop_fdre_C_Q)         0.456     3.660 r  design_1_i/PE_array_0/inst/PE_num[13].pe/counter_reg[1]/Q
                         net (fo=67, routed)          2.020     5.680    design_1_i/PE_array_0/inst/PE_num[13].pe/counter_reg_n_0_[1]
    SLICE_X94Y137        LUT4 (Prop_lut4_I1_O)        0.152     5.832 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][3]_i_126__5/O
                         net (fo=96, routed)          1.527     7.358    design_1_i/PE_array_0/inst/PE_num[13].pe/p_1_out[1]
    SLICE_X110Y147       LUT6 (Prop_lut6_I2_O)        0.348     7.706 f  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][3]_i_158__5/O
                         net (fo=1, routed)           0.000     7.706    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][3]_i_158__5_n_0
    SLICE_X110Y147       MUXF7 (Prop_muxf7_I1_O)      0.217     7.923 f  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][3]_i_103__2/O
                         net (fo=1, routed)           0.997     8.920    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][3]_i_103__2_n_0
    SLICE_X104Y146       LUT6 (Prop_lut6_I1_O)        0.299     9.219 f  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][3]_i_54__5/O
                         net (fo=1, routed)           0.000     9.219    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][3]_i_54__5_n_0
    SLICE_X104Y146       MUXF7 (Prop_muxf7_I1_O)      0.214     9.433 f  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][3]_i_37__5/O
                         net (fo=11, routed)          2.234    11.667    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][3]_i_37__5_n_0
    SLICE_X91Y104        LUT2 (Prop_lut2_I1_O)        0.326    11.993 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][3]_i_35__5/O
                         net (fo=3, routed)           0.690    12.682    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][3]_i_35__5_n_0
    SLICE_X91Y104        LUT3 (Prop_lut3_I1_O)        0.352    13.034 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][3]_i_18__2/O
                         net (fo=1, routed)           0.478    13.512    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][3]_i_18__2_n_0
    SLICE_X92Y104        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.604    14.116 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][3]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    14.116    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][3]_i_10__2_n_0
    SLICE_X92Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.439 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][11]_i_17__5/O[1]
                         net (fo=2, routed)           0.594    15.034    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][11]_i_17__5_n_6
    SLICE_X90Y104        LUT3 (Prop_lut3_I1_O)        0.306    15.340 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][11]_i_11__5/O
                         net (fo=2, routed)           0.716    16.056    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][11]_i_11__5_n_0
    SLICE_X88Y104        LUT4 (Prop_lut4_I3_O)        0.124    16.180 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][11]_i_15__5/O
                         net (fo=1, routed)           0.000    16.180    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][11]_i_15__5_n_0
    SLICE_X88Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.730 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][11]_i_4__2/CO[3]
                         net (fo=1, routed)           0.000    16.730    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][11]_i_4__2_n_0
    SLICE_X88Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.064 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][15]_i_5__2/O[1]
                         net (fo=2, routed)           1.245    18.309    design_1_i/PE_array_0/inst/PE_num[13].pe/multi_result[13]
    SLICE_X90Y94         LUT2 (Prop_lut2_I0_O)        0.303    18.612 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][15]_i_8__5/O
                         net (fo=1, routed)           0.000    18.612    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][15]_i_8__5_n_0
    SLICE_X90Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.145 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][15]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    19.145    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][15]_i_3__2_n_0
    SLICE_X90Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.262 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][19]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    19.262    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][19]_i_3__2_n_0
    SLICE_X90Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.577 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][23]_i_3__2/O[3]
                         net (fo=1, routed)           0.436    20.013    design_1_i/PE_array_0/inst/PE_num[13].pe/p_0_out[23]
    SLICE_X92Y96         LUT5 (Prop_lut5_I3_O)        0.307    20.320 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][23]_i_1__4/O
                         net (fo=4, routed)           0.790    21.110    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[23]
    SLICE_X90Y98         FDRE                                         r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[2][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36792, routed)       1.606    22.785    design_1_i/PE_array_0/inst/PE_num[13].pe/clk
    SLICE_X90Y98         FDRE                                         r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[2][23]/C
                         clock pessimism              0.129    22.914    
                         clock uncertainty           -0.302    22.612    
    SLICE_X90Y98         FDRE (Setup_fdre_C_D)       -0.064    22.548    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[2][23]
  -------------------------------------------------------------------
                         required time                         22.548    
                         arrival time                         -21.110    
  -------------------------------------------------------------------
                         slack                                  1.438    

Slack (MET) :             1.440ns  (required time - arrival time)
  Source:                 design_1_i/PE_array_0/inst/PE_num[13].pe/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.207ns  (logic 6.332ns (34.778%)  route 11.875ns (65.222%))
  Logic Levels:           20  (CARRY4=9 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.900ns = ( 22.900 - 20.000 ) 
    Source Clock Delay      (SCD):    3.204ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36792, routed)       1.910     3.204    design_1_i/PE_array_0/inst/PE_num[13].pe/clk
    SLICE_X87Y112        FDRE                                         r  design_1_i/PE_array_0/inst/PE_num[13].pe/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y112        FDRE (Prop_fdre_C_Q)         0.456     3.660 r  design_1_i/PE_array_0/inst/PE_num[13].pe/counter_reg[1]/Q
                         net (fo=67, routed)          2.020     5.680    design_1_i/PE_array_0/inst/PE_num[13].pe/counter_reg_n_0_[1]
    SLICE_X94Y137        LUT4 (Prop_lut4_I1_O)        0.152     5.832 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][3]_i_126__5/O
                         net (fo=96, routed)          1.527     7.358    design_1_i/PE_array_0/inst/PE_num[13].pe/p_1_out[1]
    SLICE_X110Y147       LUT6 (Prop_lut6_I2_O)        0.348     7.706 f  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][3]_i_158__5/O
                         net (fo=1, routed)           0.000     7.706    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][3]_i_158__5_n_0
    SLICE_X110Y147       MUXF7 (Prop_muxf7_I1_O)      0.217     7.923 f  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][3]_i_103__2/O
                         net (fo=1, routed)           0.997     8.920    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][3]_i_103__2_n_0
    SLICE_X104Y146       LUT6 (Prop_lut6_I1_O)        0.299     9.219 f  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][3]_i_54__5/O
                         net (fo=1, routed)           0.000     9.219    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][3]_i_54__5_n_0
    SLICE_X104Y146       MUXF7 (Prop_muxf7_I1_O)      0.214     9.433 f  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][3]_i_37__5/O
                         net (fo=11, routed)          2.234    11.667    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][3]_i_37__5_n_0
    SLICE_X91Y104        LUT2 (Prop_lut2_I1_O)        0.326    11.993 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][3]_i_35__5/O
                         net (fo=3, routed)           0.690    12.682    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][3]_i_35__5_n_0
    SLICE_X91Y104        LUT3 (Prop_lut3_I1_O)        0.352    13.034 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][3]_i_18__2/O
                         net (fo=1, routed)           0.478    13.512    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][3]_i_18__2_n_0
    SLICE_X92Y104        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.604    14.116 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][3]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    14.116    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][3]_i_10__2_n_0
    SLICE_X92Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.439 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][11]_i_17__5/O[1]
                         net (fo=2, routed)           0.594    15.034    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][11]_i_17__5_n_6
    SLICE_X90Y104        LUT3 (Prop_lut3_I1_O)        0.306    15.340 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][11]_i_11__5/O
                         net (fo=2, routed)           0.716    16.056    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][11]_i_11__5_n_0
    SLICE_X88Y104        LUT4 (Prop_lut4_I3_O)        0.124    16.180 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][11]_i_15__5/O
                         net (fo=1, routed)           0.000    16.180    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][11]_i_15__5_n_0
    SLICE_X88Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.730 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][11]_i_4__2/CO[3]
                         net (fo=1, routed)           0.000    16.730    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][11]_i_4__2_n_0
    SLICE_X88Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.064 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][15]_i_5__2/O[1]
                         net (fo=2, routed)           1.245    18.309    design_1_i/PE_array_0/inst/PE_num[13].pe/multi_result[13]
    SLICE_X90Y94         LUT2 (Prop_lut2_I0_O)        0.303    18.612 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][15]_i_8__5/O
                         net (fo=1, routed)           0.000    18.612    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][15]_i_8__5_n_0
    SLICE_X90Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.145 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][15]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    19.145    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][15]_i_3__2_n_0
    SLICE_X90Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.262 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][19]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    19.262    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][19]_i_3__2_n_0
    SLICE_X90Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.379 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][23]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    19.379    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][23]_i_3__2_n_0
    SLICE_X90Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.496 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][27]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    19.496    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][27]_i_3__2_n_0
    SLICE_X90Y98         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.735 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][31]_i_5__2/O[2]
                         net (fo=1, routed)           0.430    20.166    design_1_i/PE_array_0/inst/PE_num[13].pe/p_0_out[30]
    SLICE_X90Y99         LUT5 (Prop_lut5_I3_O)        0.301    20.467 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][30]_i_1__4/O
                         net (fo=4, routed)           0.944    21.411    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[30]
    SLICE_X86Y102        FDRE                                         r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36792, routed)       1.721    22.900    design_1_i/PE_array_0/inst/PE_num[13].pe/clk
    SLICE_X86Y102        FDRE                                         r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][30]/C
                         clock pessimism              0.284    23.184    
                         clock uncertainty           -0.302    22.882    
    SLICE_X86Y102        FDRE (Setup_fdre_C_D)       -0.031    22.851    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][30]
  -------------------------------------------------------------------
                         required time                         22.851    
                         arrival time                         -21.411    
  -------------------------------------------------------------------
                         slack                                  1.440    

Slack (MET) :             1.478ns  (required time - arrival time)
  Source:                 design_1_i/PE_array_0/inst/PE_num[13].pe/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.903ns  (logic 6.304ns (35.212%)  route 11.599ns (64.788%))
  Logic Levels:           19  (CARRY4=8 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.786ns = ( 22.786 - 20.000 ) 
    Source Clock Delay      (SCD):    3.204ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36792, routed)       1.910     3.204    design_1_i/PE_array_0/inst/PE_num[13].pe/clk
    SLICE_X87Y112        FDRE                                         r  design_1_i/PE_array_0/inst/PE_num[13].pe/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y112        FDRE (Prop_fdre_C_Q)         0.456     3.660 r  design_1_i/PE_array_0/inst/PE_num[13].pe/counter_reg[1]/Q
                         net (fo=67, routed)          2.020     5.680    design_1_i/PE_array_0/inst/PE_num[13].pe/counter_reg_n_0_[1]
    SLICE_X94Y137        LUT4 (Prop_lut4_I1_O)        0.152     5.832 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][3]_i_126__5/O
                         net (fo=96, routed)          1.527     7.358    design_1_i/PE_array_0/inst/PE_num[13].pe/p_1_out[1]
    SLICE_X110Y147       LUT6 (Prop_lut6_I2_O)        0.348     7.706 f  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][3]_i_158__5/O
                         net (fo=1, routed)           0.000     7.706    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][3]_i_158__5_n_0
    SLICE_X110Y147       MUXF7 (Prop_muxf7_I1_O)      0.217     7.923 f  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][3]_i_103__2/O
                         net (fo=1, routed)           0.997     8.920    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][3]_i_103__2_n_0
    SLICE_X104Y146       LUT6 (Prop_lut6_I1_O)        0.299     9.219 f  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][3]_i_54__5/O
                         net (fo=1, routed)           0.000     9.219    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][3]_i_54__5_n_0
    SLICE_X104Y146       MUXF7 (Prop_muxf7_I1_O)      0.214     9.433 f  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][3]_i_37__5/O
                         net (fo=11, routed)          2.234    11.667    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][3]_i_37__5_n_0
    SLICE_X91Y104        LUT2 (Prop_lut2_I1_O)        0.326    11.993 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][3]_i_35__5/O
                         net (fo=3, routed)           0.690    12.682    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][3]_i_35__5_n_0
    SLICE_X91Y104        LUT3 (Prop_lut3_I1_O)        0.352    13.034 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][3]_i_18__2/O
                         net (fo=1, routed)           0.478    13.512    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][3]_i_18__2_n_0
    SLICE_X92Y104        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.604    14.116 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][3]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    14.116    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][3]_i_10__2_n_0
    SLICE_X92Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.439 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][11]_i_17__5/O[1]
                         net (fo=2, routed)           0.594    15.034    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][11]_i_17__5_n_6
    SLICE_X90Y104        LUT3 (Prop_lut3_I1_O)        0.306    15.340 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][11]_i_11__5/O
                         net (fo=2, routed)           0.716    16.056    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][11]_i_11__5_n_0
    SLICE_X88Y104        LUT4 (Prop_lut4_I3_O)        0.124    16.180 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][11]_i_15__5/O
                         net (fo=1, routed)           0.000    16.180    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][11]_i_15__5_n_0
    SLICE_X88Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.730 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][11]_i_4__2/CO[3]
                         net (fo=1, routed)           0.000    16.730    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][11]_i_4__2_n_0
    SLICE_X88Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.064 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][15]_i_5__2/O[1]
                         net (fo=2, routed)           1.245    18.309    design_1_i/PE_array_0/inst/PE_num[13].pe/multi_result[13]
    SLICE_X90Y94         LUT2 (Prop_lut2_I0_O)        0.303    18.612 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][15]_i_8__5/O
                         net (fo=1, routed)           0.000    18.612    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][15]_i_8__5_n_0
    SLICE_X90Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.145 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][15]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    19.145    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][15]_i_3__2_n_0
    SLICE_X90Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.262 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][19]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    19.262    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][19]_i_3__2_n_0
    SLICE_X90Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.379 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][23]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    19.379    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][23]_i_3__2_n_0
    SLICE_X90Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.702 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][27]_i_3__2/O[1]
                         net (fo=1, routed)           0.451    20.153    design_1_i/PE_array_0/inst/PE_num[13].pe/p_0_out[25]
    SLICE_X92Y98         LUT5 (Prop_lut5_I3_O)        0.306    20.459 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][25]_i_1__4/O
                         net (fo=4, routed)           0.648    21.107    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[25]
    SLICE_X92Y98         FDRE                                         r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36792, routed)       1.607    22.786    design_1_i/PE_array_0/inst/PE_num[13].pe/clk
    SLICE_X92Y98         FDRE                                         r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][25]/C
                         clock pessimism              0.129    22.915    
                         clock uncertainty           -0.302    22.613    
    SLICE_X92Y98         FDRE (Setup_fdre_C_D)       -0.028    22.585    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][25]
  -------------------------------------------------------------------
                         required time                         22.585    
                         arrival time                         -21.107    
  -------------------------------------------------------------------
                         slack                                  1.478    

Slack (MET) :             1.501ns  (required time - arrival time)
  Source:                 design_1_i/PE_array_0/inst/PE_num[13].pe/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.058ns  (logic 6.421ns (35.558%)  route 11.637ns (64.442%))
  Logic Levels:           20  (CARRY4=9 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.899ns = ( 22.899 - 20.000 ) 
    Source Clock Delay      (SCD):    3.204ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36792, routed)       1.910     3.204    design_1_i/PE_array_0/inst/PE_num[13].pe/clk
    SLICE_X87Y112        FDRE                                         r  design_1_i/PE_array_0/inst/PE_num[13].pe/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y112        FDRE (Prop_fdre_C_Q)         0.456     3.660 r  design_1_i/PE_array_0/inst/PE_num[13].pe/counter_reg[1]/Q
                         net (fo=67, routed)          2.020     5.680    design_1_i/PE_array_0/inst/PE_num[13].pe/counter_reg_n_0_[1]
    SLICE_X94Y137        LUT4 (Prop_lut4_I1_O)        0.152     5.832 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][3]_i_126__5/O
                         net (fo=96, routed)          1.527     7.358    design_1_i/PE_array_0/inst/PE_num[13].pe/p_1_out[1]
    SLICE_X110Y147       LUT6 (Prop_lut6_I2_O)        0.348     7.706 f  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][3]_i_158__5/O
                         net (fo=1, routed)           0.000     7.706    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][3]_i_158__5_n_0
    SLICE_X110Y147       MUXF7 (Prop_muxf7_I1_O)      0.217     7.923 f  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][3]_i_103__2/O
                         net (fo=1, routed)           0.997     8.920    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][3]_i_103__2_n_0
    SLICE_X104Y146       LUT6 (Prop_lut6_I1_O)        0.299     9.219 f  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][3]_i_54__5/O
                         net (fo=1, routed)           0.000     9.219    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][3]_i_54__5_n_0
    SLICE_X104Y146       MUXF7 (Prop_muxf7_I1_O)      0.214     9.433 f  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][3]_i_37__5/O
                         net (fo=11, routed)          2.234    11.667    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][3]_i_37__5_n_0
    SLICE_X91Y104        LUT2 (Prop_lut2_I1_O)        0.326    11.993 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][3]_i_35__5/O
                         net (fo=3, routed)           0.690    12.682    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][3]_i_35__5_n_0
    SLICE_X91Y104        LUT3 (Prop_lut3_I1_O)        0.352    13.034 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][3]_i_18__2/O
                         net (fo=1, routed)           0.478    13.512    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][3]_i_18__2_n_0
    SLICE_X92Y104        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.604    14.116 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][3]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    14.116    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][3]_i_10__2_n_0
    SLICE_X92Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.439 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][11]_i_17__5/O[1]
                         net (fo=2, routed)           0.594    15.034    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][11]_i_17__5_n_6
    SLICE_X90Y104        LUT3 (Prop_lut3_I1_O)        0.306    15.340 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][11]_i_11__5/O
                         net (fo=2, routed)           0.716    16.056    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][11]_i_11__5_n_0
    SLICE_X88Y104        LUT4 (Prop_lut4_I3_O)        0.124    16.180 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][11]_i_15__5/O
                         net (fo=1, routed)           0.000    16.180    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][11]_i_15__5_n_0
    SLICE_X88Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.730 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][11]_i_4__2/CO[3]
                         net (fo=1, routed)           0.000    16.730    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][11]_i_4__2_n_0
    SLICE_X88Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.064 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][15]_i_5__2/O[1]
                         net (fo=2, routed)           1.245    18.309    design_1_i/PE_array_0/inst/PE_num[13].pe/multi_result[13]
    SLICE_X90Y94         LUT2 (Prop_lut2_I0_O)        0.303    18.612 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][15]_i_8__5/O
                         net (fo=1, routed)           0.000    18.612    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][15]_i_8__5_n_0
    SLICE_X90Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.145 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][15]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    19.145    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][15]_i_3__2_n_0
    SLICE_X90Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.262 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][19]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    19.262    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][19]_i_3__2_n_0
    SLICE_X90Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.379 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][23]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    19.379    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][23]_i_3__2_n_0
    SLICE_X90Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.496 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][27]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    19.496    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][27]_i_3__2_n_0
    SLICE_X90Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.819 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][31]_i_5__2/O[1]
                         net (fo=1, routed)           0.307    20.127    design_1_i/PE_array_0/inst/PE_num[13].pe/p_0_out[29]
    SLICE_X90Y99         LUT5 (Prop_lut5_I3_O)        0.306    20.433 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][29]_i_1__4/O
                         net (fo=4, routed)           0.829    21.262    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[29]
    SLICE_X85Y103        FDRE                                         r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36792, routed)       1.720    22.899    design_1_i/PE_array_0/inst/PE_num[13].pe/clk
    SLICE_X85Y103        FDRE                                         r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][29]/C
                         clock pessimism              0.247    23.146    
                         clock uncertainty           -0.302    22.844    
    SLICE_X85Y103        FDRE (Setup_fdre_C_D)       -0.081    22.763    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][29]
  -------------------------------------------------------------------
                         required time                         22.763    
                         arrival time                         -21.262    
  -------------------------------------------------------------------
                         slack                                  1.501    

Slack (MET) :             1.576ns  (required time - arrival time)
  Source:                 design_1_i/PE_array_0/inst/PE_num[13].pe/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.750ns  (logic 6.063ns (34.159%)  route 11.687ns (65.841%))
  Logic Levels:           17  (CARRY4=6 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.784ns = ( 22.784 - 20.000 ) 
    Source Clock Delay      (SCD):    3.204ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36792, routed)       1.910     3.204    design_1_i/PE_array_0/inst/PE_num[13].pe/clk
    SLICE_X87Y112        FDRE                                         r  design_1_i/PE_array_0/inst/PE_num[13].pe/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y112        FDRE (Prop_fdre_C_Q)         0.456     3.660 r  design_1_i/PE_array_0/inst/PE_num[13].pe/counter_reg[1]/Q
                         net (fo=67, routed)          2.020     5.680    design_1_i/PE_array_0/inst/PE_num[13].pe/counter_reg_n_0_[1]
    SLICE_X94Y137        LUT4 (Prop_lut4_I1_O)        0.152     5.832 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][3]_i_126__5/O
                         net (fo=96, routed)          1.527     7.358    design_1_i/PE_array_0/inst/PE_num[13].pe/p_1_out[1]
    SLICE_X110Y147       LUT6 (Prop_lut6_I2_O)        0.348     7.706 f  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][3]_i_158__5/O
                         net (fo=1, routed)           0.000     7.706    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][3]_i_158__5_n_0
    SLICE_X110Y147       MUXF7 (Prop_muxf7_I1_O)      0.217     7.923 f  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][3]_i_103__2/O
                         net (fo=1, routed)           0.997     8.920    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][3]_i_103__2_n_0
    SLICE_X104Y146       LUT6 (Prop_lut6_I1_O)        0.299     9.219 f  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][3]_i_54__5/O
                         net (fo=1, routed)           0.000     9.219    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][3]_i_54__5_n_0
    SLICE_X104Y146       MUXF7 (Prop_muxf7_I1_O)      0.214     9.433 f  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][3]_i_37__5/O
                         net (fo=11, routed)          2.234    11.667    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][3]_i_37__5_n_0
    SLICE_X91Y104        LUT2 (Prop_lut2_I1_O)        0.326    11.993 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][3]_i_35__5/O
                         net (fo=3, routed)           0.690    12.682    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][3]_i_35__5_n_0
    SLICE_X91Y104        LUT3 (Prop_lut3_I1_O)        0.352    13.034 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][3]_i_18__2/O
                         net (fo=1, routed)           0.478    13.512    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][3]_i_18__2_n_0
    SLICE_X92Y104        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.604    14.116 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][3]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    14.116    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][3]_i_10__2_n_0
    SLICE_X92Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.439 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][11]_i_17__5/O[1]
                         net (fo=2, routed)           0.594    15.034    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][11]_i_17__5_n_6
    SLICE_X90Y104        LUT3 (Prop_lut3_I1_O)        0.306    15.340 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][11]_i_11__5/O
                         net (fo=2, routed)           0.716    16.056    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][11]_i_11__5_n_0
    SLICE_X88Y104        LUT4 (Prop_lut4_I3_O)        0.124    16.180 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][11]_i_15__5/O
                         net (fo=1, routed)           0.000    16.180    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][11]_i_15__5_n_0
    SLICE_X88Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.730 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][11]_i_4__2/CO[3]
                         net (fo=1, routed)           0.000    16.730    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][11]_i_4__2_n_0
    SLICE_X88Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.064 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][15]_i_5__2/O[1]
                         net (fo=2, routed)           1.245    18.309    design_1_i/PE_array_0/inst/PE_num[13].pe/multi_result[13]
    SLICE_X90Y94         LUT2 (Prop_lut2_I0_O)        0.303    18.612 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][15]_i_8__5/O
                         net (fo=1, routed)           0.000    18.612    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][15]_i_8__5_n_0
    SLICE_X90Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.145 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][15]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    19.145    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][15]_i_3__2_n_0
    SLICE_X90Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.460 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][19]_i_3__2/O[3]
                         net (fo=1, routed)           0.583    20.043    design_1_i/PE_array_0/inst/PE_num[13].pe/p_0_out[19]
    SLICE_X91Y95         LUT5 (Prop_lut5_I3_O)        0.307    20.350 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][19]_i_1__4/O
                         net (fo=4, routed)           0.603    20.954    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[19]
    SLICE_X91Y95         FDRE                                         r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36792, routed)       1.605    22.784    design_1_i/PE_array_0/inst/PE_num[13].pe/clk
    SLICE_X91Y95         FDRE                                         r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][19]/C
                         clock pessimism              0.129    22.913    
                         clock uncertainty           -0.302    22.611    
    SLICE_X91Y95         FDRE (Setup_fdre_C_D)       -0.081    22.530    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][19]
  -------------------------------------------------------------------
                         required time                         22.530    
                         arrival time                         -20.954    
  -------------------------------------------------------------------
                         slack                                  1.576    

Slack (MET) :             1.588ns  (required time - arrival time)
  Source:                 design_1_i/PE_array_0/inst/PE_num[13].pe/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[0][23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.755ns  (logic 6.180ns (34.807%)  route 11.575ns (65.193%))
  Logic Levels:           18  (CARRY4=7 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.784ns = ( 22.784 - 20.000 ) 
    Source Clock Delay      (SCD):    3.204ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36792, routed)       1.910     3.204    design_1_i/PE_array_0/inst/PE_num[13].pe/clk
    SLICE_X87Y112        FDRE                                         r  design_1_i/PE_array_0/inst/PE_num[13].pe/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y112        FDRE (Prop_fdre_C_Q)         0.456     3.660 r  design_1_i/PE_array_0/inst/PE_num[13].pe/counter_reg[1]/Q
                         net (fo=67, routed)          2.020     5.680    design_1_i/PE_array_0/inst/PE_num[13].pe/counter_reg_n_0_[1]
    SLICE_X94Y137        LUT4 (Prop_lut4_I1_O)        0.152     5.832 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][3]_i_126__5/O
                         net (fo=96, routed)          1.527     7.358    design_1_i/PE_array_0/inst/PE_num[13].pe/p_1_out[1]
    SLICE_X110Y147       LUT6 (Prop_lut6_I2_O)        0.348     7.706 f  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][3]_i_158__5/O
                         net (fo=1, routed)           0.000     7.706    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][3]_i_158__5_n_0
    SLICE_X110Y147       MUXF7 (Prop_muxf7_I1_O)      0.217     7.923 f  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][3]_i_103__2/O
                         net (fo=1, routed)           0.997     8.920    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][3]_i_103__2_n_0
    SLICE_X104Y146       LUT6 (Prop_lut6_I1_O)        0.299     9.219 f  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][3]_i_54__5/O
                         net (fo=1, routed)           0.000     9.219    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][3]_i_54__5_n_0
    SLICE_X104Y146       MUXF7 (Prop_muxf7_I1_O)      0.214     9.433 f  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][3]_i_37__5/O
                         net (fo=11, routed)          2.234    11.667    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][3]_i_37__5_n_0
    SLICE_X91Y104        LUT2 (Prop_lut2_I1_O)        0.326    11.993 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][3]_i_35__5/O
                         net (fo=3, routed)           0.690    12.682    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][3]_i_35__5_n_0
    SLICE_X91Y104        LUT3 (Prop_lut3_I1_O)        0.352    13.034 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][3]_i_18__2/O
                         net (fo=1, routed)           0.478    13.512    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][3]_i_18__2_n_0
    SLICE_X92Y104        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.604    14.116 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][3]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    14.116    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][3]_i_10__2_n_0
    SLICE_X92Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.439 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][11]_i_17__5/O[1]
                         net (fo=2, routed)           0.594    15.034    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][11]_i_17__5_n_6
    SLICE_X90Y104        LUT3 (Prop_lut3_I1_O)        0.306    15.340 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][11]_i_11__5/O
                         net (fo=2, routed)           0.716    16.056    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][11]_i_11__5_n_0
    SLICE_X88Y104        LUT4 (Prop_lut4_I3_O)        0.124    16.180 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][11]_i_15__5/O
                         net (fo=1, routed)           0.000    16.180    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][11]_i_15__5_n_0
    SLICE_X88Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.730 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][11]_i_4__2/CO[3]
                         net (fo=1, routed)           0.000    16.730    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][11]_i_4__2_n_0
    SLICE_X88Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.064 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][15]_i_5__2/O[1]
                         net (fo=2, routed)           1.245    18.309    design_1_i/PE_array_0/inst/PE_num[13].pe/multi_result[13]
    SLICE_X90Y94         LUT2 (Prop_lut2_I0_O)        0.303    18.612 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][15]_i_8__5/O
                         net (fo=1, routed)           0.000    18.612    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][15]_i_8__5_n_0
    SLICE_X90Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.145 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][15]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    19.145    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][15]_i_3__2_n_0
    SLICE_X90Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.262 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][19]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    19.262    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][19]_i_3__2_n_0
    SLICE_X90Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.577 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][23]_i_3__2/O[3]
                         net (fo=1, routed)           0.436    20.013    design_1_i/PE_array_0/inst/PE_num[13].pe/p_0_out[23]
    SLICE_X92Y96         LUT5 (Prop_lut5_I3_O)        0.307    20.320 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][23]_i_1__4/O
                         net (fo=4, routed)           0.639    20.959    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[23]
    SLICE_X90Y96         FDRE                                         r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[0][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36792, routed)       1.605    22.784    design_1_i/PE_array_0/inst/PE_num[13].pe/clk
    SLICE_X90Y96         FDRE                                         r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[0][23]/C
                         clock pessimism              0.129    22.913    
                         clock uncertainty           -0.302    22.611    
    SLICE_X90Y96         FDRE (Setup_fdre_C_D)       -0.064    22.547    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[0][23]
  -------------------------------------------------------------------
                         required time                         22.547    
                         arrival time                         -20.959    
  -------------------------------------------------------------------
                         slack                                  1.588    

Slack (MET) :             1.599ns  (required time - arrival time)
  Source:                 design_1_i/PE_array_0/inst/PE_num[13].pe/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[0][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.032ns  (logic 6.414ns (35.571%)  route 11.618ns (64.429%))
  Logic Levels:           20  (CARRY4=9 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.900ns = ( 22.900 - 20.000 ) 
    Source Clock Delay      (SCD):    3.204ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36792, routed)       1.910     3.204    design_1_i/PE_array_0/inst/PE_num[13].pe/clk
    SLICE_X87Y112        FDRE                                         r  design_1_i/PE_array_0/inst/PE_num[13].pe/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y112        FDRE (Prop_fdre_C_Q)         0.456     3.660 r  design_1_i/PE_array_0/inst/PE_num[13].pe/counter_reg[1]/Q
                         net (fo=67, routed)          2.020     5.680    design_1_i/PE_array_0/inst/PE_num[13].pe/counter_reg_n_0_[1]
    SLICE_X94Y137        LUT4 (Prop_lut4_I1_O)        0.152     5.832 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][3]_i_126__5/O
                         net (fo=96, routed)          1.527     7.358    design_1_i/PE_array_0/inst/PE_num[13].pe/p_1_out[1]
    SLICE_X110Y147       LUT6 (Prop_lut6_I2_O)        0.348     7.706 f  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][3]_i_158__5/O
                         net (fo=1, routed)           0.000     7.706    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][3]_i_158__5_n_0
    SLICE_X110Y147       MUXF7 (Prop_muxf7_I1_O)      0.217     7.923 f  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][3]_i_103__2/O
                         net (fo=1, routed)           0.997     8.920    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][3]_i_103__2_n_0
    SLICE_X104Y146       LUT6 (Prop_lut6_I1_O)        0.299     9.219 f  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][3]_i_54__5/O
                         net (fo=1, routed)           0.000     9.219    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][3]_i_54__5_n_0
    SLICE_X104Y146       MUXF7 (Prop_muxf7_I1_O)      0.214     9.433 f  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][3]_i_37__5/O
                         net (fo=11, routed)          2.234    11.667    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][3]_i_37__5_n_0
    SLICE_X91Y104        LUT2 (Prop_lut2_I1_O)        0.326    11.993 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][3]_i_35__5/O
                         net (fo=3, routed)           0.690    12.682    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][3]_i_35__5_n_0
    SLICE_X91Y104        LUT3 (Prop_lut3_I1_O)        0.352    13.034 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][3]_i_18__2/O
                         net (fo=1, routed)           0.478    13.512    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][3]_i_18__2_n_0
    SLICE_X92Y104        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.604    14.116 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][3]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    14.116    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][3]_i_10__2_n_0
    SLICE_X92Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.439 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][11]_i_17__5/O[1]
                         net (fo=2, routed)           0.594    15.034    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][11]_i_17__5_n_6
    SLICE_X90Y104        LUT3 (Prop_lut3_I1_O)        0.306    15.340 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][11]_i_11__5/O
                         net (fo=2, routed)           0.716    16.056    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][11]_i_11__5_n_0
    SLICE_X88Y104        LUT4 (Prop_lut4_I3_O)        0.124    16.180 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][11]_i_15__5/O
                         net (fo=1, routed)           0.000    16.180    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][11]_i_15__5_n_0
    SLICE_X88Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.730 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][11]_i_4__2/CO[3]
                         net (fo=1, routed)           0.000    16.730    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][11]_i_4__2_n_0
    SLICE_X88Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.064 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][15]_i_5__2/O[1]
                         net (fo=2, routed)           1.245    18.309    design_1_i/PE_array_0/inst/PE_num[13].pe/multi_result[13]
    SLICE_X90Y94         LUT2 (Prop_lut2_I0_O)        0.303    18.612 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][15]_i_8__5/O
                         net (fo=1, routed)           0.000    18.612    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][15]_i_8__5_n_0
    SLICE_X90Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.145 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][15]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    19.145    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][15]_i_3__2_n_0
    SLICE_X90Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.262 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][19]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    19.262    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][19]_i_3__2_n_0
    SLICE_X90Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.379 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][23]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    19.379    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][23]_i_3__2_n_0
    SLICE_X90Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.496 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][27]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    19.496    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][27]_i_3__2_n_0
    SLICE_X90Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.811 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][31]_i_5__2/O[3]
                         net (fo=1, routed)           0.317    20.128    design_1_i/PE_array_0/inst/PE_num[13].pe/p_0_out[31]
    SLICE_X90Y99         LUT5 (Prop_lut5_I3_O)        0.307    20.435 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][31]_i_2__4/O
                         net (fo=4, routed)           0.800    21.236    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[31]
    SLICE_X88Y101        FDRE                                         r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[0][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36792, routed)       1.721    22.900    design_1_i/PE_array_0/inst/PE_num[13].pe/clk
    SLICE_X88Y101        FDRE                                         r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[0][31]/C
                         clock pessimism              0.284    23.184    
                         clock uncertainty           -0.302    22.882    
    SLICE_X88Y101        FDRE (Setup_fdre_C_D)       -0.047    22.835    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[0][31]
  -------------------------------------------------------------------
                         required time                         22.835    
                         arrival time                         -21.236    
  -------------------------------------------------------------------
                         slack                                  1.599    

Slack (MET) :             1.605ns  (required time - arrival time)
  Source:                 design_1_i/PE_array_0/inst/PE_num[13].pe/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[1][30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.006ns  (logic 6.332ns (35.167%)  route 11.674ns (64.833%))
  Logic Levels:           20  (CARRY4=9 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.900ns = ( 22.900 - 20.000 ) 
    Source Clock Delay      (SCD):    3.204ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36792, routed)       1.910     3.204    design_1_i/PE_array_0/inst/PE_num[13].pe/clk
    SLICE_X87Y112        FDRE                                         r  design_1_i/PE_array_0/inst/PE_num[13].pe/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y112        FDRE (Prop_fdre_C_Q)         0.456     3.660 r  design_1_i/PE_array_0/inst/PE_num[13].pe/counter_reg[1]/Q
                         net (fo=67, routed)          2.020     5.680    design_1_i/PE_array_0/inst/PE_num[13].pe/counter_reg_n_0_[1]
    SLICE_X94Y137        LUT4 (Prop_lut4_I1_O)        0.152     5.832 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][3]_i_126__5/O
                         net (fo=96, routed)          1.527     7.358    design_1_i/PE_array_0/inst/PE_num[13].pe/p_1_out[1]
    SLICE_X110Y147       LUT6 (Prop_lut6_I2_O)        0.348     7.706 f  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][3]_i_158__5/O
                         net (fo=1, routed)           0.000     7.706    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][3]_i_158__5_n_0
    SLICE_X110Y147       MUXF7 (Prop_muxf7_I1_O)      0.217     7.923 f  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][3]_i_103__2/O
                         net (fo=1, routed)           0.997     8.920    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][3]_i_103__2_n_0
    SLICE_X104Y146       LUT6 (Prop_lut6_I1_O)        0.299     9.219 f  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][3]_i_54__5/O
                         net (fo=1, routed)           0.000     9.219    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][3]_i_54__5_n_0
    SLICE_X104Y146       MUXF7 (Prop_muxf7_I1_O)      0.214     9.433 f  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][3]_i_37__5/O
                         net (fo=11, routed)          2.234    11.667    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][3]_i_37__5_n_0
    SLICE_X91Y104        LUT2 (Prop_lut2_I1_O)        0.326    11.993 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][3]_i_35__5/O
                         net (fo=3, routed)           0.690    12.682    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][3]_i_35__5_n_0
    SLICE_X91Y104        LUT3 (Prop_lut3_I1_O)        0.352    13.034 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][3]_i_18__2/O
                         net (fo=1, routed)           0.478    13.512    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][3]_i_18__2_n_0
    SLICE_X92Y104        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.604    14.116 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][3]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    14.116    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][3]_i_10__2_n_0
    SLICE_X92Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.439 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][11]_i_17__5/O[1]
                         net (fo=2, routed)           0.594    15.034    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][11]_i_17__5_n_6
    SLICE_X90Y104        LUT3 (Prop_lut3_I1_O)        0.306    15.340 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][11]_i_11__5/O
                         net (fo=2, routed)           0.716    16.056    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][11]_i_11__5_n_0
    SLICE_X88Y104        LUT4 (Prop_lut4_I3_O)        0.124    16.180 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][11]_i_15__5/O
                         net (fo=1, routed)           0.000    16.180    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][11]_i_15__5_n_0
    SLICE_X88Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.730 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][11]_i_4__2/CO[3]
                         net (fo=1, routed)           0.000    16.730    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][11]_i_4__2_n_0
    SLICE_X88Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.064 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][15]_i_5__2/O[1]
                         net (fo=2, routed)           1.245    18.309    design_1_i/PE_array_0/inst/PE_num[13].pe/multi_result[13]
    SLICE_X90Y94         LUT2 (Prop_lut2_I0_O)        0.303    18.612 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][15]_i_8__5/O
                         net (fo=1, routed)           0.000    18.612    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][15]_i_8__5_n_0
    SLICE_X90Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.145 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][15]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    19.145    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][15]_i_3__2_n_0
    SLICE_X90Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.262 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][19]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    19.262    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][19]_i_3__2_n_0
    SLICE_X90Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.379 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][23]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    19.379    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][23]_i_3__2_n_0
    SLICE_X90Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.496 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][27]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    19.496    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][27]_i_3__2_n_0
    SLICE_X90Y98         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.735 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][31]_i_5__2/O[2]
                         net (fo=1, routed)           0.430    20.166    design_1_i/PE_array_0/inst/PE_num[13].pe/p_0_out[30]
    SLICE_X90Y99         LUT5 (Prop_lut5_I3_O)        0.301    20.467 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][30]_i_1__4/O
                         net (fo=4, routed)           0.743    21.210    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[30]
    SLICE_X87Y101        FDRE                                         r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[1][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36792, routed)       1.721    22.900    design_1_i/PE_array_0/inst/PE_num[13].pe/clk
    SLICE_X87Y101        FDRE                                         r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[1][30]/C
                         clock pessimism              0.284    23.184    
                         clock uncertainty           -0.302    22.882    
    SLICE_X87Y101        FDRE (Setup_fdre_C_D)       -0.067    22.815    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[1][30]
  -------------------------------------------------------------------
                         required time                         22.815    
                         arrival time                         -21.210    
  -------------------------------------------------------------------
                         slack                                  1.605    

Slack (MET) :             1.618ns  (required time - arrival time)
  Source:                 design_1_i/PE_array_0/inst/PE_num[13].pe/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[1][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.978ns  (logic 6.421ns (35.715%)  route 11.557ns (64.285%))
  Logic Levels:           20  (CARRY4=9 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.899ns = ( 22.899 - 20.000 ) 
    Source Clock Delay      (SCD):    3.204ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36792, routed)       1.910     3.204    design_1_i/PE_array_0/inst/PE_num[13].pe/clk
    SLICE_X87Y112        FDRE                                         r  design_1_i/PE_array_0/inst/PE_num[13].pe/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y112        FDRE (Prop_fdre_C_Q)         0.456     3.660 r  design_1_i/PE_array_0/inst/PE_num[13].pe/counter_reg[1]/Q
                         net (fo=67, routed)          2.020     5.680    design_1_i/PE_array_0/inst/PE_num[13].pe/counter_reg_n_0_[1]
    SLICE_X94Y137        LUT4 (Prop_lut4_I1_O)        0.152     5.832 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][3]_i_126__5/O
                         net (fo=96, routed)          1.527     7.358    design_1_i/PE_array_0/inst/PE_num[13].pe/p_1_out[1]
    SLICE_X110Y147       LUT6 (Prop_lut6_I2_O)        0.348     7.706 f  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][3]_i_158__5/O
                         net (fo=1, routed)           0.000     7.706    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][3]_i_158__5_n_0
    SLICE_X110Y147       MUXF7 (Prop_muxf7_I1_O)      0.217     7.923 f  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][3]_i_103__2/O
                         net (fo=1, routed)           0.997     8.920    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][3]_i_103__2_n_0
    SLICE_X104Y146       LUT6 (Prop_lut6_I1_O)        0.299     9.219 f  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][3]_i_54__5/O
                         net (fo=1, routed)           0.000     9.219    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][3]_i_54__5_n_0
    SLICE_X104Y146       MUXF7 (Prop_muxf7_I1_O)      0.214     9.433 f  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][3]_i_37__5/O
                         net (fo=11, routed)          2.234    11.667    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][3]_i_37__5_n_0
    SLICE_X91Y104        LUT2 (Prop_lut2_I1_O)        0.326    11.993 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][3]_i_35__5/O
                         net (fo=3, routed)           0.690    12.682    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][3]_i_35__5_n_0
    SLICE_X91Y104        LUT3 (Prop_lut3_I1_O)        0.352    13.034 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][3]_i_18__2/O
                         net (fo=1, routed)           0.478    13.512    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][3]_i_18__2_n_0
    SLICE_X92Y104        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.604    14.116 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][3]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    14.116    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][3]_i_10__2_n_0
    SLICE_X92Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.439 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][11]_i_17__5/O[1]
                         net (fo=2, routed)           0.594    15.034    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][11]_i_17__5_n_6
    SLICE_X90Y104        LUT3 (Prop_lut3_I1_O)        0.306    15.340 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][11]_i_11__5/O
                         net (fo=2, routed)           0.716    16.056    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][11]_i_11__5_n_0
    SLICE_X88Y104        LUT4 (Prop_lut4_I3_O)        0.124    16.180 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][11]_i_15__5/O
                         net (fo=1, routed)           0.000    16.180    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][11]_i_15__5_n_0
    SLICE_X88Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.730 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][11]_i_4__2/CO[3]
                         net (fo=1, routed)           0.000    16.730    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][11]_i_4__2_n_0
    SLICE_X88Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.064 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][15]_i_5__2/O[1]
                         net (fo=2, routed)           1.245    18.309    design_1_i/PE_array_0/inst/PE_num[13].pe/multi_result[13]
    SLICE_X90Y94         LUT2 (Prop_lut2_I0_O)        0.303    18.612 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][15]_i_8__5/O
                         net (fo=1, routed)           0.000    18.612    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][15]_i_8__5_n_0
    SLICE_X90Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.145 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][15]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    19.145    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][15]_i_3__2_n_0
    SLICE_X90Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.262 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][19]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    19.262    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][19]_i_3__2_n_0
    SLICE_X90Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.379 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][23]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    19.379    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][23]_i_3__2_n_0
    SLICE_X90Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.496 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][27]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    19.496    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][27]_i_3__2_n_0
    SLICE_X90Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.819 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][31]_i_5__2/O[1]
                         net (fo=1, routed)           0.307    20.127    design_1_i/PE_array_0/inst/PE_num[13].pe/p_0_out[29]
    SLICE_X90Y99         LUT5 (Prop_lut5_I3_O)        0.306    20.433 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][29]_i_1__4/O
                         net (fo=4, routed)           0.750    21.182    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[29]
    SLICE_X89Y103        FDRE                                         r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[1][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36792, routed)       1.720    22.899    design_1_i/PE_array_0/inst/PE_num[13].pe/clk
    SLICE_X89Y103        FDRE                                         r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[1][29]/C
                         clock pessimism              0.284    23.183    
                         clock uncertainty           -0.302    22.881    
    SLICE_X89Y103        FDRE (Setup_fdre_C_D)       -0.081    22.800    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[1][29]
  -------------------------------------------------------------------
                         required time                         22.800    
                         arrival time                         -21.182    
  -------------------------------------------------------------------
                         slack                                  1.618    

Slack (MET) :             1.627ns  (required time - arrival time)
  Source:                 design_1_i/PE_array_0/inst/PE_num[13].pe/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[2][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.970ns  (logic 6.421ns (35.731%)  route 11.549ns (64.269%))
  Logic Levels:           20  (CARRY4=9 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.900ns = ( 22.900 - 20.000 ) 
    Source Clock Delay      (SCD):    3.204ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36792, routed)       1.910     3.204    design_1_i/PE_array_0/inst/PE_num[13].pe/clk
    SLICE_X87Y112        FDRE                                         r  design_1_i/PE_array_0/inst/PE_num[13].pe/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y112        FDRE (Prop_fdre_C_Q)         0.456     3.660 r  design_1_i/PE_array_0/inst/PE_num[13].pe/counter_reg[1]/Q
                         net (fo=67, routed)          2.020     5.680    design_1_i/PE_array_0/inst/PE_num[13].pe/counter_reg_n_0_[1]
    SLICE_X94Y137        LUT4 (Prop_lut4_I1_O)        0.152     5.832 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][3]_i_126__5/O
                         net (fo=96, routed)          1.527     7.358    design_1_i/PE_array_0/inst/PE_num[13].pe/p_1_out[1]
    SLICE_X110Y147       LUT6 (Prop_lut6_I2_O)        0.348     7.706 f  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][3]_i_158__5/O
                         net (fo=1, routed)           0.000     7.706    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][3]_i_158__5_n_0
    SLICE_X110Y147       MUXF7 (Prop_muxf7_I1_O)      0.217     7.923 f  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][3]_i_103__2/O
                         net (fo=1, routed)           0.997     8.920    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][3]_i_103__2_n_0
    SLICE_X104Y146       LUT6 (Prop_lut6_I1_O)        0.299     9.219 f  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][3]_i_54__5/O
                         net (fo=1, routed)           0.000     9.219    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][3]_i_54__5_n_0
    SLICE_X104Y146       MUXF7 (Prop_muxf7_I1_O)      0.214     9.433 f  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][3]_i_37__5/O
                         net (fo=11, routed)          2.234    11.667    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][3]_i_37__5_n_0
    SLICE_X91Y104        LUT2 (Prop_lut2_I1_O)        0.326    11.993 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][3]_i_35__5/O
                         net (fo=3, routed)           0.690    12.682    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][3]_i_35__5_n_0
    SLICE_X91Y104        LUT3 (Prop_lut3_I1_O)        0.352    13.034 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][3]_i_18__2/O
                         net (fo=1, routed)           0.478    13.512    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][3]_i_18__2_n_0
    SLICE_X92Y104        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.604    14.116 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][3]_i_10__2/CO[3]
                         net (fo=1, routed)           0.000    14.116    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][3]_i_10__2_n_0
    SLICE_X92Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.439 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][11]_i_17__5/O[1]
                         net (fo=2, routed)           0.594    15.034    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][11]_i_17__5_n_6
    SLICE_X90Y104        LUT3 (Prop_lut3_I1_O)        0.306    15.340 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][11]_i_11__5/O
                         net (fo=2, routed)           0.716    16.056    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][11]_i_11__5_n_0
    SLICE_X88Y104        LUT4 (Prop_lut4_I3_O)        0.124    16.180 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][11]_i_15__5/O
                         net (fo=1, routed)           0.000    16.180    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][11]_i_15__5_n_0
    SLICE_X88Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.730 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][11]_i_4__2/CO[3]
                         net (fo=1, routed)           0.000    16.730    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][11]_i_4__2_n_0
    SLICE_X88Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.064 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][15]_i_5__2/O[1]
                         net (fo=2, routed)           1.245    18.309    design_1_i/PE_array_0/inst/PE_num[13].pe/multi_result[13]
    SLICE_X90Y94         LUT2 (Prop_lut2_I0_O)        0.303    18.612 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][15]_i_8__5/O
                         net (fo=1, routed)           0.000    18.612    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][15]_i_8__5_n_0
    SLICE_X90Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.145 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][15]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    19.145    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][15]_i_3__2_n_0
    SLICE_X90Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.262 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][19]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    19.262    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][19]_i_3__2_n_0
    SLICE_X90Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.379 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][23]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    19.379    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][23]_i_3__2_n_0
    SLICE_X90Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.496 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][27]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    19.496    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][27]_i_3__2_n_0
    SLICE_X90Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.819 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[3][31]_i_5__2/O[1]
                         net (fo=1, routed)           0.307    20.127    design_1_i/PE_array_0/inst/PE_num[13].pe/p_0_out[29]
    SLICE_X90Y99         LUT5 (Prop_lut5_I3_O)        0.306    20.433 r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[3][29]_i_1__4/O
                         net (fo=4, routed)           0.742    21.174    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad[29]
    SLICE_X88Y102        FDRE                                         r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[2][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36792, routed)       1.721    22.900    design_1_i/PE_array_0/inst/PE_num[13].pe/clk
    SLICE_X88Y102        FDRE                                         r  design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[2][29]/C
                         clock pessimism              0.284    23.184    
                         clock uncertainty           -0.302    22.882    
    SLICE_X88Y102        FDRE (Setup_fdre_C_D)       -0.081    22.801    design_1_i/PE_array_0/inst/PE_num[13].pe/psum_spad_reg[2][29]
  -------------------------------------------------------------------
                         required time                         22.801    
                         arrival time                         -21.174    
  -------------------------------------------------------------------
                         slack                                  1.627    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.713%)  route 0.214ns (60.287%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.964ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36792, routed)       0.628     0.964    design_1_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X47Y122        FDRE                                         r  design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y122        FDRE (Prop_fdre_C_Q)         0.141     1.105 r  design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[0]/Q
                         net (fo=1, routed)           0.214     1.319    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[8]
    SLICE_X51Y120        FDRE                                         r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36792, routed)       0.895     1.261    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X51Y120        FDRE                                         r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/C
                         clock pessimism             -0.039     1.222    
    SLICE_X51Y120        FDRE (Hold_fdre_C_D)         0.070     1.292    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           1.319    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_3/U0/ip2bus_data_i_D1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.926%)  route 0.212ns (60.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36792, routed)       0.624     0.960    design_1_i/axi_gpio_3/U0/s_axi_aclk
    SLICE_X49Y124        FDRE                                         r  design_1_i/axi_gpio_3/U0/ip2bus_data_i_D1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y124        FDRE (Prop_fdre_C_Q)         0.141     1.101 r  design_1_i/axi_gpio_3/U0/ip2bus_data_i_D1_reg[6]/Q
                         net (fo=1, routed)           0.212     1.313    design_1_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[25]
    SLICE_X50Y121        FDRE                                         r  design_1_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36792, routed)       0.894     1.260    design_1_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X50Y121        FDRE                                         r  design_1_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]/C
                         clock pessimism             -0.039     1.221    
    SLICE_X50Y121        FDRE (Hold_fdre_C_D)         0.059     1.280    design_1_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.280    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_13/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_gpio_13/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[27].reg1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.551%)  route 0.205ns (52.449%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.967ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36792, routed)       0.631     0.967    design_1_i/axi_gpio_13/U0/gpio_core_1/s_axi_aclk
    SLICE_X52Y137        FDRE                                         r  design_1_i/axi_gpio_13/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y137        FDRE (Prop_fdre_C_Q)         0.141     1.108 r  design_1_i/axi_gpio_13/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[27]/Q
                         net (fo=1, routed)           0.205     1.313    design_1_i/axi_gpio_13/U0/gpio_core_1/gpio_Data_In[27]
    SLICE_X45Y137        LUT5 (Prop_lut5_I0_O)        0.045     1.358 r  design_1_i/axi_gpio_13/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[27].reg1[27]_i_1/O
                         net (fo=1, routed)           0.000     1.358    design_1_i/axi_gpio_13/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[27].reg1[27]_i_1_n_0
    SLICE_X45Y137        FDRE                                         r  design_1_i/axi_gpio_13/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[27].reg1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36792, routed)       0.906     1.272    design_1_i/axi_gpio_13/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y137        FDRE                                         r  design_1_i/axi_gpio_13/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[27].reg1_reg[27]/C
                         clock pessimism             -0.039     1.233    
    SLICE_X45Y137        FDRE (Hold_fdre_C_D)         0.092     1.325    design_1_i/axi_gpio_13/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[27].reg1_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.325    
                         arrival time                           1.358    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_2/U0/ip2bus_data_i_D1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.236%)  route 0.209ns (59.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36792, routed)       0.633     0.969    design_1_i/axi_gpio_2/U0/s_axi_aclk
    SLICE_X48Y115        FDRE                                         r  design_1_i/axi_gpio_2/U0/ip2bus_data_i_D1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y115        FDRE (Prop_fdre_C_Q)         0.141     1.110 r  design_1_i/axi_gpio_2/U0/ip2bus_data_i_D1_reg[12]/Q
                         net (fo=1, routed)           0.209     1.319    design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[19]
    SLICE_X50Y118        FDRE                                         r  design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36792, routed)       0.897     1.263    design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X50Y118        FDRE                                         r  design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19]/C
                         clock pessimism             -0.039     1.224    
    SLICE_X50Y118        FDRE (Hold_fdre_C_D)         0.059     1.283    design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.319    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.164ns (44.035%)  route 0.208ns (55.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.967ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36792, routed)       0.631     0.967    design_1_i/axi_gpio_1/U0/s_axi_aclk
    SLICE_X50Y112        FDRE                                         r  design_1_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y112        FDRE (Prop_fdre_C_Q)         0.164     1.131 r  design_1_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[24]/Q
                         net (fo=1, routed)           0.208     1.339    design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[7]
    SLICE_X49Y113        FDRE                                         r  design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36792, routed)       0.905     1.271    design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X49Y113        FDRE                                         r  design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/C
                         clock pessimism             -0.039     1.232    
    SLICE_X49Y113        FDRE (Hold_fdre_C_D)         0.070     1.302    design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.302    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.164ns (43.492%)  route 0.213ns (56.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.967ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36792, routed)       0.631     0.967    design_1_i/axi_gpio_1/U0/s_axi_aclk
    SLICE_X50Y112        FDRE                                         r  design_1_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y112        FDRE (Prop_fdre_C_Q)         0.164     1.131 r  design_1_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[21]/Q
                         net (fo=1, routed)           0.213     1.344    design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[10]
    SLICE_X49Y113        FDRE                                         r  design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36792, routed)       0.905     1.271    design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X49Y113        FDRE                                         r  design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]/C
                         clock pessimism             -0.039     1.232    
    SLICE_X49Y113        FDRE (Hold_fdre_C_D)         0.070     1.302    design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.302    
                         arrival time                           1.344    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.164ns (43.121%)  route 0.216ns (56.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.967ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36792, routed)       0.631     0.967    design_1_i/axi_gpio_1/U0/s_axi_aclk
    SLICE_X50Y112        FDRE                                         r  design_1_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y112        FDRE (Prop_fdre_C_Q)         0.164     1.131 r  design_1_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[23]/Q
                         net (fo=1, routed)           0.216     1.347    design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[8]
    SLICE_X49Y113        FDRE                                         r  design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36792, routed)       0.905     1.271    design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X49Y113        FDRE                                         r  design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]/C
                         clock pessimism             -0.039     1.232    
    SLICE_X49Y113        FDRE (Hold_fdre_C_D)         0.072     1.304    design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_1_i/PE_array_0/inst/ifmap_GIN/GIN_BUS_X[3].GIN_BUS_X/MC_num[2].MC/id_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/PE_array_0/inst/ifmap_GIN/GIN_BUS_X[3].GIN_BUS_X/MC_num[3].MC/id_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (36.983%)  route 0.240ns (63.017%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36792, routed)       0.556     0.892    design_1_i/PE_array_0/inst/ifmap_GIN/GIN_BUS_X[3].GIN_BUS_X/MC_num[2].MC/clk
    SLICE_X48Y50         FDCE                                         r  design_1_i/PE_array_0/inst/ifmap_GIN/GIN_BUS_X[3].GIN_BUS_X/MC_num[2].MC/id_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y50         FDCE (Prop_fdce_C_Q)         0.141     1.033 r  design_1_i/PE_array_0/inst/ifmap_GIN/GIN_BUS_X[3].GIN_BUS_X/MC_num[2].MC/id_reg[0]/Q
                         net (fo=2, routed)           0.240     1.273    design_1_i/PE_array_0/inst/ifmap_GIN/GIN_BUS_X[3].GIN_BUS_X/MC_num[3].MC/D[0]
    SLICE_X46Y47         FDCE                                         r  design_1_i/PE_array_0/inst/ifmap_GIN/GIN_BUS_X[3].GIN_BUS_X/MC_num[3].MC/id_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36792, routed)       0.830     1.196    design_1_i/PE_array_0/inst/ifmap_GIN/GIN_BUS_X[3].GIN_BUS_X/MC_num[3].MC/clk
    SLICE_X46Y47         FDCE                                         r  design_1_i/PE_array_0/inst/ifmap_GIN/GIN_BUS_X[3].GIN_BUS_X/MC_num[3].MC/id_reg[0]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X46Y47         FDCE (Hold_fdce_C_D)         0.063     1.229    design_1_i/PE_array_0/inst/ifmap_GIN/GIN_BUS_X[3].GIN_BUS_X/MC_num[3].MC/id_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.229    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_1_i/PE_array_0/inst/filter_GIN/GIN_BUS_X[3].GIN_BUS_X/MC_num[4].MC/id_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/PE_array_0/inst/filter_GIN/GIN_BUS_X[3].GIN_BUS_X/MC_num[5].MC/id_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.238%)  route 0.238ns (62.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36792, routed)       0.562     0.898    design_1_i/PE_array_0/inst/filter_GIN/GIN_BUS_X[3].GIN_BUS_X/MC_num[4].MC/clk
    SLICE_X47Y45         FDCE                                         r  design_1_i/PE_array_0/inst/filter_GIN/GIN_BUS_X[3].GIN_BUS_X/MC_num[4].MC/id_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y45         FDCE (Prop_fdce_C_Q)         0.141     1.039 r  design_1_i/PE_array_0/inst/filter_GIN/GIN_BUS_X[3].GIN_BUS_X/MC_num[4].MC/id_reg[0]/Q
                         net (fo=2, routed)           0.238     1.276    design_1_i/PE_array_0/inst/filter_GIN/GIN_BUS_X[3].GIN_BUS_X/MC_num[5].MC/D[0]
    SLICE_X50Y44         FDCE                                         r  design_1_i/PE_array_0/inst/filter_GIN/GIN_BUS_X[3].GIN_BUS_X/MC_num[5].MC/id_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36792, routed)       0.825     1.191    design_1_i/PE_array_0/inst/filter_GIN/GIN_BUS_X[3].GIN_BUS_X/MC_num[5].MC/clk
    SLICE_X50Y44         FDCE                                         r  design_1_i/PE_array_0/inst/filter_GIN/GIN_BUS_X[3].GIN_BUS_X/MC_num[5].MC/id_reg[0]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X50Y44         FDCE (Hold_fdce_C_D)         0.075     1.231    design_1_i/PE_array_0/inst/filter_GIN/GIN_BUS_X[3].GIN_BUS_X/MC_num[5].MC/id_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.231    
                         arrival time                           1.276    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36792, routed)       0.636     0.972    design_1_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X43Y111        FDRE                                         r  design_1_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y111        FDRE (Prop_fdre_C_Q)         0.141     1.113 r  design_1_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[7]/Q
                         net (fo=1, routed)           0.110     1.223    design_1_i/ps7_0_axi_periph/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[4]
    SLICE_X42Y110        SRLC32E                                      r  design_1_i/ps7_0_axi_periph/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36792, routed)       0.908     1.274    design_1_i/ps7_0_axi_periph/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X42Y110        SRLC32E                                      r  design_1_i/ps7_0_axi_periph/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism             -0.286     0.988    
    SLICE_X42Y110        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.171    design_1_i/ps7_0_axi_periph/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         -1.171    
                         arrival time                           1.223    
  -------------------------------------------------------------------
                         slack                                  0.052    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X48Y122   design_1_i/Controller_1/inst/FSM_sequential_cs_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X53Y122   design_1_i/Controller_1/inst/FSM_sequential_cs_reg[1]/C
Min Period        n/a     FDPE/C       n/a            1.000         20.000      19.000     SLICE_X48Y122   design_1_i/Controller_1/inst/FSM_sequential_cs_reg[2]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X48Y122   design_1_i/Controller_1/inst/FSM_sequential_cs_reg[3]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X61Y83    design_1_i/Controller_1/inst/acc_data_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X62Y84    design_1_i/Controller_1/inst/acc_data_reg[10]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X66Y84    design_1_i/Controller_1/inst/acc_data_reg[11]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X60Y90    design_1_i/Controller_1/inst/acc_data_reg[12]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X62Y90    design_1_i/Controller_1/inst/acc_data_reg[13]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X42Y114   design_1_i/ps7_0_axi_periph/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X42Y114   design_1_i/ps7_0_axi_periph/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X38Y109   design_1_i/ps7_0_axi_periph/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X38Y109   design_1_i/ps7_0_axi_periph/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X42Y109   design_1_i/ps7_0_axi_periph/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X42Y109   design_1_i/ps7_0_axi_periph/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X42Y109   design_1_i/ps7_0_axi_periph/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X42Y109   design_1_i/ps7_0_axi_periph/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X38Y110   design_1_i/ps7_0_axi_periph/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X38Y110   design_1_i/ps7_0_axi_periph/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X42Y114   design_1_i/ps7_0_axi_periph/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X42Y114   design_1_i/ps7_0_axi_periph/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X38Y109   design_1_i/ps7_0_axi_periph/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X38Y109   design_1_i/ps7_0_axi_periph/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X42Y109   design_1_i/ps7_0_axi_periph/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X42Y109   design_1_i/ps7_0_axi_periph/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X42Y109   design_1_i/ps7_0_axi_periph/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X42Y109   design_1_i/ps7_0_axi_periph/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X38Y110   design_1_i/ps7_0_axi_periph/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X38Y110   design_1_i/ps7_0_axi_periph/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.644ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.729ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.644ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/PE_array_0/inst/PE_num[21].pe/cs_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.431ns  (logic 0.580ns (4.666%)  route 11.851ns (95.334%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.778ns = ( 22.778 - 20.000 ) 
    Source Clock Delay      (SCD):    3.125ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36792, routed)       1.831     3.125    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X52Y145        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y145        FDRE (Prop_fdre_C_Q)         0.456     3.581 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=56, routed)          3.697     7.278    design_1_i/PE_array_0/inst/ipsum_GIN/GIN_BUS_X[5].GIN_BUS_X/MC_num[7].MC/rst
    SLICE_X49Y111        LUT1 (Prop_lut1_I0_O)        0.124     7.402 f  design_1_i/PE_array_0/inst/ipsum_GIN/GIN_BUS_X[5].GIN_BUS_X/MC_num[7].MC/debug2[31]_i_2/O
                         net (fo=1270, routed)        8.155    15.556    design_1_i/PE_array_0/inst/PE_num[21].pe/cs_reg[0]_1
    SLICE_X91Y84         FDCE                                         f  design_1_i/PE_array_0/inst/PE_num[21].pe/cs_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36792, routed)       1.599    22.778    design_1_i/PE_array_0/inst/PE_num[21].pe/clk
    SLICE_X91Y84         FDCE                                         r  design_1_i/PE_array_0/inst/PE_num[21].pe/cs_reg[0]/C
                         clock pessimism              0.129    22.907    
                         clock uncertainty           -0.302    22.605    
    SLICE_X91Y84         FDCE (Recov_fdce_C_CLR)     -0.405    22.200    design_1_i/PE_array_0/inst/PE_num[21].pe/cs_reg[0]
  -------------------------------------------------------------------
                         required time                         22.200    
                         arrival time                         -15.556    
  -------------------------------------------------------------------
                         slack                                  6.644    

Slack (MET) :             7.070ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/PE_array_0/inst/PE_num[21].pe/cs_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.003ns  (logic 0.580ns (4.832%)  route 11.423ns (95.168%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.777ns = ( 22.777 - 20.000 ) 
    Source Clock Delay      (SCD):    3.125ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36792, routed)       1.831     3.125    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X52Y145        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y145        FDRE (Prop_fdre_C_Q)         0.456     3.581 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=56, routed)          3.697     7.278    design_1_i/PE_array_0/inst/ipsum_GIN/GIN_BUS_X[5].GIN_BUS_X/MC_num[7].MC/rst
    SLICE_X49Y111        LUT1 (Prop_lut1_I0_O)        0.124     7.402 f  design_1_i/PE_array_0/inst/ipsum_GIN/GIN_BUS_X[5].GIN_BUS_X/MC_num[7].MC/debug2[31]_i_2/O
                         net (fo=1270, routed)        7.727    15.128    design_1_i/PE_array_0/inst/PE_num[21].pe/cs_reg[0]_1
    SLICE_X93Y82         FDCE                                         f  design_1_i/PE_array_0/inst/PE_num[21].pe/cs_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36792, routed)       1.598    22.777    design_1_i/PE_array_0/inst/PE_num[21].pe/clk
    SLICE_X93Y82         FDCE                                         r  design_1_i/PE_array_0/inst/PE_num[21].pe/cs_reg[1]/C
                         clock pessimism              0.129    22.906    
                         clock uncertainty           -0.302    22.604    
    SLICE_X93Y82         FDCE (Recov_fdce_C_CLR)     -0.405    22.199    design_1_i/PE_array_0/inst/PE_num[21].pe/cs_reg[1]
  -------------------------------------------------------------------
                         required time                         22.199    
                         arrival time                         -15.128    
  -------------------------------------------------------------------
                         slack                                  7.070    

Slack (MET) :             7.070ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/PE_array_0/inst/PE_num[21].pe/cs_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.003ns  (logic 0.580ns (4.832%)  route 11.423ns (95.168%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.777ns = ( 22.777 - 20.000 ) 
    Source Clock Delay      (SCD):    3.125ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36792, routed)       1.831     3.125    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X52Y145        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y145        FDRE (Prop_fdre_C_Q)         0.456     3.581 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=56, routed)          3.697     7.278    design_1_i/PE_array_0/inst/ipsum_GIN/GIN_BUS_X[5].GIN_BUS_X/MC_num[7].MC/rst
    SLICE_X49Y111        LUT1 (Prop_lut1_I0_O)        0.124     7.402 f  design_1_i/PE_array_0/inst/ipsum_GIN/GIN_BUS_X[5].GIN_BUS_X/MC_num[7].MC/debug2[31]_i_2/O
                         net (fo=1270, routed)        7.727    15.128    design_1_i/PE_array_0/inst/PE_num[21].pe/cs_reg[0]_1
    SLICE_X93Y82         FDCE                                         f  design_1_i/PE_array_0/inst/PE_num[21].pe/cs_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36792, routed)       1.598    22.777    design_1_i/PE_array_0/inst/PE_num[21].pe/clk
    SLICE_X93Y82         FDCE                                         r  design_1_i/PE_array_0/inst/PE_num[21].pe/cs_reg[2]/C
                         clock pessimism              0.129    22.906    
                         clock uncertainty           -0.302    22.604    
    SLICE_X93Y82         FDCE (Recov_fdce_C_CLR)     -0.405    22.199    design_1_i/PE_array_0/inst/PE_num[21].pe/cs_reg[2]
  -------------------------------------------------------------------
                         required time                         22.199    
                         arrival time                         -15.128    
  -------------------------------------------------------------------
                         slack                                  7.070    

Slack (MET) :             7.456ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/PE_array_0/inst/PE_num[20].pe/cs_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.653ns  (logic 0.580ns (4.977%)  route 11.073ns (95.023%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.768ns = ( 22.768 - 20.000 ) 
    Source Clock Delay      (SCD):    3.125ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36792, routed)       1.831     3.125    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X52Y145        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y145        FDRE (Prop_fdre_C_Q)         0.456     3.581 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=56, routed)          3.697     7.278    design_1_i/PE_array_0/inst/ipsum_GIN/GIN_BUS_X[5].GIN_BUS_X/MC_num[7].MC/rst
    SLICE_X49Y111        LUT1 (Prop_lut1_I0_O)        0.124     7.402 f  design_1_i/PE_array_0/inst/ipsum_GIN/GIN_BUS_X[5].GIN_BUS_X/MC_num[7].MC/debug2[31]_i_2/O
                         net (fo=1270, routed)        7.376    14.778    design_1_i/PE_array_0/inst/PE_num[20].pe/cs_reg[0]_1
    SLICE_X92Y75         FDCE                                         f  design_1_i/PE_array_0/inst/PE_num[20].pe/cs_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36792, routed)       1.589    22.768    design_1_i/PE_array_0/inst/PE_num[20].pe/clk
    SLICE_X92Y75         FDCE                                         r  design_1_i/PE_array_0/inst/PE_num[20].pe/cs_reg[2]/C
                         clock pessimism              0.129    22.897    
                         clock uncertainty           -0.302    22.595    
    SLICE_X92Y75         FDCE (Recov_fdce_C_CLR)     -0.361    22.234    design_1_i/PE_array_0/inst/PE_num[20].pe/cs_reg[2]
  -------------------------------------------------------------------
                         required time                         22.234    
                         arrival time                         -14.778    
  -------------------------------------------------------------------
                         slack                                  7.456    

Slack (MET) :             7.498ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/PE_array_0/inst/PE_num[20].pe/cs_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.653ns  (logic 0.580ns (4.977%)  route 11.073ns (95.023%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.768ns = ( 22.768 - 20.000 ) 
    Source Clock Delay      (SCD):    3.125ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36792, routed)       1.831     3.125    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X52Y145        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y145        FDRE (Prop_fdre_C_Q)         0.456     3.581 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=56, routed)          3.697     7.278    design_1_i/PE_array_0/inst/ipsum_GIN/GIN_BUS_X[5].GIN_BUS_X/MC_num[7].MC/rst
    SLICE_X49Y111        LUT1 (Prop_lut1_I0_O)        0.124     7.402 f  design_1_i/PE_array_0/inst/ipsum_GIN/GIN_BUS_X[5].GIN_BUS_X/MC_num[7].MC/debug2[31]_i_2/O
                         net (fo=1270, routed)        7.376    14.778    design_1_i/PE_array_0/inst/PE_num[20].pe/cs_reg[0]_1
    SLICE_X92Y75         FDCE                                         f  design_1_i/PE_array_0/inst/PE_num[20].pe/cs_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36792, routed)       1.589    22.768    design_1_i/PE_array_0/inst/PE_num[20].pe/clk
    SLICE_X92Y75         FDCE                                         r  design_1_i/PE_array_0/inst/PE_num[20].pe/cs_reg[0]/C
                         clock pessimism              0.129    22.897    
                         clock uncertainty           -0.302    22.595    
    SLICE_X92Y75         FDCE (Recov_fdce_C_CLR)     -0.319    22.276    design_1_i/PE_array_0/inst/PE_num[20].pe/cs_reg[0]
  -------------------------------------------------------------------
                         required time                         22.276    
                         arrival time                         -14.778    
  -------------------------------------------------------------------
                         slack                                  7.498    

Slack (MET) :             7.498ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/PE_array_0/inst/PE_num[20].pe/cs_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.653ns  (logic 0.580ns (4.977%)  route 11.073ns (95.023%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.768ns = ( 22.768 - 20.000 ) 
    Source Clock Delay      (SCD):    3.125ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36792, routed)       1.831     3.125    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X52Y145        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y145        FDRE (Prop_fdre_C_Q)         0.456     3.581 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=56, routed)          3.697     7.278    design_1_i/PE_array_0/inst/ipsum_GIN/GIN_BUS_X[5].GIN_BUS_X/MC_num[7].MC/rst
    SLICE_X49Y111        LUT1 (Prop_lut1_I0_O)        0.124     7.402 f  design_1_i/PE_array_0/inst/ipsum_GIN/GIN_BUS_X[5].GIN_BUS_X/MC_num[7].MC/debug2[31]_i_2/O
                         net (fo=1270, routed)        7.376    14.778    design_1_i/PE_array_0/inst/PE_num[20].pe/cs_reg[0]_1
    SLICE_X92Y75         FDCE                                         f  design_1_i/PE_array_0/inst/PE_num[20].pe/cs_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36792, routed)       1.589    22.768    design_1_i/PE_array_0/inst/PE_num[20].pe/clk
    SLICE_X92Y75         FDCE                                         r  design_1_i/PE_array_0/inst/PE_num[20].pe/cs_reg[1]/C
                         clock pessimism              0.129    22.897    
                         clock uncertainty           -0.302    22.595    
    SLICE_X92Y75         FDCE (Recov_fdce_C_CLR)     -0.319    22.276    design_1_i/PE_array_0/inst/PE_num[20].pe/cs_reg[1]
  -------------------------------------------------------------------
                         required time                         22.276    
                         arrival time                         -14.778    
  -------------------------------------------------------------------
                         slack                                  7.498    

Slack (MET) :             7.775ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/PE_array_0/inst/PE_num[11].pe/cs_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.317ns  (logic 0.580ns (5.125%)  route 10.737ns (94.875%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.710ns = ( 22.710 - 20.000 ) 
    Source Clock Delay      (SCD):    3.125ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36792, routed)       1.831     3.125    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X52Y145        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y145        FDRE (Prop_fdre_C_Q)         0.456     3.581 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=56, routed)          3.697     7.278    design_1_i/PE_array_0/inst/ipsum_GIN/GIN_BUS_X[5].GIN_BUS_X/MC_num[7].MC/rst
    SLICE_X49Y111        LUT1 (Prop_lut1_I0_O)        0.124     7.402 f  design_1_i/PE_array_0/inst/ipsum_GIN/GIN_BUS_X[5].GIN_BUS_X/MC_num[7].MC/debug2[31]_i_2/O
                         net (fo=1270, routed)        7.041    14.442    design_1_i/PE_array_0/inst/PE_num[11].pe/cs_reg[0]_2
    SLICE_X54Y85         FDCE                                         f  design_1_i/PE_array_0/inst/PE_num[11].pe/cs_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36792, routed)       1.531    22.710    design_1_i/PE_array_0/inst/PE_num[11].pe/clk
    SLICE_X54Y85         FDCE                                         r  design_1_i/PE_array_0/inst/PE_num[11].pe/cs_reg[1]/C
                         clock pessimism              0.129    22.839    
                         clock uncertainty           -0.302    22.537    
    SLICE_X54Y85         FDCE (Recov_fdce_C_CLR)     -0.319    22.218    design_1_i/PE_array_0/inst/PE_num[11].pe/cs_reg[1]
  -------------------------------------------------------------------
                         required time                         22.218    
                         arrival time                         -14.442    
  -------------------------------------------------------------------
                         slack                                  7.775    

Slack (MET) :             7.775ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/PE_array_0/inst/PE_num[11].pe/cs_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.317ns  (logic 0.580ns (5.125%)  route 10.737ns (94.875%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.710ns = ( 22.710 - 20.000 ) 
    Source Clock Delay      (SCD):    3.125ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36792, routed)       1.831     3.125    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X52Y145        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y145        FDRE (Prop_fdre_C_Q)         0.456     3.581 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=56, routed)          3.697     7.278    design_1_i/PE_array_0/inst/ipsum_GIN/GIN_BUS_X[5].GIN_BUS_X/MC_num[7].MC/rst
    SLICE_X49Y111        LUT1 (Prop_lut1_I0_O)        0.124     7.402 f  design_1_i/PE_array_0/inst/ipsum_GIN/GIN_BUS_X[5].GIN_BUS_X/MC_num[7].MC/debug2[31]_i_2/O
                         net (fo=1270, routed)        7.041    14.442    design_1_i/PE_array_0/inst/PE_num[11].pe/cs_reg[0]_2
    SLICE_X54Y85         FDCE                                         f  design_1_i/PE_array_0/inst/PE_num[11].pe/cs_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36792, routed)       1.531    22.710    design_1_i/PE_array_0/inst/PE_num[11].pe/clk
    SLICE_X54Y85         FDCE                                         r  design_1_i/PE_array_0/inst/PE_num[11].pe/cs_reg[2]/C
                         clock pessimism              0.129    22.839    
                         clock uncertainty           -0.302    22.537    
    SLICE_X54Y85         FDCE (Recov_fdce_C_CLR)     -0.319    22.218    design_1_i/PE_array_0/inst/PE_num[11].pe/cs_reg[2]
  -------------------------------------------------------------------
                         required time                         22.218    
                         arrival time                         -14.442    
  -------------------------------------------------------------------
                         slack                                  7.775    

Slack (MET) :             7.809ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/PE_array_0/inst/PE_num[28].pe/cs_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.213ns  (logic 0.580ns (5.173%)  route 10.633ns (94.827%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 22.725 - 20.000 ) 
    Source Clock Delay      (SCD):    3.125ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36792, routed)       1.831     3.125    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X52Y145        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y145        FDRE (Prop_fdre_C_Q)         0.456     3.581 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=56, routed)          3.697     7.278    design_1_i/PE_array_0/inst/ipsum_GIN/GIN_BUS_X[5].GIN_BUS_X/MC_num[7].MC/rst
    SLICE_X49Y111        LUT1 (Prop_lut1_I0_O)        0.124     7.402 f  design_1_i/PE_array_0/inst/ipsum_GIN/GIN_BUS_X[5].GIN_BUS_X/MC_num[7].MC/debug2[31]_i_2/O
                         net (fo=1270, routed)        6.937    14.338    design_1_i/PE_array_0/inst/PE_num[28].pe/cs_reg[0]_3
    SLICE_X84Y56         FDCE                                         f  design_1_i/PE_array_0/inst/PE_num[28].pe/cs_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36792, routed)       1.546    22.725    design_1_i/PE_array_0/inst/PE_num[28].pe/clk
    SLICE_X84Y56         FDCE                                         r  design_1_i/PE_array_0/inst/PE_num[28].pe/cs_reg[1]/C
                         clock pessimism              0.129    22.854    
                         clock uncertainty           -0.302    22.552    
    SLICE_X84Y56         FDCE (Recov_fdce_C_CLR)     -0.405    22.147    design_1_i/PE_array_0/inst/PE_num[28].pe/cs_reg[1]
  -------------------------------------------------------------------
                         required time                         22.147    
                         arrival time                         -14.338    
  -------------------------------------------------------------------
                         slack                                  7.809    

Slack (MET) :             7.822ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/PE_array_0/inst/PE_num[22].pe/cs_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.332ns  (logic 0.580ns (5.118%)  route 10.752ns (94.882%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.771ns = ( 22.771 - 20.000 ) 
    Source Clock Delay      (SCD):    3.125ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36792, routed)       1.831     3.125    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X52Y145        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y145        FDRE (Prop_fdre_C_Q)         0.456     3.581 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=56, routed)          3.697     7.278    design_1_i/PE_array_0/inst/ipsum_GIN/GIN_BUS_X[5].GIN_BUS_X/MC_num[7].MC/rst
    SLICE_X49Y111        LUT1 (Prop_lut1_I0_O)        0.124     7.402 f  design_1_i/PE_array_0/inst/ipsum_GIN/GIN_BUS_X[5].GIN_BUS_X/MC_num[7].MC/debug2[31]_i_2/O
                         net (fo=1270, routed)        7.056    14.457    design_1_i/PE_array_0/inst/PE_num[22].pe/cs_reg[0]_2
    SLICE_X92Y72         FDCE                                         f  design_1_i/PE_array_0/inst/PE_num[22].pe/cs_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36792, routed)       1.592    22.771    design_1_i/PE_array_0/inst/PE_num[22].pe/clk
    SLICE_X92Y72         FDCE                                         r  design_1_i/PE_array_0/inst/PE_num[22].pe/cs_reg[0]/C
                         clock pessimism              0.129    22.900    
                         clock uncertainty           -0.302    22.598    
    SLICE_X92Y72         FDCE (Recov_fdce_C_CLR)     -0.319    22.279    design_1_i/PE_array_0/inst/PE_num[22].pe/cs_reg[0]
  -------------------------------------------------------------------
                         required time                         22.279    
                         arrival time                         -14.457    
  -------------------------------------------------------------------
                         slack                                  7.822    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.729ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/PE_array_0/inst/debug4_reg[10]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.927ns  (logic 0.186ns (9.652%)  route 1.741ns (90.348%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36792, routed)       0.634     0.970    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X52Y145        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y145        FDRE (Prop_fdre_C_Q)         0.141     1.111 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=56, routed)          1.584     2.695    design_1_i/PE_array_0/inst/ipsum_GIN/GIN_BUS_X[5].GIN_BUS_X/MC_num[7].MC/rst
    SLICE_X49Y111        LUT1 (Prop_lut1_I0_O)        0.045     2.740 f  design_1_i/PE_array_0/inst/ipsum_GIN/GIN_BUS_X[5].GIN_BUS_X/MC_num[7].MC/debug2[31]_i_2/O
                         net (fo=1270, routed)        0.158     2.897    design_1_i/PE_array_0/inst/ipsum_GIN_n_8
    SLICE_X46Y111        FDCE                                         f  design_1_i/PE_array_0/inst/debug4_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36792, routed)       0.908     1.274    design_1_i/PE_array_0/inst/clk
    SLICE_X46Y111        FDCE                                         r  design_1_i/PE_array_0/inst/debug4_reg[10]/C
                         clock pessimism             -0.039     1.235    
    SLICE_X46Y111        FDCE (Remov_fdce_C_CLR)     -0.067     1.168    design_1_i/PE_array_0/inst/debug4_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.168    
                         arrival time                           2.897    
  -------------------------------------------------------------------
                         slack                                  1.729    

Slack (MET) :             1.729ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/PE_array_0/inst/debug4_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.927ns  (logic 0.186ns (9.652%)  route 1.741ns (90.348%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36792, routed)       0.634     0.970    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X52Y145        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y145        FDRE (Prop_fdre_C_Q)         0.141     1.111 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=56, routed)          1.584     2.695    design_1_i/PE_array_0/inst/ipsum_GIN/GIN_BUS_X[5].GIN_BUS_X/MC_num[7].MC/rst
    SLICE_X49Y111        LUT1 (Prop_lut1_I0_O)        0.045     2.740 f  design_1_i/PE_array_0/inst/ipsum_GIN/GIN_BUS_X[5].GIN_BUS_X/MC_num[7].MC/debug2[31]_i_2/O
                         net (fo=1270, routed)        0.158     2.897    design_1_i/PE_array_0/inst/ipsum_GIN_n_8
    SLICE_X46Y111        FDCE                                         f  design_1_i/PE_array_0/inst/debug4_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36792, routed)       0.908     1.274    design_1_i/PE_array_0/inst/clk
    SLICE_X46Y111        FDCE                                         r  design_1_i/PE_array_0/inst/debug4_reg[1]/C
                         clock pessimism             -0.039     1.235    
    SLICE_X46Y111        FDCE (Remov_fdce_C_CLR)     -0.067     1.168    design_1_i/PE_array_0/inst/debug4_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.168    
                         arrival time                           2.897    
  -------------------------------------------------------------------
                         slack                                  1.729    

Slack (MET) :             1.729ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/PE_array_0/inst/debug4_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.927ns  (logic 0.186ns (9.652%)  route 1.741ns (90.348%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36792, routed)       0.634     0.970    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X52Y145        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y145        FDRE (Prop_fdre_C_Q)         0.141     1.111 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=56, routed)          1.584     2.695    design_1_i/PE_array_0/inst/ipsum_GIN/GIN_BUS_X[5].GIN_BUS_X/MC_num[7].MC/rst
    SLICE_X49Y111        LUT1 (Prop_lut1_I0_O)        0.045     2.740 f  design_1_i/PE_array_0/inst/ipsum_GIN/GIN_BUS_X[5].GIN_BUS_X/MC_num[7].MC/debug2[31]_i_2/O
                         net (fo=1270, routed)        0.158     2.897    design_1_i/PE_array_0/inst/ipsum_GIN_n_8
    SLICE_X46Y111        FDCE                                         f  design_1_i/PE_array_0/inst/debug4_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36792, routed)       0.908     1.274    design_1_i/PE_array_0/inst/clk
    SLICE_X46Y111        FDCE                                         r  design_1_i/PE_array_0/inst/debug4_reg[2]/C
                         clock pessimism             -0.039     1.235    
    SLICE_X46Y111        FDCE (Remov_fdce_C_CLR)     -0.067     1.168    design_1_i/PE_array_0/inst/debug4_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.168    
                         arrival time                           2.897    
  -------------------------------------------------------------------
                         slack                                  1.729    

Slack (MET) :             1.729ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/PE_array_0/inst/debug4_reg[8]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.927ns  (logic 0.186ns (9.652%)  route 1.741ns (90.348%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36792, routed)       0.634     0.970    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X52Y145        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y145        FDRE (Prop_fdre_C_Q)         0.141     1.111 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=56, routed)          1.584     2.695    design_1_i/PE_array_0/inst/ipsum_GIN/GIN_BUS_X[5].GIN_BUS_X/MC_num[7].MC/rst
    SLICE_X49Y111        LUT1 (Prop_lut1_I0_O)        0.045     2.740 f  design_1_i/PE_array_0/inst/ipsum_GIN/GIN_BUS_X[5].GIN_BUS_X/MC_num[7].MC/debug2[31]_i_2/O
                         net (fo=1270, routed)        0.158     2.897    design_1_i/PE_array_0/inst/ipsum_GIN_n_8
    SLICE_X46Y111        FDCE                                         f  design_1_i/PE_array_0/inst/debug4_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36792, routed)       0.908     1.274    design_1_i/PE_array_0/inst/clk
    SLICE_X46Y111        FDCE                                         r  design_1_i/PE_array_0/inst/debug4_reg[8]/C
                         clock pessimism             -0.039     1.235    
    SLICE_X46Y111        FDCE (Remov_fdce_C_CLR)     -0.067     1.168    design_1_i/PE_array_0/inst/debug4_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.168    
                         arrival time                           2.897    
  -------------------------------------------------------------------
                         slack                                  1.729    

Slack (MET) :             1.729ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/PE_array_0/inst/debug4_reg[9]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.927ns  (logic 0.186ns (9.652%)  route 1.741ns (90.348%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36792, routed)       0.634     0.970    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X52Y145        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y145        FDRE (Prop_fdre_C_Q)         0.141     1.111 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=56, routed)          1.584     2.695    design_1_i/PE_array_0/inst/ipsum_GIN/GIN_BUS_X[5].GIN_BUS_X/MC_num[7].MC/rst
    SLICE_X49Y111        LUT1 (Prop_lut1_I0_O)        0.045     2.740 f  design_1_i/PE_array_0/inst/ipsum_GIN/GIN_BUS_X[5].GIN_BUS_X/MC_num[7].MC/debug2[31]_i_2/O
                         net (fo=1270, routed)        0.158     2.897    design_1_i/PE_array_0/inst/ipsum_GIN_n_8
    SLICE_X46Y111        FDCE                                         f  design_1_i/PE_array_0/inst/debug4_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36792, routed)       0.908     1.274    design_1_i/PE_array_0/inst/clk
    SLICE_X46Y111        FDCE                                         r  design_1_i/PE_array_0/inst/debug4_reg[9]/C
                         clock pessimism             -0.039     1.235    
    SLICE_X46Y111        FDCE (Remov_fdce_C_CLR)     -0.067     1.168    design_1_i/PE_array_0/inst/debug4_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.168    
                         arrival time                           2.897    
  -------------------------------------------------------------------
                         slack                                  1.729    

Slack (MET) :             1.729ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/PE_array_0/inst/debug5_reg[10]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.927ns  (logic 0.186ns (9.652%)  route 1.741ns (90.348%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36792, routed)       0.634     0.970    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X52Y145        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y145        FDRE (Prop_fdre_C_Q)         0.141     1.111 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=56, routed)          1.584     2.695    design_1_i/PE_array_0/inst/ipsum_GIN/GIN_BUS_X[5].GIN_BUS_X/MC_num[7].MC/rst
    SLICE_X49Y111        LUT1 (Prop_lut1_I0_O)        0.045     2.740 f  design_1_i/PE_array_0/inst/ipsum_GIN/GIN_BUS_X[5].GIN_BUS_X/MC_num[7].MC/debug2[31]_i_2/O
                         net (fo=1270, routed)        0.158     2.897    design_1_i/PE_array_0/inst/ipsum_GIN_n_8
    SLICE_X46Y111        FDCE                                         f  design_1_i/PE_array_0/inst/debug5_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36792, routed)       0.908     1.274    design_1_i/PE_array_0/inst/clk
    SLICE_X46Y111        FDCE                                         r  design_1_i/PE_array_0/inst/debug5_reg[10]/C
                         clock pessimism             -0.039     1.235    
    SLICE_X46Y111        FDCE (Remov_fdce_C_CLR)     -0.067     1.168    design_1_i/PE_array_0/inst/debug5_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.168    
                         arrival time                           2.897    
  -------------------------------------------------------------------
                         slack                                  1.729    

Slack (MET) :             1.729ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/PE_array_0/inst/debug5_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.927ns  (logic 0.186ns (9.652%)  route 1.741ns (90.348%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36792, routed)       0.634     0.970    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X52Y145        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y145        FDRE (Prop_fdre_C_Q)         0.141     1.111 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=56, routed)          1.584     2.695    design_1_i/PE_array_0/inst/ipsum_GIN/GIN_BUS_X[5].GIN_BUS_X/MC_num[7].MC/rst
    SLICE_X49Y111        LUT1 (Prop_lut1_I0_O)        0.045     2.740 f  design_1_i/PE_array_0/inst/ipsum_GIN/GIN_BUS_X[5].GIN_BUS_X/MC_num[7].MC/debug2[31]_i_2/O
                         net (fo=1270, routed)        0.158     2.897    design_1_i/PE_array_0/inst/ipsum_GIN_n_8
    SLICE_X46Y111        FDCE                                         f  design_1_i/PE_array_0/inst/debug5_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36792, routed)       0.908     1.274    design_1_i/PE_array_0/inst/clk
    SLICE_X46Y111        FDCE                                         r  design_1_i/PE_array_0/inst/debug5_reg[1]/C
                         clock pessimism             -0.039     1.235    
    SLICE_X46Y111        FDCE (Remov_fdce_C_CLR)     -0.067     1.168    design_1_i/PE_array_0/inst/debug5_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.168    
                         arrival time                           2.897    
  -------------------------------------------------------------------
                         slack                                  1.729    

Slack (MET) :             1.829ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/PE_array_0/inst/debug5_reg[8]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.002ns  (logic 0.186ns (9.290%)  route 1.816ns (90.710%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36792, routed)       0.634     0.970    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X52Y145        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y145        FDRE (Prop_fdre_C_Q)         0.141     1.111 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=56, routed)          1.584     2.695    design_1_i/PE_array_0/inst/ipsum_GIN/GIN_BUS_X[5].GIN_BUS_X/MC_num[7].MC/rst
    SLICE_X49Y111        LUT1 (Prop_lut1_I0_O)        0.045     2.740 f  design_1_i/PE_array_0/inst/ipsum_GIN/GIN_BUS_X[5].GIN_BUS_X/MC_num[7].MC/debug2[31]_i_2/O
                         net (fo=1270, routed)        0.233     2.972    design_1_i/PE_array_0/inst/ipsum_GIN_n_8
    SLICE_X44Y110        FDCE                                         f  design_1_i/PE_array_0/inst/debug5_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36792, routed)       0.908     1.274    design_1_i/PE_array_0/inst/clk
    SLICE_X44Y110        FDCE                                         r  design_1_i/PE_array_0/inst/debug5_reg[8]/C
                         clock pessimism             -0.039     1.235    
    SLICE_X44Y110        FDCE (Remov_fdce_C_CLR)     -0.092     1.143    design_1_i/PE_array_0/inst/debug5_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.143    
                         arrival time                           2.972    
  -------------------------------------------------------------------
                         slack                                  1.829    

Slack (MET) :             1.829ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/PE_array_0/inst/debug5_reg[9]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.002ns  (logic 0.186ns (9.290%)  route 1.816ns (90.710%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36792, routed)       0.634     0.970    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X52Y145        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y145        FDRE (Prop_fdre_C_Q)         0.141     1.111 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=56, routed)          1.584     2.695    design_1_i/PE_array_0/inst/ipsum_GIN/GIN_BUS_X[5].GIN_BUS_X/MC_num[7].MC/rst
    SLICE_X49Y111        LUT1 (Prop_lut1_I0_O)        0.045     2.740 f  design_1_i/PE_array_0/inst/ipsum_GIN/GIN_BUS_X[5].GIN_BUS_X/MC_num[7].MC/debug2[31]_i_2/O
                         net (fo=1270, routed)        0.233     2.972    design_1_i/PE_array_0/inst/ipsum_GIN_n_8
    SLICE_X44Y110        FDCE                                         f  design_1_i/PE_array_0/inst/debug5_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36792, routed)       0.908     1.274    design_1_i/PE_array_0/inst/clk
    SLICE_X44Y110        FDCE                                         r  design_1_i/PE_array_0/inst/debug5_reg[9]/C
                         clock pessimism             -0.039     1.235    
    SLICE_X44Y110        FDCE (Remov_fdce_C_CLR)     -0.092     1.143    design_1_i/PE_array_0/inst/debug5_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.143    
                         arrival time                           2.972    
  -------------------------------------------------------------------
                         slack                                  1.829    

Slack (MET) :             1.913ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Controller_1/inst/FSM_sequential_cs_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.013ns  (logic 0.187ns (9.287%)  route 1.826ns (90.713%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36792, routed)       0.634     0.970    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X52Y145        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y145        FDRE (Prop_fdre_C_Q)         0.141     1.111 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=56, routed)          1.500     2.611    design_1_i/Controller_1/inst/rst
    SLICE_X49Y111        LUT1 (Prop_lut1_I0_O)        0.046     2.657 f  design_1_i/Controller_1/inst/cs[3]_i_2/O
                         net (fo=40, routed)          0.327     2.983    design_1_i/Controller_1/inst/cs[3]_i_2_n_0
    SLICE_X48Y122        FDCE                                         f  design_1_i/Controller_1/inst/FSM_sequential_cs_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36792, routed)       0.897     1.263    design_1_i/Controller_1/inst/clk
    SLICE_X48Y122        FDCE                                         r  design_1_i/Controller_1/inst/FSM_sequential_cs_reg[0]/C
                         clock pessimism             -0.039     1.224    
    SLICE_X48Y122        FDCE (Remov_fdce_C_CLR)     -0.154     1.070    design_1_i/Controller_1/inst/FSM_sequential_cs_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.070    
                         arrival time                           2.983    
  -------------------------------------------------------------------
                         slack                                  1.913    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.630ns  (logic 0.124ns (3.416%)  route 3.506ns (96.584%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           3.506     3.506    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X51Y147        LUT1 (Prop_lut1_I0_O)        0.124     3.630 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     3.630    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X51Y147        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36792, routed)       1.641     2.820    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X51Y147        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.523ns  (logic 0.045ns (2.955%)  route 1.478ns (97.045%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.478     1.478    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X51Y147        LUT1 (Prop_lut1_I0_O)        0.045     1.523 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.523    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X51Y147        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36792, routed)       0.907     1.273    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X51Y147        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay           204 Endpoints
Min Delay           204 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/Controller_1/inst/FSM_sequential_cs_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.501ns  (logic 1.433ns (9.882%)  route 13.068ns (90.118%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.891ns
    Source Clock Delay      (SCD):    3.119ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36792, routed)       1.825     3.119    design_1_i/Controller_1/inst/clk
    SLICE_X48Y122        FDPE                                         r  design_1_i/Controller_1/inst/FSM_sequential_cs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y122        FDPE (Prop_fdpe_C_Q)         0.456     3.575 f  design_1_i/Controller_1/inst/FSM_sequential_cs_reg[2]/Q
                         net (fo=125, routed)         2.230     5.805    design_1_i/Controller_1/inst/cs[2]
    SLICE_X60Y110        LUT5 (Prop_lut5_I0_O)        0.149     5.954 r  design_1_i/Controller_1/inst/opsum_tag_X[0]_INST_0/O
                         net (fo=49, routed)          4.417    10.370    design_1_i/PE_array_0/inst/opsum_GON/GON_BUS_X[5].GON_BUS_X/MC_num[0].MC/D[0]
    SLICE_X57Y34         LUT6 (Prop_lut6_I0_O)        0.332    10.702 r  design_1_i/PE_array_0/inst/opsum_GON/GON_BUS_X[5].GON_BUS_X/MC_num[0].MC/GLB_opsum_valid_INST_0_i_135/O
                         net (fo=2, routed)           0.460    11.163    design_1_i/PE_array_0/inst/opsum_GON/GON_BUS_X[5].GON_BUS_X/MC_num[0].MC/GLB_opsum_valid_INST_0_i_135_n_0
    SLICE_X57Y31         LUT6 (Prop_lut6_I2_O)        0.124    11.287 r  design_1_i/PE_array_0/inst/opsum_GON/GON_BUS_X[5].GON_BUS_X/MC_num[0].MC/GLB_opsum_valid_INST_0_i_88/O
                         net (fo=33, routed)          0.696    11.982    design_1_i/PE_array_0/inst/opsum_GON/GON_BUS_X[5].GON_BUS_X/MC_num[1].MC/GLB_opsum_valid_INST_0_i_4[0]
    SLICE_X60Y31         LUT4 (Prop_lut4_I1_O)        0.124    12.106 r  design_1_i/PE_array_0/inst/opsum_GON/GON_BUS_X[5].GON_BUS_X/MC_num[1].MC/GLB_opsum_valid_INST_0_i_30/O
                         net (fo=1, routed)           0.598    12.704    design_1_i/PE_array_0/inst/opsum_GON/GON_BUS_X[5].GON_BUS_X/MC_num[6].MC/GLB_data_out[31]_0
    SLICE_X62Y33         LUT6 (Prop_lut6_I5_O)        0.124    12.828 r  design_1_i/PE_array_0/inst/opsum_GON/GON_BUS_X[5].GON_BUS_X/MC_num[6].MC/GLB_opsum_valid_INST_0_i_4/O
                         net (fo=65, routed)          3.877    16.705    design_1_i/PE_array_0/inst/opsum_GON/GON_BUS_X[1].GON_BUS_X/MC_num[6].MC/GLB_opsum_valid_2[4]
    SLICE_X61Y102        LUT6 (Prop_lut6_I3_O)        0.124    16.829 r  design_1_i/PE_array_0/inst/opsum_GON/GON_BUS_X[1].GON_BUS_X/MC_num[6].MC/GLB_opsum_valid_INST_0/O
                         net (fo=2, routed)           0.791    17.620    design_1_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X61Y109        FDRE                                         r  design_1_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36792, routed)       1.712     2.891    design_1_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X61Y109        FDRE                                         r  design_1_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/PE_array_0/inst/PE_num[6].pe/cs_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.724ns  (logic 1.014ns (8.649%)  route 10.710ns (91.351%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns
    Source Clock Delay      (SCD):    3.181ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36792, routed)       1.887     3.181    design_1_i/PE_array_0/inst/PE_num[6].pe/clk
    SLICE_X66Y124        FDCE                                         r  design_1_i/PE_array_0/inst/PE_num[6].pe/cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y124        FDCE (Prop_fdce_C_Q)         0.518     3.699 r  design_1_i/PE_array_0/inst/PE_num[6].pe/cs_reg[0]/Q
                         net (fo=77, routed)          3.070     6.769    design_1_i/PE_array_0/inst/PE_num[6].pe/cs[0]
    SLICE_X61Y105        LUT6 (Prop_lut6_I2_O)        0.124     6.893 r  design_1_i/PE_array_0/inst/PE_num[6].pe/GLB_ipsum_ready_INST_0_i_47/O
                         net (fo=1, routed)           0.722     7.615    design_1_i/PE_array_0/inst/PE_num[8].pe/GLB_ipsum_ready_INST_0_i_1
    SLICE_X55Y94         LUT6 (Prop_lut6_I5_O)        0.124     7.739 r  design_1_i/PE_array_0/inst/PE_num[8].pe/GLB_ipsum_ready_INST_0_i_12/O
                         net (fo=1, routed)           1.604     9.343    design_1_i/PE_array_0/inst/pe_debug/GLB_ipsum_ready_7
    SLICE_X64Y111        LUT6 (Prop_lut6_I5_O)        0.124     9.467 r  design_1_i/PE_array_0/inst/pe_debug/GLB_ipsum_ready_INST_0_i_1/O
                         net (fo=1, routed)           3.822    13.289    design_1_i/PE_array_0/inst/pe_debug/GLB_ipsum_ready_INST_0_i_1_n_0
    SLICE_X61Y37         LUT6 (Prop_lut6_I0_O)        0.124    13.413 r  design_1_i/PE_array_0/inst/pe_debug/GLB_ipsum_ready_INST_0/O
                         net (fo=1, routed)           1.492    14.905    design_1_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[1]
    SLICE_X61Y69         FDRE                                         r  design_1_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36792, routed)       1.529     2.708    design_1_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X61Y69         FDRE                                         r  design_1_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/PE_array_0/inst/PE_num[44].pe/cs_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.875ns  (logic 0.952ns (10.727%)  route 7.923ns (89.273%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns
    Source Clock Delay      (SCD):    3.009ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36792, routed)       1.715     3.009    design_1_i/PE_array_0/inst/PE_num[44].pe/clk
    SLICE_X76Y24         FDCE                                         r  design_1_i/PE_array_0/inst/PE_num[44].pe/cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y24         FDCE (Prop_fdce_C_Q)         0.456     3.465 f  design_1_i/PE_array_0/inst/PE_num[44].pe/cs_reg[1]/Q
                         net (fo=30, routed)          2.045     5.510    design_1_i/PE_array_0/inst/PE_num[44].pe/cs[1]
    SLICE_X82Y25         LUT2 (Prop_lut2_I0_O)        0.124     5.634 r  design_1_i/PE_array_0/inst/PE_num[44].pe/filter_spad[0][31]_i_2__27/O
                         net (fo=11, routed)          1.333     6.967    design_1_i/PE_array_0/inst/PE_num[44].pe/filter_spad[0][31]_i_2__27_n_0
    SLICE_X68Y23         LUT6 (Prop_lut6_I2_O)        0.124     7.091 r  design_1_i/PE_array_0/inst/PE_num[44].pe/GLB_filter_ready_INST_0_i_32/O
                         net (fo=1, routed)           1.069     8.160    design_1_i/PE_array_0/inst/PE_num[34].pe/GLB_filter_ready_0
    SLICE_X65Y33         LUT6 (Prop_lut6_I2_O)        0.124     8.284 r  design_1_i/PE_array_0/inst/PE_num[34].pe/GLB_filter_ready_INST_0_i_5/O
                         net (fo=1, routed)           2.692    10.976    design_1_i/PE_array_0/inst/PE_num[10].pe/GLB_filter_ready_3
    SLICE_X65Y96         LUT5 (Prop_lut5_I4_O)        0.124    11.100 r  design_1_i/PE_array_0/inst/PE_num[10].pe/GLB_filter_ready_INST_0/O
                         net (fo=1, routed)           0.783    11.884    design_1_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[2]
    SLICE_X65Y103        FDRE                                         r  design_1_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36792, routed)       1.715     2.894    design_1_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X65Y103        FDRE                                         r  design_1_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/PE_array_0/inst/PE_num[29].pe/cs_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.561ns  (logic 1.215ns (14.192%)  route 7.346ns (85.808%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.876ns
    Source Clock Delay      (SCD):    3.010ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36792, routed)       1.716     3.010    design_1_i/PE_array_0/inst/PE_num[29].pe/clk
    SLICE_X85Y64         FDCE                                         r  design_1_i/PE_array_0/inst/PE_num[29].pe/cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y64         FDCE (Prop_fdce_C_Q)         0.456     3.466 r  design_1_i/PE_array_0/inst/PE_num[29].pe/cs_reg[1]/Q
                         net (fo=30, routed)          0.879     4.345    design_1_i/PE_array_0/inst/PE_num[29].pe/cs[1]
    SLICE_X82Y64         LUT3 (Prop_lut3_I1_O)        0.156     4.501 r  design_1_i/PE_array_0/inst/PE_num[29].pe/debug1[5]_INST_0/O
                         net (fo=2, routed)           1.900     6.401    design_1_i/PE_array_0/inst/PE_num[28].pe/GLB_ifmap_ready_INST_0_i_5[4]
    SLICE_X49Y57         LUT6 (Prop_lut6_I1_O)        0.355     6.756 r  design_1_i/PE_array_0/inst/PE_num[28].pe/GLB_ifmap_ready_INST_0_i_7/O
                         net (fo=1, routed)           1.491     8.247    design_1_i/PE_array_0/inst/PE_num[32].pe/GLB_ifmap_ready
    SLICE_X58Y46         LUT6 (Prop_lut6_I3_O)        0.124     8.371 r  design_1_i/PE_array_0/inst/PE_num[32].pe/GLB_ifmap_ready_INST_0_i_5/O
                         net (fo=1, routed)           2.232    10.604    design_1_i/PE_array_0/inst/PE_num[10].pe/GLB_ifmap_ready_3
    SLICE_X58Y111        LUT5 (Prop_lut5_I4_O)        0.124    10.728 r  design_1_i/PE_array_0/inst/PE_num[10].pe/GLB_ifmap_ready_INST_0/O
                         net (fo=1, routed)           0.844    11.571    design_1_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[3]
    SLICE_X56Y122        FDRE                                         r  design_1_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36792, routed)       1.697     2.876    design_1_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X56Y122        FDRE                                         r  design_1_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/PE_array_0/inst/PE_num[23].pe/cs_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_gpio_6/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.650ns  (logic 0.610ns (10.797%)  route 5.040ns (89.203%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.889ns
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36792, routed)       1.637     2.931    design_1_i/PE_array_0/inst/PE_num[23].pe/clk
    SLICE_X53Y59         FDCE                                         r  design_1_i/PE_array_0/inst/PE_num[23].pe/cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y59         FDCE (Prop_fdce_C_Q)         0.456     3.387 f  design_1_i/PE_array_0/inst/PE_num[23].pe/cs_reg[0]/Q
                         net (fo=78, routed)          3.337     6.724    design_1_i/PE_array_0/inst/PE_num[23].pe/cs[0]
    SLICE_X55Y69         LUT3 (Prop_lut3_I2_O)        0.154     6.878 r  design_1_i/PE_array_0/inst/PE_num[23].pe/debug0[23]_INST_0/O
                         net (fo=2, routed)           1.702     8.581    design_1_i/axi_gpio_6/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[23]
    SLICE_X56Y108        FDRE                                         r  design_1_i/axi_gpio_6/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36792, routed)       1.710     2.889    design_1_i/axi_gpio_6/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X56Y108        FDRE                                         r  design_1_i/axi_gpio_6/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/PE_array_0/inst/PE_num[20].pe/cs_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_gpio_6/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.838ns  (logic 0.801ns (16.556%)  route 4.037ns (83.444%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.891ns
    Source Clock Delay      (SCD):    3.057ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36792, routed)       1.763     3.057    design_1_i/PE_array_0/inst/PE_num[20].pe/clk
    SLICE_X92Y75         FDCE                                         r  design_1_i/PE_array_0/inst/PE_num[20].pe/cs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y75         FDCE (Prop_fdce_C_Q)         0.478     3.535 f  design_1_i/PE_array_0/inst/PE_num[20].pe/cs_reg[2]/Q
                         net (fo=29, routed)          2.339     5.874    design_1_i/PE_array_0/inst/PE_num[20].pe/cs[2]
    SLICE_X91Y86         LUT3 (Prop_lut3_I0_O)        0.323     6.197 r  design_1_i/PE_array_0/inst/PE_num[20].pe/debug0[20]_INST_0/O
                         net (fo=2, routed)           1.699     7.895    design_1_i/axi_gpio_6/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[20]
    SLICE_X62Y109        FDRE                                         r  design_1_i/axi_gpio_6/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36792, routed)       1.712     2.891    design_1_i/axi_gpio_6/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X62Y109        FDRE                                         r  design_1_i/axi_gpio_6/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/PE_array_0/inst/PE_num[42].pe/cs_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_gpio_7/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.538ns  (logic 0.606ns (13.353%)  route 3.932ns (86.647%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns
    Source Clock Delay      (SCD):    3.012ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36792, routed)       1.718     3.012    design_1_i/PE_array_0/inst/PE_num[42].pe/clk
    SLICE_X63Y20         FDCE                                         r  design_1_i/PE_array_0/inst/PE_num[42].pe/cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDCE (Prop_fdce_C_Q)         0.456     3.468 f  design_1_i/PE_array_0/inst/PE_num[42].pe/cs_reg[0]/Q
                         net (fo=77, routed)          1.977     5.445    design_1_i/PE_array_0/inst/PE_num[42].pe/cs[0]
    SLICE_X63Y22         LUT3 (Prop_lut3_I2_O)        0.150     5.595 r  design_1_i/PE_array_0/inst/PE_num[42].pe/debug1[18]_INST_0/O
                         net (fo=1, routed)           1.955     7.550    design_1_i/axi_gpio_7/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[18]
    SLICE_X59Y63         FDRE                                         r  design_1_i/axi_gpio_7/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36792, routed)       1.532     2.711    design_1_i/axi_gpio_7/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X59Y63         FDRE                                         r  design_1_i/axi_gpio_7/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/PE_array_0/inst/PE_num[22].pe/cs_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_gpio_6/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.444ns  (logic 0.608ns (13.681%)  route 3.836ns (86.319%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.888ns
    Source Clock Delay      (SCD):    3.061ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36792, routed)       1.767     3.061    design_1_i/PE_array_0/inst/PE_num[22].pe/clk
    SLICE_X91Y71         FDCE                                         r  design_1_i/PE_array_0/inst/PE_num[22].pe/cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y71         FDCE (Prop_fdce_C_Q)         0.456     3.517 r  design_1_i/PE_array_0/inst/PE_num[22].pe/cs_reg[1]/Q
                         net (fo=30, routed)          1.628     5.145    design_1_i/PE_array_0/inst/PE_num[22].pe/cs[1]
    SLICE_X89Y75         LUT3 (Prop_lut3_I1_O)        0.152     5.297 r  design_1_i/PE_array_0/inst/PE_num[22].pe/debug0[22]_INST_0/O
                         net (fo=2, routed)           2.209     7.505    design_1_i/axi_gpio_6/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[22]
    SLICE_X62Y114        FDRE                                         r  design_1_i/axi_gpio_6/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36792, routed)       1.709     2.888    design_1_i/axi_gpio_6/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X62Y114        FDRE                                         r  design_1_i/axi_gpio_6/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/PE_array_0/inst/PE_num[19].pe/cs_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_gpio_6/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.447ns  (logic 0.613ns (13.785%)  route 3.834ns (86.215%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.888ns
    Source Clock Delay      (SCD):    2.998ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36792, routed)       1.704     2.998    design_1_i/PE_array_0/inst/PE_num[19].pe/clk
    SLICE_X59Y66         FDCE                                         r  design_1_i/PE_array_0/inst/PE_num[19].pe/cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y66         FDCE (Prop_fdce_C_Q)         0.456     3.454 r  design_1_i/PE_array_0/inst/PE_num[19].pe/cs_reg[1]/Q
                         net (fo=30, routed)          1.646     5.100    design_1_i/PE_array_0/inst/PE_num[19].pe/cs[1]
    SLICE_X58Y69         LUT3 (Prop_lut3_I1_O)        0.157     5.257 r  design_1_i/PE_array_0/inst/PE_num[19].pe/debug0[19]_INST_0/O
                         net (fo=2, routed)           2.188     7.445    design_1_i/axi_gpio_6/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[19]
    SLICE_X59Y109        FDRE                                         r  design_1_i/axi_gpio_6/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36792, routed)       1.709     2.888    design_1_i/axi_gpio_6/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X59Y109        FDRE                                         r  design_1_i/axi_gpio_6/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/PE_array_0/inst/PE_num[45].pe/cs_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_gpio_7/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.364ns  (logic 0.670ns (15.353%)  route 3.694ns (84.647%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.637ns
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36792, routed)       1.656     2.950    design_1_i/PE_array_0/inst/PE_num[45].pe/clk
    SLICE_X38Y20         FDCE                                         r  design_1_i/PE_array_0/inst/PE_num[45].pe/cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDCE (Prop_fdce_C_Q)         0.518     3.468 r  design_1_i/PE_array_0/inst/PE_num[45].pe/cs_reg[1]/Q
                         net (fo=30, routed)          1.068     4.536    design_1_i/PE_array_0/inst/PE_num[45].pe/cs[1]
    SLICE_X40Y21         LUT3 (Prop_lut3_I1_O)        0.152     4.688 r  design_1_i/PE_array_0/inst/PE_num[45].pe/debug1[21]_INST_0/O
                         net (fo=2, routed)           2.626     7.314    design_1_i/axi_gpio_7/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[21]
    SLICE_X53Y67         FDRE                                         r  design_1_i/axi_gpio_7/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36792, routed)       1.458     2.637    design_1_i/axi_gpio_7/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X53Y67         FDRE                                         r  design_1_i/axi_gpio_7/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/Controller_1/inst/cs_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.404%)  route 0.118ns (45.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.256ns
    Source Clock Delay      (SCD):    0.957ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36792, routed)       0.621     0.957    design_1_i/Controller_1/inst/clk
    SLICE_X51Y124        FDCE                                         r  design_1_i/Controller_1/inst/cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y124        FDCE (Prop_fdce_C_Q)         0.141     1.098 r  design_1_i/Controller_1/inst/cs_reg[0]/Q
                         net (fo=5, routed)           0.118     1.216    design_1_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[4]
    SLICE_X53Y124        FDRE                                         r  design_1_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36792, routed)       0.890     1.256    design_1_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X53Y124        FDRE                                         r  design_1_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/PE_array_0/inst/debug2_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_gpio_8/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.647%)  route 0.112ns (44.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36792, routed)       0.639     0.975    design_1_i/PE_array_0/inst/clk
    SLICE_X44Y148        FDCE                                         r  design_1_i/PE_array_0/inst/debug2_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y148        FDCE (Prop_fdce_C_Q)         0.141     1.116 r  design_1_i/PE_array_0/inst/debug2_reg[22]/Q
                         net (fo=1, routed)           0.112     1.228    design_1_i/axi_gpio_8/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[22]
    SLICE_X43Y148        FDRE                                         r  design_1_i/axi_gpio_8/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36792, routed)       0.911     1.277    design_1_i/axi_gpio_8/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X43Y148        FDRE                                         r  design_1_i/axi_gpio_8/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/PE_array_0/inst/debug2_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_gpio_8/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.207%)  route 0.114ns (44.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36792, routed)       0.639     0.975    design_1_i/PE_array_0/inst/clk
    SLICE_X44Y148        FDCE                                         r  design_1_i/PE_array_0/inst/debug2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y148        FDCE (Prop_fdce_C_Q)         0.141     1.116 r  design_1_i/PE_array_0/inst/debug2_reg[23]/Q
                         net (fo=1, routed)           0.114     1.230    design_1_i/axi_gpio_8/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[23]
    SLICE_X44Y147        FDRE                                         r  design_1_i/axi_gpio_8/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36792, routed)       0.911     1.277    design_1_i/axi_gpio_8/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X44Y147        FDRE                                         r  design_1_i/axi_gpio_8/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/PE_array_0/inst/debug2_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_gpio_8/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.262ns  (logic 0.148ns (56.571%)  route 0.114ns (43.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36792, routed)       0.638     0.974    design_1_i/PE_array_0/inst/clk
    SLICE_X42Y146        FDCE                                         r  design_1_i/PE_array_0/inst/debug2_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y146        FDCE (Prop_fdce_C_Q)         0.148     1.122 r  design_1_i/PE_array_0/inst/debug2_reg[26]/Q
                         net (fo=1, routed)           0.114     1.236    design_1_i/axi_gpio_8/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[26]
    SLICE_X42Y147        FDRE                                         r  design_1_i/axi_gpio_8/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36792, routed)       0.911     1.277    design_1_i/axi_gpio_8/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X42Y147        FDRE                                         r  design_1_i/axi_gpio_8/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/PE_array_0/inst/debug2_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_gpio_8/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.262ns  (logic 0.148ns (56.494%)  route 0.114ns (43.506%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36792, routed)       0.638     0.974    design_1_i/PE_array_0/inst/clk
    SLICE_X42Y146        FDCE                                         r  design_1_i/PE_array_0/inst/debug2_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y146        FDCE (Prop_fdce_C_Q)         0.148     1.122 r  design_1_i/PE_array_0/inst/debug2_reg[31]/Q
                         net (fo=1, routed)           0.114     1.236    design_1_i/axi_gpio_8/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[31]
    SLICE_X43Y146        FDRE                                         r  design_1_i/axi_gpio_8/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36792, routed)       0.910     1.276    design_1_i/axi_gpio_8/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X43Y146        FDRE                                         r  design_1_i/axi_gpio_8/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/PE_array_0/inst/debug2_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_gpio_8/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.526%)  route 0.103ns (38.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36792, routed)       0.638     0.974    design_1_i/PE_array_0/inst/clk
    SLICE_X42Y146        FDCE                                         r  design_1_i/PE_array_0/inst/debug2_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y146        FDCE (Prop_fdce_C_Q)         0.164     1.138 r  design_1_i/PE_array_0/inst/debug2_reg[19]/Q
                         net (fo=1, routed)           0.103     1.241    design_1_i/axi_gpio_8/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[19]
    SLICE_X40Y146        FDRE                                         r  design_1_i/axi_gpio_8/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36792, routed)       0.910     1.276    design_1_i/axi_gpio_8/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X40Y146        FDRE                                         r  design_1_i/axi_gpio_8/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/PE_array_0/inst/debug2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_gpio_8/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.272ns  (logic 0.164ns (60.256%)  route 0.108ns (39.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36792, routed)       0.634     0.970    design_1_i/PE_array_0/inst/clk
    SLICE_X50Y144        FDCE                                         r  design_1_i/PE_array_0/inst/debug2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y144        FDCE (Prop_fdce_C_Q)         0.164     1.134 r  design_1_i/PE_array_0/inst/debug2_reg[4]/Q
                         net (fo=1, routed)           0.108     1.242    design_1_i/axi_gpio_8/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[4]
    SLICE_X50Y143        FDRE                                         r  design_1_i/axi_gpio_8/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36792, routed)       0.906     1.272    design_1_i/axi_gpio_8/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X50Y143        FDRE                                         r  design_1_i/axi_gpio_8/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/Controller_1/inst/acc_data_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.792%)  route 0.188ns (57.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.385ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.299ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36792, routed)       0.578     0.914    design_1_i/Controller_1/inst/clk
    SLICE_X57Y97         FDCE                                         r  design_1_i/Controller_1/inst/acc_data_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y97         FDCE (Prop_fdce_C_Q)         0.141     1.055 r  design_1_i/Controller_1/inst/acc_data_reg[19]/Q
                         net (fo=1, routed)           0.188     1.243    design_1_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[19]
    SLICE_X57Y103        FDRE                                         r  design_1_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36792, routed)       0.933     1.299    design_1_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X57Y103        FDRE                                         r  design_1_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/PE_array_0/inst/debug2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_gpio_8/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.816%)  route 0.110ns (40.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36792, routed)       0.635     0.971    design_1_i/PE_array_0/inst/clk
    SLICE_X50Y147        FDCE                                         r  design_1_i/PE_array_0/inst/debug2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y147        FDCE (Prop_fdce_C_Q)         0.164     1.135 r  design_1_i/PE_array_0/inst/debug2_reg[6]/Q
                         net (fo=1, routed)           0.110     1.245    design_1_i/axi_gpio_8/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[6]
    SLICE_X50Y146        FDRE                                         r  design_1_i/axi_gpio_8/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36792, routed)       0.906     1.272    design_1_i/axi_gpio_8/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X50Y146        FDRE                                         r  design_1_i/axi_gpio_8/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/PE_array_0/inst/debug2_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_gpio_8/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.816%)  route 0.110ns (40.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36792, routed)       0.638     0.974    design_1_i/PE_array_0/inst/clk
    SLICE_X46Y144        FDCE                                         r  design_1_i/PE_array_0/inst/debug2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y144        FDCE (Prop_fdce_C_Q)         0.164     1.138 r  design_1_i/PE_array_0/inst/debug2_reg[12]/Q
                         net (fo=1, routed)           0.110     1.248    design_1_i/axi_gpio_8/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[12]
    SLICE_X46Y145        FDRE                                         r  design_1_i/axi_gpio_8/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36792, routed)       0.910     1.276    design_1_i/axi_gpio_8/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X46Y145        FDRE                                         r  design_1_i/axi_gpio_8/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





