Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Tue May  8 22:13:23 2018
| Host         : PCSTUDIO running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file gestione_control_sets_placed.rpt
| Design       : gestione
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    12 |
| Unused register locations in slices containing registers |    72 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            6 |
|      6 |            1 |
|      9 |            1 |
|     10 |            3 |
|     13 |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              21 |            9 |
| No           | No                    | Yes                    |              10 |            5 |
| No           | Yes                   | No                     |               2 |            2 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              31 |           13 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------+----------------------------+--------------------------------------+------------------+----------------+
|              Clock Signal             |        Enable Signal       |           Set/Reset Signal           | Slice Load Count | Bel Load Count |
+---------------------------------------+----------------------------+--------------------------------------+------------------+----------------+
|  FSM_onehot_present_state_reg_n_0_[3] |                            |                                      |                1 |              1 |
|  enableRAM_A                          |                            | FSM_onehot_present_state_reg_n_0_[3] |                1 |              1 |
|  FSM_onehot_present_state_reg_n_0_[1] |                            | enableRAM_A                          |                1 |              1 |
|  vgaclock/inst/clk_out1               |                            |                                      |                1 |              1 |
|  vgaclock/inst/clk_out1               | vgacmd/sincH7_out          | vgacmd/blank2                        |                1 |              1 |
|  vgaclock/inst/clk_out1               | vgacmd/sincV_i_1_n_0       | vgacmd/blank2                        |                1 |              1 |
|  clk_IBUF                             |                            |                                      |                2 |              6 |
|  vgaclock/inst/clk_out1               | vgacmd/addressV[8]_i_1_n_0 | vgacmd/blank2                        |                4 |              9 |
|  vgaclock/inst/clk_out1               |                            | vgacmd/blank2                        |                5 |             10 |
|  vgaclock/inst/clk_out1               | vgacmd/addressH[9]_i_1_n_0 | vgacmd/blank2                        |                4 |             10 |
|  vgaclock/inst/clk_out1               | vgacmd/vcount              | vgacmd/blank2                        |                3 |             10 |
|  FSM_onehot_present_state_reg_n_0_[1] |                            |                                      |                5 |             13 |
+---------------------------------------+----------------------------+--------------------------------------+------------------+----------------+


