

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
342e7883f98aa6cd864340a859eb5e49  /home/bing/cu_learn/im2col/src/bin/main
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=/home/bing/cu_learn/im2col/src/col2im.cu
self exe links to: /home/bing/cu_learn/im2col/src/bin/main
Running md5sum using "md5sum /home/bing/cu_learn/im2col/src/bin/main "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/bing/cu_learn/im2col/src/bin/main > _cuobjdump_complete_output_YZojdo"
Parsing file _cuobjdump_complete_output_YZojdo
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/col2im.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/col2im.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/cuda_conv.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/cuda_conv.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/fc.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_3.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/fc.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/im2col.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_4.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/im2col.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/pooling.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_5.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/pooling.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/sigmoid.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_6.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/sigmoid.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_ : hostFun 0x0x401600, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x040 (_1.ptx:79) @%p1 bra $Lt_0_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (_1.ptx:195) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0d0 (_1.ptx:99) @%p2 bra $Lt_0_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x100 (_1.ptx:108) div.s32 %r21, %r6, %r15;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0f0 (_1.ptx:104) bra.uni $Lt_0_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x100 (_1.ptx:108) div.s32 %r21, %r6, %r15;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x120 (_1.ptx:112) @%p3 bra $Lt_0_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x150 (_1.ptx:122) mov.s32 %r27, %r26;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x140 (_1.ptx:117) bra.uni $Lt_0_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x150 (_1.ptx:122) mov.s32 %r27, %r26;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x178 (_1.ptx:127) @%p4 bra $Lt_0_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x310 (_1.ptx:188) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x250 (_1.ptx:157) @!%p5 bra $Lt_0_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e8 (_1.ptx:180) add.s32 %r27, %r27, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x2e0 (_1.ptx:178) @%p6 bra $Lt_0_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e8 (_1.ptx:180) add.s32 %r27, %r27, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x2f8 (_1.ptx:182) @%p7 bra $Lt_0_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x300 (_1.ptx:183) bra.uni $Lt_0_6658;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x300 (_1.ptx:183) bra.uni $Lt_0_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x310 (_1.ptx:188) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x330 (_1.ptx:192) @%p8 bra $Lt_0_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (_1.ptx:195) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x380 (_1.ptx:227) @%p1 bra $Lt_1_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x678 (_1.ptx:343) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x410 (_1.ptx:247) @%p2 bra $Lt_1_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x440 (_1.ptx:256) div.s32 %r21, %r6, %r15;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x430 (_1.ptx:252) bra.uni $Lt_1_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x440 (_1.ptx:256) div.s32 %r21, %r6, %r15;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x460 (_1.ptx:260) @%p3 bra $Lt_1_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x490 (_1.ptx:270) mov.s32 %r27, %r26;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x480 (_1.ptx:265) bra.uni $Lt_1_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x490 (_1.ptx:270) mov.s32 %r27, %r26;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x4b8 (_1.ptx:275) @%p4 bra $Lt_1_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x650 (_1.ptx:336) st.global.f64 [%rd5+0], %fd1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x590 (_1.ptx:305) @!%p5 bra $Lt_1_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x628 (_1.ptx:328) add.s32 %r27, %r27, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x620 (_1.ptx:326) @%p6 bra $Lt_1_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x628 (_1.ptx:328) add.s32 %r27, %r27, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x638 (_1.ptx:330) @%p7 bra $Lt_1_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x640 (_1.ptx:331) bra.uni $Lt_1_6658;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x640 (_1.ptx:331) bra.uni $Lt_1_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x650 (_1.ptx:336) st.global.f64 [%rd5+0], %fd1;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x670 (_1.ptx:340) @%p8 bra $Lt_1_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x678 (_1.ptx:343) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_CGkONR"
Running: cat _ptx_CGkONR | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_y91nol
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_y91nol --output-file  /dev/null 2> _ptx_CGkONRinfo"
GPGPU-Sim PTX: Kernel '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_' : regs=23, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: Kernel '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_' : regs=21, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_CGkONR _ptx2_y91nol _ptx_CGkONRinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_ : hostFun 0x0x401610, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=/home/bing/cu_learn/im2col/src/cuda_conv.cu
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 3, filename=/home/bing/cu_learn/im2col/src/fc.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z12BiasBackwardIfEviiPKT_PS0_ : hostFun 0x0x403fe0, fat_cubin_handle = 3
GPGPU-Sim PTX: instruction assembly for function '_Z13fc_gpu_kernelPfS_S_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: reconvergence points for _Z13fc_gpu_kernelPfS_S_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x718 (_3.ptx:84) @%p1 bra $Lt_0_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x838 (_3.ptx:126) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x738 (_3.ptx:88) @%p2 bra $Lt_0_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x838 (_3.ptx:126) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x830 (_3.ptx:122) @%p3 bra $Lt_0_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x838 (_3.ptx:126) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z13fc_gpu_kernelPfS_S_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13fc_gpu_kernelPfS_S_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z17convdw_gpu_kernelPfS_S_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: reconvergence points for _Z17convdw_gpu_kernelPfS_S_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x8d8 (_3.ptx:163) @%p1 bra $Lt_1_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f8 (_3.ptx:205) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x8f8 (_3.ptx:167) @%p2 bra $Lt_1_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f8 (_3.ptx:205) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x9f0 (_3.ptx:201) @%p3 bra $Lt_1_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f8 (_3.ptx:205) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17convdw_gpu_kernelPfS_S_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17convdw_gpu_kernelPfS_S_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z17convdx_gpu_kernelPfS_S_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: reconvergence points for _Z17convdx_gpu_kernelPfS_S_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xa98 (_3.ptx:242) @%p1 bra $Lt_2_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbb0 (_3.ptx:283) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xab8 (_3.ptx:246) @%p2 bra $Lt_2_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbb0 (_3.ptx:283) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xba8 (_3.ptx:279) @%p3 bra $Lt_2_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbb0 (_3.ptx:283) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17convdx_gpu_kernelPfS_S_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17convdx_gpu_kernelPfS_S_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z11BiasForwardIfEvPT_S1_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: reconvergence points for _Z11BiasForwardIfEvPT_S1_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xc50 (_3.ptx:319) @%p1 bra $Lt_3_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd10 (_3.ptx:349) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xc70 (_3.ptx:323) @%p2 bra $Lt_3_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd10 (_3.ptx:349) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xd08 (_3.ptx:345) @%p3 bra $Lt_3_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd10 (_3.ptx:349) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z11BiasForwardIfEvPT_S1_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11BiasForwardIfEvPT_S1_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z12BiasBackwardIfEviiPKT_PS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: reconvergence points for _Z12BiasBackwardIfEviiPKT_PS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xd58 (_3.ptx:374) @%p1 bra $Lt_4_1282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe30 (_3.ptx:406) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xe28 (_3.ptx:403) @%p2 bra $Lt_4_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe30 (_3.ptx:406) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z12BiasBackwardIfEviiPKT_PS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12BiasBackwardIfEviiPKT_PS0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _3.ptx
Adding _cuobjdump_3.ptx with cubin handle 3
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_sejljP"
Running: cat _ptx_sejljP | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_Ymkmej
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_Ymkmej --output-file  /dev/null 2> _ptx_sejljPinfo"
GPGPU-Sim PTX: Kernel '_Z12BiasBackwardIfEviiPKT_PS0_' : regs=13, lmem=0, smem=0, cmem=56
GPGPU-Sim PTX: Kernel '_Z11BiasForwardIfEvPT_S1_iii' : regs=10, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_Z17convdx_gpu_kernelPfS_S_iii' : regs=12, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z17convdw_gpu_kernelPfS_S_iii' : regs=15, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z13fc_gpu_kernelPfS_S_iii' : regs=14, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_sejljP _ptx2_Ymkmej _ptx_sejljPinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z11BiasForwardIfEvPT_S1_iii : hostFun 0x0x403fd0, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z17convdx_gpu_kernelPfS_S_iii : hostFun 0x0x402be0, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z17convdw_gpu_kernelPfS_S_iii : hostFun 0x0x402cd0, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z13fc_gpu_kernelPfS_S_iii : hostFun 0x0x402dc0, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 4, filename=/home/bing/cu_learn/im2col/src/im2col.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_ : hostFun 0x0x4047b0, fat_cubin_handle = 4
GPGPU-Sim PTX: instruction assembly for function '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xe78 (_4.ptx:78) @%p1 bra $Lt_0_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1118 (_4.ptx:177) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xf28 (_4.ptx:103) @!%p2 bra $Lt_0_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1100 (_4.ptx:172) add.u32 %r6, %r6, %r11;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1020 (_4.ptx:139) @!%p3 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10a8 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1040 (_4.ptx:143) @%p4 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10a8 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1050 (_4.ptx:145) @%p5 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10a8 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1060 (_4.ptx:147) @%p6 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10a8 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1098 (_4.ptx:155) bra.uni $L_0_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10a8 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x10c8 (_4.ptx:164) @%p7 bra $Lt_0_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10d0 (_4.ptx:165) mul.lo.u64 %rd16, %rd10, %rd9;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x10f8 (_4.ptx:170) @%p8 bra $Lt_0_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1100 (_4.ptx:172) add.u32 %r6, %r6, %r11;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x1110 (_4.ptx:174) @%p9 bra $Lt_0_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1118 (_4.ptx:177) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1160 (_4.ptx:208) @%p1 bra $Lt_1_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1400 (_4.ptx:307) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1210 (_4.ptx:233) @!%p2 bra $Lt_1_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13e8 (_4.ptx:302) add.u32 %r6, %r6, %r11;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1308 (_4.ptx:269) @!%p3 bra $Lt_1_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1390 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1328 (_4.ptx:273) @%p4 bra $Lt_1_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1390 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1338 (_4.ptx:275) @%p5 bra $Lt_1_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1390 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1348 (_4.ptx:277) @%p6 bra $Lt_1_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1390 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1380 (_4.ptx:285) bra.uni $L_1_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1390 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x13b0 (_4.ptx:294) @%p7 bra $Lt_1_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13b8 (_4.ptx:295) mul.lo.u64 %rd16, %rd10, %rd9;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x13e0 (_4.ptx:300) @%p8 bra $Lt_1_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13e8 (_4.ptx:302) add.u32 %r6, %r6, %r11;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x13f8 (_4.ptx:304) @%p9 bra $Lt_1_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1400 (_4.ptx:307) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _4.ptx
Adding _cuobjdump_4.ptx with cubin handle 4
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_gdGynN"
Running: cat _ptx_gdGynN | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_y8VNwh
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_y8VNwh --output-file  /dev/null 2> _ptx_gdGynNinfo"
GPGPU-Sim PTX: Kernel '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_' : regs=23, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: Kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' : regs=21, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_gdGynN _ptx2_y8VNwh _ptx_gdGynNinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_ : hostFun 0x0x4047c0, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 5, filename=/home/bing/cu_learn/im2col/src/pooling.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi : hostFun 0x0x405760, fat_cubin_handle = 5
GPGPU-Sim PTX: instruction assembly for function '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1448 (_5.ptx:83) @%p1 bra $Lt_0_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1750 (_5.ptx:201) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x14f0 (_5.ptx:106) @%p2 bra $Lt_0_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1520 (_5.ptx:115) rem.s32 %r24, %r6, %r17;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1510 (_5.ptx:111) bra.uni $Lt_0_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1520 (_5.ptx:115) rem.s32 %r24, %r6, %r17;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1538 (_5.ptx:118) @%p3 bra $Lt_0_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1570 (_5.ptx:129) mov.s32 %r30, %r23;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1560 (_5.ptx:124) bra.uni $Lt_0_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1570 (_5.ptx:129) mov.s32 %r30, %r23;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1598 (_5.ptx:134) @%p4 bra $Lt_0_10498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1728 (_5.ptx:194) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1658 (_5.ptx:160) @!%p5 bra $Lt_0_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1700 (_5.ptx:186) add.s32 %r30, %r30, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x16c0 (_5.ptx:175) @%p6 bra $Lt_0_8962;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16e0 (_5.ptx:181) add.s32 %r51, %r51, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x16f8 (_5.ptx:184) @%p7 bra $Lt_0_8706;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1700 (_5.ptx:186) add.s32 %r30, %r30, 1;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x1710 (_5.ptx:188) @%p8 bra $Lt_0_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1718 (_5.ptx:189) bra.uni $Lt_0_7426;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x1718 (_5.ptx:189) bra.uni $Lt_0_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1728 (_5.ptx:194) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x1748 (_5.ptx:198) @%p9 bra $Lt_0_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1750 (_5.ptx:201) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: Finding dominators for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: Finding postdominators for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: reconvergence points for _Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1798 (_5.ptx:234) @%p1 bra $Lt_1_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a38 (_5.ptx:335) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1870 (_5.ptx:264) @%p2 bra $Lt_1_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a00 (_5.ptx:325) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1940 (_5.ptx:292) @!%p3 bra $Lt_1_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19d0 (_5.ptx:316) add.s32 %r22, %r22, 1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1998 (_5.ptx:305) @!%p4 bra $Lt_1_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19b0 (_5.ptx:311) add.s32 %r46, %r46, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x19c8 (_5.ptx:314) @%p5 bra $Lt_1_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19d0 (_5.ptx:316) add.s32 %r22, %r22, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x19e0 (_5.ptx:318) @%p6 bra $Lt_1_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19e8 (_5.ptx:319) bra.uni $Lt_1_4866;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x19e8 (_5.ptx:319) bra.uni $Lt_1_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a00 (_5.ptx:325) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1a30 (_5.ptx:332) @%p7 bra $Lt_1_4610;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a38 (_5.ptx:335) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _5.ptx
Adding _cuobjdump_5.ptx with cubin handle 5
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_nXlDXL"
Running: cat _ptx_nXlDXL | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_Pkqvog
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_Pkqvog --output-file  /dev/null 2> _ptx_nXlDXLinfo"
GPGPU-Sim PTX: Kernel '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi' : regs=22, lmem=0, smem=0, cmem=96
GPGPU-Sim PTX: Kernel '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_' : regs=23, lmem=0, smem=0, cmem=112
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_nXlDXL _ptx2_Pkqvog _ptx_nXlDXLinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_ : hostFun 0x0x405750, fat_cubin_handle = 5
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 6, filename=/home/bing/cu_learn/im2col/src/sigmoid.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z14SigmoidForwardIfEviPKT_PS0_ : hostFun 0x0x406100, fat_cubin_handle = 6
GPGPU-Sim PTX: instruction assembly for function '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: reconvergence points for _Z12ReLUBackwardIfEviPKT_S2_PS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1a80 (_6.ptx:72) @%p1 bra $Lt_0_2050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b48 (_6.ptx:104) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1ae0 (_6.ptx:86) @!%p2 bra $Lt_0_3074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b10 (_6.ptx:95) add.u64 %rd9, %rd2, %rd4;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1b00 (_6.ptx:91) bra.uni $Lt_0_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b10 (_6.ptx:95) add.u64 %rd9, %rd2, %rd4;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1b40 (_6.ptx:101) @%p3 bra $Lt_0_2562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b48 (_6.ptx:104) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z12ReLUBackwardIfEviPKT_S2_PS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z11ReLUForwardIfEviPKT_PS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: reconvergence points for _Z11ReLUForwardIfEviPKT_PS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1b90 (_6.ptx:128) @%p1 bra $Lt_1_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c30 (_6.ptx:153) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1c28 (_6.ptx:150) @%p2 bra $Lt_1_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c30 (_6.ptx:153) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z11ReLUForwardIfEviPKT_PS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11ReLUForwardIfEviPKT_PS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z14SigmoidForwardIfEviPKT_PS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: reconvergence points for _Z14SigmoidForwardIfEviPKT_PS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1c78 (_6.ptx:178) @%p1 bra $Lt_2_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2088 (_6.ptx:341) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1d08 (_6.ptx:199) @!%p2 bra $Lt_2_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2038 (_6.ptx:329) mov.f64 %fd73, 0d3fe0000000000000;// 0.5
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1e38 (_6.ptx:248) @%p3 bra $Lt_2_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ed0 (_6.ptx:275) mov.f64 %fd42, 0d3ff0000000000000;// 1
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1e58 (_6.ptx:253) bra.uni $Lt_2_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ed0 (_6.ptx:275) mov.f64 %fd42, 0d3ff0000000000000;// 1
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e70 (_6.ptx:257) @%p4 bra $Lt_2_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e98 (_6.ptx:266) mov.s32 %r18, 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1e88 (_6.ptx:261) bra.uni $Lt_2_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e98 (_6.ptx:266) mov.s32 %r18, 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1f50 (_6.ptx:291) bra.uni $Lt_2_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2038 (_6.ptx:329) mov.f64 %fd73, 0d3fe0000000000000;// 0.5
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x2080 (_6.ptx:338) @%p6 bra $Lt_2_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2088 (_6.ptx:341) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14SigmoidForwardIfEviPKT_PS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14SigmoidForwardIfEviPKT_PS0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _6.ptx
Adding _cuobjdump_6.ptx with cubin handle 6
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_l8no8K"
Running: cat _ptx_l8no8K | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_7pekTf
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_7pekTf --output-file  /dev/null 2> _ptx_l8no8Kinfo"
GPGPU-Sim PTX: Kernel '_Z14SigmoidForwardIfEviPKT_PS0_' : regs=26, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_Z11ReLUForwardIfEviPKT_PS0_' : regs=10, lmem=0, smem=0, cmem=56
GPGPU-Sim PTX: Kernel '_Z12ReLUBackwardIfEviPKT_S2_PS0_' : regs=9, lmem=0, smem=0, cmem=64
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_l8no8K _ptx2_7pekTf _ptx_l8no8Kinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z11ReLUForwardIfEviPKT_PS0_ : hostFun 0x0x406080, fat_cubin_handle = 6
GPGPU-Sim PTX: __cudaRegisterFunction _Z12ReLUBackwardIfEviPKT_S2_PS0_ : hostFun 0x0x405ff0, fat_cubin_handle = 6

GPGPU-Sim PTX: cudaLaunch for 0x0x4047c0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' to stream 0, gridDim= (3,1,1) blockDim = (512,1,1) 
kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 9216 (ipc=18.4) sim_rate=9216 (inst/sec) elapsed = 0:0:00:01 / Tue Jul 24 19:00:50 2018
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(0,0,0) tid=(415,0,0)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(1,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(2,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 4500  inst.: 295616 (ipc=65.7) sim_rate=147808 (inst/sec) elapsed = 0:0:00:02 / Tue Jul 24 19:00:51 2018
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(1,0,0) tid=(287,0,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(0,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(1,0,0) tid=(415,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (6764,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(0,0,0) tid=(287,0,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(0,0,0) tid=(383,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (8781,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8881,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim uArch: GPU detected kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' finished on shader 1.
kernel_name = _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 8882
gpu_sim_insn = 692480
gpu_ipc =      77.9644
gpu_tot_sim_cycle = 8882
gpu_tot_sim_insn = 692480
gpu_tot_ipc =      77.9644
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 485
gpu_total_sim_rate=346240

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 14669
	L1I_total_cache_misses = 261
	L1I_total_cache_miss_rate = 0.0178
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 1304, Miss = 436, Miss_rate = 0.334, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1304, Miss = 436, Miss_rate = 0.334, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[3]: Access = 652, Miss = 218, Miss_rate = 0.334, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 3260
	L1D_total_cache_misses = 1090
	L1D_total_cache_miss_rate = 0.3344
	L1D_total_cache_pending_hits = 10
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.088
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 408
	L1C_total_cache_misses = 48
	L1C_total_cache_miss_rate = 0.1176
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2160
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 10
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 360
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 48
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1000
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 14408
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 261
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 832000
gpgpu_n_tot_w_icount = 26000
gpgpu_n_stall_shd_mem = 1260
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 90
gpgpu_n_mem_write_global = 1000
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 3
gpgpu_n_load_insn  = 32000
gpgpu_n_store_insn = 32000
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 13056
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1260
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:616	W0_Idle:9620	W0_Scoreboard:12646	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:26000
traffic_breakdown_coretomem[CONST_ACC_R] = 24 {8:3,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 720 {8:90,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 136000 {136:1000,}
traffic_breakdown_coretomem[INST_ACC_R] = 168 {8:21,}
traffic_breakdown_memtocore[CONST_ACC_R] = 216 {72:3,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 12240 {136:90,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8000 {8:1000,}
traffic_breakdown_memtocore[INST_ACC_R] = 2856 {136:21,}
maxmrqlatency = 61 
maxdqlatency = 0 
maxmflatency = 415 
averagemflatency = 263 
max_icnt2mem_latency = 34 
max_icnt2sh_latency = 8881 
mrq_lat_table:918 	615 	138 	252 	147 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	536 	557 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	774 	332 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	30 	12 	24 	27 	0 	0 	0 	0 	216 	755 	29 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0      3365      4425      3154      3106      3081      3790      2796      2790         0         0         0         0 
dram[1]:         0         0         0         0      3549      4588      3172      3235      3087      3190      2806      2794         0         0         0         0 
dram[2]:       232         0         0         0      3735      3124      3226      3385      3207      3171      2812      2800         0         0         0         0 
dram[3]:      1474         0         0         0      4007      3160      3232      3563      3338      3247      2810      2797         0         0         0         0 
dram[4]:      2157         0         0         0      4141      3082      3113      3753      3463      3203      2785      2801         0         0         0         0 
dram[5]:       849         0         0         0      4281      3197      3088      3191      3593      3182      2784      2800         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan      -nan      -nan 20.000000 20.000000 64.000000 64.000000 64.000000 64.000000 28.000000 24.000000      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan 20.000000 20.000000 64.000000 64.000000 64.000000 64.000000 26.000000 24.000000      -nan      -nan      -nan      -nan 
dram[2]:  2.000000      -nan      -nan      -nan 20.000000 24.000000 64.000000 64.000000 64.000000 64.000000 26.000000 24.000000      -nan      -nan      -nan      -nan 
dram[3]:  2.000000      -nan      -nan      -nan 20.000000 24.000000 64.000000 64.000000 64.000000 64.000000 26.000000 24.000000      -nan      -nan      -nan      -nan 
dram[4]:  2.000000      -nan      -nan      -nan 20.000000 24.000000 64.000000 64.000000 64.000000 64.000000 24.000000 24.000000      -nan      -nan      -nan      -nan 
dram[5]:  1.000000      -nan      -nan      -nan 20.000000 24.000000 64.000000 64.000000 64.000000 64.000000 24.000000 24.000000      -nan      -nan      -nan      -nan 
average row locality = 2098/52 = 40.346153
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         1         0         0         0        10        10        32        32        32        32        18        16         0         0         0         0 
dram[1]:         0         0         0         0        10        10        32        32        32        32        16        16         0         0         0         0 
dram[2]:         2         0         0         0        10        12        32        32        32        32        16        16         0         0         0         0 
dram[3]:         2         0         0         0        10        12        32        32        32        32        16        16         0         0         0         0 
dram[4]:         2         0         0         0        10        12        32        32        32        32        16        16         0         0         0         0 
dram[5]:         1         0         0         0        10        12        32        32        32        32        16        16         0         0         0         0 
total reads: 1098
min_bank_accesses = 0!
chip skew: 184/180 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0        10        10        32        32        32        32        10         8         0         0         0         0 
dram[1]:         0         0         0         0        10        10        32        32        32        32        10         8         0         0         0         0 
dram[2]:         0         0         0         0        10        12        32        32        32        32        10         8         0         0         0         0 
dram[3]:         0         0         0         0        10        12        32        32        32        32        10         8         0         0         0         0 
dram[4]:         0         0         0         0        10        12        32        32        32        32         8         8         0         0         0         0 
dram[5]:         0         0         0         0        10        12        32        32        32        32         8         8         0         0         0         0 
total reads: 1000
min_bank_accesses = 0!
chip skew: 168/166 = 1.01
average mf latency per bank:
dram[0]:        792    none      none      none         127       127       129       128       130       130       177       202    none      none      none      none  
dram[1]:     none      none      none      none         128       129       128       130       128       132       173       193    none      none      none      none  
dram[2]:          0    none      none      none         128       127       129       129       128       129       163       179    none      none      none      none  
dram[3]:          0    none      none      none         129       127       130       128       129       130       169       197    none      none      none      none  
dram[4]:          0    none      none      none         126       127       129       128       129       131       199       198    none      none      none      none  
dram[5]:          0    none      none      none         128       126       128       130       129       129       179       190    none      none      none      none  
maximum mf latency per bank:
dram[0]:        266         0         0         0       269       265       294       272       294       283       373       415         0         0         0         0
dram[1]:          0         0         0         0       262       277       276       299       270       319       390       400         0         0         0         0
dram[2]:          0         0         0         0       270       264       278       289       283       281       334       334         0         0         0         0
dram[3]:          0         0         0         0       267       269       288       272       278       299       352       402         0         0         0         0
dram[4]:          0         0         0         0       259       267       295       278       284       297       412       398         0         0         0         0
dram[5]:          0         0         0         0       269       259       270       288       279       287       324       380         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11723 n_nop=11016 n_act=9 n_pre=0 n_req=349 n_rd=366 n_write=332 bw_util=0.1191
n_activity=4338 dram_eff=0.3218
bk0: 2a 11705i bk1: 0a 11723i bk2: 0a 11724i bk3: 0a 11726i bk4: 20a 11496i bk5: 20a 11494i bk6: 64a 10922i bk7: 64a 10948i bk8: 64a 10926i bk9: 64a 10882i bk10: 36a 11390i bk11: 32a 11427i bk12: 0a 11719i bk13: 0a 11721i bk14: 0a 11721i bk15: 0a 11721i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.170434
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11723 n_nop=11023 n_act=8 n_pre=0 n_req=346 n_rd=360 n_write=332 bw_util=0.1181
n_activity=4176 dram_eff=0.3314
bk0: 0a 11725i bk1: 0a 11727i bk2: 0a 11727i bk3: 0a 11727i bk4: 20a 11477i bk5: 20a 11439i bk6: 64a 10906i bk7: 64a 10854i bk8: 64a 10884i bk9: 64a 10814i bk10: 32a 11453i bk11: 32a 11423i bk12: 0a 11717i bk13: 0a 11721i bk14: 0a 11723i bk15: 0a 11723i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.172737
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11723 n_nop=11010 n_act=9 n_pre=0 n_req=352 n_rd=368 n_write=336 bw_util=0.1201
n_activity=4380 dram_eff=0.3215
bk0: 4a 11703i bk1: 0a 11723i bk2: 0a 11724i bk3: 0a 11725i bk4: 20a 11484i bk5: 24a 11449i bk6: 64a 10909i bk7: 64a 10929i bk8: 64a 10965i bk9: 64a 10880i bk10: 32a 11485i bk11: 32a 11465i bk12: 0a 11720i bk13: 0a 11721i bk14: 0a 11723i bk15: 0a 11723i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.123433
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents
MSHR: tag=0x8000c780, atomic=0 1 entries : 0x7f635ccbeef0 :  mf: uid= 19337, sid01:w15, part=3, addr=0x8000c780, load , size=128, unknown  status = IN_PARTITION_DRAM (8879), 

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11723 n_nop=11010 n_act=9 n_pre=0 n_req=352 n_rd=368 n_write=336 bw_util=0.1201
n_activity=4299 dram_eff=0.3275
bk0: 4a 11703i bk1: 0a 11724i bk2: 0a 11724i bk3: 0a 11726i bk4: 20a 11489i bk5: 24a 11411i bk6: 64a 10869i bk7: 64a 10965i bk8: 64a 10898i bk9: 64a 10922i bk10: 32a 11415i bk11: 32a 11413i bk12: 0a 11720i bk13: 0a 11722i bk14: 0a 11723i bk15: 0a 11723i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.161136
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11723 n_nop=11014 n_act=9 n_pre=0 n_req=350 n_rd=368 n_write=332 bw_util=0.1194
n_activity=4356 dram_eff=0.3214
bk0: 4a 11703i bk1: 0a 11723i bk2: 0a 11723i bk3: 0a 11725i bk4: 20a 11488i bk5: 24a 11459i bk6: 64a 10901i bk7: 64a 10897i bk8: 64a 10895i bk9: 64a 10929i bk10: 32a 11412i bk11: 32a 11413i bk12: 0a 11719i bk13: 0a 11720i bk14: 0a 11723i bk15: 0a 11723i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.18195
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11723 n_nop=11016 n_act=9 n_pre=0 n_req=349 n_rd=366 n_write=332 bw_util=0.1191
n_activity=4290 dram_eff=0.3254
bk0: 2a 11707i bk1: 0a 11723i bk2: 0a 11724i bk3: 0a 11725i bk4: 20a 11496i bk5: 24a 11459i bk6: 64a 10952i bk7: 64a 10803i bk8: 64a 10875i bk9: 64a 10888i bk10: 32a 11453i bk11: 32a 11412i bk12: 0a 11720i bk13: 0a 11722i bk14: 0a 11722i bk15: 0a 11722i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.152009

========= L2 cache stats =========
L2_cache_bank[0]: Access = 95, Miss = 93, Miss_rate = 0.979, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[1]: Access = 90, Miss = 90, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 90, Miss = 90, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 90, Miss = 90, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 96, Miss = 92, Miss_rate = 0.958, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[5]: Access = 92, Miss = 92, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 96, Miss = 92, Miss_rate = 0.958, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[7]: Access = 92, Miss = 92, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 96, Miss = 92, Miss_rate = 0.958, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[9]: Access = 92, Miss = 92, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 93, Miss = 91, Miss_rate = 0.978, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 92, Miss = 92, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1114
L2_total_cache_misses = 1098
L2_total_cache_miss_rate = 0.9856
L2_total_cache_pending_hits = 14
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 90
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1000
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 7
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.041

icnt_total_pkts_mem_to_simt=1564
icnt_total_pkts_simt_to_mem=5114
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.5557
	minimum = 6
	maximum = 116
Network latency average = 9.73474
	minimum = 6
	maximum = 87
Slowest packet = 135
Flit latency average = 8.18104
	minimum = 6
	maximum = 83
Slowest flit = 386
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00929053
	minimum = 0 (at node 0)
	maximum = 0.0499887 (at node 1)
Accepted packet rate average = 0.00929053
	minimum = 0 (at node 0)
	maximum = 0.0499887 (at node 1)
Injected flit rate average = 0.0278466
	minimum = 0 (at node 0)
	maximum = 0.230128 (at node 1)
Accepted flit rate average= 0.0278466
	minimum = 0 (at node 0)
	maximum = 0.0695789 (at node 1)
Injected packet length average = 2.99731
Accepted packet length average = 2.99731
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.5557 (1 samples)
	minimum = 6 (1 samples)
	maximum = 116 (1 samples)
Network latency average = 9.73474 (1 samples)
	minimum = 6 (1 samples)
	maximum = 87 (1 samples)
Flit latency average = 8.18104 (1 samples)
	minimum = 6 (1 samples)
	maximum = 83 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00929053 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0499887 (1 samples)
Accepted packet rate average = 0.00929053 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0499887 (1 samples)
Injected flit rate average = 0.0278466 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.230128 (1 samples)
Accepted flit rate average = 0.0278466 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0695789 (1 samples)
Injected packet size average = 2.99731 (1 samples)
Accepted packet size average = 2.99731 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 346240 (inst/sec)
gpgpu_simulation_rate = 4441 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402cd0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17convdw_gpu_kernelPfS_S_iii' to stream 0, gridDim= (16,2,1) blockDim = (32,32,1) 
kernel '_Z17convdw_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: CTA/core = 1, limited by: threads
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,8882)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,8882)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,8882)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,8882)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,8882)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,8882)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,8882)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,8882)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,8882)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,8882)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,8882)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,8882)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,8882)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,8882)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,8882)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(9,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 9382  inst.: 812512 (ipc=240.1) sim_rate=270837 (inst/sec) elapsed = 0:0:00:03 / Tue Jul 24 19:00:52 2018
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(12,0,0) tid=(31,3,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(2,0,0) tid=(5,28,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1092,8882), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1093,8882)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1098,8882), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1099,8882)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1104,8882), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1105,8882)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1110,8882), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1111,8882)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1116,8882), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1117,8882)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1122,8882), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1123,8882)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1128,8882), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1129,8882)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1134,8882), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1135,8882)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1140,8882), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1141,8882)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1146,8882), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1147,8882)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1152,8882), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1153,8882)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1158,8882), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1159,8882)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1164,8882), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1165,8882)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(1,1,0) tid=(13,12,0)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(0,0,0) tid=(31,6,0)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(1,1,0) tid=(31,26,0)
GPGPU-Sim uArch: cycles simulated: 10382  inst.: 1305240 (ipc=408.5) sim_rate=326310 (inst/sec) elapsed = 0:0:00:04 / Tue Jul 24 19:00:53 2018
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1507,8882), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1508,8882)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1519,8882), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1520,8882)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1524,8882), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1524,8882), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1525,8882)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1525,8882)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1548,8882), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1553,8882), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1556,8882), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1557,8882), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1559,8882), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1567,8882), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1572,8882), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(15,1,0) tid=(19,19,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1923,8882), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1932,8882), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1934,8882), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1936,8882), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(0,1,0) tid=(19,8,0)
GPGPU-Sim uArch: cycles simulated: 11382  inst.: 1466220 (ipc=309.5) sim_rate=293244 (inst/sec) elapsed = 0:0:00:05 / Tue Jul 24 19:00:54 2018
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(0,1,0) tid=(27,0,0)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(0,0,0) tid=(29,12,0)
GPGPU-Sim uArch: cycles simulated: 16882  inst.: 1669742 (ipc=122.2) sim_rate=278290 (inst/sec) elapsed = 0:0:00:06 / Tue Jul 24 19:00:55 2018
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(0,0,0) tid=(21,12,0)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(1,0,0) tid=(3,12,0)
GPGPU-Sim uArch: cycles simulated: 21882  inst.: 1855708 (ipc=89.5) sim_rate=265101 (inst/sec) elapsed = 0:0:00:07 / Tue Jul 24 19:00:56 2018
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(0,0,0) tid=(7,9,0)
GPGPU-Sim uArch: cycles simulated: 26882  inst.: 2045482 (ipc=75.2) sim_rate=255685 (inst/sec) elapsed = 0:0:00:08 / Tue Jul 24 19:00:57 2018
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(0,1,0) tid=(17,1,0)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(0,1,0) tid=(27,2,0)
GPGPU-Sim uArch: cycles simulated: 31882  inst.: 2241744 (ipc=67.4) sim_rate=249082 (inst/sec) elapsed = 0:0:00:09 / Tue Jul 24 19:00:58 2018
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(0,0,0) tid=(27,4,0)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(0,1,0) tid=(29,12,0)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(0,1,0) tid=(29,22,0)
GPGPU-Sim uArch: cycles simulated: 36382  inst.: 2483894 (ipc=65.1) sim_rate=248389 (inst/sec) elapsed = 0:0:00:10 / Tue Jul 24 19:00:59 2018
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(0,1,0) tid=(5,15,0)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(1,0,0) tid=(1,24,0)
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(0,0,0) tid=(5,27,0)
GPGPU-Sim uArch: cycles simulated: 40382  inst.: 2773492 (ipc=66.1) sim_rate=252135 (inst/sec) elapsed = 0:0:00:11 / Tue Jul 24 19:01:00 2018
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(0,0,0) tid=(27,22,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(0,1,0) tid=(3,17,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(0,1,0) tid=(5,17,0)
GPGPU-Sim uArch: cycles simulated: 44382  inst.: 3100462 (ipc=67.8) sim_rate=258371 (inst/sec) elapsed = 0:0:00:12 / Tue Jul 24 19:01:01 2018
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(1,0,0) tid=(17,29,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (36984,8882), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(0,0,0) tid=(7,31,0)
GPGPU-Sim uArch: cycles simulated: 48382  inst.: 3264448 (ipc=65.1) sim_rate=251111 (inst/sec) elapsed = 0:0:00:13 / Tue Jul 24 19:01:02 2018
GPGPU-Sim uArch: Shader 4 finished CTA #0 (40617,8882), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (40853,8882), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (41297,8882), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z17convdw_gpu_kernelPfS_S_iii' finished on shader 3.
kernel_name = _Z17convdw_gpu_kernelPfS_S_iii 
kernel_launch_uid = 2 
gpu_sim_cycle = 41298
gpu_sim_insn = 2604928
gpu_ipc =      63.0764
gpu_tot_sim_cycle = 50180
gpu_tot_sim_insn = 3297408
gpu_tot_ipc =      65.7116
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 196
gpu_stall_icnt2sh    = 2084
gpu_total_sim_rate=253646

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 70851
	L1I_total_cache_misses = 1787
	L1I_total_cache_miss_rate = 0.0252
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 1304, Miss = 436, Miss_rate = 0.334, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1304, Miss = 436, Miss_rate = 0.334, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[3]: Access = 10698, Miss = 4579, Miss_rate = 0.428, Pending_hits = 1377, Reservation_fails = 24480
	L1D_cache_core[4]: Access = 10046, Miss = 4424, Miss_rate = 0.440, Pending_hits = 1410, Reservation_fails = 24916
	L1D_cache_core[5]: Access = 8240, Miss = 3403, Miss_rate = 0.413, Pending_hits = 1360, Reservation_fails = 23372
	L1D_cache_core[6]: Access = 8240, Miss = 3472, Miss_rate = 0.421, Pending_hits = 1523, Reservation_fails = 25399
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 39832
	L1D_total_cache_misses = 16750
	L1D_total_cache_miss_rate = 0.4205
	L1D_total_cache_pending_hits = 5678
	L1D_total_cache_reservation_fails = 98167
	L1D_cache_data_port_util = 0.086
	L1D_cache_fill_port_util = 0.009
L1C_cache:
	L1C_total_cache_accesses = 2968
	L1C_total_cache_misses = 432
	L1C_total_cache_miss_rate = 0.1456
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1116
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 17219
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5671
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1862
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 83122
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2536
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 432
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1116
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 185
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14888
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 15045
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 69064
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1787
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 
gpgpu_n_tot_thrd_icount = 3985920
gpgpu_n_tot_w_icount = 124560
gpgpu_n_stall_shd_mem = 112411
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1862
gpgpu_n_mem_write_global = 15080
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 444800
gpgpu_n_store_insn = 236800
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 91392
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1116
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1116
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 111295
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:194455	W0_Idle:47494	W0_Scoreboard:39179	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:38528	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:86032
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 14896 {8:1862,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1395520 {40:4096,72:4096,136:6888,}
traffic_breakdown_coretomem[INST_ACC_R] = 560 {8:70,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 253232 {136:1862,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 120640 {8:15080,}
traffic_breakdown_memtocore[INST_ACC_R] = 9520 {136:70,}
maxmrqlatency = 61 
maxdqlatency = 0 
maxmflatency = 417 
averagemflatency = 188 
max_icnt2mem_latency = 145 
max_icnt2sh_latency = 50179 
mrq_lat_table:1189 	631 	140 	259 	155 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	15815 	1142 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	2429 	2798 	8363 	3434 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	931 	738 	117 	90 	1 	0 	0 	0 	216 	755 	1508 	4732 	7869 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	81 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0        28        24         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0        26        24         0         0         0         0 
dram[2]:         2         2         0         0         0         0         0         0         0         0        26        24         0         0         0         0 
dram[3]:         2         2         0         0         0         0         0         0         0         0        26        24         0         0         0         0 
dram[4]:         2         0         0         0         0         0         0         0         0         0        24        24         0         0         0         0 
dram[5]:         1         0         0         0         0         0         0         0         0         0        24        24         0         0         0         0 
maximum service time to same row:
dram[0]:      2329      8728         0         0      3365      4425      3154      3106      3081      3790      2796      2790         0         0      1772      1810 
dram[1]:      1996     26310         0         0      3549      4588      3172      3235      3087      3190      2907      2794         0         0      1776      1803 
dram[2]:      2594     26077         0         0      3735      3124      3226      3385      3207      3171      3359      2800         0         0      1785      1801 
dram[3]:      1474     25216         0         0      4007      3160      3232      3563      3338      3247      2810      2797         0         0      1774      1804 
dram[4]:      2157      2684         0         0      4141      3082      3113      3753      3463      3203      2785      2801         0         0      1787      1771 
dram[5]:     24523     26362         0         0      4281      3197      3088      3191      3593      3182      2784      2800         0         0      1788      1769 
average row accesses per activate:
dram[0]:  3.000000  2.000000      -nan      -nan 20.000000 20.000000 64.000000 64.000000 64.000000 64.000000 22.000000 21.000000      -nan      -nan  6.000000  6.000000 
dram[1]:  2.000000  2.000000      -nan      -nan 20.000000 20.000000 64.000000 64.000000 64.000000 64.000000 21.000000 20.000000      -nan      -nan  6.000000  6.000000 
dram[2]:  2.000000  2.000000      -nan      -nan 20.000000 24.000000 64.000000 64.000000 64.000000 64.000000 21.000000 20.000000      -nan      -nan  6.000000  6.000000 
dram[3]:  2.000000  2.000000      -nan      -nan 20.000000 24.000000 64.000000 64.000000 64.000000 64.000000 22.000000 20.000000      -nan      -nan  6.000000  6.000000 
dram[4]:  2.000000  2.000000      -nan      -nan 20.000000 24.000000 64.000000 64.000000 64.000000 64.000000 21.000000 20.000000      -nan      -nan  6.000000  8.000000 
dram[5]:  1.500000  2.000000      -nan      -nan 20.000000 24.000000 64.000000 64.000000 64.000000 64.000000 21.000000 20.000000      -nan      -nan  6.000000  8.000000 
average row locality = 2402/90 = 26.688889
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         2         0         0        10        10        32        32        32        32        34        34         0         0         6         6 
dram[1]:         2         2         0         0        10        10        32        32        32        32        32        32         0         0         6         6 
dram[2]:         4         4         0         0        10        12        32        32        32        32        32        32         0         0         6         6 
dram[3]:         4         4         0         0        10        12        32        32        32        32        34        32         0         0         6         6 
dram[4]:         4         2         0         0        10        12        32        32        32        32        34        32         0         0         6         8 
dram[5]:         3         2         0         0        10        12        32        32        32        32        34        32         0         0         6         8 
total reads: 1402
min_bank_accesses = 0!
chip skew: 236/228 = 1.04
number of total write accesses:
dram[0]:         0         0         0         0        10        10        32        32        32        32        10         8         0         0         0         0 
dram[1]:         0         0         0         0        10        10        32        32        32        32        10         8         0         0         0         0 
dram[2]:         0         0         0         0        10        12        32        32        32        32        10         8         0         0         0         0 
dram[3]:         0         0         0         0        10        12        32        32        32        32        10         8         0         0         0         0 
dram[4]:         0         0         0         0        10        12        32        32        32        32         8         8         0         0         0         0 
dram[5]:         0         0         0         0        10        12        32        32        32        32         8         8         0         0         0         0 
total reads: 1000
min_bank_accesses = 0!
chip skew: 168/166 = 1.01
average mf latency per bank:
dram[0]:      16872     22607    none      none         127       127       129       128       130       130       769       790    none      none       26207     27968
dram[1]:      28575     29476    none      none         128       129       128       130       128       132       850       726    none      none       26544     27455
dram[2]:      12042     13816    none      none         128       127       129       129       128       129       850       795    none      none       27196     27634
dram[3]:      14616     11847    none      none         129       127       130       128       129       130       750       863    none      none       27910     27259
dram[4]:      14486     28785    none      none         126       127       129       128       129       131       721       831    none      none       26321     19471
dram[5]:      15564     21114    none      none         128       126       128       130       129       129       781       813    none      none       25932     19865
maximum mf latency per bank:
dram[0]:        288       278         0         0       269       265       294       272       294       283       373       415         0         0       391       349
dram[1]:        344       417         0         0       262       277       276       299       270       319       390       400         0         0       337       382
dram[2]:        308       397         0         0       270       264       278       289       283       281       365       334         0         0       368       342
dram[3]:        319       335         0         0       267       269       288       272       278       299       386       402         0         0       313       349
dram[4]:        290       276         0         0       259       267       295       278       284       297       412       398         0         0       341       382
dram[5]:        366       284         0         0       269       259       270       288       279       287       400       380         0         0       369       392

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=66236 n_nop=65420 n_act=15 n_pre=3 n_req=399 n_rd=466 n_write=332 bw_util=0.0241
n_activity=5148 dram_eff=0.31
bk0: 6a 66181i bk1: 4a 66212i bk2: 0a 66234i bk3: 0a 66237i bk4: 20a 66008i bk5: 20a 66008i bk6: 64a 65436i bk7: 64a 65462i bk8: 64a 65440i bk9: 64a 65398i bk10: 68a 65811i bk11: 68a 65841i bk12: 0a 66231i bk13: 0a 66233i bk14: 12a 66197i bk15: 12a 66195i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0312972
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=66236 n_nop=65432 n_act=14 n_pre=2 n_req=394 n_rd=456 n_write=332 bw_util=0.02379
n_activity=4954 dram_eff=0.3181
bk0: 4a 66214i bk1: 4a 66217i bk2: 0a 66236i bk3: 0a 66237i bk4: 20a 65988i bk5: 20a 65951i bk6: 64a 65420i bk7: 64a 65368i bk8: 64a 65398i bk9: 64a 65329i bk10: 64a 65874i bk11: 64a 65846i bk12: 0a 66231i bk13: 0a 66235i bk14: 12a 66198i bk15: 12a 66195i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0318407
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=66236 n_nop=65412 n_act=16 n_pre=4 n_req=402 n_rd=468 n_write=336 bw_util=0.02428
n_activity=5211 dram_eff=0.3086
bk0: 8a 66183i bk1: 8a 66181i bk2: 0a 66233i bk3: 0a 66234i bk4: 20a 65994i bk5: 24a 65959i bk6: 64a 65421i bk7: 64a 65442i bk8: 64a 65478i bk9: 64a 65394i bk10: 64a 65904i bk11: 64a 65891i bk12: 0a 66235i bk13: 0a 66236i bk14: 12a 66197i bk15: 12a 66198i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.02245
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=66236 n_nop=65408 n_act=16 n_pre=4 n_req=404 n_rd=472 n_write=336 bw_util=0.0244
n_activity=5173 dram_eff=0.3124
bk0: 8a 66182i bk1: 8a 66179i bk2: 0a 66233i bk3: 0a 66235i bk4: 20a 66001i bk5: 24a 65924i bk6: 64a 65383i bk7: 64a 65479i bk8: 64a 65413i bk9: 64a 65437i bk10: 68a 65831i bk11: 64a 65834i bk12: 0a 66233i bk13: 0a 66235i bk14: 12a 66200i bk15: 12a 66198i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0295308
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=66236 n_nop=65414 n_act=15 n_pre=3 n_req=402 n_rd=472 n_write=332 bw_util=0.02428
n_activity=5183 dram_eff=0.3102
bk0: 8a 66181i bk1: 4a 66211i bk2: 0a 66233i bk3: 0a 66236i bk4: 20a 66000i bk5: 24a 65972i bk6: 64a 65414i bk7: 64a 65411i bk8: 64a 65411i bk9: 64a 65445i bk10: 68a 65824i bk11: 64a 65828i bk12: 0a 66231i bk13: 0a 66233i bk14: 12a 66198i bk15: 16a 66179i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0327314
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=66236 n_nop=65416 n_act=15 n_pre=3 n_req=401 n_rd=470 n_write=332 bw_util=0.02422
n_activity=5124 dram_eff=0.313
bk0: 6a 66185i bk1: 4a 66212i bk2: 0a 66234i bk3: 0a 66236i bk4: 20a 66009i bk5: 24a 65973i bk6: 64a 65467i bk7: 64a 65318i bk8: 64a 65390i bk9: 64a 65403i bk10: 68a 65863i bk11: 64a 65834i bk12: 0a 66233i bk13: 0a 66235i bk14: 12a 66198i bk15: 16a 66185i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.027402

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1408, Miss = 117, Miss_rate = 0.083, Pending_hits = 32, Reservation_fails = 0
L2_cache_bank[1]: Access = 1390, Miss = 116, Miss_rate = 0.083, Pending_hits = 27, Reservation_fails = 0
L2_cache_bank[2]: Access = 1468, Miss = 114, Miss_rate = 0.078, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[3]: Access = 1433, Miss = 114, Miss_rate = 0.080, Pending_hits = 29, Reservation_fails = 0
L2_cache_bank[4]: Access = 1409, Miss = 116, Miss_rate = 0.082, Pending_hits = 37, Reservation_fails = 0
L2_cache_bank[5]: Access = 1481, Miss = 118, Miss_rate = 0.080, Pending_hits = 35, Reservation_fails = 207
L2_cache_bank[6]: Access = 1460, Miss = 118, Miss_rate = 0.081, Pending_hits = 37, Reservation_fails = 0
L2_cache_bank[7]: Access = 1419, Miss = 118, Miss_rate = 0.083, Pending_hits = 34, Reservation_fails = 38
L2_cache_bank[8]: Access = 1379, Miss = 118, Miss_rate = 0.086, Pending_hits = 37, Reservation_fails = 0
L2_cache_bank[9]: Access = 1460, Miss = 118, Miss_rate = 0.081, Pending_hits = 29, Reservation_fails = 0
L2_cache_bank[10]: Access = 1327, Miss = 117, Miss_rate = 0.088, Pending_hits = 28, Reservation_fails = 0
L2_cache_bank[11]: Access = 1393, Miss = 118, Miss_rate = 0.085, Pending_hits = 29, Reservation_fails = 0
L2_total_cache_accesses = 17027
L2_total_cache_misses = 1402
L2_total_cache_miss_rate = 0.0823
L2_total_cache_pending_hits = 384
L2_total_cache_reservation_fails = 245
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1112
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 360
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 390
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 12
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 14080
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1000
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 37
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 22
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 11
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 245
L2_cache_data_port_util = 0.067
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=24785
icnt_total_pkts_simt_to_mem=56867
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 15.1074
	minimum = 6
	maximum = 126
Network latency average = 11.1898
	minimum = 6
	maximum = 99
Slowest packet = 2465
Flit latency average = 10.7939
	minimum = 6
	maximum = 95
Slowest flit = 7573
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0285423
	minimum = 7.26427e-05 (at node 1)
	maximum = 0.108528 (at node 4)
Accepted packet rate average = 0.0285423
	minimum = 7.26427e-05 (at node 1)
	maximum = 0.108528 (at node 4)
Injected flit rate average = 0.0672385
	minimum = 7.26427e-05 (at node 1)
	maximum = 0.36888 (at node 4)
Accepted flit rate average= 0.0672385
	minimum = 0.000363214 (at node 1)
	maximum = 0.158264 (at node 4)
Injected packet length average = 2.35575
Accepted packet length average = 2.35575
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.8315 (2 samples)
	minimum = 6 (2 samples)
	maximum = 121 (2 samples)
Network latency average = 10.4623 (2 samples)
	minimum = 6 (2 samples)
	maximum = 93 (2 samples)
Flit latency average = 9.48746 (2 samples)
	minimum = 6 (2 samples)
	maximum = 89 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.0189164 (2 samples)
	minimum = 3.63214e-05 (2 samples)
	maximum = 0.0792585 (2 samples)
Accepted packet rate average = 0.0189164 (2 samples)
	minimum = 3.63214e-05 (2 samples)
	maximum = 0.0792585 (2 samples)
Injected flit rate average = 0.0475425 (2 samples)
	minimum = 3.63214e-05 (2 samples)
	maximum = 0.299504 (2 samples)
Accepted flit rate average = 0.0475425 (2 samples)
	minimum = 0.000181607 (2 samples)
	maximum = 0.113922 (2 samples)
Injected packet size average = 2.51329 (2 samples)
Accepted packet size average = 2.51329 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 13 sec (13 sec)
gpgpu_simulation_rate = 253646 (inst/sec)
gpgpu_simulation_rate = 3860 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402be0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17convdx_gpu_kernelPfS_S_iii' to stream 0, gridDim= (2,16,1) blockDim = (32,32,1) 
kernel '_Z17convdx_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: CTA/core = 1, limited by: threads
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,50180)
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,50180)
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,50180)
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,50180)
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,50180)
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,50180)
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,50180)
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,50180)
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,50180)
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,50180)
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,50180)
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,50180)
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,50180)
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,50180)
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,50180)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(0,5,0) tid=(31,20,0)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(1,5,0) tid=(31,16,0)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(1,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 51180  inst.: 3639296 (ipc=341.9) sim_rate=259949 (inst/sec) elapsed = 0:0:00:14 / Tue Jul 24 19:01:03 2018
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(1,0,0) tid=(31,29,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1096,50180), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1097,50180)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1102,50180), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1103,50180)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1108,50180), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1109,50180)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1114,50180), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1115,50180)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1120,50180), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1121,50180)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1126,50180), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1127,50180)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1132,50180), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1133,50180)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1138,50180), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1139,50180)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1144,50180), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1145,50180)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1150,50180), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1151,50180)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1156,50180), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1157,50180)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(0,0,0) tid=(31,16,0)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(0,0,0) tid=(31,24,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1504,50180), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1505,50180)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1506,50180), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1507,50180)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1522,50180), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1523,50180)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1535,50180), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1536,50180)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1537,50180), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1538,50180)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1538,50180), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1539,50180)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1544,50180), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(0,13,0) tid=(31,10,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1553,50180), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1554,50180), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1561,50180), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1571,50180), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(1,14,0) tid=(31,19,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1912,50180), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1926,50180), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1927,50180), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1947,50180), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1949,50180), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1951,50180), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 52180  inst.: 4068352 (ipc=385.5) sim_rate=271223 (inst/sec) elapsed = 0:0:00:15 / Tue Jul 24 19:01:04 2018
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(1,1,0) tid=(31,5,0)
GPGPU-Sim uArch: cycles simulated: 54680  inst.: 4154656 (ipc=190.5) sim_rate=259666 (inst/sec) elapsed = 0:0:00:16 / Tue Jul 24 19:01:05 2018
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(1,0,0) tid=(31,6,0)
GPGPU-Sim uArch: cycles simulated: 59680  inst.: 4320896 (ipc=107.7) sim_rate=254170 (inst/sec) elapsed = 0:0:00:17 / Tue Jul 24 19:01:06 2018
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(0,1,0) tid=(31,2,0)
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(1,0,0) tid=(31,10,0)
GPGPU-Sim uArch: cycles simulated: 64680  inst.: 4488608 (ipc=82.2) sim_rate=249367 (inst/sec) elapsed = 0:0:00:18 / Tue Jul 24 19:01:07 2018
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(1,0,0) tid=(31,1,0)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(1,0,0) tid=(31,20,0)
GPGPU-Sim uArch: cycles simulated: 69680  inst.: 4654496 (ipc=69.6) sim_rate=244973 (inst/sec) elapsed = 0:0:00:19 / Tue Jul 24 19:01:08 2018
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(0,0,0) tid=(31,26,0)
GPGPU-Sim uArch: cycles simulated: 74680  inst.: 4821536 (ipc=62.2) sim_rate=241076 (inst/sec) elapsed = 0:0:00:20 / Tue Jul 24 19:01:09 2018
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(0,1,0) tid=(31,22,0)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(1,0,0) tid=(31,22,0)
GPGPU-Sim uArch: cycles simulated: 78680  inst.: 4953824 (ipc=58.1) sim_rate=235896 (inst/sec) elapsed = 0:0:00:21 / Tue Jul 24 19:01:10 2018
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(1,0,0) tid=(31,26,0)
GPGPU-Sim uArch: cycles simulated: 84180  inst.: 5136800 (ipc=54.1) sim_rate=233490 (inst/sec) elapsed = 0:0:00:22 / Tue Jul 24 19:01:11 2018
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(1,0,0) tid=(31,26,0)
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(0,0,0) tid=(31,13,0)
GPGPU-Sim uArch: cycles simulated: 89680  inst.: 5319456 (ipc=51.2) sim_rate=231280 (inst/sec) elapsed = 0:0:00:23 / Tue Jul 24 19:01:12 2018
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(0,0,0) tid=(31,9,0)
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(1,0,0) tid=(31,19,0)
GPGPU-Sim uArch: cycles simulated: 95680  inst.: 5518944 (ipc=48.8) sim_rate=229956 (inst/sec) elapsed = 0:0:00:24 / Tue Jul 24 19:01:13 2018
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(1,0,0) tid=(31,19,0)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(1,1,0) tid=(31,25,0)
GPGPU-Sim uArch: cycles simulated: 101180  inst.: 5701248 (ipc=47.1) sim_rate=228049 (inst/sec) elapsed = 0:0:00:25 / Tue Jul 24 19:01:14 2018
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(0,1,0) tid=(31,29,0)
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(1,0,0) tid=(31,27,0)
GPGPU-Sim uArch: cycles simulated: 107680  inst.: 5911840 (ipc=45.5) sim_rate=227378 (inst/sec) elapsed = 0:0:00:26 / Tue Jul 24 19:01:15 2018
GPGPU-Sim uArch: Shader 11 finished CTA #0 (57896,50180), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (57926,50180), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (58084,50180), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (58229,50180), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 3 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z17convdx_gpu_kernelPfS_S_iii' finished on shader 10.
kernel_name = _Z17convdx_gpu_kernelPfS_S_iii 
kernel_launch_uid = 3 
gpu_sim_cycle = 58230
gpu_sim_insn = 2621440
gpu_ipc =      45.0187
gpu_tot_sim_cycle = 108410
gpu_tot_sim_insn = 5918848
gpu_tot_ipc =      54.5969
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 407
gpu_stall_icnt2sh    = 3630
gpu_total_sim_rate=227648

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 118007
	L1I_total_cache_misses = 3247
	L1I_total_cache_miss_rate = 0.0275
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 1304, Miss = 436, Miss_rate = 0.334, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1304, Miss = 436, Miss_rate = 0.334, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[3]: Access = 10698, Miss = 4579, Miss_rate = 0.428, Pending_hits = 1377, Reservation_fails = 24480
	L1D_cache_core[4]: Access = 10046, Miss = 4424, Miss_rate = 0.440, Pending_hits = 1410, Reservation_fails = 24916
	L1D_cache_core[5]: Access = 8240, Miss = 3403, Miss_rate = 0.413, Pending_hits = 1360, Reservation_fails = 23372
	L1D_cache_core[6]: Access = 8240, Miss = 3472, Miss_rate = 0.421, Pending_hits = 1523, Reservation_fails = 25399
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 55860, Miss = 3111, Miss_rate = 0.056, Pending_hits = 114, Reservation_fails = 349
	L1D_cache_core[9]: Access = 55860, Miss = 3111, Miss_rate = 0.056, Pending_hits = 96, Reservation_fails = 190
	L1D_cache_core[10]: Access = 55860, Miss = 3112, Miss_rate = 0.056, Pending_hits = 98, Reservation_fails = 411
	L1D_cache_core[11]: Access = 55860, Miss = 3112, Miss_rate = 0.056, Pending_hits = 116, Reservation_fails = 288
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 263272
	L1D_total_cache_misses = 29196
	L1D_total_cache_miss_rate = 0.1109
	L1D_total_cache_pending_hits = 6102
	L1D_total_cache_reservation_fails = 99405
	L1D_cache_data_port_util = 0.502
	L1D_cache_fill_port_util = 0.006
L1C_cache:
	L1C_total_cache_accesses = 5528
	L1C_total_cache_misses = 432
	L1C_total_cache_miss_rate = 0.0781
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1116
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 227582
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6095
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2515
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 84296
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 5096
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 432
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1116
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 392
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 26681
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 15109
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 114760
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3247
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 
gpgpu_n_tot_thrd_icount = 6619648
gpgpu_n_tot_w_icount = 206864
gpgpu_n_stall_shd_mem = 317761
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2515
gpgpu_n_mem_write_global = 27080
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 858496
gpgpu_n_store_insn = 441600
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 173312
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1116
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1116
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 316645
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:491021	W0_Idle:150378	W0_Scoreboard:60515	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:38528	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:168336
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 20120 {8:2515,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2515520 {40:7296,72:7296,136:12488,}
traffic_breakdown_coretomem[INST_ACC_R] = 952 {8:119,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 342040 {136:2515,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 216640 {8:27080,}
traffic_breakdown_memtocore[INST_ACC_R] = 16184 {136:119,}
maxmrqlatency = 61 
maxdqlatency = 0 
maxmflatency = 453 
averagemflatency = 172 
max_icnt2mem_latency = 145 
max_icnt2sh_latency = 108409 
mrq_lat_table:1443 	642 	142 	266 	168 	29 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	28150 	1460 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	9616 	8006 	8670 	3434 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1300 	878 	215 	136 	1 	0 	0 	0 	216 	755 	1508 	4732 	10527 	9342 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	196 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         2         2         0         0        20        20        64        64        64        64        28        24         0         0         6         6 
dram[1]:         2         2         0         0        20        20        64        64        64        64        26        24         0         0         6         6 
dram[2]:         2         2         0         0        20        24        64        64        64        64        26        24         0         0         6         6 
dram[3]:         2         2         0         0        20        24        64        64        64        64        26        24         0         0         6         6 
dram[4]:         2         2         0         0        20        24        64        64        64        64        24        24         0         0         6         8 
dram[5]:         2         2         0         0        20        24        64        64        64        64        24        24         0         0         6         8 
maximum service time to same row:
dram[0]:      2329      8728         0         0      3365      4425      3154      3106      3081      3790      2796      2790         0         0     10657      1810 
dram[1]:      1996     26310         0         0      3549      4588      3172      3235      3087      3190      2907      2794         0         0      1776      1803 
dram[2]:      2594     26077         0         0      3735      3124      3226      3385      3207      3171      3359      2800         0         0      1785      1801 
dram[3]:      1474     25216         0         0      4007      3160      3232      3563     20478      3247      2810      2797         0         0      1774      9996 
dram[4]:      2157     11909         0         0      4141      3082      3113      3753      3463      3203      2785      2801         0         0      1787      1771 
dram[5]:     24523     26362         0         0      4281      3197     19309      3191      3593      3182      2784      2800         0         0      1788      1769 
average row accesses per activate:
dram[0]:  4.500000  3.000000      -nan      -nan 12.500000 11.500000 35.000000 35.000000 34.000000 35.500000 22.000000 21.000000      -nan      -nan  4.000000  5.000000 
dram[1]:  4.000000  3.000000      -nan      -nan 13.000000 11.500000 34.000000 35.000000 35.000000 35.500000 21.000000 20.000000      -nan      -nan  5.000000  5.000000 
dram[2]:  3.333333  2.666667      -nan      -nan 11.500000 14.000000 34.500000 35.000000 35.000000 34.500000 21.000000 20.000000      -nan      -nan  5.000000  5.000000 
dram[3]:  2.666667  2.666667      -nan      -nan 10.500000 14.000000 36.500000 35.000000 35.000000 34.000000 22.000000 20.000000      -nan      -nan  5.000000  5.000000 
dram[4]:  2.666667  2.666667      -nan      -nan 12.500000 13.500000 34.500000 35.000000 35.000000 35.500000 21.000000 20.000000      -nan      -nan  5.000000  6.000000 
dram[5]:  2.333333  2.666667      -nan      -nan 12.500000 12.500000 34.500000 36.000000 35.000000 34.500000 21.000000 20.000000      -nan      -nan  5.000000  6.000000 
average row locality = 2690/152 = 17.697369
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         9         6         0         0        15        13        38        38        36        39        34        34         0         0         8        10 
dram[1]:         8         6         0         0        16        13        36        38        38        39        32        32         0         0        10        10 
dram[2]:        10         8         0         0        13        16        37        38        38        37        32        32         0         0        10        10 
dram[3]:         8         8         0         0        11        16        41        38        38        36        34        32         0         0        10        10 
dram[4]:         8         8         0         0        15        15        37        38        38        39        34        32         0         0        10        12 
dram[5]:         7         8         0         0        15        13        37        40        38        37        34        32         0         0        10        12 
total reads: 1690
min_bank_accesses = 0!
chip skew: 286/278 = 1.03
number of total write accesses:
dram[0]:         0         0         0         0        10        10        32        32        32        32        10         8         0         0         0         0 
dram[1]:         0         0         0         0        10        10        32        32        32        32        10         8         0         0         0         0 
dram[2]:         0         0         0         0        10        12        32        32        32        32        10         8         0         0         0         0 
dram[3]:         0         0         0         0        10        12        32        32        32        32        10         8         0         0         0         0 
dram[4]:         0         0         0         0        10        12        32        32        32        32         8         8         0         0         0         0 
dram[5]:         0         0         0         0        10        12        32        32        32        32         8         8         0         0         0         0 
total reads: 1000
min_bank_accesses = 0!
chip skew: 168/166 = 1.01
average mf latency per bank:
dram[0]:       5922      7870    none      none        2210      1124       998       979       682      1078       839       859    none      none       19760     16950
dram[1]:       7474     10106    none      none        2441      1438       676       990       977      1075       928       793    none      none       16160     16684
dram[2]:       5103      7129    none      none        1469      1473       782       983       982       894       916       884    none      none       16516     16774
dram[3]:       7554      6159    none      none         486      1493      1474       977       974       570       829       940    none      none       16932     16557
dram[4]:       7465      7430    none      none        2227      1233       675       993       978      1182       798       902    none      none       15995     13126
dram[5]:       6959      5515    none      none        2273       431       878      1180       987       775       852       887    none      none       15775     13404
maximum mf latency per bank:
dram[0]:        288       325         0         0       375       299       352       288       294       288       373       415         0         0       391       349
dram[1]:        344       417         0         0       359       293       291       299       289       319       390       400         0         0       446       382
dram[2]:        393       397         0         0       335       444       376       453       296       283       365       337         0         0       368       342
dram[3]:        374       335         0         0       309       409       329       287       287       299       386       402         0         0       313       349
dram[4]:        290       285         0         0       293       303       333       292       303       301       412       398         0         0       341       382
dram[5]:        380       304         0         0       325       368       290       378       289       404       400       380         0         0       375       392

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=143099 n_nop=142169 n_act=25 n_pre=13 n_req=446 n_rd=560 n_write=332 bw_util=0.01247
n_activity=6003 dram_eff=0.2972
bk0: 18a 142995i bk1: 12a 143033i bk2: 0a 143093i bk3: 0a 143099i bk4: 30a 142824i bk5: 26a 142831i bk6: 76a 142244i bk7: 76a 142274i bk8: 72a 142260i bk9: 78a 142200i bk10: 68a 142671i bk11: 68a 142705i bk12: 0a 143095i bk13: 0a 143100i bk14: 16a 143031i bk15: 20a 143019i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0147101
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=143099 n_nop=142175 n_act=24 n_pre=12 n_req=444 n_rd=556 n_write=332 bw_util=0.01241
n_activity=5789 dram_eff=0.3068
bk0: 16a 143028i bk1: 12a 143037i bk2: 0a 143096i bk3: 0a 143098i bk4: 32a 142797i bk5: 26a 142778i bk6: 72a 142240i bk7: 76a 142179i bk8: 76a 142210i bk9: 78a 142134i bk10: 64a 142737i bk11: 64a 142710i bk12: 0a 143096i bk13: 0a 143101i bk14: 20a 143014i bk15: 20a 143017i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0152342
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=143099 n_nop=142161 n_act=26 n_pre=14 n_req=449 n_rd=562 n_write=336 bw_util=0.01255
n_activity=5931 dram_eff=0.3028
bk0: 20a 142980i bk1: 16a 143000i bk2: 0a 143094i bk3: 0a 143097i bk4: 26a 142817i bk5: 32a 142779i bk6: 74a 142221i bk7: 76a 142234i bk8: 76a 142286i bk9: 74a 142208i bk10: 64a 142765i bk11: 64a 142756i bk12: 0a 143101i bk13: 0a 143102i bk14: 20a 143018i bk15: 20a 143021i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0110693
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=143099 n_nop=142159 n_act=26 n_pre=14 n_req=450 n_rd=564 n_write=336 bw_util=0.01258
n_activity=5946 dram_eff=0.3027
bk0: 16a 142992i bk1: 16a 142999i bk2: 0a 143094i bk3: 0a 143097i bk4: 22a 142833i bk5: 32a 142740i bk6: 82a 142170i bk7: 76a 142289i bk8: 76a 142227i bk9: 72a 142259i bk10: 68a 142693i bk11: 64a 142697i bk12: 0a 143097i bk13: 0a 143100i bk14: 20a 143025i bk15: 20a 143022i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0140043
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=143099 n_nop=142155 n_act=26 n_pre=14 n_req=452 n_rd=572 n_write=332 bw_util=0.01263
n_activity=6033 dram_eff=0.2997
bk0: 16a 143003i bk1: 16a 142998i bk2: 0a 143092i bk3: 0a 143098i bk4: 30a 142820i bk5: 30a 142788i bk6: 74a 142214i bk7: 76a 142223i bk8: 76a 142222i bk9: 78a 142249i bk10: 68a 142685i bk11: 64a 142690i bk12: 0a 143094i bk13: 0a 143097i bk14: 20a 143022i bk15: 24a 142996i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.01594
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=143099 n_nop=142161 n_act=26 n_pre=14 n_req=449 n_rd=566 n_write=332 bw_util=0.01255
n_activity=5889 dram_eff=0.305
bk0: 14a 142989i bk1: 16a 143000i bk2: 0a 143095i bk3: 0a 143099i bk4: 30a 142824i bk5: 26a 142805i bk6: 74a 142281i bk7: 80a 142085i bk8: 76a 142198i bk9: 74a 142219i bk10: 68a 142723i bk11: 64a 142697i bk12: 0a 143096i bk13: 0a 143101i bk14: 20a 143020i bk15: 24a 143008i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0137877

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2462, Miss = 140, Miss_rate = 0.057, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[1]: Access = 2444, Miss = 140, Miss_rate = 0.057, Pending_hits = 29, Reservation_fails = 0
L2_cache_bank[2]: Access = 2575, Miss = 140, Miss_rate = 0.054, Pending_hits = 39, Reservation_fails = 0
L2_cache_bank[3]: Access = 2536, Miss = 138, Miss_rate = 0.054, Pending_hits = 33, Reservation_fails = 0
L2_cache_bank[4]: Access = 2363, Miss = 140, Miss_rate = 0.059, Pending_hits = 42, Reservation_fails = 0
L2_cache_bank[5]: Access = 2535, Miss = 141, Miss_rate = 0.056, Pending_hits = 39, Reservation_fails = 207
L2_cache_bank[6]: Access = 2618, Miss = 142, Miss_rate = 0.054, Pending_hits = 43, Reservation_fails = 0
L2_cache_bank[7]: Access = 2320, Miss = 140, Miss_rate = 0.060, Pending_hits = 37, Reservation_fails = 38
L2_cache_bank[8]: Access = 2435, Miss = 142, Miss_rate = 0.058, Pending_hits = 42, Reservation_fails = 0
L2_cache_bank[9]: Access = 2647, Miss = 144, Miss_rate = 0.054, Pending_hits = 38, Reservation_fails = 215
L2_cache_bank[10]: Access = 2482, Miss = 141, Miss_rate = 0.057, Pending_hits = 34, Reservation_fails = 0
L2_cache_bank[11]: Access = 2312, Miss = 142, Miss_rate = 0.061, Pending_hits = 39, Reservation_fails = 95
L2_total_cache_accesses = 29729
L2_total_cache_misses = 1690
L2_total_cache_miss_rate = 0.0568
L2_total_cache_pending_hits = 450
L2_total_cache_reservation_fails = 555
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1427
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 414
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 674
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 12
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 26080
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1000
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 70
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 34
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 555
L2_cache_data_port_util = 0.057
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=40295
icnt_total_pkts_simt_to_mem=101569
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.79149
	minimum = 6
	maximum = 120
Network latency average = 8.44883
	minimum = 6
	maximum = 99
Slowest packet = 34299
Flit latency average = 7.59717
	minimum = 6
	maximum = 95
Slowest flit = 82594
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0161581
	minimum = 5.15198e-05 (at node 0)
	maximum = 0.0544049 (at node 9)
Accepted packet rate average = 0.0161581
	minimum = 5.15198e-05 (at node 0)
	maximum = 0.0544049 (at node 9)
Injected flit rate average = 0.0382977
	minimum = 5.15198e-05 (at node 0)
	maximum = 0.191791 (at node 9)
Accepted flit rate average= 0.0382977
	minimum = 0.000257599 (at node 0)
	maximum = 0.0688305 (at node 21)
Injected packet length average = 2.37018
Accepted packet length average = 2.37018
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.8182 (3 samples)
	minimum = 6 (3 samples)
	maximum = 120.667 (3 samples)
Network latency average = 9.79113 (3 samples)
	minimum = 6 (3 samples)
	maximum = 95 (3 samples)
Flit latency average = 8.85736 (3 samples)
	minimum = 6 (3 samples)
	maximum = 91 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.017997 (3 samples)
	minimum = 4.13875e-05 (3 samples)
	maximum = 0.070974 (3 samples)
Accepted packet rate average = 0.017997 (3 samples)
	minimum = 4.13875e-05 (3 samples)
	maximum = 0.070974 (3 samples)
Injected flit rate average = 0.0444609 (3 samples)
	minimum = 4.13875e-05 (3 samples)
	maximum = 0.2636 (3 samples)
Accepted flit rate average = 0.0444609 (3 samples)
	minimum = 0.000206938 (3 samples)
	maximum = 0.0988912 (3 samples)
Injected packet size average = 2.47046 (3 samples)
Accepted packet size average = 2.47046 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 26 sec (26 sec)
gpgpu_simulation_rate = 227648 (inst/sec)
gpgpu_simulation_rate = 4169 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x403fe0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12BiasBackwardIfEviiPKT_PS0_' to stream 0, gridDim= (7,1,1) blockDim = (512,1,1) 
kernel '_Z12BiasBackwardIfEviiPKT_PS0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,108410)
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,108410)
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,108410)
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,108410)
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,108410)
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,108410)
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,108410)
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(4,0,0) tid=(155,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (516,108410), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 4 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (522,108410), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 4 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (528,108410), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 4 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (534,108410), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 4 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (540,108410), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 4 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (546,108410), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 4 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1368,108410), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 4 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: GPU detected kernel '_Z12BiasBackwardIfEviiPKT_PS0_' finished on shader 6.
kernel_name = _Z12BiasBackwardIfEviiPKT_PS0_ 
kernel_launch_uid = 4 
gpu_sim_cycle = 1369
gpu_sim_insn = 37040
gpu_ipc =      27.0562
gpu_tot_sim_cycle = 109779
gpu_tot_sim_insn = 5955888
gpu_tot_ipc =      54.2534
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 407
gpu_stall_icnt2sh    = 3650
gpu_total_sim_rate=229072

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 118927
	L1I_total_cache_misses = 3471
	L1I_total_cache_miss_rate = 0.0292
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 1304, Miss = 436, Miss_rate = 0.334, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1304, Miss = 436, Miss_rate = 0.334, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[3]: Access = 10698, Miss = 4579, Miss_rate = 0.428, Pending_hits = 1377, Reservation_fails = 24480
	L1D_cache_core[4]: Access = 10046, Miss = 4424, Miss_rate = 0.440, Pending_hits = 1410, Reservation_fails = 24916
	L1D_cache_core[5]: Access = 8240, Miss = 3403, Miss_rate = 0.413, Pending_hits = 1360, Reservation_fails = 23372
	L1D_cache_core[6]: Access = 8342, Miss = 3522, Miss_rate = 0.422, Pending_hits = 1524, Reservation_fails = 25646
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 55860, Miss = 3111, Miss_rate = 0.056, Pending_hits = 114, Reservation_fails = 349
	L1D_cache_core[9]: Access = 55860, Miss = 3111, Miss_rate = 0.056, Pending_hits = 96, Reservation_fails = 190
	L1D_cache_core[10]: Access = 55860, Miss = 3112, Miss_rate = 0.056, Pending_hits = 98, Reservation_fails = 411
	L1D_cache_core[11]: Access = 55860, Miss = 3112, Miss_rate = 0.056, Pending_hits = 116, Reservation_fails = 288
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 263374
	L1D_total_cache_misses = 29246
	L1D_total_cache_miss_rate = 0.1110
	L1D_total_cache_pending_hits = 6103
	L1D_total_cache_reservation_fails = 99652
	L1D_cache_data_port_util = 0.497
	L1D_cache_fill_port_util = 0.006
L1C_cache:
	L1C_total_cache_accesses = 5646
	L1C_total_cache_misses = 432
	L1C_total_cache_miss_rate = 0.0765
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1116
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 227583
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6096
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2565
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 84487
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 5214
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 432
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1116
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 442
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 26681
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 15165
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 115456
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3471
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 
gpgpu_n_tot_thrd_icount = 6657152
gpgpu_n_tot_w_icount = 208036
gpgpu_n_stall_shd_mem = 318104
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2565
gpgpu_n_mem_write_global = 27130
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 858596
gpgpu_n_store_insn = 441650
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 177046
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1116
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1116
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 316988
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:491024	W0_Idle:157121	W0_Scoreboard:61735	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:38554	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:169482
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 20520 {8:2565,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2517520 {40:7346,72:7296,136:12488,}
traffic_breakdown_coretomem[INST_ACC_R] = 1072 {8:134,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 348840 {136:2565,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 217040 {8:27130,}
traffic_breakdown_memtocore[INST_ACC_R] = 18224 {136:134,}
maxmrqlatency = 61 
maxdqlatency = 0 
maxmflatency = 453 
averagemflatency = 172 
max_icnt2mem_latency = 145 
max_icnt2sh_latency = 109778 
mrq_lat_table:1446 	642 	142 	266 	168 	29 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	28242 	1468 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	9657 	8033 	8717 	3434 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1303 	885 	231 	157 	4 	0 	0 	0 	216 	755 	1508 	4732 	10527 	9392 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	198 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         2         2         0         0        20        20        64        64        64        64        28        24         0         0         6         6 
dram[1]:         6         2         0         0        20        20        64        64        64        64        26        24         0         0         6         6 
dram[2]:         2         2         0         0        20        24        64        64        64        64        26        24         0         0         6         6 
dram[3]:         2         2         0         0        20        24        64        64        64        64        26        24         0         0         6         6 
dram[4]:         2         2         0         0        20        24        64        64        64        64        24        24         0         0         6         8 
dram[5]:         2         2         0         0        20        24        64        64        64        64        24        24         0         0         6         8 
maximum service time to same row:
dram[0]:      2329      8728         0         0      3365      4425      3154      3106      3081      3790      2796      2790         0         0     10657      1810 
dram[1]:      1996     26310         0         0      3549      4588      3172      3235      3087      3190      2907      2794         0         0      1776      1803 
dram[2]:      2594     26077         0         0      3735      3124      3226      3385      3207      3171      3359      2800         0         0      1785      1801 
dram[3]:      1474     25216         0         0      4007      3160      3232      3563     20478      3247      2810      2797         0         0      1774      9996 
dram[4]:      2157     11909         0         0      4141      3082      3113      3753      3463      3203      2785      2801         0         0      1787      1771 
dram[5]:     24523     26362         0         0      4281      3197     19309      3191      3593      3182      2784      2800         0         0      1788      1769 
average row accesses per activate:
dram[0]:  4.500000  3.000000      -nan      -nan 12.500000 11.500000 35.000000 35.000000 34.000000 35.500000 22.000000 21.000000      -nan      -nan  4.000000  5.000000 
dram[1]:  3.333333  3.000000      -nan      -nan 13.000000 11.500000 34.000000 35.000000 35.000000 35.500000 21.000000 20.000000      -nan      -nan  5.000000  5.000000 
dram[2]:  3.333333  2.666667      -nan      -nan 11.500000 14.000000 34.500000 35.000000 35.000000 34.500000 21.500000 20.000000      -nan      -nan  5.000000  5.000000 
dram[3]:  2.666667  2.666667      -nan      -nan 10.500000 14.000000 36.500000 35.000000 35.000000 34.000000 22.000000 20.000000      -nan      -nan  5.000000  5.000000 
dram[4]:  2.666667  2.666667      -nan      -nan 12.500000 13.500000 34.500000 35.000000 35.000000 35.500000 21.000000 20.000000      -nan      -nan  5.000000  6.000000 
dram[5]:  2.333333  2.666667      -nan      -nan 12.500000 12.500000 34.500000 36.000000 35.000000 34.500000 21.000000 20.000000      -nan      -nan  5.000000  6.000000 
average row locality = 2693/153 = 17.601307
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         9         6         0         0        15        13        38        38        36        39        34        34         0         0         8        10 
dram[1]:        10         6         0         0        16        13        36        38        38        39        32        32         0         0        10        10 
dram[2]:        10         8         0         0        13        16        37        38        38        37        33        32         0         0        10        10 
dram[3]:         8         8         0         0        11        16        41        38        38        36        34        32         0         0        10        10 
dram[4]:         8         8         0         0        15        15        37        38        38        39        34        32         0         0        10        12 
dram[5]:         7         8         0         0        15        13        37        40        38        37        34        32         0         0        10        12 
total reads: 1693
min_bank_accesses = 0!
chip skew: 286/280 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0        10        10        32        32        32        32        10         8         0         0         0         0 
dram[1]:         0         0         0         0        10        10        32        32        32        32        10         8         0         0         0         0 
dram[2]:         0         0         0         0        10        12        32        32        32        32        10         8         0         0         0         0 
dram[3]:         0         0         0         0        10        12        32        32        32        32        10         8         0         0         0         0 
dram[4]:         0         0         0         0        10        12        32        32        32        32         8         8         0         0         0         0 
dram[5]:         0         0         0         0        10        12        32        32        32        32         8         8         0         0         0         0 
total reads: 1000
min_bank_accesses = 0!
chip skew: 168/166 = 1.01
average mf latency per bank:
dram[0]:       5922      7870    none      none        2210      1124       998       979       682      1078       874       893    none      none       19760     16950
dram[1]:       5979     10106    none      none        2441      1438       676       990       977      1075       966       830    none      none       16160     16684
dram[2]:       5103      7129    none      none        1469      1473       782       983       982       894       940       923    none      none       16516     16774
dram[3]:       7554      6159    none      none         486      1493      1474       977       974       570       869       973    none      none       16932     16557
dram[4]:       7465      7430    none      none        2227      1233       675       993       978      1182       836       938    none      none       15995     13126
dram[5]:       6959      5515    none      none        2273       431       878      1180       987       775       891       925    none      none       15775     13404
maximum mf latency per bank:
dram[0]:        288       325         0         0       375       299       352       288       294       288       373       415         0         0       391       349
dram[1]:        344       417         0         0       359       293       291       299       289       319       390       400         0         0       446       382
dram[2]:        393       397         0         0       335       444       376       453       296       283       365       337         0         0       368       342
dram[3]:        374       335         0         0       309       409       329       287       287       299       386       402         0         0       313       349
dram[4]:        290       285         0         0       293       303       333       292       303       301       412       398         0         0       341       382
dram[5]:        380       304         0         0       325       368       290       378       289       404       400       380         0         0       375       392

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=144905 n_nop=143975 n_act=25 n_pre=13 n_req=446 n_rd=560 n_write=332 bw_util=0.01231
n_activity=6003 dram_eff=0.2972
bk0: 18a 144801i bk1: 12a 144839i bk2: 0a 144899i bk3: 0a 144905i bk4: 30a 144630i bk5: 26a 144637i bk6: 76a 144050i bk7: 76a 144080i bk8: 72a 144066i bk9: 78a 144006i bk10: 68a 144477i bk11: 68a 144511i bk12: 0a 144901i bk13: 0a 144906i bk14: 16a 144837i bk15: 20a 144825i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0145268
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=144905 n_nop=143975 n_act=25 n_pre=13 n_req=446 n_rd=560 n_write=332 bw_util=0.01231
n_activity=5856 dram_eff=0.3046
bk0: 20a 144802i bk1: 12a 144842i bk2: 0a 144901i bk3: 0a 144903i bk4: 32a 144602i bk5: 26a 144583i bk6: 72a 144045i bk7: 76a 143985i bk8: 76a 144016i bk9: 78a 143940i bk10: 64a 144543i bk11: 64a 144517i bk12: 0a 144903i bk13: 0a 144908i bk14: 20a 144821i bk15: 20a 144824i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0150443
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=144905 n_nop=143965 n_act=26 n_pre=14 n_req=450 n_rd=564 n_write=336 bw_util=0.01242
n_activity=5946 dram_eff=0.3027
bk0: 20a 144786i bk1: 16a 144806i bk2: 0a 144900i bk3: 0a 144903i bk4: 26a 144623i bk5: 32a 144585i bk6: 74a 144027i bk7: 76a 144040i bk8: 76a 144092i bk9: 74a 144014i bk10: 66a 144567i bk11: 64a 144562i bk12: 0a 144907i bk13: 0a 144908i bk14: 20a 144824i bk15: 20a 144827i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0109313
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=144905 n_nop=143965 n_act=26 n_pre=14 n_req=450 n_rd=564 n_write=336 bw_util=0.01242
n_activity=5946 dram_eff=0.3027
bk0: 16a 144798i bk1: 16a 144805i bk2: 0a 144900i bk3: 0a 144903i bk4: 22a 144639i bk5: 32a 144546i bk6: 82a 143976i bk7: 76a 144095i bk8: 76a 144033i bk9: 72a 144065i bk10: 68a 144499i bk11: 64a 144503i bk12: 0a 144903i bk13: 0a 144906i bk14: 20a 144831i bk15: 20a 144828i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0138298
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=144905 n_nop=143961 n_act=26 n_pre=14 n_req=452 n_rd=572 n_write=332 bw_util=0.01248
n_activity=6033 dram_eff=0.2997
bk0: 16a 144809i bk1: 16a 144804i bk2: 0a 144898i bk3: 0a 144904i bk4: 30a 144626i bk5: 30a 144594i bk6: 74a 144020i bk7: 76a 144029i bk8: 76a 144028i bk9: 78a 144055i bk10: 68a 144491i bk11: 64a 144496i bk12: 0a 144900i bk13: 0a 144903i bk14: 20a 144828i bk15: 24a 144802i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0157413
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=144905 n_nop=143967 n_act=26 n_pre=14 n_req=449 n_rd=566 n_write=332 bw_util=0.01239
n_activity=5889 dram_eff=0.305
bk0: 14a 144795i bk1: 16a 144806i bk2: 0a 144901i bk3: 0a 144905i bk4: 30a 144630i bk5: 26a 144611i bk6: 74a 144087i bk7: 80a 143891i bk8: 76a 144004i bk9: 74a 144025i bk10: 68a 144529i bk11: 64a 144503i bk12: 0a 144902i bk13: 0a 144907i bk14: 20a 144826i bk15: 24a 144814i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0136158

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2470, Miss = 140, Miss_rate = 0.057, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[1]: Access = 2452, Miss = 140, Miss_rate = 0.057, Pending_hits = 29, Reservation_fails = 0
L2_cache_bank[2]: Access = 2591, Miss = 142, Miss_rate = 0.055, Pending_hits = 42, Reservation_fails = 125
L2_cache_bank[3]: Access = 2544, Miss = 138, Miss_rate = 0.054, Pending_hits = 33, Reservation_fails = 0
L2_cache_bank[4]: Access = 2380, Miss = 141, Miss_rate = 0.059, Pending_hits = 42, Reservation_fails = 0
L2_cache_bank[5]: Access = 2543, Miss = 141, Miss_rate = 0.055, Pending_hits = 39, Reservation_fails = 207
L2_cache_bank[6]: Access = 2628, Miss = 142, Miss_rate = 0.054, Pending_hits = 43, Reservation_fails = 0
L2_cache_bank[7]: Access = 2328, Miss = 140, Miss_rate = 0.060, Pending_hits = 37, Reservation_fails = 38
L2_cache_bank[8]: Access = 2443, Miss = 142, Miss_rate = 0.058, Pending_hits = 42, Reservation_fails = 0
L2_cache_bank[9]: Access = 2655, Miss = 144, Miss_rate = 0.054, Pending_hits = 38, Reservation_fails = 215
L2_cache_bank[10]: Access = 2490, Miss = 141, Miss_rate = 0.057, Pending_hits = 34, Reservation_fails = 0
L2_cache_bank[11]: Access = 2320, Miss = 142, Miss_rate = 0.061, Pending_hits = 39, Reservation_fails = 95
L2_total_cache_accesses = 29844
L2_total_cache_misses = 1693
L2_total_cache_miss_rate = 0.0567
L2_total_cache_pending_hits = 453
L2_total_cache_reservation_fails = 680
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1476
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 414
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 675
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 12
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 26130
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1000
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 80
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 37
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 680
L2_cache_data_port_util = 0.056
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=40670
icnt_total_pkts_simt_to_mem=101734
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 24.6087
	minimum = 6
	maximum = 152
Network latency average = 21.5609
	minimum = 6
	maximum = 147
Slowest packet = 59557
Flit latency average = 30.7352
	minimum = 6
	maximum = 143
Slowest flit = 142139
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00622244
	minimum = 0 (at node 0)
	maximum = 0.0752374 (at node 6)
Accepted packet rate average = 0.00622244
	minimum = 0 (at node 0)
	maximum = 0.0752374 (at node 6)
Injected flit rate average = 0.0146092
	minimum = 0 (at node 0)
	maximum = 0.11176 (at node 6)
Accepted flit rate average= 0.0146092
	minimum = 0 (at node 0)
	maximum = 0.230095 (at node 6)
Injected packet length average = 2.34783
Accepted packet length average = 2.34783
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.0158 (4 samples)
	minimum = 6 (4 samples)
	maximum = 128.5 (4 samples)
Network latency average = 12.7336 (4 samples)
	minimum = 6 (4 samples)
	maximum = 108 (4 samples)
Flit latency average = 14.3268 (4 samples)
	minimum = 6 (4 samples)
	maximum = 104 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.0150534 (4 samples)
	minimum = 3.10406e-05 (4 samples)
	maximum = 0.0720398 (4 samples)
Accepted packet rate average = 0.0150534 (4 samples)
	minimum = 3.10406e-05 (4 samples)
	maximum = 0.0720398 (4 samples)
Injected flit rate average = 0.036998 (4 samples)
	minimum = 3.10406e-05 (4 samples)
	maximum = 0.22564 (4 samples)
Accepted flit rate average = 0.036998 (4 samples)
	minimum = 0.000155203 (4 samples)
	maximum = 0.131692 (4 samples)
Injected packet size average = 2.45779 (4 samples)
Accepted packet size average = 2.45779 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 26 sec (26 sec)
gpgpu_simulation_rate = 229072 (inst/sec)
gpgpu_simulation_rate = 4222 (cycle/sec)
