
*** Running vivado
    with args -log mandelbrot_calculator.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source mandelbrot_calculator.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source mandelbrot_calculator.tcl -notrace
Command: synth_design -top mandelbrot_calculator -part xc7a200tsbg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7912 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1956.492 ; gain = 201.715 ; free physical = 3426 ; free virtual = 13714
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mandelbrot_calculator' [/home/xilinx/LPSC_project/mandlebrot/mandlebrot.srcs/sources_1/new/compute_mandleBrot.vhd:53]
	Parameter COMMA bound to: 15 - type: integer 
	Parameter MAX_ITER bound to: 100 - type: integer 
	Parameter SIZE bound to: 18 - type: integer 
INFO: [Synth 8-3491] module 'mathDSP' declared at '/home/xilinx/LPSC_project/mandlebrot/mandlebrot.runs/synth_1/.Xil/Vivado-7862-xilinx-vm/realtime/mathDSP_stub.vhdl:5' bound to instance 'ZRe_step1' of component 'mathDSP' [/home/xilinx/LPSC_project/mandlebrot/mandlebrot.srcs/sources_1/new/compute_mandleBrot.vhd:112]
INFO: [Synth 8-638] synthesizing module 'mathDSP' [/home/xilinx/LPSC_project/mandlebrot/mandlebrot.runs/synth_1/.Xil/Vivado-7862-xilinx-vm/realtime/mathDSP_stub.vhdl:17]
INFO: [Synth 8-3491] module 'mathDSP' declared at '/home/xilinx/LPSC_project/mandlebrot/mandlebrot.runs/synth_1/.Xil/Vivado-7862-xilinx-vm/realtime/mathDSP_stub.vhdl:5' bound to instance 'ZRe_step2' of component 'mathDSP' [/home/xilinx/LPSC_project/mandlebrot/mandlebrot.srcs/sources_1/new/compute_mandleBrot.vhd:126]
INFO: [Synth 8-3491] module 'mathDSP' declared at '/home/xilinx/LPSC_project/mandlebrot/mandlebrot.runs/synth_1/.Xil/Vivado-7862-xilinx-vm/realtime/mathDSP_stub.vhdl:5' bound to instance 'ZIm' of component 'mathDSP' [/home/xilinx/LPSC_project/mandlebrot/mandlebrot.srcs/sources_1/new/compute_mandleBrot.vhd:137]
INFO: [Synth 8-3491] module 'mathDSP' declared at '/home/xilinx/LPSC_project/mandlebrot/mandlebrot.runs/synth_1/.Xil/Vivado-7862-xilinx-vm/realtime/mathDSP_stub.vhdl:5' bound to instance 'ZIm_times_ZIm' of component 'mathDSP' [/home/xilinx/LPSC_project/mandlebrot/mandlebrot.srcs/sources_1/new/compute_mandleBrot.vhd:153]
INFO: [Synth 8-3491] module 'mathDSP' declared at '/home/xilinx/LPSC_project/mandlebrot/mandlebrot.runs/synth_1/.Xil/Vivado-7862-xilinx-vm/realtime/mathDSP_stub.vhdl:5' bound to instance 'ZIm2_plus_ZRe2' of component 'mathDSP' [/home/xilinx/LPSC_project/mandlebrot/mandlebrot.srcs/sources_1/new/compute_mandleBrot.vhd:164]
WARNING: [Synth 8-6014] Unused sequential element cReal_s_reg was removed.  [/home/xilinx/LPSC_project/mandlebrot/mandlebrot.srcs/sources_1/new/compute_mandleBrot.vhd:185]
WARNING: [Synth 8-6014] Unused sequential element cImag_s_reg was removed.  [/home/xilinx/LPSC_project/mandlebrot/mandlebrot.srcs/sources_1/new/compute_mandleBrot.vhd:186]
INFO: [Synth 8-256] done synthesizing module 'mandelbrot_calculator' (1#1) [/home/xilinx/LPSC_project/mandlebrot/mandlebrot.srcs/sources_1/new/compute_mandleBrot.vhd:53]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 2018.246 ; gain = 263.469 ; free physical = 3457 ; free virtual = 13746
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 2018.246 ; gain = 263.469 ; free physical = 3454 ; free virtual = 13743
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 2018.246 ; gain = 263.469 ; free physical = 3454 ; free virtual = 13743
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2018.246 ; gain = 0.000 ; free physical = 3447 ; free virtual = 13735
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/xilinx/LPSC_project/mandlebrot/mandlebrot.srcs/sources_1/ip/mathDSP/mathDSP/mathDSP_in_context.xdc] for cell 'ZRe_step1'
Finished Parsing XDC File [/home/xilinx/LPSC_project/mandlebrot/mandlebrot.srcs/sources_1/ip/mathDSP/mathDSP/mathDSP_in_context.xdc] for cell 'ZRe_step1'
Parsing XDC File [/home/xilinx/LPSC_project/mandlebrot/mandlebrot.srcs/sources_1/ip/mathDSP/mathDSP/mathDSP_in_context.xdc] for cell 'ZRe_step2'
Finished Parsing XDC File [/home/xilinx/LPSC_project/mandlebrot/mandlebrot.srcs/sources_1/ip/mathDSP/mathDSP/mathDSP_in_context.xdc] for cell 'ZRe_step2'
Parsing XDC File [/home/xilinx/LPSC_project/mandlebrot/mandlebrot.srcs/sources_1/ip/mathDSP/mathDSP/mathDSP_in_context.xdc] for cell 'ZIm'
Finished Parsing XDC File [/home/xilinx/LPSC_project/mandlebrot/mandlebrot.srcs/sources_1/ip/mathDSP/mathDSP/mathDSP_in_context.xdc] for cell 'ZIm'
Parsing XDC File [/home/xilinx/LPSC_project/mandlebrot/mandlebrot.srcs/sources_1/ip/mathDSP/mathDSP/mathDSP_in_context.xdc] for cell 'ZIm_times_ZIm'
Finished Parsing XDC File [/home/xilinx/LPSC_project/mandlebrot/mandlebrot.srcs/sources_1/ip/mathDSP/mathDSP/mathDSP_in_context.xdc] for cell 'ZIm_times_ZIm'
Parsing XDC File [/home/xilinx/LPSC_project/mandlebrot/mandlebrot.srcs/sources_1/ip/mathDSP/mathDSP/mathDSP_in_context.xdc] for cell 'ZIm2_plus_ZRe2'
Finished Parsing XDC File [/home/xilinx/LPSC_project/mandlebrot/mandlebrot.srcs/sources_1/ip/mathDSP/mathDSP/mathDSP_in_context.xdc] for cell 'ZIm2_plus_ZRe2'
Parsing XDC File [/home/xilinx/LPSC_project/mandlebrot/mandlebrot.srcs/constrs_1/new/NEXYS_constraints.xdc]
Finished Parsing XDC File [/home/xilinx/LPSC_project/mandlebrot/mandlebrot.srcs/constrs_1/new/NEXYS_constraints.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2140.012 ; gain = 0.000 ; free physical = 3361 ; free virtual = 13649
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2140.012 ; gain = 0.000 ; free physical = 3361 ; free virtual = 13649
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:37 . Memory (MB): peak = 2140.012 ; gain = 385.234 ; free physical = 3429 ; free virtual = 13718
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tsbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:37 . Memory (MB): peak = 2140.012 ; gain = 385.234 ; free physical = 3429 ; free virtual = 13718
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for ZIm. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ZIm2_plus_ZRe2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ZIm_times_ZIm. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ZRe_step1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ZRe_step2. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:37 . Memory (MB): peak = 2140.012 ; gain = 385.234 ; free physical = 3432 ; free virtual = 13720
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mandelbrot_calculator'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0001 |                              000
                compute1 |                             0010 |                              001
                compute2 |                             0100 |                              010
                 compare |                             1000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'mandelbrot_calculator'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:38 . Memory (MB): peak = 2140.012 ; gain = 385.234 ; free physical = 3423 ; free virtual = 13712
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     18 Bit        Muxes := 3     
	   2 Input     18 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mandelbrot_calculator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     18 Bit        Muxes := 3     
	   2 Input     18 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:39 . Memory (MB): peak = 2140.012 ; gain = 385.234 ; free physical = 3410 ; free virtual = 13702
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:01:01 . Memory (MB): peak = 2140.012 ; gain = 385.234 ; free physical = 3289 ; free virtual = 13581
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:01:01 . Memory (MB): peak = 2140.012 ; gain = 385.234 ; free physical = 3289 ; free virtual = 13581
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:43 ; elapsed = 00:01:02 . Memory (MB): peak = 2140.012 ; gain = 385.234 ; free physical = 3287 ; free virtual = 13579
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:53 ; elapsed = 00:01:12 . Memory (MB): peak = 2140.012 ; gain = 385.234 ; free physical = 3287 ; free virtual = 13579
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:53 ; elapsed = 00:01:12 . Memory (MB): peak = 2140.012 ; gain = 385.234 ; free physical = 3287 ; free virtual = 13579
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:53 ; elapsed = 00:01:12 . Memory (MB): peak = 2140.012 ; gain = 385.234 ; free physical = 3287 ; free virtual = 13579
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:53 ; elapsed = 00:01:12 . Memory (MB): peak = 2140.012 ; gain = 385.234 ; free physical = 3287 ; free virtual = 13579
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:53 ; elapsed = 00:01:12 . Memory (MB): peak = 2140.012 ; gain = 385.234 ; free physical = 3287 ; free virtual = 13579
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:53 ; elapsed = 00:01:12 . Memory (MB): peak = 2140.012 ; gain = 385.234 ; free physical = 3287 ; free virtual = 13579
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |mathDSP       |         5|
+------+--------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |mathDSP_bbox_4 |     1|
|2     |mathDSP_bbox_5 |     1|
|3     |mathDSP_bbox_6 |     1|
|4     |mathDSP_bbox_7 |     1|
|5     |mathDSP_bbox_8 |     1|
|6     |BUFG           |     1|
|7     |CARRY4         |     8|
|8     |LUT2           |    90|
|9     |LUT3           |     1|
|10    |LUT5           |     2|
|11    |LUT6           |     1|
|12    |FDCE           |   113|
|13    |FDPE           |     1|
|14    |IBUF           |    39|
|15    |OBUF           |    56|
+------+---------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   492|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:53 ; elapsed = 00:01:12 . Memory (MB): peak = 2140.012 ; gain = 385.234 ; free physical = 3287 ; free virtual = 13579
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:48 ; elapsed = 00:01:06 . Memory (MB): peak = 2140.012 ; gain = 263.469 ; free physical = 3340 ; free virtual = 13632
Synthesis Optimization Complete : Time (s): cpu = 00:00:53 ; elapsed = 00:01:12 . Memory (MB): peak = 2140.012 ; gain = 385.234 ; free physical = 3340 ; free virtual = 13632
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2140.012 ; gain = 0.000 ; free physical = 3414 ; free virtual = 13706
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2140.012 ; gain = 0.000 ; free physical = 3357 ; free virtual = 13649
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:06 ; elapsed = 00:01:29 . Memory (MB): peak = 2140.012 ; gain = 602.309 ; free physical = 3491 ; free virtual = 13783
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2140.012 ; gain = 0.000 ; free physical = 3491 ; free virtual = 13783
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/xilinx/LPSC_project/mandlebrot/mandlebrot.runs/synth_1/mandelbrot_calculator.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file mandelbrot_calculator_utilization_synth.rpt -pb mandelbrot_calculator_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue May  5 11:00:44 2020...
