Verilator Tree Dump (format 0x3900) from <e52991> to <e57193>
     NETLIST 0x56456bef6f80 <e1> {a0}
    1: MODULE 0x56456c135040 <e19130> {c4}  TOP  L1 [P]
    1:2: VAR 0x56456c135230 <e19134> {c5} @dt=0x56456bf0a940@(G/w1)  clk [PI] INPUT [CLK] [P] PORT
    1:2: VAR 0x56456c1355d0 <e19139> {c6} @dt=0x56456bf0a940@(G/w1)  reset [PI] INPUT [P] PORT
    1:2: VAR 0x56456c135970 <e19145> {c7} @dt=0x56456bf0a940@(G/w1)  active [PO] OUTPUT [P] PORT
    1:2: VAR 0x56456c135d10 <e19151> {c8} @dt=0x56456bf2afc0@(G/w32)  register_v0 [PO] OUTPUT [P] PORT
    1:2: VAR 0x56456c1360b0 <e19157> {c11} @dt=0x56456bf0a940@(G/w1)  clk_enable [PI] INPUT [P] PORT
    1:2: VAR 0x56456c136450 <e19163> {c14} @dt=0x56456bf2afc0@(G/w32)  instr_address [PO] OUTPUT [P] PORT
    1:2: VAR 0x56456c1367f0 <e19169> {c15} @dt=0x56456bf2afc0@(G/w32)  instr_readdata [PI] INPUT [P] PORT
    1:2: VAR 0x56456c136b90 <e19175> {c18} @dt=0x56456bf2afc0@(G/w32)  data_address [PO] OUTPUT [P] PORT
    1:2: VAR 0x56456c136f30 <e19181> {c19} @dt=0x56456bf0a940@(G/w1)  data_write [PO] OUTPUT [P] PORT
    1:2: VAR 0x56456c1372d0 <e19187> {c20} @dt=0x56456bf0a940@(G/w1)  data_read [PO] OUTPUT [P] PORT
    1:2: VAR 0x56456c137670 <e19193> {c21} @dt=0x56456bf2afc0@(G/w32)  data_writedata [PO] OUTPUT [P] PORT
    1:2: VAR 0x56456c137a10 <e19199> {c22} @dt=0x56456bf2afc0@(G/w32)  data_readdata [PI] INPUT [P] PORT
    1:2: VAR 0x56456c1d67f0 <e16839> {c25} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__internal_clk [CLK] VAR
    1:2: VAR 0x56456c1d6970 <e16840> {c27} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__HI_LO_output VAR
    1:2: VAR 0x56456c1d6af0 <e16841> {c31} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_prime VAR
    1:2: VAR 0x56456c1d6c70 <e16842> {c32} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_fetch VAR
    1:2: VAR 0x56456c1d70f0 <e16845> {c36} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__program_counter_source_decode VAR
    1:2: VAR 0x56456c1d7270 <e16846> {c37} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_decode VAR
    1:2: VAR 0x56456c1d73f0 <e16847> {c38} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_decode VAR
    1:2: VAR 0x56456c1d7570 <e16848> {c39} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_write_decode VAR
    1:2: VAR 0x56456c1d76f0 <e16849> {c40} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__ALU_src_B_decode VAR
    1:2: VAR 0x56456c1d7870 <e16850> {c41} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_destination_decode VAR
    1:2: VAR 0x56456c1d79f0 <e16851> {c42} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2: VAR 0x56456c1d7b70 <e16852> {c43} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode VAR
    1:2: VAR 0x56456c1d7e70 <e15740> {c45} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_decode VAR
    1:2: VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2: VAR 0x56456c1d82f0 <e16856> {c52} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_plus_four_decode VAR
    1:2: VAR 0x56456c1db710 <e16942> {c66} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_A_decode VAR
    1:2: VAR 0x56456c1db890 <e16943> {c67} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_B_decode VAR
    1:2: VAR 0x56456c1dbd10 <e16946> {c70} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__sign_imm_decode VAR
    1:2: VAR 0x56456c1dbe90 <e16947> {c73} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_destination_execute VAR
    1:2: VAR 0x56456c1dc010 <e16948> {c74} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_execute VAR
    1:2: VAR 0x56456c1dc190 <e16949> {c75} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_write_execute VAR
    1:2: VAR 0x56456c1dc310 <e16950> {c76} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_execute VAR
    1:2: VAR 0x56456c1dc490 <e16951> {c77} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__ALU_src_B_execute VAR
    1:2: VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2: VAR 0x56456c1dc790 <e16953> {c79} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hi_lo_register_write_execute VAR
    1:2: VAR 0x56456c1dc910 <e16954> {c80} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_execute VAR
    1:2: VAR 0x56456c1dca90 <e16955> {c83} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_A_execute VAR
    1:2: VAR 0x56456c1dcc10 <e16956> {c84} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_B_execute VAR
    1:2: VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2: VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2: VAR 0x56456c1dd090 <e16959> {c87} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__write_data_execute VAR
    1:2: VAR 0x56456c1dd210 <e16960> {c88} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2: VAR 0x56456c1dd390 <e16961> {c89} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_HI_output_execute VAR
    1:2: VAR 0x56456c1dd510 <e16962> {c90} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_LO_output_execute VAR
    1:2: VAR 0x56456c1dd690 <e16963> {c91} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rs_execute VAR
    1:2: VAR 0x56456c1dd810 <e16964> {c92} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rt_execute VAR
    1:2: VAR 0x56456c1dd990 <e16965> {c93} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rd_execute VAR
    1:2: VAR 0x56456c1ddb10 <e16966> {c94} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__sign_imm_execute VAR
    1:2: VAR 0x56456c1ddc90 <e16967> {c97} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_memory VAR
    1:2: VAR 0x56456c1dde10 <e16968> {c98} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2: VAR 0x56456c1ddf90 <e16969> {c99} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_memory VAR
    1:2: VAR 0x56456c1de110 <e16970> {c100} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_write_memory VAR
    1:2: VAR 0x56456c1de290 <e16971> {c101} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hi_lo_register_write_memory VAR
    1:2: VAR 0x56456c1de410 <e16972> {c104} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_memory VAR
    1:2: VAR 0x56456c1de590 <e16973> {c105} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_HI_output_memory VAR
    1:2: VAR 0x56456c1de710 <e16974> {c106} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_LO_output_memory VAR
    1:2: VAR 0x56456c1dea10 <e16976> {c108} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__write_data_memory VAR
    1:2: VAR 0x56456c1deb90 <e16977> {c111} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_writeback VAR
    1:2: VAR 0x56456c1ded10 <e16978> {c112} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hi_lo_register_write_writeback VAR
    1:2: VAR 0x56456c1dee90 <e16979> {c113} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_writeback VAR
    1:2: VAR 0x56456c1df010 <e16980> {c116} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_writeback VAR
    1:2: VAR 0x56456c1df190 <e16981> {c117} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__result_writeback VAR
    1:2: VAR 0x56456c1df310 <e16982> {c118} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_HI_output_writeback VAR
    1:2: VAR 0x56456c1df490 <e16983> {c119} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_LO_output_writeback VAR
    1:2: VAR 0x56456c1df610 <e16984> {c120} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_writeback VAR
    1:2: VAR 0x56456c1df790 <e16985> {c121} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__read_data_writeback VAR
    1:2: VAR 0x56456c1df910 <e16986> {c124} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__stall_fetch VAR
    1:2: VAR 0x56456c1dfa90 <e16987> {c125} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__stall_decode VAR
    1:2: VAR 0x56456c1dff10 <e16990> {c128} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__flush_execute_register VAR
    1:2: VAR 0x56456c1e0090 <e16412> {c129} @dt=0x56456bf6f8e0@(G/w2)  mips_cpu__DOT__forward_A_execute VAR
    1:2: VAR 0x56456c1e0210 <e16991> {c130} @dt=0x56456bf6f8e0@(G/w2)  mips_cpu__DOT__forward_B_execute VAR
    1:2: VAR 0x56456c1e5ea0 <e13019> {n12} @dt=0x56456c05a540@(w32)u[31:0]  mips_cpu__DOT__register_file__DOT__registers VAR
    1:2: VAR 0x56456c1e6020 <e18231> {n13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file__DOT__HI_reg VAR
    1:2: VAR 0x56456c1e61a0 <e18232> {n13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file__DOT__LO_reg VAR
    1:2: VAR 0x56456c1f4550 <e17743> {g16} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__control_unit__DOT__op VAR
    1:2: VAR 0x56456c1f4850 <e17745> {g18} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__control_unit__DOT__funct VAR
    1:2: VAR 0x56456c21f090 <e17217> {e19} @dt=0x56456bfbbe90@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2: VAR 0x56456c249ee0 <e17905> {i25} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__lwstall VAR
    1:2: VAR 0x56456c24a090 <e17906> {i26} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__branchstall VAR
    1:2: TOPSCOPE 0x56456c26bc70 <e26765> {c4}
    1:2:2: SCOPE 0x56456c261250 <e26763> {c4}  TOP
    1:2: VAR 0x56456c4da2e0 <e44834> {c25} @dt=0x56456bf0a940@(G/w1)  __VinpClk__TOP__mips_cpu__DOT__internal_clk MODULETEMP
    1:2: VAR 0x56456c4ce780 <e44925> {c5} @dt=0x56456bf0a940@(G/w1)  __Vclklast__TOP__clk MODULETEMP
    1:2: VAR 0x56456c30e630 <e45467> {c25} @dt=0x56456bf0a940@(G/w1)  __Vclklast__TOP____VinpClk__TOP__mips_cpu__DOT__internal_clk MODULETEMP
    1:2: VAR 0x56456c4d94e0 <e46623> {c25} @dt=0x56456bf0a940@(G/w1)  __Vchglast__TOP__mips_cpu__DOT__internal_clk MODULETEMP
    1:2: VAR 0x56456c4e82c0 <e46954> {c4} @dt=0x56456c4e8440@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2: CFUNC 0x56456c374480 <e48608> {c4}  traceInitThis [SLOW] [STATICU]
    1:2:3: CCALL 0x56456c1a0140 <e35088> {c4} traceInitThis__1 => CFUNC 0x56456c341420 <e48614> {c4}  traceInitThis__1 [SLOW] [STATICU]
    1:2: CFUNC 0x56456c374600 <e48610> {c4}  traceFullThis [SLOW] [STATICU]
    1:2:3: CCALL 0x56456c4c8fa0 <e47114> {c4} traceFullThis__1 => CFUNC 0x56456c4c8dc0 <e48638> {c4}  traceFullThis__1 [SLOW] [STATICU]
    1:2:4: ASSIGN 0x56456c5079a0 <e47664> {c4} @dt=0x56456c4e8440@(G/w32)
    1:2:4:1: CONST 0x56456c507a60 <e47662> {c4} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:4:2: VARREF 0x56456c507bd0 <e47663> {c4} @dt=0x56456c4e8440@(G/w32)  __Vm_traceActivity [LV] => VAR 0x56456c4e82c0 <e46954> {c4} @dt=0x56456c4e8440@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2: CFUNC 0x56456c3412a0 <e48612> {c4}  traceChgThis [STATICU]
    1:2:3: IF 0x56456c4ca050 <e47165> {c37}
    1:2:3:1: AND 0x56456c4e1fd0 <e48856> {c37} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:1: CONST 0x56456c4e2980 <e48852> {c37} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:3:1:2: OR 0x56456c4c9f90 <e48853> {c37} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:2:1: SHIFTR 0x56456c5167f0 <e53005#> {c37} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:2:1:1: VARREF 0x56456c4c90b0 <e52995#> {c37} @dt=0x56456c4e8440@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x56456c4e82c0 <e46954> {c4} @dt=0x56456c4e8440@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:1:2:1:2: CONST 0x56456c4c94f0 <e52996#> {c37} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:3:1:2:2: SHIFTR 0x56456c516990 <e53022#> {c37} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:2:2:1: VARREF 0x56456c4c9820 <e53012#> {c37} @dt=0x56456c4e8440@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x56456c4e82c0 <e46954> {c4} @dt=0x56456c4e8440@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:1:2:2:2: CONST 0x56456c4c9c60 <e53013#> {c37} @dt=0x56456bf2afc0@(G/w32)  32'h2
    1:2:3:2: CCALL 0x56456c4ca2a0 <e47169> {c4} traceChgThis__2 => CFUNC 0x56456c4ca120 <e48640> {c4}  traceChgThis__2 [STATICU]
    1:2:3: IF 0x56456c4f2690 <e47316> {c31}
    1:2:3:1: AND 0x56456c4cd7b0 <e48874> {c31} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:1: CONST 0x56456c4ddea0 <e48870> {c31} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:3:1:2: OR 0x56456c4f25d0 <e48871> {c31} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:2:1: OR 0x56456c4f1da0 <e48859> {c31} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:2:1:1: SHIFTR 0x56456c516b30 <e53039#> {c31} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:2:1:1:1: VARREF 0x56456c4f0ec0 <e53029#> {c31} @dt=0x56456c4e8440@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x56456c4e82c0 <e46954> {c4} @dt=0x56456c4e8440@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:1:2:1:1:2: CONST 0x56456c4f1300 <e53030#> {c31} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:3:1:2:1:2: SHIFTR 0x56456c516cd0 <e53056#> {c31} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:2:1:2:1: VARREF 0x56456c4f1630 <e53046#> {c31} @dt=0x56456c4e8440@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x56456c4e82c0 <e46954> {c4} @dt=0x56456c4e8440@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:1:2:1:2:2: CONST 0x56456c4f1a70 <e53047#> {c31} @dt=0x56456bf2afc0@(G/w32)  32'h2
    1:2:3:1:2:2: SHIFTR 0x56456c516e70 <e53073#> {c31} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:2:2:1: VARREF 0x56456c4f1e60 <e53063#> {c31} @dt=0x56456c4e8440@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x56456c4e82c0 <e46954> {c4} @dt=0x56456c4e8440@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:1:2:2:2: CONST 0x56456c4f22a0 <e53064#> {c31} @dt=0x56456bf2afc0@(G/w32)  32'h4
    1:2:3:2: CCALL 0x56456c4ede50 <e47319> {c4} traceChgThis__3 => CFUNC 0x56456c4f2760 <e48642> {c4}  traceChgThis__3 [STATICU]
    1:2:3: IF 0x56456c4f7040 <e47379> {c36}
    1:2:3:1: AND 0x56456c4d6120 <e48890> {c36} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:1: CONST 0x56456c30d0a0 <e48886> {c36} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:3:1:2: OR 0x56456c4f6f80 <e48887> {c36} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:2:1: SHIFTR 0x56456c517010 <e53090#> {c36} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:2:1:1: VARREF 0x56456c4f60a0 <e53080#> {c36} @dt=0x56456c4e8440@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x56456c4e82c0 <e46954> {c4} @dt=0x56456c4e8440@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:1:2:1:2: CONST 0x56456c4f64e0 <e53081#> {c36} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:3:1:2:2: SHIFTR 0x56456c5171b0 <e53107#> {c36} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:2:2:1: VARREF 0x56456c4f6810 <e53097#> {c36} @dt=0x56456c4e8440@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x56456c4e82c0 <e46954> {c4} @dt=0x56456c4e8440@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:1:2:2:2: CONST 0x56456c4f6c50 <e53098#> {c36} @dt=0x56456bf2afc0@(G/w32)  32'h4
    1:2:3:2: CCALL 0x56456c4f7290 <e47382> {c4} traceChgThis__4 => CFUNC 0x56456c4f7110 <e48644> {c4}  traceChgThis__4 [STATICU]
    1:2:3: IF 0x56456c4f80e0 <e47413> {c25}
    1:2:3:1: AND 0x56456c4d6240 <e48904> {c25} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:1: CONST 0x56456c4e8130 <e48900> {c25} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:3:1:2: SHIFTR 0x56456c517350 <e53124#> {c25} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:2:1: VARREF 0x56456c4f7970 <e53114#> {c25} @dt=0x56456c4e8440@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x56456c4e82c0 <e46954> {c4} @dt=0x56456c4e8440@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:1:2:2: CONST 0x56456c4f7db0 <e53115#> {c25} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:3:2: CCALL 0x56456c4f8330 <e47416> {c4} traceChgThis__5 => CFUNC 0x56456c4f81b0 <e48646> {c4}  traceChgThis__5 [STATICU]
    1:2:3: IF 0x56456c4f9050 <e47445> {c32}
    1:2:3:1: AND 0x56456c4def10 <e48918> {c32} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:1: CONST 0x56456c4e43f0 <e48914> {c32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:3:1:2: SHIFTR 0x56456c5174f0 <e53141#> {c32} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:2:1: VARREF 0x56456c4f88e0 <e53131#> {c32} @dt=0x56456c4e8440@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x56456c4e82c0 <e46954> {c4} @dt=0x56456c4e8440@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:1:2:2: CONST 0x56456c4f8d20 <e53132#> {c32} @dt=0x56456bf2afc0@(G/w32)  32'h2
    1:2:3:2: CCALL 0x56456c4f92a0 <e47448> {c4} traceChgThis__6 => CFUNC 0x56456c4f9120 <e48648> {c4}  traceChgThis__6 [STATICU]
    1:2:3: IF 0x56456c5036f0 <e47580> {n14}
    1:2:3:1: AND 0x56456c4d0a20 <e48934> {n14} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:1: CONST 0x56456c4e64c0 <e48930> {n14} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:3:1:2: OR 0x56456c503630 <e48931> {n14} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:2:1: SHIFTR 0x56456c517690 <e53158#> {n14} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:2:1:1: VARREF 0x56456c502750 <e53148#> {n14} @dt=0x56456c4e8440@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x56456c4e82c0 <e46954> {c4} @dt=0x56456c4e8440@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:1:2:1:2: CONST 0x56456c502b90 <e53149#> {n14} @dt=0x56456bf2afc0@(G/w32)  32'h2
    1:2:3:1:2:2: SHIFTR 0x56456c517830 <e53175#> {n14} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:2:2:1: VARREF 0x56456c502ec0 <e53165#> {n14} @dt=0x56456c4e8440@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x56456c4e82c0 <e46954> {c4} @dt=0x56456c4e8440@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:1:2:2:2: CONST 0x56456c503300 <e53166#> {n14} @dt=0x56456bf2afc0@(G/w32)  32'h3
    1:2:3:2: CCALL 0x56456c503940 <e47583> {c4} traceChgThis__7 => CFUNC 0x56456c5037c0 <e48650> {c4}  traceChgThis__7 [STATICU]
    1:2:3: IF 0x56456c505460 <e47612> {n12}
    1:2:3:1: AND 0x56456c4db940 <e48948> {n12} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:1: CONST 0x56456c4e61f0 <e48944> {n12} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:3:1:2: SHIFTR 0x56456c5179d0 <e53192#> {n12} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:2:1: VARREF 0x56456c504cf0 <e53182#> {n12} @dt=0x56456c4e8440@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x56456c4e82c0 <e46954> {c4} @dt=0x56456c4e8440@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:1:2:2: CONST 0x56456c505130 <e53183#> {n12} @dt=0x56456bf2afc0@(G/w32)  32'h3
    1:2:3:2: CCALL 0x56456c5056b0 <e47615> {c4} traceChgThis__8 => CFUNC 0x56456c505530 <e48652> {c4}  traceChgThis__8 [STATICU]
    1:2:3: CCALL 0x56456c505f10 <e47624> {c4} traceChgThis__9 => CFUNC 0x56456c505d90 <e48654> {c4}  traceChgThis__9 [STATICU]
    1:2:4: ASSIGN 0x56456c5078e0 <e47664> {c4} @dt=0x56456c4e8440@(G/w32)
    1:2:4:1: CONST 0x56456c507690 <e47662> {c4} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:4:2: VARREF 0x56456c507570 <e47663> {c4} @dt=0x56456c4e8440@(G/w32)  __Vm_traceActivity [LV] => VAR 0x56456c4e82c0 <e46954> {c4} @dt=0x56456c4e8440@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2: CFUNC 0x56456c341420 <e48614> {c4}  traceInitThis__1 [SLOW] [STATICU]
    1:2:3: TRACEDECL 0x56456c341be0 <e35092> {c5} @dt=0x56456bf0a940@(G/w1)  clk
    1:2:3: TRACEDECL 0x56456c3420f0 <e35101> {c6} @dt=0x56456bf0a940@(G/w1)  reset
    1:2:3: TRACEDECL 0x56456c374bb0 <e35111> {c7} @dt=0x56456bf0a940@(G/w1)  active
    1:2:3: TRACEDECL 0x56456c374fd0 <e35121> {c8} @dt=0x56456bf2afc0@(G/w32)  register_v0
    1:2:3: TRACEDECL 0x56456c385500 <e35131> {c11} @dt=0x56456bf0a940@(G/w1)  clk_enable
    1:2:3: TRACEDECL 0x56456c385920 <e35141> {c14} @dt=0x56456bf2afc0@(G/w32)  instr_address
    1:2:3: TRACEDECL 0x56456c385d40 <e35151> {c15} @dt=0x56456bf2afc0@(G/w32)  instr_readdata
    1:2:3: TRACEDECL 0x56456c386160 <e35161> {c18} @dt=0x56456bf2afc0@(G/w32)  data_address
    1:2:3: TRACEDECL 0x56456c386580 <e35171> {c19} @dt=0x56456bf0a940@(G/w1)  data_write
    1:2:3: TRACEDECL 0x56456c3869a0 <e35181> {c20} @dt=0x56456bf0a940@(G/w1)  data_read
    1:2:3: TRACEDECL 0x56456c386dc0 <e35191> {c21} @dt=0x56456bf2afc0@(G/w32)  data_writedata
    1:2:3: TRACEDECL 0x56456c3871e0 <e35201> {c22} @dt=0x56456bf2afc0@(G/w32)  data_readdata
    1:2:3: TRACEDECL 0x56456c387600 <e35211> {c5} @dt=0x56456bf0a940@(G/w1)  mips_cpu clk
    1:2:3: TRACEDECL 0x56456c387a20 <e35221> {c6} @dt=0x56456bf0a940@(G/w1)  mips_cpu reset
    1:2:3: TRACEDECL 0x56456c387e40 <e35231> {c7} @dt=0x56456bf0a940@(G/w1)  mips_cpu active
    1:2:3: TRACEDECL 0x56456c388260 <e35241> {c8} @dt=0x56456bf2afc0@(G/w32)  mips_cpu register_v0
    1:2:3: TRACEDECL 0x56456c388680 <e35251> {c11} @dt=0x56456bf0a940@(G/w1)  mips_cpu clk_enable
    1:2:3: TRACEDECL 0x56456c388aa0 <e35261> {c14} @dt=0x56456bf2afc0@(G/w32)  mips_cpu instr_address
    1:2:3: TRACEDECL 0x56456c388ec0 <e35271> {c15} @dt=0x56456bf2afc0@(G/w32)  mips_cpu instr_readdata
    1:2:3: TRACEDECL 0x56456c3892e0 <e35281> {c18} @dt=0x56456bf2afc0@(G/w32)  mips_cpu data_address
    1:2:3: TRACEDECL 0x56456c389700 <e35291> {c19} @dt=0x56456bf0a940@(G/w1)  mips_cpu data_write
    1:2:3: TRACEDECL 0x56456c389b20 <e35301> {c20} @dt=0x56456bf0a940@(G/w1)  mips_cpu data_read
    1:2:3: TRACEDECL 0x56456c389f40 <e35311> {c21} @dt=0x56456bf2afc0@(G/w32)  mips_cpu data_writedata
    1:2:3: TRACEDECL 0x56456c38a360 <e35321> {c22} @dt=0x56456bf2afc0@(G/w32)  mips_cpu data_readdata
    1:2:3: TRACEDECL 0x56456c38a780 <e35331> {c25} @dt=0x56456bf0a940@(G/w1)  mips_cpu internal_clk
    1:2:3: TRACEDECL 0x56456c38aba0 <e35341> {c27} @dt=0x56456bf0a940@(G/w1)  mips_cpu HI_LO_output
    1:2:3: TRACEDECL 0x56456c38afc0 <e35351> {c31} @dt=0x56456bf2afc0@(G/w32)  mips_cpu program_counter_prime
    1:2:3: TRACEDECL 0x56456c38b3e0 <e35361> {c32} @dt=0x56456bf2afc0@(G/w32)  mips_cpu program_counter_fetch
    1:2:3: TRACEDECL 0x56456c38b800 <e35371> {c33} @dt=0x56456bf2afc0@(G/w32)  mips_cpu program_counter_plus_four_fetch
    1:2:3: TRACEDECL 0x56456c38bc20 <e35381> {c34} @dt=0x56456bf2afc0@(G/w32)  mips_cpu instruction_fetch
    1:2:3: TRACEDECL 0x56456c38c040 <e35391> {c36} @dt=0x56456bf0a940@(G/w1)  mips_cpu program_counter_source_decode
    1:2:3: TRACEDECL 0x56456c38c460 <e35401> {c37} @dt=0x56456bf0a940@(G/w1)  mips_cpu register_write_decode
    1:2:3: TRACEDECL 0x56456c38c880 <e35411> {c38} @dt=0x56456bf0a940@(G/w1)  mips_cpu memory_to_register_decode
    1:2:3: TRACEDECL 0x56456c38cca0 <e35421> {c39} @dt=0x56456bf0a940@(G/w1)  mips_cpu memory_write_decode
    1:2:3: TRACEDECL 0x56456c38d0c0 <e35431> {c40} @dt=0x56456bf0a940@(G/w1)  mips_cpu ALU_src_B_decode
    1:2:3: TRACEDECL 0x56456c38d4e0 <e35441> {c41} @dt=0x56456bf0a940@(G/w1)  mips_cpu register_destination_decode
    1:2:3: TRACEDECL 0x56456c38d900 <e35451> {c42} @dt=0x56456bf0a940@(G/w1)  mips_cpu branch_decode
    1:2:3: TRACEDECL 0x56456c38dd20 <e35461> {c43} @dt=0x56456bf0a940@(G/w1)  mips_cpu hi_lo_register_write_decode
    1:2:3: TRACEDECL 0x56456c38e140 <e35471> {c44} @dt=0x56456bf0a940@(G/w1)  mips_cpu equal_decode
    1:2:3: TRACEDECL 0x56456c38e560 <e35481> {c45} @dt=0x56456bf38e40@(G/w6)  mips_cpu ALU_function_decode
    1:2:3: TRACEDECL 0x56456c38e980 <e35491> {c50} @dt=0x56456bf2afc0@(G/w32)  mips_cpu program_counter_branch_decode
    1:2:3: TRACEDECL 0x56456c38eda0 <e35501> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu instruction_decode
    1:2:3: TRACEDECL 0x56456c38f1c0 <e35511> {c52} @dt=0x56456bf2afc0@(G/w32)  mips_cpu program_counter_plus_four_decode
    1:2:3: TRACEDECL 0x56456c38f5e0 <e35521> {c54} @dt=0x56456bf3d380@(G/w5)  mips_cpu read_address_1
    1:2:3: TRACEDECL 0x56456c38fa00 <e35531> {c54} @dt=0x56456bf3d380@(G/w5)  mips_cpu Rs_decode
    1:2:3: TRACEDECL 0x56456c38fe20 <e35541> {c57} @dt=0x56456bf3d380@(G/w5)  mips_cpu read_address_2
    1:2:3: TRACEDECL 0x56456c390240 <e35551> {c57} @dt=0x56456bf3d380@(G/w5)  mips_cpu Rt_decode
    1:2:3: TRACEDECL 0x56456c390660 <e35561> {c60} @dt=0x56456bf3d380@(G/w5)  mips_cpu Rd_decode
    1:2:3: TRACEDECL 0x56456c390a80 <e35571> {c62} @dt=0x56456bf455e0@(G/w16)  mips_cpu immediate
    1:2:3: TRACEDECL 0x56456c390ea0 <e35581> {c65} @dt=0x56456bf2afc0@(G/w32)  mips_cpu shifter_output_decode
    1:2:3: TRACEDECL 0x56456c3912c0 <e35591> {c66} @dt=0x56456bf2afc0@(G/w32)  mips_cpu register_file_output_A_decode
    1:2:3: TRACEDECL 0x56456c3916e0 <e35601> {c67} @dt=0x56456bf2afc0@(G/w32)  mips_cpu register_file_output_B_decode
    1:2:3: TRACEDECL 0x56456c391b00 <e35611> {c68} @dt=0x56456bf2afc0@(G/w32)  mips_cpu register_file_output_A_resolved_decode
    1:2:3: TRACEDECL 0x56456c391f20 <e35621> {c69} @dt=0x56456bf2afc0@(G/w32)  mips_cpu register_file_output_B_resolved_decode
    1:2:3: TRACEDECL 0x56456c392340 <e35631> {c70} @dt=0x56456bf2afc0@(G/w32)  mips_cpu sign_imm_decode
    1:2:3: TRACEDECL 0x56456c392760 <e35641> {c73} @dt=0x56456bf0a940@(G/w1)  mips_cpu register_destination_execute
    1:2:3: TRACEDECL 0x56456c392b80 <e35651> {c74} @dt=0x56456bf0a940@(G/w1)  mips_cpu memory_to_register_execute
    1:2:3: TRACEDECL 0x56456c392fa0 <e35661> {c75} @dt=0x56456bf0a940@(G/w1)  mips_cpu memory_write_execute
    1:2:3: TRACEDECL 0x56456c3933c0 <e35671> {c76} @dt=0x56456bf3d380@(G/w5)  mips_cpu write_register_execute
    1:2:3: TRACEDECL 0x56456c3937e0 <e35681> {c77} @dt=0x56456bf0a940@(G/w1)  mips_cpu ALU_src_B_execute
    1:2:3: TRACEDECL 0x56456c393c00 <e35691> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu ALU_function_execute
    1:2:3: TRACEDECL 0x56456c394020 <e35701> {c79} @dt=0x56456bf0a940@(G/w1)  mips_cpu hi_lo_register_write_execute
    1:2:3: TRACEDECL 0x56456c3944b0 <e35711> {c80} @dt=0x56456bf0a940@(G/w1)  mips_cpu register_write_execute
    1:2:3: TRACEDECL 0x56456c394940 <e35721> {c83} @dt=0x56456bf2afc0@(G/w32)  mips_cpu register_file_output_A_execute
    1:2:3: TRACEDECL 0x56456c394e20 <e35731> {c84} @dt=0x56456bf2afc0@(G/w32)  mips_cpu register_file_output_B_execute
    1:2:3: TRACEDECL 0x56456c395330 <e35741> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu source_A_ALU_execute
    1:2:3: TRACEDECL 0x56456c395810 <e35751> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu source_B_ALU_execute
    1:2:3: TRACEDECL 0x56456c395cc0 <e35761> {c87} @dt=0x56456bf2afc0@(G/w32)  mips_cpu write_data_execute
    1:2:3: TRACEDECL 0x56456c396170 <e35771> {c88} @dt=0x56456bf2afc0@(G/w32)  mips_cpu ALU_output_execute
    1:2:3: TRACEDECL 0x56456c3965c0 <e35781> {c89} @dt=0x56456bf2afc0@(G/w32)  mips_cpu ALU_HI_output_execute
    1:2:3: TRACEDECL 0x56456c396a70 <e35791> {c90} @dt=0x56456bf2afc0@(G/w32)  mips_cpu ALU_LO_output_execute
    1:2:3: TRACEDECL 0x56456c396f80 <e35801> {c91} @dt=0x56456bf3d380@(G/w5)  mips_cpu Rs_execute
    1:2:3: TRACEDECL 0x56456c397400 <e35811> {c92} @dt=0x56456bf3d380@(G/w5)  mips_cpu Rt_execute
    1:2:3: TRACEDECL 0x56456c397880 <e35821> {c93} @dt=0x56456bf3d380@(G/w5)  mips_cpu Rd_execute
    1:2:3: TRACEDECL 0x56456c397d00 <e35831> {c94} @dt=0x56456bf2afc0@(G/w32)  mips_cpu sign_imm_execute
    1:2:3: TRACEDECL 0x56456c398150 <e35841> {c97} @dt=0x56456bf0a940@(G/w1)  mips_cpu register_write_memory
    1:2:3: TRACEDECL 0x56456c398600 <e35851> {c98} @dt=0x56456bf3d380@(G/w5)  mips_cpu write_register_memory
    1:2:3: TRACEDECL 0x56456c398a80 <e35861> {c99} @dt=0x56456bf0a940@(G/w1)  mips_cpu memory_to_register_memory
    1:2:3: TRACEDECL 0x56456c398f60 <e35871> {c100} @dt=0x56456bf0a940@(G/w1)  mips_cpu memory_write_memory
    1:2:3: TRACEDECL 0x56456c399440 <e35881> {c101} @dt=0x56456bf0a940@(G/w1)  mips_cpu hi_lo_register_write_memory
    1:2:3: TRACEDECL 0x56456c3998f0 <e35891> {c104} @dt=0x56456bf2afc0@(G/w32)  mips_cpu ALU_output_memory
    1:2:3: TRACEDECL 0x56456c399dd0 <e35901> {c105} @dt=0x56456bf2afc0@(G/w32)  mips_cpu ALU_HI_output_memory
    1:2:3: TRACEDECL 0x56456c39a280 <e35911> {c106} @dt=0x56456bf2afc0@(G/w32)  mips_cpu ALU_LO_output_memory
    1:2:3: TRACEDECL 0x56456c39a730 <e35921> {c107} @dt=0x56456bf2afc0@(G/w32)  mips_cpu read_data_memory
    1:2:3: TRACEDECL 0x56456c39abe0 <e35931> {c108} @dt=0x56456bf2afc0@(G/w32)  mips_cpu write_data_memory
    1:2:3: TRACEDECL 0x56456c39b030 <e35941> {c111} @dt=0x56456bf0a940@(G/w1)  mips_cpu register_write_writeback
    1:2:3: TRACEDECL 0x56456c39b500 <e35951> {c112} @dt=0x56456bf0a940@(G/w1)  mips_cpu hi_lo_register_write_writeback
    1:2:3: TRACEDECL 0x56456c39b9e0 <e35961> {c113} @dt=0x56456bf0a940@(G/w1)  mips_cpu memory_to_register_writeback
    1:2:3: TRACEDECL 0x56456c39bec0 <e35971> {c116} @dt=0x56456bf3d380@(G/w5)  mips_cpu write_register_writeback
    1:2:3: TRACEDECL 0x56456c39c3d0 <e35981> {c117} @dt=0x56456bf2afc0@(G/w32)  mips_cpu result_writeback
    1:2:3: TRACEDECL 0x56456c39c820 <e35991> {c118} @dt=0x56456bf2afc0@(G/w32)  mips_cpu ALU_HI_output_writeback
    1:2:3: TRACEDECL 0x56456c39ccd0 <e36001> {c119} @dt=0x56456bf2afc0@(G/w32)  mips_cpu ALU_LO_output_writeback
    1:2:3: TRACEDECL 0x56456c39d1e0 <e36011> {c120} @dt=0x56456bf2afc0@(G/w32)  mips_cpu ALU_output_writeback
    1:2:3: TRACEDECL 0x56456c39d690 <e36021> {c121} @dt=0x56456bf2afc0@(G/w32)  mips_cpu read_data_writeback
    1:2:3: TRACEDECL 0x56456c39db40 <e36031> {c124} @dt=0x56456bf0a940@(G/w1)  mips_cpu stall_fetch
    1:2:3: TRACEDECL 0x56456c39dfc0 <e36041> {c125} @dt=0x56456bf0a940@(G/w1)  mips_cpu stall_decode
    1:2:3: TRACEDECL 0x56456c39e440 <e36051> {c126} @dt=0x56456bf0a940@(G/w1)  mips_cpu forward_A_decode
    1:2:3: TRACEDECL 0x56456c39e8f0 <e36061> {c127} @dt=0x56456bf0a940@(G/w1)  mips_cpu forward_B_decode
    1:2:3: TRACEDECL 0x56456c39ed40 <e36071> {c128} @dt=0x56456bf0a940@(G/w1)  mips_cpu flush_execute_register
    1:2:3: TRACEDECL 0x56456c39f250 <e36081> {c129} @dt=0x56456bf6f8e0@(G/w2)  mips_cpu forward_A_execute
    1:2:3: TRACEDECL 0x56456c39f700 <e36091> {c130} @dt=0x56456bf6f8e0@(G/w2)  mips_cpu forward_B_execute
    1:2:3: TRACEDECL 0x56456c39fb50 <e36101> {n3} @dt=0x56456bf0a940@(G/w1)  mips_cpu register_file clk
    1:2:3: TRACEDECL 0x56456c39ffd0 <e36111> {n4} @dt=0x56456bf0a940@(G/w1)  mips_cpu register_file pipelined
    1:2:3: TRACEDECL 0x56456c3a04a0 <e36121> {n5} @dt=0x56456bf0a940@(G/w1)  mips_cpu register_file HI_LO_output
    1:2:3: TRACEDECL 0x56456c3a0970 <e36131> {n6} @dt=0x56456bf0a940@(G/w1)  mips_cpu register_file write_enable
    1:2:3: TRACEDECL 0x56456c3a0d90 <e36141> {n6} @dt=0x56456bf0a940@(G/w1)  mips_cpu register_file hi_lo_register_write_enable
    1:2:3: TRACEDECL 0x56456c3a12f0 <e36151> {n7} @dt=0x56456bf3d380@(G/w5)  mips_cpu register_file read_address_1
    1:2:3: TRACEDECL 0x56456c3a1790 <e36161> {n7} @dt=0x56456bf3d380@(G/w5)  mips_cpu register_file read_address_2
    1:2:3: TRACEDECL 0x56456c3a1c60 <e36171> {n7} @dt=0x56456bf3d380@(G/w5)  mips_cpu register_file write_address
    1:2:3: TRACEDECL 0x56456c3a2120 <e36181> {n8} @dt=0x56456bf2afc0@(G/w32)  mips_cpu register_file write_data
    1:2:3: TRACEDECL 0x56456c3a25f0 <e36191> {n8} @dt=0x56456bf2afc0@(G/w32)  mips_cpu register_file HI_write_data
    1:2:3: TRACEDECL 0x56456c3a2ad0 <e36201> {n8} @dt=0x56456bf2afc0@(G/w32)  mips_cpu register_file LO_write_data
    1:2:3: TRACEDECL 0x56456c3a2f90 <e36211> {n9} @dt=0x56456bf2afc0@(G/w32)  mips_cpu register_file read_data_1
    1:2:3: TRACEDECL 0x56456c3a3450 <e36221> {n9} @dt=0x56456bf2afc0@(G/w32)  mips_cpu register_file read_data_2
    1:2:3: TRACEDECL 0x56456c3a3920 <e36231> {n12} @dt=0x56456c05a540@(w32)u[31:0]  mips_cpu register_file registers
    1:2:3: TRACEDECL 0x56456c3a3df0 <e36241> {n13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu register_file HI_reg
    1:2:3: TRACEDECL 0x56456c3a42c0 <e36251> {n13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu register_file LO_reg
    1:2:3: TRACEDECL 0x56456c3a4760 <e36261> {n14} @dt=0x56456bf2afc0@(G/w32)  mips_cpu register_file read_data_1_pre_mux
    1:2:3: TRACEDECL 0x56456c3a4c40 <e36271> {n15} @dt=0x56456bf2afc0@(G/w32)  mips_cpu register_file read_data_2_pre_mux
    1:2:3: TRACEDECL 0x56456c3a5120 <e36281> {n28} @dt=0x56456bf0a940@(G/w1)  mips_cpu register_file modified_write_clk
    1:2:3: TRACEDECL 0x56456c3a5610 <e36291> {m2} @dt=0x56456bf0a940@(G/w1)  mips_cpu pc clk
    1:2:3: TRACEDECL 0x56456c3a5aa0 <e36301> {m3} @dt=0x56456bf2afc0@(G/w32)  mips_cpu pc address_input
    1:2:3: TRACEDECL 0x56456c3a5fb0 <e36311> {m4} @dt=0x56456bf0a940@(G/w1)  mips_cpu pc enable
    1:2:3: TRACEDECL 0x56456c3a63d0 <e36321> {m5} @dt=0x56456bf2afc0@(G/w32)  mips_cpu pc address_output
    1:2:3: TRACEDECL 0x56456c3a6880 <e36331> {d3} @dt=0x56456bf2afc0@(G/w32)  mips_cpu plus_four_adder a
    1:2:3: TRACEDECL 0x56456c3a6d30 <e36341> {d3} @dt=0x56456bf2afc0@(G/w32)  mips_cpu plus_four_adder b
    1:2:3: TRACEDECL 0x56456c3a71e0 <e36351> {d4} @dt=0x56456bf2afc0@(G/w32)  mips_cpu plus_four_adder z
    1:2:3: TRACEDECL 0x56456c3a7630 <e36361> {k3} @dt=0x56456c128cd0@(G/sw32)  mips_cpu program_counter_multiplexer BUS_WIDTH
    1:2:3: TRACEDECL 0x56456c3a7ae0 <e36371> {k6} @dt=0x56456bf0a940@(G/w1)  mips_cpu program_counter_multiplexer control
    1:2:3: TRACEDECL 0x56456c3a7fe0 <e36381> {k7} @dt=0x56456bf2afc0@(G/w32)  mips_cpu program_counter_multiplexer input_0
    1:2:3: TRACEDECL 0x56456c3a84e0 <e36391> {k8} @dt=0x56456bf2afc0@(G/w32)  mips_cpu program_counter_multiplexer input_1
    1:2:3: TRACEDECL 0x56456c3a89e0 <e36401> {k10} @dt=0x56456bf2afc0@(G/w32)  mips_cpu program_counter_multiplexer resolved
    1:2:3: TRACEDECL 0x56456c3a8ec0 <e36411> {r3} @dt=0x56456bf0a940@(G/w1)  mips_cpu fetch_decode_register clk
    1:2:3: TRACEDECL 0x56456c3a9390 <e36421> {r4} @dt=0x56456bf0a940@(G/w1)  mips_cpu fetch_decode_register enable
    1:2:3: TRACEDECL 0x56456c3a9870 <e36431> {r5} @dt=0x56456bf0a940@(G/w1)  mips_cpu fetch_decode_register clear
    1:2:3: TRACEDECL 0x56456c3a9d60 <e36441> {r7} @dt=0x56456bf2afc0@(G/w32)  mips_cpu fetch_decode_register instruction_fetch
    1:2:3: TRACEDECL 0x56456c3aa180 <e36451> {r8} @dt=0x56456bf2afc0@(G/w32)  mips_cpu fetch_decode_register program_counter_plus_four_fetch
    1:2:3: TRACEDECL 0x56456c3aa6e0 <e36461> {r10} @dt=0x56456bf2afc0@(G/w32)  mips_cpu fetch_decode_register instruction_decode
    1:2:3: TRACEDECL 0x56456c3aabc0 <e36471> {r11} @dt=0x56456bf2afc0@(G/w32)  mips_cpu fetch_decode_register program_counter_plus_four_decode
    1:2:3: TRACEDECL 0x56456c3ab090 <e36481> {g3} @dt=0x56456bf2afc0@(G/w32)  mips_cpu control_unit instruction
    1:2:3: TRACEDECL 0x56456c3ab5a0 <e36491> {g5} @dt=0x56456bf0a940@(G/w1)  mips_cpu control_unit register_write
    1:2:3: TRACEDECL 0x56456c3aba50 <e36501> {g6} @dt=0x56456bf0a940@(G/w1)  mips_cpu control_unit memory_to_register
    1:2:3: TRACEDECL 0x56456c3abfa0 <e36511> {g7} @dt=0x56456bf0a940@(G/w1)  mips_cpu control_unit memory_write
    1:2:3: TRACEDECL 0x56456c3ac460 <e36521> {g8} @dt=0x56456bf0a940@(G/w1)  mips_cpu control_unit ALU_src_B
    1:2:3: TRACEDECL 0x56456c3ac900 <e36531> {g9} @dt=0x56456bf0a940@(G/w1)  mips_cpu control_unit register_destination
    1:2:3: TRACEDECL 0x56456c3ace20 <e36541> {g10} @dt=0x56456bf0a940@(G/w1)  mips_cpu control_unit branch
    1:2:3: TRACEDECL 0x56456c3ad2b0 <e36551> {g11} @dt=0x56456bf0a940@(G/w1)  mips_cpu control_unit hi_lo_register_write
    1:2:3: TRACEDECL 0x56456c3ad7d0 <e36561> {g12} @dt=0x56456bf38e40@(G/w6)  mips_cpu control_unit ALU_function
    1:2:3: TRACEDECL 0x56456c3adc80 <e36571> {g16} @dt=0x56456bf38e40@(G/w6)  mips_cpu control_unit op
    1:2:3: TRACEDECL 0x56456c3ae130 <e36581> {g17} @dt=0x56456bf3d380@(G/w5)  mips_cpu control_unit rt
    1:2:3: TRACEDECL 0x56456c3ae5e0 <e36591> {g18} @dt=0x56456bf38e40@(G/w6)  mips_cpu control_unit funct
    1:2:3: TRACEDECL 0x56456c3aea80 <e36601> {k3} @dt=0x56456c128cd0@(G/sw32)  mips_cpu register_file_output_A_mux BUS_WIDTH
    1:2:3: TRACEDECL 0x56456c3aef70 <e36611> {k6} @dt=0x56456bf0a940@(G/w1)  mips_cpu register_file_output_A_mux control
    1:2:3: TRACEDECL 0x56456c3af450 <e36621> {k7} @dt=0x56456bf2afc0@(G/w32)  mips_cpu register_file_output_A_mux input_0
    1:2:3: TRACEDECL 0x56456c3af930 <e36631> {k8} @dt=0x56456bf2afc0@(G/w32)  mips_cpu register_file_output_A_mux input_1
    1:2:3: TRACEDECL 0x56456c3afe20 <e36641> {k10} @dt=0x56456bf2afc0@(G/w32)  mips_cpu register_file_output_A_mux resolved
    1:2:3: TRACEDECL 0x56456c3b0320 <e36651> {k3} @dt=0x56456c128cd0@(G/sw32)  mips_cpu register_file_output_B_mux BUS_WIDTH
    1:2:3: TRACEDECL 0x56456c3b0810 <e36661> {k6} @dt=0x56456bf0a940@(G/w1)  mips_cpu register_file_output_B_mux control
    1:2:3: TRACEDECL 0x56456c3b0cf0 <e36671> {k7} @dt=0x56456bf2afc0@(G/w32)  mips_cpu register_file_output_B_mux input_0
    1:2:3: TRACEDECL 0x56456c3b11d0 <e36681> {k8} @dt=0x56456bf2afc0@(G/w32)  mips_cpu register_file_output_B_mux input_1
    1:2:3: TRACEDECL 0x56456c3b16c0 <e36691> {k10} @dt=0x56456bf2afc0@(G/w32)  mips_cpu register_file_output_B_mux resolved
    1:2:3: TRACEDECL 0x56456c3b1ba0 <e36701> {h3} @dt=0x56456bf2afc0@(G/w32)  mips_cpu reg_output_comparator a
    1:2:3: TRACEDECL 0x56456c3b2060 <e36711> {h4} @dt=0x56456bf2afc0@(G/w32)  mips_cpu reg_output_comparator b
    1:2:3: TRACEDECL 0x56456c3b2530 <e36721> {h6} @dt=0x56456bf0a940@(G/w1)  mips_cpu reg_output_comparator c
    1:2:3: TRACEDECL 0x56456c3b2a40 <e36731> {f3} @dt=0x56456bf0a940@(G/w1)  mips_cpu program_counter_source_and_gate_decode input_A
    1:2:3: TRACEDECL 0x56456c3b2f50 <e36741> {f4} @dt=0x56456bf0a940@(G/w1)  mips_cpu program_counter_source_and_gate_decode input_B
    1:2:3: TRACEDECL 0x56456c3b3410 <e36751> {f6} @dt=0x56456bf0a940@(G/w1)  mips_cpu program_counter_source_and_gate_decode output_C
    1:2:3: TRACEDECL 0x56456c3b39e0 <e36761> {o3} @dt=0x56456bf455e0@(G/w16)  mips_cpu sign_extender_decode short_input
    1:2:3: TRACEDECL 0x56456c3b3e80 <e36771> {o4} @dt=0x56456bf2afc0@(G/w32)  mips_cpu sign_extender_decode extended_output
    1:2:3: TRACEDECL 0x56456c3b43a0 <e36781> {j3} @dt=0x56456c128cd0@(G/sw32)  mips_cpu shifter_decode shift_distance
    1:2:3: TRACEDECL 0x56456c3b4830 <e36791> {j6} @dt=0x56456bf2afc0@(G/w32)  mips_cpu shifter_decode shift_input
    1:2:3: TRACEDECL 0x56456c3b4d00 <e36801> {j7} @dt=0x56456bf2afc0@(G/w32)  mips_cpu shifter_decode shift_output
    1:2:3: TRACEDECL 0x56456c3b51e0 <e36811> {d3} @dt=0x56456bf2afc0@(G/w32)  mips_cpu adder_decode a
    1:2:3: TRACEDECL 0x56456c3b5690 <e36821> {d3} @dt=0x56456bf2afc0@(G/w32)  mips_cpu adder_decode b
    1:2:3: TRACEDECL 0x56456c3b5b10 <e36831> {d4} @dt=0x56456bf2afc0@(G/w32)  mips_cpu adder_decode z
    1:2:3: TRACEDECL 0x56456c3b5fb0 <e36841> {p3} @dt=0x56456bf0a940@(G/w1)  mips_cpu decode_execute_register clk
    1:2:3: TRACEDECL 0x56456c3b6490 <e36851> {p4} @dt=0x56456bf0a940@(G/w1)  mips_cpu decode_execute_register clear
    1:2:3: TRACEDECL 0x56456c3b69a0 <e36861> {p7} @dt=0x56456bf0a940@(G/w1)  mips_cpu decode_execute_register register_write_decode
    1:2:3: TRACEDECL 0x56456c3b6e10 <e36871> {p8} @dt=0x56456bf0a940@(G/w1)  mips_cpu decode_execute_register memory_to_register_decode
    1:2:3: TRACEDECL 0x56456c3b73c0 <e36881> {p9} @dt=0x56456bf0a940@(G/w1)  mips_cpu decode_execute_register memory_write_decode
    1:2:3: TRACEDECL 0x56456c3b7830 <e36891> {p10} @dt=0x56456bf0a940@(G/w1)  mips_cpu decode_execute_register ALU_src_B_decode
    1:2:3: TRACEDECL 0x56456c3b7cf0 <e36901> {p11} @dt=0x56456bf0a940@(G/w1)  mips_cpu decode_execute_register register_destination_decode
    1:2:3: TRACEDECL 0x56456c3b8220 <e36911> {p12} @dt=0x56456bf0a940@(G/w1)  mips_cpu decode_execute_register hi_lo_register_write_decode
    1:2:3: TRACEDECL 0x56456c3b8780 <e36921> {p13} @dt=0x56456bf38e40@(G/w6)  mips_cpu decode_execute_register ALU_function_decode
    1:2:3: TRACEDECL 0x56456c3b8c60 <e36931> {p14} @dt=0x56456bf3d380@(G/w5)  mips_cpu decode_execute_register Rs_decode
    1:2:3: TRACEDECL 0x56456c3b9140 <e36941> {p15} @dt=0x56456bf3d380@(G/w5)  mips_cpu decode_execute_register Rt_decode
    1:2:3: TRACEDECL 0x56456c3b9620 <e36951> {p16} @dt=0x56456bf3d380@(G/w5)  mips_cpu decode_execute_register Rd_decode
    1:2:3: TRACEDECL 0x56456c3b9ac0 <e36961> {p17} @dt=0x56456bf2afc0@(G/w32)  mips_cpu decode_execute_register sign_imm_decode
    1:2:3: TRACEDECL 0x56456c3b9fd0 <e36971> {p19} @dt=0x56456bf0a940@(G/w1)  mips_cpu decode_execute_register register_write_execute
    1:2:3: TRACEDECL 0x56456c3ba4a0 <e36981> {p20} @dt=0x56456bf0a940@(G/w1)  mips_cpu decode_execute_register memory_to_register_execute
    1:2:3: TRACEDECL 0x56456c3baa50 <e36991> {p21} @dt=0x56456bf0a940@(G/w1)  mips_cpu decode_execute_register memory_write_execute
    1:2:3: TRACEDECL 0x56456c3baf40 <e37001> {p22} @dt=0x56456bf0a940@(G/w1)  mips_cpu decode_execute_register ALU_src_B_execute
    1:2:3: TRACEDECL 0x56456c3bb400 <e37011> {p23} @dt=0x56456bf0a940@(G/w1)  mips_cpu decode_execute_register register_destination_execute
    1:2:3: TRACEDECL 0x56456c3bb930 <e37021> {p24} @dt=0x56456bf0a940@(G/w1)  mips_cpu decode_execute_register hi_lo_register_write_execute
    1:2:3: TRACEDECL 0x56456c3bbe90 <e37031> {p25} @dt=0x56456bf38e40@(G/w6)  mips_cpu decode_execute_register ALU_function_execute
    1:2:3: TRACEDECL 0x56456c3bc370 <e37041> {p26} @dt=0x56456bf3d380@(G/w5)  mips_cpu decode_execute_register Rs_execute
    1:2:3: TRACEDECL 0x56456c3bc850 <e37051> {p27} @dt=0x56456bf3d380@(G/w5)  mips_cpu decode_execute_register Rt_execute
    1:2:3: TRACEDECL 0x56456c3bcd30 <e37061> {p28} @dt=0x56456bf3d380@(G/w5)  mips_cpu decode_execute_register Rd_execute
    1:2:3: TRACEDECL 0x56456c3bd1d0 <e37071> {p29} @dt=0x56456bf2afc0@(G/w32)  mips_cpu decode_execute_register sign_imm_execute
    1:2:3: TRACEDECL 0x56456c3bd6e0 <e37081> {p32} @dt=0x56456bf2afc0@(G/w32)  mips_cpu decode_execute_register read_data_one_decode
    1:2:3: TRACEDECL 0x56456c3bdbf0 <e37091> {p33} @dt=0x56456bf2afc0@(G/w32)  mips_cpu decode_execute_register read_data_two_decode
    1:2:3: TRACEDECL 0x56456c3be0f0 <e37101> {p35} @dt=0x56456bf2afc0@(G/w32)  mips_cpu decode_execute_register read_data_one_execute
    1:2:3: TRACEDECL 0x56456c3be5f0 <e37111> {p36} @dt=0x56456bf2afc0@(G/w32)  mips_cpu decode_execute_register read_data_two_execute
    1:2:3: TRACEDECL 0x56456c3beae0 <e37121> {k3} @dt=0x56456c128cd0@(G/sw32)  mips_cpu write_register_execute_mux BUS_WIDTH
    1:2:3: TRACEDECL 0x56456c3befc0 <e37131> {k6} @dt=0x56456bf0a940@(G/w1)  mips_cpu write_register_execute_mux control
    1:2:3: TRACEDECL 0x56456c3bf4a0 <e37141> {k7} @dt=0x56456bf3d380@(G/w5)  mips_cpu write_register_execute_mux input_0
    1:2:3: TRACEDECL 0x56456c3bf980 <e37151> {k8} @dt=0x56456bf3d380@(G/w5)  mips_cpu write_register_execute_mux input_1
    1:2:3: TRACEDECL 0x56456c3bfe70 <e37161> {k10} @dt=0x56456bf3d380@(G/w5)  mips_cpu write_register_execute_mux resolved
    1:2:3: TRACEDECL 0x56456c3c0380 <e37171> {l3} @dt=0x56456c128cd0@(G/sw32)  mips_cpu register_file_output_A_execute_mux BUS_WIDTH
    1:2:3: TRACEDECL 0x56456c3c0880 <e37181> {l6} @dt=0x56456bf6f8e0@(G/w2)  mips_cpu register_file_output_A_execute_mux control
    1:2:3: TRACEDECL 0x56456c3c0d70 <e37191> {l7} @dt=0x56456bf2afc0@(G/w32)  mips_cpu register_file_output_A_execute_mux input_0
    1:2:3: TRACEDECL 0x56456c3c1270 <e37201> {l8} @dt=0x56456bf2afc0@(G/w32)  mips_cpu register_file_output_A_execute_mux input_1
    1:2:3: TRACEDECL 0x56456c3c1770 <e37211> {l9} @dt=0x56456bf2afc0@(G/w32)  mips_cpu register_file_output_A_execute_mux input_2
    1:2:3: TRACEDECL 0x56456c3c1c70 <e37221> {l10} @dt=0x56456bf2afc0@(G/w32)  mips_cpu register_file_output_A_execute_mux input_3
    1:2:3: TRACEDECL 0x56456c3c2180 <e37231> {l12} @dt=0x56456bf2afc0@(G/w32)  mips_cpu register_file_output_A_execute_mux resolved
    1:2:3: TRACEDECL 0x56456c3c2690 <e37241> {l3} @dt=0x56456c128cd0@(G/sw32)  mips_cpu register_file_output_B_execute_mux BUS_WIDTH
    1:2:3: TRACEDECL 0x56456c3c2b80 <e37251> {l6} @dt=0x56456bf6f8e0@(G/w2)  mips_cpu register_file_output_B_execute_mux control
    1:2:3: TRACEDECL 0x56456c3c3070 <e37261> {l7} @dt=0x56456bf2afc0@(G/w32)  mips_cpu register_file_output_B_execute_mux input_0
    1:2:3: TRACEDECL 0x56456c3c3570 <e37271> {l8} @dt=0x56456bf2afc0@(G/w32)  mips_cpu register_file_output_B_execute_mux input_1
    1:2:3: TRACEDECL 0x56456c3c3a70 <e37281> {l9} @dt=0x56456bf2afc0@(G/w32)  mips_cpu register_file_output_B_execute_mux input_2
    1:2:3: TRACEDECL 0x56456c3c3f70 <e37291> {l10} @dt=0x56456bf2afc0@(G/w32)  mips_cpu register_file_output_B_execute_mux input_3
    1:2:3: TRACEDECL 0x56456c3c4480 <e37301> {l12} @dt=0x56456bf2afc0@(G/w32)  mips_cpu register_file_output_B_execute_mux resolved
    1:2:3: TRACEDECL 0x56456c3c4960 <e37311> {k3} @dt=0x56456c128cd0@(G/sw32)  mips_cpu source_B_ALU_mux BUS_WIDTH
    1:2:3: TRACEDECL 0x56456c3c4e60 <e37321> {k6} @dt=0x56456bf0a940@(G/w1)  mips_cpu source_B_ALU_mux control
    1:2:3: TRACEDECL 0x56456c3c5330 <e37331> {k7} @dt=0x56456bf2afc0@(G/w32)  mips_cpu source_B_ALU_mux input_0
    1:2:3: TRACEDECL 0x56456c3c5800 <e37341> {k8} @dt=0x56456bf2afc0@(G/w32)  mips_cpu source_B_ALU_mux input_1
    1:2:3: TRACEDECL 0x56456c3c5cd0 <e37351> {k10} @dt=0x56456bf2afc0@(G/w32)  mips_cpu source_B_ALU_mux resolved
    1:2:3: TRACEDECL 0x56456c3c6190 <e37361> {e4} @dt=0x56456bf38e40@(G/w6)  mips_cpu alu ALU_operation
    1:2:3: TRACEDECL 0x56456c3c66a0 <e37371> {e5} @dt=0x56456bf2afc0@(G/w32)  mips_cpu alu input_1
    1:2:3: TRACEDECL 0x56456c3c6b20 <e37381> {e6} @dt=0x56456bf2afc0@(G/w32)  mips_cpu alu input_2
    1:2:3: TRACEDECL 0x56456c3c6fa0 <e37391> {e8} @dt=0x56456bf2afc0@(G/w32)  mips_cpu alu ALU_output
    1:2:3: TRACEDECL 0x56456c3c73c0 <e37401> {e9} @dt=0x56456bf2afc0@(G/w32)  mips_cpu alu ALU_HI_output
    1:2:3: TRACEDECL 0x56456c3c7870 <e37411> {e10} @dt=0x56456bf2afc0@(G/w32)  mips_cpu alu ALU_LO_output
    1:2:3: TRACEDECL 0x56456c3c7d20 <e37421> {e14} @dt=0x56456bf3d380@(G/w5)  mips_cpu alu shift_amount
    1:2:3: TRACEDECL 0x56456c3c81e0 <e37431> {e15} @dt=0x56456bfbbe90@(G/w64)  mips_cpu alu sign_extened_input_1
    1:2:3: TRACEDECL 0x56456c3c86b0 <e37441> {e16} @dt=0x56456bfbbe90@(G/w64)  mips_cpu alu sign_extened_input_2
    1:2:3: TRACEDECL 0x56456c3c8b80 <e37451> {e17} @dt=0x56456bfbbe90@(G/w64)  mips_cpu alu extended_input_1
    1:2:3: TRACEDECL 0x56456c3c9050 <e37461> {e18} @dt=0x56456bfbbe90@(G/w64)  mips_cpu alu extended_input_2
    1:2:3: TRACEDECL 0x56456c3c9520 <e37471> {e19} @dt=0x56456bfbbe90@(G/w64)  mips_cpu alu ALU_HI_LO_output
    1:2:3: TRACEDECL 0x56456c3c9a00 <e37481> {q3} @dt=0x56456bf0a940@(G/w1)  mips_cpu execute_memory_register clk
    1:2:3: TRACEDECL 0x56456c3c9ec0 <e37491> {q6} @dt=0x56456bf0a940@(G/w1)  mips_cpu execute_memory_register register_write_execute
    1:2:3: TRACEDECL 0x56456c3ca390 <e37501> {q7} @dt=0x56456bf0a940@(G/w1)  mips_cpu execute_memory_register memory_to_register_execute
    1:2:3: TRACEDECL 0x56456c3ca940 <e37511> {q8} @dt=0x56456bf0a940@(G/w1)  mips_cpu execute_memory_register memory_write_execute
    1:2:3: TRACEDECL 0x56456c3cadc0 <e37521> {q9} @dt=0x56456bf0a940@(G/w1)  mips_cpu execute_memory_register hi_lo_register_write_execute
    1:2:3: TRACEDECL 0x56456c3cb2d0 <e37531> {q11} @dt=0x56456bf0a940@(G/w1)  mips_cpu execute_memory_register register_write_memory
    1:2:3: TRACEDECL 0x56456c3cb790 <e37541> {q12} @dt=0x56456bf0a940@(G/w1)  mips_cpu execute_memory_register memory_to_register_memory
    1:2:3: TRACEDECL 0x56456c3cbd40 <e37551> {q13} @dt=0x56456bf0a940@(G/w1)  mips_cpu execute_memory_register memory_write_memory
    1:2:3: TRACEDECL 0x56456c3cc200 <e37561> {q14} @dt=0x56456bf0a940@(G/w1)  mips_cpu execute_memory_register hi_lo_register_write_memory
    1:2:3: TRACEDECL 0x56456c3cc700 <e37571> {q17} @dt=0x56456bf2afc0@(G/w32)  mips_cpu execute_memory_register ALU_output_execute
    1:2:3: TRACEDECL 0x56456c3ccc00 <e37581> {q18} @dt=0x56456bf2afc0@(G/w32)  mips_cpu execute_memory_register ALU_HI_output_execute
    1:2:3: TRACEDECL 0x56456c3cd110 <e37591> {q19} @dt=0x56456bf2afc0@(G/w32)  mips_cpu execute_memory_register ALU_LO_output_execute
    1:2:3: TRACEDECL 0x56456c3cd600 <e37601> {q20} @dt=0x56456bf2afc0@(G/w32)  mips_cpu execute_memory_register write_data_execute
    1:2:3: TRACEDECL 0x56456c3cdb00 <e37611> {q21} @dt=0x56456bf3d380@(G/w5)  mips_cpu execute_memory_register write_register_execute
    1:2:3: TRACEDECL 0x56456c3ce000 <e37621> {q23} @dt=0x56456bf2afc0@(G/w32)  mips_cpu execute_memory_register ALU_output_memory
    1:2:3: TRACEDECL 0x56456c3ce500 <e37631> {q24} @dt=0x56456bf2afc0@(G/w32)  mips_cpu execute_memory_register ALU_HI_output_memory
    1:2:3: TRACEDECL 0x56456c3cea10 <e37641> {q25} @dt=0x56456bf2afc0@(G/w32)  mips_cpu execute_memory_register ALU_LO_output_memory
    1:2:3: TRACEDECL 0x56456c3cef00 <e37651> {q26} @dt=0x56456bf2afc0@(G/w32)  mips_cpu execute_memory_register write_data_memory
    1:2:3: TRACEDECL 0x56456c3cf400 <e37661> {q27} @dt=0x56456bf3d380@(G/w5)  mips_cpu execute_memory_register write_register_memory
    1:2:3: TRACEDECL 0x56456c3cf920 <e37671> {s3} @dt=0x56456bf0a940@(G/w1)  mips_cpu memory_writeback_register clk
    1:2:3: TRACEDECL 0x56456c3cfe20 <e37681> {s6} @dt=0x56456bf0a940@(G/w1)  mips_cpu memory_writeback_register register_write_memory
    1:2:3: TRACEDECL 0x56456c3d0340 <e37691> {s7} @dt=0x56456bf0a940@(G/w1)  mips_cpu memory_writeback_register memory_to_register_memory
    1:2:3: TRACEDECL 0x56456c3d0870 <e37701> {s8} @dt=0x56456bf0a940@(G/w1)  mips_cpu memory_writeback_register hi_lo_register_write_memory
    1:2:3: TRACEDECL 0x56456c3d0d90 <e37711> {s10} @dt=0x56456bf0a940@(G/w1)  mips_cpu memory_writeback_register register_write_writeback
    1:2:3: TRACEDECL 0x56456c3d12b0 <e37721> {s11} @dt=0x56456bf0a940@(G/w1)  mips_cpu memory_writeback_register memory_to_register_writeback
    1:2:3: TRACEDECL 0x56456c3d17e0 <e37731> {s12} @dt=0x56456bf0a940@(G/w1)  mips_cpu memory_writeback_register hi_lo_register_write_writeback
    1:2:3: TRACEDECL 0x56456c3d1d40 <e37741> {s14} @dt=0x56456bf2afc0@(G/w32)  mips_cpu memory_writeback_register ALU_output_memory
    1:2:3: TRACEDECL 0x56456c3d21c0 <e37751> {s15} @dt=0x56456bf3d380@(G/w5)  mips_cpu memory_writeback_register write_register_memory
    1:2:3: TRACEDECL 0x56456c3d2770 <e37761> {s16} @dt=0x56456bf2afc0@(G/w32)  mips_cpu memory_writeback_register ALU_HI_output_memory
    1:2:3: TRACEDECL 0x56456c3d2c30 <e37771> {s17} @dt=0x56456bf2afc0@(G/w32)  mips_cpu memory_writeback_register ALU_LO_output_memory
    1:2:3: TRACEDECL 0x56456c3d3120 <e37781> {s18} @dt=0x56456bf2afc0@(G/w32)  mips_cpu memory_writeback_register read_data_memory
    1:2:3: TRACEDECL 0x56456c3d3620 <e37791> {s20} @dt=0x56456bf2afc0@(G/w32)  mips_cpu memory_writeback_register ALU_output_writeback
    1:2:3: TRACEDECL 0x56456c3d3a90 <e37801> {s21} @dt=0x56456bf3d380@(G/w5)  mips_cpu memory_writeback_register write_register_writeback
    1:2:3: TRACEDECL 0x56456c3d3fa0 <e37811> {s22} @dt=0x56456bf2afc0@(G/w32)  mips_cpu memory_writeback_register ALU_HI_output_writeback
    1:2:3: TRACEDECL 0x56456c3d44b0 <e37821> {s23} @dt=0x56456bf2afc0@(G/w32)  mips_cpu memory_writeback_register ALU_LO_output_writeback
    1:2:3: TRACEDECL 0x56456c3d4a60 <e37831> {s24} @dt=0x56456bf2afc0@(G/w32)  mips_cpu memory_writeback_register read_data_writeback
    1:2:3: TRACEDECL 0x56456c3d4fb0 <e37841> {k3} @dt=0x56456c128cd0@(G/sw32)  mips_cpu writeback_mux BUS_WIDTH
    1:2:3: TRACEDECL 0x56456c3d54b0 <e37851> {k6} @dt=0x56456bf0a940@(G/w1)  mips_cpu writeback_mux control
    1:2:3: TRACEDECL 0x56456c3d5980 <e37861> {k7} @dt=0x56456bf2afc0@(G/w32)  mips_cpu writeback_mux input_0
    1:2:3: TRACEDECL 0x56456c3d5e50 <e37871> {k8} @dt=0x56456bf2afc0@(G/w32)  mips_cpu writeback_mux input_1
    1:2:3: TRACEDECL 0x56456c3d6320 <e37881> {k10} @dt=0x56456bf2afc0@(G/w32)  mips_cpu writeback_mux resolved
    1:2:3: TRACEDECL 0x56456c3d67f0 <e37891> {i2} @dt=0x56456bf0a940@(G/w1)  mips_cpu hazard_unit branch_decode
    1:2:3: TRACEDECL 0x56456c3d6cc0 <e37901> {i3} @dt=0x56456bf3d380@(G/w5)  mips_cpu hazard_unit Rs_decode
    1:2:3: TRACEDECL 0x56456c3d7190 <e37911> {i4} @dt=0x56456bf3d380@(G/w5)  mips_cpu hazard_unit Rt_decode
    1:2:3: TRACEDECL 0x56456c3d7660 <e37921> {i5} @dt=0x56456bf3d380@(G/w5)  mips_cpu hazard_unit Rs_execute
    1:2:3: TRACEDECL 0x56456c3d7b30 <e37931> {i6} @dt=0x56456bf3d380@(G/w5)  mips_cpu hazard_unit Rt_execute
    1:2:3: TRACEDECL 0x56456c3d7fd0 <e37941> {i7} @dt=0x56456bf3d380@(G/w5)  mips_cpu hazard_unit write_register_execute
    1:2:3: TRACEDECL 0x56456c3d8470 <e37951> {i8} @dt=0x56456bf0a940@(G/w1)  mips_cpu hazard_unit memory_to_register_execute
    1:2:3: TRACEDECL 0x56456c3d8960 <e37961> {i9} @dt=0x56456bf0a940@(G/w1)  mips_cpu hazard_unit register_write_execute
    1:2:3: TRACEDECL 0x56456c3d8e40 <e37971> {i10} @dt=0x56456bf3d380@(G/w5)  mips_cpu hazard_unit write_register_memory
    1:2:3: TRACEDECL 0x56456c3d9330 <e37981> {i11} @dt=0x56456bf0a940@(G/w1)  mips_cpu hazard_unit memory_to_register_memory
    1:2:3: TRACEDECL 0x56456c3d9820 <e37991> {i12} @dt=0x56456bf0a940@(G/w1)  mips_cpu hazard_unit register_write_memory
    1:2:3: TRACEDECL 0x56456c3d9d10 <e38001> {i13} @dt=0x56456bf3d380@(G/w5)  mips_cpu hazard_unit write_register_writeback
    1:2:3: TRACEDECL 0x56456c3da210 <e38011> {i14} @dt=0x56456bf0a940@(G/w1)  mips_cpu hazard_unit register_write_writeback
    1:2:3: TRACEDECL 0x56456c3da6f0 <e38021> {i16} @dt=0x56456bf0a940@(G/w1)  mips_cpu hazard_unit stall_fetch
    1:2:3: TRACEDECL 0x56456c3dabb0 <e38031> {i17} @dt=0x56456bf0a940@(G/w1)  mips_cpu hazard_unit stall_decode
    1:2:3: TRACEDECL 0x56456c3db070 <e38041> {i18} @dt=0x56456bf0a940@(G/w1)  mips_cpu hazard_unit forward_register_file_output_1_decode
    1:2:3: TRACEDECL 0x56456c3db580 <e38051> {i19} @dt=0x56456bf0a940@(G/w1)  mips_cpu hazard_unit forward_register_file_output_2_decode
    1:2:3: TRACEDECL 0x56456c3dbb10 <e38061> {i20} @dt=0x56456bf0a940@(G/w1)  mips_cpu hazard_unit flush_execute_register
    1:2:3: TRACEDECL 0x56456c3dbf70 <e38071> {i21} @dt=0x56456bf6f8e0@(G/w2)  mips_cpu hazard_unit forward_register_file_output_1_execute
    1:2:3: TRACEDECL 0x56456c3dc480 <e38081> {i22} @dt=0x56456bf6f8e0@(G/w2)  mips_cpu hazard_unit forward_register_file_output_2_execute
    1:2:3: TRACEDECL 0x56456c3dc970 <e38091> {i25} @dt=0x56456bf0a940@(G/w1)  mips_cpu hazard_unit lwstall
    1:2:3: TRACEDECL 0x56456c3dce70 <e38101> {i26} @dt=0x56456bf0a940@(G/w1)  mips_cpu hazard_unit branchstall
    1:2: CFUNC 0x56456c4cd9c0 <e48616> {c137}  _initial__TOP__1 [SLOW] [STATICU]
    1:2:3: COMMENT 0x56456c0a78c0 <e44895> {c137}  INITIAL
    1:2:3: ASSIGN 0x56456c283e40 <e48951> {c137} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1: CONST 0x56456c283f00 <e48949> {c137} @dt=0x56456c4e7780@(G/wu32/1)  1'h1
    1:2:3:2: VARREF 0x56456c284070 <e48950> {c137} @dt=0x56456c4e7780@(G/wu32/1)  data_read [LV] => VAR 0x56456c1372d0 <e19187> {c20} @dt=0x56456bf0a940@(G/w1)  data_read [PO] OUTPUT [P] PORT
    1:2: CFUNC 0x56456c4cdd10 <e48618> {c402}  _sequent__TOP__2 [STATICU]
    1:2:3: COMMENT 0x56456c0a79a0 <e44913> {c402}  ALWAYS
    1:2:3: ASSIGNDLY 0x56456c2838a0 <e48956> {c405} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1: AND 0x56456c283960 <e48954> {c405} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:1: VARREF 0x56456c283a20 <e48952> {c405} @dt=0x56456c4e7780@(G/wu32/1)  clk [RV] <- VAR 0x56456c135230 <e19134> {c5} @dt=0x56456bf0a940@(G/w1)  clk [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: VARREF 0x56456c283b40 <e48953> {c405} @dt=0x56456c4e7780@(G/wu32/1)  clk_enable [RV] <- VAR 0x56456c1360b0 <e19157> {c11} @dt=0x56456bf0a940@(G/w1)  clk_enable [PI] INPUT [P] PORT
    1:2:3:2: VARREF 0x56456c3065f0 <e48955> {c405} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__internal_clk [LV] => VAR 0x56456c1d67f0 <e16839> {c25} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__internal_clk [CLK] VAR
    1:2: CFUNC 0x56456c4ce090 <e48620> {c135}  _settle__TOP__3 [SLOW] [STATICU]
    1:2:2: VAR 0x56456c512020 <e52760> {e53} @dt=0x56456bfbbe90@(G/w64)  __Vtemp1 STMTTEMP
    1:2:2: VAR 0x56456c5124a0 <e52777> {e49} @dt=0x56456bfbbe90@(G/w64)  __Vtemp2 STMTTEMP
    1:2:3: ASSIGNW 0x56456c4861e0 <e44439> {c135} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:1: VARREF 0x56456c4862a0 <e16998> {c135} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__write_data_memory [RV] <- VAR 0x56456c1dea10 <e16976> {c108} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__write_data_memory VAR
    1:2:3:2: VARREF 0x56456c4863c0 <e16999> {c135} @dt=0x56456bf2afc0@(G/w32)  data_writedata [LV] => VAR 0x56456c137670 <e19193> {c21} @dt=0x56456bf2afc0@(G/w32)  data_writedata [PO] OUTPUT [P] PORT
    1:2:3: ASSIGNW 0x56456c4864e0 <e48959> {c136} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1: VARREF 0x56456c4865a0 <e48957> {c136} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__memory_write_memory [RV] <- VAR 0x56456c1de110 <e16970> {c100} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_write_memory VAR
    1:2:3:2: VARREF 0x56456c4866c0 <e48958> {c136} @dt=0x56456c4e7780@(G/wu32/1)  data_write [LV] => VAR 0x56456c136f30 <e19181> {c19} @dt=0x56456bf0a940@(G/w1)  data_write [PO] OUTPUT [P] PORT
    1:2:3: ASSIGNW 0x56456c493270 <e44444> {k13} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:1: COND 0x56456c493330 <e18151> {k13} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:1:1: VARREF 0x56456c4933f0 <e48960> {k13} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__memory_to_register_writeback [RV] <- VAR 0x56456c1dee90 <e16979> {c113} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_writeback VAR
    1:2:3:1:2: VARREF 0x56456c493510 <e18149> {k13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_writeback [RV] <- VAR 0x56456c1df610 <e16984> {c120} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_writeback VAR
    1:2:3:1:3: VARREF 0x56456c493630 <e18150> {k13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__read_data_writeback [RV] <- VAR 0x56456c1df790 <e16985> {c121} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__read_data_writeback VAR
    1:2:3:2: VARREF 0x56456c493750 <e18152> {k13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__result_writeback [LV] => VAR 0x56456c1df190 <e16981> {c117} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__result_writeback VAR
    1:2:3: ASSIGNW 0x56456c485ee0 <e44446> {c134} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:1: VARREF 0x56456c485fa0 <e16995> {c134} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_memory [RV] <- VAR 0x56456c1de410 <e16972> {c104} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_memory VAR
    1:2:3:2: VARREF 0x56456c4860c0 <e16996> {c134} @dt=0x56456bf2afc0@(G/w32)  data_address [LV] => VAR 0x56456c136b90 <e19175> {c18} @dt=0x56456bf2afc0@(G/w32)  data_address [PO] OUTPUT [P] PORT
    1:2:3: ASSIGNW 0x56456c4867e0 <e44448> {c140} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:1: VARREF 0x56456c4868a0 <e17007> {c140} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_fetch [RV] <- VAR 0x56456c1d6c70 <e16842> {c32} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_fetch VAR
    1:2:3:2: VARREF 0x56456c4869c0 <e17008> {c140} @dt=0x56456bf2afc0@(G/w32)  instr_address [LV] => VAR 0x56456c136450 <e19163> {c14} @dt=0x56456bf2afc0@(G/w32)  instr_address [PO] OUTPUT [P] PORT
    1:2:3: ASSIGNW 0x56456c405940 <e44450> {o6} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:1: OR 0x56456c518360 <e53259#> {o6} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:1:1: SHIFTL 0x56456c5181c0 <e53255#> {o6} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:1:1:1: AND 0x56456c4e7540 <e53247#> {o6} @dt=0x56456c4e6790@(G/wu32/16)
    1:2:3:1:1:1:1: CONST 0x56456c4c41b0 <e48992> {o6} @dt=0x56456bf2afc0@(G/w32)  32'hffff
    1:2:3:1:1:1:2: NEGATE 0x56456c517d10 <e53218#> {o6} @dt=0x56456c4e6790@(G/wu32/16)
    1:2:3:1:1:1:2:1: AND 0x56456c4d0b40 <e53215#> {o6} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:1:1:2:1:1: CONST 0x56456c4e1d80 <e48974> {o6} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:3:1:1:1:2:1:2: SHIFTR 0x56456c517b70 <e53208#> {o6} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:1:1:2:1:2:1: VARREF 0x56456c405c50 <e53199#> {c63} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:1:1:1:2:1:2:2: CONST 0x56456c405da0 <e53200#> {o6} @dt=0x56456bf2afc0@(G/w32)  32'hf
    1:2:3:1:1:2: CONST 0x56456c517f70 <e53248#> {o6} @dt=0x56456bf2afc0@(G/w32)  32'h10
    1:2:3:1:2: AND 0x56456c30ddc0 <e53256#> {c63} @dt=0x56456c4e6790@(G/wu32/16)
    1:2:3:1:2:1: CONST 0x56456c4e2560 <e49005> {c63} @dt=0x56456bf2afc0@(G/w32)  32'hffff
    1:2:3:1:2:2: SHIFTR 0x56456c517dd0 <e53234#> {c63} @dt=0x56456c4e6790@(G/wu32/16)
    1:2:3:1:2:2:1: VARREF 0x56456c4062c0 <e53225#> {c63} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:1:2:2:2: CONST 0x56456c406410 <e53226#> {c63} @dt=0x56456c4d0c00@(G/swu32/5)  5'h0
    1:2:3:2: VARREF 0x56456c4066f0 <e18351> {o6} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__sign_imm_decode [LV] => VAR 0x56456c1dbd10 <e16946> {c70} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__sign_imm_decode VAR
    1:2:3: ASSIGNW 0x56456c486ae0 <e44452> {n21} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:1: COND 0x56456c486ba0 <e18294> {n21} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:1:1: VARREF 0x56456c486c60 <e49010> {n21} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__HI_LO_output [RV] <- VAR 0x56456c1d6970 <e16840> {c27} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__HI_LO_output VAR
    1:2:3:1:2: VARREF 0x56456c486db0 <e18292> {n21} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file__DOT__LO_reg [RV] <- VAR 0x56456c1e61a0 <e18232> {n13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file__DOT__LO_reg VAR
    1:2:3:1:3: COND 0x56456c486ed0 <e39445> {n19} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:1:3:1: NEQ 0x56456c486f90 <e49017> {n19} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:3:1:1: CONST 0x56456c487050 <e49014> {n19} @dt=0x56456c30de80@(G/wu32/5)  5'h0
    1:2:3:1:3:1:2: AND 0x56456c30df60 <e49030> {c55} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:1:3:1:2:1: CONST 0x56456c4d0d80 <e49026> {c55} @dt=0x56456bf2afc0@(G/w32)  32'h1f
    1:2:3:1:3:1:2:2: SHIFTR 0x56456c518420 <e53274#> {c55} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:1:3:1:2:2:1: VARREF 0x56456c4871c0 <e53265#> {c55} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:1:3:1:2:2:2: CONST 0x56456c487310 <e53266#> {c55} @dt=0x56456c4d0c00@(G/swu32/5)  5'h15
    1:2:3:1:3:2: ARRAYSEL 0x56456c4875f0 <e18249> {n19} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:1:3:2:1: VARREF 0x56456c4876b0 <e13078> {n19} @dt=0x56456c05a540@(w32)u[31:0]  mips_cpu__DOT__register_file__DOT__registers [RV] <- VAR 0x56456c1e5ea0 <e13019> {n12} @dt=0x56456c05a540@(w32)u[31:0]  mips_cpu__DOT__register_file__DOT__registers VAR
    1:2:3:1:3:2:2: AND 0x56456c4e4080 <e49045> {c55} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:1:3:2:2:1: CONST 0x56456c4d10c0 <e49041> {c55} @dt=0x56456bf2afc0@(G/w32)  32'h1f
    1:2:3:1:3:2:2:2: SHIFTR 0x56456c5185c0 <e53290#> {c55} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:1:3:2:2:2:1: VARREF 0x56456c4877d0 <e53281#> {c55} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:1:3:2:2:2:2: CONST 0x56456c487920 <e53282#> {c55} @dt=0x56456c4d0c00@(G/swu32/5)  5'h15
    1:2:3:1:3:3: CONST 0x56456c487c00 <e18259> {n19} @dt=0x56456c128cd0@(G/sw32)  32'sh0
    1:2:3:2: VARREF 0x56456c487d70 <e18295> {n21} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_A_decode [LV] => VAR 0x56456c1db710 <e16942> {c66} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_A_decode VAR
    1:2:3: ASSIGNW 0x56456c487e90 <e44454> {n22} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:1: COND 0x56456c487f50 <e18300> {n22} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:1:1: VARREF 0x56456c488010 <e49046> {n22} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__HI_LO_output [RV] <- VAR 0x56456c1d6970 <e16840> {c27} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__HI_LO_output VAR
    1:2:3:1:2: VARREF 0x56456c488160 <e18298> {n22} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file__DOT__HI_reg [RV] <- VAR 0x56456c1e6020 <e18231> {n13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file__DOT__HI_reg VAR
    1:2:3:1:3: COND 0x56456c488280 <e39454> {n20} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:1:3:1: NEQ 0x56456c488340 <e49050> {n20} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:3:1:1: CONST 0x56456c488400 <e49047> {n20} @dt=0x56456c30de80@(G/wu32/5)  5'h0
    1:2:3:1:3:1:2: AND 0x56456c4eb480 <e49063> {c58} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:1:3:1:2:1: CONST 0x56456c4e4140 <e49059> {c58} @dt=0x56456bf2afc0@(G/w32)  32'h1f
    1:2:3:1:3:1:2:2: SHIFTR 0x56456c518760 <e53306#> {c58} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:1:3:1:2:2:1: VARREF 0x56456c488570 <e53297#> {c58} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:1:3:1:2:2:2: CONST 0x56456c4886c0 <e53298#> {c58} @dt=0x56456c4d0c00@(G/swu32/5)  5'h10
    1:2:3:1:3:2: ARRAYSEL 0x56456c4889a0 <e18277> {n20} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:1:3:2:1: VARREF 0x56456c488a60 <e13119> {n20} @dt=0x56456c05a540@(w32)u[31:0]  mips_cpu__DOT__register_file__DOT__registers [RV] <- VAR 0x56456c1e5ea0 <e13019> {n12} @dt=0x56456c05a540@(w32)u[31:0]  mips_cpu__DOT__register_file__DOT__registers VAR
    1:2:3:1:3:2:2: AND 0x56456c4d1520 <e49078> {c58} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:1:3:2:2:1: CONST 0x56456c4eb540 <e49074> {c58} @dt=0x56456bf2afc0@(G/w32)  32'h1f
    1:2:3:1:3:2:2:2: SHIFTR 0x56456c518900 <e53322#> {c58} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:1:3:2:2:2:1: VARREF 0x56456c488c50 <e53313#> {c58} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:1:3:2:2:2:2: CONST 0x56456c488da0 <e53314#> {c58} @dt=0x56456c4d0c00@(G/swu32/5)  5'h10
    1:2:3:1:3:3: CONST 0x56456c489080 <e18287> {n20} @dt=0x56456c128cd0@(G/sw32)  32'sh0
    1:2:3:2: VARREF 0x56456c4891f0 <e18301> {n22} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_B_decode [LV] => VAR 0x56456c1db890 <e16943> {c67} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_B_decode VAR
    1:2:3: ASSIGNW 0x56456c406840 <e49084> {k13} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:1: COND 0x56456c406900 <e49082> {k13} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:1:1: VARREF 0x56456c4069c0 <e49079> {k13} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__register_destination_execute [RV] <- VAR 0x56456c1dbe90 <e16947> {c73} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_destination_execute VAR
    1:2:3:1:2: VARREF 0x56456c406b20 <e49080> {k13} @dt=0x56456c30de80@(G/wu32/5)  mips_cpu__DOT__Rd_execute [RV] <- VAR 0x56456c1dd990 <e16965> {c93} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rd_execute VAR
    1:2:3:1:3: VARREF 0x56456c406c70 <e49081> {k13} @dt=0x56456c30de80@(G/wu32/5)  mips_cpu__DOT__Rt_execute [RV] <- VAR 0x56456c1dd810 <e16964> {c92} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rt_execute VAR
    1:2:3:2: VARREF 0x56456c406dc0 <e49083> {k13} @dt=0x56456c30de80@(G/wu32/5)  mips_cpu__DOT__write_register_execute [LV] => VAR 0x56456c1dc310 <e16950> {c76} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_execute VAR
    1:2:3: COMMENT 0x56456c4db6a0 <e44965> {i28}  ALWAYS
    1:2:3: ASSIGN 0x56456c495380 <e49112> {i31} @dt=0x56456c4d15e0@(G/wu32/2)
    1:2:3:1: COND 0x56456c495440 <e49110> {i31} @dt=0x56456c4d15e0@(G/wu32/2)
    1:2:3:1:1: AND 0x56456c495500 <e49093> {i30} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:1:1: AND 0x56456c4955c0 <e49091> {i30} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:1:1:1: NEQ 0x56456c495680 <e49087> {i30} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:1:1:1:1: CONST 0x56456c495740 <e49085> {i30} @dt=0x56456c30de80@(G/wu32/5)  5'h0
    1:2:3:1:1:1:1:2: VARREF 0x56456c4958b0 <e49086> {i30} @dt=0x56456c30de80@(G/wu32/5)  mips_cpu__DOT__Rs_execute [RV] <- VAR 0x56456c1dd690 <e16963> {c91} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rs_execute VAR
    1:2:3:1:1:1:2: EQ 0x56456c4959d0 <e49090> {i30} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:1:1:2:1: VARREF 0x56456c495a90 <e49088> {i30} @dt=0x56456c30de80@(G/wu32/5)  mips_cpu__DOT__Rs_execute [RV] <- VAR 0x56456c1dd690 <e16963> {c91} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rs_execute VAR
    1:2:3:1:1:1:2:2: VARREF 0x56456c495bb0 <e49089> {i30} @dt=0x56456c30de80@(G/wu32/5)  mips_cpu__DOT__write_register_memory [RV] <- VAR 0x56456c1dde10 <e16968> {c98} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:3:1:1:2: VARREF 0x56456c495cd0 <e49092> {i30} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__register_write_memory [RV] <- VAR 0x56456c1ddc90 <e16967> {c97} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_memory VAR
    1:2:3:1:2: CONST 0x56456c495df0 <e49097> {i31} @dt=0x56456c4d15e0@(G/wu32/2)  2'h2
    1:2:3:1:3: COND 0x56456c495f60 <e49109> {i33} @dt=0x56456c4d15e0@(G/wu32/2)
    1:2:3:1:3:1: AND 0x56456c496020 <e49106> {i32} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:3:1:1: AND 0x56456c4960e0 <e49104> {i32} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:3:1:1:1: NEQ 0x56456c4961a0 <e49100> {i32} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:3:1:1:1:1: CONST 0x56456c496260 <e49098> {i32} @dt=0x56456c30de80@(G/wu32/5)  5'h0
    1:2:3:1:3:1:1:1:2: VARREF 0x56456c4963d0 <e49099> {i32} @dt=0x56456c30de80@(G/wu32/5)  mips_cpu__DOT__Rs_execute [RV] <- VAR 0x56456c1dd690 <e16963> {c91} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rs_execute VAR
    1:2:3:1:3:1:1:2: EQ 0x56456c4964f0 <e49103> {i32} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:3:1:1:2:1: VARREF 0x56456c4965b0 <e49101> {i32} @dt=0x56456c30de80@(G/wu32/5)  mips_cpu__DOT__Rs_execute [RV] <- VAR 0x56456c1dd690 <e16963> {c91} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rs_execute VAR
    1:2:3:1:3:1:1:2:2: VARREF 0x56456c4966d0 <e49102> {i32} @dt=0x56456c30de80@(G/wu32/5)  mips_cpu__DOT__write_register_writeback [RV] <- VAR 0x56456c1df010 <e16980> {c116} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_writeback VAR
    1:2:3:1:3:1:2: VARREF 0x56456c4967f0 <e49105> {i32} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__register_write_writeback [RV] <- VAR 0x56456c1deb90 <e16977> {c111} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_writeback VAR
    1:2:3:1:3:2: CONST 0x56456c496910 <e49107> {i33} @dt=0x56456c4d15e0@(G/wu32/2)  2'h1
    1:2:3:1:3:3: CONST 0x56456c496a80 <e49108> {i35} @dt=0x56456c4d15e0@(G/wu32/2)  2'h0
    1:2:3:2: VARREF 0x56456c496bf0 <e49111> {i31} @dt=0x56456c4d15e0@(G/wu32/2)  mips_cpu__DOT__forward_A_execute [LV] => VAR 0x56456c1e0090 <e16412> {c129} @dt=0x56456bf6f8e0@(G/w2)  mips_cpu__DOT__forward_A_execute VAR
    1:2:3: COMMENT 0x56456c4db780 <e44973> {i28}  ALWAYS
    1:2:3: ASSIGN 0x56456c493930 <e49137> {i39} @dt=0x56456c4d15e0@(G/wu32/2)
    1:2:3:1: COND 0x56456c4939f0 <e49135> {i39} @dt=0x56456c4d15e0@(G/wu32/2)
    1:2:3:1:1: AND 0x56456c493ab0 <e49121> {i38} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:1:1: AND 0x56456c493b70 <e49119> {i38} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:1:1:1: NEQ 0x56456c493c30 <e49115> {i38} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:1:1:1:1: CONST 0x56456c493cf0 <e49113> {i38} @dt=0x56456c30de80@(G/wu32/5)  5'h0
    1:2:3:1:1:1:1:2: VARREF 0x56456c493e60 <e49114> {i38} @dt=0x56456c30de80@(G/wu32/5)  mips_cpu__DOT__Rt_execute [RV] <- VAR 0x56456c1dd810 <e16964> {c92} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rt_execute VAR
    1:2:3:1:1:1:2: EQ 0x56456c493f80 <e49118> {i38} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:1:1:2:1: VARREF 0x56456c494040 <e49116> {i38} @dt=0x56456c30de80@(G/wu32/5)  mips_cpu__DOT__Rt_execute [RV] <- VAR 0x56456c1dd810 <e16964> {c92} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rt_execute VAR
    1:2:3:1:1:1:2:2: VARREF 0x56456c494160 <e49117> {i38} @dt=0x56456c30de80@(G/wu32/5)  mips_cpu__DOT__write_register_memory [RV] <- VAR 0x56456c1dde10 <e16968> {c98} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:3:1:1:2: VARREF 0x56456c494280 <e49120> {i38} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__register_write_memory [RV] <- VAR 0x56456c1ddc90 <e16967> {c97} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_memory VAR
    1:2:3:1:2: CONST 0x56456c4943a0 <e49122> {i39} @dt=0x56456c4d15e0@(G/wu32/2)  2'h2
    1:2:3:1:3: COND 0x56456c494510 <e49134> {i41} @dt=0x56456c4d15e0@(G/wu32/2)
    1:2:3:1:3:1: AND 0x56456c4945d0 <e49131> {i40} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:3:1:1: AND 0x56456c494690 <e49129> {i40} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:3:1:1:1: NEQ 0x56456c494750 <e49125> {i40} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:3:1:1:1:1: CONST 0x56456c494810 <e49123> {i40} @dt=0x56456c30de80@(G/wu32/5)  5'h0
    1:2:3:1:3:1:1:1:2: VARREF 0x56456c494980 <e49124> {i40} @dt=0x56456c30de80@(G/wu32/5)  mips_cpu__DOT__Rt_execute [RV] <- VAR 0x56456c1dd810 <e16964> {c92} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rt_execute VAR
    1:2:3:1:3:1:1:2: EQ 0x56456c494aa0 <e49128> {i40} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:3:1:1:2:1: VARREF 0x56456c494b60 <e49126> {i40} @dt=0x56456c30de80@(G/wu32/5)  mips_cpu__DOT__Rt_execute [RV] <- VAR 0x56456c1dd810 <e16964> {c92} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rt_execute VAR
    1:2:3:1:3:1:1:2:2: VARREF 0x56456c494c80 <e49127> {i40} @dt=0x56456c30de80@(G/wu32/5)  mips_cpu__DOT__write_register_writeback [RV] <- VAR 0x56456c1df010 <e16980> {c116} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_writeback VAR
    1:2:3:1:3:1:2: VARREF 0x56456c494da0 <e49130> {i40} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__register_write_writeback [RV] <- VAR 0x56456c1deb90 <e16977> {c111} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_writeback VAR
    1:2:3:1:3:2: CONST 0x56456c494ec0 <e49132> {i41} @dt=0x56456c4d15e0@(G/wu32/2)  2'h1
    1:2:3:1:3:3: CONST 0x56456c495030 <e49133> {i43} @dt=0x56456c4d15e0@(G/wu32/2)  2'h0
    1:2:3:2: VARREF 0x56456c4951a0 <e49136> {i39} @dt=0x56456c4d15e0@(G/wu32/2)  mips_cpu__DOT__forward_B_execute [LV] => VAR 0x56456c1e0210 <e16991> {c130} @dt=0x56456bf6f8e0@(G/w2)  mips_cpu__DOT__forward_B_execute VAR
    1:2:3: COMMENT 0x56456c4db860 <e44981> {g20}  ALWAYS
    1:2:3: ASSIGN 0x56456c48a0a0 <e49144> {g21} @dt=0x56456c4d16c0@(G/wu32/6)
    1:2:3:1: AND 0x56456c30e350 <e49157> {g21} @dt=0x56456c4d16c0@(G/wu32/6)
    1:2:3:1:1: CONST 0x56456c30e100 <e49153> {g21} @dt=0x56456bf2afc0@(G/w32)  32'h3f
    1:2:3:1:2: SHIFTR 0x56456c518aa0 <e53338#> {g21} @dt=0x56456c4d16c0@(G/wu32/6)
    1:2:3:1:2:1: VARREF 0x56456c48a230 <e53329#> {g21} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:1:2:2: CONST 0x56456c48a380 <e53330#> {g21} @dt=0x56456c4d0c00@(G/swu32/5)  5'h1a
    1:2:3:2: VARREF 0x56456c48a660 <e49143> {g21} @dt=0x56456c4d16c0@(G/wu32/6)  mips_cpu__DOT__control_unit__DOT__op [LV] => VAR 0x56456c1f4550 <e17743> {g16} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__control_unit__DOT__op VAR
    1:2:3: ASSIGN 0x56456c48a7b0 <e49161> {g23} @dt=0x56456c4d16c0@(G/wu32/6)
    1:2:3:1: AND 0x56456c30d4d0 <e49174> {g23} @dt=0x56456c4d16c0@(G/wu32/6)
    1:2:3:1:1: CONST 0x56456c30d280 <e49170> {g23} @dt=0x56456bf2afc0@(G/w32)  32'h3f
    1:2:3:1:2: SHIFTR 0x56456c518c40 <e53354#> {g23} @dt=0x56456c4d16c0@(G/wu32/6)
    1:2:3:1:2:1: VARREF 0x56456c48a940 <e53345#> {g23} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:1:2:2: CONST 0x56456c48aa90 <e53346#> {g23} @dt=0x56456c4d0c00@(G/swu32/5)  5'h0
    1:2:3:2: VARREF 0x56456c48ad70 <e49160> {g23} @dt=0x56456c4d16c0@(G/wu32/6)  mips_cpu__DOT__control_unit__DOT__funct [LV] => VAR 0x56456c1f4850 <e17745> {g18} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__control_unit__DOT__funct VAR
    1:2:3: IF 0x56456c48aec0 <e33234> {g25}
    1:2:3:1: EQ 0x56456c48af90 <e49180> {g25} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:1:1: CONST 0x56456c48b050 <e49175> {g25} @dt=0x56456c4d16c0@(G/wu32/6)  6'h0
    1:2:3:1:2: VARREF 0x56456c48b1c0 <e49176> {g24} @dt=0x56456c4d16c0@(G/wu32/6)  mips_cpu__DOT__control_unit__DOT__op [RV] <- VAR 0x56456c1f4550 <e17743> {g16} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__control_unit__DOT__op VAR
    1:2:3:2: ASSIGN 0x56456c48b310 <e49183> {g26} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:2:1: CONST 0x56456c48b3d0 <e49181> {g26} @dt=0x56456c4e7780@(G/wu32/1)  1'h1
    1:2:3:2:2: VARREF 0x56456c48b540 <e49182> {g26} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__register_write_decode [LV] => VAR 0x56456c1d7270 <e16846> {c37} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_decode VAR
    1:2:3:2: ASSIGN 0x56456c48b690 <e49186> {g27} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:2:1: CONST 0x56456c48b750 <e49184> {g27} @dt=0x56456c4e7780@(G/wu32/1)  1'h0
    1:2:3:2:2: VARREF 0x56456c48b8c0 <e49185> {g27} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__memory_to_register_decode [LV] => VAR 0x56456c1d73f0 <e16847> {c38} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_decode VAR
    1:2:3:2: ASSIGN 0x56456c48b9e0 <e49189> {g28} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:2:1: CONST 0x56456c48baa0 <e49187> {g28} @dt=0x56456c4e7780@(G/wu32/1)  1'h0
    1:2:3:2:2: VARREF 0x56456c48bc10 <e49188> {g28} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__memory_write_decode [LV] => VAR 0x56456c1d7570 <e16848> {c39} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_write_decode VAR
    1:2:3:2: ASSIGN 0x56456c48bd60 <e49192> {g29} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:2:1: CONST 0x56456c48be20 <e49190> {g29} @dt=0x56456c4e7780@(G/wu32/1)  1'h0
    1:2:3:2:2: VARREF 0x56456c48bf90 <e49191> {g29} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__ALU_src_B_decode [LV] => VAR 0x56456c1d76f0 <e16849> {c40} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__ALU_src_B_decode VAR
    1:2:3:2: ASSIGN 0x56456c48c0e0 <e49195> {g30} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:2:1: CONST 0x56456c48c1a0 <e49193> {g30} @dt=0x56456c4e7780@(G/wu32/1)  1'h1
    1:2:3:2:2: VARREF 0x56456c48c310 <e49194> {g30} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__register_destination_decode [LV] => VAR 0x56456c1d7870 <e16850> {c41} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_destination_decode VAR
    1:2:3:2: ASSIGN 0x56456c48c430 <e49198> {g31} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:2:1: CONST 0x56456c48c4f0 <e49196> {g31} @dt=0x56456c4e7780@(G/wu32/1)  1'h0
    1:2:3:2:2: VARREF 0x56456c48c660 <e49197> {g31} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__branch_decode [LV] => VAR 0x56456c1d79f0 <e16851> {c42} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2:3:2: ASSIGN 0x56456c48c7b0 <e49215> {g32} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:2:1: OR 0x56456c48c870 <e49213> {g32} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:2:1:1: OR 0x56456c48c930 <e49209> {g32} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:2:1:1:1: OR 0x56456c48c9f0 <e49205> {g32} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:2:1:1:1:1: EQ 0x56456c48cab0 <e49201> {g32} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:2:1:1:1:1:1: CONST 0x56456c48cb70 <e49199> {g32} @dt=0x56456c4d16c0@(G/wu32/6)  6'h18
    1:2:3:2:1:1:1:1:2: VARREF 0x56456c48cce0 <e49200> {g32} @dt=0x56456c4d16c0@(G/wu32/6)  mips_cpu__DOT__control_unit__DOT__funct [RV] <- VAR 0x56456c1f4850 <e17745> {g18} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__control_unit__DOT__funct VAR
    1:2:3:2:1:1:1:2: EQ 0x56456c48ce30 <e49204> {g32} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:2:1:1:1:2:1: CONST 0x56456c48cef0 <e49202> {g32} @dt=0x56456c4d16c0@(G/wu32/6)  6'h19
    1:2:3:2:1:1:1:2:2: VARREF 0x56456c48d060 <e49203> {g32} @dt=0x56456c4d16c0@(G/wu32/6)  mips_cpu__DOT__control_unit__DOT__funct [RV] <- VAR 0x56456c1f4850 <e17745> {g18} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__control_unit__DOT__funct VAR
    1:2:3:2:1:1:2: EQ 0x56456c48d1b0 <e49208> {g32} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:2:1:1:2:1: CONST 0x56456c48d270 <e49206> {g32} @dt=0x56456c4d16c0@(G/wu32/6)  6'h1a
    1:2:3:2:1:1:2:2: VARREF 0x56456c48d3e0 <e49207> {g32} @dt=0x56456c4d16c0@(G/wu32/6)  mips_cpu__DOT__control_unit__DOT__funct [RV] <- VAR 0x56456c1f4850 <e17745> {g18} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__control_unit__DOT__funct VAR
    1:2:3:2:1:2: EQ 0x56456c48d530 <e49212> {g32} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:2:1:2:1: CONST 0x56456c48d5f0 <e49210> {g32} @dt=0x56456c4d16c0@(G/wu32/6)  6'h1b
    1:2:3:2:1:2:2: VARREF 0x56456c48d760 <e49211> {g32} @dt=0x56456c4d16c0@(G/wu32/6)  mips_cpu__DOT__control_unit__DOT__funct [RV] <- VAR 0x56456c1f4850 <e17745> {g18} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__control_unit__DOT__funct VAR
    1:2:3:2:2: VARREF 0x56456c48d8b0 <e49214> {g32} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__hi_lo_register_write_decode [LV] => VAR 0x56456c1d7b70 <e16852> {c43} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode VAR
    1:2:3:2: ASSIGN 0x56456c48d9d0 <e49218> {g33} @dt=0x56456c4d16c0@(G/wu32/6)
    1:2:3:2:1: VARREF 0x56456c48da90 <e49216> {g33} @dt=0x56456c4d16c0@(G/wu32/6)  mips_cpu__DOT__control_unit__DOT__funct [RV] <- VAR 0x56456c1f4850 <e17745> {g18} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__control_unit__DOT__funct VAR
    1:2:3:2:2: VARREF 0x56456c48dbe0 <e49217> {g33} @dt=0x56456c4d16c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_decode [LV] => VAR 0x56456c1d7e70 <e15740> {c45} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_decode VAR
    1:2:3:3: IF 0x56456c48dd30 <e33247> {g55}
    1:2:3:3:1: EQ 0x56456c48de00 <e49221> {g55} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:3:1:1: CONST 0x56456c48dec0 <e49219> {g55} @dt=0x56456c4d16c0@(G/wu32/6)  6'hf
    1:2:3:3:1:2: VARREF 0x56456c48e030 <e49220> {g24} @dt=0x56456c4d16c0@(G/wu32/6)  mips_cpu__DOT__control_unit__DOT__op [RV] <- VAR 0x56456c1f4550 <e17743> {g16} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__control_unit__DOT__op VAR
    1:2:3:3:2: ASSIGN 0x56456c48e180 <e49224> {g56} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:3:2:1: CONST 0x56456c48e240 <e49222> {g56} @dt=0x56456c4e7780@(G/wu32/1)  1'h1
    1:2:3:3:2:2: VARREF 0x56456c48e3b0 <e49223> {g56} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__register_write_decode [LV] => VAR 0x56456c1d7270 <e16846> {c37} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_decode VAR
    1:2:3:3:2: ASSIGN 0x56456c48e500 <e49227> {g57} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:3:2:1: CONST 0x56456c48e5c0 <e49225> {g57} @dt=0x56456c4e7780@(G/wu32/1)  1'h1
    1:2:3:3:2:2: VARREF 0x56456c48e730 <e49226> {g57} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__memory_to_register_decode [LV] => VAR 0x56456c1d73f0 <e16847> {c38} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_decode VAR
    1:2:3:3:2: ASSIGN 0x56456c48e850 <e49230> {g58} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:3:2:1: CONST 0x56456c48e910 <e49228> {g58} @dt=0x56456c4e7780@(G/wu32/1)  1'h0
    1:2:3:3:2:2: VARREF 0x56456c48ea80 <e49229> {g58} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__memory_write_decode [LV] => VAR 0x56456c1d7570 <e16848> {c39} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_write_decode VAR
    1:2:3:3:2: ASSIGN 0x56456c48ebd0 <e49233> {g59} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:3:2:1: CONST 0x56456c48ec90 <e49231> {g59} @dt=0x56456c4e7780@(G/wu32/1)  1'h1
    1:2:3:3:2:2: VARREF 0x56456c48ee00 <e49232> {g59} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__ALU_src_B_decode [LV] => VAR 0x56456c1d76f0 <e16849> {c40} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__ALU_src_B_decode VAR
    1:2:3:3:2: ASSIGN 0x56456c48ef50 <e49236> {g60} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:3:2:1: CONST 0x56456c48f010 <e49234> {g60} @dt=0x56456c4e7780@(G/wu32/1)  1'h0
    1:2:3:3:2:2: VARREF 0x56456c48f180 <e49235> {g60} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__register_destination_decode [LV] => VAR 0x56456c1d7870 <e16850> {c41} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_destination_decode VAR
    1:2:3:3:2: ASSIGN 0x56456c48f2a0 <e49239> {g61} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:3:2:1: CONST 0x56456c48f360 <e49237> {g61} @dt=0x56456c4e7780@(G/wu32/1)  1'h0
    1:2:3:3:2:2: VARREF 0x56456c48f4d0 <e49238> {g61} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__branch_decode [LV] => VAR 0x56456c1d79f0 <e16851> {c42} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2:3:3:2: ASSIGN 0x56456c48f620 <e49242> {g62} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:3:2:1: CONST 0x56456c48f6e0 <e49240> {g62} @dt=0x56456c4e7780@(G/wu32/1)  1'h0
    1:2:3:3:2:2: VARREF 0x56456c48f850 <e49241> {g62} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__hi_lo_register_write_decode [LV] => VAR 0x56456c1d7b70 <e16852> {c43} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode VAR
    1:2:3:3:2: ASSIGN 0x56456c48f970 <e49245> {g63} @dt=0x56456c4d16c0@(G/wu32/6)
    1:2:3:3:2:1: CONST 0x56456c48fa30 <e49243> {g63} @dt=0x56456c4d16c0@(G/wu32/6)  6'h3f
    1:2:3:3:2:2: VARREF 0x56456c48fba0 <e49244> {g63} @dt=0x56456c4d16c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_decode [LV] => VAR 0x56456c1d7e70 <e15740> {c45} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_decode VAR
    1:2:3:3:3: ASSIGN 0x56456c48fcf0 <e49248> {g78} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:3:3:1: CONST 0x56456c48fdb0 <e49246> {g78} @dt=0x56456c4e7780@(G/wu32/1)  1'h0
    1:2:3:3:3:2: VARREF 0x56456c48ff20 <e49247> {g78} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__register_write_decode [LV] => VAR 0x56456c1d7270 <e16846> {c37} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_decode VAR
    1:2:3:3:3: ASSIGN 0x56456c490070 <e49251> {g79} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:3:3:1: CONST 0x56456c490130 <e49249> {g79} @dt=0x56456c4e7780@(G/wu32/1)  1'h0
    1:2:3:3:3:2: VARREF 0x56456c4902a0 <e49250> {g79} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__memory_to_register_decode [LV] => VAR 0x56456c1d73f0 <e16847> {c38} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_decode VAR
    1:2:3:3:3: ASSIGN 0x56456c4903c0 <e49254> {g80} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:3:3:1: CONST 0x56456c490480 <e49252> {g80} @dt=0x56456c4e7780@(G/wu32/1)  1'h0
    1:2:3:3:3:2: VARREF 0x56456c4905f0 <e49253> {g80} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__memory_write_decode [LV] => VAR 0x56456c1d7570 <e16848> {c39} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_write_decode VAR
    1:2:3:3:3: ASSIGN 0x56456c490740 <e49257> {g81} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:3:3:1: CONST 0x56456c490800 <e49255> {g81} @dt=0x56456c4e7780@(G/wu32/1)  1'h0
    1:2:3:3:3:2: VARREF 0x56456c490970 <e49256> {g81} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__ALU_src_B_decode [LV] => VAR 0x56456c1d76f0 <e16849> {c40} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__ALU_src_B_decode VAR
    1:2:3:3:3: ASSIGN 0x56456c490ac0 <e49260> {g82} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:3:3:1: CONST 0x56456c490b80 <e49258> {g82} @dt=0x56456c4e7780@(G/wu32/1)  1'h0
    1:2:3:3:3:2: VARREF 0x56456c490cf0 <e49259> {g82} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__register_destination_decode [LV] => VAR 0x56456c1d7870 <e16850> {c41} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_destination_decode VAR
    1:2:3:3:3: ASSIGN 0x56456c490e50 <e49263> {g83} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:3:3:1: CONST 0x56456c490f10 <e49261> {g83} @dt=0x56456c4e7780@(G/wu32/1)  1'h0
    1:2:3:3:3:2: VARREF 0x56456c491080 <e49262> {g83} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__branch_decode [LV] => VAR 0x56456c1d79f0 <e16851> {c42} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2:3:3:3: ASSIGN 0x56456c4911d0 <e49266> {g84} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:3:3:1: CONST 0x56456c491290 <e49264> {g84} @dt=0x56456c4e7780@(G/wu32/1)  1'h0
    1:2:3:3:3:2: VARREF 0x56456c491400 <e49265> {g84} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__hi_lo_register_write_decode [LV] => VAR 0x56456c1d7b70 <e16852> {c43} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode VAR
    1:2:3:3:3: ASSIGN 0x56456c491560 <e49269> {g85} @dt=0x56456c4d16c0@(G/wu32/6)
    1:2:3:3:3:1: CONST 0x56456c491620 <e49267> {g85} @dt=0x56456c4d16c0@(G/wu32/6)  6'h0
    1:2:3:3:3:2: VARREF 0x56456c491790 <e49268> {g85} @dt=0x56456c4d16c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_decode [LV] => VAR 0x56456c1d7e70 <e15740> {c45} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_decode VAR
    1:2:3: COMMENT 0x56456c4d7210 <e44989> {l15}  ALWAYS
    1:2:3: ASSIGN 0x56456c406fd0 <e44991> {l20} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:1: COND 0x56456c407090 <e31817> {l20} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:1:1: AND 0x56456c4c4860 <e49314> {l16} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:1:1:1: CONST 0x56456c4c4ab0 <e49310> {l16} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:3:1:1:2: SHIFTR 0x56456c518de0 <e53371#> {l16} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:1:1:2:1: VARREF 0x56456c407220 <e53361#> {l16} @dt=0x56456c4d15e0@(G/wu32/2)  mips_cpu__DOT__forward_A_execute [RV] <- VAR 0x56456c1e0090 <e16412> {c129} @dt=0x56456bf6f8e0@(G/w2)  mips_cpu__DOT__forward_A_execute VAR
    1:2:3:1:1:2:2: CONST 0x56456c407370 <e53362#> {l16} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:3:1:2: COND 0x56456c407650 <e31814> {l20} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:1:2:1: AND 0x56456c4e05f0 <e49286> {l16} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:1:2:1:1: CONST 0x56456c4e03a0 <e49282> {l16} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:3:1:2:1:2: SHIFTR 0x56456c518f80 <e53388#> {l16} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:1:2:1:2:1: VARREF 0x56456c4077e0 <e53378#> {l16} @dt=0x56456c4d15e0@(G/wu32/2)  mips_cpu__DOT__forward_A_execute [RV] <- VAR 0x56456c1e0090 <e16412> {c129} @dt=0x56456bf6f8e0@(G/w2)  mips_cpu__DOT__forward_A_execute VAR
    1:2:3:1:2:1:2:2: CONST 0x56456c407930 <e53379#> {l16} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:3:1:2:2: VARREF 0x56456c407c10 <e31775> {l20} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_LO_output_writeback [RV] <- VAR 0x56456c1df490 <e16983> {c119} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_LO_output_writeback VAR
    1:2:3:1:2:3: VARREF 0x56456c407d60 <e31776> {l19} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_memory [RV] <- VAR 0x56456c1de410 <e16972> {c104} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_memory VAR
    1:2:3:1:3: COND 0x56456c407eb0 <e31815> {l18} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:1:3:1: AND 0x56456c4c47a0 <e49301> {l16} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:1:3:1:1: CONST 0x56456c4c4550 <e49297> {l16} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:3:1:3:1:2: SHIFTR 0x56456c519120 <e53405#> {l16} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:1:3:1:2:1: VARREF 0x56456c408040 <e53395#> {l16} @dt=0x56456c4d15e0@(G/wu32/2)  mips_cpu__DOT__forward_A_execute [RV] <- VAR 0x56456c1e0090 <e16412> {c129} @dt=0x56456bf6f8e0@(G/w2)  mips_cpu__DOT__forward_A_execute VAR
    1:2:3:1:3:1:2:2: CONST 0x56456c408190 <e53396#> {l16} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:3:1:3:2: VARREF 0x56456c408470 <e31798> {l18} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__result_writeback [RV] <- VAR 0x56456c1df190 <e16981> {c117} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__result_writeback VAR
    1:2:3:1:3:3: VARREF 0x56456c4085c0 <e31799> {l17} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_A_execute [RV] <- VAR 0x56456c1dca90 <e16955> {c83} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_A_execute VAR
    1:2:3:2: VARREF 0x56456c408720 <e18186> {l20} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [LV] => VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3: COMMENT 0x56456c4d72f0 <e44997> {l15}  ALWAYS
    1:2:3: ASSIGN 0x56456c408930 <e44999> {l20} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:1: COND 0x56456c4089f0 <e31886> {l20} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:1:1: AND 0x56456c4c8a80 <e49359> {l16} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:1:1:1: CONST 0x56456c4c8830 <e49355> {l16} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:3:1:1:2: SHIFTR 0x56456c5192c0 <e53422#> {l16} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:1:1:2:1: VARREF 0x56456c408b80 <e53412#> {l16} @dt=0x56456c4d15e0@(G/wu32/2)  mips_cpu__DOT__forward_B_execute [RV] <- VAR 0x56456c1e0210 <e16991> {c130} @dt=0x56456bf6f8e0@(G/w2)  mips_cpu__DOT__forward_B_execute VAR
    1:2:3:1:1:2:2: CONST 0x56456c408cd0 <e53413#> {l16} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:3:1:2: COND 0x56456c408fb0 <e31883> {l20} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:1:2:1: AND 0x56456c4d52b0 <e49331> {l16} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:1:2:1:1: CONST 0x56456c4c4d00 <e49327> {l16} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:3:1:2:1:2: SHIFTR 0x56456c519460 <e53439#> {l16} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:1:2:1:2:1: VARREF 0x56456c409140 <e53429#> {l16} @dt=0x56456c4d15e0@(G/wu32/2)  mips_cpu__DOT__forward_B_execute [RV] <- VAR 0x56456c1e0210 <e16991> {c130} @dt=0x56456bf6f8e0@(G/w2)  mips_cpu__DOT__forward_B_execute VAR
    1:2:3:1:2:1:2:2: CONST 0x56456c409290 <e53430#> {l16} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:3:1:2:2: VARREF 0x56456c409570 <e31844> {l20} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_HI_output_writeback [RV] <- VAR 0x56456c1df310 <e16982> {c118} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_HI_output_writeback VAR
    1:2:3:1:2:3: VARREF 0x56456c4096c0 <e31845> {l19} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_memory [RV] <- VAR 0x56456c1de410 <e16972> {c104} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_memory VAR
    1:2:3:1:3: COND 0x56456c409810 <e31884> {l18} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:1:3:1: AND 0x56456c4c8770 <e49346> {l16} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:1:3:1:1: CONST 0x56456c4d5370 <e49342> {l16} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:3:1:3:1:2: SHIFTR 0x56456c519600 <e53456#> {l16} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:1:3:1:2:1: VARREF 0x56456c4099a0 <e53446#> {l16} @dt=0x56456c4d15e0@(G/wu32/2)  mips_cpu__DOT__forward_B_execute [RV] <- VAR 0x56456c1e0210 <e16991> {c130} @dt=0x56456bf6f8e0@(G/w2)  mips_cpu__DOT__forward_B_execute VAR
    1:2:3:1:3:1:2:2: CONST 0x56456c409af0 <e53447#> {l16} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:3:1:3:2: VARREF 0x56456c409dd0 <e31867> {l18} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__result_writeback [RV] <- VAR 0x56456c1df190 <e16981> {c117} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__result_writeback VAR
    1:2:3:1:3:3: VARREF 0x56456c409f20 <e31868> {l17} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_B_execute [RV] <- VAR 0x56456c1dcc10 <e16956> {c84} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_B_execute VAR
    1:2:3:2: VARREF 0x56456c40a080 <e18186> {l20} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__write_data_execute [LV] => VAR 0x56456c1dd090 <e16959> {c87} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__write_data_execute VAR
    1:2:3: COMMENT 0x56456c4d73d0 <e45005> {i28}  ALWAYS
    1:2:3: ASSIGN 0x56456c496dd0 <e49398> {i48} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1: AND 0x56456c496e90 <e49396> {i48} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:1: OR 0x56456c496f50 <e49394> {i48} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:1:1: EQ 0x56456c497010 <e49363> {i48} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:1:1:1: AND 0x56456c4e3b50 <e49376> {c56} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:1:1:1:1:1: CONST 0x56456c4e3900 <e49372> {c56} @dt=0x56456bf2afc0@(G/w32)  32'h1f
    1:2:3:1:1:1:1:2: SHIFTR 0x56456c5197a0 <e53472#> {c56} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:1:1:1:1:2:1: VARREF 0x56456c4971a0 <e53463#> {c56} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:1:1:1:1:2:2: CONST 0x56456c4972c0 <e53464#> {c56} @dt=0x56456c4d0c00@(G/swu32/5)  5'h15
    1:2:3:1:1:1:2: VARREF 0x56456c4975a0 <e49362> {i48} @dt=0x56456c30de80@(G/wu32/5)  mips_cpu__DOT__Rt_execute [RV] <- VAR 0x56456c1dd810 <e16964> {c92} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rt_execute VAR
    1:2:3:1:1:2: EQ 0x56456c4976c0 <e49380> {i48} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:1:2:1: AND 0x56456c4e7130 <e49393> {c59} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:1:1:2:1:1: CONST 0x56456c4e6ee0 <e49389> {c59} @dt=0x56456bf2afc0@(G/w32)  32'h1f
    1:2:3:1:1:2:1:2: SHIFTR 0x56456c519940 <e53488#> {c59} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:1:1:2:1:2:1: VARREF 0x56456c497850 <e53479#> {c59} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:1:1:2:1:2:2: CONST 0x56456c497970 <e53480#> {c59} @dt=0x56456c4d0c00@(G/swu32/5)  5'h10
    1:2:3:1:1:2:2: VARREF 0x56456c497c50 <e49379> {i48} @dt=0x56456c30de80@(G/wu32/5)  mips_cpu__DOT__Rt_execute [RV] <- VAR 0x56456c1dd810 <e16964> {c92} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rt_execute VAR
    1:2:3:1:2: VARREF 0x56456c497d70 <e49395> {i48} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__memory_to_register_execute [RV] <- VAR 0x56456c1dc010 <e16948> {c74} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_execute VAR
    1:2:3:2: VARREF 0x56456c497e90 <e49397> {i48} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__hazard_unit__DOT__lwstall [LV] => VAR 0x56456c249ee0 <e17905> {i25} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__lwstall VAR
    1:2:3: ASSIGN 0x56456c497fb0 <e49479> {i56} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1: OR 0x56456c498070 <e49477> {i56} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:1: AND 0x56456c498130 <e49437> {i56} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:1:1: AND 0x56456c4981f0 <e49401> {i56} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:1:1:1: VARREF 0x56456c4982b0 <e49399> {i56} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__branch_decode [RV] <- VAR 0x56456c1d79f0 <e16851> {c42} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2:3:1:1:1:2: VARREF 0x56456c4983d0 <e49400> {i56} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__register_write_execute [RV] <- VAR 0x56456c1dc910 <e16954> {c80} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_execute VAR
    1:2:3:1:1:2: OR 0x56456c4984f0 <e49436> {i56} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:1:2:1: EQ 0x56456c4985b0 <e49405> {i56} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:1:2:1:1: VARREF 0x56456c498670 <e49402> {i56} @dt=0x56456c30de80@(G/wu32/5)  mips_cpu__DOT__write_register_execute [RV] <- VAR 0x56456c1dc310 <e16950> {c76} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_execute VAR
    1:2:3:1:1:2:1:2: AND 0x56456c4e5070 <e49418> {c56} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:1:1:2:1:2:1: CONST 0x56456c4e71f0 <e49414> {c56} @dt=0x56456bf2afc0@(G/w32)  32'h1f
    1:2:3:1:1:2:1:2:2: SHIFTR 0x56456c519ae0 <e53504#> {c56} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:1:1:2:1:2:2:1: VARREF 0x56456c498860 <e53495#> {c56} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:1:1:2:1:2:2:2: CONST 0x56456c498980 <e53496#> {c56} @dt=0x56456c4d0c00@(G/swu32/5)  5'h15
    1:2:3:1:1:2:2: EQ 0x56456c498c60 <e49422> {i56} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:1:2:2:1: VARREF 0x56456c498d20 <e49419> {i56} @dt=0x56456c30de80@(G/wu32/5)  mips_cpu__DOT__write_register_execute [RV] <- VAR 0x56456c1dc310 <e16950> {c76} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_execute VAR
    1:2:3:1:1:2:2:2: AND 0x56456c4e5380 <e49435> {c59} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:1:1:2:2:2:1: CONST 0x56456c4e5130 <e49431> {c59} @dt=0x56456bf2afc0@(G/w32)  32'h1f
    1:2:3:1:1:2:2:2:2: SHIFTR 0x56456c519c80 <e53520#> {c59} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:1:1:2:2:2:2:1: VARREF 0x56456c498f10 <e53511#> {c59} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:1:1:2:2:2:2:2: CONST 0x56456c499030 <e53512#> {c59} @dt=0x56456c4d0c00@(G/swu32/5)  5'h10
    1:2:3:1:2: AND 0x56456c499310 <e49476> {i56} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:2:1: AND 0x56456c4993d0 <e49440> {i56} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:2:1:1: VARREF 0x56456c499490 <e49438> {i56} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__branch_decode [RV] <- VAR 0x56456c1d79f0 <e16851> {c42} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2:3:1:2:1:2: VARREF 0x56456c4995b0 <e49439> {i56} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__memory_to_register_memory [RV] <- VAR 0x56456c1ddf90 <e16969> {c99} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_memory VAR
    1:2:3:1:2:2: OR 0x56456c4996d0 <e49475> {i56} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:2:2:1: EQ 0x56456c499790 <e49444> {i56} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:2:2:1:1: VARREF 0x56456c499850 <e49441> {i56} @dt=0x56456c30de80@(G/wu32/5)  mips_cpu__DOT__write_register_memory [RV] <- VAR 0x56456c1dde10 <e16968> {c98} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:3:1:2:2:1:2: AND 0x56456c4e5820 <e49457> {c56} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:1:2:2:1:2:1: CONST 0x56456c4e56b0 <e49453> {c56} @dt=0x56456bf2afc0@(G/w32)  32'h1f
    1:2:3:1:2:2:1:2:2: SHIFTR 0x56456c519e20 <e53536#> {c56} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:1:2:2:1:2:2:1: VARREF 0x56456c499a40 <e53527#> {c56} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:1:2:2:1:2:2:2: CONST 0x56456c499b60 <e53528#> {c56} @dt=0x56456c4d0c00@(G/swu32/5)  5'h15
    1:2:3:1:2:2:2: EQ 0x56456c499e40 <e49461> {i56} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:2:2:2:1: VARREF 0x56456c499f00 <e49458> {i56} @dt=0x56456c30de80@(G/wu32/5)  mips_cpu__DOT__write_register_memory [RV] <- VAR 0x56456c1dde10 <e16968> {c98} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:3:1:2:2:2:2: AND 0x56456c4e5b30 <e49474> {c59} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:1:2:2:2:2:1: CONST 0x56456c4e58e0 <e49470> {c59} @dt=0x56456bf2afc0@(G/w32)  32'h1f
    1:2:3:1:2:2:2:2:2: SHIFTR 0x56456c519fc0 <e53552#> {c59} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:1:2:2:2:2:2:1: VARREF 0x56456c49a0f0 <e53543#> {c59} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:1:2:2:2:2:2:2: CONST 0x56456c49a210 <e53544#> {c59} @dt=0x56456c4d0c00@(G/swu32/5)  5'h10
    1:2:3:2: VARREF 0x56456c49a4f0 <e49478> {i56} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__hazard_unit__DOT__branchstall [LV] => VAR 0x56456c24a090 <e17906> {i26} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__branchstall VAR
    1:2:3: ASSIGN 0x56456c49a610 <e49484> {i59} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1: OR 0x56456c49a6d0 <e49482> {i59} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:1: VARREF 0x56456c49a790 <e49480> {i59} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__hazard_unit__DOT__branchstall [RV] <- VAR 0x56456c24a090 <e17906> {i26} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__branchstall VAR
    1:2:3:1:2: VARREF 0x56456c49a8b0 <e49481> {i59} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__hazard_unit__DOT__lwstall [RV] <- VAR 0x56456c249ee0 <e17905> {i25} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__lwstall VAR
    1:2:3:2: VARREF 0x56456c49a9d0 <e49483> {i59} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__stall_fetch [LV] => VAR 0x56456c1df910 <e16986> {c124} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__stall_fetch VAR
    1:2:3: ASSIGN 0x56456c49aaf0 <e49489> {i60} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1: OR 0x56456c49abb0 <e49487> {i60} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:1: VARREF 0x56456c49ac70 <e49485> {i60} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__hazard_unit__DOT__branchstall [RV] <- VAR 0x56456c24a090 <e17906> {i26} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__branchstall VAR
    1:2:3:1:2: VARREF 0x56456c49ad90 <e49486> {i60} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__hazard_unit__DOT__lwstall [RV] <- VAR 0x56456c249ee0 <e17905> {i25} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__lwstall VAR
    1:2:3:2: VARREF 0x56456c49aeb0 <e49488> {i60} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__stall_decode [LV] => VAR 0x56456c1dfa90 <e16987> {c125} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__stall_decode VAR
    1:2:3: ASSIGN 0x56456c49afd0 <e49494> {i61} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1: OR 0x56456c49b090 <e49492> {i61} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:1: VARREF 0x56456c49b150 <e49490> {i61} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__hazard_unit__DOT__branchstall [RV] <- VAR 0x56456c24a090 <e17906> {i26} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__branchstall VAR
    1:2:3:1:2: VARREF 0x56456c49b270 <e49491> {i61} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__hazard_unit__DOT__lwstall [RV] <- VAR 0x56456c249ee0 <e17905> {i25} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__lwstall VAR
    1:2:3:2: VARREF 0x56456c49b390 <e49493> {i61} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__flush_execute_register [LV] => VAR 0x56456c1dff10 <e16990> {c128} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__flush_execute_register VAR
    1:2:3: ASSIGNW 0x56456c4918e0 <e49573> {f8} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1: AND 0x56456c4919a0 <e49571> {f8} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:1: VARREF 0x56456c491a60 <e49495> {f8} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__branch_decode [RV] <- VAR 0x56456c1d79f0 <e16851> {c42} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2:3:1:2: EQ 0x56456c3f4ec0 <e49570> {h8} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:2:1: COND 0x56456c402ee0 <e39561> {k13} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:1:2:1:1: AND 0x56456c402fa0 <e49532> {i53} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:2:1:1:1: AND 0x56456c403060 <e49530> {i53} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:2:1:1:1:1: NEQ 0x56456c403120 <e49499> {i53} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:2:1:1:1:1:1: CONST 0x56456c4031e0 <e49496> {i53} @dt=0x56456c30de80@(G/wu32/5)  5'h0
    1:2:3:1:2:1:1:1:1:2: AND 0x56456c4e7c00 <e49512> {c56} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:1:2:1:1:1:1:2:1: CONST 0x56456c4e79b0 <e49508> {c56} @dt=0x56456bf2afc0@(G/w32)  32'h1f
    1:2:3:1:2:1:1:1:1:2:2: SHIFTR 0x56456c51a160 <e53568#> {c56} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:1:2:1:1:1:1:2:2:1: VARREF 0x56456c403420 <e53559#> {c56} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:1:2:1:1:1:1:2:2:2: CONST 0x56456c403570 <e53560#> {c56} @dt=0x56456c4d0c00@(G/swu32/5)  5'h15
    1:2:3:1:2:1:1:1:2: EQ 0x56456c403850 <e49516> {i53} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:2:1:1:1:2:1: AND 0x56456c501030 <e49529> {c56} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:1:2:1:1:1:2:1:1: CONST 0x56456c4e7cc0 <e49525> {c56} @dt=0x56456bf2afc0@(G/w32)  32'h1f
    1:2:3:1:2:1:1:1:2:1:2: SHIFTR 0x56456c51a300 <e53584#> {c56} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:1:2:1:1:1:2:1:2:1: VARREF 0x56456c4039e0 <e53575#> {c56} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:1:2:1:1:1:2:1:2:2: CONST 0x56456c403b30 <e53576#> {c56} @dt=0x56456c4d0c00@(G/swu32/5)  5'h15
    1:2:3:1:2:1:1:1:2:2: VARREF 0x56456c403e10 <e49515> {i53} @dt=0x56456c30de80@(G/wu32/5)  mips_cpu__DOT__write_register_memory [RV] <- VAR 0x56456c1dde10 <e16968> {c98} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:3:1:2:1:1:2: VARREF 0x56456c403f60 <e49531> {i53} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__register_write_memory [RV] <- VAR 0x56456c1ddc90 <e16967> {c97} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_memory VAR
    1:2:3:1:2:1:2: VARREF 0x56456c4040b0 <e18149> {k13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_memory [RV] <- VAR 0x56456c1de410 <e16972> {c104} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_memory VAR
    1:2:3:1:2:1:3: VARREF 0x56456c404200 <e18150> {k13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_A_decode [RV] <- VAR 0x56456c1db710 <e16942> {c66} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_A_decode VAR
    1:2:3:1:2:2: COND 0x56456c404360 <e39611> {k13} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:1:2:2:1: AND 0x56456c404420 <e49569> {i54} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:2:2:1:1: AND 0x56456c4044e0 <e49567> {i54} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:2:2:1:1:1: NEQ 0x56456c4045a0 <e49536> {i54} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:2:2:1:1:1:1: CONST 0x56456c404660 <e49533> {i54} @dt=0x56456c30de80@(G/wu32/5)  5'h0
    1:2:3:1:2:2:1:1:1:2: AND 0x56456c501340 <e49549> {c59} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:1:2:2:1:1:1:2:1: CONST 0x56456c5010f0 <e49545> {c59} @dt=0x56456bf2afc0@(G/w32)  32'h1f
    1:2:3:1:2:2:1:1:1:2:2: SHIFTR 0x56456c51a4a0 <e53600#> {c59} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:1:2:2:1:1:1:2:2:1: VARREF 0x56456c4048a0 <e53591#> {c59} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:1:2:2:1:1:1:2:2:2: CONST 0x56456c4049f0 <e53592#> {c59} @dt=0x56456c4d0c00@(G/swu32/5)  5'h10
    1:2:3:1:2:2:1:1:2: EQ 0x56456c404cd0 <e49553> {i54} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:2:2:1:1:2:1: AND 0x56456c4d2330 <e49566> {c59} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:1:2:2:1:1:2:1:1: CONST 0x56456c501400 <e49562> {c59} @dt=0x56456bf2afc0@(G/w32)  32'h1f
    1:2:3:1:2:2:1:1:2:1:2: SHIFTR 0x56456c51a640 <e53616#> {c59} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:1:2:2:1:1:2:1:2:1: VARREF 0x56456c404e60 <e53607#> {c59} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:1:2:2:1:1:2:1:2:2: CONST 0x56456c404fb0 <e53608#> {c59} @dt=0x56456c4d0c00@(G/swu32/5)  5'h10
    1:2:3:1:2:2:1:1:2:2: VARREF 0x56456c405290 <e49552> {i54} @dt=0x56456c30de80@(G/wu32/5)  mips_cpu__DOT__write_register_memory [RV] <- VAR 0x56456c1dde10 <e16968> {c98} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:3:1:2:2:1:2: VARREF 0x56456c4053e0 <e49568> {i54} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__register_write_memory [RV] <- VAR 0x56456c1ddc90 <e16967> {c97} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_memory VAR
    1:2:3:1:2:2:2: VARREF 0x56456c405530 <e18149> {k13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_memory [RV] <- VAR 0x56456c1de410 <e16972> {c104} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_memory VAR
    1:2:3:1:2:2:3: VARREF 0x56456c405680 <e18150> {k13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_B_decode [RV] <- VAR 0x56456c1db890 <e16943> {c67} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_B_decode VAR
    1:2:3:2: VARREF 0x56456c4057e0 <e49572> {f8} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__program_counter_source_decode [LV] => VAR 0x56456c1d70f0 <e16845> {c36} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__program_counter_source_decode VAR
    1:2:3: ASSIGNW 0x56456c40a1d0 <e44472> {k13} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:1: COND 0x56456c40a290 <e18151> {k13} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:1:1: VARREF 0x56456c40a350 <e49574> {k13} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__ALU_src_B_execute [RV] <- VAR 0x56456c1dc490 <e16951> {c77} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__ALU_src_B_execute VAR
    1:2:3:1:2: VARREF 0x56456c40a4a0 <e18149> {k13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__sign_imm_execute [RV] <- VAR 0x56456c1ddb10 <e16966> {c94} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__sign_imm_execute VAR
    1:2:3:1:3: VARREF 0x56456c40a5f0 <e18150> {k13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__write_data_execute [RV] <- VAR 0x56456c1dd090 <e16959> {c87} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__write_data_execute VAR
    1:2:3:2: VARREF 0x56456c40a740 <e18152> {k13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [LV] => VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3: ASSIGNW 0x56456c489310 <e44474> {k13} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:1: COND 0x56456c4893d0 <e18151> {k13} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:1:1: VARREF 0x56456c489490 <e49575> {k13} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__program_counter_source_decode [RV] <- VAR 0x56456c1d70f0 <e16845> {c36} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__program_counter_source_decode VAR
    1:2:3:1:2: ADD 0x56456c4895b0 <e39487> {d7} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:1:2:1: COND 0x56456c511f60 <e52757> {j10} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:1:2:1:1: GTE 0x56456c511dc0 <e52753> {j10} @dt=0x56456c2fe8d0@(G/nw1)
    1:2:3:1:2:1:1:1: CONST 0x56456c511a00 <e52745> {j10} @dt=0x56456c128cd0@(G/sw32)  32'h1f
    1:2:3:1:2:1:1:2: CONST 0x56456c511c50 <e52746> {j10} @dt=0x56456c128cd0@(G/sw32)  32'sh2
    1:2:3:1:2:1:2: SHIFTL 0x56456c489670 <e52754> {j10} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:1:2:1:2:1: VARREF 0x56456c489730 <e18107> {j10} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__sign_imm_decode [RV] <- VAR 0x56456c1dbd10 <e16946> {c70} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__sign_imm_decode VAR
    1:2:3:1:2:1:2:2: CONST 0x56456c489880 <e19272> {j10} @dt=0x56456c128cd0@(G/sw32)  32'sh2
    1:2:3:1:2:1:3: CONST 0x56456c5117b0 <e52755> {j10} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:3:1:2:2: VARREF 0x56456c4899f0 <e17203> {d7} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_plus_four_decode [RV] <- VAR 0x56456c1d82f0 <e16856> {c52} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_plus_four_decode VAR
    1:2:3:1:3: ADD 0x56456c489b10 <e38533> {d7} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:1:3:1: CONST 0x56456c489bd0 <e25859> {c167} @dt=0x56456bf2afc0@(G/w32)  32'hf
    1:2:3:1:3:2: VARREF 0x56456c489d40 <e25860> {d7} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_fetch [RV] <- VAR 0x56456c1d6c70 <e16842> {c32} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_fetch VAR
    1:2:3:2: VARREF 0x56456c489e90 <e18152> {k13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_prime [LV] => VAR 0x56456c1d6af0 <e16841> {c31} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_prime VAR
    1:2:3: COMMENT 0x56456c4ccbf0 <e45013> {e29}  ALWAYS
    1:2:3: ASSIGN 0x56456c40a950 <e45015> {e30} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:1: CONST 0x56456c40aa10 <e20228> {e30} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:3:2: VARREF 0x56456c40ab80 <e17358> {e30} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_execute [LV] => VAR 0x56456c1dd210 <e16960> {c88} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2:3: IF 0x56456c40acd0 <e33316> {e32}
    1:2:3:1: AND 0x56456c4cfaa0 <e50132> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:1:1: CONST 0x56456c4cf810 <e50128> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:3:1:2: SHIFTR 0x56456c51a7e0 <e53633#> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:1:2:1: VARREF 0x56456c40ae70 <e53623#> {e32} @dt=0x56456c4d16c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:1:2:2: CONST 0x56456c40afc0 <e53624#> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h5
    1:2:3:2: ASSIGN 0x56456c40b2a0 <e33322> {e65} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:2:1: COND 0x56456c40b360 <e32261> {e65} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:2:1:1: AND 0x56456c4e4670 <e49819> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:2:1:1:1: CONST 0x56456c4eb200 <e49815> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:3:2:1:1:2: SHIFTR 0x56456c51a980 <e53650#> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:2:1:1:2:1: VARREF 0x56456c40b4f0 <e53640#> {e32} @dt=0x56456c4d16c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:2:1:1:2:2: CONST 0x56456c40b640 <e53641#> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h4
    1:2:3:2:1:2: COND 0x56456c40b920 <e32258> {e65} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:2:1:2:1: AND 0x56456c4e9190 <e49639> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:2:1:2:1:1: CONST 0x56456c4d6730 <e49635> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:3:2:1:2:1:2: SHIFTR 0x56456c51ab20 <e53667#> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:2:1:2:1:2:1: VARREF 0x56456c40bab0 <e53657#> {e32} @dt=0x56456c4d16c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:2:1:2:1:2:2: CONST 0x56456c40bc00 <e53658#> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h3
    1:2:3:2:1:2:2: COND 0x56456c40bee0 <e31989> {e65} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:2:1:2:2:1: AND 0x56456c4d6670 <e49626> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:2:1:2:2:1:1: CONST 0x56456c4d6420 <e49622> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:3:2:1:2:2:1:2: SHIFTR 0x56456c51acc0 <e53684#> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:2:1:2:2:1:2:1: VARREF 0x56456c40c070 <e53674#> {e32} @dt=0x56456c4d16c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:2:1:2:2:1:2:2: CONST 0x56456c40c1c0 <e53675#> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h2
    1:2:3:2:1:2:2:2: COND 0x56456c40c4a0 <e31973> {e65} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:2:1:2:2:2:1: AND 0x56456c4d6360 <e49613> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:2:1:2:2:2:1:1: CONST 0x56456c4d2700 <e49609> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:3:2:1:2:2:2:1:2: SHIFTR 0x56456c51ae60 <e53701#> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:2:1:2:2:2:1:2:1: VARREF 0x56456c40c630 <e53691#> {e32} @dt=0x56456c4d16c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:2:1:2:2:2:1:2:2: CONST 0x56456c40c780 <e53692#> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:3:2:1:2:2:2:2: COND 0x56456c40ca60 <e31957> {e65} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:2:1:2:2:2:2:1: AND 0x56456c4d2640 <e49600> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:2:1:2:2:2:2:1:1: CONST 0x56456c4d23f0 <e49596> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:3:2:1:2:2:2:2:1:2: SHIFTR 0x56456c51b000 <e53718#> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:2:1:2:2:2:2:1:2:1: VARREF 0x56456c40cbf0 <e53708#> {e32} @dt=0x56456c4d16c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:2:1:2:2:2:2:1:2:2: CONST 0x56456c40cd40 <e53709#> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:3:2:1:2:2:2:2:2: VARREF 0x56456c40d020 <e31941> {e65} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:2:1:2:2:2:2:3: CONST 0x56456c40d170 <e31942> {e66} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:3:2:1:2:2:2:3: CONST 0x56456c40d2e0 <e31958> {e66} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:3:2:1:2:2:3: CONST 0x56456c40d450 <e31974> {e66} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:3:2:1:2:3: CONST 0x56456c40d5c0 <e31990> {e66} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:3:2:1:3: COND 0x56456c40d730 <e32259> {e66} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:2:1:3:1: AND 0x56456c4eb140 <e49806> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:2:1:3:1:1: CONST 0x56456c4eaeb0 <e49802> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:3:2:1:3:1:2: SHIFTR 0x56456c51b1a0 <e53735#> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:2:1:3:1:2:1: VARREF 0x56456c40d8c0 <e53725#> {e32} @dt=0x56456c4d16c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:2:1:3:1:2:2: CONST 0x56456c40da10 <e53726#> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h3
    1:2:3:2:1:3:2: COND 0x56456c40dcf0 <e32242> {e66} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:2:1:3:2:1: AND 0x56456c4d6cb0 <e49688> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:2:1:3:2:1:1: CONST 0x56456c4d6a60 <e49684> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:3:2:1:3:2:1:2: SHIFTR 0x56456c51b340 <e53752#> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:2:1:3:2:1:2:1: VARREF 0x56456c40de80 <e53742#> {e32} @dt=0x56456c4d16c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:2:1:3:2:1:2:2: CONST 0x56456c40dfd0 <e53743#> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h2
    1:2:3:2:1:3:2:2: CONST 0x56456c40e2b0 <e32065> {e66} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:3:2:1:3:2:3: COND 0x56456c40e420 <e32066> {e64} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:2:1:3:2:3:1: AND 0x56456c4e97b0 <e49675> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:2:1:3:2:3:1:1: CONST 0x56456c4e9560 <e49671> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:3:2:1:3:2:3:1:2: SHIFTR 0x56456c51b4e0 <e53769#> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:2:1:3:2:3:1:2:1: VARREF 0x56456c40e5b0 <e53759#> {e32} @dt=0x56456c4d16c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:2:1:3:2:3:1:2:2: CONST 0x56456c40e700 <e53760#> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:3:2:1:3:2:3:2: COND 0x56456c40e9e0 <e32049> {e64} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:2:1:3:2:3:2:1: AND 0x56456c4e94a0 <e49662> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:2:1:3:2:3:2:1:1: CONST 0x56456c4e9250 <e49658> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:3:2:1:3:2:3:2:1:2: SHIFTR 0x56456c51b680 <e53786#> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:2:1:3:2:3:2:1:2:1: VARREF 0x56456c40eb70 <e53776#> {e32} @dt=0x56456c4d16c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:2:1:3:2:3:2:1:2:2: CONST 0x56456c40ecc0 <e53777#> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:3:2:1:3:2:3:2:2: COND 0x56456c40efa0 <e32033> {e64} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:2:1:3:2:3:2:2:1: LT 0x56456c40f060 <e49648> {e64} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:2:1:3:2:3:2:2:1:1: VARREF 0x56456c40f120 <e17647> {e64} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:2:1:3:2:3:2:2:1:2: VARREF 0x56456c40f270 <e17648> {e64} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:2:1:3:2:3:2:2:2: CONST 0x56456c40f3c0 <e19065> {e64} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:3:2:1:3:2:3:2:2:3: CONST 0x56456c40f530 <e19077> {e64} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:3:2:1:3:2:3:2:3: COND 0x56456c40f6a0 <e32034> {e63} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:2:1:3:2:3:2:3:1: LTS 0x56456c40f760 <e49649> {e63} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:2:1:3:2:3:2:3:1:1: VARREF 0x56456c40f820 <e17613> {e63} @dt=0x56456c128cd0@(G/sw32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:2:1:3:2:3:2:3:1:2: VARREF 0x56456c40f970 <e17614> {e63} @dt=0x56456c128cd0@(G/sw32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:2:1:3:2:3:2:3:2: CONST 0x56456c40fac0 <e19017> {e63} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:3:2:1:3:2:3:2:3:3: CONST 0x56456c40fc30 <e19029> {e63} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:3:2:1:3:2:3:3: CONST 0x56456c40fda0 <e32050> {e66} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:3:2:1:3:3: COND 0x56456c40ff10 <e32243> {e62} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:2:1:3:3:1: AND 0x56456c4eadf0 <e49793> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:2:1:3:3:1:1: CONST 0x56456c4eab60 <e49789> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:3:2:1:3:3:1:2: SHIFTR 0x56456c51b820 <e53803#> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:2:1:3:3:1:2:1: VARREF 0x56456c4100a0 <e53793#> {e32} @dt=0x56456c4d16c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:2:1:3:3:1:2:2: CONST 0x56456c4101f0 <e53794#> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h2
    1:2:3:2:1:3:3:2: COND 0x56456c4104d0 <e32226> {e62} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:2:1:3:3:2:1: AND 0x56456c4e8d60 <e49735> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:2:1:3:3:2:1:1: CONST 0x56456c4e8ad0 <e49731> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:3:2:1:3:3:2:1:2: SHIFTR 0x56456c51b9c0 <e53820#> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:2:1:3:3:2:1:2:1: VARREF 0x56456c410660 <e53810#> {e32} @dt=0x56456c4d16c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:2:1:3:3:2:1:2:2: CONST 0x56456c4107b0 <e53811#> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:3:2:1:3:3:2:2: COND 0x56456c471140 <e32141> {e62} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:2:1:3:3:2:2:1: AND 0x56456c4d6fc0 <e49707> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:2:1:3:3:2:2:1:1: CONST 0x56456c4d6d70 <e49703> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:3:2:1:3:3:2:2:1:2: SHIFTR 0x56456c51bb60 <e53837#> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:2:1:3:3:2:2:1:2:1: VARREF 0x56456c4712d0 <e53827#> {e32} @dt=0x56456c4d16c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:2:1:3:3:2:2:1:2:2: CONST 0x56456c471420 <e53828#> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:3:2:1:3:3:2:2:2: NOT 0x56456c471700 <e32102> {e62} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:2:1:3:3:2:2:2:1: OR 0x56456c4717c0 <e17608> {e62} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:2:1:3:3:2:2:2:1:1: VARREF 0x56456c471880 <e17606> {e62} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:2:1:3:3:2:2:2:1:2: VARREF 0x56456c4719d0 <e17607> {e62} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:2:1:3:3:2:2:3: XNOR 0x56456c471b20 <e32103> {e61} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:2:1:3:3:2:2:3:1: VARREF 0x56456c471be0 <e17600> {e61} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:2:1:3:3:2:2:3:2: VARREF 0x56456c471d30 <e17601> {e61} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:2:1:3:3:2:3: COND 0x56456c471e80 <e32142> {e60} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:2:1:3:3:2:3:1: AND 0x56456c4e8a10 <e49722> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:2:1:3:3:2:3:1:1: CONST 0x56456c4d7080 <e49718> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:3:2:1:3:3:2:3:1:2: SHIFTR 0x56456c51bd00 <e53854#> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:2:1:3:3:2:3:1:2:1: VARREF 0x56456c472010 <e53844#> {e32} @dt=0x56456c4d16c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:2:1:3:3:2:3:1:2:2: CONST 0x56456c472160 <e53845#> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:3:2:1:3:3:2:3:2: OR 0x56456c472440 <e32125> {e60} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:2:1:3:3:2:3:2:1: VARREF 0x56456c472500 <e17594> {e60} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:2:1:3:3:2:3:2:2: VARREF 0x56456c472650 <e17595> {e60} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:2:1:3:3:2:3:3: AND 0x56456c4727a0 <e32126> {e59} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:2:1:3:3:2:3:3:1: VARREF 0x56456c472860 <e17588> {e59} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:2:1:3:3:2:3:3:2: VARREF 0x56456c4729b0 <e17589> {e59} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:2:1:3:3:3: COND 0x56456c472b00 <e32227> {e58} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:2:1:3:3:3:1: AND 0x56456c4e0140 <e49780> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:2:1:3:3:3:1:1: CONST 0x56456c4dfeb0 <e49776> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:3:2:1:3:3:3:1:2: SHIFTR 0x56456c51bea0 <e53871#> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:2:1:3:3:3:1:2:1: VARREF 0x56456c472c90 <e53861#> {e32} @dt=0x56456c4d16c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:2:1:3:3:3:1:2:2: CONST 0x56456c472de0 <e53862#> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:3:2:1:3:3:3:2: COND 0x56456c4730c0 <e32210> {e58} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:2:1:3:3:3:2:1: AND 0x56456c4dfaa0 <e49752> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:2:1:3:3:3:2:1:1: CONST 0x56456c4e8e20 <e49748> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:3:2:1:3:3:3:2:1:2: SHIFTR 0x56456c51c040 <e53888#> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:2:1:3:3:3:2:1:2:1: VARREF 0x56456c473250 <e53878#> {e32} @dt=0x56456c4d16c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:2:1:3:3:3:2:1:2:2: CONST 0x56456c4733a0 <e53879#> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:3:2:1:3:3:3:2:2: SUB 0x56456c473680 <e32171> {e58} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:2:1:3:3:3:2:2:1: VARREF 0x56456c473740 <e17582> {e58} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:2:1:3:3:3:2:2:2: VARREF 0x56456c473890 <e17583> {e58} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:2:1:3:3:3:2:3: SUB 0x56456c4739e0 <e32172> {e57} @dt=0x56456c128cd0@(G/sw32)
    1:2:3:2:1:3:3:3:2:3:1: VARREF 0x56456c473aa0 <e17576> {e57} @dt=0x56456c128cd0@(G/sw32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:2:1:3:3:3:2:3:2: VARREF 0x56456c473bf0 <e17577> {e57} @dt=0x56456c128cd0@(G/sw32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:2:1:3:3:3:3: COND 0x56456c473d40 <e32211> {e56} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:2:1:3:3:3:3:1: AND 0x56456c4dfdf0 <e49767> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:2:1:3:3:3:3:1:1: CONST 0x56456c4dfb60 <e49763> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:3:2:1:3:3:3:3:1:2: SHIFTR 0x56456c51c1e0 <e53905#> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:2:1:3:3:3:3:1:2:1: VARREF 0x56456c473ed0 <e53895#> {e32} @dt=0x56456c4d16c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:2:1:3:3:3:3:1:2:2: CONST 0x56456c474020 <e53896#> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:3:2:1:3:3:3:3:2: ADD 0x56456c474300 <e32194> {e56} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:2:1:3:3:3:3:2:1: VARREF 0x56456c4743c0 <e17570> {e56} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:2:1:3:3:3:3:2:2: VARREF 0x56456c474510 <e17571> {e56} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:2:1:3:3:3:3:3: ADD 0x56456c474660 <e32195> {e55} @dt=0x56456c128cd0@(G/sw32)
    1:2:3:2:1:3:3:3:3:3:1: VARREF 0x56456c474720 <e17564> {e55} @dt=0x56456c128cd0@(G/sw32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:2:1:3:3:3:3:3:2: VARREF 0x56456c474870 <e17565> {e55} @dt=0x56456c128cd0@(G/sw32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:2:2: VARREF 0x56456c4749c0 <e17682> {e65} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_execute [LV] => VAR 0x56456c1dd210 <e16960> {c88} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2:3:3: IF 0x56456c474b10 <e33342> {e32}
    1:2:3:3:1: AND 0x56456c4cf750 <e50119> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:3:1:1: CONST 0x56456c4cf4c0 <e50115> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:3:3:1:2: SHIFTR 0x56456c51c380 <e53922#> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:3:1:2:1: VARREF 0x56456c474cb0 <e53912#> {e32} @dt=0x56456c4d16c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:3:1:2:2: CONST 0x56456c474e00 <e53913#> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h4
    1:2:3:3:2: IF 0x56456c4750e0 <e33372> {e32}
    1:2:3:3:2:1: AND 0x56456c4c1d00 <e49866> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:3:2:1:1: CONST 0x56456c4e4dd0 <e49862> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:3:3:2:1:2: SHIFTR 0x56456c51c520 <e53939#> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:3:2:1:2:1: VARREF 0x56456c475280 <e53929#> {e32} @dt=0x56456c4d16c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:3:2:1:2:2: CONST 0x56456c4753d0 <e53930#> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h3
    1:2:3:3:2:2: IF 0x56456c4756b0 <e33412> {e32}
    1:2:3:3:2:2:1: AND 0x56456c4e49c0 <e49838> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:3:2:2:1:1: CONST 0x56456c4e4730 <e49834> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:3:3:2:2:1:2: SHIFTR 0x56456c51c6c0 <e53956#> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:3:2:2:1:2:1: VARREF 0x56456c475850 <e53946#> {e32} @dt=0x56456c4d16c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:3:2:2:1:2:2: CONST 0x56456c4759a0 <e53947#> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h2
    1:2:3:3:2:2:2: ASSIGN 0x56456c475c80 <e33413> {e66} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:3:2:2:2:1: CONST 0x56456c475d40 <e20335> {e66} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:3:3:2:2:2:2: VARREF 0x56456c475eb0 <e17696> {e66} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_execute [LV] => VAR 0x56456c1dd210 <e16960> {c88} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2:3:3:2:3: ASSIGN 0x56456c476000 <e33444> {e66} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:3:2:3:1: COND 0x56456c4760c0 <e32441> {e66} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:3:2:3:1:1: AND 0x56456c4e4d10 <e49853> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:3:2:3:1:1:1: CONST 0x56456c4e4a80 <e49849> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:3:3:2:3:1:1:2: SHIFTR 0x56456c51c860 <e53973#> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:3:2:3:1:1:2:1: VARREF 0x56456c476250 <e53963#> {e32} @dt=0x56456c4d16c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:3:2:3:1:1:2:2: CONST 0x56456c4763a0 <e53964#> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h2
    1:2:3:3:2:3:1:2: CONST 0x56456c476680 <e32438> {e66} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:3:3:2:3:1:3: VARREF 0x56456c4767f0 <e32439> {e44} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:3:2:3:2: VARREF 0x56456c476940 <e17696> {e66} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_execute [LV] => VAR 0x56456c1dd210 <e16960> {c88} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2:3:3:3: ASSIGN 0x56456c476a90 <e33445> {e66} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:3:3:1: COND 0x56456c476b50 <e32704> {e66} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:3:3:1:1: AND 0x56456c4cf400 <e50106> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:3:3:1:1:1: CONST 0x56456c4cf170 <e50102> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:3:3:3:1:1:2: SHIFTR 0x56456c51ca00 <e53990#> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:3:3:1:1:2:1: VARREF 0x56456c476ce0 <e53980#> {e32} @dt=0x56456c4d16c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:3:3:1:1:2:2: CONST 0x56456c476e30 <e53981#> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h3
    1:2:3:3:3:1:2: COND 0x56456c477110 <e32701> {e66} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:3:3:1:2:1: AND 0x56456c4c23a0 <e49898> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:3:3:1:2:1:1: CONST 0x56456c4c2110 <e49894> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:3:3:3:1:2:1:2: SHIFTR 0x56456c51cba0 <e54007#> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:3:3:1:2:1:2:1: VARREF 0x56456c4772a0 <e53997#> {e32} @dt=0x56456c4d16c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:3:3:1:2:1:2:2: CONST 0x56456c4773f0 <e53998#> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h2
    1:2:3:3:3:1:2:2: CONST 0x56456c4776d0 <e32524> {e66} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:3:3:3:1:2:3: COND 0x56456c477840 <e32525> {e66} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:3:3:1:2:3:1: AND 0x56456c4c2050 <e49885> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:3:3:1:2:3:1:1: CONST 0x56456c4c1dc0 <e49881> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:3:3:3:1:2:3:1:2: SHIFTR 0x56456c51cd40 <e54024#> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:3:3:1:2:3:1:2:1: VARREF 0x56456c4779d0 <e54014#> {e32} @dt=0x56456c4d16c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:3:3:1:2:3:1:2:2: CONST 0x56456c477b20 <e54015#> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:3:3:3:1:2:3:2: CONST 0x56456c477e00 <e32508> {e66} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:3:3:3:1:2:3:3: VARREF 0x56456c477f70 <e32509> {e40} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:3:3:1:3: COND 0x56456c4780c0 <e32702> {e38} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:3:3:1:3:1: AND 0x56456c4d07c0 <e50093> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:3:3:1:3:1:1: CONST 0x56456c4d0530 <e50089> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:3:3:3:1:3:1:2: SHIFTR 0x56456c51cee0 <e54041#> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:3:3:1:3:1:2:1: VARREF 0x56456c478250 <e54031#> {e32} @dt=0x56456c4d16c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:3:3:1:3:1:2:2: CONST 0x56456c4783a0 <e54032#> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h2
    1:2:3:3:3:1:3:2: COND 0x56456c478680 <e32685> {e38} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:3:3:1:3:2:1: AND 0x56456c4df7a0 <e49990> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:3:3:1:3:2:1:1: CONST 0x56456c4df510 <e49986> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:3:3:3:1:3:2:1:2: SHIFTR 0x56456c51d080 <e54058#> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:3:3:1:3:2:1:2:1: VARREF 0x56456c478810 <e54048#> {e32} @dt=0x56456c4d16c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:3:3:1:3:2:1:2:2: CONST 0x56456c478960 <e54049#> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:3:3:3:1:3:2:2: COND 0x56456c478c40 <e32600> {e38} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:3:3:1:3:2:2:1: AND 0x56456c4d5df0 <e49947> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:3:3:1:3:2:2:1:1: CONST 0x56456c4d5b60 <e49943> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:3:3:3:1:3:2:2:1:2: SHIFTR 0x56456c51d220 <e54075#> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:3:3:1:3:2:2:1:2:1: VARREF 0x56456c478dd0 <e54065#> {e32} @dt=0x56456c4d16c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:3:3:1:3:2:2:1:2:2: CONST 0x56456c478f20 <e54066#> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:3:3:3:1:3:2:2:2: SHIFTR 0x56456c479200 <e32561> {e38} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:3:3:1:3:2:2:2:1: VARREF 0x56456c4792c0 <e17428> {e38} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:3:3:1:3:2:2:2:2: AND 0x56456c4d5770 <e49919> {e38} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:3:3:1:3:2:2:2:2:1: CONST 0x56456c4c2460 <e49915> {e38} @dt=0x56456bf2afc0@(G/w32)  32'h1f
    1:2:3:3:3:1:3:2:2:2:2:2: SHIFTR 0x56456c51d3c0 <e54091#> {e38} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:3:3:1:3:2:2:2:2:2:1: VARREF 0x56456c4794e0 <e54082#> {e38} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:3:3:1:3:2:2:2:2:2:2: CONST 0x56456c479630 <e54083#> {e38} @dt=0x56456c4d0c00@(G/swu32/5)  5'h0
    1:2:3:3:3:1:3:2:2:3: SHIFTR 0x56456c479910 <e32562> {e37} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:3:3:1:3:2:2:3:1: VARREF 0x56456c4799d0 <e17411> {e37} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:3:3:1:3:2:2:3:2: AND 0x56456c4d5aa0 <e49934> {e37} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:3:3:1:3:2:2:3:2:1: CONST 0x56456c4d5830 <e49930> {e37} @dt=0x56456bf2afc0@(G/w32)  32'h1f
    1:2:3:3:3:1:3:2:2:3:2:2: SHIFTR 0x56456c51d560 <e54107#> {e37} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:3:3:1:3:2:2:3:2:2:1: VARREF 0x56456c479bf0 <e54098#> {e37} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:3:3:1:3:2:2:3:2:2:2: CONST 0x56456c479d40 <e54099#> {e37} @dt=0x56456c4d0c00@(G/swu32/5)  5'h0
    1:2:3:3:3:1:3:2:3: COND 0x56456c47a020 <e32601> {e66} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:3:3:1:3:2:3:1: AND 0x56456c4df450 <e49977> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:3:3:1:3:2:3:1:1: CONST 0x56456c4df1c0 <e49973> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:3:3:3:1:3:2:3:1:2: SHIFTR 0x56456c51d700 <e54124#> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:3:3:1:3:2:3:1:2:1: VARREF 0x56456c47a1b0 <e54114#> {e32} @dt=0x56456c4d16c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:3:3:1:3:2:3:1:2:2: CONST 0x56456c47a300 <e54115#> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:3:3:3:1:3:2:3:2: CONST 0x56456c47a5e0 <e32584> {e66} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:3:3:3:1:3:2:3:3: SHIFTL 0x56456c47a750 <e32585> {e36} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:3:3:1:3:2:3:3:1: VARREF 0x56456c47a810 <e17394> {e36} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:3:3:1:3:2:3:3:2: AND 0x56456c4df100 <e49964> {e36} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:3:3:1:3:2:3:3:2:1: CONST 0x56456c4d5eb0 <e49960> {e36} @dt=0x56456bf2afc0@(G/w32)  32'h1f
    1:2:3:3:3:1:3:2:3:3:2:2: SHIFTR 0x56456c51d8a0 <e54140#> {e36} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:3:3:1:3:2:3:3:2:2:1: VARREF 0x56456c47aa30 <e54131#> {e36} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:3:3:1:3:2:3:3:2:2:2: CONST 0x56456c47ab80 <e54132#> {e36} @dt=0x56456c4d0c00@(G/swu32/5)  5'h0
    1:2:3:3:3:1:3:3: COND 0x56456c47ae60 <e32686> {e35} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:3:3:1:3:3:1: AND 0x56456c4d0470 <e50080> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:3:3:1:3:3:1:1: CONST 0x56456c4d01e0 <e50076> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:3:3:3:1:3:3:1:2: SHIFTR 0x56456c51da40 <e54157#> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:3:3:1:3:3:1:2:1: VARREF 0x56456c47aff0 <e54147#> {e32} @dt=0x56456c4d16c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:3:3:1:3:3:1:2:2: CONST 0x56456c47b140 <e54148#> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:3:3:3:1:3:3:2: COND 0x56456c47b420 <e32669> {e35} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:3:3:1:3:3:2:1: AND 0x56456c304420 <e50022> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:3:3:1:3:3:2:1:1: CONST 0x56456c304190 <e50018> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:3:3:3:1:3:3:2:1:2: SHIFTR 0x56456c51dbe0 <e54174#> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:3:3:1:3:3:2:1:2:1: VARREF 0x56456c47b5b0 <e54164#> {e32} @dt=0x56456c4d16c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:3:3:1:3:3:2:1:2:2: CONST 0x56456c47b700 <e54165#> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:3:3:3:1:3:3:2:2: SHIFTR 0x56456c47b9e0 <e32630> {e35} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:3:3:1:3:3:2:2:1: VARREF 0x56456c47baa0 <e17388> {e35} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:3:3:1:3:3:2:2:2: AND 0x56456c3040d0 <e50009> {e21} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:3:3:1:3:3:2:2:2:1: CONST 0x56456c4df860 <e50005> {e21} @dt=0x56456bf2afc0@(G/w32)  32'h1f
    1:2:3:3:3:1:3:3:2:2:2:2: SHIFTR 0x56456c51dd80 <e54190#> {e21} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:3:3:1:3:3:2:2:2:2:1: VARREF 0x56456c47bcc0 <e54181#> {e21} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:3:3:1:3:3:2:2:2:2:2: CONST 0x56456c47be10 <e54182#> {e21} @dt=0x56456c4d0c00@(G/swu32/5)  5'h6
    1:2:3:3:3:1:3:3:2:3: CONST 0x56456c47c0f0 <e32631> {e66} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:3:3:3:1:3:3:3: COND 0x56456c47c260 <e32670> {e34} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:3:3:1:3:3:3:1: AND 0x56456c4d0120 <e50067> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:3:3:1:3:3:3:1:1: CONST 0x56456c4cfe90 <e50063> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:3:3:3:1:3:3:3:1:2: SHIFTR 0x56456c51df20 <e54207#> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:3:3:1:3:3:3:1:2:1: VARREF 0x56456c47c3f0 <e54197#> {e32} @dt=0x56456c4d16c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:3:3:1:3:3:3:1:2:2: CONST 0x56456c47c540 <e54198#> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:3:3:3:1:3:3:3:2: SHIFTR 0x56456c47c820 <e32653> {e34} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:3:3:1:3:3:3:2:1: VARREF 0x56456c47c8e0 <e17382> {e34} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:3:3:1:3:3:3:2:2: AND 0x56456c304770 <e50039> {e21} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:3:3:1:3:3:3:2:2:1: CONST 0x56456c3044e0 <e50035> {e21} @dt=0x56456bf2afc0@(G/w32)  32'h1f
    1:2:3:3:3:1:3:3:3:2:2:2: SHIFTR 0x56456c51e0c0 <e54223#> {e21} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:3:3:1:3:3:3:2:2:2:1: VARREF 0x56456c47cb00 <e54214#> {e21} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:3:3:1:3:3:3:2:2:2:2: CONST 0x56456c47cc50 <e54215#> {e21} @dt=0x56456c4d0c00@(G/swu32/5)  5'h6
    1:2:3:3:3:1:3:3:3:3: SHIFTL 0x56456c47cf30 <e32654> {e33} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:3:3:1:3:3:3:3:1: VARREF 0x56456c47cff0 <e17376> {e33} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:3:3:1:3:3:3:3:2: AND 0x56456c4cfdd0 <e50054> {e21} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:3:3:1:3:3:3:3:2:1: CONST 0x56456c304830 <e50050> {e21} @dt=0x56456bf2afc0@(G/w32)  32'h1f
    1:2:3:3:3:1:3:3:3:3:2:2: SHIFTR 0x56456c51e260 <e54239#> {e21} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:3:3:1:3:3:3:3:2:2:1: VARREF 0x56456c47d210 <e54230#> {e21} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:3:3:1:3:3:3:3:2:2:2: CONST 0x56456c47d360 <e54231#> {e21} @dt=0x56456c4d0c00@(G/swu32/5)  5'h6
    1:2:3:3:3:2: VARREF 0x56456c47d6a0 <e17696> {e66} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_execute [LV] => VAR 0x56456c1dd210 <e16960> {c88} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2:3: COMMENT 0x56456c4cccd0 <e45021> {e29}  ALWAYS
    1:2:3: ASSIGN 0x56456c47d8b0 <e45023> {e31} @dt=0x56456bfbbe90@(G/w64)
    1:2:3:1: CONST 0x56456c47d970 <e20238> {e31} @dt=0x56456bfbbe90@(G/w64)  64'h0
    1:2:3:2: VARREF 0x56456c47db20 <e17372> {e31} @dt=0x56456bfbbe90@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output [LV] => VAR 0x56456c21f090 <e17217> {e19} @dt=0x56456bfbbe90@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:3: IF 0x56456c47dc80 <e33291> {e32}
    1:2:3:1: AND 0x56456c4de300 <e50269> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:1:1: CONST 0x56456c4de070 <e50265> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:3:1:2: NOT 0x56456c47dd50 <e50266> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:1:2:1: SHIFTR 0x56456c51e400 <e54256#> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:1:2:1:1: VARREF 0x56456c47dee0 <e54246#> {e32} @dt=0x56456c4d16c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:1:2:1:2: CONST 0x56456c47e030 <e54247#> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h5
    1:2:3:2: IF 0x56456c47e390 <e39099> {e32}
    1:2:3:2:1: AND 0x56456c30ce30 <e50256> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:2:1:1: CONST 0x56456c30cba0 <e50252> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:3:2:1:2: SHIFTR 0x56456c51e5a0 <e54273#> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:2:1:2:1: VARREF 0x56456c47e530 <e54263#> {e32} @dt=0x56456c4d16c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:2:1:2:2: CONST 0x56456c47e680 <e54264#> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h4
    1:2:3:2:2: IF 0x56456c47e9e0 <e33377> {e32}
    1:2:3:2:2:1: AND 0x56456c30cae0 <e50243> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:2:2:1:1: CONST 0x56456c30c850 <e50239> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:3:2:2:1:2: SHIFTR 0x56456c51e740 <e54290#> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:2:2:1:2:1: VARREF 0x56456c47eb80 <e54280#> {e32} @dt=0x56456c4d16c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:2:2:1:2:2: CONST 0x56456c47ecd0 <e54281#> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h3
    1:2:3:2:2:2: IF 0x56456c47f030 <e33392> {e32}
    1:2:3:2:2:2:1: AND 0x56456c30c790 <e50230> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:2:2:2:1:1: CONST 0x56456c30c520 <e50226> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:3:2:2:2:1:2: NOT 0x56456c47f100 <e50227> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:2:2:2:1:2:1: SHIFTR 0x56456c51e8e0 <e54307#> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:2:2:2:1:2:1:1: VARREF 0x56456c47f290 <e54297#> {e32} @dt=0x56456c4d16c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:2:2:2:1:2:1:2: CONST 0x56456c47f3e0 <e54298#> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h2
    1:2:3:2:2:2:2: IF 0x56456c47f740 <e39089> {e32}
    1:2:3:2:2:2:2:1: AND 0x56456c30c460 <e50217> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:2:2:2:2:1:1: CONST 0x56456c4e35f0 <e50213> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:3:2:2:2:2:1:2: SHIFTR 0x56456c51ea80 <e54324#> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:2:2:2:2:1:2:1: VARREF 0x56456c47f8e0 <e54314#> {e32} @dt=0x56456c4d16c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:2:2:2:2:1:2:2: CONST 0x56456c47fa30 <e54315#> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:3:2:2:2:2:2: IF 0x56456c47fd90 <e33433> {e32}
    1:2:3:2:2:2:2:2:1: AND 0x56456c4e2b40 <e50159> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:2:2:2:2:2:1:1: CONST 0x56456c4cfb60 <e50155> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:3:2:2:2:2:2:1:2: SHIFTR 0x56456c51ec20 <e54341#> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:2:2:2:2:2:1:2:1: VARREF 0x56456c47ff30 <e54331#> {e32} @dt=0x56456c4d16c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:2:2:2:2:2:1:2:2: CONST 0x56456c480080 <e54332#> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:3:2:2:2:2:2:2: ASSIGN 0x56456c4803e0 <e33439> {e52} @dt=0x56456bfbbe90@(G/w64)
    1:2:3:2:2:2:2:2:2:1: OR 0x56456c51f330 <e54374#> {e52} @dt=0x56456bfbbe90@(G/w64)
    1:2:3:2:2:2:2:2:2:1:1: SHIFTL 0x56456c51f190 <e54370#> {e52} @dt=0x56456bfbbe90@(G/w64)
    1:2:3:2:2:2:2:2:2:1:1:1: CCAST 0x56456c51edc0 <e54362#> {e52} @dt=0x56456bfbbe90@(G/w64) sz64
    1:2:3:2:2:2:2:2:2:1:1:1:1: DIV 0x56456c480560 <e54349#> {e52} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:2:2:2:2:2:2:1:1:1:1:1: VARREF 0x56456c480620 <e17521> {e52} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:2:2:2:2:2:2:1:1:1:1:2: VARREF 0x56456c480770 <e17522> {e52} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:2:2:2:2:2:2:1:1:2: CONST 0x56456c51ef40 <e54363#> {e52} @dt=0x56456bf2afc0@(G/w32)  32'h20
    1:2:3:2:2:2:2:2:2:1:2: CCAST 0x56456c51ee80 <e54371#> {e52} @dt=0x56456bfbbe90@(G/w64) sz64
    1:2:3:2:2:2:2:2:2:1:2:1: CONST 0x56456c4808c0 <e54353#> {e52} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:3:2:2:2:2:2:2:2: VARREF 0x56456c480a70 <e17539> {e52} @dt=0x56456bfbbe90@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output [LV] => VAR 0x56456c21f090 <e17217> {e19} @dt=0x56456bfbbe90@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:3:2:2:2:2:2:2: ASSIGN 0x56456c5123e0 <e52773> {e53} @dt=0x56456bfbbe90@(G/w64)
    1:2:3:2:2:2:2:2:2:1: ADD 0x56456c480c90 <e52767> {e53} @dt=0x56456bfbbe90@(G/w64)
    1:2:3:2:2:2:2:2:2:1:1: VARREF 0x56456c480d50 <e17541> {e53} @dt=0x56456bfbbe90@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output [RV] <- VAR 0x56456c21f090 <e17217> {e19} @dt=0x56456bfbbe90@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:3:2:2:2:2:2:2:1:2: CCAST 0x56456c51f3f0 <e54383#> {e53} @dt=0x56456bfbbe90@(G/w64) sz64
    1:2:3:2:2:2:2:2:2:1:2:1: MODDIV 0x56456c480f70 <e54380#> {e53} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:2:2:2:2:2:2:1:2:1:1: VARREF 0x56456c481030 <e17554> {e53} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:2:2:2:2:2:2:1:2:1:2: VARREF 0x56456c481180 <e17555> {e53} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:2:2:2:2:2:2:2: VARREF 0x56456c5122c0 <e52768> {e53} @dt=0x56456bfbbe90@(G/w64)  __Vtemp1 [LV] => VAR 0x56456c512020 <e52760> {e53} @dt=0x56456bfbbe90@(G/w64)  __Vtemp1 STMTTEMP
    1:2:3:2:2:2:2:2:2: ASSIGN 0x56456c480bd0 <e52771> {e53} @dt=0x56456bfbbe90@(G/w64)
    1:2:3:2:2:2:2:2:2:1: VARREF 0x56456c5121a0 <e52763> {e53} @dt=0x56456bfbbe90@(G/w64)  __Vtemp1 [RV] <- VAR 0x56456c512020 <e52760> {e53} @dt=0x56456bfbbe90@(G/w64)  __Vtemp1 STMTTEMP
    1:2:3:2:2:2:2:2:2:2: VARREF 0x56456c4812d0 <e17561> {e53} @dt=0x56456bfbbe90@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output [LV] => VAR 0x56456c21f090 <e17217> {e19} @dt=0x56456bfbbe90@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:3:2:2:2:2:2:3: ASSIGN 0x56456c481430 <e33441> {e48} @dt=0x56456bfbbe90@(G/w64)
    1:2:3:2:2:2:2:2:3:1: OR 0x56456c51fa20 <e54415#> {e48} @dt=0x56456bfbbe90@(G/w64)
    1:2:3:2:2:2:2:2:3:1:1: SHIFTL 0x56456c51f880 <e54411#> {e48} @dt=0x56456bfbbe90@(G/w64)
    1:2:3:2:2:2:2:2:3:1:1:1: CCAST 0x56456c51f4b0 <e54403#> {e48} @dt=0x56456bfbbe90@(G/w64) sz64
    1:2:3:2:2:2:2:2:3:1:1:1:1: DIVS 0x56456c4815b0 <e54390#> {e48} @dt=0x56456c128cd0@(G/sw32)
    1:2:3:2:2:2:2:2:3:1:1:1:1:1: VARREF 0x56456c481670 <e17478> {e48} @dt=0x56456c128cd0@(G/sw32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:2:2:2:2:2:3:1:1:1:1:2: VARREF 0x56456c4817c0 <e17479> {e48} @dt=0x56456c128cd0@(G/sw32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:2:2:2:2:2:3:1:1:2: CONST 0x56456c51f630 <e54404#> {e48} @dt=0x56456bf2afc0@(G/w32)  32'h20
    1:2:3:2:2:2:2:2:3:1:2: CCAST 0x56456c51f570 <e54412#> {e48} @dt=0x56456bfbbe90@(G/w64) sz64
    1:2:3:2:2:2:2:2:3:1:2:1: CONST 0x56456c481910 <e54394#> {e48} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:3:2:2:2:2:2:3:2: VARREF 0x56456c481ac0 <e17496> {e48} @dt=0x56456bfbbe90@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output [LV] => VAR 0x56456c21f090 <e17217> {e19} @dt=0x56456bfbbe90@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:3:2:2:2:2:2:3: ASSIGN 0x56456c512860 <e52790> {e49} @dt=0x56456bfbbe90@(G/w64)
    1:2:3:2:2:2:2:2:3:1: ADD 0x56456c481ce0 <e52784> {e49} @dt=0x56456bfbbe90@(G/w64)
    1:2:3:2:2:2:2:2:3:1:1: VARREF 0x56456c481da0 <e17498> {e49} @dt=0x56456bfbbe90@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output [RV] <- VAR 0x56456c21f090 <e17217> {e19} @dt=0x56456bfbbe90@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:3:2:2:2:2:2:3:1:2: CCAST 0x56456c51fae0 <e54424#> {e49} @dt=0x56456bfbbe90@(G/w64) sz64
    1:2:3:2:2:2:2:2:3:1:2:1: MODDIVS 0x56456c481fc0 <e54421#> {e49} @dt=0x56456c128cd0@(G/sw32)
    1:2:3:2:2:2:2:2:3:1:2:1:1: VARREF 0x56456c482080 <e17511> {e49} @dt=0x56456c128cd0@(G/sw32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:2:2:2:2:2:3:1:2:1:2: VARREF 0x56456c4821d0 <e17512> {e49} @dt=0x56456c128cd0@(G/sw32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:2:2:2:2:2:3:2: VARREF 0x56456c512740 <e52785> {e49} @dt=0x56456bfbbe90@(G/w64)  __Vtemp2 [LV] => VAR 0x56456c5124a0 <e52777> {e49} @dt=0x56456bfbbe90@(G/w64)  __Vtemp2 STMTTEMP
    1:2:3:2:2:2:2:2:3: ASSIGN 0x56456c481c20 <e52788> {e49} @dt=0x56456bfbbe90@(G/w64)
    1:2:3:2:2:2:2:2:3:1: VARREF 0x56456c512620 <e52780> {e49} @dt=0x56456bfbbe90@(G/w64)  __Vtemp2 [RV] <- VAR 0x56456c5124a0 <e52777> {e49} @dt=0x56456bfbbe90@(G/w64)  __Vtemp2 STMTTEMP
    1:2:3:2:2:2:2:2:3:2: VARREF 0x56456c482320 <e17518> {e49} @dt=0x56456bfbbe90@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output [LV] => VAR 0x56456c21f090 <e17217> {e19} @dt=0x56456bfbbe90@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:3:2:2:2:2:3: ASSIGN 0x56456c482480 <e33443> {e46} @dt=0x56456bfbbe90@(G/w64)
    1:2:3:2:2:2:2:3:1: COND 0x56456c482540 <e32319> {e46} @dt=0x56456bfbbe90@(G/w64)
    1:2:3:2:2:2:2:3:1:1: AND 0x56456c4e3530 <e50204> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:2:2:2:2:3:1:1:1: CONST 0x56456c4e32a0 <e50200> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:3:2:2:2:2:3:1:1:2: SHIFTR 0x56456c51fba0 <e54440#> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:2:2:2:2:3:1:1:2:1: VARREF 0x56456c4826d0 <e54430#> {e32} @dt=0x56456c4d16c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:2:2:2:2:3:1:1:2:2: CONST 0x56456c482820 <e54431#> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:3:2:2:2:2:3:1:2: MUL 0x56456c482b80 <e32316> {e46} @dt=0x56456bfbbe90@(G/w64)
    1:2:3:2:2:2:2:3:1:2:1: CCAST 0x56456c51fd40 <e54450#> {e24} @dt=0x56456bfbbe90@(G/w64) sz64
    1:2:3:2:2:2:2:3:1:2:1:1: VARREF 0x56456c482d00 <e54447#> {e24} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:2:2:2:2:3:1:2:2: CCAST 0x56456c51fe00 <e54459#> {e25} @dt=0x56456bfbbe90@(G/w64) sz64
    1:2:3:2:2:2:2:3:1:2:2:1: VARREF 0x56456c482f10 <e54456#> {e25} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:2:2:2:2:3:1:3: MULS 0x56456c483060 <e32317> {e45} @dt=0x56456c11fd60@(G/sw64)
    1:2:3:2:2:2:2:3:1:3:1: OR 0x56456c520690 <e54517#> {e22} @dt=0x56456bfbbe90@(G/w64)
    1:2:3:2:2:2:2:3:1:3:1:1: SHIFTL 0x56456c5204f0 <e54513#> {e22} @dt=0x56456bfbbe90@(G/w64)
    1:2:3:2:2:2:2:3:1:3:1:1:1: CCAST 0x56456c520120 <e54505#> {e22} @dt=0x56456bfbbe90@(G/w64) sz64
    1:2:3:2:2:2:2:3:1:3:1:1:1:1: NEGATE 0x56456c520060 <e54492#> {e22} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:2:2:2:2:3:1:3:1:1:1:1:1: AND 0x56456c4e2e90 <e54481#> {e22} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:2:2:2:2:3:1:3:1:1:1:1:1:1: CONST 0x56456c4e2c00 <e50172> {e22} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:3:2:2:2:2:3:1:3:1:1:1:1:1:2: SHIFTR 0x56456c51fec0 <e54474#> {e22} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:2:2:2:2:3:1:3:1:1:1:1:1:2:1: VARREF 0x56456c483370 <e54465#> {e22} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:2:2:2:2:3:1:3:1:1:1:1:1:2:2: CONST 0x56456c4834c0 <e54466#> {e22} @dt=0x56456c4d0c00@(G/swu32/5)  5'h1f
    1:2:3:2:2:2:2:3:1:3:1:1:2: CONST 0x56456c5202a0 <e54506#> {e22} @dt=0x56456bf2afc0@(G/w32)  32'h20
    1:2:3:2:2:2:2:3:1:3:1:2: CCAST 0x56456c5201e0 <e54514#> {e22} @dt=0x56456bfbbe90@(G/w64) sz64
    1:2:3:2:2:2:2:3:1:3:1:2:1: VARREF 0x56456c4839d0 <e54496#> {e22} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:2:2:2:2:3:1:3:2: OR 0x56456c520f20 <e54575#> {e23} @dt=0x56456bfbbe90@(G/w64)
    1:2:3:2:2:2:2:3:1:3:2:1: SHIFTL 0x56456c520d80 <e54571#> {e23} @dt=0x56456bfbbe90@(G/w64)
    1:2:3:2:2:2:2:3:1:3:2:1:1: CCAST 0x56456c5209b0 <e54563#> {e23} @dt=0x56456bfbbe90@(G/w64) sz64
    1:2:3:2:2:2:2:3:1:3:2:1:1:1: NEGATE 0x56456c5208f0 <e54550#> {e23} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:2:2:2:2:3:1:3:2:1:1:1:1: AND 0x56456c4e31e0 <e54539#> {e23} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:2:2:2:2:3:1:3:2:1:1:1:1:1: CONST 0x56456c4e2f50 <e50187> {e23} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:3:2:2:2:2:3:1:3:2:1:1:1:1:2: SHIFTR 0x56456c520750 <e54532#> {e23} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:2:2:2:2:3:1:3:2:1:1:1:1:2:1: VARREF 0x56456c491d60 <e54523#> {e23} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:2:2:2:2:3:1:3:2:1:1:1:1:2:2: CONST 0x56456c491e80 <e54524#> {e23} @dt=0x56456c4d0c00@(G/swu32/5)  5'h1f
    1:2:3:2:2:2:2:3:1:3:2:1:2: CONST 0x56456c520b30 <e54564#> {e23} @dt=0x56456bf2afc0@(G/w32)  32'h20
    1:2:3:2:2:2:2:3:1:3:2:2: CCAST 0x56456c520a70 <e54572#> {e23} @dt=0x56456bfbbe90@(G/w64) sz64
    1:2:3:2:2:2:2:3:1:3:2:2:1: VARREF 0x56456c4922d0 <e54554#> {e23} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:2:2:2:2:3:2: VARREF 0x56456c4923f0 <e17475> {e46} @dt=0x56456bfbbe90@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output [LV] => VAR 0x56456c21f090 <e17217> {e19} @dt=0x56456bfbbe90@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:3: ASSIGN 0x56456c492510 <e33446> {e68} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:1: CCAST 0x56456c521180 <e54593#> {e68} @dt=0x56456bf2afc0@(G/w32) sz32
    1:2:3:1:1: SHIFTR 0x56456c520fe0 <e54590#> {e68} @dt=0x56456bfbbe90@(G/w64)
    1:2:3:1:1:1: VARREF 0x56456c4926a0 <e54581#> {e68} @dt=0x56456bfbbe90@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output [RV] <- VAR 0x56456c21f090 <e17217> {e19} @dt=0x56456bfbbe90@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:3:1:1:2: CONST 0x56456c4927c0 <e54582#> {e68} @dt=0x56456c4de3c0@(G/swu32/6)  6'h20
    1:2:3:2: VARREF 0x56456c492aa0 <e17710> {e68} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_HI_output_execute [LV] => VAR 0x56456c1dd390 <e16961> {c89} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_HI_output_execute VAR
    1:2:3: ASSIGN 0x56456c492bc0 <e33447> {e69} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:1: CCAST 0x56456c5213e0 <e54612#> {e69} @dt=0x56456bf2afc0@(G/w32) sz32
    1:2:3:1:1: SHIFTR 0x56456c521240 <e54609#> {e69} @dt=0x56456bfbbe90@(G/w64)
    1:2:3:1:1:1: VARREF 0x56456c492d50 <e54600#> {e69} @dt=0x56456bfbbe90@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output [RV] <- VAR 0x56456c21f090 <e17217> {e19} @dt=0x56456bfbbe90@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:3:1:1:2: CONST 0x56456c492e70 <e54601#> {e69} @dt=0x56456c4de3c0@(G/swu32/6)  6'h0
    1:2:3:2: VARREF 0x56456c493150 <e17724> {e69} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_LO_output_execute [LV] => VAR 0x56456c1dd510 <e16962> {c90} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_LO_output_execute VAR
    1:2: CFUNC 0x56456c4ebe80 <e48622> {q39}  _sequent__TOP__4 [STATICU]
    1:2:2: VAR 0x56456c512920 <e52793> {e53} @dt=0x56456bfbbe90@(G/w64)  __Vtemp3 STMTTEMP
    1:2:2: VAR 0x56456c512da0 <e52810> {e49} @dt=0x56456bfbbe90@(G/w64)  __Vtemp4 STMTTEMP
    1:2:3: COMMENT 0x56456c4ccdb0 <e45135> {q31}  ALWAYS
    1:2:3: ASSIGNDLY 0x56456c3823f0 <e45137> {q40} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:1: VARREF 0x56456c3824b0 <e18579> {q40} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__write_data_execute [RV] <- VAR 0x56456c1dd090 <e16959> {c87} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__write_data_execute VAR
    1:2:3:2: VARREF 0x56456c308040 <e45925> {q40} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__write_data_memory [LV] => VAR 0x56456c1dea10 <e16976> {c108} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__write_data_memory VAR
    1:2:3: COMMENT 0x56456c4cce90 <e45143> {r15}  ALWAYS
    1:2:3: IF 0x56456c372330 <e45145> {r17}
    1:2:3:1: AND 0x56456c4de730 <e50290> {r17} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:1: CONST 0x56456c4de4a0 <e50286> {r17} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:3:1:2: NOT 0x56456c372120 <e50287> {r17} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:2:1: VARREF 0x56456c3721e0 <e50275> {r17} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__stall_decode [RV] <- VAR 0x56456c1dfa90 <e16987> {c125} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__stall_decode VAR
    1:2:3:2: ASSIGNDLY 0x56456c3737f0 <e38555> {r20} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:2:1: COND 0x56456c440ab0 <e38553> {r20} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:2:1:1: VARREF 0x56456c372a10 <e50277> {r18} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__program_counter_source_decode [RV] <- VAR 0x56456c1d70f0 <e16845> {c36} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__program_counter_source_decode VAR
    1:2:3:2:1:2: CONST 0x56456c3738b0 <e38550> {r20} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:3:2:1:3: ADD 0x56456c440730 <e38551> {d7} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:2:1:3:1: CONST 0x56456c4407f0 <e25859> {c167} @dt=0x56456bf2afc0@(G/w32)  32'hf
    1:2:3:2:1:3:2: VARREF 0x56456c440960 <e25860> {d7} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_fetch [RV] <- VAR 0x56456c1d6c70 <e16842> {c32} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_fetch VAR
    1:2:3:2:2: VARREF 0x56456c308190 <e45931> {r20} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_plus_four_decode [LV] => VAR 0x56456c1d82f0 <e16856> {c52} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_plus_four_decode VAR
    1:2:3: COMMENT 0x56456c4dba10 <e45151> {s27}  ALWAYS
    1:2:3: ASSIGNDLY 0x56456c384b80 <e45153> {s35} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:1: VARREF 0x56456c384c40 <e18664> {s35} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_LO_output_memory [RV] <- VAR 0x56456c1de710 <e16974> {c106} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_LO_output_memory VAR
    1:2:3:2: VARREF 0x56456c3082f0 <e45937> {s35} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_LO_output_writeback [LV] => VAR 0x56456c1df490 <e16983> {c119} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_LO_output_writeback VAR
    1:2:3: COMMENT 0x56456c4dbaf0 <e45159> {p40}  ALWAYS
    1:2:3: ASSIGNDLY 0x56456c37c8d0 <e45161> {p52} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:1: COND 0x56456c3f0b00 <e41587> {p52} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:1:1: VARREF 0x56456c3777c0 <e50291> {p41} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__flush_execute_register [RV] <- VAR 0x56456c1dff10 <e16990> {c128} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__flush_execute_register VAR
    1:2:3:1:2: CONST 0x56456c37c990 <e41584> {p52} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:3:1:3: VARREF 0x56456c37f710 <e41585> {p67} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__sign_imm_decode [RV] <- VAR 0x56456c1dbd10 <e16946> {c70} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__sign_imm_decode VAR
    1:2:3:2: VARREF 0x56456c308440 <e45943> {p52} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__sign_imm_execute [LV] => VAR 0x56456c1ddb10 <e16966> {c94} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__sign_imm_execute VAR
    1:2:3: COMMENT 0x56456c4dbbd0 <e45167> {s27}  ALWAYS
    1:2:3: ASSIGNDLY 0x56456c383de0 <e50294> {s30} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1: VARREF 0x56456c383ea0 <e50292> {s30} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__hi_lo_register_write_memory [RV] <- VAR 0x56456c1de290 <e16971> {c101} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hi_lo_register_write_memory VAR
    1:2:3:2: VARREF 0x56456c308590 <e50293> {s30} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__hi_lo_register_write_writeback [LV] => VAR 0x56456c1ded10 <e16978> {c112} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hi_lo_register_write_writeback VAR
    1:2:3: COMMENT 0x56456c4dbcb0 <e45175> {q31}  ALWAYS
    1:2:3: ASSIGNDLY 0x56456c3812f0 <e50297> {q34} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1: VARREF 0x56456c3813b0 <e50295> {q34} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__memory_write_execute [RV] <- VAR 0x56456c1dc190 <e16949> {c75} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_write_execute VAR
    1:2:3:2: VARREF 0x56456c3086f0 <e50296> {q34} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__memory_write_memory [LV] => VAR 0x56456c1de110 <e16970> {c100} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_write_memory VAR
    1:2:3: COMMENT 0x56456c4ce2d0 <e45183> {p40}  ALWAYS
    1:2:3: ASSIGNDLY 0x56456c37b9d0 <e50303> {p48} @dt=0x56456c4d16c0@(G/wu32/6)
    1:2:3:1: COND 0x56456c470650 <e50301> {p48} @dt=0x56456c4d16c0@(G/wu32/6)
    1:2:3:1:1: VARREF 0x56456c379120 <e50298> {p41} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__flush_execute_register [RV] <- VAR 0x56456c1dff10 <e16990> {c128} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__flush_execute_register VAR
    1:2:3:1:2: CONST 0x56456c37ba90 <e50299> {p48} @dt=0x56456c4d16c0@(G/wu32/6)  6'h0
    1:2:3:1:3: VARREF 0x56456c37e990 <e50300> {p63} @dt=0x56456c4d16c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_decode [RV] <- VAR 0x56456c1d7e70 <e15740> {c45} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_decode VAR
    1:2:3:2: VARREF 0x56456c308840 <e50302> {p48} @dt=0x56456c4d16c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [LV] => VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3: COMMENT 0x56456c4ce3b0 <e45191> {p40}  ALWAYS
    1:2:3: ASSIGNDLY 0x56456c37cc90 <e45193> {p54} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:1: COND 0x56456c3ee9d0 <e41603> {p54} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:1:1: VARREF 0x56456c377430 <e50304> {p41} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__flush_execute_register [RV] <- VAR 0x56456c1dff10 <e16990> {c128} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__flush_execute_register VAR
    1:2:3:1:2: CONST 0x56456c37cd50 <e41600> {p54} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:3:1:3: VARREF 0x56456c37fa70 <e41601> {p69} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_A_decode [RV] <- VAR 0x56456c1db710 <e16942> {c66} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_A_decode VAR
    1:2:3:2: VARREF 0x56456c308990 <e45967> {p54} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_A_execute [LV] => VAR 0x56456c1dca90 <e16955> {c83} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_A_execute VAR
    1:2:3: COMMENT 0x56456c4ce490 <e45199> {p40}  ALWAYS
    1:2:3: ASSIGNDLY 0x56456c37ae70 <e50310> {p45} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1: AND 0x56456c3f0cb0 <e50308> {p45} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:1: NOT 0x56456c3f1490 <e50306> {p45} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:1:1: VARREF 0x56456c377b50 <e50305> {p41} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__flush_execute_register [RV] <- VAR 0x56456c1dff10 <e16990> {c128} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__flush_execute_register VAR
    1:2:3:1:2: VARREF 0x56456c37df30 <e50307> {p60} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__ALU_src_B_decode [RV] <- VAR 0x56456c1d76f0 <e16849> {c40} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__ALU_src_B_decode VAR
    1:2:3:2: VARREF 0x56456c308af0 <e50309> {p45} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__ALU_src_B_execute [LV] => VAR 0x56456c1dc490 <e16951> {c77} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__ALU_src_B_execute VAR
    1:2:3: COMMENT 0x56456c4ce570 <e45207> {s27}  ALWAYS
    1:2:3: ASSIGNDLY 0x56456c384820 <e45209> {s34} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:1: VARREF 0x56456c3848e0 <e18661> {s34} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_HI_output_memory [RV] <- VAR 0x56456c1de590 <e16973> {c105} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_HI_output_memory VAR
    1:2:3:2: VARREF 0x56456c308c40 <e45979> {s34} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_HI_output_writeback [LV] => VAR 0x56456c1df310 <e16982> {c118} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_HI_output_writeback VAR
    1:2:3: COMMENT 0x56456c49cf50 <e45215> {p40}  ALWAYS
    1:2:3: ASSIGNDLY 0x56456c37b230 <e50316> {p46} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1: AND 0x56456c3ea210 <e50314> {p46} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:1: NOT 0x56456bf0c900 <e50312> {p46} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:1:1: VARREF 0x56456c3789a0 <e50311> {p41} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__flush_execute_register [RV] <- VAR 0x56456c1dff10 <e16990> {c128} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__flush_execute_register VAR
    1:2:3:1:2: VARREF 0x56456c37e290 <e50313> {p61} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__register_destination_decode [RV] <- VAR 0x56456c1d7870 <e16850> {c41} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_destination_decode VAR
    1:2:3:2: VARREF 0x56456c308d90 <e50315> {p46} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__register_destination_execute [LV] => VAR 0x56456c1dbe90 <e16947> {c73} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_destination_execute VAR
    1:2:3: COMMENT 0x56456c49d030 <e45223> {p40}  ALWAYS
    1:2:3: ASSIGNDLY 0x56456c37d060 <e45225> {p55} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:1: COND 0x56456c3ee820 <e41619> {p55} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:1:1: VARREF 0x56456c377080 <e50317> {p41} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__flush_execute_register [RV] <- VAR 0x56456c1dff10 <e16990> {c128} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__flush_execute_register VAR
    1:2:3:1:2: CONST 0x56456c37d120 <e41616> {p55} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:3:1:3: VARREF 0x56456c37fdf0 <e41617> {p70} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_B_decode [RV] <- VAR 0x56456c1db890 <e16943> {c67} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_B_decode VAR
    1:2:3:2: VARREF 0x56456c308ef0 <e45991> {p55} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_B_execute [LV] => VAR 0x56456c1dcc10 <e16956> {c84} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_B_execute VAR
    1:2:3: COMMENT 0x56456c49d110 <e45231> {s27}  ALWAYS
    1:2:3: ASSIGNDLY 0x56456c384ee0 <e45233> {s36} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:1: VARREF 0x56456c43cf90 <e38387> {s36} @dt=0x56456bf2afc0@(G/w32)  data_readdata [RV] <- VAR 0x56456c137a10 <e19199> {c22} @dt=0x56456bf2afc0@(G/w32)  data_readdata [PI] INPUT [P] PORT
    1:2:3:2: VARREF 0x56456c309050 <e45997> {s36} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__read_data_writeback [LV] => VAR 0x56456c1df790 <e16985> {c121} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__read_data_writeback VAR
    1:2:3: COMMENT 0x56456c49d1f0 <e45239> {s27}  ALWAYS
    1:2:3: ASSIGNDLY 0x56456c383a60 <e50320> {s29} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1: VARREF 0x56456c383b20 <e50318> {s29} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__memory_to_register_memory [RV] <- VAR 0x56456c1ddf90 <e16969> {c99} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_memory VAR
    1:2:3:2: VARREF 0x56456c3091a0 <e50319> {s29} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__memory_to_register_writeback [LV] => VAR 0x56456c1dee90 <e16979> {c113} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_writeback VAR
    1:2:3: COMMENT 0x56456c49d2d0 <e45247> {p40}  ALWAYS
    1:2:3: ASSIGNDLY 0x56456c37c150 <e50327> {p50} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:1: AND 0x56456c4dea80 <e50340> {p50} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:1:1: CONST 0x56456c4de7f0 <e50336> {p50} @dt=0x56456bf2afc0@(G/w32)  32'h1f
    1:2:3:1:2: COND 0x56456c43adb0 <e50337> {p50} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:1:2:1: VARREF 0x56456c379d20 <e50321> {p41} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__flush_execute_register [RV] <- VAR 0x56456c1dff10 <e16990> {c128} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__flush_execute_register VAR
    1:2:3:1:2:2: CONST 0x56456c37c210 <e50322> {p50} @dt=0x56456c30de80@(G/wu32/5)  5'h0
    1:2:3:1:2:3: SHIFTR 0x56456c5214a0 <e54628#> {c61} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:1:2:3:1: VARREF 0x56456c43a940 <e54619#> {c61} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:1:2:3:2: CONST 0x56456c43aa90 <e54620#> {c61} @dt=0x56456c4d0c00@(G/swu32/5)  5'hb
    1:2:3:2: VARREF 0x56456c309300 <e50326> {p50} @dt=0x56456c30de80@(G/wu32/5)  mips_cpu__DOT__Rd_execute [LV] => VAR 0x56456c1dd990 <e16965> {c93} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rd_execute VAR
    1:2:3: COMMENT 0x56456c4db120 <e45255> {p40}  ALWAYS
    1:2:3: ASSIGNDLY 0x56456c37c510 <e50347> {p51} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:1: AND 0x56456c4dedd0 <e50360> {p51} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:1:1: CONST 0x56456c4deb40 <e50356> {p51} @dt=0x56456bf2afc0@(G/w32)  32'h1f
    1:2:3:1:2: COND 0x56456c385270 <e50357> {p51} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:1:2:1: VARREF 0x56456c37a0e0 <e50341> {p41} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__flush_execute_register [RV] <- VAR 0x56456c1dff10 <e16990> {c128} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__flush_execute_register VAR
    1:2:3:1:2:2: CONST 0x56456c37c5d0 <e50342> {p51} @dt=0x56456c30de80@(G/wu32/5)  5'h0
    1:2:3:1:2:3: SHIFTR 0x56456c521640 <e54644#> {c56} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:1:2:3:1: VARREF 0x56456c435080 <e54635#> {c56} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:1:2:3:2: CONST 0x56456c4351d0 <e54636#> {c56} @dt=0x56456c4d0c00@(G/swu32/5)  5'h15
    1:2:3:2: VARREF 0x56456c309450 <e50346> {p51} @dt=0x56456c30de80@(G/wu32/5)  mips_cpu__DOT__Rs_execute [LV] => VAR 0x56456c1dd690 <e16963> {c91} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rs_execute VAR
    1:2:3: COMMENT 0x56456c4db200 <e45263> {s27}  ALWAYS
    1:2:3: ASSIGNDLY 0x56456c384160 <e45265> {s32} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:1: VARREF 0x56456c384220 <e18655> {s32} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_memory [RV] <- VAR 0x56456c1de410 <e16972> {c104} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_memory VAR
    1:2:3:2: VARREF 0x56456c3095a0 <e46021> {s32} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_writeback [LV] => VAR 0x56456c1df610 <e16984> {c120} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_writeback VAR
    1:2:3: COMMENT 0x56456c4db2e0 <e45271> {p40}  ALWAYS
    1:2:3: ASSIGNDLY 0x56456c37bd90 <e50367> {p49} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:1: AND 0x56456c4c7a50 <e50380> {p49} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:1:1: CONST 0x56456c4c77e0 <e50376> {p49} @dt=0x56456bf2afc0@(G/w32)  32'h1f
    1:2:3:1:2: COND 0x56456c439c70 <e50377> {p49} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:1:2:1: VARREF 0x56456c3798a0 <e50361> {p41} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__flush_execute_register [RV] <- VAR 0x56456c1dff10 <e16990> {c128} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__flush_execute_register VAR
    1:2:3:1:2:2: CONST 0x56456c37be50 <e50362> {p49} @dt=0x56456c30de80@(G/wu32/5)  5'h0
    1:2:3:1:2:3: SHIFTR 0x56456c5217e0 <e54660#> {c59} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:1:2:3:1: VARREF 0x56456c439800 <e54651#> {c59} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:1:2:3:2: CONST 0x56456c439950 <e54652#> {c59} @dt=0x56456c4d0c00@(G/swu32/5)  5'h10
    1:2:3:2: VARREF 0x56456c3096f0 <e50366> {p49} @dt=0x56456c30de80@(G/wu32/5)  mips_cpu__DOT__Rt_execute [LV] => VAR 0x56456c1dd810 <e16964> {c92} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rt_execute VAR
    1:2:3: COMMENT 0x56456c4db3c0 <e45279> {s27}  ALWAYS
    1:2:3: ASSIGNDLY 0x56456c3844c0 <e50383> {s33} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:1: VARREF 0x56456c384580 <e50381> {s33} @dt=0x56456c30de80@(G/wu32/5)  mips_cpu__DOT__write_register_memory [RV] <- VAR 0x56456c1dde10 <e16968> {c98} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:3:2: VARREF 0x56456c309840 <e50382> {s33} @dt=0x56456c30de80@(G/wu32/5)  mips_cpu__DOT__write_register_writeback [LV] => VAR 0x56456c1df010 <e16980> {c116} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_writeback VAR
    1:2:3: COMMENT 0x56456c4db4a0 <e45287> {s27}  ALWAYS
    1:2:3: ASSIGNDLY 0x56456c383760 <e50386> {s28} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1: VARREF 0x56456c383820 <e50384> {s28} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__register_write_memory [RV] <- VAR 0x56456c1ddc90 <e16967> {c97} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_memory VAR
    1:2:3:2: VARREF 0x56456c309990 <e50385> {s28} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__register_write_writeback [LV] => VAR 0x56456c1deb90 <e16977> {c111} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_writeback VAR
    1:2:3: ASSIGNW 0x56456c282940 <e44692> {c135} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:1: VARREF 0x56456c282a00 <e16998> {c135} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__write_data_memory [RV] <- VAR 0x56456c1dea10 <e16976> {c108} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__write_data_memory VAR
    1:2:3:2: VARREF 0x56456c282b20 <e16999> {c135} @dt=0x56456bf2afc0@(G/w32)  data_writedata [LV] => VAR 0x56456c137670 <e19193> {c21} @dt=0x56456bf2afc0@(G/w32)  data_writedata [PO] OUTPUT [P] PORT
    1:2:3: COMMENT 0x56456c4ceb70 <e45295> {m9}  ALWAYS
    1:2:3: IF 0x56456c3707d0 <e45297> {m10}
    1:2:3:1: AND 0x56456c4c7da0 <e50401> {m10} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:1: CONST 0x56456c4c7b10 <e50397> {m10} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:3:1:2: NOT 0x56456c3705f0 <e50398> {m10} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:2:1: VARREF 0x56456c3706b0 <e50387> {m10} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__stall_fetch [RV] <- VAR 0x56456c1df910 <e16986> {c124} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__stall_fetch VAR
    1:2:3:2: ASSIGNDLY 0x56456c370cd0 <e33519> {m11} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:2:1: VARREF 0x56456c370d90 <e18195> {m11} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_prime [RV] <- VAR 0x56456c1d6af0 <e16841> {c31} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_prime VAR
    1:2:3:2:2: VARREF 0x56456c30a820 <e46105> {m11} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_fetch [LV] => VAR 0x56456c1d6c70 <e16842> {c32} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_fetch VAR
    1:2:3: COMMENT 0x56456c4cec50 <e45303> {q31}  ALWAYS
    1:2:3: ASSIGNDLY 0x56456c382090 <e45305> {q39} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:1: VARREF 0x56456c382150 <e18576> {q39} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_LO_output_execute [RV] <- VAR 0x56456c1dd510 <e16962> {c90} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_LO_output_execute VAR
    1:2:3:2: VARREF 0x56456c30a970 <e46111> {q39} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_LO_output_memory [LV] => VAR 0x56456c1de710 <e16974> {c106} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_LO_output_memory VAR
    1:2:3: COMMENT 0x56456c4ced30 <e45311> {q31}  ALWAYS
    1:2:3: ASSIGNDLY 0x56456c381650 <e50404> {q35} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1: VARREF 0x56456c381710 <e50402> {q35} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__hi_lo_register_write_execute [RV] <- VAR 0x56456c1dc790 <e16953> {c79} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hi_lo_register_write_execute VAR
    1:2:3:2: VARREF 0x56456c30aac0 <e50403> {q35} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__hi_lo_register_write_memory [LV] => VAR 0x56456c1de290 <e16971> {c101} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hi_lo_register_write_memory VAR
    1:2:3: ASSIGNW 0x56456c282c40 <e50407> {c136} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1: VARREF 0x56456c282d00 <e50405> {c136} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__memory_write_memory [RV] <- VAR 0x56456c1de110 <e16970> {c100} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_write_memory VAR
    1:2:3:2: VARREF 0x56456c282e20 <e50406> {c136} @dt=0x56456c4e7780@(G/wu32/1)  data_write [LV] => VAR 0x56456c136f30 <e19181> {c19} @dt=0x56456bf0a940@(G/w1)  data_write [PO] OUTPUT [P] PORT
    1:2:3: COMMENT 0x56456c4cee10 <e45319> {p40}  ALWAYS
    1:2:3: ASSIGNDLY 0x56456c37aab0 <e50413> {p44} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1: AND 0x56456c3f3180 <e50411> {p44} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:1: NOT 0x56456c3f3bd0 <e50409> {p44} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:1:1: VARREF 0x56456c377ec0 <e50408> {p41} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__flush_execute_register [RV] <- VAR 0x56456c1dff10 <e16990> {c128} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__flush_execute_register VAR
    1:2:3:1:2: VARREF 0x56456c37dbd0 <e50410> {p59} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__memory_write_decode [RV] <- VAR 0x56456c1d7570 <e16848> {c39} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_write_decode VAR
    1:2:3:2: VARREF 0x56456c30ac20 <e50412> {p44} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__memory_write_execute [LV] => VAR 0x56456c1dc190 <e16949> {c75} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_write_execute VAR
    1:2:3: COMMENT 0x56456c4ceef0 <e45327> {q31}  ALWAYS
    1:2:3: ASSIGNDLY 0x56456c381d30 <e45329> {q38} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:1: VARREF 0x56456c381df0 <e18573> {q38} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_HI_output_execute [RV] <- VAR 0x56456c1dd390 <e16961> {c89} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_HI_output_execute VAR
    1:2:3:2: VARREF 0x56456c30ad70 <e46129> {q38} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_HI_output_memory [LV] => VAR 0x56456c1de590 <e16973> {c105} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_HI_output_memory VAR
    1:2:3: COMMENT 0x56456c49c670 <e45335> {q31}  ALWAYS
    1:2:3: ASSIGNDLY 0x56456c380f70 <e50416> {q33} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1: VARREF 0x56456c381030 <e50414> {q33} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__memory_to_register_execute [RV] <- VAR 0x56456c1dc010 <e16948> {c74} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_execute VAR
    1:2:3:2: VARREF 0x56456c30aec0 <e50415> {q33} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__memory_to_register_memory [LV] => VAR 0x56456c1ddf90 <e16969> {c99} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_memory VAR
    1:2:3: ASSIGNW 0x56456c2e7580 <e44708> {k13} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:1: COND 0x56456c2e7640 <e18151> {k13} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:1:1: VARREF 0x56456c2e7700 <e50417> {k13} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__memory_to_register_writeback [RV] <- VAR 0x56456c1dee90 <e16979> {c113} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_writeback VAR
    1:2:3:1:2: VARREF 0x56456c2e7820 <e18149> {k13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_writeback [RV] <- VAR 0x56456c1df610 <e16984> {c120} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_writeback VAR
    1:2:3:1:3: VARREF 0x56456c2e7970 <e18150> {k13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__read_data_writeback [RV] <- VAR 0x56456c1df790 <e16985> {c121} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__read_data_writeback VAR
    1:2:3:2: VARREF 0x56456c2e7ac0 <e18152> {k13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__result_writeback [LV] => VAR 0x56456c1df190 <e16981> {c117} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__result_writeback VAR
    1:2:3: COMMENT 0x56456c49c750 <e45343> {q31}  ALWAYS
    1:2:3: ASSIGNDLY 0x56456c3819d0 <e45345> {q37} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:1: VARREF 0x56456c381a90 <e18570> {q37} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_execute [RV] <- VAR 0x56456c1dd210 <e16960> {c88} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2:3:2: VARREF 0x56456c30b020 <e46141> {q37} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_memory [LV] => VAR 0x56456c1de410 <e16972> {c104} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_memory VAR
    1:2:3: COMMENT 0x56456c49c830 <e45351> {r15}  ALWAYS
    1:2:3: IF 0x56456c371a70 <e45353> {r17}
    1:2:3:1: AND 0x56456c4c80f0 <e50433> {r17} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:1: CONST 0x56456c4c7e60 <e50429> {r17} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:3:1:2: NOT 0x56456c371860 <e50430> {r17} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:2:1: VARREF 0x56456c371920 <e50418> {r17} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__stall_decode [RV] <- VAR 0x56456c1dfa90 <e16987> {c125} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__stall_decode VAR
    1:2:3:2: ASSIGNDLY 0x56456c373450 <e38414> {r19} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:2:1: COND 0x56456c43d410 <e38412> {r19} @dt=0x56456c128cd0@(G/sw32)
    1:2:3:2:1:1: VARREF 0x56456c3731d0 <e50420> {r18} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__program_counter_source_decode [RV] <- VAR 0x56456c1d70f0 <e16845> {c36} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__program_counter_source_decode VAR
    1:2:3:2:1:2: CONST 0x56456c373510 <e38409> {r19} @dt=0x56456c128cd0@(G/sw32)  32'sh0
    1:2:3:2:1:3: VARREF 0x56456c43d2f0 <e38410> {r22} @dt=0x56456bf2afc0@(G/w32)  instr_readdata [RV] <- VAR 0x56456c1367f0 <e19169> {c15} @dt=0x56456bf2afc0@(G/w32)  instr_readdata [PI] INPUT [P] PORT
    1:2:3:2:2: VARREF 0x56456c30b170 <e46147> {r19} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [LV] => VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3: COMMENT 0x56456c49c910 <e45359> {q31}  ALWAYS
    1:2:3: ASSIGNDLY 0x56456c382750 <e50436> {q41} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:1: VARREF 0x56456c382810 <e50434> {q41} @dt=0x56456c30de80@(G/wu32/5)  mips_cpu__DOT__write_register_execute [RV] <- VAR 0x56456c1dc310 <e16950> {c76} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_execute VAR
    1:2:3:2: VARREF 0x56456c30b2c0 <e50435> {q41} @dt=0x56456c30de80@(G/wu32/5)  mips_cpu__DOT__write_register_memory [LV] => VAR 0x56456c1dde10 <e16968> {c98} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:3: COMMENT 0x56456c49c9f0 <e45367> {q31}  ALWAYS
    1:2:3: ASSIGNDLY 0x56456c380c70 <e50439> {q32} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1: VARREF 0x56456c380d30 <e50437> {q32} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__register_write_execute [RV] <- VAR 0x56456c1dc910 <e16954> {c80} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_execute VAR
    1:2:3:2: VARREF 0x56456c30b410 <e50438> {q32} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__register_write_memory [LV] => VAR 0x56456c1ddc90 <e16967> {c97} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_memory VAR
    1:2:3: ASSIGNW 0x56456c2b5df0 <e50445> {k13} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:1: COND 0x56456c2b5eb0 <e50443> {k13} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:1:1: VARREF 0x56456c2b5f70 <e50440> {k13} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__register_destination_execute [RV] <- VAR 0x56456c1dbe90 <e16947> {c73} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_destination_execute VAR
    1:2:3:1:2: VARREF 0x56456c2b60d0 <e50441> {k13} @dt=0x56456c30de80@(G/wu32/5)  mips_cpu__DOT__Rd_execute [RV] <- VAR 0x56456c1dd990 <e16965> {c93} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rd_execute VAR
    1:2:3:1:3: VARREF 0x56456c2b6220 <e50442> {k13} @dt=0x56456c30de80@(G/wu32/5)  mips_cpu__DOT__Rt_execute [RV] <- VAR 0x56456c1dd810 <e16964> {c92} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rt_execute VAR
    1:2:3:2: VARREF 0x56456c2b6370 <e50444> {k13} @dt=0x56456c30de80@(G/wu32/5)  mips_cpu__DOT__write_register_execute [LV] => VAR 0x56456c1dc310 <e16950> {c76} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_execute VAR
    1:2:3: ASSIGNW 0x56456c282f40 <e44746> {c140} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:1: VARREF 0x56456c283000 <e17007> {c140} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_fetch [RV] <- VAR 0x56456c1d6c70 <e16842> {c32} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_fetch VAR
    1:2:3:2: VARREF 0x56456c283120 <e17008> {c140} @dt=0x56456bf2afc0@(G/w32)  instr_address [LV] => VAR 0x56456c136450 <e19163> {c14} @dt=0x56456bf2afc0@(G/w32)  instr_address [PO] OUTPUT [P] PORT
    1:2:3: COMMENT 0x56456c49cad0 <e45375> {p40}  ALWAYS
    1:2:3: ASSIGNDLY 0x56456c37b600 <e50451> {p47} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1: AND 0x56456c3ed420 <e50449> {p47} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:1: NOT 0x56456c3f7070 <e50447> {p47} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:1:1: VARREF 0x56456c378d60 <e50446> {p41} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__flush_execute_register [RV] <- VAR 0x56456c1dff10 <e16990> {c128} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__flush_execute_register VAR
    1:2:3:1:2: VARREF 0x56456c37e610 <e50448> {p62} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__hi_lo_register_write_decode [RV] <- VAR 0x56456c1d7b70 <e16852> {c43} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode VAR
    1:2:3:2: VARREF 0x56456c30b970 <e50450> {p47} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__hi_lo_register_write_execute [LV] => VAR 0x56456c1dc790 <e16953> {c79} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hi_lo_register_write_execute VAR
    1:2:3: COMMENT 0x56456c4cd0b0 <e45383> {p40}  ALWAYS
    1:2:3: ASSIGNDLY 0x56456c37a6e0 <e50457> {p43} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1: AND 0x56456c3f44e0 <e50455> {p43} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:1: NOT 0x56456c3f9240 <e50453> {p43} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:1:1: VARREF 0x56456c378250 <e50452> {p41} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__flush_execute_register [RV] <- VAR 0x56456c1dff10 <e16990> {c128} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__flush_execute_register VAR
    1:2:3:1:2: VARREF 0x56456c37d850 <e50454> {p58} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__memory_to_register_decode [RV] <- VAR 0x56456c1d73f0 <e16847> {c38} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_decode VAR
    1:2:3:2: VARREF 0x56456c30bad0 <e50456> {p43} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__memory_to_register_execute [LV] => VAR 0x56456c1dc010 <e16948> {c74} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_execute VAR
    1:2:3: ASSIGNW 0x56456c282640 <e44752> {c134} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:1: VARREF 0x56456c282700 <e16995> {c134} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_memory [RV] <- VAR 0x56456c1de410 <e16972> {c104} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_memory VAR
    1:2:3:2: VARREF 0x56456c282820 <e16996> {c134} @dt=0x56456bf2afc0@(G/w32)  data_address [LV] => VAR 0x56456c136b90 <e19175> {c18} @dt=0x56456bf2afc0@(G/w32)  data_address [PO] OUTPUT [P] PORT
    1:2:3: ASSIGNW 0x56456c2a1f50 <e44754> {o6} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:1: OR 0x56456c522170 <e54727#> {o6} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:1:1: SHIFTL 0x56456c521fd0 <e54723#> {o6} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:1:1:1: AND 0x56456c4e9a20 <e54715#> {o6} @dt=0x56456c4e6790@(G/wu32/16)
    1:2:3:1:1:1:1: CONST 0x56456c4c8500 <e50483> {o6} @dt=0x56456bf2afc0@(G/w32)  32'hffff
    1:2:3:1:1:1:2: NEGATE 0x56456c521b20 <e54686#> {o6} @dt=0x56456c4e6790@(G/wu32/16)
    1:2:3:1:1:1:2:1: AND 0x56456c4c8440 <e54683#> {o6} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:1:1:2:1:1: CONST 0x56456c4c81b0 <e50468> {o6} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:3:1:1:1:2:1:2: SHIFTR 0x56456c521980 <e54676#> {o6} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:1:1:2:1:2:1: VARREF 0x56456c43ba80 <e54667#> {c63} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:1:1:1:2:1:2:2: CONST 0x56456c43c470 <e54668#> {o6} @dt=0x56456bf2afc0@(G/w32)  32'hf
    1:2:3:1:1:2: CONST 0x56456c521d80 <e54716#> {o6} @dt=0x56456bf2afc0@(G/w32)  32'h10
    1:2:3:1:2: AND 0x56456c4e9d70 <e54724#> {c63} @dt=0x56456c4e6790@(G/wu32/16)
    1:2:3:1:2:1: CONST 0x56456c4e9ae0 <e50496> {c63} @dt=0x56456bf2afc0@(G/w32)  32'hffff
    1:2:3:1:2:2: SHIFTR 0x56456c521be0 <e54702#> {c63} @dt=0x56456c4e6790@(G/wu32/16)
    1:2:3:1:2:2:1: VARREF 0x56456c43bfc0 <e54693#> {c63} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:1:2:2:2: CONST 0x56456c43c110 <e54694#> {c63} @dt=0x56456c4d0c00@(G/swu32/5)  5'h0
    1:2:3:2: VARREF 0x56456c2a2950 <e18351> {o6} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__sign_imm_decode [LV] => VAR 0x56456c1dbd10 <e16946> {c70} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__sign_imm_decode VAR
    1:2:3: COMMENT 0x56456c4cd190 <e45391> {p40}  ALWAYS
    1:2:3: ASSIGNDLY 0x56456c37a320 <e50506> {p42} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1: AND 0x56456c3f95a0 <e50504> {p42} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:1: NOT 0x56456c3f7ca0 <e50502> {p42} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:1:1: VARREF 0x56456c378610 <e50501> {p41} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__flush_execute_register [RV] <- VAR 0x56456c1dff10 <e16990> {c128} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__flush_execute_register VAR
    1:2:3:1:2: VARREF 0x56456c37d4f0 <e50503> {p57} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__register_write_decode [RV] <- VAR 0x56456c1d7270 <e16846> {c37} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_decode VAR
    1:2:3:2: VARREF 0x56456c30bc30 <e50505> {p42} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__register_write_execute [LV] => VAR 0x56456c1dc910 <e16954> {c80} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_execute VAR
    1:2:3: COMMENT 0x56456c4cd270 <e45399> {i28}  ALWAYS
    1:2:3: ASSIGN 0x56456c365860 <e50531> {i31} @dt=0x56456c4d15e0@(G/wu32/2)
    1:2:3:1: COND 0x56456c365920 <e50529> {i31} @dt=0x56456c4d15e0@(G/wu32/2)
    1:2:3:1:1: AND 0x56456c3659e0 <e50515> {i30} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:1:1: AND 0x56456c365aa0 <e50513> {i30} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:1:1:1: NEQ 0x56456c365b60 <e50509> {i30} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:1:1:1:1: CONST 0x56456c365c20 <e50507> {i30} @dt=0x56456c30de80@(G/wu32/5)  5'h0
    1:2:3:1:1:1:1:2: VARREF 0x56456c365d90 <e50508> {i30} @dt=0x56456c30de80@(G/wu32/5)  mips_cpu__DOT__Rs_execute [RV] <- VAR 0x56456c1dd690 <e16963> {c91} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rs_execute VAR
    1:2:3:1:1:1:2: EQ 0x56456c365eb0 <e50512> {i30} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:1:1:2:1: VARREF 0x56456c365f70 <e50510> {i30} @dt=0x56456c30de80@(G/wu32/5)  mips_cpu__DOT__Rs_execute [RV] <- VAR 0x56456c1dd690 <e16963> {c91} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rs_execute VAR
    1:2:3:1:1:1:2:2: VARREF 0x56456c366090 <e50511> {i30} @dt=0x56456c30de80@(G/wu32/5)  mips_cpu__DOT__write_register_memory [RV] <- VAR 0x56456c1dde10 <e16968> {c98} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:3:1:1:2: VARREF 0x56456c3661b0 <e50514> {i30} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__register_write_memory [RV] <- VAR 0x56456c1ddc90 <e16967> {c97} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_memory VAR
    1:2:3:1:2: CONST 0x56456c3662d0 <e50516> {i31} @dt=0x56456c4d15e0@(G/wu32/2)  2'h2
    1:2:3:1:3: COND 0x56456c366440 <e50528> {i33} @dt=0x56456c4d15e0@(G/wu32/2)
    1:2:3:1:3:1: AND 0x56456c366500 <e50525> {i32} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:3:1:1: AND 0x56456c3665c0 <e50523> {i32} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:3:1:1:1: NEQ 0x56456c366680 <e50519> {i32} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:3:1:1:1:1: CONST 0x56456c366740 <e50517> {i32} @dt=0x56456c30de80@(G/wu32/5)  5'h0
    1:2:3:1:3:1:1:1:2: VARREF 0x56456c3668b0 <e50518> {i32} @dt=0x56456c30de80@(G/wu32/5)  mips_cpu__DOT__Rs_execute [RV] <- VAR 0x56456c1dd690 <e16963> {c91} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rs_execute VAR
    1:2:3:1:3:1:1:2: EQ 0x56456c3669d0 <e50522> {i32} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:3:1:1:2:1: VARREF 0x56456c366a90 <e50520> {i32} @dt=0x56456c30de80@(G/wu32/5)  mips_cpu__DOT__Rs_execute [RV] <- VAR 0x56456c1dd690 <e16963> {c91} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rs_execute VAR
    1:2:3:1:3:1:1:2:2: VARREF 0x56456c366bb0 <e50521> {i32} @dt=0x56456c30de80@(G/wu32/5)  mips_cpu__DOT__write_register_writeback [RV] <- VAR 0x56456c1df010 <e16980> {c116} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_writeback VAR
    1:2:3:1:3:1:2: VARREF 0x56456c366cd0 <e50524> {i32} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__register_write_writeback [RV] <- VAR 0x56456c1deb90 <e16977> {c111} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_writeback VAR
    1:2:3:1:3:2: CONST 0x56456c366df0 <e50526> {i33} @dt=0x56456c4d15e0@(G/wu32/2)  2'h1
    1:2:3:1:3:3: CONST 0x56456c366f60 <e50527> {i35} @dt=0x56456c4d15e0@(G/wu32/2)  2'h0
    1:2:3:2: VARREF 0x56456c3670d0 <e50530> {i31} @dt=0x56456c4d15e0@(G/wu32/2)  mips_cpu__DOT__forward_A_execute [LV] => VAR 0x56456c1e0090 <e16412> {c129} @dt=0x56456bf6f8e0@(G/w2)  mips_cpu__DOT__forward_A_execute VAR
    1:2:3: COMMENT 0x56456c4cd350 <e45407> {i28}  ALWAYS
    1:2:3: ASSIGN 0x56456c3671f0 <e50556> {i39} @dt=0x56456c4d15e0@(G/wu32/2)
    1:2:3:1: COND 0x56456c3672b0 <e50554> {i39} @dt=0x56456c4d15e0@(G/wu32/2)
    1:2:3:1:1: AND 0x56456c367370 <e50540> {i38} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:1:1: AND 0x56456c367430 <e50538> {i38} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:1:1:1: NEQ 0x56456c3674f0 <e50534> {i38} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:1:1:1:1: CONST 0x56456c3675b0 <e50532> {i38} @dt=0x56456c30de80@(G/wu32/5)  5'h0
    1:2:3:1:1:1:1:2: VARREF 0x56456c367720 <e50533> {i38} @dt=0x56456c30de80@(G/wu32/5)  mips_cpu__DOT__Rt_execute [RV] <- VAR 0x56456c1dd810 <e16964> {c92} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rt_execute VAR
    1:2:3:1:1:1:2: EQ 0x56456c367840 <e50537> {i38} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:1:1:2:1: VARREF 0x56456c367900 <e50535> {i38} @dt=0x56456c30de80@(G/wu32/5)  mips_cpu__DOT__Rt_execute [RV] <- VAR 0x56456c1dd810 <e16964> {c92} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rt_execute VAR
    1:2:3:1:1:1:2:2: VARREF 0x56456c367a20 <e50536> {i38} @dt=0x56456c30de80@(G/wu32/5)  mips_cpu__DOT__write_register_memory [RV] <- VAR 0x56456c1dde10 <e16968> {c98} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:3:1:1:2: VARREF 0x56456c367b40 <e50539> {i38} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__register_write_memory [RV] <- VAR 0x56456c1ddc90 <e16967> {c97} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_memory VAR
    1:2:3:1:2: CONST 0x56456c367c60 <e50541> {i39} @dt=0x56456c4d15e0@(G/wu32/2)  2'h2
    1:2:3:1:3: COND 0x56456c367dd0 <e50553> {i41} @dt=0x56456c4d15e0@(G/wu32/2)
    1:2:3:1:3:1: AND 0x56456c367e90 <e50550> {i40} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:3:1:1: AND 0x56456c367f50 <e50548> {i40} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:3:1:1:1: NEQ 0x56456c368010 <e50544> {i40} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:3:1:1:1:1: CONST 0x56456c3680d0 <e50542> {i40} @dt=0x56456c30de80@(G/wu32/5)  5'h0
    1:2:3:1:3:1:1:1:2: VARREF 0x56456c368240 <e50543> {i40} @dt=0x56456c30de80@(G/wu32/5)  mips_cpu__DOT__Rt_execute [RV] <- VAR 0x56456c1dd810 <e16964> {c92} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rt_execute VAR
    1:2:3:1:3:1:1:2: EQ 0x56456c368360 <e50547> {i40} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:3:1:1:2:1: VARREF 0x56456c368420 <e50545> {i40} @dt=0x56456c30de80@(G/wu32/5)  mips_cpu__DOT__Rt_execute [RV] <- VAR 0x56456c1dd810 <e16964> {c92} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rt_execute VAR
    1:2:3:1:3:1:1:2:2: VARREF 0x56456c368540 <e50546> {i40} @dt=0x56456c30de80@(G/wu32/5)  mips_cpu__DOT__write_register_writeback [RV] <- VAR 0x56456c1df010 <e16980> {c116} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_writeback VAR
    1:2:3:1:3:1:2: VARREF 0x56456c368660 <e50549> {i40} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__register_write_writeback [RV] <- VAR 0x56456c1deb90 <e16977> {c111} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_writeback VAR
    1:2:3:1:3:2: CONST 0x56456c368780 <e50551> {i41} @dt=0x56456c4d15e0@(G/wu32/2)  2'h1
    1:2:3:1:3:3: CONST 0x56456c3688f0 <e50552> {i43} @dt=0x56456c4d15e0@(G/wu32/2)  2'h0
    1:2:3:2: VARREF 0x56456c368a60 <e50555> {i39} @dt=0x56456c4d15e0@(G/wu32/2)  mips_cpu__DOT__forward_B_execute [LV] => VAR 0x56456c1e0210 <e16991> {c130} @dt=0x56456bf6f8e0@(G/w2)  mips_cpu__DOT__forward_B_execute VAR
    1:2:3: COMMENT 0x56456c4cd430 <e45415> {g20}  ALWAYS
    1:2:3: ASSIGN 0x56456c3393d0 <e50560> {g21} @dt=0x56456c4d16c0@(G/wu32/6)
    1:2:3:1: AND 0x56456c4ea0c0 <e50573> {g21} @dt=0x56456c4d16c0@(G/wu32/6)
    1:2:3:1:1: CONST 0x56456c4e9e30 <e50569> {g21} @dt=0x56456bf2afc0@(G/w32)  32'h3f
    1:2:3:1:2: SHIFTR 0x56456c522230 <e54742#> {g21} @dt=0x56456c4d16c0@(G/wu32/6)
    1:2:3:1:2:1: VARREF 0x56456c339560 <e54733#> {g21} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:1:2:2: CONST 0x56456c339680 <e54734#> {g21} @dt=0x56456c4d0c00@(G/swu32/5)  5'h1a
    1:2:3:2: VARREF 0x56456c339960 <e50559> {g21} @dt=0x56456c4d16c0@(G/wu32/6)  mips_cpu__DOT__control_unit__DOT__op [LV] => VAR 0x56456c1f4550 <e17743> {g16} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__control_unit__DOT__op VAR
    1:2:3: ASSIGN 0x56456c33a130 <e50577> {g23} @dt=0x56456c4d16c0@(G/wu32/6)
    1:2:3:1: AND 0x56456c4ea410 <e50590> {g23} @dt=0x56456c4d16c0@(G/wu32/6)
    1:2:3:1:1: CONST 0x56456c4ea180 <e50586> {g23} @dt=0x56456bf2afc0@(G/w32)  32'h3f
    1:2:3:1:2: SHIFTR 0x56456c5223d0 <e54758#> {g23} @dt=0x56456c4d16c0@(G/wu32/6)
    1:2:3:1:2:1: VARREF 0x56456c33a2c0 <e54749#> {g23} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:1:2:2: CONST 0x56456c33a3e0 <e54750#> {g23} @dt=0x56456c4d0c00@(G/swu32/5)  5'h0
    1:2:3:2: VARREF 0x56456c33a6c0 <e50576> {g23} @dt=0x56456c4d16c0@(G/wu32/6)  mips_cpu__DOT__control_unit__DOT__funct [LV] => VAR 0x56456c1f4850 <e17745> {g18} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__control_unit__DOT__funct VAR
    1:2:3: IF 0x56456c33acb0 <e33234> {g25}
    1:2:3:1: EQ 0x56456c33a960 <e50593> {g25} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:1:1: CONST 0x56456c33aa20 <e50591> {g25} @dt=0x56456c4d16c0@(G/wu32/6)  6'h0
    1:2:3:1:2: VARREF 0x56456c33ab90 <e50592> {g24} @dt=0x56456c4d16c0@(G/wu32/6)  mips_cpu__DOT__control_unit__DOT__op [RV] <- VAR 0x56456c1f4550 <e17743> {g16} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__control_unit__DOT__op VAR
    1:2:3:2: ASSIGN 0x56456c33ad80 <e50596> {g26} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:2:1: CONST 0x56456c33ae40 <e50594> {g26} @dt=0x56456c4e7780@(G/wu32/1)  1'h1
    1:2:3:2:2: VARREF 0x56456c33afb0 <e50595> {g26} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__register_write_decode [LV] => VAR 0x56456c1d7270 <e16846> {c37} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_decode VAR
    1:2:3:2: ASSIGN 0x56456c33b0d0 <e50599> {g27} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:2:1: CONST 0x56456c33b190 <e50597> {g27} @dt=0x56456c4e7780@(G/wu32/1)  1'h0
    1:2:3:2:2: VARREF 0x56456c33b300 <e50598> {g27} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__memory_to_register_decode [LV] => VAR 0x56456c1d73f0 <e16847> {c38} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_decode VAR
    1:2:3:2: ASSIGN 0x56456c33b420 <e50602> {g28} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:2:1: CONST 0x56456c33b4e0 <e50600> {g28} @dt=0x56456c4e7780@(G/wu32/1)  1'h0
    1:2:3:2:2: VARREF 0x56456c33b650 <e50601> {g28} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__memory_write_decode [LV] => VAR 0x56456c1d7570 <e16848> {c39} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_write_decode VAR
    1:2:3:2: ASSIGN 0x56456c33b770 <e50605> {g29} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:2:1: CONST 0x56456c33b830 <e50603> {g29} @dt=0x56456c4e7780@(G/wu32/1)  1'h0
    1:2:3:2:2: VARREF 0x56456c33b9a0 <e50604> {g29} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__ALU_src_B_decode [LV] => VAR 0x56456c1d76f0 <e16849> {c40} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__ALU_src_B_decode VAR
    1:2:3:2: ASSIGN 0x56456c33bac0 <e50608> {g30} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:2:1: CONST 0x56456c33bb80 <e50606> {g30} @dt=0x56456c4e7780@(G/wu32/1)  1'h1
    1:2:3:2:2: VARREF 0x56456c33bcf0 <e50607> {g30} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__register_destination_decode [LV] => VAR 0x56456c1d7870 <e16850> {c41} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_destination_decode VAR
    1:2:3:2: ASSIGN 0x56456c33be10 <e50611> {g31} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:2:1: CONST 0x56456c33bed0 <e50609> {g31} @dt=0x56456c4e7780@(G/wu32/1)  1'h0
    1:2:3:2:2: VARREF 0x56456c33c040 <e50610> {g31} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__branch_decode [LV] => VAR 0x56456c1d79f0 <e16851> {c42} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2:3:2: ASSIGN 0x56456c33c160 <e50628> {g32} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:2:1: OR 0x56456c33c220 <e50626> {g32} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:2:1:1: OR 0x56456c33c2e0 <e50622> {g32} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:2:1:1:1: OR 0x56456c33c3a0 <e50618> {g32} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:2:1:1:1:1: EQ 0x56456c33c460 <e50614> {g32} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:2:1:1:1:1:1: CONST 0x56456c33c520 <e50612> {g32} @dt=0x56456c4d16c0@(G/wu32/6)  6'h18
    1:2:3:2:1:1:1:1:2: VARREF 0x56456c33c690 <e50613> {g32} @dt=0x56456c4d16c0@(G/wu32/6)  mips_cpu__DOT__control_unit__DOT__funct [RV] <- VAR 0x56456c1f4850 <e17745> {g18} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__control_unit__DOT__funct VAR
    1:2:3:2:1:1:1:2: EQ 0x56456c33c7b0 <e50617> {g32} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:2:1:1:1:2:1: CONST 0x56456c33c870 <e50615> {g32} @dt=0x56456c4d16c0@(G/wu32/6)  6'h19
    1:2:3:2:1:1:1:2:2: VARREF 0x56456c33c9e0 <e50616> {g32} @dt=0x56456c4d16c0@(G/wu32/6)  mips_cpu__DOT__control_unit__DOT__funct [RV] <- VAR 0x56456c1f4850 <e17745> {g18} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__control_unit__DOT__funct VAR
    1:2:3:2:1:1:2: EQ 0x56456c33cb00 <e50621> {g32} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:2:1:1:2:1: CONST 0x56456c33cbc0 <e50619> {g32} @dt=0x56456c4d16c0@(G/wu32/6)  6'h1a
    1:2:3:2:1:1:2:2: VARREF 0x56456c33cd30 <e50620> {g32} @dt=0x56456c4d16c0@(G/wu32/6)  mips_cpu__DOT__control_unit__DOT__funct [RV] <- VAR 0x56456c1f4850 <e17745> {g18} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__control_unit__DOT__funct VAR
    1:2:3:2:1:2: EQ 0x56456c33ce50 <e50625> {g32} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:2:1:2:1: CONST 0x56456c33cf10 <e50623> {g32} @dt=0x56456c4d16c0@(G/wu32/6)  6'h1b
    1:2:3:2:1:2:2: VARREF 0x56456c33d080 <e50624> {g32} @dt=0x56456c4d16c0@(G/wu32/6)  mips_cpu__DOT__control_unit__DOT__funct [RV] <- VAR 0x56456c1f4850 <e17745> {g18} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__control_unit__DOT__funct VAR
    1:2:3:2:2: VARREF 0x56456c33d1a0 <e50627> {g32} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__hi_lo_register_write_decode [LV] => VAR 0x56456c1d7b70 <e16852> {c43} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode VAR
    1:2:3:2: ASSIGN 0x56456c33d2c0 <e50631> {g33} @dt=0x56456c4d16c0@(G/wu32/6)
    1:2:3:2:1: VARREF 0x56456c33d380 <e50629> {g33} @dt=0x56456c4d16c0@(G/wu32/6)  mips_cpu__DOT__control_unit__DOT__funct [RV] <- VAR 0x56456c1f4850 <e17745> {g18} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__control_unit__DOT__funct VAR
    1:2:3:2:2: VARREF 0x56456c33d4a0 <e50630> {g33} @dt=0x56456c4d16c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_decode [LV] => VAR 0x56456c1d7e70 <e15740> {c45} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_decode VAR
    1:2:3:3: IF 0x56456c33da90 <e33247> {g55}
    1:2:3:3:1: EQ 0x56456c33d740 <e50634> {g55} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:3:1:1: CONST 0x56456c33d800 <e50632> {g55} @dt=0x56456c4d16c0@(G/wu32/6)  6'hf
    1:2:3:3:1:2: VARREF 0x56456c33d970 <e50633> {g24} @dt=0x56456c4d16c0@(G/wu32/6)  mips_cpu__DOT__control_unit__DOT__op [RV] <- VAR 0x56456c1f4550 <e17743> {g16} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__control_unit__DOT__op VAR
    1:2:3:3:2: ASSIGN 0x56456c33db60 <e50637> {g56} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:3:2:1: CONST 0x56456c33dc20 <e50635> {g56} @dt=0x56456c4e7780@(G/wu32/1)  1'h1
    1:2:3:3:2:2: VARREF 0x56456c33dd90 <e50636> {g56} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__register_write_decode [LV] => VAR 0x56456c1d7270 <e16846> {c37} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_decode VAR
    1:2:3:3:2: ASSIGN 0x56456c33deb0 <e50640> {g57} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:3:2:1: CONST 0x56456c33df70 <e50638> {g57} @dt=0x56456c4e7780@(G/wu32/1)  1'h1
    1:2:3:3:2:2: VARREF 0x56456c33e0e0 <e50639> {g57} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__memory_to_register_decode [LV] => VAR 0x56456c1d73f0 <e16847> {c38} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_decode VAR
    1:2:3:3:2: ASSIGN 0x56456c33e200 <e50643> {g58} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:3:2:1: CONST 0x56456c33e2c0 <e50641> {g58} @dt=0x56456c4e7780@(G/wu32/1)  1'h0
    1:2:3:3:2:2: VARREF 0x56456c33e430 <e50642> {g58} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__memory_write_decode [LV] => VAR 0x56456c1d7570 <e16848> {c39} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_write_decode VAR
    1:2:3:3:2: ASSIGN 0x56456c33e550 <e50646> {g59} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:3:2:1: CONST 0x56456c33e610 <e50644> {g59} @dt=0x56456c4e7780@(G/wu32/1)  1'h1
    1:2:3:3:2:2: VARREF 0x56456c33e780 <e50645> {g59} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__ALU_src_B_decode [LV] => VAR 0x56456c1d76f0 <e16849> {c40} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__ALU_src_B_decode VAR
    1:2:3:3:2: ASSIGN 0x56456c33e8a0 <e50649> {g60} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:3:2:1: CONST 0x56456c33e960 <e50647> {g60} @dt=0x56456c4e7780@(G/wu32/1)  1'h0
    1:2:3:3:2:2: VARREF 0x56456c33ead0 <e50648> {g60} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__register_destination_decode [LV] => VAR 0x56456c1d7870 <e16850> {c41} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_destination_decode VAR
    1:2:3:3:2: ASSIGN 0x56456c33ebf0 <e50652> {g61} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:3:2:1: CONST 0x56456c33ecb0 <e50650> {g61} @dt=0x56456c4e7780@(G/wu32/1)  1'h0
    1:2:3:3:2:2: VARREF 0x56456c33ee20 <e50651> {g61} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__branch_decode [LV] => VAR 0x56456c1d79f0 <e16851> {c42} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2:3:3:2: ASSIGN 0x56456c33ef40 <e50655> {g62} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:3:2:1: CONST 0x56456c33f000 <e50653> {g62} @dt=0x56456c4e7780@(G/wu32/1)  1'h0
    1:2:3:3:2:2: VARREF 0x56456c33f170 <e50654> {g62} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__hi_lo_register_write_decode [LV] => VAR 0x56456c1d7b70 <e16852> {c43} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode VAR
    1:2:3:3:2: ASSIGN 0x56456c33f290 <e50658> {g63} @dt=0x56456c4d16c0@(G/wu32/6)
    1:2:3:3:2:1: CONST 0x56456c33f350 <e50656> {g63} @dt=0x56456c4d16c0@(G/wu32/6)  6'h3f
    1:2:3:3:2:2: VARREF 0x56456c33f4c0 <e50657> {g63} @dt=0x56456c4d16c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_decode [LV] => VAR 0x56456c1d7e70 <e15740> {c45} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_decode VAR
    1:2:3:3:3: ASSIGN 0x56456c33f5e0 <e50661> {g78} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:3:3:1: CONST 0x56456c33f6a0 <e50659> {g78} @dt=0x56456c4e7780@(G/wu32/1)  1'h0
    1:2:3:3:3:2: VARREF 0x56456c33f810 <e50660> {g78} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__register_write_decode [LV] => VAR 0x56456c1d7270 <e16846> {c37} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_decode VAR
    1:2:3:3:3: ASSIGN 0x56456c33f930 <e50664> {g79} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:3:3:1: CONST 0x56456c33f9f0 <e50662> {g79} @dt=0x56456c4e7780@(G/wu32/1)  1'h0
    1:2:3:3:3:2: VARREF 0x56456c33fb60 <e50663> {g79} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__memory_to_register_decode [LV] => VAR 0x56456c1d73f0 <e16847> {c38} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_decode VAR
    1:2:3:3:3: ASSIGN 0x56456c33fc80 <e50667> {g80} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:3:3:1: CONST 0x56456c33fd40 <e50665> {g80} @dt=0x56456c4e7780@(G/wu32/1)  1'h0
    1:2:3:3:3:2: VARREF 0x56456c33feb0 <e50666> {g80} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__memory_write_decode [LV] => VAR 0x56456c1d7570 <e16848> {c39} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_write_decode VAR
    1:2:3:3:3: ASSIGN 0x56456c33ffd0 <e50670> {g81} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:3:3:1: CONST 0x56456c340090 <e50668> {g81} @dt=0x56456c4e7780@(G/wu32/1)  1'h0
    1:2:3:3:3:2: VARREF 0x56456c340200 <e50669> {g81} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__ALU_src_B_decode [LV] => VAR 0x56456c1d76f0 <e16849> {c40} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__ALU_src_B_decode VAR
    1:2:3:3:3: ASSIGN 0x56456c340320 <e50673> {g82} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:3:3:1: CONST 0x56456c3403e0 <e50671> {g82} @dt=0x56456c4e7780@(G/wu32/1)  1'h0
    1:2:3:3:3:2: VARREF 0x56456c340550 <e50672> {g82} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__register_destination_decode [LV] => VAR 0x56456c1d7870 <e16850> {c41} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_destination_decode VAR
    1:2:3:3:3: ASSIGN 0x56456c340670 <e50676> {g83} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:3:3:1: CONST 0x56456c340730 <e50674> {g83} @dt=0x56456c4e7780@(G/wu32/1)  1'h0
    1:2:3:3:3:2: VARREF 0x56456c3408a0 <e50675> {g83} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__branch_decode [LV] => VAR 0x56456c1d79f0 <e16851> {c42} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2:3:3:3: ASSIGN 0x56456c3409c0 <e50679> {g84} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:3:3:1: CONST 0x56456c340a80 <e50677> {g84} @dt=0x56456c4e7780@(G/wu32/1)  1'h0
    1:2:3:3:3:2: VARREF 0x56456c340bf0 <e50678> {g84} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__hi_lo_register_write_decode [LV] => VAR 0x56456c1d7b70 <e16852> {c43} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode VAR
    1:2:3:3:3: ASSIGN 0x56456c340d10 <e50682> {g85} @dt=0x56456c4d16c0@(G/wu32/6)
    1:2:3:3:3:1: CONST 0x56456c340dd0 <e50680> {g85} @dt=0x56456c4d16c0@(G/wu32/6)  6'h0
    1:2:3:3:3:2: VARREF 0x56456c340f40 <e50681> {g85} @dt=0x56456c4d16c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_decode [LV] => VAR 0x56456c1d7e70 <e15740> {c45} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_decode VAR
    1:2:3: COMMENT 0x56456c4cd510 <e45423> {l15}  ALWAYS
    1:2:3: ASSIGN 0x56456c0f9670 <e45425> {l20} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:1: COND 0x56456c2e0ce0 <e31817> {l20} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:1:1: AND 0x56456c305060 <e50727> {l16} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:1:1:1: CONST 0x56456c304dd0 <e50723> {l16} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:3:1:1:2: SHIFTR 0x56456c522570 <e54775#> {l16} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:1:1:2:1: VARREF 0x56456c0fa4c0 <e54765#> {l16} @dt=0x56456c4d15e0@(G/wu32/2)  mips_cpu__DOT__forward_A_execute [RV] <- VAR 0x56456c1e0090 <e16412> {c129} @dt=0x56456bf6f8e0@(G/w2)  mips_cpu__DOT__forward_A_execute VAR
    1:2:3:1:1:2:2: CONST 0x56456c0fa900 <e54766#> {l16} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:3:1:2: COND 0x56456c2e2880 <e31814> {l20} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:1:2:1: AND 0x56456c4ea760 <e50699> {l16} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:1:2:1:1: CONST 0x56456c4ea4d0 <e50695> {l16} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:3:1:2:1:2: SHIFTR 0x56456c522710 <e54792#> {l16} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:1:2:1:2:1: VARREF 0x56456c0f9970 <e54782#> {l16} @dt=0x56456c4d15e0@(G/wu32/2)  mips_cpu__DOT__forward_A_execute [RV] <- VAR 0x56456c1e0090 <e16412> {c129} @dt=0x56456bf6f8e0@(G/w2)  mips_cpu__DOT__forward_A_execute VAR
    1:2:3:1:2:1:2:2: CONST 0x56456c0f9db0 <e54783#> {l16} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:3:1:2:2: VARREF 0x56456c0f9730 <e31775> {l20} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_LO_output_writeback [RV] <- VAR 0x56456c1df490 <e16983> {c119} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_LO_output_writeback VAR
    1:2:3:1:2:3: VARREF 0x56456c0f9430 <e31776> {l19} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_memory [RV] <- VAR 0x56456c1de410 <e16972> {c104} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_memory VAR
    1:2:3:1:3: COND 0x56456c2ded70 <e31815> {l18} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:1:3:1: AND 0x56456c304d10 <e50714> {l16} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:1:3:1:1: CONST 0x56456c4ea820 <e50710> {l16} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:3:1:3:1:2: SHIFTR 0x56456c5228b0 <e54809#> {l16} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:1:3:1:2:1: VARREF 0x56456c0f8820 <e54799#> {l16} @dt=0x56456c4d15e0@(G/wu32/2)  mips_cpu__DOT__forward_A_execute [RV] <- VAR 0x56456c1e0090 <e16412> {c129} @dt=0x56456bf6f8e0@(G/w2)  mips_cpu__DOT__forward_A_execute VAR
    1:2:3:1:3:1:2:2: CONST 0x56456c0f8c60 <e54800#> {l16} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:3:1:3:2: VARREF 0x56456c0f85e0 <e31798> {l18} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__result_writeback [RV] <- VAR 0x56456c1df190 <e16981> {c117} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__result_writeback VAR
    1:2:3:1:3:3: VARREF 0x56456c0f82e0 <e31799> {l17} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_A_execute [RV] <- VAR 0x56456c1dca90 <e16955> {c83} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_A_execute VAR
    1:2:3:2: VARREF 0x56456c0f9850 <e18186> {l20} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [LV] => VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3: COMMENT 0x56456c4cd5f0 <e45431> {l15}  ALWAYS
    1:2:3: ASSIGN 0x56456c0fc460 <e45433> {l20} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:1: COND 0x56456c2e18b0 <e31886> {l20} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:1:1: AND 0x56456c305a50 <e50772> {l16} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:1:1:1: CONST 0x56456c3057c0 <e50768> {l16} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:3:1:1:2: SHIFTR 0x56456c522a50 <e54826#> {l16} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:1:1:2:1: VARREF 0x56456c0fd350 <e54816#> {l16} @dt=0x56456c4d15e0@(G/wu32/2)  mips_cpu__DOT__forward_B_execute [RV] <- VAR 0x56456c1e0210 <e16991> {c130} @dt=0x56456bf6f8e0@(G/w2)  mips_cpu__DOT__forward_B_execute VAR
    1:2:3:1:1:2:2: CONST 0x56456c30f000 <e54817#> {l16} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:3:1:2: COND 0x56456c2e10d0 <e31883> {l20} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:1:2:1: AND 0x56456c3053b0 <e50744> {l16} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:1:2:1:1: CONST 0x56456c305120 <e50740> {l16} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:3:1:2:1:2: SHIFTR 0x56456c522bf0 <e54843#> {l16} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:1:2:1:2:1: VARREF 0x56456c0fc760 <e54833#> {l16} @dt=0x56456c4d15e0@(G/wu32/2)  mips_cpu__DOT__forward_B_execute [RV] <- VAR 0x56456c1e0210 <e16991> {c130} @dt=0x56456bf6f8e0@(G/w2)  mips_cpu__DOT__forward_B_execute VAR
    1:2:3:1:2:1:2:2: CONST 0x56456c0fcbc0 <e54834#> {l16} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:3:1:2:2: VARREF 0x56456c0fc520 <e31844> {l20} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_HI_output_writeback [RV] <- VAR 0x56456c1df310 <e16982> {c118} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_HI_output_writeback VAR
    1:2:3:1:2:3: VARREF 0x56456c0fc220 <e31845> {l19} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_memory [RV] <- VAR 0x56456c1de410 <e16972> {c104} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_memory VAR
    1:2:3:1:3: COND 0x56456c2e14c0 <e31884> {l18} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:1:3:1: AND 0x56456c305700 <e50759> {l16} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:1:3:1:1: CONST 0x56456c305470 <e50755> {l16} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:3:1:3:1:2: SHIFTR 0x56456c522d90 <e54860#> {l16} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:1:3:1:2:1: VARREF 0x56456c0fb610 <e54850#> {l16} @dt=0x56456c4d15e0@(G/wu32/2)  mips_cpu__DOT__forward_B_execute [RV] <- VAR 0x56456c1e0210 <e16991> {c130} @dt=0x56456bf6f8e0@(G/w2)  mips_cpu__DOT__forward_B_execute VAR
    1:2:3:1:3:1:2:2: CONST 0x56456c0fba50 <e54851#> {l16} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:3:1:3:2: VARREF 0x56456c0fb3d0 <e31867> {l18} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__result_writeback [RV] <- VAR 0x56456c1df190 <e16981> {c117} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__result_writeback VAR
    1:2:3:1:3:3: VARREF 0x56456c0fb0d0 <e31868> {l17} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_B_execute [RV] <- VAR 0x56456c1dcc10 <e16956> {c84} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_B_execute VAR
    1:2:3:2: VARREF 0x56456c0fc640 <e18186> {l20} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__write_data_execute [LV] => VAR 0x56456c1dd090 <e16959> {c87} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__write_data_execute VAR
    1:2:3: COMMENT 0x56456c4cd6d0 <e45439> {i28}  ALWAYS
    1:2:3: ASSIGN 0x56456c368b80 <e50811> {i48} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1: AND 0x56456c368c40 <e50809> {i48} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:1: OR 0x56456c368d00 <e50807> {i48} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:1:1: EQ 0x56456c368dc0 <e50776> {i48} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:1:1:1: AND 0x56456c4e07b0 <e50789> {c56} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:1:1:1:1:1: CONST 0x56456c305b10 <e50785> {c56} @dt=0x56456bf2afc0@(G/w32)  32'h1f
    1:2:3:1:1:1:1:2: SHIFTR 0x56456c522f30 <e54876#> {c56} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:1:1:1:1:2:1: VARREF 0x56456c433500 <e54867#> {c56} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:1:1:1:1:2:2: CONST 0x56456c433650 <e54868#> {c56} @dt=0x56456c4d0c00@(G/swu32/5)  5'h15
    1:2:3:1:1:1:2: VARREF 0x56456c368fa0 <e50775> {i48} @dt=0x56456c30de80@(G/wu32/5)  mips_cpu__DOT__Rt_execute [RV] <- VAR 0x56456c1dd810 <e16964> {c92} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rt_execute VAR
    1:2:3:1:1:2: EQ 0x56456c3690c0 <e50793> {i48} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:1:2:1: AND 0x56456c4e0b00 <e50806> {c59} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:1:1:2:1:1: CONST 0x56456c4e0870 <e50802> {c59} @dt=0x56456bf2afc0@(G/w32)  32'h1f
    1:2:3:1:1:2:1:2: SHIFTR 0x56456c5230d0 <e54892#> {c59} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:1:1:2:1:2:1: VARREF 0x56456c438780 <e54883#> {c59} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:1:1:2:1:2:2: CONST 0x56456c4388d0 <e54884#> {c59} @dt=0x56456c4d0c00@(G/swu32/5)  5'h10
    1:2:3:1:1:2:2: VARREF 0x56456c3692d0 <e50792> {i48} @dt=0x56456c30de80@(G/wu32/5)  mips_cpu__DOT__Rt_execute [RV] <- VAR 0x56456c1dd810 <e16964> {c92} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rt_execute VAR
    1:2:3:1:2: VARREF 0x56456c369420 <e50808> {i48} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__memory_to_register_execute [RV] <- VAR 0x56456c1dc010 <e16948> {c74} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_execute VAR
    1:2:3:2: VARREF 0x56456c369580 <e50810> {i48} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__hazard_unit__DOT__lwstall [LV] => VAR 0x56456c249ee0 <e17905> {i25} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__lwstall VAR
    1:2:3: ASSIGN 0x56456c36ae60 <e50892> {i56} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1: OR 0x56456c36af20 <e50890> {i56} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:1: AND 0x56456c36afe0 <e50850> {i56} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:1:1: AND 0x56456c36b0a0 <e50814> {i56} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:1:1:1: VARREF 0x56456c36b160 <e50812> {i56} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__branch_decode [RV] <- VAR 0x56456c1d79f0 <e16851> {c42} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2:3:1:1:1:2: VARREF 0x56456c36b2b0 <e50813> {i56} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__register_write_execute [RV] <- VAR 0x56456c1dc910 <e16954> {c80} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_execute VAR
    1:2:3:1:1:2: OR 0x56456c36b400 <e50849> {i56} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:1:2:1: EQ 0x56456c36b4c0 <e50818> {i56} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:1:2:1:1: VARREF 0x56456c36b580 <e50815> {i56} @dt=0x56456c30de80@(G/wu32/5)  mips_cpu__DOT__write_register_execute [RV] <- VAR 0x56456c1dc310 <e16950> {c76} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_execute VAR
    1:2:3:1:1:2:1:2: AND 0x56456c4e0e50 <e50831> {c56} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:1:1:2:1:2:1: CONST 0x56456c4e0bc0 <e50827> {c56} @dt=0x56456bf2afc0@(G/w32)  32'h1f
    1:2:3:1:1:2:1:2:2: SHIFTR 0x56456c523270 <e54908#> {c56} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:1:1:2:1:2:2:1: VARREF 0x56456c433a40 <e54899#> {c56} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:1:1:2:1:2:2:2: CONST 0x56456c433b90 <e54900#> {c56} @dt=0x56456c4d0c00@(G/swu32/5)  5'h15
    1:2:3:1:1:2:2: EQ 0x56456c36b820 <e50835> {i56} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:1:2:2:1: VARREF 0x56456c36b8e0 <e50832> {i56} @dt=0x56456c30de80@(G/wu32/5)  mips_cpu__DOT__write_register_execute [RV] <- VAR 0x56456c1dc310 <e16950> {c76} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_execute VAR
    1:2:3:1:1:2:2:2: AND 0x56456c4e11a0 <e50848> {c59} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:1:1:2:2:2:1: CONST 0x56456c4e0f10 <e50844> {c59} @dt=0x56456bf2afc0@(G/w32)  32'h1f
    1:2:3:1:1:2:2:2:2: SHIFTR 0x56456c523410 <e54924#> {c59} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:1:1:2:2:2:2:1: VARREF 0x56456c438cc0 <e54915#> {c59} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:1:1:2:2:2:2:2: CONST 0x56456c438e10 <e54916#> {c59} @dt=0x56456c4d0c00@(G/swu32/5)  5'h10
    1:2:3:1:2: AND 0x56456c36bb80 <e50889> {i56} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:2:1: AND 0x56456c36bc40 <e50853> {i56} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:2:1:1: VARREF 0x56456c36bd00 <e50851> {i56} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__branch_decode [RV] <- VAR 0x56456c1d79f0 <e16851> {c42} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2:3:1:2:1:2: VARREF 0x56456c36be50 <e50852> {i56} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__memory_to_register_memory [RV] <- VAR 0x56456c1ddf90 <e16969> {c99} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_memory VAR
    1:2:3:1:2:2: OR 0x56456c36bfb0 <e50888> {i56} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:2:2:1: EQ 0x56456c36c070 <e50857> {i56} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:2:2:1:1: VARREF 0x56456c36c130 <e50854> {i56} @dt=0x56456c30de80@(G/wu32/5)  mips_cpu__DOT__write_register_memory [RV] <- VAR 0x56456c1dde10 <e16968> {c98} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:3:1:2:2:1:2: AND 0x56456c4e14f0 <e50870> {c56} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:1:2:2:1:2:1: CONST 0x56456c4e1260 <e50866> {c56} @dt=0x56456bf2afc0@(G/w32)  32'h1f
    1:2:3:1:2:2:1:2:2: SHIFTR 0x56456c5235b0 <e54940#> {c56} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:1:2:2:1:2:2:1: VARREF 0x56456c433fc0 <e54931#> {c56} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:1:2:2:1:2:2:2: CONST 0x56456c434110 <e54932#> {c56} @dt=0x56456c4d0c00@(G/swu32/5)  5'h15
    1:2:3:1:2:2:2: EQ 0x56456c36c3d0 <e50874> {i56} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:2:2:2:1: VARREF 0x56456c36c490 <e50871> {i56} @dt=0x56456c30de80@(G/wu32/5)  mips_cpu__DOT__write_register_memory [RV] <- VAR 0x56456c1dde10 <e16968> {c98} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:3:1:2:2:2:2: AND 0x56456c4e1840 <e50887> {c59} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:1:2:2:2:2:1: CONST 0x56456c4e15b0 <e50883> {c59} @dt=0x56456bf2afc0@(G/w32)  32'h1f
    1:2:3:1:2:2:2:2:2: SHIFTR 0x56456c523750 <e54956#> {c59} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:1:2:2:2:2:2:1: VARREF 0x56456c439240 <e54947#> {c59} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:1:2:2:2:2:2:2: CONST 0x56456c439390 <e54948#> {c59} @dt=0x56456c4d0c00@(G/swu32/5)  5'h10
    1:2:3:2: VARREF 0x56456c36c730 <e50891> {i56} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__hazard_unit__DOT__branchstall [LV] => VAR 0x56456c24a090 <e17906> {i26} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__branchstall VAR
    1:2:3: ASSIGN 0x56456c36c890 <e50897> {i59} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1: OR 0x56456c36c950 <e50895> {i59} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:1: VARREF 0x56456c36ca10 <e50893> {i59} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__hazard_unit__DOT__branchstall [RV] <- VAR 0x56456c24a090 <e17906> {i26} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__branchstall VAR
    1:2:3:1:2: VARREF 0x56456c36cb70 <e50894> {i59} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__hazard_unit__DOT__lwstall [RV] <- VAR 0x56456c249ee0 <e17905> {i25} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__lwstall VAR
    1:2:3:2: VARREF 0x56456c36ccd0 <e50896> {i59} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__stall_fetch [LV] => VAR 0x56456c1df910 <e16986> {c124} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__stall_fetch VAR
    1:2:3: ASSIGN 0x56456c36ce20 <e50902> {i60} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1: OR 0x56456c36cee0 <e50900> {i60} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:1: VARREF 0x56456c36cfa0 <e50898> {i60} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__hazard_unit__DOT__branchstall [RV] <- VAR 0x56456c24a090 <e17906> {i26} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__branchstall VAR
    1:2:3:1:2: VARREF 0x56456c36d100 <e50899> {i60} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__hazard_unit__DOT__lwstall [RV] <- VAR 0x56456c249ee0 <e17905> {i25} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__lwstall VAR
    1:2:3:2: VARREF 0x56456c36d260 <e50901> {i60} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__stall_decode [LV] => VAR 0x56456c1dfa90 <e16987> {c125} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__stall_decode VAR
    1:2:3: ASSIGN 0x56456c36d3b0 <e50907> {i61} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1: OR 0x56456c36d470 <e50905> {i61} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:1: VARREF 0x56456c36d530 <e50903> {i61} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__hazard_unit__DOT__branchstall [RV] <- VAR 0x56456c24a090 <e17906> {i26} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__branchstall VAR
    1:2:3:1:2: VARREF 0x56456c36d690 <e50904> {i61} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__hazard_unit__DOT__lwstall [RV] <- VAR 0x56456c249ee0 <e17905> {i25} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__lwstall VAR
    1:2:3:2: VARREF 0x56456c36d7f0 <e50906> {i61} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__flush_execute_register [LV] => VAR 0x56456c1dff10 <e16990> {c128} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__flush_execute_register VAR
    1:2:3: ASSIGNW 0x56456c2bf120 <e44776> {k13} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:1: COND 0x56456c2bf1e0 <e18151> {k13} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:1:1: VARREF 0x56456c2bf2a0 <e50908> {k13} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__ALU_src_B_execute [RV] <- VAR 0x56456c1dc490 <e16951> {c77} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__ALU_src_B_execute VAR
    1:2:3:1:2: VARREF 0x56456c2bf3f0 <e18149> {k13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__sign_imm_execute [RV] <- VAR 0x56456c1ddb10 <e16966> {c94} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__sign_imm_execute VAR
    1:2:3:1:3: VARREF 0x56456c2bf540 <e18150> {k13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__write_data_execute [RV] <- VAR 0x56456c1dd090 <e16959> {c87} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__write_data_execute VAR
    1:2:3:2: VARREF 0x56456c2bf690 <e18152> {k13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [LV] => VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3: COMMENT 0x56456c30e470 <e45447> {e29}  ALWAYS
    1:2:3: ASSIGN 0x56456c343120 <e45449> {e30} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:1: CONST 0x56456c3431e0 <e20228> {e30} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:3:2: VARREF 0x56456c343350 <e17358> {e30} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_execute [LV] => VAR 0x56456c1dd210 <e16960> {c88} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2:3: IF 0x56456c3461b0 <e33316> {e32}
    1:2:3:1: AND 0x56456c4be6c0 <e51465> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:1:1: CONST 0x56456c4be430 <e51461> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:3:1:2: SHIFTR 0x56456c5238f0 <e54973#> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:1:2:1: VARREF 0x56456c345db0 <e54963#> {e32} @dt=0x56456c4d16c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:1:2:2: CONST 0x56456c345ed0 <e54964#> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h5
    1:2:3:2: ASSIGN 0x56456c3469a0 <e33322> {e65} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:2:1: COND 0x56456c346a60 <e32261> {e65} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:2:1:1: AND 0x56456c4c6740 <e51152> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:2:1:1:1: CONST 0x56456c4c64b0 <e51148> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:3:2:1:1:2: SHIFTR 0x56456c523a90 <e54990#> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:2:1:1:2:1: VARREF 0x56456c346bf0 <e54980#> {e32} @dt=0x56456c4d16c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:2:1:1:2:2: CONST 0x56456c346d10 <e54981#> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h4
    1:2:3:2:1:2: COND 0x56456c346ff0 <e32258> {e65} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:2:1:2:1: AND 0x56456c4c2fd0 <e50972> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:2:1:2:1:1: CONST 0x56456c4c2d40 <e50968> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:3:2:1:2:1:2: SHIFTR 0x56456c523c30 <e55007#> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:2:1:2:1:2:1: VARREF 0x56456c347180 <e54997#> {e32} @dt=0x56456c4d16c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:2:1:2:1:2:2: CONST 0x56456c3472a0 <e54998#> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h3
    1:2:3:2:1:2:2: COND 0x56456c347580 <e31989> {e65} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:2:1:2:2:1: AND 0x56456c4c2c80 <e50959> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:2:1:2:2:1:1: CONST 0x56456c4c29f0 <e50955> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:3:2:1:2:2:1:2: SHIFTR 0x56456c523dd0 <e55024#> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:2:1:2:2:1:2:1: VARREF 0x56456c347710 <e55014#> {e32} @dt=0x56456c4d16c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:2:1:2:2:1:2:2: CONST 0x56456c347830 <e55015#> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h2
    1:2:3:2:1:2:2:2: COND 0x56456c347b10 <e31973> {e65} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:2:1:2:2:2:1: AND 0x56456c4c2930 <e50946> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:2:1:2:2:2:1:1: CONST 0x56456c4c2780 <e50942> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:3:2:1:2:2:2:1:2: SHIFTR 0x56456c523f70 <e55041#> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:2:1:2:2:2:1:2:1: VARREF 0x56456c347ca0 <e55031#> {e32} @dt=0x56456c4d16c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:2:1:2:2:2:1:2:2: CONST 0x56456c347dc0 <e55032#> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:3:2:1:2:2:2:2: COND 0x56456c3480a0 <e31957> {e65} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:2:1:2:2:2:2:1: AND 0x56456c4e1b90 <e50933> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:2:1:2:2:2:2:1:1: CONST 0x56456c4e1900 <e50929> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:3:2:1:2:2:2:2:1:2: SHIFTR 0x56456c524110 <e55058#> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:2:1:2:2:2:2:1:2:1: VARREF 0x56456c348230 <e55048#> {e32} @dt=0x56456c4d16c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:2:1:2:2:2:2:1:2:2: CONST 0x56456c348350 <e55049#> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:3:2:1:2:2:2:2:2: VARREF 0x56456c348630 <e31941> {e65} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:2:1:2:2:2:2:3: CONST 0x56456c348750 <e31942> {e66} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:3:2:1:2:2:2:3: CONST 0x56456c3488c0 <e31958> {e66} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:3:2:1:2:2:3: CONST 0x56456c348a30 <e31974> {e66} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:3:2:1:2:3: CONST 0x56456c348ba0 <e31990> {e66} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:3:2:1:3: COND 0x56456c348d10 <e32259> {e66} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:2:1:3:1: AND 0x56456c4c63f0 <e51139> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:2:1:3:1:1: CONST 0x56456c4c6160 <e51135> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:3:2:1:3:1:2: SHIFTR 0x56456c5242b0 <e55075#> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:2:1:3:1:2:1: VARREF 0x56456c348ea0 <e55065#> {e32} @dt=0x56456c4d16c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:2:1:3:1:2:2: CONST 0x56456c348fc0 <e55066#> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h3
    1:2:3:2:1:3:2: COND 0x56456c3492a0 <e32242> {e66} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:2:1:3:2:1: AND 0x56456c4c39c0 <e51021> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:2:1:3:2:1:1: CONST 0x56456c4c3730 <e51017> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:3:2:1:3:2:1:2: SHIFTR 0x56456c524450 <e55092#> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:2:1:3:2:1:2:1: VARREF 0x56456c349430 <e55082#> {e32} @dt=0x56456c4d16c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:2:1:3:2:1:2:2: CONST 0x56456c349550 <e55083#> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h2
    1:2:3:2:1:3:2:2: CONST 0x56456c349830 <e32065> {e66} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:3:2:1:3:2:3: COND 0x56456c3499a0 <e32066> {e64} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:2:1:3:2:3:1: AND 0x56456c4c3670 <e51008> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:2:1:3:2:3:1:1: CONST 0x56456c4c33e0 <e51004> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:3:2:1:3:2:3:1:2: SHIFTR 0x56456c5245f0 <e55109#> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:2:1:3:2:3:1:2:1: VARREF 0x56456c349b30 <e55099#> {e32} @dt=0x56456c4d16c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:2:1:3:2:3:1:2:2: CONST 0x56456c349c50 <e55100#> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:3:2:1:3:2:3:2: COND 0x56456c349f30 <e32049> {e64} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:2:1:3:2:3:2:1: AND 0x56456c4c3320 <e50995> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:2:1:3:2:3:2:1:1: CONST 0x56456c4c3090 <e50991> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:3:2:1:3:2:3:2:1:2: SHIFTR 0x56456c524790 <e55126#> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:2:1:3:2:3:2:1:2:1: VARREF 0x56456c34a0c0 <e55116#> {e32} @dt=0x56456c4d16c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:2:1:3:2:3:2:1:2:2: CONST 0x56456c34a1e0 <e55117#> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:3:2:1:3:2:3:2:2: COND 0x56456c34a4c0 <e32033> {e64} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:2:1:3:2:3:2:2:1: LT 0x56456c34a580 <e50981> {e64} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:2:1:3:2:3:2:2:1:1: VARREF 0x56456c34a640 <e17647> {e64} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:2:1:3:2:3:2:2:1:2: VARREF 0x56456c34a760 <e17648> {e64} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:2:1:3:2:3:2:2:2: CONST 0x56456c34a880 <e19065> {e64} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:3:2:1:3:2:3:2:2:3: CONST 0x56456c34a9f0 <e19077> {e64} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:3:2:1:3:2:3:2:3: COND 0x56456c34ab60 <e32034> {e63} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:2:1:3:2:3:2:3:1: LTS 0x56456c34ac20 <e50982> {e63} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:2:1:3:2:3:2:3:1:1: VARREF 0x56456c34ace0 <e17613> {e63} @dt=0x56456c128cd0@(G/sw32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:2:1:3:2:3:2:3:1:2: VARREF 0x56456c34ae00 <e17614> {e63} @dt=0x56456c128cd0@(G/sw32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:2:1:3:2:3:2:3:2: CONST 0x56456c34af20 <e19017> {e63} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:3:2:1:3:2:3:2:3:3: CONST 0x56456c34b090 <e19029> {e63} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:3:2:1:3:2:3:3: CONST 0x56456c34b200 <e32050> {e66} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:3:2:1:3:3: COND 0x56456c34b370 <e32243> {e62} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:2:1:3:3:1: AND 0x56456c4c60a0 <e51126> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:2:1:3:3:1:1: CONST 0x56456c4c5e10 <e51122> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:3:2:1:3:3:1:2: SHIFTR 0x56456c524930 <e55143#> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:2:1:3:3:1:2:1: VARREF 0x56456c34b500 <e55133#> {e32} @dt=0x56456c4d16c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:2:1:3:3:1:2:2: CONST 0x56456c34b620 <e55134#> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h2
    1:2:3:2:1:3:3:2: COND 0x56456c34b900 <e32226> {e62} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:2:1:3:3:2:1: AND 0x56456c4c5360 <e51068> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:2:1:3:3:2:1:1: CONST 0x56456c4c50d0 <e51064> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:3:2:1:3:3:2:1:2: SHIFTR 0x56456c524ad0 <e55160#> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:2:1:3:3:2:1:2:1: VARREF 0x56456c34ba90 <e55150#> {e32} @dt=0x56456c4d16c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:2:1:3:3:2:1:2:2: CONST 0x56456c34bbb0 <e55151#> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:3:2:1:3:3:2:2: COND 0x56456c34be90 <e32141> {e62} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:2:1:3:3:2:2:1: AND 0x56456c4c3d10 <e51040> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:2:1:3:3:2:2:1:1: CONST 0x56456c4c3a80 <e51036> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:3:2:1:3:3:2:2:1:2: SHIFTR 0x56456c524c70 <e55177#> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:2:1:3:3:2:2:1:2:1: VARREF 0x56456c34c020 <e55167#> {e32} @dt=0x56456c4d16c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:2:1:3:3:2:2:1:2:2: CONST 0x56456c34c140 <e55168#> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:3:2:1:3:3:2:2:2: NOT 0x56456c34c420 <e32102> {e62} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:2:1:3:3:2:2:2:1: OR 0x56456c34c4e0 <e17608> {e62} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:2:1:3:3:2:2:2:1:1: VARREF 0x56456c34c5a0 <e17606> {e62} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:2:1:3:3:2:2:2:1:2: VARREF 0x56456c34c6c0 <e17607> {e62} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:2:1:3:3:2:2:3: XNOR 0x56456c34c7e0 <e32103> {e61} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:2:1:3:3:2:2:3:1: VARREF 0x56456c34c8a0 <e17600> {e61} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:2:1:3:3:2:2:3:2: VARREF 0x56456c34c9c0 <e17601> {e61} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:2:1:3:3:2:3: COND 0x56456c34cae0 <e32142> {e60} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:2:1:3:3:2:3:1: AND 0x56456c4c5010 <e51055> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:2:1:3:3:2:3:1:1: CONST 0x56456c4c3dd0 <e51051> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:3:2:1:3:3:2:3:1:2: SHIFTR 0x56456c524e10 <e55194#> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:2:1:3:3:2:3:1:2:1: VARREF 0x56456c34cc70 <e55184#> {e32} @dt=0x56456c4d16c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:2:1:3:3:2:3:1:2:2: CONST 0x56456c34cd90 <e55185#> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:3:2:1:3:3:2:3:2: OR 0x56456c34d070 <e32125> {e60} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:2:1:3:3:2:3:2:1: VARREF 0x56456c34d130 <e17594> {e60} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:2:1:3:3:2:3:2:2: VARREF 0x56456c34d250 <e17595> {e60} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:2:1:3:3:2:3:3: AND 0x56456c34d370 <e32126> {e59} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:2:1:3:3:2:3:3:1: VARREF 0x56456c34d430 <e17588> {e59} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:2:1:3:3:2:3:3:2: VARREF 0x56456c34d550 <e17589> {e59} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:2:1:3:3:3: COND 0x56456c34d670 <e32227> {e58} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:2:1:3:3:3:1: AND 0x56456c4c5d50 <e51113> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:2:1:3:3:3:1:1: CONST 0x56456c4c5ac0 <e51109> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:3:2:1:3:3:3:1:2: SHIFTR 0x56456c524fb0 <e55211#> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:2:1:3:3:3:1:2:1: VARREF 0x56456c34d800 <e55201#> {e32} @dt=0x56456c4d16c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:2:1:3:3:3:1:2:2: CONST 0x56456c34d920 <e55202#> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:3:2:1:3:3:3:2: COND 0x56456c34dc00 <e32210> {e58} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:2:1:3:3:3:2:1: AND 0x56456c4c56b0 <e51085> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:2:1:3:3:3:2:1:1: CONST 0x56456c4c5420 <e51081> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:3:2:1:3:3:3:2:1:2: SHIFTR 0x56456c525150 <e55228#> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:2:1:3:3:3:2:1:2:1: VARREF 0x56456c34dd90 <e55218#> {e32} @dt=0x56456c4d16c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:2:1:3:3:3:2:1:2:2: CONST 0x56456c34deb0 <e55219#> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:3:2:1:3:3:3:2:2: SUB 0x56456c34e190 <e32171> {e58} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:2:1:3:3:3:2:2:1: VARREF 0x56456c34e250 <e17582> {e58} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:2:1:3:3:3:2:2:2: VARREF 0x56456c34e370 <e17583> {e58} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:2:1:3:3:3:2:3: SUB 0x56456c34e490 <e32172> {e57} @dt=0x56456c128cd0@(G/sw32)
    1:2:3:2:1:3:3:3:2:3:1: VARREF 0x56456c34e550 <e17576> {e57} @dt=0x56456c128cd0@(G/sw32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:2:1:3:3:3:2:3:2: VARREF 0x56456c34e670 <e17577> {e57} @dt=0x56456c128cd0@(G/sw32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:2:1:3:3:3:3: COND 0x56456c34e790 <e32211> {e56} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:2:1:3:3:3:3:1: AND 0x56456c4c5a00 <e51100> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:2:1:3:3:3:3:1:1: CONST 0x56456c4c5770 <e51096> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:3:2:1:3:3:3:3:1:2: SHIFTR 0x56456c5252f0 <e55245#> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:2:1:3:3:3:3:1:2:1: VARREF 0x56456c34e920 <e55235#> {e32} @dt=0x56456c4d16c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:2:1:3:3:3:3:1:2:2: CONST 0x56456c34ea40 <e55236#> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:3:2:1:3:3:3:3:2: ADD 0x56456c34ed20 <e32194> {e56} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:2:1:3:3:3:3:2:1: VARREF 0x56456c34ede0 <e17570> {e56} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:2:1:3:3:3:3:2:2: VARREF 0x56456c34ef00 <e17571> {e56} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:2:1:3:3:3:3:3: ADD 0x56456c34f020 <e32195> {e55} @dt=0x56456c128cd0@(G/sw32)
    1:2:3:2:1:3:3:3:3:3:1: VARREF 0x56456c34f0e0 <e17564> {e55} @dt=0x56456c128cd0@(G/sw32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:2:1:3:3:3:3:3:2: VARREF 0x56456c34f200 <e17565> {e55} @dt=0x56456c128cd0@(G/sw32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:2:2: VARREF 0x56456c34f320 <e17682> {e65} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_execute [LV] => VAR 0x56456c1dd210 <e16960> {c88} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2:3:3: IF 0x56456c350ff0 <e33342> {e32}
    1:2:3:3:1: AND 0x56456c4be370 <e51452> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:3:1:1: CONST 0x56456c4be0e0 <e51448> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:3:3:1:2: SHIFTR 0x56456c525490 <e55262#> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:3:1:2:1: VARREF 0x56456c350bf0 <e55252#> {e32} @dt=0x56456c4d16c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:3:1:2:2: CONST 0x56456c350d10 <e55253#> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h4
    1:2:3:3:2: IF 0x56456c353ab0 <e33372> {e32}
    1:2:3:3:2:1: AND 0x56456c4c7130 <e51199> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:3:2:1:1: CONST 0x56456c4c6ea0 <e51195> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:3:3:2:1:2: SHIFTR 0x56456c525630 <e55279#> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:3:2:1:2:1: VARREF 0x56456c3536b0 <e55269#> {e32} @dt=0x56456c4d16c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:3:2:1:2:2: CONST 0x56456c3537d0 <e55270#> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h3
    1:2:3:3:2:2: IF 0x56456c3573f0 <e33412> {e32}
    1:2:3:3:2:2:1: AND 0x56456c4c6a90 <e51171> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:3:2:2:1:1: CONST 0x56456c4c6800 <e51167> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:3:3:2:2:1:2: SHIFTR 0x56456c5257d0 <e55296#> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:3:2:2:1:2:1: VARREF 0x56456c356fb0 <e55286#> {e32} @dt=0x56456c4d16c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:3:2:2:1:2:2: CONST 0x56456c3570d0 <e55287#> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h2
    1:2:3:3:2:2:2: ASSIGN 0x56456c3574e0 <e33413> {e66} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:3:2:2:2:1: CONST 0x56456c3575a0 <e20335> {e66} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:3:3:2:2:2:2: VARREF 0x56456c357750 <e17696> {e66} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_execute [LV] => VAR 0x56456c1dd210 <e16960> {c88} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2:3:3:2:3: ASSIGN 0x56456c35d040 <e33444> {e66} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:3:2:3:1: COND 0x56456c35d100 <e32441> {e66} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:3:2:3:1:1: AND 0x56456c4c6de0 <e51186> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:3:2:3:1:1:1: CONST 0x56456c4c6b50 <e51182> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:3:3:2:3:1:1:2: SHIFTR 0x56456c525970 <e55313#> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:3:2:3:1:1:2:1: VARREF 0x56456c35d290 <e55303#> {e32} @dt=0x56456c4d16c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:3:2:3:1:1:2:2: CONST 0x56456c35d3b0 <e55304#> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h2
    1:2:3:3:2:3:1:2: CONST 0x56456c35d690 <e32438> {e66} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:3:3:2:3:1:3: VARREF 0x56456c35d800 <e32439> {e44} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:3:2:3:2: VARREF 0x56456c35d920 <e17696> {e66} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_execute [LV] => VAR 0x56456c1dd210 <e16960> {c88} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2:3:3:3: ASSIGN 0x56456c35da40 <e33445> {e66} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:3:3:1: COND 0x56456c35db00 <e32704> {e66} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:3:3:1:1: AND 0x56456c4be020 <e51439> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:3:3:1:1:1: CONST 0x56456c4bdd90 <e51435> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:3:3:3:1:1:2: SHIFTR 0x56456c525b10 <e55330#> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:3:3:1:1:2:1: VARREF 0x56456c35dc90 <e55320#> {e32} @dt=0x56456c4d16c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:3:3:1:1:2:2: CONST 0x56456c35dde0 <e55321#> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h3
    1:2:3:3:3:1:2: COND 0x56456c35e0c0 <e32701> {e66} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:3:3:1:2:1: AND 0x56456c4bb1c0 <e51231> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:3:3:1:2:1:1: CONST 0x56456c4c7540 <e51227> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:3:3:3:1:2:1:2: SHIFTR 0x56456c525cb0 <e55347#> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:3:3:1:2:1:2:1: VARREF 0x56456c35e250 <e55337#> {e32} @dt=0x56456c4d16c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:3:3:1:2:1:2:2: CONST 0x56456c35e3a0 <e55338#> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h2
    1:2:3:3:3:1:2:2: CONST 0x56456c35e6a0 <e32524> {e66} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:3:3:3:1:2:3: COND 0x56456c35e850 <e32525> {e66} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:3:3:1:2:3:1: AND 0x56456c4c7480 <e51218> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:3:3:1:2:3:1:1: CONST 0x56456c4c71f0 <e51214> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:3:3:3:1:2:3:1:2: SHIFTR 0x56456c525e50 <e55364#> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:3:3:1:2:3:1:2:1: VARREF 0x56456c35e9e0 <e55354#> {e32} @dt=0x56456c4d16c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:3:3:1:2:3:1:2:2: CONST 0x56456c35eb30 <e55355#> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:3:3:3:1:2:3:2: CONST 0x56456c35ee90 <e32508> {e66} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:3:3:3:1:2:3:3: VARREF 0x56456c35f040 <e32509> {e40} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:3:3:1:3: COND 0x56456c35f190 <e32702> {e38} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:3:3:1:3:1: AND 0x56456c4bdcd0 <e51426> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:3:3:1:3:1:1: CONST 0x56456c4bda40 <e51422> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:3:3:3:1:3:1:2: SHIFTR 0x56456c525ff0 <e55381#> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:3:3:1:3:1:2:1: VARREF 0x56456c35f320 <e55371#> {e32} @dt=0x56456c4d16c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:3:3:1:3:1:2:2: CONST 0x56456c35f470 <e55372#> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h2
    1:2:3:3:3:1:3:2: COND 0x56456c35f7d0 <e32685> {e38} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:3:3:1:3:2:1: AND 0x56456c4bc5a0 <e51323> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:3:3:1:3:2:1:1: CONST 0x56456c4bc310 <e51319> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:3:3:3:1:3:2:1:2: SHIFTR 0x56456c526190 <e55398#> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:3:3:1:3:2:1:2:1: VARREF 0x56456c35f960 <e55388#> {e32} @dt=0x56456c4d16c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:3:3:1:3:2:1:2:2: CONST 0x56456c35fab0 <e55389#> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:3:3:3:1:3:2:2: COND 0x56456c35fe10 <e32600> {e38} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:3:3:1:3:2:2:1: AND 0x56456c4bbbb0 <e51280> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:3:3:1:3:2:2:1:1: CONST 0x56456c4bb920 <e51276> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:3:3:3:1:3:2:2:1:2: SHIFTR 0x56456c526330 <e55415#> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:3:3:1:3:2:2:1:2:1: VARREF 0x56456c35ffa0 <e55405#> {e32} @dt=0x56456c4d16c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:3:3:1:3:2:2:1:2:2: CONST 0x56456c3600f0 <e55406#> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:3:3:3:1:3:2:2:2: SHIFTR 0x56456c360450 <e32561> {e38} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:3:3:1:3:2:2:2:1: VARREF 0x56456c360510 <e17428> {e38} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:3:3:1:3:2:2:2:2: AND 0x56456c4bb510 <e51252> {e38} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:3:3:1:3:2:2:2:2:1: CONST 0x56456c4bb280 <e51248> {e38} @dt=0x56456bf2afc0@(G/w32)  32'h1f
    1:2:3:3:3:1:3:2:2:2:2:2: SHIFTR 0x56456c5264d0 <e55431#> {e38} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:3:3:1:3:2:2:2:2:2:1: VARREF 0x56456c360730 <e55422#> {e38} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:3:3:1:3:2:2:2:2:2:2: CONST 0x56456c360880 <e55423#> {e38} @dt=0x56456c4d0c00@(G/swu32/5)  5'h0
    1:2:3:3:3:1:3:2:2:3: SHIFTR 0x56456c360be0 <e32562> {e37} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:3:3:1:3:2:2:3:1: VARREF 0x56456c360ca0 <e17411> {e37} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:3:3:1:3:2:2:3:2: AND 0x56456c4bb860 <e51267> {e37} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:3:3:1:3:2:2:3:2:1: CONST 0x56456c4bb5d0 <e51263> {e37} @dt=0x56456bf2afc0@(G/w32)  32'h1f
    1:2:3:3:3:1:3:2:2:3:2:2: SHIFTR 0x56456c526670 <e55447#> {e37} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:3:3:1:3:2:2:3:2:2:1: VARREF 0x56456c360ec0 <e55438#> {e37} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:3:3:1:3:2:2:3:2:2:2: CONST 0x56456c361010 <e55439#> {e37} @dt=0x56456c4d0c00@(G/swu32/5)  5'h0
    1:2:3:3:3:1:3:2:3: COND 0x56456c361370 <e32601> {e66} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:3:3:1:3:2:3:1: AND 0x56456c4bc250 <e51310> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:3:3:1:3:2:3:1:1: CONST 0x56456c4bbfc0 <e51306> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:3:3:3:1:3:2:3:1:2: SHIFTR 0x56456c526810 <e55464#> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:3:3:1:3:2:3:1:2:1: VARREF 0x56456c361500 <e55454#> {e32} @dt=0x56456c4d16c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:3:3:1:3:2:3:1:2:2: CONST 0x56456c361650 <e55455#> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:3:3:3:1:3:2:3:2: CONST 0x56456c3619b0 <e32584> {e66} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:3:3:3:1:3:2:3:3: SHIFTL 0x56456c361b60 <e32585> {e36} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:3:3:1:3:2:3:3:1: VARREF 0x56456c361c20 <e17394> {e36} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:3:3:1:3:2:3:3:2: AND 0x56456c4bbf00 <e51297> {e36} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:3:3:1:3:2:3:3:2:1: CONST 0x56456c4bbc70 <e51293> {e36} @dt=0x56456bf2afc0@(G/w32)  32'h1f
    1:2:3:3:3:1:3:2:3:3:2:2: SHIFTR 0x56456c5269b0 <e55480#> {e36} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:3:3:1:3:2:3:3:2:2:1: VARREF 0x56456c361e40 <e55471#> {e36} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:3:3:1:3:2:3:3:2:2:2: CONST 0x56456c361f90 <e55472#> {e36} @dt=0x56456c4d0c00@(G/swu32/5)  5'h0
    1:2:3:3:3:1:3:3: COND 0x56456c3622f0 <e32686> {e35} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:3:3:1:3:3:1: AND 0x56456c4bd980 <e51413> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:3:3:1:3:3:1:1: CONST 0x56456c4bd6f0 <e51409> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:3:3:3:1:3:3:1:2: SHIFTR 0x56456c526b50 <e55497#> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:3:3:1:3:3:1:2:1: VARREF 0x56456c362480 <e55487#> {e32} @dt=0x56456c4d16c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:3:3:1:3:3:1:2:2: CONST 0x56456c3625d0 <e55488#> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:3:3:3:1:3:3:2: COND 0x56456c362930 <e32669> {e35} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:3:3:1:3:3:2:1: AND 0x56456c4bcc40 <e51355> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:3:3:1:3:3:2:1:1: CONST 0x56456c4bc9b0 <e51351> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:3:3:3:1:3:3:2:1:2: SHIFTR 0x56456c526cf0 <e55514#> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:3:3:1:3:3:2:1:2:1: VARREF 0x56456c362ac0 <e55504#> {e32} @dt=0x56456c4d16c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:3:3:1:3:3:2:1:2:2: CONST 0x56456c362c10 <e55505#> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:3:3:3:1:3:3:2:2: SHIFTR 0x56456c362f70 <e32630> {e35} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:3:3:1:3:3:2:2:1: VARREF 0x56456c363030 <e17388> {e35} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:3:3:1:3:3:2:2:2: AND 0x56456c4bc8f0 <e51342> {e21} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:3:3:1:3:3:2:2:2:1: CONST 0x56456c4bc660 <e51338> {e21} @dt=0x56456bf2afc0@(G/w32)  32'h1f
    1:2:3:3:3:1:3:3:2:2:2:2: SHIFTR 0x56456c526e90 <e55530#> {e21} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:3:3:1:3:3:2:2:2:2:1: VARREF 0x56456c3f78d0 <e55521#> {e21} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:3:3:1:3:3:2:2:2:2:2: CONST 0x56456c424e90 <e55522#> {e21} @dt=0x56456c4d0c00@(G/swu32/5)  5'h6
    1:2:3:3:3:1:3:3:2:3: CONST 0x56456c3632d0 <e32631> {e66} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:3:3:3:1:3:3:3: COND 0x56456c363480 <e32670> {e34} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:3:3:1:3:3:3:1: AND 0x56456c4bd630 <e51400> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:3:3:1:3:3:3:1:1: CONST 0x56456c4bd3a0 <e51396> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:3:3:3:1:3:3:3:1:2: SHIFTR 0x56456c527030 <e55547#> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:3:3:1:3:3:3:1:2:1: VARREF 0x56456c363610 <e55537#> {e32} @dt=0x56456c4d16c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:3:3:1:3:3:3:1:2:2: CONST 0x56456c363760 <e55538#> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:3:3:3:1:3:3:3:2: SHIFTR 0x56456c363ac0 <e32653> {e34} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:3:3:1:3:3:3:2:1: VARREF 0x56456c363b80 <e17382> {e34} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:3:3:1:3:3:3:2:2: AND 0x56456c4bcf90 <e51372> {e21} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:3:3:1:3:3:3:2:2:1: CONST 0x56456c4bcd00 <e51368> {e21} @dt=0x56456bf2afc0@(G/w32)  32'h1f
    1:2:3:3:3:1:3:3:3:2:2:2: SHIFTR 0x56456c5271d0 <e55563#> {e21} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:3:3:1:3:3:3:2:2:2:1: VARREF 0x56456c425240 <e55554#> {e21} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:3:3:1:3:3:3:2:2:2:2: CONST 0x56456c3ea300 <e55555#> {e21} @dt=0x56456c4d0c00@(G/swu32/5)  5'h6
    1:2:3:3:3:1:3:3:3:3: SHIFTL 0x56456c363e20 <e32654> {e33} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:3:3:1:3:3:3:3:1: VARREF 0x56456c363ee0 <e17376> {e33} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:3:3:1:3:3:3:3:2: AND 0x56456c4bd2e0 <e51387> {e21} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:3:3:1:3:3:3:3:2:1: CONST 0x56456c4bd050 <e51383> {e21} @dt=0x56456bf2afc0@(G/w32)  32'h1f
    1:2:3:3:3:1:3:3:3:3:2:2: SHIFTR 0x56456c527370 <e55579#> {e21} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:3:3:1:3:3:3:3:2:2:1: VARREF 0x56456c3ea6b0 <e55570#> {e21} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:3:3:1:3:3:3:3:2:2:2: CONST 0x56456c3f5e50 <e55571#> {e21} @dt=0x56456c4d0c00@(G/swu32/5)  5'h6
    1:2:3:3:3:2: VARREF 0x56456c364180 <e17696> {e66} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_execute [LV] => VAR 0x56456c1dd210 <e16960> {c88} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2:3: COMMENT 0x56456c30e550 <e45455> {e29}  ALWAYS
    1:2:3: ASSIGN 0x56456c343470 <e45457> {e31} @dt=0x56456bfbbe90@(G/w64)
    1:2:3:1: CONST 0x56456c343530 <e20238> {e31} @dt=0x56456bfbbe90@(G/w64)  64'h0
    1:2:3:2: VARREF 0x56456c3436a0 <e17372> {e31} @dt=0x56456bfbbe90@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output [LV] => VAR 0x56456c21f090 <e17217> {e19} @dt=0x56456bfbbe90@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:3: IF 0x56456c341b10 <e33291> {e32}
    1:2:3:1: AND 0x56456c4c0490 <e51602> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:1:1: CONST 0x56456c4c0200 <e51598> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:3:1:2: NOT 0x56456c426ba0 <e51599> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:1:2:1: SHIFTR 0x56456c527510 <e55596#> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:1:2:1:1: VARREF 0x56456c341d20 <e55586#> {e32} @dt=0x56456c4d16c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:1:2:1:2: CONST 0x56456c3410c0 <e55587#> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h5
    1:2:3:2: IF 0x56456c351e30 <e39099> {e32}
    1:2:3:2:1: AND 0x56456c4c0140 <e51589> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:2:1:1: CONST 0x56456c4bfeb0 <e51585> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:3:2:1:2: SHIFTR 0x56456c5276b0 <e55613#> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:2:1:2:1: VARREF 0x56456c351a30 <e55603#> {e32} @dt=0x56456c4d16c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:2:1:2:2: CONST 0x56456c351b50 <e55604#> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h4
    1:2:3:2:2: IF 0x56456c3541d0 <e33377> {e32}
    1:2:3:2:2:1: AND 0x56456c4bfdf0 <e51576> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:2:2:1:1: CONST 0x56456c4bfb60 <e51572> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:3:2:2:1:2: SHIFTR 0x56456c527850 <e55630#> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:2:2:1:2:1: VARREF 0x56456c353dd0 <e55620#> {e32} @dt=0x56456c4d16c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:2:2:1:2:2: CONST 0x56456c353ef0 <e55621#> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h3
    1:2:3:2:2:2: IF 0x56456c355730 <e33392> {e32}
    1:2:3:2:2:2:1: AND 0x56456c4bfaa0 <e51563> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:2:2:2:1:1: CONST 0x56456c4bf810 <e51559> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:3:2:2:2:1:2: NOT 0x56456c426c60 <e51560> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:2:2:2:1:2:1: SHIFTR 0x56456c5279f0 <e55647#> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:2:2:2:1:2:1:1: VARREF 0x56456c355330 <e55637#> {e32} @dt=0x56456c4d16c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:2:2:2:1:2:1:2: CONST 0x56456c355450 <e55638#> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h2
    1:2:3:2:2:2:2: IF 0x56456c357fa0 <e39089> {e32}
    1:2:3:2:2:2:2:1: AND 0x56456c4bf750 <e51550> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:2:2:2:2:1:1: CONST 0x56456c4bf4c0 <e51546> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:3:2:2:2:2:1:2: SHIFTR 0x56456c527b90 <e55664#> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:2:2:2:2:1:2:1: VARREF 0x56456c357af0 <e55654#> {e32} @dt=0x56456c4d16c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:2:2:2:2:1:2:2: CONST 0x56456c357c40 <e55655#> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:3:2:2:2:2:2: IF 0x56456c3597a0 <e33433> {e32}
    1:2:3:2:2:2:2:2:1: AND 0x56456c4bea10 <e51492> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:2:2:2:2:2:1:1: CONST 0x56456c4be780 <e51488> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:3:2:2:2:2:2:1:2: SHIFTR 0x56456c527d30 <e55681#> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:2:2:2:2:2:1:2:1: VARREF 0x56456c359310 <e55671#> {e32} @dt=0x56456c4d16c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:2:2:2:2:2:1:2:2: CONST 0x56456c359460 <e55672#> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:3:2:2:2:2:2:2: ASSIGN 0x56456c35a0a0 <e33439> {e52} @dt=0x56456bfbbe90@(G/w64)
    1:2:3:2:2:2:2:2:2:1: OR 0x56456c528440 <e55714#> {e52} @dt=0x56456bfbbe90@(G/w64)
    1:2:3:2:2:2:2:2:2:1:1: SHIFTL 0x56456c5282a0 <e55710#> {e52} @dt=0x56456bfbbe90@(G/w64)
    1:2:3:2:2:2:2:2:2:1:1:1: CCAST 0x56456c527ed0 <e55702#> {e52} @dt=0x56456bfbbe90@(G/w64) sz64
    1:2:3:2:2:2:2:2:2:1:1:1:1: DIV 0x56456c35a220 <e55689#> {e52} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:2:2:2:2:2:2:1:1:1:1:1: VARREF 0x56456c35a2e0 <e17521> {e52} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:2:2:2:2:2:2:1:1:1:1:2: VARREF 0x56456c35a430 <e17522> {e52} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:2:2:2:2:2:2:1:1:2: CONST 0x56456c528050 <e55703#> {e52} @dt=0x56456bf2afc0@(G/w32)  32'h20
    1:2:3:2:2:2:2:2:2:1:2: CCAST 0x56456c527f90 <e55711#> {e52} @dt=0x56456bfbbe90@(G/w64) sz64
    1:2:3:2:2:2:2:2:2:1:2:1: CONST 0x56456c35a580 <e55693#> {e52} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:3:2:2:2:2:2:2:2: VARREF 0x56456c35a730 <e17539> {e52} @dt=0x56456bfbbe90@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output [LV] => VAR 0x56456c21f090 <e17217> {e19} @dt=0x56456bfbbe90@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:3:2:2:2:2:2:2: ASSIGN 0x56456c512ce0 <e52806> {e53} @dt=0x56456bfbbe90@(G/w64)
    1:2:3:2:2:2:2:2:2:1: ADD 0x56456c35a950 <e52800> {e53} @dt=0x56456bfbbe90@(G/w64)
    1:2:3:2:2:2:2:2:2:1:1: VARREF 0x56456c35aa10 <e17541> {e53} @dt=0x56456bfbbe90@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output [RV] <- VAR 0x56456c21f090 <e17217> {e19} @dt=0x56456bfbbe90@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:3:2:2:2:2:2:2:1:2: CCAST 0x56456c528500 <e55723#> {e53} @dt=0x56456bfbbe90@(G/w64) sz64
    1:2:3:2:2:2:2:2:2:1:2:1: MODDIV 0x56456c35ac30 <e55720#> {e53} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:2:2:2:2:2:2:1:2:1:1: VARREF 0x56456c35acf0 <e17554> {e53} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:2:2:2:2:2:2:1:2:1:2: VARREF 0x56456c35ae40 <e17555> {e53} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:2:2:2:2:2:2:2: VARREF 0x56456c512bc0 <e52801> {e53} @dt=0x56456bfbbe90@(G/w64)  __Vtemp3 [LV] => VAR 0x56456c512920 <e52793> {e53} @dt=0x56456bfbbe90@(G/w64)  __Vtemp3 STMTTEMP
    1:2:3:2:2:2:2:2:2: ASSIGN 0x56456c35a890 <e52804> {e53} @dt=0x56456bfbbe90@(G/w64)
    1:2:3:2:2:2:2:2:2:1: VARREF 0x56456c512aa0 <e52796> {e53} @dt=0x56456bfbbe90@(G/w64)  __Vtemp3 [RV] <- VAR 0x56456c512920 <e52793> {e53} @dt=0x56456bfbbe90@(G/w64)  __Vtemp3 STMTTEMP
    1:2:3:2:2:2:2:2:2:2: VARREF 0x56456c35af90 <e17561> {e53} @dt=0x56456bfbbe90@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output [LV] => VAR 0x56456c21f090 <e17217> {e19} @dt=0x56456bfbbe90@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:3:2:2:2:2:2:3: ASSIGN 0x56456c35b0f0 <e33441> {e48} @dt=0x56456bfbbe90@(G/w64)
    1:2:3:2:2:2:2:2:3:1: OR 0x56456c528b30 <e55755#> {e48} @dt=0x56456bfbbe90@(G/w64)
    1:2:3:2:2:2:2:2:3:1:1: SHIFTL 0x56456c528990 <e55751#> {e48} @dt=0x56456bfbbe90@(G/w64)
    1:2:3:2:2:2:2:2:3:1:1:1: CCAST 0x56456c5285c0 <e55743#> {e48} @dt=0x56456bfbbe90@(G/w64) sz64
    1:2:3:2:2:2:2:2:3:1:1:1:1: DIVS 0x56456c35b270 <e55730#> {e48} @dt=0x56456c128cd0@(G/sw32)
    1:2:3:2:2:2:2:2:3:1:1:1:1:1: VARREF 0x56456c35b330 <e17478> {e48} @dt=0x56456c128cd0@(G/sw32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:2:2:2:2:2:3:1:1:1:1:2: VARREF 0x56456c35b480 <e17479> {e48} @dt=0x56456c128cd0@(G/sw32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:2:2:2:2:2:3:1:1:2: CONST 0x56456c528740 <e55744#> {e48} @dt=0x56456bf2afc0@(G/w32)  32'h20
    1:2:3:2:2:2:2:2:3:1:2: CCAST 0x56456c528680 <e55752#> {e48} @dt=0x56456bfbbe90@(G/w64) sz64
    1:2:3:2:2:2:2:2:3:1:2:1: CONST 0x56456c35b5d0 <e55734#> {e48} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:3:2:2:2:2:2:3:2: VARREF 0x56456c35b780 <e17496> {e48} @dt=0x56456bfbbe90@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output [LV] => VAR 0x56456c21f090 <e17217> {e19} @dt=0x56456bfbbe90@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:3:2:2:2:2:2:3: ASSIGN 0x56456c513160 <e52823> {e49} @dt=0x56456bfbbe90@(G/w64)
    1:2:3:2:2:2:2:2:3:1: ADD 0x56456c35b9a0 <e52817> {e49} @dt=0x56456bfbbe90@(G/w64)
    1:2:3:2:2:2:2:2:3:1:1: VARREF 0x56456c35ba60 <e17498> {e49} @dt=0x56456bfbbe90@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output [RV] <- VAR 0x56456c21f090 <e17217> {e19} @dt=0x56456bfbbe90@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:3:2:2:2:2:2:3:1:2: CCAST 0x56456c528bf0 <e55764#> {e49} @dt=0x56456bfbbe90@(G/w64) sz64
    1:2:3:2:2:2:2:2:3:1:2:1: MODDIVS 0x56456c35bc80 <e55761#> {e49} @dt=0x56456c128cd0@(G/sw32)
    1:2:3:2:2:2:2:2:3:1:2:1:1: VARREF 0x56456c35bd40 <e17511> {e49} @dt=0x56456c128cd0@(G/sw32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:2:2:2:2:2:3:1:2:1:2: VARREF 0x56456c35be90 <e17512> {e49} @dt=0x56456c128cd0@(G/sw32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:2:2:2:2:2:3:2: VARREF 0x56456c513040 <e52818> {e49} @dt=0x56456bfbbe90@(G/w64)  __Vtemp4 [LV] => VAR 0x56456c512da0 <e52810> {e49} @dt=0x56456bfbbe90@(G/w64)  __Vtemp4 STMTTEMP
    1:2:3:2:2:2:2:2:3: ASSIGN 0x56456c35b8e0 <e52821> {e49} @dt=0x56456bfbbe90@(G/w64)
    1:2:3:2:2:2:2:2:3:1: VARREF 0x56456c512f20 <e52813> {e49} @dt=0x56456bfbbe90@(G/w64)  __Vtemp4 [RV] <- VAR 0x56456c512da0 <e52810> {e49} @dt=0x56456bfbbe90@(G/w64)  __Vtemp4 STMTTEMP
    1:2:3:2:2:2:2:2:3:2: VARREF 0x56456c35bfe0 <e17518> {e49} @dt=0x56456bfbbe90@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output [LV] => VAR 0x56456c21f090 <e17217> {e19} @dt=0x56456bfbbe90@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:3:2:2:2:2:3: ASSIGN 0x56456c35c140 <e33443> {e46} @dt=0x56456bfbbe90@(G/w64)
    1:2:3:2:2:2:2:3:1: COND 0x56456c35c200 <e32319> {e46} @dt=0x56456bfbbe90@(G/w64)
    1:2:3:2:2:2:2:3:1:1: AND 0x56456c4bf400 <e51537> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:2:2:2:2:3:1:1:1: CONST 0x56456c4bf170 <e51533> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:3:2:2:2:2:3:1:1:2: SHIFTR 0x56456c528cb0 <e55780#> {e32} @dt=0x56456c4d17a0@(G/nwu32/1)
    1:2:3:2:2:2:2:3:1:1:2:1: VARREF 0x56456c35c390 <e55770#> {e32} @dt=0x56456c4d16c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:2:2:2:2:3:1:1:2:2: CONST 0x56456c35c4e0 <e55771#> {e32} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:3:2:2:2:2:3:1:2: MUL 0x56456c35c7e0 <e32316> {e46} @dt=0x56456bfbbe90@(G/w64)
    1:2:3:2:2:2:2:3:1:2:1: CCAST 0x56456c528e50 <e55790#> {e24} @dt=0x56456bfbbe90@(G/w64) sz64
    1:2:3:2:2:2:2:3:1:2:1:1: VARREF 0x56456c3f6730 <e55787#> {e24} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:2:2:2:2:3:1:2:2: CCAST 0x56456c528f10 <e55799#> {e25} @dt=0x56456bfbbe90@(G/w64) sz64
    1:2:3:2:2:2:2:3:1:2:2:1: VARREF 0x56456c426a50 <e55796#> {e25} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:2:2:2:2:3:1:3: MULS 0x56456c35cb60 <e32317> {e45} @dt=0x56456c11fd60@(G/sw64)
    1:2:3:2:2:2:2:3:1:3:1: OR 0x56456c5297a0 <e55857#> {e22} @dt=0x56456bfbbe90@(G/w64)
    1:2:3:2:2:2:2:3:1:3:1:1: SHIFTL 0x56456c529600 <e55853#> {e22} @dt=0x56456bfbbe90@(G/w64)
    1:2:3:2:2:2:2:3:1:3:1:1:1: CCAST 0x56456c529230 <e55845#> {e22} @dt=0x56456bfbbe90@(G/w64) sz64
    1:2:3:2:2:2:2:3:1:3:1:1:1:1: NEGATE 0x56456c529170 <e55832#> {e22} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:2:2:2:2:3:1:3:1:1:1:1:1: AND 0x56456c4bed60 <e55821#> {e22} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:2:2:2:2:3:1:3:1:1:1:1:1:1: CONST 0x56456c4bead0 <e51505> {e22} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:3:2:2:2:2:3:1:3:1:1:1:1:1:2: SHIFTR 0x56456c528fd0 <e55814#> {e22} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:2:2:2:2:3:1:3:1:1:1:1:1:2:1: VARREF 0x56456c46dee0 <e55805#> {e22} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:2:2:2:2:3:1:3:1:1:1:1:1:2:2: CONST 0x56456c46e000 <e55806#> {e22} @dt=0x56456c4d0c00@(G/swu32/5)  5'h1f
    1:2:3:2:2:2:2:3:1:3:1:1:2: CONST 0x56456c5293b0 <e55846#> {e22} @dt=0x56456bf2afc0@(G/w32)  32'h20
    1:2:3:2:2:2:2:3:1:3:1:2: CCAST 0x56456c5292f0 <e55854#> {e22} @dt=0x56456bfbbe90@(G/w64) sz64
    1:2:3:2:2:2:2:3:1:3:1:2:1: VARREF 0x56456c46e450 <e55836#> {e22} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:2:2:2:2:3:1:3:2: OR 0x56456c52a030 <e55915#> {e23} @dt=0x56456bfbbe90@(G/w64)
    1:2:3:2:2:2:2:3:1:3:2:1: SHIFTL 0x56456c529e90 <e55911#> {e23} @dt=0x56456bfbbe90@(G/w64)
    1:2:3:2:2:2:2:3:1:3:2:1:1: CCAST 0x56456c529ac0 <e55903#> {e23} @dt=0x56456bfbbe90@(G/w64) sz64
    1:2:3:2:2:2:2:3:1:3:2:1:1:1: NEGATE 0x56456c529a00 <e55890#> {e23} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:2:2:2:2:3:1:3:2:1:1:1:1: AND 0x56456c4bf0b0 <e55879#> {e23} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:2:2:2:2:3:1:3:2:1:1:1:1:1: CONST 0x56456c4bee20 <e51520> {e23} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:3:2:2:2:2:3:1:3:2:1:1:1:1:2: SHIFTR 0x56456c529860 <e55872#> {e23} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:2:2:2:2:3:1:3:2:1:1:1:1:2:1: VARREF 0x56456c46f220 <e55863#> {e23} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:2:2:2:2:3:1:3:2:1:1:1:1:2:2: CONST 0x56456c46f370 <e55864#> {e23} @dt=0x56456c4d0c00@(G/swu32/5)  5'h1f
    1:2:3:2:2:2:2:3:1:3:2:1:2: CONST 0x56456c529c40 <e55904#> {e23} @dt=0x56456bf2afc0@(G/w32)  32'h20
    1:2:3:2:2:2:2:3:1:3:2:2: CCAST 0x56456c529b80 <e55912#> {e23} @dt=0x56456bfbbe90@(G/w64) sz64
    1:2:3:2:2:2:2:3:1:3:2:2:1: VARREF 0x56456c46f840 <e55894#> {e23} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:2:2:2:2:3:2: VARREF 0x56456c35cee0 <e17475> {e46} @dt=0x56456bfbbe90@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output [LV] => VAR 0x56456c21f090 <e17217> {e19} @dt=0x56456bfbbe90@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:3: ASSIGN 0x56456c3642d0 <e33446> {e68} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:1: CCAST 0x56456c52a290 <e55933#> {e68} @dt=0x56456bf2afc0@(G/w32) sz32
    1:2:3:1:1: SHIFTR 0x56456c52a0f0 <e55930#> {e68} @dt=0x56456bfbbe90@(G/w64)
    1:2:3:1:1:1: VARREF 0x56456c364460 <e55921#> {e68} @dt=0x56456bfbbe90@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output [RV] <- VAR 0x56456c21f090 <e17217> {e19} @dt=0x56456bfbbe90@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:3:1:1:2: CONST 0x56456c3645c0 <e55922#> {e68} @dt=0x56456c4de3c0@(G/swu32/6)  6'h20
    1:2:3:2: VARREF 0x56456c3648a0 <e17710> {e68} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_HI_output_execute [LV] => VAR 0x56456c1dd390 <e16961> {c89} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_HI_output_execute VAR
    1:2:3: ASSIGN 0x56456c3649f0 <e33447> {e69} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:1: CCAST 0x56456c52a4f0 <e55952#> {e69} @dt=0x56456bf2afc0@(G/w32) sz32
    1:2:3:1:1: SHIFTR 0x56456c52a350 <e55949#> {e69} @dt=0x56456bfbbe90@(G/w64)
    1:2:3:1:1:1: VARREF 0x56456c364b80 <e55940#> {e69} @dt=0x56456bfbbe90@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output [RV] <- VAR 0x56456c21f090 <e17217> {e19} @dt=0x56456bfbbe90@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:3:1:1:2: CONST 0x56456c364ce0 <e55941#> {e69} @dt=0x56456c4de3c0@(G/swu32/6)  6'h0
    1:2:3:2: VARREF 0x56456c364fc0 <e17724> {e69} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_LO_output_execute [LV] => VAR 0x56456c1dd510 <e16962> {c90} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_LO_output_execute VAR
    1:2: CFUNC 0x56456c4ec200 <e48624> {n34}  _sequent__TOP__5 [STATICU]
    1:2:2: VAR 0x56456c3f8c10 <e48833> {n12} @dt=0x56456c3f90e0@(G/w5)  __Vdlyvdim0__mips_cpu__DOT__register_file__DOT__registers__v0 BLOCKTEMP
    1:2:2: VAR 0x56456c3f89d0 <e48835> {n12} @dt=0x56456bf2afc0@(G/w32)  __Vdlyvval__mips_cpu__DOT__register_file__DOT__registers__v0 BLOCKTEMP
    1:2:2: VAR 0x56456c3f3330 <e48837> {n12} @dt=0x56456c3f49b0@(G/w1)  __Vdlyvset__mips_cpu__DOT__register_file__DOT__registers__v0 BLOCKTEMP
    1:2:3: ASSIGNPRE 0x56456c3f47b0 <e51610> {n31} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1: CONST 0x56456c3f0e60 <e43137> {n31} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:3:2: VARREF 0x56456c3f10a0 <e51609> {n31} @dt=0x56456c4e7780@(G/wu32/1)  __Vdlyvset__mips_cpu__DOT__register_file__DOT__registers__v0 [LV] => VAR 0x56456c3f3330 <e48837> {n12} @dt=0x56456c3f49b0@(G/w1)  __Vdlyvset__mips_cpu__DOT__register_file__DOT__registers__v0 BLOCKTEMP
    1:2:3: COMMENT 0x56456c4d8250 <e45521> {n30}  ALWAYS
    1:2:3: IF 0x56456c36f1c0 <e45523> {n32}
    1:2:3:1: VARREF 0x56456c36f060 <e51611> {n32} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__hi_lo_register_write_writeback [RV] <- VAR 0x56456c1ded10 <e16978> {c112} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hi_lo_register_write_writeback VAR
    1:2:3:2: ASSIGNDLY 0x56456c36fdb0 <e33504> {n34} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:2:1: VARREF 0x56456c36fe70 <e18319> {n34} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_LO_output_writeback [RV] <- VAR 0x56456c1df490 <e16983> {c119} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_LO_output_writeback VAR
    1:2:3:2:2: VARREF 0x56456c30c040 <e46213> {n34} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file__DOT__LO_reg [LV] => VAR 0x56456c1e61a0 <e18232> {n13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file__DOT__LO_reg VAR
    1:2:3: COMMENT 0x56456c4d8330 <e45529> {n30}  ALWAYS
    1:2:3: IF 0x56456c36f920 <e45531> {n32}
    1:2:3:1: VARREF 0x56456c36f7c0 <e51612> {n32} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__hi_lo_register_write_writeback [RV] <- VAR 0x56456c1ded10 <e16978> {c112} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hi_lo_register_write_writeback VAR
    1:2:3:2: ASSIGNDLY 0x56456c36fa40 <e33503> {n33} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:2:1: VARREF 0x56456c36fb00 <e18316> {n33} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_HI_output_writeback [RV] <- VAR 0x56456c1df310 <e16982> {c118} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_HI_output_writeback VAR
    1:2:3:2:2: VARREF 0x56456c30c1a0 <e46219> {n33} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file__DOT__HI_reg [LV] => VAR 0x56456c1e6020 <e18231> {n13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file__DOT__HI_reg VAR
    1:2:3: COMMENT 0x56456c4d8410 <e45537> {n30}  ALWAYS
    1:2:3: IF 0x56456c36e490 <e45539> {n31}
    1:2:3:1: VARREF 0x56456c36e370 <e51613> {n31} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__register_write_writeback [RV] <- VAR 0x56456c1deb90 <e16977> {c111} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_writeback VAR
    1:2:3:2: ASSIGNDLY 0x56456c36e960 <e33487> {n31} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:2:1: VARREF 0x56456c36ea20 <e18311> {n31} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__result_writeback [RV] <- VAR 0x56456c1df190 <e16981> {c117} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__result_writeback VAR
    1:2:3:2:2: VARREF 0x56456c3f4690 <e43169> {n31} @dt=0x56456bf2afc0@(G/w32)  __Vdlyvval__mips_cpu__DOT__register_file__DOT__registers__v0 [LV] => VAR 0x56456c3f89d0 <e48835> {n12} @dt=0x56456bf2afc0@(G/w32)  __Vdlyvval__mips_cpu__DOT__register_file__DOT__registers__v0 BLOCKTEMP
    1:2:3:2: ASSIGN 0x56456c3f0520 <e51616> {n31} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:2:1: CONST 0x56456c3f0680 <e51614> {n31} @dt=0x56456c4d17a0@(G/nwu32/1)  1'h1
    1:2:3:2:2: VARREF 0x56456c3f08c0 <e51615> {n31} @dt=0x56456c4e7780@(G/wu32/1)  __Vdlyvset__mips_cpu__DOT__register_file__DOT__registers__v0 [LV] => VAR 0x56456c3f3330 <e48837> {n12} @dt=0x56456c3f49b0@(G/w1)  __Vdlyvset__mips_cpu__DOT__register_file__DOT__registers__v0 BLOCKTEMP
    1:2:3:2: ASSIGN 0x56456c3e6490 <e51623> {n31} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:2:1: VARREF 0x56456c36ed90 <e51617> {n31} @dt=0x56456c30de80@(G/wu32/5)  mips_cpu__DOT__write_register_writeback [RV] <- VAR 0x56456c1df010 <e16980> {c116} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_writeback VAR
    1:2:3:2:2: VARREF 0x56456c3e3510 <e51622> {n31} @dt=0x56456c30de80@(G/wu32/5)  __Vdlyvdim0__mips_cpu__DOT__register_file__DOT__registers__v0 [LV] => VAR 0x56456c3f8c10 <e48833> {n12} @dt=0x56456c3f90e0@(G/w5)  __Vdlyvdim0__mips_cpu__DOT__register_file__DOT__registers__v0 BLOCKTEMP
    1:2:3: COMMENT 0x56456c4d84f0 <e45545> {n31}  ALWAYSPOST
    1:2:3: IF 0x56456c3efea0 <e45547> {n31}
    1:2:3:1: VARREF 0x56456c3efd80 <e51624> {n31} @dt=0x56456c4e7780@(G/wu32/1)  __Vdlyvset__mips_cpu__DOT__register_file__DOT__registers__v0 [RV] <- VAR 0x56456c3f3330 <e48837> {n12} @dt=0x56456c3f49b0@(G/w1)  __Vdlyvset__mips_cpu__DOT__register_file__DOT__registers__v0 BLOCKTEMP
    1:2:3:2: ASSIGN 0x56456c3f00b0 <e43168> {n31} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:2:1: VARREF 0x56456c3f3d80 <e43166> {n31} @dt=0x56456bf2afc0@(G/w32)  __Vdlyvval__mips_cpu__DOT__register_file__DOT__registers__v0 [RV] <- VAR 0x56456c3f89d0 <e48835> {n12} @dt=0x56456bf2afc0@(G/w32)  __Vdlyvval__mips_cpu__DOT__register_file__DOT__registers__v0 BLOCKTEMP
    1:2:3:2:2: ARRAYSEL 0x56456c3f0200 <e43167> {n31} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:2:2:1: VARREF 0x56456c36ec30 <e43154> {n31} @dt=0x56456c05a540@(w32)u[31:0]  mips_cpu__DOT__register_file__DOT__registers [LV] => VAR 0x56456c1e5ea0 <e13019> {n12} @dt=0x56456c05a540@(w32)u[31:0]  mips_cpu__DOT__register_file__DOT__registers VAR
    1:2:3:2:2:2: VARREF 0x56456c3e2e50 <e51625> {n31} @dt=0x56456c30de80@(G/wu32/5)  __Vdlyvdim0__mips_cpu__DOT__register_file__DOT__registers__v0 [RV] <- VAR 0x56456c3f8c10 <e48833> {n12} @dt=0x56456c3f90e0@(G/w5)  __Vdlyvdim0__mips_cpu__DOT__register_file__DOT__registers__v0 BLOCKTEMP
    1:2: CFUNC 0x56456c4ec580 <e48626> {n21}  _multiclk__TOP__6 [STATICU]
    1:2:3: ASSIGNW 0x56456c288a10 <e44815> {n21} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:1: COND 0x56456c288ad0 <e18294> {n21} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:1:1: VARREF 0x56456c288b90 <e51626> {n21} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__HI_LO_output [RV] <- VAR 0x56456c1d6970 <e16840> {c27} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__HI_LO_output VAR
    1:2:3:1:2: VARREF 0x56456c288cb0 <e18292> {n21} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file__DOT__LO_reg [RV] <- VAR 0x56456c1e61a0 <e18232> {n13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file__DOT__LO_reg VAR
    1:2:3:1:3: COND 0x56456c42b4d0 <e39445> {n19} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:1:3:1: NEQ 0x56456c42b590 <e51630> {n19} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:3:1:1: CONST 0x56456c42b650 <e51627> {n19} @dt=0x56456c30de80@(G/wu32/5)  5'h0
    1:2:3:1:3:1:2: AND 0x56456c4c09a0 <e51643> {c55} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:1:3:1:2:1: CONST 0x56456c4c0710 <e51639> {c55} @dt=0x56456bf2afc0@(G/w32)  32'h1f
    1:2:3:1:3:1:2:2: SHIFTR 0x56456c52a5b0 <e55968#> {c55} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:1:3:1:2:2:1: VARREF 0x56456c42b890 <e55959#> {c55} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:1:3:1:2:2:2: CONST 0x56456c42b9e0 <e55960#> {c55} @dt=0x56456c4d0c00@(G/swu32/5)  5'h15
    1:2:3:1:3:2: ARRAYSEL 0x56456c42bd20 <e18249> {n19} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:1:3:2:1: VARREF 0x56456c42bde0 <e13078> {n19} @dt=0x56456c05a540@(w32)u[31:0]  mips_cpu__DOT__register_file__DOT__registers [RV] <- VAR 0x56456c1e5ea0 <e13019> {n12} @dt=0x56456c05a540@(w32)u[31:0]  mips_cpu__DOT__register_file__DOT__registers VAR
    1:2:3:1:3:2:2: AND 0x56456c4c0cf0 <e51658> {c55} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:1:3:2:2:1: CONST 0x56456c4c0a60 <e51654> {c55} @dt=0x56456bf2afc0@(G/w32)  32'h1f
    1:2:3:1:3:2:2:2: SHIFTR 0x56456c52a750 <e55984#> {c55} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:1:3:2:2:2:1: VARREF 0x56456c42c010 <e55975#> {c55} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:1:3:2:2:2:2: CONST 0x56456c42c160 <e55976#> {c55} @dt=0x56456c4d0c00@(G/swu32/5)  5'h15
    1:2:3:1:3:3: CONST 0x56456c42c4c0 <e18259> {n19} @dt=0x56456c128cd0@(G/sw32)  32'sh0
    1:2:3:2: VARREF 0x56456c288ef0 <e18295> {n21} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_A_decode [LV] => VAR 0x56456c1db710 <e16942> {c66} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_A_decode VAR
    1:2:3: ASSIGNW 0x56456c289010 <e44818> {n22} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:1: COND 0x56456c2890d0 <e18300> {n22} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:1:1: VARREF 0x56456c289190 <e51659> {n22} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__HI_LO_output [RV] <- VAR 0x56456c1d6970 <e16840> {c27} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__HI_LO_output VAR
    1:2:3:1:2: VARREF 0x56456c2892b0 <e18298> {n22} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file__DOT__HI_reg [RV] <- VAR 0x56456c1e6020 <e18231> {n13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file__DOT__HI_reg VAR
    1:2:3:1:3: COND 0x56456c42d8d0 <e39454> {n20} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:1:3:1: NEQ 0x56456c42d990 <e51663> {n20} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:3:1:1: CONST 0x56456c42da50 <e51660> {n20} @dt=0x56456c30de80@(G/wu32/5)  5'h0
    1:2:3:1:3:1:2: AND 0x56456c4c1040 <e51676> {c58} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:1:3:1:2:1: CONST 0x56456c4c0db0 <e51672> {c58} @dt=0x56456bf2afc0@(G/w32)  32'h1f
    1:2:3:1:3:1:2:2: SHIFTR 0x56456c52a8f0 <e56000#> {c58} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:1:3:1:2:2:1: VARREF 0x56456c42dc90 <e55991#> {c58} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:1:3:1:2:2:2: CONST 0x56456c42dde0 <e55992#> {c58} @dt=0x56456c4d0c00@(G/swu32/5)  5'h10
    1:2:3:1:3:2: ARRAYSEL 0x56456c42e120 <e18277> {n20} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:1:3:2:1: VARREF 0x56456c42e1e0 <e13119> {n20} @dt=0x56456c05a540@(w32)u[31:0]  mips_cpu__DOT__register_file__DOT__registers [RV] <- VAR 0x56456c1e5ea0 <e13019> {n12} @dt=0x56456c05a540@(w32)u[31:0]  mips_cpu__DOT__register_file__DOT__registers VAR
    1:2:3:1:3:2:2: AND 0x56456c4c1390 <e51691> {c58} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:1:3:2:2:1: CONST 0x56456c4c1100 <e51687> {c58} @dt=0x56456bf2afc0@(G/w32)  32'h1f
    1:2:3:1:3:2:2:2: SHIFTR 0x56456c52aa90 <e56016#> {c58} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:1:3:2:2:2:1: VARREF 0x56456c42e410 <e56007#> {c58} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:1:3:2:2:2:2: CONST 0x56456c42e560 <e56008#> {c58} @dt=0x56456c4d0c00@(G/swu32/5)  5'h10
    1:2:3:1:3:3: CONST 0x56456c42e8c0 <e18287> {n20} @dt=0x56456c128cd0@(G/sw32)  32'sh0
    1:2:3:2: VARREF 0x56456c2894f0 <e18301> {n22} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_B_decode [LV] => VAR 0x56456c1db890 <e16943> {c67} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_B_decode VAR
    1:2:3: ASSIGNW 0x56456c2a0f00 <e51770> {f8} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1: AND 0x56456c2a0fc0 <e51768> {f8} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:1: VARREF 0x56456c2a1080 <e51692> {f8} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__branch_decode [RV] <- VAR 0x56456c1d79f0 <e16851> {c42} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2:3:1:2: EQ 0x56456c461ec0 <e51767> {h8} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:2:1: COND 0x56456c461f80 <e39561> {k13} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:1:2:1:1: AND 0x56456c462040 <e51729> {i53} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:2:1:1:1: AND 0x56456c462100 <e51727> {i53} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:2:1:1:1:1: NEQ 0x56456c4621c0 <e51696> {i53} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:2:1:1:1:1:1: CONST 0x56456c462280 <e51693> {i53} @dt=0x56456c30de80@(G/wu32/5)  5'h0
    1:2:3:1:2:1:1:1:1:2: AND 0x56456c4c16e0 <e51709> {c56} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:1:2:1:1:1:1:2:1: CONST 0x56456c4c1450 <e51705> {c56} @dt=0x56456bf2afc0@(G/w32)  32'h1f
    1:2:3:1:2:1:1:1:1:2:2: SHIFTR 0x56456c52ac30 <e56032#> {c56} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:1:2:1:1:1:1:2:2:1: VARREF 0x56456c4624c0 <e56023#> {c56} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:1:2:1:1:1:1:2:2:2: CONST 0x56456c4625e0 <e56024#> {c56} @dt=0x56456c4d0c00@(G/swu32/5)  5'h15
    1:2:3:1:2:1:1:1:2: EQ 0x56456c4628c0 <e51713> {i53} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:2:1:1:1:2:1: AND 0x56456c507cf0 <e51726> {c56} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:1:2:1:1:1:2:1:1: CONST 0x56456c4c17a0 <e51722> {c56} @dt=0x56456bf2afc0@(G/w32)  32'h1f
    1:2:3:1:2:1:1:1:2:1:2: SHIFTR 0x56456c52add0 <e56048#> {c56} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:1:2:1:1:1:2:1:2:1: VARREF 0x56456c462a50 <e56039#> {c56} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:1:2:1:1:1:2:1:2:2: CONST 0x56456c462ba0 <e56040#> {c56} @dt=0x56456c4d0c00@(G/swu32/5)  5'h15
    1:2:3:1:2:1:1:1:2:2: VARREF 0x56456c462f00 <e51712> {i53} @dt=0x56456c30de80@(G/wu32/5)  mips_cpu__DOT__write_register_memory [RV] <- VAR 0x56456c1dde10 <e16968> {c98} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:3:1:2:1:1:2: VARREF 0x56456c463050 <e51728> {i53} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__register_write_memory [RV] <- VAR 0x56456c1ddc90 <e16967> {c97} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_memory VAR
    1:2:3:1:2:1:2: VARREF 0x56456c4631a0 <e18149> {k13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_memory [RV] <- VAR 0x56456c1de410 <e16972> {c104} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_memory VAR
    1:2:3:1:2:1:3: VARREF 0x56456c4632f0 <e18150> {k13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_A_decode [RV] <- VAR 0x56456c1db710 <e16942> {c66} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_A_decode VAR
    1:2:3:1:2:2: COND 0x56456c463450 <e39611> {k13} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:1:2:2:1: AND 0x56456c463510 <e51766> {i54} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:2:2:1:1: AND 0x56456c4635d0 <e51764> {i54} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:2:2:1:1:1: NEQ 0x56456c463690 <e51733> {i54} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:2:2:1:1:1:1: CONST 0x56456c463750 <e51730> {i54} @dt=0x56456c30de80@(G/wu32/5)  5'h0
    1:2:3:1:2:2:1:1:1:2: AND 0x56456c508000 <e51746> {c59} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:1:2:2:1:1:1:2:1: CONST 0x56456c507db0 <e51742> {c59} @dt=0x56456bf2afc0@(G/w32)  32'h1f
    1:2:3:1:2:2:1:1:1:2:2: SHIFTR 0x56456c52af70 <e56064#> {c59} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:1:2:2:1:1:1:2:2:1: VARREF 0x56456c4639d0 <e56055#> {c59} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:1:2:2:1:1:1:2:2:2: CONST 0x56456c463b20 <e56056#> {c59} @dt=0x56456c4d0c00@(G/swu32/5)  5'h10
    1:2:3:1:2:2:1:1:2: EQ 0x56456c463e80 <e51750> {i54} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:2:2:1:1:2:1: AND 0x56456c508310 <e51763> {c59} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:1:2:2:1:1:2:1:1: CONST 0x56456c5080c0 <e51759> {c59} @dt=0x56456bf2afc0@(G/w32)  32'h1f
    1:2:3:1:2:2:1:1:2:1:2: SHIFTR 0x56456c52b110 <e56080#> {c59} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:1:2:2:1:1:2:1:2:1: VARREF 0x56456c464010 <e56071#> {c59} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:1:2:2:1:1:2:1:2:2: CONST 0x56456c464160 <e56072#> {c59} @dt=0x56456c4d0c00@(G/swu32/5)  5'h10
    1:2:3:1:2:2:1:1:2:2: VARREF 0x56456c4644c0 <e51749> {i54} @dt=0x56456c30de80@(G/wu32/5)  mips_cpu__DOT__write_register_memory [RV] <- VAR 0x56456c1dde10 <e16968> {c98} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:3:1:2:2:1:2: VARREF 0x56456c464610 <e51765> {i54} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__register_write_memory [RV] <- VAR 0x56456c1ddc90 <e16967> {c97} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_memory VAR
    1:2:3:1:2:2:2: VARREF 0x56456c464760 <e18149> {k13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_memory [RV] <- VAR 0x56456c1de410 <e16972> {c104} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_memory VAR
    1:2:3:1:2:2:3: VARREF 0x56456c4648b0 <e18150> {k13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_B_decode [RV] <- VAR 0x56456c1db890 <e16943> {c67} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_B_decode VAR
    1:2:3:2: VARREF 0x56456c2a1320 <e51769> {f8} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__program_counter_source_decode [LV] => VAR 0x56456c1d70f0 <e16845> {c36} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__program_counter_source_decode VAR
    1:2:3: ASSIGNW 0x56456c28e390 <e44822> {k13} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:1: COND 0x56456c28e450 <e18151> {k13} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:1:1: VARREF 0x56456c28e510 <e51771> {k13} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__program_counter_source_decode [RV] <- VAR 0x56456c1d70f0 <e16845> {c36} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__program_counter_source_decode VAR
    1:2:3:1:2: ADD 0x56456c416410 <e39487> {d7} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:1:2:1: COND 0x56456c5138f0 <e52847> {j10} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:1:2:1:1: GTE 0x56456c513830 <e52843> {j10} @dt=0x56456c2fe8d0@(G/nw1)
    1:2:3:1:2:1:1:1: CONST 0x56456c513470 <e52839> {j10} @dt=0x56456c128cd0@(G/sw32)  32'h1f
    1:2:3:1:2:1:1:2: CONST 0x56456c5136c0 <e52840> {j10} @dt=0x56456c128cd0@(G/sw32)  32'sh2
    1:2:3:1:2:1:2: SHIFTL 0x56456c4164d0 <e52844> {j10} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:1:2:1:2:1: VARREF 0x56456c416590 <e18107> {j10} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__sign_imm_decode [RV] <- VAR 0x56456c1dbd10 <e16946> {c70} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__sign_imm_decode VAR
    1:2:3:1:2:1:2:2: CONST 0x56456c4166e0 <e19272> {j10} @dt=0x56456c128cd0@(G/sw32)  32'sh2
    1:2:3:1:2:1:3: CONST 0x56456c513220 <e52845> {j10} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:3:1:2:2: VARREF 0x56456c416850 <e17203> {d7} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_plus_four_decode [RV] <- VAR 0x56456c1d82f0 <e16856> {c52} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_plus_four_decode VAR
    1:2:3:1:3: ADD 0x56456c43ffb0 <e38533> {d7} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:1:3:1: CONST 0x56456c440070 <e25859> {c167} @dt=0x56456bf2afc0@(G/w32)  32'hf
    1:2:3:1:3:2: VARREF 0x56456c4401e0 <e25860> {d7} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_fetch [RV] <- VAR 0x56456c1d6c70 <e16842> {c32} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_fetch VAR
    1:2:3:2: VARREF 0x56456c28e870 <e18152> {k13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_prime [LV] => VAR 0x56456c1d6af0 <e16841> {c31} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_prime VAR
    1:2: CFUNC 0x56456c4d7ae0 <e48628> {c4}  _eval [STATIC]
    1:2:3: IF 0x56456c4dc2d0 <e44957> {c402}
    1:2:3:1: AND 0x56456c4dc210 <e51775> {c402} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:1: VARREF 0x56456c4d9e50 <e51772> {c402} @dt=0x56456c4e7780@(G/wu32/1)  clk [RV] <- VAR 0x56456c135230 <e19134> {c5} @dt=0x56456bf0a940@(G/w1)  clk [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: NOT 0x56456c4dc150 <e51774> {c402} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:2:1: VARREF 0x56456c4d9f70 <e51773> {c402} @dt=0x56456c4e7780@(G/wu32/1)  __Vclklast__TOP__clk [RV] <- VAR 0x56456c4ce780 <e44925> {c5} @dt=0x56456bf0a940@(G/w1)  __Vclklast__TOP__clk MODULETEMP
    1:2:3:2: CCALL 0x56456c4cdf80 <e44918> {c402} _sequent__TOP__2 => CFUNC 0x56456c4cdd10 <e48618> {c402}  _sequent__TOP__2 [STATICU]
    1:2:3:2: ASSIGN 0x56456c52b880 <e56111#> {c402} @dt=0x56456c4e8440@(G/w32)
    1:2:3:2:1: OR 0x56456c52b7c0 <e56105#> {c402} @dt=0x56456c4e8440@(G/w32)
    1:2:3:2:1:1: VARREF 0x56456c52b2b0 <e56101#> {c402} @dt=0x56456c4e8440@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x56456c4e82c0 <e46954> {c4} @dt=0x56456c4e8440@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:2:1:2: SHIFTL 0x56456c52b620 <e56102#> {c402} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:2:1:2:1: CONST 0x56456c4b8990 <e56093#> {c402} @dt=0x56456c4d17a0@(G/nwu32/1)  1'h1
    1:2:3:2:1:2:2: CONST 0x56456c52b3d0 <e56094#> {c402} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:3:2:2: VARREF 0x56456c4b8300 <e56106#> {c402} @dt=0x56456c4e8440@(G/w32)  __Vm_traceActivity [LV] => VAR 0x56456c4e82c0 <e46954> {c4} @dt=0x56456c4e8440@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3: IF 0x56456c4d8180 <e45502> {m9}
    1:2:3:1: AND 0x56456c4d80c0 <e51782> {m9} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:1: VARREF 0x56456c30edf0 <e51779> {m9} @dt=0x56456c4e7780@(G/wu32/1)  __VinpClk__TOP__mips_cpu__DOT__internal_clk [RV] <- VAR 0x56456c4da2e0 <e44834> {c25} @dt=0x56456bf0a940@(G/w1)  __VinpClk__TOP__mips_cpu__DOT__internal_clk MODULETEMP
    1:2:3:1:2: NOT 0x56456c4d8000 <e51781> {m9} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:2:1: VARREF 0x56456c4d7ee0 <e51780> {m9} @dt=0x56456c4e7780@(G/wu32/1)  __Vclklast__TOP____VinpClk__TOP__mips_cpu__DOT__internal_clk [RV] <- VAR 0x56456c30e630 <e45467> {c25} @dt=0x56456bf0a940@(G/w1)  __Vclklast__TOP____VinpClk__TOP__mips_cpu__DOT__internal_clk MODULETEMP
    1:2:3:2: CCALL 0x56456c4ec0f0 <e45460> {q39} _sequent__TOP__4 => CFUNC 0x56456c4ebe80 <e48622> {q39}  _sequent__TOP__4 [STATICU]
    1:2:3:2: ASSIGN 0x56456c52bf10 <e56145#> {q39} @dt=0x56456c4e8440@(G/w32)
    1:2:3:2:1: OR 0x56456c52be50 <e56139#> {q39} @dt=0x56456c4e8440@(G/w32)
    1:2:3:2:1:1: VARREF 0x56456c52b940 <e56135#> {q39} @dt=0x56456c4e8440@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x56456c4e82c0 <e46954> {c4} @dt=0x56456c4e8440@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:2:1:2: SHIFTL 0x56456c52bcb0 <e56136#> {q39} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:2:1:2:1: CONST 0x56456c4b9350 <e56127#> {q39} @dt=0x56456c4d17a0@(G/nwu32/1)  1'h1
    1:2:3:2:1:2:2: CONST 0x56456c52ba60 <e56128#> {q39} @dt=0x56456bf2afc0@(G/w32)  32'h2
    1:2:3:2:2: VARREF 0x56456c4b8be0 <e56140#> {q39} @dt=0x56456c4e8440@(G/w32)  __Vm_traceActivity [LV] => VAR 0x56456c4e82c0 <e46954> {c4} @dt=0x56456c4e8440@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3: IF 0x56456c4d8990 <e45564> {n30}
    1:2:3:1: AND 0x56456c4d88d0 <e51789> {n30} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:1: NOT 0x56456c4d86f0 <e51787> {n30} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:1:1: VARREF 0x56456c4d85d0 <e51786> {n30} @dt=0x56456c4e7780@(G/wu32/1)  __VinpClk__TOP__mips_cpu__DOT__internal_clk [RV] <- VAR 0x56456c4da2e0 <e44834> {c25} @dt=0x56456bf0a940@(G/w1)  __VinpClk__TOP__mips_cpu__DOT__internal_clk MODULETEMP
    1:2:3:1:2: VARREF 0x56456c4d87b0 <e51788> {n30} @dt=0x56456c4e7780@(G/wu32/1)  __Vclklast__TOP____VinpClk__TOP__mips_cpu__DOT__internal_clk [RV] <- VAR 0x56456c30e630 <e45467> {c25} @dt=0x56456bf0a940@(G/w1)  __Vclklast__TOP____VinpClk__TOP__mips_cpu__DOT__internal_clk MODULETEMP
    1:2:3:2: CCALL 0x56456c4ec470 <e45550> {n34} _sequent__TOP__5 => CFUNC 0x56456c4ec200 <e48624> {n34}  _sequent__TOP__5 [STATICU]
    1:2:3:2: ASSIGN 0x56456c52c5a0 <e56179#> {n34} @dt=0x56456c4e8440@(G/w32)
    1:2:3:2:1: OR 0x56456c52c4e0 <e56173#> {n34} @dt=0x56456c4e8440@(G/w32)
    1:2:3:2:1:1: VARREF 0x56456c52bfd0 <e56169#> {n34} @dt=0x56456c4e8440@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x56456c4e82c0 <e46954> {c4} @dt=0x56456c4e8440@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:2:1:2: SHIFTL 0x56456c52c340 <e56170#> {n34} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:2:1:2:1: CONST 0x56456c4b9c30 <e56161#> {n34} @dt=0x56456c4d17a0@(G/nwu32/1)  1'h1
    1:2:3:2:1:2:2: CONST 0x56456c52c0f0 <e56162#> {n34} @dt=0x56456bf2afc0@(G/w32)  32'h3
    1:2:3:2:2: VARREF 0x56456c4b94c0 <e56174#> {n34} @dt=0x56456c4e8440@(G/w32)  __Vm_traceActivity [LV] => VAR 0x56456c4e82c0 <e46954> {c4} @dt=0x56456c4e8440@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3: IF 0x56456c4d8d60 <e45579> {n30}
    1:2:3:1: XOR 0x56456c4d8ca0 <e51795> {m9} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1:1: VARREF 0x56456c4d8a60 <e51793> {m9} @dt=0x56456c4e7780@(G/wu32/1)  __VinpClk__TOP__mips_cpu__DOT__internal_clk [RV] <- VAR 0x56456c4da2e0 <e44834> {c25} @dt=0x56456bf0a940@(G/w1)  __VinpClk__TOP__mips_cpu__DOT__internal_clk MODULETEMP
    1:2:3:1:2: VARREF 0x56456c4d8b80 <e51794> {m9} @dt=0x56456c4e7780@(G/wu32/1)  __Vclklast__TOP____VinpClk__TOP__mips_cpu__DOT__internal_clk [RV] <- VAR 0x56456c30e630 <e45467> {c25} @dt=0x56456bf0a940@(G/w1)  __Vclklast__TOP____VinpClk__TOP__mips_cpu__DOT__internal_clk MODULETEMP
    1:2:3:2: CCALL 0x56456c4ec7f0 <e45568> {n21} _multiclk__TOP__6 => CFUNC 0x56456c4ec580 <e48626> {n21}  _multiclk__TOP__6 [STATICU]
    1:2:3:2: ASSIGN 0x56456c52cc30 <e56213#> {n21} @dt=0x56456c4e8440@(G/w32)
    1:2:3:2:1: OR 0x56456c52cb70 <e56207#> {n21} @dt=0x56456c4e8440@(G/w32)
    1:2:3:2:1:1: VARREF 0x56456c52c660 <e56203#> {n21} @dt=0x56456c4e8440@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x56456c4e82c0 <e46954> {c4} @dt=0x56456c4e8440@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:2:1:2: SHIFTL 0x56456c52c9d0 <e56204#> {n21} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:2:1:2:1: CONST 0x56456c4ba510 <e56195#> {n21} @dt=0x56456c4d17a0@(G/nwu32/1)  1'h1
    1:2:3:2:1:2:2: CONST 0x56456c52c780 <e56196#> {n21} @dt=0x56456bf2afc0@(G/w32)  32'h4
    1:2:3:2:2: VARREF 0x56456c4b9da0 <e56208#> {n21} @dt=0x56456c4e8440@(G/w32)  __Vm_traceActivity [LV] => VAR 0x56456c4e82c0 <e46954> {c4} @dt=0x56456c4e8440@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:4: ASSIGN 0x56456c4ddac0 <e51801> {c5} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:4:1: VARREF 0x56456c4dd9a0 <e51799> {c5} @dt=0x56456c4e7780@(G/wu32/1)  clk [RV] <- VAR 0x56456c135230 <e19134> {c5} @dt=0x56456bf0a940@(G/w1)  clk [PI] INPUT [CLK] [P] PORT
    1:2:4:2: VARREF 0x56456c4d99d0 <e51800> {c5} @dt=0x56456c4e7780@(G/wu32/1)  __Vclklast__TOP__clk [LV] => VAR 0x56456c4ce780 <e44925> {c5} @dt=0x56456bf0a940@(G/w1)  __Vclklast__TOP__clk MODULETEMP
    1:2:4: ASSIGN 0x56456c4cefd0 <e51804> {c25} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:4:1: VARREF 0x56456c30ecd0 <e51802> {c25} @dt=0x56456c4e7780@(G/wu32/1)  __VinpClk__TOP__mips_cpu__DOT__internal_clk [RV] <- VAR 0x56456c4da2e0 <e44834> {c25} @dt=0x56456bf0a940@(G/w1)  __VinpClk__TOP__mips_cpu__DOT__internal_clk MODULETEMP
    1:2:4:2: VARREF 0x56456c30ebb0 <e51803> {c25} @dt=0x56456c4e7780@(G/wu32/1)  __Vclklast__TOP____VinpClk__TOP__mips_cpu__DOT__internal_clk [LV] => VAR 0x56456c30e630 <e45467> {c25} @dt=0x56456bf0a940@(G/w1)  __Vclklast__TOP____VinpClk__TOP__mips_cpu__DOT__internal_clk MODULETEMP
    1:2:4: ASSIGN 0x56456c4d7a20 <e51807> {c25} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:4:1: VARREF 0x56456c4dafc0 <e51805> {c25} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__internal_clk [RV] <- VAR 0x56456c1d67f0 <e16839> {c25} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__internal_clk [CLK] VAR
    1:2:4:2: VARREF 0x56456bf11070 <e51806> {c25} @dt=0x56456c4e7780@(G/wu32/1)  __VinpClk__TOP__mips_cpu__DOT__internal_clk [LV] => VAR 0x56456c4da2e0 <e44834> {c25} @dt=0x56456bf0a940@(G/w1)  __VinpClk__TOP__mips_cpu__DOT__internal_clk MODULETEMP
    1:2: CFUNC 0x56456c4dadb0 <e48630> {c4}  _eval_initial [SLOW] [STATIC]
    1:2:3: CCALL 0x56456c470ec0 <e44900> {c137} _initial__TOP__1 => CFUNC 0x56456c4cd9c0 <e48616> {c137}  _initial__TOP__1 [SLOW] [STATICU]
    1:2:3: ASSIGN 0x56456c4d9910 <e51810> {c5} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1: VARREF 0x56456c4eba40 <e51808> {c5} @dt=0x56456c4e7780@(G/wu32/1)  clk [RV] <- VAR 0x56456c135230 <e19134> {c5} @dt=0x56456bf0a940@(G/w1)  clk [PI] INPUT [CLK] [P] PORT
    1:2:3:2: VARREF 0x56456c4ebb60 <e51809> {c5} @dt=0x56456c4e7780@(G/wu32/1)  __Vclklast__TOP__clk [LV] => VAR 0x56456c4ce780 <e44925> {c5} @dt=0x56456bf0a940@(G/w1)  __Vclklast__TOP__clk MODULETEMP
    1:2:3: ASSIGN 0x56456c4ce650 <e51813> {c25} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:1: VARREF 0x56456c30e970 <e51811> {c25} @dt=0x56456c4e7780@(G/wu32/1)  __VinpClk__TOP__mips_cpu__DOT__internal_clk [RV] <- VAR 0x56456c4da2e0 <e44834> {c25} @dt=0x56456bf0a940@(G/w1)  __VinpClk__TOP__mips_cpu__DOT__internal_clk MODULETEMP
    1:2:3:2: VARREF 0x56456c30ea90 <e51812> {c25} @dt=0x56456c4e7780@(G/wu32/1)  __Vclklast__TOP____VinpClk__TOP__mips_cpu__DOT__internal_clk [LV] => VAR 0x56456c30e630 <e45467> {c25} @dt=0x56456bf0a940@(G/w1)  __Vclklast__TOP____VinpClk__TOP__mips_cpu__DOT__internal_clk MODULETEMP
    1:2: CFUNC 0x56456c4ddc60 <e48632> {c4}  final [SLOW]
    1:2:2: CSTMT 0x56456c339010 <e44869> {c4}
    1:2:2:1: TEXT 0x56456c4dc630 <e44870> {c4} "MIPS_Harvard_TB__Syms* __restrict vlSymsp = this->__VlSymsp;..."
    1:2:2: CSTMT 0x56456c342320 <e44873> {c4}
    1:2:2:1: TEXT 0x56456c3423e0 <e44872> {c4} "MIPS_Harvard_TB* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;..."
    1:2: CFUNC 0x56456bf07710 <e48634> {c4}  _eval_settle [SLOW] [STATIC]
    1:2:3: CCALL 0x56456c4ebd70 <e45026> {c135} _settle__TOP__3 => CFUNC 0x56456c4ce090 <e48620> {c135}  _settle__TOP__3 [SLOW] [STATICU]
    1:2:3: ASSIGN 0x56456c52d2c0 <e56247#> {c135} @dt=0x56456c4e8440@(G/w32)
    1:2:3:1: OR 0x56456c52d200 <e56241#> {c135} @dt=0x56456c4e8440@(G/w32)
    1:2:3:1:1: VARREF 0x56456c52ccf0 <e56237#> {c135} @dt=0x56456c4e8440@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x56456c4e82c0 <e46954> {c4} @dt=0x56456c4e8440@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:1:2: SHIFTL 0x56456c52d060 <e56238#> {c135} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:1:2:1: CONST 0x56456c4baeb0 <e56229#> {c135} @dt=0x56456c4d17a0@(G/nwu32/1)  1'h1
    1:2:3:1:2:2: CONST 0x56456c52ce10 <e56230#> {c135} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:3:2: VARREF 0x56456c4ba740 <e56242#> {c135} @dt=0x56456c4e8440@(G/w32)  __Vm_traceActivity [LV] => VAR 0x56456c4e82c0 <e46954> {c4} @dt=0x56456c4e8440@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2: CFUNC 0x56456c4d91c0 <e48636> {c4}  _change_request [STATICU]
    1:2:3: CHANGEDET 0x56456c4ce210 <e46620> {c4}
    1:2:3: CHANGEDET 0x56456c4dc450 <e46636> {c25}
    1:2:3:1: VARREF 0x56456c4d2db0 <e51817> {c25} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__internal_clk [RV] <- VAR 0x56456c1d67f0 <e16839> {c25} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__internal_clk [CLK] VAR
    1:2:3:2: VARREF 0x56456c3061d0 <e51818> {c25} @dt=0x56456c4e7780@(G/wu32/1)  __Vchglast__TOP__mips_cpu__DOT__internal_clk [RV] <- VAR 0x56456c4d94e0 <e46623> {c25} @dt=0x56456bf0a940@(G/w1)  __Vchglast__TOP__mips_cpu__DOT__internal_clk MODULETEMP
    1:2:4: ASSIGN 0x56456c4e8830 <e51821> {c25} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:4:1: VARREF 0x56456c4d1a00 <e51819> {c25} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__internal_clk [RV] <- VAR 0x56456c1d67f0 <e16839> {c25} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__internal_clk [CLK] VAR
    1:2:4:2: VARREF 0x56456c4d18e0 <e51820> {c25} @dt=0x56456c4e7780@(G/wu32/1)  __Vchglast__TOP__mips_cpu__DOT__internal_clk [LV] => VAR 0x56456c4d94e0 <e46623> {c25} @dt=0x56456bf0a940@(G/w1)  __Vchglast__TOP__mips_cpu__DOT__internal_clk MODULETEMP
    1:2: CFUNC 0x56456c4c8dc0 <e48638> {c4}  traceFullThis__1 [SLOW] [STATICU]
    1:2:3: TRACEINC 0x56456c38c690 <e46678> {c37} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c38c460 <e35401> {c37} @dt=0x56456bf0a940@(G/w1)  mips_cpu register_write_decode
    1:2:3:2: VARREF 0x56456c38c570 <e51822> {c37} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__register_write_decode [RV] <- VAR 0x56456c1d7270 <e16846> {c37} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_decode VAR
    1:2:3: TRACEINC 0x56456c38cab0 <e47170> {c38} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c38c880 <e35411> {c38} @dt=0x56456bf0a940@(G/w1)  mips_cpu memory_to_register_decode
    1:2:3:2: VARREF 0x56456c38c990 <e51823> {c38} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__memory_to_register_decode [RV] <- VAR 0x56456c1d73f0 <e16847> {c38} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_decode VAR
    1:2:3: TRACEINC 0x56456c38ced0 <e47172> {c39} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c38cca0 <e35421> {c39} @dt=0x56456bf0a940@(G/w1)  mips_cpu memory_write_decode
    1:2:3:2: VARREF 0x56456c38cdb0 <e51824> {c39} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__memory_write_decode [RV] <- VAR 0x56456c1d7570 <e16848> {c39} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_write_decode VAR
    1:2:3: TRACEINC 0x56456c38d2f0 <e47174> {c40} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c38d0c0 <e35431> {c40} @dt=0x56456bf0a940@(G/w1)  mips_cpu ALU_src_B_decode
    1:2:3:2: VARREF 0x56456c38d1d0 <e51825> {c40} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__ALU_src_B_decode [RV] <- VAR 0x56456c1d76f0 <e16849> {c40} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__ALU_src_B_decode VAR
    1:2:3: TRACEINC 0x56456c38d710 <e47176> {c41} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c38d4e0 <e35441> {c41} @dt=0x56456bf0a940@(G/w1)  mips_cpu register_destination_decode
    1:2:3:2: VARREF 0x56456c38d5f0 <e51826> {c41} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__register_destination_decode [RV] <- VAR 0x56456c1d7870 <e16850> {c41} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_destination_decode VAR
    1:2:3: TRACEINC 0x56456c38db30 <e47178> {c42} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c38d900 <e35451> {c42} @dt=0x56456bf0a940@(G/w1)  mips_cpu branch_decode
    1:2:3:2: VARREF 0x56456c38da10 <e51827> {c42} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__branch_decode [RV] <- VAR 0x56456c1d79f0 <e16851> {c42} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2:3: TRACEINC 0x56456c38df50 <e47180> {c43} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c38dd20 <e35461> {c43} @dt=0x56456bf0a940@(G/w1)  mips_cpu hi_lo_register_write_decode
    1:2:3:2: VARREF 0x56456c38de30 <e51828> {c43} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__hi_lo_register_write_decode [RV] <- VAR 0x56456c1d7b70 <e16852> {c43} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode VAR
    1:2:3: TRACEINC 0x56456c38e790 <e47182> {c45} @dt=0x56456bf38e40@(G/w6) -> TRACEDECL 0x56456c38e560 <e35481> {c45} @dt=0x56456bf38e40@(G/w6)  mips_cpu ALU_function_decode
    1:2:3:2: VARREF 0x56456c38e670 <e51829> {c45} @dt=0x56456c4d16c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_decode [RV] <- VAR 0x56456c1d7e70 <e15740> {c45} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_decode VAR
    1:2:3: TRACEINC 0x56456c38ebb0 <e47184> {c50} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c38e980 <e35491> {c50} @dt=0x56456bf2afc0@(G/w32)  mips_cpu program_counter_branch_decode
    1:2:3:2: ADD 0x56456c416fd0 <e39495> {d7} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:2:1: COND 0x56456c514080 <e52871> {j10} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:2:1:1: GTE 0x56456c513fc0 <e52867> {j10} @dt=0x56456c2fe8d0@(G/nw1)
    1:2:3:2:1:1:1: CONST 0x56456c513c00 <e52863> {j10} @dt=0x56456c128cd0@(G/sw32)  32'h1f
    1:2:3:2:1:1:2: CONST 0x56456c513e50 <e52864> {j10} @dt=0x56456c128cd0@(G/sw32)  32'sh2
    1:2:3:2:1:2: SHIFTL 0x56456c417090 <e52868> {j10} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:2:1:2:1: VARREF 0x56456c417150 <e18107> {j10} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__sign_imm_decode [RV] <- VAR 0x56456c1dbd10 <e16946> {c70} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__sign_imm_decode VAR
    1:2:3:2:1:2:2: CONST 0x56456c4172a0 <e19272> {j10} @dt=0x56456c128cd0@(G/sw32)  32'sh2
    1:2:3:2:1:3: CONST 0x56456c5139b0 <e52869> {j10} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:3:2:2: VARREF 0x56456c417410 <e17203> {d7} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_plus_four_decode [RV] <- VAR 0x56456c1d82f0 <e16856> {c52} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_plus_four_decode VAR
    1:2:3: TRACEINC 0x56456c3910d0 <e47186> {c65} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c390ea0 <e35581> {c65} @dt=0x56456bf2afc0@(G/w32)  mips_cpu shifter_output_decode
    1:2:3:2: COND 0x56456c514810 <e52895> {j10} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:2:1: GTE 0x56456c514750 <e52891> {j10} @dt=0x56456c2fe8d0@(G/nw1)
    1:2:3:2:1:1: CONST 0x56456c514390 <e52887> {j10} @dt=0x56456c128cd0@(G/sw32)  32'h1f
    1:2:3:2:1:2: CONST 0x56456c5145e0 <e52888> {j10} @dt=0x56456c128cd0@(G/sw32)  32'sh2
    1:2:3:2:2: SHIFTL 0x56456c445ac0 <e52892> {j10} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:2:2:1: VARREF 0x56456c445b80 <e18107> {j10} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__sign_imm_decode [RV] <- VAR 0x56456c1dbd10 <e16946> {c70} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__sign_imm_decode VAR
    1:2:3:2:2:2: CONST 0x56456c445cd0 <e19272> {j10} @dt=0x56456c128cd0@(G/sw32)  32'sh2
    1:2:3:2:3: CONST 0x56456c514140 <e52893> {j10} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:3: TRACEINC 0x56456c392570 <e47188> {c70} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c392340 <e35631> {c70} @dt=0x56456bf2afc0@(G/w32)  mips_cpu sign_imm_decode
    1:2:3:2: VARREF 0x56456c392450 <e35628> {c70} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__sign_imm_decode [RV] <- VAR 0x56456c1dbd10 <e16946> {c70} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__sign_imm_decode VAR
    1:2:3: TRACEINC 0x56456c3935f0 <e47190> {c76} @dt=0x56456bf3d380@(G/w5) -> TRACEDECL 0x56456c3933c0 <e35671> {c76} @dt=0x56456bf3d380@(G/w5)  mips_cpu write_register_execute
    1:2:3:2: VARREF 0x56456c3934d0 <e51830> {c76} @dt=0x56456c30de80@(G/wu32/5)  mips_cpu__DOT__write_register_execute [RV] <- VAR 0x56456c1dc310 <e16950> {c76} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_execute VAR
    1:2:3: TRACEINC 0x56456c395560 <e47192> {c85} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c395330 <e35741> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu source_A_ALU_execute
    1:2:3:2: VARREF 0x56456c395440 <e35738> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3: TRACEINC 0x56456c395a40 <e47194> {c86} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c395810 <e35751> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu source_B_ALU_execute
    1:2:3:2: VARREF 0x56456c395920 <e35748> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3: TRACEINC 0x56456c395ef0 <e47196> {c87} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c395cc0 <e35761> {c87} @dt=0x56456bf2afc0@(G/w32)  mips_cpu write_data_execute
    1:2:3:2: VARREF 0x56456c395dd0 <e35758> {c87} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__write_data_execute [RV] <- VAR 0x56456c1dd090 <e16959> {c87} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__write_data_execute VAR
    1:2:3: TRACEINC 0x56456c3963a0 <e47198> {c88} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c396170 <e35771> {c88} @dt=0x56456bf2afc0@(G/w32)  mips_cpu ALU_output_execute
    1:2:3:2: VARREF 0x56456c396280 <e35768> {c88} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_execute [RV] <- VAR 0x56456c1dd210 <e16960> {c88} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2:3: TRACEINC 0x56456c396820 <e47200> {c89} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c3965c0 <e35781> {c89} @dt=0x56456bf2afc0@(G/w32)  mips_cpu ALU_HI_output_execute
    1:2:3:2: VARREF 0x56456c3966d0 <e35778> {c89} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_HI_output_execute [RV] <- VAR 0x56456c1dd390 <e16961> {c89} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_HI_output_execute VAR
    1:2:3: TRACEINC 0x56456c396cd0 <e47202> {c90} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c396a70 <e35791> {c90} @dt=0x56456bf2afc0@(G/w32)  mips_cpu ALU_LO_output_execute
    1:2:3:2: VARREF 0x56456c396b80 <e35788> {c90} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_LO_output_execute [RV] <- VAR 0x56456c1dd510 <e16962> {c90} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_LO_output_execute VAR
    1:2:3: TRACEINC 0x56456c39c600 <e47204> {c117} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c39c3d0 <e35981> {c117} @dt=0x56456bf2afc0@(G/w32)  mips_cpu result_writeback
    1:2:3:2: VARREF 0x56456c39c4e0 <e35978> {c117} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__result_writeback [RV] <- VAR 0x56456c1df190 <e16981> {c117} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__result_writeback VAR
    1:2:3: TRACEINC 0x56456c39dd70 <e47206> {c124} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c39db40 <e36031> {c124} @dt=0x56456bf0a940@(G/w1)  mips_cpu stall_fetch
    1:2:3:2: VARREF 0x56456c39dc50 <e51831> {c124} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__stall_fetch [RV] <- VAR 0x56456c1df910 <e16986> {c124} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__stall_fetch VAR
    1:2:3: TRACEINC 0x56456c39e1f0 <e47208> {c125} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c39dfc0 <e36041> {c125} @dt=0x56456bf0a940@(G/w1)  mips_cpu stall_decode
    1:2:3:2: VARREF 0x56456c39e0d0 <e51832> {c125} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__stall_decode [RV] <- VAR 0x56456c1dfa90 <e16987> {c125} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__stall_decode VAR
    1:2:3: TRACEINC 0x56456c39efa0 <e47210> {c128} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c39ed40 <e36071> {c128} @dt=0x56456bf0a940@(G/w1)  mips_cpu flush_execute_register
    1:2:3:2: VARREF 0x56456c39ee50 <e51833> {c128} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__flush_execute_register [RV] <- VAR 0x56456c1dff10 <e16990> {c128} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__flush_execute_register VAR
    1:2:3: TRACEINC 0x56456c39f480 <e47212> {c129} @dt=0x56456bf6f8e0@(G/w2) -> TRACEDECL 0x56456c39f250 <e36081> {c129} @dt=0x56456bf6f8e0@(G/w2)  mips_cpu forward_A_execute
    1:2:3:2: VARREF 0x56456c39f360 <e51834> {c129} @dt=0x56456c4d15e0@(G/wu32/2)  mips_cpu__DOT__forward_A_execute [RV] <- VAR 0x56456c1e0090 <e16412> {c129} @dt=0x56456bf6f8e0@(G/w2)  mips_cpu__DOT__forward_A_execute VAR
    1:2:3: TRACEINC 0x56456c39f930 <e47214> {c130} @dt=0x56456bf6f8e0@(G/w2) -> TRACEDECL 0x56456c39f700 <e36091> {c130} @dt=0x56456bf6f8e0@(G/w2)  mips_cpu forward_B_execute
    1:2:3:2: VARREF 0x56456c39f810 <e51835> {c130} @dt=0x56456c4d15e0@(G/wu32/2)  mips_cpu__DOT__forward_B_execute [RV] <- VAR 0x56456c1e0210 <e16991> {c130} @dt=0x56456bf6f8e0@(G/w2)  mips_cpu__DOT__forward_B_execute VAR
    1:2:3: TRACEINC 0x56456c3adee0 <e47216> {g16} @dt=0x56456bf38e40@(G/w6) -> TRACEDECL 0x56456c3adc80 <e36571> {g16} @dt=0x56456bf38e40@(G/w6)  mips_cpu control_unit op
    1:2:3:2: VARREF 0x56456c3add90 <e51836> {g16} @dt=0x56456c4d16c0@(G/wu32/6)  mips_cpu__DOT__control_unit__DOT__op [RV] <- VAR 0x56456c1f4550 <e17743> {g16} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__control_unit__DOT__op VAR
    1:2:3: TRACEINC 0x56456c3ae840 <e47218> {g18} @dt=0x56456bf38e40@(G/w6) -> TRACEDECL 0x56456c3ae5e0 <e36591> {g18} @dt=0x56456bf38e40@(G/w6)  mips_cpu control_unit funct
    1:2:3:2: VARREF 0x56456c3ae6f0 <e51837> {g18} @dt=0x56456c4d16c0@(G/wu32/6)  mips_cpu__DOT__control_unit__DOT__funct [RV] <- VAR 0x56456c1f4850 <e17745> {g18} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__control_unit__DOT__funct VAR
    1:2:3: TRACEINC 0x56456c3c7f80 <e47220> {e14} @dt=0x56456bf3d380@(G/w5) -> TRACEDECL 0x56456c3c7d20 <e37421> {e14} @dt=0x56456bf3d380@(G/w5)  mips_cpu alu shift_amount
    1:2:3:2: AND 0x56456c508620 <e51852> {e21} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:2:1: CONST 0x56456c5083d0 <e51848> {e21} @dt=0x56456bf2afc0@(G/w32)  32'h1f
    1:2:3:2:2: SHIFTR 0x56456c52d380 <e56266#> {e21} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:2:2:1: VARREF 0x56456c3f6280 <e56257#> {e21} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:2:2:2: CONST 0x56456c3f63d0 <e56258#> {e21} @dt=0x56456c4d0c00@(G/swu32/5)  5'h6
    1:2:3: TRACEINC 0x56456c3c8410 <e47222> {e15} @dt=0x56456bfbbe90@(G/w64) -> TRACEDECL 0x56456c3c81e0 <e37431> {e15} @dt=0x56456bfbbe90@(G/w64)  mips_cpu alu sign_extened_input_1
    1:2:3:2: OR 0x56456c52dcf0 <e56325#> {e22} @dt=0x56456bfbbe90@(G/w64)
    1:2:3:2:1: SHIFTL 0x56456c52db50 <e56321#> {e22} @dt=0x56456bfbbe90@(G/w64)
    1:2:3:2:1:1: CCAST 0x56456c52d780 <e56313#> {e22} @dt=0x56456bfbbe90@(G/w64) sz64
    1:2:3:2:1:1:1: NEGATE 0x56456c52d6c0 <e56300#> {e22} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:2:1:1:1:1: AND 0x56456c508930 <e56289#> {e22} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:2:1:1:1:1:1: CONST 0x56456c5086e0 <e51863> {e22} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:3:2:1:1:1:1:2: SHIFTR 0x56456c52d520 <e56282#> {e22} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:2:1:1:1:1:2:1: VARREF 0x56456c46e7f0 <e56273#> {e22} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:2:1:1:1:1:2:2: CONST 0x56456c46e940 <e56274#> {e22} @dt=0x56456c4d0c00@(G/swu32/5)  5'h1f
    1:2:3:2:1:2: CONST 0x56456c52d900 <e56314#> {e22} @dt=0x56456bf2afc0@(G/w32)  32'h20
    1:2:3:2:2: CCAST 0x56456c52d840 <e56322#> {e22} @dt=0x56456bfbbe90@(G/w64) sz64
    1:2:3:2:2:1: VARREF 0x56456c46edf0 <e56304#> {e22} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3: TRACEINC 0x56456c3c88e0 <e47224> {e16} @dt=0x56456bfbbe90@(G/w64) -> TRACEDECL 0x56456c3c86b0 <e37441> {e16} @dt=0x56456bfbbe90@(G/w64)  mips_cpu alu sign_extened_input_2
    1:2:3:2: OR 0x56456c52e580 <e56383#> {e23} @dt=0x56456bfbbe90@(G/w64)
    1:2:3:2:1: SHIFTL 0x56456c52e3e0 <e56379#> {e23} @dt=0x56456bfbbe90@(G/w64)
    1:2:3:2:1:1: CCAST 0x56456c52e010 <e56371#> {e23} @dt=0x56456bfbbe90@(G/w64) sz64
    1:2:3:2:1:1:1: NEGATE 0x56456c52df50 <e56358#> {e23} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:2:1:1:1:1: AND 0x56456c508c40 <e56347#> {e23} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:2:1:1:1:1:1: CONST 0x56456c5089f0 <e51878> {e23} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:3:2:1:1:1:1:2: SHIFTR 0x56456c52ddb0 <e56340#> {e23} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:2:1:1:1:1:2:1: VARREF 0x56456c46fc20 <e56331#> {e23} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:2:1:1:1:1:2:2: CONST 0x56456c46fd70 <e56332#> {e23} @dt=0x56456c4d0c00@(G/swu32/5)  5'h1f
    1:2:3:2:1:2: CONST 0x56456c52e190 <e56372#> {e23} @dt=0x56456bf2afc0@(G/w32)  32'h20
    1:2:3:2:2: CCAST 0x56456c52e0d0 <e56380#> {e23} @dt=0x56456bfbbe90@(G/w64) sz64
    1:2:3:2:2:1: VARREF 0x56456c470240 <e56362#> {e23} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3: TRACEINC 0x56456c3c8db0 <e47226> {e17} @dt=0x56456bfbbe90@(G/w64) -> TRACEDECL 0x56456c3c8b80 <e37451> {e17} @dt=0x56456bfbbe90@(G/w64)  mips_cpu alu extended_input_1
    1:2:3:2: CCAST 0x56456c52e640 <e56392#> {e24} @dt=0x56456bfbbe90@(G/w64) sz64
    1:2:3:2:1: VARREF 0x56456c3f6ba0 <e56389#> {e24} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3: TRACEINC 0x56456c3c9280 <e47228> {e18} @dt=0x56456bfbbe90@(G/w64) -> TRACEDECL 0x56456c3c9050 <e37461> {e18} @dt=0x56456bfbbe90@(G/w64)  mips_cpu alu extended_input_2
    1:2:3:2: CCAST 0x56456c52e700 <e56401#> {e25} @dt=0x56456bfbbe90@(G/w64) sz64
    1:2:3:2:1: VARREF 0x56456c426de0 <e56398#> {e25} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3: TRACEINC 0x56456c3c9750 <e47230> {e19} @dt=0x56456bfbbe90@(G/w64) -> TRACEDECL 0x56456c3c9520 <e37471> {e19} @dt=0x56456bfbbe90@(G/w64)  mips_cpu alu ALU_HI_LO_output
    1:2:3:2: VARREF 0x56456c3c9630 <e37468> {e19} @dt=0x56456bfbbe90@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output [RV] <- VAR 0x56456c21f090 <e17217> {e19} @dt=0x56456bfbbe90@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:3: TRACEINC 0x56456c3dcbd0 <e47232> {i25} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c3dc970 <e38091> {i25} @dt=0x56456bf0a940@(G/w1)  mips_cpu hazard_unit lwstall
    1:2:3:2: VARREF 0x56456c3dcab0 <e51883> {i25} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__hazard_unit__DOT__lwstall [RV] <- VAR 0x56456c249ee0 <e17905> {i25} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__lwstall VAR
    1:2:3: TRACEINC 0x56456c3dd0a0 <e47234> {i26} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c3dce70 <e38101> {i26} @dt=0x56456bf0a940@(G/w1)  mips_cpu hazard_unit branchstall
    1:2:3:2: VARREF 0x56456c3dcf80 <e51884> {i26} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__hazard_unit__DOT__branchstall [RV] <- VAR 0x56456c24a090 <e17906> {i26} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__branchstall VAR
    1:2:3: TRACEINC 0x56456c38b1f0 <e47236> {c31} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c38afc0 <e35351> {c31} @dt=0x56456bf2afc0@(G/w32)  mips_cpu program_counter_prime
    1:2:3:2: COND 0x56456c430ba0 <e39471> {k13} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:2:1: VARREF 0x56456c430c60 <e51885> {k13} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__program_counter_source_decode [RV] <- VAR 0x56456c1d70f0 <e16845> {c36} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__program_counter_source_decode VAR
    1:2:3:2:2: ADD 0x56456c418d30 <e39515> {d7} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:2:2:1: COND 0x56456c514fa0 <e52919> {j10} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:2:2:1:1: GTE 0x56456c514ee0 <e52915> {j10} @dt=0x56456c2fe8d0@(G/nw1)
    1:2:3:2:2:1:1:1: CONST 0x56456c514b20 <e52911> {j10} @dt=0x56456c128cd0@(G/sw32)  32'h1f
    1:2:3:2:2:1:1:2: CONST 0x56456c514d70 <e52912> {j10} @dt=0x56456c128cd0@(G/sw32)  32'sh2
    1:2:3:2:2:1:2: SHIFTL 0x56456c418df0 <e52916> {j10} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:2:2:1:2:1: VARREF 0x56456c418eb0 <e18107> {j10} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__sign_imm_decode [RV] <- VAR 0x56456c1dbd10 <e16946> {c70} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__sign_imm_decode VAR
    1:2:3:2:2:1:2:2: CONST 0x56456c419000 <e19272> {j10} @dt=0x56456c128cd0@(G/sw32)  32'sh2
    1:2:3:2:2:1:3: CONST 0x56456c5148d0 <e52917> {j10} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:3:2:2:2: VARREF 0x56456c419170 <e17203> {d7} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_plus_four_decode [RV] <- VAR 0x56456c1d82f0 <e16856> {c52} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_plus_four_decode VAR
    1:2:3:2:3: ADD 0x56456c430f20 <e38533> {d7} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:2:3:1: CONST 0x56456c430fe0 <e25859> {c167} @dt=0x56456bf2afc0@(G/w32)  32'hf
    1:2:3:2:3:2: VARREF 0x56456c431150 <e25860> {d7} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_fetch [RV] <- VAR 0x56456c1d6c70 <e16842> {c32} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_fetch VAR
    1:2:3: TRACEINC 0x56456c38e370 <e47320> {c44} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c38e140 <e35471> {c44} @dt=0x56456bf0a940@(G/w1)  mips_cpu equal_decode
    1:2:3:2: EQ 0x56456c464e70 <e51960> {h8} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:2:1: COND 0x56456c464f30 <e39561> {k13} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:2:1:1: AND 0x56456c464ff0 <e51922> {i53} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:2:1:1:1: AND 0x56456c4650b0 <e51920> {i53} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:2:1:1:1:1: NEQ 0x56456c465170 <e51889> {i53} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:2:1:1:1:1:1: CONST 0x56456c465230 <e51886> {i53} @dt=0x56456c30de80@(G/wu32/5)  5'h0
    1:2:3:2:1:1:1:1:2: AND 0x56456c508f50 <e51902> {c56} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:2:1:1:1:1:2:1: CONST 0x56456c508d00 <e51898> {c56} @dt=0x56456bf2afc0@(G/w32)  32'h1f
    1:2:3:2:1:1:1:1:2:2: SHIFTR 0x56456c52e7c0 <e56416#> {c56} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:2:1:1:1:1:2:2:1: VARREF 0x56456c465470 <e56407#> {c56} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:2:1:1:1:1:2:2:2: CONST 0x56456c465590 <e56408#> {c56} @dt=0x56456c4d0c00@(G/swu32/5)  5'h15
    1:2:3:2:1:1:1:2: EQ 0x56456c465870 <e51906> {i53} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:2:1:1:1:2:1: AND 0x56456c509260 <e51919> {c56} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:2:1:1:1:2:1:1: CONST 0x56456c509010 <e51915> {c56} @dt=0x56456bf2afc0@(G/w32)  32'h1f
    1:2:3:2:1:1:1:2:1:2: SHIFTR 0x56456c52e960 <e56432#> {c56} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:2:1:1:1:2:1:2:1: VARREF 0x56456c465a00 <e56423#> {c56} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:2:1:1:1:2:1:2:2: CONST 0x56456c465b50 <e56424#> {c56} @dt=0x56456c4d0c00@(G/swu32/5)  5'h15
    1:2:3:2:1:1:1:2:2: VARREF 0x56456c465eb0 <e51905> {i53} @dt=0x56456c30de80@(G/wu32/5)  mips_cpu__DOT__write_register_memory [RV] <- VAR 0x56456c1dde10 <e16968> {c98} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:3:2:1:1:2: VARREF 0x56456c466000 <e51921> {i53} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__register_write_memory [RV] <- VAR 0x56456c1ddc90 <e16967> {c97} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_memory VAR
    1:2:3:2:1:2: VARREF 0x56456c466150 <e18149> {k13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_memory [RV] <- VAR 0x56456c1de410 <e16972> {c104} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_memory VAR
    1:2:3:2:1:3: VARREF 0x56456c4662a0 <e18150> {k13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_A_decode [RV] <- VAR 0x56456c1db710 <e16942> {c66} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_A_decode VAR
    1:2:3:2:2: COND 0x56456c466400 <e39611> {k13} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:2:2:1: AND 0x56456c4664c0 <e51959> {i54} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:2:2:1:1: AND 0x56456c466580 <e51957> {i54} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:2:2:1:1:1: NEQ 0x56456c466640 <e51926> {i54} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:2:2:1:1:1:1: CONST 0x56456c466700 <e51923> {i54} @dt=0x56456c30de80@(G/wu32/5)  5'h0
    1:2:3:2:2:1:1:1:2: AND 0x56456c509570 <e51939> {c59} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:2:2:1:1:1:2:1: CONST 0x56456c509320 <e51935> {c59} @dt=0x56456bf2afc0@(G/w32)  32'h1f
    1:2:3:2:2:1:1:1:2:2: SHIFTR 0x56456c52eb00 <e56448#> {c59} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:2:2:1:1:1:2:2:1: VARREF 0x56456c466980 <e56439#> {c59} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:2:2:1:1:1:2:2:2: CONST 0x56456c466ad0 <e56440#> {c59} @dt=0x56456c4d0c00@(G/swu32/5)  5'h10
    1:2:3:2:2:1:1:2: EQ 0x56456c466e30 <e51943> {i54} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:2:2:1:1:2:1: AND 0x56456c509880 <e51956> {c59} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:2:2:1:1:2:1:1: CONST 0x56456c509630 <e51952> {c59} @dt=0x56456bf2afc0@(G/w32)  32'h1f
    1:2:3:2:2:1:1:2:1:2: SHIFTR 0x56456c52eca0 <e56464#> {c59} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:2:2:1:1:2:1:2:1: VARREF 0x56456c466fc0 <e56455#> {c59} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:2:2:1:1:2:1:2:2: CONST 0x56456c467110 <e56456#> {c59} @dt=0x56456c4d0c00@(G/swu32/5)  5'h10
    1:2:3:2:2:1:1:2:2: VARREF 0x56456c467470 <e51942> {i54} @dt=0x56456c30de80@(G/wu32/5)  mips_cpu__DOT__write_register_memory [RV] <- VAR 0x56456c1dde10 <e16968> {c98} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:3:2:2:1:2: VARREF 0x56456c4675c0 <e51958> {i54} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__register_write_memory [RV] <- VAR 0x56456c1ddc90 <e16967> {c97} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_memory VAR
    1:2:3:2:2:2: VARREF 0x56456c467710 <e18149> {k13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_memory [RV] <- VAR 0x56456c1de410 <e16972> {c104} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_memory VAR
    1:2:3:2:2:3: VARREF 0x56456c467860 <e18150> {k13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_B_decode [RV] <- VAR 0x56456c1db890 <e16943> {c67} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_B_decode VAR
    1:2:3: TRACEINC 0x56456c391d30 <e47322> {c68} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c391b00 <e35611> {c68} @dt=0x56456bf2afc0@(G/w32)  mips_cpu register_file_output_A_resolved_decode
    1:2:3:2: COND 0x56456c3f7140 <e39565> {k13} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:2:1: AND 0x56456c3ea120 <e51997> {i53} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:2:1:1: AND 0x56456c427a40 <e51995> {i53} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:2:1:1:1: NEQ 0x56456c44b7e0 <e51964> {i53} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:2:1:1:1:1: CONST 0x56456c44b8a0 <e51961> {i53} @dt=0x56456c30de80@(G/wu32/5)  5'h0
    1:2:3:2:1:1:1:2: AND 0x56456c509b90 <e51977> {c56} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:2:1:1:1:2:1: CONST 0x56456c509940 <e51973> {c56} @dt=0x56456bf2afc0@(G/w32)  32'h1f
    1:2:3:2:1:1:1:2:2: SHIFTR 0x56456c52ee40 <e56480#> {c56} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:2:1:1:1:2:2:1: VARREF 0x56456c44bae0 <e56471#> {c56} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:2:1:1:1:2:2:2: CONST 0x56456c44bc00 <e56472#> {c56} @dt=0x56456c4d0c00@(G/swu32/5)  5'h15
    1:2:3:2:1:1:2: EQ 0x56456c44bee0 <e51981> {i53} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:2:1:1:2:1: AND 0x56456c509ea0 <e51994> {c56} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:2:1:1:2:1:1: CONST 0x56456c509c50 <e51990> {c56} @dt=0x56456bf2afc0@(G/w32)  32'h1f
    1:2:3:2:1:1:2:1:2: SHIFTR 0x56456c52efe0 <e56496#> {c56} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:2:1:1:2:1:2:1: VARREF 0x56456c44c070 <e56487#> {c56} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:2:1:1:2:1:2:2: CONST 0x56456c44c190 <e56488#> {c56} @dt=0x56456c4d0c00@(G/swu32/5)  5'h15
    1:2:3:2:1:1:2:2: VARREF 0x56456c44c470 <e51980> {i53} @dt=0x56456c30de80@(G/wu32/5)  mips_cpu__DOT__write_register_memory [RV] <- VAR 0x56456c1dde10 <e16968> {c98} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:3:2:1:2: VARREF 0x56456c44c590 <e51996> {i53} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__register_write_memory [RV] <- VAR 0x56456c1ddc90 <e16967> {c97} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_memory VAR
    1:2:3:2:2: VARREF 0x56456c44c6b0 <e18149> {k13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_memory [RV] <- VAR 0x56456c1de410 <e16972> {c104} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_memory VAR
    1:2:3:2:3: VARREF 0x56456c44c7d0 <e18150> {k13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_A_decode [RV] <- VAR 0x56456c1db710 <e16942> {c66} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_A_decode VAR
    1:2:3: TRACEINC 0x56456c392150 <e47324> {c69} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c391f20 <e35621> {c69} @dt=0x56456bf2afc0@(G/w32)  mips_cpu register_file_output_B_resolved_decode
    1:2:3:2: COND 0x56456c458b60 <e39615> {k13} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:2:1: AND 0x56456c458c20 <e52034> {i54} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:2:1:1: AND 0x56456c458ce0 <e52032> {i54} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:2:1:1:1: NEQ 0x56456c458da0 <e52001> {i54} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:2:1:1:1:1: CONST 0x56456c458e60 <e51998> {i54} @dt=0x56456c30de80@(G/wu32/5)  5'h0
    1:2:3:2:1:1:1:2: AND 0x56456c50a1b0 <e52014> {c59} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:2:1:1:1:2:1: CONST 0x56456c509f60 <e52010> {c59} @dt=0x56456bf2afc0@(G/w32)  32'h1f
    1:2:3:2:1:1:1:2:2: SHIFTR 0x56456c52f180 <e56512#> {c59} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:2:1:1:1:2:2:1: VARREF 0x56456c4590a0 <e56503#> {c59} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:2:1:1:1:2:2:2: CONST 0x56456c4591c0 <e56504#> {c59} @dt=0x56456c4d0c00@(G/swu32/5)  5'h10
    1:2:3:2:1:1:2: EQ 0x56456c4594a0 <e52018> {i54} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:2:1:1:2:1: AND 0x56456c50a4c0 <e52031> {c59} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:2:1:1:2:1:1: CONST 0x56456c50a270 <e52027> {c59} @dt=0x56456bf2afc0@(G/w32)  32'h1f
    1:2:3:2:1:1:2:1:2: SHIFTR 0x56456c52f320 <e56528#> {c59} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:2:1:1:2:1:2:1: VARREF 0x56456c459630 <e56519#> {c59} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:2:1:1:2:1:2:2: CONST 0x56456c459750 <e56520#> {c59} @dt=0x56456c4d0c00@(G/swu32/5)  5'h10
    1:2:3:2:1:1:2:2: VARREF 0x56456c459a30 <e52017> {i54} @dt=0x56456c30de80@(G/wu32/5)  mips_cpu__DOT__write_register_memory [RV] <- VAR 0x56456c1dde10 <e16968> {c98} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:3:2:1:2: VARREF 0x56456c459b50 <e52033> {i54} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__register_write_memory [RV] <- VAR 0x56456c1ddc90 <e16967> {c97} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_memory VAR
    1:2:3:2:2: VARREF 0x56456c459c70 <e18149> {k13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_memory [RV] <- VAR 0x56456c1de410 <e16972> {c104} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_memory VAR
    1:2:3:2:3: VARREF 0x56456c459d90 <e18150> {k13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_B_decode [RV] <- VAR 0x56456c1db890 <e16943> {c67} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_B_decode VAR
    1:2:3: TRACEINC 0x56456c38c270 <e47326> {c36} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c38c040 <e35391> {c36} @dt=0x56456bf0a940@(G/w1)  mips_cpu program_counter_source_decode
    1:2:3:2: VARREF 0x56456c38c150 <e52035> {c36} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__program_counter_source_decode [RV] <- VAR 0x56456c1d70f0 <e16845> {c36} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__program_counter_source_decode VAR
    1:2:3: TRACEINC 0x56456c3914f0 <e47383> {c66} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c3912c0 <e35591> {c66} @dt=0x56456bf2afc0@(G/w32)  mips_cpu register_file_output_A_decode
    1:2:3:2: VARREF 0x56456c3913d0 <e35588> {c66} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_A_decode [RV] <- VAR 0x56456c1db710 <e16942> {c66} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_A_decode VAR
    1:2:3: TRACEINC 0x56456c391910 <e47385> {c67} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c3916e0 <e35601> {c67} @dt=0x56456bf2afc0@(G/w32)  mips_cpu register_file_output_B_decode
    1:2:3:2: VARREF 0x56456c3917f0 <e35598> {c67} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_B_decode [RV] <- VAR 0x56456c1db890 <e16943> {c67} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_B_decode VAR
    1:2:3: TRACEINC 0x56456c38a9b0 <e47387> {c25} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c38a780 <e35331> {c25} @dt=0x56456bf0a940@(G/w1)  mips_cpu internal_clk
    1:2:3:2: VARREF 0x56456c38a890 <e52036> {c25} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__internal_clk [RV] <- VAR 0x56456c1d67f0 <e16839> {c25} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__internal_clk [CLK] VAR
    1:2:3: TRACEINC 0x56456c3a5390 <e47417> {n28} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c3a5120 <e36281> {n28} @dt=0x56456bf0a940@(G/w1)  mips_cpu register_file modified_write_clk
    1:2:3:2: AND 0x56456c50a7d0 <e52051> {n29} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:2:1: CONST 0x56456c50a580 <e52047> {n29} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:3:2:2: NOT 0x56456c43ef90 <e52048> {n29} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:2:2:1: VARREF 0x56456c43f050 <e52037> {n29} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__internal_clk [RV] <- VAR 0x56456c1d67f0 <e16839> {c25} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__internal_clk [CLK] VAR
    1:2:3: TRACEINC 0x56456c38b610 <e47419> {c32} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c38b3e0 <e35361> {c32} @dt=0x56456bf2afc0@(G/w32)  mips_cpu program_counter_fetch
    1:2:3:2: VARREF 0x56456c38b4f0 <e35358> {c32} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_fetch [RV] <- VAR 0x56456c1d6c70 <e16842> {c32} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_fetch VAR
    1:2:3: TRACEINC 0x56456c38ba30 <e47449> {c33} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c38b800 <e35371> {c33} @dt=0x56456bf2afc0@(G/w32)  mips_cpu program_counter_plus_four_fetch
    1:2:3:2: ADD 0x56456c440bb0 <e38561> {d7} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:2:1: CONST 0x56456c440c70 <e25859> {c167} @dt=0x56456bf2afc0@(G/w32)  32'hf
    1:2:3:2:2: VARREF 0x56456c440de0 <e25860> {d7} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_fetch [RV] <- VAR 0x56456c1d6c70 <e16842> {c32} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_fetch VAR
    1:2:3: TRACEINC 0x56456c38efd0 <e47451> {c51} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c38eda0 <e35501> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu instruction_decode
    1:2:3:2: VARREF 0x56456c38eeb0 <e35498> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3: TRACEINC 0x56456c38f3f0 <e47453> {c52} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c38f1c0 <e35511> {c52} @dt=0x56456bf2afc0@(G/w32)  mips_cpu program_counter_plus_four_decode
    1:2:3:2: VARREF 0x56456c38f2d0 <e35508> {c52} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_plus_four_decode [RV] <- VAR 0x56456c1d82f0 <e16856> {c52} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_plus_four_decode VAR
    1:2:3: TRACEINC 0x56456c38f810 <e47455> {c54} @dt=0x56456bf3d380@(G/w5) -> TRACEDECL 0x56456c38f5e0 <e35521> {c54} @dt=0x56456bf3d380@(G/w5)  mips_cpu read_address_1
    1:2:3:2: AND 0x56456c50aae0 <e52066> {c55} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:2:1: CONST 0x56456c50a890 <e52062> {c55} @dt=0x56456bf2afc0@(G/w32)  32'h1f
    1:2:3:2:2: SHIFTR 0x56456c52f4c0 <e56544#> {c55} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:2:2:1: VARREF 0x56456c415f90 <e56535#> {c55} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:2:2:2: CONST 0x56456c432630 <e56536#> {c55} @dt=0x56456c4d0c00@(G/swu32/5)  5'h15
    1:2:3: TRACEINC 0x56456c390050 <e47457> {c57} @dt=0x56456bf3d380@(G/w5) -> TRACEDECL 0x56456c38fe20 <e35541> {c57} @dt=0x56456bf3d380@(G/w5)  mips_cpu read_address_2
    1:2:3:2: AND 0x56456c50adf0 <e52081> {c58} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:2:1: CONST 0x56456c50aba0 <e52077> {c58} @dt=0x56456bf2afc0@(G/w32)  32'h1f
    1:2:3:2:2: SHIFTR 0x56456c52f660 <e56560#> {c58} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:2:2:1: VARREF 0x56456c436c00 <e56551#> {c58} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:2:2:2: CONST 0x56456c436d50 <e56552#> {c58} @dt=0x56456c4d0c00@(G/swu32/5)  5'h10
    1:2:3: TRACEINC 0x56456c390890 <e47459> {c60} @dt=0x56456bf3d380@(G/w5) -> TRACEDECL 0x56456c390660 <e35561> {c60} @dt=0x56456bf3d380@(G/w5)  mips_cpu Rd_decode
    1:2:3:2: AND 0x56456c50b100 <e52096> {c61} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:2:1: CONST 0x56456c50aeb0 <e52092> {c61} @dt=0x56456bf2afc0@(G/w32)  32'h1f
    1:2:3:2:2: SHIFTR 0x56456c52f800 <e56576#> {c61} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:2:2:1: VARREF 0x56456c43af80 <e56567#> {c61} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:2:2:2: CONST 0x56456c43b0d0 <e56568#> {c61} @dt=0x56456c4d0c00@(G/swu32/5)  5'hb
    1:2:3: TRACEINC 0x56456c390cb0 <e47461> {c62} @dt=0x56456bf455e0@(G/w16) -> TRACEDECL 0x56456c390a80 <e35571> {c62} @dt=0x56456bf455e0@(G/w16)  mips_cpu immediate
    1:2:3:2: AND 0x56456c50b410 <e52111> {c63} @dt=0x56456c4e6790@(G/wu32/16)
    1:2:3:2:1: CONST 0x56456c50b1c0 <e52107> {c63} @dt=0x56456bf2afc0@(G/w32)  32'hffff
    1:2:3:2:2: SHIFTR 0x56456c52f9a0 <e56592#> {c63} @dt=0x56456c4e6790@(G/wu32/16)
    1:2:3:2:2:1: VARREF 0x56456c43c9c0 <e56583#> {c63} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:2:2:2: CONST 0x56456c43cb10 <e56584#> {c63} @dt=0x56456c4d0c00@(G/swu32/5)  5'h0
    1:2:3: TRACEINC 0x56456c392990 <e47463> {c73} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c392760 <e35641> {c73} @dt=0x56456bf0a940@(G/w1)  mips_cpu register_destination_execute
    1:2:3:2: VARREF 0x56456c392870 <e52112> {c73} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__register_destination_execute [RV] <- VAR 0x56456c1dbe90 <e16947> {c73} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_destination_execute VAR
    1:2:3: TRACEINC 0x56456c392db0 <e47465> {c74} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c392b80 <e35651> {c74} @dt=0x56456bf0a940@(G/w1)  mips_cpu memory_to_register_execute
    1:2:3:2: VARREF 0x56456c392c90 <e52113> {c74} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__memory_to_register_execute [RV] <- VAR 0x56456c1dc010 <e16948> {c74} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_execute VAR
    1:2:3: TRACEINC 0x56456c3931d0 <e47467> {c75} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c392fa0 <e35661> {c75} @dt=0x56456bf0a940@(G/w1)  mips_cpu memory_write_execute
    1:2:3:2: VARREF 0x56456c3930b0 <e52114> {c75} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__memory_write_execute [RV] <- VAR 0x56456c1dc190 <e16949> {c75} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_write_execute VAR
    1:2:3: TRACEINC 0x56456c393a10 <e47469> {c77} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c3937e0 <e35681> {c77} @dt=0x56456bf0a940@(G/w1)  mips_cpu ALU_src_B_execute
    1:2:3:2: VARREF 0x56456c3938f0 <e52115> {c77} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__ALU_src_B_execute [RV] <- VAR 0x56456c1dc490 <e16951> {c77} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__ALU_src_B_execute VAR
    1:2:3: TRACEINC 0x56456c393e30 <e47471> {c78} @dt=0x56456bf38e40@(G/w6) -> TRACEDECL 0x56456c393c00 <e35691> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu ALU_function_execute
    1:2:3:2: VARREF 0x56456c393d10 <e52116> {c78} @dt=0x56456c4d16c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3: TRACEINC 0x56456c394250 <e47473> {c79} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c394020 <e35701> {c79} @dt=0x56456bf0a940@(G/w1)  mips_cpu hi_lo_register_write_execute
    1:2:3:2: VARREF 0x56456c394130 <e52117> {c79} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__hi_lo_register_write_execute [RV] <- VAR 0x56456c1dc790 <e16953> {c79} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hi_lo_register_write_execute VAR
    1:2:3: TRACEINC 0x56456c394710 <e47475> {c80} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c3944b0 <e35711> {c80} @dt=0x56456bf0a940@(G/w1)  mips_cpu register_write_execute
    1:2:3:2: VARREF 0x56456c3945c0 <e52118> {c80} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__register_write_execute [RV] <- VAR 0x56456c1dc910 <e16954> {c80} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_execute VAR
    1:2:3: TRACEINC 0x56456c394b70 <e47477> {c83} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c394940 <e35721> {c83} @dt=0x56456bf2afc0@(G/w32)  mips_cpu register_file_output_A_execute
    1:2:3:2: VARREF 0x56456c394a50 <e35718> {c83} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_A_execute [RV] <- VAR 0x56456c1dca90 <e16955> {c83} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_A_execute VAR
    1:2:3: TRACEINC 0x56456c395080 <e47479> {c84} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c394e20 <e35731> {c84} @dt=0x56456bf2afc0@(G/w32)  mips_cpu register_file_output_B_execute
    1:2:3:2: VARREF 0x56456c394f60 <e35728> {c84} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_B_execute [RV] <- VAR 0x56456c1dcc10 <e16956> {c84} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_B_execute VAR
    1:2:3: TRACEINC 0x56456c3971b0 <e47481> {c91} @dt=0x56456bf3d380@(G/w5) -> TRACEDECL 0x56456c396f80 <e35801> {c91} @dt=0x56456bf3d380@(G/w5)  mips_cpu Rs_execute
    1:2:3:2: VARREF 0x56456c397090 <e52119> {c91} @dt=0x56456c30de80@(G/wu32/5)  mips_cpu__DOT__Rs_execute [RV] <- VAR 0x56456c1dd690 <e16963> {c91} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rs_execute VAR
    1:2:3: TRACEINC 0x56456c397630 <e47483> {c92} @dt=0x56456bf3d380@(G/w5) -> TRACEDECL 0x56456c397400 <e35811> {c92} @dt=0x56456bf3d380@(G/w5)  mips_cpu Rt_execute
    1:2:3:2: VARREF 0x56456c397510 <e52120> {c92} @dt=0x56456c30de80@(G/wu32/5)  mips_cpu__DOT__Rt_execute [RV] <- VAR 0x56456c1dd810 <e16964> {c92} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rt_execute VAR
    1:2:3: TRACEINC 0x56456c397ab0 <e47485> {c93} @dt=0x56456bf3d380@(G/w5) -> TRACEDECL 0x56456c397880 <e35821> {c93} @dt=0x56456bf3d380@(G/w5)  mips_cpu Rd_execute
    1:2:3:2: VARREF 0x56456c397990 <e52121> {c93} @dt=0x56456c30de80@(G/wu32/5)  mips_cpu__DOT__Rd_execute [RV] <- VAR 0x56456c1dd990 <e16965> {c93} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rd_execute VAR
    1:2:3: TRACEINC 0x56456c397f30 <e47487> {c94} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c397d00 <e35831> {c94} @dt=0x56456bf2afc0@(G/w32)  mips_cpu sign_imm_execute
    1:2:3:2: VARREF 0x56456c397e10 <e35828> {c94} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__sign_imm_execute [RV] <- VAR 0x56456c1ddb10 <e16966> {c94} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__sign_imm_execute VAR
    1:2:3: TRACEINC 0x56456c3983b0 <e47489> {c97} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c398150 <e35841> {c97} @dt=0x56456bf0a940@(G/w1)  mips_cpu register_write_memory
    1:2:3:2: VARREF 0x56456c398260 <e52122> {c97} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__register_write_memory [RV] <- VAR 0x56456c1ddc90 <e16967> {c97} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_memory VAR
    1:2:3: TRACEINC 0x56456c398860 <e47491> {c98} @dt=0x56456bf3d380@(G/w5) -> TRACEDECL 0x56456c398600 <e35851> {c98} @dt=0x56456bf3d380@(G/w5)  mips_cpu write_register_memory
    1:2:3:2: VARREF 0x56456c398710 <e52123> {c98} @dt=0x56456c30de80@(G/wu32/5)  mips_cpu__DOT__write_register_memory [RV] <- VAR 0x56456c1dde10 <e16968> {c98} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:3: TRACEINC 0x56456c398cb0 <e47493> {c99} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c398a80 <e35861> {c99} @dt=0x56456bf0a940@(G/w1)  mips_cpu memory_to_register_memory
    1:2:3:2: VARREF 0x56456c398b90 <e52124> {c99} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__memory_to_register_memory [RV] <- VAR 0x56456c1ddf90 <e16969> {c99} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_memory VAR
    1:2:3: TRACEINC 0x56456c399190 <e47495> {c100} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c398f60 <e35871> {c100} @dt=0x56456bf0a940@(G/w1)  mips_cpu memory_write_memory
    1:2:3:2: VARREF 0x56456c399070 <e52125> {c100} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__memory_write_memory [RV] <- VAR 0x56456c1de110 <e16970> {c100} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_write_memory VAR
    1:2:3: TRACEINC 0x56456c399670 <e47497> {c101} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c399440 <e35881> {c101} @dt=0x56456bf0a940@(G/w1)  mips_cpu hi_lo_register_write_memory
    1:2:3:2: VARREF 0x56456c399550 <e52126> {c101} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__hi_lo_register_write_memory [RV] <- VAR 0x56456c1de290 <e16971> {c101} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hi_lo_register_write_memory VAR
    1:2:3: TRACEINC 0x56456c399b20 <e47499> {c104} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c3998f0 <e35891> {c104} @dt=0x56456bf2afc0@(G/w32)  mips_cpu ALU_output_memory
    1:2:3:2: VARREF 0x56456c399a00 <e35888> {c104} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_memory [RV] <- VAR 0x56456c1de410 <e16972> {c104} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_memory VAR
    1:2:3: TRACEINC 0x56456c39a000 <e47501> {c105} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c399dd0 <e35901> {c105} @dt=0x56456bf2afc0@(G/w32)  mips_cpu ALU_HI_output_memory
    1:2:3:2: VARREF 0x56456c399ee0 <e35898> {c105} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_HI_output_memory [RV] <- VAR 0x56456c1de590 <e16973> {c105} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_HI_output_memory VAR
    1:2:3: TRACEINC 0x56456c39a4b0 <e47503> {c106} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c39a280 <e35911> {c106} @dt=0x56456bf2afc0@(G/w32)  mips_cpu ALU_LO_output_memory
    1:2:3:2: VARREF 0x56456c39a390 <e35908> {c106} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_LO_output_memory [RV] <- VAR 0x56456c1de710 <e16974> {c106} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_LO_output_memory VAR
    1:2:3: TRACEINC 0x56456c39ae10 <e47505> {c108} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c39abe0 <e35931> {c108} @dt=0x56456bf2afc0@(G/w32)  mips_cpu write_data_memory
    1:2:3:2: VARREF 0x56456c39acf0 <e35928> {c108} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__write_data_memory [RV] <- VAR 0x56456c1dea10 <e16976> {c108} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__write_data_memory VAR
    1:2:3: TRACEINC 0x56456c39b290 <e47507> {c111} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c39b030 <e35941> {c111} @dt=0x56456bf0a940@(G/w1)  mips_cpu register_write_writeback
    1:2:3:2: VARREF 0x56456c39b140 <e52127> {c111} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__register_write_writeback [RV] <- VAR 0x56456c1deb90 <e16977> {c111} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_writeback VAR
    1:2:3: TRACEINC 0x56456c39b730 <e47509> {c112} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c39b500 <e35951> {c112} @dt=0x56456bf0a940@(G/w1)  mips_cpu hi_lo_register_write_writeback
    1:2:3:2: VARREF 0x56456c39b610 <e52128> {c112} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__hi_lo_register_write_writeback [RV] <- VAR 0x56456c1ded10 <e16978> {c112} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hi_lo_register_write_writeback VAR
    1:2:3: TRACEINC 0x56456c39bc40 <e47511> {c113} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c39b9e0 <e35961> {c113} @dt=0x56456bf0a940@(G/w1)  mips_cpu memory_to_register_writeback
    1:2:3:2: VARREF 0x56456c39bb20 <e52129> {c113} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__memory_to_register_writeback [RV] <- VAR 0x56456c1dee90 <e16979> {c113} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_writeback VAR
    1:2:3: TRACEINC 0x56456c39c120 <e47513> {c116} @dt=0x56456bf3d380@(G/w5) -> TRACEDECL 0x56456c39bec0 <e35971> {c116} @dt=0x56456bf3d380@(G/w5)  mips_cpu write_register_writeback
    1:2:3:2: VARREF 0x56456c39bfd0 <e52130> {c116} @dt=0x56456c30de80@(G/wu32/5)  mips_cpu__DOT__write_register_writeback [RV] <- VAR 0x56456c1df010 <e16980> {c116} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_writeback VAR
    1:2:3: TRACEINC 0x56456c39ca80 <e47515> {c118} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c39c820 <e35991> {c118} @dt=0x56456bf2afc0@(G/w32)  mips_cpu ALU_HI_output_writeback
    1:2:3:2: VARREF 0x56456c39c930 <e35988> {c118} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_HI_output_writeback [RV] <- VAR 0x56456c1df310 <e16982> {c118} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_HI_output_writeback VAR
    1:2:3: TRACEINC 0x56456c39cf30 <e47517> {c119} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c39ccd0 <e36001> {c119} @dt=0x56456bf2afc0@(G/w32)  mips_cpu ALU_LO_output_writeback
    1:2:3:2: VARREF 0x56456c39cde0 <e35998> {c119} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_LO_output_writeback [RV] <- VAR 0x56456c1df490 <e16983> {c119} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_LO_output_writeback VAR
    1:2:3: TRACEINC 0x56456c39d410 <e47519> {c120} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c39d1e0 <e36011> {c120} @dt=0x56456bf2afc0@(G/w32)  mips_cpu ALU_output_writeback
    1:2:3:2: VARREF 0x56456c39d2f0 <e36008> {c120} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_writeback [RV] <- VAR 0x56456c1df610 <e16984> {c120} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_writeback VAR
    1:2:3: TRACEINC 0x56456c39d8c0 <e47521> {c121} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c39d690 <e36021> {c121} @dt=0x56456bf2afc0@(G/w32)  mips_cpu read_data_writeback
    1:2:3:2: VARREF 0x56456c39d7a0 <e36018> {c121} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__read_data_writeback [RV] <- VAR 0x56456c1df790 <e16985> {c121} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__read_data_writeback VAR
    1:2:3: TRACEINC 0x56456c39e670 <e47523> {c126} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c39e440 <e36051> {c126} @dt=0x56456bf0a940@(G/w1)  mips_cpu forward_A_decode
    1:2:3:2: AND 0x56456c41d650 <e52167> {i53} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:2:1: AND 0x56456c41d710 <e52165> {i53} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:2:1:1: NEQ 0x56456c41d7d0 <e52134> {i53} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:2:1:1:1: CONST 0x56456c41d890 <e52131> {i53} @dt=0x56456c30de80@(G/wu32/5)  5'h0
    1:2:3:2:1:1:2: AND 0x56456c50b720 <e52147> {c56} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:2:1:1:2:1: CONST 0x56456c50b4d0 <e52143> {c56} @dt=0x56456bf2afc0@(G/w32)  32'h1f
    1:2:3:2:1:1:2:2: SHIFTR 0x56456c52fb40 <e56608#> {c56} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:2:1:1:2:2:1: VARREF 0x56456c41dad0 <e56599#> {c56} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:2:1:1:2:2:2: CONST 0x56456c41dbf0 <e56600#> {c56} @dt=0x56456c4d0c00@(G/swu32/5)  5'h15
    1:2:3:2:1:2: EQ 0x56456c41df10 <e52151> {i53} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:2:1:2:1: AND 0x56456c50ba30 <e52164> {c56} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:2:1:2:1:1: CONST 0x56456c50b7e0 <e52160> {c56} @dt=0x56456bf2afc0@(G/w32)  32'h1f
    1:2:3:2:1:2:1:2: SHIFTR 0x56456c52fce0 <e56624#> {c56} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:2:1:2:1:2:1: VARREF 0x56456c41e0a0 <e56615#> {c56} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:2:1:2:1:2:2: CONST 0x56456c41e1f0 <e56616#> {c56} @dt=0x56456c4d0c00@(G/swu32/5)  5'h15
    1:2:3:2:1:2:2: VARREF 0x56456c41e550 <e52150> {i53} @dt=0x56456c30de80@(G/wu32/5)  mips_cpu__DOT__write_register_memory [RV] <- VAR 0x56456c1dde10 <e16968> {c98} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:3:2:2: VARREF 0x56456c41e6a0 <e52166> {i53} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__register_write_memory [RV] <- VAR 0x56456c1ddc90 <e16967> {c97} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_memory VAR
    1:2:3: TRACEINC 0x56456c39eb20 <e47525> {c127} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c39e8f0 <e36061> {c127} @dt=0x56456bf0a940@(G/w1)  mips_cpu forward_B_decode
    1:2:3:2: AND 0x56456c452080 <e52204> {i54} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:2:1: AND 0x56456c452140 <e52202> {i54} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:2:1:1: NEQ 0x56456c452200 <e52171> {i54} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:2:1:1:1: CONST 0x56456c4522c0 <e52168> {i54} @dt=0x56456c30de80@(G/wu32/5)  5'h0
    1:2:3:2:1:1:2: AND 0x56456c50bd40 <e52184> {c59} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:2:1:1:2:1: CONST 0x56456c50baf0 <e52180> {c59} @dt=0x56456bf2afc0@(G/w32)  32'h1f
    1:2:3:2:1:1:2:2: SHIFTR 0x56456c52fe80 <e56640#> {c59} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:2:1:1:2:2:1: VARREF 0x56456c452500 <e56631#> {c59} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:2:1:1:2:2:2: CONST 0x56456c452620 <e56632#> {c59} @dt=0x56456c4d0c00@(G/swu32/5)  5'h10
    1:2:3:2:1:2: EQ 0x56456c452900 <e52188> {i54} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:2:1:2:1: AND 0x56456c50c050 <e52201> {c59} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:2:1:2:1:1: CONST 0x56456c50be00 <e52197> {c59} @dt=0x56456bf2afc0@(G/w32)  32'h1f
    1:2:3:2:1:2:1:2: SHIFTR 0x56456c530020 <e56656#> {c59} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:2:1:2:1:2:1: VARREF 0x56456c452a90 <e56647#> {c59} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:2:1:2:1:2:2: CONST 0x56456c452bb0 <e56648#> {c59} @dt=0x56456c4d0c00@(G/swu32/5)  5'h10
    1:2:3:2:1:2:2: VARREF 0x56456c452e90 <e52187> {i54} @dt=0x56456c30de80@(G/wu32/5)  mips_cpu__DOT__write_register_memory [RV] <- VAR 0x56456c1dde10 <e16968> {c98} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:3:2:2: VARREF 0x56456c452fb0 <e52203> {i54} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__register_write_memory [RV] <- VAR 0x56456c1ddc90 <e16967> {c97} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_memory VAR
    1:2:3: TRACEINC 0x56456c3a49d0 <e47527> {n14} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c3a4760 <e36261> {n14} @dt=0x56456bf2afc0@(G/w32)  mips_cpu register_file read_data_1_pre_mux
    1:2:3:2: COND 0x56456c42c6d0 <e39449> {n19} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:2:1: NEQ 0x56456c42c790 <e52208> {n19} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:2:1:1: CONST 0x56456c42c850 <e52205> {n19} @dt=0x56456c30de80@(G/wu32/5)  5'h0
    1:2:3:2:1:2: AND 0x56456c50c360 <e52221> {c55} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:2:1:2:1: CONST 0x56456c50c110 <e52217> {c55} @dt=0x56456bf2afc0@(G/w32)  32'h1f
    1:2:3:2:1:2:2: SHIFTR 0x56456c5301c0 <e56672#> {c55} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:2:1:2:2:1: VARREF 0x56456c42ca90 <e56663#> {c55} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:2:1:2:2:2: CONST 0x56456c42cbe0 <e56664#> {c55} @dt=0x56456c4d0c00@(G/swu32/5)  5'h15
    1:2:3:2:2: ARRAYSEL 0x56456c42cf20 <e18249> {n19} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:2:2:1: VARREF 0x56456c42cfe0 <e13078> {n19} @dt=0x56456c05a540@(w32)u[31:0]  mips_cpu__DOT__register_file__DOT__registers [RV] <- VAR 0x56456c1e5ea0 <e13019> {n12} @dt=0x56456c05a540@(w32)u[31:0]  mips_cpu__DOT__register_file__DOT__registers VAR
    1:2:3:2:2:2: AND 0x56456c50c670 <e52236> {c55} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:2:2:2:1: CONST 0x56456c50c420 <e52232> {c55} @dt=0x56456bf2afc0@(G/w32)  32'h1f
    1:2:3:2:2:2:2: SHIFTR 0x56456c530360 <e56688#> {c55} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:2:2:2:2:1: VARREF 0x56456c42d210 <e56679#> {c55} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:2:2:2:2:2: CONST 0x56456c42d360 <e56680#> {c55} @dt=0x56456c4d0c00@(G/swu32/5)  5'h15
    1:2:3:2:3: CONST 0x56456c42d6c0 <e18259> {n19} @dt=0x56456c128cd0@(G/sw32)  32'sh0
    1:2:3: TRACEINC 0x56456c3a4eb0 <e47584> {n15} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c3a4c40 <e36271> {n15} @dt=0x56456bf2afc0@(G/w32)  mips_cpu register_file read_data_2_pre_mux
    1:2:3:2: COND 0x56456c42ead0 <e39458> {n20} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:2:1: NEQ 0x56456c42eb90 <e52240> {n20} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:2:1:1: CONST 0x56456c42ec50 <e52237> {n20} @dt=0x56456c30de80@(G/wu32/5)  5'h0
    1:2:3:2:1:2: AND 0x56456c50c980 <e52253> {c58} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:2:1:2:1: CONST 0x56456c50c730 <e52249> {c58} @dt=0x56456bf2afc0@(G/w32)  32'h1f
    1:2:3:2:1:2:2: SHIFTR 0x56456c530500 <e56704#> {c58} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:2:1:2:2:1: VARREF 0x56456c42ee90 <e56695#> {c58} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:2:1:2:2:2: CONST 0x56456c42efe0 <e56696#> {c58} @dt=0x56456c4d0c00@(G/swu32/5)  5'h10
    1:2:3:2:2: ARRAYSEL 0x56456c42f320 <e18277> {n20} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:2:2:1: VARREF 0x56456c42f3e0 <e13119> {n20} @dt=0x56456c05a540@(w32)u[31:0]  mips_cpu__DOT__register_file__DOT__registers [RV] <- VAR 0x56456c1e5ea0 <e13019> {n12} @dt=0x56456c05a540@(w32)u[31:0]  mips_cpu__DOT__register_file__DOT__registers VAR
    1:2:3:2:2:2: AND 0x56456c50cc90 <e52268> {c58} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:2:2:2:1: CONST 0x56456c50ca40 <e52264> {c58} @dt=0x56456bf2afc0@(G/w32)  32'h1f
    1:2:3:2:2:2:2: SHIFTR 0x56456c5306a0 <e56720#> {c58} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:2:2:2:2:1: VARREF 0x56456c42f610 <e56711#> {c58} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:2:2:2:2:2: CONST 0x56456c42f760 <e56712#> {c58} @dt=0x56456c4d0c00@(G/swu32/5)  5'h10
    1:2:3:2:3: CONST 0x56456c42fac0 <e18287> {n20} @dt=0x56456c128cd0@(G/sw32)  32'sh0
    1:2:3: TRACEINC 0x56456c3a3b50 <e47586> {n12} @dt=0x56456c05a540@(w32)u[31:0] -> TRACEDECL 0x56456c3a3920 <e36231> {n12} @dt=0x56456c05a540@(w32)u[31:0]  mips_cpu register_file registers
    1:2:3:2: VARREF 0x56456c3a3a30 <e36228> {n12} @dt=0x56456c05a540@(w32)u[31:0]  mips_cpu__DOT__register_file__DOT__registers [RV] <- VAR 0x56456c1e5ea0 <e13019> {n12} @dt=0x56456c05a540@(w32)u[31:0]  mips_cpu__DOT__register_file__DOT__registers VAR
    1:2:3: TRACEINC 0x56456c3a4020 <e47616> {n13} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c3a3df0 <e36241> {n13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu register_file HI_reg
    1:2:3:2: VARREF 0x56456c3a3f00 <e36238> {n13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file__DOT__HI_reg [RV] <- VAR 0x56456c1e6020 <e18231> {n13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file__DOT__HI_reg VAR
    1:2:3: TRACEINC 0x56456c3a44f0 <e47618> {n13} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c3a42c0 <e36251> {n13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu register_file LO_reg
    1:2:3:2: VARREF 0x56456c3a43d0 <e36248> {n13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file__DOT__LO_reg [RV] <- VAR 0x56456c1e61a0 <e18232> {n13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file__DOT__LO_reg VAR
    1:2:3: TRACEINC 0x56456c341f00 <e47620> {c5} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c341be0 <e35092> {c5} @dt=0x56456bf0a940@(G/w1)  clk
    1:2:3:2: VARREF 0x56456c3742a0 <e52269> {c5} @dt=0x56456c4e7780@(G/wu32/1)  clk [RV] <- VAR 0x56456c135230 <e19134> {c5} @dt=0x56456bf0a940@(G/w1)  clk [PI] INPUT [CLK] [P] PORT
    1:2:3: TRACEINC 0x56456c3749c0 <e47625> {c6} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c3420f0 <e35101> {c6} @dt=0x56456bf0a940@(G/w1)  reset
    1:2:3:2: VARREF 0x56456c342200 <e52270> {c6} @dt=0x56456c4e7780@(G/wu32/1)  reset [RV] <- VAR 0x56456c1355d0 <e19139> {c6} @dt=0x56456bf0a940@(G/w1)  reset [PI] INPUT [P] PORT
    1:2:3: TRACEINC 0x56456c374de0 <e47627> {c7} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c374bb0 <e35111> {c7} @dt=0x56456bf0a940@(G/w1)  active
    1:2:3:2: VARREF 0x56456c374cc0 <e52271> {c7} @dt=0x56456c4e7780@(G/wu32/1)  active [RV] <- VAR 0x56456c135970 <e19145> {c7} @dt=0x56456bf0a940@(G/w1)  active [PO] OUTPUT [P] PORT
    1:2:3: TRACEINC 0x56456c375200 <e47629> {c8} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c374fd0 <e35121> {c8} @dt=0x56456bf2afc0@(G/w32)  register_v0
    1:2:3:2: VARREF 0x56456c3750e0 <e35118> {c8} @dt=0x56456bf2afc0@(G/w32)  register_v0 [RV] <- VAR 0x56456c135d10 <e19151> {c8} @dt=0x56456bf2afc0@(G/w32)  register_v0 [PO] OUTPUT [P] PORT
    1:2:3: TRACEINC 0x56456c385730 <e47631> {c11} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c385500 <e35131> {c11} @dt=0x56456bf0a940@(G/w1)  clk_enable
    1:2:3:2: VARREF 0x56456c385610 <e52272> {c11} @dt=0x56456c4e7780@(G/wu32/1)  clk_enable [RV] <- VAR 0x56456c1360b0 <e19157> {c11} @dt=0x56456bf0a940@(G/w1)  clk_enable [PI] INPUT [P] PORT
    1:2:3: TRACEINC 0x56456c385b50 <e47633> {c14} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c385920 <e35141> {c14} @dt=0x56456bf2afc0@(G/w32)  instr_address
    1:2:3:2: VARREF 0x56456c385a30 <e35138> {c14} @dt=0x56456bf2afc0@(G/w32)  instr_address [RV] <- VAR 0x56456c136450 <e19163> {c14} @dt=0x56456bf2afc0@(G/w32)  instr_address [PO] OUTPUT [P] PORT
    1:2:3: TRACEINC 0x56456c385f70 <e47635> {c15} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c385d40 <e35151> {c15} @dt=0x56456bf2afc0@(G/w32)  instr_readdata
    1:2:3:2: VARREF 0x56456c385e50 <e35148> {c15} @dt=0x56456bf2afc0@(G/w32)  instr_readdata [RV] <- VAR 0x56456c1367f0 <e19169> {c15} @dt=0x56456bf2afc0@(G/w32)  instr_readdata [PI] INPUT [P] PORT
    1:2:3: TRACEINC 0x56456c386390 <e47637> {c18} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c386160 <e35161> {c18} @dt=0x56456bf2afc0@(G/w32)  data_address
    1:2:3:2: VARREF 0x56456c386270 <e35158> {c18} @dt=0x56456bf2afc0@(G/w32)  data_address [RV] <- VAR 0x56456c136b90 <e19175> {c18} @dt=0x56456bf2afc0@(G/w32)  data_address [PO] OUTPUT [P] PORT
    1:2:3: TRACEINC 0x56456c3867b0 <e47639> {c19} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c386580 <e35171> {c19} @dt=0x56456bf0a940@(G/w1)  data_write
    1:2:3:2: VARREF 0x56456c386690 <e52273> {c19} @dt=0x56456c4e7780@(G/wu32/1)  data_write [RV] <- VAR 0x56456c136f30 <e19181> {c19} @dt=0x56456bf0a940@(G/w1)  data_write [PO] OUTPUT [P] PORT
    1:2:3: TRACEINC 0x56456c386bd0 <e47641> {c20} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c3869a0 <e35181> {c20} @dt=0x56456bf0a940@(G/w1)  data_read
    1:2:3:2: VARREF 0x56456c386ab0 <e52274> {c20} @dt=0x56456c4e7780@(G/wu32/1)  data_read [RV] <- VAR 0x56456c1372d0 <e19187> {c20} @dt=0x56456bf0a940@(G/w1)  data_read [PO] OUTPUT [P] PORT
    1:2:3: TRACEINC 0x56456c386ff0 <e47643> {c21} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c386dc0 <e35191> {c21} @dt=0x56456bf2afc0@(G/w32)  data_writedata
    1:2:3:2: VARREF 0x56456c386ed0 <e35188> {c21} @dt=0x56456bf2afc0@(G/w32)  data_writedata [RV] <- VAR 0x56456c137670 <e19193> {c21} @dt=0x56456bf2afc0@(G/w32)  data_writedata [PO] OUTPUT [P] PORT
    1:2:3: TRACEINC 0x56456c387410 <e47645> {c22} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c3871e0 <e35201> {c22} @dt=0x56456bf2afc0@(G/w32)  data_readdata
    1:2:3:2: VARREF 0x56456c3872f0 <e35198> {c22} @dt=0x56456bf2afc0@(G/w32)  data_readdata [RV] <- VAR 0x56456c137a10 <e19199> {c22} @dt=0x56456bf2afc0@(G/w32)  data_readdata [PI] INPUT [P] PORT
    1:2:3: TRACEINC 0x56456c38add0 <e47647> {c27} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c38aba0 <e35341> {c27} @dt=0x56456bf0a940@(G/w1)  mips_cpu HI_LO_output
    1:2:3:2: VARREF 0x56456c38acb0 <e52275> {c27} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__HI_LO_output [RV] <- VAR 0x56456c1d6970 <e16840> {c27} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__HI_LO_output VAR
    1:2:3: TRACEINC 0x56456c3a0200 <e47648> {n4} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c39ffd0 <e36111> {n4} @dt=0x56456bf0a940@(G/w1)  mips_cpu register_file pipelined
    1:2:3:2: CONST 0x56456c42b110 <e52276> {c144} @dt=0x56456c4e7780@(G/wu32/1)  1'h1
    1:2:3: TRACEINC 0x56456c3a6f90 <e47649> {d3} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c3a6d30 <e36341> {d3} @dt=0x56456bf2afc0@(G/w32)  mips_cpu plus_four_adder b
    1:2:3:2: CONST 0x56456c42b280 <e39440> {c167} @dt=0x56456bf2afc0@(G/w32)  32'hf
    1:2:3: TRACEINC 0x56456c3a7860 <e47650> {k3} @dt=0x56456c128cd0@(G/sw32) -> TRACEDECL 0x56456c3a7630 <e36361> {k3} @dt=0x56456c128cd0@(G/sw32)  mips_cpu program_counter_multiplexer BUS_WIDTH
    1:2:3:2: CONST 0x56456bf0b780 <e41633> {k3} @dt=0x56456c128cd0@(G/sw32)  32'sh20
    1:2:3: TRACEINC 0x56456c3b45d0 <e47651> {j3} @dt=0x56456c128cd0@(G/sw32) -> TRACEDECL 0x56456c3b43a0 <e36781> {j3} @dt=0x56456c128cd0@(G/sw32)  mips_cpu shifter_decode shift_distance
    1:2:3:2: CONST 0x56456c401c90 <e41663> {j3} @dt=0x56456c128cd0@(G/sw32)  32'sh2
    1:2:3: TRACEINC 0x56456c3bed50 <e47652> {k3} @dt=0x56456c128cd0@(G/sw32) -> TRACEDECL 0x56456c3beae0 <e37121> {k3} @dt=0x56456c128cd0@(G/sw32)  mips_cpu write_register_execute_mux BUS_WIDTH
    1:2:3:2: CONST 0x56456c4020e0 <e41673> {k3} @dt=0x56456c128cd0@(G/sw32)  32'sh5
    1:2: CFUNC 0x56456c4ca120 <e48640> {c4}  traceChgThis__2 [STATICU]
    1:2:3: TRACEINC 0x56456c4c8bd0 <e46678> {c37} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c38c460 <e35401> {c37} @dt=0x56456bf0a940@(G/w1)  mips_cpu register_write_decode
    1:2:3:2: VARREF 0x56456c4c8ca0 <e52277> {c37} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__register_write_decode [RV] <- VAR 0x56456c1d7270 <e16846> {c37} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_decode VAR
    1:2:3: TRACEINC 0x56456c4ca3b0 <e47171> {c38} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c38c880 <e35411> {c38} @dt=0x56456bf0a940@(G/w1)  mips_cpu memory_to_register_decode
    1:2:3:2: VARREF 0x56456c4ca480 <e52278> {c38} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__memory_to_register_decode [RV] <- VAR 0x56456c1d73f0 <e16847> {c38} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_decode VAR
    1:2:3: TRACEINC 0x56456c4ca5a0 <e47173> {c39} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c38cca0 <e35421> {c39} @dt=0x56456bf0a940@(G/w1)  mips_cpu memory_write_decode
    1:2:3:2: VARREF 0x56456c4ca670 <e52279> {c39} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__memory_write_decode [RV] <- VAR 0x56456c1d7570 <e16848> {c39} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_write_decode VAR
    1:2:3: TRACEINC 0x56456c4ca7c0 <e47175> {c40} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c38d0c0 <e35431> {c40} @dt=0x56456bf0a940@(G/w1)  mips_cpu ALU_src_B_decode
    1:2:3:2: VARREF 0x56456c4ca890 <e52280> {c40} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__ALU_src_B_decode [RV] <- VAR 0x56456c1d76f0 <e16849> {c40} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__ALU_src_B_decode VAR
    1:2:3: TRACEINC 0x56456c4ca9e0 <e47177> {c41} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c38d4e0 <e35441> {c41} @dt=0x56456bf0a940@(G/w1)  mips_cpu register_destination_decode
    1:2:3:2: VARREF 0x56456c4caab0 <e52281> {c41} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__register_destination_decode [RV] <- VAR 0x56456c1d7870 <e16850> {c41} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_destination_decode VAR
    1:2:3: TRACEINC 0x56456c4cabd0 <e47179> {c42} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c38d900 <e35451> {c42} @dt=0x56456bf0a940@(G/w1)  mips_cpu branch_decode
    1:2:3:2: VARREF 0x56456c4caca0 <e52282> {c42} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__branch_decode [RV] <- VAR 0x56456c1d79f0 <e16851> {c42} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2:3: TRACEINC 0x56456c4cadf0 <e47181> {c43} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c38dd20 <e35461> {c43} @dt=0x56456bf0a940@(G/w1)  mips_cpu hi_lo_register_write_decode
    1:2:3:2: VARREF 0x56456c4caec0 <e52283> {c43} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__hi_lo_register_write_decode [RV] <- VAR 0x56456c1d7b70 <e16852> {c43} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode VAR
    1:2:3: TRACEINC 0x56456c4cafe0 <e47183> {c45} @dt=0x56456bf38e40@(G/w6) -> TRACEDECL 0x56456c38e560 <e35481> {c45} @dt=0x56456bf38e40@(G/w6)  mips_cpu ALU_function_decode
    1:2:3:2: VARREF 0x56456c4cb0b0 <e52284> {c45} @dt=0x56456c4d16c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_decode [RV] <- VAR 0x56456c1d7e70 <e15740> {c45} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_decode VAR
    1:2:3: TRACEINC 0x56456c4cb200 <e47185> {c50} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c38e980 <e35491> {c50} @dt=0x56456bf2afc0@(G/w32)  mips_cpu program_counter_branch_decode
    1:2:3:2: ADD 0x56456c4cb2d0 <e39495> {d7} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:2:1: COND 0x56456c515730 <e52943> {j10} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:2:1:1: GTE 0x56456c515670 <e52939> {j10} @dt=0x56456c2fe8d0@(G/nw1)
    1:2:3:2:1:1:1: CONST 0x56456c5152b0 <e52935> {j10} @dt=0x56456c128cd0@(G/sw32)  32'h1f
    1:2:3:2:1:1:2: CONST 0x56456c515500 <e52936> {j10} @dt=0x56456c128cd0@(G/sw32)  32'sh2
    1:2:3:2:1:2: SHIFTL 0x56456c4cb390 <e52940> {j10} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:2:1:2:1: VARREF 0x56456c4cb450 <e18107> {j10} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__sign_imm_decode [RV] <- VAR 0x56456c1dbd10 <e16946> {c70} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__sign_imm_decode VAR
    1:2:3:2:1:2:2: CONST 0x56456c4cb5a0 <e19272> {j10} @dt=0x56456c128cd0@(G/sw32)  32'sh2
    1:2:3:2:1:3: CONST 0x56456c515060 <e52941> {j10} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:3:2:2: VARREF 0x56456c4cb710 <e17203> {d7} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_plus_four_decode [RV] <- VAR 0x56456c1d82f0 <e16856> {c52} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_plus_four_decode VAR
    1:2:3: TRACEINC 0x56456c4cb830 <e47187> {c65} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c390ea0 <e35581> {c65} @dt=0x56456bf2afc0@(G/w32)  mips_cpu shifter_output_decode
    1:2:3:2: COND 0x56456c515ec0 <e52967> {j10} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:2:1: GTE 0x56456c515e00 <e52963> {j10} @dt=0x56456c2fe8d0@(G/nw1)
    1:2:3:2:1:1: CONST 0x56456c515a40 <e52959> {j10} @dt=0x56456c128cd0@(G/sw32)  32'h1f
    1:2:3:2:1:2: CONST 0x56456c515c90 <e52960> {j10} @dt=0x56456c128cd0@(G/sw32)  32'sh2
    1:2:3:2:2: SHIFTL 0x56456c4cb900 <e52964> {j10} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:2:2:1: VARREF 0x56456c4cb9c0 <e18107> {j10} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__sign_imm_decode [RV] <- VAR 0x56456c1dbd10 <e16946> {c70} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__sign_imm_decode VAR
    1:2:3:2:2:2: CONST 0x56456c4cbb10 <e19272> {j10} @dt=0x56456c128cd0@(G/sw32)  32'sh2
    1:2:3:2:3: CONST 0x56456c5157f0 <e52965> {j10} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:3: TRACEINC 0x56456c4cbc80 <e47189> {c70} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c392340 <e35631> {c70} @dt=0x56456bf2afc0@(G/w32)  mips_cpu sign_imm_decode
    1:2:3:2: VARREF 0x56456c4cbd50 <e35628> {c70} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__sign_imm_decode [RV] <- VAR 0x56456c1dbd10 <e16946> {c70} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__sign_imm_decode VAR
    1:2:3: TRACEINC 0x56456c4cbea0 <e47191> {c76} @dt=0x56456bf3d380@(G/w5) -> TRACEDECL 0x56456c3933c0 <e35671> {c76} @dt=0x56456bf3d380@(G/w5)  mips_cpu write_register_execute
    1:2:3:2: VARREF 0x56456c4cbf70 <e52285> {c76} @dt=0x56456c30de80@(G/wu32/5)  mips_cpu__DOT__write_register_execute [RV] <- VAR 0x56456c1dc310 <e16950> {c76} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_execute VAR
    1:2:3: TRACEINC 0x56456c4cc0c0 <e47193> {c85} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c395330 <e35741> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu source_A_ALU_execute
    1:2:3:2: VARREF 0x56456c4cc190 <e35738> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3: TRACEINC 0x56456c4cc2e0 <e47195> {c86} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c395810 <e35751> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu source_B_ALU_execute
    1:2:3:2: VARREF 0x56456c4cc3b0 <e35748> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3: TRACEINC 0x56456c4cc500 <e47197> {c87} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c395cc0 <e35761> {c87} @dt=0x56456bf2afc0@(G/w32)  mips_cpu write_data_execute
    1:2:3:2: VARREF 0x56456c4cc5d0 <e35758> {c87} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__write_data_execute [RV] <- VAR 0x56456c1dd090 <e16959> {c87} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__write_data_execute VAR
    1:2:3: TRACEINC 0x56456c4ec900 <e47199> {c88} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c396170 <e35771> {c88} @dt=0x56456bf2afc0@(G/w32)  mips_cpu ALU_output_execute
    1:2:3:2: VARREF 0x56456c4ec9d0 <e35768> {c88} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_execute [RV] <- VAR 0x56456c1dd210 <e16960> {c88} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2:3: TRACEINC 0x56456c4ecaf0 <e47201> {c89} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c3965c0 <e35781> {c89} @dt=0x56456bf2afc0@(G/w32)  mips_cpu ALU_HI_output_execute
    1:2:3:2: VARREF 0x56456c4ecbc0 <e35778> {c89} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_HI_output_execute [RV] <- VAR 0x56456c1dd390 <e16961> {c89} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_HI_output_execute VAR
    1:2:3: TRACEINC 0x56456c4ecce0 <e47203> {c90} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c396a70 <e35791> {c90} @dt=0x56456bf2afc0@(G/w32)  mips_cpu ALU_LO_output_execute
    1:2:3:2: VARREF 0x56456c4ecdb0 <e35788> {c90} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_LO_output_execute [RV] <- VAR 0x56456c1dd510 <e16962> {c90} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_LO_output_execute VAR
    1:2:3: TRACEINC 0x56456c4eced0 <e47205> {c117} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c39c3d0 <e35981> {c117} @dt=0x56456bf2afc0@(G/w32)  mips_cpu result_writeback
    1:2:3:2: VARREF 0x56456c4ecfa0 <e35978> {c117} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__result_writeback [RV] <- VAR 0x56456c1df190 <e16981> {c117} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__result_writeback VAR
    1:2:3: TRACEINC 0x56456c4ed0c0 <e47207> {c124} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c39db40 <e36031> {c124} @dt=0x56456bf0a940@(G/w1)  mips_cpu stall_fetch
    1:2:3:2: VARREF 0x56456c4ed190 <e52286> {c124} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__stall_fetch [RV] <- VAR 0x56456c1df910 <e16986> {c124} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__stall_fetch VAR
    1:2:3: TRACEINC 0x56456c4ed2b0 <e47209> {c125} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c39dfc0 <e36041> {c125} @dt=0x56456bf0a940@(G/w1)  mips_cpu stall_decode
    1:2:3:2: VARREF 0x56456c4ed380 <e52287> {c125} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__stall_decode [RV] <- VAR 0x56456c1dfa90 <e16987> {c125} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__stall_decode VAR
    1:2:3: TRACEINC 0x56456c4ed4a0 <e47211> {c128} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c39ed40 <e36071> {c128} @dt=0x56456bf0a940@(G/w1)  mips_cpu flush_execute_register
    1:2:3:2: VARREF 0x56456c4ed570 <e52288> {c128} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__flush_execute_register [RV] <- VAR 0x56456c1dff10 <e16990> {c128} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__flush_execute_register VAR
    1:2:3: TRACEINC 0x56456c4ed690 <e47213> {c129} @dt=0x56456bf6f8e0@(G/w2) -> TRACEDECL 0x56456c39f250 <e36081> {c129} @dt=0x56456bf6f8e0@(G/w2)  mips_cpu forward_A_execute
    1:2:3:2: VARREF 0x56456c4ed760 <e52289> {c129} @dt=0x56456c4d15e0@(G/wu32/2)  mips_cpu__DOT__forward_A_execute [RV] <- VAR 0x56456c1e0090 <e16412> {c129} @dt=0x56456bf6f8e0@(G/w2)  mips_cpu__DOT__forward_A_execute VAR
    1:2:3: TRACEINC 0x56456c4ed880 <e47215> {c130} @dt=0x56456bf6f8e0@(G/w2) -> TRACEDECL 0x56456c39f700 <e36091> {c130} @dt=0x56456bf6f8e0@(G/w2)  mips_cpu forward_B_execute
    1:2:3:2: VARREF 0x56456c4ed950 <e52290> {c130} @dt=0x56456c4d15e0@(G/wu32/2)  mips_cpu__DOT__forward_B_execute [RV] <- VAR 0x56456c1e0210 <e16991> {c130} @dt=0x56456bf6f8e0@(G/w2)  mips_cpu__DOT__forward_B_execute VAR
    1:2:3: TRACEINC 0x56456c4eda70 <e47217> {g16} @dt=0x56456bf38e40@(G/w6) -> TRACEDECL 0x56456c3adc80 <e36571> {g16} @dt=0x56456bf38e40@(G/w6)  mips_cpu control_unit op
    1:2:3:2: VARREF 0x56456c4edb40 <e52291> {g16} @dt=0x56456c4d16c0@(G/wu32/6)  mips_cpu__DOT__control_unit__DOT__op [RV] <- VAR 0x56456c1f4550 <e17743> {g16} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__control_unit__DOT__op VAR
    1:2:3: TRACEINC 0x56456c4edc60 <e47219> {g18} @dt=0x56456bf38e40@(G/w6) -> TRACEDECL 0x56456c3ae5e0 <e36591> {g18} @dt=0x56456bf38e40@(G/w6)  mips_cpu control_unit funct
    1:2:3:2: VARREF 0x56456c4edd30 <e52292> {g18} @dt=0x56456c4d16c0@(G/wu32/6)  mips_cpu__DOT__control_unit__DOT__funct [RV] <- VAR 0x56456c1f4850 <e17745> {g18} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__control_unit__DOT__funct VAR
    1:2:3: TRACEINC 0x56456c4edf60 <e47221> {e14} @dt=0x56456bf3d380@(G/w5) -> TRACEDECL 0x56456c3c7d20 <e37421> {e14} @dt=0x56456bf3d380@(G/w5)  mips_cpu alu shift_amount
    1:2:3:2: AND 0x56456c50cfa0 <e52307> {e21} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:2:1: CONST 0x56456c50cd50 <e52303> {e21} @dt=0x56456bf2afc0@(G/w32)  32'h1f
    1:2:3:2:2: SHIFTR 0x56456c530840 <e56736#> {e21} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:2:2:1: VARREF 0x56456c4ee100 <e56727#> {e21} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:2:2:2: CONST 0x56456c4ee220 <e56728#> {e21} @dt=0x56456c4d0c00@(G/swu32/5)  5'h6
    1:2:3: TRACEINC 0x56456c4ee500 <e47223> {e15} @dt=0x56456bfbbe90@(G/w64) -> TRACEDECL 0x56456c3c81e0 <e37431> {e15} @dt=0x56456bfbbe90@(G/w64)  mips_cpu alu sign_extened_input_1
    1:2:3:2: OR 0x56456c5311b0 <e56795#> {e22} @dt=0x56456bfbbe90@(G/w64)
    1:2:3:2:1: SHIFTL 0x56456c531010 <e56791#> {e22} @dt=0x56456bfbbe90@(G/w64)
    1:2:3:2:1:1: CCAST 0x56456c530c40 <e56783#> {e22} @dt=0x56456bfbbe90@(G/w64) sz64
    1:2:3:2:1:1:1: NEGATE 0x56456c530b80 <e56770#> {e22} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:2:1:1:1:1: AND 0x56456c50d2b0 <e56759#> {e22} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:2:1:1:1:1:1: CONST 0x56456c50d060 <e52318> {e22} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:3:2:1:1:1:1:2: SHIFTR 0x56456c5309e0 <e56752#> {e22} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:2:1:1:1:1:2:1: VARREF 0x56456c4ee820 <e56743#> {e22} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:2:1:1:1:1:2:2: CONST 0x56456c4ee940 <e56744#> {e22} @dt=0x56456c4d0c00@(G/swu32/5)  5'h1f
    1:2:3:2:1:2: CONST 0x56456c530dc0 <e56784#> {e22} @dt=0x56456bf2afc0@(G/w32)  32'h20
    1:2:3:2:2: CCAST 0x56456c530d00 <e56792#> {e22} @dt=0x56456bfbbe90@(G/w64) sz64
    1:2:3:2:2:1: VARREF 0x56456c4eed90 <e56774#> {e22} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3: TRACEINC 0x56456c4eeeb0 <e47225> {e16} @dt=0x56456bfbbe90@(G/w64) -> TRACEDECL 0x56456c3c86b0 <e37441> {e16} @dt=0x56456bfbbe90@(G/w64)  mips_cpu alu sign_extened_input_2
    1:2:3:2: OR 0x56456c531a40 <e56853#> {e23} @dt=0x56456bfbbe90@(G/w64)
    1:2:3:2:1: SHIFTL 0x56456c5318a0 <e56849#> {e23} @dt=0x56456bfbbe90@(G/w64)
    1:2:3:2:1:1: CCAST 0x56456c5314d0 <e56841#> {e23} @dt=0x56456bfbbe90@(G/w64) sz64
    1:2:3:2:1:1:1: NEGATE 0x56456c531410 <e56828#> {e23} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:2:1:1:1:1: AND 0x56456c50d5c0 <e56817#> {e23} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:2:1:1:1:1:1: CONST 0x56456c50d370 <e52333> {e23} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:3:2:1:1:1:1:2: SHIFTR 0x56456c531270 <e56810#> {e23} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:2:1:1:1:1:2:1: VARREF 0x56456c4ef1d0 <e56801#> {e23} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:2:1:1:1:1:2:2: CONST 0x56456c4ef2f0 <e56802#> {e23} @dt=0x56456c4d0c00@(G/swu32/5)  5'h1f
    1:2:3:2:1:2: CONST 0x56456c531650 <e56842#> {e23} @dt=0x56456bf2afc0@(G/w32)  32'h20
    1:2:3:2:2: CCAST 0x56456c531590 <e56850#> {e23} @dt=0x56456bfbbe90@(G/w64) sz64
    1:2:3:2:2:1: VARREF 0x56456c4ef740 <e56832#> {e23} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3: TRACEINC 0x56456c4ef860 <e47227> {e17} @dt=0x56456bfbbe90@(G/w64) -> TRACEDECL 0x56456c3c8b80 <e37451> {e17} @dt=0x56456bfbbe90@(G/w64)  mips_cpu alu extended_input_1
    1:2:3:2: CCAST 0x56456c531b00 <e56862#> {e24} @dt=0x56456bfbbe90@(G/w64) sz64
    1:2:3:2:1: VARREF 0x56456c4ef9f0 <e56859#> {e24} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x56456c1dcd90 <e16957> {c85} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3: TRACEINC 0x56456c4efb10 <e47229> {e18} @dt=0x56456bfbbe90@(G/w64) -> TRACEDECL 0x56456c3c9050 <e37461> {e18} @dt=0x56456bfbbe90@(G/w64)  mips_cpu alu extended_input_2
    1:2:3:2: CCAST 0x56456c531bc0 <e56871#> {e25} @dt=0x56456bfbbe90@(G/w64) sz64
    1:2:3:2:1: VARREF 0x56456c4efca0 <e56868#> {e25} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x56456c1dcf10 <e16958> {c86} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3: TRACEINC 0x56456c4efdc0 <e47231> {e19} @dt=0x56456bfbbe90@(G/w64) -> TRACEDECL 0x56456c3c9520 <e37471> {e19} @dt=0x56456bfbbe90@(G/w64)  mips_cpu alu ALU_HI_LO_output
    1:2:3:2: VARREF 0x56456c4efe90 <e37468> {e19} @dt=0x56456bfbbe90@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output [RV] <- VAR 0x56456c21f090 <e17217> {e19} @dt=0x56456bfbbe90@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:3: TRACEINC 0x56456c4effb0 <e47233> {i25} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c3dc970 <e38091> {i25} @dt=0x56456bf0a940@(G/w1)  mips_cpu hazard_unit lwstall
    1:2:3:2: VARREF 0x56456c4f0080 <e52338> {i25} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__hazard_unit__DOT__lwstall [RV] <- VAR 0x56456c249ee0 <e17905> {i25} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__lwstall VAR
    1:2:3: TRACEINC 0x56456c4f01a0 <e47235> {i26} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c3dce70 <e38101> {i26} @dt=0x56456bf0a940@(G/w1)  mips_cpu hazard_unit branchstall
    1:2:3:2: VARREF 0x56456c4f0270 <e52339> {i26} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__hazard_unit__DOT__branchstall [RV] <- VAR 0x56456c24a090 <e17906> {i26} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__branchstall VAR
    1:2: CFUNC 0x56456c4f2760 <e48642> {c4}  traceChgThis__3 [STATICU]
    1:2:3: TRACEINC 0x56456c4f0390 <e46673> {c31} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c38afc0 <e35351> {c31} @dt=0x56456bf2afc0@(G/w32)  mips_cpu program_counter_prime
    1:2:3:2: COND 0x56456c4f0460 <e39471> {k13} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:2:1: VARREF 0x56456c4f0520 <e52340> {k13} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__program_counter_source_decode [RV] <- VAR 0x56456c1d70f0 <e16845> {c36} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__program_counter_source_decode VAR
    1:2:3:2:2: ADD 0x56456c4f0640 <e39515> {d7} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:2:2:1: COND 0x56456c516650 <e52991#> {j10} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:2:2:1:1: GTE 0x56456c516590 <e52987> {j10} @dt=0x56456c2fe8d0@(G/nw1)
    1:2:3:2:2:1:1:1: CONST 0x56456c5161d0 <e52983> {j10} @dt=0x56456c128cd0@(G/sw32)  32'h1f
    1:2:3:2:2:1:1:2: CONST 0x56456c516420 <e52984> {j10} @dt=0x56456c128cd0@(G/sw32)  32'sh2
    1:2:3:2:2:1:2: SHIFTL 0x56456c4f0700 <e52988> {j10} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:2:2:1:2:1: VARREF 0x56456c4f07c0 <e18107> {j10} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__sign_imm_decode [RV] <- VAR 0x56456c1dbd10 <e16946> {c70} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__sign_imm_decode VAR
    1:2:3:2:2:1:2:2: CONST 0x56456c4f08e0 <e19272> {j10} @dt=0x56456c128cd0@(G/sw32)  32'sh2
    1:2:3:2:2:1:3: CONST 0x56456c515f80 <e52989> {j10} @dt=0x56456bf2afc0@(G/w32)  32'h0
    1:2:3:2:2:2: VARREF 0x56456c4f0a50 <e17203> {d7} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_plus_four_decode [RV] <- VAR 0x56456c1d82f0 <e16856> {c52} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_plus_four_decode VAR
    1:2:3:2:3: ADD 0x56456c4f0b70 <e38533> {d7} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:2:3:1: CONST 0x56456c4f0c30 <e25859> {c167} @dt=0x56456bf2afc0@(G/w32)  32'hf
    1:2:3:2:3:2: VARREF 0x56456c4f0da0 <e25860> {d7} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_fetch [RV] <- VAR 0x56456c1d6c70 <e16842> {c32} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_fetch VAR
    1:2:3: TRACEINC 0x56456c4f28e0 <e47321> {c44} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c38e140 <e35471> {c44} @dt=0x56456bf0a940@(G/w1)  mips_cpu equal_decode
    1:2:3:2: EQ 0x56456c4f29b0 <e52415> {h8} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:2:1: COND 0x56456c4f2a70 <e39561> {k13} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:2:1:1: AND 0x56456c4f2b30 <e52377> {i53} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:2:1:1:1: AND 0x56456c4f2bf0 <e52375> {i53} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:2:1:1:1:1: NEQ 0x56456c4f2cb0 <e52344> {i53} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:2:1:1:1:1:1: CONST 0x56456c4f2d70 <e52341> {i53} @dt=0x56456c30de80@(G/wu32/5)  5'h0
    1:2:3:2:1:1:1:1:2: AND 0x56456c50d8d0 <e52357> {c56} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:2:1:1:1:1:2:1: CONST 0x56456c50d680 <e52353> {c56} @dt=0x56456bf2afc0@(G/w32)  32'h1f
    1:2:3:2:1:1:1:1:2:2: SHIFTR 0x56456c531c80 <e56886#> {c56} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:2:1:1:1:1:2:2:1: VARREF 0x56456c4f2fb0 <e56877#> {c56} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:2:1:1:1:1:2:2:2: CONST 0x56456c4f30d0 <e56878#> {c56} @dt=0x56456c4d0c00@(G/swu32/5)  5'h15
    1:2:3:2:1:1:1:2: EQ 0x56456c4f33b0 <e52361> {i53} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:2:1:1:1:2:1: AND 0x56456c50dbe0 <e52374> {c56} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:2:1:1:1:2:1:1: CONST 0x56456c50d990 <e52370> {c56} @dt=0x56456bf2afc0@(G/w32)  32'h1f
    1:2:3:2:1:1:1:2:1:2: SHIFTR 0x56456c531e20 <e56902#> {c56} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:2:1:1:1:2:1:2:1: VARREF 0x56456c4f3540 <e56893#> {c56} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:2:1:1:1:2:1:2:2: CONST 0x56456c4f3660 <e56894#> {c56} @dt=0x56456c4d0c00@(G/swu32/5)  5'h15
    1:2:3:2:1:1:1:2:2: VARREF 0x56456c4f3940 <e52360> {i53} @dt=0x56456c30de80@(G/wu32/5)  mips_cpu__DOT__write_register_memory [RV] <- VAR 0x56456c1dde10 <e16968> {c98} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:3:2:1:1:2: VARREF 0x56456c4f3a60 <e52376> {i53} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__register_write_memory [RV] <- VAR 0x56456c1ddc90 <e16967> {c97} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_memory VAR
    1:2:3:2:1:2: VARREF 0x56456c4f3b80 <e18149> {k13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_memory [RV] <- VAR 0x56456c1de410 <e16972> {c104} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_memory VAR
    1:2:3:2:1:3: VARREF 0x56456c4f3ca0 <e18150> {k13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_A_decode [RV] <- VAR 0x56456c1db710 <e16942> {c66} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_A_decode VAR
    1:2:3:2:2: COND 0x56456c4f3dc0 <e39611> {k13} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:2:2:1: AND 0x56456c4f3e80 <e52414> {i54} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:2:2:1:1: AND 0x56456c4f3f40 <e52412> {i54} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:2:2:1:1:1: NEQ 0x56456c4f4000 <e52381> {i54} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:2:2:1:1:1:1: CONST 0x56456c4f40c0 <e52378> {i54} @dt=0x56456c30de80@(G/wu32/5)  5'h0
    1:2:3:2:2:1:1:1:2: AND 0x56456c50def0 <e52394> {c59} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:2:2:1:1:1:2:1: CONST 0x56456c50dca0 <e52390> {c59} @dt=0x56456bf2afc0@(G/w32)  32'h1f
    1:2:3:2:2:1:1:1:2:2: SHIFTR 0x56456c531fc0 <e56918#> {c59} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:2:2:1:1:1:2:2:1: VARREF 0x56456c4f4300 <e56909#> {c59} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:2:2:1:1:1:2:2:2: CONST 0x56456c4f4420 <e56910#> {c59} @dt=0x56456c4d0c00@(G/swu32/5)  5'h10
    1:2:3:2:2:1:1:2: EQ 0x56456c4f4700 <e52398> {i54} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:2:2:1:1:2:1: AND 0x56456c50e200 <e52411> {c59} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:2:2:1:1:2:1:1: CONST 0x56456c50dfb0 <e52407> {c59} @dt=0x56456bf2afc0@(G/w32)  32'h1f
    1:2:3:2:2:1:1:2:1:2: SHIFTR 0x56456c532160 <e56934#> {c59} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:2:2:1:1:2:1:2:1: VARREF 0x56456c4f4890 <e56925#> {c59} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:2:2:1:1:2:1:2:2: CONST 0x56456c4f49b0 <e56926#> {c59} @dt=0x56456c4d0c00@(G/swu32/5)  5'h10
    1:2:3:2:2:1:1:2:2: VARREF 0x56456c4f4c90 <e52397> {i54} @dt=0x56456c30de80@(G/wu32/5)  mips_cpu__DOT__write_register_memory [RV] <- VAR 0x56456c1dde10 <e16968> {c98} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:3:2:2:1:2: VARREF 0x56456c4f4db0 <e52413> {i54} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__register_write_memory [RV] <- VAR 0x56456c1ddc90 <e16967> {c97} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_memory VAR
    1:2:3:2:2:2: VARREF 0x56456c4f4ed0 <e18149> {k13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_memory [RV] <- VAR 0x56456c1de410 <e16972> {c104} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_memory VAR
    1:2:3:2:2:3: VARREF 0x56456c305ff0 <e18150> {k13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_B_decode [RV] <- VAR 0x56456c1db890 <e16943> {c67} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_B_decode VAR
    1:2:3: TRACEINC 0x56456c30dcd0 <e47323> {c68} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c391b00 <e35611> {c68} @dt=0x56456bf2afc0@(G/w32)  mips_cpu register_file_output_A_resolved_decode
    1:2:3:2: COND 0x56456c4e28c0 <e39565> {k13} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:2:1: AND 0x56456c30d780 <e52452> {i53} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:2:1:1: AND 0x56456c4e7690 <e52450> {i53} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:2:1:1:1: NEQ 0x56456c4e7370 <e52419> {i53} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:2:1:1:1:1: CONST 0x56456c4e5520 <e52416> {i53} @dt=0x56456c30de80@(G/wu32/5)  5'h0
    1:2:3:2:1:1:1:2: AND 0x56456c50e510 <e52432> {c56} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:2:1:1:1:2:1: CONST 0x56456c50e2c0 <e52428> {c56} @dt=0x56456bf2afc0@(G/w32)  32'h1f
    1:2:3:2:1:1:1:2:2: SHIFTR 0x56456c532300 <e56950#> {c56} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:2:1:1:1:2:2:1: VARREF 0x56456c305e70 <e56941#> {c56} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:2:1:1:1:2:2:2: CONST 0x56456c4e7fa0 <e56942#> {c56} @dt=0x56456c4d0c00@(G/swu32/5)  5'h15
    1:2:3:2:1:1:2: EQ 0x56456c4e6970 <e52436> {i53} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:2:1:1:2:1: AND 0x56456c50e820 <e52449> {c56} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:2:1:1:2:1:1: CONST 0x56456c50e5d0 <e52445> {c56} @dt=0x56456bf2afc0@(G/w32)  32'h1f
    1:2:3:2:1:1:2:1:2: SHIFTR 0x56456c5324a0 <e56966#> {c56} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:2:1:1:2:1:2:1: VARREF 0x56456c4e6b00 <e56957#> {c56} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:2:1:1:2:1:2:2: CONST 0x56456c4e2090 <e56958#> {c56} @dt=0x56456c4d0c00@(G/swu32/5)  5'h15
    1:2:3:2:1:1:2:2: VARREF 0x56456c30d9a0 <e52435> {i53} @dt=0x56456c30de80@(G/wu32/5)  mips_cpu__DOT__write_register_memory [RV] <- VAR 0x56456c1dde10 <e16968> {c98} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:3:2:1:2: VARREF 0x56456c4e7870 <e52451> {i53} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__register_write_memory [RV] <- VAR 0x56456c1ddc90 <e16967> {c97} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_memory VAR
    1:2:3:2:2: VARREF 0x56456c4e3f40 <e18149> {k13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_memory [RV] <- VAR 0x56456c1de410 <e16972> {c104} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_memory VAR
    1:2:3:2:3: VARREF 0x56456c4e5ca0 <e18150> {k13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_A_decode [RV] <- VAR 0x56456c1db710 <e16942> {c66} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_A_decode VAR
    1:2:3: TRACEINC 0x56456c4e5dc0 <e47325> {c69} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c391f20 <e35621> {c69} @dt=0x56456bf2afc0@(G/w32)  mips_cpu register_file_output_B_resolved_decode
    1:2:3:2: COND 0x56456c4e5e90 <e39615> {k13} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:2:1: AND 0x56456c4e5f50 <e52489> {i54} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:2:1:1: AND 0x56456c4e63d0 <e52487> {i54} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:2:1:1:1: NEQ 0x56456c4e6100 <e52456> {i54} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:2:1:1:1:1: CONST 0x56456c4f4ff0 <e52453> {i54} @dt=0x56456c30de80@(G/wu32/5)  5'h0
    1:2:3:2:1:1:1:2: AND 0x56456c50eb30 <e52469> {c59} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:2:1:1:1:2:1: CONST 0x56456c50e8e0 <e52465> {c59} @dt=0x56456bf2afc0@(G/w32)  32'h1f
    1:2:3:2:1:1:1:2:2: SHIFTR 0x56456c532640 <e56982#> {c59} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:2:1:1:1:2:2:1: VARREF 0x56456c4f5160 <e56973#> {c59} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:2:1:1:1:2:2:2: CONST 0x56456c4f5280 <e56974#> {c59} @dt=0x56456c4d0c00@(G/swu32/5)  5'h10
    1:2:3:2:1:1:2: EQ 0x56456c4e4580 <e52473> {i54} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:2:1:1:2:1: AND 0x56456c50ee40 <e52486> {c59} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:2:1:1:2:1:1: CONST 0x56456c50ebf0 <e52482> {c59} @dt=0x56456bf2afc0@(G/w32)  32'h1f
    1:2:3:2:1:1:2:1:2: SHIFTR 0x56456c5327e0 <e56998#> {c59} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:2:1:1:2:1:2:1: VARREF 0x56456c4f5630 <e56989#> {c59} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:2:1:1:2:1:2:2: CONST 0x56456c4f5750 <e56990#> {c59} @dt=0x56456c4d0c00@(G/swu32/5)  5'h10
    1:2:3:2:1:1:2:2: VARREF 0x56456c4f5a30 <e52472> {i54} @dt=0x56456c30de80@(G/wu32/5)  mips_cpu__DOT__write_register_memory [RV] <- VAR 0x56456c1dde10 <e16968> {c98} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:3:2:1:2: VARREF 0x56456c4f5b50 <e52488> {i54} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__register_write_memory [RV] <- VAR 0x56456c1ddc90 <e16967> {c97} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_memory VAR
    1:2:3:2:2: VARREF 0x56456c4f5c70 <e18149> {k13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_memory [RV] <- VAR 0x56456c1de410 <e16972> {c104} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_memory VAR
    1:2:3:2:3: VARREF 0x56456c4f5d90 <e18150> {k13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_B_decode [RV] <- VAR 0x56456c1db890 <e16943> {c67} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_B_decode VAR
    1:2: CFUNC 0x56456c4f7110 <e48644> {c4}  traceChgThis__4 [STATICU]
    1:2:3: TRACEINC 0x56456c4f5eb0 <e46677> {c36} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c38c040 <e35391> {c36} @dt=0x56456bf0a940@(G/w1)  mips_cpu program_counter_source_decode
    1:2:3:2: VARREF 0x56456c4f5f80 <e52490> {c36} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__program_counter_source_decode [RV] <- VAR 0x56456c1d70f0 <e16845> {c36} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__program_counter_source_decode VAR
    1:2:3: TRACEINC 0x56456c4f73a0 <e47384> {c66} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c3912c0 <e35591> {c66} @dt=0x56456bf2afc0@(G/w32)  mips_cpu register_file_output_A_decode
    1:2:3:2: VARREF 0x56456c4f7470 <e35588> {c66} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_A_decode [RV] <- VAR 0x56456c1db710 <e16942> {c66} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_A_decode VAR
    1:2:3: TRACEINC 0x56456c4f7590 <e47386> {c67} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c3916e0 <e35601> {c67} @dt=0x56456bf2afc0@(G/w32)  mips_cpu register_file_output_B_decode
    1:2:3:2: VARREF 0x56456c4f7660 <e35598> {c67} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_B_decode [RV] <- VAR 0x56456c1db890 <e16943> {c67} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_B_decode VAR
    1:2: CFUNC 0x56456c4f81b0 <e48646> {c4}  traceChgThis__5 [STATICU]
    1:2:3: TRACEINC 0x56456c4f7780 <e46671> {c25} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c38a780 <e35331> {c25} @dt=0x56456bf0a940@(G/w1)  mips_cpu internal_clk
    1:2:3:2: VARREF 0x56456c4f7850 <e52491> {c25} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__internal_clk [RV] <- VAR 0x56456c1d67f0 <e16839> {c25} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__internal_clk [CLK] VAR
    1:2:3: TRACEINC 0x56456c4f8440 <e47418> {n28} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c3a5120 <e36281> {n28} @dt=0x56456bf0a940@(G/w1)  mips_cpu register_file modified_write_clk
    1:2:3:2: AND 0x56456c50f150 <e52506> {n29} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:2:1: CONST 0x56456c50ef00 <e52502> {n29} @dt=0x56456bf2afc0@(G/w32)  32'h1
    1:2:3:2:2: NOT 0x56456c4f8510 <e52503> {n29} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:2:2:1: VARREF 0x56456c4f85d0 <e52492> {n29} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__internal_clk [RV] <- VAR 0x56456c1d67f0 <e16839> {c25} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__internal_clk [CLK] VAR
    1:2: CFUNC 0x56456c4f9120 <e48648> {c4}  traceChgThis__6 [STATICU]
    1:2:3: TRACEINC 0x56456c4f86f0 <e46674> {c32} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c38b3e0 <e35361> {c32} @dt=0x56456bf2afc0@(G/w32)  mips_cpu program_counter_fetch
    1:2:3:2: VARREF 0x56456c4f87c0 <e35358> {c32} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_fetch [RV] <- VAR 0x56456c1d6c70 <e16842> {c32} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_fetch VAR
    1:2:3: TRACEINC 0x56456c4f93b0 <e47450> {c33} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c38b800 <e35371> {c33} @dt=0x56456bf2afc0@(G/w32)  mips_cpu program_counter_plus_four_fetch
    1:2:3:2: ADD 0x56456c4f9480 <e38561> {d7} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:2:1: CONST 0x56456c4f9540 <e25859> {c167} @dt=0x56456bf2afc0@(G/w32)  32'hf
    1:2:3:2:2: VARREF 0x56456c4f96b0 <e25860> {d7} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_fetch [RV] <- VAR 0x56456c1d6c70 <e16842> {c32} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_fetch VAR
    1:2:3: TRACEINC 0x56456c4f97d0 <e47452> {c51} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c38eda0 <e35501> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu instruction_decode
    1:2:3:2: VARREF 0x56456c4f98a0 <e35498> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3: TRACEINC 0x56456c4f99c0 <e47454> {c52} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c38f1c0 <e35511> {c52} @dt=0x56456bf2afc0@(G/w32)  mips_cpu program_counter_plus_four_decode
    1:2:3:2: VARREF 0x56456c4f9a90 <e35508> {c52} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_plus_four_decode [RV] <- VAR 0x56456c1d82f0 <e16856> {c52} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__program_counter_plus_four_decode VAR
    1:2:3: TRACEINC 0x56456c4f9bb0 <e47456> {c54} @dt=0x56456bf3d380@(G/w5) -> TRACEDECL 0x56456c38f5e0 <e35521> {c54} @dt=0x56456bf3d380@(G/w5)  mips_cpu read_address_1
    1:2:3:2: AND 0x56456c50f460 <e52521> {c55} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:2:1: CONST 0x56456c50f210 <e52517> {c55} @dt=0x56456bf2afc0@(G/w32)  32'h1f
    1:2:3:2:2: SHIFTR 0x56456c532980 <e57014#> {c55} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:2:2:1: VARREF 0x56456c4f9d50 <e57005#> {c55} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:2:2:2: CONST 0x56456c4f9e70 <e57006#> {c55} @dt=0x56456c4d0c00@(G/swu32/5)  5'h15
    1:2:3: TRACEINC 0x56456c4fa150 <e47458> {c57} @dt=0x56456bf3d380@(G/w5) -> TRACEDECL 0x56456c38fe20 <e35541> {c57} @dt=0x56456bf3d380@(G/w5)  mips_cpu read_address_2
    1:2:3:2: AND 0x56456c50f770 <e52536> {c58} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:2:1: CONST 0x56456c50f520 <e52532> {c58} @dt=0x56456bf2afc0@(G/w32)  32'h1f
    1:2:3:2:2: SHIFTR 0x56456c532b20 <e57030#> {c58} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:2:2:1: VARREF 0x56456c4fa2f0 <e57021#> {c58} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:2:2:2: CONST 0x56456c4fa410 <e57022#> {c58} @dt=0x56456c4d0c00@(G/swu32/5)  5'h10
    1:2:3: TRACEINC 0x56456c4fa6f0 <e47460> {c60} @dt=0x56456bf3d380@(G/w5) -> TRACEDECL 0x56456c390660 <e35561> {c60} @dt=0x56456bf3d380@(G/w5)  mips_cpu Rd_decode
    1:2:3:2: AND 0x56456c50fa80 <e52551> {c61} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:2:1: CONST 0x56456c50f830 <e52547> {c61} @dt=0x56456bf2afc0@(G/w32)  32'h1f
    1:2:3:2:2: SHIFTR 0x56456c532cc0 <e57046#> {c61} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:2:2:1: VARREF 0x56456c4fa890 <e57037#> {c61} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:2:2:2: CONST 0x56456c4fa9b0 <e57038#> {c61} @dt=0x56456c4d0c00@(G/swu32/5)  5'hb
    1:2:3: TRACEINC 0x56456c4fac90 <e47462> {c62} @dt=0x56456bf455e0@(G/w16) -> TRACEDECL 0x56456c390a80 <e35571> {c62} @dt=0x56456bf455e0@(G/w16)  mips_cpu immediate
    1:2:3:2: AND 0x56456c50fd90 <e52566> {c63} @dt=0x56456c4e6790@(G/wu32/16)
    1:2:3:2:1: CONST 0x56456c50fb40 <e52562> {c63} @dt=0x56456bf2afc0@(G/w32)  32'hffff
    1:2:3:2:2: SHIFTR 0x56456c532e60 <e57062#> {c63} @dt=0x56456c4e6790@(G/wu32/16)
    1:2:3:2:2:1: VARREF 0x56456c4fae30 <e57053#> {c63} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:2:2:2: CONST 0x56456c4faf50 <e57054#> {c63} @dt=0x56456c4d0c00@(G/swu32/5)  5'h0
    1:2:3: TRACEINC 0x56456c4fb230 <e47464> {c73} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c392760 <e35641> {c73} @dt=0x56456bf0a940@(G/w1)  mips_cpu register_destination_execute
    1:2:3:2: VARREF 0x56456c4fb300 <e52567> {c73} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__register_destination_execute [RV] <- VAR 0x56456c1dbe90 <e16947> {c73} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_destination_execute VAR
    1:2:3: TRACEINC 0x56456c4fb420 <e47466> {c74} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c392b80 <e35651> {c74} @dt=0x56456bf0a940@(G/w1)  mips_cpu memory_to_register_execute
    1:2:3:2: VARREF 0x56456c4fb4f0 <e52568> {c74} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__memory_to_register_execute [RV] <- VAR 0x56456c1dc010 <e16948> {c74} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_execute VAR
    1:2:3: TRACEINC 0x56456c4fb610 <e47468> {c75} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c392fa0 <e35661> {c75} @dt=0x56456bf0a940@(G/w1)  mips_cpu memory_write_execute
    1:2:3:2: VARREF 0x56456c4fb6e0 <e52569> {c75} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__memory_write_execute [RV] <- VAR 0x56456c1dc190 <e16949> {c75} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_write_execute VAR
    1:2:3: TRACEINC 0x56456c4fb800 <e47470> {c77} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c3937e0 <e35681> {c77} @dt=0x56456bf0a940@(G/w1)  mips_cpu ALU_src_B_execute
    1:2:3:2: VARREF 0x56456c4fb8d0 <e52570> {c77} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__ALU_src_B_execute [RV] <- VAR 0x56456c1dc490 <e16951> {c77} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__ALU_src_B_execute VAR
    1:2:3: TRACEINC 0x56456c4fb9f0 <e47472> {c78} @dt=0x56456bf38e40@(G/w6) -> TRACEDECL 0x56456c393c00 <e35691> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu ALU_function_execute
    1:2:3:2: VARREF 0x56456c4fbac0 <e52571> {c78} @dt=0x56456c4d16c0@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x56456c1dc610 <e16952> {c78} @dt=0x56456bf38e40@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3: TRACEINC 0x56456c4fbbe0 <e47474> {c79} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c394020 <e35701> {c79} @dt=0x56456bf0a940@(G/w1)  mips_cpu hi_lo_register_write_execute
    1:2:3:2: VARREF 0x56456c4fbcb0 <e52572> {c79} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__hi_lo_register_write_execute [RV] <- VAR 0x56456c1dc790 <e16953> {c79} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hi_lo_register_write_execute VAR
    1:2:3: TRACEINC 0x56456c4fbdd0 <e47476> {c80} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c3944b0 <e35711> {c80} @dt=0x56456bf0a940@(G/w1)  mips_cpu register_write_execute
    1:2:3:2: VARREF 0x56456c4fbea0 <e52573> {c80} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__register_write_execute [RV] <- VAR 0x56456c1dc910 <e16954> {c80} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_execute VAR
    1:2:3: TRACEINC 0x56456c4fbfc0 <e47478> {c83} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c394940 <e35721> {c83} @dt=0x56456bf2afc0@(G/w32)  mips_cpu register_file_output_A_execute
    1:2:3:2: VARREF 0x56456c4fc090 <e35718> {c83} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_A_execute [RV] <- VAR 0x56456c1dca90 <e16955> {c83} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_A_execute VAR
    1:2:3: TRACEINC 0x56456c4fc1b0 <e47480> {c84} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c394e20 <e35731> {c84} @dt=0x56456bf2afc0@(G/w32)  mips_cpu register_file_output_B_execute
    1:2:3:2: VARREF 0x56456c4fc280 <e35728> {c84} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_B_execute [RV] <- VAR 0x56456c1dcc10 <e16956> {c84} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file_output_B_execute VAR
    1:2:3: TRACEINC 0x56456c4fc3a0 <e47482> {c91} @dt=0x56456bf3d380@(G/w5) -> TRACEDECL 0x56456c396f80 <e35801> {c91} @dt=0x56456bf3d380@(G/w5)  mips_cpu Rs_execute
    1:2:3:2: VARREF 0x56456c4fc470 <e52574> {c91} @dt=0x56456c30de80@(G/wu32/5)  mips_cpu__DOT__Rs_execute [RV] <- VAR 0x56456c1dd690 <e16963> {c91} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rs_execute VAR
    1:2:3: TRACEINC 0x56456c4fc590 <e47484> {c92} @dt=0x56456bf3d380@(G/w5) -> TRACEDECL 0x56456c397400 <e35811> {c92} @dt=0x56456bf3d380@(G/w5)  mips_cpu Rt_execute
    1:2:3:2: VARREF 0x56456c4fc660 <e52575> {c92} @dt=0x56456c30de80@(G/wu32/5)  mips_cpu__DOT__Rt_execute [RV] <- VAR 0x56456c1dd810 <e16964> {c92} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rt_execute VAR
    1:2:3: TRACEINC 0x56456c4fc780 <e47486> {c93} @dt=0x56456bf3d380@(G/w5) -> TRACEDECL 0x56456c397880 <e35821> {c93} @dt=0x56456bf3d380@(G/w5)  mips_cpu Rd_execute
    1:2:3:2: VARREF 0x56456c4fc850 <e52576> {c93} @dt=0x56456c30de80@(G/wu32/5)  mips_cpu__DOT__Rd_execute [RV] <- VAR 0x56456c1dd990 <e16965> {c93} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__Rd_execute VAR
    1:2:3: TRACEINC 0x56456c4fc970 <e47488> {c94} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c397d00 <e35831> {c94} @dt=0x56456bf2afc0@(G/w32)  mips_cpu sign_imm_execute
    1:2:3:2: VARREF 0x56456c4fca40 <e35828> {c94} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__sign_imm_execute [RV] <- VAR 0x56456c1ddb10 <e16966> {c94} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__sign_imm_execute VAR
    1:2:3: TRACEINC 0x56456c4fcb60 <e47490> {c97} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c398150 <e35841> {c97} @dt=0x56456bf0a940@(G/w1)  mips_cpu register_write_memory
    1:2:3:2: VARREF 0x56456c4fcc30 <e52577> {c97} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__register_write_memory [RV] <- VAR 0x56456c1ddc90 <e16967> {c97} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_memory VAR
    1:2:3: TRACEINC 0x56456c4fcd50 <e47492> {c98} @dt=0x56456bf3d380@(G/w5) -> TRACEDECL 0x56456c398600 <e35851> {c98} @dt=0x56456bf3d380@(G/w5)  mips_cpu write_register_memory
    1:2:3:2: VARREF 0x56456c4fce20 <e52578> {c98} @dt=0x56456c30de80@(G/wu32/5)  mips_cpu__DOT__write_register_memory [RV] <- VAR 0x56456c1dde10 <e16968> {c98} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:3: TRACEINC 0x56456c4fcf40 <e47494> {c99} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c398a80 <e35861> {c99} @dt=0x56456bf0a940@(G/w1)  mips_cpu memory_to_register_memory
    1:2:3:2: VARREF 0x56456c4fd010 <e52579> {c99} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__memory_to_register_memory [RV] <- VAR 0x56456c1ddf90 <e16969> {c99} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_memory VAR
    1:2:3: TRACEINC 0x56456c4fd130 <e47496> {c100} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c398f60 <e35871> {c100} @dt=0x56456bf0a940@(G/w1)  mips_cpu memory_write_memory
    1:2:3:2: VARREF 0x56456c4fd200 <e52580> {c100} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__memory_write_memory [RV] <- VAR 0x56456c1de110 <e16970> {c100} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_write_memory VAR
    1:2:3: TRACEINC 0x56456c4fd320 <e47498> {c101} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c399440 <e35881> {c101} @dt=0x56456bf0a940@(G/w1)  mips_cpu hi_lo_register_write_memory
    1:2:3:2: VARREF 0x56456c4fd3f0 <e52581> {c101} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__hi_lo_register_write_memory [RV] <- VAR 0x56456c1de290 <e16971> {c101} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hi_lo_register_write_memory VAR
    1:2:3: TRACEINC 0x56456c4fd510 <e47500> {c104} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c3998f0 <e35891> {c104} @dt=0x56456bf2afc0@(G/w32)  mips_cpu ALU_output_memory
    1:2:3:2: VARREF 0x56456c4fd5e0 <e35888> {c104} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_memory [RV] <- VAR 0x56456c1de410 <e16972> {c104} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_memory VAR
    1:2:3: TRACEINC 0x56456c4fd700 <e47502> {c105} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c399dd0 <e35901> {c105} @dt=0x56456bf2afc0@(G/w32)  mips_cpu ALU_HI_output_memory
    1:2:3:2: VARREF 0x56456c4fd7d0 <e35898> {c105} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_HI_output_memory [RV] <- VAR 0x56456c1de590 <e16973> {c105} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_HI_output_memory VAR
    1:2:3: TRACEINC 0x56456c4fd8f0 <e47504> {c106} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c39a280 <e35911> {c106} @dt=0x56456bf2afc0@(G/w32)  mips_cpu ALU_LO_output_memory
    1:2:3:2: VARREF 0x56456c4fd9c0 <e35908> {c106} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_LO_output_memory [RV] <- VAR 0x56456c1de710 <e16974> {c106} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_LO_output_memory VAR
    1:2:3: TRACEINC 0x56456c4fdae0 <e47506> {c108} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c39abe0 <e35931> {c108} @dt=0x56456bf2afc0@(G/w32)  mips_cpu write_data_memory
    1:2:3:2: VARREF 0x56456c4fdbb0 <e35928> {c108} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__write_data_memory [RV] <- VAR 0x56456c1dea10 <e16976> {c108} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__write_data_memory VAR
    1:2:3: TRACEINC 0x56456c4fdcd0 <e47508> {c111} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c39b030 <e35941> {c111} @dt=0x56456bf0a940@(G/w1)  mips_cpu register_write_writeback
    1:2:3:2: VARREF 0x56456c4fdda0 <e52582> {c111} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__register_write_writeback [RV] <- VAR 0x56456c1deb90 <e16977> {c111} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_writeback VAR
    1:2:3: TRACEINC 0x56456c4fdec0 <e47510> {c112} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c39b500 <e35951> {c112} @dt=0x56456bf0a940@(G/w1)  mips_cpu hi_lo_register_write_writeback
    1:2:3:2: VARREF 0x56456c4fdf90 <e52583> {c112} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__hi_lo_register_write_writeback [RV] <- VAR 0x56456c1ded10 <e16978> {c112} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__hi_lo_register_write_writeback VAR
    1:2:3: TRACEINC 0x56456c4fe0b0 <e47512> {c113} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c39b9e0 <e35961> {c113} @dt=0x56456bf0a940@(G/w1)  mips_cpu memory_to_register_writeback
    1:2:3:2: VARREF 0x56456c4fe180 <e52584> {c113} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__memory_to_register_writeback [RV] <- VAR 0x56456c1dee90 <e16979> {c113} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__memory_to_register_writeback VAR
    1:2:3: TRACEINC 0x56456c4fe2a0 <e47514> {c116} @dt=0x56456bf3d380@(G/w5) -> TRACEDECL 0x56456c39bec0 <e35971> {c116} @dt=0x56456bf3d380@(G/w5)  mips_cpu write_register_writeback
    1:2:3:2: VARREF 0x56456c4fe370 <e52585> {c116} @dt=0x56456c30de80@(G/wu32/5)  mips_cpu__DOT__write_register_writeback [RV] <- VAR 0x56456c1df010 <e16980> {c116} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_writeback VAR
    1:2:3: TRACEINC 0x56456c4fe490 <e47516> {c118} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c39c820 <e35991> {c118} @dt=0x56456bf2afc0@(G/w32)  mips_cpu ALU_HI_output_writeback
    1:2:3:2: VARREF 0x56456c4fe560 <e35988> {c118} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_HI_output_writeback [RV] <- VAR 0x56456c1df310 <e16982> {c118} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_HI_output_writeback VAR
    1:2:3: TRACEINC 0x56456c4fe680 <e47518> {c119} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c39ccd0 <e36001> {c119} @dt=0x56456bf2afc0@(G/w32)  mips_cpu ALU_LO_output_writeback
    1:2:3:2: VARREF 0x56456c4fe750 <e35998> {c119} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_LO_output_writeback [RV] <- VAR 0x56456c1df490 <e16983> {c119} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_LO_output_writeback VAR
    1:2:3: TRACEINC 0x56456c4fe870 <e47520> {c120} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c39d1e0 <e36011> {c120} @dt=0x56456bf2afc0@(G/w32)  mips_cpu ALU_output_writeback
    1:2:3:2: VARREF 0x56456c4fe940 <e36008> {c120} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_writeback [RV] <- VAR 0x56456c1df610 <e16984> {c120} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__ALU_output_writeback VAR
    1:2:3: TRACEINC 0x56456c4fea60 <e47522> {c121} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c39d690 <e36021> {c121} @dt=0x56456bf2afc0@(G/w32)  mips_cpu read_data_writeback
    1:2:3:2: VARREF 0x56456c4feb30 <e36018> {c121} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__read_data_writeback [RV] <- VAR 0x56456c1df790 <e16985> {c121} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__read_data_writeback VAR
    1:2:3: TRACEINC 0x56456c4fec50 <e47524> {c126} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c39e440 <e36051> {c126} @dt=0x56456bf0a940@(G/w1)  mips_cpu forward_A_decode
    1:2:3:2: AND 0x56456c4fed20 <e52622> {i53} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:2:1: AND 0x56456c4fede0 <e52620> {i53} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:2:1:1: NEQ 0x56456c4feea0 <e52589> {i53} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:2:1:1:1: CONST 0x56456c4fef60 <e52586> {i53} @dt=0x56456c30de80@(G/wu32/5)  5'h0
    1:2:3:2:1:1:2: AND 0x56456c5100a0 <e52602> {c56} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:2:1:1:2:1: CONST 0x56456c50fe50 <e52598> {c56} @dt=0x56456bf2afc0@(G/w32)  32'h1f
    1:2:3:2:1:1:2:2: SHIFTR 0x56456c533000 <e57078#> {c56} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:2:1:1:2:2:1: VARREF 0x56456c4ff1a0 <e57069#> {c56} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:2:1:1:2:2:2: CONST 0x56456c4ff2c0 <e57070#> {c56} @dt=0x56456c4d0c00@(G/swu32/5)  5'h15
    1:2:3:2:1:2: EQ 0x56456c4ff5a0 <e52606> {i53} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:2:1:2:1: AND 0x56456c5103b0 <e52619> {c56} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:2:1:2:1:1: CONST 0x56456c510160 <e52615> {c56} @dt=0x56456bf2afc0@(G/w32)  32'h1f
    1:2:3:2:1:2:1:2: SHIFTR 0x56456c5331a0 <e57094#> {c56} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:2:1:2:1:2:1: VARREF 0x56456c4ff730 <e57085#> {c56} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:2:1:2:1:2:2: CONST 0x56456c4ff850 <e57086#> {c56} @dt=0x56456c4d0c00@(G/swu32/5)  5'h15
    1:2:3:2:1:2:2: VARREF 0x56456c4ffb30 <e52605> {i53} @dt=0x56456c30de80@(G/wu32/5)  mips_cpu__DOT__write_register_memory [RV] <- VAR 0x56456c1dde10 <e16968> {c98} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:3:2:2: VARREF 0x56456c4ffc50 <e52621> {i53} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__register_write_memory [RV] <- VAR 0x56456c1ddc90 <e16967> {c97} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_memory VAR
    1:2:3: TRACEINC 0x56456c4ffd70 <e47526> {c127} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c39e8f0 <e36061> {c127} @dt=0x56456bf0a940@(G/w1)  mips_cpu forward_B_decode
    1:2:3:2: AND 0x56456c4ffe40 <e52659> {i54} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:2:1: AND 0x56456c4fff00 <e52657> {i54} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:2:1:1: NEQ 0x56456c4fffc0 <e52626> {i54} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:2:1:1:1: CONST 0x56456c500080 <e52623> {i54} @dt=0x56456c30de80@(G/wu32/5)  5'h0
    1:2:3:2:1:1:2: AND 0x56456c5106c0 <e52639> {c59} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:2:1:1:2:1: CONST 0x56456c510470 <e52635> {c59} @dt=0x56456bf2afc0@(G/w32)  32'h1f
    1:2:3:2:1:1:2:2: SHIFTR 0x56456c533340 <e57110#> {c59} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:2:1:1:2:2:1: VARREF 0x56456c5002c0 <e57101#> {c59} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:2:1:1:2:2:2: CONST 0x56456c5003e0 <e57102#> {c59} @dt=0x56456c4d0c00@(G/swu32/5)  5'h10
    1:2:3:2:1:2: EQ 0x56456c5006c0 <e52643> {i54} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:2:1:2:1: AND 0x56456c5109d0 <e52656> {c59} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:2:1:2:1:1: CONST 0x56456c510780 <e52652> {c59} @dt=0x56456bf2afc0@(G/w32)  32'h1f
    1:2:3:2:1:2:1:2: SHIFTR 0x56456c5334e0 <e57126#> {c59} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:2:1:2:1:2:1: VARREF 0x56456c500850 <e57117#> {c59} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:2:1:2:1:2:2: CONST 0x56456c500970 <e57118#> {c59} @dt=0x56456c4d0c00@(G/swu32/5)  5'h10
    1:2:3:2:1:2:2: VARREF 0x56456c500c50 <e52642> {i54} @dt=0x56456c30de80@(G/wu32/5)  mips_cpu__DOT__write_register_memory [RV] <- VAR 0x56456c1dde10 <e16968> {c98} @dt=0x56456bf3d380@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:3:2:2: VARREF 0x56456c500d70 <e52658> {i54} @dt=0x56456c4e7780@(G/wu32/1)  mips_cpu__DOT__register_write_memory [RV] <- VAR 0x56456c1ddc90 <e16967> {c97} @dt=0x56456bf0a940@(G/w1)  mips_cpu__DOT__register_write_memory VAR
    1:2: CFUNC 0x56456c5037c0 <e48650> {c4}  traceChgThis__7 [STATICU]
    1:2:3: TRACEINC 0x56456c5016a0 <e46764> {n14} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c3a4760 <e36261> {n14} @dt=0x56456bf2afc0@(G/w32)  mips_cpu register_file read_data_1_pre_mux
    1:2:3:2: COND 0x56456c501770 <e39449> {n19} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:2:1: NEQ 0x56456c501830 <e52663> {n19} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:2:1:1: CONST 0x56456c5018f0 <e52660> {n19} @dt=0x56456c30de80@(G/wu32/5)  5'h0
    1:2:3:2:1:2: AND 0x56456c510ce0 <e52676> {c55} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:2:1:2:1: CONST 0x56456c510a90 <e52672> {c55} @dt=0x56456bf2afc0@(G/w32)  32'h1f
    1:2:3:2:1:2:2: SHIFTR 0x56456c533680 <e57142#> {c55} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:2:1:2:2:1: VARREF 0x56456c501b30 <e57133#> {c55} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:2:1:2:2:2: CONST 0x56456c501c50 <e57134#> {c55} @dt=0x56456c4d0c00@(G/swu32/5)  5'h15
    1:2:3:2:2: ARRAYSEL 0x56456c501f30 <e18249> {n19} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:2:2:1: VARREF 0x56456c501ff0 <e13078> {n19} @dt=0x56456c05a540@(w32)u[31:0]  mips_cpu__DOT__register_file__DOT__registers [RV] <- VAR 0x56456c1e5ea0 <e13019> {n12} @dt=0x56456c05a540@(w32)u[31:0]  mips_cpu__DOT__register_file__DOT__registers VAR
    1:2:3:2:2:2: AND 0x56456c510ff0 <e52691> {c55} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:2:2:2:1: CONST 0x56456c510da0 <e52687> {c55} @dt=0x56456bf2afc0@(G/w32)  32'h1f
    1:2:3:2:2:2:2: SHIFTR 0x56456c533820 <e57158#> {c55} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:2:2:2:2:1: VARREF 0x56456c5021e0 <e57149#> {c55} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:2:2:2:2:2: CONST 0x56456c502300 <e57150#> {c55} @dt=0x56456c4d0c00@(G/swu32/5)  5'h15
    1:2:3:2:3: CONST 0x56456c5025e0 <e18259> {n19} @dt=0x56456c128cd0@(G/sw32)  32'sh0
    1:2:3: TRACEINC 0x56456c503a50 <e47585> {n15} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c3a4c40 <e36271> {n15} @dt=0x56456bf2afc0@(G/w32)  mips_cpu register_file read_data_2_pre_mux
    1:2:3:2: COND 0x56456c503b20 <e39458> {n20} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:2:1: NEQ 0x56456c503be0 <e52695> {n20} @dt=0x56456c4e7780@(G/wu32/1)
    1:2:3:2:1:1: CONST 0x56456c503ca0 <e52692> {n20} @dt=0x56456c30de80@(G/wu32/5)  5'h0
    1:2:3:2:1:2: AND 0x56456c511300 <e52708> {c58} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:2:1:2:1: CONST 0x56456c5110b0 <e52704> {c58} @dt=0x56456bf2afc0@(G/w32)  32'h1f
    1:2:3:2:1:2:2: SHIFTR 0x56456c5339c0 <e57174#> {c58} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:2:1:2:2:1: VARREF 0x56456c503ee0 <e57165#> {c58} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:2:1:2:2:2: CONST 0x56456c504000 <e57166#> {c58} @dt=0x56456c4d0c00@(G/swu32/5)  5'h10
    1:2:3:2:2: ARRAYSEL 0x56456c5042e0 <e18277> {n20} @dt=0x56456bf2afc0@(G/w32)
    1:2:3:2:2:1: VARREF 0x56456c5043a0 <e13119> {n20} @dt=0x56456c05a540@(w32)u[31:0]  mips_cpu__DOT__register_file__DOT__registers [RV] <- VAR 0x56456c1e5ea0 <e13019> {n12} @dt=0x56456c05a540@(w32)u[31:0]  mips_cpu__DOT__register_file__DOT__registers VAR
    1:2:3:2:2:2: AND 0x56456c511610 <e52723> {c58} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:2:2:2:1: CONST 0x56456c5113c0 <e52719> {c58} @dt=0x56456bf2afc0@(G/w32)  32'h1f
    1:2:3:2:2:2:2: SHIFTR 0x56456c533b60 <e57190#> {c58} @dt=0x56456c30de80@(G/wu32/5)
    1:2:3:2:2:2:2:1: VARREF 0x56456c504590 <e57181#> {c58} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x56456c1d8170 <e16855> {c51} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:2:2:2:2:2: CONST 0x56456c5046b0 <e57182#> {c58} @dt=0x56456c4d0c00@(G/swu32/5)  5'h10
    1:2:3:2:3: CONST 0x56456c504990 <e18287> {n20} @dt=0x56456c128cd0@(G/sw32)  32'sh0
    1:2: CFUNC 0x56456c505530 <e48652> {c4}  traceChgThis__8 [STATICU]
    1:2:3: TRACEINC 0x56456c504b00 <e46761> {n12} @dt=0x56456c05a540@(w32)u[31:0] -> TRACEDECL 0x56456c3a3920 <e36231> {n12} @dt=0x56456c05a540@(w32)u[31:0]  mips_cpu register_file registers
    1:2:3:2: VARREF 0x56456c504bd0 <e36228> {n12} @dt=0x56456c05a540@(w32)u[31:0]  mips_cpu__DOT__register_file__DOT__registers [RV] <- VAR 0x56456c1e5ea0 <e13019> {n12} @dt=0x56456c05a540@(w32)u[31:0]  mips_cpu__DOT__register_file__DOT__registers VAR
    1:2:3: TRACEINC 0x56456c5057c0 <e47617> {n13} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c3a3df0 <e36241> {n13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu register_file HI_reg
    1:2:3:2: VARREF 0x56456c505890 <e36238> {n13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file__DOT__HI_reg [RV] <- VAR 0x56456c1e6020 <e18231> {n13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file__DOT__HI_reg VAR
    1:2:3: TRACEINC 0x56456c5059b0 <e47619> {n13} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c3a42c0 <e36251> {n13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu register_file LO_reg
    1:2:3:2: VARREF 0x56456c505a80 <e36248> {n13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file__DOT__LO_reg [RV] <- VAR 0x56456c1e61a0 <e18232> {n13} @dt=0x56456bf2afc0@(G/w32)  mips_cpu__DOT__register_file__DOT__LO_reg VAR
    1:2: CFUNC 0x56456c505d90 <e48654> {c4}  traceChgThis__9 [STATICU]
    1:2:3: TRACEINC 0x56456c505ba0 <e46647> {c5} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c341be0 <e35092> {c5} @dt=0x56456bf0a940@(G/w1)  clk
    1:2:3:2: VARREF 0x56456c505c70 <e52724> {c5} @dt=0x56456c4e7780@(G/wu32/1)  clk [RV] <- VAR 0x56456c135230 <e19134> {c5} @dt=0x56456bf0a940@(G/w1)  clk [PI] INPUT [CLK] [P] PORT
    1:2:3: TRACEINC 0x56456c506020 <e47626> {c6} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c3420f0 <e35101> {c6} @dt=0x56456bf0a940@(G/w1)  reset
    1:2:3:2: VARREF 0x56456c5060f0 <e52725> {c6} @dt=0x56456c4e7780@(G/wu32/1)  reset [RV] <- VAR 0x56456c1355d0 <e19139> {c6} @dt=0x56456bf0a940@(G/w1)  reset [PI] INPUT [P] PORT
    1:2:3: TRACEINC 0x56456c506210 <e47628> {c7} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c374bb0 <e35111> {c7} @dt=0x56456bf0a940@(G/w1)  active
    1:2:3:2: VARREF 0x56456c5062e0 <e52726> {c7} @dt=0x56456c4e7780@(G/wu32/1)  active [RV] <- VAR 0x56456c135970 <e19145> {c7} @dt=0x56456bf0a940@(G/w1)  active [PO] OUTPUT [P] PORT
    1:2:3: TRACEINC 0x56456c506400 <e47630> {c8} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c374fd0 <e35121> {c8} @dt=0x56456bf2afc0@(G/w32)  register_v0
    1:2:3:2: VARREF 0x56456c5064d0 <e35118> {c8} @dt=0x56456bf2afc0@(G/w32)  register_v0 [RV] <- VAR 0x56456c135d10 <e19151> {c8} @dt=0x56456bf2afc0@(G/w32)  register_v0 [PO] OUTPUT [P] PORT
    1:2:3: TRACEINC 0x56456c5065f0 <e47632> {c11} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c385500 <e35131> {c11} @dt=0x56456bf0a940@(G/w1)  clk_enable
    1:2:3:2: VARREF 0x56456c5066c0 <e52727> {c11} @dt=0x56456c4e7780@(G/wu32/1)  clk_enable [RV] <- VAR 0x56456c1360b0 <e19157> {c11} @dt=0x56456bf0a940@(G/w1)  clk_enable [PI] INPUT [P] PORT
    1:2:3: TRACEINC 0x56456c5067e0 <e47634> {c14} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c385920 <e35141> {c14} @dt=0x56456bf2afc0@(G/w32)  instr_address
    1:2:3:2: VARREF 0x56456c5068b0 <e35138> {c14} @dt=0x56456bf2afc0@(G/w32)  instr_address [RV] <- VAR 0x56456c136450 <e19163> {c14} @dt=0x56456bf2afc0@(G/w32)  instr_address [PO] OUTPUT [P] PORT
    1:2:3: TRACEINC 0x56456c5069d0 <e47636> {c15} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c385d40 <e35151> {c15} @dt=0x56456bf2afc0@(G/w32)  instr_readdata
    1:2:3:2: VARREF 0x56456c506aa0 <e35148> {c15} @dt=0x56456bf2afc0@(G/w32)  instr_readdata [RV] <- VAR 0x56456c1367f0 <e19169> {c15} @dt=0x56456bf2afc0@(G/w32)  instr_readdata [PI] INPUT [P] PORT
    1:2:3: TRACEINC 0x56456c506bc0 <e47638> {c18} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c386160 <e35161> {c18} @dt=0x56456bf2afc0@(G/w32)  data_address
    1:2:3:2: VARREF 0x56456c506c90 <e35158> {c18} @dt=0x56456bf2afc0@(G/w32)  data_address [RV] <- VAR 0x56456c136b90 <e19175> {c18} @dt=0x56456bf2afc0@(G/w32)  data_address [PO] OUTPUT [P] PORT
    1:2:3: TRACEINC 0x56456c506db0 <e47640> {c19} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c386580 <e35171> {c19} @dt=0x56456bf0a940@(G/w1)  data_write
    1:2:3:2: VARREF 0x56456c506e80 <e52728> {c19} @dt=0x56456c4e7780@(G/wu32/1)  data_write [RV] <- VAR 0x56456c136f30 <e19181> {c19} @dt=0x56456bf0a940@(G/w1)  data_write [PO] OUTPUT [P] PORT
    1:2:3: TRACEINC 0x56456c506fa0 <e47642> {c20} @dt=0x56456bf0a940@(G/w1) -> TRACEDECL 0x56456c3869a0 <e35181> {c20} @dt=0x56456bf0a940@(G/w1)  data_read
    1:2:3:2: VARREF 0x56456c507070 <e52729> {c20} @dt=0x56456c4e7780@(G/wu32/1)  data_read [RV] <- VAR 0x56456c1372d0 <e19187> {c20} @dt=0x56456bf0a940@(G/w1)  data_read [PO] OUTPUT [P] PORT
    1:2:3: TRACEINC 0x56456c507190 <e47644> {c21} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c386dc0 <e35191> {c21} @dt=0x56456bf2afc0@(G/w32)  data_writedata
    1:2:3:2: VARREF 0x56456c507260 <e35188> {c21} @dt=0x56456bf2afc0@(G/w32)  data_writedata [RV] <- VAR 0x56456c137670 <e19193> {c21} @dt=0x56456bf2afc0@(G/w32)  data_writedata [PO] OUTPUT [P] PORT
    1:2:3: TRACEINC 0x56456c507380 <e47646> {c22} @dt=0x56456bf2afc0@(G/w32) -> TRACEDECL 0x56456c3871e0 <e35201> {c22} @dt=0x56456bf2afc0@(G/w32)  data_readdata
    1:2:3:2: VARREF 0x56456c507450 <e35198> {c22} @dt=0x56456bf2afc0@(G/w32)  data_readdata [RV] <- VAR 0x56456c137a10 <e19199> {c22} @dt=0x56456bf2afc0@(G/w32)  data_readdata [PI] INPUT [P] PORT
    3: TYPETABLE 0x56456bef75f0 <e2> {a0}
		   logic  -> BASICDTYPE 0x56456c2fe8d0 <e29933> {g25} @dt=this@(G/nw1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x56456c3f49b0 <e43122> {n12} @dt=this@(G/w1)  bit [GENERIC] kwd=bit
		detailed  ->  BASICDTYPE 0x56456bf0a940 <e15608> {c5} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x56456c2fe8d0 <e29933> {g25} @dt=this@(G/nw1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x56456bf6f8e0 <e16411> {c129} @dt=this@(G/w2)  logic [GENERIC] kwd=logic range=[1:0]
		detailed  ->  BASICDTYPE 0x56456c3f90e0 <e43094> {n12} @dt=this@(G/w5)  bit [GENERIC] kwd=bit range=[4:0]
		detailed  ->  BASICDTYPE 0x56456bf3d380 <e15771> {c54} @dt=this@(G/w5)  logic [GENERIC] kwd=logic range=[4:0]
		detailed  ->  BASICDTYPE 0x56456c116e00 <e14136> {g21} @dt=this@(G/sw5)  logic [GENERIC] kwd=logic range=[4:0]
		detailed  ->  BASICDTYPE 0x56456bf38e40 <e15739> {c45} @dt=this@(G/w6)  logic [GENERIC] kwd=logic range=[5:0]
		detailed  ->  BASICDTYPE 0x56456c123640 <e15512> {e68} @dt=this@(G/sw6)  logic [GENERIC] kwd=logic range=[5:0]
		detailed  ->  BASICDTYPE 0x56456bf455e0 <e16046> {c62} @dt=this@(G/w16)  logic [GENERIC] kwd=logic range=[15:0]
		detailed  ->  BASICDTYPE 0x56456c4e7780 <e48840> {c37} @dt=this@(G/wu32/1)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x56456c4d17a0 <e49179> {g25} @dt=this@(G/nwu32/1)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x56456c4d15e0 <e49096> {i31} @dt=this@(G/wu32/2)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x56456c30de80 <e49013> {n19} @dt=this@(G/wu32/5)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x56456c4d0c00 <e48981> {c63} @dt=this@(G/swu32/5)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x56456c4d16c0 <e49141> {g21} @dt=this@(G/wu32/6)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x56456c4de3c0 <e50272> {e68} @dt=this@(G/swu32/6)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x56456c4e6790 <e48964> {o6} @dt=this@(G/wu32/16)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x56456c4e8440 <e46952> {c4} @dt=this@(G/w32)  bit [GENERIC] kwd=bit range=[31:0]
		detailed  ->  BASICDTYPE 0x56456bf2afc0 <e15617> {c8} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x56456c128cd0 <e17034> {c167} @dt=this@(G/sw32)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x56456bfbbe90 <e14557> {e15} @dt=this@(G/w64)  logic [GENERIC] kwd=logic range=[63:0]
		detailed  ->  BASICDTYPE 0x56456c11fd60 <e15106> {e45} @dt=this@(G/sw64)  logic [GENERIC] kwd=logic range=[63:0]
    3:1: UNPACKARRAYDTYPE 0x56456c05a540 <e13027> {n12} @dt=this@(w32)u[31:0] refdt=0x56456bf2afc0(G/w32) [31:0]
    3:1:2: RANGE 0x56456c059f40 <e6472> {n12}
    3:1:2:2: CONST 0x56456c12e590 <e18220> {n12} @dt=0x56456c128cd0@(G/sw32)  32'sh1f
    3:1:2:3: CONST 0x56456c12e7e0 <e18230> {n12} @dt=0x56456c128cd0@(G/sw32)  32'sh0
    3:1: BASICDTYPE 0x56456c116e00 <e14136> {g21} @dt=this@(G/sw5)  logic [GENERIC] kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x56456bfbbe90 <e14557> {e15} @dt=this@(G/w64)  logic [GENERIC] kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x56456c11fd60 <e15106> {e45} @dt=this@(G/sw64)  logic [GENERIC] kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x56456c123640 <e15512> {e68} @dt=this@(G/sw6)  logic [GENERIC] kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x56456bf0a940 <e15608> {c5} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
    3:1: BASICDTYPE 0x56456bf2afc0 <e15617> {c8} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456bf38e40 <e15739> {c45} @dt=this@(G/w6)  logic [GENERIC] kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x56456bf3d380 <e15771> {c54} @dt=this@(G/w5)  logic [GENERIC] kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x56456bf455e0 <e16046> {c62} @dt=this@(G/w16)  logic [GENERIC] kwd=logic range=[15:0]
    3:1: BASICDTYPE 0x56456bf6f8e0 <e16411> {c129} @dt=this@(G/w2)  logic [GENERIC] kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x56456c128cd0 <e17034> {c167} @dt=this@(G/sw32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456c2fe8d0 <e29933> {g25} @dt=this@(G/nw1)  logic [GENERIC] kwd=logic
    3:1: BASICDTYPE 0x56456c3f90e0 <e43094> {n12} @dt=this@(G/w5)  bit [GENERIC] kwd=bit range=[4:0]
    3:1: BASICDTYPE 0x56456c3f49b0 <e43122> {n12} @dt=this@(G/w1)  bit [GENERIC] kwd=bit
    3:1: BASICDTYPE 0x56456c4e8440 <e46952> {c4} @dt=this@(G/w32)  bit [GENERIC] kwd=bit range=[31:0]
    3:1: BASICDTYPE 0x56456c4e7780 <e48840> {c37} @dt=this@(G/wu32/1)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456c4e6790 <e48964> {o6} @dt=this@(G/wu32/16)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456c4d0c00 <e48981> {c63} @dt=this@(G/swu32/5)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456c30de80 <e49013> {n19} @dt=this@(G/wu32/5)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456c4d15e0 <e49096> {i31} @dt=this@(G/wu32/2)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456c4d16c0 <e49141> {g21} @dt=this@(G/wu32/6)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456c4d17a0 <e49179> {g25} @dt=this@(G/nwu32/1)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x56456c4de3c0 <e50272> {e68} @dt=this@(G/swu32/6)  logic [GENERIC] kwd=logic range=[31:0]
