// Seed: 3060169707
module module_0 (
    input uwire id_0,
    input wire id_1,
    input supply1 id_2,
    output uwire id_3,
    input wire id_4
);
  wire id_6;
  wire id_7;
  assign id_3 = -1;
  logic id_8;
endmodule
module module_1 #(
    parameter id_2 = 32'd6
) (
    output tri id_0,
    output wand id_1,
    input tri _id_2,
    input supply0 id_3,
    output wire id_4,
    input tri1 id_5,
    input tri id_6,
    input tri0 id_7,
    input tri id_8,
    output supply1 id_9,
    input tri id_10,
    input wire id_11,
    output uwire id_12,
    output wor id_13
    , id_35,
    output supply1 id_14,
    output tri0 id_15,
    input tri0 id_16,
    input wor id_17,
    input tri id_18[-1 : id_2],
    output wand id_19,
    output wor id_20
    , id_36 = 1,
    output supply0 id_21,
    input wand id_22[-1 : -1],
    input tri id_23
    , id_37,
    input wor id_24,
    output supply0 id_25,
    input wand id_26,
    output supply0 id_27,
    inout tri1 id_28,
    output wire id_29,
    input wor id_30,
    input tri1 id_31,
    inout wand id_32,
    input tri1 id_33
);
  module_0 modCall_1 (
      id_8,
      id_5,
      id_5,
      id_12,
      id_28
  );
  assign modCall_1.id_2 = 0;
endmodule
