-- Elementos de Sistemas
-- developed by Luciano Soares
-- file: ControlUnit.vhd
-- date: 4/4/2017
-- Modificação:
--   - Rafael Corsi : nova versão: adicionado reg S
--
-- Unidade que controla os componentes da CPU

library ieee;
use ieee.std_logic_1164.all;

entity ControlUnit is
    port(
		instruction                 : in STD_LOGIC_VECTOR(17 downto 0);  -- instrução para executar
		zr,ng                       : in STD_LOGIC;                      -- valores zr(se zero) e
                                                                     -- ng (se negativo) da ALU
		muxALUI_A                   : out STD_LOGIC;                     -- mux que seleciona entre
                                                                     -- instrução  e ALU para reg. A
		muxAM                       : out STD_LOGIC;                     -- mux que seleciona entre
                                                                     -- reg. A e Mem. RAM para ALU
		muxAMD_ALU                  : out STD_LOGIC;                     -- mux que seleciona entre reg.
                                                                     -- A  e Mem. RAM para ALU
		muxSD_ALU                   : out STD_LOGIC;                     -- mux que seleciona entre reg. S
		zx, nx, zy, ny, f, no       : out STD_LOGIC;                     -- sinais de controle da ALU
		loadA, loadD, loadS, loadM, loadPC : out STD_LOGIC               -- sinais de load do reg. A,
                                                                     -- reg. D, Mem. RAM e Program Counter
    );
end entity;

architecture arch of ControlUnit is

  signal r0,r1,r2 : std_logic := '0';;
  signal cType    : std_logic := '0';;

begin

  -- Signals
  cType <= instruction(17);
  r0    <= instruction(13);
  r1    <= instruction(14);
  r2    <= cType;

  -- REG & MEM
  loadA   <= instruction(6) or (not cType);
  LoadM   <= instruction(3) and cType;
  loadS   <= instruction(5) and cType;
  loadD   <= instruction(4) and cType;
  loadPC  <= ((instruction(0) and ((not ng) and (not zr))) or (instruction(1) and zr) or (instruction(2) and ng)) and cType;

  -- MUX
  muxALUI_A   <= not cType;
  muxAM       <= r1;
  muxAMD_ALU  <= not r2;
  muxSD_ALU   <= not r0;

  -- ALU
  zx <= instruction(12);
  nx <= instruction(11);
  zy <= instruction(10);
  ny <= instruction(9);
  f  <= instruction(8);
  no <= instruction(7);

end architecture;
