# SUMMARY
- [Project Combine](README.md)
  - [General terminology](terminology.md)
  - [General database structure]()
  - [Bitstream database]()
  - [Speed data]()
  - [FPGA grids and interconnect](fpga.md)
# SiliconBlue FPGAs
- [iCE65 and iCE40](siliconblue/README.md)
  - [Device geometry](siliconblue/geometry.md)
  - [General interconnect](siliconblue/interconnect.md)
  - [Global interconnect](siliconblue/global.md)
  - [Logic block](siliconblue/plb.md)
  - [Input / Output](siliconblue/io/README.md)
    - [I/O Interface](siliconblue/io/ioi.md)
    - [I/O Buffers](siliconblue/io/iob.md)
  - [Block RAM](siliconblue/bram.md)
  - [DSP](siliconblue/dsp.md)
  - [SPRAM](siliconblue/spram.md)
  - [Phase-Locked Loop](siliconblue/pll.md)
  - [SPI controller](siliconblue/spi.md)
  - [I2C controller](siliconblue/i2c.md)
  - [I2C_FIFO controller](siliconblue/i2c_fifo.md)
  - [I2C glitch filter](siliconblue/filter.md)
  - [Internal oscillators](siliconblue/osc.md)
  - [Led drivers](siliconblue/led_drv.md)
  - [Configuration](siliconblue/config.md)
  - [Bitstream format](siliconblue/bitstream.md)
  - [Speed data](siliconblue/speed.md)
# Xilinx FPGAs
- [XC2000](xc2000/README.md)
  - [Device geometry]()
  - [General interconnect](xc2000/interconnect.md)
  - [Logic block](xc2000/clb.md)
  - [Bidirectional buffers](xc2000/bidi.md)
- [XC3000](xc3000/README.md)
  - [Device geometry]()
  - [XC3000 tiles]()
    - [General interconnect](xc3000/xc3000/interconnect.md)
    - [Logic block](xc3000/xc3000/clb.md)
    - [Long line splitters](xc3000/xc3000/splitter.md)
  - [XC3000A tiles]()
    - [General interconnect](xc3000/xc3000a/interconnect.md)
    - [Logic block](xc3000/xc3000a/clb.md)
    - [Long line splitters](xc3000/xc3000a/splitter.md)
- [XC4000](xc4000/README.md)
  - [Device geometry]()
  - [XC4000 tiles]()
    - [General interconnect](xc4000/xc4000/interconnect.md)
    - [Logic block](xc4000/xc4000/clb.md)
    - [Input / Output](xc4000/xc4000/io.md)
    - [Corners](xc4000/xc4000/corner.md)
    - [Long line splitters](xc4000/xc4000/splitter.md)
  - [XC4000A tiles]()
    - [General interconnect](xc4000/xc4000a/interconnect.md)
    - [Logic block](xc4000/xc4000a/clb.md)
    - [Input / Output](xc4000/xc4000a/io.md)
    - [Corners](xc4000/xc4000a/corner.md)
    - [Long line splitters](xc4000/xc4000a/splitter.md)
  - [XC4000H tiles]()
    - [General interconnect](xc4000/xc4000h/interconnect.md)
    - [Logic block](xc4000/xc4000h/clb.md)
    - [Input / Output](xc4000/xc4000h/io.md)
    - [Corners](xc4000/xc4000h/corner.md)
    - [Long line splitters](xc4000/xc4000h/splitter.md)
  - [XC4000E tiles]()
    - [General interconnect](xc4000/xc4000e/interconnect.md)
    - [Logic block](xc4000/xc4000e/clb.md)
    - [Input / Output](xc4000/xc4000e/io.md)
    - [Corners](xc4000/xc4000e/corner.md)
    - [Long line splitters](xc4000/xc4000e/splitter.md)
  - [XC4000EX/XL tiles]()
    - [General interconnect](xc4000/xc4000ex/interconnect.md)
    - [Logic block](xc4000/xc4000ex/clb.md)
    - [Input / Output](xc4000/xc4000ex/io.md)
    - [Corners](xc4000/xc4000ex/corner.md)
    - [Long line splitters](xc4000/xc4000ex/splitter.md)
  - [XC4000XLA tiles]()
    - [General interconnect](xc4000/xc4000xla/interconnect.md)
    - [Logic block](xc4000/xc4000xla/clb.md)
    - [Input / Output](xc4000/xc4000xla/io.md)
    - [Corners](xc4000/xc4000xla/corner.md)
    - [Long line splitters](xc4000/xc4000xla/splitter.md)
  - [XC4000XV tiles]()
    - [General interconnect](xc4000/xc4000xv/interconnect.md)
    - [Logic block](xc4000/xc4000xv/clb.md)
    - [Input / Output](xc4000/xc4000xv/io.md)
    - [Corners](xc4000/xc4000xv/corner.md)
    - [Long line splitters](xc4000/xc4000xv/splitter.md)
  - [Spartan XL tiles]()
    - [General interconnect](xc4000/spartanxl/interconnect.md)
    - [Logic block](xc4000/spartanxl/clb.md)
    - [Input / Output](xc4000/spartanxl/io.md)
    - [Corners](xc4000/spartanxl/corner.md)
    - [Long line splitters](xc4000/spartanxl/splitter.md)
- [XC5200](xc5200/README.md)
  - [Device geometry]()
  - [General interconnect](xc5200/interconnect.md)
  - [Logic block](xc5200/clb.md)
  - [Input / Output](xc5200/io.md)
  - [Corners](xc5200/corner.md)
  - [Long line splitters](xc5200/splitter.md)
- [Virtex](virtex/README.md)
  - [Device geometry]()
  - [General interconnect](virtex/interconnect.md)
  - [Logic block](virtex/clb.md)
  - [Block RAM](virtex/bram.md)
  - [Clock interconnect](virtex/clock.md)
  - [Input / Output](virtex/io/README.md)
    - [I/O Interface](virtex/io/ioi.md)
    - [I/O Buffers (Virtex)](virtex/io/iob-v.md)
    - [I/O Buffers (Virtex E)](virtex/io/iob-ve.md)
  - [Delay-locked loop](virtex/dll.md)
  - [Hard PCI logic](virtex/pcilogic.md)
  - [Corners](virtex/corners/README.md)
    - [South-west](virtex/corners/sw.md)
    - [North-west](virtex/corners/nw.md)
    - [South-east](virtex/corners/se.md)
    - [North-east](virtex/corners/ne.md)
  - [Configuration registers](virtex/config.md)
- [Virtex 2](virtex2/README.md)
  - [Device geometry](virtex2/geometry.md)
  - [General interconnect](virtex2/interconnect/README.md)
    - [Interconnect tiles](virtex2/interconnect/tiles-int.md)
    - [Terminator tiles](virtex2/interconnect/tiles-term.md)
    - [PowerPC hole tiles](virtex2/interconnect/tiles-ppc.md)
    - [Interface tiles](virtex2/interconnect/tiles-intf.md)
  - [Logic block](virtex2/clb.md)
  - [Block RAM](virtex2/bram.md)
  - [Clock interconnect](virtex2/clock/README.md)
    - [Global buffers](virtex2/clock/bufg.md)
    - [Clock row distribution](virtex2/clock/hrow.md)
    - [Clock column buffers](virtex2/clock/hclk.md)
    - [DCM connections](virtex2/clock/dcmconn.md)
  - [Input / Output](virtex2/io/README.md)
    - [I/O Interface](virtex2/io/ioi.md)
    - [I/O Buffers (Virtex 2)](virtex2/io/iob-v2.md)
    - [I/O Buffers (Virtex 2 Pro)](virtex2/io/iob-v2p.md)
  - [Digital Clock Managers](virtex2/dcm.md)
  - [PowerPC 405](virtex2/ppc.md)
  - [Multi-gigabit transceivers (Virtex 2 Pro)](virtex2/gt.md)
  - [Multi-gigabit transceivers (Virtex 2 Pro X)](virtex2/gt10.md)
  - [Hard PCI logic](virtex2/pcilogic.md)
  - [Corners](virtex2/corners/README.md)
    - [South-west](virtex2/corners/sw.md)
    - [North-west](virtex2/corners/nw.md)
    - [South-east](virtex2/corners/se.md)
    - [North-east](virtex2/corners/ne.md)
  - [Bitstream format](virtex2/bitstream.md)
  - [Configuration registers](virtex2/config.md)
- [Spartan 3](spartan3/README.md)
  - [Device geometry](spartan3/geometry.md)
  - [General interconnect](spartan3/interconnect/README.md)
    - [Interconnect tiles](spartan3/interconnect/tiles-int.md)
    - [Horizontal long line splitter tiles](spartan3/interconnect/tiles-llh.md)
    - [Vertical long line splitter tiles](spartan3/interconnect/tiles-llv.md)
    - [Interface tiles](spartan3/interconnect/tiles-intf.md)
  - [Logic block](spartan3/clb.md)
  - [Block RAM](spartan3/bram.md)
  - [DSP](spartan3/dsp.md)
  - [Clock interconnect](spartan3/clock/README.md)
    - [Primary global buffers](spartan3/clock/bufg.md)
    - [Side global buffers](spartan3/clock/bufg-side.md)
    - [Clock quadrant distribution](spartan3/clock/region.md)
    - [Clock column buffers](spartan3/clock/hclk.md)
  - [Input / Output](spartan3/io/README.md)
    - [I/O Interface](spartan3/io/ioi.md)
    - [I/O Buffers (Spartan 3)](spartan3/io/iob-s3.md)
    - [I/O Buffers (Spartan 3E)](spartan3/io/iob-s3e.md)
    - [I/O Buffers (Spartan 3A)](spartan3/io/iob-s3a.md)
  - [Digital Clock Managers (Spartan 3)](spartan3/dcm-s3.md)
  - [Digital Clock Managers (Spartan 3E, 3A)](spartan3/dcm-s3e.md)
  - [Hard PCI logic](spartan3/pcilogicse.md)
  - [Corners](spartan3/corners/README.md)
    - [South-west](spartan3/corners/sw.md)
    - [North-west](spartan3/corners/nw.md)
    - [South-east](spartan3/corners/se.md)
    - [North-east](spartan3/corners/ne.md)
  - [Configuration registers (Spartan 3, 3E)](spartan3/config-s3.md)
  - [Configuration registers (Spartan 3A)](spartan3/config-s3a.md)
- [FPGAcore](fpgacore/README.md)
  - [General interconnect](fpgacore/interconnect.md)
  - [Logic block](fpgacore/clb.md)
  - [Clock interconnect](fpgacore/clock/README.md)
    - [Global buffers](fpgacore/clock/bufg.md)
    - [Clock quadrant distribution](fpgacore/clock/region.md)
    - [Clock column buffers](fpgacore/clock/hclk.md)
  - [Input / Output](fpgacore/io.md)
  - [Corners](fpgacore/corners/README.md)
    - [South-west](fpgacore/corners/sw.md)
    - [North-west](fpgacore/corners/nw.md)
    - [South-east](fpgacore/corners/se.md)
    - [North-east](fpgacore/corners/ne.md)
  - [Configuration registers](fpgacore/config.md)
- [Spartan 6](spartan6/README.md)
  - [Device geometry]()
  - [General interconnect](spartan6/interconnect/README.md)
    - [Interconnect tiles](spartan6/interconnect/tiles-int.md)
    - [Interface tiles](spartan6/interconnect/tiles-intf.md)
  - [Logic block](spartan6/clb.md)
  - [Block RAM](spartan6/bram.md)
  - [DSP](spartan6/dsp.md)
  - [Clock interconnect](spartan6/clock/README.md)
    - [I/O clock buffers](spartan6/clock/bufio.md)
    - [Global buffers](spartan6/clock/bufg.md)
    - [Clock row buffers](spartan6/clock/hrow.md)
    - [Clock column buffers](spartan6/clock/hclk.md)
    - [Clock spine buffers](spartan6/clock/spine.md)
  - [Input / Output](spartan6/io.md)
  - [Hard PCI logic](spartan6/pcilogicse.md)
  - [Memory Controller Block](spartan6/mcb.md)
  - [PCI Express](spartan6/pcie.md)
  - [GTP transceivers](spartan6/gtp.md)
  - [Digital Clock Managers](spartan6/dcm.md)
  - [Phase-Locked Loops](spartan6/pll.md)
  - [Corners](spartan6/corners/README.md)
    - [South-west](spartan6/corners/sw.md)
    - [North-west](spartan6/corners/nw.md)
    - [South-east](spartan6/corners/se.md)
    - [North-east](spartan6/corners/ne.md)
  - [Configuration registers](spartan6/config.md)
- [Virtex 4](virtex4/README.md)
  - [Device geometry](virtex4/geometry.md)
  - [General interconnect](virtex4/interconnect.md)
  - [Logic block](virtex4/clb.md)
  - [Block RAM](virtex4/bram.md)
  - [DSP](virtex4/dsp.md)
  - [Clock interconnect](virtex4/clock/README.md)
    - [Clock row buffers](virtex4/clock/hrow.md)
    - [Clock column buffers](virtex4/clock/hclk.md)
    - [Clock I/O and DCM buffers](virtex4/clock/hclk-io.md)
    - [Clock MGT buffers](virtex4/clock/hclk-mgt.md)
    - [Clock spine multiplexers](virtex4/clock/spine.md)
  - [Input / Output](virtex4/io.md)
  - [Configuration center](virtex4/center.md)
  - [Digital Clock Manager](virtex4/dcm.md)
  - [Clock Companion Module](virtex4/ccm.md)
  - [System monitor](virtex4/sysmon.md)
  - [PowerPC 405 and Ethernet MAC](virtex4/ppc.md)
  - [Multi-gigabit transceivers](virtex4/gt.md)
  - [Configuration registers](virtex4/config.md)
- [Virtex 5](virtex5/README.md)
  - [Device geometry](virtex5/geometry.md)
  - [General interconnect](virtex5/interconnect.md)
  - [Logic block](virtex5/clb.md)
  - [Block RAM](virtex5/bram.md)
  - [DSP](virtex5/dsp.md)
  - [Clock interconnect](virtex5/clock/README.md)
    - [Clock row buffers](virtex5/clock/hrow.md)
    - [Clock column buffers](virtex5/clock/hclk.md)
    - [Clock I/O and CMT buffers](virtex5/clock/hclk-io.md)
    - [Clock MGT buffers](virtex5/clock/hclk-mgt.md)
    - [Clock spine multiplexers](virtex5/clock/spine.md)
  - [Input / Output](virtex5/io.md)
  - [Configuration center](virtex5/center.md)
  - [Clock Management Tile](virtex5/cmt.md)
  - [PowerPC 440](virtex5/ppc.md)
  - [Ethernet MAC](virtex5/emac.md)
  - [PCI Express](virtex5/pcie.md)
  - [GTP transceivers](virtex5/gtp.md)
  - [GTX transceivers](virtex5/gtx.md)
  - [Configuration registers](virtex5/config.md)
- [Virtex 6](virtex6/README.md)
  - [Device geometry](virtex6/geometry.md)
  - [General interconnect](virtex6/interconnect.md)
  - [Logic block](virtex6/clb.md)
  - [Block RAM](virtex6/bram.md)
  - [DSP](virtex6/dsp.md)
  - [Clock interconnect](virtex6/clock/README.md)
    - [Global buffers](virtex6/clock/bufg.md)
    - [Clock column buffers](virtex6/clock/hclk.md)
    - [`PMVIOB`](virtex6/clock/pmviob.md)
  - [Input / Output](virtex6/io.md)
  - [Configuration center](virtex6/center.md)
  - [Clock Management Tile](virtex6/cmt.md)
  - [Ethernet MAC](virtex6/emac.md)
  - [PCI Express](virtex6/pcie.md)
  - [GTX transceivers](virtex6/gtx.md)
  - [GTH transceivers](virtex6/gth.md)
  - [Configuration registers](virtex6/config.md)
- [Virtex 7](virtex7/README.md)
  - [Device geometry](virtex7/geometry.md)
  - [General interconnect](virtex7/interconnect.md)
  - [Logic block](virtex7/clb.md)
  - [Block RAM](virtex7/bram.md)
  - [DSP](virtex7/dsp.md)
  - [Clock interconnect](virtex7/clock/README.md)
    - [Global buffers](virtex7/clock/bufg.md)
    - [Clock row buffers](virtex7/clock/hrow.md)
    - [Clock column buffers](virtex7/clock/hclk.md)
    - [Clock spine buffers](virtex7/clock/spine.md)
  - [Input / Output](virtex7/io.md)
  - [Configuration center](virtex7/center.md)
  - [Clock Management Tile](virtex7/cmt.md)
  - [PCI Express Gen 2](virtex7/pcie.md)
  - [PCI Express Gen 3](virtex7/pcie3.md)
  - [GTP transceivers](virtex7/gtp.md)
  - [GTX transceivers](virtex7/gtx.md)
  - [GTH transceivers](virtex7/gth.md)
  - [GTZ transceivers](virtex7/gtz.md)
  - [Processing system](virtex7/ps.md)
  - [Configuration registers](virtex7/config.md)
- [Ultrascale](ultrascale/README.md)
  - [General interconnect](ultrascale/interconnect.md)
  - [Logic block](ultrascale/clb.md)
  - [Laguna](ultrascale/laguna.md)
  - [Block RAM](ultrascale/bram.md)
  - [DSP](ultrascale/dsp.md)
  - [Clock interconnect](ultrascale/clock/README.md)
    - [Clock column buffers](ultrascale/clock/rclk.md)
    - [Clock vertical nodes](ultrascale/clock/rclk_v.md)
    - [Clock horizontal splitters](ultrascale/clock/rclk_splitter.md)
  - [Input / Output](ultrascale/io/README.md)
    - [HPIO IOB](ultrascale/io/hpio.md)
    - [HRIO IOB](ultrascale/io/hrio.md)
    - [HPIO/HRIO XIPHY](ultrascale/io/xiphy.md)
  - [Configuration center](ultrascale/center.md)
  - [CMAC](ultrascale/cmac.md)
  - [PCI Express](ultrascale/pcie.md)
  - [Interlaken](ultrascale/ilkn.md)
  - [GTH transceivers](ultrascale/gth.md)
  - [GTY transceivers](ultrascale/gty.md)
- [Ultrascale+](ultrascaleplus/README.md)
  - [General interconnect](ultrascaleplus/interconnect.md)
  - [Logic block](ultrascaleplus/clb.md)
  - [Laguna](ultrascaleplus/laguna.md)
  - [Block RAM](ultrascaleplus/bram.md)
  - [Ultra RAM](ultrascaleplus/uram.md)
  - [DSP](ultrascaleplus/dsp.md)
  - [Clock interconnect](ultrascaleplus/clock/README.md)
    - [Clock column buffers](ultrascaleplus/clock/rclk.md)
    - [Clock vertical nodes](ultrascaleplus/clock/rclk_v.md)
    - [Clock horizontal splitters](ultrascaleplus/clock/rclk_splitter.md)
  - [Input / Output](ultrascaleplus/io/README.md)
    - [HPIO IOB](ultrascaleplus/io/hpio.md)
    - [HPIO XIPHY](ultrascaleplus/io/xiphy.md)
    - [HDIO](ultrascaleplus/io/hdio.md)
    - [XP5IO](ultrascaleplus/io/xp5io.md)
    - [Clock Management Tile](ultrascaleplus/io/cmt.md)
  - [Configuration center](ultrascaleplus/center.md)
  - [CMAC](ultrascaleplus/cmac.md)
  - [PCI Express](ultrascaleplus/pcie.md)
  - [Interlaken](ultrascaleplus/ilkn.md)
  - [GTH transceivers](ultrascaleplus/gth.md)
  - [GTY transceivers](ultrascaleplus/gty.md)
  - [GTM transceivers](ultrascaleplus/gtm.md)
  - [GTF transceivers](ultrascaleplus/gtf.md)
  - [Processing system](ultrascaleplus/ps.md)
  - [Video codec unit](ultrascaleplus/vcu.md)
  - [RF ADC](ultrascaleplus/rfadc.md)
  - [RF DAC](ultrascaleplus/rfdac.md)
  - [SDFEC blocks](ultrascaleplus/sdfec.md)
  - [DFE](ultrascaleplus/dfe.md)
  - [HBM memory controller](ultrascaleplus/hbm.md)
- [Versal]()
# Lattice FGPAs
- [SCM](scm/README.md)
  - [General interconnect](scm/interconnect.md)
  - [Logic block](scm/plc.md)
  - [Block RAM](scm/ebr.md)
  - [MACO](scm/maco.md)
  - [Clock interconnect](scm/clock.md)
  - [Input / Output](scm/io.md)
  - [Phase-Locked Loops](scm/pll.md)
  - [SERDES](scm/serdes.md)
  - [Configuration center](scm/config.md)
- [ECP](ecp/README.md)
  - [General interconnect](ecp/interconnect.md)
  - [Logic block](ecp/plc.md)
  - [Block RAM](ecp/ebr.md)
  - [DSP](ecp/dsp.md)
  - [Clock interconnect](ecp/clock.md)
  - [Input / Output](ecp/io.md)
  - [Phase-Locked Loops](ecp/pll.md)
  - [Configuration center](ecp/config.md)
- [XP](xp/README.md)
  - [General interconnect](xp/interconnect.md)
  - [Logic block](xp/plc.md)
  - [Block RAM](xp/ebr.md)
  - [Clock interconnect](xp/clock.md)
  - [Input / Output](xp/io.md)
  - [Phase-Locked Loops](xp/pll.md)
  - [Configuration center](xp/config.md)
- [MachXO](machxo/README.md)
  - [General interconnect](machxo/interconnect.md)
  - [Logic block](machxo/plc.md)
  - [Block RAM](machxo/ebr.md)
  - [Clock interconnect](machxo/clock.md)
  - [Input / Output](machxo/io.md)
  - [Phase-Locked Loops](machxo/pll.md)
  - [Configuration center](machxo/config.md)
- [ECP2](ecp2/README.md)
  - [General interconnect](ecp2/interconnect.md)
  - [Logic block](ecp2/plc.md)
  - [Block RAM](ecp2/ebr.md)
  - [DSP](ecp2/dsp.md)
  - [Clock interconnect](ecp2/clock.md)
  - [Input / Output](ecp2/io.md)
  - [Phase-Locked Loops](ecp2/pll.md)
  - [Configuration center](ecp2/config.md)
- [ECP2M](ecp2m/README.md)
  - [General interconnect](ecp2m/interconnect.md)
  - [Logic block](ecp2m/plc.md)
  - [Block RAM](ecp2m/ebr.md)
  - [DSP](ecp2m/dsp.md)
  - [Clock interconnect](ecp2m/clock.md)
  - [Input / Output](ecp2m/io.md)
  - [Phase-Locked Loops](ecp2m/pll.md)
  - [SERDES](ecp2m/serdes.md)
  - [Configuration center](ecp2m/config.md)
- [XP2](xp2/README.md)
  - [General interconnect](xp2/interconnect.md)
  - [Logic block](xp2/plc.md)
  - [Block RAM](xp2/ebr.md)
  - [DSP](xp2/dsp.md)
  - [Clock interconnect](xp2/clock.md)
  - [Input / Output](xp2/io.md)
  - [Phase-Locked Loops](xp2/pll.md)
  - [Configuration center](xp2/config.md)
- [ECP3](ecp3/README.md)
  - [General interconnect](ecp3/interconnect.md)
  - [Logic block](ecp3/plc.md)
  - [Block RAM](ecp3/ebr.md)
  - [DSP](ecp3/dsp.md)
  - [Clock interconnect](ecp3/clock.md)
  - [Input / Output](ecp3/io.md)
  - [Phase-Locked Loops](ecp3/pll.md)
  - [SERDES](ecp3/serdes.md)
  - [Configuration center](ecp3/config.md)
- [MachXO2](machxo2/README.md)
  - [General interconnect](machxo2/interconnect.md)
  - [Logic block](machxo2/plc.md)
  - [Block RAM](machxo2/ebr.md)
  - [Clock interconnect](machxo2/clock.md)
  - [Input / Output](machxo2/io.md)
  - [Phase-Locked Loops](machxo2/pll.md)
  - [Configuration center](machxo2/config.md)
- [ECP4](ecp4/README.md)
  - [General interconnect](ecp4/interconnect.md)
  - [Logic block](ecp4/plc.md)
  - [Block RAM](ecp4/ebr.md)
  - [DSP](ecp4/dsp.md)
  - [Clock interconnect](ecp4/clock.md)
  - [Input / Output](ecp4/io.md)
  - [Phase-Locked Loops](ecp4/pll.md)
  - [SERDES](ecp4/serdes.md)
  - [Configuration center](ecp4/config.md)
- [ECP5](ecp5/README.md)
  - [General interconnect](ecp5/interconnect.md)
  - [Logic block](ecp5/plc.md)
  - [Block RAM](ecp5/ebr.md)
  - [DSP](ecp5/dsp.md)
  - [Clock interconnect](ecp5/clock.md)
  - [Input / Output](ecp5/io.md)
  - [Phase-Locked Loops](ecp5/pll.md)
  - [SERDES](ecp5/serdes.md)
  - [Configuration center](ecp5/config.md)
- [Crosslink](crosslink/README.md)
  - [General interconnect](crosslink/interconnect.md)
  - [Logic block](crosslink/plc.md)
  - [Block RAM](crosslink/ebr.md)
  - [Clock interconnect](crosslink/clock.md)
  - [Input / Output](crosslink/io.md)
  - [Phase-Locked Loops](crosslink/pll.md)
  - [MIPI D-PHY](crosslink/mipi.md)
  - [I2C](crosslink/i2c.md)
  - [Configuration center](crosslink/config.md)
# Xilinx CPLDs
- [XC9500](xc9500/README.md)
  - [Device structure](xc9500/structure.md)
  - [Bitstream (XC9500)](xc9500/bitstream-xc9500.md)
  - [Bitstream (XC9500XL)](xc9500/bitstream-xc9500xl.md)
  - [Database](xc9500/database.md)
  - [JTAG](xc9500/jtag.md)
  - [Devices](xc9500/devices/README.md)
- [XPLA3](xpla3/README.md)
  - [Device structure](xpla3/structure.md)
  - [Bitstream](xpla3/bitstream.md)
  - [Database](xpla3/database.md)
  - [JTAG](xpla3/jtag.md)
  - [Devices](xpla3/devices/README.md)
- [Coolrunner II](coolrunner2/README.md)
  - [Device structure](coolrunner2/structure.md)
  - [Bitstream](coolrunner2/bitstream.md)
  - [Database](coolrunner2/database.md)
  - [JTAG](coolrunner2/jtag.md)
  - [Devices](coolrunner2/devices/README.md)
# Programmers
- [Digilent Adept](digilent/README.md)
  - [DMGT (board management)](digilent/dmgt.md)
  - [DJTG (JTAG controller)](digilent/djtg.md)
  - [DPIO (GPIO)](digilent/dpio.md)
  - [DEPP (EPP parallel port)](digilent/depp.md)
  - [DSTM (FX2 stream protocol)](digilent/dstm.md)
  - [DSPI (SPI controller)](digilent/dspi.md)
  - [DTWI (I2C controller)](digilent/dtwi.md)
  - [DACI (UART)](digilent/daci.md)
  - [Device list](digilent/devices.md)
