

================================================================
== Vivado HLS Report for 'read_data'
================================================================
* Date:           Fri Jul 20 11:59:06 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        dct_hls
* Solution:       solution4
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      0.00|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    0|    0|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

 <State 1> : 0.00ns
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%input_15_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %input_15_read)"
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%input_14_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %input_14_read)"
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%input_13_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %input_13_read)"
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%input_12_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %input_12_read)"
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%input_11_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %input_11_read)"
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%input_10_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %input_10_read)"
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%input_9_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %input_9_read)"
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%input_8_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %input_8_read)"
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%input_7_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %input_7_read)"
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%input_6_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %input_6_read)"
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%input_5_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %input_5_read)"
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%input_4_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %input_4_read)"
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%input_3_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %input_3_read)"
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%input_2_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %input_2_read)"
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%input_1_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %input_1_read)"
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%input_0_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %input_0_read)"
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [dct_hls/dct.cpp:96]
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%buf_0_0_write_assi = zext i8 %input_0_read_1 to i16" [dct_hls/dct.cpp:102]
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%buf_0_1_write_assi = zext i8 %input_1_read_1 to i16" [dct_hls/dct.cpp:102]
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%buf_0_2_write_assi = zext i8 %input_2_read_1 to i16" [dct_hls/dct.cpp:102]
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%buf_0_3_write_assi = zext i8 %input_3_read_1 to i16" [dct_hls/dct.cpp:102]
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%buf_1_0_write_assi = zext i8 %input_4_read_1 to i16" [dct_hls/dct.cpp:102]
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%buf_1_1_write_assi = zext i8 %input_5_read_1 to i16" [dct_hls/dct.cpp:102]
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%buf_1_2_write_assi = zext i8 %input_6_read_1 to i16" [dct_hls/dct.cpp:102]
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%buf_1_3_write_assi = zext i8 %input_7_read_1 to i16" [dct_hls/dct.cpp:102]
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%buf_2_0_write_assi = zext i8 %input_8_read_1 to i16" [dct_hls/dct.cpp:102]
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%buf_2_1_write_assi = zext i8 %input_9_read_1 to i16" [dct_hls/dct.cpp:102]
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%buf_2_2_write_assi = zext i8 %input_10_read_1 to i16" [dct_hls/dct.cpp:102]
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%buf_2_3_write_assi = zext i8 %input_11_read_1 to i16" [dct_hls/dct.cpp:102]
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%buf_3_0_write_assi = zext i8 %input_12_read_1 to i16" [dct_hls/dct.cpp:102]
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%buf_3_1_write_assi = zext i8 %input_13_read_1 to i16" [dct_hls/dct.cpp:102]
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%buf_3_2_write_assi = zext i8 %input_14_read_1 to i16" [dct_hls/dct.cpp:102]
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%buf_3_3_write_assi = zext i8 %input_15_read_1 to i16" [dct_hls/dct.cpp:102]
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } undef, i16 %buf_0_0_write_assi, 0" [dct_hls/dct.cpp:104]
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv, i16 %buf_0_1_write_assi, 1" [dct_hls/dct.cpp:104]
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_1, i16 %buf_0_2_write_assi, 2" [dct_hls/dct.cpp:104]
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_2, i16 %buf_0_3_write_assi, 3" [dct_hls/dct.cpp:104]
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_3, i16 %buf_1_0_write_assi, 4" [dct_hls/dct.cpp:104]
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_4, i16 %buf_1_1_write_assi, 5" [dct_hls/dct.cpp:104]
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_5, i16 %buf_1_2_write_assi, 6" [dct_hls/dct.cpp:104]
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_6, i16 %buf_1_3_write_assi, 7" [dct_hls/dct.cpp:104]
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_7, i16 %buf_2_0_write_assi, 8" [dct_hls/dct.cpp:104]
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_8, i16 %buf_2_1_write_assi, 9" [dct_hls/dct.cpp:104]
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_9, i16 %buf_2_2_write_assi, 10" [dct_hls/dct.cpp:104]
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_10, i16 %buf_2_3_write_assi, 11" [dct_hls/dct.cpp:104]
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%mrv_12 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_11, i16 %buf_3_0_write_assi, 12" [dct_hls/dct.cpp:104]
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%mrv_13 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_12, i16 %buf_3_1_write_assi, 13" [dct_hls/dct.cpp:104]
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%mrv_14 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_13, i16 %buf_3_2_write_assi, 14" [dct_hls/dct.cpp:104]
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%mrv_s = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_14, i16 %buf_3_3_write_assi, 15" [dct_hls/dct.cpp:104]
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "ret { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_s" [dct_hls/dct.cpp:104]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
