// Seed: 1507626211
module module_0 (
    output tri0 id_0,
    output tri0 id_1
);
  generate
    for (id_3 = 1; 1 & id_3; id_1 = id_3) begin
      wire id_4;
      assign id_4 = 1;
    end
  endgenerate
  module_2(
      id_3, id_3
  );
endmodule
module module_1 (
    output tri1 id_0,
    input supply0 id_1,
    input supply0 id_2,
    output supply1 id_3,
    input uwire id_4,
    output tri0 id_5,
    output tri0 id_6,
    output tri0 id_7
);
  assign id_7 = 1;
  module_0(
      id_7, id_5
  );
endmodule
module module_2 (
    input supply0 id_0,
    input supply1 id_1
);
  wire id_3;
  wor  id_4 = 1;
endmodule
