
Lab5.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b194  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001000  0800b328  0800b328  0001b328  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c328  0800c328  000201f0  2**0
                  CONTENTS
  4 .ARM          00000008  0800c328  0800c328  0001c328  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c330  0800c330  000201f0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c330  0800c330  0001c330  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c334  0800c334  0001c334  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f0  20000000  0800c338  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201f0  2**0
                  CONTENTS
 10 .bss          00000a68  200001f0  200001f0  000201f0  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000c58  20000c58  000201f0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201f0  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  00020220  2**0
                  CONTENTS, READONLY
 14 .debug_info   00013b44  00000000  00000000  00020263  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00002b05  00000000  00000000  00033da7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001288  00000000  00000000  000368b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000ea1  00000000  00000000  00037b38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0002439d  00000000  00000000  000389d9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00016c93  00000000  00000000  0005cd76  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000dd232  00000000  00000000  00073a09  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  0000612c  00000000  00000000  00150c3c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000064  00000000  00000000  00156d68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001f0 	.word	0x200001f0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800b30c 	.word	0x0800b30c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001f4 	.word	0x200001f4
 80001cc:	0800b30c 	.word	0x0800b30c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_uldivmod>:
 8000c48:	b953      	cbnz	r3, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4a:	b94a      	cbnz	r2, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bf08      	it	eq
 8000c50:	2800      	cmpeq	r0, #0
 8000c52:	bf1c      	itt	ne
 8000c54:	f04f 31ff 	movne.w	r1, #4294967295
 8000c58:	f04f 30ff 	movne.w	r0, #4294967295
 8000c5c:	f000 b970 	b.w	8000f40 <__aeabi_idiv0>
 8000c60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c68:	f000 f806 	bl	8000c78 <__udivmoddi4>
 8000c6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c74:	b004      	add	sp, #16
 8000c76:	4770      	bx	lr

08000c78 <__udivmoddi4>:
 8000c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c7c:	9e08      	ldr	r6, [sp, #32]
 8000c7e:	460d      	mov	r5, r1
 8000c80:	4604      	mov	r4, r0
 8000c82:	460f      	mov	r7, r1
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	d14a      	bne.n	8000d1e <__udivmoddi4+0xa6>
 8000c88:	428a      	cmp	r2, r1
 8000c8a:	4694      	mov	ip, r2
 8000c8c:	d965      	bls.n	8000d5a <__udivmoddi4+0xe2>
 8000c8e:	fab2 f382 	clz	r3, r2
 8000c92:	b143      	cbz	r3, 8000ca6 <__udivmoddi4+0x2e>
 8000c94:	fa02 fc03 	lsl.w	ip, r2, r3
 8000c98:	f1c3 0220 	rsb	r2, r3, #32
 8000c9c:	409f      	lsls	r7, r3
 8000c9e:	fa20 f202 	lsr.w	r2, r0, r2
 8000ca2:	4317      	orrs	r7, r2
 8000ca4:	409c      	lsls	r4, r3
 8000ca6:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000caa:	fa1f f58c 	uxth.w	r5, ip
 8000cae:	fbb7 f1fe 	udiv	r1, r7, lr
 8000cb2:	0c22      	lsrs	r2, r4, #16
 8000cb4:	fb0e 7711 	mls	r7, lr, r1, r7
 8000cb8:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000cbc:	fb01 f005 	mul.w	r0, r1, r5
 8000cc0:	4290      	cmp	r0, r2
 8000cc2:	d90a      	bls.n	8000cda <__udivmoddi4+0x62>
 8000cc4:	eb1c 0202 	adds.w	r2, ip, r2
 8000cc8:	f101 37ff 	add.w	r7, r1, #4294967295
 8000ccc:	f080 811c 	bcs.w	8000f08 <__udivmoddi4+0x290>
 8000cd0:	4290      	cmp	r0, r2
 8000cd2:	f240 8119 	bls.w	8000f08 <__udivmoddi4+0x290>
 8000cd6:	3902      	subs	r1, #2
 8000cd8:	4462      	add	r2, ip
 8000cda:	1a12      	subs	r2, r2, r0
 8000cdc:	b2a4      	uxth	r4, r4
 8000cde:	fbb2 f0fe 	udiv	r0, r2, lr
 8000ce2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000ce6:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000cea:	fb00 f505 	mul.w	r5, r0, r5
 8000cee:	42a5      	cmp	r5, r4
 8000cf0:	d90a      	bls.n	8000d08 <__udivmoddi4+0x90>
 8000cf2:	eb1c 0404 	adds.w	r4, ip, r4
 8000cf6:	f100 32ff 	add.w	r2, r0, #4294967295
 8000cfa:	f080 8107 	bcs.w	8000f0c <__udivmoddi4+0x294>
 8000cfe:	42a5      	cmp	r5, r4
 8000d00:	f240 8104 	bls.w	8000f0c <__udivmoddi4+0x294>
 8000d04:	4464      	add	r4, ip
 8000d06:	3802      	subs	r0, #2
 8000d08:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d0c:	1b64      	subs	r4, r4, r5
 8000d0e:	2100      	movs	r1, #0
 8000d10:	b11e      	cbz	r6, 8000d1a <__udivmoddi4+0xa2>
 8000d12:	40dc      	lsrs	r4, r3
 8000d14:	2300      	movs	r3, #0
 8000d16:	e9c6 4300 	strd	r4, r3, [r6]
 8000d1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d1e:	428b      	cmp	r3, r1
 8000d20:	d908      	bls.n	8000d34 <__udivmoddi4+0xbc>
 8000d22:	2e00      	cmp	r6, #0
 8000d24:	f000 80ed 	beq.w	8000f02 <__udivmoddi4+0x28a>
 8000d28:	2100      	movs	r1, #0
 8000d2a:	e9c6 0500 	strd	r0, r5, [r6]
 8000d2e:	4608      	mov	r0, r1
 8000d30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d34:	fab3 f183 	clz	r1, r3
 8000d38:	2900      	cmp	r1, #0
 8000d3a:	d149      	bne.n	8000dd0 <__udivmoddi4+0x158>
 8000d3c:	42ab      	cmp	r3, r5
 8000d3e:	d302      	bcc.n	8000d46 <__udivmoddi4+0xce>
 8000d40:	4282      	cmp	r2, r0
 8000d42:	f200 80f8 	bhi.w	8000f36 <__udivmoddi4+0x2be>
 8000d46:	1a84      	subs	r4, r0, r2
 8000d48:	eb65 0203 	sbc.w	r2, r5, r3
 8000d4c:	2001      	movs	r0, #1
 8000d4e:	4617      	mov	r7, r2
 8000d50:	2e00      	cmp	r6, #0
 8000d52:	d0e2      	beq.n	8000d1a <__udivmoddi4+0xa2>
 8000d54:	e9c6 4700 	strd	r4, r7, [r6]
 8000d58:	e7df      	b.n	8000d1a <__udivmoddi4+0xa2>
 8000d5a:	b902      	cbnz	r2, 8000d5e <__udivmoddi4+0xe6>
 8000d5c:	deff      	udf	#255	; 0xff
 8000d5e:	fab2 f382 	clz	r3, r2
 8000d62:	2b00      	cmp	r3, #0
 8000d64:	f040 8090 	bne.w	8000e88 <__udivmoddi4+0x210>
 8000d68:	1a8a      	subs	r2, r1, r2
 8000d6a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d6e:	fa1f fe8c 	uxth.w	lr, ip
 8000d72:	2101      	movs	r1, #1
 8000d74:	fbb2 f5f7 	udiv	r5, r2, r7
 8000d78:	fb07 2015 	mls	r0, r7, r5, r2
 8000d7c:	0c22      	lsrs	r2, r4, #16
 8000d7e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000d82:	fb0e f005 	mul.w	r0, lr, r5
 8000d86:	4290      	cmp	r0, r2
 8000d88:	d908      	bls.n	8000d9c <__udivmoddi4+0x124>
 8000d8a:	eb1c 0202 	adds.w	r2, ip, r2
 8000d8e:	f105 38ff 	add.w	r8, r5, #4294967295
 8000d92:	d202      	bcs.n	8000d9a <__udivmoddi4+0x122>
 8000d94:	4290      	cmp	r0, r2
 8000d96:	f200 80cb 	bhi.w	8000f30 <__udivmoddi4+0x2b8>
 8000d9a:	4645      	mov	r5, r8
 8000d9c:	1a12      	subs	r2, r2, r0
 8000d9e:	b2a4      	uxth	r4, r4
 8000da0:	fbb2 f0f7 	udiv	r0, r2, r7
 8000da4:	fb07 2210 	mls	r2, r7, r0, r2
 8000da8:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000dac:	fb0e fe00 	mul.w	lr, lr, r0
 8000db0:	45a6      	cmp	lr, r4
 8000db2:	d908      	bls.n	8000dc6 <__udivmoddi4+0x14e>
 8000db4:	eb1c 0404 	adds.w	r4, ip, r4
 8000db8:	f100 32ff 	add.w	r2, r0, #4294967295
 8000dbc:	d202      	bcs.n	8000dc4 <__udivmoddi4+0x14c>
 8000dbe:	45a6      	cmp	lr, r4
 8000dc0:	f200 80bb 	bhi.w	8000f3a <__udivmoddi4+0x2c2>
 8000dc4:	4610      	mov	r0, r2
 8000dc6:	eba4 040e 	sub.w	r4, r4, lr
 8000dca:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000dce:	e79f      	b.n	8000d10 <__udivmoddi4+0x98>
 8000dd0:	f1c1 0720 	rsb	r7, r1, #32
 8000dd4:	408b      	lsls	r3, r1
 8000dd6:	fa22 fc07 	lsr.w	ip, r2, r7
 8000dda:	ea4c 0c03 	orr.w	ip, ip, r3
 8000dde:	fa05 f401 	lsl.w	r4, r5, r1
 8000de2:	fa20 f307 	lsr.w	r3, r0, r7
 8000de6:	40fd      	lsrs	r5, r7
 8000de8:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000dec:	4323      	orrs	r3, r4
 8000dee:	fbb5 f8f9 	udiv	r8, r5, r9
 8000df2:	fa1f fe8c 	uxth.w	lr, ip
 8000df6:	fb09 5518 	mls	r5, r9, r8, r5
 8000dfa:	0c1c      	lsrs	r4, r3, #16
 8000dfc:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000e00:	fb08 f50e 	mul.w	r5, r8, lr
 8000e04:	42a5      	cmp	r5, r4
 8000e06:	fa02 f201 	lsl.w	r2, r2, r1
 8000e0a:	fa00 f001 	lsl.w	r0, r0, r1
 8000e0e:	d90b      	bls.n	8000e28 <__udivmoddi4+0x1b0>
 8000e10:	eb1c 0404 	adds.w	r4, ip, r4
 8000e14:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e18:	f080 8088 	bcs.w	8000f2c <__udivmoddi4+0x2b4>
 8000e1c:	42a5      	cmp	r5, r4
 8000e1e:	f240 8085 	bls.w	8000f2c <__udivmoddi4+0x2b4>
 8000e22:	f1a8 0802 	sub.w	r8, r8, #2
 8000e26:	4464      	add	r4, ip
 8000e28:	1b64      	subs	r4, r4, r5
 8000e2a:	b29d      	uxth	r5, r3
 8000e2c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e30:	fb09 4413 	mls	r4, r9, r3, r4
 8000e34:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000e38:	fb03 fe0e 	mul.w	lr, r3, lr
 8000e3c:	45a6      	cmp	lr, r4
 8000e3e:	d908      	bls.n	8000e52 <__udivmoddi4+0x1da>
 8000e40:	eb1c 0404 	adds.w	r4, ip, r4
 8000e44:	f103 35ff 	add.w	r5, r3, #4294967295
 8000e48:	d26c      	bcs.n	8000f24 <__udivmoddi4+0x2ac>
 8000e4a:	45a6      	cmp	lr, r4
 8000e4c:	d96a      	bls.n	8000f24 <__udivmoddi4+0x2ac>
 8000e4e:	3b02      	subs	r3, #2
 8000e50:	4464      	add	r4, ip
 8000e52:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000e56:	fba3 9502 	umull	r9, r5, r3, r2
 8000e5a:	eba4 040e 	sub.w	r4, r4, lr
 8000e5e:	42ac      	cmp	r4, r5
 8000e60:	46c8      	mov	r8, r9
 8000e62:	46ae      	mov	lr, r5
 8000e64:	d356      	bcc.n	8000f14 <__udivmoddi4+0x29c>
 8000e66:	d053      	beq.n	8000f10 <__udivmoddi4+0x298>
 8000e68:	b156      	cbz	r6, 8000e80 <__udivmoddi4+0x208>
 8000e6a:	ebb0 0208 	subs.w	r2, r0, r8
 8000e6e:	eb64 040e 	sbc.w	r4, r4, lr
 8000e72:	fa04 f707 	lsl.w	r7, r4, r7
 8000e76:	40ca      	lsrs	r2, r1
 8000e78:	40cc      	lsrs	r4, r1
 8000e7a:	4317      	orrs	r7, r2
 8000e7c:	e9c6 7400 	strd	r7, r4, [r6]
 8000e80:	4618      	mov	r0, r3
 8000e82:	2100      	movs	r1, #0
 8000e84:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e88:	f1c3 0120 	rsb	r1, r3, #32
 8000e8c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000e90:	fa20 f201 	lsr.w	r2, r0, r1
 8000e94:	fa25 f101 	lsr.w	r1, r5, r1
 8000e98:	409d      	lsls	r5, r3
 8000e9a:	432a      	orrs	r2, r5
 8000e9c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ea0:	fa1f fe8c 	uxth.w	lr, ip
 8000ea4:	fbb1 f0f7 	udiv	r0, r1, r7
 8000ea8:	fb07 1510 	mls	r5, r7, r0, r1
 8000eac:	0c11      	lsrs	r1, r2, #16
 8000eae:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000eb2:	fb00 f50e 	mul.w	r5, r0, lr
 8000eb6:	428d      	cmp	r5, r1
 8000eb8:	fa04 f403 	lsl.w	r4, r4, r3
 8000ebc:	d908      	bls.n	8000ed0 <__udivmoddi4+0x258>
 8000ebe:	eb1c 0101 	adds.w	r1, ip, r1
 8000ec2:	f100 38ff 	add.w	r8, r0, #4294967295
 8000ec6:	d22f      	bcs.n	8000f28 <__udivmoddi4+0x2b0>
 8000ec8:	428d      	cmp	r5, r1
 8000eca:	d92d      	bls.n	8000f28 <__udivmoddi4+0x2b0>
 8000ecc:	3802      	subs	r0, #2
 8000ece:	4461      	add	r1, ip
 8000ed0:	1b49      	subs	r1, r1, r5
 8000ed2:	b292      	uxth	r2, r2
 8000ed4:	fbb1 f5f7 	udiv	r5, r1, r7
 8000ed8:	fb07 1115 	mls	r1, r7, r5, r1
 8000edc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ee0:	fb05 f10e 	mul.w	r1, r5, lr
 8000ee4:	4291      	cmp	r1, r2
 8000ee6:	d908      	bls.n	8000efa <__udivmoddi4+0x282>
 8000ee8:	eb1c 0202 	adds.w	r2, ip, r2
 8000eec:	f105 38ff 	add.w	r8, r5, #4294967295
 8000ef0:	d216      	bcs.n	8000f20 <__udivmoddi4+0x2a8>
 8000ef2:	4291      	cmp	r1, r2
 8000ef4:	d914      	bls.n	8000f20 <__udivmoddi4+0x2a8>
 8000ef6:	3d02      	subs	r5, #2
 8000ef8:	4462      	add	r2, ip
 8000efa:	1a52      	subs	r2, r2, r1
 8000efc:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000f00:	e738      	b.n	8000d74 <__udivmoddi4+0xfc>
 8000f02:	4631      	mov	r1, r6
 8000f04:	4630      	mov	r0, r6
 8000f06:	e708      	b.n	8000d1a <__udivmoddi4+0xa2>
 8000f08:	4639      	mov	r1, r7
 8000f0a:	e6e6      	b.n	8000cda <__udivmoddi4+0x62>
 8000f0c:	4610      	mov	r0, r2
 8000f0e:	e6fb      	b.n	8000d08 <__udivmoddi4+0x90>
 8000f10:	4548      	cmp	r0, r9
 8000f12:	d2a9      	bcs.n	8000e68 <__udivmoddi4+0x1f0>
 8000f14:	ebb9 0802 	subs.w	r8, r9, r2
 8000f18:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000f1c:	3b01      	subs	r3, #1
 8000f1e:	e7a3      	b.n	8000e68 <__udivmoddi4+0x1f0>
 8000f20:	4645      	mov	r5, r8
 8000f22:	e7ea      	b.n	8000efa <__udivmoddi4+0x282>
 8000f24:	462b      	mov	r3, r5
 8000f26:	e794      	b.n	8000e52 <__udivmoddi4+0x1da>
 8000f28:	4640      	mov	r0, r8
 8000f2a:	e7d1      	b.n	8000ed0 <__udivmoddi4+0x258>
 8000f2c:	46d0      	mov	r8, sl
 8000f2e:	e77b      	b.n	8000e28 <__udivmoddi4+0x1b0>
 8000f30:	3d02      	subs	r5, #2
 8000f32:	4462      	add	r2, ip
 8000f34:	e732      	b.n	8000d9c <__udivmoddi4+0x124>
 8000f36:	4608      	mov	r0, r1
 8000f38:	e70a      	b.n	8000d50 <__udivmoddi4+0xd8>
 8000f3a:	4464      	add	r4, ip
 8000f3c:	3802      	subs	r0, #2
 8000f3e:	e742      	b.n	8000dc6 <__udivmoddi4+0x14e>

08000f40 <__aeabi_idiv0>:
 8000f40:	4770      	bx	lr
 8000f42:	bf00      	nop

08000f44 <IMU_Initialise>:

/*
 * INITIALISATION
 */
uint8_t* IMU_Initialise(IMU_Data *dev, I2C_HandleTypeDef *i2cHandle, UART_HandleTypeDef *uart)
{    // the uart is included in the parameter such that detailed message can be sent directly from within
 8000f44:	b5b0      	push	{r4, r5, r7, lr}
 8000f46:	b08c      	sub	sp, #48	; 0x30
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	60f8      	str	r0, [r7, #12]
 8000f4c:	60b9      	str	r1, [r7, #8]
 8000f4e:	607a      	str	r2, [r7, #4]
     // the function here, instead of passing the information back to the main.c to send,  which can be messy.

	 char hex[2];
	 uint8_t uartbuf[20]="  IMU ID =      "; // buffer for data
 8000f50:	4b5d      	ldr	r3, [pc, #372]	; (80010c8 <IMU_Initialise+0x184>)
 8000f52:	f107 0418 	add.w	r4, r7, #24
 8000f56:	461d      	mov	r5, r3
 8000f58:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000f5a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000f5c:	682b      	ldr	r3, [r5, #0]
 8000f5e:	7023      	strb	r3, [r4, #0]
 8000f60:	f107 0329 	add.w	r3, r7, #41	; 0x29
 8000f64:	2200      	movs	r2, #0
 8000f66:	801a      	strh	r2, [r3, #0]
 8000f68:	709a      	strb	r2, [r3, #2]
     uint8_t regData;

	 dev->i2cHandle = i2cHandle;
 8000f6a:	68fb      	ldr	r3, [r7, #12]
 8000f6c:	68ba      	ldr	r2, [r7, #8]
 8000f6e:	601a      	str	r2, [r3, #0]
	 dev->uart = uart;
 8000f70:	68fb      	ldr	r3, [r7, #12]
 8000f72:	687a      	ldr	r2, [r7, #4]
 8000f74:	605a      	str	r2, [r3, #4]

	  //check ID
	  ret = IMU_ReadOneByte(dev, REG_WHO_AM_I, &regData);
 8000f76:	2175      	movs	r1, #117	; 0x75
 8000f78:	f107 0317 	add.w	r3, r7, #23
 8000f7c:	461a      	mov	r2, r3
 8000f7e:	68f8      	ldr	r0, [r7, #12]
 8000f80:	f000 f8d4 	bl	800112c <IMU_ReadOneByte>
 8000f84:	4603      	mov	r3, r0
 8000f86:	461a      	mov	r2, r3
 8000f88:	4b50      	ldr	r3, [pc, #320]	; (80010cc <IMU_Initialise+0x188>)
 8000f8a:	701a      	strb	r2, [r3, #0]
	  if ( ret != HAL_OK )	  {
 8000f8c:	4b4f      	ldr	r3, [pc, #316]	; (80010cc <IMU_Initialise+0x188>)
 8000f8e:	781b      	ldrb	r3, [r3, #0]
 8000f90:	2b00      	cmp	r3, #0
 8000f92:	d007      	beq.n	8000fa4 <IMU_Initialise+0x60>
	       strcpy((char*)uartbuf, "Error 2\r\n");
 8000f94:	f107 0318 	add.w	r3, r7, #24
 8000f98:	4a4d      	ldr	r2, [pc, #308]	; (80010d0 <IMU_Initialise+0x18c>)
 8000f9a:	ca07      	ldmia	r2, {r0, r1, r2}
 8000f9c:	c303      	stmia	r3!, {r0, r1}
 8000f9e:	801a      	strh	r2, [r3, #0]
	       return &uartbuf[0];
 8000fa0:	2300      	movs	r3, #0
 8000fa2:	e08c      	b.n	80010be <IMU_Initialise+0x17a>
	       }
	  else{ // send ID read to Uart - for verififcation by user
		  sprintf(hex, "%x", regData); // change to hexidecimal
 8000fa4:	7dfb      	ldrb	r3, [r7, #23]
 8000fa6:	461a      	mov	r2, r3
 8000fa8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000fac:	4949      	ldr	r1, [pc, #292]	; (80010d4 <IMU_Initialise+0x190>)
 8000fae:	4618      	mov	r0, r3
 8000fb0:	f007 fdd2 	bl	8008b58 <siprintf>
	      strcpy(uartbuf, hex); // copy back to buf
 8000fb4:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 8000fb8:	f107 0318 	add.w	r3, r7, #24
 8000fbc:	4611      	mov	r1, r2
 8000fbe:	4618      	mov	r0, r3
 8000fc0:	f007 feac 	bl	8008d1c <strcpy>
	      uartbuf[12] = uartbuf[0]; // change to upper case
 8000fc4:	7e3b      	ldrb	r3, [r7, #24]
 8000fc6:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	      uartbuf[13] = uartbuf[1];
 8000fca:	7e7b      	ldrb	r3, [r7, #25]
 8000fcc:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
	      uartbuf[14] = '\r';
 8000fd0:	230d      	movs	r3, #13
 8000fd2:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	      uartbuf[15] = '\n';
 8000fd6:	230a      	movs	r3, #10
 8000fd8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	      uartbuf[16] = '\0';
 8000fdc:	2300      	movs	r3, #0
 8000fde:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
	      uartbuf[0]  = '\r';
 8000fe2:	230d      	movs	r3, #13
 8000fe4:	763b      	strb	r3, [r7, #24]
	      uartbuf[1]  = '\n';
 8000fe6:	230a      	movs	r3, #10
 8000fe8:	767b      	strb	r3, [r7, #25]
	      uartbuf[2]  = 'I';
 8000fea:	2349      	movs	r3, #73	; 0x49
 8000fec:	76bb      	strb	r3, [r7, #26]
		  // for debuggiing - send to uart and return to main to display on OLED and UART
	      HAL_UART_Transmit(dev->uart, uartbuf, strlen((char*)uartbuf), HAL_MAX_DELAY);
 8000fee:	68fb      	ldr	r3, [r7, #12]
 8000ff0:	685c      	ldr	r4, [r3, #4]
 8000ff2:	f107 0318 	add.w	r3, r7, #24
 8000ff6:	4618      	mov	r0, r3
 8000ff8:	f7ff f93a 	bl	8000270 <strlen>
 8000ffc:	4603      	mov	r3, r0
 8000ffe:	b29a      	uxth	r2, r3
 8001000:	f107 0118 	add.w	r1, r7, #24
 8001004:	f04f 33ff 	mov.w	r3, #4294967295
 8001008:	4620      	mov	r0, r4
 800100a:	f006 f8c8 	bl	800719e <HAL_UART_Transmit>
	      }


	  // Initialize

      ret = IMU_WriteOneByte(dev, 0x1A,  0x05); //set lowpass filter
 800100e:	2205      	movs	r2, #5
 8001010:	211a      	movs	r1, #26
 8001012:	68f8      	ldr	r0, [r7, #12]
 8001014:	f000 f866 	bl	80010e4 <IMU_WriteOneByte>
 8001018:	4603      	mov	r3, r0
 800101a:	461a      	mov	r2, r3
 800101c:	4b2b      	ldr	r3, [pc, #172]	; (80010cc <IMU_Initialise+0x188>)
 800101e:	701a      	strb	r2, [r3, #0]
	  if ( ret != HAL_OK )	  {
 8001020:	4b2a      	ldr	r3, [pc, #168]	; (80010cc <IMU_Initialise+0x188>)
 8001022:	781b      	ldrb	r3, [r3, #0]
 8001024:	2b00      	cmp	r3, #0
 8001026:	d007      	beq.n	8001038 <IMU_Initialise+0xf4>
	       strcpy((char*)uartbuf, "Error 1\r\n");
 8001028:	f107 0318 	add.w	r3, r7, #24
 800102c:	4a2a      	ldr	r2, [pc, #168]	; (80010d8 <IMU_Initialise+0x194>)
 800102e:	ca07      	ldmia	r2, {r0, r1, r2}
 8001030:	c303      	stmia	r3!, {r0, r1}
 8001032:	801a      	strh	r2, [r3, #0]
	       return &uartbuf[0];
 8001034:	2300      	movs	r3, #0
 8001036:	e042      	b.n	80010be <IMU_Initialise+0x17a>
	       }

      ret = IMU_WriteOneByte(dev, 0x1B,  0x08); // gyro senstitivity scales
 8001038:	2208      	movs	r2, #8
 800103a:	211b      	movs	r1, #27
 800103c:	68f8      	ldr	r0, [r7, #12]
 800103e:	f000 f851 	bl	80010e4 <IMU_WriteOneByte>
 8001042:	4603      	mov	r3, r0
 8001044:	461a      	mov	r2, r3
 8001046:	4b21      	ldr	r3, [pc, #132]	; (80010cc <IMU_Initialise+0x188>)
 8001048:	701a      	strb	r2, [r3, #0]
	  if ( ret != HAL_OK )	  {
 800104a:	4b20      	ldr	r3, [pc, #128]	; (80010cc <IMU_Initialise+0x188>)
 800104c:	781b      	ldrb	r3, [r3, #0]
 800104e:	2b00      	cmp	r3, #0
 8001050:	d007      	beq.n	8001062 <IMU_Initialise+0x11e>
	       strcpy((char*)uartbuf, "Error 2\r\n");
 8001052:	f107 0318 	add.w	r3, r7, #24
 8001056:	4a1e      	ldr	r2, [pc, #120]	; (80010d0 <IMU_Initialise+0x18c>)
 8001058:	ca07      	ldmia	r2, {r0, r1, r2}
 800105a:	c303      	stmia	r3!, {r0, r1}
 800105c:	801a      	strh	r2, [r3, #0]
	       return &uartbuf[0];
 800105e:	2300      	movs	r3, #0
 8001060:	e02d      	b.n	80010be <IMU_Initialise+0x17a>
	       }

      ret = IMU_WriteOneByte(dev, 0x1C,  0x00); // Accelerator max scale +/- 2g
 8001062:	2200      	movs	r2, #0
 8001064:	211c      	movs	r1, #28
 8001066:	68f8      	ldr	r0, [r7, #12]
 8001068:	f000 f83c 	bl	80010e4 <IMU_WriteOneByte>
 800106c:	4603      	mov	r3, r0
 800106e:	461a      	mov	r2, r3
 8001070:	4b16      	ldr	r3, [pc, #88]	; (80010cc <IMU_Initialise+0x188>)
 8001072:	701a      	strb	r2, [r3, #0]
	  if ( ret != HAL_OK )	  {
 8001074:	4b15      	ldr	r3, [pc, #84]	; (80010cc <IMU_Initialise+0x188>)
 8001076:	781b      	ldrb	r3, [r3, #0]
 8001078:	2b00      	cmp	r3, #0
 800107a:	d007      	beq.n	800108c <IMU_Initialise+0x148>
	       strcpy((char*)uartbuf, "Error 3\r\n");
 800107c:	f107 0318 	add.w	r3, r7, #24
 8001080:	4a16      	ldr	r2, [pc, #88]	; (80010dc <IMU_Initialise+0x198>)
 8001082:	ca07      	ldmia	r2, {r0, r1, r2}
 8001084:	c303      	stmia	r3!, {r0, r1}
 8001086:	801a      	strh	r2, [r3, #0]
	       return &uartbuf[0];
 8001088:	2300      	movs	r3, #0
 800108a:	e018      	b.n	80010be <IMU_Initialise+0x17a>
	       }

      ret = IMU_WriteOneByte(dev, 0x6B, 0x00);  //Turn on power to IMU
 800108c:	2200      	movs	r2, #0
 800108e:	216b      	movs	r1, #107	; 0x6b
 8001090:	68f8      	ldr	r0, [r7, #12]
 8001092:	f000 f827 	bl	80010e4 <IMU_WriteOneByte>
 8001096:	4603      	mov	r3, r0
 8001098:	461a      	mov	r2, r3
 800109a:	4b0c      	ldr	r3, [pc, #48]	; (80010cc <IMU_Initialise+0x188>)
 800109c:	701a      	strb	r2, [r3, #0]
	  if ( ret != HAL_OK )	  {
 800109e:	4b0b      	ldr	r3, [pc, #44]	; (80010cc <IMU_Initialise+0x188>)
 80010a0:	781b      	ldrb	r3, [r3, #0]
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	d007      	beq.n	80010b6 <IMU_Initialise+0x172>
	       strcpy((char*)uartbuf, "Error 4\r\n");
 80010a6:	f107 0318 	add.w	r3, r7, #24
 80010aa:	4a0d      	ldr	r2, [pc, #52]	; (80010e0 <IMU_Initialise+0x19c>)
 80010ac:	ca07      	ldmia	r2, {r0, r1, r2}
 80010ae:	c303      	stmia	r3!, {r0, r1}
 80010b0:	801a      	strh	r2, [r3, #0]
	       return &uartbuf[0];
 80010b2:	2300      	movs	r3, #0
 80010b4:	e003      	b.n	80010be <IMU_Initialise+0x17a>
	       }

      HAL_Delay(10);
 80010b6:	200a      	movs	r0, #10
 80010b8:	f002 fcc6 	bl	8003a48 <HAL_Delay>

      // everthing OK
      return 0; // 0 means 0 error
 80010bc:	2300      	movs	r3, #0

}
 80010be:	4618      	mov	r0, r3
 80010c0:	3730      	adds	r7, #48	; 0x30
 80010c2:	46bd      	mov	sp, r7
 80010c4:	bdb0      	pop	{r4, r5, r7, pc}
 80010c6:	bf00      	nop
 80010c8:	0800b35c 	.word	0x0800b35c
 80010cc:	2000020c 	.word	0x2000020c
 80010d0:	0800b328 	.word	0x0800b328
 80010d4:	0800b334 	.word	0x0800b334
 80010d8:	0800b338 	.word	0x0800b338
 80010dc:	0800b344 	.word	0x0800b344
 80010e0:	0800b350 	.word	0x0800b350

080010e4 <IMU_WriteOneByte>:


HAL_StatusTypeDef IMU_WriteOneByte(IMU_Data *dev, uint8_t reg, uint8_t data)
{
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b088      	sub	sp, #32
 80010e8:	af04      	add	r7, sp, #16
 80010ea:	6078      	str	r0, [r7, #4]
 80010ec:	460b      	mov	r3, r1
 80010ee:	70fb      	strb	r3, [r7, #3]
 80010f0:	4613      	mov	r3, r2
 80010f2:	70bb      	strb	r3, [r7, #2]
	 uint8_t regData = data;
 80010f4:	78bb      	ldrb	r3, [r7, #2]
 80010f6:	73fb      	strb	r3, [r7, #15]
	 return HAL_I2C_Mem_Write(dev->i2cHandle, IMU_ADDR, reg, I2C_MEMADD_SIZE_8BIT, &regData, 1, HAL_MAX_DELAY);
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	6818      	ldr	r0, [r3, #0]
 80010fc:	4b0a      	ldr	r3, [pc, #40]	; (8001128 <IMU_WriteOneByte+0x44>)
 80010fe:	781b      	ldrb	r3, [r3, #0]
 8001100:	b299      	uxth	r1, r3
 8001102:	78fb      	ldrb	r3, [r7, #3]
 8001104:	b29a      	uxth	r2, r3
 8001106:	f04f 33ff 	mov.w	r3, #4294967295
 800110a:	9302      	str	r3, [sp, #8]
 800110c:	2301      	movs	r3, #1
 800110e:	9301      	str	r3, [sp, #4]
 8001110:	f107 030f 	add.w	r3, r7, #15
 8001114:	9300      	str	r3, [sp, #0]
 8001116:	2301      	movs	r3, #1
 8001118:	f003 fbec 	bl	80048f4 <HAL_I2C_Mem_Write>
 800111c:	4603      	mov	r3, r0
}
 800111e:	4618      	mov	r0, r3
 8001120:	3710      	adds	r7, #16
 8001122:	46bd      	mov	sp, r7
 8001124:	bd80      	pop	{r7, pc}
 8001126:	bf00      	nop
 8001128:	20000000 	.word	0x20000000

0800112c <IMU_ReadOneByte>:

HAL_StatusTypeDef IMU_ReadOneByte(IMU_Data *dev, uint8_t reg, uint8_t *data)
{
 800112c:	b580      	push	{r7, lr}
 800112e:	b088      	sub	sp, #32
 8001130:	af04      	add	r7, sp, #16
 8001132:	60f8      	str	r0, [r7, #12]
 8001134:	460b      	mov	r3, r1
 8001136:	607a      	str	r2, [r7, #4]
 8001138:	72fb      	strb	r3, [r7, #11]
	ret=HAL_I2C_Mem_Read(dev->i2cHandle, IMU_ADDR, reg, I2C_MEMADD_SIZE_8BIT, data, I2C_MEMADD_SIZE_8BIT, HAL_MAX_DELAY);
 800113a:	68fb      	ldr	r3, [r7, #12]
 800113c:	6818      	ldr	r0, [r3, #0]
 800113e:	4b0c      	ldr	r3, [pc, #48]	; (8001170 <IMU_ReadOneByte+0x44>)
 8001140:	781b      	ldrb	r3, [r3, #0]
 8001142:	b299      	uxth	r1, r3
 8001144:	7afb      	ldrb	r3, [r7, #11]
 8001146:	b29a      	uxth	r2, r3
 8001148:	f04f 33ff 	mov.w	r3, #4294967295
 800114c:	9302      	str	r3, [sp, #8]
 800114e:	2301      	movs	r3, #1
 8001150:	9301      	str	r3, [sp, #4]
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	9300      	str	r3, [sp, #0]
 8001156:	2301      	movs	r3, #1
 8001158:	f003 fcc6 	bl	8004ae8 <HAL_I2C_Mem_Read>
 800115c:	4603      	mov	r3, r0
 800115e:	461a      	mov	r2, r3
 8001160:	4b04      	ldr	r3, [pc, #16]	; (8001174 <IMU_ReadOneByte+0x48>)
 8001162:	701a      	strb	r2, [r3, #0]
	return ret;
 8001164:	4b03      	ldr	r3, [pc, #12]	; (8001174 <IMU_ReadOneByte+0x48>)
 8001166:	781b      	ldrb	r3, [r3, #0]
}
 8001168:	4618      	mov	r0, r3
 800116a:	3710      	adds	r7, #16
 800116c:	46bd      	mov	sp, r7
 800116e:	bd80      	pop	{r7, pc}
 8001170:	20000000 	.word	0x20000000
 8001174:	2000020c 	.word	0x2000020c

08001178 <IMU_AccelRead>:


HAL_StatusTypeDef IMU_AccelRead(IMU_Data *dev)
{
 8001178:	b580      	push	{r7, lr}
 800117a:	b088      	sub	sp, #32
 800117c:	af00      	add	r7, sp, #0
 800117e:	6078      	str	r0, [r7, #4]
    uint8_t u8Buf[2] = {0}; // reset to zero
 8001180:	2300      	movs	r3, #0
 8001182:	83bb      	strh	r3, [r7, #28]
    int16_t accRaw[3] = {0};  // reset to zero
 8001184:	f107 0314 	add.w	r3, r7, #20
 8001188:	2200      	movs	r2, #0
 800118a:	601a      	str	r2, [r3, #0]
 800118c:	809a      	strh	r2, [r3, #4]

    ret=IMU_ReadOneByte(dev, 0x3c, &u8Buf[0]); // low byte of X
 800118e:	f107 031c 	add.w	r3, r7, #28
 8001192:	461a      	mov	r2, r3
 8001194:	213c      	movs	r1, #60	; 0x3c
 8001196:	6878      	ldr	r0, [r7, #4]
 8001198:	f7ff ffc8 	bl	800112c <IMU_ReadOneByte>
 800119c:	4603      	mov	r3, r0
 800119e:	461a      	mov	r2, r3
 80011a0:	4b55      	ldr	r3, [pc, #340]	; (80012f8 <IMU_AccelRead+0x180>)
 80011a2:	701a      	strb	r2, [r3, #0]
    ret=IMU_ReadOneByte(dev, 0x3b, &u8Buf[1]); // high byte
 80011a4:	f107 031c 	add.w	r3, r7, #28
 80011a8:	3301      	adds	r3, #1
 80011aa:	461a      	mov	r2, r3
 80011ac:	213b      	movs	r1, #59	; 0x3b
 80011ae:	6878      	ldr	r0, [r7, #4]
 80011b0:	f7ff ffbc 	bl	800112c <IMU_ReadOneByte>
 80011b4:	4603      	mov	r3, r0
 80011b6:	461a      	mov	r2, r3
 80011b8:	4b4f      	ldr	r3, [pc, #316]	; (80012f8 <IMU_AccelRead+0x180>)
 80011ba:	701a      	strb	r2, [r3, #0]
    accRaw[0] =	(u8Buf[1]<<8)|u8Buf[0];
 80011bc:	7f7b      	ldrb	r3, [r7, #29]
 80011be:	021b      	lsls	r3, r3, #8
 80011c0:	b21a      	sxth	r2, r3
 80011c2:	7f3b      	ldrb	r3, [r7, #28]
 80011c4:	b21b      	sxth	r3, r3
 80011c6:	4313      	orrs	r3, r2
 80011c8:	b21b      	sxth	r3, r3
 80011ca:	82bb      	strh	r3, [r7, #20]


    ret=IMU_ReadOneByte(dev, 0x3e, &u8Buf[0]); // Low byte of Y
 80011cc:	f107 031c 	add.w	r3, r7, #28
 80011d0:	461a      	mov	r2, r3
 80011d2:	213e      	movs	r1, #62	; 0x3e
 80011d4:	6878      	ldr	r0, [r7, #4]
 80011d6:	f7ff ffa9 	bl	800112c <IMU_ReadOneByte>
 80011da:	4603      	mov	r3, r0
 80011dc:	461a      	mov	r2, r3
 80011de:	4b46      	ldr	r3, [pc, #280]	; (80012f8 <IMU_AccelRead+0x180>)
 80011e0:	701a      	strb	r2, [r3, #0]
    ret=IMU_ReadOneByte(dev, 0x3d, &u8Buf[1]);
 80011e2:	f107 031c 	add.w	r3, r7, #28
 80011e6:	3301      	adds	r3, #1
 80011e8:	461a      	mov	r2, r3
 80011ea:	213d      	movs	r1, #61	; 0x3d
 80011ec:	6878      	ldr	r0, [r7, #4]
 80011ee:	f7ff ff9d 	bl	800112c <IMU_ReadOneByte>
 80011f2:	4603      	mov	r3, r0
 80011f4:	461a      	mov	r2, r3
 80011f6:	4b40      	ldr	r3, [pc, #256]	; (80012f8 <IMU_AccelRead+0x180>)
 80011f8:	701a      	strb	r2, [r3, #0]
    accRaw[1] =	(u8Buf[1]<<8)|u8Buf[0];
 80011fa:	7f7b      	ldrb	r3, [r7, #29]
 80011fc:	021b      	lsls	r3, r3, #8
 80011fe:	b21a      	sxth	r2, r3
 8001200:	7f3b      	ldrb	r3, [r7, #28]
 8001202:	b21b      	sxth	r3, r3
 8001204:	4313      	orrs	r3, r2
 8001206:	b21b      	sxth	r3, r3
 8001208:	82fb      	strh	r3, [r7, #22]


    ret=IMU_ReadOneByte(dev, 0x40, &u8Buf[0]); // low byte of Z
 800120a:	f107 031c 	add.w	r3, r7, #28
 800120e:	461a      	mov	r2, r3
 8001210:	2140      	movs	r1, #64	; 0x40
 8001212:	6878      	ldr	r0, [r7, #4]
 8001214:	f7ff ff8a 	bl	800112c <IMU_ReadOneByte>
 8001218:	4603      	mov	r3, r0
 800121a:	461a      	mov	r2, r3
 800121c:	4b36      	ldr	r3, [pc, #216]	; (80012f8 <IMU_AccelRead+0x180>)
 800121e:	701a      	strb	r2, [r3, #0]
    ret=IMU_ReadOneByte(dev, 0x3f, &u8Buf[1]);
 8001220:	f107 031c 	add.w	r3, r7, #28
 8001224:	3301      	adds	r3, #1
 8001226:	461a      	mov	r2, r3
 8001228:	213f      	movs	r1, #63	; 0x3f
 800122a:	6878      	ldr	r0, [r7, #4]
 800122c:	f7ff ff7e 	bl	800112c <IMU_ReadOneByte>
 8001230:	4603      	mov	r3, r0
 8001232:	461a      	mov	r2, r3
 8001234:	4b30      	ldr	r3, [pc, #192]	; (80012f8 <IMU_AccelRead+0x180>)
 8001236:	701a      	strb	r2, [r3, #0]
    accRaw[2] =	(u8Buf[1]<<8)|u8Buf[0];
 8001238:	7f7b      	ldrb	r3, [r7, #29]
 800123a:	021b      	lsls	r3, r3, #8
 800123c:	b21a      	sxth	r2, r3
 800123e:	7f3b      	ldrb	r3, [r7, #28]
 8001240:	b21b      	sxth	r3, r3
 8001242:	4313      	orrs	r3, r2
 8001244:	b21b      	sxth	r3, r3
 8001246:	833b      	strh	r3, [r7, #24]

	/* Convert to SIGNED integers (two's complement) */
	int32_t accRawSigned[3];

	if ( (accRaw[0] & 0x00008000) == 0x00008000 )
 8001248:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800124c:	2b00      	cmp	r3, #0
 800124e:	da07      	bge.n	8001260 <IMU_AccelRead+0xe8>
		accRawSigned[0] = accRaw[0] | 0xFFFF0000;
 8001250:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001254:	ea6f 4303 	mvn.w	r3, r3, lsl #16
 8001258:	ea6f 4313 	mvn.w	r3, r3, lsr #16
 800125c:	60bb      	str	r3, [r7, #8]
 800125e:	e002      	b.n	8001266 <IMU_AccelRead+0xee>
	else
		accRawSigned[0] = accRaw[0];
 8001260:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001264:	60bb      	str	r3, [r7, #8]

	if ( (accRaw[1] & 0x00008000) == 0x00008000 )
 8001266:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800126a:	2b00      	cmp	r3, #0
 800126c:	da07      	bge.n	800127e <IMU_AccelRead+0x106>
		accRawSigned[1] = accRaw[1] | 0xFFFF0000;
 800126e:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001272:	ea6f 4303 	mvn.w	r3, r3, lsl #16
 8001276:	ea6f 4313 	mvn.w	r3, r3, lsr #16
 800127a:	60fb      	str	r3, [r7, #12]
 800127c:	e002      	b.n	8001284 <IMU_AccelRead+0x10c>
	else
		accRawSigned[1] = accRaw[1];
 800127e:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001282:	60fb      	str	r3, [r7, #12]

	if ( (accRaw[2] & 0x00008000) == 0x00008000 )
 8001284:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8001288:	2b00      	cmp	r3, #0
 800128a:	da07      	bge.n	800129c <IMU_AccelRead+0x124>
		accRawSigned[2] = accRaw[2] | 0xFFFF0000;
 800128c:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8001290:	ea6f 4303 	mvn.w	r3, r3, lsl #16
 8001294:	ea6f 4313 	mvn.w	r3, r3, lsr #16
 8001298:	613b      	str	r3, [r7, #16]
 800129a:	e002      	b.n	80012a2 <IMU_AccelRead+0x12a>
	else
		accRawSigned[2] = accRaw[2];
 800129c:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 80012a0:	613b      	str	r3, [r7, #16]


	// accelerometer full scale set to +/-2g, divide by sensitivity scale factor = 16384 LSB/g (see page 29, Registers 59-64)
	dev->acc[0] = 9.81f * 0.00006103515625f * accRawSigned[0];
 80012a2:	68bb      	ldr	r3, [r7, #8]
 80012a4:	ee07 3a90 	vmov	s15, r3
 80012a8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80012ac:	ed9f 7a13 	vldr	s14, [pc, #76]	; 80012fc <IMU_AccelRead+0x184>
 80012b0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	edc3 7a02 	vstr	s15, [r3, #8]
	dev->acc[1] = 9.81f * 0.00006103515625f * accRawSigned[1];
 80012ba:	68fb      	ldr	r3, [r7, #12]
 80012bc:	ee07 3a90 	vmov	s15, r3
 80012c0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80012c4:	ed9f 7a0d 	vldr	s14, [pc, #52]	; 80012fc <IMU_AccelRead+0x184>
 80012c8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	edc3 7a03 	vstr	s15, [r3, #12]
	dev->acc[2] = 9.81f * 0.00006103515625f * accRawSigned[2];
 80012d2:	693b      	ldr	r3, [r7, #16]
 80012d4:	ee07 3a90 	vmov	s15, r3
 80012d8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80012dc:	ed9f 7a07 	vldr	s14, [pc, #28]	; 80012fc <IMU_AccelRead+0x184>
 80012e0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	edc3 7a04 	vstr	s15, [r3, #16]

	return ret;
 80012ea:	4b03      	ldr	r3, [pc, #12]	; (80012f8 <IMU_AccelRead+0x180>)
 80012ec:	781b      	ldrb	r3, [r3, #0]

}
 80012ee:	4618      	mov	r0, r3
 80012f0:	3720      	adds	r7, #32
 80012f2:	46bd      	mov	sp, r7
 80012f4:	bd80      	pop	{r7, pc}
 80012f6:	bf00      	nop
 80012f8:	2000020c 	.word	0x2000020c
 80012fc:	3a1cf5c3 	.word	0x3a1cf5c3

08001300 <IMU_GyroRead>:
	return ret;
}


HAL_StatusTypeDef IMU_GyroRead(IMU_Data *dev)
{   // return the change in value instead of current value
 8001300:	b580      	push	{r7, lr}
 8001302:	b08a      	sub	sp, #40	; 0x28
 8001304:	af00      	add	r7, sp, #0
 8001306:	6078      	str	r0, [r7, #4]
    uint8_t u8Buf[2] = {0}; // reset to zero
 8001308:	2300      	movs	r3, #0
 800130a:	84bb      	strh	r3, [r7, #36]	; 0x24
    int16_t gyroRaw[3] = {0};  // reset to zero
 800130c:	f107 031c 	add.w	r3, r7, #28
 8001310:	2200      	movs	r2, #0
 8001312:	601a      	str	r2, [r3, #0]
 8001314:	809a      	strh	r2, [r3, #4]
    int16_t gyroDiff[3];
    int16_t temp;
    static int16_t gyroOld[3]= {0, 0, 0};  // previous value

    ret=IMU_ReadOneByte(dev, 0x44, &u8Buf[0]); // gyro X lower byte
 8001316:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800131a:	461a      	mov	r2, r3
 800131c:	2144      	movs	r1, #68	; 0x44
 800131e:	6878      	ldr	r0, [r7, #4]
 8001320:	f7ff ff04 	bl	800112c <IMU_ReadOneByte>
 8001324:	4603      	mov	r3, r0
 8001326:	461a      	mov	r2, r3
 8001328:	4b77      	ldr	r3, [pc, #476]	; (8001508 <IMU_GyroRead+0x208>)
 800132a:	701a      	strb	r2, [r3, #0]
    ret=IMU_ReadOneByte(dev, 0x43, &u8Buf[1]); // upper byte
 800132c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001330:	3301      	adds	r3, #1
 8001332:	461a      	mov	r2, r3
 8001334:	2143      	movs	r1, #67	; 0x43
 8001336:	6878      	ldr	r0, [r7, #4]
 8001338:	f7ff fef8 	bl	800112c <IMU_ReadOneByte>
 800133c:	4603      	mov	r3, r0
 800133e:	461a      	mov	r2, r3
 8001340:	4b71      	ldr	r3, [pc, #452]	; (8001508 <IMU_GyroRead+0x208>)
 8001342:	701a      	strb	r2, [r3, #0]
    temp = (u8Buf[1]<<8)|u8Buf[0]; // for debugging
 8001344:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8001348:	021b      	lsls	r3, r3, #8
 800134a:	b21a      	sxth	r2, r3
 800134c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8001350:	b21b      	sxth	r3, r3
 8001352:	4313      	orrs	r3, r2
 8001354:	84fb      	strh	r3, [r7, #38]	; 0x26
    gyroRaw[0] = (u8Buf[1]<<8)|u8Buf[0] - gyro_offset[0];
 8001356:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 800135a:	021b      	lsls	r3, r3, #8
 800135c:	b21a      	sxth	r2, r3
 800135e:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8001362:	b299      	uxth	r1, r3
 8001364:	4b69      	ldr	r3, [pc, #420]	; (800150c <IMU_GyroRead+0x20c>)
 8001366:	f9b3 3000 	ldrsh.w	r3, [r3]
 800136a:	b29b      	uxth	r3, r3
 800136c:	1acb      	subs	r3, r1, r3
 800136e:	b29b      	uxth	r3, r3
 8001370:	b21b      	sxth	r3, r3
 8001372:	4313      	orrs	r3, r2
 8001374:	b21b      	sxth	r3, r3
 8001376:	83bb      	strh	r3, [r7, #28]
    gyroDiff[0] = gyroRaw[0] - gyroOld[0];  // change in value
 8001378:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 800137c:	b29a      	uxth	r2, r3
 800137e:	4b64      	ldr	r3, [pc, #400]	; (8001510 <IMU_GyroRead+0x210>)
 8001380:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001384:	b29b      	uxth	r3, r3
 8001386:	1ad3      	subs	r3, r2, r3
 8001388:	b29b      	uxth	r3, r3
 800138a:	b21b      	sxth	r3, r3
 800138c:	82bb      	strh	r3, [r7, #20]
    gyroOld[0] = gyroRaw[0];
 800138e:	f9b7 201c 	ldrsh.w	r2, [r7, #28]
 8001392:	4b5f      	ldr	r3, [pc, #380]	; (8001510 <IMU_GyroRead+0x210>)
 8001394:	801a      	strh	r2, [r3, #0]

    ret=IMU_ReadOneByte(dev, 0x46, &u8Buf[0]);  // Gyro Y lower byte
 8001396:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800139a:	461a      	mov	r2, r3
 800139c:	2146      	movs	r1, #70	; 0x46
 800139e:	6878      	ldr	r0, [r7, #4]
 80013a0:	f7ff fec4 	bl	800112c <IMU_ReadOneByte>
 80013a4:	4603      	mov	r3, r0
 80013a6:	461a      	mov	r2, r3
 80013a8:	4b57      	ldr	r3, [pc, #348]	; (8001508 <IMU_GyroRead+0x208>)
 80013aa:	701a      	strb	r2, [r3, #0]
    ret=IMU_ReadOneByte(dev, 0x45, &u8Buf[1]);  // upper byte
 80013ac:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80013b0:	3301      	adds	r3, #1
 80013b2:	461a      	mov	r2, r3
 80013b4:	2145      	movs	r1, #69	; 0x45
 80013b6:	6878      	ldr	r0, [r7, #4]
 80013b8:	f7ff feb8 	bl	800112c <IMU_ReadOneByte>
 80013bc:	4603      	mov	r3, r0
 80013be:	461a      	mov	r2, r3
 80013c0:	4b51      	ldr	r3, [pc, #324]	; (8001508 <IMU_GyroRead+0x208>)
 80013c2:	701a      	strb	r2, [r3, #0]
    gyroRaw[1] = (u8Buf[1]<<8)|u8Buf[0] -  gyro_offset[1];
 80013c4:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 80013c8:	021b      	lsls	r3, r3, #8
 80013ca:	b21a      	sxth	r2, r3
 80013cc:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80013d0:	b299      	uxth	r1, r3
 80013d2:	4b4e      	ldr	r3, [pc, #312]	; (800150c <IMU_GyroRead+0x20c>)
 80013d4:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80013d8:	b29b      	uxth	r3, r3
 80013da:	1acb      	subs	r3, r1, r3
 80013dc:	b29b      	uxth	r3, r3
 80013de:	b21b      	sxth	r3, r3
 80013e0:	4313      	orrs	r3, r2
 80013e2:	b21b      	sxth	r3, r3
 80013e4:	83fb      	strh	r3, [r7, #30]
    gyroDiff[1] = gyroRaw[1] - gyroOld[1];  // change in value
 80013e6:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80013ea:	b29a      	uxth	r2, r3
 80013ec:	4b48      	ldr	r3, [pc, #288]	; (8001510 <IMU_GyroRead+0x210>)
 80013ee:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80013f2:	b29b      	uxth	r3, r3
 80013f4:	1ad3      	subs	r3, r2, r3
 80013f6:	b29b      	uxth	r3, r3
 80013f8:	b21b      	sxth	r3, r3
 80013fa:	82fb      	strh	r3, [r7, #22]
    gyroOld[1] = gyroRaw[1];
 80013fc:	f9b7 201e 	ldrsh.w	r2, [r7, #30]
 8001400:	4b43      	ldr	r3, [pc, #268]	; (8001510 <IMU_GyroRead+0x210>)
 8001402:	805a      	strh	r2, [r3, #2]

    ret=IMU_ReadOneByte(dev, 0x48, &u8Buf[0]);  // Gyro Z lower byte
 8001404:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001408:	461a      	mov	r2, r3
 800140a:	2148      	movs	r1, #72	; 0x48
 800140c:	6878      	ldr	r0, [r7, #4]
 800140e:	f7ff fe8d 	bl	800112c <IMU_ReadOneByte>
 8001412:	4603      	mov	r3, r0
 8001414:	461a      	mov	r2, r3
 8001416:	4b3c      	ldr	r3, [pc, #240]	; (8001508 <IMU_GyroRead+0x208>)
 8001418:	701a      	strb	r2, [r3, #0]
    ret=IMU_ReadOneByte(dev, 0x47, &u8Buf[1]); // upper byte
 800141a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800141e:	3301      	adds	r3, #1
 8001420:	461a      	mov	r2, r3
 8001422:	2147      	movs	r1, #71	; 0x47
 8001424:	6878      	ldr	r0, [r7, #4]
 8001426:	f7ff fe81 	bl	800112c <IMU_ReadOneByte>
 800142a:	4603      	mov	r3, r0
 800142c:	461a      	mov	r2, r3
 800142e:	4b36      	ldr	r3, [pc, #216]	; (8001508 <IMU_GyroRead+0x208>)
 8001430:	701a      	strb	r2, [r3, #0]
    gyroRaw[2] = (u8Buf[1]<<8)|u8Buf[0] -  gyro_offset[2];
 8001432:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8001436:	021b      	lsls	r3, r3, #8
 8001438:	b21a      	sxth	r2, r3
 800143a:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800143e:	b299      	uxth	r1, r3
 8001440:	4b32      	ldr	r3, [pc, #200]	; (800150c <IMU_GyroRead+0x20c>)
 8001442:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001446:	b29b      	uxth	r3, r3
 8001448:	1acb      	subs	r3, r1, r3
 800144a:	b29b      	uxth	r3, r3
 800144c:	b21b      	sxth	r3, r3
 800144e:	4313      	orrs	r3, r2
 8001450:	b21b      	sxth	r3, r3
 8001452:	843b      	strh	r3, [r7, #32]
    gyroDiff[2] = gyroRaw[2] - gyroOld[2];  // change in value
 8001454:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8001458:	b29a      	uxth	r2, r3
 800145a:	4b2d      	ldr	r3, [pc, #180]	; (8001510 <IMU_GyroRead+0x210>)
 800145c:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001460:	b29b      	uxth	r3, r3
 8001462:	1ad3      	subs	r3, r2, r3
 8001464:	b29b      	uxth	r3, r3
 8001466:	b21b      	sxth	r3, r3
 8001468:	833b      	strh	r3, [r7, #24]
    gyroOld[2] = gyroRaw[2];
 800146a:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800146e:	4b28      	ldr	r3, [pc, #160]	; (8001510 <IMU_GyroRead+0x210>)
 8001470:	809a      	strh	r2, [r3, #4]

	/* extend to 32 bit SIGNED integers (two's complement)*/
    int32_t gyroRawSigned[3];


	if ( (gyroRaw[0] & 0x00008000) == 0x00008000 )  //change to 32 bit
 8001472:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8001476:	2b00      	cmp	r3, #0
 8001478:	da07      	bge.n	800148a <IMU_GyroRead+0x18a>
		gyroRawSigned[0] = gyroRaw[0] | 0xFFFF0000;
 800147a:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 800147e:	ea6f 4303 	mvn.w	r3, r3, lsl #16
 8001482:	ea6f 4313 	mvn.w	r3, r3, lsr #16
 8001486:	60bb      	str	r3, [r7, #8]
 8001488:	e002      	b.n	8001490 <IMU_GyroRead+0x190>
	else
		gyroRawSigned[0] = gyroRaw[0];
 800148a:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 800148e:	60bb      	str	r3, [r7, #8]

	if ( (gyroRaw[1] & 0x00008000) == 0x00008000 )
 8001490:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8001494:	2b00      	cmp	r3, #0
 8001496:	da07      	bge.n	80014a8 <IMU_GyroRead+0x1a8>
		gyroRawSigned[1] = gyroRaw[1] | 0xFFFF0000;
 8001498:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 800149c:	ea6f 4303 	mvn.w	r3, r3, lsl #16
 80014a0:	ea6f 4313 	mvn.w	r3, r3, lsr #16
 80014a4:	60fb      	str	r3, [r7, #12]
 80014a6:	e002      	b.n	80014ae <IMU_GyroRead+0x1ae>
	else
		gyroRawSigned[1] = gyroRaw[1];
 80014a8:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80014ac:	60fb      	str	r3, [r7, #12]

	if ( (gyroRaw[2] & 0x00008000) == 0x800008000 )
		gyroRawSigned[2] = gyroRaw[2] | 0xFFFF0000;
	else
		gyroRawSigned[2] = gyroRaw[2];
 80014ae:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 80014b2:	613b      	str	r3, [r7, #16]


	// gyro full scale set to +/-500 dps, divide by sensitivity scale factor = 65.5 LSB/dps (see pg 31, Registers 67-72)
	// degree per second = value/65.5
	dev->gyro[0] = 0.0152671755725191f * gyroRawSigned[0];
 80014b4:	68bb      	ldr	r3, [r7, #8]
 80014b6:	ee07 3a90 	vmov	s15, r3
 80014ba:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80014be:	ed9f 7a15 	vldr	s14, [pc, #84]	; 8001514 <IMU_GyroRead+0x214>
 80014c2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	edc3 7a05 	vstr	s15, [r3, #20]
	dev->gyro[1] = 0.0152671755725191f * gyroRawSigned[1];
 80014cc:	68fb      	ldr	r3, [r7, #12]
 80014ce:	ee07 3a90 	vmov	s15, r3
 80014d2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80014d6:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 8001514 <IMU_GyroRead+0x214>
 80014da:	ee67 7a87 	vmul.f32	s15, s15, s14
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	edc3 7a06 	vstr	s15, [r3, #24]
	dev->gyro[2] = 0.0152671755725191f * gyroRawSigned[2];
 80014e4:	693b      	ldr	r3, [r7, #16]
 80014e6:	ee07 3a90 	vmov	s15, r3
 80014ea:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80014ee:	ed9f 7a09 	vldr	s14, [pc, #36]	; 8001514 <IMU_GyroRead+0x214>
 80014f2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	edc3 7a07 	vstr	s15, [r3, #28]

	return ret;
 80014fc:	4b02      	ldr	r3, [pc, #8]	; (8001508 <IMU_GyroRead+0x208>)
 80014fe:	781b      	ldrb	r3, [r3, #0]

}
 8001500:	4618      	mov	r0, r3
 8001502:	3728      	adds	r7, #40	; 0x28
 8001504:	46bd      	mov	sp, r7
 8001506:	bd80      	pop	{r7, pc}
 8001508:	2000020c 	.word	0x2000020c
 800150c:	20000210 	.word	0x20000210
 8001510:	20000218 	.word	0x20000218
 8001514:	3c7a232d 	.word	0x3c7a232d

08001518 <OLED_disp_msg1>:
int32_t roll_servo_target = 150;

//***************************************************************************************

void OLED_disp_msg1()
{ // show starting message
 8001518:	b580      	push	{r7, lr}
 800151a:	b082      	sub	sp, #8
 800151c:	af00      	add	r7, sp, #0
  char *buf; // buffer to store value to be display on OLED/SerialPort
  OLED_Init();
 800151e:	f001 fd5f 	bl	8002fe0 <OLED_Init>
  OLED_ShowString(10, 5, "SC2104/CE3002"); // show message on OLED display at line 5)
 8001522:	4a16      	ldr	r2, [pc, #88]	; (800157c <OLED_disp_msg1+0x64>)
 8001524:	2105      	movs	r1, #5
 8001526:	200a      	movs	r0, #10
 8001528:	f001 fd28 	bl	8002f7c <OLED_ShowString>
  buf = "Lab 5"; // another way to show message through buffer
 800152c:	4b14      	ldr	r3, [pc, #80]	; (8001580 <OLED_disp_msg1+0x68>)
 800152e:	607b      	str	r3, [r7, #4]
  OLED_ShowString(10,30, buf); //another message at line 30
 8001530:	687a      	ldr	r2, [r7, #4]
 8001532:	211e      	movs	r1, #30
 8001534:	200a      	movs	r0, #10
 8001536:	f001 fd21 	bl	8002f7c <OLED_ShowString>
  buf = "IMU + PID"; // anther way to show message through buffer
 800153a:	4b12      	ldr	r3, [pc, #72]	; (8001584 <OLED_disp_msg1+0x6c>)
 800153c:	607b      	str	r3, [r7, #4]
  OLED_ShowString(10,50, buf); //another message at line 50
 800153e:	687a      	ldr	r2, [r7, #4]
 8001540:	2132      	movs	r1, #50	; 0x32
 8001542:	200a      	movs	r0, #10
 8001544:	f001 fd1a 	bl	8002f7c <OLED_ShowString>
  OLED_Refresh_Gram();
 8001548:	f001 fbee 	bl	8002d28 <OLED_Refresh_Gram>
  HAL_Delay(2000); // pause for 2 second to show message
 800154c:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001550:	f002 fa7a 	bl	8003a48 <HAL_Delay>

  // send a message to serial port - for testing
  buf = "SC2104\n\r";
 8001554:	4b0c      	ldr	r3, [pc, #48]	; (8001588 <OLED_disp_msg1+0x70>)
 8001556:	607b      	str	r3, [r7, #4]
  HAL_UART_Transmit(&huart3, buf, 8, HAL_MAX_DELAY); // Send through Serial Port @115200
 8001558:	f04f 33ff 	mov.w	r3, #4294967295
 800155c:	2208      	movs	r2, #8
 800155e:	6879      	ldr	r1, [r7, #4]
 8001560:	480a      	ldr	r0, [pc, #40]	; (800158c <OLED_disp_msg1+0x74>)
 8001562:	f005 fe1c 	bl	800719e <HAL_UART_Transmit>
  HAL_UART_Transmit(&huart2, buf, 8, HAL_MAX_DELAY); // Send through BT Serial Port @9600
 8001566:	f04f 33ff 	mov.w	r3, #4294967295
 800156a:	2208      	movs	r2, #8
 800156c:	6879      	ldr	r1, [r7, #4]
 800156e:	4808      	ldr	r0, [pc, #32]	; (8001590 <OLED_disp_msg1+0x78>)
 8001570:	f005 fe15 	bl	800719e <HAL_UART_Transmit>
  }
 8001574:	bf00      	nop
 8001576:	3708      	adds	r7, #8
 8001578:	46bd      	mov	sp, r7
 800157a:	bd80      	pop	{r7, pc}
 800157c:	0800b370 	.word	0x0800b370
 8001580:	0800b380 	.word	0x0800b380
 8001584:	0800b388 	.word	0x0800b388
 8001588:	0800b394 	.word	0x0800b394
 800158c:	200004b0 	.word	0x200004b0
 8001590:	2000046c 	.word	0x2000046c

08001594 <OLED_disp_msg2>:

void OLED_disp_msg2()
{ // showing messages while adjusting the platform
 8001594:	b580      	push	{r7, lr}
 8001596:	b082      	sub	sp, #8
 8001598:	af00      	add	r7, sp, #0
  OLED_Clear();
 800159a:	f001 fbfd 	bl	8002d98 <OLED_Clear>
  OLED_ShowString(30, 20, "Testing"); // show message on OLED display at line 20)
 800159e:	4a3f      	ldr	r2, [pc, #252]	; (800169c <OLED_disp_msg2+0x108>)
 80015a0:	2114      	movs	r1, #20
 80015a2:	201e      	movs	r0, #30
 80015a4:	f001 fcea 	bl	8002f7c <OLED_ShowString>
  OLED_ShowString(10, 30, " Server motors"); // show message on OLED display at line 40)
 80015a8:	4a3d      	ldr	r2, [pc, #244]	; (80016a0 <OLED_disp_msg2+0x10c>)
 80015aa:	211e      	movs	r1, #30
 80015ac:	200a      	movs	r0, #10
 80015ae:	f001 fce5 	bl	8002f7c <OLED_ShowString>
  OLED_Refresh_Gram();
 80015b2:	f001 fbb9 	bl	8002d28 <OLED_Refresh_Gram>
  Server_Motor12(); // testing servermotor 1 and 2
 80015b6:	f000 f95b 	bl	8001870 <Server_Motor12>

  // show starting message
  OLED_Clear();
 80015ba:	f001 fbed 	bl	8002d98 <OLED_Clear>
  OLED_ShowString(0, 0,  "Adjust Platform"); // show message on OLED display at line 30)
 80015be:	4a39      	ldr	r2, [pc, #228]	; (80016a4 <OLED_disp_msg2+0x110>)
 80015c0:	2100      	movs	r1, #0
 80015c2:	2000      	movs	r0, #0
 80015c4:	f001 fcda 	bl	8002f7c <OLED_ShowString>
  OLED_ShowString(0, 10, "    for"); // show message on OLED display at line 40)
 80015c8:	4a37      	ldr	r2, [pc, #220]	; (80016a8 <OLED_disp_msg2+0x114>)
 80015ca:	210a      	movs	r1, #10
 80015cc:	2000      	movs	r0, #0
 80015ce:	f001 fcd5 	bl	8002f7c <OLED_ShowString>
  OLED_ShowString(0, 20, "level setting"); // show message on OLED display at line 40)
 80015d2:	4a36      	ldr	r2, [pc, #216]	; (80016ac <OLED_disp_msg2+0x118>)
 80015d4:	2114      	movs	r1, #20
 80015d6:	2000      	movs	r0, #0
 80015d8:	f001 fcd0 	bl	8002f7c <OLED_ShowString>
  //OLED_ShowString(0, 30, "  setting"); // show message on OLED display at line 40)
  OLED_Refresh_Gram();
 80015dc:	f001 fba4 	bl	8002d28 <OLED_Refresh_Gram>
  HAL_Delay(1000); // pause for 2 second to show message
 80015e0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80015e4:	f002 fa30 	bl	8003a48 <HAL_Delay>
  millisOld = HAL_GetTick(); // get first time value before starting - for Gyro dt compuattaion
 80015e8:	f002 fa22 	bl	8003a30 <HAL_GetTick>
 80015ec:	4603      	mov	r3, r0
 80015ee:	4a30      	ldr	r2, [pc, #192]	; (80016b0 <OLED_disp_msg2+0x11c>)
 80015f0:	6013      	str	r3, [r2, #0]
  for (int j = 0; j < 200; j++){
 80015f2:	2300      	movs	r3, #0
 80015f4:	607b      	str	r3, [r7, #4]
 80015f6:	e029      	b.n	800164c <OLED_disp_msg2+0xb8>
	  get_angles();
 80015f8:	f000 fa9a 	bl	8001b30 <get_angles>
	  // show Pitch_acc and Roll_acc on OLED
	  sprintf(temp[9], "P:%4.1f ", pitch_acc);
 80015fc:	4b2d      	ldr	r3, [pc, #180]	; (80016b4 <OLED_disp_msg2+0x120>)
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	4618      	mov	r0, r3
 8001602:	f7fe ffa1 	bl	8000548 <__aeabi_f2d>
 8001606:	4602      	mov	r2, r0
 8001608:	460b      	mov	r3, r1
 800160a:	492b      	ldr	r1, [pc, #172]	; (80016b8 <OLED_disp_msg2+0x124>)
 800160c:	482b      	ldr	r0, [pc, #172]	; (80016bc <OLED_disp_msg2+0x128>)
 800160e:	f007 faa3 	bl	8008b58 <siprintf>
	  OLED_ShowString(0, 40, &temp[9]);  // show on OLED
 8001612:	4a2a      	ldr	r2, [pc, #168]	; (80016bc <OLED_disp_msg2+0x128>)
 8001614:	2128      	movs	r1, #40	; 0x28
 8001616:	2000      	movs	r0, #0
 8001618:	f001 fcb0 	bl	8002f7c <OLED_ShowString>
	  sprintf(temp[9], "R:%4.1f", roll_acc); //
 800161c:	4b28      	ldr	r3, [pc, #160]	; (80016c0 <OLED_disp_msg2+0x12c>)
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	4618      	mov	r0, r3
 8001622:	f7fe ff91 	bl	8000548 <__aeabi_f2d>
 8001626:	4602      	mov	r2, r0
 8001628:	460b      	mov	r3, r1
 800162a:	4926      	ldr	r1, [pc, #152]	; (80016c4 <OLED_disp_msg2+0x130>)
 800162c:	4823      	ldr	r0, [pc, #140]	; (80016bc <OLED_disp_msg2+0x128>)
 800162e:	f007 fa93 	bl	8008b58 <siprintf>
	  OLED_ShowString(70, 40, &temp[9]); // shown on OLED
 8001632:	4a22      	ldr	r2, [pc, #136]	; (80016bc <OLED_disp_msg2+0x128>)
 8001634:	2128      	movs	r1, #40	; 0x28
 8001636:	2046      	movs	r0, #70	; 0x46
 8001638:	f001 fca0 	bl	8002f7c <OLED_ShowString>
	  OLED_Refresh_Gram();
 800163c:	f001 fb74 	bl	8002d28 <OLED_Refresh_Gram>
	  HAL_Delay(10); // pause for 0.01 second
 8001640:	200a      	movs	r0, #10
 8001642:	f002 fa01 	bl	8003a48 <HAL_Delay>
  for (int j = 0; j < 200; j++){
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	3301      	adds	r3, #1
 800164a:	607b      	str	r3, [r7, #4]
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	2bc7      	cmp	r3, #199	; 0xc7
 8001650:	ddd2      	ble.n	80015f8 <OLED_disp_msg2+0x64>
      }


  OLED_Clear();
 8001652:	f001 fba1 	bl	8002d98 <OLED_Clear>
  OLED_ShowString(0, 10, "Targets setting"); // show message on OLED display at line 40)
 8001656:	4a1c      	ldr	r2, [pc, #112]	; (80016c8 <OLED_disp_msg2+0x134>)
 8001658:	210a      	movs	r1, #10
 800165a:	2000      	movs	r0, #0
 800165c:	f001 fc8e 	bl	8002f7c <OLED_ShowString>
  OLED_ShowString(0, 20, "  procedure"); // show message on OLED display at line 40)
 8001660:	4a1a      	ldr	r2, [pc, #104]	; (80016cc <OLED_disp_msg2+0x138>)
 8001662:	2114      	movs	r1, #20
 8001664:	2000      	movs	r0, #0
 8001666:	f001 fc89 	bl	8002f7c <OLED_ShowString>
  OLED_ShowString(0, 35, "   starts"); // show message on OLED display at line 40)
 800166a:	4a19      	ldr	r2, [pc, #100]	; (80016d0 <OLED_disp_msg2+0x13c>)
 800166c:	2123      	movs	r1, #35	; 0x23
 800166e:	2000      	movs	r0, #0
 8001670:	f001 fc84 	bl	8002f7c <OLED_ShowString>
  OLED_ShowString(0, 50, "..Keep still.."); // show message on OLED display at line 40)
 8001674:	4a17      	ldr	r2, [pc, #92]	; (80016d4 <OLED_disp_msg2+0x140>)
 8001676:	2132      	movs	r1, #50	; 0x32
 8001678:	2000      	movs	r0, #0
 800167a:	f001 fc7f 	bl	8002f7c <OLED_ShowString>
  OLED_Refresh_Gram();
 800167e:	f001 fb53 	bl	8002d28 <OLED_Refresh_Gram>


  set_targets(); //set the target  angles for the balance platform
 8001682:	f000 f9bd 	bl	8001a00 <set_targets>
  HAL_Delay(2000); // pause for 2 second to show message
 8001686:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800168a:	f002 f9dd 	bl	8003a48 <HAL_Delay>
  OLED_Clear();
 800168e:	f001 fb83 	bl	8002d98 <OLED_Clear>
}
 8001692:	bf00      	nop
 8001694:	3708      	adds	r7, #8
 8001696:	46bd      	mov	sp, r7
 8001698:	bd80      	pop	{r7, pc}
 800169a:	bf00      	nop
 800169c:	0800b3a0 	.word	0x0800b3a0
 80016a0:	0800b3a8 	.word	0x0800b3a8
 80016a4:	0800b3b8 	.word	0x0800b3b8
 80016a8:	0800b3c8 	.word	0x0800b3c8
 80016ac:	0800b3d0 	.word	0x0800b3d0
 80016b0:	20000664 	.word	0x20000664
 80016b4:	20000518 	.word	0x20000518
 80016b8:	0800b3e0 	.word	0x0800b3e0
 80016bc:	2000065a 	.word	0x2000065a
 80016c0:	2000051c 	.word	0x2000051c
 80016c4:	0800b3ec 	.word	0x0800b3ec
 80016c8:	0800b3f4 	.word	0x0800b3f4
 80016cc:	0800b404 	.word	0x0800b404
 80016d0:	0800b410 	.word	0x0800b410
 80016d4:	0800b41c 	.word	0x0800b41c

080016d8 <OLED_disp_msg3>:

float pitch_target, roll_target;  // target angles values for platform

void OLED_disp_msg3()
{  	// show Pitch_acc and Roll_acc on OLED
 80016d8:	b580      	push	{r7, lr}
 80016da:	af00      	add	r7, sp, #0
  	sprintf(temp[9], "P:%4.1f ", pitch_acc);
 80016dc:	4b29      	ldr	r3, [pc, #164]	; (8001784 <OLED_disp_msg3+0xac>)
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	4618      	mov	r0, r3
 80016e2:	f7fe ff31 	bl	8000548 <__aeabi_f2d>
 80016e6:	4602      	mov	r2, r0
 80016e8:	460b      	mov	r3, r1
 80016ea:	4927      	ldr	r1, [pc, #156]	; (8001788 <OLED_disp_msg3+0xb0>)
 80016ec:	4827      	ldr	r0, [pc, #156]	; (800178c <OLED_disp_msg3+0xb4>)
 80016ee:	f007 fa33 	bl	8008b58 <siprintf>
  	OLED_ShowString(0, 40, &temp[9]);  // show on OLED
 80016f2:	4a26      	ldr	r2, [pc, #152]	; (800178c <OLED_disp_msg3+0xb4>)
 80016f4:	2128      	movs	r1, #40	; 0x28
 80016f6:	2000      	movs	r0, #0
 80016f8:	f001 fc40 	bl	8002f7c <OLED_ShowString>
	sprintf(temp[9], "R:%4.1f", roll_acc); //
 80016fc:	4b24      	ldr	r3, [pc, #144]	; (8001790 <OLED_disp_msg3+0xb8>)
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	4618      	mov	r0, r3
 8001702:	f7fe ff21 	bl	8000548 <__aeabi_f2d>
 8001706:	4602      	mov	r2, r0
 8001708:	460b      	mov	r3, r1
 800170a:	4922      	ldr	r1, [pc, #136]	; (8001794 <OLED_disp_msg3+0xbc>)
 800170c:	481f      	ldr	r0, [pc, #124]	; (800178c <OLED_disp_msg3+0xb4>)
 800170e:	f007 fa23 	bl	8008b58 <siprintf>
  	OLED_ShowString(70, 40, &temp[9]); // shown on OLED
 8001712:	4a1e      	ldr	r2, [pc, #120]	; (800178c <OLED_disp_msg3+0xb4>)
 8001714:	2128      	movs	r1, #40	; 0x28
 8001716:	2046      	movs	r0, #70	; 0x46
 8001718:	f001 fc30 	bl	8002f7c <OLED_ShowString>

  	sprintf(temp[9], "T:%4.1f ", pitch_target);
 800171c:	4b1e      	ldr	r3, [pc, #120]	; (8001798 <OLED_disp_msg3+0xc0>)
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	4618      	mov	r0, r3
 8001722:	f7fe ff11 	bl	8000548 <__aeabi_f2d>
 8001726:	4602      	mov	r2, r0
 8001728:	460b      	mov	r3, r1
 800172a:	491c      	ldr	r1, [pc, #112]	; (800179c <OLED_disp_msg3+0xc4>)
 800172c:	4817      	ldr	r0, [pc, #92]	; (800178c <OLED_disp_msg3+0xb4>)
 800172e:	f007 fa13 	bl	8008b58 <siprintf>
  	OLED_ShowString(0, 50, &temp[9]);  // show on OLED
 8001732:	4a16      	ldr	r2, [pc, #88]	; (800178c <OLED_disp_msg3+0xb4>)
 8001734:	2132      	movs	r1, #50	; 0x32
 8001736:	2000      	movs	r0, #0
 8001738:	f001 fc20 	bl	8002f7c <OLED_ShowString>
	sprintf(temp[9], "T:%4.1f", roll_target); //
 800173c:	4b18      	ldr	r3, [pc, #96]	; (80017a0 <OLED_disp_msg3+0xc8>)
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	4618      	mov	r0, r3
 8001742:	f7fe ff01 	bl	8000548 <__aeabi_f2d>
 8001746:	4602      	mov	r2, r0
 8001748:	460b      	mov	r3, r1
 800174a:	4916      	ldr	r1, [pc, #88]	; (80017a4 <OLED_disp_msg3+0xcc>)
 800174c:	480f      	ldr	r0, [pc, #60]	; (800178c <OLED_disp_msg3+0xb4>)
 800174e:	f007 fa03 	bl	8008b58 <siprintf>
  	OLED_ShowString(70, 50, &temp[9]); // shown on OLED
 8001752:	4a0e      	ldr	r2, [pc, #56]	; (800178c <OLED_disp_msg3+0xb4>)
 8001754:	2132      	movs	r1, #50	; 0x32
 8001756:	2046      	movs	r0, #70	; 0x46
 8001758:	f001 fc10 	bl	8002f7c <OLED_ShowString>

 	sprintf(temp[9], "dt: %5.3f", dt);  // cycle time
 800175c:	4b12      	ldr	r3, [pc, #72]	; (80017a8 <OLED_disp_msg3+0xd0>)
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	4618      	mov	r0, r3
 8001762:	f7fe fef1 	bl	8000548 <__aeabi_f2d>
 8001766:	4602      	mov	r2, r0
 8001768:	460b      	mov	r3, r1
 800176a:	4910      	ldr	r1, [pc, #64]	; (80017ac <OLED_disp_msg3+0xd4>)
 800176c:	4807      	ldr	r0, [pc, #28]	; (800178c <OLED_disp_msg3+0xb4>)
 800176e:	f007 f9f3 	bl	8008b58 <siprintf>
  	OLED_ShowString(0, 0, &temp[9]); // shown on OLED
 8001772:	4a06      	ldr	r2, [pc, #24]	; (800178c <OLED_disp_msg3+0xb4>)
 8001774:	2100      	movs	r1, #0
 8001776:	2000      	movs	r0, #0
 8001778:	f001 fc00 	bl	8002f7c <OLED_ShowString>

  	OLED_Refresh_Gram(); // refresh OLED display
 800177c:	f001 fad4 	bl	8002d28 <OLED_Refresh_Gram>
}
 8001780:	bf00      	nop
 8001782:	bd80      	pop	{r7, pc}
 8001784:	20000518 	.word	0x20000518
 8001788:	0800b3e0 	.word	0x0800b3e0
 800178c:	2000065a 	.word	0x2000065a
 8001790:	2000051c 	.word	0x2000051c
 8001794:	0800b3ec 	.word	0x0800b3ec
 8001798:	20000670 	.word	0x20000670
 800179c:	0800b42c 	.word	0x0800b42c
 80017a0:	20000674 	.word	0x20000674
 80017a4:	0800b438 	.word	0x0800b438
 80017a8:	2000066c 	.word	0x2000066c
 80017ac:	0800b440 	.word	0x0800b440

080017b0 <Serial_tx>:


//***************************************************************************************

void Serial_tx(){
 80017b0:	b580      	push	{r7, lr}
 80017b2:	b082      	sub	sp, #8
 80017b4:	af00      	add	r7, sp, #0
  	// send Platform  roll and pitch angles as roll and pitch targets to USB serial port
  	sprintf(sbuf[0], "%7.2f,", roll_KF); //
 80017b6:	4b23      	ldr	r3, [pc, #140]	; (8001844 <Serial_tx+0x94>)
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	4618      	mov	r0, r3
 80017bc:	f7fe fec4 	bl	8000548 <__aeabi_f2d>
 80017c0:	4602      	mov	r2, r0
 80017c2:	460b      	mov	r3, r1
 80017c4:	4920      	ldr	r1, [pc, #128]	; (8001848 <Serial_tx+0x98>)
 80017c6:	4821      	ldr	r0, [pc, #132]	; (800184c <Serial_tx+0x9c>)
 80017c8:	f007 f9c6 	bl	8008b58 <siprintf>
   	sprintf(sbuf[1], "%7.2f,", roll_target);
 80017cc:	4b20      	ldr	r3, [pc, #128]	; (8001850 <Serial_tx+0xa0>)
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	4618      	mov	r0, r3
 80017d2:	f7fe feb9 	bl	8000548 <__aeabi_f2d>
 80017d6:	4602      	mov	r2, r0
 80017d8:	460b      	mov	r3, r1
 80017da:	491b      	ldr	r1, [pc, #108]	; (8001848 <Serial_tx+0x98>)
 80017dc:	481d      	ldr	r0, [pc, #116]	; (8001854 <Serial_tx+0xa4>)
 80017de:	f007 f9bb 	bl	8008b58 <siprintf>
  	sprintf(sbuf[2], "%7.2f,", pitch_KF); //
 80017e2:	4b1d      	ldr	r3, [pc, #116]	; (8001858 <Serial_tx+0xa8>)
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	4618      	mov	r0, r3
 80017e8:	f7fe feae 	bl	8000548 <__aeabi_f2d>
 80017ec:	4602      	mov	r2, r0
 80017ee:	460b      	mov	r3, r1
 80017f0:	4915      	ldr	r1, [pc, #84]	; (8001848 <Serial_tx+0x98>)
 80017f2:	481a      	ldr	r0, [pc, #104]	; (800185c <Serial_tx+0xac>)
 80017f4:	f007 f9b0 	bl	8008b58 <siprintf>
  	sprintf(sbuf[3], "%7.2f\n\r", pitch_target); //yaw_gyro
 80017f8:	4b19      	ldr	r3, [pc, #100]	; (8001860 <Serial_tx+0xb0>)
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	4618      	mov	r0, r3
 80017fe:	f7fe fea3 	bl	8000548 <__aeabi_f2d>
 8001802:	4602      	mov	r2, r0
 8001804:	460b      	mov	r3, r1
 8001806:	4917      	ldr	r1, [pc, #92]	; (8001864 <Serial_tx+0xb4>)
 8001808:	4817      	ldr	r0, [pc, #92]	; (8001868 <Serial_tx+0xb8>)
 800180a:	f007 f9a5 	bl	8008b58 <siprintf>
  	for (int i=0; i<4; i++)// send the values to serial port: channel 15 to 17 on SerialPort
 800180e:	2300      	movs	r3, #0
 8001810:	607b      	str	r3, [r7, #4]
 8001812:	e00f      	b.n	8001834 <Serial_tx+0x84>
  	 	HAL_UART_Transmit(&huart3, sbuf[i], 8, HAL_MAX_DELAY); // send through serial port at 115200
 8001814:	687a      	ldr	r2, [r7, #4]
 8001816:	4613      	mov	r3, r2
 8001818:	009b      	lsls	r3, r3, #2
 800181a:	4413      	add	r3, r2
 800181c:	009b      	lsls	r3, r3, #2
 800181e:	4a0b      	ldr	r2, [pc, #44]	; (800184c <Serial_tx+0x9c>)
 8001820:	1899      	adds	r1, r3, r2
 8001822:	f04f 33ff 	mov.w	r3, #4294967295
 8001826:	2208      	movs	r2, #8
 8001828:	4810      	ldr	r0, [pc, #64]	; (800186c <Serial_tx+0xbc>)
 800182a:	f005 fcb8 	bl	800719e <HAL_UART_Transmit>
  	for (int i=0; i<4; i++)// send the values to serial port: channel 15 to 17 on SerialPort
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	3301      	adds	r3, #1
 8001832:	607b      	str	r3, [r7, #4]
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	2b03      	cmp	r3, #3
 8001838:	ddec      	ble.n	8001814 <Serial_tx+0x64>
    }
 800183a:	bf00      	nop
 800183c:	bf00      	nop
 800183e:	3708      	adds	r7, #8
 8001840:	46bd      	mov	sp, r7
 8001842:	bd80      	pop	{r7, pc}
 8001844:	20000530 	.word	0x20000530
 8001848:	0800b44c 	.word	0x0800b44c
 800184c:	20000538 	.word	0x20000538
 8001850:	20000674 	.word	0x20000674
 8001854:	2000054c 	.word	0x2000054c
 8001858:	20000534 	.word	0x20000534
 800185c:	20000560 	.word	0x20000560
 8001860:	20000670 	.word	0x20000670
 8001864:	0800b454 	.word	0x0800b454
 8001868:	20000574 	.word	0x20000574
 800186c:	200004b0 	.word	0x200004b0

08001870 <Server_Motor12>:


//***************************************************************************************

void Server_Motor12(){
 8001870:	b580      	push	{r7, lr}
 8001872:	af00      	add	r7, sp, #0
	 //   set Prescaler to 720 and ARR = 2000 (see ioc setup)
	 // 1ms = 2000 * 1/20 = 100
	 // 2 msec = 200
	 //1.5 msec = 150

	HAL_TIM_PWM_Start(&htim12, TIM_CHANNEL_1); // start timer 12 for servor motor
 8001874:	2100      	movs	r1, #0
 8001876:	480b      	ldr	r0, [pc, #44]	; (80018a4 <Server_Motor12+0x34>)
 8001878:	f004 fc20 	bl	80060bc <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim12, TIM_CHANNEL_2); // start timer 12 for servor motor
 800187c:	2104      	movs	r1, #4
 800187e:	4809      	ldr	r0, [pc, #36]	; (80018a4 <Server_Motor12+0x34>)
 8001880:	f004 fc1c 	bl	80060bc <HAL_TIM_PWM_Start>

  // initial position
	htim12.Instance->CCR1 = roll_servo_target;  // duty cycle is 1.5 ms
 8001884:	4b08      	ldr	r3, [pc, #32]	; (80018a8 <Server_Motor12+0x38>)
 8001886:	681a      	ldr	r2, [r3, #0]
 8001888:	4b06      	ldr	r3, [pc, #24]	; (80018a4 <Server_Motor12+0x34>)
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	635a      	str	r2, [r3, #52]	; 0x34
	htim12.Instance->CCR2 = pitch_servo_target;  // duty cycle is 1.5 ms
 800188e:	4b07      	ldr	r3, [pc, #28]	; (80018ac <Server_Motor12+0x3c>)
 8001890:	681a      	ldr	r2, [r3, #0]
 8001892:	4b04      	ldr	r3, [pc, #16]	; (80018a4 <Server_Motor12+0x34>)
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	639a      	str	r2, [r3, #56]	; 0x38
	HAL_Delay(2000);
 8001898:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800189c:	f002 f8d4 	bl	8003a48 <HAL_Delay>

}
 80018a0:	bf00      	nop
 80018a2:	bd80      	pop	{r7, pc}
 80018a4:	20000424 	.word	0x20000424
 80018a8:	20000018 	.word	0x20000018
 80018ac:	20000014 	.word	0x20000014

080018b0 <HAL_GPIO_EXTI_Callback>:


//***************************************************************************************

int start=0;              // use to start stop the motor
void HAL_GPIO_EXTI_Callback( uint16_t GPIO_Pin ) {// user push button interrupt
 80018b0:	b580      	push	{r7, lr}
 80018b2:	b082      	sub	sp, #8
 80018b4:	af00      	add	r7, sp, #0
 80018b6:	4603      	mov	r3, r0
 80018b8:	80fb      	strh	r3, [r7, #6]
    // see EXTI0_IRQHandler() in stm32f4xx_it.c for interrupt
	if ( GPIO_Pin == USER_PB_Pin) {
 80018ba:	88fb      	ldrh	r3, [r7, #6]
 80018bc:	2b01      	cmp	r3, #1
 80018be:	d10f      	bne.n	80018e0 <HAL_GPIO_EXTI_Callback+0x30>
		// toggle LED
		HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_12); // LED - A12
 80018c0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80018c4:	4808      	ldr	r0, [pc, #32]	; (80018e8 <HAL_GPIO_EXTI_Callback+0x38>)
 80018c6:	f002 fe9e 	bl	8004606 <HAL_GPIO_TogglePin>
		if (start == 0)
 80018ca:	4b08      	ldr	r3, [pc, #32]	; (80018ec <HAL_GPIO_EXTI_Callback+0x3c>)
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d103      	bne.n	80018da <HAL_GPIO_EXTI_Callback+0x2a>
			start = 1;
 80018d2:	4b06      	ldr	r3, [pc, #24]	; (80018ec <HAL_GPIO_EXTI_Callback+0x3c>)
 80018d4:	2201      	movs	r2, #1
 80018d6:	601a      	str	r2, [r3, #0]
		else
			start = 0;
 	    }
}
 80018d8:	e002      	b.n	80018e0 <HAL_GPIO_EXTI_Callback+0x30>
			start = 0;
 80018da:	4b04      	ldr	r3, [pc, #16]	; (80018ec <HAL_GPIO_EXTI_Callback+0x3c>)
 80018dc:	2200      	movs	r2, #0
 80018de:	601a      	str	r2, [r3, #0]
}
 80018e0:	bf00      	nop
 80018e2:	3708      	adds	r7, #8
 80018e4:	46bd      	mov	sp, r7
 80018e6:	bd80      	pop	{r7, pc}
 80018e8:	40020000 	.word	0x40020000
 80018ec:	20000678 	.word	0x20000678

080018f0 <mov_avr_pitch>:
#define window_size 10
float pitch_array[window_size] = {0}; // initialize all value to 0
float roll_array[window_size] = {0};

float mov_avr_pitch(float data)
{   static int index = 0;
 80018f0:	b480      	push	{r7}
 80018f2:	b085      	sub	sp, #20
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	ed87 0a01 	vstr	s0, [r7, #4]
    float sum;
    char *buff;


    pitch_array[index] = data;
 80018fa:	4b1d      	ldr	r3, [pc, #116]	; (8001970 <mov_avr_pitch+0x80>)
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	4a1d      	ldr	r2, [pc, #116]	; (8001974 <mov_avr_pitch+0x84>)
 8001900:	009b      	lsls	r3, r3, #2
 8001902:	4413      	add	r3, r2
 8001904:	687a      	ldr	r2, [r7, #4]
 8001906:	601a      	str	r2, [r3, #0]
    index++;
 8001908:	4b19      	ldr	r3, [pc, #100]	; (8001970 <mov_avr_pitch+0x80>)
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	3301      	adds	r3, #1
 800190e:	4a18      	ldr	r2, [pc, #96]	; (8001970 <mov_avr_pitch+0x80>)
 8001910:	6013      	str	r3, [r2, #0]
    if (index == window_size)
 8001912:	4b17      	ldr	r3, [pc, #92]	; (8001970 <mov_avr_pitch+0x80>)
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	2b0a      	cmp	r3, #10
 8001918:	d102      	bne.n	8001920 <mov_avr_pitch+0x30>
		index = 0;
 800191a:	4b15      	ldr	r3, [pc, #84]	; (8001970 <mov_avr_pitch+0x80>)
 800191c:	2200      	movs	r2, #0
 800191e:	601a      	str	r2, [r3, #0]

	sum = 0;
 8001920:	f04f 0300 	mov.w	r3, #0
 8001924:	60fb      	str	r3, [r7, #12]

	for (int i = 0; i<window_size; i++)
 8001926:	2300      	movs	r3, #0
 8001928:	60bb      	str	r3, [r7, #8]
 800192a:	e00e      	b.n	800194a <mov_avr_pitch+0x5a>
		sum = sum + pitch_array[i];
 800192c:	4a11      	ldr	r2, [pc, #68]	; (8001974 <mov_avr_pitch+0x84>)
 800192e:	68bb      	ldr	r3, [r7, #8]
 8001930:	009b      	lsls	r3, r3, #2
 8001932:	4413      	add	r3, r2
 8001934:	edd3 7a00 	vldr	s15, [r3]
 8001938:	ed97 7a03 	vldr	s14, [r7, #12]
 800193c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001940:	edc7 7a03 	vstr	s15, [r7, #12]
	for (int i = 0; i<window_size; i++)
 8001944:	68bb      	ldr	r3, [r7, #8]
 8001946:	3301      	adds	r3, #1
 8001948:	60bb      	str	r3, [r7, #8]
 800194a:	68bb      	ldr	r3, [r7, #8]
 800194c:	2b09      	cmp	r3, #9
 800194e:	dded      	ble.n	800192c <mov_avr_pitch+0x3c>

	return (sum/window_size);
 8001950:	edd7 7a03 	vldr	s15, [r7, #12]
 8001954:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8001958:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800195c:	eef0 7a66 	vmov.f32	s15, s13
}
 8001960:	eeb0 0a67 	vmov.f32	s0, s15
 8001964:	3714      	adds	r7, #20
 8001966:	46bd      	mov	sp, r7
 8001968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800196c:	4770      	bx	lr
 800196e:	bf00      	nop
 8001970:	200006fc 	.word	0x200006fc
 8001974:	2000067c 	.word	0x2000067c

08001978 <mov_avr_roll>:

//----------------------------------------------------------------------------------------

float mov_avr_roll(const float data)
{   static int index = 0;
 8001978:	b480      	push	{r7}
 800197a:	b085      	sub	sp, #20
 800197c:	af00      	add	r7, sp, #0
 800197e:	ed87 0a01 	vstr	s0, [r7, #4]

    roll_array[index] = data;
 8001982:	4b1d      	ldr	r3, [pc, #116]	; (80019f8 <mov_avr_roll+0x80>)
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	4a1d      	ldr	r2, [pc, #116]	; (80019fc <mov_avr_roll+0x84>)
 8001988:	009b      	lsls	r3, r3, #2
 800198a:	4413      	add	r3, r2
 800198c:	687a      	ldr	r2, [r7, #4]
 800198e:	601a      	str	r2, [r3, #0]
    index++;
 8001990:	4b19      	ldr	r3, [pc, #100]	; (80019f8 <mov_avr_roll+0x80>)
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	3301      	adds	r3, #1
 8001996:	4a18      	ldr	r2, [pc, #96]	; (80019f8 <mov_avr_roll+0x80>)
 8001998:	6013      	str	r3, [r2, #0]
	if (index == window_size)
 800199a:	4b17      	ldr	r3, [pc, #92]	; (80019f8 <mov_avr_roll+0x80>)
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	2b0a      	cmp	r3, #10
 80019a0:	d102      	bne.n	80019a8 <mov_avr_roll+0x30>
		index = 0;
 80019a2:	4b15      	ldr	r3, [pc, #84]	; (80019f8 <mov_avr_roll+0x80>)
 80019a4:	2200      	movs	r2, #0
 80019a6:	601a      	str	r2, [r3, #0]

	float sum = 0;
 80019a8:	f04f 0300 	mov.w	r3, #0
 80019ac:	60fb      	str	r3, [r7, #12]
	for (int i = 0; i<window_size; i++)
 80019ae:	2300      	movs	r3, #0
 80019b0:	60bb      	str	r3, [r7, #8]
 80019b2:	e00e      	b.n	80019d2 <mov_avr_roll+0x5a>
		sum = sum + roll_array[i];
 80019b4:	4a11      	ldr	r2, [pc, #68]	; (80019fc <mov_avr_roll+0x84>)
 80019b6:	68bb      	ldr	r3, [r7, #8]
 80019b8:	009b      	lsls	r3, r3, #2
 80019ba:	4413      	add	r3, r2
 80019bc:	edd3 7a00 	vldr	s15, [r3]
 80019c0:	ed97 7a03 	vldr	s14, [r7, #12]
 80019c4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80019c8:	edc7 7a03 	vstr	s15, [r7, #12]
	for (int i = 0; i<window_size; i++)
 80019cc:	68bb      	ldr	r3, [r7, #8]
 80019ce:	3301      	adds	r3, #1
 80019d0:	60bb      	str	r3, [r7, #8]
 80019d2:	68bb      	ldr	r3, [r7, #8]
 80019d4:	2b09      	cmp	r3, #9
 80019d6:	dded      	ble.n	80019b4 <mov_avr_roll+0x3c>

	return (sum/window_size);
 80019d8:	edd7 7a03 	vldr	s15, [r7, #12]
 80019dc:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80019e0:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80019e4:	eef0 7a66 	vmov.f32	s15, s13
}
 80019e8:	eeb0 0a67 	vmov.f32	s0, s15
 80019ec:	3714      	adds	r7, #20
 80019ee:	46bd      	mov	sp, r7
 80019f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f4:	4770      	bx	lr
 80019f6:	bf00      	nop
 80019f8:	20000700 	.word	0x20000700
 80019fc:	200006a4 	.word	0x200006a4

08001a00 <set_targets>:
//***************************************************************************************

#define data_size 500 // take most recent 500 values

void set_targets()  // use the average of 500 samples to set the platform target angles
{ float pitch_arr[data_size];
 8001a00:	b580      	push	{r7, lr}
 8001a02:	f5ad 6d7b 	sub.w	sp, sp, #4016	; 0xfb0
 8001a06:	af00      	add	r7, sp, #0
  float roll_arr[data_size];
  float pitch_sum = 0, roll_sum = 0;
 8001a08:	f04f 0300 	mov.w	r3, #0
 8001a0c:	f607 72ac 	addw	r2, r7, #4012	; 0xfac
 8001a10:	6013      	str	r3, [r2, #0]
 8001a12:	f04f 0300 	mov.w	r3, #0
 8001a16:	f607 72a8 	addw	r2, r7, #4008	; 0xfa8
 8001a1a:	6013      	str	r3, [r2, #0]

  millisOld = HAL_GetTick();
 8001a1c:	f002 f808 	bl	8003a30 <HAL_GetTick>
 8001a20:	4603      	mov	r3, r0
 8001a22:	4a3c      	ldr	r2, [pc, #240]	; (8001b14 <set_targets+0x114>)
 8001a24:	6013      	str	r3, [r2, #0]
  for (int i = 0; i < data_size; i++ ){
 8001a26:	2300      	movs	r3, #0
 8001a28:	f8c7 3fa4 	str.w	r3, [r7, #4004]	; 0xfa4
 8001a2c:	e01c      	b.n	8001a68 <set_targets+0x68>
      get_angles();
 8001a2e:	f000 f87f 	bl	8001b30 <get_angles>
      pitch_arr[i] = pitch_KF; // store entries into array
 8001a32:	4b39      	ldr	r3, [pc, #228]	; (8001b18 <set_targets+0x118>)
 8001a34:	681a      	ldr	r2, [r3, #0]
 8001a36:	f507 637b 	add.w	r3, r7, #4016	; 0xfb0
 8001a3a:	f5a3 61fc 	sub.w	r1, r3, #2016	; 0x7e0
 8001a3e:	f8d7 3fa4 	ldr.w	r3, [r7, #4004]	; 0xfa4
 8001a42:	009b      	lsls	r3, r3, #2
 8001a44:	440b      	add	r3, r1
 8001a46:	601a      	str	r2, [r3, #0]
      roll_arr[i] = roll_KF;  // store entries i to array
 8001a48:	4b34      	ldr	r3, [pc, #208]	; (8001b1c <set_targets+0x11c>)
 8001a4a:	681a      	ldr	r2, [r3, #0]
 8001a4c:	f507 637b 	add.w	r3, r7, #4016	; 0xfb0
 8001a50:	f5a3 617b 	sub.w	r1, r3, #4016	; 0xfb0
 8001a54:	f8d7 3fa4 	ldr.w	r3, [r7, #4004]	; 0xfa4
 8001a58:	009b      	lsls	r3, r3, #2
 8001a5a:	440b      	add	r3, r1
 8001a5c:	601a      	str	r2, [r3, #0]
  for (int i = 0; i < data_size; i++ ){
 8001a5e:	f8d7 3fa4 	ldr.w	r3, [r7, #4004]	; 0xfa4
 8001a62:	3301      	adds	r3, #1
 8001a64:	f8c7 3fa4 	str.w	r3, [r7, #4004]	; 0xfa4
 8001a68:	f8d7 3fa4 	ldr.w	r3, [r7, #4004]	; 0xfa4
 8001a6c:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001a70:	dbdd      	blt.n	8001a2e <set_targets+0x2e>
      }
  // calculate average
  for (int i = 0; i < data_size; i++ ){
 8001a72:	2300      	movs	r3, #0
 8001a74:	f8c7 3fa0 	str.w	r3, [r7, #4000]	; 0xfa0
 8001a78:	e02c      	b.n	8001ad4 <set_targets+0xd4>
      pitch_sum = pitch_sum + pitch_arr[i];
 8001a7a:	f507 637b 	add.w	r3, r7, #4016	; 0xfb0
 8001a7e:	f5a3 62fc 	sub.w	r2, r3, #2016	; 0x7e0
 8001a82:	f8d7 3fa0 	ldr.w	r3, [r7, #4000]	; 0xfa0
 8001a86:	009b      	lsls	r3, r3, #2
 8001a88:	4413      	add	r3, r2
 8001a8a:	edd3 7a00 	vldr	s15, [r3]
 8001a8e:	f607 73ac 	addw	r3, r7, #4012	; 0xfac
 8001a92:	ed93 7a00 	vldr	s14, [r3]
 8001a96:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a9a:	f607 73ac 	addw	r3, r7, #4012	; 0xfac
 8001a9e:	edc3 7a00 	vstr	s15, [r3]
      roll_sum = roll_sum + roll_arr[i];
 8001aa2:	f507 637b 	add.w	r3, r7, #4016	; 0xfb0
 8001aa6:	f5a3 627b 	sub.w	r2, r3, #4016	; 0xfb0
 8001aaa:	f8d7 3fa0 	ldr.w	r3, [r7, #4000]	; 0xfa0
 8001aae:	009b      	lsls	r3, r3, #2
 8001ab0:	4413      	add	r3, r2
 8001ab2:	edd3 7a00 	vldr	s15, [r3]
 8001ab6:	f607 73a8 	addw	r3, r7, #4008	; 0xfa8
 8001aba:	ed93 7a00 	vldr	s14, [r3]
 8001abe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ac2:	f607 73a8 	addw	r3, r7, #4008	; 0xfa8
 8001ac6:	edc3 7a00 	vstr	s15, [r3]
  for (int i = 0; i < data_size; i++ ){
 8001aca:	f8d7 3fa0 	ldr.w	r3, [r7, #4000]	; 0xfa0
 8001ace:	3301      	adds	r3, #1
 8001ad0:	f8c7 3fa0 	str.w	r3, [r7, #4000]	; 0xfa0
 8001ad4:	f8d7 3fa0 	ldr.w	r3, [r7, #4000]	; 0xfa0
 8001ad8:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001adc:	dbcd      	blt.n	8001a7a <set_targets+0x7a>
      }
  pitch_target = pitch_sum/data_size;
 8001ade:	f607 73ac 	addw	r3, r7, #4012	; 0xfac
 8001ae2:	ed93 7a00 	vldr	s14, [r3]
 8001ae6:	eddf 6a0e 	vldr	s13, [pc, #56]	; 8001b20 <set_targets+0x120>
 8001aea:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001aee:	4b0d      	ldr	r3, [pc, #52]	; (8001b24 <set_targets+0x124>)
 8001af0:	edc3 7a00 	vstr	s15, [r3]
  roll_target = roll_sum/data_size;
 8001af4:	f607 73a8 	addw	r3, r7, #4008	; 0xfa8
 8001af8:	ed93 7a00 	vldr	s14, [r3]
 8001afc:	eddf 6a08 	vldr	s13, [pc, #32]	; 8001b20 <set_targets+0x120>
 8001b00:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001b04:	4b08      	ldr	r3, [pc, #32]	; (8001b28 <set_targets+0x128>)
 8001b06:	edc3 7a00 	vstr	s15, [r3]
}
 8001b0a:	bf00      	nop
 8001b0c:	f507 677b 	add.w	r7, r7, #4016	; 0xfb0
 8001b10:	46bd      	mov	sp, r7
 8001b12:	bd80      	pop	{r7, pc}
 8001b14:	20000664 	.word	0x20000664
 8001b18:	20000534 	.word	0x20000534
 8001b1c:	20000530 	.word	0x20000530
 8001b20:	43fa0000 	.word	0x43fa0000
 8001b24:	20000670 	.word	0x20000670
 8001b28:	20000674 	.word	0x20000674
 8001b2c:	00000000 	.word	0x00000000

08001b30 <get_angles>:

//***************************************************************************************

void get_angles()  //Calaculate pitch and toll angles using Kalman Filter
{
 8001b30:	b5b0      	push	{r4, r5, r7, lr}
 8001b32:	af00      	add	r7, sp, #0
	  IMU_AccelRead(&imu); // read Accelerometer value
 8001b34:	48c8      	ldr	r0, [pc, #800]	; (8001e58 <get_angles+0x328>)
 8001b36:	f7ff fb1f 	bl	8001178 <IMU_AccelRead>
	  IMU_GyroRead(&imu); //  read Gyroscope value
 8001b3a:	48c7      	ldr	r0, [pc, #796]	; (8001e58 <get_angles+0x328>)
 8001b3c:	f7ff fbe0 	bl	8001300 <IMU_GyroRead>

	  // get the loop elapse time = sampling interval
	  millisNow = HAL_GetTick(); // store the current time for next round
 8001b40:	f001 ff76 	bl	8003a30 <HAL_GetTick>
 8001b44:	4603      	mov	r3, r0
 8001b46:	4ac5      	ldr	r2, [pc, #788]	; (8001e5c <get_angles+0x32c>)
 8001b48:	6013      	str	r3, [r2, #0]
	  dt = (millisNow - millisOld)*0.001; // time elapsed in millisecond
 8001b4a:	4bc4      	ldr	r3, [pc, #784]	; (8001e5c <get_angles+0x32c>)
 8001b4c:	681a      	ldr	r2, [r3, #0]
 8001b4e:	4bc4      	ldr	r3, [pc, #784]	; (8001e60 <get_angles+0x330>)
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	1ad3      	subs	r3, r2, r3
 8001b54:	4618      	mov	r0, r3
 8001b56:	f7fe fcd5 	bl	8000504 <__aeabi_ui2d>
 8001b5a:	a3b7      	add	r3, pc, #732	; (adr r3, 8001e38 <get_angles+0x308>)
 8001b5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b60:	f7fe fd4a 	bl	80005f8 <__aeabi_dmul>
 8001b64:	4602      	mov	r2, r0
 8001b66:	460b      	mov	r3, r1
 8001b68:	4610      	mov	r0, r2
 8001b6a:	4619      	mov	r1, r3
 8001b6c:	f7ff f81c 	bl	8000ba8 <__aeabi_d2f>
 8001b70:	4603      	mov	r3, r0
 8001b72:	4abc      	ldr	r2, [pc, #752]	; (8001e64 <get_angles+0x334>)
 8001b74:	6013      	str	r3, [r2, #0]
	  millisOld = millisNow; // store the current time for next round
 8001b76:	4bb9      	ldr	r3, [pc, #740]	; (8001e5c <get_angles+0x32c>)
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	4ab9      	ldr	r2, [pc, #740]	; (8001e60 <get_angles+0x330>)
 8001b7c:	6013      	str	r3, [r2, #0]
	  // pitch_gyro = pitch_gyro + imu.gyro[0] * dt; // in millisecond
	  // roll_gyro = roll_gyro + imu.gyro[1] * dt;
	  // yaw_gyro = yaw_gyro + imu.gyro[2] * dt;     // yaw - not needed

	   // convert the acc readings to pitch and roll angles
	   roll_acc=atan2(imu.acc[0],imu.acc[2]); //thetha = pitch = arcTan(aX/aZ)
 8001b7e:	4bb6      	ldr	r3, [pc, #728]	; (8001e58 <get_angles+0x328>)
 8001b80:	689b      	ldr	r3, [r3, #8]
 8001b82:	4618      	mov	r0, r3
 8001b84:	f7fe fce0 	bl	8000548 <__aeabi_f2d>
 8001b88:	4604      	mov	r4, r0
 8001b8a:	460d      	mov	r5, r1
 8001b8c:	4bb2      	ldr	r3, [pc, #712]	; (8001e58 <get_angles+0x328>)
 8001b8e:	691b      	ldr	r3, [r3, #16]
 8001b90:	4618      	mov	r0, r3
 8001b92:	f7fe fcd9 	bl	8000548 <__aeabi_f2d>
 8001b96:	4602      	mov	r2, r0
 8001b98:	460b      	mov	r3, r1
 8001b9a:	ec43 2b11 	vmov	d1, r2, r3
 8001b9e:	ec45 4b10 	vmov	d0, r4, r5
 8001ba2:	f009 f93d 	bl	800ae20 <atan2>
 8001ba6:	ec53 2b10 	vmov	r2, r3, d0
 8001baa:	4610      	mov	r0, r2
 8001bac:	4619      	mov	r1, r3
 8001bae:	f7fe fffb 	bl	8000ba8 <__aeabi_d2f>
 8001bb2:	4603      	mov	r3, r0
 8001bb4:	4aac      	ldr	r2, [pc, #688]	; (8001e68 <get_angles+0x338>)
 8001bb6:	6013      	str	r3, [r2, #0]
	   roll_acc=-roll_acc*57.3; //change from radian to degree, change sign to match gyro's pitch
 8001bb8:	4bab      	ldr	r3, [pc, #684]	; (8001e68 <get_angles+0x338>)
 8001bba:	edd3 7a00 	vldr	s15, [r3]
 8001bbe:	eef1 7a67 	vneg.f32	s15, s15
 8001bc2:	ee17 3a90 	vmov	r3, s15
 8001bc6:	4618      	mov	r0, r3
 8001bc8:	f7fe fcbe 	bl	8000548 <__aeabi_f2d>
 8001bcc:	a39c      	add	r3, pc, #624	; (adr r3, 8001e40 <get_angles+0x310>)
 8001bce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001bd2:	f7fe fd11 	bl	80005f8 <__aeabi_dmul>
 8001bd6:	4602      	mov	r2, r0
 8001bd8:	460b      	mov	r3, r1
 8001bda:	4610      	mov	r0, r2
 8001bdc:	4619      	mov	r1, r3
 8001bde:	f7fe ffe3 	bl	8000ba8 <__aeabi_d2f>
 8001be2:	4603      	mov	r3, r0
 8001be4:	4aa0      	ldr	r2, [pc, #640]	; (8001e68 <get_angles+0x338>)
 8001be6:	6013      	str	r3, [r2, #0]
	   pitch_acc=atan2(imu.acc[1],imu.acc[2]); //Phi = roll = arcTan(aX/aZ)
 8001be8:	4b9b      	ldr	r3, [pc, #620]	; (8001e58 <get_angles+0x328>)
 8001bea:	68db      	ldr	r3, [r3, #12]
 8001bec:	4618      	mov	r0, r3
 8001bee:	f7fe fcab 	bl	8000548 <__aeabi_f2d>
 8001bf2:	4604      	mov	r4, r0
 8001bf4:	460d      	mov	r5, r1
 8001bf6:	4b98      	ldr	r3, [pc, #608]	; (8001e58 <get_angles+0x328>)
 8001bf8:	691b      	ldr	r3, [r3, #16]
 8001bfa:	4618      	mov	r0, r3
 8001bfc:	f7fe fca4 	bl	8000548 <__aeabi_f2d>
 8001c00:	4602      	mov	r2, r0
 8001c02:	460b      	mov	r3, r1
 8001c04:	ec43 2b11 	vmov	d1, r2, r3
 8001c08:	ec45 4b10 	vmov	d0, r4, r5
 8001c0c:	f009 f908 	bl	800ae20 <atan2>
 8001c10:	ec53 2b10 	vmov	r2, r3, d0
 8001c14:	4610      	mov	r0, r2
 8001c16:	4619      	mov	r1, r3
 8001c18:	f7fe ffc6 	bl	8000ba8 <__aeabi_d2f>
 8001c1c:	4603      	mov	r3, r0
 8001c1e:	4a93      	ldr	r2, [pc, #588]	; (8001e6c <get_angles+0x33c>)
 8001c20:	6013      	str	r3, [r2, #0]
	   pitch_acc=pitch_acc*57.3; //change from radian to degree//
 8001c22:	4b92      	ldr	r3, [pc, #584]	; (8001e6c <get_angles+0x33c>)
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	4618      	mov	r0, r3
 8001c28:	f7fe fc8e 	bl	8000548 <__aeabi_f2d>
 8001c2c:	a384      	add	r3, pc, #528	; (adr r3, 8001e40 <get_angles+0x310>)
 8001c2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c32:	f7fe fce1 	bl	80005f8 <__aeabi_dmul>
 8001c36:	4602      	mov	r2, r0
 8001c38:	460b      	mov	r3, r1
 8001c3a:	4610      	mov	r0, r2
 8001c3c:	4619      	mov	r1, r3
 8001c3e:	f7fe ffb3 	bl	8000ba8 <__aeabi_d2f>
 8001c42:	4603      	mov	r3, r0
 8001c44:	4a89      	ldr	r2, [pc, #548]	; (8001e6c <get_angles+0x33c>)
 8001c46:	6013      	str	r3, [r2, #0]

	   // Complementary filter pitch AND ROLL
	   pitch_CF = 0.05*pitch_acc + 0.95*(pitch_CF + imu.gyro[0]*dt);	 // dt is msec
 8001c48:	4b88      	ldr	r3, [pc, #544]	; (8001e6c <get_angles+0x33c>)
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	4618      	mov	r0, r3
 8001c4e:	f7fe fc7b 	bl	8000548 <__aeabi_f2d>
 8001c52:	a37d      	add	r3, pc, #500	; (adr r3, 8001e48 <get_angles+0x318>)
 8001c54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c58:	f7fe fcce 	bl	80005f8 <__aeabi_dmul>
 8001c5c:	4602      	mov	r2, r0
 8001c5e:	460b      	mov	r3, r1
 8001c60:	4614      	mov	r4, r2
 8001c62:	461d      	mov	r5, r3
 8001c64:	4b7c      	ldr	r3, [pc, #496]	; (8001e58 <get_angles+0x328>)
 8001c66:	ed93 7a05 	vldr	s14, [r3, #20]
 8001c6a:	4b7e      	ldr	r3, [pc, #504]	; (8001e64 <get_angles+0x334>)
 8001c6c:	edd3 7a00 	vldr	s15, [r3]
 8001c70:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001c74:	4b7e      	ldr	r3, [pc, #504]	; (8001e70 <get_angles+0x340>)
 8001c76:	edd3 7a00 	vldr	s15, [r3]
 8001c7a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001c7e:	ee17 0a90 	vmov	r0, s15
 8001c82:	f7fe fc61 	bl	8000548 <__aeabi_f2d>
 8001c86:	a372      	add	r3, pc, #456	; (adr r3, 8001e50 <get_angles+0x320>)
 8001c88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c8c:	f7fe fcb4 	bl	80005f8 <__aeabi_dmul>
 8001c90:	4602      	mov	r2, r0
 8001c92:	460b      	mov	r3, r1
 8001c94:	4620      	mov	r0, r4
 8001c96:	4629      	mov	r1, r5
 8001c98:	f7fe faf8 	bl	800028c <__adddf3>
 8001c9c:	4602      	mov	r2, r0
 8001c9e:	460b      	mov	r3, r1
 8001ca0:	4610      	mov	r0, r2
 8001ca2:	4619      	mov	r1, r3
 8001ca4:	f7fe ff80 	bl	8000ba8 <__aeabi_d2f>
 8001ca8:	4603      	mov	r3, r0
 8001caa:	4a71      	ldr	r2, [pc, #452]	; (8001e70 <get_angles+0x340>)
 8001cac:	6013      	str	r3, [r2, #0]
	   roll_CF = 0.05*roll_acc + 0.95*(roll_CF + imu.gyro[1]*dt);
 8001cae:	4b6e      	ldr	r3, [pc, #440]	; (8001e68 <get_angles+0x338>)
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	4618      	mov	r0, r3
 8001cb4:	f7fe fc48 	bl	8000548 <__aeabi_f2d>
 8001cb8:	a363      	add	r3, pc, #396	; (adr r3, 8001e48 <get_angles+0x318>)
 8001cba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001cbe:	f7fe fc9b 	bl	80005f8 <__aeabi_dmul>
 8001cc2:	4602      	mov	r2, r0
 8001cc4:	460b      	mov	r3, r1
 8001cc6:	4614      	mov	r4, r2
 8001cc8:	461d      	mov	r5, r3
 8001cca:	4b63      	ldr	r3, [pc, #396]	; (8001e58 <get_angles+0x328>)
 8001ccc:	ed93 7a06 	vldr	s14, [r3, #24]
 8001cd0:	4b64      	ldr	r3, [pc, #400]	; (8001e64 <get_angles+0x334>)
 8001cd2:	edd3 7a00 	vldr	s15, [r3]
 8001cd6:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001cda:	4b66      	ldr	r3, [pc, #408]	; (8001e74 <get_angles+0x344>)
 8001cdc:	edd3 7a00 	vldr	s15, [r3]
 8001ce0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ce4:	ee17 0a90 	vmov	r0, s15
 8001ce8:	f7fe fc2e 	bl	8000548 <__aeabi_f2d>
 8001cec:	a358      	add	r3, pc, #352	; (adr r3, 8001e50 <get_angles+0x320>)
 8001cee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001cf2:	f7fe fc81 	bl	80005f8 <__aeabi_dmul>
 8001cf6:	4602      	mov	r2, r0
 8001cf8:	460b      	mov	r3, r1
 8001cfa:	4620      	mov	r0, r4
 8001cfc:	4629      	mov	r1, r5
 8001cfe:	f7fe fac5 	bl	800028c <__adddf3>
 8001d02:	4602      	mov	r2, r0
 8001d04:	460b      	mov	r3, r1
 8001d06:	4610      	mov	r0, r2
 8001d08:	4619      	mov	r1, r3
 8001d0a:	f7fe ff4d 	bl	8000ba8 <__aeabi_d2f>
 8001d0e:	4603      	mov	r3, r0
 8001d10:	4a58      	ldr	r2, [pc, #352]	; (8001e74 <get_angles+0x344>)
 8001d12:	6013      	str	r3, [r2, #0]

	   //Calculate Kalman filter Pitch and Roll
	   // roll_gyro and pitch_gyro, roll_acc and pitch_acc alreadys calculated above
	   // calculate the roll and pitch estimated angles by gyro measurement
	   pitch_KF = pitch_KF + imu.gyro[0]*dt; // add the latest change in angles to previous values
 8001d14:	4b50      	ldr	r3, [pc, #320]	; (8001e58 <get_angles+0x328>)
 8001d16:	ed93 7a05 	vldr	s14, [r3, #20]
 8001d1a:	4b52      	ldr	r3, [pc, #328]	; (8001e64 <get_angles+0x334>)
 8001d1c:	edd3 7a00 	vldr	s15, [r3]
 8001d20:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001d24:	4b54      	ldr	r3, [pc, #336]	; (8001e78 <get_angles+0x348>)
 8001d26:	edd3 7a00 	vldr	s15, [r3]
 8001d2a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d2e:	4b52      	ldr	r3, [pc, #328]	; (8001e78 <get_angles+0x348>)
 8001d30:	edc3 7a00 	vstr	s15, [r3]
	   roll_KF = roll_KF + imu.gyro[1]*dt;
 8001d34:	4b48      	ldr	r3, [pc, #288]	; (8001e58 <get_angles+0x328>)
 8001d36:	ed93 7a06 	vldr	s14, [r3, #24]
 8001d3a:	4b4a      	ldr	r3, [pc, #296]	; (8001e64 <get_angles+0x334>)
 8001d3c:	edd3 7a00 	vldr	s15, [r3]
 8001d40:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001d44:	4b4d      	ldr	r3, [pc, #308]	; (8001e7c <get_angles+0x34c>)
 8001d46:	edd3 7a00 	vldr	s15, [r3]
 8001d4a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d4e:	4b4b      	ldr	r3, [pc, #300]	; (8001e7c <get_angles+0x34c>)
 8001d50:	edc3 7a00 	vstr	s15, [r3]
	   // calculate the variance of the estimates by gyro
	   pitch_var_g = pitch_var_g + dt*dt*Var_gyro;
 8001d54:	4b43      	ldr	r3, [pc, #268]	; (8001e64 <get_angles+0x334>)
 8001d56:	ed93 7a00 	vldr	s14, [r3]
 8001d5a:	4b42      	ldr	r3, [pc, #264]	; (8001e64 <get_angles+0x334>)
 8001d5c:	edd3 7a00 	vldr	s15, [r3]
 8001d60:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001d64:	4b46      	ldr	r3, [pc, #280]	; (8001e80 <get_angles+0x350>)
 8001d66:	edd3 7a00 	vldr	s15, [r3]
 8001d6a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001d6e:	4b45      	ldr	r3, [pc, #276]	; (8001e84 <get_angles+0x354>)
 8001d70:	edd3 7a00 	vldr	s15, [r3]
 8001d74:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d78:	4b42      	ldr	r3, [pc, #264]	; (8001e84 <get_angles+0x354>)
 8001d7a:	edc3 7a00 	vstr	s15, [r3]
	   roll_var_g = roll_var_g + dt*dt*Var_gyro;
 8001d7e:	4b39      	ldr	r3, [pc, #228]	; (8001e64 <get_angles+0x334>)
 8001d80:	ed93 7a00 	vldr	s14, [r3]
 8001d84:	4b37      	ldr	r3, [pc, #220]	; (8001e64 <get_angles+0x334>)
 8001d86:	edd3 7a00 	vldr	s15, [r3]
 8001d8a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001d8e:	4b3c      	ldr	r3, [pc, #240]	; (8001e80 <get_angles+0x350>)
 8001d90:	edd3 7a00 	vldr	s15, [r3]
 8001d94:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001d98:	4b3b      	ldr	r3, [pc, #236]	; (8001e88 <get_angles+0x358>)
 8001d9a:	edd3 7a00 	vldr	s15, [r3]
 8001d9e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001da2:	4b39      	ldr	r3, [pc, #228]	; (8001e88 <get_angles+0x358>)
 8001da4:	edc3 7a00 	vstr	s15, [r3]
	   // calculate the Kalman Gain
	   KG_roll = roll_var_g/(roll_var_g + Var_acc);
 8001da8:	4b37      	ldr	r3, [pc, #220]	; (8001e88 <get_angles+0x358>)
 8001daa:	edd3 6a00 	vldr	s13, [r3]
 8001dae:	4b36      	ldr	r3, [pc, #216]	; (8001e88 <get_angles+0x358>)
 8001db0:	ed93 7a00 	vldr	s14, [r3]
 8001db4:	4b35      	ldr	r3, [pc, #212]	; (8001e8c <get_angles+0x35c>)
 8001db6:	edd3 7a00 	vldr	s15, [r3]
 8001dba:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001dbe:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001dc2:	4b33      	ldr	r3, [pc, #204]	; (8001e90 <get_angles+0x360>)
 8001dc4:	edc3 7a00 	vstr	s15, [r3]
	   KG_pitch = pitch_var_g/(pitch_var_g + Var_acc);
 8001dc8:	4b2e      	ldr	r3, [pc, #184]	; (8001e84 <get_angles+0x354>)
 8001dca:	edd3 6a00 	vldr	s13, [r3]
 8001dce:	4b2d      	ldr	r3, [pc, #180]	; (8001e84 <get_angles+0x354>)
 8001dd0:	ed93 7a00 	vldr	s14, [r3]
 8001dd4:	4b2d      	ldr	r3, [pc, #180]	; (8001e8c <get_angles+0x35c>)
 8001dd6:	edd3 7a00 	vldr	s15, [r3]
 8001dda:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001dde:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001de2:	4b2c      	ldr	r3, [pc, #176]	; (8001e94 <get_angles+0x364>)
 8001de4:	edc3 7a00 	vstr	s15, [r3]
	   // update the gyro estimates using KG
	   roll_KF = roll_KF + KG_roll*(roll_acc-roll_KF);
 8001de8:	4b1f      	ldr	r3, [pc, #124]	; (8001e68 <get_angles+0x338>)
 8001dea:	ed93 7a00 	vldr	s14, [r3]
 8001dee:	4b23      	ldr	r3, [pc, #140]	; (8001e7c <get_angles+0x34c>)
 8001df0:	edd3 7a00 	vldr	s15, [r3]
 8001df4:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001df8:	4b25      	ldr	r3, [pc, #148]	; (8001e90 <get_angles+0x360>)
 8001dfa:	edd3 7a00 	vldr	s15, [r3]
 8001dfe:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001e02:	4b1e      	ldr	r3, [pc, #120]	; (8001e7c <get_angles+0x34c>)
 8001e04:	edd3 7a00 	vldr	s15, [r3]
 8001e08:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001e0c:	4b1b      	ldr	r3, [pc, #108]	; (8001e7c <get_angles+0x34c>)
 8001e0e:	edc3 7a00 	vstr	s15, [r3]
	   pitch_KF = pitch_KF + KG_pitch*(pitch_acc-pitch_KF);
 8001e12:	4b16      	ldr	r3, [pc, #88]	; (8001e6c <get_angles+0x33c>)
 8001e14:	ed93 7a00 	vldr	s14, [r3]
 8001e18:	4b17      	ldr	r3, [pc, #92]	; (8001e78 <get_angles+0x348>)
 8001e1a:	edd3 7a00 	vldr	s15, [r3]
 8001e1e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001e22:	4b1c      	ldr	r3, [pc, #112]	; (8001e94 <get_angles+0x364>)
 8001e24:	edd3 7a00 	vldr	s15, [r3]
 8001e28:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001e2c:	4b12      	ldr	r3, [pc, #72]	; (8001e78 <get_angles+0x348>)
 8001e2e:	edd3 7a00 	vldr	s15, [r3]
 8001e32:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001e36:	e02f      	b.n	8001e98 <get_angles+0x368>
 8001e38:	d2f1a9fc 	.word	0xd2f1a9fc
 8001e3c:	3f50624d 	.word	0x3f50624d
 8001e40:	66666666 	.word	0x66666666
 8001e44:	404ca666 	.word	0x404ca666
 8001e48:	9999999a 	.word	0x9999999a
 8001e4c:	3fa99999 	.word	0x3fa99999
 8001e50:	66666666 	.word	0x66666666
 8001e54:	3fee6666 	.word	0x3fee6666
 8001e58:	200004f4 	.word	0x200004f4
 8001e5c:	20000668 	.word	0x20000668
 8001e60:	20000664 	.word	0x20000664
 8001e64:	2000066c 	.word	0x2000066c
 8001e68:	2000051c 	.word	0x2000051c
 8001e6c:	20000518 	.word	0x20000518
 8001e70:	20000520 	.word	0x20000520
 8001e74:	20000524 	.word	0x20000524
 8001e78:	20000534 	.word	0x20000534
 8001e7c:	20000530 	.word	0x20000530
 8001e80:	20000004 	.word	0x20000004
 8001e84:	20000010 	.word	0x20000010
 8001e88:	2000000c 	.word	0x2000000c
 8001e8c:	20000008 	.word	0x20000008
 8001e90:	20000528 	.word	0x20000528
 8001e94:	2000052c 	.word	0x2000052c
 8001e98:	4b11      	ldr	r3, [pc, #68]	; (8001ee0 <get_angles+0x3b0>)
 8001e9a:	edc3 7a00 	vstr	s15, [r3]
	   // update the gyro estimates variance using KG
	   roll_var_g = (1-KG_roll)*roll_var_g;
 8001e9e:	4b11      	ldr	r3, [pc, #68]	; (8001ee4 <get_angles+0x3b4>)
 8001ea0:	edd3 7a00 	vldr	s15, [r3]
 8001ea4:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001ea8:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001eac:	4b0e      	ldr	r3, [pc, #56]	; (8001ee8 <get_angles+0x3b8>)
 8001eae:	edd3 7a00 	vldr	s15, [r3]
 8001eb2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001eb6:	4b0c      	ldr	r3, [pc, #48]	; (8001ee8 <get_angles+0x3b8>)
 8001eb8:	edc3 7a00 	vstr	s15, [r3]
	   pitch_var_g = (1-KG_pitch)*pitch_var_g;
 8001ebc:	4b0b      	ldr	r3, [pc, #44]	; (8001eec <get_angles+0x3bc>)
 8001ebe:	edd3 7a00 	vldr	s15, [r3]
 8001ec2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001ec6:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001eca:	4b09      	ldr	r3, [pc, #36]	; (8001ef0 <get_angles+0x3c0>)
 8001ecc:	edd3 7a00 	vldr	s15, [r3]
 8001ed0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001ed4:	4b06      	ldr	r3, [pc, #24]	; (8001ef0 <get_angles+0x3c0>)
 8001ed6:	edc3 7a00 	vstr	s15, [r3]
  }
 8001eda:	bf00      	nop
 8001edc:	bdb0      	pop	{r4, r5, r7, pc}
 8001ede:	bf00      	nop
 8001ee0:	20000534 	.word	0x20000534
 8001ee4:	20000528 	.word	0x20000528
 8001ee8:	2000000c 	.word	0x2000000c
 8001eec:	2000052c 	.word	0x2000052c
 8001ef0:	20000010 	.word	0x20000010

08001ef4 <roll_PID>:
float roll_error_old = 0;    // use these 3 variables to calculate D for PD/PID control
float roll_error_change = 0;
float roll_error_rate = 0;

void roll_PID(float angle, const float kp, const float ki, const float kd)
{   int roll_ServoVal;        // PWM servo value for roll servo motor
 8001ef4:	b580      	push	{r7, lr}
 8001ef6:	b088      	sub	sp, #32
 8001ef8:	af00      	add	r7, sp, #0
 8001efa:	ed87 0a03 	vstr	s0, [r7, #12]
 8001efe:	edc7 0a02 	vstr	s1, [r7, #8]
 8001f02:	ed87 1a01 	vstr	s2, [r7, #4]
 8001f06:	edc7 1a00 	vstr	s3, [r7]
    const int ServoMax = 220; // maximum servor value
 8001f0a:	23dc      	movs	r3, #220	; 0xdc
 8001f0c:	61bb      	str	r3, [r7, #24]
    const int ServoMin = 50;  // maximum servor value
 8001f0e:	2332      	movs	r3, #50	; 0x32
 8001f10:	617b      	str	r3, [r7, #20]

    roll_error = roll_target - angle;
 8001f12:	4b3d      	ldr	r3, [pc, #244]	; (8002008 <roll_PID+0x114>)
 8001f14:	ed93 7a00 	vldr	s14, [r3]
 8001f18:	edd7 7a03 	vldr	s15, [r7, #12]
 8001f1c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001f20:	4b3a      	ldr	r3, [pc, #232]	; (800200c <roll_PID+0x118>)
 8001f22:	edc3 7a00 	vstr	s15, [r3]

    roll_error_area = roll_error_area + roll_error*dt; // area under error for Ki
 8001f26:	4b39      	ldr	r3, [pc, #228]	; (800200c <roll_PID+0x118>)
 8001f28:	ed93 7a00 	vldr	s14, [r3]
 8001f2c:	4b38      	ldr	r3, [pc, #224]	; (8002010 <roll_PID+0x11c>)
 8001f2e:	edd3 7a00 	vldr	s15, [r3]
 8001f32:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001f36:	4b37      	ldr	r3, [pc, #220]	; (8002014 <roll_PID+0x120>)
 8001f38:	edd3 7a00 	vldr	s15, [r3]
 8001f3c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001f40:	4b34      	ldr	r3, [pc, #208]	; (8002014 <roll_PID+0x120>)
 8001f42:	edc3 7a00 	vstr	s15, [r3]

    roll_error_change = roll_error - roll_error_old; // change in error
 8001f46:	4b31      	ldr	r3, [pc, #196]	; (800200c <roll_PID+0x118>)
 8001f48:	ed93 7a00 	vldr	s14, [r3]
 8001f4c:	4b32      	ldr	r3, [pc, #200]	; (8002018 <roll_PID+0x124>)
 8001f4e:	edd3 7a00 	vldr	s15, [r3]
 8001f52:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001f56:	4b31      	ldr	r3, [pc, #196]	; (800201c <roll_PID+0x128>)
 8001f58:	edc3 7a00 	vstr	s15, [r3]
	roll_error_old = roll_error; //store the error for next round
 8001f5c:	4b2b      	ldr	r3, [pc, #172]	; (800200c <roll_PID+0x118>)
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	4a2d      	ldr	r2, [pc, #180]	; (8002018 <roll_PID+0x124>)
 8001f62:	6013      	str	r3, [r2, #0]
    roll_error_rate = (roll_error_change)/dt; // for Kd - dt in millsecond
 8001f64:	4b2d      	ldr	r3, [pc, #180]	; (800201c <roll_PID+0x128>)
 8001f66:	edd3 6a00 	vldr	s13, [r3]
 8001f6a:	4b29      	ldr	r3, [pc, #164]	; (8002010 <roll_PID+0x11c>)
 8001f6c:	ed93 7a00 	vldr	s14, [r3]
 8001f70:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001f74:	4b2a      	ldr	r3, [pc, #168]	; (8002020 <roll_PID+0x12c>)
 8001f76:	edc3 7a00 	vstr	s15, [r3]

//	pwmVal_raw = (int)(error*Kp); // for debugging

	roll_ServoVal = (int)(roll_servo_target- roll_error*kp - roll_error_area*ki - roll_error_rate*kd); // PI control loop
 8001f7a:	4b2a      	ldr	r3, [pc, #168]	; (8002024 <roll_PID+0x130>)
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	ee07 3a90 	vmov	s15, r3
 8001f82:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001f86:	4b21      	ldr	r3, [pc, #132]	; (800200c <roll_PID+0x118>)
 8001f88:	edd3 6a00 	vldr	s13, [r3]
 8001f8c:	edd7 7a02 	vldr	s15, [r7, #8]
 8001f90:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001f94:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001f98:	4b1e      	ldr	r3, [pc, #120]	; (8002014 <roll_PID+0x120>)
 8001f9a:	edd3 6a00 	vldr	s13, [r3]
 8001f9e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001fa2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001fa6:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001faa:	4b1d      	ldr	r3, [pc, #116]	; (8002020 <roll_PID+0x12c>)
 8001fac:	edd3 6a00 	vldr	s13, [r3]
 8001fb0:	edd7 7a00 	vldr	s15, [r7]
 8001fb4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001fb8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001fbc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001fc0:	ee17 3a90 	vmov	r3, s15
 8001fc4:	61fb      	str	r3, [r7, #28]

	if (roll_ServoVal > ServoMax)  // Clamp the PWM value to maximum value
 8001fc6:	69fa      	ldr	r2, [r7, #28]
 8001fc8:	69bb      	ldr	r3, [r7, #24]
 8001fca:	429a      	cmp	r2, r3
 8001fcc:	dd01      	ble.n	8001fd2 <roll_PID+0xde>
	   roll_ServoVal = ServoMax;
 8001fce:	69bb      	ldr	r3, [r7, #24]
 8001fd0:	61fb      	str	r3, [r7, #28]
	if (roll_ServoVal < ServoMin)  // Clamp the PWM value to minimum value
 8001fd2:	69fa      	ldr	r2, [r7, #28]
 8001fd4:	697b      	ldr	r3, [r7, #20]
 8001fd6:	429a      	cmp	r2, r3
 8001fd8:	da01      	bge.n	8001fde <roll_PID+0xea>
	   roll_ServoVal = ServoMin;
 8001fda:	697b      	ldr	r3, [r7, #20]
 8001fdc:	61fb      	str	r3, [r7, #28]
//	roll_ServoVal = (int)(roll_servo_target + );  // + D which is subtration

//	if (roll_ServoVal < ServoMin)  // Clamp the PWM to its minimum negative value
//		roll_ServoVal = ServoMin;

	htim12.Instance->CCR1 = roll_ServoVal;      // send PWM duty cycle to servo motor
 8001fde:	4b12      	ldr	r3, [pc, #72]	; (8002028 <roll_PID+0x134>)
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	69fa      	ldr	r2, [r7, #28]
 8001fe4:	635a      	str	r2, [r3, #52]	; 0x34

	sprintf(temp[9], "rS:%3d", roll_ServoVal);  // show Servo PWM value on OLED display
 8001fe6:	69fa      	ldr	r2, [r7, #28]
 8001fe8:	4910      	ldr	r1, [pc, #64]	; (800202c <roll_PID+0x138>)
 8001fea:	4811      	ldr	r0, [pc, #68]	; (8002030 <roll_PID+0x13c>)
 8001fec:	f006 fdb4 	bl	8008b58 <siprintf>
	OLED_ShowString(70, 20, &temp[9]);
 8001ff0:	4a0f      	ldr	r2, [pc, #60]	; (8002030 <roll_PID+0x13c>)
 8001ff2:	2114      	movs	r1, #20
 8001ff4:	2046      	movs	r0, #70	; 0x46
 8001ff6:	f000 ffc1 	bl	8002f7c <OLED_ShowString>
	OLED_Refresh_Gram();
 8001ffa:	f000 fe95 	bl	8002d28 <OLED_Refresh_Gram>
}
 8001ffe:	bf00      	nop
 8002000:	3720      	adds	r7, #32
 8002002:	46bd      	mov	sp, r7
 8002004:	bd80      	pop	{r7, pc}
 8002006:	bf00      	nop
 8002008:	20000674 	.word	0x20000674
 800200c:	200006d0 	.word	0x200006d0
 8002010:	2000066c 	.word	0x2000066c
 8002014:	200006d4 	.word	0x200006d4
 8002018:	200006d8 	.word	0x200006d8
 800201c:	200006dc 	.word	0x200006dc
 8002020:	200006e0 	.word	0x200006e0
 8002024:	20000018 	.word	0x20000018
 8002028:	20000424 	.word	0x20000424
 800202c:	0800b45c 	.word	0x0800b45c
 8002030:	2000065a 	.word	0x2000065a

08002034 <pitch_PID>:
float pitch_error = 0;          // error between target and actual
float pitch_error_area = 0;   // area under error - to calculate I for PI implementation
float pitch_error_old = 0, pitch_error_change = 0, pitch_error_rate = 0; // to calculate D for PID control

void pitch_PID(float angle, const float kp, const float ki, const float kd)
{   int pitch_ServoVal;       // PWM servo value for Pitch servo motor
 8002034:	b580      	push	{r7, lr}
 8002036:	b088      	sub	sp, #32
 8002038:	af00      	add	r7, sp, #0
 800203a:	ed87 0a03 	vstr	s0, [r7, #12]
 800203e:	edc7 0a02 	vstr	s1, [r7, #8]
 8002042:	ed87 1a01 	vstr	s2, [r7, #4]
 8002046:	edc7 1a00 	vstr	s3, [r7]
    const int ServoMax = 220; // maximum servor value
 800204a:	23dc      	movs	r3, #220	; 0xdc
 800204c:	61bb      	str	r3, [r7, #24]
    const int ServoMin = 50;  // maximum servor value
 800204e:	2332      	movs	r3, #50	; 0x32
 8002050:	617b      	str	r3, [r7, #20]


    pitch_error = pitch_target - angle;
 8002052:	4b3d      	ldr	r3, [pc, #244]	; (8002148 <pitch_PID+0x114>)
 8002054:	ed93 7a00 	vldr	s14, [r3]
 8002058:	edd7 7a03 	vldr	s15, [r7, #12]
 800205c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002060:	4b3a      	ldr	r3, [pc, #232]	; (800214c <pitch_PID+0x118>)
 8002062:	edc3 7a00 	vstr	s15, [r3]

    pitch_error_area = pitch_error_area + pitch_error*dt; // area under error for Ki
 8002066:	4b39      	ldr	r3, [pc, #228]	; (800214c <pitch_PID+0x118>)
 8002068:	ed93 7a00 	vldr	s14, [r3]
 800206c:	4b38      	ldr	r3, [pc, #224]	; (8002150 <pitch_PID+0x11c>)
 800206e:	edd3 7a00 	vldr	s15, [r3]
 8002072:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002076:	4b37      	ldr	r3, [pc, #220]	; (8002154 <pitch_PID+0x120>)
 8002078:	edd3 7a00 	vldr	s15, [r3]
 800207c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002080:	4b34      	ldr	r3, [pc, #208]	; (8002154 <pitch_PID+0x120>)
 8002082:	edc3 7a00 	vstr	s15, [r3]

    pitch_error_change = pitch_error - pitch_error_old; // change in error
 8002086:	4b31      	ldr	r3, [pc, #196]	; (800214c <pitch_PID+0x118>)
 8002088:	ed93 7a00 	vldr	s14, [r3]
 800208c:	4b32      	ldr	r3, [pc, #200]	; (8002158 <pitch_PID+0x124>)
 800208e:	edd3 7a00 	vldr	s15, [r3]
 8002092:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002096:	4b31      	ldr	r3, [pc, #196]	; (800215c <pitch_PID+0x128>)
 8002098:	edc3 7a00 	vstr	s15, [r3]
	pitch_error_old = pitch_error; //store the error for next round
 800209c:	4b2b      	ldr	r3, [pc, #172]	; (800214c <pitch_PID+0x118>)
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	4a2d      	ldr	r2, [pc, #180]	; (8002158 <pitch_PID+0x124>)
 80020a2:	6013      	str	r3, [r2, #0]
    pitch_error_rate = (pitch_error_change)/dt; // for Kd - dt in millsecond
 80020a4:	4b2d      	ldr	r3, [pc, #180]	; (800215c <pitch_PID+0x128>)
 80020a6:	edd3 6a00 	vldr	s13, [r3]
 80020aa:	4b29      	ldr	r3, [pc, #164]	; (8002150 <pitch_PID+0x11c>)
 80020ac:	ed93 7a00 	vldr	s14, [r3]
 80020b0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80020b4:	4b2a      	ldr	r3, [pc, #168]	; (8002160 <pitch_PID+0x12c>)
 80020b6:	edc3 7a00 	vstr	s15, [r3]

//	pwmVal_raw = (int)(error*Kp); // for debugging

	pitch_ServoVal = (int)(pitch_servo_target- pitch_error*kp - pitch_error_area*ki - pitch_error_rate*kd); // PI control loop
 80020ba:	4b2a      	ldr	r3, [pc, #168]	; (8002164 <pitch_PID+0x130>)
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	ee07 3a90 	vmov	s15, r3
 80020c2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80020c6:	4b21      	ldr	r3, [pc, #132]	; (800214c <pitch_PID+0x118>)
 80020c8:	edd3 6a00 	vldr	s13, [r3]
 80020cc:	edd7 7a02 	vldr	s15, [r7, #8]
 80020d0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80020d4:	ee37 7a67 	vsub.f32	s14, s14, s15
 80020d8:	4b1e      	ldr	r3, [pc, #120]	; (8002154 <pitch_PID+0x120>)
 80020da:	edd3 6a00 	vldr	s13, [r3]
 80020de:	edd7 7a01 	vldr	s15, [r7, #4]
 80020e2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80020e6:	ee37 7a67 	vsub.f32	s14, s14, s15
 80020ea:	4b1d      	ldr	r3, [pc, #116]	; (8002160 <pitch_PID+0x12c>)
 80020ec:	edd3 6a00 	vldr	s13, [r3]
 80020f0:	edd7 7a00 	vldr	s15, [r7]
 80020f4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80020f8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80020fc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002100:	ee17 3a90 	vmov	r3, s15
 8002104:	61fb      	str	r3, [r7, #28]

	if (pitch_ServoVal > ServoMax)  // Clamp the PWM value to maximum value
 8002106:	69fa      	ldr	r2, [r7, #28]
 8002108:	69bb      	ldr	r3, [r7, #24]
 800210a:	429a      	cmp	r2, r3
 800210c:	dd01      	ble.n	8002112 <pitch_PID+0xde>
	   pitch_ServoVal = ServoMax;
 800210e:	69bb      	ldr	r3, [r7, #24]
 8002110:	61fb      	str	r3, [r7, #28]
	if (pitch_ServoVal < ServoMin)  // Clamp the PWM value to minimum value
 8002112:	69fa      	ldr	r2, [r7, #28]
 8002114:	697b      	ldr	r3, [r7, #20]
 8002116:	429a      	cmp	r2, r3
 8002118:	da01      	bge.n	800211e <pitch_PID+0xea>
	   pitch_ServoVal = ServoMin;
 800211a:	697b      	ldr	r3, [r7, #20]
 800211c:	61fb      	str	r3, [r7, #28]


	htim12.Instance->CCR2 = pitch_ServoVal;  // send duty cycle to Pitch servo motor
 800211e:	4b12      	ldr	r3, [pc, #72]	; (8002168 <pitch_PID+0x134>)
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	69fa      	ldr	r2, [r7, #28]
 8002124:	639a      	str	r2, [r3, #56]	; 0x38

	sprintf(temp[9], "pS:%3d", pitch_ServoVal);  // show Servo PWM value on OLED display
 8002126:	69fa      	ldr	r2, [r7, #28]
 8002128:	4910      	ldr	r1, [pc, #64]	; (800216c <pitch_PID+0x138>)
 800212a:	4811      	ldr	r0, [pc, #68]	; (8002170 <pitch_PID+0x13c>)
 800212c:	f006 fd14 	bl	8008b58 <siprintf>
	OLED_ShowString(0, 20, &temp[9]);
 8002130:	4a0f      	ldr	r2, [pc, #60]	; (8002170 <pitch_PID+0x13c>)
 8002132:	2114      	movs	r1, #20
 8002134:	2000      	movs	r0, #0
 8002136:	f000 ff21 	bl	8002f7c <OLED_ShowString>
	OLED_Refresh_Gram(); // refresh OLED display
 800213a:	f000 fdf5 	bl	8002d28 <OLED_Refresh_Gram>
}
 800213e:	bf00      	nop
 8002140:	3720      	adds	r7, #32
 8002142:	46bd      	mov	sp, r7
 8002144:	bd80      	pop	{r7, pc}
 8002146:	bf00      	nop
 8002148:	20000670 	.word	0x20000670
 800214c:	200006e8 	.word	0x200006e8
 8002150:	2000066c 	.word	0x2000066c
 8002154:	200006ec 	.word	0x200006ec
 8002158:	200006f0 	.word	0x200006f0
 800215c:	200006f4 	.word	0x200006f4
 8002160:	200006f8 	.word	0x200006f8
 8002164:	20000014 	.word	0x20000014
 8002168:	20000424 	.word	0x20000424
 800216c:	0800b464 	.word	0x0800b464
 8002170:	2000065a 	.word	0x2000065a

08002174 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002174:	b580      	push	{r7, lr}
 8002176:	b086      	sub	sp, #24
 8002178:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
     float Kp = 0;  // PID parameters
 800217a:	f04f 0300 	mov.w	r3, #0
 800217e:	613b      	str	r3, [r7, #16]
     float Kd = 0;
 8002180:	f04f 0300 	mov.w	r3, #0
 8002184:	60fb      	str	r3, [r7, #12]
     float Ki = 0;
 8002186:	f04f 0300 	mov.w	r3, #0
 800218a:	60bb      	str	r3, [r7, #8]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800218c:	f001 fbea 	bl	8003964 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002190:	f000 f8e2 	bl	8002358 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002194:	f000 fcc8 	bl	8002b28 <MX_GPIO_Init>
  MX_TIM8_Init();
 8002198:	f000 fbb4 	bl	8002904 <MX_TIM8_Init>
  MX_TIM2_Init();
 800219c:	f000 fa88 	bl	80026b0 <MX_TIM2_Init>
  MX_USART2_UART_Init();
 80021a0:	f000 fc6e 	bl	8002a80 <MX_USART2_UART_Init>
  MX_TIM1_Init();
 80021a4:	f000 f9c0 	bl	8002528 <MX_TIM1_Init>
  MX_USART3_UART_Init();
 80021a8:	f000 fc94 	bl	8002ad4 <MX_USART3_UART_Init>
  MX_I2C2_Init();
 80021ac:	f000 f98e 	bl	80024cc <MX_I2C2_Init>
  MX_TIM5_Init();
 80021b0:	f000 fb54 	bl	800285c <MX_TIM5_Init>
  MX_TIM4_Init();
 80021b4:	f000 fad0 	bl	8002758 <MX_TIM4_Init>
  MX_ADC1_Init();
 80021b8:	f000 f936 	bl	8002428 <MX_ADC1_Init>
  MX_TIM12_Init();
 80021bc:	f000 fbf2 	bl	80029a4 <MX_TIM12_Init>
  /* USER CODE BEGIN 2 */
     OLED_disp_msg1();  // display startup message on OLED
 80021c0:	f7ff f9aa 	bl	8001518 <OLED_disp_msg1>

     // Initialize the IMU
     char *msg;
     int i = IMU_Initialise(&imu, &hi2c2, &huart3);
 80021c4:	4a4e      	ldr	r2, [pc, #312]	; (8002300 <main+0x18c>)
 80021c6:	494f      	ldr	r1, [pc, #316]	; (8002304 <main+0x190>)
 80021c8:	484f      	ldr	r0, [pc, #316]	; (8002308 <main+0x194>)
 80021ca:	f7fe febb 	bl	8000f44 <IMU_Initialise>
 80021ce:	6078      	str	r0, [r7, #4]
     if (i == 0) // 0 error (i.e. no error)
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d102      	bne.n	80021dc <main+0x68>
  	    msg = "IMU Init OK   \r\n";
 80021d6:	4b4d      	ldr	r3, [pc, #308]	; (800230c <main+0x198>)
 80021d8:	617b      	str	r3, [r7, #20]
 80021da:	e001      	b.n	80021e0 <main+0x6c>
     else
        msg = "IMU Init Error\r\n";
 80021dc:	4b4c      	ldr	r3, [pc, #304]	; (8002310 <main+0x19c>)
 80021de:	617b      	str	r3, [r7, #20]
     HAL_UART_Transmit(&huart3, msg, 16, HAL_MAX_DELAY);  // send message to serial port
 80021e0:	f04f 33ff 	mov.w	r3, #4294967295
 80021e4:	2210      	movs	r2, #16
 80021e6:	6979      	ldr	r1, [r7, #20]
 80021e8:	4845      	ldr	r0, [pc, #276]	; (8002300 <main+0x18c>)
 80021ea:	f004 ffd8 	bl	800719e <HAL_UART_Transmit>

     OLED_disp_msg2();  // display message2 on OLED to setup platform
 80021ee:	f7ff f9d1 	bl	8001594 <OLED_disp_msg2>

     roll_servo_target = 150;   // nominal PWM value for roll servo motor
 80021f2:	4b48      	ldr	r3, [pc, #288]	; (8002314 <main+0x1a0>)
 80021f4:	2296      	movs	r2, #150	; 0x96
 80021f6:	601a      	str	r2, [r3, #0]
     pitch_servo_target = 65;   // nominal PWM value for pitch servo motor
 80021f8:	4b47      	ldr	r3, [pc, #284]	; (8002318 <main+0x1a4>)
 80021fa:	2241      	movs	r2, #65	; 0x41
 80021fc:	601a      	str	r2, [r3, #0]

     millisOld = HAL_GetTick(); // get first time value before starting - for Gyro and PID dt computation
 80021fe:	f001 fc17 	bl	8003a30 <HAL_GetTick>
 8002202:	4603      	mov	r3, r0
 8002204:	4a45      	ldr	r2, [pc, #276]	; (800231c <main+0x1a8>)
 8002206:	6013      	str	r3, [r2, #0]
     start = 1;  // for user push button detection
 8002208:	4b45      	ldr	r3, [pc, #276]	; (8002320 <main+0x1ac>)
 800220a:	2201      	movs	r2, #1
 800220c:	601a      	str	r2, [r3, #0]
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
     //------------------------------------------------------------------------------------
     while (start == 1){ //do until User button is pressed
 800220e:	e059      	b.n	80022c4 <main+0x150>
	   get_angles();     //get roll and pitch angles from IMU
 8002210:	f7ff fc8e 	bl	8001b30 <get_angles>

	   //filtering the angles using FIR moving average filter
	   roll_angle = mov_avr_roll(roll_KF);
 8002214:	4b43      	ldr	r3, [pc, #268]	; (8002324 <main+0x1b0>)
 8002216:	edd3 7a00 	vldr	s15, [r3]
 800221a:	eeb0 0a67 	vmov.f32	s0, s15
 800221e:	f7ff fbab 	bl	8001978 <mov_avr_roll>
 8002222:	eef0 7a40 	vmov.f32	s15, s0
 8002226:	4b40      	ldr	r3, [pc, #256]	; (8002328 <main+0x1b4>)
 8002228:	edc3 7a00 	vstr	s15, [r3]
	   pitch_angle = mov_avr_pitch(pitch_KF);
 800222c:	4b3f      	ldr	r3, [pc, #252]	; (800232c <main+0x1b8>)
 800222e:	edd3 7a00 	vldr	s15, [r3]
 8002232:	eeb0 0a67 	vmov.f32	s0, s15
 8002236:	f7ff fb5b 	bl	80018f0 <mov_avr_pitch>
 800223a:	eef0 7a40 	vmov.f32	s15, s0
 800223e:	4b3c      	ldr	r3, [pc, #240]	; (8002330 <main+0x1bc>)
 8002240:	edc3 7a00 	vstr	s15, [r3]

	   // Execute control loop for Roll angle with its PID parameters
	   Kp = 1;     // P
 8002244:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8002248:	613b      	str	r3, [r7, #16]
	   Ki = 4;     // I
 800224a:	f04f 4381 	mov.w	r3, #1082130432	; 0x40800000
 800224e:	60bb      	str	r3, [r7, #8]
	   Kd = 0.005;     // D
 8002250:	4b38      	ldr	r3, [pc, #224]	; (8002334 <main+0x1c0>)
 8002252:	60fb      	str	r3, [r7, #12]
	   Kp=0;
 8002254:	f04f 0300 	mov.w	r3, #0
 8002258:	613b      	str	r3, [r7, #16]
	   Ki =0;
 800225a:	f04f 0300 	mov.w	r3, #0
 800225e:	60bb      	str	r3, [r7, #8]
	   Kd = 0;
 8002260:	f04f 0300 	mov.w	r3, #0
 8002264:	60fb      	str	r3, [r7, #12]
	   roll_PID(roll_angle, Kp, Ki, Kd);
 8002266:	4b30      	ldr	r3, [pc, #192]	; (8002328 <main+0x1b4>)
 8002268:	edd3 7a00 	vldr	s15, [r3]
 800226c:	edd7 1a03 	vldr	s3, [r7, #12]
 8002270:	ed97 1a02 	vldr	s2, [r7, #8]
 8002274:	edd7 0a04 	vldr	s1, [r7, #16]
 8002278:	eeb0 0a67 	vmov.f32	s0, s15
 800227c:	f7ff fe3a 	bl	8001ef4 <roll_PID>

	   // Execute control loop for Pitch angle with its PID parameters
	   Kp = 1.8;     // P
 8002280:	4b2d      	ldr	r3, [pc, #180]	; (8002338 <main+0x1c4>)
 8002282:	613b      	str	r3, [r7, #16]
	   Ki = 3;     // I
 8002284:	4b2d      	ldr	r3, [pc, #180]	; (800233c <main+0x1c8>)
 8002286:	60bb      	str	r3, [r7, #8]
	   Kd = 0.05;     // D
 8002288:	4b2d      	ldr	r3, [pc, #180]	; (8002340 <main+0x1cc>)
 800228a:	60fb      	str	r3, [r7, #12]
	   Ki =0;
 800228c:	f04f 0300 	mov.w	r3, #0
 8002290:	60bb      	str	r3, [r7, #8]
	   	   Kd = 0;
 8002292:	f04f 0300 	mov.w	r3, #0
 8002296:	60fb      	str	r3, [r7, #12]
	   pitch_PID(pitch_angle, Kp, Ki, Kd);
 8002298:	4b25      	ldr	r3, [pc, #148]	; (8002330 <main+0x1bc>)
 800229a:	edd3 7a00 	vldr	s15, [r3]
 800229e:	edd7 1a03 	vldr	s3, [r7, #12]
 80022a2:	ed97 1a02 	vldr	s2, [r7, #8]
 80022a6:	edd7 0a04 	vldr	s1, [r7, #16]
 80022aa:	eeb0 0a67 	vmov.f32	s0, s15
 80022ae:	f7ff fec1 	bl	8002034 <pitch_PID>

       Serial_tx(); //send roll & pitch angles, roll & pitch targets to serial port
 80022b2:	f7ff fa7d 	bl	80017b0 <Serial_tx>

  	   OLED_disp_msg3(); //display information on OLED
 80022b6:	f7ff fa0f 	bl	80016d8 <OLED_disp_msg3>

  	   HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_12); // toggle LED for heart beat indicator
 80022ba:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80022be:	4821      	ldr	r0, [pc, #132]	; (8002344 <main+0x1d0>)
 80022c0:	f002 f9a1 	bl	8004606 <HAL_GPIO_TogglePin>
     while (start == 1){ //do until User button is pressed
 80022c4:	4b16      	ldr	r3, [pc, #88]	; (8002320 <main+0x1ac>)
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	2b01      	cmp	r3, #1
 80022ca:	d0a1      	beq.n	8002210 <main+0x9c>

  /* USER CODE END WHILE */

  /* USER CODE BEGIN 3 */
     //while loop exit - user push button detected
     OLED_Clear();
 80022cc:	f000 fd64 	bl	8002d98 <OLED_Clear>
     OLED_ShowString(0, 10, "Program Stop"); // show message on OLED display at line 10)
 80022d0:	4a1d      	ldr	r2, [pc, #116]	; (8002348 <main+0x1d4>)
 80022d2:	210a      	movs	r1, #10
 80022d4:	2000      	movs	r0, #0
 80022d6:	f000 fe51 	bl	8002f7c <OLED_ShowString>
     OLED_ShowString(0, 30, "Press Reset");  // show message on OLED display at line 30)
 80022da:	4a1c      	ldr	r2, [pc, #112]	; (800234c <main+0x1d8>)
 80022dc:	211e      	movs	r1, #30
 80022de:	2000      	movs	r0, #0
 80022e0:	f000 fe4c 	bl	8002f7c <OLED_ShowString>
     OLED_ShowString(0, 40, "button to");    // show message on OLED display at line 40)
 80022e4:	4a1a      	ldr	r2, [pc, #104]	; (8002350 <main+0x1dc>)
 80022e6:	2128      	movs	r1, #40	; 0x28
 80022e8:	2000      	movs	r0, #0
 80022ea:	f000 fe47 	bl	8002f7c <OLED_ShowString>
     OLED_ShowString(0, 50, "restart");      // show message on OLED display at line 50)
 80022ee:	4a19      	ldr	r2, [pc, #100]	; (8002354 <main+0x1e0>)
 80022f0:	2132      	movs	r1, #50	; 0x32
 80022f2:	2000      	movs	r0, #0
 80022f4:	f000 fe42 	bl	8002f7c <OLED_ShowString>
     OLED_Refresh_Gram();
 80022f8:	f000 fd16 	bl	8002d28 <OLED_Refresh_Gram>
     while(1); // stop - do nothing
 80022fc:	e7fe      	b.n	80022fc <main+0x188>
 80022fe:	bf00      	nop
 8002300:	200004b0 	.word	0x200004b0
 8002304:	20000268 	.word	0x20000268
 8002308:	200004f4 	.word	0x200004f4
 800230c:	0800b46c 	.word	0x0800b46c
 8002310:	0800b480 	.word	0x0800b480
 8002314:	20000018 	.word	0x20000018
 8002318:	20000014 	.word	0x20000014
 800231c:	20000664 	.word	0x20000664
 8002320:	20000678 	.word	0x20000678
 8002324:	20000530 	.word	0x20000530
 8002328:	200006cc 	.word	0x200006cc
 800232c:	20000534 	.word	0x20000534
 8002330:	200006e4 	.word	0x200006e4
 8002334:	3ba3d70a 	.word	0x3ba3d70a
 8002338:	3fe66666 	.word	0x3fe66666
 800233c:	40400000 	.word	0x40400000
 8002340:	3d4ccccd 	.word	0x3d4ccccd
 8002344:	40020000 	.word	0x40020000
 8002348:	0800b494 	.word	0x0800b494
 800234c:	0800b4a4 	.word	0x0800b4a4
 8002350:	0800b4b0 	.word	0x0800b4b0
 8002354:	0800b4bc 	.word	0x0800b4bc

08002358 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002358:	b580      	push	{r7, lr}
 800235a:	b094      	sub	sp, #80	; 0x50
 800235c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800235e:	f107 0320 	add.w	r3, r7, #32
 8002362:	2230      	movs	r2, #48	; 0x30
 8002364:	2100      	movs	r1, #0
 8002366:	4618      	mov	r0, r3
 8002368:	f006 fc59 	bl	8008c1e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800236c:	f107 030c 	add.w	r3, r7, #12
 8002370:	2200      	movs	r2, #0
 8002372:	601a      	str	r2, [r3, #0]
 8002374:	605a      	str	r2, [r3, #4]
 8002376:	609a      	str	r2, [r3, #8]
 8002378:	60da      	str	r2, [r3, #12]
 800237a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800237c:	2300      	movs	r3, #0
 800237e:	60bb      	str	r3, [r7, #8]
 8002380:	4b27      	ldr	r3, [pc, #156]	; (8002420 <SystemClock_Config+0xc8>)
 8002382:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002384:	4a26      	ldr	r2, [pc, #152]	; (8002420 <SystemClock_Config+0xc8>)
 8002386:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800238a:	6413      	str	r3, [r2, #64]	; 0x40
 800238c:	4b24      	ldr	r3, [pc, #144]	; (8002420 <SystemClock_Config+0xc8>)
 800238e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002390:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002394:	60bb      	str	r3, [r7, #8]
 8002396:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002398:	2300      	movs	r3, #0
 800239a:	607b      	str	r3, [r7, #4]
 800239c:	4b21      	ldr	r3, [pc, #132]	; (8002424 <SystemClock_Config+0xcc>)
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	4a20      	ldr	r2, [pc, #128]	; (8002424 <SystemClock_Config+0xcc>)
 80023a2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80023a6:	6013      	str	r3, [r2, #0]
 80023a8:	4b1e      	ldr	r3, [pc, #120]	; (8002424 <SystemClock_Config+0xcc>)
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80023b0:	607b      	str	r3, [r7, #4]
 80023b2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80023b4:	2301      	movs	r3, #1
 80023b6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80023b8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80023bc:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80023be:	2302      	movs	r3, #2
 80023c0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80023c2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80023c6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80023c8:	2304      	movs	r3, #4
 80023ca:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 80023cc:	2348      	movs	r3, #72	; 0x48
 80023ce:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80023d0:	2302      	movs	r3, #2
 80023d2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80023d4:	2304      	movs	r3, #4
 80023d6:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80023d8:	f107 0320 	add.w	r3, r7, #32
 80023dc:	4618      	mov	r0, r3
 80023de:	f003 f92d 	bl	800563c <HAL_RCC_OscConfig>
 80023e2:	4603      	mov	r3, r0
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d001      	beq.n	80023ec <SystemClock_Config+0x94>
  {
    Error_Handler();
 80023e8:	f000 fc4a 	bl	8002c80 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80023ec:	230f      	movs	r3, #15
 80023ee:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80023f0:	2302      	movs	r3, #2
 80023f2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80023f4:	2300      	movs	r3, #0
 80023f6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80023f8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80023fc:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80023fe:	2300      	movs	r3, #0
 8002400:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002402:	f107 030c 	add.w	r3, r7, #12
 8002406:	2102      	movs	r1, #2
 8002408:	4618      	mov	r0, r3
 800240a:	f003 fb8f 	bl	8005b2c <HAL_RCC_ClockConfig>
 800240e:	4603      	mov	r3, r0
 8002410:	2b00      	cmp	r3, #0
 8002412:	d001      	beq.n	8002418 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8002414:	f000 fc34 	bl	8002c80 <Error_Handler>
  }
}
 8002418:	bf00      	nop
 800241a:	3750      	adds	r7, #80	; 0x50
 800241c:	46bd      	mov	sp, r7
 800241e:	bd80      	pop	{r7, pc}
 8002420:	40023800 	.word	0x40023800
 8002424:	40007000 	.word	0x40007000

08002428 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002428:	b580      	push	{r7, lr}
 800242a:	b084      	sub	sp, #16
 800242c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800242e:	463b      	mov	r3, r7
 8002430:	2200      	movs	r2, #0
 8002432:	601a      	str	r2, [r3, #0]
 8002434:	605a      	str	r2, [r3, #4]
 8002436:	609a      	str	r2, [r3, #8]
 8002438:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800243a:	4b21      	ldr	r3, [pc, #132]	; (80024c0 <MX_ADC1_Init+0x98>)
 800243c:	4a21      	ldr	r2, [pc, #132]	; (80024c4 <MX_ADC1_Init+0x9c>)
 800243e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8002440:	4b1f      	ldr	r3, [pc, #124]	; (80024c0 <MX_ADC1_Init+0x98>)
 8002442:	2200      	movs	r2, #0
 8002444:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002446:	4b1e      	ldr	r3, [pc, #120]	; (80024c0 <MX_ADC1_Init+0x98>)
 8002448:	2200      	movs	r2, #0
 800244a:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 800244c:	4b1c      	ldr	r3, [pc, #112]	; (80024c0 <MX_ADC1_Init+0x98>)
 800244e:	2200      	movs	r2, #0
 8002450:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8002452:	4b1b      	ldr	r3, [pc, #108]	; (80024c0 <MX_ADC1_Init+0x98>)
 8002454:	2200      	movs	r2, #0
 8002456:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002458:	4b19      	ldr	r3, [pc, #100]	; (80024c0 <MX_ADC1_Init+0x98>)
 800245a:	2200      	movs	r2, #0
 800245c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002460:	4b17      	ldr	r3, [pc, #92]	; (80024c0 <MX_ADC1_Init+0x98>)
 8002462:	2200      	movs	r2, #0
 8002464:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002466:	4b16      	ldr	r3, [pc, #88]	; (80024c0 <MX_ADC1_Init+0x98>)
 8002468:	4a17      	ldr	r2, [pc, #92]	; (80024c8 <MX_ADC1_Init+0xa0>)
 800246a:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800246c:	4b14      	ldr	r3, [pc, #80]	; (80024c0 <MX_ADC1_Init+0x98>)
 800246e:	2200      	movs	r2, #0
 8002470:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8002472:	4b13      	ldr	r3, [pc, #76]	; (80024c0 <MX_ADC1_Init+0x98>)
 8002474:	2201      	movs	r2, #1
 8002476:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8002478:	4b11      	ldr	r3, [pc, #68]	; (80024c0 <MX_ADC1_Init+0x98>)
 800247a:	2200      	movs	r2, #0
 800247c:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002480:	4b0f      	ldr	r3, [pc, #60]	; (80024c0 <MX_ADC1_Init+0x98>)
 8002482:	2201      	movs	r2, #1
 8002484:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002486:	480e      	ldr	r0, [pc, #56]	; (80024c0 <MX_ADC1_Init+0x98>)
 8002488:	f001 fb02 	bl	8003a90 <HAL_ADC_Init>
 800248c:	4603      	mov	r3, r0
 800248e:	2b00      	cmp	r3, #0
 8002490:	d001      	beq.n	8002496 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8002492:	f000 fbf5 	bl	8002c80 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8002496:	2308      	movs	r3, #8
 8002498:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800249a:	2301      	movs	r3, #1
 800249c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800249e:	2300      	movs	r3, #0
 80024a0:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80024a2:	463b      	mov	r3, r7
 80024a4:	4619      	mov	r1, r3
 80024a6:	4806      	ldr	r0, [pc, #24]	; (80024c0 <MX_ADC1_Init+0x98>)
 80024a8:	f001 fb36 	bl	8003b18 <HAL_ADC_ConfigChannel>
 80024ac:	4603      	mov	r3, r0
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d001      	beq.n	80024b6 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 80024b2:	f000 fbe5 	bl	8002c80 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80024b6:	bf00      	nop
 80024b8:	3710      	adds	r7, #16
 80024ba:	46bd      	mov	sp, r7
 80024bc:	bd80      	pop	{r7, pc}
 80024be:	bf00      	nop
 80024c0:	20000220 	.word	0x20000220
 80024c4:	40012000 	.word	0x40012000
 80024c8:	0f000001 	.word	0x0f000001

080024cc <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80024cc:	b580      	push	{r7, lr}
 80024ce:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80024d0:	4b12      	ldr	r3, [pc, #72]	; (800251c <MX_I2C2_Init+0x50>)
 80024d2:	4a13      	ldr	r2, [pc, #76]	; (8002520 <MX_I2C2_Init+0x54>)
 80024d4:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 80024d6:	4b11      	ldr	r3, [pc, #68]	; (800251c <MX_I2C2_Init+0x50>)
 80024d8:	4a12      	ldr	r2, [pc, #72]	; (8002524 <MX_I2C2_Init+0x58>)
 80024da:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80024dc:	4b0f      	ldr	r3, [pc, #60]	; (800251c <MX_I2C2_Init+0x50>)
 80024de:	2200      	movs	r2, #0
 80024e0:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 80024e2:	4b0e      	ldr	r3, [pc, #56]	; (800251c <MX_I2C2_Init+0x50>)
 80024e4:	2200      	movs	r2, #0
 80024e6:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80024e8:	4b0c      	ldr	r3, [pc, #48]	; (800251c <MX_I2C2_Init+0x50>)
 80024ea:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80024ee:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80024f0:	4b0a      	ldr	r3, [pc, #40]	; (800251c <MX_I2C2_Init+0x50>)
 80024f2:	2200      	movs	r2, #0
 80024f4:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 80024f6:	4b09      	ldr	r3, [pc, #36]	; (800251c <MX_I2C2_Init+0x50>)
 80024f8:	2200      	movs	r2, #0
 80024fa:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80024fc:	4b07      	ldr	r3, [pc, #28]	; (800251c <MX_I2C2_Init+0x50>)
 80024fe:	2200      	movs	r2, #0
 8002500:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002502:	4b06      	ldr	r3, [pc, #24]	; (800251c <MX_I2C2_Init+0x50>)
 8002504:	2200      	movs	r2, #0
 8002506:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8002508:	4804      	ldr	r0, [pc, #16]	; (800251c <MX_I2C2_Init+0x50>)
 800250a:	f002 f8af 	bl	800466c <HAL_I2C_Init>
 800250e:	4603      	mov	r3, r0
 8002510:	2b00      	cmp	r3, #0
 8002512:	d001      	beq.n	8002518 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8002514:	f000 fbb4 	bl	8002c80 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8002518:	bf00      	nop
 800251a:	bd80      	pop	{r7, pc}
 800251c:	20000268 	.word	0x20000268
 8002520:	40005800 	.word	0x40005800
 8002524:	000186a0 	.word	0x000186a0

08002528 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002528:	b580      	push	{r7, lr}
 800252a:	b096      	sub	sp, #88	; 0x58
 800252c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800252e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002532:	2200      	movs	r2, #0
 8002534:	601a      	str	r2, [r3, #0]
 8002536:	605a      	str	r2, [r3, #4]
 8002538:	609a      	str	r2, [r3, #8]
 800253a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800253c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002540:	2200      	movs	r2, #0
 8002542:	601a      	str	r2, [r3, #0]
 8002544:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002546:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800254a:	2200      	movs	r2, #0
 800254c:	601a      	str	r2, [r3, #0]
 800254e:	605a      	str	r2, [r3, #4]
 8002550:	609a      	str	r2, [r3, #8]
 8002552:	60da      	str	r2, [r3, #12]
 8002554:	611a      	str	r2, [r3, #16]
 8002556:	615a      	str	r2, [r3, #20]
 8002558:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800255a:	1d3b      	adds	r3, r7, #4
 800255c:	2220      	movs	r2, #32
 800255e:	2100      	movs	r1, #0
 8002560:	4618      	mov	r0, r3
 8002562:	f006 fb5c 	bl	8008c1e <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002566:	4b50      	ldr	r3, [pc, #320]	; (80026a8 <MX_TIM1_Init+0x180>)
 8002568:	4a50      	ldr	r2, [pc, #320]	; (80026ac <MX_TIM1_Init+0x184>)
 800256a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800256c:	4b4e      	ldr	r3, [pc, #312]	; (80026a8 <MX_TIM1_Init+0x180>)
 800256e:	2200      	movs	r2, #0
 8002570:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002572:	4b4d      	ldr	r3, [pc, #308]	; (80026a8 <MX_TIM1_Init+0x180>)
 8002574:	2200      	movs	r2, #0
 8002576:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 7199;
 8002578:	4b4b      	ldr	r3, [pc, #300]	; (80026a8 <MX_TIM1_Init+0x180>)
 800257a:	f641 421f 	movw	r2, #7199	; 0x1c1f
 800257e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002580:	4b49      	ldr	r3, [pc, #292]	; (80026a8 <MX_TIM1_Init+0x180>)
 8002582:	2200      	movs	r2, #0
 8002584:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002586:	4b48      	ldr	r3, [pc, #288]	; (80026a8 <MX_TIM1_Init+0x180>)
 8002588:	2200      	movs	r2, #0
 800258a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800258c:	4b46      	ldr	r3, [pc, #280]	; (80026a8 <MX_TIM1_Init+0x180>)
 800258e:	2200      	movs	r2, #0
 8002590:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002592:	4845      	ldr	r0, [pc, #276]	; (80026a8 <MX_TIM1_Init+0x180>)
 8002594:	f003 fcea 	bl	8005f6c <HAL_TIM_Base_Init>
 8002598:	4603      	mov	r3, r0
 800259a:	2b00      	cmp	r3, #0
 800259c:	d001      	beq.n	80025a2 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 800259e:	f000 fb6f 	bl	8002c80 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80025a2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80025a6:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80025a8:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80025ac:	4619      	mov	r1, r3
 80025ae:	483e      	ldr	r0, [pc, #248]	; (80026a8 <MX_TIM1_Init+0x180>)
 80025b0:	f004 f8bc 	bl	800672c <HAL_TIM_ConfigClockSource>
 80025b4:	4603      	mov	r3, r0
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d001      	beq.n	80025be <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 80025ba:	f000 fb61 	bl	8002c80 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80025be:	483a      	ldr	r0, [pc, #232]	; (80026a8 <MX_TIM1_Init+0x180>)
 80025c0:	f003 fd23 	bl	800600a <HAL_TIM_PWM_Init>
 80025c4:	4603      	mov	r3, r0
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d001      	beq.n	80025ce <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 80025ca:	f000 fb59 	bl	8002c80 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80025ce:	2300      	movs	r3, #0
 80025d0:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80025d2:	2300      	movs	r3, #0
 80025d4:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80025d6:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80025da:	4619      	mov	r1, r3
 80025dc:	4832      	ldr	r0, [pc, #200]	; (80026a8 <MX_TIM1_Init+0x180>)
 80025de:	f004 fcaf 	bl	8006f40 <HAL_TIMEx_MasterConfigSynchronization>
 80025e2:	4603      	mov	r3, r0
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d001      	beq.n	80025ec <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 80025e8:	f000 fb4a 	bl	8002c80 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80025ec:	2360      	movs	r3, #96	; 0x60
 80025ee:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 80025f0:	2300      	movs	r3, #0
 80025f2:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80025f4:	2300      	movs	r3, #0
 80025f6:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80025f8:	2300      	movs	r3, #0
 80025fa:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80025fc:	2300      	movs	r3, #0
 80025fe:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002600:	2300      	movs	r3, #0
 8002602:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002604:	2300      	movs	r3, #0
 8002606:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002608:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800260c:	2200      	movs	r2, #0
 800260e:	4619      	mov	r1, r3
 8002610:	4825      	ldr	r0, [pc, #148]	; (80026a8 <MX_TIM1_Init+0x180>)
 8002612:	f003 ffc9 	bl	80065a8 <HAL_TIM_PWM_ConfigChannel>
 8002616:	4603      	mov	r3, r0
 8002618:	2b00      	cmp	r3, #0
 800261a:	d001      	beq.n	8002620 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 800261c:	f000 fb30 	bl	8002c80 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002620:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002624:	2204      	movs	r2, #4
 8002626:	4619      	mov	r1, r3
 8002628:	481f      	ldr	r0, [pc, #124]	; (80026a8 <MX_TIM1_Init+0x180>)
 800262a:	f003 ffbd 	bl	80065a8 <HAL_TIM_PWM_ConfigChannel>
 800262e:	4603      	mov	r3, r0
 8002630:	2b00      	cmp	r3, #0
 8002632:	d001      	beq.n	8002638 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 8002634:	f000 fb24 	bl	8002c80 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002638:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800263c:	2208      	movs	r2, #8
 800263e:	4619      	mov	r1, r3
 8002640:	4819      	ldr	r0, [pc, #100]	; (80026a8 <MX_TIM1_Init+0x180>)
 8002642:	f003 ffb1 	bl	80065a8 <HAL_TIM_PWM_ConfigChannel>
 8002646:	4603      	mov	r3, r0
 8002648:	2b00      	cmp	r3, #0
 800264a:	d001      	beq.n	8002650 <MX_TIM1_Init+0x128>
  {
    Error_Handler();
 800264c:	f000 fb18 	bl	8002c80 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002650:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002654:	220c      	movs	r2, #12
 8002656:	4619      	mov	r1, r3
 8002658:	4813      	ldr	r0, [pc, #76]	; (80026a8 <MX_TIM1_Init+0x180>)
 800265a:	f003 ffa5 	bl	80065a8 <HAL_TIM_PWM_ConfigChannel>
 800265e:	4603      	mov	r3, r0
 8002660:	2b00      	cmp	r3, #0
 8002662:	d001      	beq.n	8002668 <MX_TIM1_Init+0x140>
  {
    Error_Handler();
 8002664:	f000 fb0c 	bl	8002c80 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002668:	2300      	movs	r3, #0
 800266a:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800266c:	2300      	movs	r3, #0
 800266e:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002670:	2300      	movs	r3, #0
 8002672:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002674:	2300      	movs	r3, #0
 8002676:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002678:	2300      	movs	r3, #0
 800267a:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800267c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002680:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002682:	2300      	movs	r3, #0
 8002684:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002686:	1d3b      	adds	r3, r7, #4
 8002688:	4619      	mov	r1, r3
 800268a:	4807      	ldr	r0, [pc, #28]	; (80026a8 <MX_TIM1_Init+0x180>)
 800268c:	f004 fcd4 	bl	8007038 <HAL_TIMEx_ConfigBreakDeadTime>
 8002690:	4603      	mov	r3, r0
 8002692:	2b00      	cmp	r3, #0
 8002694:	d001      	beq.n	800269a <MX_TIM1_Init+0x172>
  {
    Error_Handler();
 8002696:	f000 faf3 	bl	8002c80 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800269a:	4803      	ldr	r0, [pc, #12]	; (80026a8 <MX_TIM1_Init+0x180>)
 800269c:	f000 fef6 	bl	800348c <HAL_TIM_MspPostInit>

}
 80026a0:	bf00      	nop
 80026a2:	3758      	adds	r7, #88	; 0x58
 80026a4:	46bd      	mov	sp, r7
 80026a6:	bd80      	pop	{r7, pc}
 80026a8:	200002bc 	.word	0x200002bc
 80026ac:	40010000 	.word	0x40010000

080026b0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80026b0:	b580      	push	{r7, lr}
 80026b2:	b08c      	sub	sp, #48	; 0x30
 80026b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80026b6:	f107 030c 	add.w	r3, r7, #12
 80026ba:	2224      	movs	r2, #36	; 0x24
 80026bc:	2100      	movs	r1, #0
 80026be:	4618      	mov	r0, r3
 80026c0:	f006 faad 	bl	8008c1e <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80026c4:	1d3b      	adds	r3, r7, #4
 80026c6:	2200      	movs	r2, #0
 80026c8:	601a      	str	r2, [r3, #0]
 80026ca:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80026cc:	4b21      	ldr	r3, [pc, #132]	; (8002754 <MX_TIM2_Init+0xa4>)
 80026ce:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80026d2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80026d4:	4b1f      	ldr	r3, [pc, #124]	; (8002754 <MX_TIM2_Init+0xa4>)
 80026d6:	2200      	movs	r2, #0
 80026d8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80026da:	4b1e      	ldr	r3, [pc, #120]	; (8002754 <MX_TIM2_Init+0xa4>)
 80026dc:	2200      	movs	r2, #0
 80026de:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 80026e0:	4b1c      	ldr	r3, [pc, #112]	; (8002754 <MX_TIM2_Init+0xa4>)
 80026e2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80026e6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80026e8:	4b1a      	ldr	r3, [pc, #104]	; (8002754 <MX_TIM2_Init+0xa4>)
 80026ea:	2200      	movs	r2, #0
 80026ec:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80026ee:	4b19      	ldr	r3, [pc, #100]	; (8002754 <MX_TIM2_Init+0xa4>)
 80026f0:	2200      	movs	r2, #0
 80026f2:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80026f4:	2303      	movs	r3, #3
 80026f6:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_FALLING;
 80026f8:	2302      	movs	r3, #2
 80026fa:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80026fc:	2301      	movs	r3, #1
 80026fe:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002700:	2300      	movs	r3, #0
 8002702:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 8002704:	230a      	movs	r3, #10
 8002706:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_FALLING;
 8002708:	2302      	movs	r3, #2
 800270a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800270c:	2301      	movs	r3, #1
 800270e:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002710:	2300      	movs	r3, #0
 8002712:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 10;
 8002714:	230a      	movs	r3, #10
 8002716:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8002718:	f107 030c 	add.w	r3, r7, #12
 800271c:	4619      	mov	r1, r3
 800271e:	480d      	ldr	r0, [pc, #52]	; (8002754 <MX_TIM2_Init+0xa4>)
 8002720:	f003 fd94 	bl	800624c <HAL_TIM_Encoder_Init>
 8002724:	4603      	mov	r3, r0
 8002726:	2b00      	cmp	r3, #0
 8002728:	d001      	beq.n	800272e <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 800272a:	f000 faa9 	bl	8002c80 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800272e:	2300      	movs	r3, #0
 8002730:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002732:	2300      	movs	r3, #0
 8002734:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002736:	1d3b      	adds	r3, r7, #4
 8002738:	4619      	mov	r1, r3
 800273a:	4806      	ldr	r0, [pc, #24]	; (8002754 <MX_TIM2_Init+0xa4>)
 800273c:	f004 fc00 	bl	8006f40 <HAL_TIMEx_MasterConfigSynchronization>
 8002740:	4603      	mov	r3, r0
 8002742:	2b00      	cmp	r3, #0
 8002744:	d001      	beq.n	800274a <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8002746:	f000 fa9b 	bl	8002c80 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800274a:	bf00      	nop
 800274c:	3730      	adds	r7, #48	; 0x30
 800274e:	46bd      	mov	sp, r7
 8002750:	bd80      	pop	{r7, pc}
 8002752:	bf00      	nop
 8002754:	20000304 	.word	0x20000304

08002758 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8002758:	b580      	push	{r7, lr}
 800275a:	b08e      	sub	sp, #56	; 0x38
 800275c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800275e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002762:	2200      	movs	r2, #0
 8002764:	601a      	str	r2, [r3, #0]
 8002766:	605a      	str	r2, [r3, #4]
 8002768:	609a      	str	r2, [r3, #8]
 800276a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800276c:	f107 0320 	add.w	r3, r7, #32
 8002770:	2200      	movs	r2, #0
 8002772:	601a      	str	r2, [r3, #0]
 8002774:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002776:	1d3b      	adds	r3, r7, #4
 8002778:	2200      	movs	r2, #0
 800277a:	601a      	str	r2, [r3, #0]
 800277c:	605a      	str	r2, [r3, #4]
 800277e:	609a      	str	r2, [r3, #8]
 8002780:	60da      	str	r2, [r3, #12]
 8002782:	611a      	str	r2, [r3, #16]
 8002784:	615a      	str	r2, [r3, #20]
 8002786:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002788:	4b32      	ldr	r3, [pc, #200]	; (8002854 <MX_TIM4_Init+0xfc>)
 800278a:	4a33      	ldr	r2, [pc, #204]	; (8002858 <MX_TIM4_Init+0x100>)
 800278c:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 800278e:	4b31      	ldr	r3, [pc, #196]	; (8002854 <MX_TIM4_Init+0xfc>)
 8002790:	2200      	movs	r2, #0
 8002792:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002794:	4b2f      	ldr	r3, [pc, #188]	; (8002854 <MX_TIM4_Init+0xfc>)
 8002796:	2200      	movs	r2, #0
 8002798:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 7199;
 800279a:	4b2e      	ldr	r3, [pc, #184]	; (8002854 <MX_TIM4_Init+0xfc>)
 800279c:	f641 421f 	movw	r2, #7199	; 0x1c1f
 80027a0:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80027a2:	4b2c      	ldr	r3, [pc, #176]	; (8002854 <MX_TIM4_Init+0xfc>)
 80027a4:	2200      	movs	r2, #0
 80027a6:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80027a8:	4b2a      	ldr	r3, [pc, #168]	; (8002854 <MX_TIM4_Init+0xfc>)
 80027aa:	2200      	movs	r2, #0
 80027ac:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80027ae:	4829      	ldr	r0, [pc, #164]	; (8002854 <MX_TIM4_Init+0xfc>)
 80027b0:	f003 fbdc 	bl	8005f6c <HAL_TIM_Base_Init>
 80027b4:	4603      	mov	r3, r0
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d001      	beq.n	80027be <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 80027ba:	f000 fa61 	bl	8002c80 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80027be:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80027c2:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80027c4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80027c8:	4619      	mov	r1, r3
 80027ca:	4822      	ldr	r0, [pc, #136]	; (8002854 <MX_TIM4_Init+0xfc>)
 80027cc:	f003 ffae 	bl	800672c <HAL_TIM_ConfigClockSource>
 80027d0:	4603      	mov	r3, r0
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d001      	beq.n	80027da <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 80027d6:	f000 fa53 	bl	8002c80 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 80027da:	481e      	ldr	r0, [pc, #120]	; (8002854 <MX_TIM4_Init+0xfc>)
 80027dc:	f003 fc15 	bl	800600a <HAL_TIM_PWM_Init>
 80027e0:	4603      	mov	r3, r0
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d001      	beq.n	80027ea <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 80027e6:	f000 fa4b 	bl	8002c80 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80027ea:	2300      	movs	r3, #0
 80027ec:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80027ee:	2300      	movs	r3, #0
 80027f0:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80027f2:	f107 0320 	add.w	r3, r7, #32
 80027f6:	4619      	mov	r1, r3
 80027f8:	4816      	ldr	r0, [pc, #88]	; (8002854 <MX_TIM4_Init+0xfc>)
 80027fa:	f004 fba1 	bl	8006f40 <HAL_TIMEx_MasterConfigSynchronization>
 80027fe:	4603      	mov	r3, r0
 8002800:	2b00      	cmp	r3, #0
 8002802:	d001      	beq.n	8002808 <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 8002804:	f000 fa3c 	bl	8002c80 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002808:	2360      	movs	r3, #96	; 0x60
 800280a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800280c:	2300      	movs	r3, #0
 800280e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002810:	2300      	movs	r3, #0
 8002812:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002814:	2300      	movs	r3, #0
 8002816:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002818:	1d3b      	adds	r3, r7, #4
 800281a:	2208      	movs	r2, #8
 800281c:	4619      	mov	r1, r3
 800281e:	480d      	ldr	r0, [pc, #52]	; (8002854 <MX_TIM4_Init+0xfc>)
 8002820:	f003 fec2 	bl	80065a8 <HAL_TIM_PWM_ConfigChannel>
 8002824:	4603      	mov	r3, r0
 8002826:	2b00      	cmp	r3, #0
 8002828:	d001      	beq.n	800282e <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 800282a:	f000 fa29 	bl	8002c80 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800282e:	1d3b      	adds	r3, r7, #4
 8002830:	220c      	movs	r2, #12
 8002832:	4619      	mov	r1, r3
 8002834:	4807      	ldr	r0, [pc, #28]	; (8002854 <MX_TIM4_Init+0xfc>)
 8002836:	f003 feb7 	bl	80065a8 <HAL_TIM_PWM_ConfigChannel>
 800283a:	4603      	mov	r3, r0
 800283c:	2b00      	cmp	r3, #0
 800283e:	d001      	beq.n	8002844 <MX_TIM4_Init+0xec>
  {
    Error_Handler();
 8002840:	f000 fa1e 	bl	8002c80 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8002844:	4803      	ldr	r0, [pc, #12]	; (8002854 <MX_TIM4_Init+0xfc>)
 8002846:	f000 fe21 	bl	800348c <HAL_TIM_MspPostInit>

}
 800284a:	bf00      	nop
 800284c:	3738      	adds	r7, #56	; 0x38
 800284e:	46bd      	mov	sp, r7
 8002850:	bd80      	pop	{r7, pc}
 8002852:	bf00      	nop
 8002854:	2000034c 	.word	0x2000034c
 8002858:	40000800 	.word	0x40000800

0800285c <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 800285c:	b580      	push	{r7, lr}
 800285e:	b08c      	sub	sp, #48	; 0x30
 8002860:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002862:	f107 030c 	add.w	r3, r7, #12
 8002866:	2224      	movs	r2, #36	; 0x24
 8002868:	2100      	movs	r1, #0
 800286a:	4618      	mov	r0, r3
 800286c:	f006 f9d7 	bl	8008c1e <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002870:	1d3b      	adds	r3, r7, #4
 8002872:	2200      	movs	r2, #0
 8002874:	601a      	str	r2, [r3, #0]
 8002876:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8002878:	4b20      	ldr	r3, [pc, #128]	; (80028fc <MX_TIM5_Init+0xa0>)
 800287a:	4a21      	ldr	r2, [pc, #132]	; (8002900 <MX_TIM5_Init+0xa4>)
 800287c:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 800287e:	4b1f      	ldr	r3, [pc, #124]	; (80028fc <MX_TIM5_Init+0xa0>)
 8002880:	2200      	movs	r2, #0
 8002882:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002884:	4b1d      	ldr	r3, [pc, #116]	; (80028fc <MX_TIM5_Init+0xa0>)
 8002886:	2200      	movs	r2, #0
 8002888:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 65535;
 800288a:	4b1c      	ldr	r3, [pc, #112]	; (80028fc <MX_TIM5_Init+0xa0>)
 800288c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002890:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002892:	4b1a      	ldr	r3, [pc, #104]	; (80028fc <MX_TIM5_Init+0xa0>)
 8002894:	2200      	movs	r2, #0
 8002896:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002898:	4b18      	ldr	r3, [pc, #96]	; (80028fc <MX_TIM5_Init+0xa0>)
 800289a:	2200      	movs	r2, #0
 800289c:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 800289e:	2301      	movs	r3, #1
 80028a0:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80028a2:	2300      	movs	r3, #0
 80028a4:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80028a6:	2301      	movs	r3, #1
 80028a8:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80028aa:	2300      	movs	r3, #0
 80028ac:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80028ae:	2300      	movs	r3, #0
 80028b0:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80028b2:	2300      	movs	r3, #0
 80028b4:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80028b6:	2301      	movs	r3, #1
 80028b8:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80028ba:	2300      	movs	r3, #0
 80028bc:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 80028be:	2300      	movs	r3, #0
 80028c0:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK)
 80028c2:	f107 030c 	add.w	r3, r7, #12
 80028c6:	4619      	mov	r1, r3
 80028c8:	480c      	ldr	r0, [pc, #48]	; (80028fc <MX_TIM5_Init+0xa0>)
 80028ca:	f003 fcbf 	bl	800624c <HAL_TIM_Encoder_Init>
 80028ce:	4603      	mov	r3, r0
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d001      	beq.n	80028d8 <MX_TIM5_Init+0x7c>
  {
    Error_Handler();
 80028d4:	f000 f9d4 	bl	8002c80 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80028d8:	2300      	movs	r3, #0
 80028da:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80028dc:	2300      	movs	r3, #0
 80028de:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80028e0:	1d3b      	adds	r3, r7, #4
 80028e2:	4619      	mov	r1, r3
 80028e4:	4805      	ldr	r0, [pc, #20]	; (80028fc <MX_TIM5_Init+0xa0>)
 80028e6:	f004 fb2b 	bl	8006f40 <HAL_TIMEx_MasterConfigSynchronization>
 80028ea:	4603      	mov	r3, r0
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d001      	beq.n	80028f4 <MX_TIM5_Init+0x98>
  {
    Error_Handler();
 80028f0:	f000 f9c6 	bl	8002c80 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 80028f4:	bf00      	nop
 80028f6:	3730      	adds	r7, #48	; 0x30
 80028f8:	46bd      	mov	sp, r7
 80028fa:	bd80      	pop	{r7, pc}
 80028fc:	20000394 	.word	0x20000394
 8002900:	40000c00 	.word	0x40000c00

08002904 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8002904:	b580      	push	{r7, lr}
 8002906:	b086      	sub	sp, #24
 8002908:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800290a:	f107 0308 	add.w	r3, r7, #8
 800290e:	2200      	movs	r2, #0
 8002910:	601a      	str	r2, [r3, #0]
 8002912:	605a      	str	r2, [r3, #4]
 8002914:	609a      	str	r2, [r3, #8]
 8002916:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002918:	463b      	mov	r3, r7
 800291a:	2200      	movs	r2, #0
 800291c:	601a      	str	r2, [r3, #0]
 800291e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8002920:	4b1e      	ldr	r3, [pc, #120]	; (800299c <MX_TIM8_Init+0x98>)
 8002922:	4a1f      	ldr	r2, [pc, #124]	; (80029a0 <MX_TIM8_Init+0x9c>)
 8002924:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8002926:	4b1d      	ldr	r3, [pc, #116]	; (800299c <MX_TIM8_Init+0x98>)
 8002928:	2200      	movs	r2, #0
 800292a:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 800292c:	4b1b      	ldr	r3, [pc, #108]	; (800299c <MX_TIM8_Init+0x98>)
 800292e:	2200      	movs	r2, #0
 8002930:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 7199;
 8002932:	4b1a      	ldr	r3, [pc, #104]	; (800299c <MX_TIM8_Init+0x98>)
 8002934:	f641 421f 	movw	r2, #7199	; 0x1c1f
 8002938:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800293a:	4b18      	ldr	r3, [pc, #96]	; (800299c <MX_TIM8_Init+0x98>)
 800293c:	2200      	movs	r2, #0
 800293e:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8002940:	4b16      	ldr	r3, [pc, #88]	; (800299c <MX_TIM8_Init+0x98>)
 8002942:	2200      	movs	r2, #0
 8002944:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002946:	4b15      	ldr	r3, [pc, #84]	; (800299c <MX_TIM8_Init+0x98>)
 8002948:	2200      	movs	r2, #0
 800294a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 800294c:	4813      	ldr	r0, [pc, #76]	; (800299c <MX_TIM8_Init+0x98>)
 800294e:	f003 fb0d 	bl	8005f6c <HAL_TIM_Base_Init>
 8002952:	4603      	mov	r3, r0
 8002954:	2b00      	cmp	r3, #0
 8002956:	d001      	beq.n	800295c <MX_TIM8_Init+0x58>
  {
    Error_Handler();
 8002958:	f000 f992 	bl	8002c80 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800295c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002960:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8002962:	f107 0308 	add.w	r3, r7, #8
 8002966:	4619      	mov	r1, r3
 8002968:	480c      	ldr	r0, [pc, #48]	; (800299c <MX_TIM8_Init+0x98>)
 800296a:	f003 fedf 	bl	800672c <HAL_TIM_ConfigClockSource>
 800296e:	4603      	mov	r3, r0
 8002970:	2b00      	cmp	r3, #0
 8002972:	d001      	beq.n	8002978 <MX_TIM8_Init+0x74>
  {
    Error_Handler();
 8002974:	f000 f984 	bl	8002c80 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002978:	2300      	movs	r3, #0
 800297a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800297c:	2300      	movs	r3, #0
 800297e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8002980:	463b      	mov	r3, r7
 8002982:	4619      	mov	r1, r3
 8002984:	4805      	ldr	r0, [pc, #20]	; (800299c <MX_TIM8_Init+0x98>)
 8002986:	f004 fadb 	bl	8006f40 <HAL_TIMEx_MasterConfigSynchronization>
 800298a:	4603      	mov	r3, r0
 800298c:	2b00      	cmp	r3, #0
 800298e:	d001      	beq.n	8002994 <MX_TIM8_Init+0x90>
  {
    Error_Handler();
 8002990:	f000 f976 	bl	8002c80 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8002994:	bf00      	nop
 8002996:	3718      	adds	r7, #24
 8002998:	46bd      	mov	sp, r7
 800299a:	bd80      	pop	{r7, pc}
 800299c:	200003dc 	.word	0x200003dc
 80029a0:	40010400 	.word	0x40010400

080029a4 <MX_TIM12_Init>:
  * @brief TIM12 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM12_Init(void)
{
 80029a4:	b580      	push	{r7, lr}
 80029a6:	b08c      	sub	sp, #48	; 0x30
 80029a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM12_Init 0 */

  /* USER CODE END TIM12_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80029aa:	f107 0320 	add.w	r3, r7, #32
 80029ae:	2200      	movs	r2, #0
 80029b0:	601a      	str	r2, [r3, #0]
 80029b2:	605a      	str	r2, [r3, #4]
 80029b4:	609a      	str	r2, [r3, #8]
 80029b6:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80029b8:	1d3b      	adds	r3, r7, #4
 80029ba:	2200      	movs	r2, #0
 80029bc:	601a      	str	r2, [r3, #0]
 80029be:	605a      	str	r2, [r3, #4]
 80029c0:	609a      	str	r2, [r3, #8]
 80029c2:	60da      	str	r2, [r3, #12]
 80029c4:	611a      	str	r2, [r3, #16]
 80029c6:	615a      	str	r2, [r3, #20]
 80029c8:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
 80029ca:	4b2b      	ldr	r3, [pc, #172]	; (8002a78 <MX_TIM12_Init+0xd4>)
 80029cc:	4a2b      	ldr	r2, [pc, #172]	; (8002a7c <MX_TIM12_Init+0xd8>)
 80029ce:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 720;
 80029d0:	4b29      	ldr	r3, [pc, #164]	; (8002a78 <MX_TIM12_Init+0xd4>)
 80029d2:	f44f 7234 	mov.w	r2, #720	; 0x2d0
 80029d6:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 80029d8:	4b27      	ldr	r3, [pc, #156]	; (8002a78 <MX_TIM12_Init+0xd4>)
 80029da:	2200      	movs	r2, #0
 80029dc:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 2000;
 80029de:	4b26      	ldr	r3, [pc, #152]	; (8002a78 <MX_TIM12_Init+0xd4>)
 80029e0:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80029e4:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80029e6:	4b24      	ldr	r3, [pc, #144]	; (8002a78 <MX_TIM12_Init+0xd4>)
 80029e8:	2200      	movs	r2, #0
 80029ea:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80029ec:	4b22      	ldr	r3, [pc, #136]	; (8002a78 <MX_TIM12_Init+0xd4>)
 80029ee:	2200      	movs	r2, #0
 80029f0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim12) != HAL_OK)
 80029f2:	4821      	ldr	r0, [pc, #132]	; (8002a78 <MX_TIM12_Init+0xd4>)
 80029f4:	f003 faba 	bl	8005f6c <HAL_TIM_Base_Init>
 80029f8:	4603      	mov	r3, r0
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d001      	beq.n	8002a02 <MX_TIM12_Init+0x5e>
  {
    Error_Handler();
 80029fe:	f000 f93f 	bl	8002c80 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002a02:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002a06:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim12, &sClockSourceConfig) != HAL_OK)
 8002a08:	f107 0320 	add.w	r3, r7, #32
 8002a0c:	4619      	mov	r1, r3
 8002a0e:	481a      	ldr	r0, [pc, #104]	; (8002a78 <MX_TIM12_Init+0xd4>)
 8002a10:	f003 fe8c 	bl	800672c <HAL_TIM_ConfigClockSource>
 8002a14:	4603      	mov	r3, r0
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d001      	beq.n	8002a1e <MX_TIM12_Init+0x7a>
  {
    Error_Handler();
 8002a1a:	f000 f931 	bl	8002c80 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 8002a1e:	4816      	ldr	r0, [pc, #88]	; (8002a78 <MX_TIM12_Init+0xd4>)
 8002a20:	f003 faf3 	bl	800600a <HAL_TIM_PWM_Init>
 8002a24:	4603      	mov	r3, r0
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d001      	beq.n	8002a2e <MX_TIM12_Init+0x8a>
  {
    Error_Handler();
 8002a2a:	f000 f929 	bl	8002c80 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002a2e:	2360      	movs	r3, #96	; 0x60
 8002a30:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002a32:	2300      	movs	r3, #0
 8002a34:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002a36:	2300      	movs	r3, #0
 8002a38:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002a3a:	2300      	movs	r3, #0
 8002a3c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002a3e:	1d3b      	adds	r3, r7, #4
 8002a40:	2200      	movs	r2, #0
 8002a42:	4619      	mov	r1, r3
 8002a44:	480c      	ldr	r0, [pc, #48]	; (8002a78 <MX_TIM12_Init+0xd4>)
 8002a46:	f003 fdaf 	bl	80065a8 <HAL_TIM_PWM_ConfigChannel>
 8002a4a:	4603      	mov	r3, r0
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d001      	beq.n	8002a54 <MX_TIM12_Init+0xb0>
  {
    Error_Handler();
 8002a50:	f000 f916 	bl	8002c80 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002a54:	1d3b      	adds	r3, r7, #4
 8002a56:	2204      	movs	r2, #4
 8002a58:	4619      	mov	r1, r3
 8002a5a:	4807      	ldr	r0, [pc, #28]	; (8002a78 <MX_TIM12_Init+0xd4>)
 8002a5c:	f003 fda4 	bl	80065a8 <HAL_TIM_PWM_ConfigChannel>
 8002a60:	4603      	mov	r3, r0
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d001      	beq.n	8002a6a <MX_TIM12_Init+0xc6>
  {
    Error_Handler();
 8002a66:	f000 f90b 	bl	8002c80 <Error_Handler>
  }
  /* USER CODE BEGIN TIM12_Init 2 */

  /* USER CODE END TIM12_Init 2 */
  HAL_TIM_MspPostInit(&htim12);
 8002a6a:	4803      	ldr	r0, [pc, #12]	; (8002a78 <MX_TIM12_Init+0xd4>)
 8002a6c:	f000 fd0e 	bl	800348c <HAL_TIM_MspPostInit>

}
 8002a70:	bf00      	nop
 8002a72:	3730      	adds	r7, #48	; 0x30
 8002a74:	46bd      	mov	sp, r7
 8002a76:	bd80      	pop	{r7, pc}
 8002a78:	20000424 	.word	0x20000424
 8002a7c:	40001800 	.word	0x40001800

08002a80 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002a80:	b580      	push	{r7, lr}
 8002a82:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002a84:	4b11      	ldr	r3, [pc, #68]	; (8002acc <MX_USART2_UART_Init+0x4c>)
 8002a86:	4a12      	ldr	r2, [pc, #72]	; (8002ad0 <MX_USART2_UART_Init+0x50>)
 8002a88:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8002a8a:	4b10      	ldr	r3, [pc, #64]	; (8002acc <MX_USART2_UART_Init+0x4c>)
 8002a8c:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8002a90:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002a92:	4b0e      	ldr	r3, [pc, #56]	; (8002acc <MX_USART2_UART_Init+0x4c>)
 8002a94:	2200      	movs	r2, #0
 8002a96:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002a98:	4b0c      	ldr	r3, [pc, #48]	; (8002acc <MX_USART2_UART_Init+0x4c>)
 8002a9a:	2200      	movs	r2, #0
 8002a9c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002a9e:	4b0b      	ldr	r3, [pc, #44]	; (8002acc <MX_USART2_UART_Init+0x4c>)
 8002aa0:	2200      	movs	r2, #0
 8002aa2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002aa4:	4b09      	ldr	r3, [pc, #36]	; (8002acc <MX_USART2_UART_Init+0x4c>)
 8002aa6:	220c      	movs	r2, #12
 8002aa8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002aaa:	4b08      	ldr	r3, [pc, #32]	; (8002acc <MX_USART2_UART_Init+0x4c>)
 8002aac:	2200      	movs	r2, #0
 8002aae:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002ab0:	4b06      	ldr	r3, [pc, #24]	; (8002acc <MX_USART2_UART_Init+0x4c>)
 8002ab2:	2200      	movs	r2, #0
 8002ab4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002ab6:	4805      	ldr	r0, [pc, #20]	; (8002acc <MX_USART2_UART_Init+0x4c>)
 8002ab8:	f004 fb24 	bl	8007104 <HAL_UART_Init>
 8002abc:	4603      	mov	r3, r0
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d001      	beq.n	8002ac6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002ac2:	f000 f8dd 	bl	8002c80 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002ac6:	bf00      	nop
 8002ac8:	bd80      	pop	{r7, pc}
 8002aca:	bf00      	nop
 8002acc:	2000046c 	.word	0x2000046c
 8002ad0:	40004400 	.word	0x40004400

08002ad4 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8002ad4:	b580      	push	{r7, lr}
 8002ad6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002ad8:	4b11      	ldr	r3, [pc, #68]	; (8002b20 <MX_USART3_UART_Init+0x4c>)
 8002ada:	4a12      	ldr	r2, [pc, #72]	; (8002b24 <MX_USART3_UART_Init+0x50>)
 8002adc:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8002ade:	4b10      	ldr	r3, [pc, #64]	; (8002b20 <MX_USART3_UART_Init+0x4c>)
 8002ae0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002ae4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002ae6:	4b0e      	ldr	r3, [pc, #56]	; (8002b20 <MX_USART3_UART_Init+0x4c>)
 8002ae8:	2200      	movs	r2, #0
 8002aea:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002aec:	4b0c      	ldr	r3, [pc, #48]	; (8002b20 <MX_USART3_UART_Init+0x4c>)
 8002aee:	2200      	movs	r2, #0
 8002af0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002af2:	4b0b      	ldr	r3, [pc, #44]	; (8002b20 <MX_USART3_UART_Init+0x4c>)
 8002af4:	2200      	movs	r2, #0
 8002af6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002af8:	4b09      	ldr	r3, [pc, #36]	; (8002b20 <MX_USART3_UART_Init+0x4c>)
 8002afa:	220c      	movs	r2, #12
 8002afc:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002afe:	4b08      	ldr	r3, [pc, #32]	; (8002b20 <MX_USART3_UART_Init+0x4c>)
 8002b00:	2200      	movs	r2, #0
 8002b02:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002b04:	4b06      	ldr	r3, [pc, #24]	; (8002b20 <MX_USART3_UART_Init+0x4c>)
 8002b06:	2200      	movs	r2, #0
 8002b08:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002b0a:	4805      	ldr	r0, [pc, #20]	; (8002b20 <MX_USART3_UART_Init+0x4c>)
 8002b0c:	f004 fafa 	bl	8007104 <HAL_UART_Init>
 8002b10:	4603      	mov	r3, r0
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d001      	beq.n	8002b1a <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8002b16:	f000 f8b3 	bl	8002c80 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002b1a:	bf00      	nop
 8002b1c:	bd80      	pop	{r7, pc}
 8002b1e:	bf00      	nop
 8002b20:	200004b0 	.word	0x200004b0
 8002b24:	40004800 	.word	0x40004800

08002b28 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002b28:	b580      	push	{r7, lr}
 8002b2a:	b08a      	sub	sp, #40	; 0x28
 8002b2c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b2e:	f107 0314 	add.w	r3, r7, #20
 8002b32:	2200      	movs	r2, #0
 8002b34:	601a      	str	r2, [r3, #0]
 8002b36:	605a      	str	r2, [r3, #4]
 8002b38:	609a      	str	r2, [r3, #8]
 8002b3a:	60da      	str	r2, [r3, #12]
 8002b3c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002b3e:	2300      	movs	r3, #0
 8002b40:	613b      	str	r3, [r7, #16]
 8002b42:	4b4a      	ldr	r3, [pc, #296]	; (8002c6c <MX_GPIO_Init+0x144>)
 8002b44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b46:	4a49      	ldr	r2, [pc, #292]	; (8002c6c <MX_GPIO_Init+0x144>)
 8002b48:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002b4c:	6313      	str	r3, [r2, #48]	; 0x30
 8002b4e:	4b47      	ldr	r3, [pc, #284]	; (8002c6c <MX_GPIO_Init+0x144>)
 8002b50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b52:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b56:	613b      	str	r3, [r7, #16]
 8002b58:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b5a:	2300      	movs	r3, #0
 8002b5c:	60fb      	str	r3, [r7, #12]
 8002b5e:	4b43      	ldr	r3, [pc, #268]	; (8002c6c <MX_GPIO_Init+0x144>)
 8002b60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b62:	4a42      	ldr	r2, [pc, #264]	; (8002c6c <MX_GPIO_Init+0x144>)
 8002b64:	f043 0301 	orr.w	r3, r3, #1
 8002b68:	6313      	str	r3, [r2, #48]	; 0x30
 8002b6a:	4b40      	ldr	r3, [pc, #256]	; (8002c6c <MX_GPIO_Init+0x144>)
 8002b6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b6e:	f003 0301 	and.w	r3, r3, #1
 8002b72:	60fb      	str	r3, [r7, #12]
 8002b74:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b76:	2300      	movs	r3, #0
 8002b78:	60bb      	str	r3, [r7, #8]
 8002b7a:	4b3c      	ldr	r3, [pc, #240]	; (8002c6c <MX_GPIO_Init+0x144>)
 8002b7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b7e:	4a3b      	ldr	r2, [pc, #236]	; (8002c6c <MX_GPIO_Init+0x144>)
 8002b80:	f043 0302 	orr.w	r3, r3, #2
 8002b84:	6313      	str	r3, [r2, #48]	; 0x30
 8002b86:	4b39      	ldr	r3, [pc, #228]	; (8002c6c <MX_GPIO_Init+0x144>)
 8002b88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b8a:	f003 0302 	and.w	r3, r3, #2
 8002b8e:	60bb      	str	r3, [r7, #8]
 8002b90:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002b92:	2300      	movs	r3, #0
 8002b94:	607b      	str	r3, [r7, #4]
 8002b96:	4b35      	ldr	r3, [pc, #212]	; (8002c6c <MX_GPIO_Init+0x144>)
 8002b98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b9a:	4a34      	ldr	r2, [pc, #208]	; (8002c6c <MX_GPIO_Init+0x144>)
 8002b9c:	f043 0310 	orr.w	r3, r3, #16
 8002ba0:	6313      	str	r3, [r2, #48]	; 0x30
 8002ba2:	4b32      	ldr	r3, [pc, #200]	; (8002c6c <MX_GPIO_Init+0x144>)
 8002ba4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ba6:	f003 0310 	and.w	r3, r3, #16
 8002baa:	607b      	str	r3, [r7, #4]
 8002bac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002bae:	2300      	movs	r3, #0
 8002bb0:	603b      	str	r3, [r7, #0]
 8002bb2:	4b2e      	ldr	r3, [pc, #184]	; (8002c6c <MX_GPIO_Init+0x144>)
 8002bb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bb6:	4a2d      	ldr	r2, [pc, #180]	; (8002c6c <MX_GPIO_Init+0x144>)
 8002bb8:	f043 0308 	orr.w	r3, r3, #8
 8002bbc:	6313      	str	r3, [r2, #48]	; 0x30
 8002bbe:	4b2b      	ldr	r3, [pc, #172]	; (8002c6c <MX_GPIO_Init+0x144>)
 8002bc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bc2:	f003 0308 	and.w	r3, r3, #8
 8002bc6:	603b      	str	r3, [r7, #0]
 8002bc8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, DC_Pin|RESET__Pin|SDIN_Pin|SCLK_Pin, GPIO_PIN_RESET);
 8002bca:	2200      	movs	r2, #0
 8002bcc:	f44f 41f0 	mov.w	r1, #30720	; 0x7800
 8002bd0:	4827      	ldr	r0, [pc, #156]	; (8002c70 <MX_GPIO_Init+0x148>)
 8002bd2:	f001 fcff 	bl	80045d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, Buzzer_Pin|LED3_Pin, GPIO_PIN_RESET);
 8002bd6:	2200      	movs	r2, #0
 8002bd8:	f44f 5188 	mov.w	r1, #4352	; 0x1100
 8002bdc:	4825      	ldr	r0, [pc, #148]	; (8002c74 <MX_GPIO_Init+0x14c>)
 8002bde:	f001 fcf9 	bl	80045d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : IMU_INT_Pin */
  GPIO_InitStruct.Pin = IMU_INT_Pin;
 8002be2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002be6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002be8:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8002bec:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bee:	2300      	movs	r3, #0
 8002bf0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(IMU_INT_GPIO_Port, &GPIO_InitStruct);
 8002bf2:	f107 0314 	add.w	r3, r7, #20
 8002bf6:	4619      	mov	r1, r3
 8002bf8:	481f      	ldr	r0, [pc, #124]	; (8002c78 <MX_GPIO_Init+0x150>)
 8002bfa:	f001 fb4f 	bl	800429c <HAL_GPIO_Init>

  /*Configure GPIO pins : DC_Pin RESET__Pin SDIN_Pin SCLK_Pin */
  GPIO_InitStruct.Pin = DC_Pin|RESET__Pin|SDIN_Pin|SCLK_Pin;
 8002bfe:	f44f 43f0 	mov.w	r3, #30720	; 0x7800
 8002c02:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002c04:	2301      	movs	r3, #1
 8002c06:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c08:	2300      	movs	r3, #0
 8002c0a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c0c:	2300      	movs	r3, #0
 8002c0e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002c10:	f107 0314 	add.w	r3, r7, #20
 8002c14:	4619      	mov	r1, r3
 8002c16:	4816      	ldr	r0, [pc, #88]	; (8002c70 <MX_GPIO_Init+0x148>)
 8002c18:	f001 fb40 	bl	800429c <HAL_GPIO_Init>

  /*Configure GPIO pins : Buzzer_Pin LED3_Pin */
  GPIO_InitStruct.Pin = Buzzer_Pin|LED3_Pin;
 8002c1c:	f44f 5388 	mov.w	r3, #4352	; 0x1100
 8002c20:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002c22:	2301      	movs	r3, #1
 8002c24:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c26:	2300      	movs	r3, #0
 8002c28:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c2a:	2300      	movs	r3, #0
 8002c2c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c2e:	f107 0314 	add.w	r3, r7, #20
 8002c32:	4619      	mov	r1, r3
 8002c34:	480f      	ldr	r0, [pc, #60]	; (8002c74 <MX_GPIO_Init+0x14c>)
 8002c36:	f001 fb31 	bl	800429c <HAL_GPIO_Init>

  /*Configure GPIO pin : USER_PB_Pin */
  GPIO_InitStruct.Pin = USER_PB_Pin;
 8002c3a:	2301      	movs	r3, #1
 8002c3c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002c3e:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8002c42:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c44:	2300      	movs	r3, #0
 8002c46:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(USER_PB_GPIO_Port, &GPIO_InitStruct);
 8002c48:	f107 0314 	add.w	r3, r7, #20
 8002c4c:	4619      	mov	r1, r3
 8002c4e:	480b      	ldr	r0, [pc, #44]	; (8002c7c <MX_GPIO_Init+0x154>)
 8002c50:	f001 fb24 	bl	800429c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8002c54:	2200      	movs	r2, #0
 8002c56:	2100      	movs	r1, #0
 8002c58:	2006      	movs	r0, #6
 8002c5a:	f001 fa56 	bl	800410a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8002c5e:	2006      	movs	r0, #6
 8002c60:	f001 fa6f 	bl	8004142 <HAL_NVIC_EnableIRQ>

}
 8002c64:	bf00      	nop
 8002c66:	3728      	adds	r7, #40	; 0x28
 8002c68:	46bd      	mov	sp, r7
 8002c6a:	bd80      	pop	{r7, pc}
 8002c6c:	40023800 	.word	0x40023800
 8002c70:	40020c00 	.word	0x40020c00
 8002c74:	40020000 	.word	0x40020000
 8002c78:	40020400 	.word	0x40020400
 8002c7c:	40021000 	.word	0x40021000

08002c80 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002c80:	b480      	push	{r7}
 8002c82:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002c84:	b672      	cpsid	i
}
 8002c86:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002c88:	e7fe      	b.n	8002c88 <Error_Handler+0x8>
	...

08002c8c <OLED_WR_Byte>:
#include <oled.h>
#include <oledfont.h>
#include "stdlib.h"

void OLED_WR_Byte(uint8_t dat,uint8_t DataCmd)
{	
 8002c8c:	b580      	push	{r7, lr}
 8002c8e:	b084      	sub	sp, #16
 8002c90:	af00      	add	r7, sp, #0
 8002c92:	4603      	mov	r3, r0
 8002c94:	460a      	mov	r2, r1
 8002c96:	71fb      	strb	r3, [r7, #7]
 8002c98:	4613      	mov	r3, r2
 8002c9a:	71bb      	strb	r3, [r7, #6]
	uint8_t i;

	if(DataCmd == 1)    // Data write
 8002c9c:	79bb      	ldrb	r3, [r7, #6]
 8002c9e:	2b01      	cmp	r3, #1
 8002ca0:	d106      	bne.n	8002cb0 <OLED_WR_Byte+0x24>
	  OLED_RS_Set();
 8002ca2:	2201      	movs	r2, #1
 8002ca4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002ca8:	481e      	ldr	r0, [pc, #120]	; (8002d24 <OLED_WR_Byte+0x98>)
 8002caa:	f001 fc93 	bl	80045d4 <HAL_GPIO_WritePin>
 8002cae:	e005      	b.n	8002cbc <OLED_WR_Byte+0x30>
	else                // Command write
	  OLED_RS_Clr();
 8002cb0:	2200      	movs	r2, #0
 8002cb2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002cb6:	481b      	ldr	r0, [pc, #108]	; (8002d24 <OLED_WR_Byte+0x98>)
 8002cb8:	f001 fc8c 	bl	80045d4 <HAL_GPIO_WritePin>

	for(i=0;i<8;i++)
 8002cbc:	2300      	movs	r3, #0
 8002cbe:	73fb      	strb	r3, [r7, #15]
 8002cc0:	e022      	b.n	8002d08 <OLED_WR_Byte+0x7c>
	{	OLED_SCLK_Clr();  // clear the clock
 8002cc2:	2200      	movs	r2, #0
 8002cc4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002cc8:	4816      	ldr	r0, [pc, #88]	; (8002d24 <OLED_WR_Byte+0x98>)
 8002cca:	f001 fc83 	bl	80045d4 <HAL_GPIO_WritePin>
		if(dat&0x80)      // check data bit
 8002cce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	da06      	bge.n	8002ce4 <OLED_WR_Byte+0x58>
		   OLED_SDIN_Set();
 8002cd6:	2201      	movs	r2, #1
 8002cd8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002cdc:	4811      	ldr	r0, [pc, #68]	; (8002d24 <OLED_WR_Byte+0x98>)
 8002cde:	f001 fc79 	bl	80045d4 <HAL_GPIO_WritePin>
 8002ce2:	e005      	b.n	8002cf0 <OLED_WR_Byte+0x64>
		else 
		   OLED_SDIN_Clr();
 8002ce4:	2200      	movs	r2, #0
 8002ce6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002cea:	480e      	ldr	r0, [pc, #56]	; (8002d24 <OLED_WR_Byte+0x98>)
 8002cec:	f001 fc72 	bl	80045d4 <HAL_GPIO_WritePin>
		OLED_SCLK_Set();
 8002cf0:	2201      	movs	r2, #1
 8002cf2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002cf6:	480b      	ldr	r0, [pc, #44]	; (8002d24 <OLED_WR_Byte+0x98>)
 8002cf8:	f001 fc6c 	bl	80045d4 <HAL_GPIO_WritePin>
		dat<<=1;          // check next data bit
 8002cfc:	79fb      	ldrb	r3, [r7, #7]
 8002cfe:	005b      	lsls	r3, r3, #1
 8002d00:	71fb      	strb	r3, [r7, #7]
	for(i=0;i<8;i++)
 8002d02:	7bfb      	ldrb	r3, [r7, #15]
 8002d04:	3301      	adds	r3, #1
 8002d06:	73fb      	strb	r3, [r7, #15]
 8002d08:	7bfb      	ldrb	r3, [r7, #15]
 8002d0a:	2b07      	cmp	r3, #7
 8002d0c:	d9d9      	bls.n	8002cc2 <OLED_WR_Byte+0x36>
	}

	OLED_RS_Set();   	  // Set RS=1 upon exit
 8002d0e:	2201      	movs	r2, #1
 8002d10:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002d14:	4803      	ldr	r0, [pc, #12]	; (8002d24 <OLED_WR_Byte+0x98>)
 8002d16:	f001 fc5d 	bl	80045d4 <HAL_GPIO_WritePin>
} 
 8002d1a:	bf00      	nop
 8002d1c:	3710      	adds	r7, #16
 8002d1e:	46bd      	mov	sp, r7
 8002d20:	bd80      	pop	{r7, pc}
 8002d22:	bf00      	nop
 8002d24:	40020c00 	.word	0x40020c00

08002d28 <OLED_Refresh_Gram>:

// Refresh the GRAM
uint8_t OLED_GRAM[128][8];
void OLED_Refresh_Gram(void)
{
 8002d28:	b580      	push	{r7, lr}
 8002d2a:	b082      	sub	sp, #8
 8002d2c:	af00      	add	r7, sp, #0
	uint8_t i,n;
	for(i=0;i<8;i++)
 8002d2e:	2300      	movs	r3, #0
 8002d30:	71fb      	strb	r3, [r7, #7]
 8002d32:	e026      	b.n	8002d82 <OLED_Refresh_Gram+0x5a>
	{
		OLED_WR_Byte (0xb0+i,OLED_CMD);
 8002d34:	79fb      	ldrb	r3, [r7, #7]
 8002d36:	3b50      	subs	r3, #80	; 0x50
 8002d38:	b2db      	uxtb	r3, r3
 8002d3a:	2100      	movs	r1, #0
 8002d3c:	4618      	mov	r0, r3
 8002d3e:	f7ff ffa5 	bl	8002c8c <OLED_WR_Byte>
		OLED_WR_Byte (0x00,OLED_CMD);
 8002d42:	2100      	movs	r1, #0
 8002d44:	2000      	movs	r0, #0
 8002d46:	f7ff ffa1 	bl	8002c8c <OLED_WR_Byte>
		OLED_WR_Byte (0x10,OLED_CMD);
 8002d4a:	2100      	movs	r1, #0
 8002d4c:	2010      	movs	r0, #16
 8002d4e:	f7ff ff9d 	bl	8002c8c <OLED_WR_Byte>
		for(n=0;n<128;n++)OLED_WR_Byte(OLED_GRAM[n][i],OLED_DATA);
 8002d52:	2300      	movs	r3, #0
 8002d54:	71bb      	strb	r3, [r7, #6]
 8002d56:	e00d      	b.n	8002d74 <OLED_Refresh_Gram+0x4c>
 8002d58:	79ba      	ldrb	r2, [r7, #6]
 8002d5a:	79fb      	ldrb	r3, [r7, #7]
 8002d5c:	490d      	ldr	r1, [pc, #52]	; (8002d94 <OLED_Refresh_Gram+0x6c>)
 8002d5e:	00d2      	lsls	r2, r2, #3
 8002d60:	440a      	add	r2, r1
 8002d62:	4413      	add	r3, r2
 8002d64:	781b      	ldrb	r3, [r3, #0]
 8002d66:	2101      	movs	r1, #1
 8002d68:	4618      	mov	r0, r3
 8002d6a:	f7ff ff8f 	bl	8002c8c <OLED_WR_Byte>
 8002d6e:	79bb      	ldrb	r3, [r7, #6]
 8002d70:	3301      	adds	r3, #1
 8002d72:	71bb      	strb	r3, [r7, #6]
 8002d74:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	daed      	bge.n	8002d58 <OLED_Refresh_Gram+0x30>
	for(i=0;i<8;i++)
 8002d7c:	79fb      	ldrb	r3, [r7, #7]
 8002d7e:	3301      	adds	r3, #1
 8002d80:	71fb      	strb	r3, [r7, #7]
 8002d82:	79fb      	ldrb	r3, [r7, #7]
 8002d84:	2b07      	cmp	r3, #7
 8002d86:	d9d5      	bls.n	8002d34 <OLED_Refresh_Gram+0xc>
	}
}
 8002d88:	bf00      	nop
 8002d8a:	bf00      	nop
 8002d8c:	3708      	adds	r7, #8
 8002d8e:	46bd      	mov	sp, r7
 8002d90:	bd80      	pop	{r7, pc}
 8002d92:	bf00      	nop
 8002d94:	20000704 	.word	0x20000704

08002d98 <OLED_Clear>:

/**************************************************************************
Clear OLED
**************************************************************************/  
void OLED_Clear(void)  
{  
 8002d98:	b580      	push	{r7, lr}
 8002d9a:	b082      	sub	sp, #8
 8002d9c:	af00      	add	r7, sp, #0
	uint8_t i,n;  
	for(i=0;i<8;i++)for(n=0;n<128;n++)OLED_GRAM[n][i]=0X00;  
 8002d9e:	2300      	movs	r3, #0
 8002da0:	71fb      	strb	r3, [r7, #7]
 8002da2:	e014      	b.n	8002dce <OLED_Clear+0x36>
 8002da4:	2300      	movs	r3, #0
 8002da6:	71bb      	strb	r3, [r7, #6]
 8002da8:	e00a      	b.n	8002dc0 <OLED_Clear+0x28>
 8002daa:	79ba      	ldrb	r2, [r7, #6]
 8002dac:	79fb      	ldrb	r3, [r7, #7]
 8002dae:	490c      	ldr	r1, [pc, #48]	; (8002de0 <OLED_Clear+0x48>)
 8002db0:	00d2      	lsls	r2, r2, #3
 8002db2:	440a      	add	r2, r1
 8002db4:	4413      	add	r3, r2
 8002db6:	2200      	movs	r2, #0
 8002db8:	701a      	strb	r2, [r3, #0]
 8002dba:	79bb      	ldrb	r3, [r7, #6]
 8002dbc:	3301      	adds	r3, #1
 8002dbe:	71bb      	strb	r3, [r7, #6]
 8002dc0:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	daf0      	bge.n	8002daa <OLED_Clear+0x12>
 8002dc8:	79fb      	ldrb	r3, [r7, #7]
 8002dca:	3301      	adds	r3, #1
 8002dcc:	71fb      	strb	r3, [r7, #7]
 8002dce:	79fb      	ldrb	r3, [r7, #7]
 8002dd0:	2b07      	cmp	r3, #7
 8002dd2:	d9e7      	bls.n	8002da4 <OLED_Clear+0xc>
	OLED_Refresh_Gram();//Refresh
 8002dd4:	f7ff ffa8 	bl	8002d28 <OLED_Refresh_Gram>
}
 8002dd8:	bf00      	nop
 8002dda:	3708      	adds	r7, #8
 8002ddc:	46bd      	mov	sp, r7
 8002dde:	bd80      	pop	{r7, pc}
 8002de0:	20000704 	.word	0x20000704

08002de4 <OLED_DrawPoint>:

/**************************************************************************
Draw A Point
**************************************************************************/ 
void OLED_DrawPoint(uint8_t x,uint8_t y,uint8_t t)
{
 8002de4:	b480      	push	{r7}
 8002de6:	b085      	sub	sp, #20
 8002de8:	af00      	add	r7, sp, #0
 8002dea:	4603      	mov	r3, r0
 8002dec:	71fb      	strb	r3, [r7, #7]
 8002dee:	460b      	mov	r3, r1
 8002df0:	71bb      	strb	r3, [r7, #6]
 8002df2:	4613      	mov	r3, r2
 8002df4:	717b      	strb	r3, [r7, #5]
	uint8_t pos,bx,temp=0;
 8002df6:	2300      	movs	r3, #0
 8002df8:	73fb      	strb	r3, [r7, #15]
	if(x>127||y>63)return;//Out of reach
 8002dfa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	db41      	blt.n	8002e86 <OLED_DrawPoint+0xa2>
 8002e02:	79bb      	ldrb	r3, [r7, #6]
 8002e04:	2b3f      	cmp	r3, #63	; 0x3f
 8002e06:	d83e      	bhi.n	8002e86 <OLED_DrawPoint+0xa2>
	pos=7-y/8;
 8002e08:	79bb      	ldrb	r3, [r7, #6]
 8002e0a:	08db      	lsrs	r3, r3, #3
 8002e0c:	b2db      	uxtb	r3, r3
 8002e0e:	f1c3 0307 	rsb	r3, r3, #7
 8002e12:	73bb      	strb	r3, [r7, #14]
	bx=y%8;
 8002e14:	79bb      	ldrb	r3, [r7, #6]
 8002e16:	f003 0307 	and.w	r3, r3, #7
 8002e1a:	737b      	strb	r3, [r7, #13]
	temp=1<<(7-bx);
 8002e1c:	7b7b      	ldrb	r3, [r7, #13]
 8002e1e:	f1c3 0307 	rsb	r3, r3, #7
 8002e22:	2201      	movs	r2, #1
 8002e24:	fa02 f303 	lsl.w	r3, r2, r3
 8002e28:	73fb      	strb	r3, [r7, #15]
	if(t)OLED_GRAM[x][pos]|=temp;
 8002e2a:	797b      	ldrb	r3, [r7, #5]
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d012      	beq.n	8002e56 <OLED_DrawPoint+0x72>
 8002e30:	79fa      	ldrb	r2, [r7, #7]
 8002e32:	7bbb      	ldrb	r3, [r7, #14]
 8002e34:	4917      	ldr	r1, [pc, #92]	; (8002e94 <OLED_DrawPoint+0xb0>)
 8002e36:	00d2      	lsls	r2, r2, #3
 8002e38:	440a      	add	r2, r1
 8002e3a:	4413      	add	r3, r2
 8002e3c:	7818      	ldrb	r0, [r3, #0]
 8002e3e:	79fa      	ldrb	r2, [r7, #7]
 8002e40:	7bbb      	ldrb	r3, [r7, #14]
 8002e42:	7bf9      	ldrb	r1, [r7, #15]
 8002e44:	4301      	orrs	r1, r0
 8002e46:	b2c8      	uxtb	r0, r1
 8002e48:	4912      	ldr	r1, [pc, #72]	; (8002e94 <OLED_DrawPoint+0xb0>)
 8002e4a:	00d2      	lsls	r2, r2, #3
 8002e4c:	440a      	add	r2, r1
 8002e4e:	4413      	add	r3, r2
 8002e50:	4602      	mov	r2, r0
 8002e52:	701a      	strb	r2, [r3, #0]
 8002e54:	e018      	b.n	8002e88 <OLED_DrawPoint+0xa4>
	else OLED_GRAM[x][pos]&=~temp;	    
 8002e56:	79fa      	ldrb	r2, [r7, #7]
 8002e58:	7bbb      	ldrb	r3, [r7, #14]
 8002e5a:	490e      	ldr	r1, [pc, #56]	; (8002e94 <OLED_DrawPoint+0xb0>)
 8002e5c:	00d2      	lsls	r2, r2, #3
 8002e5e:	440a      	add	r2, r1
 8002e60:	4413      	add	r3, r2
 8002e62:	781b      	ldrb	r3, [r3, #0]
 8002e64:	b25a      	sxtb	r2, r3
 8002e66:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002e6a:	43db      	mvns	r3, r3
 8002e6c:	b25b      	sxtb	r3, r3
 8002e6e:	4013      	ands	r3, r2
 8002e70:	b259      	sxtb	r1, r3
 8002e72:	79fa      	ldrb	r2, [r7, #7]
 8002e74:	7bbb      	ldrb	r3, [r7, #14]
 8002e76:	b2c8      	uxtb	r0, r1
 8002e78:	4906      	ldr	r1, [pc, #24]	; (8002e94 <OLED_DrawPoint+0xb0>)
 8002e7a:	00d2      	lsls	r2, r2, #3
 8002e7c:	440a      	add	r2, r1
 8002e7e:	4413      	add	r3, r2
 8002e80:	4602      	mov	r2, r0
 8002e82:	701a      	strb	r2, [r3, #0]
 8002e84:	e000      	b.n	8002e88 <OLED_DrawPoint+0xa4>
	if(x>127||y>63)return;//Out of reach
 8002e86:	bf00      	nop
}
 8002e88:	3714      	adds	r7, #20
 8002e8a:	46bd      	mov	sp, r7
 8002e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e90:	4770      	bx	lr
 8002e92:	bf00      	nop
 8002e94:	20000704 	.word	0x20000704

08002e98 <OLED_ShowChar>:
/**************************************************************************
Show Char
**************************************************************************/
void OLED_ShowChar(uint8_t x,uint8_t y,uint8_t chr,uint8_t size,uint8_t mode)
{      			    
 8002e98:	b590      	push	{r4, r7, lr}
 8002e9a:	b085      	sub	sp, #20
 8002e9c:	af00      	add	r7, sp, #0
 8002e9e:	4604      	mov	r4, r0
 8002ea0:	4608      	mov	r0, r1
 8002ea2:	4611      	mov	r1, r2
 8002ea4:	461a      	mov	r2, r3
 8002ea6:	4623      	mov	r3, r4
 8002ea8:	71fb      	strb	r3, [r7, #7]
 8002eaa:	4603      	mov	r3, r0
 8002eac:	71bb      	strb	r3, [r7, #6]
 8002eae:	460b      	mov	r3, r1
 8002eb0:	717b      	strb	r3, [r7, #5]
 8002eb2:	4613      	mov	r3, r2
 8002eb4:	713b      	strb	r3, [r7, #4]
	uint8_t temp,t,t1;
	uint8_t y0=y;
 8002eb6:	79bb      	ldrb	r3, [r7, #6]
 8002eb8:	733b      	strb	r3, [r7, #12]
	chr=chr-' ';				   
 8002eba:	797b      	ldrb	r3, [r7, #5]
 8002ebc:	3b20      	subs	r3, #32
 8002ebe:	717b      	strb	r3, [r7, #5]
    for(t=0;t<size;t++)
 8002ec0:	2300      	movs	r3, #0
 8002ec2:	73bb      	strb	r3, [r7, #14]
 8002ec4:	e04d      	b.n	8002f62 <OLED_ShowChar+0xca>
    {   
		if(size==12)temp=oled_asc2_1206[chr][t];  //1206 Size
 8002ec6:	793b      	ldrb	r3, [r7, #4]
 8002ec8:	2b0c      	cmp	r3, #12
 8002eca:	d10b      	bne.n	8002ee4 <OLED_ShowChar+0x4c>
 8002ecc:	797a      	ldrb	r2, [r7, #5]
 8002ece:	7bb9      	ldrb	r1, [r7, #14]
 8002ed0:	4828      	ldr	r0, [pc, #160]	; (8002f74 <OLED_ShowChar+0xdc>)
 8002ed2:	4613      	mov	r3, r2
 8002ed4:	005b      	lsls	r3, r3, #1
 8002ed6:	4413      	add	r3, r2
 8002ed8:	009b      	lsls	r3, r3, #2
 8002eda:	4403      	add	r3, r0
 8002edc:	440b      	add	r3, r1
 8002ede:	781b      	ldrb	r3, [r3, #0]
 8002ee0:	73fb      	strb	r3, [r7, #15]
 8002ee2:	e007      	b.n	8002ef4 <OLED_ShowChar+0x5c>
		else temp=oled_asc2_1608[chr][t];		 //1608 Size	                          
 8002ee4:	797a      	ldrb	r2, [r7, #5]
 8002ee6:	7bbb      	ldrb	r3, [r7, #14]
 8002ee8:	4923      	ldr	r1, [pc, #140]	; (8002f78 <OLED_ShowChar+0xe0>)
 8002eea:	0112      	lsls	r2, r2, #4
 8002eec:	440a      	add	r2, r1
 8002eee:	4413      	add	r3, r2
 8002ef0:	781b      	ldrb	r3, [r3, #0]
 8002ef2:	73fb      	strb	r3, [r7, #15]
        for(t1=0;t1<8;t1++)
 8002ef4:	2300      	movs	r3, #0
 8002ef6:	737b      	strb	r3, [r7, #13]
 8002ef8:	e02d      	b.n	8002f56 <OLED_ShowChar+0xbe>
		{
			if(temp&0x80)OLED_DrawPoint(x,y,mode);
 8002efa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	da07      	bge.n	8002f12 <OLED_ShowChar+0x7a>
 8002f02:	f897 2020 	ldrb.w	r2, [r7, #32]
 8002f06:	79b9      	ldrb	r1, [r7, #6]
 8002f08:	79fb      	ldrb	r3, [r7, #7]
 8002f0a:	4618      	mov	r0, r3
 8002f0c:	f7ff ff6a 	bl	8002de4 <OLED_DrawPoint>
 8002f10:	e00c      	b.n	8002f2c <OLED_ShowChar+0x94>
			else OLED_DrawPoint(x,y,!mode);
 8002f12:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	bf0c      	ite	eq
 8002f1a:	2301      	moveq	r3, #1
 8002f1c:	2300      	movne	r3, #0
 8002f1e:	b2db      	uxtb	r3, r3
 8002f20:	461a      	mov	r2, r3
 8002f22:	79b9      	ldrb	r1, [r7, #6]
 8002f24:	79fb      	ldrb	r3, [r7, #7]
 8002f26:	4618      	mov	r0, r3
 8002f28:	f7ff ff5c 	bl	8002de4 <OLED_DrawPoint>
			temp<<=1;
 8002f2c:	7bfb      	ldrb	r3, [r7, #15]
 8002f2e:	005b      	lsls	r3, r3, #1
 8002f30:	73fb      	strb	r3, [r7, #15]
			y++;
 8002f32:	79bb      	ldrb	r3, [r7, #6]
 8002f34:	3301      	adds	r3, #1
 8002f36:	71bb      	strb	r3, [r7, #6]
			if((y-y0)==size)
 8002f38:	79ba      	ldrb	r2, [r7, #6]
 8002f3a:	7b3b      	ldrb	r3, [r7, #12]
 8002f3c:	1ad2      	subs	r2, r2, r3
 8002f3e:	793b      	ldrb	r3, [r7, #4]
 8002f40:	429a      	cmp	r2, r3
 8002f42:	d105      	bne.n	8002f50 <OLED_ShowChar+0xb8>
			{
				y=y0;
 8002f44:	7b3b      	ldrb	r3, [r7, #12]
 8002f46:	71bb      	strb	r3, [r7, #6]
				x++;
 8002f48:	79fb      	ldrb	r3, [r7, #7]
 8002f4a:	3301      	adds	r3, #1
 8002f4c:	71fb      	strb	r3, [r7, #7]
				break;
 8002f4e:	e005      	b.n	8002f5c <OLED_ShowChar+0xc4>
        for(t1=0;t1<8;t1++)
 8002f50:	7b7b      	ldrb	r3, [r7, #13]
 8002f52:	3301      	adds	r3, #1
 8002f54:	737b      	strb	r3, [r7, #13]
 8002f56:	7b7b      	ldrb	r3, [r7, #13]
 8002f58:	2b07      	cmp	r3, #7
 8002f5a:	d9ce      	bls.n	8002efa <OLED_ShowChar+0x62>
    for(t=0;t<size;t++)
 8002f5c:	7bbb      	ldrb	r3, [r7, #14]
 8002f5e:	3301      	adds	r3, #1
 8002f60:	73bb      	strb	r3, [r7, #14]
 8002f62:	7bba      	ldrb	r2, [r7, #14]
 8002f64:	793b      	ldrb	r3, [r7, #4]
 8002f66:	429a      	cmp	r2, r3
 8002f68:	d3ad      	bcc.n	8002ec6 <OLED_ShowChar+0x2e>
			}
		}  	 
    }          
}
 8002f6a:	bf00      	nop
 8002f6c:	bf00      	nop
 8002f6e:	3714      	adds	r7, #20
 8002f70:	46bd      	mov	sp, r7
 8002f72:	bd90      	pop	{r4, r7, pc}
 8002f74:	0800b4c4 	.word	0x0800b4c4
 8002f78:	0800b938 	.word	0x0800b938

08002f7c <OLED_ShowString>:
} 
/**************************************************************************
Show The String
**************************************************************************/
void OLED_ShowString(uint8_t x,uint8_t y,const uint8_t *p)
{
 8002f7c:	b580      	push	{r7, lr}
 8002f7e:	b084      	sub	sp, #16
 8002f80:	af02      	add	r7, sp, #8
 8002f82:	4603      	mov	r3, r0
 8002f84:	603a      	str	r2, [r7, #0]
 8002f86:	71fb      	strb	r3, [r7, #7]
 8002f88:	460b      	mov	r3, r1
 8002f8a:	71bb      	strb	r3, [r7, #6]
#define MAX_CHAR_POSX 122
#define MAX_CHAR_POSY 58          
    while(*p!='\0')
 8002f8c:	e01f      	b.n	8002fce <OLED_ShowString+0x52>
    {       
        if(x>MAX_CHAR_POSX){x=0;y+=16;}
 8002f8e:	79fb      	ldrb	r3, [r7, #7]
 8002f90:	2b7a      	cmp	r3, #122	; 0x7a
 8002f92:	d904      	bls.n	8002f9e <OLED_ShowString+0x22>
 8002f94:	2300      	movs	r3, #0
 8002f96:	71fb      	strb	r3, [r7, #7]
 8002f98:	79bb      	ldrb	r3, [r7, #6]
 8002f9a:	3310      	adds	r3, #16
 8002f9c:	71bb      	strb	r3, [r7, #6]
        if(y>MAX_CHAR_POSY){y=x=0;OLED_Clear();}
 8002f9e:	79bb      	ldrb	r3, [r7, #6]
 8002fa0:	2b3a      	cmp	r3, #58	; 0x3a
 8002fa2:	d905      	bls.n	8002fb0 <OLED_ShowString+0x34>
 8002fa4:	2300      	movs	r3, #0
 8002fa6:	71fb      	strb	r3, [r7, #7]
 8002fa8:	79fb      	ldrb	r3, [r7, #7]
 8002faa:	71bb      	strb	r3, [r7, #6]
 8002fac:	f7ff fef4 	bl	8002d98 <OLED_Clear>
        OLED_ShowChar(x,y,*p,12,1);	 
 8002fb0:	683b      	ldr	r3, [r7, #0]
 8002fb2:	781a      	ldrb	r2, [r3, #0]
 8002fb4:	79b9      	ldrb	r1, [r7, #6]
 8002fb6:	79f8      	ldrb	r0, [r7, #7]
 8002fb8:	2301      	movs	r3, #1
 8002fba:	9300      	str	r3, [sp, #0]
 8002fbc:	230c      	movs	r3, #12
 8002fbe:	f7ff ff6b 	bl	8002e98 <OLED_ShowChar>
        x+=8;
 8002fc2:	79fb      	ldrb	r3, [r7, #7]
 8002fc4:	3308      	adds	r3, #8
 8002fc6:	71fb      	strb	r3, [r7, #7]
        p++;
 8002fc8:	683b      	ldr	r3, [r7, #0]
 8002fca:	3301      	adds	r3, #1
 8002fcc:	603b      	str	r3, [r7, #0]
    while(*p!='\0')
 8002fce:	683b      	ldr	r3, [r7, #0]
 8002fd0:	781b      	ldrb	r3, [r3, #0]
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d1db      	bne.n	8002f8e <OLED_ShowString+0x12>
    }  
}	 
 8002fd6:	bf00      	nop
 8002fd8:	bf00      	nop
 8002fda:	3708      	adds	r7, #8
 8002fdc:	46bd      	mov	sp, r7
 8002fde:	bd80      	pop	{r7, pc}

08002fe0 <OLED_Init>:

void OLED_Init(void)
{
 8002fe0:	b580      	push	{r7, lr}
 8002fe2:	af00      	add	r7, sp, #0
	HAL_PWR_EnableBkUpAccess(); //Enable access to the RTC and Backup Register
 8002fe4:	f002 fb02 	bl	80055ec <HAL_PWR_EnableBkUpAccess>
	__HAL_RCC_LSE_CONFIG(RCC_LSE_OFF); //turn OFF the LSE oscillator, LSERDY flag goes low after 6 LSE oscillator clock cycles.
 8002fe8:	4b42      	ldr	r3, [pc, #264]	; (80030f4 <OLED_Init+0x114>)
 8002fea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002fec:	4a41      	ldr	r2, [pc, #260]	; (80030f4 <OLED_Init+0x114>)
 8002fee:	f023 0301 	bic.w	r3, r3, #1
 8002ff2:	6713      	str	r3, [r2, #112]	; 0x70
 8002ff4:	4b3f      	ldr	r3, [pc, #252]	; (80030f4 <OLED_Init+0x114>)
 8002ff6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002ff8:	4a3e      	ldr	r2, [pc, #248]	; (80030f4 <OLED_Init+0x114>)
 8002ffa:	f023 0304 	bic.w	r3, r3, #4
 8002ffe:	6713      	str	r3, [r2, #112]	; 0x70
	                                   //LSE oscillator switch off to let PC13 PC14 PC15 be IO
	
	
	HAL_PWR_DisableBkUpAccess();
 8003000:	f002 fb08 	bl	8005614 <HAL_PWR_DisableBkUpAccess>
	
	OLED_RST_Clr();
 8003004:	2200      	movs	r2, #0
 8003006:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800300a:	483b      	ldr	r0, [pc, #236]	; (80030f8 <OLED_Init+0x118>)
 800300c:	f001 fae2 	bl	80045d4 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8003010:	2064      	movs	r0, #100	; 0x64
 8003012:	f000 fd19 	bl	8003a48 <HAL_Delay>
	OLED_RST_Set();
 8003016:	2201      	movs	r2, #1
 8003018:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800301c:	4836      	ldr	r0, [pc, #216]	; (80030f8 <OLED_Init+0x118>)
 800301e:	f001 fad9 	bl	80045d4 <HAL_GPIO_WritePin>
	
	OLED_WR_Byte(0xAE,OLED_CMD); //Off Display
 8003022:	2100      	movs	r1, #0
 8003024:	20ae      	movs	r0, #174	; 0xae
 8003026:	f7ff fe31 	bl	8002c8c <OLED_WR_Byte>
	
	OLED_WR_Byte(0xD5,OLED_CMD); //Set Oscillator Division
 800302a:	2100      	movs	r1, #0
 800302c:	20d5      	movs	r0, #213	; 0xd5
 800302e:	f7ff fe2d 	bl	8002c8c <OLED_WR_Byte>
	OLED_WR_Byte(80,OLED_CMD);    //[3:0]: divide ratio of the DCLK, [7:4], set the oscillator frequency. Reset
 8003032:	2100      	movs	r1, #0
 8003034:	2050      	movs	r0, #80	; 0x50
 8003036:	f7ff fe29 	bl	8002c8c <OLED_WR_Byte>
	OLED_WR_Byte(0xA8,OLED_CMD); //multiplex ratio
 800303a:	2100      	movs	r1, #0
 800303c:	20a8      	movs	r0, #168	; 0xa8
 800303e:	f7ff fe25 	bl	8002c8c <OLED_WR_Byte>
	OLED_WR_Byte(0X3F,OLED_CMD); //duty = 0X3F(1/64) 
 8003042:	2100      	movs	r1, #0
 8003044:	203f      	movs	r0, #63	; 0x3f
 8003046:	f7ff fe21 	bl	8002c8c <OLED_WR_Byte>
	OLED_WR_Byte(0xD3,OLED_CMD);  //set display offset
 800304a:	2100      	movs	r1, #0
 800304c:	20d3      	movs	r0, #211	; 0xd3
 800304e:	f7ff fe1d 	bl	8002c8c <OLED_WR_Byte>
	OLED_WR_Byte(0X00,OLED_CMD); //0
 8003052:	2100      	movs	r1, #0
 8003054:	2000      	movs	r0, #0
 8003056:	f7ff fe19 	bl	8002c8c <OLED_WR_Byte>

	OLED_WR_Byte(0x40,OLED_CMD); //set display start line [5:0]- from 0-63. RESET
 800305a:	2100      	movs	r1, #0
 800305c:	2040      	movs	r0, #64	; 0x40
 800305e:	f7ff fe15 	bl	8002c8c <OLED_WR_Byte>
													
	OLED_WR_Byte(0x8D,OLED_CMD); //Set charge pump
 8003062:	2100      	movs	r1, #0
 8003064:	208d      	movs	r0, #141	; 0x8d
 8003066:	f7ff fe11 	bl	8002c8c <OLED_WR_Byte>
	OLED_WR_Byte(0x14,OLED_CMD); //Enable Charge Pump
 800306a:	2100      	movs	r1, #0
 800306c:	2014      	movs	r0, #20
 800306e:	f7ff fe0d 	bl	8002c8c <OLED_WR_Byte>
	OLED_WR_Byte(0x20,OLED_CMD); //Set Memory Addressing Mode
 8003072:	2100      	movs	r1, #0
 8003074:	2020      	movs	r0, #32
 8003076:	f7ff fe09 	bl	8002c8c <OLED_WR_Byte>
	OLED_WR_Byte(0x02,OLED_CMD); //Page Addressing Mode (RESET)
 800307a:	2100      	movs	r1, #0
 800307c:	2002      	movs	r0, #2
 800307e:	f7ff fe05 	bl	8002c8c <OLED_WR_Byte>
	OLED_WR_Byte(0xA1,OLED_CMD); //Set segment remap, bit0:0,0->0;1,0->127;
 8003082:	2100      	movs	r1, #0
 8003084:	20a1      	movs	r0, #161	; 0xa1
 8003086:	f7ff fe01 	bl	8002c8c <OLED_WR_Byte>
	OLED_WR_Byte(0xC0,OLED_CMD); //Set COM Output Scan Direction
 800308a:	2100      	movs	r1, #0
 800308c:	20c0      	movs	r0, #192	; 0xc0
 800308e:	f7ff fdfd 	bl	8002c8c <OLED_WR_Byte>
	OLED_WR_Byte(0xDA,OLED_CMD); //Set COM Pins
 8003092:	2100      	movs	r1, #0
 8003094:	20da      	movs	r0, #218	; 0xda
 8003096:	f7ff fdf9 	bl	8002c8c <OLED_WR_Byte>
	OLED_WR_Byte(0x12,OLED_CMD); //[5:4] setting
 800309a:	2100      	movs	r1, #0
 800309c:	2012      	movs	r0, #18
 800309e:	f7ff fdf5 	bl	8002c8c <OLED_WR_Byte>
	 
	OLED_WR_Byte(0x81,OLED_CMD); //Contrast Control
 80030a2:	2100      	movs	r1, #0
 80030a4:	2081      	movs	r0, #129	; 0x81
 80030a6:	f7ff fdf1 	bl	8002c8c <OLED_WR_Byte>
	OLED_WR_Byte(0xEF,OLED_CMD); //1~256; Default: 0X7F
 80030aa:	2100      	movs	r1, #0
 80030ac:	20ef      	movs	r0, #239	; 0xef
 80030ae:	f7ff fded 	bl	8002c8c <OLED_WR_Byte>
	OLED_WR_Byte(0xD9,OLED_CMD); //Set Pre-charge Period
 80030b2:	2100      	movs	r1, #0
 80030b4:	20d9      	movs	r0, #217	; 0xd9
 80030b6:	f7ff fde9 	bl	8002c8c <OLED_WR_Byte>
	OLED_WR_Byte(0xf1,OLED_CMD); //[3:0],PHASE 1;[7:4],PHASE 2;
 80030ba:	2100      	movs	r1, #0
 80030bc:	20f1      	movs	r0, #241	; 0xf1
 80030be:	f7ff fde5 	bl	8002c8c <OLED_WR_Byte>
	OLED_WR_Byte(0xDB,OLED_CMD); //Set VCOMH
 80030c2:	2100      	movs	r1, #0
 80030c4:	20db      	movs	r0, #219	; 0xdb
 80030c6:	f7ff fde1 	bl	8002c8c <OLED_WR_Byte>
	OLED_WR_Byte(0x30,OLED_CMD);  //[6:4] 000,0.65*vcc;001,0.77*vcc;011,0.83*vcc;
 80030ca:	2100      	movs	r1, #0
 80030cc:	2030      	movs	r0, #48	; 0x30
 80030ce:	f7ff fddd 	bl	8002c8c <OLED_WR_Byte>

	OLED_WR_Byte(0xA4,OLED_CMD); //Enable display outputs according to the GDDRAM contents
 80030d2:	2100      	movs	r1, #0
 80030d4:	20a4      	movs	r0, #164	; 0xa4
 80030d6:	f7ff fdd9 	bl	8002c8c <OLED_WR_Byte>
	OLED_WR_Byte(0xA6,OLED_CMD); //Set normal display   						   
 80030da:	2100      	movs	r1, #0
 80030dc:	20a6      	movs	r0, #166	; 0xa6
 80030de:	f7ff fdd5 	bl	8002c8c <OLED_WR_Byte>
	OLED_WR_Byte(0xAF,OLED_CMD); //DISPLAY ON	 
 80030e2:	2100      	movs	r1, #0
 80030e4:	20af      	movs	r0, #175	; 0xaf
 80030e6:	f7ff fdd1 	bl	8002c8c <OLED_WR_Byte>
	OLED_Clear(); 
 80030ea:	f7ff fe55 	bl	8002d98 <OLED_Clear>
}
 80030ee:	bf00      	nop
 80030f0:	bd80      	pop	{r7, pc}
 80030f2:	bf00      	nop
 80030f4:	40023800 	.word	0x40023800
 80030f8:	40020c00 	.word	0x40020c00

080030fc <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80030fc:	b580      	push	{r7, lr}
 80030fe:	b082      	sub	sp, #8
 8003100:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003102:	2300      	movs	r3, #0
 8003104:	607b      	str	r3, [r7, #4]
 8003106:	4b17      	ldr	r3, [pc, #92]	; (8003164 <HAL_MspInit+0x68>)
 8003108:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800310a:	4a16      	ldr	r2, [pc, #88]	; (8003164 <HAL_MspInit+0x68>)
 800310c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003110:	6453      	str	r3, [r2, #68]	; 0x44
 8003112:	4b14      	ldr	r3, [pc, #80]	; (8003164 <HAL_MspInit+0x68>)
 8003114:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003116:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800311a:	607b      	str	r3, [r7, #4]
 800311c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800311e:	2300      	movs	r3, #0
 8003120:	603b      	str	r3, [r7, #0]
 8003122:	4b10      	ldr	r3, [pc, #64]	; (8003164 <HAL_MspInit+0x68>)
 8003124:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003126:	4a0f      	ldr	r2, [pc, #60]	; (8003164 <HAL_MspInit+0x68>)
 8003128:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800312c:	6413      	str	r3, [r2, #64]	; 0x40
 800312e:	4b0d      	ldr	r3, [pc, #52]	; (8003164 <HAL_MspInit+0x68>)
 8003130:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003132:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003136:	603b      	str	r3, [r7, #0]
 8003138:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 800313a:	2200      	movs	r2, #0
 800313c:	2100      	movs	r1, #0
 800313e:	2005      	movs	r0, #5
 8003140:	f000 ffe3 	bl	800410a <HAL_NVIC_SetPriority>
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 8003144:	2005      	movs	r0, #5
 8003146:	f000 fffc 	bl	8004142 <HAL_NVIC_EnableIRQ>
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 800314a:	2200      	movs	r2, #0
 800314c:	2100      	movs	r1, #0
 800314e:	2005      	movs	r0, #5
 8003150:	f000 ffdb 	bl	800410a <HAL_NVIC_SetPriority>
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 8003154:	2005      	movs	r0, #5
 8003156:	f000 fff4 	bl	8004142 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800315a:	bf00      	nop
 800315c:	3708      	adds	r7, #8
 800315e:	46bd      	mov	sp, r7
 8003160:	bd80      	pop	{r7, pc}
 8003162:	bf00      	nop
 8003164:	40023800 	.word	0x40023800

08003168 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003168:	b580      	push	{r7, lr}
 800316a:	b08a      	sub	sp, #40	; 0x28
 800316c:	af00      	add	r7, sp, #0
 800316e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003170:	f107 0314 	add.w	r3, r7, #20
 8003174:	2200      	movs	r2, #0
 8003176:	601a      	str	r2, [r3, #0]
 8003178:	605a      	str	r2, [r3, #4]
 800317a:	609a      	str	r2, [r3, #8]
 800317c:	60da      	str	r2, [r3, #12]
 800317e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	4a17      	ldr	r2, [pc, #92]	; (80031e4 <HAL_ADC_MspInit+0x7c>)
 8003186:	4293      	cmp	r3, r2
 8003188:	d127      	bne.n	80031da <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800318a:	2300      	movs	r3, #0
 800318c:	613b      	str	r3, [r7, #16]
 800318e:	4b16      	ldr	r3, [pc, #88]	; (80031e8 <HAL_ADC_MspInit+0x80>)
 8003190:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003192:	4a15      	ldr	r2, [pc, #84]	; (80031e8 <HAL_ADC_MspInit+0x80>)
 8003194:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003198:	6453      	str	r3, [r2, #68]	; 0x44
 800319a:	4b13      	ldr	r3, [pc, #76]	; (80031e8 <HAL_ADC_MspInit+0x80>)
 800319c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800319e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80031a2:	613b      	str	r3, [r7, #16]
 80031a4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80031a6:	2300      	movs	r3, #0
 80031a8:	60fb      	str	r3, [r7, #12]
 80031aa:	4b0f      	ldr	r3, [pc, #60]	; (80031e8 <HAL_ADC_MspInit+0x80>)
 80031ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031ae:	4a0e      	ldr	r2, [pc, #56]	; (80031e8 <HAL_ADC_MspInit+0x80>)
 80031b0:	f043 0302 	orr.w	r3, r3, #2
 80031b4:	6313      	str	r3, [r2, #48]	; 0x30
 80031b6:	4b0c      	ldr	r3, [pc, #48]	; (80031e8 <HAL_ADC_MspInit+0x80>)
 80031b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031ba:	f003 0302 	and.w	r3, r3, #2
 80031be:	60fb      	str	r3, [r7, #12]
 80031c0:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PB0     ------> ADC1_IN8
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80031c2:	2301      	movs	r3, #1
 80031c4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80031c6:	2303      	movs	r3, #3
 80031c8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031ca:	2300      	movs	r3, #0
 80031cc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80031ce:	f107 0314 	add.w	r3, r7, #20
 80031d2:	4619      	mov	r1, r3
 80031d4:	4805      	ldr	r0, [pc, #20]	; (80031ec <HAL_ADC_MspInit+0x84>)
 80031d6:	f001 f861 	bl	800429c <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80031da:	bf00      	nop
 80031dc:	3728      	adds	r7, #40	; 0x28
 80031de:	46bd      	mov	sp, r7
 80031e0:	bd80      	pop	{r7, pc}
 80031e2:	bf00      	nop
 80031e4:	40012000 	.word	0x40012000
 80031e8:	40023800 	.word	0x40023800
 80031ec:	40020400 	.word	0x40020400

080031f0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80031f0:	b580      	push	{r7, lr}
 80031f2:	b08a      	sub	sp, #40	; 0x28
 80031f4:	af00      	add	r7, sp, #0
 80031f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80031f8:	f107 0314 	add.w	r3, r7, #20
 80031fc:	2200      	movs	r2, #0
 80031fe:	601a      	str	r2, [r3, #0]
 8003200:	605a      	str	r2, [r3, #4]
 8003202:	609a      	str	r2, [r3, #8]
 8003204:	60da      	str	r2, [r3, #12]
 8003206:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C2)
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	4a19      	ldr	r2, [pc, #100]	; (8003274 <HAL_I2C_MspInit+0x84>)
 800320e:	4293      	cmp	r3, r2
 8003210:	d12c      	bne.n	800326c <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003212:	2300      	movs	r3, #0
 8003214:	613b      	str	r3, [r7, #16]
 8003216:	4b18      	ldr	r3, [pc, #96]	; (8003278 <HAL_I2C_MspInit+0x88>)
 8003218:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800321a:	4a17      	ldr	r2, [pc, #92]	; (8003278 <HAL_I2C_MspInit+0x88>)
 800321c:	f043 0302 	orr.w	r3, r3, #2
 8003220:	6313      	str	r3, [r2, #48]	; 0x30
 8003222:	4b15      	ldr	r3, [pc, #84]	; (8003278 <HAL_I2C_MspInit+0x88>)
 8003224:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003226:	f003 0302 	and.w	r3, r3, #2
 800322a:	613b      	str	r3, [r7, #16]
 800322c:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800322e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8003232:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003234:	2312      	movs	r3, #18
 8003236:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003238:	2300      	movs	r3, #0
 800323a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800323c:	2303      	movs	r3, #3
 800323e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8003240:	2304      	movs	r3, #4
 8003242:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003244:	f107 0314 	add.w	r3, r7, #20
 8003248:	4619      	mov	r1, r3
 800324a:	480c      	ldr	r0, [pc, #48]	; (800327c <HAL_I2C_MspInit+0x8c>)
 800324c:	f001 f826 	bl	800429c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8003250:	2300      	movs	r3, #0
 8003252:	60fb      	str	r3, [r7, #12]
 8003254:	4b08      	ldr	r3, [pc, #32]	; (8003278 <HAL_I2C_MspInit+0x88>)
 8003256:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003258:	4a07      	ldr	r2, [pc, #28]	; (8003278 <HAL_I2C_MspInit+0x88>)
 800325a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800325e:	6413      	str	r3, [r2, #64]	; 0x40
 8003260:	4b05      	ldr	r3, [pc, #20]	; (8003278 <HAL_I2C_MspInit+0x88>)
 8003262:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003264:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003268:	60fb      	str	r3, [r7, #12]
 800326a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 800326c:	bf00      	nop
 800326e:	3728      	adds	r7, #40	; 0x28
 8003270:	46bd      	mov	sp, r7
 8003272:	bd80      	pop	{r7, pc}
 8003274:	40005800 	.word	0x40005800
 8003278:	40023800 	.word	0x40023800
 800327c:	40020400 	.word	0x40020400

08003280 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003280:	b480      	push	{r7}
 8003282:	b087      	sub	sp, #28
 8003284:	af00      	add	r7, sp, #0
 8003286:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	4a29      	ldr	r2, [pc, #164]	; (8003334 <HAL_TIM_Base_MspInit+0xb4>)
 800328e:	4293      	cmp	r3, r2
 8003290:	d10e      	bne.n	80032b0 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003292:	2300      	movs	r3, #0
 8003294:	617b      	str	r3, [r7, #20]
 8003296:	4b28      	ldr	r3, [pc, #160]	; (8003338 <HAL_TIM_Base_MspInit+0xb8>)
 8003298:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800329a:	4a27      	ldr	r2, [pc, #156]	; (8003338 <HAL_TIM_Base_MspInit+0xb8>)
 800329c:	f043 0301 	orr.w	r3, r3, #1
 80032a0:	6453      	str	r3, [r2, #68]	; 0x44
 80032a2:	4b25      	ldr	r3, [pc, #148]	; (8003338 <HAL_TIM_Base_MspInit+0xb8>)
 80032a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032a6:	f003 0301 	and.w	r3, r3, #1
 80032aa:	617b      	str	r3, [r7, #20]
 80032ac:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM12_MspInit 1 */

  /* USER CODE END TIM12_MspInit 1 */
  }

}
 80032ae:	e03a      	b.n	8003326 <HAL_TIM_Base_MspInit+0xa6>
  else if(htim_base->Instance==TIM4)
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	4a21      	ldr	r2, [pc, #132]	; (800333c <HAL_TIM_Base_MspInit+0xbc>)
 80032b6:	4293      	cmp	r3, r2
 80032b8:	d10e      	bne.n	80032d8 <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80032ba:	2300      	movs	r3, #0
 80032bc:	613b      	str	r3, [r7, #16]
 80032be:	4b1e      	ldr	r3, [pc, #120]	; (8003338 <HAL_TIM_Base_MspInit+0xb8>)
 80032c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032c2:	4a1d      	ldr	r2, [pc, #116]	; (8003338 <HAL_TIM_Base_MspInit+0xb8>)
 80032c4:	f043 0304 	orr.w	r3, r3, #4
 80032c8:	6413      	str	r3, [r2, #64]	; 0x40
 80032ca:	4b1b      	ldr	r3, [pc, #108]	; (8003338 <HAL_TIM_Base_MspInit+0xb8>)
 80032cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032ce:	f003 0304 	and.w	r3, r3, #4
 80032d2:	613b      	str	r3, [r7, #16]
 80032d4:	693b      	ldr	r3, [r7, #16]
}
 80032d6:	e026      	b.n	8003326 <HAL_TIM_Base_MspInit+0xa6>
  else if(htim_base->Instance==TIM8)
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	4a18      	ldr	r2, [pc, #96]	; (8003340 <HAL_TIM_Base_MspInit+0xc0>)
 80032de:	4293      	cmp	r3, r2
 80032e0:	d10e      	bne.n	8003300 <HAL_TIM_Base_MspInit+0x80>
    __HAL_RCC_TIM8_CLK_ENABLE();
 80032e2:	2300      	movs	r3, #0
 80032e4:	60fb      	str	r3, [r7, #12]
 80032e6:	4b14      	ldr	r3, [pc, #80]	; (8003338 <HAL_TIM_Base_MspInit+0xb8>)
 80032e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032ea:	4a13      	ldr	r2, [pc, #76]	; (8003338 <HAL_TIM_Base_MspInit+0xb8>)
 80032ec:	f043 0302 	orr.w	r3, r3, #2
 80032f0:	6453      	str	r3, [r2, #68]	; 0x44
 80032f2:	4b11      	ldr	r3, [pc, #68]	; (8003338 <HAL_TIM_Base_MspInit+0xb8>)
 80032f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032f6:	f003 0302 	and.w	r3, r3, #2
 80032fa:	60fb      	str	r3, [r7, #12]
 80032fc:	68fb      	ldr	r3, [r7, #12]
}
 80032fe:	e012      	b.n	8003326 <HAL_TIM_Base_MspInit+0xa6>
  else if(htim_base->Instance==TIM12)
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	4a0f      	ldr	r2, [pc, #60]	; (8003344 <HAL_TIM_Base_MspInit+0xc4>)
 8003306:	4293      	cmp	r3, r2
 8003308:	d10d      	bne.n	8003326 <HAL_TIM_Base_MspInit+0xa6>
    __HAL_RCC_TIM12_CLK_ENABLE();
 800330a:	2300      	movs	r3, #0
 800330c:	60bb      	str	r3, [r7, #8]
 800330e:	4b0a      	ldr	r3, [pc, #40]	; (8003338 <HAL_TIM_Base_MspInit+0xb8>)
 8003310:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003312:	4a09      	ldr	r2, [pc, #36]	; (8003338 <HAL_TIM_Base_MspInit+0xb8>)
 8003314:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003318:	6413      	str	r3, [r2, #64]	; 0x40
 800331a:	4b07      	ldr	r3, [pc, #28]	; (8003338 <HAL_TIM_Base_MspInit+0xb8>)
 800331c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800331e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003322:	60bb      	str	r3, [r7, #8]
 8003324:	68bb      	ldr	r3, [r7, #8]
}
 8003326:	bf00      	nop
 8003328:	371c      	adds	r7, #28
 800332a:	46bd      	mov	sp, r7
 800332c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003330:	4770      	bx	lr
 8003332:	bf00      	nop
 8003334:	40010000 	.word	0x40010000
 8003338:	40023800 	.word	0x40023800
 800333c:	40000800 	.word	0x40000800
 8003340:	40010400 	.word	0x40010400
 8003344:	40001800 	.word	0x40001800

08003348 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8003348:	b580      	push	{r7, lr}
 800334a:	b08c      	sub	sp, #48	; 0x30
 800334c:	af00      	add	r7, sp, #0
 800334e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003350:	f107 031c 	add.w	r3, r7, #28
 8003354:	2200      	movs	r2, #0
 8003356:	601a      	str	r2, [r3, #0]
 8003358:	605a      	str	r2, [r3, #4]
 800335a:	609a      	str	r2, [r3, #8]
 800335c:	60da      	str	r2, [r3, #12]
 800335e:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003368:	d153      	bne.n	8003412 <HAL_TIM_Encoder_MspInit+0xca>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800336a:	2300      	movs	r3, #0
 800336c:	61bb      	str	r3, [r7, #24]
 800336e:	4b43      	ldr	r3, [pc, #268]	; (800347c <HAL_TIM_Encoder_MspInit+0x134>)
 8003370:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003372:	4a42      	ldr	r2, [pc, #264]	; (800347c <HAL_TIM_Encoder_MspInit+0x134>)
 8003374:	f043 0301 	orr.w	r3, r3, #1
 8003378:	6413      	str	r3, [r2, #64]	; 0x40
 800337a:	4b40      	ldr	r3, [pc, #256]	; (800347c <HAL_TIM_Encoder_MspInit+0x134>)
 800337c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800337e:	f003 0301 	and.w	r3, r3, #1
 8003382:	61bb      	str	r3, [r7, #24]
 8003384:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003386:	2300      	movs	r3, #0
 8003388:	617b      	str	r3, [r7, #20]
 800338a:	4b3c      	ldr	r3, [pc, #240]	; (800347c <HAL_TIM_Encoder_MspInit+0x134>)
 800338c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800338e:	4a3b      	ldr	r2, [pc, #236]	; (800347c <HAL_TIM_Encoder_MspInit+0x134>)
 8003390:	f043 0301 	orr.w	r3, r3, #1
 8003394:	6313      	str	r3, [r2, #48]	; 0x30
 8003396:	4b39      	ldr	r3, [pc, #228]	; (800347c <HAL_TIM_Encoder_MspInit+0x134>)
 8003398:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800339a:	f003 0301 	and.w	r3, r3, #1
 800339e:	617b      	str	r3, [r7, #20]
 80033a0:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80033a2:	2300      	movs	r3, #0
 80033a4:	613b      	str	r3, [r7, #16]
 80033a6:	4b35      	ldr	r3, [pc, #212]	; (800347c <HAL_TIM_Encoder_MspInit+0x134>)
 80033a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033aa:	4a34      	ldr	r2, [pc, #208]	; (800347c <HAL_TIM_Encoder_MspInit+0x134>)
 80033ac:	f043 0302 	orr.w	r3, r3, #2
 80033b0:	6313      	str	r3, [r2, #48]	; 0x30
 80033b2:	4b32      	ldr	r3, [pc, #200]	; (800347c <HAL_TIM_Encoder_MspInit+0x134>)
 80033b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033b6:	f003 0302 	and.w	r3, r3, #2
 80033ba:	613b      	str	r3, [r7, #16]
 80033bc:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80033be:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80033c2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80033c4:	2302      	movs	r3, #2
 80033c6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033c8:	2300      	movs	r3, #0
 80033ca:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80033cc:	2300      	movs	r3, #0
 80033ce:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80033d0:	2301      	movs	r3, #1
 80033d2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80033d4:	f107 031c 	add.w	r3, r7, #28
 80033d8:	4619      	mov	r1, r3
 80033da:	4829      	ldr	r0, [pc, #164]	; (8003480 <HAL_TIM_Encoder_MspInit+0x138>)
 80033dc:	f000 ff5e 	bl	800429c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80033e0:	2308      	movs	r3, #8
 80033e2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80033e4:	2302      	movs	r3, #2
 80033e6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033e8:	2300      	movs	r3, #0
 80033ea:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80033ec:	2300      	movs	r3, #0
 80033ee:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80033f0:	2301      	movs	r3, #1
 80033f2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80033f4:	f107 031c 	add.w	r3, r7, #28
 80033f8:	4619      	mov	r1, r3
 80033fa:	4822      	ldr	r0, [pc, #136]	; (8003484 <HAL_TIM_Encoder_MspInit+0x13c>)
 80033fc:	f000 ff4e 	bl	800429c <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8003400:	2200      	movs	r2, #0
 8003402:	2100      	movs	r1, #0
 8003404:	201c      	movs	r0, #28
 8003406:	f000 fe80 	bl	800410a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800340a:	201c      	movs	r0, #28
 800340c:	f000 fe99 	bl	8004142 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 8003410:	e030      	b.n	8003474 <HAL_TIM_Encoder_MspInit+0x12c>
  else if(htim_encoder->Instance==TIM5)
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	4a1c      	ldr	r2, [pc, #112]	; (8003488 <HAL_TIM_Encoder_MspInit+0x140>)
 8003418:	4293      	cmp	r3, r2
 800341a:	d12b      	bne.n	8003474 <HAL_TIM_Encoder_MspInit+0x12c>
    __HAL_RCC_TIM5_CLK_ENABLE();
 800341c:	2300      	movs	r3, #0
 800341e:	60fb      	str	r3, [r7, #12]
 8003420:	4b16      	ldr	r3, [pc, #88]	; (800347c <HAL_TIM_Encoder_MspInit+0x134>)
 8003422:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003424:	4a15      	ldr	r2, [pc, #84]	; (800347c <HAL_TIM_Encoder_MspInit+0x134>)
 8003426:	f043 0308 	orr.w	r3, r3, #8
 800342a:	6413      	str	r3, [r2, #64]	; 0x40
 800342c:	4b13      	ldr	r3, [pc, #76]	; (800347c <HAL_TIM_Encoder_MspInit+0x134>)
 800342e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003430:	f003 0308 	and.w	r3, r3, #8
 8003434:	60fb      	str	r3, [r7, #12]
 8003436:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003438:	2300      	movs	r3, #0
 800343a:	60bb      	str	r3, [r7, #8]
 800343c:	4b0f      	ldr	r3, [pc, #60]	; (800347c <HAL_TIM_Encoder_MspInit+0x134>)
 800343e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003440:	4a0e      	ldr	r2, [pc, #56]	; (800347c <HAL_TIM_Encoder_MspInit+0x134>)
 8003442:	f043 0301 	orr.w	r3, r3, #1
 8003446:	6313      	str	r3, [r2, #48]	; 0x30
 8003448:	4b0c      	ldr	r3, [pc, #48]	; (800347c <HAL_TIM_Encoder_MspInit+0x134>)
 800344a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800344c:	f003 0301 	and.w	r3, r3, #1
 8003450:	60bb      	str	r3, [r7, #8]
 8003452:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8003454:	2303      	movs	r3, #3
 8003456:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003458:	2302      	movs	r3, #2
 800345a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800345c:	2300      	movs	r3, #0
 800345e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003460:	2300      	movs	r3, #0
 8003462:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8003464:	2302      	movs	r3, #2
 8003466:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003468:	f107 031c 	add.w	r3, r7, #28
 800346c:	4619      	mov	r1, r3
 800346e:	4804      	ldr	r0, [pc, #16]	; (8003480 <HAL_TIM_Encoder_MspInit+0x138>)
 8003470:	f000 ff14 	bl	800429c <HAL_GPIO_Init>
}
 8003474:	bf00      	nop
 8003476:	3730      	adds	r7, #48	; 0x30
 8003478:	46bd      	mov	sp, r7
 800347a:	bd80      	pop	{r7, pc}
 800347c:	40023800 	.word	0x40023800
 8003480:	40020000 	.word	0x40020000
 8003484:	40020400 	.word	0x40020400
 8003488:	40000c00 	.word	0x40000c00

0800348c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800348c:	b580      	push	{r7, lr}
 800348e:	b08a      	sub	sp, #40	; 0x28
 8003490:	af00      	add	r7, sp, #0
 8003492:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003494:	f107 0314 	add.w	r3, r7, #20
 8003498:	2200      	movs	r2, #0
 800349a:	601a      	str	r2, [r3, #0]
 800349c:	605a      	str	r2, [r3, #4]
 800349e:	609a      	str	r2, [r3, #8]
 80034a0:	60da      	str	r2, [r3, #12]
 80034a2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	4a37      	ldr	r2, [pc, #220]	; (8003588 <HAL_TIM_MspPostInit+0xfc>)
 80034aa:	4293      	cmp	r3, r2
 80034ac:	d11f      	bne.n	80034ee <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80034ae:	2300      	movs	r3, #0
 80034b0:	613b      	str	r3, [r7, #16]
 80034b2:	4b36      	ldr	r3, [pc, #216]	; (800358c <HAL_TIM_MspPostInit+0x100>)
 80034b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034b6:	4a35      	ldr	r2, [pc, #212]	; (800358c <HAL_TIM_MspPostInit+0x100>)
 80034b8:	f043 0310 	orr.w	r3, r3, #16
 80034bc:	6313      	str	r3, [r2, #48]	; 0x30
 80034be:	4b33      	ldr	r3, [pc, #204]	; (800358c <HAL_TIM_MspPostInit+0x100>)
 80034c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034c2:	f003 0310 	and.w	r3, r3, #16
 80034c6:	613b      	str	r3, [r7, #16]
 80034c8:	693b      	ldr	r3, [r7, #16]
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    PE13     ------> TIM1_CH3
    PE14     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = IN2_CO_Pin|IN1_CO_Pin|IN2_DO_Pin|IN1_DO_Pin;
 80034ca:	f44f 43d4 	mov.w	r3, #27136	; 0x6a00
 80034ce:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80034d0:	2302      	movs	r3, #2
 80034d2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034d4:	2300      	movs	r3, #0
 80034d6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80034d8:	2300      	movs	r3, #0
 80034da:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80034dc:	2301      	movs	r3, #1
 80034de:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80034e0:	f107 0314 	add.w	r3, r7, #20
 80034e4:	4619      	mov	r1, r3
 80034e6:	482a      	ldr	r0, [pc, #168]	; (8003590 <HAL_TIM_MspPostInit+0x104>)
 80034e8:	f000 fed8 	bl	800429c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM12_MspPostInit 1 */

  /* USER CODE END TIM12_MspPostInit 1 */
  }

}
 80034ec:	e048      	b.n	8003580 <HAL_TIM_MspPostInit+0xf4>
  else if(htim->Instance==TIM4)
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	4a28      	ldr	r2, [pc, #160]	; (8003594 <HAL_TIM_MspPostInit+0x108>)
 80034f4:	4293      	cmp	r3, r2
 80034f6:	d11f      	bne.n	8003538 <HAL_TIM_MspPostInit+0xac>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80034f8:	2300      	movs	r3, #0
 80034fa:	60fb      	str	r3, [r7, #12]
 80034fc:	4b23      	ldr	r3, [pc, #140]	; (800358c <HAL_TIM_MspPostInit+0x100>)
 80034fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003500:	4a22      	ldr	r2, [pc, #136]	; (800358c <HAL_TIM_MspPostInit+0x100>)
 8003502:	f043 0302 	orr.w	r3, r3, #2
 8003506:	6313      	str	r3, [r2, #48]	; 0x30
 8003508:	4b20      	ldr	r3, [pc, #128]	; (800358c <HAL_TIM_MspPostInit+0x100>)
 800350a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800350c:	f003 0302 	and.w	r3, r3, #2
 8003510:	60fb      	str	r3, [r7, #12]
 8003512:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = IN2_A_PWM_Pin|IN1_A_PWM_Pin;
 8003514:	f44f 7340 	mov.w	r3, #768	; 0x300
 8003518:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800351a:	2302      	movs	r3, #2
 800351c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800351e:	2300      	movs	r3, #0
 8003520:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003522:	2300      	movs	r3, #0
 8003524:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8003526:	2302      	movs	r3, #2
 8003528:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800352a:	f107 0314 	add.w	r3, r7, #20
 800352e:	4619      	mov	r1, r3
 8003530:	4819      	ldr	r0, [pc, #100]	; (8003598 <HAL_TIM_MspPostInit+0x10c>)
 8003532:	f000 feb3 	bl	800429c <HAL_GPIO_Init>
}
 8003536:	e023      	b.n	8003580 <HAL_TIM_MspPostInit+0xf4>
  else if(htim->Instance==TIM12)
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	4a17      	ldr	r2, [pc, #92]	; (800359c <HAL_TIM_MspPostInit+0x110>)
 800353e:	4293      	cmp	r3, r2
 8003540:	d11e      	bne.n	8003580 <HAL_TIM_MspPostInit+0xf4>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003542:	2300      	movs	r3, #0
 8003544:	60bb      	str	r3, [r7, #8]
 8003546:	4b11      	ldr	r3, [pc, #68]	; (800358c <HAL_TIM_MspPostInit+0x100>)
 8003548:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800354a:	4a10      	ldr	r2, [pc, #64]	; (800358c <HAL_TIM_MspPostInit+0x100>)
 800354c:	f043 0302 	orr.w	r3, r3, #2
 8003550:	6313      	str	r3, [r2, #48]	; 0x30
 8003552:	4b0e      	ldr	r3, [pc, #56]	; (800358c <HAL_TIM_MspPostInit+0x100>)
 8003554:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003556:	f003 0302 	and.w	r3, r3, #2
 800355a:	60bb      	str	r3, [r7, #8]
 800355c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 800355e:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8003562:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003564:	2302      	movs	r3, #2
 8003566:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003568:	2300      	movs	r3, #0
 800356a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800356c:	2300      	movs	r3, #0
 800356e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 8003570:	2309      	movs	r3, #9
 8003572:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003574:	f107 0314 	add.w	r3, r7, #20
 8003578:	4619      	mov	r1, r3
 800357a:	4807      	ldr	r0, [pc, #28]	; (8003598 <HAL_TIM_MspPostInit+0x10c>)
 800357c:	f000 fe8e 	bl	800429c <HAL_GPIO_Init>
}
 8003580:	bf00      	nop
 8003582:	3728      	adds	r7, #40	; 0x28
 8003584:	46bd      	mov	sp, r7
 8003586:	bd80      	pop	{r7, pc}
 8003588:	40010000 	.word	0x40010000
 800358c:	40023800 	.word	0x40023800
 8003590:	40021000 	.word	0x40021000
 8003594:	40000800 	.word	0x40000800
 8003598:	40020400 	.word	0x40020400
 800359c:	40001800 	.word	0x40001800

080035a0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80035a0:	b580      	push	{r7, lr}
 80035a2:	b08c      	sub	sp, #48	; 0x30
 80035a4:	af00      	add	r7, sp, #0
 80035a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80035a8:	f107 031c 	add.w	r3, r7, #28
 80035ac:	2200      	movs	r2, #0
 80035ae:	601a      	str	r2, [r3, #0]
 80035b0:	605a      	str	r2, [r3, #4]
 80035b2:	609a      	str	r2, [r3, #8]
 80035b4:	60da      	str	r2, [r3, #12]
 80035b6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	4a3e      	ldr	r2, [pc, #248]	; (80036b8 <HAL_UART_MspInit+0x118>)
 80035be:	4293      	cmp	r3, r2
 80035c0:	d144      	bne.n	800364c <HAL_UART_MspInit+0xac>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80035c2:	2300      	movs	r3, #0
 80035c4:	61bb      	str	r3, [r7, #24]
 80035c6:	4b3d      	ldr	r3, [pc, #244]	; (80036bc <HAL_UART_MspInit+0x11c>)
 80035c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035ca:	4a3c      	ldr	r2, [pc, #240]	; (80036bc <HAL_UART_MspInit+0x11c>)
 80035cc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80035d0:	6413      	str	r3, [r2, #64]	; 0x40
 80035d2:	4b3a      	ldr	r3, [pc, #232]	; (80036bc <HAL_UART_MspInit+0x11c>)
 80035d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80035da:	61bb      	str	r3, [r7, #24]
 80035dc:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80035de:	2300      	movs	r3, #0
 80035e0:	617b      	str	r3, [r7, #20]
 80035e2:	4b36      	ldr	r3, [pc, #216]	; (80036bc <HAL_UART_MspInit+0x11c>)
 80035e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035e6:	4a35      	ldr	r2, [pc, #212]	; (80036bc <HAL_UART_MspInit+0x11c>)
 80035e8:	f043 0308 	orr.w	r3, r3, #8
 80035ec:	6313      	str	r3, [r2, #48]	; 0x30
 80035ee:	4b33      	ldr	r3, [pc, #204]	; (80036bc <HAL_UART_MspInit+0x11c>)
 80035f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035f2:	f003 0308 	and.w	r3, r3, #8
 80035f6:	617b      	str	r3, [r7, #20]
 80035f8:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80035fa:	2320      	movs	r3, #32
 80035fc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80035fe:	2302      	movs	r3, #2
 8003600:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003602:	2300      	movs	r3, #0
 8003604:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003606:	2303      	movs	r3, #3
 8003608:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800360a:	2307      	movs	r3, #7
 800360c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800360e:	f107 031c 	add.w	r3, r7, #28
 8003612:	4619      	mov	r1, r3
 8003614:	482a      	ldr	r0, [pc, #168]	; (80036c0 <HAL_UART_MspInit+0x120>)
 8003616:	f000 fe41 	bl	800429c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800361a:	2340      	movs	r3, #64	; 0x40
 800361c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800361e:	2302      	movs	r3, #2
 8003620:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003622:	2301      	movs	r3, #1
 8003624:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003626:	2303      	movs	r3, #3
 8003628:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800362a:	2307      	movs	r3, #7
 800362c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800362e:	f107 031c 	add.w	r3, r7, #28
 8003632:	4619      	mov	r1, r3
 8003634:	4822      	ldr	r0, [pc, #136]	; (80036c0 <HAL_UART_MspInit+0x120>)
 8003636:	f000 fe31 	bl	800429c <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800363a:	2200      	movs	r2, #0
 800363c:	2100      	movs	r1, #0
 800363e:	2026      	movs	r0, #38	; 0x26
 8003640:	f000 fd63 	bl	800410a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8003644:	2026      	movs	r0, #38	; 0x26
 8003646:	f000 fd7c 	bl	8004142 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 800364a:	e031      	b.n	80036b0 <HAL_UART_MspInit+0x110>
  else if(huart->Instance==USART3)
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	4a1c      	ldr	r2, [pc, #112]	; (80036c4 <HAL_UART_MspInit+0x124>)
 8003652:	4293      	cmp	r3, r2
 8003654:	d12c      	bne.n	80036b0 <HAL_UART_MspInit+0x110>
    __HAL_RCC_USART3_CLK_ENABLE();
 8003656:	2300      	movs	r3, #0
 8003658:	613b      	str	r3, [r7, #16]
 800365a:	4b18      	ldr	r3, [pc, #96]	; (80036bc <HAL_UART_MspInit+0x11c>)
 800365c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800365e:	4a17      	ldr	r2, [pc, #92]	; (80036bc <HAL_UART_MspInit+0x11c>)
 8003660:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003664:	6413      	str	r3, [r2, #64]	; 0x40
 8003666:	4b15      	ldr	r3, [pc, #84]	; (80036bc <HAL_UART_MspInit+0x11c>)
 8003668:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800366a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800366e:	613b      	str	r3, [r7, #16]
 8003670:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003672:	2300      	movs	r3, #0
 8003674:	60fb      	str	r3, [r7, #12]
 8003676:	4b11      	ldr	r3, [pc, #68]	; (80036bc <HAL_UART_MspInit+0x11c>)
 8003678:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800367a:	4a10      	ldr	r2, [pc, #64]	; (80036bc <HAL_UART_MspInit+0x11c>)
 800367c:	f043 0308 	orr.w	r3, r3, #8
 8003680:	6313      	str	r3, [r2, #48]	; 0x30
 8003682:	4b0e      	ldr	r3, [pc, #56]	; (80036bc <HAL_UART_MspInit+0x11c>)
 8003684:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003686:	f003 0308 	and.w	r3, r3, #8
 800368a:	60fb      	str	r3, [r7, #12]
 800368c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800368e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8003692:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003694:	2302      	movs	r3, #2
 8003696:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003698:	2300      	movs	r3, #0
 800369a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800369c:	2303      	movs	r3, #3
 800369e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80036a0:	2307      	movs	r3, #7
 80036a2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80036a4:	f107 031c 	add.w	r3, r7, #28
 80036a8:	4619      	mov	r1, r3
 80036aa:	4805      	ldr	r0, [pc, #20]	; (80036c0 <HAL_UART_MspInit+0x120>)
 80036ac:	f000 fdf6 	bl	800429c <HAL_GPIO_Init>
}
 80036b0:	bf00      	nop
 80036b2:	3730      	adds	r7, #48	; 0x30
 80036b4:	46bd      	mov	sp, r7
 80036b6:	bd80      	pop	{r7, pc}
 80036b8:	40004400 	.word	0x40004400
 80036bc:	40023800 	.word	0x40023800
 80036c0:	40020c00 	.word	0x40020c00
 80036c4:	40004800 	.word	0x40004800

080036c8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80036c8:	b480      	push	{r7}
 80036ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80036cc:	e7fe      	b.n	80036cc <NMI_Handler+0x4>

080036ce <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80036ce:	b480      	push	{r7}
 80036d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80036d2:	e7fe      	b.n	80036d2 <HardFault_Handler+0x4>

080036d4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80036d4:	b480      	push	{r7}
 80036d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80036d8:	e7fe      	b.n	80036d8 <MemManage_Handler+0x4>

080036da <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80036da:	b480      	push	{r7}
 80036dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80036de:	e7fe      	b.n	80036de <BusFault_Handler+0x4>

080036e0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80036e0:	b480      	push	{r7}
 80036e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80036e4:	e7fe      	b.n	80036e4 <UsageFault_Handler+0x4>

080036e6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80036e6:	b480      	push	{r7}
 80036e8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80036ea:	bf00      	nop
 80036ec:	46bd      	mov	sp, r7
 80036ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036f2:	4770      	bx	lr

080036f4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80036f4:	b480      	push	{r7}
 80036f6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80036f8:	bf00      	nop
 80036fa:	46bd      	mov	sp, r7
 80036fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003700:	4770      	bx	lr

08003702 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003702:	b480      	push	{r7}
 8003704:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003706:	bf00      	nop
 8003708:	46bd      	mov	sp, r7
 800370a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800370e:	4770      	bx	lr

08003710 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003710:	b580      	push	{r7, lr}
 8003712:	af00      	add	r7, sp, #0
//		tick = 0;
		//HAL_GPIO_TogglePin(GPIOE, GPIO_PIN_10); // LED
//	   }

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003714:	f000 f978 	bl	8003a08 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003718:	bf00      	nop
 800371a:	bd80      	pop	{r7, pc}

0800371c <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 800371c:	b480      	push	{r7}
 800371e:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 8003720:	bf00      	nop
 8003722:	46bd      	mov	sp, r7
 8003724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003728:	4770      	bx	lr

0800372a <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 800372a:	b580      	push	{r7, lr}
 800372c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USER_PB_Pin);
 800372e:	2001      	movs	r0, #1
 8003730:	f000 ff84 	bl	800463c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8003734:	bf00      	nop
 8003736:	bd80      	pop	{r7, pc}

08003738 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8003738:	b580      	push	{r7, lr}
 800373a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800373c:	4802      	ldr	r0, [pc, #8]	; (8003748 <TIM2_IRQHandler+0x10>)
 800373e:	f002 fe2b 	bl	8006398 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8003742:	bf00      	nop
 8003744:	bd80      	pop	{r7, pc}
 8003746:	bf00      	nop
 8003748:	20000304 	.word	0x20000304

0800374c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800374c:	b580      	push	{r7, lr}
 800374e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8003750:	4802      	ldr	r0, [pc, #8]	; (800375c <USART2_IRQHandler+0x10>)
 8003752:	f003 fdb7 	bl	80072c4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8003756:	bf00      	nop
 8003758:	bd80      	pop	{r7, pc}
 800375a:	bf00      	nop
 800375c:	2000046c 	.word	0x2000046c

08003760 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003760:	b480      	push	{r7}
 8003762:	af00      	add	r7, sp, #0
  return 1;
 8003764:	2301      	movs	r3, #1
}
 8003766:	4618      	mov	r0, r3
 8003768:	46bd      	mov	sp, r7
 800376a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800376e:	4770      	bx	lr

08003770 <_kill>:

int _kill(int pid, int sig)
{
 8003770:	b580      	push	{r7, lr}
 8003772:	b082      	sub	sp, #8
 8003774:	af00      	add	r7, sp, #0
 8003776:	6078      	str	r0, [r7, #4]
 8003778:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800377a:	f005 faa3 	bl	8008cc4 <__errno>
 800377e:	4603      	mov	r3, r0
 8003780:	2216      	movs	r2, #22
 8003782:	601a      	str	r2, [r3, #0]
  return -1;
 8003784:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003788:	4618      	mov	r0, r3
 800378a:	3708      	adds	r7, #8
 800378c:	46bd      	mov	sp, r7
 800378e:	bd80      	pop	{r7, pc}

08003790 <_exit>:

void _exit (int status)
{
 8003790:	b580      	push	{r7, lr}
 8003792:	b082      	sub	sp, #8
 8003794:	af00      	add	r7, sp, #0
 8003796:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003798:	f04f 31ff 	mov.w	r1, #4294967295
 800379c:	6878      	ldr	r0, [r7, #4]
 800379e:	f7ff ffe7 	bl	8003770 <_kill>
  while (1) {}    /* Make sure we hang here */
 80037a2:	e7fe      	b.n	80037a2 <_exit+0x12>

080037a4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80037a4:	b580      	push	{r7, lr}
 80037a6:	b086      	sub	sp, #24
 80037a8:	af00      	add	r7, sp, #0
 80037aa:	60f8      	str	r0, [r7, #12]
 80037ac:	60b9      	str	r1, [r7, #8]
 80037ae:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80037b0:	2300      	movs	r3, #0
 80037b2:	617b      	str	r3, [r7, #20]
 80037b4:	e00a      	b.n	80037cc <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80037b6:	f3af 8000 	nop.w
 80037ba:	4601      	mov	r1, r0
 80037bc:	68bb      	ldr	r3, [r7, #8]
 80037be:	1c5a      	adds	r2, r3, #1
 80037c0:	60ba      	str	r2, [r7, #8]
 80037c2:	b2ca      	uxtb	r2, r1
 80037c4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80037c6:	697b      	ldr	r3, [r7, #20]
 80037c8:	3301      	adds	r3, #1
 80037ca:	617b      	str	r3, [r7, #20]
 80037cc:	697a      	ldr	r2, [r7, #20]
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	429a      	cmp	r2, r3
 80037d2:	dbf0      	blt.n	80037b6 <_read+0x12>
  }

  return len;
 80037d4:	687b      	ldr	r3, [r7, #4]
}
 80037d6:	4618      	mov	r0, r3
 80037d8:	3718      	adds	r7, #24
 80037da:	46bd      	mov	sp, r7
 80037dc:	bd80      	pop	{r7, pc}

080037de <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80037de:	b580      	push	{r7, lr}
 80037e0:	b086      	sub	sp, #24
 80037e2:	af00      	add	r7, sp, #0
 80037e4:	60f8      	str	r0, [r7, #12]
 80037e6:	60b9      	str	r1, [r7, #8]
 80037e8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80037ea:	2300      	movs	r3, #0
 80037ec:	617b      	str	r3, [r7, #20]
 80037ee:	e009      	b.n	8003804 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80037f0:	68bb      	ldr	r3, [r7, #8]
 80037f2:	1c5a      	adds	r2, r3, #1
 80037f4:	60ba      	str	r2, [r7, #8]
 80037f6:	781b      	ldrb	r3, [r3, #0]
 80037f8:	4618      	mov	r0, r3
 80037fa:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80037fe:	697b      	ldr	r3, [r7, #20]
 8003800:	3301      	adds	r3, #1
 8003802:	617b      	str	r3, [r7, #20]
 8003804:	697a      	ldr	r2, [r7, #20]
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	429a      	cmp	r2, r3
 800380a:	dbf1      	blt.n	80037f0 <_write+0x12>
  }
  return len;
 800380c:	687b      	ldr	r3, [r7, #4]
}
 800380e:	4618      	mov	r0, r3
 8003810:	3718      	adds	r7, #24
 8003812:	46bd      	mov	sp, r7
 8003814:	bd80      	pop	{r7, pc}

08003816 <_close>:

int _close(int file)
{
 8003816:	b480      	push	{r7}
 8003818:	b083      	sub	sp, #12
 800381a:	af00      	add	r7, sp, #0
 800381c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800381e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003822:	4618      	mov	r0, r3
 8003824:	370c      	adds	r7, #12
 8003826:	46bd      	mov	sp, r7
 8003828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800382c:	4770      	bx	lr

0800382e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800382e:	b480      	push	{r7}
 8003830:	b083      	sub	sp, #12
 8003832:	af00      	add	r7, sp, #0
 8003834:	6078      	str	r0, [r7, #4]
 8003836:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003838:	683b      	ldr	r3, [r7, #0]
 800383a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800383e:	605a      	str	r2, [r3, #4]
  return 0;
 8003840:	2300      	movs	r3, #0
}
 8003842:	4618      	mov	r0, r3
 8003844:	370c      	adds	r7, #12
 8003846:	46bd      	mov	sp, r7
 8003848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800384c:	4770      	bx	lr

0800384e <_isatty>:

int _isatty(int file)
{
 800384e:	b480      	push	{r7}
 8003850:	b083      	sub	sp, #12
 8003852:	af00      	add	r7, sp, #0
 8003854:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003856:	2301      	movs	r3, #1
}
 8003858:	4618      	mov	r0, r3
 800385a:	370c      	adds	r7, #12
 800385c:	46bd      	mov	sp, r7
 800385e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003862:	4770      	bx	lr

08003864 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003864:	b480      	push	{r7}
 8003866:	b085      	sub	sp, #20
 8003868:	af00      	add	r7, sp, #0
 800386a:	60f8      	str	r0, [r7, #12]
 800386c:	60b9      	str	r1, [r7, #8]
 800386e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003870:	2300      	movs	r3, #0
}
 8003872:	4618      	mov	r0, r3
 8003874:	3714      	adds	r7, #20
 8003876:	46bd      	mov	sp, r7
 8003878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800387c:	4770      	bx	lr
	...

08003880 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003880:	b580      	push	{r7, lr}
 8003882:	b086      	sub	sp, #24
 8003884:	af00      	add	r7, sp, #0
 8003886:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003888:	4a14      	ldr	r2, [pc, #80]	; (80038dc <_sbrk+0x5c>)
 800388a:	4b15      	ldr	r3, [pc, #84]	; (80038e0 <_sbrk+0x60>)
 800388c:	1ad3      	subs	r3, r2, r3
 800388e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003890:	697b      	ldr	r3, [r7, #20]
 8003892:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003894:	4b13      	ldr	r3, [pc, #76]	; (80038e4 <_sbrk+0x64>)
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	2b00      	cmp	r3, #0
 800389a:	d102      	bne.n	80038a2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800389c:	4b11      	ldr	r3, [pc, #68]	; (80038e4 <_sbrk+0x64>)
 800389e:	4a12      	ldr	r2, [pc, #72]	; (80038e8 <_sbrk+0x68>)
 80038a0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80038a2:	4b10      	ldr	r3, [pc, #64]	; (80038e4 <_sbrk+0x64>)
 80038a4:	681a      	ldr	r2, [r3, #0]
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	4413      	add	r3, r2
 80038aa:	693a      	ldr	r2, [r7, #16]
 80038ac:	429a      	cmp	r2, r3
 80038ae:	d207      	bcs.n	80038c0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80038b0:	f005 fa08 	bl	8008cc4 <__errno>
 80038b4:	4603      	mov	r3, r0
 80038b6:	220c      	movs	r2, #12
 80038b8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80038ba:	f04f 33ff 	mov.w	r3, #4294967295
 80038be:	e009      	b.n	80038d4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80038c0:	4b08      	ldr	r3, [pc, #32]	; (80038e4 <_sbrk+0x64>)
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80038c6:	4b07      	ldr	r3, [pc, #28]	; (80038e4 <_sbrk+0x64>)
 80038c8:	681a      	ldr	r2, [r3, #0]
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	4413      	add	r3, r2
 80038ce:	4a05      	ldr	r2, [pc, #20]	; (80038e4 <_sbrk+0x64>)
 80038d0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80038d2:	68fb      	ldr	r3, [r7, #12]
}
 80038d4:	4618      	mov	r0, r3
 80038d6:	3718      	adds	r7, #24
 80038d8:	46bd      	mov	sp, r7
 80038da:	bd80      	pop	{r7, pc}
 80038dc:	20020000 	.word	0x20020000
 80038e0:	00000400 	.word	0x00000400
 80038e4:	20000b04 	.word	0x20000b04
 80038e8:	20000c58 	.word	0x20000c58

080038ec <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80038ec:	b480      	push	{r7}
 80038ee:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80038f0:	4b06      	ldr	r3, [pc, #24]	; (800390c <SystemInit+0x20>)
 80038f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80038f6:	4a05      	ldr	r2, [pc, #20]	; (800390c <SystemInit+0x20>)
 80038f8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80038fc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003900:	bf00      	nop
 8003902:	46bd      	mov	sp, r7
 8003904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003908:	4770      	bx	lr
 800390a:	bf00      	nop
 800390c:	e000ed00 	.word	0xe000ed00

08003910 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003910:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003948 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003914:	480d      	ldr	r0, [pc, #52]	; (800394c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8003916:	490e      	ldr	r1, [pc, #56]	; (8003950 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8003918:	4a0e      	ldr	r2, [pc, #56]	; (8003954 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800391a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800391c:	e002      	b.n	8003924 <LoopCopyDataInit>

0800391e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800391e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003920:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003922:	3304      	adds	r3, #4

08003924 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003924:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003926:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003928:	d3f9      	bcc.n	800391e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800392a:	4a0b      	ldr	r2, [pc, #44]	; (8003958 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800392c:	4c0b      	ldr	r4, [pc, #44]	; (800395c <LoopFillZerobss+0x26>)
  movs r3, #0
 800392e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003930:	e001      	b.n	8003936 <LoopFillZerobss>

08003932 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003932:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003934:	3204      	adds	r2, #4

08003936 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003936:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003938:	d3fb      	bcc.n	8003932 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800393a:	f7ff ffd7 	bl	80038ec <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800393e:	f005 f9c7 	bl	8008cd0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003942:	f7fe fc17 	bl	8002174 <main>
  bx  lr    
 8003946:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8003948:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800394c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003950:	200001f0 	.word	0x200001f0
  ldr r2, =_sidata
 8003954:	0800c338 	.word	0x0800c338
  ldr r2, =_sbss
 8003958:	200001f0 	.word	0x200001f0
  ldr r4, =_ebss
 800395c:	20000c58 	.word	0x20000c58

08003960 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003960:	e7fe      	b.n	8003960 <ADC_IRQHandler>
	...

08003964 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003964:	b580      	push	{r7, lr}
 8003966:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003968:	4b0e      	ldr	r3, [pc, #56]	; (80039a4 <HAL_Init+0x40>)
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	4a0d      	ldr	r2, [pc, #52]	; (80039a4 <HAL_Init+0x40>)
 800396e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003972:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003974:	4b0b      	ldr	r3, [pc, #44]	; (80039a4 <HAL_Init+0x40>)
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	4a0a      	ldr	r2, [pc, #40]	; (80039a4 <HAL_Init+0x40>)
 800397a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800397e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003980:	4b08      	ldr	r3, [pc, #32]	; (80039a4 <HAL_Init+0x40>)
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	4a07      	ldr	r2, [pc, #28]	; (80039a4 <HAL_Init+0x40>)
 8003986:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800398a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800398c:	2003      	movs	r0, #3
 800398e:	f000 fbb1 	bl	80040f4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003992:	200f      	movs	r0, #15
 8003994:	f000 f808 	bl	80039a8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003998:	f7ff fbb0 	bl	80030fc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800399c:	2300      	movs	r3, #0
}
 800399e:	4618      	mov	r0, r3
 80039a0:	bd80      	pop	{r7, pc}
 80039a2:	bf00      	nop
 80039a4:	40023c00 	.word	0x40023c00

080039a8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80039a8:	b580      	push	{r7, lr}
 80039aa:	b082      	sub	sp, #8
 80039ac:	af00      	add	r7, sp, #0
 80039ae:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80039b0:	4b12      	ldr	r3, [pc, #72]	; (80039fc <HAL_InitTick+0x54>)
 80039b2:	681a      	ldr	r2, [r3, #0]
 80039b4:	4b12      	ldr	r3, [pc, #72]	; (8003a00 <HAL_InitTick+0x58>)
 80039b6:	781b      	ldrb	r3, [r3, #0]
 80039b8:	4619      	mov	r1, r3
 80039ba:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80039be:	fbb3 f3f1 	udiv	r3, r3, r1
 80039c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80039c6:	4618      	mov	r0, r3
 80039c8:	f000 fbc9 	bl	800415e <HAL_SYSTICK_Config>
 80039cc:	4603      	mov	r3, r0
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d001      	beq.n	80039d6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80039d2:	2301      	movs	r3, #1
 80039d4:	e00e      	b.n	80039f4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	2b0f      	cmp	r3, #15
 80039da:	d80a      	bhi.n	80039f2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80039dc:	2200      	movs	r2, #0
 80039de:	6879      	ldr	r1, [r7, #4]
 80039e0:	f04f 30ff 	mov.w	r0, #4294967295
 80039e4:	f000 fb91 	bl	800410a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80039e8:	4a06      	ldr	r2, [pc, #24]	; (8003a04 <HAL_InitTick+0x5c>)
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80039ee:	2300      	movs	r3, #0
 80039f0:	e000      	b.n	80039f4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80039f2:	2301      	movs	r3, #1
}
 80039f4:	4618      	mov	r0, r3
 80039f6:	3708      	adds	r7, #8
 80039f8:	46bd      	mov	sp, r7
 80039fa:	bd80      	pop	{r7, pc}
 80039fc:	2000001c 	.word	0x2000001c
 8003a00:	20000024 	.word	0x20000024
 8003a04:	20000020 	.word	0x20000020

08003a08 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003a08:	b480      	push	{r7}
 8003a0a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003a0c:	4b06      	ldr	r3, [pc, #24]	; (8003a28 <HAL_IncTick+0x20>)
 8003a0e:	781b      	ldrb	r3, [r3, #0]
 8003a10:	461a      	mov	r2, r3
 8003a12:	4b06      	ldr	r3, [pc, #24]	; (8003a2c <HAL_IncTick+0x24>)
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	4413      	add	r3, r2
 8003a18:	4a04      	ldr	r2, [pc, #16]	; (8003a2c <HAL_IncTick+0x24>)
 8003a1a:	6013      	str	r3, [r2, #0]
}
 8003a1c:	bf00      	nop
 8003a1e:	46bd      	mov	sp, r7
 8003a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a24:	4770      	bx	lr
 8003a26:	bf00      	nop
 8003a28:	20000024 	.word	0x20000024
 8003a2c:	20000b08 	.word	0x20000b08

08003a30 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003a30:	b480      	push	{r7}
 8003a32:	af00      	add	r7, sp, #0
  return uwTick;
 8003a34:	4b03      	ldr	r3, [pc, #12]	; (8003a44 <HAL_GetTick+0x14>)
 8003a36:	681b      	ldr	r3, [r3, #0]
}
 8003a38:	4618      	mov	r0, r3
 8003a3a:	46bd      	mov	sp, r7
 8003a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a40:	4770      	bx	lr
 8003a42:	bf00      	nop
 8003a44:	20000b08 	.word	0x20000b08

08003a48 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003a48:	b580      	push	{r7, lr}
 8003a4a:	b084      	sub	sp, #16
 8003a4c:	af00      	add	r7, sp, #0
 8003a4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003a50:	f7ff ffee 	bl	8003a30 <HAL_GetTick>
 8003a54:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a60:	d005      	beq.n	8003a6e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003a62:	4b0a      	ldr	r3, [pc, #40]	; (8003a8c <HAL_Delay+0x44>)
 8003a64:	781b      	ldrb	r3, [r3, #0]
 8003a66:	461a      	mov	r2, r3
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	4413      	add	r3, r2
 8003a6c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003a6e:	bf00      	nop
 8003a70:	f7ff ffde 	bl	8003a30 <HAL_GetTick>
 8003a74:	4602      	mov	r2, r0
 8003a76:	68bb      	ldr	r3, [r7, #8]
 8003a78:	1ad3      	subs	r3, r2, r3
 8003a7a:	68fa      	ldr	r2, [r7, #12]
 8003a7c:	429a      	cmp	r2, r3
 8003a7e:	d8f7      	bhi.n	8003a70 <HAL_Delay+0x28>
  {
  }
}
 8003a80:	bf00      	nop
 8003a82:	bf00      	nop
 8003a84:	3710      	adds	r7, #16
 8003a86:	46bd      	mov	sp, r7
 8003a88:	bd80      	pop	{r7, pc}
 8003a8a:	bf00      	nop
 8003a8c:	20000024 	.word	0x20000024

08003a90 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003a90:	b580      	push	{r7, lr}
 8003a92:	b084      	sub	sp, #16
 8003a94:	af00      	add	r7, sp, #0
 8003a96:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003a98:	2300      	movs	r3, #0
 8003a9a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d101      	bne.n	8003aa6 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8003aa2:	2301      	movs	r3, #1
 8003aa4:	e033      	b.n	8003b0e <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d109      	bne.n	8003ac2 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003aae:	6878      	ldr	r0, [r7, #4]
 8003ab0:	f7ff fb5a 	bl	8003168 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	2200      	movs	r2, #0
 8003ab8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	2200      	movs	r2, #0
 8003abe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ac6:	f003 0310 	and.w	r3, r3, #16
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d118      	bne.n	8003b00 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ad2:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003ad6:	f023 0302 	bic.w	r3, r3, #2
 8003ada:	f043 0202 	orr.w	r2, r3, #2
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8003ae2:	6878      	ldr	r0, [r7, #4]
 8003ae4:	f000 f93a 	bl	8003d5c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	2200      	movs	r2, #0
 8003aec:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003af2:	f023 0303 	bic.w	r3, r3, #3
 8003af6:	f043 0201 	orr.w	r2, r3, #1
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	641a      	str	r2, [r3, #64]	; 0x40
 8003afe:	e001      	b.n	8003b04 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003b00:	2301      	movs	r3, #1
 8003b02:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	2200      	movs	r2, #0
 8003b08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003b0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b0e:	4618      	mov	r0, r3
 8003b10:	3710      	adds	r7, #16
 8003b12:	46bd      	mov	sp, r7
 8003b14:	bd80      	pop	{r7, pc}
	...

08003b18 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003b18:	b480      	push	{r7}
 8003b1a:	b085      	sub	sp, #20
 8003b1c:	af00      	add	r7, sp, #0
 8003b1e:	6078      	str	r0, [r7, #4]
 8003b20:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8003b22:	2300      	movs	r3, #0
 8003b24:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003b2c:	2b01      	cmp	r3, #1
 8003b2e:	d101      	bne.n	8003b34 <HAL_ADC_ConfigChannel+0x1c>
 8003b30:	2302      	movs	r3, #2
 8003b32:	e105      	b.n	8003d40 <HAL_ADC_ConfigChannel+0x228>
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	2201      	movs	r2, #1
 8003b38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003b3c:	683b      	ldr	r3, [r7, #0]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	2b09      	cmp	r3, #9
 8003b42:	d925      	bls.n	8003b90 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	68d9      	ldr	r1, [r3, #12]
 8003b4a:	683b      	ldr	r3, [r7, #0]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	b29b      	uxth	r3, r3
 8003b50:	461a      	mov	r2, r3
 8003b52:	4613      	mov	r3, r2
 8003b54:	005b      	lsls	r3, r3, #1
 8003b56:	4413      	add	r3, r2
 8003b58:	3b1e      	subs	r3, #30
 8003b5a:	2207      	movs	r2, #7
 8003b5c:	fa02 f303 	lsl.w	r3, r2, r3
 8003b60:	43da      	mvns	r2, r3
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	400a      	ands	r2, r1
 8003b68:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	68d9      	ldr	r1, [r3, #12]
 8003b70:	683b      	ldr	r3, [r7, #0]
 8003b72:	689a      	ldr	r2, [r3, #8]
 8003b74:	683b      	ldr	r3, [r7, #0]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	b29b      	uxth	r3, r3
 8003b7a:	4618      	mov	r0, r3
 8003b7c:	4603      	mov	r3, r0
 8003b7e:	005b      	lsls	r3, r3, #1
 8003b80:	4403      	add	r3, r0
 8003b82:	3b1e      	subs	r3, #30
 8003b84:	409a      	lsls	r2, r3
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	430a      	orrs	r2, r1
 8003b8c:	60da      	str	r2, [r3, #12]
 8003b8e:	e022      	b.n	8003bd6 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	6919      	ldr	r1, [r3, #16]
 8003b96:	683b      	ldr	r3, [r7, #0]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	b29b      	uxth	r3, r3
 8003b9c:	461a      	mov	r2, r3
 8003b9e:	4613      	mov	r3, r2
 8003ba0:	005b      	lsls	r3, r3, #1
 8003ba2:	4413      	add	r3, r2
 8003ba4:	2207      	movs	r2, #7
 8003ba6:	fa02 f303 	lsl.w	r3, r2, r3
 8003baa:	43da      	mvns	r2, r3
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	400a      	ands	r2, r1
 8003bb2:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	6919      	ldr	r1, [r3, #16]
 8003bba:	683b      	ldr	r3, [r7, #0]
 8003bbc:	689a      	ldr	r2, [r3, #8]
 8003bbe:	683b      	ldr	r3, [r7, #0]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	b29b      	uxth	r3, r3
 8003bc4:	4618      	mov	r0, r3
 8003bc6:	4603      	mov	r3, r0
 8003bc8:	005b      	lsls	r3, r3, #1
 8003bca:	4403      	add	r3, r0
 8003bcc:	409a      	lsls	r2, r3
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	430a      	orrs	r2, r1
 8003bd4:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003bd6:	683b      	ldr	r3, [r7, #0]
 8003bd8:	685b      	ldr	r3, [r3, #4]
 8003bda:	2b06      	cmp	r3, #6
 8003bdc:	d824      	bhi.n	8003c28 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003be4:	683b      	ldr	r3, [r7, #0]
 8003be6:	685a      	ldr	r2, [r3, #4]
 8003be8:	4613      	mov	r3, r2
 8003bea:	009b      	lsls	r3, r3, #2
 8003bec:	4413      	add	r3, r2
 8003bee:	3b05      	subs	r3, #5
 8003bf0:	221f      	movs	r2, #31
 8003bf2:	fa02 f303 	lsl.w	r3, r2, r3
 8003bf6:	43da      	mvns	r2, r3
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	400a      	ands	r2, r1
 8003bfe:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003c06:	683b      	ldr	r3, [r7, #0]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	b29b      	uxth	r3, r3
 8003c0c:	4618      	mov	r0, r3
 8003c0e:	683b      	ldr	r3, [r7, #0]
 8003c10:	685a      	ldr	r2, [r3, #4]
 8003c12:	4613      	mov	r3, r2
 8003c14:	009b      	lsls	r3, r3, #2
 8003c16:	4413      	add	r3, r2
 8003c18:	3b05      	subs	r3, #5
 8003c1a:	fa00 f203 	lsl.w	r2, r0, r3
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	430a      	orrs	r2, r1
 8003c24:	635a      	str	r2, [r3, #52]	; 0x34
 8003c26:	e04c      	b.n	8003cc2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003c28:	683b      	ldr	r3, [r7, #0]
 8003c2a:	685b      	ldr	r3, [r3, #4]
 8003c2c:	2b0c      	cmp	r3, #12
 8003c2e:	d824      	bhi.n	8003c7a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003c36:	683b      	ldr	r3, [r7, #0]
 8003c38:	685a      	ldr	r2, [r3, #4]
 8003c3a:	4613      	mov	r3, r2
 8003c3c:	009b      	lsls	r3, r3, #2
 8003c3e:	4413      	add	r3, r2
 8003c40:	3b23      	subs	r3, #35	; 0x23
 8003c42:	221f      	movs	r2, #31
 8003c44:	fa02 f303 	lsl.w	r3, r2, r3
 8003c48:	43da      	mvns	r2, r3
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	400a      	ands	r2, r1
 8003c50:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003c58:	683b      	ldr	r3, [r7, #0]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	b29b      	uxth	r3, r3
 8003c5e:	4618      	mov	r0, r3
 8003c60:	683b      	ldr	r3, [r7, #0]
 8003c62:	685a      	ldr	r2, [r3, #4]
 8003c64:	4613      	mov	r3, r2
 8003c66:	009b      	lsls	r3, r3, #2
 8003c68:	4413      	add	r3, r2
 8003c6a:	3b23      	subs	r3, #35	; 0x23
 8003c6c:	fa00 f203 	lsl.w	r2, r0, r3
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	430a      	orrs	r2, r1
 8003c76:	631a      	str	r2, [r3, #48]	; 0x30
 8003c78:	e023      	b.n	8003cc2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003c80:	683b      	ldr	r3, [r7, #0]
 8003c82:	685a      	ldr	r2, [r3, #4]
 8003c84:	4613      	mov	r3, r2
 8003c86:	009b      	lsls	r3, r3, #2
 8003c88:	4413      	add	r3, r2
 8003c8a:	3b41      	subs	r3, #65	; 0x41
 8003c8c:	221f      	movs	r2, #31
 8003c8e:	fa02 f303 	lsl.w	r3, r2, r3
 8003c92:	43da      	mvns	r2, r3
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	400a      	ands	r2, r1
 8003c9a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003ca2:	683b      	ldr	r3, [r7, #0]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	b29b      	uxth	r3, r3
 8003ca8:	4618      	mov	r0, r3
 8003caa:	683b      	ldr	r3, [r7, #0]
 8003cac:	685a      	ldr	r2, [r3, #4]
 8003cae:	4613      	mov	r3, r2
 8003cb0:	009b      	lsls	r3, r3, #2
 8003cb2:	4413      	add	r3, r2
 8003cb4:	3b41      	subs	r3, #65	; 0x41
 8003cb6:	fa00 f203 	lsl.w	r2, r0, r3
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	430a      	orrs	r2, r1
 8003cc0:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003cc2:	4b22      	ldr	r3, [pc, #136]	; (8003d4c <HAL_ADC_ConfigChannel+0x234>)
 8003cc4:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	4a21      	ldr	r2, [pc, #132]	; (8003d50 <HAL_ADC_ConfigChannel+0x238>)
 8003ccc:	4293      	cmp	r3, r2
 8003cce:	d109      	bne.n	8003ce4 <HAL_ADC_ConfigChannel+0x1cc>
 8003cd0:	683b      	ldr	r3, [r7, #0]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	2b12      	cmp	r3, #18
 8003cd6:	d105      	bne.n	8003ce4 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	685b      	ldr	r3, [r3, #4]
 8003cdc:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	4a19      	ldr	r2, [pc, #100]	; (8003d50 <HAL_ADC_ConfigChannel+0x238>)
 8003cea:	4293      	cmp	r3, r2
 8003cec:	d123      	bne.n	8003d36 <HAL_ADC_ConfigChannel+0x21e>
 8003cee:	683b      	ldr	r3, [r7, #0]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	2b10      	cmp	r3, #16
 8003cf4:	d003      	beq.n	8003cfe <HAL_ADC_ConfigChannel+0x1e6>
 8003cf6:	683b      	ldr	r3, [r7, #0]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	2b11      	cmp	r3, #17
 8003cfc:	d11b      	bne.n	8003d36 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	685b      	ldr	r3, [r3, #4]
 8003d02:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003d0a:	683b      	ldr	r3, [r7, #0]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	2b10      	cmp	r3, #16
 8003d10:	d111      	bne.n	8003d36 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003d12:	4b10      	ldr	r3, [pc, #64]	; (8003d54 <HAL_ADC_ConfigChannel+0x23c>)
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	4a10      	ldr	r2, [pc, #64]	; (8003d58 <HAL_ADC_ConfigChannel+0x240>)
 8003d18:	fba2 2303 	umull	r2, r3, r2, r3
 8003d1c:	0c9a      	lsrs	r2, r3, #18
 8003d1e:	4613      	mov	r3, r2
 8003d20:	009b      	lsls	r3, r3, #2
 8003d22:	4413      	add	r3, r2
 8003d24:	005b      	lsls	r3, r3, #1
 8003d26:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003d28:	e002      	b.n	8003d30 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8003d2a:	68bb      	ldr	r3, [r7, #8]
 8003d2c:	3b01      	subs	r3, #1
 8003d2e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003d30:	68bb      	ldr	r3, [r7, #8]
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d1f9      	bne.n	8003d2a <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	2200      	movs	r2, #0
 8003d3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8003d3e:	2300      	movs	r3, #0
}
 8003d40:	4618      	mov	r0, r3
 8003d42:	3714      	adds	r7, #20
 8003d44:	46bd      	mov	sp, r7
 8003d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d4a:	4770      	bx	lr
 8003d4c:	40012300 	.word	0x40012300
 8003d50:	40012000 	.word	0x40012000
 8003d54:	2000001c 	.word	0x2000001c
 8003d58:	431bde83 	.word	0x431bde83

08003d5c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003d5c:	b480      	push	{r7}
 8003d5e:	b085      	sub	sp, #20
 8003d60:	af00      	add	r7, sp, #0
 8003d62:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003d64:	4b79      	ldr	r3, [pc, #484]	; (8003f4c <ADC_Init+0x1f0>)
 8003d66:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	685b      	ldr	r3, [r3, #4]
 8003d6c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	685a      	ldr	r2, [r3, #4]
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	685b      	ldr	r3, [r3, #4]
 8003d7c:	431a      	orrs	r2, r3
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	685a      	ldr	r2, [r3, #4]
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003d90:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	6859      	ldr	r1, [r3, #4]
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	691b      	ldr	r3, [r3, #16]
 8003d9c:	021a      	lsls	r2, r3, #8
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	430a      	orrs	r2, r1
 8003da4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	685a      	ldr	r2, [r3, #4]
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8003db4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	6859      	ldr	r1, [r3, #4]
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	689a      	ldr	r2, [r3, #8]
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	430a      	orrs	r2, r1
 8003dc6:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	689a      	ldr	r2, [r3, #8]
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003dd6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	6899      	ldr	r1, [r3, #8]
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	68da      	ldr	r2, [r3, #12]
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	430a      	orrs	r2, r1
 8003de8:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003dee:	4a58      	ldr	r2, [pc, #352]	; (8003f50 <ADC_Init+0x1f4>)
 8003df0:	4293      	cmp	r3, r2
 8003df2:	d022      	beq.n	8003e3a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	689a      	ldr	r2, [r3, #8]
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003e02:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	6899      	ldr	r1, [r3, #8]
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	430a      	orrs	r2, r1
 8003e14:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	689a      	ldr	r2, [r3, #8]
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003e24:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	6899      	ldr	r1, [r3, #8]
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	430a      	orrs	r2, r1
 8003e36:	609a      	str	r2, [r3, #8]
 8003e38:	e00f      	b.n	8003e5a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	689a      	ldr	r2, [r3, #8]
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003e48:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	689a      	ldr	r2, [r3, #8]
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003e58:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	689a      	ldr	r2, [r3, #8]
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	f022 0202 	bic.w	r2, r2, #2
 8003e68:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	6899      	ldr	r1, [r3, #8]
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	7e1b      	ldrb	r3, [r3, #24]
 8003e74:	005a      	lsls	r2, r3, #1
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	430a      	orrs	r2, r1
 8003e7c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d01b      	beq.n	8003ec0 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	685a      	ldr	r2, [r3, #4]
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003e96:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	685a      	ldr	r2, [r3, #4]
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8003ea6:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	6859      	ldr	r1, [r3, #4]
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003eb2:	3b01      	subs	r3, #1
 8003eb4:	035a      	lsls	r2, r3, #13
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	430a      	orrs	r2, r1
 8003ebc:	605a      	str	r2, [r3, #4]
 8003ebe:	e007      	b.n	8003ed0 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	685a      	ldr	r2, [r3, #4]
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003ece:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8003ede:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	69db      	ldr	r3, [r3, #28]
 8003eea:	3b01      	subs	r3, #1
 8003eec:	051a      	lsls	r2, r3, #20
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	430a      	orrs	r2, r1
 8003ef4:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	689a      	ldr	r2, [r3, #8]
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003f04:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	6899      	ldr	r1, [r3, #8]
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003f12:	025a      	lsls	r2, r3, #9
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	430a      	orrs	r2, r1
 8003f1a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	689a      	ldr	r2, [r3, #8]
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003f2a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	6899      	ldr	r1, [r3, #8]
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	695b      	ldr	r3, [r3, #20]
 8003f36:	029a      	lsls	r2, r3, #10
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	430a      	orrs	r2, r1
 8003f3e:	609a      	str	r2, [r3, #8]
}
 8003f40:	bf00      	nop
 8003f42:	3714      	adds	r7, #20
 8003f44:	46bd      	mov	sp, r7
 8003f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f4a:	4770      	bx	lr
 8003f4c:	40012300 	.word	0x40012300
 8003f50:	0f000001 	.word	0x0f000001

08003f54 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003f54:	b480      	push	{r7}
 8003f56:	b085      	sub	sp, #20
 8003f58:	af00      	add	r7, sp, #0
 8003f5a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	f003 0307 	and.w	r3, r3, #7
 8003f62:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003f64:	4b0c      	ldr	r3, [pc, #48]	; (8003f98 <__NVIC_SetPriorityGrouping+0x44>)
 8003f66:	68db      	ldr	r3, [r3, #12]
 8003f68:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003f6a:	68ba      	ldr	r2, [r7, #8]
 8003f6c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003f70:	4013      	ands	r3, r2
 8003f72:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003f78:	68bb      	ldr	r3, [r7, #8]
 8003f7a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003f7c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003f80:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003f84:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003f86:	4a04      	ldr	r2, [pc, #16]	; (8003f98 <__NVIC_SetPriorityGrouping+0x44>)
 8003f88:	68bb      	ldr	r3, [r7, #8]
 8003f8a:	60d3      	str	r3, [r2, #12]
}
 8003f8c:	bf00      	nop
 8003f8e:	3714      	adds	r7, #20
 8003f90:	46bd      	mov	sp, r7
 8003f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f96:	4770      	bx	lr
 8003f98:	e000ed00 	.word	0xe000ed00

08003f9c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003f9c:	b480      	push	{r7}
 8003f9e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003fa0:	4b04      	ldr	r3, [pc, #16]	; (8003fb4 <__NVIC_GetPriorityGrouping+0x18>)
 8003fa2:	68db      	ldr	r3, [r3, #12]
 8003fa4:	0a1b      	lsrs	r3, r3, #8
 8003fa6:	f003 0307 	and.w	r3, r3, #7
}
 8003faa:	4618      	mov	r0, r3
 8003fac:	46bd      	mov	sp, r7
 8003fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fb2:	4770      	bx	lr
 8003fb4:	e000ed00 	.word	0xe000ed00

08003fb8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003fb8:	b480      	push	{r7}
 8003fba:	b083      	sub	sp, #12
 8003fbc:	af00      	add	r7, sp, #0
 8003fbe:	4603      	mov	r3, r0
 8003fc0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003fc2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	db0b      	blt.n	8003fe2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003fca:	79fb      	ldrb	r3, [r7, #7]
 8003fcc:	f003 021f 	and.w	r2, r3, #31
 8003fd0:	4907      	ldr	r1, [pc, #28]	; (8003ff0 <__NVIC_EnableIRQ+0x38>)
 8003fd2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003fd6:	095b      	lsrs	r3, r3, #5
 8003fd8:	2001      	movs	r0, #1
 8003fda:	fa00 f202 	lsl.w	r2, r0, r2
 8003fde:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003fe2:	bf00      	nop
 8003fe4:	370c      	adds	r7, #12
 8003fe6:	46bd      	mov	sp, r7
 8003fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fec:	4770      	bx	lr
 8003fee:	bf00      	nop
 8003ff0:	e000e100 	.word	0xe000e100

08003ff4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003ff4:	b480      	push	{r7}
 8003ff6:	b083      	sub	sp, #12
 8003ff8:	af00      	add	r7, sp, #0
 8003ffa:	4603      	mov	r3, r0
 8003ffc:	6039      	str	r1, [r7, #0]
 8003ffe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004000:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004004:	2b00      	cmp	r3, #0
 8004006:	db0a      	blt.n	800401e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004008:	683b      	ldr	r3, [r7, #0]
 800400a:	b2da      	uxtb	r2, r3
 800400c:	490c      	ldr	r1, [pc, #48]	; (8004040 <__NVIC_SetPriority+0x4c>)
 800400e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004012:	0112      	lsls	r2, r2, #4
 8004014:	b2d2      	uxtb	r2, r2
 8004016:	440b      	add	r3, r1
 8004018:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800401c:	e00a      	b.n	8004034 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800401e:	683b      	ldr	r3, [r7, #0]
 8004020:	b2da      	uxtb	r2, r3
 8004022:	4908      	ldr	r1, [pc, #32]	; (8004044 <__NVIC_SetPriority+0x50>)
 8004024:	79fb      	ldrb	r3, [r7, #7]
 8004026:	f003 030f 	and.w	r3, r3, #15
 800402a:	3b04      	subs	r3, #4
 800402c:	0112      	lsls	r2, r2, #4
 800402e:	b2d2      	uxtb	r2, r2
 8004030:	440b      	add	r3, r1
 8004032:	761a      	strb	r2, [r3, #24]
}
 8004034:	bf00      	nop
 8004036:	370c      	adds	r7, #12
 8004038:	46bd      	mov	sp, r7
 800403a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800403e:	4770      	bx	lr
 8004040:	e000e100 	.word	0xe000e100
 8004044:	e000ed00 	.word	0xe000ed00

08004048 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004048:	b480      	push	{r7}
 800404a:	b089      	sub	sp, #36	; 0x24
 800404c:	af00      	add	r7, sp, #0
 800404e:	60f8      	str	r0, [r7, #12]
 8004050:	60b9      	str	r1, [r7, #8]
 8004052:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	f003 0307 	and.w	r3, r3, #7
 800405a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800405c:	69fb      	ldr	r3, [r7, #28]
 800405e:	f1c3 0307 	rsb	r3, r3, #7
 8004062:	2b04      	cmp	r3, #4
 8004064:	bf28      	it	cs
 8004066:	2304      	movcs	r3, #4
 8004068:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800406a:	69fb      	ldr	r3, [r7, #28]
 800406c:	3304      	adds	r3, #4
 800406e:	2b06      	cmp	r3, #6
 8004070:	d902      	bls.n	8004078 <NVIC_EncodePriority+0x30>
 8004072:	69fb      	ldr	r3, [r7, #28]
 8004074:	3b03      	subs	r3, #3
 8004076:	e000      	b.n	800407a <NVIC_EncodePriority+0x32>
 8004078:	2300      	movs	r3, #0
 800407a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800407c:	f04f 32ff 	mov.w	r2, #4294967295
 8004080:	69bb      	ldr	r3, [r7, #24]
 8004082:	fa02 f303 	lsl.w	r3, r2, r3
 8004086:	43da      	mvns	r2, r3
 8004088:	68bb      	ldr	r3, [r7, #8]
 800408a:	401a      	ands	r2, r3
 800408c:	697b      	ldr	r3, [r7, #20]
 800408e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004090:	f04f 31ff 	mov.w	r1, #4294967295
 8004094:	697b      	ldr	r3, [r7, #20]
 8004096:	fa01 f303 	lsl.w	r3, r1, r3
 800409a:	43d9      	mvns	r1, r3
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80040a0:	4313      	orrs	r3, r2
         );
}
 80040a2:	4618      	mov	r0, r3
 80040a4:	3724      	adds	r7, #36	; 0x24
 80040a6:	46bd      	mov	sp, r7
 80040a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ac:	4770      	bx	lr
	...

080040b0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80040b0:	b580      	push	{r7, lr}
 80040b2:	b082      	sub	sp, #8
 80040b4:	af00      	add	r7, sp, #0
 80040b6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	3b01      	subs	r3, #1
 80040bc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80040c0:	d301      	bcc.n	80040c6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80040c2:	2301      	movs	r3, #1
 80040c4:	e00f      	b.n	80040e6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80040c6:	4a0a      	ldr	r2, [pc, #40]	; (80040f0 <SysTick_Config+0x40>)
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	3b01      	subs	r3, #1
 80040cc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80040ce:	210f      	movs	r1, #15
 80040d0:	f04f 30ff 	mov.w	r0, #4294967295
 80040d4:	f7ff ff8e 	bl	8003ff4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80040d8:	4b05      	ldr	r3, [pc, #20]	; (80040f0 <SysTick_Config+0x40>)
 80040da:	2200      	movs	r2, #0
 80040dc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80040de:	4b04      	ldr	r3, [pc, #16]	; (80040f0 <SysTick_Config+0x40>)
 80040e0:	2207      	movs	r2, #7
 80040e2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80040e4:	2300      	movs	r3, #0
}
 80040e6:	4618      	mov	r0, r3
 80040e8:	3708      	adds	r7, #8
 80040ea:	46bd      	mov	sp, r7
 80040ec:	bd80      	pop	{r7, pc}
 80040ee:	bf00      	nop
 80040f0:	e000e010 	.word	0xe000e010

080040f4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80040f4:	b580      	push	{r7, lr}
 80040f6:	b082      	sub	sp, #8
 80040f8:	af00      	add	r7, sp, #0
 80040fa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80040fc:	6878      	ldr	r0, [r7, #4]
 80040fe:	f7ff ff29 	bl	8003f54 <__NVIC_SetPriorityGrouping>
}
 8004102:	bf00      	nop
 8004104:	3708      	adds	r7, #8
 8004106:	46bd      	mov	sp, r7
 8004108:	bd80      	pop	{r7, pc}

0800410a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800410a:	b580      	push	{r7, lr}
 800410c:	b086      	sub	sp, #24
 800410e:	af00      	add	r7, sp, #0
 8004110:	4603      	mov	r3, r0
 8004112:	60b9      	str	r1, [r7, #8]
 8004114:	607a      	str	r2, [r7, #4]
 8004116:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004118:	2300      	movs	r3, #0
 800411a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800411c:	f7ff ff3e 	bl	8003f9c <__NVIC_GetPriorityGrouping>
 8004120:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004122:	687a      	ldr	r2, [r7, #4]
 8004124:	68b9      	ldr	r1, [r7, #8]
 8004126:	6978      	ldr	r0, [r7, #20]
 8004128:	f7ff ff8e 	bl	8004048 <NVIC_EncodePriority>
 800412c:	4602      	mov	r2, r0
 800412e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004132:	4611      	mov	r1, r2
 8004134:	4618      	mov	r0, r3
 8004136:	f7ff ff5d 	bl	8003ff4 <__NVIC_SetPriority>
}
 800413a:	bf00      	nop
 800413c:	3718      	adds	r7, #24
 800413e:	46bd      	mov	sp, r7
 8004140:	bd80      	pop	{r7, pc}

08004142 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004142:	b580      	push	{r7, lr}
 8004144:	b082      	sub	sp, #8
 8004146:	af00      	add	r7, sp, #0
 8004148:	4603      	mov	r3, r0
 800414a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800414c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004150:	4618      	mov	r0, r3
 8004152:	f7ff ff31 	bl	8003fb8 <__NVIC_EnableIRQ>
}
 8004156:	bf00      	nop
 8004158:	3708      	adds	r7, #8
 800415a:	46bd      	mov	sp, r7
 800415c:	bd80      	pop	{r7, pc}

0800415e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800415e:	b580      	push	{r7, lr}
 8004160:	b082      	sub	sp, #8
 8004162:	af00      	add	r7, sp, #0
 8004164:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004166:	6878      	ldr	r0, [r7, #4]
 8004168:	f7ff ffa2 	bl	80040b0 <SysTick_Config>
 800416c:	4603      	mov	r3, r0
}
 800416e:	4618      	mov	r0, r3
 8004170:	3708      	adds	r7, #8
 8004172:	46bd      	mov	sp, r7
 8004174:	bd80      	pop	{r7, pc}

08004176 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004176:	b580      	push	{r7, lr}
 8004178:	b084      	sub	sp, #16
 800417a:	af00      	add	r7, sp, #0
 800417c:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004182:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8004184:	f7ff fc54 	bl	8003a30 <HAL_GetTick>
 8004188:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004190:	b2db      	uxtb	r3, r3
 8004192:	2b02      	cmp	r3, #2
 8004194:	d008      	beq.n	80041a8 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	2280      	movs	r2, #128	; 0x80
 800419a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	2200      	movs	r2, #0
 80041a0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80041a4:	2301      	movs	r3, #1
 80041a6:	e052      	b.n	800424e <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	681a      	ldr	r2, [r3, #0]
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	f022 0216 	bic.w	r2, r2, #22
 80041b6:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	695a      	ldr	r2, [r3, #20]
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80041c6:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d103      	bne.n	80041d8 <HAL_DMA_Abort+0x62>
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d007      	beq.n	80041e8 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	681a      	ldr	r2, [r3, #0]
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	f022 0208 	bic.w	r2, r2, #8
 80041e6:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	681a      	ldr	r2, [r3, #0]
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	f022 0201 	bic.w	r2, r2, #1
 80041f6:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80041f8:	e013      	b.n	8004222 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80041fa:	f7ff fc19 	bl	8003a30 <HAL_GetTick>
 80041fe:	4602      	mov	r2, r0
 8004200:	68bb      	ldr	r3, [r7, #8]
 8004202:	1ad3      	subs	r3, r2, r3
 8004204:	2b05      	cmp	r3, #5
 8004206:	d90c      	bls.n	8004222 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	2220      	movs	r2, #32
 800420c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	2203      	movs	r2, #3
 8004212:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	2200      	movs	r2, #0
 800421a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 800421e:	2303      	movs	r3, #3
 8004220:	e015      	b.n	800424e <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	f003 0301 	and.w	r3, r3, #1
 800422c:	2b00      	cmp	r3, #0
 800422e:	d1e4      	bne.n	80041fa <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004234:	223f      	movs	r2, #63	; 0x3f
 8004236:	409a      	lsls	r2, r3
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	2201      	movs	r2, #1
 8004240:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	2200      	movs	r2, #0
 8004248:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 800424c:	2300      	movs	r3, #0
}
 800424e:	4618      	mov	r0, r3
 8004250:	3710      	adds	r7, #16
 8004252:	46bd      	mov	sp, r7
 8004254:	bd80      	pop	{r7, pc}

08004256 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004256:	b480      	push	{r7}
 8004258:	b083      	sub	sp, #12
 800425a:	af00      	add	r7, sp, #0
 800425c:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004264:	b2db      	uxtb	r3, r3
 8004266:	2b02      	cmp	r3, #2
 8004268:	d004      	beq.n	8004274 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	2280      	movs	r2, #128	; 0x80
 800426e:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8004270:	2301      	movs	r3, #1
 8004272:	e00c      	b.n	800428e <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	2205      	movs	r2, #5
 8004278:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	681a      	ldr	r2, [r3, #0]
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	f022 0201 	bic.w	r2, r2, #1
 800428a:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800428c:	2300      	movs	r3, #0
}
 800428e:	4618      	mov	r0, r3
 8004290:	370c      	adds	r7, #12
 8004292:	46bd      	mov	sp, r7
 8004294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004298:	4770      	bx	lr
	...

0800429c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800429c:	b480      	push	{r7}
 800429e:	b089      	sub	sp, #36	; 0x24
 80042a0:	af00      	add	r7, sp, #0
 80042a2:	6078      	str	r0, [r7, #4]
 80042a4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80042a6:	2300      	movs	r3, #0
 80042a8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80042aa:	2300      	movs	r3, #0
 80042ac:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80042ae:	2300      	movs	r3, #0
 80042b0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80042b2:	2300      	movs	r3, #0
 80042b4:	61fb      	str	r3, [r7, #28]
 80042b6:	e16b      	b.n	8004590 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80042b8:	2201      	movs	r2, #1
 80042ba:	69fb      	ldr	r3, [r7, #28]
 80042bc:	fa02 f303 	lsl.w	r3, r2, r3
 80042c0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80042c2:	683b      	ldr	r3, [r7, #0]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	697a      	ldr	r2, [r7, #20]
 80042c8:	4013      	ands	r3, r2
 80042ca:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80042cc:	693a      	ldr	r2, [r7, #16]
 80042ce:	697b      	ldr	r3, [r7, #20]
 80042d0:	429a      	cmp	r2, r3
 80042d2:	f040 815a 	bne.w	800458a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80042d6:	683b      	ldr	r3, [r7, #0]
 80042d8:	685b      	ldr	r3, [r3, #4]
 80042da:	f003 0303 	and.w	r3, r3, #3
 80042de:	2b01      	cmp	r3, #1
 80042e0:	d005      	beq.n	80042ee <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80042e2:	683b      	ldr	r3, [r7, #0]
 80042e4:	685b      	ldr	r3, [r3, #4]
 80042e6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80042ea:	2b02      	cmp	r3, #2
 80042ec:	d130      	bne.n	8004350 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	689b      	ldr	r3, [r3, #8]
 80042f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80042f4:	69fb      	ldr	r3, [r7, #28]
 80042f6:	005b      	lsls	r3, r3, #1
 80042f8:	2203      	movs	r2, #3
 80042fa:	fa02 f303 	lsl.w	r3, r2, r3
 80042fe:	43db      	mvns	r3, r3
 8004300:	69ba      	ldr	r2, [r7, #24]
 8004302:	4013      	ands	r3, r2
 8004304:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004306:	683b      	ldr	r3, [r7, #0]
 8004308:	68da      	ldr	r2, [r3, #12]
 800430a:	69fb      	ldr	r3, [r7, #28]
 800430c:	005b      	lsls	r3, r3, #1
 800430e:	fa02 f303 	lsl.w	r3, r2, r3
 8004312:	69ba      	ldr	r2, [r7, #24]
 8004314:	4313      	orrs	r3, r2
 8004316:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	69ba      	ldr	r2, [r7, #24]
 800431c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	685b      	ldr	r3, [r3, #4]
 8004322:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004324:	2201      	movs	r2, #1
 8004326:	69fb      	ldr	r3, [r7, #28]
 8004328:	fa02 f303 	lsl.w	r3, r2, r3
 800432c:	43db      	mvns	r3, r3
 800432e:	69ba      	ldr	r2, [r7, #24]
 8004330:	4013      	ands	r3, r2
 8004332:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004334:	683b      	ldr	r3, [r7, #0]
 8004336:	685b      	ldr	r3, [r3, #4]
 8004338:	091b      	lsrs	r3, r3, #4
 800433a:	f003 0201 	and.w	r2, r3, #1
 800433e:	69fb      	ldr	r3, [r7, #28]
 8004340:	fa02 f303 	lsl.w	r3, r2, r3
 8004344:	69ba      	ldr	r2, [r7, #24]
 8004346:	4313      	orrs	r3, r2
 8004348:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	69ba      	ldr	r2, [r7, #24]
 800434e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004350:	683b      	ldr	r3, [r7, #0]
 8004352:	685b      	ldr	r3, [r3, #4]
 8004354:	f003 0303 	and.w	r3, r3, #3
 8004358:	2b03      	cmp	r3, #3
 800435a:	d017      	beq.n	800438c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	68db      	ldr	r3, [r3, #12]
 8004360:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004362:	69fb      	ldr	r3, [r7, #28]
 8004364:	005b      	lsls	r3, r3, #1
 8004366:	2203      	movs	r2, #3
 8004368:	fa02 f303 	lsl.w	r3, r2, r3
 800436c:	43db      	mvns	r3, r3
 800436e:	69ba      	ldr	r2, [r7, #24]
 8004370:	4013      	ands	r3, r2
 8004372:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004374:	683b      	ldr	r3, [r7, #0]
 8004376:	689a      	ldr	r2, [r3, #8]
 8004378:	69fb      	ldr	r3, [r7, #28]
 800437a:	005b      	lsls	r3, r3, #1
 800437c:	fa02 f303 	lsl.w	r3, r2, r3
 8004380:	69ba      	ldr	r2, [r7, #24]
 8004382:	4313      	orrs	r3, r2
 8004384:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	69ba      	ldr	r2, [r7, #24]
 800438a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800438c:	683b      	ldr	r3, [r7, #0]
 800438e:	685b      	ldr	r3, [r3, #4]
 8004390:	f003 0303 	and.w	r3, r3, #3
 8004394:	2b02      	cmp	r3, #2
 8004396:	d123      	bne.n	80043e0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004398:	69fb      	ldr	r3, [r7, #28]
 800439a:	08da      	lsrs	r2, r3, #3
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	3208      	adds	r2, #8
 80043a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80043a4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80043a6:	69fb      	ldr	r3, [r7, #28]
 80043a8:	f003 0307 	and.w	r3, r3, #7
 80043ac:	009b      	lsls	r3, r3, #2
 80043ae:	220f      	movs	r2, #15
 80043b0:	fa02 f303 	lsl.w	r3, r2, r3
 80043b4:	43db      	mvns	r3, r3
 80043b6:	69ba      	ldr	r2, [r7, #24]
 80043b8:	4013      	ands	r3, r2
 80043ba:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80043bc:	683b      	ldr	r3, [r7, #0]
 80043be:	691a      	ldr	r2, [r3, #16]
 80043c0:	69fb      	ldr	r3, [r7, #28]
 80043c2:	f003 0307 	and.w	r3, r3, #7
 80043c6:	009b      	lsls	r3, r3, #2
 80043c8:	fa02 f303 	lsl.w	r3, r2, r3
 80043cc:	69ba      	ldr	r2, [r7, #24]
 80043ce:	4313      	orrs	r3, r2
 80043d0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80043d2:	69fb      	ldr	r3, [r7, #28]
 80043d4:	08da      	lsrs	r2, r3, #3
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	3208      	adds	r2, #8
 80043da:	69b9      	ldr	r1, [r7, #24]
 80043dc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80043e6:	69fb      	ldr	r3, [r7, #28]
 80043e8:	005b      	lsls	r3, r3, #1
 80043ea:	2203      	movs	r2, #3
 80043ec:	fa02 f303 	lsl.w	r3, r2, r3
 80043f0:	43db      	mvns	r3, r3
 80043f2:	69ba      	ldr	r2, [r7, #24]
 80043f4:	4013      	ands	r3, r2
 80043f6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80043f8:	683b      	ldr	r3, [r7, #0]
 80043fa:	685b      	ldr	r3, [r3, #4]
 80043fc:	f003 0203 	and.w	r2, r3, #3
 8004400:	69fb      	ldr	r3, [r7, #28]
 8004402:	005b      	lsls	r3, r3, #1
 8004404:	fa02 f303 	lsl.w	r3, r2, r3
 8004408:	69ba      	ldr	r2, [r7, #24]
 800440a:	4313      	orrs	r3, r2
 800440c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	69ba      	ldr	r2, [r7, #24]
 8004412:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004414:	683b      	ldr	r3, [r7, #0]
 8004416:	685b      	ldr	r3, [r3, #4]
 8004418:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800441c:	2b00      	cmp	r3, #0
 800441e:	f000 80b4 	beq.w	800458a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004422:	2300      	movs	r3, #0
 8004424:	60fb      	str	r3, [r7, #12]
 8004426:	4b60      	ldr	r3, [pc, #384]	; (80045a8 <HAL_GPIO_Init+0x30c>)
 8004428:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800442a:	4a5f      	ldr	r2, [pc, #380]	; (80045a8 <HAL_GPIO_Init+0x30c>)
 800442c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004430:	6453      	str	r3, [r2, #68]	; 0x44
 8004432:	4b5d      	ldr	r3, [pc, #372]	; (80045a8 <HAL_GPIO_Init+0x30c>)
 8004434:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004436:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800443a:	60fb      	str	r3, [r7, #12]
 800443c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800443e:	4a5b      	ldr	r2, [pc, #364]	; (80045ac <HAL_GPIO_Init+0x310>)
 8004440:	69fb      	ldr	r3, [r7, #28]
 8004442:	089b      	lsrs	r3, r3, #2
 8004444:	3302      	adds	r3, #2
 8004446:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800444a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800444c:	69fb      	ldr	r3, [r7, #28]
 800444e:	f003 0303 	and.w	r3, r3, #3
 8004452:	009b      	lsls	r3, r3, #2
 8004454:	220f      	movs	r2, #15
 8004456:	fa02 f303 	lsl.w	r3, r2, r3
 800445a:	43db      	mvns	r3, r3
 800445c:	69ba      	ldr	r2, [r7, #24]
 800445e:	4013      	ands	r3, r2
 8004460:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	4a52      	ldr	r2, [pc, #328]	; (80045b0 <HAL_GPIO_Init+0x314>)
 8004466:	4293      	cmp	r3, r2
 8004468:	d02b      	beq.n	80044c2 <HAL_GPIO_Init+0x226>
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	4a51      	ldr	r2, [pc, #324]	; (80045b4 <HAL_GPIO_Init+0x318>)
 800446e:	4293      	cmp	r3, r2
 8004470:	d025      	beq.n	80044be <HAL_GPIO_Init+0x222>
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	4a50      	ldr	r2, [pc, #320]	; (80045b8 <HAL_GPIO_Init+0x31c>)
 8004476:	4293      	cmp	r3, r2
 8004478:	d01f      	beq.n	80044ba <HAL_GPIO_Init+0x21e>
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	4a4f      	ldr	r2, [pc, #316]	; (80045bc <HAL_GPIO_Init+0x320>)
 800447e:	4293      	cmp	r3, r2
 8004480:	d019      	beq.n	80044b6 <HAL_GPIO_Init+0x21a>
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	4a4e      	ldr	r2, [pc, #312]	; (80045c0 <HAL_GPIO_Init+0x324>)
 8004486:	4293      	cmp	r3, r2
 8004488:	d013      	beq.n	80044b2 <HAL_GPIO_Init+0x216>
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	4a4d      	ldr	r2, [pc, #308]	; (80045c4 <HAL_GPIO_Init+0x328>)
 800448e:	4293      	cmp	r3, r2
 8004490:	d00d      	beq.n	80044ae <HAL_GPIO_Init+0x212>
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	4a4c      	ldr	r2, [pc, #304]	; (80045c8 <HAL_GPIO_Init+0x32c>)
 8004496:	4293      	cmp	r3, r2
 8004498:	d007      	beq.n	80044aa <HAL_GPIO_Init+0x20e>
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	4a4b      	ldr	r2, [pc, #300]	; (80045cc <HAL_GPIO_Init+0x330>)
 800449e:	4293      	cmp	r3, r2
 80044a0:	d101      	bne.n	80044a6 <HAL_GPIO_Init+0x20a>
 80044a2:	2307      	movs	r3, #7
 80044a4:	e00e      	b.n	80044c4 <HAL_GPIO_Init+0x228>
 80044a6:	2308      	movs	r3, #8
 80044a8:	e00c      	b.n	80044c4 <HAL_GPIO_Init+0x228>
 80044aa:	2306      	movs	r3, #6
 80044ac:	e00a      	b.n	80044c4 <HAL_GPIO_Init+0x228>
 80044ae:	2305      	movs	r3, #5
 80044b0:	e008      	b.n	80044c4 <HAL_GPIO_Init+0x228>
 80044b2:	2304      	movs	r3, #4
 80044b4:	e006      	b.n	80044c4 <HAL_GPIO_Init+0x228>
 80044b6:	2303      	movs	r3, #3
 80044b8:	e004      	b.n	80044c4 <HAL_GPIO_Init+0x228>
 80044ba:	2302      	movs	r3, #2
 80044bc:	e002      	b.n	80044c4 <HAL_GPIO_Init+0x228>
 80044be:	2301      	movs	r3, #1
 80044c0:	e000      	b.n	80044c4 <HAL_GPIO_Init+0x228>
 80044c2:	2300      	movs	r3, #0
 80044c4:	69fa      	ldr	r2, [r7, #28]
 80044c6:	f002 0203 	and.w	r2, r2, #3
 80044ca:	0092      	lsls	r2, r2, #2
 80044cc:	4093      	lsls	r3, r2
 80044ce:	69ba      	ldr	r2, [r7, #24]
 80044d0:	4313      	orrs	r3, r2
 80044d2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80044d4:	4935      	ldr	r1, [pc, #212]	; (80045ac <HAL_GPIO_Init+0x310>)
 80044d6:	69fb      	ldr	r3, [r7, #28]
 80044d8:	089b      	lsrs	r3, r3, #2
 80044da:	3302      	adds	r3, #2
 80044dc:	69ba      	ldr	r2, [r7, #24]
 80044de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80044e2:	4b3b      	ldr	r3, [pc, #236]	; (80045d0 <HAL_GPIO_Init+0x334>)
 80044e4:	689b      	ldr	r3, [r3, #8]
 80044e6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80044e8:	693b      	ldr	r3, [r7, #16]
 80044ea:	43db      	mvns	r3, r3
 80044ec:	69ba      	ldr	r2, [r7, #24]
 80044ee:	4013      	ands	r3, r2
 80044f0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80044f2:	683b      	ldr	r3, [r7, #0]
 80044f4:	685b      	ldr	r3, [r3, #4]
 80044f6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d003      	beq.n	8004506 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80044fe:	69ba      	ldr	r2, [r7, #24]
 8004500:	693b      	ldr	r3, [r7, #16]
 8004502:	4313      	orrs	r3, r2
 8004504:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004506:	4a32      	ldr	r2, [pc, #200]	; (80045d0 <HAL_GPIO_Init+0x334>)
 8004508:	69bb      	ldr	r3, [r7, #24]
 800450a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800450c:	4b30      	ldr	r3, [pc, #192]	; (80045d0 <HAL_GPIO_Init+0x334>)
 800450e:	68db      	ldr	r3, [r3, #12]
 8004510:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004512:	693b      	ldr	r3, [r7, #16]
 8004514:	43db      	mvns	r3, r3
 8004516:	69ba      	ldr	r2, [r7, #24]
 8004518:	4013      	ands	r3, r2
 800451a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800451c:	683b      	ldr	r3, [r7, #0]
 800451e:	685b      	ldr	r3, [r3, #4]
 8004520:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004524:	2b00      	cmp	r3, #0
 8004526:	d003      	beq.n	8004530 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8004528:	69ba      	ldr	r2, [r7, #24]
 800452a:	693b      	ldr	r3, [r7, #16]
 800452c:	4313      	orrs	r3, r2
 800452e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004530:	4a27      	ldr	r2, [pc, #156]	; (80045d0 <HAL_GPIO_Init+0x334>)
 8004532:	69bb      	ldr	r3, [r7, #24]
 8004534:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004536:	4b26      	ldr	r3, [pc, #152]	; (80045d0 <HAL_GPIO_Init+0x334>)
 8004538:	685b      	ldr	r3, [r3, #4]
 800453a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800453c:	693b      	ldr	r3, [r7, #16]
 800453e:	43db      	mvns	r3, r3
 8004540:	69ba      	ldr	r2, [r7, #24]
 8004542:	4013      	ands	r3, r2
 8004544:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004546:	683b      	ldr	r3, [r7, #0]
 8004548:	685b      	ldr	r3, [r3, #4]
 800454a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800454e:	2b00      	cmp	r3, #0
 8004550:	d003      	beq.n	800455a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8004552:	69ba      	ldr	r2, [r7, #24]
 8004554:	693b      	ldr	r3, [r7, #16]
 8004556:	4313      	orrs	r3, r2
 8004558:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800455a:	4a1d      	ldr	r2, [pc, #116]	; (80045d0 <HAL_GPIO_Init+0x334>)
 800455c:	69bb      	ldr	r3, [r7, #24]
 800455e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004560:	4b1b      	ldr	r3, [pc, #108]	; (80045d0 <HAL_GPIO_Init+0x334>)
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004566:	693b      	ldr	r3, [r7, #16]
 8004568:	43db      	mvns	r3, r3
 800456a:	69ba      	ldr	r2, [r7, #24]
 800456c:	4013      	ands	r3, r2
 800456e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004570:	683b      	ldr	r3, [r7, #0]
 8004572:	685b      	ldr	r3, [r3, #4]
 8004574:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004578:	2b00      	cmp	r3, #0
 800457a:	d003      	beq.n	8004584 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800457c:	69ba      	ldr	r2, [r7, #24]
 800457e:	693b      	ldr	r3, [r7, #16]
 8004580:	4313      	orrs	r3, r2
 8004582:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004584:	4a12      	ldr	r2, [pc, #72]	; (80045d0 <HAL_GPIO_Init+0x334>)
 8004586:	69bb      	ldr	r3, [r7, #24]
 8004588:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800458a:	69fb      	ldr	r3, [r7, #28]
 800458c:	3301      	adds	r3, #1
 800458e:	61fb      	str	r3, [r7, #28]
 8004590:	69fb      	ldr	r3, [r7, #28]
 8004592:	2b0f      	cmp	r3, #15
 8004594:	f67f ae90 	bls.w	80042b8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004598:	bf00      	nop
 800459a:	bf00      	nop
 800459c:	3724      	adds	r7, #36	; 0x24
 800459e:	46bd      	mov	sp, r7
 80045a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045a4:	4770      	bx	lr
 80045a6:	bf00      	nop
 80045a8:	40023800 	.word	0x40023800
 80045ac:	40013800 	.word	0x40013800
 80045b0:	40020000 	.word	0x40020000
 80045b4:	40020400 	.word	0x40020400
 80045b8:	40020800 	.word	0x40020800
 80045bc:	40020c00 	.word	0x40020c00
 80045c0:	40021000 	.word	0x40021000
 80045c4:	40021400 	.word	0x40021400
 80045c8:	40021800 	.word	0x40021800
 80045cc:	40021c00 	.word	0x40021c00
 80045d0:	40013c00 	.word	0x40013c00

080045d4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80045d4:	b480      	push	{r7}
 80045d6:	b083      	sub	sp, #12
 80045d8:	af00      	add	r7, sp, #0
 80045da:	6078      	str	r0, [r7, #4]
 80045dc:	460b      	mov	r3, r1
 80045de:	807b      	strh	r3, [r7, #2]
 80045e0:	4613      	mov	r3, r2
 80045e2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80045e4:	787b      	ldrb	r3, [r7, #1]
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d003      	beq.n	80045f2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80045ea:	887a      	ldrh	r2, [r7, #2]
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80045f0:	e003      	b.n	80045fa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80045f2:	887b      	ldrh	r3, [r7, #2]
 80045f4:	041a      	lsls	r2, r3, #16
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	619a      	str	r2, [r3, #24]
}
 80045fa:	bf00      	nop
 80045fc:	370c      	adds	r7, #12
 80045fe:	46bd      	mov	sp, r7
 8004600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004604:	4770      	bx	lr

08004606 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004606:	b480      	push	{r7}
 8004608:	b085      	sub	sp, #20
 800460a:	af00      	add	r7, sp, #0
 800460c:	6078      	str	r0, [r7, #4]
 800460e:	460b      	mov	r3, r1
 8004610:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	695b      	ldr	r3, [r3, #20]
 8004616:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004618:	887a      	ldrh	r2, [r7, #2]
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	4013      	ands	r3, r2
 800461e:	041a      	lsls	r2, r3, #16
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	43d9      	mvns	r1, r3
 8004624:	887b      	ldrh	r3, [r7, #2]
 8004626:	400b      	ands	r3, r1
 8004628:	431a      	orrs	r2, r3
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	619a      	str	r2, [r3, #24]
}
 800462e:	bf00      	nop
 8004630:	3714      	adds	r7, #20
 8004632:	46bd      	mov	sp, r7
 8004634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004638:	4770      	bx	lr
	...

0800463c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800463c:	b580      	push	{r7, lr}
 800463e:	b082      	sub	sp, #8
 8004640:	af00      	add	r7, sp, #0
 8004642:	4603      	mov	r3, r0
 8004644:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8004646:	4b08      	ldr	r3, [pc, #32]	; (8004668 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004648:	695a      	ldr	r2, [r3, #20]
 800464a:	88fb      	ldrh	r3, [r7, #6]
 800464c:	4013      	ands	r3, r2
 800464e:	2b00      	cmp	r3, #0
 8004650:	d006      	beq.n	8004660 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004652:	4a05      	ldr	r2, [pc, #20]	; (8004668 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004654:	88fb      	ldrh	r3, [r7, #6]
 8004656:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004658:	88fb      	ldrh	r3, [r7, #6]
 800465a:	4618      	mov	r0, r3
 800465c:	f7fd f928 	bl	80018b0 <HAL_GPIO_EXTI_Callback>
  }
}
 8004660:	bf00      	nop
 8004662:	3708      	adds	r7, #8
 8004664:	46bd      	mov	sp, r7
 8004666:	bd80      	pop	{r7, pc}
 8004668:	40013c00 	.word	0x40013c00

0800466c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800466c:	b580      	push	{r7, lr}
 800466e:	b084      	sub	sp, #16
 8004670:	af00      	add	r7, sp, #0
 8004672:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	2b00      	cmp	r3, #0
 8004678:	d101      	bne.n	800467e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800467a:	2301      	movs	r3, #1
 800467c:	e12b      	b.n	80048d6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004684:	b2db      	uxtb	r3, r3
 8004686:	2b00      	cmp	r3, #0
 8004688:	d106      	bne.n	8004698 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	2200      	movs	r2, #0
 800468e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004692:	6878      	ldr	r0, [r7, #4]
 8004694:	f7fe fdac 	bl	80031f0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	2224      	movs	r2, #36	; 0x24
 800469c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	681a      	ldr	r2, [r3, #0]
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	f022 0201 	bic.w	r2, r2, #1
 80046ae:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	681a      	ldr	r2, [r3, #0]
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80046be:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	681a      	ldr	r2, [r3, #0]
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80046ce:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80046d0:	f001 fc24 	bl	8005f1c <HAL_RCC_GetPCLK1Freq>
 80046d4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	685b      	ldr	r3, [r3, #4]
 80046da:	4a81      	ldr	r2, [pc, #516]	; (80048e0 <HAL_I2C_Init+0x274>)
 80046dc:	4293      	cmp	r3, r2
 80046de:	d807      	bhi.n	80046f0 <HAL_I2C_Init+0x84>
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	4a80      	ldr	r2, [pc, #512]	; (80048e4 <HAL_I2C_Init+0x278>)
 80046e4:	4293      	cmp	r3, r2
 80046e6:	bf94      	ite	ls
 80046e8:	2301      	movls	r3, #1
 80046ea:	2300      	movhi	r3, #0
 80046ec:	b2db      	uxtb	r3, r3
 80046ee:	e006      	b.n	80046fe <HAL_I2C_Init+0x92>
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	4a7d      	ldr	r2, [pc, #500]	; (80048e8 <HAL_I2C_Init+0x27c>)
 80046f4:	4293      	cmp	r3, r2
 80046f6:	bf94      	ite	ls
 80046f8:	2301      	movls	r3, #1
 80046fa:	2300      	movhi	r3, #0
 80046fc:	b2db      	uxtb	r3, r3
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d001      	beq.n	8004706 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004702:	2301      	movs	r3, #1
 8004704:	e0e7      	b.n	80048d6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	4a78      	ldr	r2, [pc, #480]	; (80048ec <HAL_I2C_Init+0x280>)
 800470a:	fba2 2303 	umull	r2, r3, r2, r3
 800470e:	0c9b      	lsrs	r3, r3, #18
 8004710:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	685b      	ldr	r3, [r3, #4]
 8004718:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	68ba      	ldr	r2, [r7, #8]
 8004722:	430a      	orrs	r2, r1
 8004724:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	6a1b      	ldr	r3, [r3, #32]
 800472c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	685b      	ldr	r3, [r3, #4]
 8004734:	4a6a      	ldr	r2, [pc, #424]	; (80048e0 <HAL_I2C_Init+0x274>)
 8004736:	4293      	cmp	r3, r2
 8004738:	d802      	bhi.n	8004740 <HAL_I2C_Init+0xd4>
 800473a:	68bb      	ldr	r3, [r7, #8]
 800473c:	3301      	adds	r3, #1
 800473e:	e009      	b.n	8004754 <HAL_I2C_Init+0xe8>
 8004740:	68bb      	ldr	r3, [r7, #8]
 8004742:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8004746:	fb02 f303 	mul.w	r3, r2, r3
 800474a:	4a69      	ldr	r2, [pc, #420]	; (80048f0 <HAL_I2C_Init+0x284>)
 800474c:	fba2 2303 	umull	r2, r3, r2, r3
 8004750:	099b      	lsrs	r3, r3, #6
 8004752:	3301      	adds	r3, #1
 8004754:	687a      	ldr	r2, [r7, #4]
 8004756:	6812      	ldr	r2, [r2, #0]
 8004758:	430b      	orrs	r3, r1
 800475a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	69db      	ldr	r3, [r3, #28]
 8004762:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8004766:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	685b      	ldr	r3, [r3, #4]
 800476e:	495c      	ldr	r1, [pc, #368]	; (80048e0 <HAL_I2C_Init+0x274>)
 8004770:	428b      	cmp	r3, r1
 8004772:	d819      	bhi.n	80047a8 <HAL_I2C_Init+0x13c>
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	1e59      	subs	r1, r3, #1
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	685b      	ldr	r3, [r3, #4]
 800477c:	005b      	lsls	r3, r3, #1
 800477e:	fbb1 f3f3 	udiv	r3, r1, r3
 8004782:	1c59      	adds	r1, r3, #1
 8004784:	f640 73fc 	movw	r3, #4092	; 0xffc
 8004788:	400b      	ands	r3, r1
 800478a:	2b00      	cmp	r3, #0
 800478c:	d00a      	beq.n	80047a4 <HAL_I2C_Init+0x138>
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	1e59      	subs	r1, r3, #1
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	685b      	ldr	r3, [r3, #4]
 8004796:	005b      	lsls	r3, r3, #1
 8004798:	fbb1 f3f3 	udiv	r3, r1, r3
 800479c:	3301      	adds	r3, #1
 800479e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80047a2:	e051      	b.n	8004848 <HAL_I2C_Init+0x1dc>
 80047a4:	2304      	movs	r3, #4
 80047a6:	e04f      	b.n	8004848 <HAL_I2C_Init+0x1dc>
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	689b      	ldr	r3, [r3, #8]
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d111      	bne.n	80047d4 <HAL_I2C_Init+0x168>
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	1e58      	subs	r0, r3, #1
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	6859      	ldr	r1, [r3, #4]
 80047b8:	460b      	mov	r3, r1
 80047ba:	005b      	lsls	r3, r3, #1
 80047bc:	440b      	add	r3, r1
 80047be:	fbb0 f3f3 	udiv	r3, r0, r3
 80047c2:	3301      	adds	r3, #1
 80047c4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	bf0c      	ite	eq
 80047cc:	2301      	moveq	r3, #1
 80047ce:	2300      	movne	r3, #0
 80047d0:	b2db      	uxtb	r3, r3
 80047d2:	e012      	b.n	80047fa <HAL_I2C_Init+0x18e>
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	1e58      	subs	r0, r3, #1
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	6859      	ldr	r1, [r3, #4]
 80047dc:	460b      	mov	r3, r1
 80047de:	009b      	lsls	r3, r3, #2
 80047e0:	440b      	add	r3, r1
 80047e2:	0099      	lsls	r1, r3, #2
 80047e4:	440b      	add	r3, r1
 80047e6:	fbb0 f3f3 	udiv	r3, r0, r3
 80047ea:	3301      	adds	r3, #1
 80047ec:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	bf0c      	ite	eq
 80047f4:	2301      	moveq	r3, #1
 80047f6:	2300      	movne	r3, #0
 80047f8:	b2db      	uxtb	r3, r3
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d001      	beq.n	8004802 <HAL_I2C_Init+0x196>
 80047fe:	2301      	movs	r3, #1
 8004800:	e022      	b.n	8004848 <HAL_I2C_Init+0x1dc>
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	689b      	ldr	r3, [r3, #8]
 8004806:	2b00      	cmp	r3, #0
 8004808:	d10e      	bne.n	8004828 <HAL_I2C_Init+0x1bc>
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	1e58      	subs	r0, r3, #1
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	6859      	ldr	r1, [r3, #4]
 8004812:	460b      	mov	r3, r1
 8004814:	005b      	lsls	r3, r3, #1
 8004816:	440b      	add	r3, r1
 8004818:	fbb0 f3f3 	udiv	r3, r0, r3
 800481c:	3301      	adds	r3, #1
 800481e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004822:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004826:	e00f      	b.n	8004848 <HAL_I2C_Init+0x1dc>
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	1e58      	subs	r0, r3, #1
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	6859      	ldr	r1, [r3, #4]
 8004830:	460b      	mov	r3, r1
 8004832:	009b      	lsls	r3, r3, #2
 8004834:	440b      	add	r3, r1
 8004836:	0099      	lsls	r1, r3, #2
 8004838:	440b      	add	r3, r1
 800483a:	fbb0 f3f3 	udiv	r3, r0, r3
 800483e:	3301      	adds	r3, #1
 8004840:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004844:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004848:	6879      	ldr	r1, [r7, #4]
 800484a:	6809      	ldr	r1, [r1, #0]
 800484c:	4313      	orrs	r3, r2
 800484e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	69da      	ldr	r2, [r3, #28]
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	6a1b      	ldr	r3, [r3, #32]
 8004862:	431a      	orrs	r2, r3
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	430a      	orrs	r2, r1
 800486a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	689b      	ldr	r3, [r3, #8]
 8004872:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8004876:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800487a:	687a      	ldr	r2, [r7, #4]
 800487c:	6911      	ldr	r1, [r2, #16]
 800487e:	687a      	ldr	r2, [r7, #4]
 8004880:	68d2      	ldr	r2, [r2, #12]
 8004882:	4311      	orrs	r1, r2
 8004884:	687a      	ldr	r2, [r7, #4]
 8004886:	6812      	ldr	r2, [r2, #0]
 8004888:	430b      	orrs	r3, r1
 800488a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	68db      	ldr	r3, [r3, #12]
 8004892:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	695a      	ldr	r2, [r3, #20]
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	699b      	ldr	r3, [r3, #24]
 800489e:	431a      	orrs	r2, r3
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	430a      	orrs	r2, r1
 80048a6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	681a      	ldr	r2, [r3, #0]
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	f042 0201 	orr.w	r2, r2, #1
 80048b6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	2200      	movs	r2, #0
 80048bc:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	2220      	movs	r2, #32
 80048c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	2200      	movs	r2, #0
 80048ca:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	2200      	movs	r2, #0
 80048d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80048d4:	2300      	movs	r3, #0
}
 80048d6:	4618      	mov	r0, r3
 80048d8:	3710      	adds	r7, #16
 80048da:	46bd      	mov	sp, r7
 80048dc:	bd80      	pop	{r7, pc}
 80048de:	bf00      	nop
 80048e0:	000186a0 	.word	0x000186a0
 80048e4:	001e847f 	.word	0x001e847f
 80048e8:	003d08ff 	.word	0x003d08ff
 80048ec:	431bde83 	.word	0x431bde83
 80048f0:	10624dd3 	.word	0x10624dd3

080048f4 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80048f4:	b580      	push	{r7, lr}
 80048f6:	b088      	sub	sp, #32
 80048f8:	af02      	add	r7, sp, #8
 80048fa:	60f8      	str	r0, [r7, #12]
 80048fc:	4608      	mov	r0, r1
 80048fe:	4611      	mov	r1, r2
 8004900:	461a      	mov	r2, r3
 8004902:	4603      	mov	r3, r0
 8004904:	817b      	strh	r3, [r7, #10]
 8004906:	460b      	mov	r3, r1
 8004908:	813b      	strh	r3, [r7, #8]
 800490a:	4613      	mov	r3, r2
 800490c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800490e:	f7ff f88f 	bl	8003a30 <HAL_GetTick>
 8004912:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800491a:	b2db      	uxtb	r3, r3
 800491c:	2b20      	cmp	r3, #32
 800491e:	f040 80d9 	bne.w	8004ad4 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004922:	697b      	ldr	r3, [r7, #20]
 8004924:	9300      	str	r3, [sp, #0]
 8004926:	2319      	movs	r3, #25
 8004928:	2201      	movs	r2, #1
 800492a:	496d      	ldr	r1, [pc, #436]	; (8004ae0 <HAL_I2C_Mem_Write+0x1ec>)
 800492c:	68f8      	ldr	r0, [r7, #12]
 800492e:	f000 fc7f 	bl	8005230 <I2C_WaitOnFlagUntilTimeout>
 8004932:	4603      	mov	r3, r0
 8004934:	2b00      	cmp	r3, #0
 8004936:	d001      	beq.n	800493c <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8004938:	2302      	movs	r3, #2
 800493a:	e0cc      	b.n	8004ad6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004942:	2b01      	cmp	r3, #1
 8004944:	d101      	bne.n	800494a <HAL_I2C_Mem_Write+0x56>
 8004946:	2302      	movs	r3, #2
 8004948:	e0c5      	b.n	8004ad6 <HAL_I2C_Mem_Write+0x1e2>
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	2201      	movs	r2, #1
 800494e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	f003 0301 	and.w	r3, r3, #1
 800495c:	2b01      	cmp	r3, #1
 800495e:	d007      	beq.n	8004970 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	681a      	ldr	r2, [r3, #0]
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	f042 0201 	orr.w	r2, r2, #1
 800496e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	681a      	ldr	r2, [r3, #0]
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800497e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	2221      	movs	r2, #33	; 0x21
 8004984:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	2240      	movs	r2, #64	; 0x40
 800498c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	2200      	movs	r2, #0
 8004994:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	6a3a      	ldr	r2, [r7, #32]
 800499a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80049a0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80049a6:	b29a      	uxth	r2, r3
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	4a4d      	ldr	r2, [pc, #308]	; (8004ae4 <HAL_I2C_Mem_Write+0x1f0>)
 80049b0:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80049b2:	88f8      	ldrh	r0, [r7, #6]
 80049b4:	893a      	ldrh	r2, [r7, #8]
 80049b6:	8979      	ldrh	r1, [r7, #10]
 80049b8:	697b      	ldr	r3, [r7, #20]
 80049ba:	9301      	str	r3, [sp, #4]
 80049bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049be:	9300      	str	r3, [sp, #0]
 80049c0:	4603      	mov	r3, r0
 80049c2:	68f8      	ldr	r0, [r7, #12]
 80049c4:	f000 fab6 	bl	8004f34 <I2C_RequestMemoryWrite>
 80049c8:	4603      	mov	r3, r0
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d052      	beq.n	8004a74 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80049ce:	2301      	movs	r3, #1
 80049d0:	e081      	b.n	8004ad6 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80049d2:	697a      	ldr	r2, [r7, #20]
 80049d4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80049d6:	68f8      	ldr	r0, [r7, #12]
 80049d8:	f000 fd00 	bl	80053dc <I2C_WaitOnTXEFlagUntilTimeout>
 80049dc:	4603      	mov	r3, r0
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d00d      	beq.n	80049fe <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049e6:	2b04      	cmp	r3, #4
 80049e8:	d107      	bne.n	80049fa <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	681a      	ldr	r2, [r3, #0]
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80049f8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80049fa:	2301      	movs	r3, #1
 80049fc:	e06b      	b.n	8004ad6 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a02:	781a      	ldrb	r2, [r3, #0]
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a0e:	1c5a      	adds	r2, r3, #1
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a18:	3b01      	subs	r3, #1
 8004a1a:	b29a      	uxth	r2, r3
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a24:	b29b      	uxth	r3, r3
 8004a26:	3b01      	subs	r3, #1
 8004a28:	b29a      	uxth	r2, r3
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	695b      	ldr	r3, [r3, #20]
 8004a34:	f003 0304 	and.w	r3, r3, #4
 8004a38:	2b04      	cmp	r3, #4
 8004a3a:	d11b      	bne.n	8004a74 <HAL_I2C_Mem_Write+0x180>
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d017      	beq.n	8004a74 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a48:	781a      	ldrb	r2, [r3, #0]
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a54:	1c5a      	adds	r2, r3, #1
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a5e:	3b01      	subs	r3, #1
 8004a60:	b29a      	uxth	r2, r3
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a6a:	b29b      	uxth	r3, r3
 8004a6c:	3b01      	subs	r3, #1
 8004a6e:	b29a      	uxth	r2, r3
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d1aa      	bne.n	80049d2 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004a7c:	697a      	ldr	r2, [r7, #20]
 8004a7e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004a80:	68f8      	ldr	r0, [r7, #12]
 8004a82:	f000 fcec 	bl	800545e <I2C_WaitOnBTFFlagUntilTimeout>
 8004a86:	4603      	mov	r3, r0
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d00d      	beq.n	8004aa8 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a90:	2b04      	cmp	r3, #4
 8004a92:	d107      	bne.n	8004aa4 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	681a      	ldr	r2, [r3, #0]
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004aa2:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004aa4:	2301      	movs	r3, #1
 8004aa6:	e016      	b.n	8004ad6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	681a      	ldr	r2, [r3, #0]
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004ab6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	2220      	movs	r2, #32
 8004abc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	2200      	movs	r2, #0
 8004ac4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	2200      	movs	r2, #0
 8004acc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004ad0:	2300      	movs	r3, #0
 8004ad2:	e000      	b.n	8004ad6 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8004ad4:	2302      	movs	r3, #2
  }
}
 8004ad6:	4618      	mov	r0, r3
 8004ad8:	3718      	adds	r7, #24
 8004ada:	46bd      	mov	sp, r7
 8004adc:	bd80      	pop	{r7, pc}
 8004ade:	bf00      	nop
 8004ae0:	00100002 	.word	0x00100002
 8004ae4:	ffff0000 	.word	0xffff0000

08004ae8 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004ae8:	b580      	push	{r7, lr}
 8004aea:	b08c      	sub	sp, #48	; 0x30
 8004aec:	af02      	add	r7, sp, #8
 8004aee:	60f8      	str	r0, [r7, #12]
 8004af0:	4608      	mov	r0, r1
 8004af2:	4611      	mov	r1, r2
 8004af4:	461a      	mov	r2, r3
 8004af6:	4603      	mov	r3, r0
 8004af8:	817b      	strh	r3, [r7, #10]
 8004afa:	460b      	mov	r3, r1
 8004afc:	813b      	strh	r3, [r7, #8]
 8004afe:	4613      	mov	r3, r2
 8004b00:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004b02:	f7fe ff95 	bl	8003a30 <HAL_GetTick>
 8004b06:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004b0e:	b2db      	uxtb	r3, r3
 8004b10:	2b20      	cmp	r3, #32
 8004b12:	f040 8208 	bne.w	8004f26 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004b16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b18:	9300      	str	r3, [sp, #0]
 8004b1a:	2319      	movs	r3, #25
 8004b1c:	2201      	movs	r2, #1
 8004b1e:	497b      	ldr	r1, [pc, #492]	; (8004d0c <HAL_I2C_Mem_Read+0x224>)
 8004b20:	68f8      	ldr	r0, [r7, #12]
 8004b22:	f000 fb85 	bl	8005230 <I2C_WaitOnFlagUntilTimeout>
 8004b26:	4603      	mov	r3, r0
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d001      	beq.n	8004b30 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8004b2c:	2302      	movs	r3, #2
 8004b2e:	e1fb      	b.n	8004f28 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004b36:	2b01      	cmp	r3, #1
 8004b38:	d101      	bne.n	8004b3e <HAL_I2C_Mem_Read+0x56>
 8004b3a:	2302      	movs	r3, #2
 8004b3c:	e1f4      	b.n	8004f28 <HAL_I2C_Mem_Read+0x440>
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	2201      	movs	r2, #1
 8004b42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	f003 0301 	and.w	r3, r3, #1
 8004b50:	2b01      	cmp	r3, #1
 8004b52:	d007      	beq.n	8004b64 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	681a      	ldr	r2, [r3, #0]
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	f042 0201 	orr.w	r2, r2, #1
 8004b62:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	681a      	ldr	r2, [r3, #0]
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004b72:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	2222      	movs	r2, #34	; 0x22
 8004b78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	2240      	movs	r2, #64	; 0x40
 8004b80:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	2200      	movs	r2, #0
 8004b88:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004b8e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8004b94:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b9a:	b29a      	uxth	r2, r3
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	4a5b      	ldr	r2, [pc, #364]	; (8004d10 <HAL_I2C_Mem_Read+0x228>)
 8004ba4:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004ba6:	88f8      	ldrh	r0, [r7, #6]
 8004ba8:	893a      	ldrh	r2, [r7, #8]
 8004baa:	8979      	ldrh	r1, [r7, #10]
 8004bac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bae:	9301      	str	r3, [sp, #4]
 8004bb0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004bb2:	9300      	str	r3, [sp, #0]
 8004bb4:	4603      	mov	r3, r0
 8004bb6:	68f8      	ldr	r0, [r7, #12]
 8004bb8:	f000 fa52 	bl	8005060 <I2C_RequestMemoryRead>
 8004bbc:	4603      	mov	r3, r0
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d001      	beq.n	8004bc6 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8004bc2:	2301      	movs	r3, #1
 8004bc4:	e1b0      	b.n	8004f28 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d113      	bne.n	8004bf6 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004bce:	2300      	movs	r3, #0
 8004bd0:	623b      	str	r3, [r7, #32]
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	695b      	ldr	r3, [r3, #20]
 8004bd8:	623b      	str	r3, [r7, #32]
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	699b      	ldr	r3, [r3, #24]
 8004be0:	623b      	str	r3, [r7, #32]
 8004be2:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	681a      	ldr	r2, [r3, #0]
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004bf2:	601a      	str	r2, [r3, #0]
 8004bf4:	e184      	b.n	8004f00 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004bfa:	2b01      	cmp	r3, #1
 8004bfc:	d11b      	bne.n	8004c36 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	681a      	ldr	r2, [r3, #0]
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004c0c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004c0e:	2300      	movs	r3, #0
 8004c10:	61fb      	str	r3, [r7, #28]
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	695b      	ldr	r3, [r3, #20]
 8004c18:	61fb      	str	r3, [r7, #28]
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	699b      	ldr	r3, [r3, #24]
 8004c20:	61fb      	str	r3, [r7, #28]
 8004c22:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	681a      	ldr	r2, [r3, #0]
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004c32:	601a      	str	r2, [r3, #0]
 8004c34:	e164      	b.n	8004f00 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c3a:	2b02      	cmp	r3, #2
 8004c3c:	d11b      	bne.n	8004c76 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	681a      	ldr	r2, [r3, #0]
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004c4c:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	681a      	ldr	r2, [r3, #0]
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004c5c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004c5e:	2300      	movs	r3, #0
 8004c60:	61bb      	str	r3, [r7, #24]
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	695b      	ldr	r3, [r3, #20]
 8004c68:	61bb      	str	r3, [r7, #24]
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	699b      	ldr	r3, [r3, #24]
 8004c70:	61bb      	str	r3, [r7, #24]
 8004c72:	69bb      	ldr	r3, [r7, #24]
 8004c74:	e144      	b.n	8004f00 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004c76:	2300      	movs	r3, #0
 8004c78:	617b      	str	r3, [r7, #20]
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	695b      	ldr	r3, [r3, #20]
 8004c80:	617b      	str	r3, [r7, #20]
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	699b      	ldr	r3, [r3, #24]
 8004c88:	617b      	str	r3, [r7, #20]
 8004c8a:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8004c8c:	e138      	b.n	8004f00 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c92:	2b03      	cmp	r3, #3
 8004c94:	f200 80f1 	bhi.w	8004e7a <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c9c:	2b01      	cmp	r3, #1
 8004c9e:	d123      	bne.n	8004ce8 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004ca0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004ca2:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004ca4:	68f8      	ldr	r0, [r7, #12]
 8004ca6:	f000 fc1b 	bl	80054e0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004caa:	4603      	mov	r3, r0
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	d001      	beq.n	8004cb4 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8004cb0:	2301      	movs	r3, #1
 8004cb2:	e139      	b.n	8004f28 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	691a      	ldr	r2, [r3, #16]
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cbe:	b2d2      	uxtb	r2, r2
 8004cc0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cc6:	1c5a      	adds	r2, r3, #1
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004cd0:	3b01      	subs	r3, #1
 8004cd2:	b29a      	uxth	r2, r3
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004cdc:	b29b      	uxth	r3, r3
 8004cde:	3b01      	subs	r3, #1
 8004ce0:	b29a      	uxth	r2, r3
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004ce6:	e10b      	b.n	8004f00 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004cec:	2b02      	cmp	r3, #2
 8004cee:	d14e      	bne.n	8004d8e <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004cf0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cf2:	9300      	str	r3, [sp, #0]
 8004cf4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004cf6:	2200      	movs	r2, #0
 8004cf8:	4906      	ldr	r1, [pc, #24]	; (8004d14 <HAL_I2C_Mem_Read+0x22c>)
 8004cfa:	68f8      	ldr	r0, [r7, #12]
 8004cfc:	f000 fa98 	bl	8005230 <I2C_WaitOnFlagUntilTimeout>
 8004d00:	4603      	mov	r3, r0
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d008      	beq.n	8004d18 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8004d06:	2301      	movs	r3, #1
 8004d08:	e10e      	b.n	8004f28 <HAL_I2C_Mem_Read+0x440>
 8004d0a:	bf00      	nop
 8004d0c:	00100002 	.word	0x00100002
 8004d10:	ffff0000 	.word	0xffff0000
 8004d14:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	681a      	ldr	r2, [r3, #0]
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004d26:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	691a      	ldr	r2, [r3, #16]
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d32:	b2d2      	uxtb	r2, r2
 8004d34:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d3a:	1c5a      	adds	r2, r3, #1
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004d44:	3b01      	subs	r3, #1
 8004d46:	b29a      	uxth	r2, r3
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004d50:	b29b      	uxth	r3, r3
 8004d52:	3b01      	subs	r3, #1
 8004d54:	b29a      	uxth	r2, r3
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	691a      	ldr	r2, [r3, #16]
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d64:	b2d2      	uxtb	r2, r2
 8004d66:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d6c:	1c5a      	adds	r2, r3, #1
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004d76:	3b01      	subs	r3, #1
 8004d78:	b29a      	uxth	r2, r3
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004d82:	b29b      	uxth	r3, r3
 8004d84:	3b01      	subs	r3, #1
 8004d86:	b29a      	uxth	r2, r3
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004d8c:	e0b8      	b.n	8004f00 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004d8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d90:	9300      	str	r3, [sp, #0]
 8004d92:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004d94:	2200      	movs	r2, #0
 8004d96:	4966      	ldr	r1, [pc, #408]	; (8004f30 <HAL_I2C_Mem_Read+0x448>)
 8004d98:	68f8      	ldr	r0, [r7, #12]
 8004d9a:	f000 fa49 	bl	8005230 <I2C_WaitOnFlagUntilTimeout>
 8004d9e:	4603      	mov	r3, r0
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d001      	beq.n	8004da8 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8004da4:	2301      	movs	r3, #1
 8004da6:	e0bf      	b.n	8004f28 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	681a      	ldr	r2, [r3, #0]
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004db6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	691a      	ldr	r2, [r3, #16]
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004dc2:	b2d2      	uxtb	r2, r2
 8004dc4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004dca:	1c5a      	adds	r2, r3, #1
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004dd4:	3b01      	subs	r3, #1
 8004dd6:	b29a      	uxth	r2, r3
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004de0:	b29b      	uxth	r3, r3
 8004de2:	3b01      	subs	r3, #1
 8004de4:	b29a      	uxth	r2, r3
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004dea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dec:	9300      	str	r3, [sp, #0]
 8004dee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004df0:	2200      	movs	r2, #0
 8004df2:	494f      	ldr	r1, [pc, #316]	; (8004f30 <HAL_I2C_Mem_Read+0x448>)
 8004df4:	68f8      	ldr	r0, [r7, #12]
 8004df6:	f000 fa1b 	bl	8005230 <I2C_WaitOnFlagUntilTimeout>
 8004dfa:	4603      	mov	r3, r0
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d001      	beq.n	8004e04 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8004e00:	2301      	movs	r3, #1
 8004e02:	e091      	b.n	8004f28 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	681a      	ldr	r2, [r3, #0]
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004e12:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	691a      	ldr	r2, [r3, #16]
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e1e:	b2d2      	uxtb	r2, r2
 8004e20:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e26:	1c5a      	adds	r2, r3, #1
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004e30:	3b01      	subs	r3, #1
 8004e32:	b29a      	uxth	r2, r3
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004e3c:	b29b      	uxth	r3, r3
 8004e3e:	3b01      	subs	r3, #1
 8004e40:	b29a      	uxth	r2, r3
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	691a      	ldr	r2, [r3, #16]
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e50:	b2d2      	uxtb	r2, r2
 8004e52:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e58:	1c5a      	adds	r2, r3, #1
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004e62:	3b01      	subs	r3, #1
 8004e64:	b29a      	uxth	r2, r3
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004e6e:	b29b      	uxth	r3, r3
 8004e70:	3b01      	subs	r3, #1
 8004e72:	b29a      	uxth	r2, r3
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004e78:	e042      	b.n	8004f00 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004e7a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004e7c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004e7e:	68f8      	ldr	r0, [r7, #12]
 8004e80:	f000 fb2e 	bl	80054e0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004e84:	4603      	mov	r3, r0
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d001      	beq.n	8004e8e <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8004e8a:	2301      	movs	r3, #1
 8004e8c:	e04c      	b.n	8004f28 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	691a      	ldr	r2, [r3, #16]
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e98:	b2d2      	uxtb	r2, r2
 8004e9a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ea0:	1c5a      	adds	r2, r3, #1
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004eaa:	3b01      	subs	r3, #1
 8004eac:	b29a      	uxth	r2, r3
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004eb6:	b29b      	uxth	r3, r3
 8004eb8:	3b01      	subs	r3, #1
 8004eba:	b29a      	uxth	r2, r3
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	695b      	ldr	r3, [r3, #20]
 8004ec6:	f003 0304 	and.w	r3, r3, #4
 8004eca:	2b04      	cmp	r3, #4
 8004ecc:	d118      	bne.n	8004f00 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	691a      	ldr	r2, [r3, #16]
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ed8:	b2d2      	uxtb	r2, r2
 8004eda:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ee0:	1c5a      	adds	r2, r3, #1
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004eea:	3b01      	subs	r3, #1
 8004eec:	b29a      	uxth	r2, r3
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004ef6:	b29b      	uxth	r3, r3
 8004ef8:	3b01      	subs	r3, #1
 8004efa:	b29a      	uxth	r2, r3
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	f47f aec2 	bne.w	8004c8e <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	2220      	movs	r2, #32
 8004f0e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	2200      	movs	r2, #0
 8004f16:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	2200      	movs	r2, #0
 8004f1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004f22:	2300      	movs	r3, #0
 8004f24:	e000      	b.n	8004f28 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8004f26:	2302      	movs	r3, #2
  }
}
 8004f28:	4618      	mov	r0, r3
 8004f2a:	3728      	adds	r7, #40	; 0x28
 8004f2c:	46bd      	mov	sp, r7
 8004f2e:	bd80      	pop	{r7, pc}
 8004f30:	00010004 	.word	0x00010004

08004f34 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004f34:	b580      	push	{r7, lr}
 8004f36:	b088      	sub	sp, #32
 8004f38:	af02      	add	r7, sp, #8
 8004f3a:	60f8      	str	r0, [r7, #12]
 8004f3c:	4608      	mov	r0, r1
 8004f3e:	4611      	mov	r1, r2
 8004f40:	461a      	mov	r2, r3
 8004f42:	4603      	mov	r3, r0
 8004f44:	817b      	strh	r3, [r7, #10]
 8004f46:	460b      	mov	r3, r1
 8004f48:	813b      	strh	r3, [r7, #8]
 8004f4a:	4613      	mov	r3, r2
 8004f4c:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	681a      	ldr	r2, [r3, #0]
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004f5c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004f5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f60:	9300      	str	r3, [sp, #0]
 8004f62:	6a3b      	ldr	r3, [r7, #32]
 8004f64:	2200      	movs	r2, #0
 8004f66:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004f6a:	68f8      	ldr	r0, [r7, #12]
 8004f6c:	f000 f960 	bl	8005230 <I2C_WaitOnFlagUntilTimeout>
 8004f70:	4603      	mov	r3, r0
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d00d      	beq.n	8004f92 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004f80:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004f84:	d103      	bne.n	8004f8e <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004f8c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004f8e:	2303      	movs	r3, #3
 8004f90:	e05f      	b.n	8005052 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004f92:	897b      	ldrh	r3, [r7, #10]
 8004f94:	b2db      	uxtb	r3, r3
 8004f96:	461a      	mov	r2, r3
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004fa0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004fa2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fa4:	6a3a      	ldr	r2, [r7, #32]
 8004fa6:	492d      	ldr	r1, [pc, #180]	; (800505c <I2C_RequestMemoryWrite+0x128>)
 8004fa8:	68f8      	ldr	r0, [r7, #12]
 8004faa:	f000 f998 	bl	80052de <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004fae:	4603      	mov	r3, r0
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d001      	beq.n	8004fb8 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8004fb4:	2301      	movs	r3, #1
 8004fb6:	e04c      	b.n	8005052 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004fb8:	2300      	movs	r3, #0
 8004fba:	617b      	str	r3, [r7, #20]
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	695b      	ldr	r3, [r3, #20]
 8004fc2:	617b      	str	r3, [r7, #20]
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	699b      	ldr	r3, [r3, #24]
 8004fca:	617b      	str	r3, [r7, #20]
 8004fcc:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004fce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004fd0:	6a39      	ldr	r1, [r7, #32]
 8004fd2:	68f8      	ldr	r0, [r7, #12]
 8004fd4:	f000 fa02 	bl	80053dc <I2C_WaitOnTXEFlagUntilTimeout>
 8004fd8:	4603      	mov	r3, r0
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d00d      	beq.n	8004ffa <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fe2:	2b04      	cmp	r3, #4
 8004fe4:	d107      	bne.n	8004ff6 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	681a      	ldr	r2, [r3, #0]
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004ff4:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004ff6:	2301      	movs	r3, #1
 8004ff8:	e02b      	b.n	8005052 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004ffa:	88fb      	ldrh	r3, [r7, #6]
 8004ffc:	2b01      	cmp	r3, #1
 8004ffe:	d105      	bne.n	800500c <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005000:	893b      	ldrh	r3, [r7, #8]
 8005002:	b2da      	uxtb	r2, r3
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	611a      	str	r2, [r3, #16]
 800500a:	e021      	b.n	8005050 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800500c:	893b      	ldrh	r3, [r7, #8]
 800500e:	0a1b      	lsrs	r3, r3, #8
 8005010:	b29b      	uxth	r3, r3
 8005012:	b2da      	uxtb	r2, r3
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800501a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800501c:	6a39      	ldr	r1, [r7, #32]
 800501e:	68f8      	ldr	r0, [r7, #12]
 8005020:	f000 f9dc 	bl	80053dc <I2C_WaitOnTXEFlagUntilTimeout>
 8005024:	4603      	mov	r3, r0
 8005026:	2b00      	cmp	r3, #0
 8005028:	d00d      	beq.n	8005046 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800502e:	2b04      	cmp	r3, #4
 8005030:	d107      	bne.n	8005042 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	681a      	ldr	r2, [r3, #0]
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005040:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005042:	2301      	movs	r3, #1
 8005044:	e005      	b.n	8005052 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005046:	893b      	ldrh	r3, [r7, #8]
 8005048:	b2da      	uxtb	r2, r3
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8005050:	2300      	movs	r3, #0
}
 8005052:	4618      	mov	r0, r3
 8005054:	3718      	adds	r7, #24
 8005056:	46bd      	mov	sp, r7
 8005058:	bd80      	pop	{r7, pc}
 800505a:	bf00      	nop
 800505c:	00010002 	.word	0x00010002

08005060 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005060:	b580      	push	{r7, lr}
 8005062:	b088      	sub	sp, #32
 8005064:	af02      	add	r7, sp, #8
 8005066:	60f8      	str	r0, [r7, #12]
 8005068:	4608      	mov	r0, r1
 800506a:	4611      	mov	r1, r2
 800506c:	461a      	mov	r2, r3
 800506e:	4603      	mov	r3, r0
 8005070:	817b      	strh	r3, [r7, #10]
 8005072:	460b      	mov	r3, r1
 8005074:	813b      	strh	r3, [r7, #8]
 8005076:	4613      	mov	r3, r2
 8005078:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	681a      	ldr	r2, [r3, #0]
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005088:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	681a      	ldr	r2, [r3, #0]
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005098:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800509a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800509c:	9300      	str	r3, [sp, #0]
 800509e:	6a3b      	ldr	r3, [r7, #32]
 80050a0:	2200      	movs	r2, #0
 80050a2:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80050a6:	68f8      	ldr	r0, [r7, #12]
 80050a8:	f000 f8c2 	bl	8005230 <I2C_WaitOnFlagUntilTimeout>
 80050ac:	4603      	mov	r3, r0
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d00d      	beq.n	80050ce <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80050bc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80050c0:	d103      	bne.n	80050ca <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80050c8:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80050ca:	2303      	movs	r3, #3
 80050cc:	e0aa      	b.n	8005224 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80050ce:	897b      	ldrh	r3, [r7, #10]
 80050d0:	b2db      	uxtb	r3, r3
 80050d2:	461a      	mov	r2, r3
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80050dc:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80050de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050e0:	6a3a      	ldr	r2, [r7, #32]
 80050e2:	4952      	ldr	r1, [pc, #328]	; (800522c <I2C_RequestMemoryRead+0x1cc>)
 80050e4:	68f8      	ldr	r0, [r7, #12]
 80050e6:	f000 f8fa 	bl	80052de <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80050ea:	4603      	mov	r3, r0
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d001      	beq.n	80050f4 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80050f0:	2301      	movs	r3, #1
 80050f2:	e097      	b.n	8005224 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80050f4:	2300      	movs	r3, #0
 80050f6:	617b      	str	r3, [r7, #20]
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	695b      	ldr	r3, [r3, #20]
 80050fe:	617b      	str	r3, [r7, #20]
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	699b      	ldr	r3, [r3, #24]
 8005106:	617b      	str	r3, [r7, #20]
 8005108:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800510a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800510c:	6a39      	ldr	r1, [r7, #32]
 800510e:	68f8      	ldr	r0, [r7, #12]
 8005110:	f000 f964 	bl	80053dc <I2C_WaitOnTXEFlagUntilTimeout>
 8005114:	4603      	mov	r3, r0
 8005116:	2b00      	cmp	r3, #0
 8005118:	d00d      	beq.n	8005136 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800511e:	2b04      	cmp	r3, #4
 8005120:	d107      	bne.n	8005132 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	681a      	ldr	r2, [r3, #0]
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005130:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005132:	2301      	movs	r3, #1
 8005134:	e076      	b.n	8005224 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005136:	88fb      	ldrh	r3, [r7, #6]
 8005138:	2b01      	cmp	r3, #1
 800513a:	d105      	bne.n	8005148 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800513c:	893b      	ldrh	r3, [r7, #8]
 800513e:	b2da      	uxtb	r2, r3
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	611a      	str	r2, [r3, #16]
 8005146:	e021      	b.n	800518c <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005148:	893b      	ldrh	r3, [r7, #8]
 800514a:	0a1b      	lsrs	r3, r3, #8
 800514c:	b29b      	uxth	r3, r3
 800514e:	b2da      	uxtb	r2, r3
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005156:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005158:	6a39      	ldr	r1, [r7, #32]
 800515a:	68f8      	ldr	r0, [r7, #12]
 800515c:	f000 f93e 	bl	80053dc <I2C_WaitOnTXEFlagUntilTimeout>
 8005160:	4603      	mov	r3, r0
 8005162:	2b00      	cmp	r3, #0
 8005164:	d00d      	beq.n	8005182 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800516a:	2b04      	cmp	r3, #4
 800516c:	d107      	bne.n	800517e <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	681a      	ldr	r2, [r3, #0]
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800517c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800517e:	2301      	movs	r3, #1
 8005180:	e050      	b.n	8005224 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005182:	893b      	ldrh	r3, [r7, #8]
 8005184:	b2da      	uxtb	r2, r3
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800518c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800518e:	6a39      	ldr	r1, [r7, #32]
 8005190:	68f8      	ldr	r0, [r7, #12]
 8005192:	f000 f923 	bl	80053dc <I2C_WaitOnTXEFlagUntilTimeout>
 8005196:	4603      	mov	r3, r0
 8005198:	2b00      	cmp	r3, #0
 800519a:	d00d      	beq.n	80051b8 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051a0:	2b04      	cmp	r3, #4
 80051a2:	d107      	bne.n	80051b4 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	681a      	ldr	r2, [r3, #0]
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80051b2:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80051b4:	2301      	movs	r3, #1
 80051b6:	e035      	b.n	8005224 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	681a      	ldr	r2, [r3, #0]
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80051c6:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80051c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051ca:	9300      	str	r3, [sp, #0]
 80051cc:	6a3b      	ldr	r3, [r7, #32]
 80051ce:	2200      	movs	r2, #0
 80051d0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80051d4:	68f8      	ldr	r0, [r7, #12]
 80051d6:	f000 f82b 	bl	8005230 <I2C_WaitOnFlagUntilTimeout>
 80051da:	4603      	mov	r3, r0
 80051dc:	2b00      	cmp	r3, #0
 80051de:	d00d      	beq.n	80051fc <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80051ea:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80051ee:	d103      	bne.n	80051f8 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80051f6:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80051f8:	2303      	movs	r3, #3
 80051fa:	e013      	b.n	8005224 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80051fc:	897b      	ldrh	r3, [r7, #10]
 80051fe:	b2db      	uxtb	r3, r3
 8005200:	f043 0301 	orr.w	r3, r3, #1
 8005204:	b2da      	uxtb	r2, r3
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800520c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800520e:	6a3a      	ldr	r2, [r7, #32]
 8005210:	4906      	ldr	r1, [pc, #24]	; (800522c <I2C_RequestMemoryRead+0x1cc>)
 8005212:	68f8      	ldr	r0, [r7, #12]
 8005214:	f000 f863 	bl	80052de <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005218:	4603      	mov	r3, r0
 800521a:	2b00      	cmp	r3, #0
 800521c:	d001      	beq.n	8005222 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800521e:	2301      	movs	r3, #1
 8005220:	e000      	b.n	8005224 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8005222:	2300      	movs	r3, #0
}
 8005224:	4618      	mov	r0, r3
 8005226:	3718      	adds	r7, #24
 8005228:	46bd      	mov	sp, r7
 800522a:	bd80      	pop	{r7, pc}
 800522c:	00010002 	.word	0x00010002

08005230 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005230:	b580      	push	{r7, lr}
 8005232:	b084      	sub	sp, #16
 8005234:	af00      	add	r7, sp, #0
 8005236:	60f8      	str	r0, [r7, #12]
 8005238:	60b9      	str	r1, [r7, #8]
 800523a:	603b      	str	r3, [r7, #0]
 800523c:	4613      	mov	r3, r2
 800523e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005240:	e025      	b.n	800528e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005242:	683b      	ldr	r3, [r7, #0]
 8005244:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005248:	d021      	beq.n	800528e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800524a:	f7fe fbf1 	bl	8003a30 <HAL_GetTick>
 800524e:	4602      	mov	r2, r0
 8005250:	69bb      	ldr	r3, [r7, #24]
 8005252:	1ad3      	subs	r3, r2, r3
 8005254:	683a      	ldr	r2, [r7, #0]
 8005256:	429a      	cmp	r2, r3
 8005258:	d302      	bcc.n	8005260 <I2C_WaitOnFlagUntilTimeout+0x30>
 800525a:	683b      	ldr	r3, [r7, #0]
 800525c:	2b00      	cmp	r3, #0
 800525e:	d116      	bne.n	800528e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	2200      	movs	r2, #0
 8005264:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	2220      	movs	r2, #32
 800526a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	2200      	movs	r2, #0
 8005272:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800527a:	f043 0220 	orr.w	r2, r3, #32
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	2200      	movs	r2, #0
 8005286:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800528a:	2301      	movs	r3, #1
 800528c:	e023      	b.n	80052d6 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800528e:	68bb      	ldr	r3, [r7, #8]
 8005290:	0c1b      	lsrs	r3, r3, #16
 8005292:	b2db      	uxtb	r3, r3
 8005294:	2b01      	cmp	r3, #1
 8005296:	d10d      	bne.n	80052b4 <I2C_WaitOnFlagUntilTimeout+0x84>
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	695b      	ldr	r3, [r3, #20]
 800529e:	43da      	mvns	r2, r3
 80052a0:	68bb      	ldr	r3, [r7, #8]
 80052a2:	4013      	ands	r3, r2
 80052a4:	b29b      	uxth	r3, r3
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	bf0c      	ite	eq
 80052aa:	2301      	moveq	r3, #1
 80052ac:	2300      	movne	r3, #0
 80052ae:	b2db      	uxtb	r3, r3
 80052b0:	461a      	mov	r2, r3
 80052b2:	e00c      	b.n	80052ce <I2C_WaitOnFlagUntilTimeout+0x9e>
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	699b      	ldr	r3, [r3, #24]
 80052ba:	43da      	mvns	r2, r3
 80052bc:	68bb      	ldr	r3, [r7, #8]
 80052be:	4013      	ands	r3, r2
 80052c0:	b29b      	uxth	r3, r3
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	bf0c      	ite	eq
 80052c6:	2301      	moveq	r3, #1
 80052c8:	2300      	movne	r3, #0
 80052ca:	b2db      	uxtb	r3, r3
 80052cc:	461a      	mov	r2, r3
 80052ce:	79fb      	ldrb	r3, [r7, #7]
 80052d0:	429a      	cmp	r2, r3
 80052d2:	d0b6      	beq.n	8005242 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80052d4:	2300      	movs	r3, #0
}
 80052d6:	4618      	mov	r0, r3
 80052d8:	3710      	adds	r7, #16
 80052da:	46bd      	mov	sp, r7
 80052dc:	bd80      	pop	{r7, pc}

080052de <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80052de:	b580      	push	{r7, lr}
 80052e0:	b084      	sub	sp, #16
 80052e2:	af00      	add	r7, sp, #0
 80052e4:	60f8      	str	r0, [r7, #12]
 80052e6:	60b9      	str	r1, [r7, #8]
 80052e8:	607a      	str	r2, [r7, #4]
 80052ea:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80052ec:	e051      	b.n	8005392 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	695b      	ldr	r3, [r3, #20]
 80052f4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80052f8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80052fc:	d123      	bne.n	8005346 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	681a      	ldr	r2, [r3, #0]
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800530c:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005316:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	2200      	movs	r2, #0
 800531c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	2220      	movs	r2, #32
 8005322:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	2200      	movs	r2, #0
 800532a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005332:	f043 0204 	orr.w	r2, r3, #4
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	2200      	movs	r2, #0
 800533e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005342:	2301      	movs	r3, #1
 8005344:	e046      	b.n	80053d4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	f1b3 3fff 	cmp.w	r3, #4294967295
 800534c:	d021      	beq.n	8005392 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800534e:	f7fe fb6f 	bl	8003a30 <HAL_GetTick>
 8005352:	4602      	mov	r2, r0
 8005354:	683b      	ldr	r3, [r7, #0]
 8005356:	1ad3      	subs	r3, r2, r3
 8005358:	687a      	ldr	r2, [r7, #4]
 800535a:	429a      	cmp	r2, r3
 800535c:	d302      	bcc.n	8005364 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	2b00      	cmp	r3, #0
 8005362:	d116      	bne.n	8005392 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	2200      	movs	r2, #0
 8005368:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	2220      	movs	r2, #32
 800536e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	2200      	movs	r2, #0
 8005376:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800537e:	f043 0220 	orr.w	r2, r3, #32
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	2200      	movs	r2, #0
 800538a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800538e:	2301      	movs	r3, #1
 8005390:	e020      	b.n	80053d4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005392:	68bb      	ldr	r3, [r7, #8]
 8005394:	0c1b      	lsrs	r3, r3, #16
 8005396:	b2db      	uxtb	r3, r3
 8005398:	2b01      	cmp	r3, #1
 800539a:	d10c      	bne.n	80053b6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	695b      	ldr	r3, [r3, #20]
 80053a2:	43da      	mvns	r2, r3
 80053a4:	68bb      	ldr	r3, [r7, #8]
 80053a6:	4013      	ands	r3, r2
 80053a8:	b29b      	uxth	r3, r3
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	bf14      	ite	ne
 80053ae:	2301      	movne	r3, #1
 80053b0:	2300      	moveq	r3, #0
 80053b2:	b2db      	uxtb	r3, r3
 80053b4:	e00b      	b.n	80053ce <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	699b      	ldr	r3, [r3, #24]
 80053bc:	43da      	mvns	r2, r3
 80053be:	68bb      	ldr	r3, [r7, #8]
 80053c0:	4013      	ands	r3, r2
 80053c2:	b29b      	uxth	r3, r3
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	bf14      	ite	ne
 80053c8:	2301      	movne	r3, #1
 80053ca:	2300      	moveq	r3, #0
 80053cc:	b2db      	uxtb	r3, r3
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d18d      	bne.n	80052ee <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80053d2:	2300      	movs	r3, #0
}
 80053d4:	4618      	mov	r0, r3
 80053d6:	3710      	adds	r7, #16
 80053d8:	46bd      	mov	sp, r7
 80053da:	bd80      	pop	{r7, pc}

080053dc <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80053dc:	b580      	push	{r7, lr}
 80053de:	b084      	sub	sp, #16
 80053e0:	af00      	add	r7, sp, #0
 80053e2:	60f8      	str	r0, [r7, #12]
 80053e4:	60b9      	str	r1, [r7, #8]
 80053e6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80053e8:	e02d      	b.n	8005446 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80053ea:	68f8      	ldr	r0, [r7, #12]
 80053ec:	f000 f8ce 	bl	800558c <I2C_IsAcknowledgeFailed>
 80053f0:	4603      	mov	r3, r0
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d001      	beq.n	80053fa <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80053f6:	2301      	movs	r3, #1
 80053f8:	e02d      	b.n	8005456 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80053fa:	68bb      	ldr	r3, [r7, #8]
 80053fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005400:	d021      	beq.n	8005446 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005402:	f7fe fb15 	bl	8003a30 <HAL_GetTick>
 8005406:	4602      	mov	r2, r0
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	1ad3      	subs	r3, r2, r3
 800540c:	68ba      	ldr	r2, [r7, #8]
 800540e:	429a      	cmp	r2, r3
 8005410:	d302      	bcc.n	8005418 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8005412:	68bb      	ldr	r3, [r7, #8]
 8005414:	2b00      	cmp	r3, #0
 8005416:	d116      	bne.n	8005446 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	2200      	movs	r2, #0
 800541c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	2220      	movs	r2, #32
 8005422:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	2200      	movs	r2, #0
 800542a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005432:	f043 0220 	orr.w	r2, r3, #32
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	2200      	movs	r2, #0
 800543e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005442:	2301      	movs	r3, #1
 8005444:	e007      	b.n	8005456 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	695b      	ldr	r3, [r3, #20]
 800544c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005450:	2b80      	cmp	r3, #128	; 0x80
 8005452:	d1ca      	bne.n	80053ea <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005454:	2300      	movs	r3, #0
}
 8005456:	4618      	mov	r0, r3
 8005458:	3710      	adds	r7, #16
 800545a:	46bd      	mov	sp, r7
 800545c:	bd80      	pop	{r7, pc}

0800545e <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800545e:	b580      	push	{r7, lr}
 8005460:	b084      	sub	sp, #16
 8005462:	af00      	add	r7, sp, #0
 8005464:	60f8      	str	r0, [r7, #12]
 8005466:	60b9      	str	r1, [r7, #8]
 8005468:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800546a:	e02d      	b.n	80054c8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800546c:	68f8      	ldr	r0, [r7, #12]
 800546e:	f000 f88d 	bl	800558c <I2C_IsAcknowledgeFailed>
 8005472:	4603      	mov	r3, r0
 8005474:	2b00      	cmp	r3, #0
 8005476:	d001      	beq.n	800547c <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005478:	2301      	movs	r3, #1
 800547a:	e02d      	b.n	80054d8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800547c:	68bb      	ldr	r3, [r7, #8]
 800547e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005482:	d021      	beq.n	80054c8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005484:	f7fe fad4 	bl	8003a30 <HAL_GetTick>
 8005488:	4602      	mov	r2, r0
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	1ad3      	subs	r3, r2, r3
 800548e:	68ba      	ldr	r2, [r7, #8]
 8005490:	429a      	cmp	r2, r3
 8005492:	d302      	bcc.n	800549a <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8005494:	68bb      	ldr	r3, [r7, #8]
 8005496:	2b00      	cmp	r3, #0
 8005498:	d116      	bne.n	80054c8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	2200      	movs	r2, #0
 800549e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	2220      	movs	r2, #32
 80054a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	2200      	movs	r2, #0
 80054ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054b4:	f043 0220 	orr.w	r2, r3, #32
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	2200      	movs	r2, #0
 80054c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80054c4:	2301      	movs	r3, #1
 80054c6:	e007      	b.n	80054d8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	695b      	ldr	r3, [r3, #20]
 80054ce:	f003 0304 	and.w	r3, r3, #4
 80054d2:	2b04      	cmp	r3, #4
 80054d4:	d1ca      	bne.n	800546c <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80054d6:	2300      	movs	r3, #0
}
 80054d8:	4618      	mov	r0, r3
 80054da:	3710      	adds	r7, #16
 80054dc:	46bd      	mov	sp, r7
 80054de:	bd80      	pop	{r7, pc}

080054e0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80054e0:	b580      	push	{r7, lr}
 80054e2:	b084      	sub	sp, #16
 80054e4:	af00      	add	r7, sp, #0
 80054e6:	60f8      	str	r0, [r7, #12]
 80054e8:	60b9      	str	r1, [r7, #8]
 80054ea:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80054ec:	e042      	b.n	8005574 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	695b      	ldr	r3, [r3, #20]
 80054f4:	f003 0310 	and.w	r3, r3, #16
 80054f8:	2b10      	cmp	r3, #16
 80054fa:	d119      	bne.n	8005530 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	f06f 0210 	mvn.w	r2, #16
 8005504:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	2200      	movs	r2, #0
 800550a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	2220      	movs	r2, #32
 8005510:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	2200      	movs	r2, #0
 8005518:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	2200      	movs	r2, #0
 8005528:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800552c:	2301      	movs	r3, #1
 800552e:	e029      	b.n	8005584 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005530:	f7fe fa7e 	bl	8003a30 <HAL_GetTick>
 8005534:	4602      	mov	r2, r0
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	1ad3      	subs	r3, r2, r3
 800553a:	68ba      	ldr	r2, [r7, #8]
 800553c:	429a      	cmp	r2, r3
 800553e:	d302      	bcc.n	8005546 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8005540:	68bb      	ldr	r3, [r7, #8]
 8005542:	2b00      	cmp	r3, #0
 8005544:	d116      	bne.n	8005574 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	2200      	movs	r2, #0
 800554a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	2220      	movs	r2, #32
 8005550:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	2200      	movs	r2, #0
 8005558:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005560:	f043 0220 	orr.w	r2, r3, #32
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	2200      	movs	r2, #0
 800556c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005570:	2301      	movs	r3, #1
 8005572:	e007      	b.n	8005584 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	695b      	ldr	r3, [r3, #20]
 800557a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800557e:	2b40      	cmp	r3, #64	; 0x40
 8005580:	d1b5      	bne.n	80054ee <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8005582:	2300      	movs	r3, #0
}
 8005584:	4618      	mov	r0, r3
 8005586:	3710      	adds	r7, #16
 8005588:	46bd      	mov	sp, r7
 800558a:	bd80      	pop	{r7, pc}

0800558c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800558c:	b480      	push	{r7}
 800558e:	b083      	sub	sp, #12
 8005590:	af00      	add	r7, sp, #0
 8005592:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	695b      	ldr	r3, [r3, #20]
 800559a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800559e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80055a2:	d11b      	bne.n	80055dc <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80055ac:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	2200      	movs	r2, #0
 80055b2:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	2220      	movs	r2, #32
 80055b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	2200      	movs	r2, #0
 80055c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055c8:	f043 0204 	orr.w	r2, r3, #4
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	2200      	movs	r2, #0
 80055d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80055d8:	2301      	movs	r3, #1
 80055da:	e000      	b.n	80055de <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80055dc:	2300      	movs	r3, #0
}
 80055de:	4618      	mov	r0, r3
 80055e0:	370c      	adds	r7, #12
 80055e2:	46bd      	mov	sp, r7
 80055e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055e8:	4770      	bx	lr
	...

080055ec <HAL_PWR_EnableBkUpAccess>:
  *         in backup domain protection disabling/enabling after programming the
  *         DBP bit" section.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80055ec:	b480      	push	{r7}
 80055ee:	b083      	sub	sp, #12
 80055f0:	af00      	add	r7, sp, #0
  __IO uint32_t dummyread;
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 80055f2:	4b06      	ldr	r3, [pc, #24]	; (800560c <HAL_PWR_EnableBkUpAccess+0x20>)
 80055f4:	2201      	movs	r2, #1
 80055f6:	601a      	str	r2, [r3, #0]
  dummyread = PWR->CR;
 80055f8:	4b05      	ldr	r3, [pc, #20]	; (8005610 <HAL_PWR_EnableBkUpAccess+0x24>)
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	607b      	str	r3, [r7, #4]
  UNUSED(dummyread);
 80055fe:	687b      	ldr	r3, [r7, #4]
}
 8005600:	bf00      	nop
 8005602:	370c      	adds	r7, #12
 8005604:	46bd      	mov	sp, r7
 8005606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800560a:	4770      	bx	lr
 800560c:	420e0020 	.word	0x420e0020
 8005610:	40007000 	.word	0x40007000

08005614 <HAL_PWR_DisableBkUpAccess>:
  *         in backup domain protection disabling/enabling after programming the
  *         DBP bit" section.
  * @retval None
  */
void HAL_PWR_DisableBkUpAccess(void)
{
 8005614:	b480      	push	{r7}
 8005616:	b083      	sub	sp, #12
 8005618:	af00      	add	r7, sp, #0
  __IO uint32_t dummyread;
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)DISABLE;
 800561a:	4b06      	ldr	r3, [pc, #24]	; (8005634 <HAL_PWR_DisableBkUpAccess+0x20>)
 800561c:	2200      	movs	r2, #0
 800561e:	601a      	str	r2, [r3, #0]
  dummyread = PWR->CR;
 8005620:	4b05      	ldr	r3, [pc, #20]	; (8005638 <HAL_PWR_DisableBkUpAccess+0x24>)
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	607b      	str	r3, [r7, #4]
  UNUSED(dummyread);
 8005626:	687b      	ldr	r3, [r7, #4]
}
 8005628:	bf00      	nop
 800562a:	370c      	adds	r7, #12
 800562c:	46bd      	mov	sp, r7
 800562e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005632:	4770      	bx	lr
 8005634:	420e0020 	.word	0x420e0020
 8005638:	40007000 	.word	0x40007000

0800563c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800563c:	b580      	push	{r7, lr}
 800563e:	b086      	sub	sp, #24
 8005640:	af00      	add	r7, sp, #0
 8005642:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	2b00      	cmp	r3, #0
 8005648:	d101      	bne.n	800564e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800564a:	2301      	movs	r3, #1
 800564c:	e267      	b.n	8005b1e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	f003 0301 	and.w	r3, r3, #1
 8005656:	2b00      	cmp	r3, #0
 8005658:	d075      	beq.n	8005746 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800565a:	4b88      	ldr	r3, [pc, #544]	; (800587c <HAL_RCC_OscConfig+0x240>)
 800565c:	689b      	ldr	r3, [r3, #8]
 800565e:	f003 030c 	and.w	r3, r3, #12
 8005662:	2b04      	cmp	r3, #4
 8005664:	d00c      	beq.n	8005680 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005666:	4b85      	ldr	r3, [pc, #532]	; (800587c <HAL_RCC_OscConfig+0x240>)
 8005668:	689b      	ldr	r3, [r3, #8]
 800566a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800566e:	2b08      	cmp	r3, #8
 8005670:	d112      	bne.n	8005698 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005672:	4b82      	ldr	r3, [pc, #520]	; (800587c <HAL_RCC_OscConfig+0x240>)
 8005674:	685b      	ldr	r3, [r3, #4]
 8005676:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800567a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800567e:	d10b      	bne.n	8005698 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005680:	4b7e      	ldr	r3, [pc, #504]	; (800587c <HAL_RCC_OscConfig+0x240>)
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005688:	2b00      	cmp	r3, #0
 800568a:	d05b      	beq.n	8005744 <HAL_RCC_OscConfig+0x108>
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	685b      	ldr	r3, [r3, #4]
 8005690:	2b00      	cmp	r3, #0
 8005692:	d157      	bne.n	8005744 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005694:	2301      	movs	r3, #1
 8005696:	e242      	b.n	8005b1e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	685b      	ldr	r3, [r3, #4]
 800569c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80056a0:	d106      	bne.n	80056b0 <HAL_RCC_OscConfig+0x74>
 80056a2:	4b76      	ldr	r3, [pc, #472]	; (800587c <HAL_RCC_OscConfig+0x240>)
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	4a75      	ldr	r2, [pc, #468]	; (800587c <HAL_RCC_OscConfig+0x240>)
 80056a8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80056ac:	6013      	str	r3, [r2, #0]
 80056ae:	e01d      	b.n	80056ec <HAL_RCC_OscConfig+0xb0>
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	685b      	ldr	r3, [r3, #4]
 80056b4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80056b8:	d10c      	bne.n	80056d4 <HAL_RCC_OscConfig+0x98>
 80056ba:	4b70      	ldr	r3, [pc, #448]	; (800587c <HAL_RCC_OscConfig+0x240>)
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	4a6f      	ldr	r2, [pc, #444]	; (800587c <HAL_RCC_OscConfig+0x240>)
 80056c0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80056c4:	6013      	str	r3, [r2, #0]
 80056c6:	4b6d      	ldr	r3, [pc, #436]	; (800587c <HAL_RCC_OscConfig+0x240>)
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	4a6c      	ldr	r2, [pc, #432]	; (800587c <HAL_RCC_OscConfig+0x240>)
 80056cc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80056d0:	6013      	str	r3, [r2, #0]
 80056d2:	e00b      	b.n	80056ec <HAL_RCC_OscConfig+0xb0>
 80056d4:	4b69      	ldr	r3, [pc, #420]	; (800587c <HAL_RCC_OscConfig+0x240>)
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	4a68      	ldr	r2, [pc, #416]	; (800587c <HAL_RCC_OscConfig+0x240>)
 80056da:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80056de:	6013      	str	r3, [r2, #0]
 80056e0:	4b66      	ldr	r3, [pc, #408]	; (800587c <HAL_RCC_OscConfig+0x240>)
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	4a65      	ldr	r2, [pc, #404]	; (800587c <HAL_RCC_OscConfig+0x240>)
 80056e6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80056ea:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	685b      	ldr	r3, [r3, #4]
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	d013      	beq.n	800571c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80056f4:	f7fe f99c 	bl	8003a30 <HAL_GetTick>
 80056f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80056fa:	e008      	b.n	800570e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80056fc:	f7fe f998 	bl	8003a30 <HAL_GetTick>
 8005700:	4602      	mov	r2, r0
 8005702:	693b      	ldr	r3, [r7, #16]
 8005704:	1ad3      	subs	r3, r2, r3
 8005706:	2b64      	cmp	r3, #100	; 0x64
 8005708:	d901      	bls.n	800570e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800570a:	2303      	movs	r3, #3
 800570c:	e207      	b.n	8005b1e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800570e:	4b5b      	ldr	r3, [pc, #364]	; (800587c <HAL_RCC_OscConfig+0x240>)
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005716:	2b00      	cmp	r3, #0
 8005718:	d0f0      	beq.n	80056fc <HAL_RCC_OscConfig+0xc0>
 800571a:	e014      	b.n	8005746 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800571c:	f7fe f988 	bl	8003a30 <HAL_GetTick>
 8005720:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005722:	e008      	b.n	8005736 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005724:	f7fe f984 	bl	8003a30 <HAL_GetTick>
 8005728:	4602      	mov	r2, r0
 800572a:	693b      	ldr	r3, [r7, #16]
 800572c:	1ad3      	subs	r3, r2, r3
 800572e:	2b64      	cmp	r3, #100	; 0x64
 8005730:	d901      	bls.n	8005736 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005732:	2303      	movs	r3, #3
 8005734:	e1f3      	b.n	8005b1e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005736:	4b51      	ldr	r3, [pc, #324]	; (800587c <HAL_RCC_OscConfig+0x240>)
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800573e:	2b00      	cmp	r3, #0
 8005740:	d1f0      	bne.n	8005724 <HAL_RCC_OscConfig+0xe8>
 8005742:	e000      	b.n	8005746 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005744:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	f003 0302 	and.w	r3, r3, #2
 800574e:	2b00      	cmp	r3, #0
 8005750:	d063      	beq.n	800581a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005752:	4b4a      	ldr	r3, [pc, #296]	; (800587c <HAL_RCC_OscConfig+0x240>)
 8005754:	689b      	ldr	r3, [r3, #8]
 8005756:	f003 030c 	and.w	r3, r3, #12
 800575a:	2b00      	cmp	r3, #0
 800575c:	d00b      	beq.n	8005776 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800575e:	4b47      	ldr	r3, [pc, #284]	; (800587c <HAL_RCC_OscConfig+0x240>)
 8005760:	689b      	ldr	r3, [r3, #8]
 8005762:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005766:	2b08      	cmp	r3, #8
 8005768:	d11c      	bne.n	80057a4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800576a:	4b44      	ldr	r3, [pc, #272]	; (800587c <HAL_RCC_OscConfig+0x240>)
 800576c:	685b      	ldr	r3, [r3, #4]
 800576e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005772:	2b00      	cmp	r3, #0
 8005774:	d116      	bne.n	80057a4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005776:	4b41      	ldr	r3, [pc, #260]	; (800587c <HAL_RCC_OscConfig+0x240>)
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	f003 0302 	and.w	r3, r3, #2
 800577e:	2b00      	cmp	r3, #0
 8005780:	d005      	beq.n	800578e <HAL_RCC_OscConfig+0x152>
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	68db      	ldr	r3, [r3, #12]
 8005786:	2b01      	cmp	r3, #1
 8005788:	d001      	beq.n	800578e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800578a:	2301      	movs	r3, #1
 800578c:	e1c7      	b.n	8005b1e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800578e:	4b3b      	ldr	r3, [pc, #236]	; (800587c <HAL_RCC_OscConfig+0x240>)
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	691b      	ldr	r3, [r3, #16]
 800579a:	00db      	lsls	r3, r3, #3
 800579c:	4937      	ldr	r1, [pc, #220]	; (800587c <HAL_RCC_OscConfig+0x240>)
 800579e:	4313      	orrs	r3, r2
 80057a0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80057a2:	e03a      	b.n	800581a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	68db      	ldr	r3, [r3, #12]
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	d020      	beq.n	80057ee <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80057ac:	4b34      	ldr	r3, [pc, #208]	; (8005880 <HAL_RCC_OscConfig+0x244>)
 80057ae:	2201      	movs	r2, #1
 80057b0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80057b2:	f7fe f93d 	bl	8003a30 <HAL_GetTick>
 80057b6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80057b8:	e008      	b.n	80057cc <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80057ba:	f7fe f939 	bl	8003a30 <HAL_GetTick>
 80057be:	4602      	mov	r2, r0
 80057c0:	693b      	ldr	r3, [r7, #16]
 80057c2:	1ad3      	subs	r3, r2, r3
 80057c4:	2b02      	cmp	r3, #2
 80057c6:	d901      	bls.n	80057cc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80057c8:	2303      	movs	r3, #3
 80057ca:	e1a8      	b.n	8005b1e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80057cc:	4b2b      	ldr	r3, [pc, #172]	; (800587c <HAL_RCC_OscConfig+0x240>)
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	f003 0302 	and.w	r3, r3, #2
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	d0f0      	beq.n	80057ba <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80057d8:	4b28      	ldr	r3, [pc, #160]	; (800587c <HAL_RCC_OscConfig+0x240>)
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	691b      	ldr	r3, [r3, #16]
 80057e4:	00db      	lsls	r3, r3, #3
 80057e6:	4925      	ldr	r1, [pc, #148]	; (800587c <HAL_RCC_OscConfig+0x240>)
 80057e8:	4313      	orrs	r3, r2
 80057ea:	600b      	str	r3, [r1, #0]
 80057ec:	e015      	b.n	800581a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80057ee:	4b24      	ldr	r3, [pc, #144]	; (8005880 <HAL_RCC_OscConfig+0x244>)
 80057f0:	2200      	movs	r2, #0
 80057f2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80057f4:	f7fe f91c 	bl	8003a30 <HAL_GetTick>
 80057f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80057fa:	e008      	b.n	800580e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80057fc:	f7fe f918 	bl	8003a30 <HAL_GetTick>
 8005800:	4602      	mov	r2, r0
 8005802:	693b      	ldr	r3, [r7, #16]
 8005804:	1ad3      	subs	r3, r2, r3
 8005806:	2b02      	cmp	r3, #2
 8005808:	d901      	bls.n	800580e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800580a:	2303      	movs	r3, #3
 800580c:	e187      	b.n	8005b1e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800580e:	4b1b      	ldr	r3, [pc, #108]	; (800587c <HAL_RCC_OscConfig+0x240>)
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	f003 0302 	and.w	r3, r3, #2
 8005816:	2b00      	cmp	r3, #0
 8005818:	d1f0      	bne.n	80057fc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	f003 0308 	and.w	r3, r3, #8
 8005822:	2b00      	cmp	r3, #0
 8005824:	d036      	beq.n	8005894 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	695b      	ldr	r3, [r3, #20]
 800582a:	2b00      	cmp	r3, #0
 800582c:	d016      	beq.n	800585c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800582e:	4b15      	ldr	r3, [pc, #84]	; (8005884 <HAL_RCC_OscConfig+0x248>)
 8005830:	2201      	movs	r2, #1
 8005832:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005834:	f7fe f8fc 	bl	8003a30 <HAL_GetTick>
 8005838:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800583a:	e008      	b.n	800584e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800583c:	f7fe f8f8 	bl	8003a30 <HAL_GetTick>
 8005840:	4602      	mov	r2, r0
 8005842:	693b      	ldr	r3, [r7, #16]
 8005844:	1ad3      	subs	r3, r2, r3
 8005846:	2b02      	cmp	r3, #2
 8005848:	d901      	bls.n	800584e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800584a:	2303      	movs	r3, #3
 800584c:	e167      	b.n	8005b1e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800584e:	4b0b      	ldr	r3, [pc, #44]	; (800587c <HAL_RCC_OscConfig+0x240>)
 8005850:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005852:	f003 0302 	and.w	r3, r3, #2
 8005856:	2b00      	cmp	r3, #0
 8005858:	d0f0      	beq.n	800583c <HAL_RCC_OscConfig+0x200>
 800585a:	e01b      	b.n	8005894 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800585c:	4b09      	ldr	r3, [pc, #36]	; (8005884 <HAL_RCC_OscConfig+0x248>)
 800585e:	2200      	movs	r2, #0
 8005860:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005862:	f7fe f8e5 	bl	8003a30 <HAL_GetTick>
 8005866:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005868:	e00e      	b.n	8005888 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800586a:	f7fe f8e1 	bl	8003a30 <HAL_GetTick>
 800586e:	4602      	mov	r2, r0
 8005870:	693b      	ldr	r3, [r7, #16]
 8005872:	1ad3      	subs	r3, r2, r3
 8005874:	2b02      	cmp	r3, #2
 8005876:	d907      	bls.n	8005888 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005878:	2303      	movs	r3, #3
 800587a:	e150      	b.n	8005b1e <HAL_RCC_OscConfig+0x4e2>
 800587c:	40023800 	.word	0x40023800
 8005880:	42470000 	.word	0x42470000
 8005884:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005888:	4b88      	ldr	r3, [pc, #544]	; (8005aac <HAL_RCC_OscConfig+0x470>)
 800588a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800588c:	f003 0302 	and.w	r3, r3, #2
 8005890:	2b00      	cmp	r3, #0
 8005892:	d1ea      	bne.n	800586a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	f003 0304 	and.w	r3, r3, #4
 800589c:	2b00      	cmp	r3, #0
 800589e:	f000 8097 	beq.w	80059d0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80058a2:	2300      	movs	r3, #0
 80058a4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80058a6:	4b81      	ldr	r3, [pc, #516]	; (8005aac <HAL_RCC_OscConfig+0x470>)
 80058a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d10f      	bne.n	80058d2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80058b2:	2300      	movs	r3, #0
 80058b4:	60bb      	str	r3, [r7, #8]
 80058b6:	4b7d      	ldr	r3, [pc, #500]	; (8005aac <HAL_RCC_OscConfig+0x470>)
 80058b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058ba:	4a7c      	ldr	r2, [pc, #496]	; (8005aac <HAL_RCC_OscConfig+0x470>)
 80058bc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80058c0:	6413      	str	r3, [r2, #64]	; 0x40
 80058c2:	4b7a      	ldr	r3, [pc, #488]	; (8005aac <HAL_RCC_OscConfig+0x470>)
 80058c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80058ca:	60bb      	str	r3, [r7, #8]
 80058cc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80058ce:	2301      	movs	r3, #1
 80058d0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80058d2:	4b77      	ldr	r3, [pc, #476]	; (8005ab0 <HAL_RCC_OscConfig+0x474>)
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d118      	bne.n	8005910 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80058de:	4b74      	ldr	r3, [pc, #464]	; (8005ab0 <HAL_RCC_OscConfig+0x474>)
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	4a73      	ldr	r2, [pc, #460]	; (8005ab0 <HAL_RCC_OscConfig+0x474>)
 80058e4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80058e8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80058ea:	f7fe f8a1 	bl	8003a30 <HAL_GetTick>
 80058ee:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80058f0:	e008      	b.n	8005904 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80058f2:	f7fe f89d 	bl	8003a30 <HAL_GetTick>
 80058f6:	4602      	mov	r2, r0
 80058f8:	693b      	ldr	r3, [r7, #16]
 80058fa:	1ad3      	subs	r3, r2, r3
 80058fc:	2b02      	cmp	r3, #2
 80058fe:	d901      	bls.n	8005904 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005900:	2303      	movs	r3, #3
 8005902:	e10c      	b.n	8005b1e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005904:	4b6a      	ldr	r3, [pc, #424]	; (8005ab0 <HAL_RCC_OscConfig+0x474>)
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800590c:	2b00      	cmp	r3, #0
 800590e:	d0f0      	beq.n	80058f2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	689b      	ldr	r3, [r3, #8]
 8005914:	2b01      	cmp	r3, #1
 8005916:	d106      	bne.n	8005926 <HAL_RCC_OscConfig+0x2ea>
 8005918:	4b64      	ldr	r3, [pc, #400]	; (8005aac <HAL_RCC_OscConfig+0x470>)
 800591a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800591c:	4a63      	ldr	r2, [pc, #396]	; (8005aac <HAL_RCC_OscConfig+0x470>)
 800591e:	f043 0301 	orr.w	r3, r3, #1
 8005922:	6713      	str	r3, [r2, #112]	; 0x70
 8005924:	e01c      	b.n	8005960 <HAL_RCC_OscConfig+0x324>
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	689b      	ldr	r3, [r3, #8]
 800592a:	2b05      	cmp	r3, #5
 800592c:	d10c      	bne.n	8005948 <HAL_RCC_OscConfig+0x30c>
 800592e:	4b5f      	ldr	r3, [pc, #380]	; (8005aac <HAL_RCC_OscConfig+0x470>)
 8005930:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005932:	4a5e      	ldr	r2, [pc, #376]	; (8005aac <HAL_RCC_OscConfig+0x470>)
 8005934:	f043 0304 	orr.w	r3, r3, #4
 8005938:	6713      	str	r3, [r2, #112]	; 0x70
 800593a:	4b5c      	ldr	r3, [pc, #368]	; (8005aac <HAL_RCC_OscConfig+0x470>)
 800593c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800593e:	4a5b      	ldr	r2, [pc, #364]	; (8005aac <HAL_RCC_OscConfig+0x470>)
 8005940:	f043 0301 	orr.w	r3, r3, #1
 8005944:	6713      	str	r3, [r2, #112]	; 0x70
 8005946:	e00b      	b.n	8005960 <HAL_RCC_OscConfig+0x324>
 8005948:	4b58      	ldr	r3, [pc, #352]	; (8005aac <HAL_RCC_OscConfig+0x470>)
 800594a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800594c:	4a57      	ldr	r2, [pc, #348]	; (8005aac <HAL_RCC_OscConfig+0x470>)
 800594e:	f023 0301 	bic.w	r3, r3, #1
 8005952:	6713      	str	r3, [r2, #112]	; 0x70
 8005954:	4b55      	ldr	r3, [pc, #340]	; (8005aac <HAL_RCC_OscConfig+0x470>)
 8005956:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005958:	4a54      	ldr	r2, [pc, #336]	; (8005aac <HAL_RCC_OscConfig+0x470>)
 800595a:	f023 0304 	bic.w	r3, r3, #4
 800595e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	689b      	ldr	r3, [r3, #8]
 8005964:	2b00      	cmp	r3, #0
 8005966:	d015      	beq.n	8005994 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005968:	f7fe f862 	bl	8003a30 <HAL_GetTick>
 800596c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800596e:	e00a      	b.n	8005986 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005970:	f7fe f85e 	bl	8003a30 <HAL_GetTick>
 8005974:	4602      	mov	r2, r0
 8005976:	693b      	ldr	r3, [r7, #16]
 8005978:	1ad3      	subs	r3, r2, r3
 800597a:	f241 3288 	movw	r2, #5000	; 0x1388
 800597e:	4293      	cmp	r3, r2
 8005980:	d901      	bls.n	8005986 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005982:	2303      	movs	r3, #3
 8005984:	e0cb      	b.n	8005b1e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005986:	4b49      	ldr	r3, [pc, #292]	; (8005aac <HAL_RCC_OscConfig+0x470>)
 8005988:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800598a:	f003 0302 	and.w	r3, r3, #2
 800598e:	2b00      	cmp	r3, #0
 8005990:	d0ee      	beq.n	8005970 <HAL_RCC_OscConfig+0x334>
 8005992:	e014      	b.n	80059be <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005994:	f7fe f84c 	bl	8003a30 <HAL_GetTick>
 8005998:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800599a:	e00a      	b.n	80059b2 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800599c:	f7fe f848 	bl	8003a30 <HAL_GetTick>
 80059a0:	4602      	mov	r2, r0
 80059a2:	693b      	ldr	r3, [r7, #16]
 80059a4:	1ad3      	subs	r3, r2, r3
 80059a6:	f241 3288 	movw	r2, #5000	; 0x1388
 80059aa:	4293      	cmp	r3, r2
 80059ac:	d901      	bls.n	80059b2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80059ae:	2303      	movs	r3, #3
 80059b0:	e0b5      	b.n	8005b1e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80059b2:	4b3e      	ldr	r3, [pc, #248]	; (8005aac <HAL_RCC_OscConfig+0x470>)
 80059b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80059b6:	f003 0302 	and.w	r3, r3, #2
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d1ee      	bne.n	800599c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80059be:	7dfb      	ldrb	r3, [r7, #23]
 80059c0:	2b01      	cmp	r3, #1
 80059c2:	d105      	bne.n	80059d0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80059c4:	4b39      	ldr	r3, [pc, #228]	; (8005aac <HAL_RCC_OscConfig+0x470>)
 80059c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059c8:	4a38      	ldr	r2, [pc, #224]	; (8005aac <HAL_RCC_OscConfig+0x470>)
 80059ca:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80059ce:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	699b      	ldr	r3, [r3, #24]
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	f000 80a1 	beq.w	8005b1c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80059da:	4b34      	ldr	r3, [pc, #208]	; (8005aac <HAL_RCC_OscConfig+0x470>)
 80059dc:	689b      	ldr	r3, [r3, #8]
 80059de:	f003 030c 	and.w	r3, r3, #12
 80059e2:	2b08      	cmp	r3, #8
 80059e4:	d05c      	beq.n	8005aa0 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	699b      	ldr	r3, [r3, #24]
 80059ea:	2b02      	cmp	r3, #2
 80059ec:	d141      	bne.n	8005a72 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80059ee:	4b31      	ldr	r3, [pc, #196]	; (8005ab4 <HAL_RCC_OscConfig+0x478>)
 80059f0:	2200      	movs	r2, #0
 80059f2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80059f4:	f7fe f81c 	bl	8003a30 <HAL_GetTick>
 80059f8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80059fa:	e008      	b.n	8005a0e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80059fc:	f7fe f818 	bl	8003a30 <HAL_GetTick>
 8005a00:	4602      	mov	r2, r0
 8005a02:	693b      	ldr	r3, [r7, #16]
 8005a04:	1ad3      	subs	r3, r2, r3
 8005a06:	2b02      	cmp	r3, #2
 8005a08:	d901      	bls.n	8005a0e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005a0a:	2303      	movs	r3, #3
 8005a0c:	e087      	b.n	8005b1e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005a0e:	4b27      	ldr	r3, [pc, #156]	; (8005aac <HAL_RCC_OscConfig+0x470>)
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d1f0      	bne.n	80059fc <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	69da      	ldr	r2, [r3, #28]
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	6a1b      	ldr	r3, [r3, #32]
 8005a22:	431a      	orrs	r2, r3
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a28:	019b      	lsls	r3, r3, #6
 8005a2a:	431a      	orrs	r2, r3
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a30:	085b      	lsrs	r3, r3, #1
 8005a32:	3b01      	subs	r3, #1
 8005a34:	041b      	lsls	r3, r3, #16
 8005a36:	431a      	orrs	r2, r3
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a3c:	061b      	lsls	r3, r3, #24
 8005a3e:	491b      	ldr	r1, [pc, #108]	; (8005aac <HAL_RCC_OscConfig+0x470>)
 8005a40:	4313      	orrs	r3, r2
 8005a42:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005a44:	4b1b      	ldr	r3, [pc, #108]	; (8005ab4 <HAL_RCC_OscConfig+0x478>)
 8005a46:	2201      	movs	r2, #1
 8005a48:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005a4a:	f7fd fff1 	bl	8003a30 <HAL_GetTick>
 8005a4e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005a50:	e008      	b.n	8005a64 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005a52:	f7fd ffed 	bl	8003a30 <HAL_GetTick>
 8005a56:	4602      	mov	r2, r0
 8005a58:	693b      	ldr	r3, [r7, #16]
 8005a5a:	1ad3      	subs	r3, r2, r3
 8005a5c:	2b02      	cmp	r3, #2
 8005a5e:	d901      	bls.n	8005a64 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005a60:	2303      	movs	r3, #3
 8005a62:	e05c      	b.n	8005b1e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005a64:	4b11      	ldr	r3, [pc, #68]	; (8005aac <HAL_RCC_OscConfig+0x470>)
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	d0f0      	beq.n	8005a52 <HAL_RCC_OscConfig+0x416>
 8005a70:	e054      	b.n	8005b1c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005a72:	4b10      	ldr	r3, [pc, #64]	; (8005ab4 <HAL_RCC_OscConfig+0x478>)
 8005a74:	2200      	movs	r2, #0
 8005a76:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005a78:	f7fd ffda 	bl	8003a30 <HAL_GetTick>
 8005a7c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005a7e:	e008      	b.n	8005a92 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005a80:	f7fd ffd6 	bl	8003a30 <HAL_GetTick>
 8005a84:	4602      	mov	r2, r0
 8005a86:	693b      	ldr	r3, [r7, #16]
 8005a88:	1ad3      	subs	r3, r2, r3
 8005a8a:	2b02      	cmp	r3, #2
 8005a8c:	d901      	bls.n	8005a92 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005a8e:	2303      	movs	r3, #3
 8005a90:	e045      	b.n	8005b1e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005a92:	4b06      	ldr	r3, [pc, #24]	; (8005aac <HAL_RCC_OscConfig+0x470>)
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	d1f0      	bne.n	8005a80 <HAL_RCC_OscConfig+0x444>
 8005a9e:	e03d      	b.n	8005b1c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	699b      	ldr	r3, [r3, #24]
 8005aa4:	2b01      	cmp	r3, #1
 8005aa6:	d107      	bne.n	8005ab8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005aa8:	2301      	movs	r3, #1
 8005aaa:	e038      	b.n	8005b1e <HAL_RCC_OscConfig+0x4e2>
 8005aac:	40023800 	.word	0x40023800
 8005ab0:	40007000 	.word	0x40007000
 8005ab4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005ab8:	4b1b      	ldr	r3, [pc, #108]	; (8005b28 <HAL_RCC_OscConfig+0x4ec>)
 8005aba:	685b      	ldr	r3, [r3, #4]
 8005abc:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	699b      	ldr	r3, [r3, #24]
 8005ac2:	2b01      	cmp	r3, #1
 8005ac4:	d028      	beq.n	8005b18 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005ad0:	429a      	cmp	r2, r3
 8005ad2:	d121      	bne.n	8005b18 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005ade:	429a      	cmp	r2, r3
 8005ae0:	d11a      	bne.n	8005b18 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005ae2:	68fa      	ldr	r2, [r7, #12]
 8005ae4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005ae8:	4013      	ands	r3, r2
 8005aea:	687a      	ldr	r2, [r7, #4]
 8005aec:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005aee:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005af0:	4293      	cmp	r3, r2
 8005af2:	d111      	bne.n	8005b18 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005afe:	085b      	lsrs	r3, r3, #1
 8005b00:	3b01      	subs	r3, #1
 8005b02:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005b04:	429a      	cmp	r2, r3
 8005b06:	d107      	bne.n	8005b18 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b12:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005b14:	429a      	cmp	r2, r3
 8005b16:	d001      	beq.n	8005b1c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8005b18:	2301      	movs	r3, #1
 8005b1a:	e000      	b.n	8005b1e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005b1c:	2300      	movs	r3, #0
}
 8005b1e:	4618      	mov	r0, r3
 8005b20:	3718      	adds	r7, #24
 8005b22:	46bd      	mov	sp, r7
 8005b24:	bd80      	pop	{r7, pc}
 8005b26:	bf00      	nop
 8005b28:	40023800 	.word	0x40023800

08005b2c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005b2c:	b580      	push	{r7, lr}
 8005b2e:	b084      	sub	sp, #16
 8005b30:	af00      	add	r7, sp, #0
 8005b32:	6078      	str	r0, [r7, #4]
 8005b34:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	2b00      	cmp	r3, #0
 8005b3a:	d101      	bne.n	8005b40 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005b3c:	2301      	movs	r3, #1
 8005b3e:	e0cc      	b.n	8005cda <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005b40:	4b68      	ldr	r3, [pc, #416]	; (8005ce4 <HAL_RCC_ClockConfig+0x1b8>)
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	f003 0307 	and.w	r3, r3, #7
 8005b48:	683a      	ldr	r2, [r7, #0]
 8005b4a:	429a      	cmp	r2, r3
 8005b4c:	d90c      	bls.n	8005b68 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005b4e:	4b65      	ldr	r3, [pc, #404]	; (8005ce4 <HAL_RCC_ClockConfig+0x1b8>)
 8005b50:	683a      	ldr	r2, [r7, #0]
 8005b52:	b2d2      	uxtb	r2, r2
 8005b54:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005b56:	4b63      	ldr	r3, [pc, #396]	; (8005ce4 <HAL_RCC_ClockConfig+0x1b8>)
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	f003 0307 	and.w	r3, r3, #7
 8005b5e:	683a      	ldr	r2, [r7, #0]
 8005b60:	429a      	cmp	r2, r3
 8005b62:	d001      	beq.n	8005b68 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005b64:	2301      	movs	r3, #1
 8005b66:	e0b8      	b.n	8005cda <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	f003 0302 	and.w	r3, r3, #2
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d020      	beq.n	8005bb6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	f003 0304 	and.w	r3, r3, #4
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d005      	beq.n	8005b8c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005b80:	4b59      	ldr	r3, [pc, #356]	; (8005ce8 <HAL_RCC_ClockConfig+0x1bc>)
 8005b82:	689b      	ldr	r3, [r3, #8]
 8005b84:	4a58      	ldr	r2, [pc, #352]	; (8005ce8 <HAL_RCC_ClockConfig+0x1bc>)
 8005b86:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005b8a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	f003 0308 	and.w	r3, r3, #8
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	d005      	beq.n	8005ba4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005b98:	4b53      	ldr	r3, [pc, #332]	; (8005ce8 <HAL_RCC_ClockConfig+0x1bc>)
 8005b9a:	689b      	ldr	r3, [r3, #8]
 8005b9c:	4a52      	ldr	r2, [pc, #328]	; (8005ce8 <HAL_RCC_ClockConfig+0x1bc>)
 8005b9e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005ba2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005ba4:	4b50      	ldr	r3, [pc, #320]	; (8005ce8 <HAL_RCC_ClockConfig+0x1bc>)
 8005ba6:	689b      	ldr	r3, [r3, #8]
 8005ba8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	689b      	ldr	r3, [r3, #8]
 8005bb0:	494d      	ldr	r1, [pc, #308]	; (8005ce8 <HAL_RCC_ClockConfig+0x1bc>)
 8005bb2:	4313      	orrs	r3, r2
 8005bb4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	f003 0301 	and.w	r3, r3, #1
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	d044      	beq.n	8005c4c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	685b      	ldr	r3, [r3, #4]
 8005bc6:	2b01      	cmp	r3, #1
 8005bc8:	d107      	bne.n	8005bda <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005bca:	4b47      	ldr	r3, [pc, #284]	; (8005ce8 <HAL_RCC_ClockConfig+0x1bc>)
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d119      	bne.n	8005c0a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005bd6:	2301      	movs	r3, #1
 8005bd8:	e07f      	b.n	8005cda <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	685b      	ldr	r3, [r3, #4]
 8005bde:	2b02      	cmp	r3, #2
 8005be0:	d003      	beq.n	8005bea <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005be6:	2b03      	cmp	r3, #3
 8005be8:	d107      	bne.n	8005bfa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005bea:	4b3f      	ldr	r3, [pc, #252]	; (8005ce8 <HAL_RCC_ClockConfig+0x1bc>)
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	d109      	bne.n	8005c0a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005bf6:	2301      	movs	r3, #1
 8005bf8:	e06f      	b.n	8005cda <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005bfa:	4b3b      	ldr	r3, [pc, #236]	; (8005ce8 <HAL_RCC_ClockConfig+0x1bc>)
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	f003 0302 	and.w	r3, r3, #2
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	d101      	bne.n	8005c0a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005c06:	2301      	movs	r3, #1
 8005c08:	e067      	b.n	8005cda <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005c0a:	4b37      	ldr	r3, [pc, #220]	; (8005ce8 <HAL_RCC_ClockConfig+0x1bc>)
 8005c0c:	689b      	ldr	r3, [r3, #8]
 8005c0e:	f023 0203 	bic.w	r2, r3, #3
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	685b      	ldr	r3, [r3, #4]
 8005c16:	4934      	ldr	r1, [pc, #208]	; (8005ce8 <HAL_RCC_ClockConfig+0x1bc>)
 8005c18:	4313      	orrs	r3, r2
 8005c1a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005c1c:	f7fd ff08 	bl	8003a30 <HAL_GetTick>
 8005c20:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005c22:	e00a      	b.n	8005c3a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005c24:	f7fd ff04 	bl	8003a30 <HAL_GetTick>
 8005c28:	4602      	mov	r2, r0
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	1ad3      	subs	r3, r2, r3
 8005c2e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005c32:	4293      	cmp	r3, r2
 8005c34:	d901      	bls.n	8005c3a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005c36:	2303      	movs	r3, #3
 8005c38:	e04f      	b.n	8005cda <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005c3a:	4b2b      	ldr	r3, [pc, #172]	; (8005ce8 <HAL_RCC_ClockConfig+0x1bc>)
 8005c3c:	689b      	ldr	r3, [r3, #8]
 8005c3e:	f003 020c 	and.w	r2, r3, #12
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	685b      	ldr	r3, [r3, #4]
 8005c46:	009b      	lsls	r3, r3, #2
 8005c48:	429a      	cmp	r2, r3
 8005c4a:	d1eb      	bne.n	8005c24 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005c4c:	4b25      	ldr	r3, [pc, #148]	; (8005ce4 <HAL_RCC_ClockConfig+0x1b8>)
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	f003 0307 	and.w	r3, r3, #7
 8005c54:	683a      	ldr	r2, [r7, #0]
 8005c56:	429a      	cmp	r2, r3
 8005c58:	d20c      	bcs.n	8005c74 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005c5a:	4b22      	ldr	r3, [pc, #136]	; (8005ce4 <HAL_RCC_ClockConfig+0x1b8>)
 8005c5c:	683a      	ldr	r2, [r7, #0]
 8005c5e:	b2d2      	uxtb	r2, r2
 8005c60:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005c62:	4b20      	ldr	r3, [pc, #128]	; (8005ce4 <HAL_RCC_ClockConfig+0x1b8>)
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	f003 0307 	and.w	r3, r3, #7
 8005c6a:	683a      	ldr	r2, [r7, #0]
 8005c6c:	429a      	cmp	r2, r3
 8005c6e:	d001      	beq.n	8005c74 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005c70:	2301      	movs	r3, #1
 8005c72:	e032      	b.n	8005cda <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	f003 0304 	and.w	r3, r3, #4
 8005c7c:	2b00      	cmp	r3, #0
 8005c7e:	d008      	beq.n	8005c92 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005c80:	4b19      	ldr	r3, [pc, #100]	; (8005ce8 <HAL_RCC_ClockConfig+0x1bc>)
 8005c82:	689b      	ldr	r3, [r3, #8]
 8005c84:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	68db      	ldr	r3, [r3, #12]
 8005c8c:	4916      	ldr	r1, [pc, #88]	; (8005ce8 <HAL_RCC_ClockConfig+0x1bc>)
 8005c8e:	4313      	orrs	r3, r2
 8005c90:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	f003 0308 	and.w	r3, r3, #8
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	d009      	beq.n	8005cb2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005c9e:	4b12      	ldr	r3, [pc, #72]	; (8005ce8 <HAL_RCC_ClockConfig+0x1bc>)
 8005ca0:	689b      	ldr	r3, [r3, #8]
 8005ca2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	691b      	ldr	r3, [r3, #16]
 8005caa:	00db      	lsls	r3, r3, #3
 8005cac:	490e      	ldr	r1, [pc, #56]	; (8005ce8 <HAL_RCC_ClockConfig+0x1bc>)
 8005cae:	4313      	orrs	r3, r2
 8005cb0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005cb2:	f000 f821 	bl	8005cf8 <HAL_RCC_GetSysClockFreq>
 8005cb6:	4602      	mov	r2, r0
 8005cb8:	4b0b      	ldr	r3, [pc, #44]	; (8005ce8 <HAL_RCC_ClockConfig+0x1bc>)
 8005cba:	689b      	ldr	r3, [r3, #8]
 8005cbc:	091b      	lsrs	r3, r3, #4
 8005cbe:	f003 030f 	and.w	r3, r3, #15
 8005cc2:	490a      	ldr	r1, [pc, #40]	; (8005cec <HAL_RCC_ClockConfig+0x1c0>)
 8005cc4:	5ccb      	ldrb	r3, [r1, r3]
 8005cc6:	fa22 f303 	lsr.w	r3, r2, r3
 8005cca:	4a09      	ldr	r2, [pc, #36]	; (8005cf0 <HAL_RCC_ClockConfig+0x1c4>)
 8005ccc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8005cce:	4b09      	ldr	r3, [pc, #36]	; (8005cf4 <HAL_RCC_ClockConfig+0x1c8>)
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	4618      	mov	r0, r3
 8005cd4:	f7fd fe68 	bl	80039a8 <HAL_InitTick>

  return HAL_OK;
 8005cd8:	2300      	movs	r3, #0
}
 8005cda:	4618      	mov	r0, r3
 8005cdc:	3710      	adds	r7, #16
 8005cde:	46bd      	mov	sp, r7
 8005ce0:	bd80      	pop	{r7, pc}
 8005ce2:	bf00      	nop
 8005ce4:	40023c00 	.word	0x40023c00
 8005ce8:	40023800 	.word	0x40023800
 8005cec:	0800bf28 	.word	0x0800bf28
 8005cf0:	2000001c 	.word	0x2000001c
 8005cf4:	20000020 	.word	0x20000020

08005cf8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005cf8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005cfc:	b094      	sub	sp, #80	; 0x50
 8005cfe:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005d00:	2300      	movs	r3, #0
 8005d02:	647b      	str	r3, [r7, #68]	; 0x44
 8005d04:	2300      	movs	r3, #0
 8005d06:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005d08:	2300      	movs	r3, #0
 8005d0a:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8005d0c:	2300      	movs	r3, #0
 8005d0e:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005d10:	4b79      	ldr	r3, [pc, #484]	; (8005ef8 <HAL_RCC_GetSysClockFreq+0x200>)
 8005d12:	689b      	ldr	r3, [r3, #8]
 8005d14:	f003 030c 	and.w	r3, r3, #12
 8005d18:	2b08      	cmp	r3, #8
 8005d1a:	d00d      	beq.n	8005d38 <HAL_RCC_GetSysClockFreq+0x40>
 8005d1c:	2b08      	cmp	r3, #8
 8005d1e:	f200 80e1 	bhi.w	8005ee4 <HAL_RCC_GetSysClockFreq+0x1ec>
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	d002      	beq.n	8005d2c <HAL_RCC_GetSysClockFreq+0x34>
 8005d26:	2b04      	cmp	r3, #4
 8005d28:	d003      	beq.n	8005d32 <HAL_RCC_GetSysClockFreq+0x3a>
 8005d2a:	e0db      	b.n	8005ee4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005d2c:	4b73      	ldr	r3, [pc, #460]	; (8005efc <HAL_RCC_GetSysClockFreq+0x204>)
 8005d2e:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8005d30:	e0db      	b.n	8005eea <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005d32:	4b73      	ldr	r3, [pc, #460]	; (8005f00 <HAL_RCC_GetSysClockFreq+0x208>)
 8005d34:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005d36:	e0d8      	b.n	8005eea <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005d38:	4b6f      	ldr	r3, [pc, #444]	; (8005ef8 <HAL_RCC_GetSysClockFreq+0x200>)
 8005d3a:	685b      	ldr	r3, [r3, #4]
 8005d3c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005d40:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005d42:	4b6d      	ldr	r3, [pc, #436]	; (8005ef8 <HAL_RCC_GetSysClockFreq+0x200>)
 8005d44:	685b      	ldr	r3, [r3, #4]
 8005d46:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d063      	beq.n	8005e16 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005d4e:	4b6a      	ldr	r3, [pc, #424]	; (8005ef8 <HAL_RCC_GetSysClockFreq+0x200>)
 8005d50:	685b      	ldr	r3, [r3, #4]
 8005d52:	099b      	lsrs	r3, r3, #6
 8005d54:	2200      	movs	r2, #0
 8005d56:	63bb      	str	r3, [r7, #56]	; 0x38
 8005d58:	63fa      	str	r2, [r7, #60]	; 0x3c
 8005d5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d5c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005d60:	633b      	str	r3, [r7, #48]	; 0x30
 8005d62:	2300      	movs	r3, #0
 8005d64:	637b      	str	r3, [r7, #52]	; 0x34
 8005d66:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8005d6a:	4622      	mov	r2, r4
 8005d6c:	462b      	mov	r3, r5
 8005d6e:	f04f 0000 	mov.w	r0, #0
 8005d72:	f04f 0100 	mov.w	r1, #0
 8005d76:	0159      	lsls	r1, r3, #5
 8005d78:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005d7c:	0150      	lsls	r0, r2, #5
 8005d7e:	4602      	mov	r2, r0
 8005d80:	460b      	mov	r3, r1
 8005d82:	4621      	mov	r1, r4
 8005d84:	1a51      	subs	r1, r2, r1
 8005d86:	6139      	str	r1, [r7, #16]
 8005d88:	4629      	mov	r1, r5
 8005d8a:	eb63 0301 	sbc.w	r3, r3, r1
 8005d8e:	617b      	str	r3, [r7, #20]
 8005d90:	f04f 0200 	mov.w	r2, #0
 8005d94:	f04f 0300 	mov.w	r3, #0
 8005d98:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005d9c:	4659      	mov	r1, fp
 8005d9e:	018b      	lsls	r3, r1, #6
 8005da0:	4651      	mov	r1, sl
 8005da2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005da6:	4651      	mov	r1, sl
 8005da8:	018a      	lsls	r2, r1, #6
 8005daa:	4651      	mov	r1, sl
 8005dac:	ebb2 0801 	subs.w	r8, r2, r1
 8005db0:	4659      	mov	r1, fp
 8005db2:	eb63 0901 	sbc.w	r9, r3, r1
 8005db6:	f04f 0200 	mov.w	r2, #0
 8005dba:	f04f 0300 	mov.w	r3, #0
 8005dbe:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005dc2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005dc6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005dca:	4690      	mov	r8, r2
 8005dcc:	4699      	mov	r9, r3
 8005dce:	4623      	mov	r3, r4
 8005dd0:	eb18 0303 	adds.w	r3, r8, r3
 8005dd4:	60bb      	str	r3, [r7, #8]
 8005dd6:	462b      	mov	r3, r5
 8005dd8:	eb49 0303 	adc.w	r3, r9, r3
 8005ddc:	60fb      	str	r3, [r7, #12]
 8005dde:	f04f 0200 	mov.w	r2, #0
 8005de2:	f04f 0300 	mov.w	r3, #0
 8005de6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8005dea:	4629      	mov	r1, r5
 8005dec:	024b      	lsls	r3, r1, #9
 8005dee:	4621      	mov	r1, r4
 8005df0:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8005df4:	4621      	mov	r1, r4
 8005df6:	024a      	lsls	r2, r1, #9
 8005df8:	4610      	mov	r0, r2
 8005dfa:	4619      	mov	r1, r3
 8005dfc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005dfe:	2200      	movs	r2, #0
 8005e00:	62bb      	str	r3, [r7, #40]	; 0x28
 8005e02:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005e04:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005e08:	f7fa ff1e 	bl	8000c48 <__aeabi_uldivmod>
 8005e0c:	4602      	mov	r2, r0
 8005e0e:	460b      	mov	r3, r1
 8005e10:	4613      	mov	r3, r2
 8005e12:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005e14:	e058      	b.n	8005ec8 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005e16:	4b38      	ldr	r3, [pc, #224]	; (8005ef8 <HAL_RCC_GetSysClockFreq+0x200>)
 8005e18:	685b      	ldr	r3, [r3, #4]
 8005e1a:	099b      	lsrs	r3, r3, #6
 8005e1c:	2200      	movs	r2, #0
 8005e1e:	4618      	mov	r0, r3
 8005e20:	4611      	mov	r1, r2
 8005e22:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8005e26:	623b      	str	r3, [r7, #32]
 8005e28:	2300      	movs	r3, #0
 8005e2a:	627b      	str	r3, [r7, #36]	; 0x24
 8005e2c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8005e30:	4642      	mov	r2, r8
 8005e32:	464b      	mov	r3, r9
 8005e34:	f04f 0000 	mov.w	r0, #0
 8005e38:	f04f 0100 	mov.w	r1, #0
 8005e3c:	0159      	lsls	r1, r3, #5
 8005e3e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005e42:	0150      	lsls	r0, r2, #5
 8005e44:	4602      	mov	r2, r0
 8005e46:	460b      	mov	r3, r1
 8005e48:	4641      	mov	r1, r8
 8005e4a:	ebb2 0a01 	subs.w	sl, r2, r1
 8005e4e:	4649      	mov	r1, r9
 8005e50:	eb63 0b01 	sbc.w	fp, r3, r1
 8005e54:	f04f 0200 	mov.w	r2, #0
 8005e58:	f04f 0300 	mov.w	r3, #0
 8005e5c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005e60:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005e64:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005e68:	ebb2 040a 	subs.w	r4, r2, sl
 8005e6c:	eb63 050b 	sbc.w	r5, r3, fp
 8005e70:	f04f 0200 	mov.w	r2, #0
 8005e74:	f04f 0300 	mov.w	r3, #0
 8005e78:	00eb      	lsls	r3, r5, #3
 8005e7a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005e7e:	00e2      	lsls	r2, r4, #3
 8005e80:	4614      	mov	r4, r2
 8005e82:	461d      	mov	r5, r3
 8005e84:	4643      	mov	r3, r8
 8005e86:	18e3      	adds	r3, r4, r3
 8005e88:	603b      	str	r3, [r7, #0]
 8005e8a:	464b      	mov	r3, r9
 8005e8c:	eb45 0303 	adc.w	r3, r5, r3
 8005e90:	607b      	str	r3, [r7, #4]
 8005e92:	f04f 0200 	mov.w	r2, #0
 8005e96:	f04f 0300 	mov.w	r3, #0
 8005e9a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005e9e:	4629      	mov	r1, r5
 8005ea0:	028b      	lsls	r3, r1, #10
 8005ea2:	4621      	mov	r1, r4
 8005ea4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005ea8:	4621      	mov	r1, r4
 8005eaa:	028a      	lsls	r2, r1, #10
 8005eac:	4610      	mov	r0, r2
 8005eae:	4619      	mov	r1, r3
 8005eb0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005eb2:	2200      	movs	r2, #0
 8005eb4:	61bb      	str	r3, [r7, #24]
 8005eb6:	61fa      	str	r2, [r7, #28]
 8005eb8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005ebc:	f7fa fec4 	bl	8000c48 <__aeabi_uldivmod>
 8005ec0:	4602      	mov	r2, r0
 8005ec2:	460b      	mov	r3, r1
 8005ec4:	4613      	mov	r3, r2
 8005ec6:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005ec8:	4b0b      	ldr	r3, [pc, #44]	; (8005ef8 <HAL_RCC_GetSysClockFreq+0x200>)
 8005eca:	685b      	ldr	r3, [r3, #4]
 8005ecc:	0c1b      	lsrs	r3, r3, #16
 8005ece:	f003 0303 	and.w	r3, r3, #3
 8005ed2:	3301      	adds	r3, #1
 8005ed4:	005b      	lsls	r3, r3, #1
 8005ed6:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8005ed8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005eda:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005edc:	fbb2 f3f3 	udiv	r3, r2, r3
 8005ee0:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005ee2:	e002      	b.n	8005eea <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005ee4:	4b05      	ldr	r3, [pc, #20]	; (8005efc <HAL_RCC_GetSysClockFreq+0x204>)
 8005ee6:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005ee8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005eea:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8005eec:	4618      	mov	r0, r3
 8005eee:	3750      	adds	r7, #80	; 0x50
 8005ef0:	46bd      	mov	sp, r7
 8005ef2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005ef6:	bf00      	nop
 8005ef8:	40023800 	.word	0x40023800
 8005efc:	00f42400 	.word	0x00f42400
 8005f00:	007a1200 	.word	0x007a1200

08005f04 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005f04:	b480      	push	{r7}
 8005f06:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005f08:	4b03      	ldr	r3, [pc, #12]	; (8005f18 <HAL_RCC_GetHCLKFreq+0x14>)
 8005f0a:	681b      	ldr	r3, [r3, #0]
}
 8005f0c:	4618      	mov	r0, r3
 8005f0e:	46bd      	mov	sp, r7
 8005f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f14:	4770      	bx	lr
 8005f16:	bf00      	nop
 8005f18:	2000001c 	.word	0x2000001c

08005f1c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005f1c:	b580      	push	{r7, lr}
 8005f1e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005f20:	f7ff fff0 	bl	8005f04 <HAL_RCC_GetHCLKFreq>
 8005f24:	4602      	mov	r2, r0
 8005f26:	4b05      	ldr	r3, [pc, #20]	; (8005f3c <HAL_RCC_GetPCLK1Freq+0x20>)
 8005f28:	689b      	ldr	r3, [r3, #8]
 8005f2a:	0a9b      	lsrs	r3, r3, #10
 8005f2c:	f003 0307 	and.w	r3, r3, #7
 8005f30:	4903      	ldr	r1, [pc, #12]	; (8005f40 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005f32:	5ccb      	ldrb	r3, [r1, r3]
 8005f34:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005f38:	4618      	mov	r0, r3
 8005f3a:	bd80      	pop	{r7, pc}
 8005f3c:	40023800 	.word	0x40023800
 8005f40:	0800bf38 	.word	0x0800bf38

08005f44 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005f44:	b580      	push	{r7, lr}
 8005f46:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8005f48:	f7ff ffdc 	bl	8005f04 <HAL_RCC_GetHCLKFreq>
 8005f4c:	4602      	mov	r2, r0
 8005f4e:	4b05      	ldr	r3, [pc, #20]	; (8005f64 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005f50:	689b      	ldr	r3, [r3, #8]
 8005f52:	0b5b      	lsrs	r3, r3, #13
 8005f54:	f003 0307 	and.w	r3, r3, #7
 8005f58:	4903      	ldr	r1, [pc, #12]	; (8005f68 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005f5a:	5ccb      	ldrb	r3, [r1, r3]
 8005f5c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005f60:	4618      	mov	r0, r3
 8005f62:	bd80      	pop	{r7, pc}
 8005f64:	40023800 	.word	0x40023800
 8005f68:	0800bf38 	.word	0x0800bf38

08005f6c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005f6c:	b580      	push	{r7, lr}
 8005f6e:	b082      	sub	sp, #8
 8005f70:	af00      	add	r7, sp, #0
 8005f72:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d101      	bne.n	8005f7e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005f7a:	2301      	movs	r3, #1
 8005f7c:	e041      	b.n	8006002 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005f84:	b2db      	uxtb	r3, r3
 8005f86:	2b00      	cmp	r3, #0
 8005f88:	d106      	bne.n	8005f98 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	2200      	movs	r2, #0
 8005f8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005f92:	6878      	ldr	r0, [r7, #4]
 8005f94:	f7fd f974 	bl	8003280 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	2202      	movs	r2, #2
 8005f9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	681a      	ldr	r2, [r3, #0]
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	3304      	adds	r3, #4
 8005fa8:	4619      	mov	r1, r3
 8005faa:	4610      	mov	r0, r2
 8005fac:	f000 fcb8 	bl	8006920 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	2201      	movs	r2, #1
 8005fb4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	2201      	movs	r2, #1
 8005fbc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	2201      	movs	r2, #1
 8005fc4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	2201      	movs	r2, #1
 8005fcc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	2201      	movs	r2, #1
 8005fd4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	2201      	movs	r2, #1
 8005fdc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	2201      	movs	r2, #1
 8005fe4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	2201      	movs	r2, #1
 8005fec:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	2201      	movs	r2, #1
 8005ff4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	2201      	movs	r2, #1
 8005ffc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006000:	2300      	movs	r3, #0
}
 8006002:	4618      	mov	r0, r3
 8006004:	3708      	adds	r7, #8
 8006006:	46bd      	mov	sp, r7
 8006008:	bd80      	pop	{r7, pc}

0800600a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800600a:	b580      	push	{r7, lr}
 800600c:	b082      	sub	sp, #8
 800600e:	af00      	add	r7, sp, #0
 8006010:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	2b00      	cmp	r3, #0
 8006016:	d101      	bne.n	800601c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006018:	2301      	movs	r3, #1
 800601a:	e041      	b.n	80060a0 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006022:	b2db      	uxtb	r3, r3
 8006024:	2b00      	cmp	r3, #0
 8006026:	d106      	bne.n	8006036 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	2200      	movs	r2, #0
 800602c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006030:	6878      	ldr	r0, [r7, #4]
 8006032:	f000 f839 	bl	80060a8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	2202      	movs	r2, #2
 800603a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	681a      	ldr	r2, [r3, #0]
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	3304      	adds	r3, #4
 8006046:	4619      	mov	r1, r3
 8006048:	4610      	mov	r0, r2
 800604a:	f000 fc69 	bl	8006920 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	2201      	movs	r2, #1
 8006052:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	2201      	movs	r2, #1
 800605a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	2201      	movs	r2, #1
 8006062:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	2201      	movs	r2, #1
 800606a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	2201      	movs	r2, #1
 8006072:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	2201      	movs	r2, #1
 800607a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	2201      	movs	r2, #1
 8006082:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	2201      	movs	r2, #1
 800608a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	2201      	movs	r2, #1
 8006092:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	2201      	movs	r2, #1
 800609a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800609e:	2300      	movs	r3, #0
}
 80060a0:	4618      	mov	r0, r3
 80060a2:	3708      	adds	r7, #8
 80060a4:	46bd      	mov	sp, r7
 80060a6:	bd80      	pop	{r7, pc}

080060a8 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80060a8:	b480      	push	{r7}
 80060aa:	b083      	sub	sp, #12
 80060ac:	af00      	add	r7, sp, #0
 80060ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80060b0:	bf00      	nop
 80060b2:	370c      	adds	r7, #12
 80060b4:	46bd      	mov	sp, r7
 80060b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ba:	4770      	bx	lr

080060bc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80060bc:	b580      	push	{r7, lr}
 80060be:	b084      	sub	sp, #16
 80060c0:	af00      	add	r7, sp, #0
 80060c2:	6078      	str	r0, [r7, #4]
 80060c4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80060c6:	683b      	ldr	r3, [r7, #0]
 80060c8:	2b00      	cmp	r3, #0
 80060ca:	d109      	bne.n	80060e0 <HAL_TIM_PWM_Start+0x24>
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80060d2:	b2db      	uxtb	r3, r3
 80060d4:	2b01      	cmp	r3, #1
 80060d6:	bf14      	ite	ne
 80060d8:	2301      	movne	r3, #1
 80060da:	2300      	moveq	r3, #0
 80060dc:	b2db      	uxtb	r3, r3
 80060de:	e022      	b.n	8006126 <HAL_TIM_PWM_Start+0x6a>
 80060e0:	683b      	ldr	r3, [r7, #0]
 80060e2:	2b04      	cmp	r3, #4
 80060e4:	d109      	bne.n	80060fa <HAL_TIM_PWM_Start+0x3e>
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80060ec:	b2db      	uxtb	r3, r3
 80060ee:	2b01      	cmp	r3, #1
 80060f0:	bf14      	ite	ne
 80060f2:	2301      	movne	r3, #1
 80060f4:	2300      	moveq	r3, #0
 80060f6:	b2db      	uxtb	r3, r3
 80060f8:	e015      	b.n	8006126 <HAL_TIM_PWM_Start+0x6a>
 80060fa:	683b      	ldr	r3, [r7, #0]
 80060fc:	2b08      	cmp	r3, #8
 80060fe:	d109      	bne.n	8006114 <HAL_TIM_PWM_Start+0x58>
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006106:	b2db      	uxtb	r3, r3
 8006108:	2b01      	cmp	r3, #1
 800610a:	bf14      	ite	ne
 800610c:	2301      	movne	r3, #1
 800610e:	2300      	moveq	r3, #0
 8006110:	b2db      	uxtb	r3, r3
 8006112:	e008      	b.n	8006126 <HAL_TIM_PWM_Start+0x6a>
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800611a:	b2db      	uxtb	r3, r3
 800611c:	2b01      	cmp	r3, #1
 800611e:	bf14      	ite	ne
 8006120:	2301      	movne	r3, #1
 8006122:	2300      	moveq	r3, #0
 8006124:	b2db      	uxtb	r3, r3
 8006126:	2b00      	cmp	r3, #0
 8006128:	d001      	beq.n	800612e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800612a:	2301      	movs	r3, #1
 800612c:	e07c      	b.n	8006228 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800612e:	683b      	ldr	r3, [r7, #0]
 8006130:	2b00      	cmp	r3, #0
 8006132:	d104      	bne.n	800613e <HAL_TIM_PWM_Start+0x82>
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	2202      	movs	r2, #2
 8006138:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800613c:	e013      	b.n	8006166 <HAL_TIM_PWM_Start+0xaa>
 800613e:	683b      	ldr	r3, [r7, #0]
 8006140:	2b04      	cmp	r3, #4
 8006142:	d104      	bne.n	800614e <HAL_TIM_PWM_Start+0x92>
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	2202      	movs	r2, #2
 8006148:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800614c:	e00b      	b.n	8006166 <HAL_TIM_PWM_Start+0xaa>
 800614e:	683b      	ldr	r3, [r7, #0]
 8006150:	2b08      	cmp	r3, #8
 8006152:	d104      	bne.n	800615e <HAL_TIM_PWM_Start+0xa2>
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	2202      	movs	r2, #2
 8006158:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800615c:	e003      	b.n	8006166 <HAL_TIM_PWM_Start+0xaa>
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	2202      	movs	r2, #2
 8006162:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	2201      	movs	r2, #1
 800616c:	6839      	ldr	r1, [r7, #0]
 800616e:	4618      	mov	r0, r3
 8006170:	f000 fec0 	bl	8006ef4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	4a2d      	ldr	r2, [pc, #180]	; (8006230 <HAL_TIM_PWM_Start+0x174>)
 800617a:	4293      	cmp	r3, r2
 800617c:	d004      	beq.n	8006188 <HAL_TIM_PWM_Start+0xcc>
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	4a2c      	ldr	r2, [pc, #176]	; (8006234 <HAL_TIM_PWM_Start+0x178>)
 8006184:	4293      	cmp	r3, r2
 8006186:	d101      	bne.n	800618c <HAL_TIM_PWM_Start+0xd0>
 8006188:	2301      	movs	r3, #1
 800618a:	e000      	b.n	800618e <HAL_TIM_PWM_Start+0xd2>
 800618c:	2300      	movs	r3, #0
 800618e:	2b00      	cmp	r3, #0
 8006190:	d007      	beq.n	80061a2 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80061a0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	4a22      	ldr	r2, [pc, #136]	; (8006230 <HAL_TIM_PWM_Start+0x174>)
 80061a8:	4293      	cmp	r3, r2
 80061aa:	d022      	beq.n	80061f2 <HAL_TIM_PWM_Start+0x136>
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80061b4:	d01d      	beq.n	80061f2 <HAL_TIM_PWM_Start+0x136>
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	4a1f      	ldr	r2, [pc, #124]	; (8006238 <HAL_TIM_PWM_Start+0x17c>)
 80061bc:	4293      	cmp	r3, r2
 80061be:	d018      	beq.n	80061f2 <HAL_TIM_PWM_Start+0x136>
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	4a1d      	ldr	r2, [pc, #116]	; (800623c <HAL_TIM_PWM_Start+0x180>)
 80061c6:	4293      	cmp	r3, r2
 80061c8:	d013      	beq.n	80061f2 <HAL_TIM_PWM_Start+0x136>
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	4a1c      	ldr	r2, [pc, #112]	; (8006240 <HAL_TIM_PWM_Start+0x184>)
 80061d0:	4293      	cmp	r3, r2
 80061d2:	d00e      	beq.n	80061f2 <HAL_TIM_PWM_Start+0x136>
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	4a16      	ldr	r2, [pc, #88]	; (8006234 <HAL_TIM_PWM_Start+0x178>)
 80061da:	4293      	cmp	r3, r2
 80061dc:	d009      	beq.n	80061f2 <HAL_TIM_PWM_Start+0x136>
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	4a18      	ldr	r2, [pc, #96]	; (8006244 <HAL_TIM_PWM_Start+0x188>)
 80061e4:	4293      	cmp	r3, r2
 80061e6:	d004      	beq.n	80061f2 <HAL_TIM_PWM_Start+0x136>
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	4a16      	ldr	r2, [pc, #88]	; (8006248 <HAL_TIM_PWM_Start+0x18c>)
 80061ee:	4293      	cmp	r3, r2
 80061f0:	d111      	bne.n	8006216 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	689b      	ldr	r3, [r3, #8]
 80061f8:	f003 0307 	and.w	r3, r3, #7
 80061fc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	2b06      	cmp	r3, #6
 8006202:	d010      	beq.n	8006226 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	681a      	ldr	r2, [r3, #0]
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	f042 0201 	orr.w	r2, r2, #1
 8006212:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006214:	e007      	b.n	8006226 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	681a      	ldr	r2, [r3, #0]
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	f042 0201 	orr.w	r2, r2, #1
 8006224:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006226:	2300      	movs	r3, #0
}
 8006228:	4618      	mov	r0, r3
 800622a:	3710      	adds	r7, #16
 800622c:	46bd      	mov	sp, r7
 800622e:	bd80      	pop	{r7, pc}
 8006230:	40010000 	.word	0x40010000
 8006234:	40010400 	.word	0x40010400
 8006238:	40000400 	.word	0x40000400
 800623c:	40000800 	.word	0x40000800
 8006240:	40000c00 	.word	0x40000c00
 8006244:	40014000 	.word	0x40014000
 8006248:	40001800 	.word	0x40001800

0800624c <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 800624c:	b580      	push	{r7, lr}
 800624e:	b086      	sub	sp, #24
 8006250:	af00      	add	r7, sp, #0
 8006252:	6078      	str	r0, [r7, #4]
 8006254:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	2b00      	cmp	r3, #0
 800625a:	d101      	bne.n	8006260 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800625c:	2301      	movs	r3, #1
 800625e:	e097      	b.n	8006390 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006266:	b2db      	uxtb	r3, r3
 8006268:	2b00      	cmp	r3, #0
 800626a:	d106      	bne.n	800627a <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	2200      	movs	r2, #0
 8006270:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8006274:	6878      	ldr	r0, [r7, #4]
 8006276:	f7fd f867 	bl	8003348 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	2202      	movs	r2, #2
 800627e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	689b      	ldr	r3, [r3, #8]
 8006288:	687a      	ldr	r2, [r7, #4]
 800628a:	6812      	ldr	r2, [r2, #0]
 800628c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006290:	f023 0307 	bic.w	r3, r3, #7
 8006294:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	681a      	ldr	r2, [r3, #0]
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	3304      	adds	r3, #4
 800629e:	4619      	mov	r1, r3
 80062a0:	4610      	mov	r0, r2
 80062a2:	f000 fb3d 	bl	8006920 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	689b      	ldr	r3, [r3, #8]
 80062ac:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	699b      	ldr	r3, [r3, #24]
 80062b4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	6a1b      	ldr	r3, [r3, #32]
 80062bc:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80062be:	683b      	ldr	r3, [r7, #0]
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	697a      	ldr	r2, [r7, #20]
 80062c4:	4313      	orrs	r3, r2
 80062c6:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80062c8:	693b      	ldr	r3, [r7, #16]
 80062ca:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80062ce:	f023 0303 	bic.w	r3, r3, #3
 80062d2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80062d4:	683b      	ldr	r3, [r7, #0]
 80062d6:	689a      	ldr	r2, [r3, #8]
 80062d8:	683b      	ldr	r3, [r7, #0]
 80062da:	699b      	ldr	r3, [r3, #24]
 80062dc:	021b      	lsls	r3, r3, #8
 80062de:	4313      	orrs	r3, r2
 80062e0:	693a      	ldr	r2, [r7, #16]
 80062e2:	4313      	orrs	r3, r2
 80062e4:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80062e6:	693b      	ldr	r3, [r7, #16]
 80062e8:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80062ec:	f023 030c 	bic.w	r3, r3, #12
 80062f0:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80062f2:	693b      	ldr	r3, [r7, #16]
 80062f4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80062f8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80062fc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80062fe:	683b      	ldr	r3, [r7, #0]
 8006300:	68da      	ldr	r2, [r3, #12]
 8006302:	683b      	ldr	r3, [r7, #0]
 8006304:	69db      	ldr	r3, [r3, #28]
 8006306:	021b      	lsls	r3, r3, #8
 8006308:	4313      	orrs	r3, r2
 800630a:	693a      	ldr	r2, [r7, #16]
 800630c:	4313      	orrs	r3, r2
 800630e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8006310:	683b      	ldr	r3, [r7, #0]
 8006312:	691b      	ldr	r3, [r3, #16]
 8006314:	011a      	lsls	r2, r3, #4
 8006316:	683b      	ldr	r3, [r7, #0]
 8006318:	6a1b      	ldr	r3, [r3, #32]
 800631a:	031b      	lsls	r3, r3, #12
 800631c:	4313      	orrs	r3, r2
 800631e:	693a      	ldr	r2, [r7, #16]
 8006320:	4313      	orrs	r3, r2
 8006322:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800632a:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8006332:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8006334:	683b      	ldr	r3, [r7, #0]
 8006336:	685a      	ldr	r2, [r3, #4]
 8006338:	683b      	ldr	r3, [r7, #0]
 800633a:	695b      	ldr	r3, [r3, #20]
 800633c:	011b      	lsls	r3, r3, #4
 800633e:	4313      	orrs	r3, r2
 8006340:	68fa      	ldr	r2, [r7, #12]
 8006342:	4313      	orrs	r3, r2
 8006344:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	697a      	ldr	r2, [r7, #20]
 800634c:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	693a      	ldr	r2, [r7, #16]
 8006354:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	68fa      	ldr	r2, [r7, #12]
 800635c:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	2201      	movs	r2, #1
 8006362:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	2201      	movs	r2, #1
 800636a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	2201      	movs	r2, #1
 8006372:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	2201      	movs	r2, #1
 800637a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	2201      	movs	r2, #1
 8006382:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	2201      	movs	r2, #1
 800638a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800638e:	2300      	movs	r3, #0
}
 8006390:	4618      	mov	r0, r3
 8006392:	3718      	adds	r7, #24
 8006394:	46bd      	mov	sp, r7
 8006396:	bd80      	pop	{r7, pc}

08006398 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006398:	b580      	push	{r7, lr}
 800639a:	b082      	sub	sp, #8
 800639c:	af00      	add	r7, sp, #0
 800639e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	691b      	ldr	r3, [r3, #16]
 80063a6:	f003 0302 	and.w	r3, r3, #2
 80063aa:	2b02      	cmp	r3, #2
 80063ac:	d122      	bne.n	80063f4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	68db      	ldr	r3, [r3, #12]
 80063b4:	f003 0302 	and.w	r3, r3, #2
 80063b8:	2b02      	cmp	r3, #2
 80063ba:	d11b      	bne.n	80063f4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	f06f 0202 	mvn.w	r2, #2
 80063c4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	2201      	movs	r2, #1
 80063ca:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	699b      	ldr	r3, [r3, #24]
 80063d2:	f003 0303 	and.w	r3, r3, #3
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	d003      	beq.n	80063e2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80063da:	6878      	ldr	r0, [r7, #4]
 80063dc:	f000 fa81 	bl	80068e2 <HAL_TIM_IC_CaptureCallback>
 80063e0:	e005      	b.n	80063ee <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80063e2:	6878      	ldr	r0, [r7, #4]
 80063e4:	f000 fa73 	bl	80068ce <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80063e8:	6878      	ldr	r0, [r7, #4]
 80063ea:	f000 fa84 	bl	80068f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	2200      	movs	r2, #0
 80063f2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	691b      	ldr	r3, [r3, #16]
 80063fa:	f003 0304 	and.w	r3, r3, #4
 80063fe:	2b04      	cmp	r3, #4
 8006400:	d122      	bne.n	8006448 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	68db      	ldr	r3, [r3, #12]
 8006408:	f003 0304 	and.w	r3, r3, #4
 800640c:	2b04      	cmp	r3, #4
 800640e:	d11b      	bne.n	8006448 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	f06f 0204 	mvn.w	r2, #4
 8006418:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	2202      	movs	r2, #2
 800641e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	699b      	ldr	r3, [r3, #24]
 8006426:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800642a:	2b00      	cmp	r3, #0
 800642c:	d003      	beq.n	8006436 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800642e:	6878      	ldr	r0, [r7, #4]
 8006430:	f000 fa57 	bl	80068e2 <HAL_TIM_IC_CaptureCallback>
 8006434:	e005      	b.n	8006442 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006436:	6878      	ldr	r0, [r7, #4]
 8006438:	f000 fa49 	bl	80068ce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800643c:	6878      	ldr	r0, [r7, #4]
 800643e:	f000 fa5a 	bl	80068f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	2200      	movs	r2, #0
 8006446:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	691b      	ldr	r3, [r3, #16]
 800644e:	f003 0308 	and.w	r3, r3, #8
 8006452:	2b08      	cmp	r3, #8
 8006454:	d122      	bne.n	800649c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	68db      	ldr	r3, [r3, #12]
 800645c:	f003 0308 	and.w	r3, r3, #8
 8006460:	2b08      	cmp	r3, #8
 8006462:	d11b      	bne.n	800649c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	f06f 0208 	mvn.w	r2, #8
 800646c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	2204      	movs	r2, #4
 8006472:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	69db      	ldr	r3, [r3, #28]
 800647a:	f003 0303 	and.w	r3, r3, #3
 800647e:	2b00      	cmp	r3, #0
 8006480:	d003      	beq.n	800648a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006482:	6878      	ldr	r0, [r7, #4]
 8006484:	f000 fa2d 	bl	80068e2 <HAL_TIM_IC_CaptureCallback>
 8006488:	e005      	b.n	8006496 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800648a:	6878      	ldr	r0, [r7, #4]
 800648c:	f000 fa1f 	bl	80068ce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006490:	6878      	ldr	r0, [r7, #4]
 8006492:	f000 fa30 	bl	80068f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	2200      	movs	r2, #0
 800649a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	691b      	ldr	r3, [r3, #16]
 80064a2:	f003 0310 	and.w	r3, r3, #16
 80064a6:	2b10      	cmp	r3, #16
 80064a8:	d122      	bne.n	80064f0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	68db      	ldr	r3, [r3, #12]
 80064b0:	f003 0310 	and.w	r3, r3, #16
 80064b4:	2b10      	cmp	r3, #16
 80064b6:	d11b      	bne.n	80064f0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	f06f 0210 	mvn.w	r2, #16
 80064c0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	2208      	movs	r2, #8
 80064c6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	69db      	ldr	r3, [r3, #28]
 80064ce:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d003      	beq.n	80064de <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80064d6:	6878      	ldr	r0, [r7, #4]
 80064d8:	f000 fa03 	bl	80068e2 <HAL_TIM_IC_CaptureCallback>
 80064dc:	e005      	b.n	80064ea <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80064de:	6878      	ldr	r0, [r7, #4]
 80064e0:	f000 f9f5 	bl	80068ce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80064e4:	6878      	ldr	r0, [r7, #4]
 80064e6:	f000 fa06 	bl	80068f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	2200      	movs	r2, #0
 80064ee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	691b      	ldr	r3, [r3, #16]
 80064f6:	f003 0301 	and.w	r3, r3, #1
 80064fa:	2b01      	cmp	r3, #1
 80064fc:	d10e      	bne.n	800651c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	68db      	ldr	r3, [r3, #12]
 8006504:	f003 0301 	and.w	r3, r3, #1
 8006508:	2b01      	cmp	r3, #1
 800650a:	d107      	bne.n	800651c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	f06f 0201 	mvn.w	r2, #1
 8006514:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006516:	6878      	ldr	r0, [r7, #4]
 8006518:	f000 f9cf 	bl	80068ba <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	691b      	ldr	r3, [r3, #16]
 8006522:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006526:	2b80      	cmp	r3, #128	; 0x80
 8006528:	d10e      	bne.n	8006548 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	68db      	ldr	r3, [r3, #12]
 8006530:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006534:	2b80      	cmp	r3, #128	; 0x80
 8006536:	d107      	bne.n	8006548 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006540:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006542:	6878      	ldr	r0, [r7, #4]
 8006544:	f000 fdd4 	bl	80070f0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	691b      	ldr	r3, [r3, #16]
 800654e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006552:	2b40      	cmp	r3, #64	; 0x40
 8006554:	d10e      	bne.n	8006574 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	68db      	ldr	r3, [r3, #12]
 800655c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006560:	2b40      	cmp	r3, #64	; 0x40
 8006562:	d107      	bne.n	8006574 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800656c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800656e:	6878      	ldr	r0, [r7, #4]
 8006570:	f000 f9cb 	bl	800690a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	691b      	ldr	r3, [r3, #16]
 800657a:	f003 0320 	and.w	r3, r3, #32
 800657e:	2b20      	cmp	r3, #32
 8006580:	d10e      	bne.n	80065a0 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	68db      	ldr	r3, [r3, #12]
 8006588:	f003 0320 	and.w	r3, r3, #32
 800658c:	2b20      	cmp	r3, #32
 800658e:	d107      	bne.n	80065a0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	f06f 0220 	mvn.w	r2, #32
 8006598:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800659a:	6878      	ldr	r0, [r7, #4]
 800659c:	f000 fd9e 	bl	80070dc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80065a0:	bf00      	nop
 80065a2:	3708      	adds	r7, #8
 80065a4:	46bd      	mov	sp, r7
 80065a6:	bd80      	pop	{r7, pc}

080065a8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80065a8:	b580      	push	{r7, lr}
 80065aa:	b086      	sub	sp, #24
 80065ac:	af00      	add	r7, sp, #0
 80065ae:	60f8      	str	r0, [r7, #12]
 80065b0:	60b9      	str	r1, [r7, #8]
 80065b2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80065b4:	2300      	movs	r3, #0
 80065b6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80065be:	2b01      	cmp	r3, #1
 80065c0:	d101      	bne.n	80065c6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80065c2:	2302      	movs	r3, #2
 80065c4:	e0ae      	b.n	8006724 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	2201      	movs	r2, #1
 80065ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	2b0c      	cmp	r3, #12
 80065d2:	f200 809f 	bhi.w	8006714 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80065d6:	a201      	add	r2, pc, #4	; (adr r2, 80065dc <HAL_TIM_PWM_ConfigChannel+0x34>)
 80065d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80065dc:	08006611 	.word	0x08006611
 80065e0:	08006715 	.word	0x08006715
 80065e4:	08006715 	.word	0x08006715
 80065e8:	08006715 	.word	0x08006715
 80065ec:	08006651 	.word	0x08006651
 80065f0:	08006715 	.word	0x08006715
 80065f4:	08006715 	.word	0x08006715
 80065f8:	08006715 	.word	0x08006715
 80065fc:	08006693 	.word	0x08006693
 8006600:	08006715 	.word	0x08006715
 8006604:	08006715 	.word	0x08006715
 8006608:	08006715 	.word	0x08006715
 800660c:	080066d3 	.word	0x080066d3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	68b9      	ldr	r1, [r7, #8]
 8006616:	4618      	mov	r0, r3
 8006618:	f000 fa22 	bl	8006a60 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	699a      	ldr	r2, [r3, #24]
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	f042 0208 	orr.w	r2, r2, #8
 800662a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	699a      	ldr	r2, [r3, #24]
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	f022 0204 	bic.w	r2, r2, #4
 800663a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	6999      	ldr	r1, [r3, #24]
 8006642:	68bb      	ldr	r3, [r7, #8]
 8006644:	691a      	ldr	r2, [r3, #16]
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	430a      	orrs	r2, r1
 800664c:	619a      	str	r2, [r3, #24]
      break;
 800664e:	e064      	b.n	800671a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	68b9      	ldr	r1, [r7, #8]
 8006656:	4618      	mov	r0, r3
 8006658:	f000 fa72 	bl	8006b40 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	699a      	ldr	r2, [r3, #24]
 8006662:	68fb      	ldr	r3, [r7, #12]
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800666a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	699a      	ldr	r2, [r3, #24]
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800667a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	6999      	ldr	r1, [r3, #24]
 8006682:	68bb      	ldr	r3, [r7, #8]
 8006684:	691b      	ldr	r3, [r3, #16]
 8006686:	021a      	lsls	r2, r3, #8
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	430a      	orrs	r2, r1
 800668e:	619a      	str	r2, [r3, #24]
      break;
 8006690:	e043      	b.n	800671a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	68b9      	ldr	r1, [r7, #8]
 8006698:	4618      	mov	r0, r3
 800669a:	f000 fac7 	bl	8006c2c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	69da      	ldr	r2, [r3, #28]
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	f042 0208 	orr.w	r2, r2, #8
 80066ac:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	69da      	ldr	r2, [r3, #28]
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	f022 0204 	bic.w	r2, r2, #4
 80066bc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	69d9      	ldr	r1, [r3, #28]
 80066c4:	68bb      	ldr	r3, [r7, #8]
 80066c6:	691a      	ldr	r2, [r3, #16]
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	430a      	orrs	r2, r1
 80066ce:	61da      	str	r2, [r3, #28]
      break;
 80066d0:	e023      	b.n	800671a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80066d2:	68fb      	ldr	r3, [r7, #12]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	68b9      	ldr	r1, [r7, #8]
 80066d8:	4618      	mov	r0, r3
 80066da:	f000 fb1b 	bl	8006d14 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80066de:	68fb      	ldr	r3, [r7, #12]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	69da      	ldr	r2, [r3, #28]
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80066ec:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	69da      	ldr	r2, [r3, #28]
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80066fc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	69d9      	ldr	r1, [r3, #28]
 8006704:	68bb      	ldr	r3, [r7, #8]
 8006706:	691b      	ldr	r3, [r3, #16]
 8006708:	021a      	lsls	r2, r3, #8
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	430a      	orrs	r2, r1
 8006710:	61da      	str	r2, [r3, #28]
      break;
 8006712:	e002      	b.n	800671a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8006714:	2301      	movs	r3, #1
 8006716:	75fb      	strb	r3, [r7, #23]
      break;
 8006718:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	2200      	movs	r2, #0
 800671e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006722:	7dfb      	ldrb	r3, [r7, #23]
}
 8006724:	4618      	mov	r0, r3
 8006726:	3718      	adds	r7, #24
 8006728:	46bd      	mov	sp, r7
 800672a:	bd80      	pop	{r7, pc}

0800672c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800672c:	b580      	push	{r7, lr}
 800672e:	b084      	sub	sp, #16
 8006730:	af00      	add	r7, sp, #0
 8006732:	6078      	str	r0, [r7, #4]
 8006734:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006736:	2300      	movs	r3, #0
 8006738:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006740:	2b01      	cmp	r3, #1
 8006742:	d101      	bne.n	8006748 <HAL_TIM_ConfigClockSource+0x1c>
 8006744:	2302      	movs	r3, #2
 8006746:	e0b4      	b.n	80068b2 <HAL_TIM_ConfigClockSource+0x186>
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	2201      	movs	r2, #1
 800674c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	2202      	movs	r2, #2
 8006754:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	689b      	ldr	r3, [r3, #8]
 800675e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006760:	68bb      	ldr	r3, [r7, #8]
 8006762:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006766:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006768:	68bb      	ldr	r3, [r7, #8]
 800676a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800676e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	68ba      	ldr	r2, [r7, #8]
 8006776:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006778:	683b      	ldr	r3, [r7, #0]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006780:	d03e      	beq.n	8006800 <HAL_TIM_ConfigClockSource+0xd4>
 8006782:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006786:	f200 8087 	bhi.w	8006898 <HAL_TIM_ConfigClockSource+0x16c>
 800678a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800678e:	f000 8086 	beq.w	800689e <HAL_TIM_ConfigClockSource+0x172>
 8006792:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006796:	d87f      	bhi.n	8006898 <HAL_TIM_ConfigClockSource+0x16c>
 8006798:	2b70      	cmp	r3, #112	; 0x70
 800679a:	d01a      	beq.n	80067d2 <HAL_TIM_ConfigClockSource+0xa6>
 800679c:	2b70      	cmp	r3, #112	; 0x70
 800679e:	d87b      	bhi.n	8006898 <HAL_TIM_ConfigClockSource+0x16c>
 80067a0:	2b60      	cmp	r3, #96	; 0x60
 80067a2:	d050      	beq.n	8006846 <HAL_TIM_ConfigClockSource+0x11a>
 80067a4:	2b60      	cmp	r3, #96	; 0x60
 80067a6:	d877      	bhi.n	8006898 <HAL_TIM_ConfigClockSource+0x16c>
 80067a8:	2b50      	cmp	r3, #80	; 0x50
 80067aa:	d03c      	beq.n	8006826 <HAL_TIM_ConfigClockSource+0xfa>
 80067ac:	2b50      	cmp	r3, #80	; 0x50
 80067ae:	d873      	bhi.n	8006898 <HAL_TIM_ConfigClockSource+0x16c>
 80067b0:	2b40      	cmp	r3, #64	; 0x40
 80067b2:	d058      	beq.n	8006866 <HAL_TIM_ConfigClockSource+0x13a>
 80067b4:	2b40      	cmp	r3, #64	; 0x40
 80067b6:	d86f      	bhi.n	8006898 <HAL_TIM_ConfigClockSource+0x16c>
 80067b8:	2b30      	cmp	r3, #48	; 0x30
 80067ba:	d064      	beq.n	8006886 <HAL_TIM_ConfigClockSource+0x15a>
 80067bc:	2b30      	cmp	r3, #48	; 0x30
 80067be:	d86b      	bhi.n	8006898 <HAL_TIM_ConfigClockSource+0x16c>
 80067c0:	2b20      	cmp	r3, #32
 80067c2:	d060      	beq.n	8006886 <HAL_TIM_ConfigClockSource+0x15a>
 80067c4:	2b20      	cmp	r3, #32
 80067c6:	d867      	bhi.n	8006898 <HAL_TIM_ConfigClockSource+0x16c>
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	d05c      	beq.n	8006886 <HAL_TIM_ConfigClockSource+0x15a>
 80067cc:	2b10      	cmp	r3, #16
 80067ce:	d05a      	beq.n	8006886 <HAL_TIM_ConfigClockSource+0x15a>
 80067d0:	e062      	b.n	8006898 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	6818      	ldr	r0, [r3, #0]
 80067d6:	683b      	ldr	r3, [r7, #0]
 80067d8:	6899      	ldr	r1, [r3, #8]
 80067da:	683b      	ldr	r3, [r7, #0]
 80067dc:	685a      	ldr	r2, [r3, #4]
 80067de:	683b      	ldr	r3, [r7, #0]
 80067e0:	68db      	ldr	r3, [r3, #12]
 80067e2:	f000 fb67 	bl	8006eb4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	689b      	ldr	r3, [r3, #8]
 80067ec:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80067ee:	68bb      	ldr	r3, [r7, #8]
 80067f0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80067f4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	68ba      	ldr	r2, [r7, #8]
 80067fc:	609a      	str	r2, [r3, #8]
      break;
 80067fe:	e04f      	b.n	80068a0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	6818      	ldr	r0, [r3, #0]
 8006804:	683b      	ldr	r3, [r7, #0]
 8006806:	6899      	ldr	r1, [r3, #8]
 8006808:	683b      	ldr	r3, [r7, #0]
 800680a:	685a      	ldr	r2, [r3, #4]
 800680c:	683b      	ldr	r3, [r7, #0]
 800680e:	68db      	ldr	r3, [r3, #12]
 8006810:	f000 fb50 	bl	8006eb4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	689a      	ldr	r2, [r3, #8]
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006822:	609a      	str	r2, [r3, #8]
      break;
 8006824:	e03c      	b.n	80068a0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	6818      	ldr	r0, [r3, #0]
 800682a:	683b      	ldr	r3, [r7, #0]
 800682c:	6859      	ldr	r1, [r3, #4]
 800682e:	683b      	ldr	r3, [r7, #0]
 8006830:	68db      	ldr	r3, [r3, #12]
 8006832:	461a      	mov	r2, r3
 8006834:	f000 fac4 	bl	8006dc0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	2150      	movs	r1, #80	; 0x50
 800683e:	4618      	mov	r0, r3
 8006840:	f000 fb1d 	bl	8006e7e <TIM_ITRx_SetConfig>
      break;
 8006844:	e02c      	b.n	80068a0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	6818      	ldr	r0, [r3, #0]
 800684a:	683b      	ldr	r3, [r7, #0]
 800684c:	6859      	ldr	r1, [r3, #4]
 800684e:	683b      	ldr	r3, [r7, #0]
 8006850:	68db      	ldr	r3, [r3, #12]
 8006852:	461a      	mov	r2, r3
 8006854:	f000 fae3 	bl	8006e1e <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	2160      	movs	r1, #96	; 0x60
 800685e:	4618      	mov	r0, r3
 8006860:	f000 fb0d 	bl	8006e7e <TIM_ITRx_SetConfig>
      break;
 8006864:	e01c      	b.n	80068a0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	6818      	ldr	r0, [r3, #0]
 800686a:	683b      	ldr	r3, [r7, #0]
 800686c:	6859      	ldr	r1, [r3, #4]
 800686e:	683b      	ldr	r3, [r7, #0]
 8006870:	68db      	ldr	r3, [r3, #12]
 8006872:	461a      	mov	r2, r3
 8006874:	f000 faa4 	bl	8006dc0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	2140      	movs	r1, #64	; 0x40
 800687e:	4618      	mov	r0, r3
 8006880:	f000 fafd 	bl	8006e7e <TIM_ITRx_SetConfig>
      break;
 8006884:	e00c      	b.n	80068a0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	681a      	ldr	r2, [r3, #0]
 800688a:	683b      	ldr	r3, [r7, #0]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	4619      	mov	r1, r3
 8006890:	4610      	mov	r0, r2
 8006892:	f000 faf4 	bl	8006e7e <TIM_ITRx_SetConfig>
      break;
 8006896:	e003      	b.n	80068a0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006898:	2301      	movs	r3, #1
 800689a:	73fb      	strb	r3, [r7, #15]
      break;
 800689c:	e000      	b.n	80068a0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800689e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	2201      	movs	r2, #1
 80068a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	2200      	movs	r2, #0
 80068ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80068b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80068b2:	4618      	mov	r0, r3
 80068b4:	3710      	adds	r7, #16
 80068b6:	46bd      	mov	sp, r7
 80068b8:	bd80      	pop	{r7, pc}

080068ba <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80068ba:	b480      	push	{r7}
 80068bc:	b083      	sub	sp, #12
 80068be:	af00      	add	r7, sp, #0
 80068c0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80068c2:	bf00      	nop
 80068c4:	370c      	adds	r7, #12
 80068c6:	46bd      	mov	sp, r7
 80068c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068cc:	4770      	bx	lr

080068ce <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80068ce:	b480      	push	{r7}
 80068d0:	b083      	sub	sp, #12
 80068d2:	af00      	add	r7, sp, #0
 80068d4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80068d6:	bf00      	nop
 80068d8:	370c      	adds	r7, #12
 80068da:	46bd      	mov	sp, r7
 80068dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068e0:	4770      	bx	lr

080068e2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80068e2:	b480      	push	{r7}
 80068e4:	b083      	sub	sp, #12
 80068e6:	af00      	add	r7, sp, #0
 80068e8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80068ea:	bf00      	nop
 80068ec:	370c      	adds	r7, #12
 80068ee:	46bd      	mov	sp, r7
 80068f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068f4:	4770      	bx	lr

080068f6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80068f6:	b480      	push	{r7}
 80068f8:	b083      	sub	sp, #12
 80068fa:	af00      	add	r7, sp, #0
 80068fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80068fe:	bf00      	nop
 8006900:	370c      	adds	r7, #12
 8006902:	46bd      	mov	sp, r7
 8006904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006908:	4770      	bx	lr

0800690a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800690a:	b480      	push	{r7}
 800690c:	b083      	sub	sp, #12
 800690e:	af00      	add	r7, sp, #0
 8006910:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006912:	bf00      	nop
 8006914:	370c      	adds	r7, #12
 8006916:	46bd      	mov	sp, r7
 8006918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800691c:	4770      	bx	lr
	...

08006920 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006920:	b480      	push	{r7}
 8006922:	b085      	sub	sp, #20
 8006924:	af00      	add	r7, sp, #0
 8006926:	6078      	str	r0, [r7, #4]
 8006928:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	4a40      	ldr	r2, [pc, #256]	; (8006a34 <TIM_Base_SetConfig+0x114>)
 8006934:	4293      	cmp	r3, r2
 8006936:	d013      	beq.n	8006960 <TIM_Base_SetConfig+0x40>
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800693e:	d00f      	beq.n	8006960 <TIM_Base_SetConfig+0x40>
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	4a3d      	ldr	r2, [pc, #244]	; (8006a38 <TIM_Base_SetConfig+0x118>)
 8006944:	4293      	cmp	r3, r2
 8006946:	d00b      	beq.n	8006960 <TIM_Base_SetConfig+0x40>
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	4a3c      	ldr	r2, [pc, #240]	; (8006a3c <TIM_Base_SetConfig+0x11c>)
 800694c:	4293      	cmp	r3, r2
 800694e:	d007      	beq.n	8006960 <TIM_Base_SetConfig+0x40>
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	4a3b      	ldr	r2, [pc, #236]	; (8006a40 <TIM_Base_SetConfig+0x120>)
 8006954:	4293      	cmp	r3, r2
 8006956:	d003      	beq.n	8006960 <TIM_Base_SetConfig+0x40>
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	4a3a      	ldr	r2, [pc, #232]	; (8006a44 <TIM_Base_SetConfig+0x124>)
 800695c:	4293      	cmp	r3, r2
 800695e:	d108      	bne.n	8006972 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006966:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006968:	683b      	ldr	r3, [r7, #0]
 800696a:	685b      	ldr	r3, [r3, #4]
 800696c:	68fa      	ldr	r2, [r7, #12]
 800696e:	4313      	orrs	r3, r2
 8006970:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	4a2f      	ldr	r2, [pc, #188]	; (8006a34 <TIM_Base_SetConfig+0x114>)
 8006976:	4293      	cmp	r3, r2
 8006978:	d02b      	beq.n	80069d2 <TIM_Base_SetConfig+0xb2>
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006980:	d027      	beq.n	80069d2 <TIM_Base_SetConfig+0xb2>
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	4a2c      	ldr	r2, [pc, #176]	; (8006a38 <TIM_Base_SetConfig+0x118>)
 8006986:	4293      	cmp	r3, r2
 8006988:	d023      	beq.n	80069d2 <TIM_Base_SetConfig+0xb2>
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	4a2b      	ldr	r2, [pc, #172]	; (8006a3c <TIM_Base_SetConfig+0x11c>)
 800698e:	4293      	cmp	r3, r2
 8006990:	d01f      	beq.n	80069d2 <TIM_Base_SetConfig+0xb2>
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	4a2a      	ldr	r2, [pc, #168]	; (8006a40 <TIM_Base_SetConfig+0x120>)
 8006996:	4293      	cmp	r3, r2
 8006998:	d01b      	beq.n	80069d2 <TIM_Base_SetConfig+0xb2>
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	4a29      	ldr	r2, [pc, #164]	; (8006a44 <TIM_Base_SetConfig+0x124>)
 800699e:	4293      	cmp	r3, r2
 80069a0:	d017      	beq.n	80069d2 <TIM_Base_SetConfig+0xb2>
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	4a28      	ldr	r2, [pc, #160]	; (8006a48 <TIM_Base_SetConfig+0x128>)
 80069a6:	4293      	cmp	r3, r2
 80069a8:	d013      	beq.n	80069d2 <TIM_Base_SetConfig+0xb2>
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	4a27      	ldr	r2, [pc, #156]	; (8006a4c <TIM_Base_SetConfig+0x12c>)
 80069ae:	4293      	cmp	r3, r2
 80069b0:	d00f      	beq.n	80069d2 <TIM_Base_SetConfig+0xb2>
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	4a26      	ldr	r2, [pc, #152]	; (8006a50 <TIM_Base_SetConfig+0x130>)
 80069b6:	4293      	cmp	r3, r2
 80069b8:	d00b      	beq.n	80069d2 <TIM_Base_SetConfig+0xb2>
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	4a25      	ldr	r2, [pc, #148]	; (8006a54 <TIM_Base_SetConfig+0x134>)
 80069be:	4293      	cmp	r3, r2
 80069c0:	d007      	beq.n	80069d2 <TIM_Base_SetConfig+0xb2>
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	4a24      	ldr	r2, [pc, #144]	; (8006a58 <TIM_Base_SetConfig+0x138>)
 80069c6:	4293      	cmp	r3, r2
 80069c8:	d003      	beq.n	80069d2 <TIM_Base_SetConfig+0xb2>
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	4a23      	ldr	r2, [pc, #140]	; (8006a5c <TIM_Base_SetConfig+0x13c>)
 80069ce:	4293      	cmp	r3, r2
 80069d0:	d108      	bne.n	80069e4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80069d2:	68fb      	ldr	r3, [r7, #12]
 80069d4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80069d8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80069da:	683b      	ldr	r3, [r7, #0]
 80069dc:	68db      	ldr	r3, [r3, #12]
 80069de:	68fa      	ldr	r2, [r7, #12]
 80069e0:	4313      	orrs	r3, r2
 80069e2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80069ea:	683b      	ldr	r3, [r7, #0]
 80069ec:	695b      	ldr	r3, [r3, #20]
 80069ee:	4313      	orrs	r3, r2
 80069f0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	68fa      	ldr	r2, [r7, #12]
 80069f6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80069f8:	683b      	ldr	r3, [r7, #0]
 80069fa:	689a      	ldr	r2, [r3, #8]
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006a00:	683b      	ldr	r3, [r7, #0]
 8006a02:	681a      	ldr	r2, [r3, #0]
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	4a0a      	ldr	r2, [pc, #40]	; (8006a34 <TIM_Base_SetConfig+0x114>)
 8006a0c:	4293      	cmp	r3, r2
 8006a0e:	d003      	beq.n	8006a18 <TIM_Base_SetConfig+0xf8>
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	4a0c      	ldr	r2, [pc, #48]	; (8006a44 <TIM_Base_SetConfig+0x124>)
 8006a14:	4293      	cmp	r3, r2
 8006a16:	d103      	bne.n	8006a20 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006a18:	683b      	ldr	r3, [r7, #0]
 8006a1a:	691a      	ldr	r2, [r3, #16]
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	2201      	movs	r2, #1
 8006a24:	615a      	str	r2, [r3, #20]
}
 8006a26:	bf00      	nop
 8006a28:	3714      	adds	r7, #20
 8006a2a:	46bd      	mov	sp, r7
 8006a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a30:	4770      	bx	lr
 8006a32:	bf00      	nop
 8006a34:	40010000 	.word	0x40010000
 8006a38:	40000400 	.word	0x40000400
 8006a3c:	40000800 	.word	0x40000800
 8006a40:	40000c00 	.word	0x40000c00
 8006a44:	40010400 	.word	0x40010400
 8006a48:	40014000 	.word	0x40014000
 8006a4c:	40014400 	.word	0x40014400
 8006a50:	40014800 	.word	0x40014800
 8006a54:	40001800 	.word	0x40001800
 8006a58:	40001c00 	.word	0x40001c00
 8006a5c:	40002000 	.word	0x40002000

08006a60 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006a60:	b480      	push	{r7}
 8006a62:	b087      	sub	sp, #28
 8006a64:	af00      	add	r7, sp, #0
 8006a66:	6078      	str	r0, [r7, #4]
 8006a68:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	6a1b      	ldr	r3, [r3, #32]
 8006a6e:	f023 0201 	bic.w	r2, r3, #1
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	6a1b      	ldr	r3, [r3, #32]
 8006a7a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	685b      	ldr	r3, [r3, #4]
 8006a80:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	699b      	ldr	r3, [r3, #24]
 8006a86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006a8e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	f023 0303 	bic.w	r3, r3, #3
 8006a96:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006a98:	683b      	ldr	r3, [r7, #0]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	68fa      	ldr	r2, [r7, #12]
 8006a9e:	4313      	orrs	r3, r2
 8006aa0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006aa2:	697b      	ldr	r3, [r7, #20]
 8006aa4:	f023 0302 	bic.w	r3, r3, #2
 8006aa8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006aaa:	683b      	ldr	r3, [r7, #0]
 8006aac:	689b      	ldr	r3, [r3, #8]
 8006aae:	697a      	ldr	r2, [r7, #20]
 8006ab0:	4313      	orrs	r3, r2
 8006ab2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	4a20      	ldr	r2, [pc, #128]	; (8006b38 <TIM_OC1_SetConfig+0xd8>)
 8006ab8:	4293      	cmp	r3, r2
 8006aba:	d003      	beq.n	8006ac4 <TIM_OC1_SetConfig+0x64>
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	4a1f      	ldr	r2, [pc, #124]	; (8006b3c <TIM_OC1_SetConfig+0xdc>)
 8006ac0:	4293      	cmp	r3, r2
 8006ac2:	d10c      	bne.n	8006ade <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006ac4:	697b      	ldr	r3, [r7, #20]
 8006ac6:	f023 0308 	bic.w	r3, r3, #8
 8006aca:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006acc:	683b      	ldr	r3, [r7, #0]
 8006ace:	68db      	ldr	r3, [r3, #12]
 8006ad0:	697a      	ldr	r2, [r7, #20]
 8006ad2:	4313      	orrs	r3, r2
 8006ad4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006ad6:	697b      	ldr	r3, [r7, #20]
 8006ad8:	f023 0304 	bic.w	r3, r3, #4
 8006adc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	4a15      	ldr	r2, [pc, #84]	; (8006b38 <TIM_OC1_SetConfig+0xd8>)
 8006ae2:	4293      	cmp	r3, r2
 8006ae4:	d003      	beq.n	8006aee <TIM_OC1_SetConfig+0x8e>
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	4a14      	ldr	r2, [pc, #80]	; (8006b3c <TIM_OC1_SetConfig+0xdc>)
 8006aea:	4293      	cmp	r3, r2
 8006aec:	d111      	bne.n	8006b12 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006aee:	693b      	ldr	r3, [r7, #16]
 8006af0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006af4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006af6:	693b      	ldr	r3, [r7, #16]
 8006af8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006afc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006afe:	683b      	ldr	r3, [r7, #0]
 8006b00:	695b      	ldr	r3, [r3, #20]
 8006b02:	693a      	ldr	r2, [r7, #16]
 8006b04:	4313      	orrs	r3, r2
 8006b06:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006b08:	683b      	ldr	r3, [r7, #0]
 8006b0a:	699b      	ldr	r3, [r3, #24]
 8006b0c:	693a      	ldr	r2, [r7, #16]
 8006b0e:	4313      	orrs	r3, r2
 8006b10:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	693a      	ldr	r2, [r7, #16]
 8006b16:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	68fa      	ldr	r2, [r7, #12]
 8006b1c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006b1e:	683b      	ldr	r3, [r7, #0]
 8006b20:	685a      	ldr	r2, [r3, #4]
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	697a      	ldr	r2, [r7, #20]
 8006b2a:	621a      	str	r2, [r3, #32]
}
 8006b2c:	bf00      	nop
 8006b2e:	371c      	adds	r7, #28
 8006b30:	46bd      	mov	sp, r7
 8006b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b36:	4770      	bx	lr
 8006b38:	40010000 	.word	0x40010000
 8006b3c:	40010400 	.word	0x40010400

08006b40 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006b40:	b480      	push	{r7}
 8006b42:	b087      	sub	sp, #28
 8006b44:	af00      	add	r7, sp, #0
 8006b46:	6078      	str	r0, [r7, #4]
 8006b48:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	6a1b      	ldr	r3, [r3, #32]
 8006b4e:	f023 0210 	bic.w	r2, r3, #16
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	6a1b      	ldr	r3, [r3, #32]
 8006b5a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	685b      	ldr	r3, [r3, #4]
 8006b60:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	699b      	ldr	r3, [r3, #24]
 8006b66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006b68:	68fb      	ldr	r3, [r7, #12]
 8006b6a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006b6e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006b76:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006b78:	683b      	ldr	r3, [r7, #0]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	021b      	lsls	r3, r3, #8
 8006b7e:	68fa      	ldr	r2, [r7, #12]
 8006b80:	4313      	orrs	r3, r2
 8006b82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006b84:	697b      	ldr	r3, [r7, #20]
 8006b86:	f023 0320 	bic.w	r3, r3, #32
 8006b8a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006b8c:	683b      	ldr	r3, [r7, #0]
 8006b8e:	689b      	ldr	r3, [r3, #8]
 8006b90:	011b      	lsls	r3, r3, #4
 8006b92:	697a      	ldr	r2, [r7, #20]
 8006b94:	4313      	orrs	r3, r2
 8006b96:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	4a22      	ldr	r2, [pc, #136]	; (8006c24 <TIM_OC2_SetConfig+0xe4>)
 8006b9c:	4293      	cmp	r3, r2
 8006b9e:	d003      	beq.n	8006ba8 <TIM_OC2_SetConfig+0x68>
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	4a21      	ldr	r2, [pc, #132]	; (8006c28 <TIM_OC2_SetConfig+0xe8>)
 8006ba4:	4293      	cmp	r3, r2
 8006ba6:	d10d      	bne.n	8006bc4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006ba8:	697b      	ldr	r3, [r7, #20]
 8006baa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006bae:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006bb0:	683b      	ldr	r3, [r7, #0]
 8006bb2:	68db      	ldr	r3, [r3, #12]
 8006bb4:	011b      	lsls	r3, r3, #4
 8006bb6:	697a      	ldr	r2, [r7, #20]
 8006bb8:	4313      	orrs	r3, r2
 8006bba:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006bbc:	697b      	ldr	r3, [r7, #20]
 8006bbe:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006bc2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	4a17      	ldr	r2, [pc, #92]	; (8006c24 <TIM_OC2_SetConfig+0xe4>)
 8006bc8:	4293      	cmp	r3, r2
 8006bca:	d003      	beq.n	8006bd4 <TIM_OC2_SetConfig+0x94>
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	4a16      	ldr	r2, [pc, #88]	; (8006c28 <TIM_OC2_SetConfig+0xe8>)
 8006bd0:	4293      	cmp	r3, r2
 8006bd2:	d113      	bne.n	8006bfc <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006bd4:	693b      	ldr	r3, [r7, #16]
 8006bd6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006bda:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006bdc:	693b      	ldr	r3, [r7, #16]
 8006bde:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006be2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006be4:	683b      	ldr	r3, [r7, #0]
 8006be6:	695b      	ldr	r3, [r3, #20]
 8006be8:	009b      	lsls	r3, r3, #2
 8006bea:	693a      	ldr	r2, [r7, #16]
 8006bec:	4313      	orrs	r3, r2
 8006bee:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006bf0:	683b      	ldr	r3, [r7, #0]
 8006bf2:	699b      	ldr	r3, [r3, #24]
 8006bf4:	009b      	lsls	r3, r3, #2
 8006bf6:	693a      	ldr	r2, [r7, #16]
 8006bf8:	4313      	orrs	r3, r2
 8006bfa:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	693a      	ldr	r2, [r7, #16]
 8006c00:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	68fa      	ldr	r2, [r7, #12]
 8006c06:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006c08:	683b      	ldr	r3, [r7, #0]
 8006c0a:	685a      	ldr	r2, [r3, #4]
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	697a      	ldr	r2, [r7, #20]
 8006c14:	621a      	str	r2, [r3, #32]
}
 8006c16:	bf00      	nop
 8006c18:	371c      	adds	r7, #28
 8006c1a:	46bd      	mov	sp, r7
 8006c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c20:	4770      	bx	lr
 8006c22:	bf00      	nop
 8006c24:	40010000 	.word	0x40010000
 8006c28:	40010400 	.word	0x40010400

08006c2c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006c2c:	b480      	push	{r7}
 8006c2e:	b087      	sub	sp, #28
 8006c30:	af00      	add	r7, sp, #0
 8006c32:	6078      	str	r0, [r7, #4]
 8006c34:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	6a1b      	ldr	r3, [r3, #32]
 8006c3a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	6a1b      	ldr	r3, [r3, #32]
 8006c46:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	685b      	ldr	r3, [r3, #4]
 8006c4c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	69db      	ldr	r3, [r3, #28]
 8006c52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006c54:	68fb      	ldr	r3, [r7, #12]
 8006c56:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006c5a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006c5c:	68fb      	ldr	r3, [r7, #12]
 8006c5e:	f023 0303 	bic.w	r3, r3, #3
 8006c62:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006c64:	683b      	ldr	r3, [r7, #0]
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	68fa      	ldr	r2, [r7, #12]
 8006c6a:	4313      	orrs	r3, r2
 8006c6c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006c6e:	697b      	ldr	r3, [r7, #20]
 8006c70:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006c74:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006c76:	683b      	ldr	r3, [r7, #0]
 8006c78:	689b      	ldr	r3, [r3, #8]
 8006c7a:	021b      	lsls	r3, r3, #8
 8006c7c:	697a      	ldr	r2, [r7, #20]
 8006c7e:	4313      	orrs	r3, r2
 8006c80:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	4a21      	ldr	r2, [pc, #132]	; (8006d0c <TIM_OC3_SetConfig+0xe0>)
 8006c86:	4293      	cmp	r3, r2
 8006c88:	d003      	beq.n	8006c92 <TIM_OC3_SetConfig+0x66>
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	4a20      	ldr	r2, [pc, #128]	; (8006d10 <TIM_OC3_SetConfig+0xe4>)
 8006c8e:	4293      	cmp	r3, r2
 8006c90:	d10d      	bne.n	8006cae <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006c92:	697b      	ldr	r3, [r7, #20]
 8006c94:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006c98:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006c9a:	683b      	ldr	r3, [r7, #0]
 8006c9c:	68db      	ldr	r3, [r3, #12]
 8006c9e:	021b      	lsls	r3, r3, #8
 8006ca0:	697a      	ldr	r2, [r7, #20]
 8006ca2:	4313      	orrs	r3, r2
 8006ca4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006ca6:	697b      	ldr	r3, [r7, #20]
 8006ca8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006cac:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	4a16      	ldr	r2, [pc, #88]	; (8006d0c <TIM_OC3_SetConfig+0xe0>)
 8006cb2:	4293      	cmp	r3, r2
 8006cb4:	d003      	beq.n	8006cbe <TIM_OC3_SetConfig+0x92>
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	4a15      	ldr	r2, [pc, #84]	; (8006d10 <TIM_OC3_SetConfig+0xe4>)
 8006cba:	4293      	cmp	r3, r2
 8006cbc:	d113      	bne.n	8006ce6 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006cbe:	693b      	ldr	r3, [r7, #16]
 8006cc0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006cc4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006cc6:	693b      	ldr	r3, [r7, #16]
 8006cc8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006ccc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006cce:	683b      	ldr	r3, [r7, #0]
 8006cd0:	695b      	ldr	r3, [r3, #20]
 8006cd2:	011b      	lsls	r3, r3, #4
 8006cd4:	693a      	ldr	r2, [r7, #16]
 8006cd6:	4313      	orrs	r3, r2
 8006cd8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006cda:	683b      	ldr	r3, [r7, #0]
 8006cdc:	699b      	ldr	r3, [r3, #24]
 8006cde:	011b      	lsls	r3, r3, #4
 8006ce0:	693a      	ldr	r2, [r7, #16]
 8006ce2:	4313      	orrs	r3, r2
 8006ce4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	693a      	ldr	r2, [r7, #16]
 8006cea:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	68fa      	ldr	r2, [r7, #12]
 8006cf0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006cf2:	683b      	ldr	r3, [r7, #0]
 8006cf4:	685a      	ldr	r2, [r3, #4]
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	697a      	ldr	r2, [r7, #20]
 8006cfe:	621a      	str	r2, [r3, #32]
}
 8006d00:	bf00      	nop
 8006d02:	371c      	adds	r7, #28
 8006d04:	46bd      	mov	sp, r7
 8006d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d0a:	4770      	bx	lr
 8006d0c:	40010000 	.word	0x40010000
 8006d10:	40010400 	.word	0x40010400

08006d14 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006d14:	b480      	push	{r7}
 8006d16:	b087      	sub	sp, #28
 8006d18:	af00      	add	r7, sp, #0
 8006d1a:	6078      	str	r0, [r7, #4]
 8006d1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	6a1b      	ldr	r3, [r3, #32]
 8006d22:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	6a1b      	ldr	r3, [r3, #32]
 8006d2e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	685b      	ldr	r3, [r3, #4]
 8006d34:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	69db      	ldr	r3, [r3, #28]
 8006d3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006d3c:	68fb      	ldr	r3, [r7, #12]
 8006d3e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006d42:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006d4a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006d4c:	683b      	ldr	r3, [r7, #0]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	021b      	lsls	r3, r3, #8
 8006d52:	68fa      	ldr	r2, [r7, #12]
 8006d54:	4313      	orrs	r3, r2
 8006d56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006d58:	693b      	ldr	r3, [r7, #16]
 8006d5a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006d5e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006d60:	683b      	ldr	r3, [r7, #0]
 8006d62:	689b      	ldr	r3, [r3, #8]
 8006d64:	031b      	lsls	r3, r3, #12
 8006d66:	693a      	ldr	r2, [r7, #16]
 8006d68:	4313      	orrs	r3, r2
 8006d6a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	4a12      	ldr	r2, [pc, #72]	; (8006db8 <TIM_OC4_SetConfig+0xa4>)
 8006d70:	4293      	cmp	r3, r2
 8006d72:	d003      	beq.n	8006d7c <TIM_OC4_SetConfig+0x68>
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	4a11      	ldr	r2, [pc, #68]	; (8006dbc <TIM_OC4_SetConfig+0xa8>)
 8006d78:	4293      	cmp	r3, r2
 8006d7a:	d109      	bne.n	8006d90 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006d7c:	697b      	ldr	r3, [r7, #20]
 8006d7e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006d82:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006d84:	683b      	ldr	r3, [r7, #0]
 8006d86:	695b      	ldr	r3, [r3, #20]
 8006d88:	019b      	lsls	r3, r3, #6
 8006d8a:	697a      	ldr	r2, [r7, #20]
 8006d8c:	4313      	orrs	r3, r2
 8006d8e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	697a      	ldr	r2, [r7, #20]
 8006d94:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	68fa      	ldr	r2, [r7, #12]
 8006d9a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006d9c:	683b      	ldr	r3, [r7, #0]
 8006d9e:	685a      	ldr	r2, [r3, #4]
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	693a      	ldr	r2, [r7, #16]
 8006da8:	621a      	str	r2, [r3, #32]
}
 8006daa:	bf00      	nop
 8006dac:	371c      	adds	r7, #28
 8006dae:	46bd      	mov	sp, r7
 8006db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006db4:	4770      	bx	lr
 8006db6:	bf00      	nop
 8006db8:	40010000 	.word	0x40010000
 8006dbc:	40010400 	.word	0x40010400

08006dc0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006dc0:	b480      	push	{r7}
 8006dc2:	b087      	sub	sp, #28
 8006dc4:	af00      	add	r7, sp, #0
 8006dc6:	60f8      	str	r0, [r7, #12]
 8006dc8:	60b9      	str	r1, [r7, #8]
 8006dca:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	6a1b      	ldr	r3, [r3, #32]
 8006dd0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	6a1b      	ldr	r3, [r3, #32]
 8006dd6:	f023 0201 	bic.w	r2, r3, #1
 8006dda:	68fb      	ldr	r3, [r7, #12]
 8006ddc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	699b      	ldr	r3, [r3, #24]
 8006de2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006de4:	693b      	ldr	r3, [r7, #16]
 8006de6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006dea:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	011b      	lsls	r3, r3, #4
 8006df0:	693a      	ldr	r2, [r7, #16]
 8006df2:	4313      	orrs	r3, r2
 8006df4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006df6:	697b      	ldr	r3, [r7, #20]
 8006df8:	f023 030a 	bic.w	r3, r3, #10
 8006dfc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006dfe:	697a      	ldr	r2, [r7, #20]
 8006e00:	68bb      	ldr	r3, [r7, #8]
 8006e02:	4313      	orrs	r3, r2
 8006e04:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006e06:	68fb      	ldr	r3, [r7, #12]
 8006e08:	693a      	ldr	r2, [r7, #16]
 8006e0a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006e0c:	68fb      	ldr	r3, [r7, #12]
 8006e0e:	697a      	ldr	r2, [r7, #20]
 8006e10:	621a      	str	r2, [r3, #32]
}
 8006e12:	bf00      	nop
 8006e14:	371c      	adds	r7, #28
 8006e16:	46bd      	mov	sp, r7
 8006e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e1c:	4770      	bx	lr

08006e1e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006e1e:	b480      	push	{r7}
 8006e20:	b087      	sub	sp, #28
 8006e22:	af00      	add	r7, sp, #0
 8006e24:	60f8      	str	r0, [r7, #12]
 8006e26:	60b9      	str	r1, [r7, #8]
 8006e28:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	6a1b      	ldr	r3, [r3, #32]
 8006e2e:	f023 0210 	bic.w	r2, r3, #16
 8006e32:	68fb      	ldr	r3, [r7, #12]
 8006e34:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006e36:	68fb      	ldr	r3, [r7, #12]
 8006e38:	699b      	ldr	r3, [r3, #24]
 8006e3a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	6a1b      	ldr	r3, [r3, #32]
 8006e40:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006e42:	697b      	ldr	r3, [r7, #20]
 8006e44:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006e48:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	031b      	lsls	r3, r3, #12
 8006e4e:	697a      	ldr	r2, [r7, #20]
 8006e50:	4313      	orrs	r3, r2
 8006e52:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006e54:	693b      	ldr	r3, [r7, #16]
 8006e56:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006e5a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006e5c:	68bb      	ldr	r3, [r7, #8]
 8006e5e:	011b      	lsls	r3, r3, #4
 8006e60:	693a      	ldr	r2, [r7, #16]
 8006e62:	4313      	orrs	r3, r2
 8006e64:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	697a      	ldr	r2, [r7, #20]
 8006e6a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006e6c:	68fb      	ldr	r3, [r7, #12]
 8006e6e:	693a      	ldr	r2, [r7, #16]
 8006e70:	621a      	str	r2, [r3, #32]
}
 8006e72:	bf00      	nop
 8006e74:	371c      	adds	r7, #28
 8006e76:	46bd      	mov	sp, r7
 8006e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e7c:	4770      	bx	lr

08006e7e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006e7e:	b480      	push	{r7}
 8006e80:	b085      	sub	sp, #20
 8006e82:	af00      	add	r7, sp, #0
 8006e84:	6078      	str	r0, [r7, #4]
 8006e86:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	689b      	ldr	r3, [r3, #8]
 8006e8c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006e8e:	68fb      	ldr	r3, [r7, #12]
 8006e90:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006e94:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006e96:	683a      	ldr	r2, [r7, #0]
 8006e98:	68fb      	ldr	r3, [r7, #12]
 8006e9a:	4313      	orrs	r3, r2
 8006e9c:	f043 0307 	orr.w	r3, r3, #7
 8006ea0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	68fa      	ldr	r2, [r7, #12]
 8006ea6:	609a      	str	r2, [r3, #8]
}
 8006ea8:	bf00      	nop
 8006eaa:	3714      	adds	r7, #20
 8006eac:	46bd      	mov	sp, r7
 8006eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eb2:	4770      	bx	lr

08006eb4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006eb4:	b480      	push	{r7}
 8006eb6:	b087      	sub	sp, #28
 8006eb8:	af00      	add	r7, sp, #0
 8006eba:	60f8      	str	r0, [r7, #12]
 8006ebc:	60b9      	str	r1, [r7, #8]
 8006ebe:	607a      	str	r2, [r7, #4]
 8006ec0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006ec2:	68fb      	ldr	r3, [r7, #12]
 8006ec4:	689b      	ldr	r3, [r3, #8]
 8006ec6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006ec8:	697b      	ldr	r3, [r7, #20]
 8006eca:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006ece:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006ed0:	683b      	ldr	r3, [r7, #0]
 8006ed2:	021a      	lsls	r2, r3, #8
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	431a      	orrs	r2, r3
 8006ed8:	68bb      	ldr	r3, [r7, #8]
 8006eda:	4313      	orrs	r3, r2
 8006edc:	697a      	ldr	r2, [r7, #20]
 8006ede:	4313      	orrs	r3, r2
 8006ee0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	697a      	ldr	r2, [r7, #20]
 8006ee6:	609a      	str	r2, [r3, #8]
}
 8006ee8:	bf00      	nop
 8006eea:	371c      	adds	r7, #28
 8006eec:	46bd      	mov	sp, r7
 8006eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ef2:	4770      	bx	lr

08006ef4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006ef4:	b480      	push	{r7}
 8006ef6:	b087      	sub	sp, #28
 8006ef8:	af00      	add	r7, sp, #0
 8006efa:	60f8      	str	r0, [r7, #12]
 8006efc:	60b9      	str	r1, [r7, #8]
 8006efe:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006f00:	68bb      	ldr	r3, [r7, #8]
 8006f02:	f003 031f 	and.w	r3, r3, #31
 8006f06:	2201      	movs	r2, #1
 8006f08:	fa02 f303 	lsl.w	r3, r2, r3
 8006f0c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006f0e:	68fb      	ldr	r3, [r7, #12]
 8006f10:	6a1a      	ldr	r2, [r3, #32]
 8006f12:	697b      	ldr	r3, [r7, #20]
 8006f14:	43db      	mvns	r3, r3
 8006f16:	401a      	ands	r2, r3
 8006f18:	68fb      	ldr	r3, [r7, #12]
 8006f1a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006f1c:	68fb      	ldr	r3, [r7, #12]
 8006f1e:	6a1a      	ldr	r2, [r3, #32]
 8006f20:	68bb      	ldr	r3, [r7, #8]
 8006f22:	f003 031f 	and.w	r3, r3, #31
 8006f26:	6879      	ldr	r1, [r7, #4]
 8006f28:	fa01 f303 	lsl.w	r3, r1, r3
 8006f2c:	431a      	orrs	r2, r3
 8006f2e:	68fb      	ldr	r3, [r7, #12]
 8006f30:	621a      	str	r2, [r3, #32]
}
 8006f32:	bf00      	nop
 8006f34:	371c      	adds	r7, #28
 8006f36:	46bd      	mov	sp, r7
 8006f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f3c:	4770      	bx	lr
	...

08006f40 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006f40:	b480      	push	{r7}
 8006f42:	b085      	sub	sp, #20
 8006f44:	af00      	add	r7, sp, #0
 8006f46:	6078      	str	r0, [r7, #4]
 8006f48:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006f50:	2b01      	cmp	r3, #1
 8006f52:	d101      	bne.n	8006f58 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006f54:	2302      	movs	r3, #2
 8006f56:	e05a      	b.n	800700e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	2201      	movs	r2, #1
 8006f5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	2202      	movs	r2, #2
 8006f64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	685b      	ldr	r3, [r3, #4]
 8006f6e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	681b      	ldr	r3, [r3, #0]
 8006f74:	689b      	ldr	r3, [r3, #8]
 8006f76:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006f78:	68fb      	ldr	r3, [r7, #12]
 8006f7a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006f7e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006f80:	683b      	ldr	r3, [r7, #0]
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	68fa      	ldr	r2, [r7, #12]
 8006f86:	4313      	orrs	r3, r2
 8006f88:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	68fa      	ldr	r2, [r7, #12]
 8006f90:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	4a21      	ldr	r2, [pc, #132]	; (800701c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8006f98:	4293      	cmp	r3, r2
 8006f9a:	d022      	beq.n	8006fe2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006fa4:	d01d      	beq.n	8006fe2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	4a1d      	ldr	r2, [pc, #116]	; (8007020 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8006fac:	4293      	cmp	r3, r2
 8006fae:	d018      	beq.n	8006fe2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	4a1b      	ldr	r2, [pc, #108]	; (8007024 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8006fb6:	4293      	cmp	r3, r2
 8006fb8:	d013      	beq.n	8006fe2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	4a1a      	ldr	r2, [pc, #104]	; (8007028 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006fc0:	4293      	cmp	r3, r2
 8006fc2:	d00e      	beq.n	8006fe2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	4a18      	ldr	r2, [pc, #96]	; (800702c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8006fca:	4293      	cmp	r3, r2
 8006fcc:	d009      	beq.n	8006fe2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	4a17      	ldr	r2, [pc, #92]	; (8007030 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006fd4:	4293      	cmp	r3, r2
 8006fd6:	d004      	beq.n	8006fe2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	4a15      	ldr	r2, [pc, #84]	; (8007034 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006fde:	4293      	cmp	r3, r2
 8006fe0:	d10c      	bne.n	8006ffc <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006fe2:	68bb      	ldr	r3, [r7, #8]
 8006fe4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006fe8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006fea:	683b      	ldr	r3, [r7, #0]
 8006fec:	685b      	ldr	r3, [r3, #4]
 8006fee:	68ba      	ldr	r2, [r7, #8]
 8006ff0:	4313      	orrs	r3, r2
 8006ff2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	68ba      	ldr	r2, [r7, #8]
 8006ffa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	2201      	movs	r2, #1
 8007000:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	2200      	movs	r2, #0
 8007008:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800700c:	2300      	movs	r3, #0
}
 800700e:	4618      	mov	r0, r3
 8007010:	3714      	adds	r7, #20
 8007012:	46bd      	mov	sp, r7
 8007014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007018:	4770      	bx	lr
 800701a:	bf00      	nop
 800701c:	40010000 	.word	0x40010000
 8007020:	40000400 	.word	0x40000400
 8007024:	40000800 	.word	0x40000800
 8007028:	40000c00 	.word	0x40000c00
 800702c:	40010400 	.word	0x40010400
 8007030:	40014000 	.word	0x40014000
 8007034:	40001800 	.word	0x40001800

08007038 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8007038:	b480      	push	{r7}
 800703a:	b085      	sub	sp, #20
 800703c:	af00      	add	r7, sp, #0
 800703e:	6078      	str	r0, [r7, #4]
 8007040:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8007042:	2300      	movs	r3, #0
 8007044:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800704c:	2b01      	cmp	r3, #1
 800704e:	d101      	bne.n	8007054 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8007050:	2302      	movs	r3, #2
 8007052:	e03d      	b.n	80070d0 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	2201      	movs	r2, #1
 8007058:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800705c:	68fb      	ldr	r3, [r7, #12]
 800705e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8007062:	683b      	ldr	r3, [r7, #0]
 8007064:	68db      	ldr	r3, [r3, #12]
 8007066:	4313      	orrs	r3, r2
 8007068:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800706a:	68fb      	ldr	r3, [r7, #12]
 800706c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007070:	683b      	ldr	r3, [r7, #0]
 8007072:	689b      	ldr	r3, [r3, #8]
 8007074:	4313      	orrs	r3, r2
 8007076:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8007078:	68fb      	ldr	r3, [r7, #12]
 800707a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800707e:	683b      	ldr	r3, [r7, #0]
 8007080:	685b      	ldr	r3, [r3, #4]
 8007082:	4313      	orrs	r3, r2
 8007084:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800708c:	683b      	ldr	r3, [r7, #0]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	4313      	orrs	r3, r2
 8007092:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8007094:	68fb      	ldr	r3, [r7, #12]
 8007096:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800709a:	683b      	ldr	r3, [r7, #0]
 800709c:	691b      	ldr	r3, [r3, #16]
 800709e:	4313      	orrs	r3, r2
 80070a0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80070a8:	683b      	ldr	r3, [r7, #0]
 80070aa:	695b      	ldr	r3, [r3, #20]
 80070ac:	4313      	orrs	r3, r2
 80070ae:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80070b0:	68fb      	ldr	r3, [r7, #12]
 80070b2:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80070b6:	683b      	ldr	r3, [r7, #0]
 80070b8:	69db      	ldr	r3, [r3, #28]
 80070ba:	4313      	orrs	r3, r2
 80070bc:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	68fa      	ldr	r2, [r7, #12]
 80070c4:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	2200      	movs	r2, #0
 80070ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80070ce:	2300      	movs	r3, #0
}
 80070d0:	4618      	mov	r0, r3
 80070d2:	3714      	adds	r7, #20
 80070d4:	46bd      	mov	sp, r7
 80070d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070da:	4770      	bx	lr

080070dc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80070dc:	b480      	push	{r7}
 80070de:	b083      	sub	sp, #12
 80070e0:	af00      	add	r7, sp, #0
 80070e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80070e4:	bf00      	nop
 80070e6:	370c      	adds	r7, #12
 80070e8:	46bd      	mov	sp, r7
 80070ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ee:	4770      	bx	lr

080070f0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80070f0:	b480      	push	{r7}
 80070f2:	b083      	sub	sp, #12
 80070f4:	af00      	add	r7, sp, #0
 80070f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80070f8:	bf00      	nop
 80070fa:	370c      	adds	r7, #12
 80070fc:	46bd      	mov	sp, r7
 80070fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007102:	4770      	bx	lr

08007104 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007104:	b580      	push	{r7, lr}
 8007106:	b082      	sub	sp, #8
 8007108:	af00      	add	r7, sp, #0
 800710a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	2b00      	cmp	r3, #0
 8007110:	d101      	bne.n	8007116 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007112:	2301      	movs	r3, #1
 8007114:	e03f      	b.n	8007196 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800711c:	b2db      	uxtb	r3, r3
 800711e:	2b00      	cmp	r3, #0
 8007120:	d106      	bne.n	8007130 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	2200      	movs	r2, #0
 8007126:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800712a:	6878      	ldr	r0, [r7, #4]
 800712c:	f7fc fa38 	bl	80035a0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	2224      	movs	r2, #36	; 0x24
 8007134:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	68da      	ldr	r2, [r3, #12]
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007146:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007148:	6878      	ldr	r0, [r7, #4]
 800714a:	f000 fd7b 	bl	8007c44 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	691a      	ldr	r2, [r3, #16]
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800715c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	695a      	ldr	r2, [r3, #20]
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800716c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	68da      	ldr	r2, [r3, #12]
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800717c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	2200      	movs	r2, #0
 8007182:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	2220      	movs	r2, #32
 8007188:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	2220      	movs	r2, #32
 8007190:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8007194:	2300      	movs	r3, #0
}
 8007196:	4618      	mov	r0, r3
 8007198:	3708      	adds	r7, #8
 800719a:	46bd      	mov	sp, r7
 800719c:	bd80      	pop	{r7, pc}

0800719e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800719e:	b580      	push	{r7, lr}
 80071a0:	b08a      	sub	sp, #40	; 0x28
 80071a2:	af02      	add	r7, sp, #8
 80071a4:	60f8      	str	r0, [r7, #12]
 80071a6:	60b9      	str	r1, [r7, #8]
 80071a8:	603b      	str	r3, [r7, #0]
 80071aa:	4613      	mov	r3, r2
 80071ac:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80071ae:	2300      	movs	r3, #0
 80071b0:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80071b2:	68fb      	ldr	r3, [r7, #12]
 80071b4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80071b8:	b2db      	uxtb	r3, r3
 80071ba:	2b20      	cmp	r3, #32
 80071bc:	d17c      	bne.n	80072b8 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80071be:	68bb      	ldr	r3, [r7, #8]
 80071c0:	2b00      	cmp	r3, #0
 80071c2:	d002      	beq.n	80071ca <HAL_UART_Transmit+0x2c>
 80071c4:	88fb      	ldrh	r3, [r7, #6]
 80071c6:	2b00      	cmp	r3, #0
 80071c8:	d101      	bne.n	80071ce <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80071ca:	2301      	movs	r3, #1
 80071cc:	e075      	b.n	80072ba <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80071ce:	68fb      	ldr	r3, [r7, #12]
 80071d0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80071d4:	2b01      	cmp	r3, #1
 80071d6:	d101      	bne.n	80071dc <HAL_UART_Transmit+0x3e>
 80071d8:	2302      	movs	r3, #2
 80071da:	e06e      	b.n	80072ba <HAL_UART_Transmit+0x11c>
 80071dc:	68fb      	ldr	r3, [r7, #12]
 80071de:	2201      	movs	r2, #1
 80071e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	2200      	movs	r2, #0
 80071e8:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80071ea:	68fb      	ldr	r3, [r7, #12]
 80071ec:	2221      	movs	r2, #33	; 0x21
 80071ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80071f2:	f7fc fc1d 	bl	8003a30 <HAL_GetTick>
 80071f6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80071f8:	68fb      	ldr	r3, [r7, #12]
 80071fa:	88fa      	ldrh	r2, [r7, #6]
 80071fc:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80071fe:	68fb      	ldr	r3, [r7, #12]
 8007200:	88fa      	ldrh	r2, [r7, #6]
 8007202:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007204:	68fb      	ldr	r3, [r7, #12]
 8007206:	689b      	ldr	r3, [r3, #8]
 8007208:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800720c:	d108      	bne.n	8007220 <HAL_UART_Transmit+0x82>
 800720e:	68fb      	ldr	r3, [r7, #12]
 8007210:	691b      	ldr	r3, [r3, #16]
 8007212:	2b00      	cmp	r3, #0
 8007214:	d104      	bne.n	8007220 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8007216:	2300      	movs	r3, #0
 8007218:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800721a:	68bb      	ldr	r3, [r7, #8]
 800721c:	61bb      	str	r3, [r7, #24]
 800721e:	e003      	b.n	8007228 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8007220:	68bb      	ldr	r3, [r7, #8]
 8007222:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007224:	2300      	movs	r3, #0
 8007226:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8007228:	68fb      	ldr	r3, [r7, #12]
 800722a:	2200      	movs	r2, #0
 800722c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8007230:	e02a      	b.n	8007288 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007232:	683b      	ldr	r3, [r7, #0]
 8007234:	9300      	str	r3, [sp, #0]
 8007236:	697b      	ldr	r3, [r7, #20]
 8007238:	2200      	movs	r2, #0
 800723a:	2180      	movs	r1, #128	; 0x80
 800723c:	68f8      	ldr	r0, [r7, #12]
 800723e:	f000 faf9 	bl	8007834 <UART_WaitOnFlagUntilTimeout>
 8007242:	4603      	mov	r3, r0
 8007244:	2b00      	cmp	r3, #0
 8007246:	d001      	beq.n	800724c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8007248:	2303      	movs	r3, #3
 800724a:	e036      	b.n	80072ba <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800724c:	69fb      	ldr	r3, [r7, #28]
 800724e:	2b00      	cmp	r3, #0
 8007250:	d10b      	bne.n	800726a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007252:	69bb      	ldr	r3, [r7, #24]
 8007254:	881b      	ldrh	r3, [r3, #0]
 8007256:	461a      	mov	r2, r3
 8007258:	68fb      	ldr	r3, [r7, #12]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007260:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8007262:	69bb      	ldr	r3, [r7, #24]
 8007264:	3302      	adds	r3, #2
 8007266:	61bb      	str	r3, [r7, #24]
 8007268:	e007      	b.n	800727a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800726a:	69fb      	ldr	r3, [r7, #28]
 800726c:	781a      	ldrb	r2, [r3, #0]
 800726e:	68fb      	ldr	r3, [r7, #12]
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8007274:	69fb      	ldr	r3, [r7, #28]
 8007276:	3301      	adds	r3, #1
 8007278:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800727a:	68fb      	ldr	r3, [r7, #12]
 800727c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800727e:	b29b      	uxth	r3, r3
 8007280:	3b01      	subs	r3, #1
 8007282:	b29a      	uxth	r2, r3
 8007284:	68fb      	ldr	r3, [r7, #12]
 8007286:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8007288:	68fb      	ldr	r3, [r7, #12]
 800728a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800728c:	b29b      	uxth	r3, r3
 800728e:	2b00      	cmp	r3, #0
 8007290:	d1cf      	bne.n	8007232 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007292:	683b      	ldr	r3, [r7, #0]
 8007294:	9300      	str	r3, [sp, #0]
 8007296:	697b      	ldr	r3, [r7, #20]
 8007298:	2200      	movs	r2, #0
 800729a:	2140      	movs	r1, #64	; 0x40
 800729c:	68f8      	ldr	r0, [r7, #12]
 800729e:	f000 fac9 	bl	8007834 <UART_WaitOnFlagUntilTimeout>
 80072a2:	4603      	mov	r3, r0
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	d001      	beq.n	80072ac <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80072a8:	2303      	movs	r3, #3
 80072aa:	e006      	b.n	80072ba <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80072ac:	68fb      	ldr	r3, [r7, #12]
 80072ae:	2220      	movs	r2, #32
 80072b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80072b4:	2300      	movs	r3, #0
 80072b6:	e000      	b.n	80072ba <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80072b8:	2302      	movs	r3, #2
  }
}
 80072ba:	4618      	mov	r0, r3
 80072bc:	3720      	adds	r7, #32
 80072be:	46bd      	mov	sp, r7
 80072c0:	bd80      	pop	{r7, pc}
	...

080072c4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80072c4:	b580      	push	{r7, lr}
 80072c6:	b0ba      	sub	sp, #232	; 0xe8
 80072c8:	af00      	add	r7, sp, #0
 80072ca:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	68db      	ldr	r3, [r3, #12]
 80072dc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	695b      	ldr	r3, [r3, #20]
 80072e6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80072ea:	2300      	movs	r3, #0
 80072ec:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80072f0:	2300      	movs	r3, #0
 80072f2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80072f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80072fa:	f003 030f 	and.w	r3, r3, #15
 80072fe:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8007302:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007306:	2b00      	cmp	r3, #0
 8007308:	d10f      	bne.n	800732a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800730a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800730e:	f003 0320 	and.w	r3, r3, #32
 8007312:	2b00      	cmp	r3, #0
 8007314:	d009      	beq.n	800732a <HAL_UART_IRQHandler+0x66>
 8007316:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800731a:	f003 0320 	and.w	r3, r3, #32
 800731e:	2b00      	cmp	r3, #0
 8007320:	d003      	beq.n	800732a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8007322:	6878      	ldr	r0, [r7, #4]
 8007324:	f000 fbd3 	bl	8007ace <UART_Receive_IT>
      return;
 8007328:	e256      	b.n	80077d8 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800732a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800732e:	2b00      	cmp	r3, #0
 8007330:	f000 80de 	beq.w	80074f0 <HAL_UART_IRQHandler+0x22c>
 8007334:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007338:	f003 0301 	and.w	r3, r3, #1
 800733c:	2b00      	cmp	r3, #0
 800733e:	d106      	bne.n	800734e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8007340:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007344:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8007348:	2b00      	cmp	r3, #0
 800734a:	f000 80d1 	beq.w	80074f0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800734e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007352:	f003 0301 	and.w	r3, r3, #1
 8007356:	2b00      	cmp	r3, #0
 8007358:	d00b      	beq.n	8007372 <HAL_UART_IRQHandler+0xae>
 800735a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800735e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007362:	2b00      	cmp	r3, #0
 8007364:	d005      	beq.n	8007372 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800736a:	f043 0201 	orr.w	r2, r3, #1
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007372:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007376:	f003 0304 	and.w	r3, r3, #4
 800737a:	2b00      	cmp	r3, #0
 800737c:	d00b      	beq.n	8007396 <HAL_UART_IRQHandler+0xd2>
 800737e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007382:	f003 0301 	and.w	r3, r3, #1
 8007386:	2b00      	cmp	r3, #0
 8007388:	d005      	beq.n	8007396 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800738e:	f043 0202 	orr.w	r2, r3, #2
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007396:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800739a:	f003 0302 	and.w	r3, r3, #2
 800739e:	2b00      	cmp	r3, #0
 80073a0:	d00b      	beq.n	80073ba <HAL_UART_IRQHandler+0xf6>
 80073a2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80073a6:	f003 0301 	and.w	r3, r3, #1
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	d005      	beq.n	80073ba <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80073b2:	f043 0204 	orr.w	r2, r3, #4
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80073ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80073be:	f003 0308 	and.w	r3, r3, #8
 80073c2:	2b00      	cmp	r3, #0
 80073c4:	d011      	beq.n	80073ea <HAL_UART_IRQHandler+0x126>
 80073c6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80073ca:	f003 0320 	and.w	r3, r3, #32
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	d105      	bne.n	80073de <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80073d2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80073d6:	f003 0301 	and.w	r3, r3, #1
 80073da:	2b00      	cmp	r3, #0
 80073dc:	d005      	beq.n	80073ea <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80073e2:	f043 0208 	orr.w	r2, r3, #8
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80073ee:	2b00      	cmp	r3, #0
 80073f0:	f000 81ed 	beq.w	80077ce <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80073f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80073f8:	f003 0320 	and.w	r3, r3, #32
 80073fc:	2b00      	cmp	r3, #0
 80073fe:	d008      	beq.n	8007412 <HAL_UART_IRQHandler+0x14e>
 8007400:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007404:	f003 0320 	and.w	r3, r3, #32
 8007408:	2b00      	cmp	r3, #0
 800740a:	d002      	beq.n	8007412 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800740c:	6878      	ldr	r0, [r7, #4]
 800740e:	f000 fb5e 	bl	8007ace <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	695b      	ldr	r3, [r3, #20]
 8007418:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800741c:	2b40      	cmp	r3, #64	; 0x40
 800741e:	bf0c      	ite	eq
 8007420:	2301      	moveq	r3, #1
 8007422:	2300      	movne	r3, #0
 8007424:	b2db      	uxtb	r3, r3
 8007426:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800742e:	f003 0308 	and.w	r3, r3, #8
 8007432:	2b00      	cmp	r3, #0
 8007434:	d103      	bne.n	800743e <HAL_UART_IRQHandler+0x17a>
 8007436:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800743a:	2b00      	cmp	r3, #0
 800743c:	d04f      	beq.n	80074de <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800743e:	6878      	ldr	r0, [r7, #4]
 8007440:	f000 fa66 	bl	8007910 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	695b      	ldr	r3, [r3, #20]
 800744a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800744e:	2b40      	cmp	r3, #64	; 0x40
 8007450:	d141      	bne.n	80074d6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	3314      	adds	r3, #20
 8007458:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800745c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8007460:	e853 3f00 	ldrex	r3, [r3]
 8007464:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8007468:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800746c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007470:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	3314      	adds	r3, #20
 800747a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800747e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8007482:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007486:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800748a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800748e:	e841 2300 	strex	r3, r2, [r1]
 8007492:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8007496:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800749a:	2b00      	cmp	r3, #0
 800749c:	d1d9      	bne.n	8007452 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	d013      	beq.n	80074ce <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80074aa:	4a7d      	ldr	r2, [pc, #500]	; (80076a0 <HAL_UART_IRQHandler+0x3dc>)
 80074ac:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80074b2:	4618      	mov	r0, r3
 80074b4:	f7fc fecf 	bl	8004256 <HAL_DMA_Abort_IT>
 80074b8:	4603      	mov	r3, r0
 80074ba:	2b00      	cmp	r3, #0
 80074bc:	d016      	beq.n	80074ec <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80074c2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80074c4:	687a      	ldr	r2, [r7, #4]
 80074c6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80074c8:	4610      	mov	r0, r2
 80074ca:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80074cc:	e00e      	b.n	80074ec <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80074ce:	6878      	ldr	r0, [r7, #4]
 80074d0:	f000 f99a 	bl	8007808 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80074d4:	e00a      	b.n	80074ec <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80074d6:	6878      	ldr	r0, [r7, #4]
 80074d8:	f000 f996 	bl	8007808 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80074dc:	e006      	b.n	80074ec <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80074de:	6878      	ldr	r0, [r7, #4]
 80074e0:	f000 f992 	bl	8007808 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	2200      	movs	r2, #0
 80074e8:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80074ea:	e170      	b.n	80077ce <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80074ec:	bf00      	nop
    return;
 80074ee:	e16e      	b.n	80077ce <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80074f4:	2b01      	cmp	r3, #1
 80074f6:	f040 814a 	bne.w	800778e <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80074fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80074fe:	f003 0310 	and.w	r3, r3, #16
 8007502:	2b00      	cmp	r3, #0
 8007504:	f000 8143 	beq.w	800778e <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8007508:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800750c:	f003 0310 	and.w	r3, r3, #16
 8007510:	2b00      	cmp	r3, #0
 8007512:	f000 813c 	beq.w	800778e <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007516:	2300      	movs	r3, #0
 8007518:	60bb      	str	r3, [r7, #8]
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	681b      	ldr	r3, [r3, #0]
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	60bb      	str	r3, [r7, #8]
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	685b      	ldr	r3, [r3, #4]
 8007528:	60bb      	str	r3, [r7, #8]
 800752a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	695b      	ldr	r3, [r3, #20]
 8007532:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007536:	2b40      	cmp	r3, #64	; 0x40
 8007538:	f040 80b4 	bne.w	80076a4 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007540:	681b      	ldr	r3, [r3, #0]
 8007542:	685b      	ldr	r3, [r3, #4]
 8007544:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007548:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800754c:	2b00      	cmp	r3, #0
 800754e:	f000 8140 	beq.w	80077d2 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007556:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800755a:	429a      	cmp	r2, r3
 800755c:	f080 8139 	bcs.w	80077d2 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007566:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800756c:	69db      	ldr	r3, [r3, #28]
 800756e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007572:	f000 8088 	beq.w	8007686 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	330c      	adds	r3, #12
 800757c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007580:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8007584:	e853 3f00 	ldrex	r3, [r3]
 8007588:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800758c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8007590:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007594:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	681b      	ldr	r3, [r3, #0]
 800759c:	330c      	adds	r3, #12
 800759e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 80075a2:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80075a6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075aa:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80075ae:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80075b2:	e841 2300 	strex	r3, r2, [r1]
 80075b6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80075ba:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80075be:	2b00      	cmp	r3, #0
 80075c0:	d1d9      	bne.n	8007576 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	3314      	adds	r3, #20
 80075c8:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075ca:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80075cc:	e853 3f00 	ldrex	r3, [r3]
 80075d0:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80075d2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80075d4:	f023 0301 	bic.w	r3, r3, #1
 80075d8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	3314      	adds	r3, #20
 80075e2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80075e6:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80075ea:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075ec:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80075ee:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80075f2:	e841 2300 	strex	r3, r2, [r1]
 80075f6:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80075f8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80075fa:	2b00      	cmp	r3, #0
 80075fc:	d1e1      	bne.n	80075c2 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	3314      	adds	r3, #20
 8007604:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007606:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007608:	e853 3f00 	ldrex	r3, [r3]
 800760c:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800760e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007610:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007614:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	681b      	ldr	r3, [r3, #0]
 800761c:	3314      	adds	r3, #20
 800761e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8007622:	66fa      	str	r2, [r7, #108]	; 0x6c
 8007624:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007626:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8007628:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800762a:	e841 2300 	strex	r3, r2, [r1]
 800762e:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8007630:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007632:	2b00      	cmp	r3, #0
 8007634:	d1e3      	bne.n	80075fe <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	2220      	movs	r2, #32
 800763a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	2200      	movs	r2, #0
 8007642:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	681b      	ldr	r3, [r3, #0]
 8007648:	330c      	adds	r3, #12
 800764a:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800764c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800764e:	e853 3f00 	ldrex	r3, [r3]
 8007652:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8007654:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007656:	f023 0310 	bic.w	r3, r3, #16
 800765a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	330c      	adds	r3, #12
 8007664:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8007668:	65ba      	str	r2, [r7, #88]	; 0x58
 800766a:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800766c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800766e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007670:	e841 2300 	strex	r3, r2, [r1]
 8007674:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8007676:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007678:	2b00      	cmp	r3, #0
 800767a:	d1e3      	bne.n	8007644 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007680:	4618      	mov	r0, r3
 8007682:	f7fc fd78 	bl	8004176 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800768e:	b29b      	uxth	r3, r3
 8007690:	1ad3      	subs	r3, r2, r3
 8007692:	b29b      	uxth	r3, r3
 8007694:	4619      	mov	r1, r3
 8007696:	6878      	ldr	r0, [r7, #4]
 8007698:	f000 f8c0 	bl	800781c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800769c:	e099      	b.n	80077d2 <HAL_UART_IRQHandler+0x50e>
 800769e:	bf00      	nop
 80076a0:	080079d7 	.word	0x080079d7
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80076ac:	b29b      	uxth	r3, r3
 80076ae:	1ad3      	subs	r3, r2, r3
 80076b0:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80076b8:	b29b      	uxth	r3, r3
 80076ba:	2b00      	cmp	r3, #0
 80076bc:	f000 808b 	beq.w	80077d6 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 80076c0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80076c4:	2b00      	cmp	r3, #0
 80076c6:	f000 8086 	beq.w	80077d6 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	330c      	adds	r3, #12
 80076d0:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80076d4:	e853 3f00 	ldrex	r3, [r3]
 80076d8:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80076da:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80076dc:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80076e0:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	330c      	adds	r3, #12
 80076ea:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80076ee:	647a      	str	r2, [r7, #68]	; 0x44
 80076f0:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076f2:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80076f4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80076f6:	e841 2300 	strex	r3, r2, [r1]
 80076fa:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80076fc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80076fe:	2b00      	cmp	r3, #0
 8007700:	d1e3      	bne.n	80076ca <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	3314      	adds	r3, #20
 8007708:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800770a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800770c:	e853 3f00 	ldrex	r3, [r3]
 8007710:	623b      	str	r3, [r7, #32]
   return(result);
 8007712:	6a3b      	ldr	r3, [r7, #32]
 8007714:	f023 0301 	bic.w	r3, r3, #1
 8007718:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	3314      	adds	r3, #20
 8007722:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8007726:	633a      	str	r2, [r7, #48]	; 0x30
 8007728:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800772a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800772c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800772e:	e841 2300 	strex	r3, r2, [r1]
 8007732:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007734:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007736:	2b00      	cmp	r3, #0
 8007738:	d1e3      	bne.n	8007702 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	2220      	movs	r2, #32
 800773e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	2200      	movs	r2, #0
 8007746:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	330c      	adds	r3, #12
 800774e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007750:	693b      	ldr	r3, [r7, #16]
 8007752:	e853 3f00 	ldrex	r3, [r3]
 8007756:	60fb      	str	r3, [r7, #12]
   return(result);
 8007758:	68fb      	ldr	r3, [r7, #12]
 800775a:	f023 0310 	bic.w	r3, r3, #16
 800775e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	330c      	adds	r3, #12
 8007768:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800776c:	61fa      	str	r2, [r7, #28]
 800776e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007770:	69b9      	ldr	r1, [r7, #24]
 8007772:	69fa      	ldr	r2, [r7, #28]
 8007774:	e841 2300 	strex	r3, r2, [r1]
 8007778:	617b      	str	r3, [r7, #20]
   return(result);
 800777a:	697b      	ldr	r3, [r7, #20]
 800777c:	2b00      	cmp	r3, #0
 800777e:	d1e3      	bne.n	8007748 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007780:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007784:	4619      	mov	r1, r3
 8007786:	6878      	ldr	r0, [r7, #4]
 8007788:	f000 f848 	bl	800781c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800778c:	e023      	b.n	80077d6 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800778e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007792:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007796:	2b00      	cmp	r3, #0
 8007798:	d009      	beq.n	80077ae <HAL_UART_IRQHandler+0x4ea>
 800779a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800779e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80077a2:	2b00      	cmp	r3, #0
 80077a4:	d003      	beq.n	80077ae <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 80077a6:	6878      	ldr	r0, [r7, #4]
 80077a8:	f000 f929 	bl	80079fe <UART_Transmit_IT>
    return;
 80077ac:	e014      	b.n	80077d8 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80077ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80077b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80077b6:	2b00      	cmp	r3, #0
 80077b8:	d00e      	beq.n	80077d8 <HAL_UART_IRQHandler+0x514>
 80077ba:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80077be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80077c2:	2b00      	cmp	r3, #0
 80077c4:	d008      	beq.n	80077d8 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 80077c6:	6878      	ldr	r0, [r7, #4]
 80077c8:	f000 f969 	bl	8007a9e <UART_EndTransmit_IT>
    return;
 80077cc:	e004      	b.n	80077d8 <HAL_UART_IRQHandler+0x514>
    return;
 80077ce:	bf00      	nop
 80077d0:	e002      	b.n	80077d8 <HAL_UART_IRQHandler+0x514>
      return;
 80077d2:	bf00      	nop
 80077d4:	e000      	b.n	80077d8 <HAL_UART_IRQHandler+0x514>
      return;
 80077d6:	bf00      	nop
  }
}
 80077d8:	37e8      	adds	r7, #232	; 0xe8
 80077da:	46bd      	mov	sp, r7
 80077dc:	bd80      	pop	{r7, pc}
 80077de:	bf00      	nop

080077e0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80077e0:	b480      	push	{r7}
 80077e2:	b083      	sub	sp, #12
 80077e4:	af00      	add	r7, sp, #0
 80077e6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80077e8:	bf00      	nop
 80077ea:	370c      	adds	r7, #12
 80077ec:	46bd      	mov	sp, r7
 80077ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077f2:	4770      	bx	lr

080077f4 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80077f4:	b480      	push	{r7}
 80077f6:	b083      	sub	sp, #12
 80077f8:	af00      	add	r7, sp, #0
 80077fa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80077fc:	bf00      	nop
 80077fe:	370c      	adds	r7, #12
 8007800:	46bd      	mov	sp, r7
 8007802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007806:	4770      	bx	lr

08007808 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007808:	b480      	push	{r7}
 800780a:	b083      	sub	sp, #12
 800780c:	af00      	add	r7, sp, #0
 800780e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8007810:	bf00      	nop
 8007812:	370c      	adds	r7, #12
 8007814:	46bd      	mov	sp, r7
 8007816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800781a:	4770      	bx	lr

0800781c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800781c:	b480      	push	{r7}
 800781e:	b083      	sub	sp, #12
 8007820:	af00      	add	r7, sp, #0
 8007822:	6078      	str	r0, [r7, #4]
 8007824:	460b      	mov	r3, r1
 8007826:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007828:	bf00      	nop
 800782a:	370c      	adds	r7, #12
 800782c:	46bd      	mov	sp, r7
 800782e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007832:	4770      	bx	lr

08007834 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8007834:	b580      	push	{r7, lr}
 8007836:	b090      	sub	sp, #64	; 0x40
 8007838:	af00      	add	r7, sp, #0
 800783a:	60f8      	str	r0, [r7, #12]
 800783c:	60b9      	str	r1, [r7, #8]
 800783e:	603b      	str	r3, [r7, #0]
 8007840:	4613      	mov	r3, r2
 8007842:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007844:	e050      	b.n	80078e8 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007846:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007848:	f1b3 3fff 	cmp.w	r3, #4294967295
 800784c:	d04c      	beq.n	80078e8 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800784e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007850:	2b00      	cmp	r3, #0
 8007852:	d007      	beq.n	8007864 <UART_WaitOnFlagUntilTimeout+0x30>
 8007854:	f7fc f8ec 	bl	8003a30 <HAL_GetTick>
 8007858:	4602      	mov	r2, r0
 800785a:	683b      	ldr	r3, [r7, #0]
 800785c:	1ad3      	subs	r3, r2, r3
 800785e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007860:	429a      	cmp	r2, r3
 8007862:	d241      	bcs.n	80078e8 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007864:	68fb      	ldr	r3, [r7, #12]
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	330c      	adds	r3, #12
 800786a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800786c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800786e:	e853 3f00 	ldrex	r3, [r3]
 8007872:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007874:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007876:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800787a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800787c:	68fb      	ldr	r3, [r7, #12]
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	330c      	adds	r3, #12
 8007882:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8007884:	637a      	str	r2, [r7, #52]	; 0x34
 8007886:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007888:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800788a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800788c:	e841 2300 	strex	r3, r2, [r1]
 8007890:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8007892:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007894:	2b00      	cmp	r3, #0
 8007896:	d1e5      	bne.n	8007864 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007898:	68fb      	ldr	r3, [r7, #12]
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	3314      	adds	r3, #20
 800789e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078a0:	697b      	ldr	r3, [r7, #20]
 80078a2:	e853 3f00 	ldrex	r3, [r3]
 80078a6:	613b      	str	r3, [r7, #16]
   return(result);
 80078a8:	693b      	ldr	r3, [r7, #16]
 80078aa:	f023 0301 	bic.w	r3, r3, #1
 80078ae:	63bb      	str	r3, [r7, #56]	; 0x38
 80078b0:	68fb      	ldr	r3, [r7, #12]
 80078b2:	681b      	ldr	r3, [r3, #0]
 80078b4:	3314      	adds	r3, #20
 80078b6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80078b8:	623a      	str	r2, [r7, #32]
 80078ba:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078bc:	69f9      	ldr	r1, [r7, #28]
 80078be:	6a3a      	ldr	r2, [r7, #32]
 80078c0:	e841 2300 	strex	r3, r2, [r1]
 80078c4:	61bb      	str	r3, [r7, #24]
   return(result);
 80078c6:	69bb      	ldr	r3, [r7, #24]
 80078c8:	2b00      	cmp	r3, #0
 80078ca:	d1e5      	bne.n	8007898 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80078cc:	68fb      	ldr	r3, [r7, #12]
 80078ce:	2220      	movs	r2, #32
 80078d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80078d4:	68fb      	ldr	r3, [r7, #12]
 80078d6:	2220      	movs	r2, #32
 80078d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	2200      	movs	r2, #0
 80078e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80078e4:	2303      	movs	r3, #3
 80078e6:	e00f      	b.n	8007908 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80078e8:	68fb      	ldr	r3, [r7, #12]
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	681a      	ldr	r2, [r3, #0]
 80078ee:	68bb      	ldr	r3, [r7, #8]
 80078f0:	4013      	ands	r3, r2
 80078f2:	68ba      	ldr	r2, [r7, #8]
 80078f4:	429a      	cmp	r2, r3
 80078f6:	bf0c      	ite	eq
 80078f8:	2301      	moveq	r3, #1
 80078fa:	2300      	movne	r3, #0
 80078fc:	b2db      	uxtb	r3, r3
 80078fe:	461a      	mov	r2, r3
 8007900:	79fb      	ldrb	r3, [r7, #7]
 8007902:	429a      	cmp	r2, r3
 8007904:	d09f      	beq.n	8007846 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8007906:	2300      	movs	r3, #0
}
 8007908:	4618      	mov	r0, r3
 800790a:	3740      	adds	r7, #64	; 0x40
 800790c:	46bd      	mov	sp, r7
 800790e:	bd80      	pop	{r7, pc}

08007910 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007910:	b480      	push	{r7}
 8007912:	b095      	sub	sp, #84	; 0x54
 8007914:	af00      	add	r7, sp, #0
 8007916:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	330c      	adds	r3, #12
 800791e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007920:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007922:	e853 3f00 	ldrex	r3, [r3]
 8007926:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007928:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800792a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800792e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	681b      	ldr	r3, [r3, #0]
 8007934:	330c      	adds	r3, #12
 8007936:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8007938:	643a      	str	r2, [r7, #64]	; 0x40
 800793a:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800793c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800793e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007940:	e841 2300 	strex	r3, r2, [r1]
 8007944:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007946:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007948:	2b00      	cmp	r3, #0
 800794a:	d1e5      	bne.n	8007918 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	3314      	adds	r3, #20
 8007952:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007954:	6a3b      	ldr	r3, [r7, #32]
 8007956:	e853 3f00 	ldrex	r3, [r3]
 800795a:	61fb      	str	r3, [r7, #28]
   return(result);
 800795c:	69fb      	ldr	r3, [r7, #28]
 800795e:	f023 0301 	bic.w	r3, r3, #1
 8007962:	64bb      	str	r3, [r7, #72]	; 0x48
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	3314      	adds	r3, #20
 800796a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800796c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800796e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007970:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007972:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007974:	e841 2300 	strex	r3, r2, [r1]
 8007978:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800797a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800797c:	2b00      	cmp	r3, #0
 800797e:	d1e5      	bne.n	800794c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007984:	2b01      	cmp	r3, #1
 8007986:	d119      	bne.n	80079bc <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	681b      	ldr	r3, [r3, #0]
 800798c:	330c      	adds	r3, #12
 800798e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007990:	68fb      	ldr	r3, [r7, #12]
 8007992:	e853 3f00 	ldrex	r3, [r3]
 8007996:	60bb      	str	r3, [r7, #8]
   return(result);
 8007998:	68bb      	ldr	r3, [r7, #8]
 800799a:	f023 0310 	bic.w	r3, r3, #16
 800799e:	647b      	str	r3, [r7, #68]	; 0x44
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	330c      	adds	r3, #12
 80079a6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80079a8:	61ba      	str	r2, [r7, #24]
 80079aa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079ac:	6979      	ldr	r1, [r7, #20]
 80079ae:	69ba      	ldr	r2, [r7, #24]
 80079b0:	e841 2300 	strex	r3, r2, [r1]
 80079b4:	613b      	str	r3, [r7, #16]
   return(result);
 80079b6:	693b      	ldr	r3, [r7, #16]
 80079b8:	2b00      	cmp	r3, #0
 80079ba:	d1e5      	bne.n	8007988 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	2220      	movs	r2, #32
 80079c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	2200      	movs	r2, #0
 80079c8:	631a      	str	r2, [r3, #48]	; 0x30
}
 80079ca:	bf00      	nop
 80079cc:	3754      	adds	r7, #84	; 0x54
 80079ce:	46bd      	mov	sp, r7
 80079d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079d4:	4770      	bx	lr

080079d6 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80079d6:	b580      	push	{r7, lr}
 80079d8:	b084      	sub	sp, #16
 80079da:	af00      	add	r7, sp, #0
 80079dc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80079e2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80079e4:	68fb      	ldr	r3, [r7, #12]
 80079e6:	2200      	movs	r2, #0
 80079e8:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80079ea:	68fb      	ldr	r3, [r7, #12]
 80079ec:	2200      	movs	r2, #0
 80079ee:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80079f0:	68f8      	ldr	r0, [r7, #12]
 80079f2:	f7ff ff09 	bl	8007808 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80079f6:	bf00      	nop
 80079f8:	3710      	adds	r7, #16
 80079fa:	46bd      	mov	sp, r7
 80079fc:	bd80      	pop	{r7, pc}

080079fe <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80079fe:	b480      	push	{r7}
 8007a00:	b085      	sub	sp, #20
 8007a02:	af00      	add	r7, sp, #0
 8007a04:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007a0c:	b2db      	uxtb	r3, r3
 8007a0e:	2b21      	cmp	r3, #33	; 0x21
 8007a10:	d13e      	bne.n	8007a90 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	689b      	ldr	r3, [r3, #8]
 8007a16:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007a1a:	d114      	bne.n	8007a46 <UART_Transmit_IT+0x48>
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	691b      	ldr	r3, [r3, #16]
 8007a20:	2b00      	cmp	r3, #0
 8007a22:	d110      	bne.n	8007a46 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	6a1b      	ldr	r3, [r3, #32]
 8007a28:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8007a2a:	68fb      	ldr	r3, [r7, #12]
 8007a2c:	881b      	ldrh	r3, [r3, #0]
 8007a2e:	461a      	mov	r2, r3
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007a38:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	6a1b      	ldr	r3, [r3, #32]
 8007a3e:	1c9a      	adds	r2, r3, #2
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	621a      	str	r2, [r3, #32]
 8007a44:	e008      	b.n	8007a58 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	6a1b      	ldr	r3, [r3, #32]
 8007a4a:	1c59      	adds	r1, r3, #1
 8007a4c:	687a      	ldr	r2, [r7, #4]
 8007a4e:	6211      	str	r1, [r2, #32]
 8007a50:	781a      	ldrb	r2, [r3, #0]
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	681b      	ldr	r3, [r3, #0]
 8007a56:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007a5c:	b29b      	uxth	r3, r3
 8007a5e:	3b01      	subs	r3, #1
 8007a60:	b29b      	uxth	r3, r3
 8007a62:	687a      	ldr	r2, [r7, #4]
 8007a64:	4619      	mov	r1, r3
 8007a66:	84d1      	strh	r1, [r2, #38]	; 0x26
 8007a68:	2b00      	cmp	r3, #0
 8007a6a:	d10f      	bne.n	8007a8c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	68da      	ldr	r2, [r3, #12]
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	681b      	ldr	r3, [r3, #0]
 8007a76:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007a7a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	68da      	ldr	r2, [r3, #12]
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007a8a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8007a8c:	2300      	movs	r3, #0
 8007a8e:	e000      	b.n	8007a92 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8007a90:	2302      	movs	r3, #2
  }
}
 8007a92:	4618      	mov	r0, r3
 8007a94:	3714      	adds	r7, #20
 8007a96:	46bd      	mov	sp, r7
 8007a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a9c:	4770      	bx	lr

08007a9e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007a9e:	b580      	push	{r7, lr}
 8007aa0:	b082      	sub	sp, #8
 8007aa2:	af00      	add	r7, sp, #0
 8007aa4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	681b      	ldr	r3, [r3, #0]
 8007aaa:	68da      	ldr	r2, [r3, #12]
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007ab4:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	2220      	movs	r2, #32
 8007aba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007abe:	6878      	ldr	r0, [r7, #4]
 8007ac0:	f7ff fe8e 	bl	80077e0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8007ac4:	2300      	movs	r3, #0
}
 8007ac6:	4618      	mov	r0, r3
 8007ac8:	3708      	adds	r7, #8
 8007aca:	46bd      	mov	sp, r7
 8007acc:	bd80      	pop	{r7, pc}

08007ace <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8007ace:	b580      	push	{r7, lr}
 8007ad0:	b08c      	sub	sp, #48	; 0x30
 8007ad2:	af00      	add	r7, sp, #0
 8007ad4:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007adc:	b2db      	uxtb	r3, r3
 8007ade:	2b22      	cmp	r3, #34	; 0x22
 8007ae0:	f040 80ab 	bne.w	8007c3a <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	689b      	ldr	r3, [r3, #8]
 8007ae8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007aec:	d117      	bne.n	8007b1e <UART_Receive_IT+0x50>
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	691b      	ldr	r3, [r3, #16]
 8007af2:	2b00      	cmp	r3, #0
 8007af4:	d113      	bne.n	8007b1e <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8007af6:	2300      	movs	r3, #0
 8007af8:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007afe:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	681b      	ldr	r3, [r3, #0]
 8007b04:	685b      	ldr	r3, [r3, #4]
 8007b06:	b29b      	uxth	r3, r3
 8007b08:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007b0c:	b29a      	uxth	r2, r3
 8007b0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b10:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b16:	1c9a      	adds	r2, r3, #2
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	629a      	str	r2, [r3, #40]	; 0x28
 8007b1c:	e026      	b.n	8007b6c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b22:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8007b24:	2300      	movs	r3, #0
 8007b26:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	689b      	ldr	r3, [r3, #8]
 8007b2c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007b30:	d007      	beq.n	8007b42 <UART_Receive_IT+0x74>
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	689b      	ldr	r3, [r3, #8]
 8007b36:	2b00      	cmp	r3, #0
 8007b38:	d10a      	bne.n	8007b50 <UART_Receive_IT+0x82>
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	691b      	ldr	r3, [r3, #16]
 8007b3e:	2b00      	cmp	r3, #0
 8007b40:	d106      	bne.n	8007b50 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	685b      	ldr	r3, [r3, #4]
 8007b48:	b2da      	uxtb	r2, r3
 8007b4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007b4c:	701a      	strb	r2, [r3, #0]
 8007b4e:	e008      	b.n	8007b62 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	685b      	ldr	r3, [r3, #4]
 8007b56:	b2db      	uxtb	r3, r3
 8007b58:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007b5c:	b2da      	uxtb	r2, r3
 8007b5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007b60:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b66:	1c5a      	adds	r2, r3, #1
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007b70:	b29b      	uxth	r3, r3
 8007b72:	3b01      	subs	r3, #1
 8007b74:	b29b      	uxth	r3, r3
 8007b76:	687a      	ldr	r2, [r7, #4]
 8007b78:	4619      	mov	r1, r3
 8007b7a:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8007b7c:	2b00      	cmp	r3, #0
 8007b7e:	d15a      	bne.n	8007c36 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	681b      	ldr	r3, [r3, #0]
 8007b84:	68da      	ldr	r2, [r3, #12]
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	f022 0220 	bic.w	r2, r2, #32
 8007b8e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	681b      	ldr	r3, [r3, #0]
 8007b94:	68da      	ldr	r2, [r3, #12]
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007b9e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	695a      	ldr	r2, [r3, #20]
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	681b      	ldr	r3, [r3, #0]
 8007baa:	f022 0201 	bic.w	r2, r2, #1
 8007bae:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	2220      	movs	r2, #32
 8007bb4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007bbc:	2b01      	cmp	r3, #1
 8007bbe:	d135      	bne.n	8007c2c <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	2200      	movs	r2, #0
 8007bc4:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	330c      	adds	r3, #12
 8007bcc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007bce:	697b      	ldr	r3, [r7, #20]
 8007bd0:	e853 3f00 	ldrex	r3, [r3]
 8007bd4:	613b      	str	r3, [r7, #16]
   return(result);
 8007bd6:	693b      	ldr	r3, [r7, #16]
 8007bd8:	f023 0310 	bic.w	r3, r3, #16
 8007bdc:	627b      	str	r3, [r7, #36]	; 0x24
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	330c      	adds	r3, #12
 8007be4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007be6:	623a      	str	r2, [r7, #32]
 8007be8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bea:	69f9      	ldr	r1, [r7, #28]
 8007bec:	6a3a      	ldr	r2, [r7, #32]
 8007bee:	e841 2300 	strex	r3, r2, [r1]
 8007bf2:	61bb      	str	r3, [r7, #24]
   return(result);
 8007bf4:	69bb      	ldr	r3, [r7, #24]
 8007bf6:	2b00      	cmp	r3, #0
 8007bf8:	d1e5      	bne.n	8007bc6 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	681b      	ldr	r3, [r3, #0]
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	f003 0310 	and.w	r3, r3, #16
 8007c04:	2b10      	cmp	r3, #16
 8007c06:	d10a      	bne.n	8007c1e <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007c08:	2300      	movs	r3, #0
 8007c0a:	60fb      	str	r3, [r7, #12]
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	681b      	ldr	r3, [r3, #0]
 8007c10:	681b      	ldr	r3, [r3, #0]
 8007c12:	60fb      	str	r3, [r7, #12]
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	681b      	ldr	r3, [r3, #0]
 8007c18:	685b      	ldr	r3, [r3, #4]
 8007c1a:	60fb      	str	r3, [r7, #12]
 8007c1c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007c22:	4619      	mov	r1, r3
 8007c24:	6878      	ldr	r0, [r7, #4]
 8007c26:	f7ff fdf9 	bl	800781c <HAL_UARTEx_RxEventCallback>
 8007c2a:	e002      	b.n	8007c32 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8007c2c:	6878      	ldr	r0, [r7, #4]
 8007c2e:	f7ff fde1 	bl	80077f4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8007c32:	2300      	movs	r3, #0
 8007c34:	e002      	b.n	8007c3c <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8007c36:	2300      	movs	r3, #0
 8007c38:	e000      	b.n	8007c3c <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8007c3a:	2302      	movs	r3, #2
  }
}
 8007c3c:	4618      	mov	r0, r3
 8007c3e:	3730      	adds	r7, #48	; 0x30
 8007c40:	46bd      	mov	sp, r7
 8007c42:	bd80      	pop	{r7, pc}

08007c44 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007c44:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007c48:	b0c0      	sub	sp, #256	; 0x100
 8007c4a:	af00      	add	r7, sp, #0
 8007c4c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007c50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	691b      	ldr	r3, [r3, #16]
 8007c58:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8007c5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007c60:	68d9      	ldr	r1, [r3, #12]
 8007c62:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007c66:	681a      	ldr	r2, [r3, #0]
 8007c68:	ea40 0301 	orr.w	r3, r0, r1
 8007c6c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007c6e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007c72:	689a      	ldr	r2, [r3, #8]
 8007c74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007c78:	691b      	ldr	r3, [r3, #16]
 8007c7a:	431a      	orrs	r2, r3
 8007c7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007c80:	695b      	ldr	r3, [r3, #20]
 8007c82:	431a      	orrs	r2, r3
 8007c84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007c88:	69db      	ldr	r3, [r3, #28]
 8007c8a:	4313      	orrs	r3, r2
 8007c8c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8007c90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007c94:	681b      	ldr	r3, [r3, #0]
 8007c96:	68db      	ldr	r3, [r3, #12]
 8007c98:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8007c9c:	f021 010c 	bic.w	r1, r1, #12
 8007ca0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007ca4:	681a      	ldr	r2, [r3, #0]
 8007ca6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8007caa:	430b      	orrs	r3, r1
 8007cac:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007cae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007cb2:	681b      	ldr	r3, [r3, #0]
 8007cb4:	695b      	ldr	r3, [r3, #20]
 8007cb6:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8007cba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007cbe:	6999      	ldr	r1, [r3, #24]
 8007cc0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007cc4:	681a      	ldr	r2, [r3, #0]
 8007cc6:	ea40 0301 	orr.w	r3, r0, r1
 8007cca:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007ccc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007cd0:	681a      	ldr	r2, [r3, #0]
 8007cd2:	4b8f      	ldr	r3, [pc, #572]	; (8007f10 <UART_SetConfig+0x2cc>)
 8007cd4:	429a      	cmp	r2, r3
 8007cd6:	d005      	beq.n	8007ce4 <UART_SetConfig+0xa0>
 8007cd8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007cdc:	681a      	ldr	r2, [r3, #0]
 8007cde:	4b8d      	ldr	r3, [pc, #564]	; (8007f14 <UART_SetConfig+0x2d0>)
 8007ce0:	429a      	cmp	r2, r3
 8007ce2:	d104      	bne.n	8007cee <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007ce4:	f7fe f92e 	bl	8005f44 <HAL_RCC_GetPCLK2Freq>
 8007ce8:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8007cec:	e003      	b.n	8007cf6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8007cee:	f7fe f915 	bl	8005f1c <HAL_RCC_GetPCLK1Freq>
 8007cf2:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007cf6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007cfa:	69db      	ldr	r3, [r3, #28]
 8007cfc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007d00:	f040 810c 	bne.w	8007f1c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007d04:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007d08:	2200      	movs	r2, #0
 8007d0a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8007d0e:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8007d12:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8007d16:	4622      	mov	r2, r4
 8007d18:	462b      	mov	r3, r5
 8007d1a:	1891      	adds	r1, r2, r2
 8007d1c:	65b9      	str	r1, [r7, #88]	; 0x58
 8007d1e:	415b      	adcs	r3, r3
 8007d20:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007d22:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8007d26:	4621      	mov	r1, r4
 8007d28:	eb12 0801 	adds.w	r8, r2, r1
 8007d2c:	4629      	mov	r1, r5
 8007d2e:	eb43 0901 	adc.w	r9, r3, r1
 8007d32:	f04f 0200 	mov.w	r2, #0
 8007d36:	f04f 0300 	mov.w	r3, #0
 8007d3a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007d3e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007d42:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007d46:	4690      	mov	r8, r2
 8007d48:	4699      	mov	r9, r3
 8007d4a:	4623      	mov	r3, r4
 8007d4c:	eb18 0303 	adds.w	r3, r8, r3
 8007d50:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8007d54:	462b      	mov	r3, r5
 8007d56:	eb49 0303 	adc.w	r3, r9, r3
 8007d5a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8007d5e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007d62:	685b      	ldr	r3, [r3, #4]
 8007d64:	2200      	movs	r2, #0
 8007d66:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8007d6a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8007d6e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8007d72:	460b      	mov	r3, r1
 8007d74:	18db      	adds	r3, r3, r3
 8007d76:	653b      	str	r3, [r7, #80]	; 0x50
 8007d78:	4613      	mov	r3, r2
 8007d7a:	eb42 0303 	adc.w	r3, r2, r3
 8007d7e:	657b      	str	r3, [r7, #84]	; 0x54
 8007d80:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8007d84:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8007d88:	f7f8 ff5e 	bl	8000c48 <__aeabi_uldivmod>
 8007d8c:	4602      	mov	r2, r0
 8007d8e:	460b      	mov	r3, r1
 8007d90:	4b61      	ldr	r3, [pc, #388]	; (8007f18 <UART_SetConfig+0x2d4>)
 8007d92:	fba3 2302 	umull	r2, r3, r3, r2
 8007d96:	095b      	lsrs	r3, r3, #5
 8007d98:	011c      	lsls	r4, r3, #4
 8007d9a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007d9e:	2200      	movs	r2, #0
 8007da0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007da4:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8007da8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8007dac:	4642      	mov	r2, r8
 8007dae:	464b      	mov	r3, r9
 8007db0:	1891      	adds	r1, r2, r2
 8007db2:	64b9      	str	r1, [r7, #72]	; 0x48
 8007db4:	415b      	adcs	r3, r3
 8007db6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007db8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8007dbc:	4641      	mov	r1, r8
 8007dbe:	eb12 0a01 	adds.w	sl, r2, r1
 8007dc2:	4649      	mov	r1, r9
 8007dc4:	eb43 0b01 	adc.w	fp, r3, r1
 8007dc8:	f04f 0200 	mov.w	r2, #0
 8007dcc:	f04f 0300 	mov.w	r3, #0
 8007dd0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8007dd4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8007dd8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007ddc:	4692      	mov	sl, r2
 8007dde:	469b      	mov	fp, r3
 8007de0:	4643      	mov	r3, r8
 8007de2:	eb1a 0303 	adds.w	r3, sl, r3
 8007de6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8007dea:	464b      	mov	r3, r9
 8007dec:	eb4b 0303 	adc.w	r3, fp, r3
 8007df0:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8007df4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007df8:	685b      	ldr	r3, [r3, #4]
 8007dfa:	2200      	movs	r2, #0
 8007dfc:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8007e00:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8007e04:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8007e08:	460b      	mov	r3, r1
 8007e0a:	18db      	adds	r3, r3, r3
 8007e0c:	643b      	str	r3, [r7, #64]	; 0x40
 8007e0e:	4613      	mov	r3, r2
 8007e10:	eb42 0303 	adc.w	r3, r2, r3
 8007e14:	647b      	str	r3, [r7, #68]	; 0x44
 8007e16:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8007e1a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8007e1e:	f7f8 ff13 	bl	8000c48 <__aeabi_uldivmod>
 8007e22:	4602      	mov	r2, r0
 8007e24:	460b      	mov	r3, r1
 8007e26:	4611      	mov	r1, r2
 8007e28:	4b3b      	ldr	r3, [pc, #236]	; (8007f18 <UART_SetConfig+0x2d4>)
 8007e2a:	fba3 2301 	umull	r2, r3, r3, r1
 8007e2e:	095b      	lsrs	r3, r3, #5
 8007e30:	2264      	movs	r2, #100	; 0x64
 8007e32:	fb02 f303 	mul.w	r3, r2, r3
 8007e36:	1acb      	subs	r3, r1, r3
 8007e38:	00db      	lsls	r3, r3, #3
 8007e3a:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8007e3e:	4b36      	ldr	r3, [pc, #216]	; (8007f18 <UART_SetConfig+0x2d4>)
 8007e40:	fba3 2302 	umull	r2, r3, r3, r2
 8007e44:	095b      	lsrs	r3, r3, #5
 8007e46:	005b      	lsls	r3, r3, #1
 8007e48:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8007e4c:	441c      	add	r4, r3
 8007e4e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007e52:	2200      	movs	r2, #0
 8007e54:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007e58:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8007e5c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8007e60:	4642      	mov	r2, r8
 8007e62:	464b      	mov	r3, r9
 8007e64:	1891      	adds	r1, r2, r2
 8007e66:	63b9      	str	r1, [r7, #56]	; 0x38
 8007e68:	415b      	adcs	r3, r3
 8007e6a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007e6c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8007e70:	4641      	mov	r1, r8
 8007e72:	1851      	adds	r1, r2, r1
 8007e74:	6339      	str	r1, [r7, #48]	; 0x30
 8007e76:	4649      	mov	r1, r9
 8007e78:	414b      	adcs	r3, r1
 8007e7a:	637b      	str	r3, [r7, #52]	; 0x34
 8007e7c:	f04f 0200 	mov.w	r2, #0
 8007e80:	f04f 0300 	mov.w	r3, #0
 8007e84:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8007e88:	4659      	mov	r1, fp
 8007e8a:	00cb      	lsls	r3, r1, #3
 8007e8c:	4651      	mov	r1, sl
 8007e8e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007e92:	4651      	mov	r1, sl
 8007e94:	00ca      	lsls	r2, r1, #3
 8007e96:	4610      	mov	r0, r2
 8007e98:	4619      	mov	r1, r3
 8007e9a:	4603      	mov	r3, r0
 8007e9c:	4642      	mov	r2, r8
 8007e9e:	189b      	adds	r3, r3, r2
 8007ea0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007ea4:	464b      	mov	r3, r9
 8007ea6:	460a      	mov	r2, r1
 8007ea8:	eb42 0303 	adc.w	r3, r2, r3
 8007eac:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007eb0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007eb4:	685b      	ldr	r3, [r3, #4]
 8007eb6:	2200      	movs	r2, #0
 8007eb8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8007ebc:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8007ec0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8007ec4:	460b      	mov	r3, r1
 8007ec6:	18db      	adds	r3, r3, r3
 8007ec8:	62bb      	str	r3, [r7, #40]	; 0x28
 8007eca:	4613      	mov	r3, r2
 8007ecc:	eb42 0303 	adc.w	r3, r2, r3
 8007ed0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007ed2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8007ed6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8007eda:	f7f8 feb5 	bl	8000c48 <__aeabi_uldivmod>
 8007ede:	4602      	mov	r2, r0
 8007ee0:	460b      	mov	r3, r1
 8007ee2:	4b0d      	ldr	r3, [pc, #52]	; (8007f18 <UART_SetConfig+0x2d4>)
 8007ee4:	fba3 1302 	umull	r1, r3, r3, r2
 8007ee8:	095b      	lsrs	r3, r3, #5
 8007eea:	2164      	movs	r1, #100	; 0x64
 8007eec:	fb01 f303 	mul.w	r3, r1, r3
 8007ef0:	1ad3      	subs	r3, r2, r3
 8007ef2:	00db      	lsls	r3, r3, #3
 8007ef4:	3332      	adds	r3, #50	; 0x32
 8007ef6:	4a08      	ldr	r2, [pc, #32]	; (8007f18 <UART_SetConfig+0x2d4>)
 8007ef8:	fba2 2303 	umull	r2, r3, r2, r3
 8007efc:	095b      	lsrs	r3, r3, #5
 8007efe:	f003 0207 	and.w	r2, r3, #7
 8007f02:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007f06:	681b      	ldr	r3, [r3, #0]
 8007f08:	4422      	add	r2, r4
 8007f0a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8007f0c:	e106      	b.n	800811c <UART_SetConfig+0x4d8>
 8007f0e:	bf00      	nop
 8007f10:	40011000 	.word	0x40011000
 8007f14:	40011400 	.word	0x40011400
 8007f18:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007f1c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007f20:	2200      	movs	r2, #0
 8007f22:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8007f26:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8007f2a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8007f2e:	4642      	mov	r2, r8
 8007f30:	464b      	mov	r3, r9
 8007f32:	1891      	adds	r1, r2, r2
 8007f34:	6239      	str	r1, [r7, #32]
 8007f36:	415b      	adcs	r3, r3
 8007f38:	627b      	str	r3, [r7, #36]	; 0x24
 8007f3a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8007f3e:	4641      	mov	r1, r8
 8007f40:	1854      	adds	r4, r2, r1
 8007f42:	4649      	mov	r1, r9
 8007f44:	eb43 0501 	adc.w	r5, r3, r1
 8007f48:	f04f 0200 	mov.w	r2, #0
 8007f4c:	f04f 0300 	mov.w	r3, #0
 8007f50:	00eb      	lsls	r3, r5, #3
 8007f52:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007f56:	00e2      	lsls	r2, r4, #3
 8007f58:	4614      	mov	r4, r2
 8007f5a:	461d      	mov	r5, r3
 8007f5c:	4643      	mov	r3, r8
 8007f5e:	18e3      	adds	r3, r4, r3
 8007f60:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8007f64:	464b      	mov	r3, r9
 8007f66:	eb45 0303 	adc.w	r3, r5, r3
 8007f6a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8007f6e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007f72:	685b      	ldr	r3, [r3, #4]
 8007f74:	2200      	movs	r2, #0
 8007f76:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8007f7a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8007f7e:	f04f 0200 	mov.w	r2, #0
 8007f82:	f04f 0300 	mov.w	r3, #0
 8007f86:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8007f8a:	4629      	mov	r1, r5
 8007f8c:	008b      	lsls	r3, r1, #2
 8007f8e:	4621      	mov	r1, r4
 8007f90:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007f94:	4621      	mov	r1, r4
 8007f96:	008a      	lsls	r2, r1, #2
 8007f98:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8007f9c:	f7f8 fe54 	bl	8000c48 <__aeabi_uldivmod>
 8007fa0:	4602      	mov	r2, r0
 8007fa2:	460b      	mov	r3, r1
 8007fa4:	4b60      	ldr	r3, [pc, #384]	; (8008128 <UART_SetConfig+0x4e4>)
 8007fa6:	fba3 2302 	umull	r2, r3, r3, r2
 8007faa:	095b      	lsrs	r3, r3, #5
 8007fac:	011c      	lsls	r4, r3, #4
 8007fae:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007fb2:	2200      	movs	r2, #0
 8007fb4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8007fb8:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8007fbc:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8007fc0:	4642      	mov	r2, r8
 8007fc2:	464b      	mov	r3, r9
 8007fc4:	1891      	adds	r1, r2, r2
 8007fc6:	61b9      	str	r1, [r7, #24]
 8007fc8:	415b      	adcs	r3, r3
 8007fca:	61fb      	str	r3, [r7, #28]
 8007fcc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007fd0:	4641      	mov	r1, r8
 8007fd2:	1851      	adds	r1, r2, r1
 8007fd4:	6139      	str	r1, [r7, #16]
 8007fd6:	4649      	mov	r1, r9
 8007fd8:	414b      	adcs	r3, r1
 8007fda:	617b      	str	r3, [r7, #20]
 8007fdc:	f04f 0200 	mov.w	r2, #0
 8007fe0:	f04f 0300 	mov.w	r3, #0
 8007fe4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007fe8:	4659      	mov	r1, fp
 8007fea:	00cb      	lsls	r3, r1, #3
 8007fec:	4651      	mov	r1, sl
 8007fee:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007ff2:	4651      	mov	r1, sl
 8007ff4:	00ca      	lsls	r2, r1, #3
 8007ff6:	4610      	mov	r0, r2
 8007ff8:	4619      	mov	r1, r3
 8007ffa:	4603      	mov	r3, r0
 8007ffc:	4642      	mov	r2, r8
 8007ffe:	189b      	adds	r3, r3, r2
 8008000:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8008004:	464b      	mov	r3, r9
 8008006:	460a      	mov	r2, r1
 8008008:	eb42 0303 	adc.w	r3, r2, r3
 800800c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8008010:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008014:	685b      	ldr	r3, [r3, #4]
 8008016:	2200      	movs	r2, #0
 8008018:	67bb      	str	r3, [r7, #120]	; 0x78
 800801a:	67fa      	str	r2, [r7, #124]	; 0x7c
 800801c:	f04f 0200 	mov.w	r2, #0
 8008020:	f04f 0300 	mov.w	r3, #0
 8008024:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8008028:	4649      	mov	r1, r9
 800802a:	008b      	lsls	r3, r1, #2
 800802c:	4641      	mov	r1, r8
 800802e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008032:	4641      	mov	r1, r8
 8008034:	008a      	lsls	r2, r1, #2
 8008036:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800803a:	f7f8 fe05 	bl	8000c48 <__aeabi_uldivmod>
 800803e:	4602      	mov	r2, r0
 8008040:	460b      	mov	r3, r1
 8008042:	4611      	mov	r1, r2
 8008044:	4b38      	ldr	r3, [pc, #224]	; (8008128 <UART_SetConfig+0x4e4>)
 8008046:	fba3 2301 	umull	r2, r3, r3, r1
 800804a:	095b      	lsrs	r3, r3, #5
 800804c:	2264      	movs	r2, #100	; 0x64
 800804e:	fb02 f303 	mul.w	r3, r2, r3
 8008052:	1acb      	subs	r3, r1, r3
 8008054:	011b      	lsls	r3, r3, #4
 8008056:	3332      	adds	r3, #50	; 0x32
 8008058:	4a33      	ldr	r2, [pc, #204]	; (8008128 <UART_SetConfig+0x4e4>)
 800805a:	fba2 2303 	umull	r2, r3, r2, r3
 800805e:	095b      	lsrs	r3, r3, #5
 8008060:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008064:	441c      	add	r4, r3
 8008066:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800806a:	2200      	movs	r2, #0
 800806c:	673b      	str	r3, [r7, #112]	; 0x70
 800806e:	677a      	str	r2, [r7, #116]	; 0x74
 8008070:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8008074:	4642      	mov	r2, r8
 8008076:	464b      	mov	r3, r9
 8008078:	1891      	adds	r1, r2, r2
 800807a:	60b9      	str	r1, [r7, #8]
 800807c:	415b      	adcs	r3, r3
 800807e:	60fb      	str	r3, [r7, #12]
 8008080:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008084:	4641      	mov	r1, r8
 8008086:	1851      	adds	r1, r2, r1
 8008088:	6039      	str	r1, [r7, #0]
 800808a:	4649      	mov	r1, r9
 800808c:	414b      	adcs	r3, r1
 800808e:	607b      	str	r3, [r7, #4]
 8008090:	f04f 0200 	mov.w	r2, #0
 8008094:	f04f 0300 	mov.w	r3, #0
 8008098:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800809c:	4659      	mov	r1, fp
 800809e:	00cb      	lsls	r3, r1, #3
 80080a0:	4651      	mov	r1, sl
 80080a2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80080a6:	4651      	mov	r1, sl
 80080a8:	00ca      	lsls	r2, r1, #3
 80080aa:	4610      	mov	r0, r2
 80080ac:	4619      	mov	r1, r3
 80080ae:	4603      	mov	r3, r0
 80080b0:	4642      	mov	r2, r8
 80080b2:	189b      	adds	r3, r3, r2
 80080b4:	66bb      	str	r3, [r7, #104]	; 0x68
 80080b6:	464b      	mov	r3, r9
 80080b8:	460a      	mov	r2, r1
 80080ba:	eb42 0303 	adc.w	r3, r2, r3
 80080be:	66fb      	str	r3, [r7, #108]	; 0x6c
 80080c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80080c4:	685b      	ldr	r3, [r3, #4]
 80080c6:	2200      	movs	r2, #0
 80080c8:	663b      	str	r3, [r7, #96]	; 0x60
 80080ca:	667a      	str	r2, [r7, #100]	; 0x64
 80080cc:	f04f 0200 	mov.w	r2, #0
 80080d0:	f04f 0300 	mov.w	r3, #0
 80080d4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80080d8:	4649      	mov	r1, r9
 80080da:	008b      	lsls	r3, r1, #2
 80080dc:	4641      	mov	r1, r8
 80080de:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80080e2:	4641      	mov	r1, r8
 80080e4:	008a      	lsls	r2, r1, #2
 80080e6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80080ea:	f7f8 fdad 	bl	8000c48 <__aeabi_uldivmod>
 80080ee:	4602      	mov	r2, r0
 80080f0:	460b      	mov	r3, r1
 80080f2:	4b0d      	ldr	r3, [pc, #52]	; (8008128 <UART_SetConfig+0x4e4>)
 80080f4:	fba3 1302 	umull	r1, r3, r3, r2
 80080f8:	095b      	lsrs	r3, r3, #5
 80080fa:	2164      	movs	r1, #100	; 0x64
 80080fc:	fb01 f303 	mul.w	r3, r1, r3
 8008100:	1ad3      	subs	r3, r2, r3
 8008102:	011b      	lsls	r3, r3, #4
 8008104:	3332      	adds	r3, #50	; 0x32
 8008106:	4a08      	ldr	r2, [pc, #32]	; (8008128 <UART_SetConfig+0x4e4>)
 8008108:	fba2 2303 	umull	r2, r3, r2, r3
 800810c:	095b      	lsrs	r3, r3, #5
 800810e:	f003 020f 	and.w	r2, r3, #15
 8008112:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008116:	681b      	ldr	r3, [r3, #0]
 8008118:	4422      	add	r2, r4
 800811a:	609a      	str	r2, [r3, #8]
}
 800811c:	bf00      	nop
 800811e:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8008122:	46bd      	mov	sp, r7
 8008124:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008128:	51eb851f 	.word	0x51eb851f

0800812c <__cvt>:
 800812c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008130:	ec55 4b10 	vmov	r4, r5, d0
 8008134:	2d00      	cmp	r5, #0
 8008136:	460e      	mov	r6, r1
 8008138:	4619      	mov	r1, r3
 800813a:	462b      	mov	r3, r5
 800813c:	bfbb      	ittet	lt
 800813e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8008142:	461d      	movlt	r5, r3
 8008144:	2300      	movge	r3, #0
 8008146:	232d      	movlt	r3, #45	; 0x2d
 8008148:	700b      	strb	r3, [r1, #0]
 800814a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800814c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8008150:	4691      	mov	r9, r2
 8008152:	f023 0820 	bic.w	r8, r3, #32
 8008156:	bfbc      	itt	lt
 8008158:	4622      	movlt	r2, r4
 800815a:	4614      	movlt	r4, r2
 800815c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8008160:	d005      	beq.n	800816e <__cvt+0x42>
 8008162:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8008166:	d100      	bne.n	800816a <__cvt+0x3e>
 8008168:	3601      	adds	r6, #1
 800816a:	2102      	movs	r1, #2
 800816c:	e000      	b.n	8008170 <__cvt+0x44>
 800816e:	2103      	movs	r1, #3
 8008170:	ab03      	add	r3, sp, #12
 8008172:	9301      	str	r3, [sp, #4]
 8008174:	ab02      	add	r3, sp, #8
 8008176:	9300      	str	r3, [sp, #0]
 8008178:	ec45 4b10 	vmov	d0, r4, r5
 800817c:	4653      	mov	r3, sl
 800817e:	4632      	mov	r2, r6
 8008180:	f000 fe5e 	bl	8008e40 <_dtoa_r>
 8008184:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8008188:	4607      	mov	r7, r0
 800818a:	d102      	bne.n	8008192 <__cvt+0x66>
 800818c:	f019 0f01 	tst.w	r9, #1
 8008190:	d022      	beq.n	80081d8 <__cvt+0xac>
 8008192:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8008196:	eb07 0906 	add.w	r9, r7, r6
 800819a:	d110      	bne.n	80081be <__cvt+0x92>
 800819c:	783b      	ldrb	r3, [r7, #0]
 800819e:	2b30      	cmp	r3, #48	; 0x30
 80081a0:	d10a      	bne.n	80081b8 <__cvt+0x8c>
 80081a2:	2200      	movs	r2, #0
 80081a4:	2300      	movs	r3, #0
 80081a6:	4620      	mov	r0, r4
 80081a8:	4629      	mov	r1, r5
 80081aa:	f7f8 fc8d 	bl	8000ac8 <__aeabi_dcmpeq>
 80081ae:	b918      	cbnz	r0, 80081b8 <__cvt+0x8c>
 80081b0:	f1c6 0601 	rsb	r6, r6, #1
 80081b4:	f8ca 6000 	str.w	r6, [sl]
 80081b8:	f8da 3000 	ldr.w	r3, [sl]
 80081bc:	4499      	add	r9, r3
 80081be:	2200      	movs	r2, #0
 80081c0:	2300      	movs	r3, #0
 80081c2:	4620      	mov	r0, r4
 80081c4:	4629      	mov	r1, r5
 80081c6:	f7f8 fc7f 	bl	8000ac8 <__aeabi_dcmpeq>
 80081ca:	b108      	cbz	r0, 80081d0 <__cvt+0xa4>
 80081cc:	f8cd 900c 	str.w	r9, [sp, #12]
 80081d0:	2230      	movs	r2, #48	; 0x30
 80081d2:	9b03      	ldr	r3, [sp, #12]
 80081d4:	454b      	cmp	r3, r9
 80081d6:	d307      	bcc.n	80081e8 <__cvt+0xbc>
 80081d8:	9b03      	ldr	r3, [sp, #12]
 80081da:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80081dc:	1bdb      	subs	r3, r3, r7
 80081de:	4638      	mov	r0, r7
 80081e0:	6013      	str	r3, [r2, #0]
 80081e2:	b004      	add	sp, #16
 80081e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80081e8:	1c59      	adds	r1, r3, #1
 80081ea:	9103      	str	r1, [sp, #12]
 80081ec:	701a      	strb	r2, [r3, #0]
 80081ee:	e7f0      	b.n	80081d2 <__cvt+0xa6>

080081f0 <__exponent>:
 80081f0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80081f2:	4603      	mov	r3, r0
 80081f4:	2900      	cmp	r1, #0
 80081f6:	bfb8      	it	lt
 80081f8:	4249      	neglt	r1, r1
 80081fa:	f803 2b02 	strb.w	r2, [r3], #2
 80081fe:	bfb4      	ite	lt
 8008200:	222d      	movlt	r2, #45	; 0x2d
 8008202:	222b      	movge	r2, #43	; 0x2b
 8008204:	2909      	cmp	r1, #9
 8008206:	7042      	strb	r2, [r0, #1]
 8008208:	dd2a      	ble.n	8008260 <__exponent+0x70>
 800820a:	f10d 0207 	add.w	r2, sp, #7
 800820e:	4617      	mov	r7, r2
 8008210:	260a      	movs	r6, #10
 8008212:	4694      	mov	ip, r2
 8008214:	fb91 f5f6 	sdiv	r5, r1, r6
 8008218:	fb06 1415 	mls	r4, r6, r5, r1
 800821c:	3430      	adds	r4, #48	; 0x30
 800821e:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8008222:	460c      	mov	r4, r1
 8008224:	2c63      	cmp	r4, #99	; 0x63
 8008226:	f102 32ff 	add.w	r2, r2, #4294967295
 800822a:	4629      	mov	r1, r5
 800822c:	dcf1      	bgt.n	8008212 <__exponent+0x22>
 800822e:	3130      	adds	r1, #48	; 0x30
 8008230:	f1ac 0402 	sub.w	r4, ip, #2
 8008234:	f802 1c01 	strb.w	r1, [r2, #-1]
 8008238:	1c41      	adds	r1, r0, #1
 800823a:	4622      	mov	r2, r4
 800823c:	42ba      	cmp	r2, r7
 800823e:	d30a      	bcc.n	8008256 <__exponent+0x66>
 8008240:	f10d 0209 	add.w	r2, sp, #9
 8008244:	eba2 020c 	sub.w	r2, r2, ip
 8008248:	42bc      	cmp	r4, r7
 800824a:	bf88      	it	hi
 800824c:	2200      	movhi	r2, #0
 800824e:	4413      	add	r3, r2
 8008250:	1a18      	subs	r0, r3, r0
 8008252:	b003      	add	sp, #12
 8008254:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008256:	f812 5b01 	ldrb.w	r5, [r2], #1
 800825a:	f801 5f01 	strb.w	r5, [r1, #1]!
 800825e:	e7ed      	b.n	800823c <__exponent+0x4c>
 8008260:	2330      	movs	r3, #48	; 0x30
 8008262:	3130      	adds	r1, #48	; 0x30
 8008264:	7083      	strb	r3, [r0, #2]
 8008266:	70c1      	strb	r1, [r0, #3]
 8008268:	1d03      	adds	r3, r0, #4
 800826a:	e7f1      	b.n	8008250 <__exponent+0x60>

0800826c <_printf_float>:
 800826c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008270:	ed2d 8b02 	vpush	{d8}
 8008274:	b08d      	sub	sp, #52	; 0x34
 8008276:	460c      	mov	r4, r1
 8008278:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800827c:	4616      	mov	r6, r2
 800827e:	461f      	mov	r7, r3
 8008280:	4605      	mov	r5, r0
 8008282:	f000 fcd5 	bl	8008c30 <_localeconv_r>
 8008286:	f8d0 a000 	ldr.w	sl, [r0]
 800828a:	4650      	mov	r0, sl
 800828c:	f7f7 fff0 	bl	8000270 <strlen>
 8008290:	2300      	movs	r3, #0
 8008292:	930a      	str	r3, [sp, #40]	; 0x28
 8008294:	6823      	ldr	r3, [r4, #0]
 8008296:	9305      	str	r3, [sp, #20]
 8008298:	f8d8 3000 	ldr.w	r3, [r8]
 800829c:	f894 b018 	ldrb.w	fp, [r4, #24]
 80082a0:	3307      	adds	r3, #7
 80082a2:	f023 0307 	bic.w	r3, r3, #7
 80082a6:	f103 0208 	add.w	r2, r3, #8
 80082aa:	f8c8 2000 	str.w	r2, [r8]
 80082ae:	e9d3 8900 	ldrd	r8, r9, [r3]
 80082b2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80082b6:	9307      	str	r3, [sp, #28]
 80082b8:	f8cd 8018 	str.w	r8, [sp, #24]
 80082bc:	ee08 0a10 	vmov	s16, r0
 80082c0:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 80082c4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80082c8:	4b9e      	ldr	r3, [pc, #632]	; (8008544 <_printf_float+0x2d8>)
 80082ca:	f04f 32ff 	mov.w	r2, #4294967295
 80082ce:	f7f8 fc2d 	bl	8000b2c <__aeabi_dcmpun>
 80082d2:	bb88      	cbnz	r0, 8008338 <_printf_float+0xcc>
 80082d4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80082d8:	4b9a      	ldr	r3, [pc, #616]	; (8008544 <_printf_float+0x2d8>)
 80082da:	f04f 32ff 	mov.w	r2, #4294967295
 80082de:	f7f8 fc07 	bl	8000af0 <__aeabi_dcmple>
 80082e2:	bb48      	cbnz	r0, 8008338 <_printf_float+0xcc>
 80082e4:	2200      	movs	r2, #0
 80082e6:	2300      	movs	r3, #0
 80082e8:	4640      	mov	r0, r8
 80082ea:	4649      	mov	r1, r9
 80082ec:	f7f8 fbf6 	bl	8000adc <__aeabi_dcmplt>
 80082f0:	b110      	cbz	r0, 80082f8 <_printf_float+0x8c>
 80082f2:	232d      	movs	r3, #45	; 0x2d
 80082f4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80082f8:	4a93      	ldr	r2, [pc, #588]	; (8008548 <_printf_float+0x2dc>)
 80082fa:	4b94      	ldr	r3, [pc, #592]	; (800854c <_printf_float+0x2e0>)
 80082fc:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8008300:	bf94      	ite	ls
 8008302:	4690      	movls	r8, r2
 8008304:	4698      	movhi	r8, r3
 8008306:	2303      	movs	r3, #3
 8008308:	6123      	str	r3, [r4, #16]
 800830a:	9b05      	ldr	r3, [sp, #20]
 800830c:	f023 0304 	bic.w	r3, r3, #4
 8008310:	6023      	str	r3, [r4, #0]
 8008312:	f04f 0900 	mov.w	r9, #0
 8008316:	9700      	str	r7, [sp, #0]
 8008318:	4633      	mov	r3, r6
 800831a:	aa0b      	add	r2, sp, #44	; 0x2c
 800831c:	4621      	mov	r1, r4
 800831e:	4628      	mov	r0, r5
 8008320:	f000 f9da 	bl	80086d8 <_printf_common>
 8008324:	3001      	adds	r0, #1
 8008326:	f040 8090 	bne.w	800844a <_printf_float+0x1de>
 800832a:	f04f 30ff 	mov.w	r0, #4294967295
 800832e:	b00d      	add	sp, #52	; 0x34
 8008330:	ecbd 8b02 	vpop	{d8}
 8008334:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008338:	4642      	mov	r2, r8
 800833a:	464b      	mov	r3, r9
 800833c:	4640      	mov	r0, r8
 800833e:	4649      	mov	r1, r9
 8008340:	f7f8 fbf4 	bl	8000b2c <__aeabi_dcmpun>
 8008344:	b140      	cbz	r0, 8008358 <_printf_float+0xec>
 8008346:	464b      	mov	r3, r9
 8008348:	2b00      	cmp	r3, #0
 800834a:	bfbc      	itt	lt
 800834c:	232d      	movlt	r3, #45	; 0x2d
 800834e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8008352:	4a7f      	ldr	r2, [pc, #508]	; (8008550 <_printf_float+0x2e4>)
 8008354:	4b7f      	ldr	r3, [pc, #508]	; (8008554 <_printf_float+0x2e8>)
 8008356:	e7d1      	b.n	80082fc <_printf_float+0x90>
 8008358:	6863      	ldr	r3, [r4, #4]
 800835a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800835e:	9206      	str	r2, [sp, #24]
 8008360:	1c5a      	adds	r2, r3, #1
 8008362:	d13f      	bne.n	80083e4 <_printf_float+0x178>
 8008364:	2306      	movs	r3, #6
 8008366:	6063      	str	r3, [r4, #4]
 8008368:	9b05      	ldr	r3, [sp, #20]
 800836a:	6861      	ldr	r1, [r4, #4]
 800836c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8008370:	2300      	movs	r3, #0
 8008372:	9303      	str	r3, [sp, #12]
 8008374:	ab0a      	add	r3, sp, #40	; 0x28
 8008376:	e9cd b301 	strd	fp, r3, [sp, #4]
 800837a:	ab09      	add	r3, sp, #36	; 0x24
 800837c:	ec49 8b10 	vmov	d0, r8, r9
 8008380:	9300      	str	r3, [sp, #0]
 8008382:	6022      	str	r2, [r4, #0]
 8008384:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8008388:	4628      	mov	r0, r5
 800838a:	f7ff fecf 	bl	800812c <__cvt>
 800838e:	9b06      	ldr	r3, [sp, #24]
 8008390:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008392:	2b47      	cmp	r3, #71	; 0x47
 8008394:	4680      	mov	r8, r0
 8008396:	d108      	bne.n	80083aa <_printf_float+0x13e>
 8008398:	1cc8      	adds	r0, r1, #3
 800839a:	db02      	blt.n	80083a2 <_printf_float+0x136>
 800839c:	6863      	ldr	r3, [r4, #4]
 800839e:	4299      	cmp	r1, r3
 80083a0:	dd41      	ble.n	8008426 <_printf_float+0x1ba>
 80083a2:	f1ab 0302 	sub.w	r3, fp, #2
 80083a6:	fa5f fb83 	uxtb.w	fp, r3
 80083aa:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80083ae:	d820      	bhi.n	80083f2 <_printf_float+0x186>
 80083b0:	3901      	subs	r1, #1
 80083b2:	465a      	mov	r2, fp
 80083b4:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80083b8:	9109      	str	r1, [sp, #36]	; 0x24
 80083ba:	f7ff ff19 	bl	80081f0 <__exponent>
 80083be:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80083c0:	1813      	adds	r3, r2, r0
 80083c2:	2a01      	cmp	r2, #1
 80083c4:	4681      	mov	r9, r0
 80083c6:	6123      	str	r3, [r4, #16]
 80083c8:	dc02      	bgt.n	80083d0 <_printf_float+0x164>
 80083ca:	6822      	ldr	r2, [r4, #0]
 80083cc:	07d2      	lsls	r2, r2, #31
 80083ce:	d501      	bpl.n	80083d4 <_printf_float+0x168>
 80083d0:	3301      	adds	r3, #1
 80083d2:	6123      	str	r3, [r4, #16]
 80083d4:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80083d8:	2b00      	cmp	r3, #0
 80083da:	d09c      	beq.n	8008316 <_printf_float+0xaa>
 80083dc:	232d      	movs	r3, #45	; 0x2d
 80083de:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80083e2:	e798      	b.n	8008316 <_printf_float+0xaa>
 80083e4:	9a06      	ldr	r2, [sp, #24]
 80083e6:	2a47      	cmp	r2, #71	; 0x47
 80083e8:	d1be      	bne.n	8008368 <_printf_float+0xfc>
 80083ea:	2b00      	cmp	r3, #0
 80083ec:	d1bc      	bne.n	8008368 <_printf_float+0xfc>
 80083ee:	2301      	movs	r3, #1
 80083f0:	e7b9      	b.n	8008366 <_printf_float+0xfa>
 80083f2:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80083f6:	d118      	bne.n	800842a <_printf_float+0x1be>
 80083f8:	2900      	cmp	r1, #0
 80083fa:	6863      	ldr	r3, [r4, #4]
 80083fc:	dd0b      	ble.n	8008416 <_printf_float+0x1aa>
 80083fe:	6121      	str	r1, [r4, #16]
 8008400:	b913      	cbnz	r3, 8008408 <_printf_float+0x19c>
 8008402:	6822      	ldr	r2, [r4, #0]
 8008404:	07d0      	lsls	r0, r2, #31
 8008406:	d502      	bpl.n	800840e <_printf_float+0x1a2>
 8008408:	3301      	adds	r3, #1
 800840a:	440b      	add	r3, r1
 800840c:	6123      	str	r3, [r4, #16]
 800840e:	65a1      	str	r1, [r4, #88]	; 0x58
 8008410:	f04f 0900 	mov.w	r9, #0
 8008414:	e7de      	b.n	80083d4 <_printf_float+0x168>
 8008416:	b913      	cbnz	r3, 800841e <_printf_float+0x1b2>
 8008418:	6822      	ldr	r2, [r4, #0]
 800841a:	07d2      	lsls	r2, r2, #31
 800841c:	d501      	bpl.n	8008422 <_printf_float+0x1b6>
 800841e:	3302      	adds	r3, #2
 8008420:	e7f4      	b.n	800840c <_printf_float+0x1a0>
 8008422:	2301      	movs	r3, #1
 8008424:	e7f2      	b.n	800840c <_printf_float+0x1a0>
 8008426:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800842a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800842c:	4299      	cmp	r1, r3
 800842e:	db05      	blt.n	800843c <_printf_float+0x1d0>
 8008430:	6823      	ldr	r3, [r4, #0]
 8008432:	6121      	str	r1, [r4, #16]
 8008434:	07d8      	lsls	r0, r3, #31
 8008436:	d5ea      	bpl.n	800840e <_printf_float+0x1a2>
 8008438:	1c4b      	adds	r3, r1, #1
 800843a:	e7e7      	b.n	800840c <_printf_float+0x1a0>
 800843c:	2900      	cmp	r1, #0
 800843e:	bfd4      	ite	le
 8008440:	f1c1 0202 	rsble	r2, r1, #2
 8008444:	2201      	movgt	r2, #1
 8008446:	4413      	add	r3, r2
 8008448:	e7e0      	b.n	800840c <_printf_float+0x1a0>
 800844a:	6823      	ldr	r3, [r4, #0]
 800844c:	055a      	lsls	r2, r3, #21
 800844e:	d407      	bmi.n	8008460 <_printf_float+0x1f4>
 8008450:	6923      	ldr	r3, [r4, #16]
 8008452:	4642      	mov	r2, r8
 8008454:	4631      	mov	r1, r6
 8008456:	4628      	mov	r0, r5
 8008458:	47b8      	blx	r7
 800845a:	3001      	adds	r0, #1
 800845c:	d12c      	bne.n	80084b8 <_printf_float+0x24c>
 800845e:	e764      	b.n	800832a <_printf_float+0xbe>
 8008460:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8008464:	f240 80e0 	bls.w	8008628 <_printf_float+0x3bc>
 8008468:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800846c:	2200      	movs	r2, #0
 800846e:	2300      	movs	r3, #0
 8008470:	f7f8 fb2a 	bl	8000ac8 <__aeabi_dcmpeq>
 8008474:	2800      	cmp	r0, #0
 8008476:	d034      	beq.n	80084e2 <_printf_float+0x276>
 8008478:	4a37      	ldr	r2, [pc, #220]	; (8008558 <_printf_float+0x2ec>)
 800847a:	2301      	movs	r3, #1
 800847c:	4631      	mov	r1, r6
 800847e:	4628      	mov	r0, r5
 8008480:	47b8      	blx	r7
 8008482:	3001      	adds	r0, #1
 8008484:	f43f af51 	beq.w	800832a <_printf_float+0xbe>
 8008488:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800848c:	429a      	cmp	r2, r3
 800848e:	db02      	blt.n	8008496 <_printf_float+0x22a>
 8008490:	6823      	ldr	r3, [r4, #0]
 8008492:	07d8      	lsls	r0, r3, #31
 8008494:	d510      	bpl.n	80084b8 <_printf_float+0x24c>
 8008496:	ee18 3a10 	vmov	r3, s16
 800849a:	4652      	mov	r2, sl
 800849c:	4631      	mov	r1, r6
 800849e:	4628      	mov	r0, r5
 80084a0:	47b8      	blx	r7
 80084a2:	3001      	adds	r0, #1
 80084a4:	f43f af41 	beq.w	800832a <_printf_float+0xbe>
 80084a8:	f04f 0800 	mov.w	r8, #0
 80084ac:	f104 091a 	add.w	r9, r4, #26
 80084b0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80084b2:	3b01      	subs	r3, #1
 80084b4:	4543      	cmp	r3, r8
 80084b6:	dc09      	bgt.n	80084cc <_printf_float+0x260>
 80084b8:	6823      	ldr	r3, [r4, #0]
 80084ba:	079b      	lsls	r3, r3, #30
 80084bc:	f100 8107 	bmi.w	80086ce <_printf_float+0x462>
 80084c0:	68e0      	ldr	r0, [r4, #12]
 80084c2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80084c4:	4298      	cmp	r0, r3
 80084c6:	bfb8      	it	lt
 80084c8:	4618      	movlt	r0, r3
 80084ca:	e730      	b.n	800832e <_printf_float+0xc2>
 80084cc:	2301      	movs	r3, #1
 80084ce:	464a      	mov	r2, r9
 80084d0:	4631      	mov	r1, r6
 80084d2:	4628      	mov	r0, r5
 80084d4:	47b8      	blx	r7
 80084d6:	3001      	adds	r0, #1
 80084d8:	f43f af27 	beq.w	800832a <_printf_float+0xbe>
 80084dc:	f108 0801 	add.w	r8, r8, #1
 80084e0:	e7e6      	b.n	80084b0 <_printf_float+0x244>
 80084e2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80084e4:	2b00      	cmp	r3, #0
 80084e6:	dc39      	bgt.n	800855c <_printf_float+0x2f0>
 80084e8:	4a1b      	ldr	r2, [pc, #108]	; (8008558 <_printf_float+0x2ec>)
 80084ea:	2301      	movs	r3, #1
 80084ec:	4631      	mov	r1, r6
 80084ee:	4628      	mov	r0, r5
 80084f0:	47b8      	blx	r7
 80084f2:	3001      	adds	r0, #1
 80084f4:	f43f af19 	beq.w	800832a <_printf_float+0xbe>
 80084f8:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80084fc:	4313      	orrs	r3, r2
 80084fe:	d102      	bne.n	8008506 <_printf_float+0x29a>
 8008500:	6823      	ldr	r3, [r4, #0]
 8008502:	07d9      	lsls	r1, r3, #31
 8008504:	d5d8      	bpl.n	80084b8 <_printf_float+0x24c>
 8008506:	ee18 3a10 	vmov	r3, s16
 800850a:	4652      	mov	r2, sl
 800850c:	4631      	mov	r1, r6
 800850e:	4628      	mov	r0, r5
 8008510:	47b8      	blx	r7
 8008512:	3001      	adds	r0, #1
 8008514:	f43f af09 	beq.w	800832a <_printf_float+0xbe>
 8008518:	f04f 0900 	mov.w	r9, #0
 800851c:	f104 0a1a 	add.w	sl, r4, #26
 8008520:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008522:	425b      	negs	r3, r3
 8008524:	454b      	cmp	r3, r9
 8008526:	dc01      	bgt.n	800852c <_printf_float+0x2c0>
 8008528:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800852a:	e792      	b.n	8008452 <_printf_float+0x1e6>
 800852c:	2301      	movs	r3, #1
 800852e:	4652      	mov	r2, sl
 8008530:	4631      	mov	r1, r6
 8008532:	4628      	mov	r0, r5
 8008534:	47b8      	blx	r7
 8008536:	3001      	adds	r0, #1
 8008538:	f43f aef7 	beq.w	800832a <_printf_float+0xbe>
 800853c:	f109 0901 	add.w	r9, r9, #1
 8008540:	e7ee      	b.n	8008520 <_printf_float+0x2b4>
 8008542:	bf00      	nop
 8008544:	7fefffff 	.word	0x7fefffff
 8008548:	0800bf40 	.word	0x0800bf40
 800854c:	0800bf44 	.word	0x0800bf44
 8008550:	0800bf48 	.word	0x0800bf48
 8008554:	0800bf4c 	.word	0x0800bf4c
 8008558:	0800bf50 	.word	0x0800bf50
 800855c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800855e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008560:	429a      	cmp	r2, r3
 8008562:	bfa8      	it	ge
 8008564:	461a      	movge	r2, r3
 8008566:	2a00      	cmp	r2, #0
 8008568:	4691      	mov	r9, r2
 800856a:	dc37      	bgt.n	80085dc <_printf_float+0x370>
 800856c:	f04f 0b00 	mov.w	fp, #0
 8008570:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008574:	f104 021a 	add.w	r2, r4, #26
 8008578:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800857a:	9305      	str	r3, [sp, #20]
 800857c:	eba3 0309 	sub.w	r3, r3, r9
 8008580:	455b      	cmp	r3, fp
 8008582:	dc33      	bgt.n	80085ec <_printf_float+0x380>
 8008584:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008588:	429a      	cmp	r2, r3
 800858a:	db3b      	blt.n	8008604 <_printf_float+0x398>
 800858c:	6823      	ldr	r3, [r4, #0]
 800858e:	07da      	lsls	r2, r3, #31
 8008590:	d438      	bmi.n	8008604 <_printf_float+0x398>
 8008592:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8008596:	eba2 0903 	sub.w	r9, r2, r3
 800859a:	9b05      	ldr	r3, [sp, #20]
 800859c:	1ad2      	subs	r2, r2, r3
 800859e:	4591      	cmp	r9, r2
 80085a0:	bfa8      	it	ge
 80085a2:	4691      	movge	r9, r2
 80085a4:	f1b9 0f00 	cmp.w	r9, #0
 80085a8:	dc35      	bgt.n	8008616 <_printf_float+0x3aa>
 80085aa:	f04f 0800 	mov.w	r8, #0
 80085ae:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80085b2:	f104 0a1a 	add.w	sl, r4, #26
 80085b6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80085ba:	1a9b      	subs	r3, r3, r2
 80085bc:	eba3 0309 	sub.w	r3, r3, r9
 80085c0:	4543      	cmp	r3, r8
 80085c2:	f77f af79 	ble.w	80084b8 <_printf_float+0x24c>
 80085c6:	2301      	movs	r3, #1
 80085c8:	4652      	mov	r2, sl
 80085ca:	4631      	mov	r1, r6
 80085cc:	4628      	mov	r0, r5
 80085ce:	47b8      	blx	r7
 80085d0:	3001      	adds	r0, #1
 80085d2:	f43f aeaa 	beq.w	800832a <_printf_float+0xbe>
 80085d6:	f108 0801 	add.w	r8, r8, #1
 80085da:	e7ec      	b.n	80085b6 <_printf_float+0x34a>
 80085dc:	4613      	mov	r3, r2
 80085de:	4631      	mov	r1, r6
 80085e0:	4642      	mov	r2, r8
 80085e2:	4628      	mov	r0, r5
 80085e4:	47b8      	blx	r7
 80085e6:	3001      	adds	r0, #1
 80085e8:	d1c0      	bne.n	800856c <_printf_float+0x300>
 80085ea:	e69e      	b.n	800832a <_printf_float+0xbe>
 80085ec:	2301      	movs	r3, #1
 80085ee:	4631      	mov	r1, r6
 80085f0:	4628      	mov	r0, r5
 80085f2:	9205      	str	r2, [sp, #20]
 80085f4:	47b8      	blx	r7
 80085f6:	3001      	adds	r0, #1
 80085f8:	f43f ae97 	beq.w	800832a <_printf_float+0xbe>
 80085fc:	9a05      	ldr	r2, [sp, #20]
 80085fe:	f10b 0b01 	add.w	fp, fp, #1
 8008602:	e7b9      	b.n	8008578 <_printf_float+0x30c>
 8008604:	ee18 3a10 	vmov	r3, s16
 8008608:	4652      	mov	r2, sl
 800860a:	4631      	mov	r1, r6
 800860c:	4628      	mov	r0, r5
 800860e:	47b8      	blx	r7
 8008610:	3001      	adds	r0, #1
 8008612:	d1be      	bne.n	8008592 <_printf_float+0x326>
 8008614:	e689      	b.n	800832a <_printf_float+0xbe>
 8008616:	9a05      	ldr	r2, [sp, #20]
 8008618:	464b      	mov	r3, r9
 800861a:	4442      	add	r2, r8
 800861c:	4631      	mov	r1, r6
 800861e:	4628      	mov	r0, r5
 8008620:	47b8      	blx	r7
 8008622:	3001      	adds	r0, #1
 8008624:	d1c1      	bne.n	80085aa <_printf_float+0x33e>
 8008626:	e680      	b.n	800832a <_printf_float+0xbe>
 8008628:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800862a:	2a01      	cmp	r2, #1
 800862c:	dc01      	bgt.n	8008632 <_printf_float+0x3c6>
 800862e:	07db      	lsls	r3, r3, #31
 8008630:	d53a      	bpl.n	80086a8 <_printf_float+0x43c>
 8008632:	2301      	movs	r3, #1
 8008634:	4642      	mov	r2, r8
 8008636:	4631      	mov	r1, r6
 8008638:	4628      	mov	r0, r5
 800863a:	47b8      	blx	r7
 800863c:	3001      	adds	r0, #1
 800863e:	f43f ae74 	beq.w	800832a <_printf_float+0xbe>
 8008642:	ee18 3a10 	vmov	r3, s16
 8008646:	4652      	mov	r2, sl
 8008648:	4631      	mov	r1, r6
 800864a:	4628      	mov	r0, r5
 800864c:	47b8      	blx	r7
 800864e:	3001      	adds	r0, #1
 8008650:	f43f ae6b 	beq.w	800832a <_printf_float+0xbe>
 8008654:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008658:	2200      	movs	r2, #0
 800865a:	2300      	movs	r3, #0
 800865c:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8008660:	f7f8 fa32 	bl	8000ac8 <__aeabi_dcmpeq>
 8008664:	b9d8      	cbnz	r0, 800869e <_printf_float+0x432>
 8008666:	f10a 33ff 	add.w	r3, sl, #4294967295
 800866a:	f108 0201 	add.w	r2, r8, #1
 800866e:	4631      	mov	r1, r6
 8008670:	4628      	mov	r0, r5
 8008672:	47b8      	blx	r7
 8008674:	3001      	adds	r0, #1
 8008676:	d10e      	bne.n	8008696 <_printf_float+0x42a>
 8008678:	e657      	b.n	800832a <_printf_float+0xbe>
 800867a:	2301      	movs	r3, #1
 800867c:	4652      	mov	r2, sl
 800867e:	4631      	mov	r1, r6
 8008680:	4628      	mov	r0, r5
 8008682:	47b8      	blx	r7
 8008684:	3001      	adds	r0, #1
 8008686:	f43f ae50 	beq.w	800832a <_printf_float+0xbe>
 800868a:	f108 0801 	add.w	r8, r8, #1
 800868e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008690:	3b01      	subs	r3, #1
 8008692:	4543      	cmp	r3, r8
 8008694:	dcf1      	bgt.n	800867a <_printf_float+0x40e>
 8008696:	464b      	mov	r3, r9
 8008698:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800869c:	e6da      	b.n	8008454 <_printf_float+0x1e8>
 800869e:	f04f 0800 	mov.w	r8, #0
 80086a2:	f104 0a1a 	add.w	sl, r4, #26
 80086a6:	e7f2      	b.n	800868e <_printf_float+0x422>
 80086a8:	2301      	movs	r3, #1
 80086aa:	4642      	mov	r2, r8
 80086ac:	e7df      	b.n	800866e <_printf_float+0x402>
 80086ae:	2301      	movs	r3, #1
 80086b0:	464a      	mov	r2, r9
 80086b2:	4631      	mov	r1, r6
 80086b4:	4628      	mov	r0, r5
 80086b6:	47b8      	blx	r7
 80086b8:	3001      	adds	r0, #1
 80086ba:	f43f ae36 	beq.w	800832a <_printf_float+0xbe>
 80086be:	f108 0801 	add.w	r8, r8, #1
 80086c2:	68e3      	ldr	r3, [r4, #12]
 80086c4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80086c6:	1a5b      	subs	r3, r3, r1
 80086c8:	4543      	cmp	r3, r8
 80086ca:	dcf0      	bgt.n	80086ae <_printf_float+0x442>
 80086cc:	e6f8      	b.n	80084c0 <_printf_float+0x254>
 80086ce:	f04f 0800 	mov.w	r8, #0
 80086d2:	f104 0919 	add.w	r9, r4, #25
 80086d6:	e7f4      	b.n	80086c2 <_printf_float+0x456>

080086d8 <_printf_common>:
 80086d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80086dc:	4616      	mov	r6, r2
 80086de:	4699      	mov	r9, r3
 80086e0:	688a      	ldr	r2, [r1, #8]
 80086e2:	690b      	ldr	r3, [r1, #16]
 80086e4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80086e8:	4293      	cmp	r3, r2
 80086ea:	bfb8      	it	lt
 80086ec:	4613      	movlt	r3, r2
 80086ee:	6033      	str	r3, [r6, #0]
 80086f0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80086f4:	4607      	mov	r7, r0
 80086f6:	460c      	mov	r4, r1
 80086f8:	b10a      	cbz	r2, 80086fe <_printf_common+0x26>
 80086fa:	3301      	adds	r3, #1
 80086fc:	6033      	str	r3, [r6, #0]
 80086fe:	6823      	ldr	r3, [r4, #0]
 8008700:	0699      	lsls	r1, r3, #26
 8008702:	bf42      	ittt	mi
 8008704:	6833      	ldrmi	r3, [r6, #0]
 8008706:	3302      	addmi	r3, #2
 8008708:	6033      	strmi	r3, [r6, #0]
 800870a:	6825      	ldr	r5, [r4, #0]
 800870c:	f015 0506 	ands.w	r5, r5, #6
 8008710:	d106      	bne.n	8008720 <_printf_common+0x48>
 8008712:	f104 0a19 	add.w	sl, r4, #25
 8008716:	68e3      	ldr	r3, [r4, #12]
 8008718:	6832      	ldr	r2, [r6, #0]
 800871a:	1a9b      	subs	r3, r3, r2
 800871c:	42ab      	cmp	r3, r5
 800871e:	dc26      	bgt.n	800876e <_printf_common+0x96>
 8008720:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008724:	1e13      	subs	r3, r2, #0
 8008726:	6822      	ldr	r2, [r4, #0]
 8008728:	bf18      	it	ne
 800872a:	2301      	movne	r3, #1
 800872c:	0692      	lsls	r2, r2, #26
 800872e:	d42b      	bmi.n	8008788 <_printf_common+0xb0>
 8008730:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008734:	4649      	mov	r1, r9
 8008736:	4638      	mov	r0, r7
 8008738:	47c0      	blx	r8
 800873a:	3001      	adds	r0, #1
 800873c:	d01e      	beq.n	800877c <_printf_common+0xa4>
 800873e:	6823      	ldr	r3, [r4, #0]
 8008740:	6922      	ldr	r2, [r4, #16]
 8008742:	f003 0306 	and.w	r3, r3, #6
 8008746:	2b04      	cmp	r3, #4
 8008748:	bf02      	ittt	eq
 800874a:	68e5      	ldreq	r5, [r4, #12]
 800874c:	6833      	ldreq	r3, [r6, #0]
 800874e:	1aed      	subeq	r5, r5, r3
 8008750:	68a3      	ldr	r3, [r4, #8]
 8008752:	bf0c      	ite	eq
 8008754:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008758:	2500      	movne	r5, #0
 800875a:	4293      	cmp	r3, r2
 800875c:	bfc4      	itt	gt
 800875e:	1a9b      	subgt	r3, r3, r2
 8008760:	18ed      	addgt	r5, r5, r3
 8008762:	2600      	movs	r6, #0
 8008764:	341a      	adds	r4, #26
 8008766:	42b5      	cmp	r5, r6
 8008768:	d11a      	bne.n	80087a0 <_printf_common+0xc8>
 800876a:	2000      	movs	r0, #0
 800876c:	e008      	b.n	8008780 <_printf_common+0xa8>
 800876e:	2301      	movs	r3, #1
 8008770:	4652      	mov	r2, sl
 8008772:	4649      	mov	r1, r9
 8008774:	4638      	mov	r0, r7
 8008776:	47c0      	blx	r8
 8008778:	3001      	adds	r0, #1
 800877a:	d103      	bne.n	8008784 <_printf_common+0xac>
 800877c:	f04f 30ff 	mov.w	r0, #4294967295
 8008780:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008784:	3501      	adds	r5, #1
 8008786:	e7c6      	b.n	8008716 <_printf_common+0x3e>
 8008788:	18e1      	adds	r1, r4, r3
 800878a:	1c5a      	adds	r2, r3, #1
 800878c:	2030      	movs	r0, #48	; 0x30
 800878e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008792:	4422      	add	r2, r4
 8008794:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008798:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800879c:	3302      	adds	r3, #2
 800879e:	e7c7      	b.n	8008730 <_printf_common+0x58>
 80087a0:	2301      	movs	r3, #1
 80087a2:	4622      	mov	r2, r4
 80087a4:	4649      	mov	r1, r9
 80087a6:	4638      	mov	r0, r7
 80087a8:	47c0      	blx	r8
 80087aa:	3001      	adds	r0, #1
 80087ac:	d0e6      	beq.n	800877c <_printf_common+0xa4>
 80087ae:	3601      	adds	r6, #1
 80087b0:	e7d9      	b.n	8008766 <_printf_common+0x8e>
	...

080087b4 <_printf_i>:
 80087b4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80087b8:	7e0f      	ldrb	r7, [r1, #24]
 80087ba:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80087bc:	2f78      	cmp	r7, #120	; 0x78
 80087be:	4691      	mov	r9, r2
 80087c0:	4680      	mov	r8, r0
 80087c2:	460c      	mov	r4, r1
 80087c4:	469a      	mov	sl, r3
 80087c6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80087ca:	d807      	bhi.n	80087dc <_printf_i+0x28>
 80087cc:	2f62      	cmp	r7, #98	; 0x62
 80087ce:	d80a      	bhi.n	80087e6 <_printf_i+0x32>
 80087d0:	2f00      	cmp	r7, #0
 80087d2:	f000 80d4 	beq.w	800897e <_printf_i+0x1ca>
 80087d6:	2f58      	cmp	r7, #88	; 0x58
 80087d8:	f000 80c0 	beq.w	800895c <_printf_i+0x1a8>
 80087dc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80087e0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80087e4:	e03a      	b.n	800885c <_printf_i+0xa8>
 80087e6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80087ea:	2b15      	cmp	r3, #21
 80087ec:	d8f6      	bhi.n	80087dc <_printf_i+0x28>
 80087ee:	a101      	add	r1, pc, #4	; (adr r1, 80087f4 <_printf_i+0x40>)
 80087f0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80087f4:	0800884d 	.word	0x0800884d
 80087f8:	08008861 	.word	0x08008861
 80087fc:	080087dd 	.word	0x080087dd
 8008800:	080087dd 	.word	0x080087dd
 8008804:	080087dd 	.word	0x080087dd
 8008808:	080087dd 	.word	0x080087dd
 800880c:	08008861 	.word	0x08008861
 8008810:	080087dd 	.word	0x080087dd
 8008814:	080087dd 	.word	0x080087dd
 8008818:	080087dd 	.word	0x080087dd
 800881c:	080087dd 	.word	0x080087dd
 8008820:	08008965 	.word	0x08008965
 8008824:	0800888d 	.word	0x0800888d
 8008828:	0800891f 	.word	0x0800891f
 800882c:	080087dd 	.word	0x080087dd
 8008830:	080087dd 	.word	0x080087dd
 8008834:	08008987 	.word	0x08008987
 8008838:	080087dd 	.word	0x080087dd
 800883c:	0800888d 	.word	0x0800888d
 8008840:	080087dd 	.word	0x080087dd
 8008844:	080087dd 	.word	0x080087dd
 8008848:	08008927 	.word	0x08008927
 800884c:	682b      	ldr	r3, [r5, #0]
 800884e:	1d1a      	adds	r2, r3, #4
 8008850:	681b      	ldr	r3, [r3, #0]
 8008852:	602a      	str	r2, [r5, #0]
 8008854:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008858:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800885c:	2301      	movs	r3, #1
 800885e:	e09f      	b.n	80089a0 <_printf_i+0x1ec>
 8008860:	6820      	ldr	r0, [r4, #0]
 8008862:	682b      	ldr	r3, [r5, #0]
 8008864:	0607      	lsls	r7, r0, #24
 8008866:	f103 0104 	add.w	r1, r3, #4
 800886a:	6029      	str	r1, [r5, #0]
 800886c:	d501      	bpl.n	8008872 <_printf_i+0xbe>
 800886e:	681e      	ldr	r6, [r3, #0]
 8008870:	e003      	b.n	800887a <_printf_i+0xc6>
 8008872:	0646      	lsls	r6, r0, #25
 8008874:	d5fb      	bpl.n	800886e <_printf_i+0xba>
 8008876:	f9b3 6000 	ldrsh.w	r6, [r3]
 800887a:	2e00      	cmp	r6, #0
 800887c:	da03      	bge.n	8008886 <_printf_i+0xd2>
 800887e:	232d      	movs	r3, #45	; 0x2d
 8008880:	4276      	negs	r6, r6
 8008882:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008886:	485a      	ldr	r0, [pc, #360]	; (80089f0 <_printf_i+0x23c>)
 8008888:	230a      	movs	r3, #10
 800888a:	e012      	b.n	80088b2 <_printf_i+0xfe>
 800888c:	682b      	ldr	r3, [r5, #0]
 800888e:	6820      	ldr	r0, [r4, #0]
 8008890:	1d19      	adds	r1, r3, #4
 8008892:	6029      	str	r1, [r5, #0]
 8008894:	0605      	lsls	r5, r0, #24
 8008896:	d501      	bpl.n	800889c <_printf_i+0xe8>
 8008898:	681e      	ldr	r6, [r3, #0]
 800889a:	e002      	b.n	80088a2 <_printf_i+0xee>
 800889c:	0641      	lsls	r1, r0, #25
 800889e:	d5fb      	bpl.n	8008898 <_printf_i+0xe4>
 80088a0:	881e      	ldrh	r6, [r3, #0]
 80088a2:	4853      	ldr	r0, [pc, #332]	; (80089f0 <_printf_i+0x23c>)
 80088a4:	2f6f      	cmp	r7, #111	; 0x6f
 80088a6:	bf0c      	ite	eq
 80088a8:	2308      	moveq	r3, #8
 80088aa:	230a      	movne	r3, #10
 80088ac:	2100      	movs	r1, #0
 80088ae:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80088b2:	6865      	ldr	r5, [r4, #4]
 80088b4:	60a5      	str	r5, [r4, #8]
 80088b6:	2d00      	cmp	r5, #0
 80088b8:	bfa2      	ittt	ge
 80088ba:	6821      	ldrge	r1, [r4, #0]
 80088bc:	f021 0104 	bicge.w	r1, r1, #4
 80088c0:	6021      	strge	r1, [r4, #0]
 80088c2:	b90e      	cbnz	r6, 80088c8 <_printf_i+0x114>
 80088c4:	2d00      	cmp	r5, #0
 80088c6:	d04b      	beq.n	8008960 <_printf_i+0x1ac>
 80088c8:	4615      	mov	r5, r2
 80088ca:	fbb6 f1f3 	udiv	r1, r6, r3
 80088ce:	fb03 6711 	mls	r7, r3, r1, r6
 80088d2:	5dc7      	ldrb	r7, [r0, r7]
 80088d4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80088d8:	4637      	mov	r7, r6
 80088da:	42bb      	cmp	r3, r7
 80088dc:	460e      	mov	r6, r1
 80088de:	d9f4      	bls.n	80088ca <_printf_i+0x116>
 80088e0:	2b08      	cmp	r3, #8
 80088e2:	d10b      	bne.n	80088fc <_printf_i+0x148>
 80088e4:	6823      	ldr	r3, [r4, #0]
 80088e6:	07de      	lsls	r6, r3, #31
 80088e8:	d508      	bpl.n	80088fc <_printf_i+0x148>
 80088ea:	6923      	ldr	r3, [r4, #16]
 80088ec:	6861      	ldr	r1, [r4, #4]
 80088ee:	4299      	cmp	r1, r3
 80088f0:	bfde      	ittt	le
 80088f2:	2330      	movle	r3, #48	; 0x30
 80088f4:	f805 3c01 	strble.w	r3, [r5, #-1]
 80088f8:	f105 35ff 	addle.w	r5, r5, #4294967295
 80088fc:	1b52      	subs	r2, r2, r5
 80088fe:	6122      	str	r2, [r4, #16]
 8008900:	f8cd a000 	str.w	sl, [sp]
 8008904:	464b      	mov	r3, r9
 8008906:	aa03      	add	r2, sp, #12
 8008908:	4621      	mov	r1, r4
 800890a:	4640      	mov	r0, r8
 800890c:	f7ff fee4 	bl	80086d8 <_printf_common>
 8008910:	3001      	adds	r0, #1
 8008912:	d14a      	bne.n	80089aa <_printf_i+0x1f6>
 8008914:	f04f 30ff 	mov.w	r0, #4294967295
 8008918:	b004      	add	sp, #16
 800891a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800891e:	6823      	ldr	r3, [r4, #0]
 8008920:	f043 0320 	orr.w	r3, r3, #32
 8008924:	6023      	str	r3, [r4, #0]
 8008926:	4833      	ldr	r0, [pc, #204]	; (80089f4 <_printf_i+0x240>)
 8008928:	2778      	movs	r7, #120	; 0x78
 800892a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800892e:	6823      	ldr	r3, [r4, #0]
 8008930:	6829      	ldr	r1, [r5, #0]
 8008932:	061f      	lsls	r7, r3, #24
 8008934:	f851 6b04 	ldr.w	r6, [r1], #4
 8008938:	d402      	bmi.n	8008940 <_printf_i+0x18c>
 800893a:	065f      	lsls	r7, r3, #25
 800893c:	bf48      	it	mi
 800893e:	b2b6      	uxthmi	r6, r6
 8008940:	07df      	lsls	r7, r3, #31
 8008942:	bf48      	it	mi
 8008944:	f043 0320 	orrmi.w	r3, r3, #32
 8008948:	6029      	str	r1, [r5, #0]
 800894a:	bf48      	it	mi
 800894c:	6023      	strmi	r3, [r4, #0]
 800894e:	b91e      	cbnz	r6, 8008958 <_printf_i+0x1a4>
 8008950:	6823      	ldr	r3, [r4, #0]
 8008952:	f023 0320 	bic.w	r3, r3, #32
 8008956:	6023      	str	r3, [r4, #0]
 8008958:	2310      	movs	r3, #16
 800895a:	e7a7      	b.n	80088ac <_printf_i+0xf8>
 800895c:	4824      	ldr	r0, [pc, #144]	; (80089f0 <_printf_i+0x23c>)
 800895e:	e7e4      	b.n	800892a <_printf_i+0x176>
 8008960:	4615      	mov	r5, r2
 8008962:	e7bd      	b.n	80088e0 <_printf_i+0x12c>
 8008964:	682b      	ldr	r3, [r5, #0]
 8008966:	6826      	ldr	r6, [r4, #0]
 8008968:	6961      	ldr	r1, [r4, #20]
 800896a:	1d18      	adds	r0, r3, #4
 800896c:	6028      	str	r0, [r5, #0]
 800896e:	0635      	lsls	r5, r6, #24
 8008970:	681b      	ldr	r3, [r3, #0]
 8008972:	d501      	bpl.n	8008978 <_printf_i+0x1c4>
 8008974:	6019      	str	r1, [r3, #0]
 8008976:	e002      	b.n	800897e <_printf_i+0x1ca>
 8008978:	0670      	lsls	r0, r6, #25
 800897a:	d5fb      	bpl.n	8008974 <_printf_i+0x1c0>
 800897c:	8019      	strh	r1, [r3, #0]
 800897e:	2300      	movs	r3, #0
 8008980:	6123      	str	r3, [r4, #16]
 8008982:	4615      	mov	r5, r2
 8008984:	e7bc      	b.n	8008900 <_printf_i+0x14c>
 8008986:	682b      	ldr	r3, [r5, #0]
 8008988:	1d1a      	adds	r2, r3, #4
 800898a:	602a      	str	r2, [r5, #0]
 800898c:	681d      	ldr	r5, [r3, #0]
 800898e:	6862      	ldr	r2, [r4, #4]
 8008990:	2100      	movs	r1, #0
 8008992:	4628      	mov	r0, r5
 8008994:	f7f7 fc1c 	bl	80001d0 <memchr>
 8008998:	b108      	cbz	r0, 800899e <_printf_i+0x1ea>
 800899a:	1b40      	subs	r0, r0, r5
 800899c:	6060      	str	r0, [r4, #4]
 800899e:	6863      	ldr	r3, [r4, #4]
 80089a0:	6123      	str	r3, [r4, #16]
 80089a2:	2300      	movs	r3, #0
 80089a4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80089a8:	e7aa      	b.n	8008900 <_printf_i+0x14c>
 80089aa:	6923      	ldr	r3, [r4, #16]
 80089ac:	462a      	mov	r2, r5
 80089ae:	4649      	mov	r1, r9
 80089b0:	4640      	mov	r0, r8
 80089b2:	47d0      	blx	sl
 80089b4:	3001      	adds	r0, #1
 80089b6:	d0ad      	beq.n	8008914 <_printf_i+0x160>
 80089b8:	6823      	ldr	r3, [r4, #0]
 80089ba:	079b      	lsls	r3, r3, #30
 80089bc:	d413      	bmi.n	80089e6 <_printf_i+0x232>
 80089be:	68e0      	ldr	r0, [r4, #12]
 80089c0:	9b03      	ldr	r3, [sp, #12]
 80089c2:	4298      	cmp	r0, r3
 80089c4:	bfb8      	it	lt
 80089c6:	4618      	movlt	r0, r3
 80089c8:	e7a6      	b.n	8008918 <_printf_i+0x164>
 80089ca:	2301      	movs	r3, #1
 80089cc:	4632      	mov	r2, r6
 80089ce:	4649      	mov	r1, r9
 80089d0:	4640      	mov	r0, r8
 80089d2:	47d0      	blx	sl
 80089d4:	3001      	adds	r0, #1
 80089d6:	d09d      	beq.n	8008914 <_printf_i+0x160>
 80089d8:	3501      	adds	r5, #1
 80089da:	68e3      	ldr	r3, [r4, #12]
 80089dc:	9903      	ldr	r1, [sp, #12]
 80089de:	1a5b      	subs	r3, r3, r1
 80089e0:	42ab      	cmp	r3, r5
 80089e2:	dcf2      	bgt.n	80089ca <_printf_i+0x216>
 80089e4:	e7eb      	b.n	80089be <_printf_i+0x20a>
 80089e6:	2500      	movs	r5, #0
 80089e8:	f104 0619 	add.w	r6, r4, #25
 80089ec:	e7f5      	b.n	80089da <_printf_i+0x226>
 80089ee:	bf00      	nop
 80089f0:	0800bf52 	.word	0x0800bf52
 80089f4:	0800bf63 	.word	0x0800bf63

080089f8 <std>:
 80089f8:	2300      	movs	r3, #0
 80089fa:	b510      	push	{r4, lr}
 80089fc:	4604      	mov	r4, r0
 80089fe:	e9c0 3300 	strd	r3, r3, [r0]
 8008a02:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008a06:	6083      	str	r3, [r0, #8]
 8008a08:	8181      	strh	r1, [r0, #12]
 8008a0a:	6643      	str	r3, [r0, #100]	; 0x64
 8008a0c:	81c2      	strh	r2, [r0, #14]
 8008a0e:	6183      	str	r3, [r0, #24]
 8008a10:	4619      	mov	r1, r3
 8008a12:	2208      	movs	r2, #8
 8008a14:	305c      	adds	r0, #92	; 0x5c
 8008a16:	f000 f902 	bl	8008c1e <memset>
 8008a1a:	4b05      	ldr	r3, [pc, #20]	; (8008a30 <std+0x38>)
 8008a1c:	6263      	str	r3, [r4, #36]	; 0x24
 8008a1e:	4b05      	ldr	r3, [pc, #20]	; (8008a34 <std+0x3c>)
 8008a20:	62a3      	str	r3, [r4, #40]	; 0x28
 8008a22:	4b05      	ldr	r3, [pc, #20]	; (8008a38 <std+0x40>)
 8008a24:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008a26:	4b05      	ldr	r3, [pc, #20]	; (8008a3c <std+0x44>)
 8008a28:	6224      	str	r4, [r4, #32]
 8008a2a:	6323      	str	r3, [r4, #48]	; 0x30
 8008a2c:	bd10      	pop	{r4, pc}
 8008a2e:	bf00      	nop
 8008a30:	08008b99 	.word	0x08008b99
 8008a34:	08008bbb 	.word	0x08008bbb
 8008a38:	08008bf3 	.word	0x08008bf3
 8008a3c:	08008c17 	.word	0x08008c17

08008a40 <stdio_exit_handler>:
 8008a40:	4a02      	ldr	r2, [pc, #8]	; (8008a4c <stdio_exit_handler+0xc>)
 8008a42:	4903      	ldr	r1, [pc, #12]	; (8008a50 <stdio_exit_handler+0x10>)
 8008a44:	4803      	ldr	r0, [pc, #12]	; (8008a54 <stdio_exit_handler+0x14>)
 8008a46:	f000 b869 	b.w	8008b1c <_fwalk_sglue>
 8008a4a:	bf00      	nop
 8008a4c:	20000028 	.word	0x20000028
 8008a50:	0800a6d9 	.word	0x0800a6d9
 8008a54:	20000034 	.word	0x20000034

08008a58 <cleanup_stdio>:
 8008a58:	6841      	ldr	r1, [r0, #4]
 8008a5a:	4b0c      	ldr	r3, [pc, #48]	; (8008a8c <cleanup_stdio+0x34>)
 8008a5c:	4299      	cmp	r1, r3
 8008a5e:	b510      	push	{r4, lr}
 8008a60:	4604      	mov	r4, r0
 8008a62:	d001      	beq.n	8008a68 <cleanup_stdio+0x10>
 8008a64:	f001 fe38 	bl	800a6d8 <_fflush_r>
 8008a68:	68a1      	ldr	r1, [r4, #8]
 8008a6a:	4b09      	ldr	r3, [pc, #36]	; (8008a90 <cleanup_stdio+0x38>)
 8008a6c:	4299      	cmp	r1, r3
 8008a6e:	d002      	beq.n	8008a76 <cleanup_stdio+0x1e>
 8008a70:	4620      	mov	r0, r4
 8008a72:	f001 fe31 	bl	800a6d8 <_fflush_r>
 8008a76:	68e1      	ldr	r1, [r4, #12]
 8008a78:	4b06      	ldr	r3, [pc, #24]	; (8008a94 <cleanup_stdio+0x3c>)
 8008a7a:	4299      	cmp	r1, r3
 8008a7c:	d004      	beq.n	8008a88 <cleanup_stdio+0x30>
 8008a7e:	4620      	mov	r0, r4
 8008a80:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008a84:	f001 be28 	b.w	800a6d8 <_fflush_r>
 8008a88:	bd10      	pop	{r4, pc}
 8008a8a:	bf00      	nop
 8008a8c:	20000b0c 	.word	0x20000b0c
 8008a90:	20000b74 	.word	0x20000b74
 8008a94:	20000bdc 	.word	0x20000bdc

08008a98 <global_stdio_init.part.0>:
 8008a98:	b510      	push	{r4, lr}
 8008a9a:	4b0b      	ldr	r3, [pc, #44]	; (8008ac8 <global_stdio_init.part.0+0x30>)
 8008a9c:	4c0b      	ldr	r4, [pc, #44]	; (8008acc <global_stdio_init.part.0+0x34>)
 8008a9e:	4a0c      	ldr	r2, [pc, #48]	; (8008ad0 <global_stdio_init.part.0+0x38>)
 8008aa0:	601a      	str	r2, [r3, #0]
 8008aa2:	4620      	mov	r0, r4
 8008aa4:	2200      	movs	r2, #0
 8008aa6:	2104      	movs	r1, #4
 8008aa8:	f7ff ffa6 	bl	80089f8 <std>
 8008aac:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8008ab0:	2201      	movs	r2, #1
 8008ab2:	2109      	movs	r1, #9
 8008ab4:	f7ff ffa0 	bl	80089f8 <std>
 8008ab8:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8008abc:	2202      	movs	r2, #2
 8008abe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008ac2:	2112      	movs	r1, #18
 8008ac4:	f7ff bf98 	b.w	80089f8 <std>
 8008ac8:	20000c44 	.word	0x20000c44
 8008acc:	20000b0c 	.word	0x20000b0c
 8008ad0:	08008a41 	.word	0x08008a41

08008ad4 <__sfp_lock_acquire>:
 8008ad4:	4801      	ldr	r0, [pc, #4]	; (8008adc <__sfp_lock_acquire+0x8>)
 8008ad6:	f000 b91f 	b.w	8008d18 <__retarget_lock_acquire_recursive>
 8008ada:	bf00      	nop
 8008adc:	20000c4d 	.word	0x20000c4d

08008ae0 <__sfp_lock_release>:
 8008ae0:	4801      	ldr	r0, [pc, #4]	; (8008ae8 <__sfp_lock_release+0x8>)
 8008ae2:	f000 b91a 	b.w	8008d1a <__retarget_lock_release_recursive>
 8008ae6:	bf00      	nop
 8008ae8:	20000c4d 	.word	0x20000c4d

08008aec <__sinit>:
 8008aec:	b510      	push	{r4, lr}
 8008aee:	4604      	mov	r4, r0
 8008af0:	f7ff fff0 	bl	8008ad4 <__sfp_lock_acquire>
 8008af4:	6a23      	ldr	r3, [r4, #32]
 8008af6:	b11b      	cbz	r3, 8008b00 <__sinit+0x14>
 8008af8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008afc:	f7ff bff0 	b.w	8008ae0 <__sfp_lock_release>
 8008b00:	4b04      	ldr	r3, [pc, #16]	; (8008b14 <__sinit+0x28>)
 8008b02:	6223      	str	r3, [r4, #32]
 8008b04:	4b04      	ldr	r3, [pc, #16]	; (8008b18 <__sinit+0x2c>)
 8008b06:	681b      	ldr	r3, [r3, #0]
 8008b08:	2b00      	cmp	r3, #0
 8008b0a:	d1f5      	bne.n	8008af8 <__sinit+0xc>
 8008b0c:	f7ff ffc4 	bl	8008a98 <global_stdio_init.part.0>
 8008b10:	e7f2      	b.n	8008af8 <__sinit+0xc>
 8008b12:	bf00      	nop
 8008b14:	08008a59 	.word	0x08008a59
 8008b18:	20000c44 	.word	0x20000c44

08008b1c <_fwalk_sglue>:
 8008b1c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008b20:	4607      	mov	r7, r0
 8008b22:	4688      	mov	r8, r1
 8008b24:	4614      	mov	r4, r2
 8008b26:	2600      	movs	r6, #0
 8008b28:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008b2c:	f1b9 0901 	subs.w	r9, r9, #1
 8008b30:	d505      	bpl.n	8008b3e <_fwalk_sglue+0x22>
 8008b32:	6824      	ldr	r4, [r4, #0]
 8008b34:	2c00      	cmp	r4, #0
 8008b36:	d1f7      	bne.n	8008b28 <_fwalk_sglue+0xc>
 8008b38:	4630      	mov	r0, r6
 8008b3a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008b3e:	89ab      	ldrh	r3, [r5, #12]
 8008b40:	2b01      	cmp	r3, #1
 8008b42:	d907      	bls.n	8008b54 <_fwalk_sglue+0x38>
 8008b44:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008b48:	3301      	adds	r3, #1
 8008b4a:	d003      	beq.n	8008b54 <_fwalk_sglue+0x38>
 8008b4c:	4629      	mov	r1, r5
 8008b4e:	4638      	mov	r0, r7
 8008b50:	47c0      	blx	r8
 8008b52:	4306      	orrs	r6, r0
 8008b54:	3568      	adds	r5, #104	; 0x68
 8008b56:	e7e9      	b.n	8008b2c <_fwalk_sglue+0x10>

08008b58 <siprintf>:
 8008b58:	b40e      	push	{r1, r2, r3}
 8008b5a:	b500      	push	{lr}
 8008b5c:	b09c      	sub	sp, #112	; 0x70
 8008b5e:	ab1d      	add	r3, sp, #116	; 0x74
 8008b60:	9002      	str	r0, [sp, #8]
 8008b62:	9006      	str	r0, [sp, #24]
 8008b64:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8008b68:	4809      	ldr	r0, [pc, #36]	; (8008b90 <siprintf+0x38>)
 8008b6a:	9107      	str	r1, [sp, #28]
 8008b6c:	9104      	str	r1, [sp, #16]
 8008b6e:	4909      	ldr	r1, [pc, #36]	; (8008b94 <siprintf+0x3c>)
 8008b70:	f853 2b04 	ldr.w	r2, [r3], #4
 8008b74:	9105      	str	r1, [sp, #20]
 8008b76:	6800      	ldr	r0, [r0, #0]
 8008b78:	9301      	str	r3, [sp, #4]
 8008b7a:	a902      	add	r1, sp, #8
 8008b7c:	f001 fc28 	bl	800a3d0 <_svfiprintf_r>
 8008b80:	9b02      	ldr	r3, [sp, #8]
 8008b82:	2200      	movs	r2, #0
 8008b84:	701a      	strb	r2, [r3, #0]
 8008b86:	b01c      	add	sp, #112	; 0x70
 8008b88:	f85d eb04 	ldr.w	lr, [sp], #4
 8008b8c:	b003      	add	sp, #12
 8008b8e:	4770      	bx	lr
 8008b90:	20000080 	.word	0x20000080
 8008b94:	ffff0208 	.word	0xffff0208

08008b98 <__sread>:
 8008b98:	b510      	push	{r4, lr}
 8008b9a:	460c      	mov	r4, r1
 8008b9c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008ba0:	f000 f86c 	bl	8008c7c <_read_r>
 8008ba4:	2800      	cmp	r0, #0
 8008ba6:	bfab      	itete	ge
 8008ba8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008baa:	89a3      	ldrhlt	r3, [r4, #12]
 8008bac:	181b      	addge	r3, r3, r0
 8008bae:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008bb2:	bfac      	ite	ge
 8008bb4:	6563      	strge	r3, [r4, #84]	; 0x54
 8008bb6:	81a3      	strhlt	r3, [r4, #12]
 8008bb8:	bd10      	pop	{r4, pc}

08008bba <__swrite>:
 8008bba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008bbe:	461f      	mov	r7, r3
 8008bc0:	898b      	ldrh	r3, [r1, #12]
 8008bc2:	05db      	lsls	r3, r3, #23
 8008bc4:	4605      	mov	r5, r0
 8008bc6:	460c      	mov	r4, r1
 8008bc8:	4616      	mov	r6, r2
 8008bca:	d505      	bpl.n	8008bd8 <__swrite+0x1e>
 8008bcc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008bd0:	2302      	movs	r3, #2
 8008bd2:	2200      	movs	r2, #0
 8008bd4:	f000 f840 	bl	8008c58 <_lseek_r>
 8008bd8:	89a3      	ldrh	r3, [r4, #12]
 8008bda:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008bde:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008be2:	81a3      	strh	r3, [r4, #12]
 8008be4:	4632      	mov	r2, r6
 8008be6:	463b      	mov	r3, r7
 8008be8:	4628      	mov	r0, r5
 8008bea:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008bee:	f000 b857 	b.w	8008ca0 <_write_r>

08008bf2 <__sseek>:
 8008bf2:	b510      	push	{r4, lr}
 8008bf4:	460c      	mov	r4, r1
 8008bf6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008bfa:	f000 f82d 	bl	8008c58 <_lseek_r>
 8008bfe:	1c43      	adds	r3, r0, #1
 8008c00:	89a3      	ldrh	r3, [r4, #12]
 8008c02:	bf15      	itete	ne
 8008c04:	6560      	strne	r0, [r4, #84]	; 0x54
 8008c06:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008c0a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008c0e:	81a3      	strheq	r3, [r4, #12]
 8008c10:	bf18      	it	ne
 8008c12:	81a3      	strhne	r3, [r4, #12]
 8008c14:	bd10      	pop	{r4, pc}

08008c16 <__sclose>:
 8008c16:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008c1a:	f000 b80d 	b.w	8008c38 <_close_r>

08008c1e <memset>:
 8008c1e:	4402      	add	r2, r0
 8008c20:	4603      	mov	r3, r0
 8008c22:	4293      	cmp	r3, r2
 8008c24:	d100      	bne.n	8008c28 <memset+0xa>
 8008c26:	4770      	bx	lr
 8008c28:	f803 1b01 	strb.w	r1, [r3], #1
 8008c2c:	e7f9      	b.n	8008c22 <memset+0x4>
	...

08008c30 <_localeconv_r>:
 8008c30:	4800      	ldr	r0, [pc, #0]	; (8008c34 <_localeconv_r+0x4>)
 8008c32:	4770      	bx	lr
 8008c34:	20000174 	.word	0x20000174

08008c38 <_close_r>:
 8008c38:	b538      	push	{r3, r4, r5, lr}
 8008c3a:	4d06      	ldr	r5, [pc, #24]	; (8008c54 <_close_r+0x1c>)
 8008c3c:	2300      	movs	r3, #0
 8008c3e:	4604      	mov	r4, r0
 8008c40:	4608      	mov	r0, r1
 8008c42:	602b      	str	r3, [r5, #0]
 8008c44:	f7fa fde7 	bl	8003816 <_close>
 8008c48:	1c43      	adds	r3, r0, #1
 8008c4a:	d102      	bne.n	8008c52 <_close_r+0x1a>
 8008c4c:	682b      	ldr	r3, [r5, #0]
 8008c4e:	b103      	cbz	r3, 8008c52 <_close_r+0x1a>
 8008c50:	6023      	str	r3, [r4, #0]
 8008c52:	bd38      	pop	{r3, r4, r5, pc}
 8008c54:	20000c48 	.word	0x20000c48

08008c58 <_lseek_r>:
 8008c58:	b538      	push	{r3, r4, r5, lr}
 8008c5a:	4d07      	ldr	r5, [pc, #28]	; (8008c78 <_lseek_r+0x20>)
 8008c5c:	4604      	mov	r4, r0
 8008c5e:	4608      	mov	r0, r1
 8008c60:	4611      	mov	r1, r2
 8008c62:	2200      	movs	r2, #0
 8008c64:	602a      	str	r2, [r5, #0]
 8008c66:	461a      	mov	r2, r3
 8008c68:	f7fa fdfc 	bl	8003864 <_lseek>
 8008c6c:	1c43      	adds	r3, r0, #1
 8008c6e:	d102      	bne.n	8008c76 <_lseek_r+0x1e>
 8008c70:	682b      	ldr	r3, [r5, #0]
 8008c72:	b103      	cbz	r3, 8008c76 <_lseek_r+0x1e>
 8008c74:	6023      	str	r3, [r4, #0]
 8008c76:	bd38      	pop	{r3, r4, r5, pc}
 8008c78:	20000c48 	.word	0x20000c48

08008c7c <_read_r>:
 8008c7c:	b538      	push	{r3, r4, r5, lr}
 8008c7e:	4d07      	ldr	r5, [pc, #28]	; (8008c9c <_read_r+0x20>)
 8008c80:	4604      	mov	r4, r0
 8008c82:	4608      	mov	r0, r1
 8008c84:	4611      	mov	r1, r2
 8008c86:	2200      	movs	r2, #0
 8008c88:	602a      	str	r2, [r5, #0]
 8008c8a:	461a      	mov	r2, r3
 8008c8c:	f7fa fd8a 	bl	80037a4 <_read>
 8008c90:	1c43      	adds	r3, r0, #1
 8008c92:	d102      	bne.n	8008c9a <_read_r+0x1e>
 8008c94:	682b      	ldr	r3, [r5, #0]
 8008c96:	b103      	cbz	r3, 8008c9a <_read_r+0x1e>
 8008c98:	6023      	str	r3, [r4, #0]
 8008c9a:	bd38      	pop	{r3, r4, r5, pc}
 8008c9c:	20000c48 	.word	0x20000c48

08008ca0 <_write_r>:
 8008ca0:	b538      	push	{r3, r4, r5, lr}
 8008ca2:	4d07      	ldr	r5, [pc, #28]	; (8008cc0 <_write_r+0x20>)
 8008ca4:	4604      	mov	r4, r0
 8008ca6:	4608      	mov	r0, r1
 8008ca8:	4611      	mov	r1, r2
 8008caa:	2200      	movs	r2, #0
 8008cac:	602a      	str	r2, [r5, #0]
 8008cae:	461a      	mov	r2, r3
 8008cb0:	f7fa fd95 	bl	80037de <_write>
 8008cb4:	1c43      	adds	r3, r0, #1
 8008cb6:	d102      	bne.n	8008cbe <_write_r+0x1e>
 8008cb8:	682b      	ldr	r3, [r5, #0]
 8008cba:	b103      	cbz	r3, 8008cbe <_write_r+0x1e>
 8008cbc:	6023      	str	r3, [r4, #0]
 8008cbe:	bd38      	pop	{r3, r4, r5, pc}
 8008cc0:	20000c48 	.word	0x20000c48

08008cc4 <__errno>:
 8008cc4:	4b01      	ldr	r3, [pc, #4]	; (8008ccc <__errno+0x8>)
 8008cc6:	6818      	ldr	r0, [r3, #0]
 8008cc8:	4770      	bx	lr
 8008cca:	bf00      	nop
 8008ccc:	20000080 	.word	0x20000080

08008cd0 <__libc_init_array>:
 8008cd0:	b570      	push	{r4, r5, r6, lr}
 8008cd2:	4d0d      	ldr	r5, [pc, #52]	; (8008d08 <__libc_init_array+0x38>)
 8008cd4:	4c0d      	ldr	r4, [pc, #52]	; (8008d0c <__libc_init_array+0x3c>)
 8008cd6:	1b64      	subs	r4, r4, r5
 8008cd8:	10a4      	asrs	r4, r4, #2
 8008cda:	2600      	movs	r6, #0
 8008cdc:	42a6      	cmp	r6, r4
 8008cde:	d109      	bne.n	8008cf4 <__libc_init_array+0x24>
 8008ce0:	4d0b      	ldr	r5, [pc, #44]	; (8008d10 <__libc_init_array+0x40>)
 8008ce2:	4c0c      	ldr	r4, [pc, #48]	; (8008d14 <__libc_init_array+0x44>)
 8008ce4:	f002 fb12 	bl	800b30c <_init>
 8008ce8:	1b64      	subs	r4, r4, r5
 8008cea:	10a4      	asrs	r4, r4, #2
 8008cec:	2600      	movs	r6, #0
 8008cee:	42a6      	cmp	r6, r4
 8008cf0:	d105      	bne.n	8008cfe <__libc_init_array+0x2e>
 8008cf2:	bd70      	pop	{r4, r5, r6, pc}
 8008cf4:	f855 3b04 	ldr.w	r3, [r5], #4
 8008cf8:	4798      	blx	r3
 8008cfa:	3601      	adds	r6, #1
 8008cfc:	e7ee      	b.n	8008cdc <__libc_init_array+0xc>
 8008cfe:	f855 3b04 	ldr.w	r3, [r5], #4
 8008d02:	4798      	blx	r3
 8008d04:	3601      	adds	r6, #1
 8008d06:	e7f2      	b.n	8008cee <__libc_init_array+0x1e>
 8008d08:	0800c330 	.word	0x0800c330
 8008d0c:	0800c330 	.word	0x0800c330
 8008d10:	0800c330 	.word	0x0800c330
 8008d14:	0800c334 	.word	0x0800c334

08008d18 <__retarget_lock_acquire_recursive>:
 8008d18:	4770      	bx	lr

08008d1a <__retarget_lock_release_recursive>:
 8008d1a:	4770      	bx	lr

08008d1c <strcpy>:
 8008d1c:	4603      	mov	r3, r0
 8008d1e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008d22:	f803 2b01 	strb.w	r2, [r3], #1
 8008d26:	2a00      	cmp	r2, #0
 8008d28:	d1f9      	bne.n	8008d1e <strcpy+0x2>
 8008d2a:	4770      	bx	lr

08008d2c <quorem>:
 8008d2c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d30:	6903      	ldr	r3, [r0, #16]
 8008d32:	690c      	ldr	r4, [r1, #16]
 8008d34:	42a3      	cmp	r3, r4
 8008d36:	4607      	mov	r7, r0
 8008d38:	db7e      	blt.n	8008e38 <quorem+0x10c>
 8008d3a:	3c01      	subs	r4, #1
 8008d3c:	f101 0814 	add.w	r8, r1, #20
 8008d40:	f100 0514 	add.w	r5, r0, #20
 8008d44:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008d48:	9301      	str	r3, [sp, #4]
 8008d4a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008d4e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008d52:	3301      	adds	r3, #1
 8008d54:	429a      	cmp	r2, r3
 8008d56:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8008d5a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008d5e:	fbb2 f6f3 	udiv	r6, r2, r3
 8008d62:	d331      	bcc.n	8008dc8 <quorem+0x9c>
 8008d64:	f04f 0e00 	mov.w	lr, #0
 8008d68:	4640      	mov	r0, r8
 8008d6a:	46ac      	mov	ip, r5
 8008d6c:	46f2      	mov	sl, lr
 8008d6e:	f850 2b04 	ldr.w	r2, [r0], #4
 8008d72:	b293      	uxth	r3, r2
 8008d74:	fb06 e303 	mla	r3, r6, r3, lr
 8008d78:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8008d7c:	0c1a      	lsrs	r2, r3, #16
 8008d7e:	b29b      	uxth	r3, r3
 8008d80:	ebaa 0303 	sub.w	r3, sl, r3
 8008d84:	f8dc a000 	ldr.w	sl, [ip]
 8008d88:	fa13 f38a 	uxtah	r3, r3, sl
 8008d8c:	fb06 220e 	mla	r2, r6, lr, r2
 8008d90:	9300      	str	r3, [sp, #0]
 8008d92:	9b00      	ldr	r3, [sp, #0]
 8008d94:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8008d98:	b292      	uxth	r2, r2
 8008d9a:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8008d9e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008da2:	f8bd 3000 	ldrh.w	r3, [sp]
 8008da6:	4581      	cmp	r9, r0
 8008da8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008dac:	f84c 3b04 	str.w	r3, [ip], #4
 8008db0:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8008db4:	d2db      	bcs.n	8008d6e <quorem+0x42>
 8008db6:	f855 300b 	ldr.w	r3, [r5, fp]
 8008dba:	b92b      	cbnz	r3, 8008dc8 <quorem+0x9c>
 8008dbc:	9b01      	ldr	r3, [sp, #4]
 8008dbe:	3b04      	subs	r3, #4
 8008dc0:	429d      	cmp	r5, r3
 8008dc2:	461a      	mov	r2, r3
 8008dc4:	d32c      	bcc.n	8008e20 <quorem+0xf4>
 8008dc6:	613c      	str	r4, [r7, #16]
 8008dc8:	4638      	mov	r0, r7
 8008dca:	f001 f9a7 	bl	800a11c <__mcmp>
 8008dce:	2800      	cmp	r0, #0
 8008dd0:	db22      	blt.n	8008e18 <quorem+0xec>
 8008dd2:	3601      	adds	r6, #1
 8008dd4:	4629      	mov	r1, r5
 8008dd6:	2000      	movs	r0, #0
 8008dd8:	f858 2b04 	ldr.w	r2, [r8], #4
 8008ddc:	f8d1 c000 	ldr.w	ip, [r1]
 8008de0:	b293      	uxth	r3, r2
 8008de2:	1ac3      	subs	r3, r0, r3
 8008de4:	0c12      	lsrs	r2, r2, #16
 8008de6:	fa13 f38c 	uxtah	r3, r3, ip
 8008dea:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8008dee:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008df2:	b29b      	uxth	r3, r3
 8008df4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008df8:	45c1      	cmp	r9, r8
 8008dfa:	f841 3b04 	str.w	r3, [r1], #4
 8008dfe:	ea4f 4022 	mov.w	r0, r2, asr #16
 8008e02:	d2e9      	bcs.n	8008dd8 <quorem+0xac>
 8008e04:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008e08:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008e0c:	b922      	cbnz	r2, 8008e18 <quorem+0xec>
 8008e0e:	3b04      	subs	r3, #4
 8008e10:	429d      	cmp	r5, r3
 8008e12:	461a      	mov	r2, r3
 8008e14:	d30a      	bcc.n	8008e2c <quorem+0x100>
 8008e16:	613c      	str	r4, [r7, #16]
 8008e18:	4630      	mov	r0, r6
 8008e1a:	b003      	add	sp, #12
 8008e1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008e20:	6812      	ldr	r2, [r2, #0]
 8008e22:	3b04      	subs	r3, #4
 8008e24:	2a00      	cmp	r2, #0
 8008e26:	d1ce      	bne.n	8008dc6 <quorem+0x9a>
 8008e28:	3c01      	subs	r4, #1
 8008e2a:	e7c9      	b.n	8008dc0 <quorem+0x94>
 8008e2c:	6812      	ldr	r2, [r2, #0]
 8008e2e:	3b04      	subs	r3, #4
 8008e30:	2a00      	cmp	r2, #0
 8008e32:	d1f0      	bne.n	8008e16 <quorem+0xea>
 8008e34:	3c01      	subs	r4, #1
 8008e36:	e7eb      	b.n	8008e10 <quorem+0xe4>
 8008e38:	2000      	movs	r0, #0
 8008e3a:	e7ee      	b.n	8008e1a <quorem+0xee>
 8008e3c:	0000      	movs	r0, r0
	...

08008e40 <_dtoa_r>:
 8008e40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e44:	ed2d 8b04 	vpush	{d8-d9}
 8008e48:	69c5      	ldr	r5, [r0, #28]
 8008e4a:	b093      	sub	sp, #76	; 0x4c
 8008e4c:	ed8d 0b02 	vstr	d0, [sp, #8]
 8008e50:	ec57 6b10 	vmov	r6, r7, d0
 8008e54:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8008e58:	9107      	str	r1, [sp, #28]
 8008e5a:	4604      	mov	r4, r0
 8008e5c:	920a      	str	r2, [sp, #40]	; 0x28
 8008e5e:	930d      	str	r3, [sp, #52]	; 0x34
 8008e60:	b975      	cbnz	r5, 8008e80 <_dtoa_r+0x40>
 8008e62:	2010      	movs	r0, #16
 8008e64:	f000 fe2a 	bl	8009abc <malloc>
 8008e68:	4602      	mov	r2, r0
 8008e6a:	61e0      	str	r0, [r4, #28]
 8008e6c:	b920      	cbnz	r0, 8008e78 <_dtoa_r+0x38>
 8008e6e:	4bae      	ldr	r3, [pc, #696]	; (8009128 <_dtoa_r+0x2e8>)
 8008e70:	21ef      	movs	r1, #239	; 0xef
 8008e72:	48ae      	ldr	r0, [pc, #696]	; (800912c <_dtoa_r+0x2ec>)
 8008e74:	f001 fc90 	bl	800a798 <__assert_func>
 8008e78:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8008e7c:	6005      	str	r5, [r0, #0]
 8008e7e:	60c5      	str	r5, [r0, #12]
 8008e80:	69e3      	ldr	r3, [r4, #28]
 8008e82:	6819      	ldr	r1, [r3, #0]
 8008e84:	b151      	cbz	r1, 8008e9c <_dtoa_r+0x5c>
 8008e86:	685a      	ldr	r2, [r3, #4]
 8008e88:	604a      	str	r2, [r1, #4]
 8008e8a:	2301      	movs	r3, #1
 8008e8c:	4093      	lsls	r3, r2
 8008e8e:	608b      	str	r3, [r1, #8]
 8008e90:	4620      	mov	r0, r4
 8008e92:	f000 ff07 	bl	8009ca4 <_Bfree>
 8008e96:	69e3      	ldr	r3, [r4, #28]
 8008e98:	2200      	movs	r2, #0
 8008e9a:	601a      	str	r2, [r3, #0]
 8008e9c:	1e3b      	subs	r3, r7, #0
 8008e9e:	bfbb      	ittet	lt
 8008ea0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8008ea4:	9303      	strlt	r3, [sp, #12]
 8008ea6:	2300      	movge	r3, #0
 8008ea8:	2201      	movlt	r2, #1
 8008eaa:	bfac      	ite	ge
 8008eac:	f8c8 3000 	strge.w	r3, [r8]
 8008eb0:	f8c8 2000 	strlt.w	r2, [r8]
 8008eb4:	4b9e      	ldr	r3, [pc, #632]	; (8009130 <_dtoa_r+0x2f0>)
 8008eb6:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8008eba:	ea33 0308 	bics.w	r3, r3, r8
 8008ebe:	d11b      	bne.n	8008ef8 <_dtoa_r+0xb8>
 8008ec0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008ec2:	f242 730f 	movw	r3, #9999	; 0x270f
 8008ec6:	6013      	str	r3, [r2, #0]
 8008ec8:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8008ecc:	4333      	orrs	r3, r6
 8008ece:	f000 8593 	beq.w	80099f8 <_dtoa_r+0xbb8>
 8008ed2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008ed4:	b963      	cbnz	r3, 8008ef0 <_dtoa_r+0xb0>
 8008ed6:	4b97      	ldr	r3, [pc, #604]	; (8009134 <_dtoa_r+0x2f4>)
 8008ed8:	e027      	b.n	8008f2a <_dtoa_r+0xea>
 8008eda:	4b97      	ldr	r3, [pc, #604]	; (8009138 <_dtoa_r+0x2f8>)
 8008edc:	9300      	str	r3, [sp, #0]
 8008ede:	3308      	adds	r3, #8
 8008ee0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8008ee2:	6013      	str	r3, [r2, #0]
 8008ee4:	9800      	ldr	r0, [sp, #0]
 8008ee6:	b013      	add	sp, #76	; 0x4c
 8008ee8:	ecbd 8b04 	vpop	{d8-d9}
 8008eec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008ef0:	4b90      	ldr	r3, [pc, #576]	; (8009134 <_dtoa_r+0x2f4>)
 8008ef2:	9300      	str	r3, [sp, #0]
 8008ef4:	3303      	adds	r3, #3
 8008ef6:	e7f3      	b.n	8008ee0 <_dtoa_r+0xa0>
 8008ef8:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008efc:	2200      	movs	r2, #0
 8008efe:	ec51 0b17 	vmov	r0, r1, d7
 8008f02:	eeb0 8a47 	vmov.f32	s16, s14
 8008f06:	eef0 8a67 	vmov.f32	s17, s15
 8008f0a:	2300      	movs	r3, #0
 8008f0c:	f7f7 fddc 	bl	8000ac8 <__aeabi_dcmpeq>
 8008f10:	4681      	mov	r9, r0
 8008f12:	b160      	cbz	r0, 8008f2e <_dtoa_r+0xee>
 8008f14:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008f16:	2301      	movs	r3, #1
 8008f18:	6013      	str	r3, [r2, #0]
 8008f1a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008f1c:	2b00      	cmp	r3, #0
 8008f1e:	f000 8568 	beq.w	80099f2 <_dtoa_r+0xbb2>
 8008f22:	4b86      	ldr	r3, [pc, #536]	; (800913c <_dtoa_r+0x2fc>)
 8008f24:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8008f26:	6013      	str	r3, [r2, #0]
 8008f28:	3b01      	subs	r3, #1
 8008f2a:	9300      	str	r3, [sp, #0]
 8008f2c:	e7da      	b.n	8008ee4 <_dtoa_r+0xa4>
 8008f2e:	aa10      	add	r2, sp, #64	; 0x40
 8008f30:	a911      	add	r1, sp, #68	; 0x44
 8008f32:	4620      	mov	r0, r4
 8008f34:	eeb0 0a48 	vmov.f32	s0, s16
 8008f38:	eef0 0a68 	vmov.f32	s1, s17
 8008f3c:	f001 f994 	bl	800a268 <__d2b>
 8008f40:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8008f44:	4682      	mov	sl, r0
 8008f46:	2d00      	cmp	r5, #0
 8008f48:	d07f      	beq.n	800904a <_dtoa_r+0x20a>
 8008f4a:	ee18 3a90 	vmov	r3, s17
 8008f4e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008f52:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8008f56:	ec51 0b18 	vmov	r0, r1, d8
 8008f5a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8008f5e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8008f62:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8008f66:	4619      	mov	r1, r3
 8008f68:	2200      	movs	r2, #0
 8008f6a:	4b75      	ldr	r3, [pc, #468]	; (8009140 <_dtoa_r+0x300>)
 8008f6c:	f7f7 f98c 	bl	8000288 <__aeabi_dsub>
 8008f70:	a367      	add	r3, pc, #412	; (adr r3, 8009110 <_dtoa_r+0x2d0>)
 8008f72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f76:	f7f7 fb3f 	bl	80005f8 <__aeabi_dmul>
 8008f7a:	a367      	add	r3, pc, #412	; (adr r3, 8009118 <_dtoa_r+0x2d8>)
 8008f7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f80:	f7f7 f984 	bl	800028c <__adddf3>
 8008f84:	4606      	mov	r6, r0
 8008f86:	4628      	mov	r0, r5
 8008f88:	460f      	mov	r7, r1
 8008f8a:	f7f7 facb 	bl	8000524 <__aeabi_i2d>
 8008f8e:	a364      	add	r3, pc, #400	; (adr r3, 8009120 <_dtoa_r+0x2e0>)
 8008f90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f94:	f7f7 fb30 	bl	80005f8 <__aeabi_dmul>
 8008f98:	4602      	mov	r2, r0
 8008f9a:	460b      	mov	r3, r1
 8008f9c:	4630      	mov	r0, r6
 8008f9e:	4639      	mov	r1, r7
 8008fa0:	f7f7 f974 	bl	800028c <__adddf3>
 8008fa4:	4606      	mov	r6, r0
 8008fa6:	460f      	mov	r7, r1
 8008fa8:	f7f7 fdd6 	bl	8000b58 <__aeabi_d2iz>
 8008fac:	2200      	movs	r2, #0
 8008fae:	4683      	mov	fp, r0
 8008fb0:	2300      	movs	r3, #0
 8008fb2:	4630      	mov	r0, r6
 8008fb4:	4639      	mov	r1, r7
 8008fb6:	f7f7 fd91 	bl	8000adc <__aeabi_dcmplt>
 8008fba:	b148      	cbz	r0, 8008fd0 <_dtoa_r+0x190>
 8008fbc:	4658      	mov	r0, fp
 8008fbe:	f7f7 fab1 	bl	8000524 <__aeabi_i2d>
 8008fc2:	4632      	mov	r2, r6
 8008fc4:	463b      	mov	r3, r7
 8008fc6:	f7f7 fd7f 	bl	8000ac8 <__aeabi_dcmpeq>
 8008fca:	b908      	cbnz	r0, 8008fd0 <_dtoa_r+0x190>
 8008fcc:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008fd0:	f1bb 0f16 	cmp.w	fp, #22
 8008fd4:	d857      	bhi.n	8009086 <_dtoa_r+0x246>
 8008fd6:	4b5b      	ldr	r3, [pc, #364]	; (8009144 <_dtoa_r+0x304>)
 8008fd8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8008fdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008fe0:	ec51 0b18 	vmov	r0, r1, d8
 8008fe4:	f7f7 fd7a 	bl	8000adc <__aeabi_dcmplt>
 8008fe8:	2800      	cmp	r0, #0
 8008fea:	d04e      	beq.n	800908a <_dtoa_r+0x24a>
 8008fec:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008ff0:	2300      	movs	r3, #0
 8008ff2:	930c      	str	r3, [sp, #48]	; 0x30
 8008ff4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008ff6:	1b5b      	subs	r3, r3, r5
 8008ff8:	1e5a      	subs	r2, r3, #1
 8008ffa:	bf45      	ittet	mi
 8008ffc:	f1c3 0301 	rsbmi	r3, r3, #1
 8009000:	9305      	strmi	r3, [sp, #20]
 8009002:	2300      	movpl	r3, #0
 8009004:	2300      	movmi	r3, #0
 8009006:	9206      	str	r2, [sp, #24]
 8009008:	bf54      	ite	pl
 800900a:	9305      	strpl	r3, [sp, #20]
 800900c:	9306      	strmi	r3, [sp, #24]
 800900e:	f1bb 0f00 	cmp.w	fp, #0
 8009012:	db3c      	blt.n	800908e <_dtoa_r+0x24e>
 8009014:	9b06      	ldr	r3, [sp, #24]
 8009016:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800901a:	445b      	add	r3, fp
 800901c:	9306      	str	r3, [sp, #24]
 800901e:	2300      	movs	r3, #0
 8009020:	9308      	str	r3, [sp, #32]
 8009022:	9b07      	ldr	r3, [sp, #28]
 8009024:	2b09      	cmp	r3, #9
 8009026:	d868      	bhi.n	80090fa <_dtoa_r+0x2ba>
 8009028:	2b05      	cmp	r3, #5
 800902a:	bfc4      	itt	gt
 800902c:	3b04      	subgt	r3, #4
 800902e:	9307      	strgt	r3, [sp, #28]
 8009030:	9b07      	ldr	r3, [sp, #28]
 8009032:	f1a3 0302 	sub.w	r3, r3, #2
 8009036:	bfcc      	ite	gt
 8009038:	2500      	movgt	r5, #0
 800903a:	2501      	movle	r5, #1
 800903c:	2b03      	cmp	r3, #3
 800903e:	f200 8085 	bhi.w	800914c <_dtoa_r+0x30c>
 8009042:	e8df f003 	tbb	[pc, r3]
 8009046:	3b2e      	.short	0x3b2e
 8009048:	5839      	.short	0x5839
 800904a:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800904e:	441d      	add	r5, r3
 8009050:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8009054:	2b20      	cmp	r3, #32
 8009056:	bfc1      	itttt	gt
 8009058:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800905c:	fa08 f803 	lslgt.w	r8, r8, r3
 8009060:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 8009064:	fa26 f303 	lsrgt.w	r3, r6, r3
 8009068:	bfd6      	itet	le
 800906a:	f1c3 0320 	rsble	r3, r3, #32
 800906e:	ea48 0003 	orrgt.w	r0, r8, r3
 8009072:	fa06 f003 	lslle.w	r0, r6, r3
 8009076:	f7f7 fa45 	bl	8000504 <__aeabi_ui2d>
 800907a:	2201      	movs	r2, #1
 800907c:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8009080:	3d01      	subs	r5, #1
 8009082:	920e      	str	r2, [sp, #56]	; 0x38
 8009084:	e76f      	b.n	8008f66 <_dtoa_r+0x126>
 8009086:	2301      	movs	r3, #1
 8009088:	e7b3      	b.n	8008ff2 <_dtoa_r+0x1b2>
 800908a:	900c      	str	r0, [sp, #48]	; 0x30
 800908c:	e7b2      	b.n	8008ff4 <_dtoa_r+0x1b4>
 800908e:	9b05      	ldr	r3, [sp, #20]
 8009090:	eba3 030b 	sub.w	r3, r3, fp
 8009094:	9305      	str	r3, [sp, #20]
 8009096:	f1cb 0300 	rsb	r3, fp, #0
 800909a:	9308      	str	r3, [sp, #32]
 800909c:	2300      	movs	r3, #0
 800909e:	930b      	str	r3, [sp, #44]	; 0x2c
 80090a0:	e7bf      	b.n	8009022 <_dtoa_r+0x1e2>
 80090a2:	2300      	movs	r3, #0
 80090a4:	9309      	str	r3, [sp, #36]	; 0x24
 80090a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80090a8:	2b00      	cmp	r3, #0
 80090aa:	dc52      	bgt.n	8009152 <_dtoa_r+0x312>
 80090ac:	2301      	movs	r3, #1
 80090ae:	9301      	str	r3, [sp, #4]
 80090b0:	9304      	str	r3, [sp, #16]
 80090b2:	461a      	mov	r2, r3
 80090b4:	920a      	str	r2, [sp, #40]	; 0x28
 80090b6:	e00b      	b.n	80090d0 <_dtoa_r+0x290>
 80090b8:	2301      	movs	r3, #1
 80090ba:	e7f3      	b.n	80090a4 <_dtoa_r+0x264>
 80090bc:	2300      	movs	r3, #0
 80090be:	9309      	str	r3, [sp, #36]	; 0x24
 80090c0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80090c2:	445b      	add	r3, fp
 80090c4:	9301      	str	r3, [sp, #4]
 80090c6:	3301      	adds	r3, #1
 80090c8:	2b01      	cmp	r3, #1
 80090ca:	9304      	str	r3, [sp, #16]
 80090cc:	bfb8      	it	lt
 80090ce:	2301      	movlt	r3, #1
 80090d0:	69e0      	ldr	r0, [r4, #28]
 80090d2:	2100      	movs	r1, #0
 80090d4:	2204      	movs	r2, #4
 80090d6:	f102 0614 	add.w	r6, r2, #20
 80090da:	429e      	cmp	r6, r3
 80090dc:	d93d      	bls.n	800915a <_dtoa_r+0x31a>
 80090de:	6041      	str	r1, [r0, #4]
 80090e0:	4620      	mov	r0, r4
 80090e2:	f000 fd9f 	bl	8009c24 <_Balloc>
 80090e6:	9000      	str	r0, [sp, #0]
 80090e8:	2800      	cmp	r0, #0
 80090ea:	d139      	bne.n	8009160 <_dtoa_r+0x320>
 80090ec:	4b16      	ldr	r3, [pc, #88]	; (8009148 <_dtoa_r+0x308>)
 80090ee:	4602      	mov	r2, r0
 80090f0:	f240 11af 	movw	r1, #431	; 0x1af
 80090f4:	e6bd      	b.n	8008e72 <_dtoa_r+0x32>
 80090f6:	2301      	movs	r3, #1
 80090f8:	e7e1      	b.n	80090be <_dtoa_r+0x27e>
 80090fa:	2501      	movs	r5, #1
 80090fc:	2300      	movs	r3, #0
 80090fe:	9307      	str	r3, [sp, #28]
 8009100:	9509      	str	r5, [sp, #36]	; 0x24
 8009102:	f04f 33ff 	mov.w	r3, #4294967295
 8009106:	9301      	str	r3, [sp, #4]
 8009108:	9304      	str	r3, [sp, #16]
 800910a:	2200      	movs	r2, #0
 800910c:	2312      	movs	r3, #18
 800910e:	e7d1      	b.n	80090b4 <_dtoa_r+0x274>
 8009110:	636f4361 	.word	0x636f4361
 8009114:	3fd287a7 	.word	0x3fd287a7
 8009118:	8b60c8b3 	.word	0x8b60c8b3
 800911c:	3fc68a28 	.word	0x3fc68a28
 8009120:	509f79fb 	.word	0x509f79fb
 8009124:	3fd34413 	.word	0x3fd34413
 8009128:	0800bf81 	.word	0x0800bf81
 800912c:	0800bf98 	.word	0x0800bf98
 8009130:	7ff00000 	.word	0x7ff00000
 8009134:	0800bf7d 	.word	0x0800bf7d
 8009138:	0800bf74 	.word	0x0800bf74
 800913c:	0800bf51 	.word	0x0800bf51
 8009140:	3ff80000 	.word	0x3ff80000
 8009144:	0800c088 	.word	0x0800c088
 8009148:	0800bff0 	.word	0x0800bff0
 800914c:	2301      	movs	r3, #1
 800914e:	9309      	str	r3, [sp, #36]	; 0x24
 8009150:	e7d7      	b.n	8009102 <_dtoa_r+0x2c2>
 8009152:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009154:	9301      	str	r3, [sp, #4]
 8009156:	9304      	str	r3, [sp, #16]
 8009158:	e7ba      	b.n	80090d0 <_dtoa_r+0x290>
 800915a:	3101      	adds	r1, #1
 800915c:	0052      	lsls	r2, r2, #1
 800915e:	e7ba      	b.n	80090d6 <_dtoa_r+0x296>
 8009160:	69e3      	ldr	r3, [r4, #28]
 8009162:	9a00      	ldr	r2, [sp, #0]
 8009164:	601a      	str	r2, [r3, #0]
 8009166:	9b04      	ldr	r3, [sp, #16]
 8009168:	2b0e      	cmp	r3, #14
 800916a:	f200 80a8 	bhi.w	80092be <_dtoa_r+0x47e>
 800916e:	2d00      	cmp	r5, #0
 8009170:	f000 80a5 	beq.w	80092be <_dtoa_r+0x47e>
 8009174:	f1bb 0f00 	cmp.w	fp, #0
 8009178:	dd38      	ble.n	80091ec <_dtoa_r+0x3ac>
 800917a:	4bc0      	ldr	r3, [pc, #768]	; (800947c <_dtoa_r+0x63c>)
 800917c:	f00b 020f 	and.w	r2, fp, #15
 8009180:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009184:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8009188:	e9d3 6700 	ldrd	r6, r7, [r3]
 800918c:	ea4f 182b 	mov.w	r8, fp, asr #4
 8009190:	d019      	beq.n	80091c6 <_dtoa_r+0x386>
 8009192:	4bbb      	ldr	r3, [pc, #748]	; (8009480 <_dtoa_r+0x640>)
 8009194:	ec51 0b18 	vmov	r0, r1, d8
 8009198:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800919c:	f7f7 fb56 	bl	800084c <__aeabi_ddiv>
 80091a0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80091a4:	f008 080f 	and.w	r8, r8, #15
 80091a8:	2503      	movs	r5, #3
 80091aa:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8009480 <_dtoa_r+0x640>
 80091ae:	f1b8 0f00 	cmp.w	r8, #0
 80091b2:	d10a      	bne.n	80091ca <_dtoa_r+0x38a>
 80091b4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80091b8:	4632      	mov	r2, r6
 80091ba:	463b      	mov	r3, r7
 80091bc:	f7f7 fb46 	bl	800084c <__aeabi_ddiv>
 80091c0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80091c4:	e02b      	b.n	800921e <_dtoa_r+0x3de>
 80091c6:	2502      	movs	r5, #2
 80091c8:	e7ef      	b.n	80091aa <_dtoa_r+0x36a>
 80091ca:	f018 0f01 	tst.w	r8, #1
 80091ce:	d008      	beq.n	80091e2 <_dtoa_r+0x3a2>
 80091d0:	4630      	mov	r0, r6
 80091d2:	4639      	mov	r1, r7
 80091d4:	e9d9 2300 	ldrd	r2, r3, [r9]
 80091d8:	f7f7 fa0e 	bl	80005f8 <__aeabi_dmul>
 80091dc:	3501      	adds	r5, #1
 80091de:	4606      	mov	r6, r0
 80091e0:	460f      	mov	r7, r1
 80091e2:	ea4f 0868 	mov.w	r8, r8, asr #1
 80091e6:	f109 0908 	add.w	r9, r9, #8
 80091ea:	e7e0      	b.n	80091ae <_dtoa_r+0x36e>
 80091ec:	f000 809f 	beq.w	800932e <_dtoa_r+0x4ee>
 80091f0:	f1cb 0600 	rsb	r6, fp, #0
 80091f4:	4ba1      	ldr	r3, [pc, #644]	; (800947c <_dtoa_r+0x63c>)
 80091f6:	4fa2      	ldr	r7, [pc, #648]	; (8009480 <_dtoa_r+0x640>)
 80091f8:	f006 020f 	and.w	r2, r6, #15
 80091fc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009200:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009204:	ec51 0b18 	vmov	r0, r1, d8
 8009208:	f7f7 f9f6 	bl	80005f8 <__aeabi_dmul>
 800920c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009210:	1136      	asrs	r6, r6, #4
 8009212:	2300      	movs	r3, #0
 8009214:	2502      	movs	r5, #2
 8009216:	2e00      	cmp	r6, #0
 8009218:	d17e      	bne.n	8009318 <_dtoa_r+0x4d8>
 800921a:	2b00      	cmp	r3, #0
 800921c:	d1d0      	bne.n	80091c0 <_dtoa_r+0x380>
 800921e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009220:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8009224:	2b00      	cmp	r3, #0
 8009226:	f000 8084 	beq.w	8009332 <_dtoa_r+0x4f2>
 800922a:	4b96      	ldr	r3, [pc, #600]	; (8009484 <_dtoa_r+0x644>)
 800922c:	2200      	movs	r2, #0
 800922e:	4640      	mov	r0, r8
 8009230:	4649      	mov	r1, r9
 8009232:	f7f7 fc53 	bl	8000adc <__aeabi_dcmplt>
 8009236:	2800      	cmp	r0, #0
 8009238:	d07b      	beq.n	8009332 <_dtoa_r+0x4f2>
 800923a:	9b04      	ldr	r3, [sp, #16]
 800923c:	2b00      	cmp	r3, #0
 800923e:	d078      	beq.n	8009332 <_dtoa_r+0x4f2>
 8009240:	9b01      	ldr	r3, [sp, #4]
 8009242:	2b00      	cmp	r3, #0
 8009244:	dd39      	ble.n	80092ba <_dtoa_r+0x47a>
 8009246:	4b90      	ldr	r3, [pc, #576]	; (8009488 <_dtoa_r+0x648>)
 8009248:	2200      	movs	r2, #0
 800924a:	4640      	mov	r0, r8
 800924c:	4649      	mov	r1, r9
 800924e:	f7f7 f9d3 	bl	80005f8 <__aeabi_dmul>
 8009252:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009256:	9e01      	ldr	r6, [sp, #4]
 8009258:	f10b 37ff 	add.w	r7, fp, #4294967295
 800925c:	3501      	adds	r5, #1
 800925e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8009262:	4628      	mov	r0, r5
 8009264:	f7f7 f95e 	bl	8000524 <__aeabi_i2d>
 8009268:	4642      	mov	r2, r8
 800926a:	464b      	mov	r3, r9
 800926c:	f7f7 f9c4 	bl	80005f8 <__aeabi_dmul>
 8009270:	4b86      	ldr	r3, [pc, #536]	; (800948c <_dtoa_r+0x64c>)
 8009272:	2200      	movs	r2, #0
 8009274:	f7f7 f80a 	bl	800028c <__adddf3>
 8009278:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800927c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009280:	9303      	str	r3, [sp, #12]
 8009282:	2e00      	cmp	r6, #0
 8009284:	d158      	bne.n	8009338 <_dtoa_r+0x4f8>
 8009286:	4b82      	ldr	r3, [pc, #520]	; (8009490 <_dtoa_r+0x650>)
 8009288:	2200      	movs	r2, #0
 800928a:	4640      	mov	r0, r8
 800928c:	4649      	mov	r1, r9
 800928e:	f7f6 fffb 	bl	8000288 <__aeabi_dsub>
 8009292:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009296:	4680      	mov	r8, r0
 8009298:	4689      	mov	r9, r1
 800929a:	f7f7 fc3d 	bl	8000b18 <__aeabi_dcmpgt>
 800929e:	2800      	cmp	r0, #0
 80092a0:	f040 8296 	bne.w	80097d0 <_dtoa_r+0x990>
 80092a4:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 80092a8:	4640      	mov	r0, r8
 80092aa:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80092ae:	4649      	mov	r1, r9
 80092b0:	f7f7 fc14 	bl	8000adc <__aeabi_dcmplt>
 80092b4:	2800      	cmp	r0, #0
 80092b6:	f040 8289 	bne.w	80097cc <_dtoa_r+0x98c>
 80092ba:	ed8d 8b02 	vstr	d8, [sp, #8]
 80092be:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80092c0:	2b00      	cmp	r3, #0
 80092c2:	f2c0 814e 	blt.w	8009562 <_dtoa_r+0x722>
 80092c6:	f1bb 0f0e 	cmp.w	fp, #14
 80092ca:	f300 814a 	bgt.w	8009562 <_dtoa_r+0x722>
 80092ce:	4b6b      	ldr	r3, [pc, #428]	; (800947c <_dtoa_r+0x63c>)
 80092d0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80092d4:	e9d3 8900 	ldrd	r8, r9, [r3]
 80092d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80092da:	2b00      	cmp	r3, #0
 80092dc:	f280 80dc 	bge.w	8009498 <_dtoa_r+0x658>
 80092e0:	9b04      	ldr	r3, [sp, #16]
 80092e2:	2b00      	cmp	r3, #0
 80092e4:	f300 80d8 	bgt.w	8009498 <_dtoa_r+0x658>
 80092e8:	f040 826f 	bne.w	80097ca <_dtoa_r+0x98a>
 80092ec:	4b68      	ldr	r3, [pc, #416]	; (8009490 <_dtoa_r+0x650>)
 80092ee:	2200      	movs	r2, #0
 80092f0:	4640      	mov	r0, r8
 80092f2:	4649      	mov	r1, r9
 80092f4:	f7f7 f980 	bl	80005f8 <__aeabi_dmul>
 80092f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80092fc:	f7f7 fc02 	bl	8000b04 <__aeabi_dcmpge>
 8009300:	9e04      	ldr	r6, [sp, #16]
 8009302:	4637      	mov	r7, r6
 8009304:	2800      	cmp	r0, #0
 8009306:	f040 8245 	bne.w	8009794 <_dtoa_r+0x954>
 800930a:	9d00      	ldr	r5, [sp, #0]
 800930c:	2331      	movs	r3, #49	; 0x31
 800930e:	f805 3b01 	strb.w	r3, [r5], #1
 8009312:	f10b 0b01 	add.w	fp, fp, #1
 8009316:	e241      	b.n	800979c <_dtoa_r+0x95c>
 8009318:	07f2      	lsls	r2, r6, #31
 800931a:	d505      	bpl.n	8009328 <_dtoa_r+0x4e8>
 800931c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009320:	f7f7 f96a 	bl	80005f8 <__aeabi_dmul>
 8009324:	3501      	adds	r5, #1
 8009326:	2301      	movs	r3, #1
 8009328:	1076      	asrs	r6, r6, #1
 800932a:	3708      	adds	r7, #8
 800932c:	e773      	b.n	8009216 <_dtoa_r+0x3d6>
 800932e:	2502      	movs	r5, #2
 8009330:	e775      	b.n	800921e <_dtoa_r+0x3de>
 8009332:	9e04      	ldr	r6, [sp, #16]
 8009334:	465f      	mov	r7, fp
 8009336:	e792      	b.n	800925e <_dtoa_r+0x41e>
 8009338:	9900      	ldr	r1, [sp, #0]
 800933a:	4b50      	ldr	r3, [pc, #320]	; (800947c <_dtoa_r+0x63c>)
 800933c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8009340:	4431      	add	r1, r6
 8009342:	9102      	str	r1, [sp, #8]
 8009344:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009346:	eeb0 9a47 	vmov.f32	s18, s14
 800934a:	eef0 9a67 	vmov.f32	s19, s15
 800934e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8009352:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8009356:	2900      	cmp	r1, #0
 8009358:	d044      	beq.n	80093e4 <_dtoa_r+0x5a4>
 800935a:	494e      	ldr	r1, [pc, #312]	; (8009494 <_dtoa_r+0x654>)
 800935c:	2000      	movs	r0, #0
 800935e:	f7f7 fa75 	bl	800084c <__aeabi_ddiv>
 8009362:	ec53 2b19 	vmov	r2, r3, d9
 8009366:	f7f6 ff8f 	bl	8000288 <__aeabi_dsub>
 800936a:	9d00      	ldr	r5, [sp, #0]
 800936c:	ec41 0b19 	vmov	d9, r0, r1
 8009370:	4649      	mov	r1, r9
 8009372:	4640      	mov	r0, r8
 8009374:	f7f7 fbf0 	bl	8000b58 <__aeabi_d2iz>
 8009378:	4606      	mov	r6, r0
 800937a:	f7f7 f8d3 	bl	8000524 <__aeabi_i2d>
 800937e:	4602      	mov	r2, r0
 8009380:	460b      	mov	r3, r1
 8009382:	4640      	mov	r0, r8
 8009384:	4649      	mov	r1, r9
 8009386:	f7f6 ff7f 	bl	8000288 <__aeabi_dsub>
 800938a:	3630      	adds	r6, #48	; 0x30
 800938c:	f805 6b01 	strb.w	r6, [r5], #1
 8009390:	ec53 2b19 	vmov	r2, r3, d9
 8009394:	4680      	mov	r8, r0
 8009396:	4689      	mov	r9, r1
 8009398:	f7f7 fba0 	bl	8000adc <__aeabi_dcmplt>
 800939c:	2800      	cmp	r0, #0
 800939e:	d164      	bne.n	800946a <_dtoa_r+0x62a>
 80093a0:	4642      	mov	r2, r8
 80093a2:	464b      	mov	r3, r9
 80093a4:	4937      	ldr	r1, [pc, #220]	; (8009484 <_dtoa_r+0x644>)
 80093a6:	2000      	movs	r0, #0
 80093a8:	f7f6 ff6e 	bl	8000288 <__aeabi_dsub>
 80093ac:	ec53 2b19 	vmov	r2, r3, d9
 80093b0:	f7f7 fb94 	bl	8000adc <__aeabi_dcmplt>
 80093b4:	2800      	cmp	r0, #0
 80093b6:	f040 80b6 	bne.w	8009526 <_dtoa_r+0x6e6>
 80093ba:	9b02      	ldr	r3, [sp, #8]
 80093bc:	429d      	cmp	r5, r3
 80093be:	f43f af7c 	beq.w	80092ba <_dtoa_r+0x47a>
 80093c2:	4b31      	ldr	r3, [pc, #196]	; (8009488 <_dtoa_r+0x648>)
 80093c4:	ec51 0b19 	vmov	r0, r1, d9
 80093c8:	2200      	movs	r2, #0
 80093ca:	f7f7 f915 	bl	80005f8 <__aeabi_dmul>
 80093ce:	4b2e      	ldr	r3, [pc, #184]	; (8009488 <_dtoa_r+0x648>)
 80093d0:	ec41 0b19 	vmov	d9, r0, r1
 80093d4:	2200      	movs	r2, #0
 80093d6:	4640      	mov	r0, r8
 80093d8:	4649      	mov	r1, r9
 80093da:	f7f7 f90d 	bl	80005f8 <__aeabi_dmul>
 80093de:	4680      	mov	r8, r0
 80093e0:	4689      	mov	r9, r1
 80093e2:	e7c5      	b.n	8009370 <_dtoa_r+0x530>
 80093e4:	ec51 0b17 	vmov	r0, r1, d7
 80093e8:	f7f7 f906 	bl	80005f8 <__aeabi_dmul>
 80093ec:	9b02      	ldr	r3, [sp, #8]
 80093ee:	9d00      	ldr	r5, [sp, #0]
 80093f0:	930f      	str	r3, [sp, #60]	; 0x3c
 80093f2:	ec41 0b19 	vmov	d9, r0, r1
 80093f6:	4649      	mov	r1, r9
 80093f8:	4640      	mov	r0, r8
 80093fa:	f7f7 fbad 	bl	8000b58 <__aeabi_d2iz>
 80093fe:	4606      	mov	r6, r0
 8009400:	f7f7 f890 	bl	8000524 <__aeabi_i2d>
 8009404:	3630      	adds	r6, #48	; 0x30
 8009406:	4602      	mov	r2, r0
 8009408:	460b      	mov	r3, r1
 800940a:	4640      	mov	r0, r8
 800940c:	4649      	mov	r1, r9
 800940e:	f7f6 ff3b 	bl	8000288 <__aeabi_dsub>
 8009412:	f805 6b01 	strb.w	r6, [r5], #1
 8009416:	9b02      	ldr	r3, [sp, #8]
 8009418:	429d      	cmp	r5, r3
 800941a:	4680      	mov	r8, r0
 800941c:	4689      	mov	r9, r1
 800941e:	f04f 0200 	mov.w	r2, #0
 8009422:	d124      	bne.n	800946e <_dtoa_r+0x62e>
 8009424:	4b1b      	ldr	r3, [pc, #108]	; (8009494 <_dtoa_r+0x654>)
 8009426:	ec51 0b19 	vmov	r0, r1, d9
 800942a:	f7f6 ff2f 	bl	800028c <__adddf3>
 800942e:	4602      	mov	r2, r0
 8009430:	460b      	mov	r3, r1
 8009432:	4640      	mov	r0, r8
 8009434:	4649      	mov	r1, r9
 8009436:	f7f7 fb6f 	bl	8000b18 <__aeabi_dcmpgt>
 800943a:	2800      	cmp	r0, #0
 800943c:	d173      	bne.n	8009526 <_dtoa_r+0x6e6>
 800943e:	ec53 2b19 	vmov	r2, r3, d9
 8009442:	4914      	ldr	r1, [pc, #80]	; (8009494 <_dtoa_r+0x654>)
 8009444:	2000      	movs	r0, #0
 8009446:	f7f6 ff1f 	bl	8000288 <__aeabi_dsub>
 800944a:	4602      	mov	r2, r0
 800944c:	460b      	mov	r3, r1
 800944e:	4640      	mov	r0, r8
 8009450:	4649      	mov	r1, r9
 8009452:	f7f7 fb43 	bl	8000adc <__aeabi_dcmplt>
 8009456:	2800      	cmp	r0, #0
 8009458:	f43f af2f 	beq.w	80092ba <_dtoa_r+0x47a>
 800945c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800945e:	1e6b      	subs	r3, r5, #1
 8009460:	930f      	str	r3, [sp, #60]	; 0x3c
 8009462:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8009466:	2b30      	cmp	r3, #48	; 0x30
 8009468:	d0f8      	beq.n	800945c <_dtoa_r+0x61c>
 800946a:	46bb      	mov	fp, r7
 800946c:	e04a      	b.n	8009504 <_dtoa_r+0x6c4>
 800946e:	4b06      	ldr	r3, [pc, #24]	; (8009488 <_dtoa_r+0x648>)
 8009470:	f7f7 f8c2 	bl	80005f8 <__aeabi_dmul>
 8009474:	4680      	mov	r8, r0
 8009476:	4689      	mov	r9, r1
 8009478:	e7bd      	b.n	80093f6 <_dtoa_r+0x5b6>
 800947a:	bf00      	nop
 800947c:	0800c088 	.word	0x0800c088
 8009480:	0800c060 	.word	0x0800c060
 8009484:	3ff00000 	.word	0x3ff00000
 8009488:	40240000 	.word	0x40240000
 800948c:	401c0000 	.word	0x401c0000
 8009490:	40140000 	.word	0x40140000
 8009494:	3fe00000 	.word	0x3fe00000
 8009498:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800949c:	9d00      	ldr	r5, [sp, #0]
 800949e:	4642      	mov	r2, r8
 80094a0:	464b      	mov	r3, r9
 80094a2:	4630      	mov	r0, r6
 80094a4:	4639      	mov	r1, r7
 80094a6:	f7f7 f9d1 	bl	800084c <__aeabi_ddiv>
 80094aa:	f7f7 fb55 	bl	8000b58 <__aeabi_d2iz>
 80094ae:	9001      	str	r0, [sp, #4]
 80094b0:	f7f7 f838 	bl	8000524 <__aeabi_i2d>
 80094b4:	4642      	mov	r2, r8
 80094b6:	464b      	mov	r3, r9
 80094b8:	f7f7 f89e 	bl	80005f8 <__aeabi_dmul>
 80094bc:	4602      	mov	r2, r0
 80094be:	460b      	mov	r3, r1
 80094c0:	4630      	mov	r0, r6
 80094c2:	4639      	mov	r1, r7
 80094c4:	f7f6 fee0 	bl	8000288 <__aeabi_dsub>
 80094c8:	9e01      	ldr	r6, [sp, #4]
 80094ca:	9f04      	ldr	r7, [sp, #16]
 80094cc:	3630      	adds	r6, #48	; 0x30
 80094ce:	f805 6b01 	strb.w	r6, [r5], #1
 80094d2:	9e00      	ldr	r6, [sp, #0]
 80094d4:	1bae      	subs	r6, r5, r6
 80094d6:	42b7      	cmp	r7, r6
 80094d8:	4602      	mov	r2, r0
 80094da:	460b      	mov	r3, r1
 80094dc:	d134      	bne.n	8009548 <_dtoa_r+0x708>
 80094de:	f7f6 fed5 	bl	800028c <__adddf3>
 80094e2:	4642      	mov	r2, r8
 80094e4:	464b      	mov	r3, r9
 80094e6:	4606      	mov	r6, r0
 80094e8:	460f      	mov	r7, r1
 80094ea:	f7f7 fb15 	bl	8000b18 <__aeabi_dcmpgt>
 80094ee:	b9c8      	cbnz	r0, 8009524 <_dtoa_r+0x6e4>
 80094f0:	4642      	mov	r2, r8
 80094f2:	464b      	mov	r3, r9
 80094f4:	4630      	mov	r0, r6
 80094f6:	4639      	mov	r1, r7
 80094f8:	f7f7 fae6 	bl	8000ac8 <__aeabi_dcmpeq>
 80094fc:	b110      	cbz	r0, 8009504 <_dtoa_r+0x6c4>
 80094fe:	9b01      	ldr	r3, [sp, #4]
 8009500:	07db      	lsls	r3, r3, #31
 8009502:	d40f      	bmi.n	8009524 <_dtoa_r+0x6e4>
 8009504:	4651      	mov	r1, sl
 8009506:	4620      	mov	r0, r4
 8009508:	f000 fbcc 	bl	8009ca4 <_Bfree>
 800950c:	2300      	movs	r3, #0
 800950e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009510:	702b      	strb	r3, [r5, #0]
 8009512:	f10b 0301 	add.w	r3, fp, #1
 8009516:	6013      	str	r3, [r2, #0]
 8009518:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800951a:	2b00      	cmp	r3, #0
 800951c:	f43f ace2 	beq.w	8008ee4 <_dtoa_r+0xa4>
 8009520:	601d      	str	r5, [r3, #0]
 8009522:	e4df      	b.n	8008ee4 <_dtoa_r+0xa4>
 8009524:	465f      	mov	r7, fp
 8009526:	462b      	mov	r3, r5
 8009528:	461d      	mov	r5, r3
 800952a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800952e:	2a39      	cmp	r2, #57	; 0x39
 8009530:	d106      	bne.n	8009540 <_dtoa_r+0x700>
 8009532:	9a00      	ldr	r2, [sp, #0]
 8009534:	429a      	cmp	r2, r3
 8009536:	d1f7      	bne.n	8009528 <_dtoa_r+0x6e8>
 8009538:	9900      	ldr	r1, [sp, #0]
 800953a:	2230      	movs	r2, #48	; 0x30
 800953c:	3701      	adds	r7, #1
 800953e:	700a      	strb	r2, [r1, #0]
 8009540:	781a      	ldrb	r2, [r3, #0]
 8009542:	3201      	adds	r2, #1
 8009544:	701a      	strb	r2, [r3, #0]
 8009546:	e790      	b.n	800946a <_dtoa_r+0x62a>
 8009548:	4ba3      	ldr	r3, [pc, #652]	; (80097d8 <_dtoa_r+0x998>)
 800954a:	2200      	movs	r2, #0
 800954c:	f7f7 f854 	bl	80005f8 <__aeabi_dmul>
 8009550:	2200      	movs	r2, #0
 8009552:	2300      	movs	r3, #0
 8009554:	4606      	mov	r6, r0
 8009556:	460f      	mov	r7, r1
 8009558:	f7f7 fab6 	bl	8000ac8 <__aeabi_dcmpeq>
 800955c:	2800      	cmp	r0, #0
 800955e:	d09e      	beq.n	800949e <_dtoa_r+0x65e>
 8009560:	e7d0      	b.n	8009504 <_dtoa_r+0x6c4>
 8009562:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009564:	2a00      	cmp	r2, #0
 8009566:	f000 80ca 	beq.w	80096fe <_dtoa_r+0x8be>
 800956a:	9a07      	ldr	r2, [sp, #28]
 800956c:	2a01      	cmp	r2, #1
 800956e:	f300 80ad 	bgt.w	80096cc <_dtoa_r+0x88c>
 8009572:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009574:	2a00      	cmp	r2, #0
 8009576:	f000 80a5 	beq.w	80096c4 <_dtoa_r+0x884>
 800957a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800957e:	9e08      	ldr	r6, [sp, #32]
 8009580:	9d05      	ldr	r5, [sp, #20]
 8009582:	9a05      	ldr	r2, [sp, #20]
 8009584:	441a      	add	r2, r3
 8009586:	9205      	str	r2, [sp, #20]
 8009588:	9a06      	ldr	r2, [sp, #24]
 800958a:	2101      	movs	r1, #1
 800958c:	441a      	add	r2, r3
 800958e:	4620      	mov	r0, r4
 8009590:	9206      	str	r2, [sp, #24]
 8009592:	f000 fc3d 	bl	8009e10 <__i2b>
 8009596:	4607      	mov	r7, r0
 8009598:	b165      	cbz	r5, 80095b4 <_dtoa_r+0x774>
 800959a:	9b06      	ldr	r3, [sp, #24]
 800959c:	2b00      	cmp	r3, #0
 800959e:	dd09      	ble.n	80095b4 <_dtoa_r+0x774>
 80095a0:	42ab      	cmp	r3, r5
 80095a2:	9a05      	ldr	r2, [sp, #20]
 80095a4:	bfa8      	it	ge
 80095a6:	462b      	movge	r3, r5
 80095a8:	1ad2      	subs	r2, r2, r3
 80095aa:	9205      	str	r2, [sp, #20]
 80095ac:	9a06      	ldr	r2, [sp, #24]
 80095ae:	1aed      	subs	r5, r5, r3
 80095b0:	1ad3      	subs	r3, r2, r3
 80095b2:	9306      	str	r3, [sp, #24]
 80095b4:	9b08      	ldr	r3, [sp, #32]
 80095b6:	b1f3      	cbz	r3, 80095f6 <_dtoa_r+0x7b6>
 80095b8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80095ba:	2b00      	cmp	r3, #0
 80095bc:	f000 80a3 	beq.w	8009706 <_dtoa_r+0x8c6>
 80095c0:	2e00      	cmp	r6, #0
 80095c2:	dd10      	ble.n	80095e6 <_dtoa_r+0x7a6>
 80095c4:	4639      	mov	r1, r7
 80095c6:	4632      	mov	r2, r6
 80095c8:	4620      	mov	r0, r4
 80095ca:	f000 fce1 	bl	8009f90 <__pow5mult>
 80095ce:	4652      	mov	r2, sl
 80095d0:	4601      	mov	r1, r0
 80095d2:	4607      	mov	r7, r0
 80095d4:	4620      	mov	r0, r4
 80095d6:	f000 fc31 	bl	8009e3c <__multiply>
 80095da:	4651      	mov	r1, sl
 80095dc:	4680      	mov	r8, r0
 80095de:	4620      	mov	r0, r4
 80095e0:	f000 fb60 	bl	8009ca4 <_Bfree>
 80095e4:	46c2      	mov	sl, r8
 80095e6:	9b08      	ldr	r3, [sp, #32]
 80095e8:	1b9a      	subs	r2, r3, r6
 80095ea:	d004      	beq.n	80095f6 <_dtoa_r+0x7b6>
 80095ec:	4651      	mov	r1, sl
 80095ee:	4620      	mov	r0, r4
 80095f0:	f000 fcce 	bl	8009f90 <__pow5mult>
 80095f4:	4682      	mov	sl, r0
 80095f6:	2101      	movs	r1, #1
 80095f8:	4620      	mov	r0, r4
 80095fa:	f000 fc09 	bl	8009e10 <__i2b>
 80095fe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009600:	2b00      	cmp	r3, #0
 8009602:	4606      	mov	r6, r0
 8009604:	f340 8081 	ble.w	800970a <_dtoa_r+0x8ca>
 8009608:	461a      	mov	r2, r3
 800960a:	4601      	mov	r1, r0
 800960c:	4620      	mov	r0, r4
 800960e:	f000 fcbf 	bl	8009f90 <__pow5mult>
 8009612:	9b07      	ldr	r3, [sp, #28]
 8009614:	2b01      	cmp	r3, #1
 8009616:	4606      	mov	r6, r0
 8009618:	dd7a      	ble.n	8009710 <_dtoa_r+0x8d0>
 800961a:	f04f 0800 	mov.w	r8, #0
 800961e:	6933      	ldr	r3, [r6, #16]
 8009620:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8009624:	6918      	ldr	r0, [r3, #16]
 8009626:	f000 fba5 	bl	8009d74 <__hi0bits>
 800962a:	f1c0 0020 	rsb	r0, r0, #32
 800962e:	9b06      	ldr	r3, [sp, #24]
 8009630:	4418      	add	r0, r3
 8009632:	f010 001f 	ands.w	r0, r0, #31
 8009636:	f000 8094 	beq.w	8009762 <_dtoa_r+0x922>
 800963a:	f1c0 0320 	rsb	r3, r0, #32
 800963e:	2b04      	cmp	r3, #4
 8009640:	f340 8085 	ble.w	800974e <_dtoa_r+0x90e>
 8009644:	9b05      	ldr	r3, [sp, #20]
 8009646:	f1c0 001c 	rsb	r0, r0, #28
 800964a:	4403      	add	r3, r0
 800964c:	9305      	str	r3, [sp, #20]
 800964e:	9b06      	ldr	r3, [sp, #24]
 8009650:	4403      	add	r3, r0
 8009652:	4405      	add	r5, r0
 8009654:	9306      	str	r3, [sp, #24]
 8009656:	9b05      	ldr	r3, [sp, #20]
 8009658:	2b00      	cmp	r3, #0
 800965a:	dd05      	ble.n	8009668 <_dtoa_r+0x828>
 800965c:	4651      	mov	r1, sl
 800965e:	461a      	mov	r2, r3
 8009660:	4620      	mov	r0, r4
 8009662:	f000 fcef 	bl	800a044 <__lshift>
 8009666:	4682      	mov	sl, r0
 8009668:	9b06      	ldr	r3, [sp, #24]
 800966a:	2b00      	cmp	r3, #0
 800966c:	dd05      	ble.n	800967a <_dtoa_r+0x83a>
 800966e:	4631      	mov	r1, r6
 8009670:	461a      	mov	r2, r3
 8009672:	4620      	mov	r0, r4
 8009674:	f000 fce6 	bl	800a044 <__lshift>
 8009678:	4606      	mov	r6, r0
 800967a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800967c:	2b00      	cmp	r3, #0
 800967e:	d072      	beq.n	8009766 <_dtoa_r+0x926>
 8009680:	4631      	mov	r1, r6
 8009682:	4650      	mov	r0, sl
 8009684:	f000 fd4a 	bl	800a11c <__mcmp>
 8009688:	2800      	cmp	r0, #0
 800968a:	da6c      	bge.n	8009766 <_dtoa_r+0x926>
 800968c:	2300      	movs	r3, #0
 800968e:	4651      	mov	r1, sl
 8009690:	220a      	movs	r2, #10
 8009692:	4620      	mov	r0, r4
 8009694:	f000 fb28 	bl	8009ce8 <__multadd>
 8009698:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800969a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800969e:	4682      	mov	sl, r0
 80096a0:	2b00      	cmp	r3, #0
 80096a2:	f000 81b0 	beq.w	8009a06 <_dtoa_r+0xbc6>
 80096a6:	2300      	movs	r3, #0
 80096a8:	4639      	mov	r1, r7
 80096aa:	220a      	movs	r2, #10
 80096ac:	4620      	mov	r0, r4
 80096ae:	f000 fb1b 	bl	8009ce8 <__multadd>
 80096b2:	9b01      	ldr	r3, [sp, #4]
 80096b4:	2b00      	cmp	r3, #0
 80096b6:	4607      	mov	r7, r0
 80096b8:	f300 8096 	bgt.w	80097e8 <_dtoa_r+0x9a8>
 80096bc:	9b07      	ldr	r3, [sp, #28]
 80096be:	2b02      	cmp	r3, #2
 80096c0:	dc59      	bgt.n	8009776 <_dtoa_r+0x936>
 80096c2:	e091      	b.n	80097e8 <_dtoa_r+0x9a8>
 80096c4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80096c6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80096ca:	e758      	b.n	800957e <_dtoa_r+0x73e>
 80096cc:	9b04      	ldr	r3, [sp, #16]
 80096ce:	1e5e      	subs	r6, r3, #1
 80096d0:	9b08      	ldr	r3, [sp, #32]
 80096d2:	42b3      	cmp	r3, r6
 80096d4:	bfbf      	itttt	lt
 80096d6:	9b08      	ldrlt	r3, [sp, #32]
 80096d8:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 80096da:	9608      	strlt	r6, [sp, #32]
 80096dc:	1af3      	sublt	r3, r6, r3
 80096de:	bfb4      	ite	lt
 80096e0:	18d2      	addlt	r2, r2, r3
 80096e2:	1b9e      	subge	r6, r3, r6
 80096e4:	9b04      	ldr	r3, [sp, #16]
 80096e6:	bfbc      	itt	lt
 80096e8:	920b      	strlt	r2, [sp, #44]	; 0x2c
 80096ea:	2600      	movlt	r6, #0
 80096ec:	2b00      	cmp	r3, #0
 80096ee:	bfb7      	itett	lt
 80096f0:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 80096f4:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 80096f8:	1a9d      	sublt	r5, r3, r2
 80096fa:	2300      	movlt	r3, #0
 80096fc:	e741      	b.n	8009582 <_dtoa_r+0x742>
 80096fe:	9e08      	ldr	r6, [sp, #32]
 8009700:	9d05      	ldr	r5, [sp, #20]
 8009702:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8009704:	e748      	b.n	8009598 <_dtoa_r+0x758>
 8009706:	9a08      	ldr	r2, [sp, #32]
 8009708:	e770      	b.n	80095ec <_dtoa_r+0x7ac>
 800970a:	9b07      	ldr	r3, [sp, #28]
 800970c:	2b01      	cmp	r3, #1
 800970e:	dc19      	bgt.n	8009744 <_dtoa_r+0x904>
 8009710:	9b02      	ldr	r3, [sp, #8]
 8009712:	b9bb      	cbnz	r3, 8009744 <_dtoa_r+0x904>
 8009714:	9b03      	ldr	r3, [sp, #12]
 8009716:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800971a:	b99b      	cbnz	r3, 8009744 <_dtoa_r+0x904>
 800971c:	9b03      	ldr	r3, [sp, #12]
 800971e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009722:	0d1b      	lsrs	r3, r3, #20
 8009724:	051b      	lsls	r3, r3, #20
 8009726:	b183      	cbz	r3, 800974a <_dtoa_r+0x90a>
 8009728:	9b05      	ldr	r3, [sp, #20]
 800972a:	3301      	adds	r3, #1
 800972c:	9305      	str	r3, [sp, #20]
 800972e:	9b06      	ldr	r3, [sp, #24]
 8009730:	3301      	adds	r3, #1
 8009732:	9306      	str	r3, [sp, #24]
 8009734:	f04f 0801 	mov.w	r8, #1
 8009738:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800973a:	2b00      	cmp	r3, #0
 800973c:	f47f af6f 	bne.w	800961e <_dtoa_r+0x7de>
 8009740:	2001      	movs	r0, #1
 8009742:	e774      	b.n	800962e <_dtoa_r+0x7ee>
 8009744:	f04f 0800 	mov.w	r8, #0
 8009748:	e7f6      	b.n	8009738 <_dtoa_r+0x8f8>
 800974a:	4698      	mov	r8, r3
 800974c:	e7f4      	b.n	8009738 <_dtoa_r+0x8f8>
 800974e:	d082      	beq.n	8009656 <_dtoa_r+0x816>
 8009750:	9a05      	ldr	r2, [sp, #20]
 8009752:	331c      	adds	r3, #28
 8009754:	441a      	add	r2, r3
 8009756:	9205      	str	r2, [sp, #20]
 8009758:	9a06      	ldr	r2, [sp, #24]
 800975a:	441a      	add	r2, r3
 800975c:	441d      	add	r5, r3
 800975e:	9206      	str	r2, [sp, #24]
 8009760:	e779      	b.n	8009656 <_dtoa_r+0x816>
 8009762:	4603      	mov	r3, r0
 8009764:	e7f4      	b.n	8009750 <_dtoa_r+0x910>
 8009766:	9b04      	ldr	r3, [sp, #16]
 8009768:	2b00      	cmp	r3, #0
 800976a:	dc37      	bgt.n	80097dc <_dtoa_r+0x99c>
 800976c:	9b07      	ldr	r3, [sp, #28]
 800976e:	2b02      	cmp	r3, #2
 8009770:	dd34      	ble.n	80097dc <_dtoa_r+0x99c>
 8009772:	9b04      	ldr	r3, [sp, #16]
 8009774:	9301      	str	r3, [sp, #4]
 8009776:	9b01      	ldr	r3, [sp, #4]
 8009778:	b963      	cbnz	r3, 8009794 <_dtoa_r+0x954>
 800977a:	4631      	mov	r1, r6
 800977c:	2205      	movs	r2, #5
 800977e:	4620      	mov	r0, r4
 8009780:	f000 fab2 	bl	8009ce8 <__multadd>
 8009784:	4601      	mov	r1, r0
 8009786:	4606      	mov	r6, r0
 8009788:	4650      	mov	r0, sl
 800978a:	f000 fcc7 	bl	800a11c <__mcmp>
 800978e:	2800      	cmp	r0, #0
 8009790:	f73f adbb 	bgt.w	800930a <_dtoa_r+0x4ca>
 8009794:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009796:	9d00      	ldr	r5, [sp, #0]
 8009798:	ea6f 0b03 	mvn.w	fp, r3
 800979c:	f04f 0800 	mov.w	r8, #0
 80097a0:	4631      	mov	r1, r6
 80097a2:	4620      	mov	r0, r4
 80097a4:	f000 fa7e 	bl	8009ca4 <_Bfree>
 80097a8:	2f00      	cmp	r7, #0
 80097aa:	f43f aeab 	beq.w	8009504 <_dtoa_r+0x6c4>
 80097ae:	f1b8 0f00 	cmp.w	r8, #0
 80097b2:	d005      	beq.n	80097c0 <_dtoa_r+0x980>
 80097b4:	45b8      	cmp	r8, r7
 80097b6:	d003      	beq.n	80097c0 <_dtoa_r+0x980>
 80097b8:	4641      	mov	r1, r8
 80097ba:	4620      	mov	r0, r4
 80097bc:	f000 fa72 	bl	8009ca4 <_Bfree>
 80097c0:	4639      	mov	r1, r7
 80097c2:	4620      	mov	r0, r4
 80097c4:	f000 fa6e 	bl	8009ca4 <_Bfree>
 80097c8:	e69c      	b.n	8009504 <_dtoa_r+0x6c4>
 80097ca:	2600      	movs	r6, #0
 80097cc:	4637      	mov	r7, r6
 80097ce:	e7e1      	b.n	8009794 <_dtoa_r+0x954>
 80097d0:	46bb      	mov	fp, r7
 80097d2:	4637      	mov	r7, r6
 80097d4:	e599      	b.n	800930a <_dtoa_r+0x4ca>
 80097d6:	bf00      	nop
 80097d8:	40240000 	.word	0x40240000
 80097dc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80097de:	2b00      	cmp	r3, #0
 80097e0:	f000 80c8 	beq.w	8009974 <_dtoa_r+0xb34>
 80097e4:	9b04      	ldr	r3, [sp, #16]
 80097e6:	9301      	str	r3, [sp, #4]
 80097e8:	2d00      	cmp	r5, #0
 80097ea:	dd05      	ble.n	80097f8 <_dtoa_r+0x9b8>
 80097ec:	4639      	mov	r1, r7
 80097ee:	462a      	mov	r2, r5
 80097f0:	4620      	mov	r0, r4
 80097f2:	f000 fc27 	bl	800a044 <__lshift>
 80097f6:	4607      	mov	r7, r0
 80097f8:	f1b8 0f00 	cmp.w	r8, #0
 80097fc:	d05b      	beq.n	80098b6 <_dtoa_r+0xa76>
 80097fe:	6879      	ldr	r1, [r7, #4]
 8009800:	4620      	mov	r0, r4
 8009802:	f000 fa0f 	bl	8009c24 <_Balloc>
 8009806:	4605      	mov	r5, r0
 8009808:	b928      	cbnz	r0, 8009816 <_dtoa_r+0x9d6>
 800980a:	4b83      	ldr	r3, [pc, #524]	; (8009a18 <_dtoa_r+0xbd8>)
 800980c:	4602      	mov	r2, r0
 800980e:	f240 21ef 	movw	r1, #751	; 0x2ef
 8009812:	f7ff bb2e 	b.w	8008e72 <_dtoa_r+0x32>
 8009816:	693a      	ldr	r2, [r7, #16]
 8009818:	3202      	adds	r2, #2
 800981a:	0092      	lsls	r2, r2, #2
 800981c:	f107 010c 	add.w	r1, r7, #12
 8009820:	300c      	adds	r0, #12
 8009822:	f000 ffab 	bl	800a77c <memcpy>
 8009826:	2201      	movs	r2, #1
 8009828:	4629      	mov	r1, r5
 800982a:	4620      	mov	r0, r4
 800982c:	f000 fc0a 	bl	800a044 <__lshift>
 8009830:	9b00      	ldr	r3, [sp, #0]
 8009832:	3301      	adds	r3, #1
 8009834:	9304      	str	r3, [sp, #16]
 8009836:	e9dd 2300 	ldrd	r2, r3, [sp]
 800983a:	4413      	add	r3, r2
 800983c:	9308      	str	r3, [sp, #32]
 800983e:	9b02      	ldr	r3, [sp, #8]
 8009840:	f003 0301 	and.w	r3, r3, #1
 8009844:	46b8      	mov	r8, r7
 8009846:	9306      	str	r3, [sp, #24]
 8009848:	4607      	mov	r7, r0
 800984a:	9b04      	ldr	r3, [sp, #16]
 800984c:	4631      	mov	r1, r6
 800984e:	3b01      	subs	r3, #1
 8009850:	4650      	mov	r0, sl
 8009852:	9301      	str	r3, [sp, #4]
 8009854:	f7ff fa6a 	bl	8008d2c <quorem>
 8009858:	4641      	mov	r1, r8
 800985a:	9002      	str	r0, [sp, #8]
 800985c:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8009860:	4650      	mov	r0, sl
 8009862:	f000 fc5b 	bl	800a11c <__mcmp>
 8009866:	463a      	mov	r2, r7
 8009868:	9005      	str	r0, [sp, #20]
 800986a:	4631      	mov	r1, r6
 800986c:	4620      	mov	r0, r4
 800986e:	f000 fc71 	bl	800a154 <__mdiff>
 8009872:	68c2      	ldr	r2, [r0, #12]
 8009874:	4605      	mov	r5, r0
 8009876:	bb02      	cbnz	r2, 80098ba <_dtoa_r+0xa7a>
 8009878:	4601      	mov	r1, r0
 800987a:	4650      	mov	r0, sl
 800987c:	f000 fc4e 	bl	800a11c <__mcmp>
 8009880:	4602      	mov	r2, r0
 8009882:	4629      	mov	r1, r5
 8009884:	4620      	mov	r0, r4
 8009886:	9209      	str	r2, [sp, #36]	; 0x24
 8009888:	f000 fa0c 	bl	8009ca4 <_Bfree>
 800988c:	9b07      	ldr	r3, [sp, #28]
 800988e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009890:	9d04      	ldr	r5, [sp, #16]
 8009892:	ea43 0102 	orr.w	r1, r3, r2
 8009896:	9b06      	ldr	r3, [sp, #24]
 8009898:	4319      	orrs	r1, r3
 800989a:	d110      	bne.n	80098be <_dtoa_r+0xa7e>
 800989c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80098a0:	d029      	beq.n	80098f6 <_dtoa_r+0xab6>
 80098a2:	9b05      	ldr	r3, [sp, #20]
 80098a4:	2b00      	cmp	r3, #0
 80098a6:	dd02      	ble.n	80098ae <_dtoa_r+0xa6e>
 80098a8:	9b02      	ldr	r3, [sp, #8]
 80098aa:	f103 0931 	add.w	r9, r3, #49	; 0x31
 80098ae:	9b01      	ldr	r3, [sp, #4]
 80098b0:	f883 9000 	strb.w	r9, [r3]
 80098b4:	e774      	b.n	80097a0 <_dtoa_r+0x960>
 80098b6:	4638      	mov	r0, r7
 80098b8:	e7ba      	b.n	8009830 <_dtoa_r+0x9f0>
 80098ba:	2201      	movs	r2, #1
 80098bc:	e7e1      	b.n	8009882 <_dtoa_r+0xa42>
 80098be:	9b05      	ldr	r3, [sp, #20]
 80098c0:	2b00      	cmp	r3, #0
 80098c2:	db04      	blt.n	80098ce <_dtoa_r+0xa8e>
 80098c4:	9907      	ldr	r1, [sp, #28]
 80098c6:	430b      	orrs	r3, r1
 80098c8:	9906      	ldr	r1, [sp, #24]
 80098ca:	430b      	orrs	r3, r1
 80098cc:	d120      	bne.n	8009910 <_dtoa_r+0xad0>
 80098ce:	2a00      	cmp	r2, #0
 80098d0:	dded      	ble.n	80098ae <_dtoa_r+0xa6e>
 80098d2:	4651      	mov	r1, sl
 80098d4:	2201      	movs	r2, #1
 80098d6:	4620      	mov	r0, r4
 80098d8:	f000 fbb4 	bl	800a044 <__lshift>
 80098dc:	4631      	mov	r1, r6
 80098de:	4682      	mov	sl, r0
 80098e0:	f000 fc1c 	bl	800a11c <__mcmp>
 80098e4:	2800      	cmp	r0, #0
 80098e6:	dc03      	bgt.n	80098f0 <_dtoa_r+0xab0>
 80098e8:	d1e1      	bne.n	80098ae <_dtoa_r+0xa6e>
 80098ea:	f019 0f01 	tst.w	r9, #1
 80098ee:	d0de      	beq.n	80098ae <_dtoa_r+0xa6e>
 80098f0:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80098f4:	d1d8      	bne.n	80098a8 <_dtoa_r+0xa68>
 80098f6:	9a01      	ldr	r2, [sp, #4]
 80098f8:	2339      	movs	r3, #57	; 0x39
 80098fa:	7013      	strb	r3, [r2, #0]
 80098fc:	462b      	mov	r3, r5
 80098fe:	461d      	mov	r5, r3
 8009900:	3b01      	subs	r3, #1
 8009902:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8009906:	2a39      	cmp	r2, #57	; 0x39
 8009908:	d06c      	beq.n	80099e4 <_dtoa_r+0xba4>
 800990a:	3201      	adds	r2, #1
 800990c:	701a      	strb	r2, [r3, #0]
 800990e:	e747      	b.n	80097a0 <_dtoa_r+0x960>
 8009910:	2a00      	cmp	r2, #0
 8009912:	dd07      	ble.n	8009924 <_dtoa_r+0xae4>
 8009914:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8009918:	d0ed      	beq.n	80098f6 <_dtoa_r+0xab6>
 800991a:	9a01      	ldr	r2, [sp, #4]
 800991c:	f109 0301 	add.w	r3, r9, #1
 8009920:	7013      	strb	r3, [r2, #0]
 8009922:	e73d      	b.n	80097a0 <_dtoa_r+0x960>
 8009924:	9b04      	ldr	r3, [sp, #16]
 8009926:	9a08      	ldr	r2, [sp, #32]
 8009928:	f803 9c01 	strb.w	r9, [r3, #-1]
 800992c:	4293      	cmp	r3, r2
 800992e:	d043      	beq.n	80099b8 <_dtoa_r+0xb78>
 8009930:	4651      	mov	r1, sl
 8009932:	2300      	movs	r3, #0
 8009934:	220a      	movs	r2, #10
 8009936:	4620      	mov	r0, r4
 8009938:	f000 f9d6 	bl	8009ce8 <__multadd>
 800993c:	45b8      	cmp	r8, r7
 800993e:	4682      	mov	sl, r0
 8009940:	f04f 0300 	mov.w	r3, #0
 8009944:	f04f 020a 	mov.w	r2, #10
 8009948:	4641      	mov	r1, r8
 800994a:	4620      	mov	r0, r4
 800994c:	d107      	bne.n	800995e <_dtoa_r+0xb1e>
 800994e:	f000 f9cb 	bl	8009ce8 <__multadd>
 8009952:	4680      	mov	r8, r0
 8009954:	4607      	mov	r7, r0
 8009956:	9b04      	ldr	r3, [sp, #16]
 8009958:	3301      	adds	r3, #1
 800995a:	9304      	str	r3, [sp, #16]
 800995c:	e775      	b.n	800984a <_dtoa_r+0xa0a>
 800995e:	f000 f9c3 	bl	8009ce8 <__multadd>
 8009962:	4639      	mov	r1, r7
 8009964:	4680      	mov	r8, r0
 8009966:	2300      	movs	r3, #0
 8009968:	220a      	movs	r2, #10
 800996a:	4620      	mov	r0, r4
 800996c:	f000 f9bc 	bl	8009ce8 <__multadd>
 8009970:	4607      	mov	r7, r0
 8009972:	e7f0      	b.n	8009956 <_dtoa_r+0xb16>
 8009974:	9b04      	ldr	r3, [sp, #16]
 8009976:	9301      	str	r3, [sp, #4]
 8009978:	9d00      	ldr	r5, [sp, #0]
 800997a:	4631      	mov	r1, r6
 800997c:	4650      	mov	r0, sl
 800997e:	f7ff f9d5 	bl	8008d2c <quorem>
 8009982:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8009986:	9b00      	ldr	r3, [sp, #0]
 8009988:	f805 9b01 	strb.w	r9, [r5], #1
 800998c:	1aea      	subs	r2, r5, r3
 800998e:	9b01      	ldr	r3, [sp, #4]
 8009990:	4293      	cmp	r3, r2
 8009992:	dd07      	ble.n	80099a4 <_dtoa_r+0xb64>
 8009994:	4651      	mov	r1, sl
 8009996:	2300      	movs	r3, #0
 8009998:	220a      	movs	r2, #10
 800999a:	4620      	mov	r0, r4
 800999c:	f000 f9a4 	bl	8009ce8 <__multadd>
 80099a0:	4682      	mov	sl, r0
 80099a2:	e7ea      	b.n	800997a <_dtoa_r+0xb3a>
 80099a4:	9b01      	ldr	r3, [sp, #4]
 80099a6:	2b00      	cmp	r3, #0
 80099a8:	bfc8      	it	gt
 80099aa:	461d      	movgt	r5, r3
 80099ac:	9b00      	ldr	r3, [sp, #0]
 80099ae:	bfd8      	it	le
 80099b0:	2501      	movle	r5, #1
 80099b2:	441d      	add	r5, r3
 80099b4:	f04f 0800 	mov.w	r8, #0
 80099b8:	4651      	mov	r1, sl
 80099ba:	2201      	movs	r2, #1
 80099bc:	4620      	mov	r0, r4
 80099be:	f000 fb41 	bl	800a044 <__lshift>
 80099c2:	4631      	mov	r1, r6
 80099c4:	4682      	mov	sl, r0
 80099c6:	f000 fba9 	bl	800a11c <__mcmp>
 80099ca:	2800      	cmp	r0, #0
 80099cc:	dc96      	bgt.n	80098fc <_dtoa_r+0xabc>
 80099ce:	d102      	bne.n	80099d6 <_dtoa_r+0xb96>
 80099d0:	f019 0f01 	tst.w	r9, #1
 80099d4:	d192      	bne.n	80098fc <_dtoa_r+0xabc>
 80099d6:	462b      	mov	r3, r5
 80099d8:	461d      	mov	r5, r3
 80099da:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80099de:	2a30      	cmp	r2, #48	; 0x30
 80099e0:	d0fa      	beq.n	80099d8 <_dtoa_r+0xb98>
 80099e2:	e6dd      	b.n	80097a0 <_dtoa_r+0x960>
 80099e4:	9a00      	ldr	r2, [sp, #0]
 80099e6:	429a      	cmp	r2, r3
 80099e8:	d189      	bne.n	80098fe <_dtoa_r+0xabe>
 80099ea:	f10b 0b01 	add.w	fp, fp, #1
 80099ee:	2331      	movs	r3, #49	; 0x31
 80099f0:	e796      	b.n	8009920 <_dtoa_r+0xae0>
 80099f2:	4b0a      	ldr	r3, [pc, #40]	; (8009a1c <_dtoa_r+0xbdc>)
 80099f4:	f7ff ba99 	b.w	8008f2a <_dtoa_r+0xea>
 80099f8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80099fa:	2b00      	cmp	r3, #0
 80099fc:	f47f aa6d 	bne.w	8008eda <_dtoa_r+0x9a>
 8009a00:	4b07      	ldr	r3, [pc, #28]	; (8009a20 <_dtoa_r+0xbe0>)
 8009a02:	f7ff ba92 	b.w	8008f2a <_dtoa_r+0xea>
 8009a06:	9b01      	ldr	r3, [sp, #4]
 8009a08:	2b00      	cmp	r3, #0
 8009a0a:	dcb5      	bgt.n	8009978 <_dtoa_r+0xb38>
 8009a0c:	9b07      	ldr	r3, [sp, #28]
 8009a0e:	2b02      	cmp	r3, #2
 8009a10:	f73f aeb1 	bgt.w	8009776 <_dtoa_r+0x936>
 8009a14:	e7b0      	b.n	8009978 <_dtoa_r+0xb38>
 8009a16:	bf00      	nop
 8009a18:	0800bff0 	.word	0x0800bff0
 8009a1c:	0800bf50 	.word	0x0800bf50
 8009a20:	0800bf74 	.word	0x0800bf74

08009a24 <_free_r>:
 8009a24:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009a26:	2900      	cmp	r1, #0
 8009a28:	d044      	beq.n	8009ab4 <_free_r+0x90>
 8009a2a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009a2e:	9001      	str	r0, [sp, #4]
 8009a30:	2b00      	cmp	r3, #0
 8009a32:	f1a1 0404 	sub.w	r4, r1, #4
 8009a36:	bfb8      	it	lt
 8009a38:	18e4      	addlt	r4, r4, r3
 8009a3a:	f000 f8e7 	bl	8009c0c <__malloc_lock>
 8009a3e:	4a1e      	ldr	r2, [pc, #120]	; (8009ab8 <_free_r+0x94>)
 8009a40:	9801      	ldr	r0, [sp, #4]
 8009a42:	6813      	ldr	r3, [r2, #0]
 8009a44:	b933      	cbnz	r3, 8009a54 <_free_r+0x30>
 8009a46:	6063      	str	r3, [r4, #4]
 8009a48:	6014      	str	r4, [r2, #0]
 8009a4a:	b003      	add	sp, #12
 8009a4c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009a50:	f000 b8e2 	b.w	8009c18 <__malloc_unlock>
 8009a54:	42a3      	cmp	r3, r4
 8009a56:	d908      	bls.n	8009a6a <_free_r+0x46>
 8009a58:	6825      	ldr	r5, [r4, #0]
 8009a5a:	1961      	adds	r1, r4, r5
 8009a5c:	428b      	cmp	r3, r1
 8009a5e:	bf01      	itttt	eq
 8009a60:	6819      	ldreq	r1, [r3, #0]
 8009a62:	685b      	ldreq	r3, [r3, #4]
 8009a64:	1949      	addeq	r1, r1, r5
 8009a66:	6021      	streq	r1, [r4, #0]
 8009a68:	e7ed      	b.n	8009a46 <_free_r+0x22>
 8009a6a:	461a      	mov	r2, r3
 8009a6c:	685b      	ldr	r3, [r3, #4]
 8009a6e:	b10b      	cbz	r3, 8009a74 <_free_r+0x50>
 8009a70:	42a3      	cmp	r3, r4
 8009a72:	d9fa      	bls.n	8009a6a <_free_r+0x46>
 8009a74:	6811      	ldr	r1, [r2, #0]
 8009a76:	1855      	adds	r5, r2, r1
 8009a78:	42a5      	cmp	r5, r4
 8009a7a:	d10b      	bne.n	8009a94 <_free_r+0x70>
 8009a7c:	6824      	ldr	r4, [r4, #0]
 8009a7e:	4421      	add	r1, r4
 8009a80:	1854      	adds	r4, r2, r1
 8009a82:	42a3      	cmp	r3, r4
 8009a84:	6011      	str	r1, [r2, #0]
 8009a86:	d1e0      	bne.n	8009a4a <_free_r+0x26>
 8009a88:	681c      	ldr	r4, [r3, #0]
 8009a8a:	685b      	ldr	r3, [r3, #4]
 8009a8c:	6053      	str	r3, [r2, #4]
 8009a8e:	440c      	add	r4, r1
 8009a90:	6014      	str	r4, [r2, #0]
 8009a92:	e7da      	b.n	8009a4a <_free_r+0x26>
 8009a94:	d902      	bls.n	8009a9c <_free_r+0x78>
 8009a96:	230c      	movs	r3, #12
 8009a98:	6003      	str	r3, [r0, #0]
 8009a9a:	e7d6      	b.n	8009a4a <_free_r+0x26>
 8009a9c:	6825      	ldr	r5, [r4, #0]
 8009a9e:	1961      	adds	r1, r4, r5
 8009aa0:	428b      	cmp	r3, r1
 8009aa2:	bf04      	itt	eq
 8009aa4:	6819      	ldreq	r1, [r3, #0]
 8009aa6:	685b      	ldreq	r3, [r3, #4]
 8009aa8:	6063      	str	r3, [r4, #4]
 8009aaa:	bf04      	itt	eq
 8009aac:	1949      	addeq	r1, r1, r5
 8009aae:	6021      	streq	r1, [r4, #0]
 8009ab0:	6054      	str	r4, [r2, #4]
 8009ab2:	e7ca      	b.n	8009a4a <_free_r+0x26>
 8009ab4:	b003      	add	sp, #12
 8009ab6:	bd30      	pop	{r4, r5, pc}
 8009ab8:	20000c50 	.word	0x20000c50

08009abc <malloc>:
 8009abc:	4b02      	ldr	r3, [pc, #8]	; (8009ac8 <malloc+0xc>)
 8009abe:	4601      	mov	r1, r0
 8009ac0:	6818      	ldr	r0, [r3, #0]
 8009ac2:	f000 b823 	b.w	8009b0c <_malloc_r>
 8009ac6:	bf00      	nop
 8009ac8:	20000080 	.word	0x20000080

08009acc <sbrk_aligned>:
 8009acc:	b570      	push	{r4, r5, r6, lr}
 8009ace:	4e0e      	ldr	r6, [pc, #56]	; (8009b08 <sbrk_aligned+0x3c>)
 8009ad0:	460c      	mov	r4, r1
 8009ad2:	6831      	ldr	r1, [r6, #0]
 8009ad4:	4605      	mov	r5, r0
 8009ad6:	b911      	cbnz	r1, 8009ade <sbrk_aligned+0x12>
 8009ad8:	f000 fe40 	bl	800a75c <_sbrk_r>
 8009adc:	6030      	str	r0, [r6, #0]
 8009ade:	4621      	mov	r1, r4
 8009ae0:	4628      	mov	r0, r5
 8009ae2:	f000 fe3b 	bl	800a75c <_sbrk_r>
 8009ae6:	1c43      	adds	r3, r0, #1
 8009ae8:	d00a      	beq.n	8009b00 <sbrk_aligned+0x34>
 8009aea:	1cc4      	adds	r4, r0, #3
 8009aec:	f024 0403 	bic.w	r4, r4, #3
 8009af0:	42a0      	cmp	r0, r4
 8009af2:	d007      	beq.n	8009b04 <sbrk_aligned+0x38>
 8009af4:	1a21      	subs	r1, r4, r0
 8009af6:	4628      	mov	r0, r5
 8009af8:	f000 fe30 	bl	800a75c <_sbrk_r>
 8009afc:	3001      	adds	r0, #1
 8009afe:	d101      	bne.n	8009b04 <sbrk_aligned+0x38>
 8009b00:	f04f 34ff 	mov.w	r4, #4294967295
 8009b04:	4620      	mov	r0, r4
 8009b06:	bd70      	pop	{r4, r5, r6, pc}
 8009b08:	20000c54 	.word	0x20000c54

08009b0c <_malloc_r>:
 8009b0c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009b10:	1ccd      	adds	r5, r1, #3
 8009b12:	f025 0503 	bic.w	r5, r5, #3
 8009b16:	3508      	adds	r5, #8
 8009b18:	2d0c      	cmp	r5, #12
 8009b1a:	bf38      	it	cc
 8009b1c:	250c      	movcc	r5, #12
 8009b1e:	2d00      	cmp	r5, #0
 8009b20:	4607      	mov	r7, r0
 8009b22:	db01      	blt.n	8009b28 <_malloc_r+0x1c>
 8009b24:	42a9      	cmp	r1, r5
 8009b26:	d905      	bls.n	8009b34 <_malloc_r+0x28>
 8009b28:	230c      	movs	r3, #12
 8009b2a:	603b      	str	r3, [r7, #0]
 8009b2c:	2600      	movs	r6, #0
 8009b2e:	4630      	mov	r0, r6
 8009b30:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009b34:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8009c08 <_malloc_r+0xfc>
 8009b38:	f000 f868 	bl	8009c0c <__malloc_lock>
 8009b3c:	f8d8 3000 	ldr.w	r3, [r8]
 8009b40:	461c      	mov	r4, r3
 8009b42:	bb5c      	cbnz	r4, 8009b9c <_malloc_r+0x90>
 8009b44:	4629      	mov	r1, r5
 8009b46:	4638      	mov	r0, r7
 8009b48:	f7ff ffc0 	bl	8009acc <sbrk_aligned>
 8009b4c:	1c43      	adds	r3, r0, #1
 8009b4e:	4604      	mov	r4, r0
 8009b50:	d155      	bne.n	8009bfe <_malloc_r+0xf2>
 8009b52:	f8d8 4000 	ldr.w	r4, [r8]
 8009b56:	4626      	mov	r6, r4
 8009b58:	2e00      	cmp	r6, #0
 8009b5a:	d145      	bne.n	8009be8 <_malloc_r+0xdc>
 8009b5c:	2c00      	cmp	r4, #0
 8009b5e:	d048      	beq.n	8009bf2 <_malloc_r+0xe6>
 8009b60:	6823      	ldr	r3, [r4, #0]
 8009b62:	4631      	mov	r1, r6
 8009b64:	4638      	mov	r0, r7
 8009b66:	eb04 0903 	add.w	r9, r4, r3
 8009b6a:	f000 fdf7 	bl	800a75c <_sbrk_r>
 8009b6e:	4581      	cmp	r9, r0
 8009b70:	d13f      	bne.n	8009bf2 <_malloc_r+0xe6>
 8009b72:	6821      	ldr	r1, [r4, #0]
 8009b74:	1a6d      	subs	r5, r5, r1
 8009b76:	4629      	mov	r1, r5
 8009b78:	4638      	mov	r0, r7
 8009b7a:	f7ff ffa7 	bl	8009acc <sbrk_aligned>
 8009b7e:	3001      	adds	r0, #1
 8009b80:	d037      	beq.n	8009bf2 <_malloc_r+0xe6>
 8009b82:	6823      	ldr	r3, [r4, #0]
 8009b84:	442b      	add	r3, r5
 8009b86:	6023      	str	r3, [r4, #0]
 8009b88:	f8d8 3000 	ldr.w	r3, [r8]
 8009b8c:	2b00      	cmp	r3, #0
 8009b8e:	d038      	beq.n	8009c02 <_malloc_r+0xf6>
 8009b90:	685a      	ldr	r2, [r3, #4]
 8009b92:	42a2      	cmp	r2, r4
 8009b94:	d12b      	bne.n	8009bee <_malloc_r+0xe2>
 8009b96:	2200      	movs	r2, #0
 8009b98:	605a      	str	r2, [r3, #4]
 8009b9a:	e00f      	b.n	8009bbc <_malloc_r+0xb0>
 8009b9c:	6822      	ldr	r2, [r4, #0]
 8009b9e:	1b52      	subs	r2, r2, r5
 8009ba0:	d41f      	bmi.n	8009be2 <_malloc_r+0xd6>
 8009ba2:	2a0b      	cmp	r2, #11
 8009ba4:	d917      	bls.n	8009bd6 <_malloc_r+0xca>
 8009ba6:	1961      	adds	r1, r4, r5
 8009ba8:	42a3      	cmp	r3, r4
 8009baa:	6025      	str	r5, [r4, #0]
 8009bac:	bf18      	it	ne
 8009bae:	6059      	strne	r1, [r3, #4]
 8009bb0:	6863      	ldr	r3, [r4, #4]
 8009bb2:	bf08      	it	eq
 8009bb4:	f8c8 1000 	streq.w	r1, [r8]
 8009bb8:	5162      	str	r2, [r4, r5]
 8009bba:	604b      	str	r3, [r1, #4]
 8009bbc:	4638      	mov	r0, r7
 8009bbe:	f104 060b 	add.w	r6, r4, #11
 8009bc2:	f000 f829 	bl	8009c18 <__malloc_unlock>
 8009bc6:	f026 0607 	bic.w	r6, r6, #7
 8009bca:	1d23      	adds	r3, r4, #4
 8009bcc:	1af2      	subs	r2, r6, r3
 8009bce:	d0ae      	beq.n	8009b2e <_malloc_r+0x22>
 8009bd0:	1b9b      	subs	r3, r3, r6
 8009bd2:	50a3      	str	r3, [r4, r2]
 8009bd4:	e7ab      	b.n	8009b2e <_malloc_r+0x22>
 8009bd6:	42a3      	cmp	r3, r4
 8009bd8:	6862      	ldr	r2, [r4, #4]
 8009bda:	d1dd      	bne.n	8009b98 <_malloc_r+0x8c>
 8009bdc:	f8c8 2000 	str.w	r2, [r8]
 8009be0:	e7ec      	b.n	8009bbc <_malloc_r+0xb0>
 8009be2:	4623      	mov	r3, r4
 8009be4:	6864      	ldr	r4, [r4, #4]
 8009be6:	e7ac      	b.n	8009b42 <_malloc_r+0x36>
 8009be8:	4634      	mov	r4, r6
 8009bea:	6876      	ldr	r6, [r6, #4]
 8009bec:	e7b4      	b.n	8009b58 <_malloc_r+0x4c>
 8009bee:	4613      	mov	r3, r2
 8009bf0:	e7cc      	b.n	8009b8c <_malloc_r+0x80>
 8009bf2:	230c      	movs	r3, #12
 8009bf4:	603b      	str	r3, [r7, #0]
 8009bf6:	4638      	mov	r0, r7
 8009bf8:	f000 f80e 	bl	8009c18 <__malloc_unlock>
 8009bfc:	e797      	b.n	8009b2e <_malloc_r+0x22>
 8009bfe:	6025      	str	r5, [r4, #0]
 8009c00:	e7dc      	b.n	8009bbc <_malloc_r+0xb0>
 8009c02:	605b      	str	r3, [r3, #4]
 8009c04:	deff      	udf	#255	; 0xff
 8009c06:	bf00      	nop
 8009c08:	20000c50 	.word	0x20000c50

08009c0c <__malloc_lock>:
 8009c0c:	4801      	ldr	r0, [pc, #4]	; (8009c14 <__malloc_lock+0x8>)
 8009c0e:	f7ff b883 	b.w	8008d18 <__retarget_lock_acquire_recursive>
 8009c12:	bf00      	nop
 8009c14:	20000c4c 	.word	0x20000c4c

08009c18 <__malloc_unlock>:
 8009c18:	4801      	ldr	r0, [pc, #4]	; (8009c20 <__malloc_unlock+0x8>)
 8009c1a:	f7ff b87e 	b.w	8008d1a <__retarget_lock_release_recursive>
 8009c1e:	bf00      	nop
 8009c20:	20000c4c 	.word	0x20000c4c

08009c24 <_Balloc>:
 8009c24:	b570      	push	{r4, r5, r6, lr}
 8009c26:	69c6      	ldr	r6, [r0, #28]
 8009c28:	4604      	mov	r4, r0
 8009c2a:	460d      	mov	r5, r1
 8009c2c:	b976      	cbnz	r6, 8009c4c <_Balloc+0x28>
 8009c2e:	2010      	movs	r0, #16
 8009c30:	f7ff ff44 	bl	8009abc <malloc>
 8009c34:	4602      	mov	r2, r0
 8009c36:	61e0      	str	r0, [r4, #28]
 8009c38:	b920      	cbnz	r0, 8009c44 <_Balloc+0x20>
 8009c3a:	4b18      	ldr	r3, [pc, #96]	; (8009c9c <_Balloc+0x78>)
 8009c3c:	4818      	ldr	r0, [pc, #96]	; (8009ca0 <_Balloc+0x7c>)
 8009c3e:	216b      	movs	r1, #107	; 0x6b
 8009c40:	f000 fdaa 	bl	800a798 <__assert_func>
 8009c44:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009c48:	6006      	str	r6, [r0, #0]
 8009c4a:	60c6      	str	r6, [r0, #12]
 8009c4c:	69e6      	ldr	r6, [r4, #28]
 8009c4e:	68f3      	ldr	r3, [r6, #12]
 8009c50:	b183      	cbz	r3, 8009c74 <_Balloc+0x50>
 8009c52:	69e3      	ldr	r3, [r4, #28]
 8009c54:	68db      	ldr	r3, [r3, #12]
 8009c56:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009c5a:	b9b8      	cbnz	r0, 8009c8c <_Balloc+0x68>
 8009c5c:	2101      	movs	r1, #1
 8009c5e:	fa01 f605 	lsl.w	r6, r1, r5
 8009c62:	1d72      	adds	r2, r6, #5
 8009c64:	0092      	lsls	r2, r2, #2
 8009c66:	4620      	mov	r0, r4
 8009c68:	f000 fdb4 	bl	800a7d4 <_calloc_r>
 8009c6c:	b160      	cbz	r0, 8009c88 <_Balloc+0x64>
 8009c6e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009c72:	e00e      	b.n	8009c92 <_Balloc+0x6e>
 8009c74:	2221      	movs	r2, #33	; 0x21
 8009c76:	2104      	movs	r1, #4
 8009c78:	4620      	mov	r0, r4
 8009c7a:	f000 fdab 	bl	800a7d4 <_calloc_r>
 8009c7e:	69e3      	ldr	r3, [r4, #28]
 8009c80:	60f0      	str	r0, [r6, #12]
 8009c82:	68db      	ldr	r3, [r3, #12]
 8009c84:	2b00      	cmp	r3, #0
 8009c86:	d1e4      	bne.n	8009c52 <_Balloc+0x2e>
 8009c88:	2000      	movs	r0, #0
 8009c8a:	bd70      	pop	{r4, r5, r6, pc}
 8009c8c:	6802      	ldr	r2, [r0, #0]
 8009c8e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009c92:	2300      	movs	r3, #0
 8009c94:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009c98:	e7f7      	b.n	8009c8a <_Balloc+0x66>
 8009c9a:	bf00      	nop
 8009c9c:	0800bf81 	.word	0x0800bf81
 8009ca0:	0800c001 	.word	0x0800c001

08009ca4 <_Bfree>:
 8009ca4:	b570      	push	{r4, r5, r6, lr}
 8009ca6:	69c6      	ldr	r6, [r0, #28]
 8009ca8:	4605      	mov	r5, r0
 8009caa:	460c      	mov	r4, r1
 8009cac:	b976      	cbnz	r6, 8009ccc <_Bfree+0x28>
 8009cae:	2010      	movs	r0, #16
 8009cb0:	f7ff ff04 	bl	8009abc <malloc>
 8009cb4:	4602      	mov	r2, r0
 8009cb6:	61e8      	str	r0, [r5, #28]
 8009cb8:	b920      	cbnz	r0, 8009cc4 <_Bfree+0x20>
 8009cba:	4b09      	ldr	r3, [pc, #36]	; (8009ce0 <_Bfree+0x3c>)
 8009cbc:	4809      	ldr	r0, [pc, #36]	; (8009ce4 <_Bfree+0x40>)
 8009cbe:	218f      	movs	r1, #143	; 0x8f
 8009cc0:	f000 fd6a 	bl	800a798 <__assert_func>
 8009cc4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009cc8:	6006      	str	r6, [r0, #0]
 8009cca:	60c6      	str	r6, [r0, #12]
 8009ccc:	b13c      	cbz	r4, 8009cde <_Bfree+0x3a>
 8009cce:	69eb      	ldr	r3, [r5, #28]
 8009cd0:	6862      	ldr	r2, [r4, #4]
 8009cd2:	68db      	ldr	r3, [r3, #12]
 8009cd4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009cd8:	6021      	str	r1, [r4, #0]
 8009cda:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009cde:	bd70      	pop	{r4, r5, r6, pc}
 8009ce0:	0800bf81 	.word	0x0800bf81
 8009ce4:	0800c001 	.word	0x0800c001

08009ce8 <__multadd>:
 8009ce8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009cec:	690d      	ldr	r5, [r1, #16]
 8009cee:	4607      	mov	r7, r0
 8009cf0:	460c      	mov	r4, r1
 8009cf2:	461e      	mov	r6, r3
 8009cf4:	f101 0c14 	add.w	ip, r1, #20
 8009cf8:	2000      	movs	r0, #0
 8009cfa:	f8dc 3000 	ldr.w	r3, [ip]
 8009cfe:	b299      	uxth	r1, r3
 8009d00:	fb02 6101 	mla	r1, r2, r1, r6
 8009d04:	0c1e      	lsrs	r6, r3, #16
 8009d06:	0c0b      	lsrs	r3, r1, #16
 8009d08:	fb02 3306 	mla	r3, r2, r6, r3
 8009d0c:	b289      	uxth	r1, r1
 8009d0e:	3001      	adds	r0, #1
 8009d10:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009d14:	4285      	cmp	r5, r0
 8009d16:	f84c 1b04 	str.w	r1, [ip], #4
 8009d1a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009d1e:	dcec      	bgt.n	8009cfa <__multadd+0x12>
 8009d20:	b30e      	cbz	r6, 8009d66 <__multadd+0x7e>
 8009d22:	68a3      	ldr	r3, [r4, #8]
 8009d24:	42ab      	cmp	r3, r5
 8009d26:	dc19      	bgt.n	8009d5c <__multadd+0x74>
 8009d28:	6861      	ldr	r1, [r4, #4]
 8009d2a:	4638      	mov	r0, r7
 8009d2c:	3101      	adds	r1, #1
 8009d2e:	f7ff ff79 	bl	8009c24 <_Balloc>
 8009d32:	4680      	mov	r8, r0
 8009d34:	b928      	cbnz	r0, 8009d42 <__multadd+0x5a>
 8009d36:	4602      	mov	r2, r0
 8009d38:	4b0c      	ldr	r3, [pc, #48]	; (8009d6c <__multadd+0x84>)
 8009d3a:	480d      	ldr	r0, [pc, #52]	; (8009d70 <__multadd+0x88>)
 8009d3c:	21ba      	movs	r1, #186	; 0xba
 8009d3e:	f000 fd2b 	bl	800a798 <__assert_func>
 8009d42:	6922      	ldr	r2, [r4, #16]
 8009d44:	3202      	adds	r2, #2
 8009d46:	f104 010c 	add.w	r1, r4, #12
 8009d4a:	0092      	lsls	r2, r2, #2
 8009d4c:	300c      	adds	r0, #12
 8009d4e:	f000 fd15 	bl	800a77c <memcpy>
 8009d52:	4621      	mov	r1, r4
 8009d54:	4638      	mov	r0, r7
 8009d56:	f7ff ffa5 	bl	8009ca4 <_Bfree>
 8009d5a:	4644      	mov	r4, r8
 8009d5c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009d60:	3501      	adds	r5, #1
 8009d62:	615e      	str	r6, [r3, #20]
 8009d64:	6125      	str	r5, [r4, #16]
 8009d66:	4620      	mov	r0, r4
 8009d68:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009d6c:	0800bff0 	.word	0x0800bff0
 8009d70:	0800c001 	.word	0x0800c001

08009d74 <__hi0bits>:
 8009d74:	0c03      	lsrs	r3, r0, #16
 8009d76:	041b      	lsls	r3, r3, #16
 8009d78:	b9d3      	cbnz	r3, 8009db0 <__hi0bits+0x3c>
 8009d7a:	0400      	lsls	r0, r0, #16
 8009d7c:	2310      	movs	r3, #16
 8009d7e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8009d82:	bf04      	itt	eq
 8009d84:	0200      	lsleq	r0, r0, #8
 8009d86:	3308      	addeq	r3, #8
 8009d88:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8009d8c:	bf04      	itt	eq
 8009d8e:	0100      	lsleq	r0, r0, #4
 8009d90:	3304      	addeq	r3, #4
 8009d92:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8009d96:	bf04      	itt	eq
 8009d98:	0080      	lsleq	r0, r0, #2
 8009d9a:	3302      	addeq	r3, #2
 8009d9c:	2800      	cmp	r0, #0
 8009d9e:	db05      	blt.n	8009dac <__hi0bits+0x38>
 8009da0:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8009da4:	f103 0301 	add.w	r3, r3, #1
 8009da8:	bf08      	it	eq
 8009daa:	2320      	moveq	r3, #32
 8009dac:	4618      	mov	r0, r3
 8009dae:	4770      	bx	lr
 8009db0:	2300      	movs	r3, #0
 8009db2:	e7e4      	b.n	8009d7e <__hi0bits+0xa>

08009db4 <__lo0bits>:
 8009db4:	6803      	ldr	r3, [r0, #0]
 8009db6:	f013 0207 	ands.w	r2, r3, #7
 8009dba:	d00c      	beq.n	8009dd6 <__lo0bits+0x22>
 8009dbc:	07d9      	lsls	r1, r3, #31
 8009dbe:	d422      	bmi.n	8009e06 <__lo0bits+0x52>
 8009dc0:	079a      	lsls	r2, r3, #30
 8009dc2:	bf49      	itett	mi
 8009dc4:	085b      	lsrmi	r3, r3, #1
 8009dc6:	089b      	lsrpl	r3, r3, #2
 8009dc8:	6003      	strmi	r3, [r0, #0]
 8009dca:	2201      	movmi	r2, #1
 8009dcc:	bf5c      	itt	pl
 8009dce:	6003      	strpl	r3, [r0, #0]
 8009dd0:	2202      	movpl	r2, #2
 8009dd2:	4610      	mov	r0, r2
 8009dd4:	4770      	bx	lr
 8009dd6:	b299      	uxth	r1, r3
 8009dd8:	b909      	cbnz	r1, 8009dde <__lo0bits+0x2a>
 8009dda:	0c1b      	lsrs	r3, r3, #16
 8009ddc:	2210      	movs	r2, #16
 8009dde:	b2d9      	uxtb	r1, r3
 8009de0:	b909      	cbnz	r1, 8009de6 <__lo0bits+0x32>
 8009de2:	3208      	adds	r2, #8
 8009de4:	0a1b      	lsrs	r3, r3, #8
 8009de6:	0719      	lsls	r1, r3, #28
 8009de8:	bf04      	itt	eq
 8009dea:	091b      	lsreq	r3, r3, #4
 8009dec:	3204      	addeq	r2, #4
 8009dee:	0799      	lsls	r1, r3, #30
 8009df0:	bf04      	itt	eq
 8009df2:	089b      	lsreq	r3, r3, #2
 8009df4:	3202      	addeq	r2, #2
 8009df6:	07d9      	lsls	r1, r3, #31
 8009df8:	d403      	bmi.n	8009e02 <__lo0bits+0x4e>
 8009dfa:	085b      	lsrs	r3, r3, #1
 8009dfc:	f102 0201 	add.w	r2, r2, #1
 8009e00:	d003      	beq.n	8009e0a <__lo0bits+0x56>
 8009e02:	6003      	str	r3, [r0, #0]
 8009e04:	e7e5      	b.n	8009dd2 <__lo0bits+0x1e>
 8009e06:	2200      	movs	r2, #0
 8009e08:	e7e3      	b.n	8009dd2 <__lo0bits+0x1e>
 8009e0a:	2220      	movs	r2, #32
 8009e0c:	e7e1      	b.n	8009dd2 <__lo0bits+0x1e>
	...

08009e10 <__i2b>:
 8009e10:	b510      	push	{r4, lr}
 8009e12:	460c      	mov	r4, r1
 8009e14:	2101      	movs	r1, #1
 8009e16:	f7ff ff05 	bl	8009c24 <_Balloc>
 8009e1a:	4602      	mov	r2, r0
 8009e1c:	b928      	cbnz	r0, 8009e2a <__i2b+0x1a>
 8009e1e:	4b05      	ldr	r3, [pc, #20]	; (8009e34 <__i2b+0x24>)
 8009e20:	4805      	ldr	r0, [pc, #20]	; (8009e38 <__i2b+0x28>)
 8009e22:	f240 1145 	movw	r1, #325	; 0x145
 8009e26:	f000 fcb7 	bl	800a798 <__assert_func>
 8009e2a:	2301      	movs	r3, #1
 8009e2c:	6144      	str	r4, [r0, #20]
 8009e2e:	6103      	str	r3, [r0, #16]
 8009e30:	bd10      	pop	{r4, pc}
 8009e32:	bf00      	nop
 8009e34:	0800bff0 	.word	0x0800bff0
 8009e38:	0800c001 	.word	0x0800c001

08009e3c <__multiply>:
 8009e3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e40:	4691      	mov	r9, r2
 8009e42:	690a      	ldr	r2, [r1, #16]
 8009e44:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8009e48:	429a      	cmp	r2, r3
 8009e4a:	bfb8      	it	lt
 8009e4c:	460b      	movlt	r3, r1
 8009e4e:	460c      	mov	r4, r1
 8009e50:	bfbc      	itt	lt
 8009e52:	464c      	movlt	r4, r9
 8009e54:	4699      	movlt	r9, r3
 8009e56:	6927      	ldr	r7, [r4, #16]
 8009e58:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8009e5c:	68a3      	ldr	r3, [r4, #8]
 8009e5e:	6861      	ldr	r1, [r4, #4]
 8009e60:	eb07 060a 	add.w	r6, r7, sl
 8009e64:	42b3      	cmp	r3, r6
 8009e66:	b085      	sub	sp, #20
 8009e68:	bfb8      	it	lt
 8009e6a:	3101      	addlt	r1, #1
 8009e6c:	f7ff feda 	bl	8009c24 <_Balloc>
 8009e70:	b930      	cbnz	r0, 8009e80 <__multiply+0x44>
 8009e72:	4602      	mov	r2, r0
 8009e74:	4b44      	ldr	r3, [pc, #272]	; (8009f88 <__multiply+0x14c>)
 8009e76:	4845      	ldr	r0, [pc, #276]	; (8009f8c <__multiply+0x150>)
 8009e78:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8009e7c:	f000 fc8c 	bl	800a798 <__assert_func>
 8009e80:	f100 0514 	add.w	r5, r0, #20
 8009e84:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8009e88:	462b      	mov	r3, r5
 8009e8a:	2200      	movs	r2, #0
 8009e8c:	4543      	cmp	r3, r8
 8009e8e:	d321      	bcc.n	8009ed4 <__multiply+0x98>
 8009e90:	f104 0314 	add.w	r3, r4, #20
 8009e94:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8009e98:	f109 0314 	add.w	r3, r9, #20
 8009e9c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8009ea0:	9202      	str	r2, [sp, #8]
 8009ea2:	1b3a      	subs	r2, r7, r4
 8009ea4:	3a15      	subs	r2, #21
 8009ea6:	f022 0203 	bic.w	r2, r2, #3
 8009eaa:	3204      	adds	r2, #4
 8009eac:	f104 0115 	add.w	r1, r4, #21
 8009eb0:	428f      	cmp	r7, r1
 8009eb2:	bf38      	it	cc
 8009eb4:	2204      	movcc	r2, #4
 8009eb6:	9201      	str	r2, [sp, #4]
 8009eb8:	9a02      	ldr	r2, [sp, #8]
 8009eba:	9303      	str	r3, [sp, #12]
 8009ebc:	429a      	cmp	r2, r3
 8009ebe:	d80c      	bhi.n	8009eda <__multiply+0x9e>
 8009ec0:	2e00      	cmp	r6, #0
 8009ec2:	dd03      	ble.n	8009ecc <__multiply+0x90>
 8009ec4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8009ec8:	2b00      	cmp	r3, #0
 8009eca:	d05b      	beq.n	8009f84 <__multiply+0x148>
 8009ecc:	6106      	str	r6, [r0, #16]
 8009ece:	b005      	add	sp, #20
 8009ed0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ed4:	f843 2b04 	str.w	r2, [r3], #4
 8009ed8:	e7d8      	b.n	8009e8c <__multiply+0x50>
 8009eda:	f8b3 a000 	ldrh.w	sl, [r3]
 8009ede:	f1ba 0f00 	cmp.w	sl, #0
 8009ee2:	d024      	beq.n	8009f2e <__multiply+0xf2>
 8009ee4:	f104 0e14 	add.w	lr, r4, #20
 8009ee8:	46a9      	mov	r9, r5
 8009eea:	f04f 0c00 	mov.w	ip, #0
 8009eee:	f85e 2b04 	ldr.w	r2, [lr], #4
 8009ef2:	f8d9 1000 	ldr.w	r1, [r9]
 8009ef6:	fa1f fb82 	uxth.w	fp, r2
 8009efa:	b289      	uxth	r1, r1
 8009efc:	fb0a 110b 	mla	r1, sl, fp, r1
 8009f00:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8009f04:	f8d9 2000 	ldr.w	r2, [r9]
 8009f08:	4461      	add	r1, ip
 8009f0a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8009f0e:	fb0a c20b 	mla	r2, sl, fp, ip
 8009f12:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8009f16:	b289      	uxth	r1, r1
 8009f18:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8009f1c:	4577      	cmp	r7, lr
 8009f1e:	f849 1b04 	str.w	r1, [r9], #4
 8009f22:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8009f26:	d8e2      	bhi.n	8009eee <__multiply+0xb2>
 8009f28:	9a01      	ldr	r2, [sp, #4]
 8009f2a:	f845 c002 	str.w	ip, [r5, r2]
 8009f2e:	9a03      	ldr	r2, [sp, #12]
 8009f30:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8009f34:	3304      	adds	r3, #4
 8009f36:	f1b9 0f00 	cmp.w	r9, #0
 8009f3a:	d021      	beq.n	8009f80 <__multiply+0x144>
 8009f3c:	6829      	ldr	r1, [r5, #0]
 8009f3e:	f104 0c14 	add.w	ip, r4, #20
 8009f42:	46ae      	mov	lr, r5
 8009f44:	f04f 0a00 	mov.w	sl, #0
 8009f48:	f8bc b000 	ldrh.w	fp, [ip]
 8009f4c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8009f50:	fb09 220b 	mla	r2, r9, fp, r2
 8009f54:	4452      	add	r2, sl
 8009f56:	b289      	uxth	r1, r1
 8009f58:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8009f5c:	f84e 1b04 	str.w	r1, [lr], #4
 8009f60:	f85c 1b04 	ldr.w	r1, [ip], #4
 8009f64:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8009f68:	f8be 1000 	ldrh.w	r1, [lr]
 8009f6c:	fb09 110a 	mla	r1, r9, sl, r1
 8009f70:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8009f74:	4567      	cmp	r7, ip
 8009f76:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8009f7a:	d8e5      	bhi.n	8009f48 <__multiply+0x10c>
 8009f7c:	9a01      	ldr	r2, [sp, #4]
 8009f7e:	50a9      	str	r1, [r5, r2]
 8009f80:	3504      	adds	r5, #4
 8009f82:	e799      	b.n	8009eb8 <__multiply+0x7c>
 8009f84:	3e01      	subs	r6, #1
 8009f86:	e79b      	b.n	8009ec0 <__multiply+0x84>
 8009f88:	0800bff0 	.word	0x0800bff0
 8009f8c:	0800c001 	.word	0x0800c001

08009f90 <__pow5mult>:
 8009f90:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009f94:	4615      	mov	r5, r2
 8009f96:	f012 0203 	ands.w	r2, r2, #3
 8009f9a:	4606      	mov	r6, r0
 8009f9c:	460f      	mov	r7, r1
 8009f9e:	d007      	beq.n	8009fb0 <__pow5mult+0x20>
 8009fa0:	4c25      	ldr	r4, [pc, #148]	; (800a038 <__pow5mult+0xa8>)
 8009fa2:	3a01      	subs	r2, #1
 8009fa4:	2300      	movs	r3, #0
 8009fa6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009faa:	f7ff fe9d 	bl	8009ce8 <__multadd>
 8009fae:	4607      	mov	r7, r0
 8009fb0:	10ad      	asrs	r5, r5, #2
 8009fb2:	d03d      	beq.n	800a030 <__pow5mult+0xa0>
 8009fb4:	69f4      	ldr	r4, [r6, #28]
 8009fb6:	b97c      	cbnz	r4, 8009fd8 <__pow5mult+0x48>
 8009fb8:	2010      	movs	r0, #16
 8009fba:	f7ff fd7f 	bl	8009abc <malloc>
 8009fbe:	4602      	mov	r2, r0
 8009fc0:	61f0      	str	r0, [r6, #28]
 8009fc2:	b928      	cbnz	r0, 8009fd0 <__pow5mult+0x40>
 8009fc4:	4b1d      	ldr	r3, [pc, #116]	; (800a03c <__pow5mult+0xac>)
 8009fc6:	481e      	ldr	r0, [pc, #120]	; (800a040 <__pow5mult+0xb0>)
 8009fc8:	f240 11b3 	movw	r1, #435	; 0x1b3
 8009fcc:	f000 fbe4 	bl	800a798 <__assert_func>
 8009fd0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009fd4:	6004      	str	r4, [r0, #0]
 8009fd6:	60c4      	str	r4, [r0, #12]
 8009fd8:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8009fdc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009fe0:	b94c      	cbnz	r4, 8009ff6 <__pow5mult+0x66>
 8009fe2:	f240 2171 	movw	r1, #625	; 0x271
 8009fe6:	4630      	mov	r0, r6
 8009fe8:	f7ff ff12 	bl	8009e10 <__i2b>
 8009fec:	2300      	movs	r3, #0
 8009fee:	f8c8 0008 	str.w	r0, [r8, #8]
 8009ff2:	4604      	mov	r4, r0
 8009ff4:	6003      	str	r3, [r0, #0]
 8009ff6:	f04f 0900 	mov.w	r9, #0
 8009ffa:	07eb      	lsls	r3, r5, #31
 8009ffc:	d50a      	bpl.n	800a014 <__pow5mult+0x84>
 8009ffe:	4639      	mov	r1, r7
 800a000:	4622      	mov	r2, r4
 800a002:	4630      	mov	r0, r6
 800a004:	f7ff ff1a 	bl	8009e3c <__multiply>
 800a008:	4639      	mov	r1, r7
 800a00a:	4680      	mov	r8, r0
 800a00c:	4630      	mov	r0, r6
 800a00e:	f7ff fe49 	bl	8009ca4 <_Bfree>
 800a012:	4647      	mov	r7, r8
 800a014:	106d      	asrs	r5, r5, #1
 800a016:	d00b      	beq.n	800a030 <__pow5mult+0xa0>
 800a018:	6820      	ldr	r0, [r4, #0]
 800a01a:	b938      	cbnz	r0, 800a02c <__pow5mult+0x9c>
 800a01c:	4622      	mov	r2, r4
 800a01e:	4621      	mov	r1, r4
 800a020:	4630      	mov	r0, r6
 800a022:	f7ff ff0b 	bl	8009e3c <__multiply>
 800a026:	6020      	str	r0, [r4, #0]
 800a028:	f8c0 9000 	str.w	r9, [r0]
 800a02c:	4604      	mov	r4, r0
 800a02e:	e7e4      	b.n	8009ffa <__pow5mult+0x6a>
 800a030:	4638      	mov	r0, r7
 800a032:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a036:	bf00      	nop
 800a038:	0800c150 	.word	0x0800c150
 800a03c:	0800bf81 	.word	0x0800bf81
 800a040:	0800c001 	.word	0x0800c001

0800a044 <__lshift>:
 800a044:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a048:	460c      	mov	r4, r1
 800a04a:	6849      	ldr	r1, [r1, #4]
 800a04c:	6923      	ldr	r3, [r4, #16]
 800a04e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a052:	68a3      	ldr	r3, [r4, #8]
 800a054:	4607      	mov	r7, r0
 800a056:	4691      	mov	r9, r2
 800a058:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a05c:	f108 0601 	add.w	r6, r8, #1
 800a060:	42b3      	cmp	r3, r6
 800a062:	db0b      	blt.n	800a07c <__lshift+0x38>
 800a064:	4638      	mov	r0, r7
 800a066:	f7ff fddd 	bl	8009c24 <_Balloc>
 800a06a:	4605      	mov	r5, r0
 800a06c:	b948      	cbnz	r0, 800a082 <__lshift+0x3e>
 800a06e:	4602      	mov	r2, r0
 800a070:	4b28      	ldr	r3, [pc, #160]	; (800a114 <__lshift+0xd0>)
 800a072:	4829      	ldr	r0, [pc, #164]	; (800a118 <__lshift+0xd4>)
 800a074:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800a078:	f000 fb8e 	bl	800a798 <__assert_func>
 800a07c:	3101      	adds	r1, #1
 800a07e:	005b      	lsls	r3, r3, #1
 800a080:	e7ee      	b.n	800a060 <__lshift+0x1c>
 800a082:	2300      	movs	r3, #0
 800a084:	f100 0114 	add.w	r1, r0, #20
 800a088:	f100 0210 	add.w	r2, r0, #16
 800a08c:	4618      	mov	r0, r3
 800a08e:	4553      	cmp	r3, sl
 800a090:	db33      	blt.n	800a0fa <__lshift+0xb6>
 800a092:	6920      	ldr	r0, [r4, #16]
 800a094:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a098:	f104 0314 	add.w	r3, r4, #20
 800a09c:	f019 091f 	ands.w	r9, r9, #31
 800a0a0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a0a4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800a0a8:	d02b      	beq.n	800a102 <__lshift+0xbe>
 800a0aa:	f1c9 0e20 	rsb	lr, r9, #32
 800a0ae:	468a      	mov	sl, r1
 800a0b0:	2200      	movs	r2, #0
 800a0b2:	6818      	ldr	r0, [r3, #0]
 800a0b4:	fa00 f009 	lsl.w	r0, r0, r9
 800a0b8:	4310      	orrs	r0, r2
 800a0ba:	f84a 0b04 	str.w	r0, [sl], #4
 800a0be:	f853 2b04 	ldr.w	r2, [r3], #4
 800a0c2:	459c      	cmp	ip, r3
 800a0c4:	fa22 f20e 	lsr.w	r2, r2, lr
 800a0c8:	d8f3      	bhi.n	800a0b2 <__lshift+0x6e>
 800a0ca:	ebac 0304 	sub.w	r3, ip, r4
 800a0ce:	3b15      	subs	r3, #21
 800a0d0:	f023 0303 	bic.w	r3, r3, #3
 800a0d4:	3304      	adds	r3, #4
 800a0d6:	f104 0015 	add.w	r0, r4, #21
 800a0da:	4584      	cmp	ip, r0
 800a0dc:	bf38      	it	cc
 800a0de:	2304      	movcc	r3, #4
 800a0e0:	50ca      	str	r2, [r1, r3]
 800a0e2:	b10a      	cbz	r2, 800a0e8 <__lshift+0xa4>
 800a0e4:	f108 0602 	add.w	r6, r8, #2
 800a0e8:	3e01      	subs	r6, #1
 800a0ea:	4638      	mov	r0, r7
 800a0ec:	612e      	str	r6, [r5, #16]
 800a0ee:	4621      	mov	r1, r4
 800a0f0:	f7ff fdd8 	bl	8009ca4 <_Bfree>
 800a0f4:	4628      	mov	r0, r5
 800a0f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a0fa:	f842 0f04 	str.w	r0, [r2, #4]!
 800a0fe:	3301      	adds	r3, #1
 800a100:	e7c5      	b.n	800a08e <__lshift+0x4a>
 800a102:	3904      	subs	r1, #4
 800a104:	f853 2b04 	ldr.w	r2, [r3], #4
 800a108:	f841 2f04 	str.w	r2, [r1, #4]!
 800a10c:	459c      	cmp	ip, r3
 800a10e:	d8f9      	bhi.n	800a104 <__lshift+0xc0>
 800a110:	e7ea      	b.n	800a0e8 <__lshift+0xa4>
 800a112:	bf00      	nop
 800a114:	0800bff0 	.word	0x0800bff0
 800a118:	0800c001 	.word	0x0800c001

0800a11c <__mcmp>:
 800a11c:	b530      	push	{r4, r5, lr}
 800a11e:	6902      	ldr	r2, [r0, #16]
 800a120:	690c      	ldr	r4, [r1, #16]
 800a122:	1b12      	subs	r2, r2, r4
 800a124:	d10e      	bne.n	800a144 <__mcmp+0x28>
 800a126:	f100 0314 	add.w	r3, r0, #20
 800a12a:	3114      	adds	r1, #20
 800a12c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800a130:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800a134:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800a138:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800a13c:	42a5      	cmp	r5, r4
 800a13e:	d003      	beq.n	800a148 <__mcmp+0x2c>
 800a140:	d305      	bcc.n	800a14e <__mcmp+0x32>
 800a142:	2201      	movs	r2, #1
 800a144:	4610      	mov	r0, r2
 800a146:	bd30      	pop	{r4, r5, pc}
 800a148:	4283      	cmp	r3, r0
 800a14a:	d3f3      	bcc.n	800a134 <__mcmp+0x18>
 800a14c:	e7fa      	b.n	800a144 <__mcmp+0x28>
 800a14e:	f04f 32ff 	mov.w	r2, #4294967295
 800a152:	e7f7      	b.n	800a144 <__mcmp+0x28>

0800a154 <__mdiff>:
 800a154:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a158:	460c      	mov	r4, r1
 800a15a:	4606      	mov	r6, r0
 800a15c:	4611      	mov	r1, r2
 800a15e:	4620      	mov	r0, r4
 800a160:	4690      	mov	r8, r2
 800a162:	f7ff ffdb 	bl	800a11c <__mcmp>
 800a166:	1e05      	subs	r5, r0, #0
 800a168:	d110      	bne.n	800a18c <__mdiff+0x38>
 800a16a:	4629      	mov	r1, r5
 800a16c:	4630      	mov	r0, r6
 800a16e:	f7ff fd59 	bl	8009c24 <_Balloc>
 800a172:	b930      	cbnz	r0, 800a182 <__mdiff+0x2e>
 800a174:	4b3a      	ldr	r3, [pc, #232]	; (800a260 <__mdiff+0x10c>)
 800a176:	4602      	mov	r2, r0
 800a178:	f240 2137 	movw	r1, #567	; 0x237
 800a17c:	4839      	ldr	r0, [pc, #228]	; (800a264 <__mdiff+0x110>)
 800a17e:	f000 fb0b 	bl	800a798 <__assert_func>
 800a182:	2301      	movs	r3, #1
 800a184:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a188:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a18c:	bfa4      	itt	ge
 800a18e:	4643      	movge	r3, r8
 800a190:	46a0      	movge	r8, r4
 800a192:	4630      	mov	r0, r6
 800a194:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800a198:	bfa6      	itte	ge
 800a19a:	461c      	movge	r4, r3
 800a19c:	2500      	movge	r5, #0
 800a19e:	2501      	movlt	r5, #1
 800a1a0:	f7ff fd40 	bl	8009c24 <_Balloc>
 800a1a4:	b920      	cbnz	r0, 800a1b0 <__mdiff+0x5c>
 800a1a6:	4b2e      	ldr	r3, [pc, #184]	; (800a260 <__mdiff+0x10c>)
 800a1a8:	4602      	mov	r2, r0
 800a1aa:	f240 2145 	movw	r1, #581	; 0x245
 800a1ae:	e7e5      	b.n	800a17c <__mdiff+0x28>
 800a1b0:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800a1b4:	6926      	ldr	r6, [r4, #16]
 800a1b6:	60c5      	str	r5, [r0, #12]
 800a1b8:	f104 0914 	add.w	r9, r4, #20
 800a1bc:	f108 0514 	add.w	r5, r8, #20
 800a1c0:	f100 0e14 	add.w	lr, r0, #20
 800a1c4:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800a1c8:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800a1cc:	f108 0210 	add.w	r2, r8, #16
 800a1d0:	46f2      	mov	sl, lr
 800a1d2:	2100      	movs	r1, #0
 800a1d4:	f859 3b04 	ldr.w	r3, [r9], #4
 800a1d8:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800a1dc:	fa11 f88b 	uxtah	r8, r1, fp
 800a1e0:	b299      	uxth	r1, r3
 800a1e2:	0c1b      	lsrs	r3, r3, #16
 800a1e4:	eba8 0801 	sub.w	r8, r8, r1
 800a1e8:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800a1ec:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800a1f0:	fa1f f888 	uxth.w	r8, r8
 800a1f4:	1419      	asrs	r1, r3, #16
 800a1f6:	454e      	cmp	r6, r9
 800a1f8:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800a1fc:	f84a 3b04 	str.w	r3, [sl], #4
 800a200:	d8e8      	bhi.n	800a1d4 <__mdiff+0x80>
 800a202:	1b33      	subs	r3, r6, r4
 800a204:	3b15      	subs	r3, #21
 800a206:	f023 0303 	bic.w	r3, r3, #3
 800a20a:	3304      	adds	r3, #4
 800a20c:	3415      	adds	r4, #21
 800a20e:	42a6      	cmp	r6, r4
 800a210:	bf38      	it	cc
 800a212:	2304      	movcc	r3, #4
 800a214:	441d      	add	r5, r3
 800a216:	4473      	add	r3, lr
 800a218:	469e      	mov	lr, r3
 800a21a:	462e      	mov	r6, r5
 800a21c:	4566      	cmp	r6, ip
 800a21e:	d30e      	bcc.n	800a23e <__mdiff+0xea>
 800a220:	f10c 0203 	add.w	r2, ip, #3
 800a224:	1b52      	subs	r2, r2, r5
 800a226:	f022 0203 	bic.w	r2, r2, #3
 800a22a:	3d03      	subs	r5, #3
 800a22c:	45ac      	cmp	ip, r5
 800a22e:	bf38      	it	cc
 800a230:	2200      	movcc	r2, #0
 800a232:	4413      	add	r3, r2
 800a234:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800a238:	b17a      	cbz	r2, 800a25a <__mdiff+0x106>
 800a23a:	6107      	str	r7, [r0, #16]
 800a23c:	e7a4      	b.n	800a188 <__mdiff+0x34>
 800a23e:	f856 8b04 	ldr.w	r8, [r6], #4
 800a242:	fa11 f288 	uxtah	r2, r1, r8
 800a246:	1414      	asrs	r4, r2, #16
 800a248:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800a24c:	b292      	uxth	r2, r2
 800a24e:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800a252:	f84e 2b04 	str.w	r2, [lr], #4
 800a256:	1421      	asrs	r1, r4, #16
 800a258:	e7e0      	b.n	800a21c <__mdiff+0xc8>
 800a25a:	3f01      	subs	r7, #1
 800a25c:	e7ea      	b.n	800a234 <__mdiff+0xe0>
 800a25e:	bf00      	nop
 800a260:	0800bff0 	.word	0x0800bff0
 800a264:	0800c001 	.word	0x0800c001

0800a268 <__d2b>:
 800a268:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a26c:	460f      	mov	r7, r1
 800a26e:	2101      	movs	r1, #1
 800a270:	ec59 8b10 	vmov	r8, r9, d0
 800a274:	4616      	mov	r6, r2
 800a276:	f7ff fcd5 	bl	8009c24 <_Balloc>
 800a27a:	4604      	mov	r4, r0
 800a27c:	b930      	cbnz	r0, 800a28c <__d2b+0x24>
 800a27e:	4602      	mov	r2, r0
 800a280:	4b24      	ldr	r3, [pc, #144]	; (800a314 <__d2b+0xac>)
 800a282:	4825      	ldr	r0, [pc, #148]	; (800a318 <__d2b+0xb0>)
 800a284:	f240 310f 	movw	r1, #783	; 0x30f
 800a288:	f000 fa86 	bl	800a798 <__assert_func>
 800a28c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800a290:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a294:	bb2d      	cbnz	r5, 800a2e2 <__d2b+0x7a>
 800a296:	9301      	str	r3, [sp, #4]
 800a298:	f1b8 0300 	subs.w	r3, r8, #0
 800a29c:	d026      	beq.n	800a2ec <__d2b+0x84>
 800a29e:	4668      	mov	r0, sp
 800a2a0:	9300      	str	r3, [sp, #0]
 800a2a2:	f7ff fd87 	bl	8009db4 <__lo0bits>
 800a2a6:	e9dd 1200 	ldrd	r1, r2, [sp]
 800a2aa:	b1e8      	cbz	r0, 800a2e8 <__d2b+0x80>
 800a2ac:	f1c0 0320 	rsb	r3, r0, #32
 800a2b0:	fa02 f303 	lsl.w	r3, r2, r3
 800a2b4:	430b      	orrs	r3, r1
 800a2b6:	40c2      	lsrs	r2, r0
 800a2b8:	6163      	str	r3, [r4, #20]
 800a2ba:	9201      	str	r2, [sp, #4]
 800a2bc:	9b01      	ldr	r3, [sp, #4]
 800a2be:	61a3      	str	r3, [r4, #24]
 800a2c0:	2b00      	cmp	r3, #0
 800a2c2:	bf14      	ite	ne
 800a2c4:	2202      	movne	r2, #2
 800a2c6:	2201      	moveq	r2, #1
 800a2c8:	6122      	str	r2, [r4, #16]
 800a2ca:	b1bd      	cbz	r5, 800a2fc <__d2b+0x94>
 800a2cc:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800a2d0:	4405      	add	r5, r0
 800a2d2:	603d      	str	r5, [r7, #0]
 800a2d4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800a2d8:	6030      	str	r0, [r6, #0]
 800a2da:	4620      	mov	r0, r4
 800a2dc:	b003      	add	sp, #12
 800a2de:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a2e2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a2e6:	e7d6      	b.n	800a296 <__d2b+0x2e>
 800a2e8:	6161      	str	r1, [r4, #20]
 800a2ea:	e7e7      	b.n	800a2bc <__d2b+0x54>
 800a2ec:	a801      	add	r0, sp, #4
 800a2ee:	f7ff fd61 	bl	8009db4 <__lo0bits>
 800a2f2:	9b01      	ldr	r3, [sp, #4]
 800a2f4:	6163      	str	r3, [r4, #20]
 800a2f6:	3020      	adds	r0, #32
 800a2f8:	2201      	movs	r2, #1
 800a2fa:	e7e5      	b.n	800a2c8 <__d2b+0x60>
 800a2fc:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a300:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800a304:	6038      	str	r0, [r7, #0]
 800a306:	6918      	ldr	r0, [r3, #16]
 800a308:	f7ff fd34 	bl	8009d74 <__hi0bits>
 800a30c:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a310:	e7e2      	b.n	800a2d8 <__d2b+0x70>
 800a312:	bf00      	nop
 800a314:	0800bff0 	.word	0x0800bff0
 800a318:	0800c001 	.word	0x0800c001

0800a31c <__ssputs_r>:
 800a31c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a320:	688e      	ldr	r6, [r1, #8]
 800a322:	461f      	mov	r7, r3
 800a324:	42be      	cmp	r6, r7
 800a326:	680b      	ldr	r3, [r1, #0]
 800a328:	4682      	mov	sl, r0
 800a32a:	460c      	mov	r4, r1
 800a32c:	4690      	mov	r8, r2
 800a32e:	d82c      	bhi.n	800a38a <__ssputs_r+0x6e>
 800a330:	898a      	ldrh	r2, [r1, #12]
 800a332:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800a336:	d026      	beq.n	800a386 <__ssputs_r+0x6a>
 800a338:	6965      	ldr	r5, [r4, #20]
 800a33a:	6909      	ldr	r1, [r1, #16]
 800a33c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a340:	eba3 0901 	sub.w	r9, r3, r1
 800a344:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a348:	1c7b      	adds	r3, r7, #1
 800a34a:	444b      	add	r3, r9
 800a34c:	106d      	asrs	r5, r5, #1
 800a34e:	429d      	cmp	r5, r3
 800a350:	bf38      	it	cc
 800a352:	461d      	movcc	r5, r3
 800a354:	0553      	lsls	r3, r2, #21
 800a356:	d527      	bpl.n	800a3a8 <__ssputs_r+0x8c>
 800a358:	4629      	mov	r1, r5
 800a35a:	f7ff fbd7 	bl	8009b0c <_malloc_r>
 800a35e:	4606      	mov	r6, r0
 800a360:	b360      	cbz	r0, 800a3bc <__ssputs_r+0xa0>
 800a362:	6921      	ldr	r1, [r4, #16]
 800a364:	464a      	mov	r2, r9
 800a366:	f000 fa09 	bl	800a77c <memcpy>
 800a36a:	89a3      	ldrh	r3, [r4, #12]
 800a36c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800a370:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a374:	81a3      	strh	r3, [r4, #12]
 800a376:	6126      	str	r6, [r4, #16]
 800a378:	6165      	str	r5, [r4, #20]
 800a37a:	444e      	add	r6, r9
 800a37c:	eba5 0509 	sub.w	r5, r5, r9
 800a380:	6026      	str	r6, [r4, #0]
 800a382:	60a5      	str	r5, [r4, #8]
 800a384:	463e      	mov	r6, r7
 800a386:	42be      	cmp	r6, r7
 800a388:	d900      	bls.n	800a38c <__ssputs_r+0x70>
 800a38a:	463e      	mov	r6, r7
 800a38c:	6820      	ldr	r0, [r4, #0]
 800a38e:	4632      	mov	r2, r6
 800a390:	4641      	mov	r1, r8
 800a392:	f000 f9c9 	bl	800a728 <memmove>
 800a396:	68a3      	ldr	r3, [r4, #8]
 800a398:	1b9b      	subs	r3, r3, r6
 800a39a:	60a3      	str	r3, [r4, #8]
 800a39c:	6823      	ldr	r3, [r4, #0]
 800a39e:	4433      	add	r3, r6
 800a3a0:	6023      	str	r3, [r4, #0]
 800a3a2:	2000      	movs	r0, #0
 800a3a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a3a8:	462a      	mov	r2, r5
 800a3aa:	f000 fa3b 	bl	800a824 <_realloc_r>
 800a3ae:	4606      	mov	r6, r0
 800a3b0:	2800      	cmp	r0, #0
 800a3b2:	d1e0      	bne.n	800a376 <__ssputs_r+0x5a>
 800a3b4:	6921      	ldr	r1, [r4, #16]
 800a3b6:	4650      	mov	r0, sl
 800a3b8:	f7ff fb34 	bl	8009a24 <_free_r>
 800a3bc:	230c      	movs	r3, #12
 800a3be:	f8ca 3000 	str.w	r3, [sl]
 800a3c2:	89a3      	ldrh	r3, [r4, #12]
 800a3c4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a3c8:	81a3      	strh	r3, [r4, #12]
 800a3ca:	f04f 30ff 	mov.w	r0, #4294967295
 800a3ce:	e7e9      	b.n	800a3a4 <__ssputs_r+0x88>

0800a3d0 <_svfiprintf_r>:
 800a3d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a3d4:	4698      	mov	r8, r3
 800a3d6:	898b      	ldrh	r3, [r1, #12]
 800a3d8:	061b      	lsls	r3, r3, #24
 800a3da:	b09d      	sub	sp, #116	; 0x74
 800a3dc:	4607      	mov	r7, r0
 800a3de:	460d      	mov	r5, r1
 800a3e0:	4614      	mov	r4, r2
 800a3e2:	d50e      	bpl.n	800a402 <_svfiprintf_r+0x32>
 800a3e4:	690b      	ldr	r3, [r1, #16]
 800a3e6:	b963      	cbnz	r3, 800a402 <_svfiprintf_r+0x32>
 800a3e8:	2140      	movs	r1, #64	; 0x40
 800a3ea:	f7ff fb8f 	bl	8009b0c <_malloc_r>
 800a3ee:	6028      	str	r0, [r5, #0]
 800a3f0:	6128      	str	r0, [r5, #16]
 800a3f2:	b920      	cbnz	r0, 800a3fe <_svfiprintf_r+0x2e>
 800a3f4:	230c      	movs	r3, #12
 800a3f6:	603b      	str	r3, [r7, #0]
 800a3f8:	f04f 30ff 	mov.w	r0, #4294967295
 800a3fc:	e0d0      	b.n	800a5a0 <_svfiprintf_r+0x1d0>
 800a3fe:	2340      	movs	r3, #64	; 0x40
 800a400:	616b      	str	r3, [r5, #20]
 800a402:	2300      	movs	r3, #0
 800a404:	9309      	str	r3, [sp, #36]	; 0x24
 800a406:	2320      	movs	r3, #32
 800a408:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a40c:	f8cd 800c 	str.w	r8, [sp, #12]
 800a410:	2330      	movs	r3, #48	; 0x30
 800a412:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800a5b8 <_svfiprintf_r+0x1e8>
 800a416:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a41a:	f04f 0901 	mov.w	r9, #1
 800a41e:	4623      	mov	r3, r4
 800a420:	469a      	mov	sl, r3
 800a422:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a426:	b10a      	cbz	r2, 800a42c <_svfiprintf_r+0x5c>
 800a428:	2a25      	cmp	r2, #37	; 0x25
 800a42a:	d1f9      	bne.n	800a420 <_svfiprintf_r+0x50>
 800a42c:	ebba 0b04 	subs.w	fp, sl, r4
 800a430:	d00b      	beq.n	800a44a <_svfiprintf_r+0x7a>
 800a432:	465b      	mov	r3, fp
 800a434:	4622      	mov	r2, r4
 800a436:	4629      	mov	r1, r5
 800a438:	4638      	mov	r0, r7
 800a43a:	f7ff ff6f 	bl	800a31c <__ssputs_r>
 800a43e:	3001      	adds	r0, #1
 800a440:	f000 80a9 	beq.w	800a596 <_svfiprintf_r+0x1c6>
 800a444:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a446:	445a      	add	r2, fp
 800a448:	9209      	str	r2, [sp, #36]	; 0x24
 800a44a:	f89a 3000 	ldrb.w	r3, [sl]
 800a44e:	2b00      	cmp	r3, #0
 800a450:	f000 80a1 	beq.w	800a596 <_svfiprintf_r+0x1c6>
 800a454:	2300      	movs	r3, #0
 800a456:	f04f 32ff 	mov.w	r2, #4294967295
 800a45a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a45e:	f10a 0a01 	add.w	sl, sl, #1
 800a462:	9304      	str	r3, [sp, #16]
 800a464:	9307      	str	r3, [sp, #28]
 800a466:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a46a:	931a      	str	r3, [sp, #104]	; 0x68
 800a46c:	4654      	mov	r4, sl
 800a46e:	2205      	movs	r2, #5
 800a470:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a474:	4850      	ldr	r0, [pc, #320]	; (800a5b8 <_svfiprintf_r+0x1e8>)
 800a476:	f7f5 feab 	bl	80001d0 <memchr>
 800a47a:	9a04      	ldr	r2, [sp, #16]
 800a47c:	b9d8      	cbnz	r0, 800a4b6 <_svfiprintf_r+0xe6>
 800a47e:	06d0      	lsls	r0, r2, #27
 800a480:	bf44      	itt	mi
 800a482:	2320      	movmi	r3, #32
 800a484:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a488:	0711      	lsls	r1, r2, #28
 800a48a:	bf44      	itt	mi
 800a48c:	232b      	movmi	r3, #43	; 0x2b
 800a48e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a492:	f89a 3000 	ldrb.w	r3, [sl]
 800a496:	2b2a      	cmp	r3, #42	; 0x2a
 800a498:	d015      	beq.n	800a4c6 <_svfiprintf_r+0xf6>
 800a49a:	9a07      	ldr	r2, [sp, #28]
 800a49c:	4654      	mov	r4, sl
 800a49e:	2000      	movs	r0, #0
 800a4a0:	f04f 0c0a 	mov.w	ip, #10
 800a4a4:	4621      	mov	r1, r4
 800a4a6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a4aa:	3b30      	subs	r3, #48	; 0x30
 800a4ac:	2b09      	cmp	r3, #9
 800a4ae:	d94d      	bls.n	800a54c <_svfiprintf_r+0x17c>
 800a4b0:	b1b0      	cbz	r0, 800a4e0 <_svfiprintf_r+0x110>
 800a4b2:	9207      	str	r2, [sp, #28]
 800a4b4:	e014      	b.n	800a4e0 <_svfiprintf_r+0x110>
 800a4b6:	eba0 0308 	sub.w	r3, r0, r8
 800a4ba:	fa09 f303 	lsl.w	r3, r9, r3
 800a4be:	4313      	orrs	r3, r2
 800a4c0:	9304      	str	r3, [sp, #16]
 800a4c2:	46a2      	mov	sl, r4
 800a4c4:	e7d2      	b.n	800a46c <_svfiprintf_r+0x9c>
 800a4c6:	9b03      	ldr	r3, [sp, #12]
 800a4c8:	1d19      	adds	r1, r3, #4
 800a4ca:	681b      	ldr	r3, [r3, #0]
 800a4cc:	9103      	str	r1, [sp, #12]
 800a4ce:	2b00      	cmp	r3, #0
 800a4d0:	bfbb      	ittet	lt
 800a4d2:	425b      	neglt	r3, r3
 800a4d4:	f042 0202 	orrlt.w	r2, r2, #2
 800a4d8:	9307      	strge	r3, [sp, #28]
 800a4da:	9307      	strlt	r3, [sp, #28]
 800a4dc:	bfb8      	it	lt
 800a4de:	9204      	strlt	r2, [sp, #16]
 800a4e0:	7823      	ldrb	r3, [r4, #0]
 800a4e2:	2b2e      	cmp	r3, #46	; 0x2e
 800a4e4:	d10c      	bne.n	800a500 <_svfiprintf_r+0x130>
 800a4e6:	7863      	ldrb	r3, [r4, #1]
 800a4e8:	2b2a      	cmp	r3, #42	; 0x2a
 800a4ea:	d134      	bne.n	800a556 <_svfiprintf_r+0x186>
 800a4ec:	9b03      	ldr	r3, [sp, #12]
 800a4ee:	1d1a      	adds	r2, r3, #4
 800a4f0:	681b      	ldr	r3, [r3, #0]
 800a4f2:	9203      	str	r2, [sp, #12]
 800a4f4:	2b00      	cmp	r3, #0
 800a4f6:	bfb8      	it	lt
 800a4f8:	f04f 33ff 	movlt.w	r3, #4294967295
 800a4fc:	3402      	adds	r4, #2
 800a4fe:	9305      	str	r3, [sp, #20]
 800a500:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800a5c8 <_svfiprintf_r+0x1f8>
 800a504:	7821      	ldrb	r1, [r4, #0]
 800a506:	2203      	movs	r2, #3
 800a508:	4650      	mov	r0, sl
 800a50a:	f7f5 fe61 	bl	80001d0 <memchr>
 800a50e:	b138      	cbz	r0, 800a520 <_svfiprintf_r+0x150>
 800a510:	9b04      	ldr	r3, [sp, #16]
 800a512:	eba0 000a 	sub.w	r0, r0, sl
 800a516:	2240      	movs	r2, #64	; 0x40
 800a518:	4082      	lsls	r2, r0
 800a51a:	4313      	orrs	r3, r2
 800a51c:	3401      	adds	r4, #1
 800a51e:	9304      	str	r3, [sp, #16]
 800a520:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a524:	4825      	ldr	r0, [pc, #148]	; (800a5bc <_svfiprintf_r+0x1ec>)
 800a526:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a52a:	2206      	movs	r2, #6
 800a52c:	f7f5 fe50 	bl	80001d0 <memchr>
 800a530:	2800      	cmp	r0, #0
 800a532:	d038      	beq.n	800a5a6 <_svfiprintf_r+0x1d6>
 800a534:	4b22      	ldr	r3, [pc, #136]	; (800a5c0 <_svfiprintf_r+0x1f0>)
 800a536:	bb1b      	cbnz	r3, 800a580 <_svfiprintf_r+0x1b0>
 800a538:	9b03      	ldr	r3, [sp, #12]
 800a53a:	3307      	adds	r3, #7
 800a53c:	f023 0307 	bic.w	r3, r3, #7
 800a540:	3308      	adds	r3, #8
 800a542:	9303      	str	r3, [sp, #12]
 800a544:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a546:	4433      	add	r3, r6
 800a548:	9309      	str	r3, [sp, #36]	; 0x24
 800a54a:	e768      	b.n	800a41e <_svfiprintf_r+0x4e>
 800a54c:	fb0c 3202 	mla	r2, ip, r2, r3
 800a550:	460c      	mov	r4, r1
 800a552:	2001      	movs	r0, #1
 800a554:	e7a6      	b.n	800a4a4 <_svfiprintf_r+0xd4>
 800a556:	2300      	movs	r3, #0
 800a558:	3401      	adds	r4, #1
 800a55a:	9305      	str	r3, [sp, #20]
 800a55c:	4619      	mov	r1, r3
 800a55e:	f04f 0c0a 	mov.w	ip, #10
 800a562:	4620      	mov	r0, r4
 800a564:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a568:	3a30      	subs	r2, #48	; 0x30
 800a56a:	2a09      	cmp	r2, #9
 800a56c:	d903      	bls.n	800a576 <_svfiprintf_r+0x1a6>
 800a56e:	2b00      	cmp	r3, #0
 800a570:	d0c6      	beq.n	800a500 <_svfiprintf_r+0x130>
 800a572:	9105      	str	r1, [sp, #20]
 800a574:	e7c4      	b.n	800a500 <_svfiprintf_r+0x130>
 800a576:	fb0c 2101 	mla	r1, ip, r1, r2
 800a57a:	4604      	mov	r4, r0
 800a57c:	2301      	movs	r3, #1
 800a57e:	e7f0      	b.n	800a562 <_svfiprintf_r+0x192>
 800a580:	ab03      	add	r3, sp, #12
 800a582:	9300      	str	r3, [sp, #0]
 800a584:	462a      	mov	r2, r5
 800a586:	4b0f      	ldr	r3, [pc, #60]	; (800a5c4 <_svfiprintf_r+0x1f4>)
 800a588:	a904      	add	r1, sp, #16
 800a58a:	4638      	mov	r0, r7
 800a58c:	f7fd fe6e 	bl	800826c <_printf_float>
 800a590:	1c42      	adds	r2, r0, #1
 800a592:	4606      	mov	r6, r0
 800a594:	d1d6      	bne.n	800a544 <_svfiprintf_r+0x174>
 800a596:	89ab      	ldrh	r3, [r5, #12]
 800a598:	065b      	lsls	r3, r3, #25
 800a59a:	f53f af2d 	bmi.w	800a3f8 <_svfiprintf_r+0x28>
 800a59e:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a5a0:	b01d      	add	sp, #116	; 0x74
 800a5a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a5a6:	ab03      	add	r3, sp, #12
 800a5a8:	9300      	str	r3, [sp, #0]
 800a5aa:	462a      	mov	r2, r5
 800a5ac:	4b05      	ldr	r3, [pc, #20]	; (800a5c4 <_svfiprintf_r+0x1f4>)
 800a5ae:	a904      	add	r1, sp, #16
 800a5b0:	4638      	mov	r0, r7
 800a5b2:	f7fe f8ff 	bl	80087b4 <_printf_i>
 800a5b6:	e7eb      	b.n	800a590 <_svfiprintf_r+0x1c0>
 800a5b8:	0800c15c 	.word	0x0800c15c
 800a5bc:	0800c166 	.word	0x0800c166
 800a5c0:	0800826d 	.word	0x0800826d
 800a5c4:	0800a31d 	.word	0x0800a31d
 800a5c8:	0800c162 	.word	0x0800c162

0800a5cc <__sflush_r>:
 800a5cc:	898a      	ldrh	r2, [r1, #12]
 800a5ce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a5d2:	4605      	mov	r5, r0
 800a5d4:	0710      	lsls	r0, r2, #28
 800a5d6:	460c      	mov	r4, r1
 800a5d8:	d458      	bmi.n	800a68c <__sflush_r+0xc0>
 800a5da:	684b      	ldr	r3, [r1, #4]
 800a5dc:	2b00      	cmp	r3, #0
 800a5de:	dc05      	bgt.n	800a5ec <__sflush_r+0x20>
 800a5e0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800a5e2:	2b00      	cmp	r3, #0
 800a5e4:	dc02      	bgt.n	800a5ec <__sflush_r+0x20>
 800a5e6:	2000      	movs	r0, #0
 800a5e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a5ec:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a5ee:	2e00      	cmp	r6, #0
 800a5f0:	d0f9      	beq.n	800a5e6 <__sflush_r+0x1a>
 800a5f2:	2300      	movs	r3, #0
 800a5f4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800a5f8:	682f      	ldr	r7, [r5, #0]
 800a5fa:	6a21      	ldr	r1, [r4, #32]
 800a5fc:	602b      	str	r3, [r5, #0]
 800a5fe:	d032      	beq.n	800a666 <__sflush_r+0x9a>
 800a600:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800a602:	89a3      	ldrh	r3, [r4, #12]
 800a604:	075a      	lsls	r2, r3, #29
 800a606:	d505      	bpl.n	800a614 <__sflush_r+0x48>
 800a608:	6863      	ldr	r3, [r4, #4]
 800a60a:	1ac0      	subs	r0, r0, r3
 800a60c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a60e:	b10b      	cbz	r3, 800a614 <__sflush_r+0x48>
 800a610:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a612:	1ac0      	subs	r0, r0, r3
 800a614:	2300      	movs	r3, #0
 800a616:	4602      	mov	r2, r0
 800a618:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a61a:	6a21      	ldr	r1, [r4, #32]
 800a61c:	4628      	mov	r0, r5
 800a61e:	47b0      	blx	r6
 800a620:	1c43      	adds	r3, r0, #1
 800a622:	89a3      	ldrh	r3, [r4, #12]
 800a624:	d106      	bne.n	800a634 <__sflush_r+0x68>
 800a626:	6829      	ldr	r1, [r5, #0]
 800a628:	291d      	cmp	r1, #29
 800a62a:	d82b      	bhi.n	800a684 <__sflush_r+0xb8>
 800a62c:	4a29      	ldr	r2, [pc, #164]	; (800a6d4 <__sflush_r+0x108>)
 800a62e:	410a      	asrs	r2, r1
 800a630:	07d6      	lsls	r6, r2, #31
 800a632:	d427      	bmi.n	800a684 <__sflush_r+0xb8>
 800a634:	2200      	movs	r2, #0
 800a636:	6062      	str	r2, [r4, #4]
 800a638:	04d9      	lsls	r1, r3, #19
 800a63a:	6922      	ldr	r2, [r4, #16]
 800a63c:	6022      	str	r2, [r4, #0]
 800a63e:	d504      	bpl.n	800a64a <__sflush_r+0x7e>
 800a640:	1c42      	adds	r2, r0, #1
 800a642:	d101      	bne.n	800a648 <__sflush_r+0x7c>
 800a644:	682b      	ldr	r3, [r5, #0]
 800a646:	b903      	cbnz	r3, 800a64a <__sflush_r+0x7e>
 800a648:	6560      	str	r0, [r4, #84]	; 0x54
 800a64a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a64c:	602f      	str	r7, [r5, #0]
 800a64e:	2900      	cmp	r1, #0
 800a650:	d0c9      	beq.n	800a5e6 <__sflush_r+0x1a>
 800a652:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a656:	4299      	cmp	r1, r3
 800a658:	d002      	beq.n	800a660 <__sflush_r+0x94>
 800a65a:	4628      	mov	r0, r5
 800a65c:	f7ff f9e2 	bl	8009a24 <_free_r>
 800a660:	2000      	movs	r0, #0
 800a662:	6360      	str	r0, [r4, #52]	; 0x34
 800a664:	e7c0      	b.n	800a5e8 <__sflush_r+0x1c>
 800a666:	2301      	movs	r3, #1
 800a668:	4628      	mov	r0, r5
 800a66a:	47b0      	blx	r6
 800a66c:	1c41      	adds	r1, r0, #1
 800a66e:	d1c8      	bne.n	800a602 <__sflush_r+0x36>
 800a670:	682b      	ldr	r3, [r5, #0]
 800a672:	2b00      	cmp	r3, #0
 800a674:	d0c5      	beq.n	800a602 <__sflush_r+0x36>
 800a676:	2b1d      	cmp	r3, #29
 800a678:	d001      	beq.n	800a67e <__sflush_r+0xb2>
 800a67a:	2b16      	cmp	r3, #22
 800a67c:	d101      	bne.n	800a682 <__sflush_r+0xb6>
 800a67e:	602f      	str	r7, [r5, #0]
 800a680:	e7b1      	b.n	800a5e6 <__sflush_r+0x1a>
 800a682:	89a3      	ldrh	r3, [r4, #12]
 800a684:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a688:	81a3      	strh	r3, [r4, #12]
 800a68a:	e7ad      	b.n	800a5e8 <__sflush_r+0x1c>
 800a68c:	690f      	ldr	r7, [r1, #16]
 800a68e:	2f00      	cmp	r7, #0
 800a690:	d0a9      	beq.n	800a5e6 <__sflush_r+0x1a>
 800a692:	0793      	lsls	r3, r2, #30
 800a694:	680e      	ldr	r6, [r1, #0]
 800a696:	bf08      	it	eq
 800a698:	694b      	ldreq	r3, [r1, #20]
 800a69a:	600f      	str	r7, [r1, #0]
 800a69c:	bf18      	it	ne
 800a69e:	2300      	movne	r3, #0
 800a6a0:	eba6 0807 	sub.w	r8, r6, r7
 800a6a4:	608b      	str	r3, [r1, #8]
 800a6a6:	f1b8 0f00 	cmp.w	r8, #0
 800a6aa:	dd9c      	ble.n	800a5e6 <__sflush_r+0x1a>
 800a6ac:	6a21      	ldr	r1, [r4, #32]
 800a6ae:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800a6b0:	4643      	mov	r3, r8
 800a6b2:	463a      	mov	r2, r7
 800a6b4:	4628      	mov	r0, r5
 800a6b6:	47b0      	blx	r6
 800a6b8:	2800      	cmp	r0, #0
 800a6ba:	dc06      	bgt.n	800a6ca <__sflush_r+0xfe>
 800a6bc:	89a3      	ldrh	r3, [r4, #12]
 800a6be:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a6c2:	81a3      	strh	r3, [r4, #12]
 800a6c4:	f04f 30ff 	mov.w	r0, #4294967295
 800a6c8:	e78e      	b.n	800a5e8 <__sflush_r+0x1c>
 800a6ca:	4407      	add	r7, r0
 800a6cc:	eba8 0800 	sub.w	r8, r8, r0
 800a6d0:	e7e9      	b.n	800a6a6 <__sflush_r+0xda>
 800a6d2:	bf00      	nop
 800a6d4:	dfbffffe 	.word	0xdfbffffe

0800a6d8 <_fflush_r>:
 800a6d8:	b538      	push	{r3, r4, r5, lr}
 800a6da:	690b      	ldr	r3, [r1, #16]
 800a6dc:	4605      	mov	r5, r0
 800a6de:	460c      	mov	r4, r1
 800a6e0:	b913      	cbnz	r3, 800a6e8 <_fflush_r+0x10>
 800a6e2:	2500      	movs	r5, #0
 800a6e4:	4628      	mov	r0, r5
 800a6e6:	bd38      	pop	{r3, r4, r5, pc}
 800a6e8:	b118      	cbz	r0, 800a6f2 <_fflush_r+0x1a>
 800a6ea:	6a03      	ldr	r3, [r0, #32]
 800a6ec:	b90b      	cbnz	r3, 800a6f2 <_fflush_r+0x1a>
 800a6ee:	f7fe f9fd 	bl	8008aec <__sinit>
 800a6f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a6f6:	2b00      	cmp	r3, #0
 800a6f8:	d0f3      	beq.n	800a6e2 <_fflush_r+0xa>
 800a6fa:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800a6fc:	07d0      	lsls	r0, r2, #31
 800a6fe:	d404      	bmi.n	800a70a <_fflush_r+0x32>
 800a700:	0599      	lsls	r1, r3, #22
 800a702:	d402      	bmi.n	800a70a <_fflush_r+0x32>
 800a704:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a706:	f7fe fb07 	bl	8008d18 <__retarget_lock_acquire_recursive>
 800a70a:	4628      	mov	r0, r5
 800a70c:	4621      	mov	r1, r4
 800a70e:	f7ff ff5d 	bl	800a5cc <__sflush_r>
 800a712:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a714:	07da      	lsls	r2, r3, #31
 800a716:	4605      	mov	r5, r0
 800a718:	d4e4      	bmi.n	800a6e4 <_fflush_r+0xc>
 800a71a:	89a3      	ldrh	r3, [r4, #12]
 800a71c:	059b      	lsls	r3, r3, #22
 800a71e:	d4e1      	bmi.n	800a6e4 <_fflush_r+0xc>
 800a720:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a722:	f7fe fafa 	bl	8008d1a <__retarget_lock_release_recursive>
 800a726:	e7dd      	b.n	800a6e4 <_fflush_r+0xc>

0800a728 <memmove>:
 800a728:	4288      	cmp	r0, r1
 800a72a:	b510      	push	{r4, lr}
 800a72c:	eb01 0402 	add.w	r4, r1, r2
 800a730:	d902      	bls.n	800a738 <memmove+0x10>
 800a732:	4284      	cmp	r4, r0
 800a734:	4623      	mov	r3, r4
 800a736:	d807      	bhi.n	800a748 <memmove+0x20>
 800a738:	1e43      	subs	r3, r0, #1
 800a73a:	42a1      	cmp	r1, r4
 800a73c:	d008      	beq.n	800a750 <memmove+0x28>
 800a73e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a742:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a746:	e7f8      	b.n	800a73a <memmove+0x12>
 800a748:	4402      	add	r2, r0
 800a74a:	4601      	mov	r1, r0
 800a74c:	428a      	cmp	r2, r1
 800a74e:	d100      	bne.n	800a752 <memmove+0x2a>
 800a750:	bd10      	pop	{r4, pc}
 800a752:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a756:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a75a:	e7f7      	b.n	800a74c <memmove+0x24>

0800a75c <_sbrk_r>:
 800a75c:	b538      	push	{r3, r4, r5, lr}
 800a75e:	4d06      	ldr	r5, [pc, #24]	; (800a778 <_sbrk_r+0x1c>)
 800a760:	2300      	movs	r3, #0
 800a762:	4604      	mov	r4, r0
 800a764:	4608      	mov	r0, r1
 800a766:	602b      	str	r3, [r5, #0]
 800a768:	f7f9 f88a 	bl	8003880 <_sbrk>
 800a76c:	1c43      	adds	r3, r0, #1
 800a76e:	d102      	bne.n	800a776 <_sbrk_r+0x1a>
 800a770:	682b      	ldr	r3, [r5, #0]
 800a772:	b103      	cbz	r3, 800a776 <_sbrk_r+0x1a>
 800a774:	6023      	str	r3, [r4, #0]
 800a776:	bd38      	pop	{r3, r4, r5, pc}
 800a778:	20000c48 	.word	0x20000c48

0800a77c <memcpy>:
 800a77c:	440a      	add	r2, r1
 800a77e:	4291      	cmp	r1, r2
 800a780:	f100 33ff 	add.w	r3, r0, #4294967295
 800a784:	d100      	bne.n	800a788 <memcpy+0xc>
 800a786:	4770      	bx	lr
 800a788:	b510      	push	{r4, lr}
 800a78a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a78e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a792:	4291      	cmp	r1, r2
 800a794:	d1f9      	bne.n	800a78a <memcpy+0xe>
 800a796:	bd10      	pop	{r4, pc}

0800a798 <__assert_func>:
 800a798:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a79a:	4614      	mov	r4, r2
 800a79c:	461a      	mov	r2, r3
 800a79e:	4b09      	ldr	r3, [pc, #36]	; (800a7c4 <__assert_func+0x2c>)
 800a7a0:	681b      	ldr	r3, [r3, #0]
 800a7a2:	4605      	mov	r5, r0
 800a7a4:	68d8      	ldr	r0, [r3, #12]
 800a7a6:	b14c      	cbz	r4, 800a7bc <__assert_func+0x24>
 800a7a8:	4b07      	ldr	r3, [pc, #28]	; (800a7c8 <__assert_func+0x30>)
 800a7aa:	9100      	str	r1, [sp, #0]
 800a7ac:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a7b0:	4906      	ldr	r1, [pc, #24]	; (800a7cc <__assert_func+0x34>)
 800a7b2:	462b      	mov	r3, r5
 800a7b4:	f000 f872 	bl	800a89c <fiprintf>
 800a7b8:	f000 f882 	bl	800a8c0 <abort>
 800a7bc:	4b04      	ldr	r3, [pc, #16]	; (800a7d0 <__assert_func+0x38>)
 800a7be:	461c      	mov	r4, r3
 800a7c0:	e7f3      	b.n	800a7aa <__assert_func+0x12>
 800a7c2:	bf00      	nop
 800a7c4:	20000080 	.word	0x20000080
 800a7c8:	0800c177 	.word	0x0800c177
 800a7cc:	0800c184 	.word	0x0800c184
 800a7d0:	0800c1b2 	.word	0x0800c1b2

0800a7d4 <_calloc_r>:
 800a7d4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a7d6:	fba1 2402 	umull	r2, r4, r1, r2
 800a7da:	b94c      	cbnz	r4, 800a7f0 <_calloc_r+0x1c>
 800a7dc:	4611      	mov	r1, r2
 800a7de:	9201      	str	r2, [sp, #4]
 800a7e0:	f7ff f994 	bl	8009b0c <_malloc_r>
 800a7e4:	9a01      	ldr	r2, [sp, #4]
 800a7e6:	4605      	mov	r5, r0
 800a7e8:	b930      	cbnz	r0, 800a7f8 <_calloc_r+0x24>
 800a7ea:	4628      	mov	r0, r5
 800a7ec:	b003      	add	sp, #12
 800a7ee:	bd30      	pop	{r4, r5, pc}
 800a7f0:	220c      	movs	r2, #12
 800a7f2:	6002      	str	r2, [r0, #0]
 800a7f4:	2500      	movs	r5, #0
 800a7f6:	e7f8      	b.n	800a7ea <_calloc_r+0x16>
 800a7f8:	4621      	mov	r1, r4
 800a7fa:	f7fe fa10 	bl	8008c1e <memset>
 800a7fe:	e7f4      	b.n	800a7ea <_calloc_r+0x16>

0800a800 <__ascii_mbtowc>:
 800a800:	b082      	sub	sp, #8
 800a802:	b901      	cbnz	r1, 800a806 <__ascii_mbtowc+0x6>
 800a804:	a901      	add	r1, sp, #4
 800a806:	b142      	cbz	r2, 800a81a <__ascii_mbtowc+0x1a>
 800a808:	b14b      	cbz	r3, 800a81e <__ascii_mbtowc+0x1e>
 800a80a:	7813      	ldrb	r3, [r2, #0]
 800a80c:	600b      	str	r3, [r1, #0]
 800a80e:	7812      	ldrb	r2, [r2, #0]
 800a810:	1e10      	subs	r0, r2, #0
 800a812:	bf18      	it	ne
 800a814:	2001      	movne	r0, #1
 800a816:	b002      	add	sp, #8
 800a818:	4770      	bx	lr
 800a81a:	4610      	mov	r0, r2
 800a81c:	e7fb      	b.n	800a816 <__ascii_mbtowc+0x16>
 800a81e:	f06f 0001 	mvn.w	r0, #1
 800a822:	e7f8      	b.n	800a816 <__ascii_mbtowc+0x16>

0800a824 <_realloc_r>:
 800a824:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a828:	4680      	mov	r8, r0
 800a82a:	4614      	mov	r4, r2
 800a82c:	460e      	mov	r6, r1
 800a82e:	b921      	cbnz	r1, 800a83a <_realloc_r+0x16>
 800a830:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a834:	4611      	mov	r1, r2
 800a836:	f7ff b969 	b.w	8009b0c <_malloc_r>
 800a83a:	b92a      	cbnz	r2, 800a848 <_realloc_r+0x24>
 800a83c:	f7ff f8f2 	bl	8009a24 <_free_r>
 800a840:	4625      	mov	r5, r4
 800a842:	4628      	mov	r0, r5
 800a844:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a848:	f000 f841 	bl	800a8ce <_malloc_usable_size_r>
 800a84c:	4284      	cmp	r4, r0
 800a84e:	4607      	mov	r7, r0
 800a850:	d802      	bhi.n	800a858 <_realloc_r+0x34>
 800a852:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a856:	d812      	bhi.n	800a87e <_realloc_r+0x5a>
 800a858:	4621      	mov	r1, r4
 800a85a:	4640      	mov	r0, r8
 800a85c:	f7ff f956 	bl	8009b0c <_malloc_r>
 800a860:	4605      	mov	r5, r0
 800a862:	2800      	cmp	r0, #0
 800a864:	d0ed      	beq.n	800a842 <_realloc_r+0x1e>
 800a866:	42bc      	cmp	r4, r7
 800a868:	4622      	mov	r2, r4
 800a86a:	4631      	mov	r1, r6
 800a86c:	bf28      	it	cs
 800a86e:	463a      	movcs	r2, r7
 800a870:	f7ff ff84 	bl	800a77c <memcpy>
 800a874:	4631      	mov	r1, r6
 800a876:	4640      	mov	r0, r8
 800a878:	f7ff f8d4 	bl	8009a24 <_free_r>
 800a87c:	e7e1      	b.n	800a842 <_realloc_r+0x1e>
 800a87e:	4635      	mov	r5, r6
 800a880:	e7df      	b.n	800a842 <_realloc_r+0x1e>

0800a882 <__ascii_wctomb>:
 800a882:	b149      	cbz	r1, 800a898 <__ascii_wctomb+0x16>
 800a884:	2aff      	cmp	r2, #255	; 0xff
 800a886:	bf85      	ittet	hi
 800a888:	238a      	movhi	r3, #138	; 0x8a
 800a88a:	6003      	strhi	r3, [r0, #0]
 800a88c:	700a      	strbls	r2, [r1, #0]
 800a88e:	f04f 30ff 	movhi.w	r0, #4294967295
 800a892:	bf98      	it	ls
 800a894:	2001      	movls	r0, #1
 800a896:	4770      	bx	lr
 800a898:	4608      	mov	r0, r1
 800a89a:	4770      	bx	lr

0800a89c <fiprintf>:
 800a89c:	b40e      	push	{r1, r2, r3}
 800a89e:	b503      	push	{r0, r1, lr}
 800a8a0:	4601      	mov	r1, r0
 800a8a2:	ab03      	add	r3, sp, #12
 800a8a4:	4805      	ldr	r0, [pc, #20]	; (800a8bc <fiprintf+0x20>)
 800a8a6:	f853 2b04 	ldr.w	r2, [r3], #4
 800a8aa:	6800      	ldr	r0, [r0, #0]
 800a8ac:	9301      	str	r3, [sp, #4]
 800a8ae:	f000 f83f 	bl	800a930 <_vfiprintf_r>
 800a8b2:	b002      	add	sp, #8
 800a8b4:	f85d eb04 	ldr.w	lr, [sp], #4
 800a8b8:	b003      	add	sp, #12
 800a8ba:	4770      	bx	lr
 800a8bc:	20000080 	.word	0x20000080

0800a8c0 <abort>:
 800a8c0:	b508      	push	{r3, lr}
 800a8c2:	2006      	movs	r0, #6
 800a8c4:	f000 fa0c 	bl	800ace0 <raise>
 800a8c8:	2001      	movs	r0, #1
 800a8ca:	f7f8 ff61 	bl	8003790 <_exit>

0800a8ce <_malloc_usable_size_r>:
 800a8ce:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a8d2:	1f18      	subs	r0, r3, #4
 800a8d4:	2b00      	cmp	r3, #0
 800a8d6:	bfbc      	itt	lt
 800a8d8:	580b      	ldrlt	r3, [r1, r0]
 800a8da:	18c0      	addlt	r0, r0, r3
 800a8dc:	4770      	bx	lr

0800a8de <__sfputc_r>:
 800a8de:	6893      	ldr	r3, [r2, #8]
 800a8e0:	3b01      	subs	r3, #1
 800a8e2:	2b00      	cmp	r3, #0
 800a8e4:	b410      	push	{r4}
 800a8e6:	6093      	str	r3, [r2, #8]
 800a8e8:	da08      	bge.n	800a8fc <__sfputc_r+0x1e>
 800a8ea:	6994      	ldr	r4, [r2, #24]
 800a8ec:	42a3      	cmp	r3, r4
 800a8ee:	db01      	blt.n	800a8f4 <__sfputc_r+0x16>
 800a8f0:	290a      	cmp	r1, #10
 800a8f2:	d103      	bne.n	800a8fc <__sfputc_r+0x1e>
 800a8f4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a8f8:	f000 b934 	b.w	800ab64 <__swbuf_r>
 800a8fc:	6813      	ldr	r3, [r2, #0]
 800a8fe:	1c58      	adds	r0, r3, #1
 800a900:	6010      	str	r0, [r2, #0]
 800a902:	7019      	strb	r1, [r3, #0]
 800a904:	4608      	mov	r0, r1
 800a906:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a90a:	4770      	bx	lr

0800a90c <__sfputs_r>:
 800a90c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a90e:	4606      	mov	r6, r0
 800a910:	460f      	mov	r7, r1
 800a912:	4614      	mov	r4, r2
 800a914:	18d5      	adds	r5, r2, r3
 800a916:	42ac      	cmp	r4, r5
 800a918:	d101      	bne.n	800a91e <__sfputs_r+0x12>
 800a91a:	2000      	movs	r0, #0
 800a91c:	e007      	b.n	800a92e <__sfputs_r+0x22>
 800a91e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a922:	463a      	mov	r2, r7
 800a924:	4630      	mov	r0, r6
 800a926:	f7ff ffda 	bl	800a8de <__sfputc_r>
 800a92a:	1c43      	adds	r3, r0, #1
 800a92c:	d1f3      	bne.n	800a916 <__sfputs_r+0xa>
 800a92e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800a930 <_vfiprintf_r>:
 800a930:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a934:	460d      	mov	r5, r1
 800a936:	b09d      	sub	sp, #116	; 0x74
 800a938:	4614      	mov	r4, r2
 800a93a:	4698      	mov	r8, r3
 800a93c:	4606      	mov	r6, r0
 800a93e:	b118      	cbz	r0, 800a948 <_vfiprintf_r+0x18>
 800a940:	6a03      	ldr	r3, [r0, #32]
 800a942:	b90b      	cbnz	r3, 800a948 <_vfiprintf_r+0x18>
 800a944:	f7fe f8d2 	bl	8008aec <__sinit>
 800a948:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a94a:	07d9      	lsls	r1, r3, #31
 800a94c:	d405      	bmi.n	800a95a <_vfiprintf_r+0x2a>
 800a94e:	89ab      	ldrh	r3, [r5, #12]
 800a950:	059a      	lsls	r2, r3, #22
 800a952:	d402      	bmi.n	800a95a <_vfiprintf_r+0x2a>
 800a954:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a956:	f7fe f9df 	bl	8008d18 <__retarget_lock_acquire_recursive>
 800a95a:	89ab      	ldrh	r3, [r5, #12]
 800a95c:	071b      	lsls	r3, r3, #28
 800a95e:	d501      	bpl.n	800a964 <_vfiprintf_r+0x34>
 800a960:	692b      	ldr	r3, [r5, #16]
 800a962:	b99b      	cbnz	r3, 800a98c <_vfiprintf_r+0x5c>
 800a964:	4629      	mov	r1, r5
 800a966:	4630      	mov	r0, r6
 800a968:	f000 f93a 	bl	800abe0 <__swsetup_r>
 800a96c:	b170      	cbz	r0, 800a98c <_vfiprintf_r+0x5c>
 800a96e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a970:	07dc      	lsls	r4, r3, #31
 800a972:	d504      	bpl.n	800a97e <_vfiprintf_r+0x4e>
 800a974:	f04f 30ff 	mov.w	r0, #4294967295
 800a978:	b01d      	add	sp, #116	; 0x74
 800a97a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a97e:	89ab      	ldrh	r3, [r5, #12]
 800a980:	0598      	lsls	r0, r3, #22
 800a982:	d4f7      	bmi.n	800a974 <_vfiprintf_r+0x44>
 800a984:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a986:	f7fe f9c8 	bl	8008d1a <__retarget_lock_release_recursive>
 800a98a:	e7f3      	b.n	800a974 <_vfiprintf_r+0x44>
 800a98c:	2300      	movs	r3, #0
 800a98e:	9309      	str	r3, [sp, #36]	; 0x24
 800a990:	2320      	movs	r3, #32
 800a992:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a996:	f8cd 800c 	str.w	r8, [sp, #12]
 800a99a:	2330      	movs	r3, #48	; 0x30
 800a99c:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800ab50 <_vfiprintf_r+0x220>
 800a9a0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a9a4:	f04f 0901 	mov.w	r9, #1
 800a9a8:	4623      	mov	r3, r4
 800a9aa:	469a      	mov	sl, r3
 800a9ac:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a9b0:	b10a      	cbz	r2, 800a9b6 <_vfiprintf_r+0x86>
 800a9b2:	2a25      	cmp	r2, #37	; 0x25
 800a9b4:	d1f9      	bne.n	800a9aa <_vfiprintf_r+0x7a>
 800a9b6:	ebba 0b04 	subs.w	fp, sl, r4
 800a9ba:	d00b      	beq.n	800a9d4 <_vfiprintf_r+0xa4>
 800a9bc:	465b      	mov	r3, fp
 800a9be:	4622      	mov	r2, r4
 800a9c0:	4629      	mov	r1, r5
 800a9c2:	4630      	mov	r0, r6
 800a9c4:	f7ff ffa2 	bl	800a90c <__sfputs_r>
 800a9c8:	3001      	adds	r0, #1
 800a9ca:	f000 80a9 	beq.w	800ab20 <_vfiprintf_r+0x1f0>
 800a9ce:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a9d0:	445a      	add	r2, fp
 800a9d2:	9209      	str	r2, [sp, #36]	; 0x24
 800a9d4:	f89a 3000 	ldrb.w	r3, [sl]
 800a9d8:	2b00      	cmp	r3, #0
 800a9da:	f000 80a1 	beq.w	800ab20 <_vfiprintf_r+0x1f0>
 800a9de:	2300      	movs	r3, #0
 800a9e0:	f04f 32ff 	mov.w	r2, #4294967295
 800a9e4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a9e8:	f10a 0a01 	add.w	sl, sl, #1
 800a9ec:	9304      	str	r3, [sp, #16]
 800a9ee:	9307      	str	r3, [sp, #28]
 800a9f0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a9f4:	931a      	str	r3, [sp, #104]	; 0x68
 800a9f6:	4654      	mov	r4, sl
 800a9f8:	2205      	movs	r2, #5
 800a9fa:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a9fe:	4854      	ldr	r0, [pc, #336]	; (800ab50 <_vfiprintf_r+0x220>)
 800aa00:	f7f5 fbe6 	bl	80001d0 <memchr>
 800aa04:	9a04      	ldr	r2, [sp, #16]
 800aa06:	b9d8      	cbnz	r0, 800aa40 <_vfiprintf_r+0x110>
 800aa08:	06d1      	lsls	r1, r2, #27
 800aa0a:	bf44      	itt	mi
 800aa0c:	2320      	movmi	r3, #32
 800aa0e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800aa12:	0713      	lsls	r3, r2, #28
 800aa14:	bf44      	itt	mi
 800aa16:	232b      	movmi	r3, #43	; 0x2b
 800aa18:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800aa1c:	f89a 3000 	ldrb.w	r3, [sl]
 800aa20:	2b2a      	cmp	r3, #42	; 0x2a
 800aa22:	d015      	beq.n	800aa50 <_vfiprintf_r+0x120>
 800aa24:	9a07      	ldr	r2, [sp, #28]
 800aa26:	4654      	mov	r4, sl
 800aa28:	2000      	movs	r0, #0
 800aa2a:	f04f 0c0a 	mov.w	ip, #10
 800aa2e:	4621      	mov	r1, r4
 800aa30:	f811 3b01 	ldrb.w	r3, [r1], #1
 800aa34:	3b30      	subs	r3, #48	; 0x30
 800aa36:	2b09      	cmp	r3, #9
 800aa38:	d94d      	bls.n	800aad6 <_vfiprintf_r+0x1a6>
 800aa3a:	b1b0      	cbz	r0, 800aa6a <_vfiprintf_r+0x13a>
 800aa3c:	9207      	str	r2, [sp, #28]
 800aa3e:	e014      	b.n	800aa6a <_vfiprintf_r+0x13a>
 800aa40:	eba0 0308 	sub.w	r3, r0, r8
 800aa44:	fa09 f303 	lsl.w	r3, r9, r3
 800aa48:	4313      	orrs	r3, r2
 800aa4a:	9304      	str	r3, [sp, #16]
 800aa4c:	46a2      	mov	sl, r4
 800aa4e:	e7d2      	b.n	800a9f6 <_vfiprintf_r+0xc6>
 800aa50:	9b03      	ldr	r3, [sp, #12]
 800aa52:	1d19      	adds	r1, r3, #4
 800aa54:	681b      	ldr	r3, [r3, #0]
 800aa56:	9103      	str	r1, [sp, #12]
 800aa58:	2b00      	cmp	r3, #0
 800aa5a:	bfbb      	ittet	lt
 800aa5c:	425b      	neglt	r3, r3
 800aa5e:	f042 0202 	orrlt.w	r2, r2, #2
 800aa62:	9307      	strge	r3, [sp, #28]
 800aa64:	9307      	strlt	r3, [sp, #28]
 800aa66:	bfb8      	it	lt
 800aa68:	9204      	strlt	r2, [sp, #16]
 800aa6a:	7823      	ldrb	r3, [r4, #0]
 800aa6c:	2b2e      	cmp	r3, #46	; 0x2e
 800aa6e:	d10c      	bne.n	800aa8a <_vfiprintf_r+0x15a>
 800aa70:	7863      	ldrb	r3, [r4, #1]
 800aa72:	2b2a      	cmp	r3, #42	; 0x2a
 800aa74:	d134      	bne.n	800aae0 <_vfiprintf_r+0x1b0>
 800aa76:	9b03      	ldr	r3, [sp, #12]
 800aa78:	1d1a      	adds	r2, r3, #4
 800aa7a:	681b      	ldr	r3, [r3, #0]
 800aa7c:	9203      	str	r2, [sp, #12]
 800aa7e:	2b00      	cmp	r3, #0
 800aa80:	bfb8      	it	lt
 800aa82:	f04f 33ff 	movlt.w	r3, #4294967295
 800aa86:	3402      	adds	r4, #2
 800aa88:	9305      	str	r3, [sp, #20]
 800aa8a:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800ab60 <_vfiprintf_r+0x230>
 800aa8e:	7821      	ldrb	r1, [r4, #0]
 800aa90:	2203      	movs	r2, #3
 800aa92:	4650      	mov	r0, sl
 800aa94:	f7f5 fb9c 	bl	80001d0 <memchr>
 800aa98:	b138      	cbz	r0, 800aaaa <_vfiprintf_r+0x17a>
 800aa9a:	9b04      	ldr	r3, [sp, #16]
 800aa9c:	eba0 000a 	sub.w	r0, r0, sl
 800aaa0:	2240      	movs	r2, #64	; 0x40
 800aaa2:	4082      	lsls	r2, r0
 800aaa4:	4313      	orrs	r3, r2
 800aaa6:	3401      	adds	r4, #1
 800aaa8:	9304      	str	r3, [sp, #16]
 800aaaa:	f814 1b01 	ldrb.w	r1, [r4], #1
 800aaae:	4829      	ldr	r0, [pc, #164]	; (800ab54 <_vfiprintf_r+0x224>)
 800aab0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800aab4:	2206      	movs	r2, #6
 800aab6:	f7f5 fb8b 	bl	80001d0 <memchr>
 800aaba:	2800      	cmp	r0, #0
 800aabc:	d03f      	beq.n	800ab3e <_vfiprintf_r+0x20e>
 800aabe:	4b26      	ldr	r3, [pc, #152]	; (800ab58 <_vfiprintf_r+0x228>)
 800aac0:	bb1b      	cbnz	r3, 800ab0a <_vfiprintf_r+0x1da>
 800aac2:	9b03      	ldr	r3, [sp, #12]
 800aac4:	3307      	adds	r3, #7
 800aac6:	f023 0307 	bic.w	r3, r3, #7
 800aaca:	3308      	adds	r3, #8
 800aacc:	9303      	str	r3, [sp, #12]
 800aace:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aad0:	443b      	add	r3, r7
 800aad2:	9309      	str	r3, [sp, #36]	; 0x24
 800aad4:	e768      	b.n	800a9a8 <_vfiprintf_r+0x78>
 800aad6:	fb0c 3202 	mla	r2, ip, r2, r3
 800aada:	460c      	mov	r4, r1
 800aadc:	2001      	movs	r0, #1
 800aade:	e7a6      	b.n	800aa2e <_vfiprintf_r+0xfe>
 800aae0:	2300      	movs	r3, #0
 800aae2:	3401      	adds	r4, #1
 800aae4:	9305      	str	r3, [sp, #20]
 800aae6:	4619      	mov	r1, r3
 800aae8:	f04f 0c0a 	mov.w	ip, #10
 800aaec:	4620      	mov	r0, r4
 800aaee:	f810 2b01 	ldrb.w	r2, [r0], #1
 800aaf2:	3a30      	subs	r2, #48	; 0x30
 800aaf4:	2a09      	cmp	r2, #9
 800aaf6:	d903      	bls.n	800ab00 <_vfiprintf_r+0x1d0>
 800aaf8:	2b00      	cmp	r3, #0
 800aafa:	d0c6      	beq.n	800aa8a <_vfiprintf_r+0x15a>
 800aafc:	9105      	str	r1, [sp, #20]
 800aafe:	e7c4      	b.n	800aa8a <_vfiprintf_r+0x15a>
 800ab00:	fb0c 2101 	mla	r1, ip, r1, r2
 800ab04:	4604      	mov	r4, r0
 800ab06:	2301      	movs	r3, #1
 800ab08:	e7f0      	b.n	800aaec <_vfiprintf_r+0x1bc>
 800ab0a:	ab03      	add	r3, sp, #12
 800ab0c:	9300      	str	r3, [sp, #0]
 800ab0e:	462a      	mov	r2, r5
 800ab10:	4b12      	ldr	r3, [pc, #72]	; (800ab5c <_vfiprintf_r+0x22c>)
 800ab12:	a904      	add	r1, sp, #16
 800ab14:	4630      	mov	r0, r6
 800ab16:	f7fd fba9 	bl	800826c <_printf_float>
 800ab1a:	4607      	mov	r7, r0
 800ab1c:	1c78      	adds	r0, r7, #1
 800ab1e:	d1d6      	bne.n	800aace <_vfiprintf_r+0x19e>
 800ab20:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ab22:	07d9      	lsls	r1, r3, #31
 800ab24:	d405      	bmi.n	800ab32 <_vfiprintf_r+0x202>
 800ab26:	89ab      	ldrh	r3, [r5, #12]
 800ab28:	059a      	lsls	r2, r3, #22
 800ab2a:	d402      	bmi.n	800ab32 <_vfiprintf_r+0x202>
 800ab2c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ab2e:	f7fe f8f4 	bl	8008d1a <__retarget_lock_release_recursive>
 800ab32:	89ab      	ldrh	r3, [r5, #12]
 800ab34:	065b      	lsls	r3, r3, #25
 800ab36:	f53f af1d 	bmi.w	800a974 <_vfiprintf_r+0x44>
 800ab3a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ab3c:	e71c      	b.n	800a978 <_vfiprintf_r+0x48>
 800ab3e:	ab03      	add	r3, sp, #12
 800ab40:	9300      	str	r3, [sp, #0]
 800ab42:	462a      	mov	r2, r5
 800ab44:	4b05      	ldr	r3, [pc, #20]	; (800ab5c <_vfiprintf_r+0x22c>)
 800ab46:	a904      	add	r1, sp, #16
 800ab48:	4630      	mov	r0, r6
 800ab4a:	f7fd fe33 	bl	80087b4 <_printf_i>
 800ab4e:	e7e4      	b.n	800ab1a <_vfiprintf_r+0x1ea>
 800ab50:	0800c15c 	.word	0x0800c15c
 800ab54:	0800c166 	.word	0x0800c166
 800ab58:	0800826d 	.word	0x0800826d
 800ab5c:	0800a90d 	.word	0x0800a90d
 800ab60:	0800c162 	.word	0x0800c162

0800ab64 <__swbuf_r>:
 800ab64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ab66:	460e      	mov	r6, r1
 800ab68:	4614      	mov	r4, r2
 800ab6a:	4605      	mov	r5, r0
 800ab6c:	b118      	cbz	r0, 800ab76 <__swbuf_r+0x12>
 800ab6e:	6a03      	ldr	r3, [r0, #32]
 800ab70:	b90b      	cbnz	r3, 800ab76 <__swbuf_r+0x12>
 800ab72:	f7fd ffbb 	bl	8008aec <__sinit>
 800ab76:	69a3      	ldr	r3, [r4, #24]
 800ab78:	60a3      	str	r3, [r4, #8]
 800ab7a:	89a3      	ldrh	r3, [r4, #12]
 800ab7c:	071a      	lsls	r2, r3, #28
 800ab7e:	d525      	bpl.n	800abcc <__swbuf_r+0x68>
 800ab80:	6923      	ldr	r3, [r4, #16]
 800ab82:	b31b      	cbz	r3, 800abcc <__swbuf_r+0x68>
 800ab84:	6823      	ldr	r3, [r4, #0]
 800ab86:	6922      	ldr	r2, [r4, #16]
 800ab88:	1a98      	subs	r0, r3, r2
 800ab8a:	6963      	ldr	r3, [r4, #20]
 800ab8c:	b2f6      	uxtb	r6, r6
 800ab8e:	4283      	cmp	r3, r0
 800ab90:	4637      	mov	r7, r6
 800ab92:	dc04      	bgt.n	800ab9e <__swbuf_r+0x3a>
 800ab94:	4621      	mov	r1, r4
 800ab96:	4628      	mov	r0, r5
 800ab98:	f7ff fd9e 	bl	800a6d8 <_fflush_r>
 800ab9c:	b9e0      	cbnz	r0, 800abd8 <__swbuf_r+0x74>
 800ab9e:	68a3      	ldr	r3, [r4, #8]
 800aba0:	3b01      	subs	r3, #1
 800aba2:	60a3      	str	r3, [r4, #8]
 800aba4:	6823      	ldr	r3, [r4, #0]
 800aba6:	1c5a      	adds	r2, r3, #1
 800aba8:	6022      	str	r2, [r4, #0]
 800abaa:	701e      	strb	r6, [r3, #0]
 800abac:	6962      	ldr	r2, [r4, #20]
 800abae:	1c43      	adds	r3, r0, #1
 800abb0:	429a      	cmp	r2, r3
 800abb2:	d004      	beq.n	800abbe <__swbuf_r+0x5a>
 800abb4:	89a3      	ldrh	r3, [r4, #12]
 800abb6:	07db      	lsls	r3, r3, #31
 800abb8:	d506      	bpl.n	800abc8 <__swbuf_r+0x64>
 800abba:	2e0a      	cmp	r6, #10
 800abbc:	d104      	bne.n	800abc8 <__swbuf_r+0x64>
 800abbe:	4621      	mov	r1, r4
 800abc0:	4628      	mov	r0, r5
 800abc2:	f7ff fd89 	bl	800a6d8 <_fflush_r>
 800abc6:	b938      	cbnz	r0, 800abd8 <__swbuf_r+0x74>
 800abc8:	4638      	mov	r0, r7
 800abca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800abcc:	4621      	mov	r1, r4
 800abce:	4628      	mov	r0, r5
 800abd0:	f000 f806 	bl	800abe0 <__swsetup_r>
 800abd4:	2800      	cmp	r0, #0
 800abd6:	d0d5      	beq.n	800ab84 <__swbuf_r+0x20>
 800abd8:	f04f 37ff 	mov.w	r7, #4294967295
 800abdc:	e7f4      	b.n	800abc8 <__swbuf_r+0x64>
	...

0800abe0 <__swsetup_r>:
 800abe0:	b538      	push	{r3, r4, r5, lr}
 800abe2:	4b2a      	ldr	r3, [pc, #168]	; (800ac8c <__swsetup_r+0xac>)
 800abe4:	4605      	mov	r5, r0
 800abe6:	6818      	ldr	r0, [r3, #0]
 800abe8:	460c      	mov	r4, r1
 800abea:	b118      	cbz	r0, 800abf4 <__swsetup_r+0x14>
 800abec:	6a03      	ldr	r3, [r0, #32]
 800abee:	b90b      	cbnz	r3, 800abf4 <__swsetup_r+0x14>
 800abf0:	f7fd ff7c 	bl	8008aec <__sinit>
 800abf4:	89a3      	ldrh	r3, [r4, #12]
 800abf6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800abfa:	0718      	lsls	r0, r3, #28
 800abfc:	d422      	bmi.n	800ac44 <__swsetup_r+0x64>
 800abfe:	06d9      	lsls	r1, r3, #27
 800ac00:	d407      	bmi.n	800ac12 <__swsetup_r+0x32>
 800ac02:	2309      	movs	r3, #9
 800ac04:	602b      	str	r3, [r5, #0]
 800ac06:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800ac0a:	81a3      	strh	r3, [r4, #12]
 800ac0c:	f04f 30ff 	mov.w	r0, #4294967295
 800ac10:	e034      	b.n	800ac7c <__swsetup_r+0x9c>
 800ac12:	0758      	lsls	r0, r3, #29
 800ac14:	d512      	bpl.n	800ac3c <__swsetup_r+0x5c>
 800ac16:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ac18:	b141      	cbz	r1, 800ac2c <__swsetup_r+0x4c>
 800ac1a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ac1e:	4299      	cmp	r1, r3
 800ac20:	d002      	beq.n	800ac28 <__swsetup_r+0x48>
 800ac22:	4628      	mov	r0, r5
 800ac24:	f7fe fefe 	bl	8009a24 <_free_r>
 800ac28:	2300      	movs	r3, #0
 800ac2a:	6363      	str	r3, [r4, #52]	; 0x34
 800ac2c:	89a3      	ldrh	r3, [r4, #12]
 800ac2e:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800ac32:	81a3      	strh	r3, [r4, #12]
 800ac34:	2300      	movs	r3, #0
 800ac36:	6063      	str	r3, [r4, #4]
 800ac38:	6923      	ldr	r3, [r4, #16]
 800ac3a:	6023      	str	r3, [r4, #0]
 800ac3c:	89a3      	ldrh	r3, [r4, #12]
 800ac3e:	f043 0308 	orr.w	r3, r3, #8
 800ac42:	81a3      	strh	r3, [r4, #12]
 800ac44:	6923      	ldr	r3, [r4, #16]
 800ac46:	b94b      	cbnz	r3, 800ac5c <__swsetup_r+0x7c>
 800ac48:	89a3      	ldrh	r3, [r4, #12]
 800ac4a:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800ac4e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ac52:	d003      	beq.n	800ac5c <__swsetup_r+0x7c>
 800ac54:	4621      	mov	r1, r4
 800ac56:	4628      	mov	r0, r5
 800ac58:	f000 f884 	bl	800ad64 <__smakebuf_r>
 800ac5c:	89a0      	ldrh	r0, [r4, #12]
 800ac5e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800ac62:	f010 0301 	ands.w	r3, r0, #1
 800ac66:	d00a      	beq.n	800ac7e <__swsetup_r+0x9e>
 800ac68:	2300      	movs	r3, #0
 800ac6a:	60a3      	str	r3, [r4, #8]
 800ac6c:	6963      	ldr	r3, [r4, #20]
 800ac6e:	425b      	negs	r3, r3
 800ac70:	61a3      	str	r3, [r4, #24]
 800ac72:	6923      	ldr	r3, [r4, #16]
 800ac74:	b943      	cbnz	r3, 800ac88 <__swsetup_r+0xa8>
 800ac76:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800ac7a:	d1c4      	bne.n	800ac06 <__swsetup_r+0x26>
 800ac7c:	bd38      	pop	{r3, r4, r5, pc}
 800ac7e:	0781      	lsls	r1, r0, #30
 800ac80:	bf58      	it	pl
 800ac82:	6963      	ldrpl	r3, [r4, #20]
 800ac84:	60a3      	str	r3, [r4, #8]
 800ac86:	e7f4      	b.n	800ac72 <__swsetup_r+0x92>
 800ac88:	2000      	movs	r0, #0
 800ac8a:	e7f7      	b.n	800ac7c <__swsetup_r+0x9c>
 800ac8c:	20000080 	.word	0x20000080

0800ac90 <_raise_r>:
 800ac90:	291f      	cmp	r1, #31
 800ac92:	b538      	push	{r3, r4, r5, lr}
 800ac94:	4604      	mov	r4, r0
 800ac96:	460d      	mov	r5, r1
 800ac98:	d904      	bls.n	800aca4 <_raise_r+0x14>
 800ac9a:	2316      	movs	r3, #22
 800ac9c:	6003      	str	r3, [r0, #0]
 800ac9e:	f04f 30ff 	mov.w	r0, #4294967295
 800aca2:	bd38      	pop	{r3, r4, r5, pc}
 800aca4:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800aca6:	b112      	cbz	r2, 800acae <_raise_r+0x1e>
 800aca8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800acac:	b94b      	cbnz	r3, 800acc2 <_raise_r+0x32>
 800acae:	4620      	mov	r0, r4
 800acb0:	f000 f830 	bl	800ad14 <_getpid_r>
 800acb4:	462a      	mov	r2, r5
 800acb6:	4601      	mov	r1, r0
 800acb8:	4620      	mov	r0, r4
 800acba:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800acbe:	f000 b817 	b.w	800acf0 <_kill_r>
 800acc2:	2b01      	cmp	r3, #1
 800acc4:	d00a      	beq.n	800acdc <_raise_r+0x4c>
 800acc6:	1c59      	adds	r1, r3, #1
 800acc8:	d103      	bne.n	800acd2 <_raise_r+0x42>
 800acca:	2316      	movs	r3, #22
 800accc:	6003      	str	r3, [r0, #0]
 800acce:	2001      	movs	r0, #1
 800acd0:	e7e7      	b.n	800aca2 <_raise_r+0x12>
 800acd2:	2400      	movs	r4, #0
 800acd4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800acd8:	4628      	mov	r0, r5
 800acda:	4798      	blx	r3
 800acdc:	2000      	movs	r0, #0
 800acde:	e7e0      	b.n	800aca2 <_raise_r+0x12>

0800ace0 <raise>:
 800ace0:	4b02      	ldr	r3, [pc, #8]	; (800acec <raise+0xc>)
 800ace2:	4601      	mov	r1, r0
 800ace4:	6818      	ldr	r0, [r3, #0]
 800ace6:	f7ff bfd3 	b.w	800ac90 <_raise_r>
 800acea:	bf00      	nop
 800acec:	20000080 	.word	0x20000080

0800acf0 <_kill_r>:
 800acf0:	b538      	push	{r3, r4, r5, lr}
 800acf2:	4d07      	ldr	r5, [pc, #28]	; (800ad10 <_kill_r+0x20>)
 800acf4:	2300      	movs	r3, #0
 800acf6:	4604      	mov	r4, r0
 800acf8:	4608      	mov	r0, r1
 800acfa:	4611      	mov	r1, r2
 800acfc:	602b      	str	r3, [r5, #0]
 800acfe:	f7f8 fd37 	bl	8003770 <_kill>
 800ad02:	1c43      	adds	r3, r0, #1
 800ad04:	d102      	bne.n	800ad0c <_kill_r+0x1c>
 800ad06:	682b      	ldr	r3, [r5, #0]
 800ad08:	b103      	cbz	r3, 800ad0c <_kill_r+0x1c>
 800ad0a:	6023      	str	r3, [r4, #0]
 800ad0c:	bd38      	pop	{r3, r4, r5, pc}
 800ad0e:	bf00      	nop
 800ad10:	20000c48 	.word	0x20000c48

0800ad14 <_getpid_r>:
 800ad14:	f7f8 bd24 	b.w	8003760 <_getpid>

0800ad18 <__swhatbuf_r>:
 800ad18:	b570      	push	{r4, r5, r6, lr}
 800ad1a:	460c      	mov	r4, r1
 800ad1c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ad20:	2900      	cmp	r1, #0
 800ad22:	b096      	sub	sp, #88	; 0x58
 800ad24:	4615      	mov	r5, r2
 800ad26:	461e      	mov	r6, r3
 800ad28:	da0d      	bge.n	800ad46 <__swhatbuf_r+0x2e>
 800ad2a:	89a3      	ldrh	r3, [r4, #12]
 800ad2c:	f013 0f80 	tst.w	r3, #128	; 0x80
 800ad30:	f04f 0100 	mov.w	r1, #0
 800ad34:	bf0c      	ite	eq
 800ad36:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800ad3a:	2340      	movne	r3, #64	; 0x40
 800ad3c:	2000      	movs	r0, #0
 800ad3e:	6031      	str	r1, [r6, #0]
 800ad40:	602b      	str	r3, [r5, #0]
 800ad42:	b016      	add	sp, #88	; 0x58
 800ad44:	bd70      	pop	{r4, r5, r6, pc}
 800ad46:	466a      	mov	r2, sp
 800ad48:	f000 f848 	bl	800addc <_fstat_r>
 800ad4c:	2800      	cmp	r0, #0
 800ad4e:	dbec      	blt.n	800ad2a <__swhatbuf_r+0x12>
 800ad50:	9901      	ldr	r1, [sp, #4]
 800ad52:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800ad56:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800ad5a:	4259      	negs	r1, r3
 800ad5c:	4159      	adcs	r1, r3
 800ad5e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ad62:	e7eb      	b.n	800ad3c <__swhatbuf_r+0x24>

0800ad64 <__smakebuf_r>:
 800ad64:	898b      	ldrh	r3, [r1, #12]
 800ad66:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800ad68:	079d      	lsls	r5, r3, #30
 800ad6a:	4606      	mov	r6, r0
 800ad6c:	460c      	mov	r4, r1
 800ad6e:	d507      	bpl.n	800ad80 <__smakebuf_r+0x1c>
 800ad70:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800ad74:	6023      	str	r3, [r4, #0]
 800ad76:	6123      	str	r3, [r4, #16]
 800ad78:	2301      	movs	r3, #1
 800ad7a:	6163      	str	r3, [r4, #20]
 800ad7c:	b002      	add	sp, #8
 800ad7e:	bd70      	pop	{r4, r5, r6, pc}
 800ad80:	ab01      	add	r3, sp, #4
 800ad82:	466a      	mov	r2, sp
 800ad84:	f7ff ffc8 	bl	800ad18 <__swhatbuf_r>
 800ad88:	9900      	ldr	r1, [sp, #0]
 800ad8a:	4605      	mov	r5, r0
 800ad8c:	4630      	mov	r0, r6
 800ad8e:	f7fe febd 	bl	8009b0c <_malloc_r>
 800ad92:	b948      	cbnz	r0, 800ada8 <__smakebuf_r+0x44>
 800ad94:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ad98:	059a      	lsls	r2, r3, #22
 800ad9a:	d4ef      	bmi.n	800ad7c <__smakebuf_r+0x18>
 800ad9c:	f023 0303 	bic.w	r3, r3, #3
 800ada0:	f043 0302 	orr.w	r3, r3, #2
 800ada4:	81a3      	strh	r3, [r4, #12]
 800ada6:	e7e3      	b.n	800ad70 <__smakebuf_r+0xc>
 800ada8:	89a3      	ldrh	r3, [r4, #12]
 800adaa:	6020      	str	r0, [r4, #0]
 800adac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800adb0:	81a3      	strh	r3, [r4, #12]
 800adb2:	9b00      	ldr	r3, [sp, #0]
 800adb4:	6163      	str	r3, [r4, #20]
 800adb6:	9b01      	ldr	r3, [sp, #4]
 800adb8:	6120      	str	r0, [r4, #16]
 800adba:	b15b      	cbz	r3, 800add4 <__smakebuf_r+0x70>
 800adbc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800adc0:	4630      	mov	r0, r6
 800adc2:	f000 f81d 	bl	800ae00 <_isatty_r>
 800adc6:	b128      	cbz	r0, 800add4 <__smakebuf_r+0x70>
 800adc8:	89a3      	ldrh	r3, [r4, #12]
 800adca:	f023 0303 	bic.w	r3, r3, #3
 800adce:	f043 0301 	orr.w	r3, r3, #1
 800add2:	81a3      	strh	r3, [r4, #12]
 800add4:	89a3      	ldrh	r3, [r4, #12]
 800add6:	431d      	orrs	r5, r3
 800add8:	81a5      	strh	r5, [r4, #12]
 800adda:	e7cf      	b.n	800ad7c <__smakebuf_r+0x18>

0800addc <_fstat_r>:
 800addc:	b538      	push	{r3, r4, r5, lr}
 800adde:	4d07      	ldr	r5, [pc, #28]	; (800adfc <_fstat_r+0x20>)
 800ade0:	2300      	movs	r3, #0
 800ade2:	4604      	mov	r4, r0
 800ade4:	4608      	mov	r0, r1
 800ade6:	4611      	mov	r1, r2
 800ade8:	602b      	str	r3, [r5, #0]
 800adea:	f7f8 fd20 	bl	800382e <_fstat>
 800adee:	1c43      	adds	r3, r0, #1
 800adf0:	d102      	bne.n	800adf8 <_fstat_r+0x1c>
 800adf2:	682b      	ldr	r3, [r5, #0]
 800adf4:	b103      	cbz	r3, 800adf8 <_fstat_r+0x1c>
 800adf6:	6023      	str	r3, [r4, #0]
 800adf8:	bd38      	pop	{r3, r4, r5, pc}
 800adfa:	bf00      	nop
 800adfc:	20000c48 	.word	0x20000c48

0800ae00 <_isatty_r>:
 800ae00:	b538      	push	{r3, r4, r5, lr}
 800ae02:	4d06      	ldr	r5, [pc, #24]	; (800ae1c <_isatty_r+0x1c>)
 800ae04:	2300      	movs	r3, #0
 800ae06:	4604      	mov	r4, r0
 800ae08:	4608      	mov	r0, r1
 800ae0a:	602b      	str	r3, [r5, #0]
 800ae0c:	f7f8 fd1f 	bl	800384e <_isatty>
 800ae10:	1c43      	adds	r3, r0, #1
 800ae12:	d102      	bne.n	800ae1a <_isatty_r+0x1a>
 800ae14:	682b      	ldr	r3, [r5, #0]
 800ae16:	b103      	cbz	r3, 800ae1a <_isatty_r+0x1a>
 800ae18:	6023      	str	r3, [r4, #0]
 800ae1a:	bd38      	pop	{r3, r4, r5, pc}
 800ae1c:	20000c48 	.word	0x20000c48

0800ae20 <atan2>:
 800ae20:	f000 b802 	b.w	800ae28 <__ieee754_atan2>
 800ae24:	0000      	movs	r0, r0
	...

0800ae28 <__ieee754_atan2>:
 800ae28:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ae2c:	ec57 6b11 	vmov	r6, r7, d1
 800ae30:	4273      	negs	r3, r6
 800ae32:	f8df 817c 	ldr.w	r8, [pc, #380]	; 800afb0 <__ieee754_atan2+0x188>
 800ae36:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 800ae3a:	4333      	orrs	r3, r6
 800ae3c:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 800ae40:	4543      	cmp	r3, r8
 800ae42:	ec51 0b10 	vmov	r0, r1, d0
 800ae46:	ee11 5a10 	vmov	r5, s2
 800ae4a:	d80a      	bhi.n	800ae62 <__ieee754_atan2+0x3a>
 800ae4c:	4244      	negs	r4, r0
 800ae4e:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800ae52:	4304      	orrs	r4, r0
 800ae54:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 800ae58:	4544      	cmp	r4, r8
 800ae5a:	ee10 9a10 	vmov	r9, s0
 800ae5e:	468e      	mov	lr, r1
 800ae60:	d907      	bls.n	800ae72 <__ieee754_atan2+0x4a>
 800ae62:	4632      	mov	r2, r6
 800ae64:	463b      	mov	r3, r7
 800ae66:	f7f5 fa11 	bl	800028c <__adddf3>
 800ae6a:	ec41 0b10 	vmov	d0, r0, r1
 800ae6e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ae72:	f107 4440 	add.w	r4, r7, #3221225472	; 0xc0000000
 800ae76:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800ae7a:	4334      	orrs	r4, r6
 800ae7c:	d103      	bne.n	800ae86 <__ieee754_atan2+0x5e>
 800ae7e:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ae82:	f000 b899 	b.w	800afb8 <atan>
 800ae86:	17bc      	asrs	r4, r7, #30
 800ae88:	f004 0402 	and.w	r4, r4, #2
 800ae8c:	ea53 0909 	orrs.w	r9, r3, r9
 800ae90:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 800ae94:	d107      	bne.n	800aea6 <__ieee754_atan2+0x7e>
 800ae96:	2c02      	cmp	r4, #2
 800ae98:	d05f      	beq.n	800af5a <__ieee754_atan2+0x132>
 800ae9a:	2c03      	cmp	r4, #3
 800ae9c:	d1e5      	bne.n	800ae6a <__ieee754_atan2+0x42>
 800ae9e:	a140      	add	r1, pc, #256	; (adr r1, 800afa0 <__ieee754_atan2+0x178>)
 800aea0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800aea4:	e7e1      	b.n	800ae6a <__ieee754_atan2+0x42>
 800aea6:	4315      	orrs	r5, r2
 800aea8:	d106      	bne.n	800aeb8 <__ieee754_atan2+0x90>
 800aeaa:	f1be 0f00 	cmp.w	lr, #0
 800aeae:	da5f      	bge.n	800af70 <__ieee754_atan2+0x148>
 800aeb0:	a13d      	add	r1, pc, #244	; (adr r1, 800afa8 <__ieee754_atan2+0x180>)
 800aeb2:	e9d1 0100 	ldrd	r0, r1, [r1]
 800aeb6:	e7d8      	b.n	800ae6a <__ieee754_atan2+0x42>
 800aeb8:	4542      	cmp	r2, r8
 800aeba:	d10f      	bne.n	800aedc <__ieee754_atan2+0xb4>
 800aebc:	4293      	cmp	r3, r2
 800aebe:	f104 34ff 	add.w	r4, r4, #4294967295
 800aec2:	d107      	bne.n	800aed4 <__ieee754_atan2+0xac>
 800aec4:	2c02      	cmp	r4, #2
 800aec6:	d84c      	bhi.n	800af62 <__ieee754_atan2+0x13a>
 800aec8:	4b33      	ldr	r3, [pc, #204]	; (800af98 <__ieee754_atan2+0x170>)
 800aeca:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800aece:	e9d3 0100 	ldrd	r0, r1, [r3]
 800aed2:	e7ca      	b.n	800ae6a <__ieee754_atan2+0x42>
 800aed4:	2c02      	cmp	r4, #2
 800aed6:	d848      	bhi.n	800af6a <__ieee754_atan2+0x142>
 800aed8:	4b30      	ldr	r3, [pc, #192]	; (800af9c <__ieee754_atan2+0x174>)
 800aeda:	e7f6      	b.n	800aeca <__ieee754_atan2+0xa2>
 800aedc:	4543      	cmp	r3, r8
 800aede:	d0e4      	beq.n	800aeaa <__ieee754_atan2+0x82>
 800aee0:	1a9b      	subs	r3, r3, r2
 800aee2:	f1b3 7f74 	cmp.w	r3, #63963136	; 0x3d00000
 800aee6:	ea4f 5223 	mov.w	r2, r3, asr #20
 800aeea:	da1e      	bge.n	800af2a <__ieee754_atan2+0x102>
 800aeec:	2f00      	cmp	r7, #0
 800aeee:	da01      	bge.n	800aef4 <__ieee754_atan2+0xcc>
 800aef0:	323c      	adds	r2, #60	; 0x3c
 800aef2:	db1e      	blt.n	800af32 <__ieee754_atan2+0x10a>
 800aef4:	4632      	mov	r2, r6
 800aef6:	463b      	mov	r3, r7
 800aef8:	f7f5 fca8 	bl	800084c <__aeabi_ddiv>
 800aefc:	ec41 0b10 	vmov	d0, r0, r1
 800af00:	f000 f9fa 	bl	800b2f8 <fabs>
 800af04:	f000 f858 	bl	800afb8 <atan>
 800af08:	ec51 0b10 	vmov	r0, r1, d0
 800af0c:	2c01      	cmp	r4, #1
 800af0e:	d013      	beq.n	800af38 <__ieee754_atan2+0x110>
 800af10:	2c02      	cmp	r4, #2
 800af12:	d015      	beq.n	800af40 <__ieee754_atan2+0x118>
 800af14:	2c00      	cmp	r4, #0
 800af16:	d0a8      	beq.n	800ae6a <__ieee754_atan2+0x42>
 800af18:	a317      	add	r3, pc, #92	; (adr r3, 800af78 <__ieee754_atan2+0x150>)
 800af1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af1e:	f7f5 f9b3 	bl	8000288 <__aeabi_dsub>
 800af22:	a317      	add	r3, pc, #92	; (adr r3, 800af80 <__ieee754_atan2+0x158>)
 800af24:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af28:	e014      	b.n	800af54 <__ieee754_atan2+0x12c>
 800af2a:	a117      	add	r1, pc, #92	; (adr r1, 800af88 <__ieee754_atan2+0x160>)
 800af2c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800af30:	e7ec      	b.n	800af0c <__ieee754_atan2+0xe4>
 800af32:	2000      	movs	r0, #0
 800af34:	2100      	movs	r1, #0
 800af36:	e7e9      	b.n	800af0c <__ieee754_atan2+0xe4>
 800af38:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800af3c:	4619      	mov	r1, r3
 800af3e:	e794      	b.n	800ae6a <__ieee754_atan2+0x42>
 800af40:	a30d      	add	r3, pc, #52	; (adr r3, 800af78 <__ieee754_atan2+0x150>)
 800af42:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af46:	f7f5 f99f 	bl	8000288 <__aeabi_dsub>
 800af4a:	4602      	mov	r2, r0
 800af4c:	460b      	mov	r3, r1
 800af4e:	a10c      	add	r1, pc, #48	; (adr r1, 800af80 <__ieee754_atan2+0x158>)
 800af50:	e9d1 0100 	ldrd	r0, r1, [r1]
 800af54:	f7f5 f998 	bl	8000288 <__aeabi_dsub>
 800af58:	e787      	b.n	800ae6a <__ieee754_atan2+0x42>
 800af5a:	a109      	add	r1, pc, #36	; (adr r1, 800af80 <__ieee754_atan2+0x158>)
 800af5c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800af60:	e783      	b.n	800ae6a <__ieee754_atan2+0x42>
 800af62:	a10b      	add	r1, pc, #44	; (adr r1, 800af90 <__ieee754_atan2+0x168>)
 800af64:	e9d1 0100 	ldrd	r0, r1, [r1]
 800af68:	e77f      	b.n	800ae6a <__ieee754_atan2+0x42>
 800af6a:	2000      	movs	r0, #0
 800af6c:	2100      	movs	r1, #0
 800af6e:	e77c      	b.n	800ae6a <__ieee754_atan2+0x42>
 800af70:	a105      	add	r1, pc, #20	; (adr r1, 800af88 <__ieee754_atan2+0x160>)
 800af72:	e9d1 0100 	ldrd	r0, r1, [r1]
 800af76:	e778      	b.n	800ae6a <__ieee754_atan2+0x42>
 800af78:	33145c07 	.word	0x33145c07
 800af7c:	3ca1a626 	.word	0x3ca1a626
 800af80:	54442d18 	.word	0x54442d18
 800af84:	400921fb 	.word	0x400921fb
 800af88:	54442d18 	.word	0x54442d18
 800af8c:	3ff921fb 	.word	0x3ff921fb
 800af90:	54442d18 	.word	0x54442d18
 800af94:	3fe921fb 	.word	0x3fe921fb
 800af98:	0800c2b8 	.word	0x0800c2b8
 800af9c:	0800c2d0 	.word	0x0800c2d0
 800afa0:	54442d18 	.word	0x54442d18
 800afa4:	c00921fb 	.word	0xc00921fb
 800afa8:	54442d18 	.word	0x54442d18
 800afac:	bff921fb 	.word	0xbff921fb
 800afb0:	7ff00000 	.word	0x7ff00000
 800afb4:	00000000 	.word	0x00000000

0800afb8 <atan>:
 800afb8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800afbc:	ec55 4b10 	vmov	r4, r5, d0
 800afc0:	4bc3      	ldr	r3, [pc, #780]	; (800b2d0 <atan+0x318>)
 800afc2:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800afc6:	429e      	cmp	r6, r3
 800afc8:	46ab      	mov	fp, r5
 800afca:	dd18      	ble.n	800affe <atan+0x46>
 800afcc:	4bc1      	ldr	r3, [pc, #772]	; (800b2d4 <atan+0x31c>)
 800afce:	429e      	cmp	r6, r3
 800afd0:	dc01      	bgt.n	800afd6 <atan+0x1e>
 800afd2:	d109      	bne.n	800afe8 <atan+0x30>
 800afd4:	b144      	cbz	r4, 800afe8 <atan+0x30>
 800afd6:	4622      	mov	r2, r4
 800afd8:	462b      	mov	r3, r5
 800afda:	4620      	mov	r0, r4
 800afdc:	4629      	mov	r1, r5
 800afde:	f7f5 f955 	bl	800028c <__adddf3>
 800afe2:	4604      	mov	r4, r0
 800afe4:	460d      	mov	r5, r1
 800afe6:	e006      	b.n	800aff6 <atan+0x3e>
 800afe8:	f1bb 0f00 	cmp.w	fp, #0
 800afec:	f300 8131 	bgt.w	800b252 <atan+0x29a>
 800aff0:	a59b      	add	r5, pc, #620	; (adr r5, 800b260 <atan+0x2a8>)
 800aff2:	e9d5 4500 	ldrd	r4, r5, [r5]
 800aff6:	ec45 4b10 	vmov	d0, r4, r5
 800affa:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800affe:	4bb6      	ldr	r3, [pc, #728]	; (800b2d8 <atan+0x320>)
 800b000:	429e      	cmp	r6, r3
 800b002:	dc14      	bgt.n	800b02e <atan+0x76>
 800b004:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 800b008:	429e      	cmp	r6, r3
 800b00a:	dc0d      	bgt.n	800b028 <atan+0x70>
 800b00c:	a396      	add	r3, pc, #600	; (adr r3, 800b268 <atan+0x2b0>)
 800b00e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b012:	ee10 0a10 	vmov	r0, s0
 800b016:	4629      	mov	r1, r5
 800b018:	f7f5 f938 	bl	800028c <__adddf3>
 800b01c:	4baf      	ldr	r3, [pc, #700]	; (800b2dc <atan+0x324>)
 800b01e:	2200      	movs	r2, #0
 800b020:	f7f5 fd7a 	bl	8000b18 <__aeabi_dcmpgt>
 800b024:	2800      	cmp	r0, #0
 800b026:	d1e6      	bne.n	800aff6 <atan+0x3e>
 800b028:	f04f 3aff 	mov.w	sl, #4294967295
 800b02c:	e02b      	b.n	800b086 <atan+0xce>
 800b02e:	f000 f963 	bl	800b2f8 <fabs>
 800b032:	4bab      	ldr	r3, [pc, #684]	; (800b2e0 <atan+0x328>)
 800b034:	429e      	cmp	r6, r3
 800b036:	ec55 4b10 	vmov	r4, r5, d0
 800b03a:	f300 80bf 	bgt.w	800b1bc <atan+0x204>
 800b03e:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 800b042:	429e      	cmp	r6, r3
 800b044:	f300 80a0 	bgt.w	800b188 <atan+0x1d0>
 800b048:	ee10 2a10 	vmov	r2, s0
 800b04c:	ee10 0a10 	vmov	r0, s0
 800b050:	462b      	mov	r3, r5
 800b052:	4629      	mov	r1, r5
 800b054:	f7f5 f91a 	bl	800028c <__adddf3>
 800b058:	4ba0      	ldr	r3, [pc, #640]	; (800b2dc <atan+0x324>)
 800b05a:	2200      	movs	r2, #0
 800b05c:	f7f5 f914 	bl	8000288 <__aeabi_dsub>
 800b060:	2200      	movs	r2, #0
 800b062:	4606      	mov	r6, r0
 800b064:	460f      	mov	r7, r1
 800b066:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800b06a:	4620      	mov	r0, r4
 800b06c:	4629      	mov	r1, r5
 800b06e:	f7f5 f90d 	bl	800028c <__adddf3>
 800b072:	4602      	mov	r2, r0
 800b074:	460b      	mov	r3, r1
 800b076:	4630      	mov	r0, r6
 800b078:	4639      	mov	r1, r7
 800b07a:	f7f5 fbe7 	bl	800084c <__aeabi_ddiv>
 800b07e:	f04f 0a00 	mov.w	sl, #0
 800b082:	4604      	mov	r4, r0
 800b084:	460d      	mov	r5, r1
 800b086:	4622      	mov	r2, r4
 800b088:	462b      	mov	r3, r5
 800b08a:	4620      	mov	r0, r4
 800b08c:	4629      	mov	r1, r5
 800b08e:	f7f5 fab3 	bl	80005f8 <__aeabi_dmul>
 800b092:	4602      	mov	r2, r0
 800b094:	460b      	mov	r3, r1
 800b096:	4680      	mov	r8, r0
 800b098:	4689      	mov	r9, r1
 800b09a:	f7f5 faad 	bl	80005f8 <__aeabi_dmul>
 800b09e:	a374      	add	r3, pc, #464	; (adr r3, 800b270 <atan+0x2b8>)
 800b0a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b0a4:	4606      	mov	r6, r0
 800b0a6:	460f      	mov	r7, r1
 800b0a8:	f7f5 faa6 	bl	80005f8 <__aeabi_dmul>
 800b0ac:	a372      	add	r3, pc, #456	; (adr r3, 800b278 <atan+0x2c0>)
 800b0ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b0b2:	f7f5 f8eb 	bl	800028c <__adddf3>
 800b0b6:	4632      	mov	r2, r6
 800b0b8:	463b      	mov	r3, r7
 800b0ba:	f7f5 fa9d 	bl	80005f8 <__aeabi_dmul>
 800b0be:	a370      	add	r3, pc, #448	; (adr r3, 800b280 <atan+0x2c8>)
 800b0c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b0c4:	f7f5 f8e2 	bl	800028c <__adddf3>
 800b0c8:	4632      	mov	r2, r6
 800b0ca:	463b      	mov	r3, r7
 800b0cc:	f7f5 fa94 	bl	80005f8 <__aeabi_dmul>
 800b0d0:	a36d      	add	r3, pc, #436	; (adr r3, 800b288 <atan+0x2d0>)
 800b0d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b0d6:	f7f5 f8d9 	bl	800028c <__adddf3>
 800b0da:	4632      	mov	r2, r6
 800b0dc:	463b      	mov	r3, r7
 800b0de:	f7f5 fa8b 	bl	80005f8 <__aeabi_dmul>
 800b0e2:	a36b      	add	r3, pc, #428	; (adr r3, 800b290 <atan+0x2d8>)
 800b0e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b0e8:	f7f5 f8d0 	bl	800028c <__adddf3>
 800b0ec:	4632      	mov	r2, r6
 800b0ee:	463b      	mov	r3, r7
 800b0f0:	f7f5 fa82 	bl	80005f8 <__aeabi_dmul>
 800b0f4:	a368      	add	r3, pc, #416	; (adr r3, 800b298 <atan+0x2e0>)
 800b0f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b0fa:	f7f5 f8c7 	bl	800028c <__adddf3>
 800b0fe:	4642      	mov	r2, r8
 800b100:	464b      	mov	r3, r9
 800b102:	f7f5 fa79 	bl	80005f8 <__aeabi_dmul>
 800b106:	a366      	add	r3, pc, #408	; (adr r3, 800b2a0 <atan+0x2e8>)
 800b108:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b10c:	4680      	mov	r8, r0
 800b10e:	4689      	mov	r9, r1
 800b110:	4630      	mov	r0, r6
 800b112:	4639      	mov	r1, r7
 800b114:	f7f5 fa70 	bl	80005f8 <__aeabi_dmul>
 800b118:	a363      	add	r3, pc, #396	; (adr r3, 800b2a8 <atan+0x2f0>)
 800b11a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b11e:	f7f5 f8b3 	bl	8000288 <__aeabi_dsub>
 800b122:	4632      	mov	r2, r6
 800b124:	463b      	mov	r3, r7
 800b126:	f7f5 fa67 	bl	80005f8 <__aeabi_dmul>
 800b12a:	a361      	add	r3, pc, #388	; (adr r3, 800b2b0 <atan+0x2f8>)
 800b12c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b130:	f7f5 f8aa 	bl	8000288 <__aeabi_dsub>
 800b134:	4632      	mov	r2, r6
 800b136:	463b      	mov	r3, r7
 800b138:	f7f5 fa5e 	bl	80005f8 <__aeabi_dmul>
 800b13c:	a35e      	add	r3, pc, #376	; (adr r3, 800b2b8 <atan+0x300>)
 800b13e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b142:	f7f5 f8a1 	bl	8000288 <__aeabi_dsub>
 800b146:	4632      	mov	r2, r6
 800b148:	463b      	mov	r3, r7
 800b14a:	f7f5 fa55 	bl	80005f8 <__aeabi_dmul>
 800b14e:	a35c      	add	r3, pc, #368	; (adr r3, 800b2c0 <atan+0x308>)
 800b150:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b154:	f7f5 f898 	bl	8000288 <__aeabi_dsub>
 800b158:	4632      	mov	r2, r6
 800b15a:	463b      	mov	r3, r7
 800b15c:	f7f5 fa4c 	bl	80005f8 <__aeabi_dmul>
 800b160:	4602      	mov	r2, r0
 800b162:	460b      	mov	r3, r1
 800b164:	4640      	mov	r0, r8
 800b166:	4649      	mov	r1, r9
 800b168:	f7f5 f890 	bl	800028c <__adddf3>
 800b16c:	4622      	mov	r2, r4
 800b16e:	462b      	mov	r3, r5
 800b170:	f7f5 fa42 	bl	80005f8 <__aeabi_dmul>
 800b174:	f1ba 3fff 	cmp.w	sl, #4294967295
 800b178:	4602      	mov	r2, r0
 800b17a:	460b      	mov	r3, r1
 800b17c:	d14b      	bne.n	800b216 <atan+0x25e>
 800b17e:	4620      	mov	r0, r4
 800b180:	4629      	mov	r1, r5
 800b182:	f7f5 f881 	bl	8000288 <__aeabi_dsub>
 800b186:	e72c      	b.n	800afe2 <atan+0x2a>
 800b188:	ee10 0a10 	vmov	r0, s0
 800b18c:	4b53      	ldr	r3, [pc, #332]	; (800b2dc <atan+0x324>)
 800b18e:	2200      	movs	r2, #0
 800b190:	4629      	mov	r1, r5
 800b192:	f7f5 f879 	bl	8000288 <__aeabi_dsub>
 800b196:	4b51      	ldr	r3, [pc, #324]	; (800b2dc <atan+0x324>)
 800b198:	4606      	mov	r6, r0
 800b19a:	460f      	mov	r7, r1
 800b19c:	2200      	movs	r2, #0
 800b19e:	4620      	mov	r0, r4
 800b1a0:	4629      	mov	r1, r5
 800b1a2:	f7f5 f873 	bl	800028c <__adddf3>
 800b1a6:	4602      	mov	r2, r0
 800b1a8:	460b      	mov	r3, r1
 800b1aa:	4630      	mov	r0, r6
 800b1ac:	4639      	mov	r1, r7
 800b1ae:	f7f5 fb4d 	bl	800084c <__aeabi_ddiv>
 800b1b2:	f04f 0a01 	mov.w	sl, #1
 800b1b6:	4604      	mov	r4, r0
 800b1b8:	460d      	mov	r5, r1
 800b1ba:	e764      	b.n	800b086 <atan+0xce>
 800b1bc:	4b49      	ldr	r3, [pc, #292]	; (800b2e4 <atan+0x32c>)
 800b1be:	429e      	cmp	r6, r3
 800b1c0:	da1d      	bge.n	800b1fe <atan+0x246>
 800b1c2:	ee10 0a10 	vmov	r0, s0
 800b1c6:	4b48      	ldr	r3, [pc, #288]	; (800b2e8 <atan+0x330>)
 800b1c8:	2200      	movs	r2, #0
 800b1ca:	4629      	mov	r1, r5
 800b1cc:	f7f5 f85c 	bl	8000288 <__aeabi_dsub>
 800b1d0:	4b45      	ldr	r3, [pc, #276]	; (800b2e8 <atan+0x330>)
 800b1d2:	4606      	mov	r6, r0
 800b1d4:	460f      	mov	r7, r1
 800b1d6:	2200      	movs	r2, #0
 800b1d8:	4620      	mov	r0, r4
 800b1da:	4629      	mov	r1, r5
 800b1dc:	f7f5 fa0c 	bl	80005f8 <__aeabi_dmul>
 800b1e0:	4b3e      	ldr	r3, [pc, #248]	; (800b2dc <atan+0x324>)
 800b1e2:	2200      	movs	r2, #0
 800b1e4:	f7f5 f852 	bl	800028c <__adddf3>
 800b1e8:	4602      	mov	r2, r0
 800b1ea:	460b      	mov	r3, r1
 800b1ec:	4630      	mov	r0, r6
 800b1ee:	4639      	mov	r1, r7
 800b1f0:	f7f5 fb2c 	bl	800084c <__aeabi_ddiv>
 800b1f4:	f04f 0a02 	mov.w	sl, #2
 800b1f8:	4604      	mov	r4, r0
 800b1fa:	460d      	mov	r5, r1
 800b1fc:	e743      	b.n	800b086 <atan+0xce>
 800b1fe:	462b      	mov	r3, r5
 800b200:	ee10 2a10 	vmov	r2, s0
 800b204:	4939      	ldr	r1, [pc, #228]	; (800b2ec <atan+0x334>)
 800b206:	2000      	movs	r0, #0
 800b208:	f7f5 fb20 	bl	800084c <__aeabi_ddiv>
 800b20c:	f04f 0a03 	mov.w	sl, #3
 800b210:	4604      	mov	r4, r0
 800b212:	460d      	mov	r5, r1
 800b214:	e737      	b.n	800b086 <atan+0xce>
 800b216:	4b36      	ldr	r3, [pc, #216]	; (800b2f0 <atan+0x338>)
 800b218:	4e36      	ldr	r6, [pc, #216]	; (800b2f4 <atan+0x33c>)
 800b21a:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800b21e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b222:	f7f5 f831 	bl	8000288 <__aeabi_dsub>
 800b226:	4622      	mov	r2, r4
 800b228:	462b      	mov	r3, r5
 800b22a:	f7f5 f82d 	bl	8000288 <__aeabi_dsub>
 800b22e:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 800b232:	4602      	mov	r2, r0
 800b234:	460b      	mov	r3, r1
 800b236:	e9d6 0100 	ldrd	r0, r1, [r6]
 800b23a:	f7f5 f825 	bl	8000288 <__aeabi_dsub>
 800b23e:	f1bb 0f00 	cmp.w	fp, #0
 800b242:	4604      	mov	r4, r0
 800b244:	460d      	mov	r5, r1
 800b246:	f6bf aed6 	bge.w	800aff6 <atan+0x3e>
 800b24a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b24e:	461d      	mov	r5, r3
 800b250:	e6d1      	b.n	800aff6 <atan+0x3e>
 800b252:	a51d      	add	r5, pc, #116	; (adr r5, 800b2c8 <atan+0x310>)
 800b254:	e9d5 4500 	ldrd	r4, r5, [r5]
 800b258:	e6cd      	b.n	800aff6 <atan+0x3e>
 800b25a:	bf00      	nop
 800b25c:	f3af 8000 	nop.w
 800b260:	54442d18 	.word	0x54442d18
 800b264:	bff921fb 	.word	0xbff921fb
 800b268:	8800759c 	.word	0x8800759c
 800b26c:	7e37e43c 	.word	0x7e37e43c
 800b270:	e322da11 	.word	0xe322da11
 800b274:	3f90ad3a 	.word	0x3f90ad3a
 800b278:	24760deb 	.word	0x24760deb
 800b27c:	3fa97b4b 	.word	0x3fa97b4b
 800b280:	a0d03d51 	.word	0xa0d03d51
 800b284:	3fb10d66 	.word	0x3fb10d66
 800b288:	c54c206e 	.word	0xc54c206e
 800b28c:	3fb745cd 	.word	0x3fb745cd
 800b290:	920083ff 	.word	0x920083ff
 800b294:	3fc24924 	.word	0x3fc24924
 800b298:	5555550d 	.word	0x5555550d
 800b29c:	3fd55555 	.word	0x3fd55555
 800b2a0:	2c6a6c2f 	.word	0x2c6a6c2f
 800b2a4:	bfa2b444 	.word	0xbfa2b444
 800b2a8:	52defd9a 	.word	0x52defd9a
 800b2ac:	3fadde2d 	.word	0x3fadde2d
 800b2b0:	af749a6d 	.word	0xaf749a6d
 800b2b4:	3fb3b0f2 	.word	0x3fb3b0f2
 800b2b8:	fe231671 	.word	0xfe231671
 800b2bc:	3fbc71c6 	.word	0x3fbc71c6
 800b2c0:	9998ebc4 	.word	0x9998ebc4
 800b2c4:	3fc99999 	.word	0x3fc99999
 800b2c8:	54442d18 	.word	0x54442d18
 800b2cc:	3ff921fb 	.word	0x3ff921fb
 800b2d0:	440fffff 	.word	0x440fffff
 800b2d4:	7ff00000 	.word	0x7ff00000
 800b2d8:	3fdbffff 	.word	0x3fdbffff
 800b2dc:	3ff00000 	.word	0x3ff00000
 800b2e0:	3ff2ffff 	.word	0x3ff2ffff
 800b2e4:	40038000 	.word	0x40038000
 800b2e8:	3ff80000 	.word	0x3ff80000
 800b2ec:	bff00000 	.word	0xbff00000
 800b2f0:	0800c308 	.word	0x0800c308
 800b2f4:	0800c2e8 	.word	0x0800c2e8

0800b2f8 <fabs>:
 800b2f8:	ec51 0b10 	vmov	r0, r1, d0
 800b2fc:	ee10 2a10 	vmov	r2, s0
 800b300:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800b304:	ec43 2b10 	vmov	d0, r2, r3
 800b308:	4770      	bx	lr
	...

0800b30c <_init>:
 800b30c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b30e:	bf00      	nop
 800b310:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b312:	bc08      	pop	{r3}
 800b314:	469e      	mov	lr, r3
 800b316:	4770      	bx	lr

0800b318 <_fini>:
 800b318:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b31a:	bf00      	nop
 800b31c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b31e:	bc08      	pop	{r3}
 800b320:	469e      	mov	lr, r3
 800b322:	4770      	bx	lr
