Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Oct 10 12:24:29 2023
| Host         : PHUMIPAT-C running 64-bit major release  (build 9200)
| Command      : report_methodology -file SevenSegmentTDM_methodology_drc_routed.rpt -pb SevenSegmentTDM_methodology_drc_routed.pb -rpx SevenSegmentTDM_methodology_drc_routed.rpx
| Design       : SevenSegmentTDM
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 20
+-----------+------------------+-------------------------------+------------+
| Rule      | Severity         | Description                   | Violations |
+-----------+------------------+-------------------------------+------------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell   | 10         |
| TIMING-18 | Warning          | Missing input or output delay | 10         |
+-----------+------------------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin HEX_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin HEX_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin HEX_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin HEX_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin activating_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin activating_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Critical Warning
Non-clocked sequential cell  
The clock pin activating_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Critical Warning
Non-clocked sequential cell  
The clock pin activating_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Critical Warning
Non-clocked sequential cell  
The clock pin counter_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Critical Warning
Non-clocked sequential cell  
The clock pin counter_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on set0 relative to the rising and/or falling clock edge(s) of clock.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on set9 relative to the rising and/or falling clock edge(s) of clock.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on sw[0] relative to the rising and/or falling clock edge(s) of clock.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on sw[1] relative to the rising and/or falling clock edge(s) of clock.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on sw[2] relative to the rising and/or falling clock edge(s) of clock.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on sw[3] relative to the rising and/or falling clock edge(s) of clock.
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on sw[4] relative to the rising and/or falling clock edge(s) of clock.
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on sw[5] relative to the rising and/or falling clock edge(s) of clock.
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on sw[6] relative to the rising and/or falling clock edge(s) of clock.
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on sw[7] relative to the rising and/or falling clock edge(s) of clock.
Related violations: <none>


