###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        24015   # Number of WRITE/WRITEP commands
num_reads_done                 =       689053   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       538350   # Number of read row buffer hits
num_read_cmds                  =       689049   # Number of READ/READP commands
num_writes_done                =        24022   # Number of read requests issued
num_write_row_hits             =        13628   # Number of write row buffer hits
num_act_cmds                   =       161627   # Number of ACT commands
num_pre_cmds                   =       161599   # Number of PRE commands
num_ondemand_pres              =       139561   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9294422   # Cyles of rank active rank.0
rank_active_cycles.1           =      8968193   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       705578   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1031807   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       663734   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         8569   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4424   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         7527   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         4235   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          891   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          914   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1436   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2842   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1677   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        16826   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            5   # Write cmd latency (cycles)
write_latency[40-59]           =            7   # Write cmd latency (cycles)
write_latency[60-79]           =           28   # Write cmd latency (cycles)
write_latency[80-99]           =           39   # Write cmd latency (cycles)
write_latency[100-119]         =           53   # Write cmd latency (cycles)
write_latency[120-139]         =           81   # Write cmd latency (cycles)
write_latency[140-159]         =          127   # Write cmd latency (cycles)
write_latency[160-179]         =          203   # Write cmd latency (cycles)
write_latency[180-199]         =          329   # Write cmd latency (cycles)
write_latency[200-]            =        23143   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            4   # Read request latency (cycles)
read_latency[20-39]            =       247603   # Read request latency (cycles)
read_latency[40-59]            =        90407   # Read request latency (cycles)
read_latency[60-79]            =        85168   # Read request latency (cycles)
read_latency[80-99]            =        42112   # Read request latency (cycles)
read_latency[100-119]          =        33275   # Read request latency (cycles)
read_latency[120-139]          =        31892   # Read request latency (cycles)
read_latency[140-159]          =        21706   # Read request latency (cycles)
read_latency[160-179]          =        17322   # Read request latency (cycles)
read_latency[180-199]          =        13810   # Read request latency (cycles)
read_latency[200-]             =       105754   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.19883e+08   # Write energy
read_energy                    =  2.77825e+09   # Read energy
act_energy                     =  4.42211e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.38677e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.95267e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.79972e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.59615e+09   # Active standby energy rank.1
average_read_latency           =      119.505   # Average read request latency (cycles)
average_interarrival           =      14.0232   # Average request interarrival latency (cycles)
total_energy                   =  1.62748e+10   # Total energy (pJ)
average_power                  =      1627.48   # Average power (mW)
average_bandwidth              =      6.08491   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        21633   # Number of WRITE/WRITEP commands
num_reads_done                 =       690108   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       565995   # Number of read row buffer hits
num_read_cmds                  =       690107   # Number of READ/READP commands
num_writes_done                =        21633   # Number of read requests issued
num_write_row_hits             =        12545   # Number of write row buffer hits
num_act_cmds                   =       133645   # Number of ACT commands
num_pre_cmds                   =       133617   # Number of PRE commands
num_ondemand_pres              =       112245   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9111388   # Cyles of rank active rank.0
rank_active_cycles.1           =      9068009   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       888612   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       931991   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       661832   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         8764   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4603   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         7700   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         4114   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          978   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          925   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1499   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2865   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1618   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        16843   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            3   # Write cmd latency (cycles)
write_latency[60-79]           =           27   # Write cmd latency (cycles)
write_latency[80-99]           =           56   # Write cmd latency (cycles)
write_latency[100-119]         =           82   # Write cmd latency (cycles)
write_latency[120-139]         =          113   # Write cmd latency (cycles)
write_latency[140-159]         =          151   # Write cmd latency (cycles)
write_latency[160-179]         =          229   # Write cmd latency (cycles)
write_latency[180-199]         =          347   # Write cmd latency (cycles)
write_latency[200-]            =        20625   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       273700   # Read request latency (cycles)
read_latency[40-59]            =        98404   # Read request latency (cycles)
read_latency[60-79]            =        82567   # Read request latency (cycles)
read_latency[80-99]            =        40559   # Read request latency (cycles)
read_latency[100-119]          =        31127   # Read request latency (cycles)
read_latency[120-139]          =        27704   # Read request latency (cycles)
read_latency[140-159]          =        19219   # Read request latency (cycles)
read_latency[160-179]          =        15083   # Read request latency (cycles)
read_latency[180-199]          =        12431   # Read request latency (cycles)
read_latency[200-]             =        89313   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.07992e+08   # Write energy
read_energy                    =  2.78251e+09   # Read energy
act_energy                     =  3.65653e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  4.26534e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.47356e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.68551e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.65844e+09   # Active standby energy rank.1
average_read_latency           =      106.183   # Average read request latency (cycles)
average_interarrival           =      14.0495   # Average request interarrival latency (cycles)
total_energy                   =  1.61786e+10   # Total energy (pJ)
average_power                  =      1617.86   # Average power (mW)
average_bandwidth              =      6.07352   # Average bandwidth
