

================================================================
== Vitis HLS Report for 'Loop_1_proc1_Pipeline_1'
================================================================
* Date:           Wed Apr 12 06:48:24 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        LabB
* Solution:       solution3 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.983 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      258|      258|  2.580 us|  2.580 us|  258|  258|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      256|      256|         1|          1|          1|   256|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     25|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     27|    -|
|Register         |        -|    -|      11|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      11|     52|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |empty_33_fu_332_p2         |         +|   0|  0|  14|           9|           1|
    |exitcond364_i_i_fu_326_p2  |      icmp|   0|  0|  11|           9|          10|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  25|          18|          11|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_sig_allocacmp_p_load  |   9|          2|    9|         18|
    |empty_fu_90              |   9|          2|    9|         18|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  27|          6|   19|         38|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    |empty_fu_90  |  9|   0|    9|          0|
    +-------------+---+----+-----+-----------+
    |Total        | 11|   0|   11|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+-------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+----------------+-----+-----+------------+-------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  Loop_1_proc1_Pipeline_1|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  Loop_1_proc1_Pipeline_1|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  Loop_1_proc1_Pipeline_1|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  Loop_1_proc1_Pipeline_1|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  Loop_1_proc1_Pipeline_1|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  Loop_1_proc1_Pipeline_1|  return value|
|AB_address0     |  out|    4|   ap_memory|                       AB|         array|
|AB_ce0          |  out|    1|   ap_memory|                       AB|         array|
|AB_we0          |  out|    1|   ap_memory|                       AB|         array|
|AB_d0           |  out|   32|   ap_memory|                       AB|         array|
|AB_1_address0   |  out|    4|   ap_memory|                     AB_1|         array|
|AB_1_ce0        |  out|    1|   ap_memory|                     AB_1|         array|
|AB_1_we0        |  out|    1|   ap_memory|                     AB_1|         array|
|AB_1_d0         |  out|   32|   ap_memory|                     AB_1|         array|
|AB_2_address0   |  out|    4|   ap_memory|                     AB_2|         array|
|AB_2_ce0        |  out|    1|   ap_memory|                     AB_2|         array|
|AB_2_we0        |  out|    1|   ap_memory|                     AB_2|         array|
|AB_2_d0         |  out|   32|   ap_memory|                     AB_2|         array|
|AB_3_address0   |  out|    4|   ap_memory|                     AB_3|         array|
|AB_3_ce0        |  out|    1|   ap_memory|                     AB_3|         array|
|AB_3_we0        |  out|    1|   ap_memory|                     AB_3|         array|
|AB_3_d0         |  out|   32|   ap_memory|                     AB_3|         array|
|AB_4_address0   |  out|    4|   ap_memory|                     AB_4|         array|
|AB_4_ce0        |  out|    1|   ap_memory|                     AB_4|         array|
|AB_4_we0        |  out|    1|   ap_memory|                     AB_4|         array|
|AB_4_d0         |  out|   32|   ap_memory|                     AB_4|         array|
|AB_5_address0   |  out|    4|   ap_memory|                     AB_5|         array|
|AB_5_ce0        |  out|    1|   ap_memory|                     AB_5|         array|
|AB_5_we0        |  out|    1|   ap_memory|                     AB_5|         array|
|AB_5_d0         |  out|   32|   ap_memory|                     AB_5|         array|
|AB_6_address0   |  out|    4|   ap_memory|                     AB_6|         array|
|AB_6_ce0        |  out|    1|   ap_memory|                     AB_6|         array|
|AB_6_we0        |  out|    1|   ap_memory|                     AB_6|         array|
|AB_6_d0         |  out|   32|   ap_memory|                     AB_6|         array|
|AB_7_address0   |  out|    4|   ap_memory|                     AB_7|         array|
|AB_7_ce0        |  out|    1|   ap_memory|                     AB_7|         array|
|AB_7_we0        |  out|    1|   ap_memory|                     AB_7|         array|
|AB_7_d0         |  out|   32|   ap_memory|                     AB_7|         array|
|AB_8_address0   |  out|    4|   ap_memory|                     AB_8|         array|
|AB_8_ce0        |  out|    1|   ap_memory|                     AB_8|         array|
|AB_8_we0        |  out|    1|   ap_memory|                     AB_8|         array|
|AB_8_d0         |  out|   32|   ap_memory|                     AB_8|         array|
|AB_9_address0   |  out|    4|   ap_memory|                     AB_9|         array|
|AB_9_ce0        |  out|    1|   ap_memory|                     AB_9|         array|
|AB_9_we0        |  out|    1|   ap_memory|                     AB_9|         array|
|AB_9_d0         |  out|   32|   ap_memory|                     AB_9|         array|
|AB_10_address0  |  out|    4|   ap_memory|                    AB_10|         array|
|AB_10_ce0       |  out|    1|   ap_memory|                    AB_10|         array|
|AB_10_we0       |  out|    1|   ap_memory|                    AB_10|         array|
|AB_10_d0        |  out|   32|   ap_memory|                    AB_10|         array|
|AB_11_address0  |  out|    4|   ap_memory|                    AB_11|         array|
|AB_11_ce0       |  out|    1|   ap_memory|                    AB_11|         array|
|AB_11_we0       |  out|    1|   ap_memory|                    AB_11|         array|
|AB_11_d0        |  out|   32|   ap_memory|                    AB_11|         array|
|AB_12_address0  |  out|    4|   ap_memory|                    AB_12|         array|
|AB_12_ce0       |  out|    1|   ap_memory|                    AB_12|         array|
|AB_12_we0       |  out|    1|   ap_memory|                    AB_12|         array|
|AB_12_d0        |  out|   32|   ap_memory|                    AB_12|         array|
|AB_13_address0  |  out|    4|   ap_memory|                    AB_13|         array|
|AB_13_ce0       |  out|    1|   ap_memory|                    AB_13|         array|
|AB_13_we0       |  out|    1|   ap_memory|                    AB_13|         array|
|AB_13_d0        |  out|   32|   ap_memory|                    AB_13|         array|
|AB_14_address0  |  out|    4|   ap_memory|                    AB_14|         array|
|AB_14_ce0       |  out|    1|   ap_memory|                    AB_14|         array|
|AB_14_we0       |  out|    1|   ap_memory|                    AB_14|         array|
|AB_14_d0        |  out|   32|   ap_memory|                    AB_14|         array|
|AB_15_address0  |  out|    4|   ap_memory|                    AB_15|         array|
|AB_15_ce0       |  out|    1|   ap_memory|                    AB_15|         array|
|AB_15_we0       |  out|    1|   ap_memory|                    AB_15|         array|
|AB_15_d0        |  out|   32|   ap_memory|                    AB_15|         array|
+----------------+-----+-----+------------+-------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.98>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 4 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (1.58ns)   --->   "%store_ln0 = store i9 0, i9 %empty"   --->   Operation 5 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.i.i"   --->   Operation 6 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_load = load i9 %empty"   --->   Operation 7 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 8 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.66ns)   --->   "%exitcond364_i_i = icmp_eq  i9 %p_load, i9 256"   --->   Operation 9 'icmp' 'exitcond364_i_i' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%empty_32 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256"   --->   Operation 10 'speclooptripcount' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.82ns)   --->   "%empty_33 = add i9 %p_load, i9 1"   --->   Operation 11 'add' 'empty_33' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond364_i_i, void %memset.loop.split.i.i, void %blockmatmul_memset.loop.i.exit.exitStub"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_s = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %p_load, i32 4, i32 7"   --->   Operation 13 'partselect' 'tmp_s' <Predicate = (!exitcond364_i_i)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_cast53 = zext i4 %tmp_s"   --->   Operation 14 'zext' 'p_cast53' <Predicate = (!exitcond364_i_i)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%AB_addr = getelementptr i32 %AB, i64 0, i64 %p_cast53"   --->   Operation 15 'getelementptr' 'AB_addr' <Predicate = (!exitcond364_i_i)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%AB_1_addr = getelementptr i32 %AB_1, i64 0, i64 %p_cast53"   --->   Operation 16 'getelementptr' 'AB_1_addr' <Predicate = (!exitcond364_i_i)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%AB_2_addr = getelementptr i32 %AB_2, i64 0, i64 %p_cast53"   --->   Operation 17 'getelementptr' 'AB_2_addr' <Predicate = (!exitcond364_i_i)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%AB_3_addr = getelementptr i32 %AB_3, i64 0, i64 %p_cast53"   --->   Operation 18 'getelementptr' 'AB_3_addr' <Predicate = (!exitcond364_i_i)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%AB_4_addr = getelementptr i32 %AB_4, i64 0, i64 %p_cast53"   --->   Operation 19 'getelementptr' 'AB_4_addr' <Predicate = (!exitcond364_i_i)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%AB_5_addr = getelementptr i32 %AB_5, i64 0, i64 %p_cast53"   --->   Operation 20 'getelementptr' 'AB_5_addr' <Predicate = (!exitcond364_i_i)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%AB_6_addr = getelementptr i32 %AB_6, i64 0, i64 %p_cast53"   --->   Operation 21 'getelementptr' 'AB_6_addr' <Predicate = (!exitcond364_i_i)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%AB_7_addr = getelementptr i32 %AB_7, i64 0, i64 %p_cast53"   --->   Operation 22 'getelementptr' 'AB_7_addr' <Predicate = (!exitcond364_i_i)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%AB_8_addr = getelementptr i32 %AB_8, i64 0, i64 %p_cast53"   --->   Operation 23 'getelementptr' 'AB_8_addr' <Predicate = (!exitcond364_i_i)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%AB_9_addr = getelementptr i32 %AB_9, i64 0, i64 %p_cast53"   --->   Operation 24 'getelementptr' 'AB_9_addr' <Predicate = (!exitcond364_i_i)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%AB_10_addr = getelementptr i32 %AB_10, i64 0, i64 %p_cast53"   --->   Operation 25 'getelementptr' 'AB_10_addr' <Predicate = (!exitcond364_i_i)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%AB_11_addr = getelementptr i32 %AB_11, i64 0, i64 %p_cast53"   --->   Operation 26 'getelementptr' 'AB_11_addr' <Predicate = (!exitcond364_i_i)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%AB_12_addr = getelementptr i32 %AB_12, i64 0, i64 %p_cast53"   --->   Operation 27 'getelementptr' 'AB_12_addr' <Predicate = (!exitcond364_i_i)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%AB_13_addr = getelementptr i32 %AB_13, i64 0, i64 %p_cast53"   --->   Operation 28 'getelementptr' 'AB_13_addr' <Predicate = (!exitcond364_i_i)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%AB_14_addr = getelementptr i32 %AB_14, i64 0, i64 %p_cast53"   --->   Operation 29 'getelementptr' 'AB_14_addr' <Predicate = (!exitcond364_i_i)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%AB_15_addr = getelementptr i32 %AB_15, i64 0, i64 %p_cast53"   --->   Operation 30 'getelementptr' 'AB_15_addr' <Predicate = (!exitcond364_i_i)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%empty_34 = trunc i9 %p_load"   --->   Operation 31 'trunc' 'empty_34' <Predicate = (!exitcond364_i_i)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.95ns)   --->   "%switch_ln0 = switch i4 %empty_34, void %.case.15.i.i, i4 0, void %.case.0.i.i, i4 1, void %.case.1.i.i, i4 2, void %.case.2.i.i, i4 3, void %.case.3.i.i, i4 4, void %.case.4.i.i, i4 5, void %.case.5.i.i, i4 6, void %.case.6.i.i, i4 7, void %.case.7.i.i, i4 8, void %.case.8.i.i, i4 9, void %.case.9.i.i, i4 10, void %.case.10.i.i, i4 11, void %.case.11.i.i, i4 12, void %.case.12.i.i, i4 13, void %.case.13.i.i, i4 14, void %.case.14.i.i"   --->   Operation 32 'switch' 'switch_ln0' <Predicate = (!exitcond364_i_i)> <Delay = 0.95>
ST_1 : Operation 33 [1/1] (2.32ns)   --->   "%store_ln0 = store i32 0, i4 %AB_14_addr"   --->   Operation 33 'store' 'store_ln0' <Predicate = (!exitcond364_i_i & empty_34 == 14)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit.i.i"   --->   Operation 34 'br' 'br_ln0' <Predicate = (!exitcond364_i_i & empty_34 == 14)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (2.32ns)   --->   "%store_ln0 = store i32 0, i4 %AB_13_addr"   --->   Operation 35 'store' 'store_ln0' <Predicate = (!exitcond364_i_i & empty_34 == 13)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit.i.i"   --->   Operation 36 'br' 'br_ln0' <Predicate = (!exitcond364_i_i & empty_34 == 13)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (2.32ns)   --->   "%store_ln0 = store i32 0, i4 %AB_12_addr"   --->   Operation 37 'store' 'store_ln0' <Predicate = (!exitcond364_i_i & empty_34 == 12)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit.i.i"   --->   Operation 38 'br' 'br_ln0' <Predicate = (!exitcond364_i_i & empty_34 == 12)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (2.32ns)   --->   "%store_ln0 = store i32 0, i4 %AB_11_addr"   --->   Operation 39 'store' 'store_ln0' <Predicate = (!exitcond364_i_i & empty_34 == 11)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit.i.i"   --->   Operation 40 'br' 'br_ln0' <Predicate = (!exitcond364_i_i & empty_34 == 11)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (2.32ns)   --->   "%store_ln0 = store i32 0, i4 %AB_10_addr"   --->   Operation 41 'store' 'store_ln0' <Predicate = (!exitcond364_i_i & empty_34 == 10)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit.i.i"   --->   Operation 42 'br' 'br_ln0' <Predicate = (!exitcond364_i_i & empty_34 == 10)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (2.32ns)   --->   "%store_ln0 = store i32 0, i4 %AB_9_addr"   --->   Operation 43 'store' 'store_ln0' <Predicate = (!exitcond364_i_i & empty_34 == 9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit.i.i"   --->   Operation 44 'br' 'br_ln0' <Predicate = (!exitcond364_i_i & empty_34 == 9)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (2.32ns)   --->   "%store_ln0 = store i32 0, i4 %AB_8_addr"   --->   Operation 45 'store' 'store_ln0' <Predicate = (!exitcond364_i_i & empty_34 == 8)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit.i.i"   --->   Operation 46 'br' 'br_ln0' <Predicate = (!exitcond364_i_i & empty_34 == 8)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (2.32ns)   --->   "%store_ln0 = store i32 0, i4 %AB_7_addr"   --->   Operation 47 'store' 'store_ln0' <Predicate = (!exitcond364_i_i & empty_34 == 7)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit.i.i"   --->   Operation 48 'br' 'br_ln0' <Predicate = (!exitcond364_i_i & empty_34 == 7)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (2.32ns)   --->   "%store_ln0 = store i32 0, i4 %AB_6_addr"   --->   Operation 49 'store' 'store_ln0' <Predicate = (!exitcond364_i_i & empty_34 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit.i.i"   --->   Operation 50 'br' 'br_ln0' <Predicate = (!exitcond364_i_i & empty_34 == 6)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (2.32ns)   --->   "%store_ln0 = store i32 0, i4 %AB_5_addr"   --->   Operation 51 'store' 'store_ln0' <Predicate = (!exitcond364_i_i & empty_34 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit.i.i"   --->   Operation 52 'br' 'br_ln0' <Predicate = (!exitcond364_i_i & empty_34 == 5)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (2.32ns)   --->   "%store_ln0 = store i32 0, i4 %AB_4_addr"   --->   Operation 53 'store' 'store_ln0' <Predicate = (!exitcond364_i_i & empty_34 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit.i.i"   --->   Operation 54 'br' 'br_ln0' <Predicate = (!exitcond364_i_i & empty_34 == 4)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (2.32ns)   --->   "%store_ln0 = store i32 0, i4 %AB_3_addr"   --->   Operation 55 'store' 'store_ln0' <Predicate = (!exitcond364_i_i & empty_34 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit.i.i"   --->   Operation 56 'br' 'br_ln0' <Predicate = (!exitcond364_i_i & empty_34 == 3)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (2.32ns)   --->   "%store_ln0 = store i32 0, i4 %AB_2_addr"   --->   Operation 57 'store' 'store_ln0' <Predicate = (!exitcond364_i_i & empty_34 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit.i.i"   --->   Operation 58 'br' 'br_ln0' <Predicate = (!exitcond364_i_i & empty_34 == 2)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (2.32ns)   --->   "%store_ln0 = store i32 0, i4 %AB_1_addr"   --->   Operation 59 'store' 'store_ln0' <Predicate = (!exitcond364_i_i & empty_34 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit.i.i"   --->   Operation 60 'br' 'br_ln0' <Predicate = (!exitcond364_i_i & empty_34 == 1)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (2.32ns)   --->   "%store_ln0 = store i32 0, i4 %AB_addr"   --->   Operation 61 'store' 'store_ln0' <Predicate = (!exitcond364_i_i & empty_34 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit.i.i"   --->   Operation 62 'br' 'br_ln0' <Predicate = (!exitcond364_i_i & empty_34 == 0)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (2.32ns)   --->   "%store_ln0 = store i32 0, i4 %AB_15_addr"   --->   Operation 63 'store' 'store_ln0' <Predicate = (!exitcond364_i_i & empty_34 == 15)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit.i.i"   --->   Operation 64 'br' 'br_ln0' <Predicate = (!exitcond364_i_i & empty_34 == 15)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (1.58ns)   --->   "%store_ln0 = store i9 %empty_33, i9 %empty"   --->   Operation 65 'store' 'store_ln0' <Predicate = (!exitcond364_i_i)> <Delay = 1.58>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.i.i"   --->   Operation 66 'br' 'br_ln0' <Predicate = (!exitcond364_i_i)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 67 'ret' 'ret_ln0' <Predicate = (exitcond364_i_i)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ AB]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ AB_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ AB_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ AB_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ AB_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ AB_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ AB_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ AB_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ AB_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ AB_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ AB_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ AB_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ AB_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ AB_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ AB_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ AB_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty            (alloca           ) [ 01]
store_ln0        (store            ) [ 00]
br_ln0           (br               ) [ 00]
p_load           (load             ) [ 00]
specpipeline_ln0 (specpipeline     ) [ 00]
exitcond364_i_i  (icmp             ) [ 01]
empty_32         (speclooptripcount) [ 00]
empty_33         (add              ) [ 00]
br_ln0           (br               ) [ 00]
tmp_s            (partselect       ) [ 00]
p_cast53         (zext             ) [ 00]
AB_addr          (getelementptr    ) [ 00]
AB_1_addr        (getelementptr    ) [ 00]
AB_2_addr        (getelementptr    ) [ 00]
AB_3_addr        (getelementptr    ) [ 00]
AB_4_addr        (getelementptr    ) [ 00]
AB_5_addr        (getelementptr    ) [ 00]
AB_6_addr        (getelementptr    ) [ 00]
AB_7_addr        (getelementptr    ) [ 00]
AB_8_addr        (getelementptr    ) [ 00]
AB_9_addr        (getelementptr    ) [ 00]
AB_10_addr       (getelementptr    ) [ 00]
AB_11_addr       (getelementptr    ) [ 00]
AB_12_addr       (getelementptr    ) [ 00]
AB_13_addr       (getelementptr    ) [ 00]
AB_14_addr       (getelementptr    ) [ 00]
AB_15_addr       (getelementptr    ) [ 00]
empty_34         (trunc            ) [ 01]
switch_ln0       (switch           ) [ 00]
store_ln0        (store            ) [ 00]
br_ln0           (br               ) [ 00]
store_ln0        (store            ) [ 00]
br_ln0           (br               ) [ 00]
store_ln0        (store            ) [ 00]
br_ln0           (br               ) [ 00]
store_ln0        (store            ) [ 00]
br_ln0           (br               ) [ 00]
store_ln0        (store            ) [ 00]
br_ln0           (br               ) [ 00]
store_ln0        (store            ) [ 00]
br_ln0           (br               ) [ 00]
store_ln0        (store            ) [ 00]
br_ln0           (br               ) [ 00]
store_ln0        (store            ) [ 00]
br_ln0           (br               ) [ 00]
store_ln0        (store            ) [ 00]
br_ln0           (br               ) [ 00]
store_ln0        (store            ) [ 00]
br_ln0           (br               ) [ 00]
store_ln0        (store            ) [ 00]
br_ln0           (br               ) [ 00]
store_ln0        (store            ) [ 00]
br_ln0           (br               ) [ 00]
store_ln0        (store            ) [ 00]
br_ln0           (br               ) [ 00]
store_ln0        (store            ) [ 00]
br_ln0           (br               ) [ 00]
store_ln0        (store            ) [ 00]
br_ln0           (br               ) [ 00]
store_ln0        (store            ) [ 00]
br_ln0           (br               ) [ 00]
store_ln0        (store            ) [ 00]
br_ln0           (br               ) [ 00]
ret_ln0          (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="AB">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AB"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="AB_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AB_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="AB_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AB_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="AB_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AB_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="AB_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AB_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="AB_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AB_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="AB_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AB_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="AB_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AB_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="AB_8">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AB_8"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="AB_9">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AB_9"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="AB_10">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AB_10"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="AB_11">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AB_11"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="AB_12">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AB_12"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="AB_13">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AB_13"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="AB_14">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AB_14"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="AB_15">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AB_15"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="empty_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="AB_addr_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="4" slack="0"/>
<pin id="98" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="AB_addr/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="AB_1_addr_gep_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="32" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="0" index="2" bw="4" slack="0"/>
<pin id="105" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="AB_1_addr/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="AB_2_addr_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="4" slack="0"/>
<pin id="112" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="AB_2_addr/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="AB_3_addr_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="4" slack="0"/>
<pin id="119" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="AB_3_addr/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="AB_4_addr_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="4" slack="0"/>
<pin id="126" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="AB_4_addr/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="AB_5_addr_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="4" slack="0"/>
<pin id="133" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="AB_5_addr/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="AB_6_addr_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="4" slack="0"/>
<pin id="140" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="AB_6_addr/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="AB_7_addr_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="4" slack="0"/>
<pin id="147" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="AB_7_addr/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="AB_8_addr_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="4" slack="0"/>
<pin id="154" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="AB_8_addr/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="AB_9_addr_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="4" slack="0"/>
<pin id="161" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="AB_9_addr/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="AB_10_addr_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="4" slack="0"/>
<pin id="168" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="AB_10_addr/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="AB_11_addr_gep_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="0" index="2" bw="4" slack="0"/>
<pin id="175" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="AB_11_addr/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="AB_12_addr_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="4" slack="0"/>
<pin id="182" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="AB_12_addr/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="AB_13_addr_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="4" slack="0"/>
<pin id="189" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="AB_13_addr/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="AB_14_addr_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="4" slack="0"/>
<pin id="196" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="AB_14_addr/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="AB_15_addr_gep_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="0" index="2" bw="4" slack="0"/>
<pin id="203" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="AB_15_addr/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="store_ln0_access_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="4" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="0"/>
<pin id="209" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="210" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="store_ln0_access_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="4" slack="0"/>
<pin id="215" dir="0" index="1" bw="32" slack="0"/>
<pin id="216" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="217" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="store_ln0_access_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="4" slack="0"/>
<pin id="222" dir="0" index="1" bw="32" slack="0"/>
<pin id="223" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="224" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="store_ln0_access_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="4" slack="0"/>
<pin id="229" dir="0" index="1" bw="32" slack="0"/>
<pin id="230" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="231" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="store_ln0_access_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="4" slack="0"/>
<pin id="236" dir="0" index="1" bw="32" slack="0"/>
<pin id="237" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="238" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="store_ln0_access_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="4" slack="0"/>
<pin id="243" dir="0" index="1" bw="32" slack="0"/>
<pin id="244" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="245" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="store_ln0_access_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="4" slack="0"/>
<pin id="250" dir="0" index="1" bw="32" slack="0"/>
<pin id="251" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="252" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="store_ln0_access_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="4" slack="0"/>
<pin id="257" dir="0" index="1" bw="32" slack="0"/>
<pin id="258" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="259" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="store_ln0_access_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="4" slack="0"/>
<pin id="264" dir="0" index="1" bw="32" slack="0"/>
<pin id="265" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="266" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="store_ln0_access_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="4" slack="0"/>
<pin id="271" dir="0" index="1" bw="32" slack="0"/>
<pin id="272" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="273" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="store_ln0_access_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="4" slack="0"/>
<pin id="278" dir="0" index="1" bw="32" slack="0"/>
<pin id="279" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="280" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="283" class="1004" name="store_ln0_access_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="4" slack="0"/>
<pin id="285" dir="0" index="1" bw="32" slack="0"/>
<pin id="286" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="287" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="store_ln0_access_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="4" slack="0"/>
<pin id="292" dir="0" index="1" bw="32" slack="0"/>
<pin id="293" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="294" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="297" class="1004" name="store_ln0_access_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="4" slack="0"/>
<pin id="299" dir="0" index="1" bw="32" slack="0"/>
<pin id="300" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="301" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="store_ln0_access_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="4" slack="0"/>
<pin id="306" dir="0" index="1" bw="32" slack="0"/>
<pin id="307" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="308" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="311" class="1004" name="store_ln0_access_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="4" slack="0"/>
<pin id="313" dir="0" index="1" bw="32" slack="0"/>
<pin id="314" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="315" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="store_ln0_store_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="0"/>
<pin id="320" dir="0" index="1" bw="9" slack="0"/>
<pin id="321" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="323" class="1004" name="p_load_load_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="9" slack="0"/>
<pin id="325" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="exitcond364_i_i_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="9" slack="0"/>
<pin id="328" dir="0" index="1" bw="9" slack="0"/>
<pin id="329" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond364_i_i/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="empty_33_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="9" slack="0"/>
<pin id="334" dir="0" index="1" bw="1" slack="0"/>
<pin id="335" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_33/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="tmp_s_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="4" slack="0"/>
<pin id="340" dir="0" index="1" bw="9" slack="0"/>
<pin id="341" dir="0" index="2" bw="4" slack="0"/>
<pin id="342" dir="0" index="3" bw="4" slack="0"/>
<pin id="343" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="p_cast53_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="4" slack="0"/>
<pin id="350" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast53/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="empty_34_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="9" slack="0"/>
<pin id="370" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_34/1 "/>
</bind>
</comp>

<comp id="372" class="1004" name="store_ln0_store_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="9" slack="0"/>
<pin id="374" dir="0" index="1" bw="9" slack="0"/>
<pin id="375" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="377" class="1005" name="empty_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="9" slack="0"/>
<pin id="379" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="93"><net_src comp="32" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="99"><net_src comp="0" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="58" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="2" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="58" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="113"><net_src comp="4" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="58" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="6" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="58" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="127"><net_src comp="8" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="58" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="134"><net_src comp="10" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="58" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="141"><net_src comp="12" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="58" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="14" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="58" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="155"><net_src comp="16" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="58" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="162"><net_src comp="18" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="58" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="169"><net_src comp="20" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="58" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="176"><net_src comp="22" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="58" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="183"><net_src comp="24" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="58" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="190"><net_src comp="26" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="58" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="197"><net_src comp="28" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="58" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="204"><net_src comp="30" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="58" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="211"><net_src comp="40" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="212"><net_src comp="192" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="218"><net_src comp="40" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="219"><net_src comp="185" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="225"><net_src comp="40" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="226"><net_src comp="178" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="232"><net_src comp="40" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="233"><net_src comp="171" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="239"><net_src comp="40" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="240"><net_src comp="164" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="246"><net_src comp="40" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="247"><net_src comp="157" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="253"><net_src comp="40" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="254"><net_src comp="150" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="260"><net_src comp="40" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="261"><net_src comp="143" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="267"><net_src comp="40" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="268"><net_src comp="136" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="274"><net_src comp="40" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="275"><net_src comp="129" pin="3"/><net_sink comp="269" pin=0"/></net>

<net id="281"><net_src comp="40" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="282"><net_src comp="122" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="288"><net_src comp="40" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="289"><net_src comp="115" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="295"><net_src comp="40" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="296"><net_src comp="108" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="302"><net_src comp="40" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="303"><net_src comp="101" pin="3"/><net_sink comp="297" pin=0"/></net>

<net id="309"><net_src comp="40" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="310"><net_src comp="94" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="316"><net_src comp="40" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="317"><net_src comp="199" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="322"><net_src comp="34" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="330"><net_src comp="323" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="44" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="336"><net_src comp="323" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="50" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="344"><net_src comp="52" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="345"><net_src comp="323" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="346"><net_src comp="54" pin="0"/><net_sink comp="338" pin=2"/></net>

<net id="347"><net_src comp="56" pin="0"/><net_sink comp="338" pin=3"/></net>

<net id="351"><net_src comp="338" pin="4"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="353"><net_src comp="348" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="354"><net_src comp="348" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="355"><net_src comp="348" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="356"><net_src comp="348" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="357"><net_src comp="348" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="358"><net_src comp="348" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="359"><net_src comp="348" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="360"><net_src comp="348" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="361"><net_src comp="348" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="362"><net_src comp="348" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="363"><net_src comp="348" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="364"><net_src comp="348" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="365"><net_src comp="348" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="366"><net_src comp="348" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="367"><net_src comp="348" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="371"><net_src comp="323" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="376"><net_src comp="332" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="380"><net_src comp="90" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="382"><net_src comp="377" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="383"><net_src comp="377" pin="1"/><net_sink comp="372" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: AB | {1 }
	Port: AB_1 | {1 }
	Port: AB_2 | {1 }
	Port: AB_3 | {1 }
	Port: AB_4 | {1 }
	Port: AB_5 | {1 }
	Port: AB_6 | {1 }
	Port: AB_7 | {1 }
	Port: AB_8 | {1 }
	Port: AB_9 | {1 }
	Port: AB_10 | {1 }
	Port: AB_11 | {1 }
	Port: AB_12 | {1 }
	Port: AB_13 | {1 }
	Port: AB_14 | {1 }
	Port: AB_15 | {1 }
 - Input state : 
	Port: Loop_1_proc1_Pipeline_1 : AB | {}
	Port: Loop_1_proc1_Pipeline_1 : AB_1 | {}
	Port: Loop_1_proc1_Pipeline_1 : AB_2 | {}
	Port: Loop_1_proc1_Pipeline_1 : AB_3 | {}
	Port: Loop_1_proc1_Pipeline_1 : AB_4 | {}
	Port: Loop_1_proc1_Pipeline_1 : AB_5 | {}
	Port: Loop_1_proc1_Pipeline_1 : AB_6 | {}
	Port: Loop_1_proc1_Pipeline_1 : AB_7 | {}
	Port: Loop_1_proc1_Pipeline_1 : AB_8 | {}
	Port: Loop_1_proc1_Pipeline_1 : AB_9 | {}
	Port: Loop_1_proc1_Pipeline_1 : AB_10 | {}
	Port: Loop_1_proc1_Pipeline_1 : AB_11 | {}
	Port: Loop_1_proc1_Pipeline_1 : AB_12 | {}
	Port: Loop_1_proc1_Pipeline_1 : AB_13 | {}
	Port: Loop_1_proc1_Pipeline_1 : AB_14 | {}
	Port: Loop_1_proc1_Pipeline_1 : AB_15 | {}
  - Chain level:
	State 1
		store_ln0 : 1
		p_load : 1
		exitcond364_i_i : 2
		empty_33 : 2
		br_ln0 : 3
		tmp_s : 2
		p_cast53 : 3
		AB_addr : 4
		AB_1_addr : 4
		AB_2_addr : 4
		AB_3_addr : 4
		AB_4_addr : 4
		AB_5_addr : 4
		AB_6_addr : 4
		AB_7_addr : 4
		AB_8_addr : 4
		AB_9_addr : 4
		AB_10_addr : 4
		AB_11_addr : 4
		AB_12_addr : 4
		AB_13_addr : 4
		AB_14_addr : 4
		AB_15_addr : 4
		empty_34 : 2
		switch_ln0 : 3
		store_ln0 : 5
		store_ln0 : 5
		store_ln0 : 5
		store_ln0 : 5
		store_ln0 : 5
		store_ln0 : 5
		store_ln0 : 5
		store_ln0 : 5
		store_ln0 : 5
		store_ln0 : 5
		store_ln0 : 5
		store_ln0 : 5
		store_ln0 : 5
		store_ln0 : 5
		store_ln0 : 5
		store_ln0 : 5
		store_ln0 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|    add   |     empty_33_fu_332    |    0    |    14   |
|----------|------------------------|---------|---------|
|   icmp   | exitcond364_i_i_fu_326 |    0    |    11   |
|----------|------------------------|---------|---------|
|partselect|      tmp_s_fu_338      |    0    |    0    |
|----------|------------------------|---------|---------|
|   zext   |     p_cast53_fu_348    |    0    |    0    |
|----------|------------------------|---------|---------|
|   trunc  |     empty_34_fu_368    |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |    25   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------+--------+
|             |   FF   |
+-------------+--------+
|empty_reg_377|    9   |
+-------------+--------+
|    Total    |    9   |
+-------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   25   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    9   |    -   |
+-----------+--------+--------+
|   Total   |    9   |   25   |
+-----------+--------+--------+
