Classic Timing Analyzer report for UnitControlSudoku
Mon Jun 22 23:54:08 2015
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                     ;
+------------------------------+-------+---------------+------------------------------------------------+----------------------------+-----------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                       ; To              ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+----------------------------+-----------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 6.021 ns                                       ; ver_entry                  ; en_wr_regs~reg0 ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 9.006 ns                                       ; en_entrVer~reg0            ; en_entrVer      ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.271 ns                                       ; gbl_clear                  ; is_Im~reg0      ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; current_state.InputErasing ; is_Im~reg0      ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                            ;                 ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+----------------------------+-----------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C20F484C7       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                         ;
+-------+------------------------------------------------+-----------------------------------+-----------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                              ; To                                ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------------------------+-----------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; current_state.InputErasing        ; is_Im~reg0                        ; clk        ; clk      ; None                        ; None                      ; 1.975 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; current_state.Sol_Finish          ; is_Im~reg0                        ; clk        ; clk      ; None                        ; None                      ; 1.925 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; current_state.InputRecording      ; en_wr_regs~reg0                   ; clk        ; clk      ; None                        ; None                      ; 1.749 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; current_state.InputErasing        ; en_wr_regs~reg0                   ; clk        ; clk      ; None                        ; None                      ; 1.665 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; is_Im~reg0                        ; is_Im~reg0                        ; clk        ; clk      ; None                        ; None                      ; 1.592 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; current_state.Input               ; current_state.Input               ; clk        ; clk      ; None                        ; None                      ; 1.552 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; current_state.Sol_upPos           ; en_Sol_pos~reg0                   ; clk        ; clk      ; None                        ; None                      ; 1.525 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; current_state.Input_Verifications ; en_entrVer~reg0                   ; clk        ; clk      ; None                        ; None                      ; 1.512 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; current_state.Input_Verifications ; en_rd_regs~reg0                   ; clk        ; clk      ; None                        ; None                      ; 1.512 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; current_state.Input_Verifications ; en_rd_bmaps~reg0                  ; clk        ; clk      ; None                        ; None                      ; 1.512 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; current_state.Input_Verifications ; en_updVer~reg0                    ; clk        ; clk      ; None                        ; None                      ; 1.511 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; current_state.Sol_downPos         ; current_state.Sol_Verify          ; clk        ; clk      ; None                        ; None                      ; 1.469 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; current_state.InputRecording      ; is_Im~reg0                        ; clk        ; clk      ; None                        ; None                      ; 1.389 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; current_state.Sol_Record          ; en_wr_regs~reg0                   ; clk        ; clk      ; None                        ; None                      ; 1.374 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; current_state.Sol_Num_Upg         ; current_state.Sol_Verify          ; clk        ; clk      ; None                        ; None                      ; 1.209 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; current_state.Sol_Judge           ; current_state.Sol_upPos           ; clk        ; clk      ; None                        ; None                      ; 1.152 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; current_state.Sol_Judge           ; current_state.Sol_Num_Upg         ; clk        ; clk      ; None                        ; None                      ; 1.151 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; current_state.Sol_Judge           ; current_state.Sol_downPos         ; clk        ; clk      ; None                        ; None                      ; 1.151 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; current_state.Sol_Judge           ; current_state.Sol_Record          ; clk        ; clk      ; None                        ; None                      ; 1.151 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; current_state.Sol_Judge           ; en_Sol_reset_num~reg0             ; clk        ; clk      ; None                        ; None                      ; 1.149 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; current_state.InputRecording      ; current_state.Input               ; clk        ; clk      ; None                        ; None                      ; 1.141 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; current_state.Sol_Verify          ; en_entrVer~reg0                   ; clk        ; clk      ; None                        ; None                      ; 1.138 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; current_state.Sol_Verify          ; en_rd_regs~reg0                   ; clk        ; clk      ; None                        ; None                      ; 1.138 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; current_state.Sol_Verify          ; en_rd_bmaps~reg0                  ; clk        ; clk      ; None                        ; None                      ; 1.138 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; current_state.Sol_Verify          ; en_updVer~reg0                    ; clk        ; clk      ; None                        ; None                      ; 1.137 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; current_state.Sol_upPos           ; current_state.Sol_Verify          ; clk        ; clk      ; None                        ; None                      ; 1.137 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; current_state.InputRecording      ; en_wr_bmaps~reg0                  ; clk        ; clk      ; None                        ; None                      ; 1.123 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; current_state.Input               ; is_Im~reg0                        ; clk        ; clk      ; None                        ; None                      ; 1.050 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; current_state.InputErasing        ; en_wr_bmaps~reg0                  ; clk        ; clk      ; None                        ; None                      ; 1.039 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; current_state.Input_Verifications ; en_bmapVer~reg0                   ; clk        ; clk      ; None                        ; None                      ; 1.021 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; current_state.Sol_reset           ; en_Sol_reset_pos~reg0             ; clk        ; clk      ; None                        ; None                      ; 1.022 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; current_state.Input_Verifications ; current_state.InputRecording      ; clk        ; clk      ; None                        ; None                      ; 1.019 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; current_state.Input_Verifications ; is_Im~reg0                        ; clk        ; clk      ; None                        ; None                      ; 0.979 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; current_state.Sol_reset           ; current_state.Sol_Verify          ; clk        ; clk      ; None                        ; None                      ; 0.976 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; current_state.InputErasing        ; current_state.Input               ; clk        ; clk      ; None                        ; None                      ; 0.950 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; current_state.Sol_reset           ; en_Sol_reset_num~reg0             ; clk        ; clk      ; None                        ; None                      ; 0.925 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; current_state.Sol_downPos         ; en_Sol_sign~reg0                  ; clk        ; clk      ; None                        ; None                      ; 0.885 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; current_state.Sol_downPos         ; en_Sol_pos~reg0                   ; clk        ; clk      ; None                        ; None                      ; 0.883 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; current_state.Input               ; en_Im~reg0                        ; clk        ; clk      ; None                        ; None                      ; 0.872 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; current_state.Input               ; current_state.Input_Verifications ; clk        ; clk      ; None                        ; None                      ; 0.870 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; current_state.Sol_Verify          ; current_state.Sol_Judge           ; clk        ; clk      ; None                        ; None                      ; 0.831 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; current_state.Sol_Num_Upg         ; en_Sol_number~reg0                ; clk        ; clk      ; None                        ; None                      ; 0.819 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; current_state.Input               ; current_state.Sol_reset           ; clk        ; clk      ; None                        ; None                      ; 0.815 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; current_state.Input               ; current_state.InputErasing        ; clk        ; clk      ; None                        ; None                      ; 0.814 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; current_state.Sol_Finish          ; current_state.Input               ; clk        ; clk      ; None                        ; None                      ; 0.794 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; current_state.Sol_Record          ; en_wr_bmaps~reg0                  ; clk        ; clk      ; None                        ; None                      ; 0.748 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; current_state.Sol_Record          ; current_state.Sol_upPos           ; clk        ; clk      ; None                        ; None                      ; 0.745 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; current_state.Sol_Verify          ; en_bmapVer~reg0                   ; clk        ; clk      ; None                        ; None                      ; 0.647 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; current_state.Sol_Judge           ; current_state.Sol_Finish          ; clk        ; clk      ; None                        ; None                      ; 0.641 ns                ;
+-------+------------------------------------------------+-----------------------------------+-----------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------+
; tsu                                                                                                  ;
+-------+--------------+------------+-------------------+-----------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From              ; To                                ; To Clock ;
+-------+--------------+------------+-------------------+-----------------------------------+----------+
; N/A   ; None         ; 6.021 ns   ; ver_entry         ; en_wr_regs~reg0                   ; clk      ;
; N/A   ; None         ; 5.395 ns   ; ver_entry         ; en_wr_bmaps~reg0                  ; clk      ;
; N/A   ; None         ; 4.877 ns   ; ver_updatable_Im  ; en_wr_regs~reg0                   ; clk      ;
; N/A   ; None         ; 4.712 ns   ; ver_bmap          ; en_wr_regs~reg0                   ; clk      ;
; N/A   ; None         ; 4.666 ns   ; erase_Im          ; current_state.Input               ; clk      ;
; N/A   ; None         ; 4.490 ns   ; go_Im_Sol         ; current_state.Input               ; clk      ;
; N/A   ; None         ; 4.417 ns   ; Possible_sol      ; current_state.Sol_upPos           ; clk      ;
; N/A   ; None         ; 4.416 ns   ; Possible_sol      ; current_state.Sol_Num_Upg         ; clk      ;
; N/A   ; None         ; 4.416 ns   ; Possible_sol      ; current_state.Sol_downPos         ; clk      ;
; N/A   ; None         ; 4.416 ns   ; Possible_sol      ; current_state.Sol_Record          ; clk      ;
; N/A   ; None         ; 4.414 ns   ; Possible_sol      ; en_Sol_reset_num~reg0             ; clk      ;
; N/A   ; None         ; 4.384 ns   ; load_Im           ; current_state.Input               ; clk      ;
; N/A   ; None         ; 4.267 ns   ; Impossible_sol    ; current_state.Sol_upPos           ; clk      ;
; N/A   ; None         ; 4.266 ns   ; Impossible_sol    ; current_state.Sol_Num_Upg         ; clk      ;
; N/A   ; None         ; 4.266 ns   ; Impossible_sol    ; current_state.Sol_downPos         ; clk      ;
; N/A   ; None         ; 4.266 ns   ; Impossible_sol    ; current_state.Sol_Record          ; clk      ;
; N/A   ; None         ; 4.264 ns   ; Impossible_sol    ; en_Sol_reset_num~reg0             ; clk      ;
; N/A   ; None         ; 4.251 ns   ; ver_updatable_Im  ; en_wr_bmaps~reg0                  ; clk      ;
; N/A   ; None         ; 4.086 ns   ; ver_bmap          ; en_wr_bmaps~reg0                  ; clk      ;
; N/A   ; None         ; 4.036 ns   ; Sol_sign          ; current_state.Sol_upPos           ; clk      ;
; N/A   ; None         ; 4.019 ns   ; load_Im           ; current_state.Input_Verifications ; clk      ;
; N/A   ; None         ; 3.999 ns   ; Sol_sign          ; current_state.Sol_downPos         ; clk      ;
; N/A   ; None         ; 3.921 ns   ; erase_Im          ; current_state.InputErasing        ; clk      ;
; N/A   ; None         ; 3.863 ns   ; ver_updatable_Sol ; current_state.Sol_upPos           ; clk      ;
; N/A   ; None         ; 3.829 ns   ; go_Im_Sol         ; current_state.Sol_reset           ; clk      ;
; N/A   ; None         ; 3.827 ns   ; Impossible_sol    ; current_state.Sol_Finish          ; clk      ;
; N/A   ; None         ; 3.809 ns   ; Possible_sol      ; current_state.Sol_Finish          ; clk      ;
; N/A   ; None         ; 3.806 ns   ; ver_bmap          ; current_state.Sol_Record          ; clk      ;
; N/A   ; None         ; 3.742 ns   ; ver_bmap          ; current_state.Sol_Num_Upg         ; clk      ;
; N/A   ; None         ; 3.736 ns   ; go_Im_Sol         ; current_state.InputErasing        ; clk      ;
; N/A   ; None         ; 3.691 ns   ; Sol_number_carry  ; current_state.Sol_Record          ; clk      ;
; N/A   ; None         ; 3.686 ns   ; Sol_number_carry  ; current_state.Sol_Num_Upg         ; clk      ;
; N/A   ; None         ; 3.654 ns   ; load_Im           ; current_state.Sol_reset           ; clk      ;
; N/A   ; None         ; 3.624 ns   ; ver_updatable_Sol ; current_state.Sol_Record          ; clk      ;
; N/A   ; None         ; 3.623 ns   ; ver_updatable_Sol ; current_state.Sol_downPos         ; clk      ;
; N/A   ; None         ; 3.620 ns   ; ver_updatable_Sol ; current_state.Sol_Num_Upg         ; clk      ;
; N/A   ; None         ; 3.617 ns   ; ver_updatable_Sol ; en_Sol_reset_num~reg0             ; clk      ;
; N/A   ; None         ; 3.611 ns   ; load_Im           ; current_state.InputErasing        ; clk      ;
; N/A   ; None         ; 3.511 ns   ; Sol_number_carry  ; en_Sol_reset_num~reg0             ; clk      ;
; N/A   ; None         ; 3.469 ns   ; Sol_number_carry  ; current_state.Sol_downPos         ; clk      ;
; N/A   ; None         ; -0.023 ns  ; gbl_clear         ; is_Im~reg0                        ; clk      ;
+-------+--------------+------------+-------------------+-----------------------------------+----------+


+-------------------------------------------------------------------------------------------+
; tco                                                                                       ;
+-------+--------------+------------+-----------------------+------------------+------------+
; Slack ; Required tco ; Actual tco ; From                  ; To               ; From Clock ;
+-------+--------------+------------+-----------------------+------------------+------------+
; N/A   ; None         ; 9.006 ns   ; en_entrVer~reg0       ; en_entrVer       ; clk        ;
; N/A   ; None         ; 8.292 ns   ; en_Sol_reset_pos~reg0 ; en_Sol_reset_pos ; clk        ;
; N/A   ; None         ; 7.578 ns   ; en_rd_regs~reg0       ; en_rd_regs       ; clk        ;
; N/A   ; None         ; 7.426 ns   ; en_Sol_number~reg0    ; en_Sol_number    ; clk        ;
; N/A   ; None         ; 7.307 ns   ; en_updVer~reg0        ; en_updVer        ; clk        ;
; N/A   ; None         ; 7.168 ns   ; en_bmapVer~reg0       ; en_bmapVer       ; clk        ;
; N/A   ; None         ; 7.142 ns   ; en_Sol_sign~reg0      ; en_Sol_sign      ; clk        ;
; N/A   ; None         ; 7.142 ns   ; en_rd_bmaps~reg0      ; en_rd_bmaps      ; clk        ;
; N/A   ; None         ; 7.128 ns   ; en_Sol_pos~reg0       ; en_Sol_pos       ; clk        ;
; N/A   ; None         ; 6.909 ns   ; is_Im~reg0            ; is_Im            ; clk        ;
; N/A   ; None         ; 6.791 ns   ; en_Im~reg0            ; en_Im            ; clk        ;
; N/A   ; None         ; 6.543 ns   ; en_Sol_reset_num~reg0 ; en_Sol_reset_num ; clk        ;
; N/A   ; None         ; 6.543 ns   ; en_wr_regs~reg0       ; en_wr_regs       ; clk        ;
; N/A   ; None         ; 6.523 ns   ; en_wr_bmaps~reg0      ; en_wr_bmaps      ; clk        ;
+-------+--------------+------------+-----------------------+------------------+------------+


+------------------------------------------------------------------------------------------------------------+
; th                                                                                                         ;
+---------------+-------------+-----------+-------------------+-----------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From              ; To                                ; To Clock ;
+---------------+-------------+-----------+-------------------+-----------------------------------+----------+
; N/A           ; None        ; 0.271 ns  ; gbl_clear         ; is_Im~reg0                        ; clk      ;
; N/A           ; None        ; -3.221 ns ; Sol_number_carry  ; current_state.Sol_downPos         ; clk      ;
; N/A           ; None        ; -3.263 ns ; Sol_number_carry  ; en_Sol_reset_num~reg0             ; clk      ;
; N/A           ; None        ; -3.363 ns ; load_Im           ; current_state.InputErasing        ; clk      ;
; N/A           ; None        ; -3.369 ns ; ver_updatable_Sol ; en_Sol_reset_num~reg0             ; clk      ;
; N/A           ; None        ; -3.372 ns ; ver_updatable_Sol ; current_state.Sol_Num_Upg         ; clk      ;
; N/A           ; None        ; -3.375 ns ; ver_updatable_Sol ; current_state.Sol_downPos         ; clk      ;
; N/A           ; None        ; -3.376 ns ; ver_updatable_Sol ; current_state.Sol_Record          ; clk      ;
; N/A           ; None        ; -3.406 ns ; load_Im           ; current_state.Sol_reset           ; clk      ;
; N/A           ; None        ; -3.438 ns ; Sol_number_carry  ; current_state.Sol_Num_Upg         ; clk      ;
; N/A           ; None        ; -3.443 ns ; Sol_number_carry  ; current_state.Sol_Record          ; clk      ;
; N/A           ; None        ; -3.488 ns ; go_Im_Sol         ; current_state.InputErasing        ; clk      ;
; N/A           ; None        ; -3.494 ns ; ver_bmap          ; current_state.Sol_Num_Upg         ; clk      ;
; N/A           ; None        ; -3.558 ns ; ver_bmap          ; current_state.Sol_Record          ; clk      ;
; N/A           ; None        ; -3.561 ns ; Possible_sol      ; current_state.Sol_Finish          ; clk      ;
; N/A           ; None        ; -3.579 ns ; Impossible_sol    ; current_state.Sol_Finish          ; clk      ;
; N/A           ; None        ; -3.581 ns ; go_Im_Sol         ; current_state.Sol_reset           ; clk      ;
; N/A           ; None        ; -3.615 ns ; ver_updatable_Sol ; current_state.Sol_upPos           ; clk      ;
; N/A           ; None        ; -3.673 ns ; erase_Im          ; current_state.InputErasing        ; clk      ;
; N/A           ; None        ; -3.751 ns ; Sol_sign          ; current_state.Sol_downPos         ; clk      ;
; N/A           ; None        ; -3.771 ns ; load_Im           ; current_state.Input_Verifications ; clk      ;
; N/A           ; None        ; -3.788 ns ; Sol_sign          ; current_state.Sol_upPos           ; clk      ;
; N/A           ; None        ; -3.838 ns ; ver_bmap          ; en_wr_bmaps~reg0                  ; clk      ;
; N/A           ; None        ; -4.003 ns ; ver_updatable_Im  ; en_wr_bmaps~reg0                  ; clk      ;
; N/A           ; None        ; -4.016 ns ; Impossible_sol    ; en_Sol_reset_num~reg0             ; clk      ;
; N/A           ; None        ; -4.018 ns ; Impossible_sol    ; current_state.Sol_Num_Upg         ; clk      ;
; N/A           ; None        ; -4.018 ns ; Impossible_sol    ; current_state.Sol_downPos         ; clk      ;
; N/A           ; None        ; -4.018 ns ; Impossible_sol    ; current_state.Sol_Record          ; clk      ;
; N/A           ; None        ; -4.019 ns ; Impossible_sol    ; current_state.Sol_upPos           ; clk      ;
; N/A           ; None        ; -4.136 ns ; load_Im           ; current_state.Input               ; clk      ;
; N/A           ; None        ; -4.166 ns ; Possible_sol      ; en_Sol_reset_num~reg0             ; clk      ;
; N/A           ; None        ; -4.168 ns ; Possible_sol      ; current_state.Sol_Num_Upg         ; clk      ;
; N/A           ; None        ; -4.168 ns ; Possible_sol      ; current_state.Sol_downPos         ; clk      ;
; N/A           ; None        ; -4.168 ns ; Possible_sol      ; current_state.Sol_Record          ; clk      ;
; N/A           ; None        ; -4.169 ns ; Possible_sol      ; current_state.Sol_upPos           ; clk      ;
; N/A           ; None        ; -4.242 ns ; go_Im_Sol         ; current_state.Input               ; clk      ;
; N/A           ; None        ; -4.418 ns ; erase_Im          ; current_state.Input               ; clk      ;
; N/A           ; None        ; -4.464 ns ; ver_bmap          ; en_wr_regs~reg0                   ; clk      ;
; N/A           ; None        ; -4.629 ns ; ver_updatable_Im  ; en_wr_regs~reg0                   ; clk      ;
; N/A           ; None        ; -5.147 ns ; ver_entry         ; en_wr_bmaps~reg0                  ; clk      ;
; N/A           ; None        ; -5.773 ns ; ver_entry         ; en_wr_regs~reg0                   ; clk      ;
+---------------+-------------+-----------+-------------------+-----------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon Jun 22 23:54:07 2015
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off UnitControlSudoku -c UnitControlSudoku --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" Internal fmax is restricted to 380.08 MHz between source register "current_state.InputErasing" and destination register "is_Im~reg0"
    Info: fmax restricted to clock pin edge rate 2.631 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.975 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y19_N7; Fanout = 3; REG Node = 'current_state.InputErasing'
            Info: 2: + IC(0.399 ns) + CELL(0.545 ns) = 0.944 ns; Loc. = LCCOMB_X1_Y19_N18; Fanout = 1; COMB Node = 'Selector0~0'
            Info: 3: + IC(0.757 ns) + CELL(0.178 ns) = 1.879 ns; Loc. = LCCOMB_X1_Y19_N30; Fanout = 1; COMB Node = 'Selector0~1'
            Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 1.975 ns; Loc. = LCFF_X1_Y19_N31; Fanout = 2; REG Node = 'is_Im~reg0'
            Info: Total cell delay = 0.819 ns ( 41.47 % )
            Info: Total interconnect delay = 1.156 ns ( 58.53 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk" to destination register is 2.844 ns
                Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 26; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.978 ns) + CELL(0.602 ns) = 2.844 ns; Loc. = LCFF_X1_Y19_N31; Fanout = 2; REG Node = 'is_Im~reg0'
                Info: Total cell delay = 1.628 ns ( 57.24 % )
                Info: Total interconnect delay = 1.216 ns ( 42.76 % )
            Info: - Longest clock path from clock "clk" to source register is 2.844 ns
                Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 26; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.978 ns) + CELL(0.602 ns) = 2.844 ns; Loc. = LCFF_X1_Y19_N7; Fanout = 3; REG Node = 'current_state.InputErasing'
                Info: Total cell delay = 1.628 ns ( 57.24 % )
                Info: Total interconnect delay = 1.216 ns ( 42.76 % )
        Info: + Micro clock to output delay of source is 0.277 ns
        Info: + Micro setup delay of destination is -0.038 ns
Info: tsu for register "en_wr_regs~reg0" (data pin = "ver_entry", clock pin = "clk") is 6.021 ns
    Info: + Longest pin to register delay is 8.903 ns
        Info: 1: + IC(0.000 ns) + CELL(0.873 ns) = 0.873 ns; Loc. = PIN_AA4; Fanout = 1; PIN Node = 'ver_entry'
        Info: 2: + IC(6.308 ns) + CELL(0.512 ns) = 7.693 ns; Loc. = LCCOMB_X1_Y19_N28; Fanout = 1; COMB Node = 'Selector3~0'
        Info: 3: + IC(0.310 ns) + CELL(0.178 ns) = 8.181 ns; Loc. = LCCOMB_X1_Y19_N24; Fanout = 2; COMB Node = 'Selector3~1'
        Info: 4: + IC(0.309 ns) + CELL(0.413 ns) = 8.903 ns; Loc. = LCFF_X1_Y19_N27; Fanout = 1; REG Node = 'en_wr_regs~reg0'
        Info: Total cell delay = 1.976 ns ( 22.19 % )
        Info: Total interconnect delay = 6.927 ns ( 77.81 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.844 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 26; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.978 ns) + CELL(0.602 ns) = 2.844 ns; Loc. = LCFF_X1_Y19_N27; Fanout = 1; REG Node = 'en_wr_regs~reg0'
        Info: Total cell delay = 1.628 ns ( 57.24 % )
        Info: Total interconnect delay = 1.216 ns ( 42.76 % )
Info: tco from clock "clk" to destination pin "en_entrVer" through register "en_entrVer~reg0" is 9.006 ns
    Info: + Longest clock path from clock "clk" to source register is 2.845 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 26; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.979 ns) + CELL(0.602 ns) = 2.845 ns; Loc. = LCFF_X2_Y19_N21; Fanout = 1; REG Node = 'en_entrVer~reg0'
        Info: Total cell delay = 1.628 ns ( 57.22 % )
        Info: Total interconnect delay = 1.217 ns ( 42.78 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 5.884 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y19_N21; Fanout = 1; REG Node = 'en_entrVer~reg0'
        Info: 2: + IC(3.044 ns) + CELL(2.840 ns) = 5.884 ns; Loc. = PIN_G22; Fanout = 0; PIN Node = 'en_entrVer'
        Info: Total cell delay = 2.840 ns ( 48.27 % )
        Info: Total interconnect delay = 3.044 ns ( 51.73 % )
Info: th for register "is_Im~reg0" (data pin = "gbl_clear", clock pin = "clk") is 0.271 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.844 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 26; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.978 ns) + CELL(0.602 ns) = 2.844 ns; Loc. = LCFF_X1_Y19_N31; Fanout = 2; REG Node = 'is_Im~reg0'
        Info: Total cell delay = 1.628 ns ( 57.24 % )
        Info: Total interconnect delay = 1.216 ns ( 42.76 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 2.859 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M2; Fanout = 2; PIN Node = 'gbl_clear'
        Info: 2: + IC(1.075 ns) + CELL(0.758 ns) = 2.859 ns; Loc. = LCFF_X1_Y19_N31; Fanout = 2; REG Node = 'is_Im~reg0'
        Info: Total cell delay = 1.784 ns ( 62.40 % )
        Info: Total interconnect delay = 1.075 ns ( 37.60 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 170 megabytes
    Info: Processing ended: Mon Jun 22 23:54:09 2015
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:00


