{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1603400556617 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1603400556617 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 22 17:02:36 2020 " "Processing started: Thu Oct 22 17:02:36 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1603400556617 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1603400556617 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off experiment1 -c experiment1 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off experiment1 -c experiment1 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1603400556617 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1603400557065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mark naguib/documents/github/lab5-group03-tuesday/exercise/rtl/pb_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/mark naguib/documents/github/lab5-group03-tuesday/exercise/rtl/pb_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PB_controller " "Found entity 1: PB_controller" {  } { { "../rtl/PB_controller.sv" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab5-group03-tuesday/exercise/rtl/PB_controller.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603400565151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1603400565151 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"logic\";  expecting \";\" experiment1.sv(76) " "Verilog HDL syntax error at experiment1.sv(76) near text: \"logic\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../rtl/experiment1.sv" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab5-group03-tuesday/exercise/rtl/experiment1.sv" 76 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1603400565154 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "experiment1 experiment1.sv(19) " "Ignored design unit \"experiment1\" at experiment1.sv(19) due to previous errors" {  } { { "../rtl/experiment1.sv" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab5-group03-tuesday/exercise/rtl/experiment1.sv" 19 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Design Software" 0 -1 1603400565155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mark naguib/documents/github/lab5-group03-tuesday/exercise/rtl/experiment1.sv 0 0 " "Found 0 design units, including 0 entities, in source file /users/mark naguib/documents/github/lab5-group03-tuesday/exercise/rtl/experiment1.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1603400565155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mark naguib/documents/github/lab5-group03-tuesday/exercise/rtl/clock_100_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mark naguib/documents/github/lab5-group03-tuesday/exercise/rtl/clock_100_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_100_PLL " "Found entity 1: Clock_100_PLL" {  } { { "../rtl/Clock_100_PLL.v" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab5-group03-tuesday/exercise/rtl/Clock_100_PLL.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603400565158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1603400565158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mark naguib/documents/github/lab5-group03-tuesday/exercise/rtl/sram_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/mark naguib/documents/github/lab5-group03-tuesday/exercise/rtl/sram_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM_controller " "Found entity 1: SRAM_controller" {  } { { "../rtl/SRAM_controller.sv" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab5-group03-tuesday/exercise/rtl/SRAM_controller.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603400565160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1603400565160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mark naguib/documents/github/lab5-group03-tuesday/exercise/rtl/vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/mark naguib/documents/github/lab5-group03-tuesday/exercise/rtl/vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_controller " "Found entity 1: VGA_controller" {  } { { "../rtl/VGA_controller.sv" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab5-group03-tuesday/exercise/rtl/VGA_controller.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603400565163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1603400565163 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 2 s 0 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4713 " "Peak virtual memory: 4713 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1603400565264 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Oct 22 17:02:45 2020 " "Processing ended: Thu Oct 22 17:02:45 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1603400565264 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1603400565264 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1603400565264 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1603400565264 ""}
