 
{
    "BENCHMARKS": {
        "i2c_master": {
            "design":"RTL_Benchmark/Verilog/iwls2005_designs/i2c_master/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "wb_clk_i"
            }
        },
        "ac97": {
            "design":"RTL_Benchmark/Verilog/iwls2005_designs/ac97/rtl/verilog/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk_i",
                "Clock2": "bit_clk_pad_i"
            }
        },
        "systemCdes": {
            "design":"RTL_Benchmark/Verilog/iwls2005_designs/systemCdes/rtl/verilog/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "wb_conmax": {
            "design":"RTL_Benchmark/Verilog/iwls2005_designs/wb_conmax/rtl/wrapper_rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk_i"
            }
        },
        "area_opt": {
            "design":"RTL_Benchmark/Verilog/iwls2005_designs/des/rtl/verilog/area_opt/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "pclk"
            }
        },
        "ata_ocidec-1": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/ata_ocidec-1/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "wb_clk_i"
            }
        },
        "ata_ocidec-2": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/ata_ocidec-2/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "wb_clk_i"
            }
        },
        "and2": {
            "design":"RTL_Benchmark/Verilog/ql_design/and2/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "and2_or2": {
            "design":"RTL_Benchmark/Verilog/ql_design/and2_or2/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "and2_latch": {
            "design":"RTL_Benchmark/Verilog/ql_design/and2_latch/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "bram": {
            "design":"RTL_Benchmark/Verilog/ql_design/bram/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "cf_rca_16": {
            "design":"RTL_Benchmark/Verilog/ql_design/cf_rca_16/rtl/config.tcl",
           "CLOCK_DATA": {
            "Clock1": "clock_config_c",
            "Clock2": "clock_main_c"
            }
        },
        "clock_test": {
            "design":"RTL_Benchmark/Verilog/ql_design/clock_test/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "clock_tree_design": {
            "design":"RTL_Benchmark/Verilog/ql_design/clock_tree_design/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "counter_4clk": {
            "design":"RTL_Benchmark/Verilog/ql_design/counter_4clk/rtl/config.tcl",
           "CLOCK_DATA": {
            "Clock1": "clk1",
            "Clock2": "clk2",
            "Clock3": "clk3",
            "Clock4": "clk4"
            }
        },
        "counter_al4s3b": {
            "design":"RTL_Benchmark/Verilog/ql_design/counter_al4s3b/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "des_perf": {
            "design":"RTL_Benchmark/Verilog/ql_design/des_perf/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "full_adder": {
            "design":"RTL_Benchmark/Verilog/ql_design/full_adder/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "io_reg": {
            "design":"RTL_Benchmark/Verilog/ql_design/io_reg/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "io_reg_max": {
            "design":"RTL_Benchmark/Verilog/ql_design/io_reg_max/wrapper_rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "io_reg_tc1": {
            "design":"RTL_Benchmark/Verilog/ql_design/io_reg_tc1/wrapper_rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "io_tc1": {
            "design":"RTL_Benchmark/Verilog/ql_design/io_tc1/wrapper_rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "KeyExpantion": {
            "design":"RTL_Benchmark/Verilog/ql_design/KeyExpantion/wrapper_rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clock_c"
            }
        },
        "lut4_8ffs": {
            "design":"RTL_Benchmark/Verilog/ql_design/lut4_8ffs/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "qck"
            }
        },
        "mac_16": {
            "design":"RTL_Benchmark/Verilog/ql_design/mac_16/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "multi_enc_decx2x4": {
            "design":"RTL_Benchmark/Verilog/ql_design/multi_enc_decx2x4/wrapper_rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clock"
            }
        },
        "routing_test": {
            "design":"RTL_Benchmark/Verilog/ql_design/routing_test/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "s38584": {
            "design":"RTL_Benchmark/Verilog/iwls2005_designs/s38584/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "blif_clk_net"
            }
        },
        "systemCdes": {
            "design":"RTL_Benchmark/Verilog/iwls2005_designs/systemCdes/rtl/verilog/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        }
    }
} 
