
//=======================================================
//  This code is generated by Terasic System Builder
//=======================================================

module exp5(

	//////////// KEY //////////
	input 		     [2:0]		KEY,

	//////////// SW //////////
	input 		     [9:0]		SW,

	//////////// Seg7 //////////
	output		     [6:0]		HEX0,
	output		     [6:0]		HEX1,
	output		     [6:0]		HEX2,
	output		     [6:0]		HEX3
);
	
	Ram ram1(KEY[0],KEY[1],SW[9:8],SW[7:4],SW[3:0],HEX0,HEX1);
	
	wire [7:0] dout;
	
	ram1port my_ram(.address(SW[7:4]),.clock(KEY[0]),.data({6'b000000,SW[9:8]}),.wren(!KEY[2]),.q(dout));
	
	bcd7seg bcd1(dout[3:0],HEX2);
	bcd7seg bcd2(dout[7:4],HEX3);
	
endmodule
