#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Sun Oct  4 20:26:34 2015
# Process ID: 32249
# Log file: /afs/ece.cmu.edu/usr/cmbarker/Private/Atari7800/lab3sound/lab3sound.runs/impl_1/adau1761_test.vdi
# Journal file: /afs/ece.cmu.edu/usr/cmbarker/Private/Atari7800/lab3sound/lab3sound.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source adau1761_test.tcl -notrace
Command: open_checkpoint /afs/ece.cmu.edu/usr/cmbarker/Private/Atari7800/lab3sound/lab3sound.runs/impl_1/adau1761_test.dcp
INFO: [Netlist 29-17] Analyzing 31 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/afs/ece.cmu.edu/usr/cmbarker/Private/Atari7800/lab3sound/lab3sound.runs/impl_1/.Xil/Vivado-32249-cascade.andrew.cmu.edu/dcp/adau1761_test.xdc]
Finished Parsing XDC File [/afs/ece.cmu.edu/usr/cmbarker/Private/Atari7800/lab3sound/lab3sound.runs/impl_1/.Xil/Vivado-32249-cascade.andrew.cmu.edu/dcp/adau1761_test.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1298.461 ; gain = 0.000 ; free physical = 1570 ; free virtual = 15206
Restored from archive | CPU: 0.010000 secs | Memory: 0.013664 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1298.461 ; gain = 0.000 ; free physical = 1570 ; free virtual = 15206
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances

INFO: [Project 1-484] Checkpoint was created with build 1266856
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1317.492 ; gain = 11.027 ; free physical = 1568 ; free virtual = 15201
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/afs/ece.cmu.edu/usr/cmbarker/Private/Atari7800/lab3sound/lab3sound.cache/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/afs/ece/support/xilinx/xilinx.release/Vivado/data/ip'.
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:1.1 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:1.1", from Vivado IP cache entry "9d188510f4d3a08a".
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:5.1 for cell u_ila_0_CV.
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1853.586 ; gain = 0.000 ; free physical = 1231 ; free virtual = 14779
Phase 1 Generate And Synthesize Debug Cores | Checksum: 27081a6f8

Time (s): cpu = 00:03:40 ; elapsed = 00:04:08 . Memory (MB): peak = 1853.586 ; gain = 90.570 ; free physical = 1231 ; free virtual = 14779
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 289738522

Time (s): cpu = 00:03:42 ; elapsed = 00:04:09 . Memory (MB): peak = 1926.586 ; gain = 163.570 ; free physical = 1221 ; free virtual = 14770

Phase 3 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 155 cells.
Phase 3 Constant Propagation | Checksum: 1a00fa060

Time (s): cpu = 00:03:42 ; elapsed = 00:04:10 . Memory (MB): peak = 1926.586 ; gain = 163.570 ; free physical = 1222 ; free virtual = 14771

Phase 4 Sweep
INFO: [Opt 31-12] Eliminated 580 unconnected nets.
INFO: [Opt 31-140] Inserted 8 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 344 unconnected cells.
Phase 4 Sweep | Checksum: 20edc7c61

Time (s): cpu = 00:03:43 ; elapsed = 00:04:11 . Memory (MB): peak = 1926.586 ; gain = 163.570 ; free physical = 1222 ; free virtual = 14771

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1926.586 ; gain = 0.000 ; free physical = 1222 ; free virtual = 14771
Ending Logic Optimization Task | Checksum: 20edc7c61

Time (s): cpu = 00:03:43 ; elapsed = 00:04:11 . Memory (MB): peak = 1926.586 ; gain = 163.570 ; free physical = 1222 ; free virtual = 14771
Implement Debug Cores | Checksum: 271fa107c
Logic Optimization | Checksum: 1e943260c

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.12 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 137 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 38 newly gated: 5 Total Ports: 274
Number of Flops added for Enable Generation: 4

Ending PowerOpt Patch Enables Task | Checksum: 1a07b62a2

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2176.930 ; gain = 0.000 ; free physical = 913 ; free virtual = 14464
Ending Power Optimization Task | Checksum: 1a07b62a2

Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2176.930 ; gain = 250.344 ; free physical = 913 ; free virtual = 14464
INFO: [Common 17-83] Releasing license: Implementation
37 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:04:08 ; elapsed = 00:04:36 . Memory (MB): peak = 2176.930 ; gain = 878.469 ; free physical = 913 ; free virtual = 14464
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2208.945 ; gain = 0.000 ; free physical = 908 ; free virtual = 14462
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /afs/ece.cmu.edu/usr/cmbarker/Private/Atari7800/lab3sound/lab3sound.runs/impl_1/adau1761_test_drc_opted.rpt.
INFO: [#UNDEF] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 158b28a13

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2208.953 ; gain = 0.000 ; free physical = 897 ; free virtual = 14455

Phase 2 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2208.953 ; gain = 0.000 ; free physical = 897 ; free virtual = 14455
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2208.953 ; gain = 0.000 ; free physical = 892 ; free virtual = 14450

Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1 Pre-Place Cells
Phase 2.1.1 Pre-Place Cells | Checksum: e574b7ee

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2208.953 ; gain = 0.000 ; free physical = 896 ; free virtual = 14454
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.2 IO & Clk Clean Up
Phase 2.1.2 IO & Clk Clean Up | Checksum: e574b7ee

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2256.969 ; gain = 48.016 ; free physical = 894 ; free virtual = 14452

Phase 2.1.3 Implementation Feasibility check On IDelay
Phase 2.1.3 Implementation Feasibility check On IDelay | Checksum: e574b7ee

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2256.969 ; gain = 48.016 ; free physical = 894 ; free virtual = 14452

Phase 2.1.4 Commit IO Placement
Phase 2.1.4 Commit IO Placement | Checksum: c20fae1e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2256.969 ; gain = 48.016 ; free physical = 894 ; free virtual = 14452
Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 13ad7d732

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2256.969 ; gain = 48.016 ; free physical = 894 ; free virtual = 14452

Phase 2.2 Build Placer Netlist Model

Phase 2.2.1 Place Init Design

Phase 2.2.1.1 Init Lut Pin Assignment
Phase 2.2.1.1 Init Lut Pin Assignment | Checksum: 1e88de6a0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2256.969 ; gain = 48.016 ; free physical = 894 ; free virtual = 14452
Phase 2.2.1 Place Init Design | Checksum: 189026001

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2256.969 ; gain = 48.016 ; free physical = 894 ; free virtual = 14452
Phase 2.2 Build Placer Netlist Model | Checksum: 189026001

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2256.969 ; gain = 48.016 ; free physical = 894 ; free virtual = 14452

Phase 2.3 Constrain Clocks/Macros

Phase 2.3.1 Constrain Global/Regional Clocks
Phase 2.3.1 Constrain Global/Regional Clocks | Checksum: 189026001

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2256.969 ; gain = 48.016 ; free physical = 894 ; free virtual = 14452
Phase 2.3 Constrain Clocks/Macros | Checksum: 189026001

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2256.969 ; gain = 48.016 ; free physical = 894 ; free virtual = 14452
Phase 2 Placer Initialization | Checksum: 189026001

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2256.969 ; gain = 48.016 ; free physical = 894 ; free virtual = 14452

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 1484bc128

Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 2288.984 ; gain = 80.031 ; free physical = 893 ; free virtual = 14451

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 1484bc128

Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 2288.984 ; gain = 80.031 ; free physical = 893 ; free virtual = 14451

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 162f4fbae

Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 2288.984 ; gain = 80.031 ; free physical = 892 ; free virtual = 14450

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 14727198c

Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 2288.984 ; gain = 80.031 ; free physical = 892 ; free virtual = 14450

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: 14727198c

Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 2288.984 ; gain = 80.031 ; free physical = 892 ; free virtual = 14450

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: 21dc5b099

Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 2288.984 ; gain = 80.031 ; free physical = 893 ; free virtual = 14451

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: 1c792f53b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 2288.984 ; gain = 80.031 ; free physical = 893 ; free virtual = 14451

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 1f30298d8

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 2288.984 ; gain = 80.031 ; free physical = 892 ; free virtual = 14450
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 1f30298d8

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 2288.984 ; gain = 80.031 ; free physical = 892 ; free virtual = 14450

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: 1f30298d8

Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 2288.984 ; gain = 80.031 ; free physical = 892 ; free virtual = 14450

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 1f30298d8

Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 2288.984 ; gain = 80.031 ; free physical = 892 ; free virtual = 14450
Phase 4.6 Small Shape Detail Placement | Checksum: 1f30298d8

Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 2288.984 ; gain = 80.031 ; free physical = 892 ; free virtual = 14450

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: 1f30298d8

Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 2288.984 ; gain = 80.031 ; free physical = 892 ; free virtual = 14451
Phase 4 Detail Placement | Checksum: 1f30298d8

Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 2288.984 ; gain = 80.031 ; free physical = 892 ; free virtual = 14451

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 115a2a4cc

Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 2288.984 ; gain = 80.031 ; free physical = 892 ; free virtual = 14451

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: 115a2a4cc

Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 2288.984 ; gain = 80.031 ; free physical = 892 ; free virtual = 14451

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=24.533. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: 1b3ba23a0

Time (s): cpu = 00:00:25 ; elapsed = 00:00:12 . Memory (MB): peak = 2288.984 ; gain = 80.031 ; free physical = 892 ; free virtual = 14451
Phase 5.2.2 Post Placement Optimization | Checksum: 1b3ba23a0

Time (s): cpu = 00:00:25 ; elapsed = 00:00:12 . Memory (MB): peak = 2288.984 ; gain = 80.031 ; free physical = 892 ; free virtual = 14451
Phase 5.2 Post Commit Optimization | Checksum: 1b3ba23a0

Time (s): cpu = 00:00:25 ; elapsed = 00:00:12 . Memory (MB): peak = 2288.984 ; gain = 80.031 ; free physical = 892 ; free virtual = 14451

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 1b3ba23a0

Time (s): cpu = 00:00:25 ; elapsed = 00:00:12 . Memory (MB): peak = 2288.984 ; gain = 80.031 ; free physical = 892 ; free virtual = 14451

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 1b3ba23a0

Time (s): cpu = 00:00:25 ; elapsed = 00:00:12 . Memory (MB): peak = 2288.984 ; gain = 80.031 ; free physical = 892 ; free virtual = 14451

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: 1b3ba23a0

Time (s): cpu = 00:00:25 ; elapsed = 00:00:12 . Memory (MB): peak = 2288.984 ; gain = 80.031 ; free physical = 892 ; free virtual = 14451
Phase 5.5 Placer Reporting | Checksum: 1b3ba23a0

Time (s): cpu = 00:00:25 ; elapsed = 00:00:12 . Memory (MB): peak = 2288.984 ; gain = 80.031 ; free physical = 892 ; free virtual = 14451

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 23c195e79

Time (s): cpu = 00:00:25 ; elapsed = 00:00:12 . Memory (MB): peak = 2288.984 ; gain = 80.031 ; free physical = 892 ; free virtual = 14451
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 23c195e79

Time (s): cpu = 00:00:25 ; elapsed = 00:00:12 . Memory (MB): peak = 2288.984 ; gain = 80.031 ; free physical = 892 ; free virtual = 14451
Ending Placer Task | Checksum: 189803afb

Time (s): cpu = 00:00:25 ; elapsed = 00:00:12 . Memory (MB): peak = 2288.984 ; gain = 80.031 ; free physical = 892 ; free virtual = 14451
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:13 . Memory (MB): peak = 2288.984 ; gain = 80.035 ; free physical = 892 ; free virtual = 14451
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2288.984 ; gain = 0.000 ; free physical = 864 ; free virtual = 14453
report_io: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2288.984 ; gain = 0.000 ; free physical = 882 ; free virtual = 14450
report_utilization: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2288.984 ; gain = 0.000 ; free physical = 883 ; free virtual = 14451
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2288.984 ; gain = 0.000 ; free physical = 882 ; free virtual = 14450
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 186fd285d

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2288.984 ; gain = 0.000 ; free physical = 865 ; free virtual = 14434

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 186fd285d

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2288.984 ; gain = 0.000 ; free physical = 865 ; free virtual = 14434

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 186fd285d

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2288.984 ; gain = 0.000 ; free physical = 865 ; free virtual = 14434
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1a06ec5b7

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 2288.984 ; gain = 0.000 ; free physical = 864 ; free virtual = 14433
INFO: [Route 35-57] Estimated Timing Summary | WNS=24.637 | TNS=0.000  | WHS=-0.160 | THS=-14.603|

Phase 2 Router Initialization | Checksum: 1665b609d

Time (s): cpu = 00:00:31 ; elapsed = 00:00:21 . Memory (MB): peak = 2288.984 ; gain = 0.000 ; free physical = 864 ; free virtual = 14433

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 15dd6d111

Time (s): cpu = 00:00:39 ; elapsed = 00:00:23 . Memory (MB): peak = 2288.984 ; gain = 0.000 ; free physical = 856 ; free virtual = 14426

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 580
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: e2254f90

Time (s): cpu = 00:00:47 ; elapsed = 00:00:25 . Memory (MB): peak = 2288.984 ; gain = 0.000 ; free physical = 857 ; free virtual = 14426
INFO: [Route 35-57] Estimated Timing Summary | WNS=23.540 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 12a83433d

Time (s): cpu = 00:00:47 ; elapsed = 00:00:25 . Memory (MB): peak = 2288.984 ; gain = 0.000 ; free physical = 857 ; free virtual = 14426
Phase 4 Rip-up And Reroute | Checksum: 12a83433d

Time (s): cpu = 00:00:47 ; elapsed = 00:00:25 . Memory (MB): peak = 2288.984 ; gain = 0.000 ; free physical = 857 ; free virtual = 14426

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 16e97cfc7

Time (s): cpu = 00:00:47 ; elapsed = 00:00:25 . Memory (MB): peak = 2288.984 ; gain = 0.000 ; free physical = 857 ; free virtual = 14426
INFO: [Route 35-57] Estimated Timing Summary | WNS=23.655 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 16e97cfc7

Time (s): cpu = 00:00:48 ; elapsed = 00:00:25 . Memory (MB): peak = 2288.984 ; gain = 0.000 ; free physical = 857 ; free virtual = 14426

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 16e97cfc7

Time (s): cpu = 00:00:48 ; elapsed = 00:00:25 . Memory (MB): peak = 2288.984 ; gain = 0.000 ; free physical = 857 ; free virtual = 14426
Phase 5 Delay and Skew Optimization | Checksum: 16e97cfc7

Time (s): cpu = 00:00:48 ; elapsed = 00:00:25 . Memory (MB): peak = 2288.984 ; gain = 0.000 ; free physical = 857 ; free virtual = 14426

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: e4e133f6

Time (s): cpu = 00:00:48 ; elapsed = 00:00:25 . Memory (MB): peak = 2288.984 ; gain = 0.000 ; free physical = 857 ; free virtual = 14426
INFO: [Route 35-57] Estimated Timing Summary | WNS=23.655 | TNS=0.000  | WHS=0.095  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: e4e133f6

Time (s): cpu = 00:00:48 ; elapsed = 00:00:25 . Memory (MB): peak = 2288.984 ; gain = 0.000 ; free physical = 857 ; free virtual = 14426

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.11857 %
  Global Horizontal Routing Utilization  = 3.31744 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: e4e133f6

Time (s): cpu = 00:00:49 ; elapsed = 00:00:25 . Memory (MB): peak = 2288.984 ; gain = 0.000 ; free physical = 857 ; free virtual = 14426

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: e4e133f6

Time (s): cpu = 00:00:49 ; elapsed = 00:00:25 . Memory (MB): peak = 2288.984 ; gain = 0.000 ; free physical = 857 ; free virtual = 14426

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: f193af0b

Time (s): cpu = 00:00:49 ; elapsed = 00:00:26 . Memory (MB): peak = 2288.984 ; gain = 0.000 ; free physical = 856 ; free virtual = 14426

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=23.655 | TNS=0.000  | WHS=0.095  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: f193af0b

Time (s): cpu = 00:00:49 ; elapsed = 00:00:26 . Memory (MB): peak = 2288.984 ; gain = 0.000 ; free physical = 856 ; free virtual = 14426
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:49 ; elapsed = 00:00:26 . Memory (MB): peak = 2288.984 ; gain = 0.000 ; free physical = 856 ; free virtual = 14426

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
65 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:51 ; elapsed = 00:00:27 . Memory (MB): peak = 2288.984 ; gain = 0.000 ; free physical = 856 ; free virtual = 14426
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2288.984 ; gain = 0.000 ; free physical = 819 ; free virtual = 14427
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /afs/ece.cmu.edu/usr/cmbarker/Private/Atari7800/lab3sound/lab3sound.runs/impl_1/adau1761_test_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Sun Oct  4 20:32:18 2015...
