Fitter report for soc_system
Wed May 16 08:57:35 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. Dual Purpose and Dedicated Pins
 17. I/O Bank Usage
 18. All Package Pins
 19. PLL Summary
 20. PLL Usage
 21. I/O Assignment Warnings
 22. Fitter Resource Utilization by Entity
 23. Delay Chain Summary
 24. Pad To Core Delay Chain Fanout
 25. Control Signals
 26. Global & Other Fast Signals
 27. Non-Global High Fan-Out Signals
 28. Fitter RAM Summary
 29. Routing Usage Summary
 30. LAB Logic Elements
 31. LAB-wide Signals
 32. LAB Signals Sourced
 33. LAB Signals Sourced Out
 34. LAB Distinct Inputs
 35. I/O Rules Summary
 36. I/O Rules Details
 37. I/O Rules Matrix
 38. Fitter Device Options
 39. Operating Settings and Conditions
 40. Estimated Delay Added for Hold Timing Summary
 41. Estimated Delay Added for Hold Timing Details
 42. Fitter Messages
 43. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Fitter Summary                                                                       ;
+------------------------------------+-------------------------------------------------+
; Fitter Status                      ; Successful - Wed May 16 08:57:35 2018           ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Standard Edition ;
; Revision Name                      ; soc_system                                      ;
; Top-level Entity Name              ; edge_detection_top                              ;
; Family                             ; MAX 10                                          ;
; Device                             ; 10M50DAF484C6GES                                ;
; Timing Models                      ; Preliminary                                     ;
; Total logic elements               ; 5,379 / 49,760 ( 11 % )                         ;
;     Total combinational functions  ; 4,892 / 49,760 ( 10 % )                         ;
;     Dedicated logic registers      ; 3,574 / 49,760 ( 7 % )                          ;
; Total registers                    ; 3643                                            ;
; Total pins                         ; 113 / 360 ( 31 % )                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 1,301,336 / 1,677,312 ( 78 % )                  ;
; Embedded Multiplier 9-bit elements ; 0 / 288 ( 0 % )                                 ;
; Total PLLs                         ; 2 / 4 ( 50 % )                                  ;
; UFM blocks                         ; 0 / 1 ( 0 % )                                   ;
; ADC blocks                         ; 0 / 2 ( 0 % )                                   ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; 10M50DAF484C6GES                      ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Regenerate Full Fit Report During ECO Compiles                             ; On                                    ; Off                                   ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; Power Optimization During Fitting                                          ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization                       ; Off                                   ; Off                                   ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.35        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  11.9%      ;
;     Processor 3            ;  11.6%      ;
;     Processor 4            ;  11.4%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                             ; Action          ; Operation        ; Reason                                 ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                   ; Destination Port ; Destination Port Name ;
+------------------------------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|out_payload[0] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_m4g1:auto_generated|ram_block1a0 ; PORTBDATAOUT     ;                       ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|out_payload[1] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_m4g1:auto_generated|ram_block1a1 ; PORTBDATAOUT     ;                       ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|out_payload[2] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_m4g1:auto_generated|ram_block1a2 ; PORTBDATAOUT     ;                       ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|out_payload[3] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_m4g1:auto_generated|ram_block1a3 ; PORTBDATAOUT     ;                       ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|out_payload[4] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_m4g1:auto_generated|ram_block1a4 ; PORTBDATAOUT     ;                       ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|out_payload[5] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_m4g1:auto_generated|ram_block1a5 ; PORTBDATAOUT     ;                       ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|out_payload[6] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_m4g1:auto_generated|ram_block1a6 ; PORTBDATAOUT     ;                       ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|out_payload[7] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_m4g1:auto_generated|ram_block1a7 ; PORTBDATAOUT     ;                       ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|m_addr[0]                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[0]~output                                                                                                                                                ; I                ;                       ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|m_addr[1]                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[1]~output                                                                                                                                                ; I                ;                       ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|m_addr[2]                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[2]~output                                                                                                                                                ; I                ;                       ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|m_addr[3]                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[3]~output                                                                                                                                                ; I                ;                       ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|m_addr[4]                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[4]~output                                                                                                                                                ; I                ;                       ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|m_addr[5]                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[5]~output                                                                                                                                                ; I                ;                       ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|m_addr[6]                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[6]~output                                                                                                                                                ; I                ;                       ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|m_addr[7]                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[7]~output                                                                                                                                                ; I                ;                       ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|m_addr[8]                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[8]~output                                                                                                                                                ; I                ;                       ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|m_addr[9]                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[9]~output                                                                                                                                                ; I                ;                       ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|m_addr[10]                                        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[10]~output                                                                                                                                               ; I                ;                       ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|m_addr[11]                                        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[11]~output                                                                                                                                               ; I                ;                       ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|m_addr[12]                                        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[12]~output                                                                                                                                               ; I                ;                       ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|m_bank[0]                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_BA[0]~output                                                                                                                                                  ; I                ;                       ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|m_bank[1]                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_BA[1]~output                                                                                                                                                  ; I                ;                       ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|m_cmd[0]                                          ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|m_cmd[0]~_Duplicate_1                                                                               ; Q                ;                       ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|m_cmd[0]                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_WE_N~output                                                                                                                                                   ; I                ;                       ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|m_cmd[0]                                          ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                    ;                  ;                       ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|m_cmd[1]                                          ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|m_cmd[1]~_Duplicate_1                                                                               ; Q                ;                       ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|m_cmd[1]                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_CAS_N~output                                                                                                                                                  ; I                ;                       ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|m_cmd[1]                                          ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                    ;                  ;                       ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|m_cmd[2]                                          ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|m_cmd[2]~_Duplicate_1                                                                               ; Q                ;                       ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|m_cmd[2]                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_RAS_N~output                                                                                                                                                  ; I                ;                       ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|m_cmd[2]                                          ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                    ;                  ;                       ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|m_cmd[3]                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_CS_N~output                                                                                                                                                   ; I                ;                       ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|m_cmd[3]                                          ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                    ;                  ;                       ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|m_data[0]                                         ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|m_data[0]~_Duplicate_1                                                                              ; Q                ;                       ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|m_data[0]                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[0]~output                                                                                                                                                  ; I                ;                       ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|m_data[1]                                         ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|m_data[1]~_Duplicate_1                                                                              ; Q                ;                       ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|m_data[1]                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[1]~output                                                                                                                                                  ; I                ;                       ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|m_data[2]                                         ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|m_data[2]~_Duplicate_1                                                                              ; Q                ;                       ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|m_data[2]                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[2]~output                                                                                                                                                  ; I                ;                       ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|m_data[3]                                         ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|m_data[3]~_Duplicate_1                                                                              ; Q                ;                       ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|m_data[3]                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[3]~output                                                                                                                                                  ; I                ;                       ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|m_data[4]                                         ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|m_data[4]~_Duplicate_1                                                                              ; Q                ;                       ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|m_data[4]                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[4]~output                                                                                                                                                  ; I                ;                       ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|m_data[5]                                         ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|m_data[5]~_Duplicate_1                                                                              ; Q                ;                       ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|m_data[5]                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[5]~output                                                                                                                                                  ; I                ;                       ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|m_data[6]                                         ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|m_data[6]~_Duplicate_1                                                                              ; Q                ;                       ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|m_data[6]                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[6]~output                                                                                                                                                  ; I                ;                       ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|m_data[7]                                         ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|m_data[7]~_Duplicate_1                                                                              ; Q                ;                       ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|m_data[7]                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[7]~output                                                                                                                                                  ; I                ;                       ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|m_data[8]                                         ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|m_data[8]~_Duplicate_1                                                                              ; Q                ;                       ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|m_data[8]                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[8]~output                                                                                                                                                  ; I                ;                       ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|m_data[9]                                         ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|m_data[9]~_Duplicate_1                                                                              ; Q                ;                       ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|m_data[9]                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[9]~output                                                                                                                                                  ; I                ;                       ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|m_data[10]                                        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|m_data[10]~_Duplicate_1                                                                             ; Q                ;                       ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|m_data[10]                                        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[10]~output                                                                                                                                                 ; I                ;                       ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|m_data[11]                                        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|m_data[11]~_Duplicate_1                                                                             ; Q                ;                       ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|m_data[11]                                        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[11]~output                                                                                                                                                 ; I                ;                       ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|m_data[12]                                        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|m_data[12]~_Duplicate_1                                                                             ; Q                ;                       ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|m_data[12]                                        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[12]~output                                                                                                                                                 ; I                ;                       ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|m_data[13]                                        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|m_data[13]~_Duplicate_1                                                                             ; Q                ;                       ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|m_data[13]                                        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[13]~output                                                                                                                                                 ; I                ;                       ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|m_data[14]                                        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|m_data[14]~_Duplicate_1                                                                             ; Q                ;                       ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|m_data[14]                                        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[14]~output                                                                                                                                                 ; I                ;                       ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|m_data[15]                                        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|m_data[15]~_Duplicate_1                                                                             ; Q                ;                       ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|m_data[15]                                        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[15]~output                                                                                                                                                 ; I                ;                       ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|m_dqm[0]                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_LDQM~output                                                                                                                                                   ; I                ;                       ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|m_dqm[1]                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_UDQM~output                                                                                                                                                   ; I                ;                       ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|oe                                                ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|oe~_Duplicate_1                                                                                     ; Q                ;                       ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|oe                                                ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[0]~output                                                                                                                                                  ; OE               ;                       ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|oe                                                ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                    ;                  ;                       ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|oe~_Duplicate_1                                   ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|oe~_Duplicate_2                                                                                     ; Q                ;                       ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|oe~_Duplicate_1                                   ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[1]~output                                                                                                                                                  ; OE               ;                       ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|oe~_Duplicate_1                                   ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                    ;                  ;                       ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|oe~_Duplicate_2                                   ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|oe~_Duplicate_3                                                                                     ; Q                ;                       ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|oe~_Duplicate_2                                   ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[2]~output                                                                                                                                                  ; OE               ;                       ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|oe~_Duplicate_2                                   ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                    ;                  ;                       ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|oe~_Duplicate_3                                   ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|oe~_Duplicate_4                                                                                     ; Q                ;                       ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|oe~_Duplicate_3                                   ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[3]~output                                                                                                                                                  ; OE               ;                       ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|oe~_Duplicate_3                                   ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                    ;                  ;                       ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|oe~_Duplicate_4                                   ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|oe~_Duplicate_5                                                                                     ; Q                ;                       ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|oe~_Duplicate_4                                   ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[4]~output                                                                                                                                                  ; OE               ;                       ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|oe~_Duplicate_4                                   ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                    ;                  ;                       ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|oe~_Duplicate_5                                   ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|oe~_Duplicate_6                                                                                     ; Q                ;                       ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|oe~_Duplicate_5                                   ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[5]~output                                                                                                                                                  ; OE               ;                       ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|oe~_Duplicate_5                                   ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                    ;                  ;                       ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|oe~_Duplicate_6                                   ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|oe~_Duplicate_7                                                                                     ; Q                ;                       ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|oe~_Duplicate_6                                   ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[6]~output                                                                                                                                                  ; OE               ;                       ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|oe~_Duplicate_6                                   ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                    ;                  ;                       ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|oe~_Duplicate_7                                   ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|oe~_Duplicate_8                                                                                     ; Q                ;                       ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|oe~_Duplicate_7                                   ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[7]~output                                                                                                                                                  ; OE               ;                       ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|oe~_Duplicate_7                                   ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                    ;                  ;                       ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|oe~_Duplicate_8                                   ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|oe~_Duplicate_9                                                                                     ; Q                ;                       ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|oe~_Duplicate_8                                   ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[8]~output                                                                                                                                                  ; OE               ;                       ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|oe~_Duplicate_8                                   ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                    ;                  ;                       ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|oe~_Duplicate_9                                   ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|oe~_Duplicate_10                                                                                    ; Q                ;                       ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|oe~_Duplicate_9                                   ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[9]~output                                                                                                                                                  ; OE               ;                       ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|oe~_Duplicate_9                                   ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                    ;                  ;                       ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|oe~_Duplicate_10                                  ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|oe~_Duplicate_11                                                                                    ; Q                ;                       ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|oe~_Duplicate_10                                  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[10]~output                                                                                                                                                 ; OE               ;                       ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|oe~_Duplicate_10                                  ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                    ;                  ;                       ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|oe~_Duplicate_11                                  ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|oe~_Duplicate_12                                                                                    ; Q                ;                       ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|oe~_Duplicate_11                                  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[11]~output                                                                                                                                                 ; OE               ;                       ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|oe~_Duplicate_11                                  ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                    ;                  ;                       ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|oe~_Duplicate_12                                  ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|oe~_Duplicate_13                                                                                    ; Q                ;                       ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|oe~_Duplicate_12                                  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[12]~output                                                                                                                                                 ; OE               ;                       ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|oe~_Duplicate_12                                  ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                    ;                  ;                       ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|oe~_Duplicate_13                                  ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|oe~_Duplicate_14                                                                                    ; Q                ;                       ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|oe~_Duplicate_13                                  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[13]~output                                                                                                                                                 ; OE               ;                       ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|oe~_Duplicate_13                                  ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                    ;                  ;                       ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|oe~_Duplicate_14                                  ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|oe~_Duplicate_15                                                                                    ; Q                ;                       ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|oe~_Duplicate_14                                  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[14]~output                                                                                                                                                 ; OE               ;                       ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|oe~_Duplicate_14                                  ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                    ;                  ;                       ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|oe~_Duplicate_15                                  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[15]~output                                                                                                                                                 ; OE               ;                       ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|oe~_Duplicate_15                                  ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                    ;                  ;                       ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|za_data[0]                                        ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[0]~input                                                                                                                                                   ; O                ;                       ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|za_data[1]                                        ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[1]~input                                                                                                                                                   ; O                ;                       ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|za_data[2]                                        ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[2]~input                                                                                                                                                   ; O                ;                       ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|za_data[3]                                        ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[3]~input                                                                                                                                                   ; O                ;                       ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|za_data[4]                                        ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[4]~input                                                                                                                                                   ; O                ;                       ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|za_data[5]                                        ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[5]~input                                                                                                                                                   ; O                ;                       ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|za_data[6]                                        ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[6]~input                                                                                                                                                   ; O                ;                       ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|za_data[7]                                        ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[7]~input                                                                                                                                                   ; O                ;                       ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|za_data[8]                                        ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[8]~input                                                                                                                                                   ; O                ;                       ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|za_data[9]                                        ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[9]~input                                                                                                                                                   ; O                ;                       ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|za_data[10]                                       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[10]~input                                                                                                                                                  ; O                ;                       ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|za_data[11]                                       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[11]~input                                                                                                                                                  ; O                ;                       ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|za_data[12]                                       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[12]~input                                                                                                                                                  ; O                ;                       ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|za_data[13]                                       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[13]~input                                                                                                                                                  ; O                ;                       ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|za_data[14]                                       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[14]~input                                                                                                                                                  ; O                ;                       ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|za_data[15]                                       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[15]~input                                                                                                                                                  ; O                ;                       ;
+------------------------------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                        ;
+-----------------------------+-------------------------------+--------------+------------------+---------------+----------------------------+
; Name                        ; Ignored Entity                ; Ignored From ; Ignored To       ; Ignored Value ; Ignored Source             ;
+-----------------------------+-------------------------------+--------------+------------------+---------------+----------------------------+
; Location                    ;                               ;              ; ADC_CLK_10       ; PIN_N5        ; QSF Assignment             ;
; I/O Standard                ; edge_detection_top            ;              ; ADC_CLK_10       ; 3.3-V LVTTL   ; QSF Assignment             ;
; Fast Input Register         ; soc_video_system_pixel_buffer ;              ; za_data[0]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; soc_video_system_pixel_buffer ;              ; za_data[10]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; soc_video_system_pixel_buffer ;              ; za_data[11]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; soc_video_system_pixel_buffer ;              ; za_data[12]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; soc_video_system_pixel_buffer ;              ; za_data[13]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; soc_video_system_pixel_buffer ;              ; za_data[14]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; soc_video_system_pixel_buffer ;              ; za_data[15]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; soc_video_system_pixel_buffer ;              ; za_data[1]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; soc_video_system_pixel_buffer ;              ; za_data[2]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; soc_video_system_pixel_buffer ;              ; za_data[3]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; soc_video_system_pixel_buffer ;              ; za_data[4]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; soc_video_system_pixel_buffer ;              ; za_data[5]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; soc_video_system_pixel_buffer ;              ; za_data[6]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; soc_video_system_pixel_buffer ;              ; za_data[7]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; soc_video_system_pixel_buffer ;              ; za_data[8]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; soc_video_system_pixel_buffer ;              ; za_data[9]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; soc_video_system_pixel_buffer ;              ; m_data[0]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; soc_video_system_pixel_buffer ;              ; m_data[10]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; soc_video_system_pixel_buffer ;              ; m_data[11]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; soc_video_system_pixel_buffer ;              ; m_data[12]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; soc_video_system_pixel_buffer ;              ; m_data[13]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; soc_video_system_pixel_buffer ;              ; m_data[14]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; soc_video_system_pixel_buffer ;              ; m_data[15]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; soc_video_system_pixel_buffer ;              ; m_data[1]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; soc_video_system_pixel_buffer ;              ; m_data[2]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; soc_video_system_pixel_buffer ;              ; m_data[3]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; soc_video_system_pixel_buffer ;              ; m_data[4]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; soc_video_system_pixel_buffer ;              ; m_data[5]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; soc_video_system_pixel_buffer ;              ; m_data[6]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; soc_video_system_pixel_buffer ;              ; m_data[7]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; soc_video_system_pixel_buffer ;              ; m_data[8]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; soc_video_system_pixel_buffer ;              ; m_data[9]        ; ON            ; Compiler or HDL Assignment ;
+-----------------------------+-------------------------------+--------------+------------------+---------------+----------------------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 9117 ) ; 0.00 % ( 0 / 9117 )        ; 0.00 % ( 0 / 9117 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 9117 ) ; 0.00 % ( 0 / 9117 )        ; 0.00 % ( 0 / 9117 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 8902 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 201 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 14 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_system.pin.


+------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                ;
+---------------------------------------------+--------------------------------+
; Resource                                    ; Usage                          ;
+---------------------------------------------+--------------------------------+
; Total logic elements                        ; 5,379 / 49,760 ( 11 % )        ;
;     -- Combinational with no register       ; 1805                           ;
;     -- Register only                        ; 487                            ;
;     -- Combinational with a register        ; 3087                           ;
;                                             ;                                ;
; Logic element usage by number of LUT inputs ;                                ;
;     -- 4 input functions                    ; 1764                           ;
;     -- 3 input functions                    ; 1452                           ;
;     -- <=2 input functions                  ; 1676                           ;
;     -- Register only                        ; 487                            ;
;                                             ;                                ;
; Logic elements by mode                      ;                                ;
;     -- normal mode                          ; 3883                           ;
;     -- arithmetic mode                      ; 1009                           ;
;                                             ;                                ;
; Total registers*                            ; 3,643 / 51,509 ( 7 % )         ;
;     -- Dedicated logic registers            ; 3,574 / 49,760 ( 7 % )         ;
;     -- I/O registers                        ; 69 / 1,749 ( 4 % )             ;
;                                             ;                                ;
; Total LABs:  partially or completely used   ; 416 / 3,110 ( 13 % )           ;
; Virtual pins                                ; 0                              ;
; I/O pins                                    ; 113 / 360 ( 31 % )             ;
;     -- Clock pins                           ; 3 / 8 ( 38 % )                 ;
;     -- Dedicated input pins                 ; 1 / 1 ( 100 % )                ;
;                                             ;                                ;
; M9Ks                                        ; 174 / 182 ( 96 % )             ;
; UFM blocks                                  ; 0 / 1 ( 0 % )                  ;
; ADC blocks                                  ; 0 / 2 ( 0 % )                  ;
; Total block memory bits                     ; 1,301,336 / 1,677,312 ( 78 % ) ;
; Total block memory implementation bits      ; 1,603,584 / 1,677,312 ( 96 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 288 ( 0 % )                ;
; PLLs                                        ; 2 / 4 ( 50 % )                 ;
; Global signals                              ; 11                             ;
;     -- Global clocks                        ; 11 / 20 ( 55 % )               ;
; JTAGs                                       ; 1 / 1 ( 100 % )                ;
; CRC blocks                                  ; 0 / 1 ( 0 % )                  ;
; Remote update blocks                        ; 0 / 1 ( 0 % )                  ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )                  ;
; Impedance control blocks                    ; 0 / 1 ( 0 % )                  ;
; Average interconnect usage (total/H/V)      ; 4.6% / 4.7% / 4.6%             ;
; Peak interconnect usage (total/H/V)         ; 26.7% / 26.0% / 27.7%          ;
; Maximum fan-out                             ; 3195                           ;
; Highest non-global fan-out                  ; 1573                           ;
; Total fan-out                               ; 30666                          ;
; Average fan-out                             ; 3.23                           ;
+---------------------------------------------+--------------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+-------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                   ;
+----------------------------------------------+-----------------------+-----------------------+--------------------------------+
; Statistic                                    ; Top                   ; sld_hub:auto_hub      ; hard_block:auto_generated_inst ;
+----------------------------------------------+-----------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                 ; Low                   ; Low                   ; Low                            ;
;                                              ;                       ;                       ;                                ;
; Total logic elements                         ; 5238 / 49760 ( 11 % ) ; 141 / 49760 ( < 1 % ) ; 0 / 49760 ( 0 % )              ;
;     -- Combinational with no register        ; 1742                  ; 63                    ; 0                              ;
;     -- Register only                         ; 469                   ; 18                    ; 0                              ;
;     -- Combinational with a register         ; 3027                  ; 60                    ; 0                              ;
;                                              ;                       ;                       ;                                ;
; Logic element usage by number of LUT inputs  ;                       ;                       ;                                ;
;     -- 4 input functions                     ; 1708                  ; 56                    ; 0                              ;
;     -- 3 input functions                     ; 1422                  ; 30                    ; 0                              ;
;     -- <=2 input functions                   ; 1639                  ; 37                    ; 0                              ;
;     -- Register only                         ; 469                   ; 18                    ; 0                              ;
;                                              ;                       ;                       ;                                ;
; Logic elements by mode                       ;                       ;                       ;                                ;
;     -- normal mode                           ; 3768                  ; 115                   ; 0                              ;
;     -- arithmetic mode                       ; 1001                  ; 8                     ; 0                              ;
;                                              ;                       ;                       ;                                ;
; Total registers                              ; 3565                  ; 78                    ; 0                              ;
;     -- Dedicated logic registers             ; 3496 / 49760 ( 7 % )  ; 78 / 49760 ( < 1 % )  ; 0 / 49760 ( 0 % )              ;
;     -- I/O registers                         ; 138                   ; 0                     ; 0                              ;
;                                              ;                       ;                       ;                                ;
; Total LABs:  partially or completely used    ; 404 / 3110 ( 13 % )   ; 13 / 3110 ( < 1 % )   ; 0 / 3110 ( 0 % )               ;
;                                              ;                       ;                       ;                                ;
; Virtual pins                                 ; 0                     ; 0                     ; 0                              ;
; I/O pins                                     ; 113                   ; 0                     ; 0                              ;
; Embedded Multiplier 9-bit elements           ; 0 / 288 ( 0 % )       ; 0 / 288 ( 0 % )       ; 0 / 288 ( 0 % )                ;
; Total memory bits                            ; 1301336               ; 0                     ; 0                              ;
; Total RAM block bits                         ; 1603584               ; 0                     ; 0                              ;
; JTAG                                         ; 1 / 1 ( 100 % )       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ;
; PLL                                          ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )         ; 2 / 4 ( 50 % )                 ;
; M9K                                          ; 174 / 182 ( 95 % )    ; 0 / 182 ( 0 % )       ; 0 / 182 ( 0 % )                ;
; Clock control block                          ; 7 / 24 ( 29 % )       ; 0 / 24 ( 0 % )        ; 4 / 24 ( 16 % )                ;
; User Flash Memory                            ; 1 / 1 ( 100 % )       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ;
; Double data rate I/O input circuitry         ; 16 / 144 ( 11 % )     ; 0 / 144 ( 0 % )       ; 0 / 144 ( 0 % )                ;
; Double Data Rate I/O output circuitry        ; 37 / 500 ( 7 % )      ; 0 / 500 ( 0 % )       ; 0 / 500 ( 0 % )                ;
; Double Data Rate I/O output enable circuitry ; 16 / 500 ( 3 % )      ; 0 / 500 ( 0 % )       ; 0 / 500 ( 0 % )                ;
; Analog-to-Digital Converter                  ; 2 / 2 ( 100 % )       ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )                  ;
;                                              ;                       ;                       ;                                ;
; Connections                                  ;                       ;                       ;                                ;
;     -- Input Connections                     ; 3776                  ; 114                   ; 3                              ;
;     -- Registered Input Connections          ; 3434                  ; 86                    ; 0                              ;
;     -- Output Connections                    ; 394                   ; 121                   ; 3378                           ;
;     -- Registered Output Connections         ; 0                     ; 121                   ; 0                              ;
;                                              ;                       ;                       ;                                ;
; Internal Connections                         ;                       ;                       ;                                ;
;     -- Total Connections                     ; 30383                 ; 775                   ; 3391                           ;
;     -- Registered Connections                ; 14095                 ; 539                   ; 0                              ;
;                                              ;                       ;                       ;                                ;
; External Connections                         ;                       ;                       ;                                ;
;     -- Top                                   ; 554                   ; 235                   ; 3381                           ;
;     -- sld_hub:auto_hub                      ; 235                   ; 0                     ; 0                              ;
;     -- hard_block:auto_generated_inst        ; 3381                  ; 0                     ; 0                              ;
;                                              ;                       ;                       ;                                ;
; Partition Interface                          ;                       ;                       ;                                ;
;     -- Input Ports                           ; 42                    ; 38                    ; 3                              ;
;     -- Output Ports                          ; 52                    ; 55                    ; 6                              ;
;     -- Bidir Ports                           ; 52                    ; 0                     ; 0                              ;
;                                              ;                       ;                       ;                                ;
; Registered Ports                             ;                       ;                       ;                                ;
;     -- Registered Input Ports                ; 0                     ; 3                     ; 0                              ;
;     -- Registered Output Ports               ; 0                     ; 22                    ; 0                              ;
;                                              ;                       ;                       ;                                ;
; Port Connectivity                            ;                       ;                       ;                                ;
;     -- Input Ports driven by GND             ; 0                     ; 4                     ; 0                              ;
;     -- Output Ports driven by GND            ; 0                     ; 28                    ; 0                              ;
;     -- Input Ports driven by VCC             ; 0                     ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC            ; 0                     ; 0                     ; 0                              ;
;     -- Input Ports with no Source            ; 0                     ; 25                    ; 0                              ;
;     -- Output Ports with no Source           ; 0                     ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout            ; 0                     ; 30                    ; 1                              ;
;     -- Output Ports with no Fanout           ; 0                     ; 44                    ; 0                              ;
+----------------------------------------------+-----------------------+-----------------------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                          ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+-----------------------+---------------------------+----------------------+-----------+
; Name      ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard          ; Termination Control Block ; Location assigned by ; Slew Rate ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+-----------------------+---------------------------+----------------------+-----------+
; CLOCK2_50 ; N14   ; 6        ; 78           ; 29           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; CLOCK_50  ; P11   ; 3        ; 34           ; 0            ; 28           ; 75                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; KEY[0]    ; B8    ; 7        ; 46           ; 54           ; 28           ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3 V Schmitt Trigger ; --                        ; User                 ; 0         ;
; KEY[1]    ; A7    ; 7        ; 49           ; 54           ; 28           ; 26                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3 V Schmitt Trigger ; --                        ; User                 ; 0         ;
; SW[0]     ; C10   ; 7        ; 51           ; 54           ; 28           ; 8                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; SW[1]     ; C11   ; 7        ; 51           ; 54           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; SW[2]     ; D12   ; 7        ; 51           ; 54           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; SW[3]     ; C12   ; 7        ; 54           ; 54           ; 28           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; SW[4]     ; A12   ; 7        ; 54           ; 54           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; SW[5]     ; B12   ; 7        ; 49           ; 54           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; SW[6]     ; A13   ; 7        ; 54           ; 54           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; SW[7]     ; A14   ; 7        ; 58           ; 54           ; 28           ; 6                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; SW[8]     ; B14   ; 7        ; 56           ; 54           ; 0            ; 14                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; SW[9]     ; F15   ; 7        ; 69           ; 54           ; 0            ; 12                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+-----------------------+---------------------------+----------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; DRAM_ADDR[0]  ; U17   ; 5        ; 78           ; 3            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[10] ; T20   ; 5        ; 78           ; 20           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[11] ; P20   ; 5        ; 78           ; 24           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[12] ; R20   ; 5        ; 78           ; 20           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[1]  ; W19   ; 5        ; 78           ; 16           ; 22           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[2]  ; V18   ; 5        ; 78           ; 15           ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[3]  ; U18   ; 5        ; 78           ; 3            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[4]  ; U19   ; 5        ; 78           ; 15           ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[5]  ; T18   ; 5        ; 78           ; 20           ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[6]  ; T19   ; 5        ; 78           ; 20           ; 22           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[7]  ; R18   ; 5        ; 78           ; 24           ; 22           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[8]  ; P18   ; 5        ; 78           ; 24           ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[9]  ; P19   ; 5        ; 78           ; 24           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_BA[0]    ; T21   ; 5        ; 78           ; 18           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_BA[1]    ; T22   ; 5        ; 78           ; 18           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_CAS_N    ; U21   ; 5        ; 78           ; 21           ; 21           ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_CKE      ; N22   ; 5        ; 78           ; 23           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_CLK      ; L14   ; 6        ; 78           ; 36           ; 22           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_CS_N     ; U20   ; 5        ; 78           ; 17           ; 14           ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_LDQM     ; V22   ; 5        ; 78           ; 17           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_RAS_N    ; U22   ; 5        ; 78           ; 21           ; 14           ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_UDQM     ; J21   ; 6        ; 78           ; 30           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_WE_N     ; V20   ; 5        ; 78           ; 17           ; 21           ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[0]       ; A8    ; 7        ; 46           ; 54           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[1]       ; A9    ; 7        ; 46           ; 54           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[2]       ; A10   ; 7        ; 51           ; 54           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[3]       ; B10   ; 7        ; 46           ; 54           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[4]       ; D13   ; 7        ; 56           ; 54           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[5]       ; C13   ; 7        ; 58           ; 54           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[6]       ; E14   ; 7        ; 66           ; 54           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[7]       ; D14   ; 7        ; 56           ; 54           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[8]       ; A11   ; 7        ; 51           ; 54           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[9]       ; B11   ; 7        ; 49           ; 54           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_B[0]      ; P1    ; 2        ; 0            ; 13           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_B[1]      ; T1    ; 2        ; 0            ; 15           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_B[2]      ; P4    ; 2        ; 0            ; 23           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_B[3]      ; N2    ; 2        ; 0            ; 18           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_G[0]      ; W1    ; 2        ; 0            ; 9            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_G[1]      ; T2    ; 2        ; 0            ; 15           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_G[2]      ; R2    ; 2        ; 0            ; 3            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_G[3]      ; R1    ; 2        ; 0            ; 3            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_HS        ; N3    ; 2        ; 0            ; 18           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_R[0]      ; AA1   ; 3        ; 18           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_R[1]      ; V1    ; 2        ; 0            ; 12           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_R[2]      ; Y2    ; 3        ; 16           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_R[3]      ; Y1    ; 3        ; 16           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_VS        ; N1    ; 2        ; 0            ; 13           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Location assigned by ; Output Enable Source ; Output Enable Group                                                                                                                                                             ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRAM_DQ[0]  ; Y21   ; 5        ; 78           ; 16           ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|oe                                                                                                               ;
; DRAM_DQ[10] ; H21   ; 6        ; 78           ; 29           ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|oe~_Duplicate_10                                                                                                 ;
; DRAM_DQ[11] ; H22   ; 6        ; 78           ; 29           ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|oe~_Duplicate_11                                                                                                 ;
; DRAM_DQ[12] ; G22   ; 6        ; 78           ; 31           ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|oe~_Duplicate_12                                                                                                 ;
; DRAM_DQ[13] ; G20   ; 6        ; 78           ; 31           ; 21           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|oe~_Duplicate_13                                                                                                 ;
; DRAM_DQ[14] ; G19   ; 6        ; 78           ; 31           ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|oe~_Duplicate_14                                                                                                 ;
; DRAM_DQ[15] ; F22   ; 6        ; 78           ; 31           ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|oe~_Duplicate_15                                                                                                 ;
; DRAM_DQ[1]  ; Y20   ; 5        ; 78           ; 16           ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|oe~_Duplicate_1                                                                                                  ;
; DRAM_DQ[2]  ; AA22  ; 5        ; 78           ; 3            ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|oe~_Duplicate_2                                                                                                  ;
; DRAM_DQ[3]  ; AA21  ; 5        ; 78           ; 3            ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|oe~_Duplicate_3                                                                                                  ;
; DRAM_DQ[4]  ; Y22   ; 5        ; 78           ; 15           ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|oe~_Duplicate_4                                                                                                  ;
; DRAM_DQ[5]  ; W22   ; 5        ; 78           ; 15           ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|oe~_Duplicate_5                                                                                                  ;
; DRAM_DQ[6]  ; W20   ; 5        ; 78           ; 16           ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|oe~_Duplicate_6                                                                                                  ;
; DRAM_DQ[7]  ; V21   ; 5        ; 78           ; 17           ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|oe~_Duplicate_7                                                                                                  ;
; DRAM_DQ[8]  ; P21   ; 5        ; 78           ; 23           ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|oe~_Duplicate_8                                                                                                  ;
; DRAM_DQ[9]  ; J22   ; 6        ; 78           ; 30           ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|oe~_Duplicate_9                                                                                                  ;
; GPIO[0]     ; V10   ; 3        ; 31           ; 0            ; 21           ; 77                    ; 0                  ; yes    ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                               ;
; GPIO[10]    ; W5    ; 3        ; 14           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                               ;
; GPIO[11]    ; AA15  ; 4        ; 54           ; 0            ; 28           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                               ;
; GPIO[12]    ; AA14  ; 4        ; 51           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                               ;
; GPIO[13]    ; W13   ; 4        ; 46           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                               ;
; GPIO[14]    ; W12   ; 4        ; 46           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                               ;
; GPIO[15]    ; AB13  ; 4        ; 40           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                               ;
; GPIO[16]    ; AB12  ; 4        ; 40           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                               ;
; GPIO[17]    ; Y11   ; 4        ; 36           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                               ;
; GPIO[18]    ; AB11  ; 4        ; 38           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                               ;
; GPIO[19]    ; W11   ; 4        ; 36           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                               ;
; GPIO[1]     ; W10   ; 3        ; 24           ; 0            ; 28           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                               ;
; GPIO[20]    ; AB10  ; 4        ; 38           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                               ;
; GPIO[21]    ; AA10  ; 3        ; 34           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                               ;
; GPIO[22]    ; AA9   ; 3        ; 34           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                               ;
; GPIO[23]    ; Y8    ; 3        ; 20           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; soc_video_system:u0|soc_video_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|serial_data~1 (inverted) ;
; GPIO[24]    ; AA8   ; 3        ; 31           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                               ;
; GPIO[25]    ; Y7    ; 3        ; 20           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                               ;
; GPIO[26]    ; AA7   ; 3        ; 29           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                               ;
; GPIO[27]    ; Y6    ; 3        ; 20           ; 0            ; 28           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                               ;
; GPIO[28]    ; AA6   ; 3        ; 29           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                               ;
; GPIO[29]    ; Y5    ; 3        ; 18           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                               ;
; GPIO[2]     ; V9    ; 3        ; 31           ; 0            ; 28           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                               ;
; GPIO[30]    ; AA5   ; 3        ; 26           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                               ;
; GPIO[31]    ; Y4    ; 3        ; 24           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                               ;
; GPIO[32]    ; AB3   ; 3        ; 22           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                               ;
; GPIO[33]    ; Y3    ; 3        ; 24           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                               ;
; GPIO[34]    ; AB2   ; 3        ; 22           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                               ;
; GPIO[35]    ; AA2   ; 3        ; 18           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                               ;
; GPIO[3]     ; W9    ; 3        ; 22           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                               ;
; GPIO[4]     ; V8    ; 3        ; 20           ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                               ;
; GPIO[5]     ; W8    ; 3        ; 24           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                               ;
; GPIO[6]     ; V7    ; 3        ; 20           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                               ;
; GPIO[7]     ; W7    ; 3        ; 24           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                               ;
; GPIO[8]     ; W6    ; 3        ; 16           ; 0            ; 28           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                               ;
; GPIO[9]     ; V5    ; 3        ; 14           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                               ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                                         ;
+----------+----------------------------------------------------+--------------------------------+---------------------+------------------+
; Location ; Pin Name                                           ; Reserved As                    ; User Signal Name    ; Pin Type         ;
+----------+----------------------------------------------------+--------------------------------+---------------------+------------------+
; H2       ; DIFFIO_RX_L17n, DIFFOUT_L17n, TMS, Low_Speed       ; Reserved as secondary function ; altera_reserved_tms ; Dual Purpose Pin ;
; G2       ; DIFFIO_RX_L17p, DIFFOUT_L17p, TCK, Low_Speed       ; Reserved as secondary function ; altera_reserved_tck ; Dual Purpose Pin ;
; L4       ; DIFFIO_RX_L18n, DIFFOUT_L18n, TDI, Low_Speed       ; Reserved as secondary function ; altera_reserved_tdi ; Dual Purpose Pin ;
; M5       ; DIFFIO_RX_L18p, DIFFOUT_L18p, TDO, Low_Speed       ; Reserved as secondary function ; altera_reserved_tdo ; Dual Purpose Pin ;
; H10      ; CONFIG_SEL, Low_Speed                              ; Reserved as secondary function ; ~ALTERA_CONFIG_SEL~ ; Dual Purpose Pin ;
; H9       ; nCONFIG, Low_Speed                                 ; Reserved as secondary function ; ~ALTERA_nCONFIG~    ; Dual Purpose Pin ;
; G9       ; DIFFIO_RX_T50p, DIFFOUT_T50p, nSTATUS, Low_Speed   ; Reserved as secondary function ; ~ALTERA_nSTATUS~    ; Dual Purpose Pin ;
; F8       ; DIFFIO_RX_T50n, DIFFOUT_T50n, CONF_DONE, Low_Speed ; Reserved as secondary function ; ~ALTERA_CONF_DONE~  ; Dual Purpose Pin ;
+----------+----------------------------------------------------+--------------------------------+---------------------+------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1A       ; 0 / 16 ( 0 % )   ; 2.5V          ; --           ;
; 1B       ; 4 / 24 ( 17 % )  ; 2.5V          ; --           ;
; 2        ; 11 / 36 ( 31 % ) ; 3.3V          ; --           ;
; 3        ; 30 / 48 ( 63 % ) ; 3.3V          ; --           ;
; 4        ; 10 / 48 ( 21 % ) ; 3.3V          ; --           ;
; 5        ; 30 / 40 ( 75 % ) ; 3.3V          ; --           ;
; 6        ; 10 / 60 ( 17 % ) ; 3.3V          ; --           ;
; 7        ; 22 / 52 ( 42 % ) ; 3.3V          ; --           ;
; 8        ; 4 / 36 ( 11 % )  ; 2.5V          ; --           ;
+----------+------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                            ;
+----------+------------+----------+--------------------------------------+--------+-----------------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                       ; Dir.   ; I/O Standard          ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+--------------------------------------+--------+-----------------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; A2       ; 481        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A3       ; 483        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 475        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ; 473        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A6       ; 471        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 445        ; 7        ; KEY[1]                               ; input  ; 3.3 V Schmitt Trigger ;         ; Column I/O ; Y               ; no       ; Off          ;
; A8       ; 447        ; 7        ; LEDR[0]                              ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; A9       ; 449        ; 7        ; LEDR[1]                              ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; A10      ; 439        ; 7        ; LEDR[2]                              ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; A11      ; 437        ; 7        ; LEDR[8]                              ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; A12      ; 435        ; 7        ; SW[4]                                ; input  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; A13      ; 433        ; 7        ; SW[6]                                ; input  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; A14      ; 425        ; 7        ; SW[7]                                ; input  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; A15      ; 421        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A16      ; 419        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A17      ; 407        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A18      ; 405        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A19      ; 403        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A20      ; 401        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A21      ; 371        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; A22      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; AA1      ; 133        ; 3        ; VGA_R[0]                             ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA2      ; 135        ; 3        ; GPIO[35]                             ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA3      ; 153        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; --       ; --           ;
; AA4      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; AA5      ; 157        ; 3        ; GPIO[30]                             ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA6      ; 156        ; 3        ; GPIO[28]                             ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA7      ; 158        ; 3        ; GPIO[26]                             ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA8      ; 165        ; 3        ; GPIO[24]                             ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA9      ; 169        ; 3        ; GPIO[22]                             ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA10     ; 170        ; 3        ; GPIO[21]                             ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA11     ; 180        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA12     ; 182        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA13     ; 197        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; --       ; --           ;
; AA14     ; 201        ; 4        ; GPIO[12]                             ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA15     ; 205        ; 4        ; GPIO[11]                             ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA16     ; 211        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA17     ; 212        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA18     ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; AA19     ; 217        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA20     ; 227        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA21     ; 245        ; 5        ; DRAM_DQ[3]                           ; bidir  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AA22     ; 247        ; 5        ; DRAM_DQ[2]                           ; bidir  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AB1      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; AB2      ; 145        ; 3        ; GPIO[34]                             ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB3      ; 147        ; 3        ; GPIO[32]                             ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB4      ; 155        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB5      ; 159        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB6      ; 161        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB7      ; 163        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB8      ; 167        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB9      ; 171        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB10     ; 177        ; 4        ; GPIO[20]                             ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB11     ; 179        ; 4        ; GPIO[18]                             ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB12     ; 181        ; 4        ; GPIO[16]                             ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB13     ; 183        ; 4        ; GPIO[15]                             ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB14     ; 199        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB15     ; 203        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB16     ; 209        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB17     ; 241        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB18     ; 243        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB19     ; 213        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB20     ; 215        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB21     ; 225        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB22     ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B1       ; 495        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B2       ; 493        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B3       ; 484        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 486        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ; 485        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B6       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B7       ; 469        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 451        ; 7        ; KEY[0]                               ; input  ; 3.3 V Schmitt Trigger ;         ; Column I/O ; Y               ; no       ; Off          ;
; B9       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B10      ; 448        ; 7        ; LEDR[3]                              ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; B11      ; 443        ; 7        ; LEDR[9]                              ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; B12      ; 441        ; 7        ; SW[5]                                ; input  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; B13      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B14      ; 427        ; 7        ; SW[8]                                ; input  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; B15      ; 423        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; --       ; --           ;
; B16      ; 417        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B17      ; 402        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B18      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B19      ; 399        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B20      ; 369        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; B21      ; 367        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; B22      ; 365        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; C1       ; 33         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; --       ; --           ;
; C2       ; 499        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C3       ; 497        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ; 487        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C5       ; 489        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C6       ; 477        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C7       ; 467        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C8       ; 465        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ; 450        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C10      ; 442        ; 7        ; SW[0]                                ; input  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; C11      ; 440        ; 7        ; SW[1]                                ; input  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; C12      ; 436        ; 7        ; SW[3]                                ; input  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; C13      ; 426        ; 7        ; LEDR[5]                              ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; C14      ; 424        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ; 418        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C16      ; 416        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C17      ; 391        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C18      ; 400        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C19      ; 397        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C20      ; 357        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; C21      ; 347        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; C22      ; 343        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D1       ; 35         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 31         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D3       ; 29         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D4       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; D5       ; 491        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D6       ; 496        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ; 479        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; --       ; --           ;
; D8       ; 472        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D9       ; 474        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D10      ; 476        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D11      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; D12      ; 438        ; 7        ; SW[2]                                ; input  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; D13      ; 431        ; 7        ; LEDR[4]                              ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; D14      ; 428        ; 7        ; LEDR[7]                              ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; D15      ; 404        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D16      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; D17      ; 389        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D18      ; 385        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D19      ; 359        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D20      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; D21      ; 345        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; --       ; --           ;
; D22      ; 341        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 41         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E2       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; E3       ; 3          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E4       ; 1          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E5       ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; E6       ; 498        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; E8       ; 488        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ; 478        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E10      ; 466        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 464        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E12      ; 429        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E13      ; 430        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E14      ; 406        ; 7        ; LEDR[6]                              ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; E15      ; 390        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E16      ; 388        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E17      ; 366        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E18      ; 387        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E19      ; 352        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E20      ; 355        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E21      ; 335        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E22      ; 333        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F1       ; 47         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 43         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 7          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F4       ; 2          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F5       ; 0          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F6       ;            ;          ; NC                                   ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; F7       ; 490        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; F8       ; 494        ; 8        ; ~ALTERA_CONF_DONE~ / RESERVED_INPUT  ; input  ; 2.5 V Schmitt Trigger ;         ; Column I/O ; N               ; no       ; Off          ;
; F9       ;            ; 8        ; VCCIO8                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; F10      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; F11      ;            ; 8        ; VCCIO8                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; F12      ;            ; 7        ; VCCIO7                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; F13      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; F14      ;            ; 7        ; VCCIO7                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; F15      ; 398        ; 7        ; SW[9]                                ; input  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; F16      ; 396        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; F17      ; 364        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F18      ; 354        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F19      ; 353        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F20      ; 342        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F21      ; 340        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F22      ; 331        ; 6        ; DRAM_DQ[15]                          ; bidir  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G1       ; 45         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G2       ; 34         ; 1B       ; altera_reserved_tck                  ; input  ; 2.5 V Schmitt Trigger ;         ; Row I/O    ; N               ; no       ; Off          ;
; G3       ; 11         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G4       ; 5          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G5       ;            ;          ; ANAIN1                               ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; G6       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCD_PLL3                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G9       ; 492        ; 8        ; ~ALTERA_nSTATUS~ / RESERVED_INPUT    ; input  ; 2.5 V Schmitt Trigger ;         ; Column I/O ; N               ; no       ; Off          ;
; G10      ;            ; 8        ; VCCIO8                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; G11      ;            ; 8        ; VCCIO8                               ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; G12      ;            ; 7        ; VCCIO7                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; G13      ;            ; 7        ; VCCIO7                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; G14      ;            ; 7        ; VCCIO7                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; G15      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G16      ;            ;          ; VCCD_PLL2                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; G17      ; 386        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G18      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G19      ; 330        ; 6        ; DRAM_DQ[14]                          ; bidir  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G20      ; 328        ; 6        ; DRAM_DQ[13]                          ; bidir  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G21      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G22      ; 329        ; 6        ; DRAM_DQ[12]                          ; bidir  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H1       ; 44         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H2       ; 32         ; 1B       ; altera_reserved_tms                  ; input  ; 2.5 V Schmitt Trigger ;         ; Row I/O    ; N               ; no       ; Off          ;
; H3       ; 10         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H4       ; 9          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H5       ;            ;          ; REFGND                               ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; ADC_VREF                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; H7       ;            ; --       ; VCCA_ADC                             ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; H8       ;            ; --       ; VCCA3                                ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; H9       ; 482        ; 8        ; ~ALTERA_nCONFIG~ / RESERVED_INPUT    ; input  ; 2.5 V Schmitt Trigger ;         ; Column I/O ; N               ; no       ; Off          ;
; H10      ; 480        ; 8        ; ~ALTERA_CONFIG_SEL~ / RESERVED_INPUT ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; H11      ; 470        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; H12      ; 444        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; H13      ; 432        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; H14      ; 420        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; H15      ;            ; --       ; VCCA2                                ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; H16      ;            ; 6        ; VCCIO6                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; H17      ; 384        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H18      ; 374        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H19      ; 372        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H20      ; 375        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H21      ; 323        ; 6        ; DRAM_DQ[10]                          ; bidir  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H22      ; 321        ; 6        ; DRAM_DQ[11]                          ; bidir  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J1       ; 46         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J2       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; J3       ; 15         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J4       ; 8          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J5       ;            ;          ; ANAIN2                               ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; J6       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; J7       ;            ;          ; VCCINT                               ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; J8       ; 4          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J9       ; 6          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J10      ; 468        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; J11      ; 446        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; J12      ; 434        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; J13      ; 422        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; J14      ; 368        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J15      ; 370        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J16      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; J17      ;            ; 6        ; VCCIO6                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; J18      ; 362        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J19      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; J20      ; 373        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J21      ; 327        ; 6        ; DRAM_UDQM                            ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J22      ; 325        ; 6        ; DRAM_DQ[9]                           ; bidir  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K1       ; 49         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 37         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K3       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; K4       ; 13         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K5       ; 12         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K6       ; 14         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K7       ;            ; 1A       ; VCCIO1A                              ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; K8       ; 28         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K9       ; 30         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K10      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; K11      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; K14      ; 356        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K15      ; 358        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K16      ;            ; 6        ; VCCIO6                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; K17      ;            ; 6        ; VCCIO6                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; K18      ; 360        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K19      ; 361        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K20      ; 363        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K21      ; 326        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K22      ; 324        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ; 51         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L2       ; 39         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L3       ;            ;          ; DNU                                  ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; L4       ; 36         ; 1B       ; altera_reserved_tdi                  ; input  ; 2.5 V Schmitt Trigger ;         ; Row I/O    ; N               ; no       ; Off          ;
; L5       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; L6       ;            ; 1A       ; VCCIO1A                              ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; L7       ;            ; 1B       ; VCCIO1B                              ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; L8       ; 40         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L9       ; 42         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L10      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; L11      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; L12      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; L14      ; 344        ; 6        ; DRAM_CLK                             ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L15      ; 346        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L16      ;            ; 6        ; VCCIO6                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; L17      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; L18      ; 350        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L19      ; 349        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L20      ; 351        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L21      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; L22      ; 314        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 79         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M2       ; 77         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ; 50         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M4       ; 48         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M5       ; 38         ; 1B       ; altera_reserved_tdo                  ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; M6       ;            ; 1B       ; VCCIO1B                              ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; M7       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; M8       ; 72         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M9       ; 74         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M10      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; M11      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; M13      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; M14      ; 334        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M15      ; 332        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M16      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; M17      ;            ; 6        ; VCCIO6                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; M18      ; 348        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M19      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; M20      ; 337        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M21      ; 312        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M22      ; 315        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N1       ; 87         ; 2        ; VGA_VS                               ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N2       ; 75         ; 2        ; VGA_B[3]                             ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N3       ; 73         ; 2        ; VGA_HS                               ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N4       ; 56         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N5       ; 58         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N6       ;            ; 2        ; VCCIO2                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; N7       ;            ; 2        ; VCCIO2                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; N8       ; 84         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N9       ; 86         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N10      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; N12      ;            ; --       ; VCC                                  ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; N14      ; 320        ; 6        ; CLOCK2_50                            ; input  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N15      ; 322        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N16      ;            ; 5        ; VCCIO5                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; N17      ;            ; 6        ; VCCIO6                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; N18      ; 336        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N19      ; 338        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N20      ; 339        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N21      ; 313        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N22      ; 307        ; 5        ; DRAM_CKE                             ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P1       ; 85         ; 2        ; VGA_B[0]                             ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P2       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; P3       ; 76         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P4       ; 57         ; 2        ; VGA_B[2]                             ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P5       ; 59         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P6       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; P7       ;            ; 2        ; VCCIO2                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; P8       ; 96         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P9       ; 142        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; P10      ; 154        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; P11      ; 166        ; 3        ; CLOCK_50                             ; input  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; P12      ; 178        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; P13      ; 198        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; P14      ; 306        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P15      ; 304        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P16      ;            ; 5        ; VCCIO5                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; P17      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; P18      ; 310        ; 5        ; DRAM_ADDR[8]                         ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P19      ; 309        ; 5        ; DRAM_ADDR[9]                         ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P20      ; 311        ; 5        ; DRAM_ADDR[11]                        ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P21      ; 305        ; 5        ; DRAM_DQ[8]                           ; bidir  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P22      ; 303        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; --       ; --           ;
; R1       ; 121        ; 2        ; VGA_G[3]                             ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R2       ; 123        ; 2        ; VGA_G[2]                             ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R3       ; 78         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R4       ; 80         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R5       ; 82         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R6       ;            ; 2        ; VCCIO2                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; R7       ; 98         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R8       ;            ; --       ; VCCA1                                ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; R9       ; 140        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; R10      ; 152        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; R11      ; 164        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; R12      ; 176        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; R13      ; 196        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; R14      ; 294        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R15      ; 292        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R16      ;            ; 5        ; VCCIO5                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; R17      ;            ; 5        ; VCCIO5                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; R18      ; 308        ; 5        ; DRAM_ADDR[7]                         ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R19      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; R20      ; 299        ; 5        ; DRAM_ADDR[12]                        ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R21      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; R22      ; 301        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ; 81         ; 2        ; VGA_B[1]                             ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T2       ; 83         ; 2        ; VGA_G[1]                             ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T3       ; 88         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T4       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; T5       ; 120        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T6       ; 122        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T7       ;            ;          ; VCCD_PLL1                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; T8       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; T9       ;            ; 3        ; VCCIO3                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; T10      ;            ; 3        ; VCCIO3                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; T11      ;            ; 3        ; VCCIO3                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; T12      ;            ; 4        ; VCCIO4                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; T13      ;            ; 4        ; VCCIO4                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; T14      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; T15      ;            ; --       ; VCCA4                                ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T16      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; T17      ;            ; 5        ; VCCIO5                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; T18      ; 298        ; 5        ; DRAM_ADDR[5]                         ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T19      ; 296        ; 5        ; DRAM_ADDR[6]                         ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T20      ; 297        ; 5        ; DRAM_ADDR[10]                        ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T21      ; 293        ; 5        ; DRAM_BA[0]                           ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T22      ; 295        ; 5        ; DRAM_BA[1]                           ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U1       ; 89         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U2       ; 90         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U3       ; 93         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U4       ; 92         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U5       ; 94         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U6       ; 128        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; U7       ; 130        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; U8       ;            ; 3        ; VCCIO3                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; U9       ;            ; 3        ; VCCIO3                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; U10      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; U11      ;            ; 4        ; VCCIO4                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; U12      ;            ; 4        ; VCCIO4                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; U13      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; U14      ;            ; 4        ; VCCIO4                               ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; U15      ; 208        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; U16      ;            ;          ; VCCD_PLL4                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; U17      ; 246        ; 5        ; DRAM_ADDR[0]                         ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U18      ; 244        ; 5        ; DRAM_ADDR[3]                         ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U19      ; 282        ; 5        ; DRAM_ADDR[4]                         ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U20      ; 290        ; 5        ; DRAM_CS_N                            ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U21      ; 300        ; 5        ; DRAM_CAS_N                           ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U22      ; 302        ; 5        ; DRAM_RAS_N                           ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V1       ; 91         ; 2        ; VGA_R[1]                             ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V2       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; V3       ; 95         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; V4       ; 125        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V5       ; 127        ; 3        ; GPIO[9]                              ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; V6       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; V7       ; 136        ; 3        ; GPIO[6]                              ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; V8       ; 138        ; 3        ; GPIO[4]                              ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; V9       ; 160        ; 3        ; GPIO[2]                              ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; V10      ; 162        ; 3        ; GPIO[0]                              ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; V11      ; 172        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V12      ; 174        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V13      ; 192        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V14      ; 204        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V15      ; 216        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V16      ; 210        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V17      ; 242        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V18      ; 280        ; 5        ; DRAM_ADDR[2]                         ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V19      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; V20      ; 288        ; 5        ; DRAM_WE_N                            ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V21      ; 289        ; 5        ; DRAM_DQ[7]                           ; bidir  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V22      ; 291        ; 5        ; DRAM_LDQM                            ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W1       ; 97         ; 2        ; VGA_G[0]                             ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W2       ; 99         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; W3       ; 134        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W4       ; 132        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W5       ; 124        ; 3        ; GPIO[10]                             ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; W6       ; 126        ; 3        ; GPIO[8]                              ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; W7       ; 148        ; 3        ; GPIO[7]                              ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; W8       ; 150        ; 3        ; GPIO[5]                              ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; W9       ; 144        ; 3        ; GPIO[3]                              ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; W10      ; 146        ; 3        ; GPIO[1]                              ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; W11      ; 173        ; 4        ; GPIO[19]                             ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; W12      ; 193        ; 4        ; GPIO[14]                             ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; W13      ; 195        ; 4        ; GPIO[13]                             ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; W14      ; 194        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W15      ; 206        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W16      ; 218        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W17      ; 240        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W18      ; 226        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W19      ; 284        ; 5        ; DRAM_ADDR[1]                         ; output ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W20      ; 286        ; 5        ; DRAM_DQ[6]                           ; bidir  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W21      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; W22      ; 283        ; 5        ; DRAM_DQ[5]                           ; bidir  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y1       ; 129        ; 3        ; VGA_R[3]                             ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y2       ; 131        ; 3        ; VGA_R[2]                             ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y3       ; 149        ; 3        ; GPIO[33]                             ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y4       ; 151        ; 3        ; GPIO[31]                             ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y5       ; 137        ; 3        ; GPIO[29]                             ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y6       ; 139        ; 3        ; GPIO[27]                             ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y7       ; 141        ; 3        ; GPIO[25]                             ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y8       ; 143        ; 3        ; GPIO[23]                             ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y9       ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; Y10      ; 168        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y11      ; 175        ; 4        ; GPIO[17]                             ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y12      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; Y13      ; 200        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y14      ; 202        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y15      ;            ;          ; GND                                  ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; Y16      ; 207        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y17      ; 214        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y18      ; 219        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y19      ; 224        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y20      ; 285        ; 5        ; DRAM_DQ[1]                           ; bidir  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y21      ; 287        ; 5        ; DRAM_DQ[0]                           ; bidir  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y22      ; 281        ; 5        ; DRAM_DQ[4]                           ; bidir  ; 3.3-V LVTTL           ;         ; Row I/O    ; Y               ; no       ; Off          ;
+----------+------------+----------+--------------------------------------+--------+-----------------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                                                                                                                                                                                                 ;
+-------------------------------+-------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                          ; soc_video_system:u0|soc_video_system_altpll_0:altpll_0|soc_video_system_altpll_0_altpll_ih92:sd1|pll7 ; soc_video_system:u0|soc_video_system_video_pll:video_pll|altera_up_altpll:video_pll|altpll:PLL_for_DE_Series_Boards|altpll_8aa2:auto_generated|pll1 ;
+-------------------------------+-------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; SDC pin name                  ; u0|altpll_0|sd1|pll7                                                                                  ; u0|video_pll|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1                                                                                 ;
; PLL mode                      ; Normal                                                                                                ; Normal                                                                                                                                              ;
; Compensate clock              ; clock0                                                                                                ; clock0                                                                                                                                              ;
; Compensated input/output pins ; --                                                                                                    ; --                                                                                                                                                  ;
; Switchover type               ; --                                                                                                    ; --                                                                                                                                                  ;
; Input frequency 0             ; 50.0 MHz                                                                                              ; 50.0 MHz                                                                                                                                            ;
; Input frequency 1             ; --                                                                                                    ; --                                                                                                                                                  ;
; Nominal PFD frequency         ; 50.0 MHz                                                                                              ; 50.0 MHz                                                                                                                                            ;
; Nominal VCO frequency         ; 600.0 MHz                                                                                             ; 600.0 MHz                                                                                                                                           ;
; VCO post scale K counter      ; 2                                                                                                     ; 2                                                                                                                                                   ;
; VCO frequency control         ; Auto                                                                                                  ; Auto                                                                                                                                                ;
; VCO phase shift step          ; 208 ps                                                                                                ; 208 ps                                                                                                                                              ;
; VCO multiply                  ; --                                                                                                    ; --                                                                                                                                                  ;
; VCO divide                    ; --                                                                                                    ; --                                                                                                                                                  ;
; Freq min lock                 ; 25.0 MHz                                                                                              ; 25.0 MHz                                                                                                                                            ;
; Freq max lock                 ; 54.18 MHz                                                                                             ; 54.18 MHz                                                                                                                                           ;
; M VCO Tap                     ; 1                                                                                                     ; 0                                                                                                                                                   ;
; M Initial                     ; 4                                                                                                     ; 1                                                                                                                                                   ;
; M value                       ; 12                                                                                                    ; 12                                                                                                                                                  ;
; N value                       ; 1                                                                                                     ; 1                                                                                                                                                   ;
; Charge pump current           ; setting 1                                                                                             ; setting 1                                                                                                                                           ;
; Loop filter resistance        ; setting 27                                                                                            ; setting 27                                                                                                                                          ;
; Loop filter capacitance       ; setting 0                                                                                             ; setting 0                                                                                                                                           ;
; Bandwidth                     ; 680 kHz to 980 kHz                                                                                    ; 680 kHz to 980 kHz                                                                                                                                  ;
; Bandwidth type                ; Medium                                                                                                ; Medium                                                                                                                                              ;
; Real time reconfigurable      ; Off                                                                                                   ; Off                                                                                                                                                 ;
; Scan chain MIF file           ; --                                                                                                    ; --                                                                                                                                                  ;
; Preserve PLL counter order    ; Off                                                                                                   ; Off                                                                                                                                                 ;
; PLL location                  ; PLL_1                                                                                                 ; PLL_4                                                                                                                                               ;
; Inclk0 signal                 ; CLOCK_50                                                                                              ; CLOCK_50                                                                                                                                            ;
; Inclk1 signal                 ; --                                                                                                    ; --                                                                                                                                                  ;
; Inclk0 signal type            ; Dedicated Pin                                                                                         ; Dedicated Pin                                                                                                                                       ;
; Inclk1 signal type            ; --                                                                                                    ; --                                                                                                                                                  ;
+-------------------------------+-------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+----------------------------------------------------------------------------+
; Name                                                                                                                                                  ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift     ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                                               ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+----------------------------------------------------------------------------+
; soc_video_system:u0|soc_video_system_altpll_0:altpll_0|soc_video_system_altpll_0_altpll_ih92:sd1|wire_pll7_clk[0]                                     ; clock0       ; 2    ; 1   ; 100.0 MHz        ; 0 (0 ps)        ; 7.50 (208 ps)    ; 50/50      ; C0      ; 6             ; 3/3 Even   ; --            ; 4       ; 1       ; u0|altpll_0|sd1|pll7|clk[0]                                                ;
; soc_video_system:u0|soc_video_system_altpll_0:altpll_0|soc_video_system_altpll_0_altpll_ih92:sd1|wire_pll7_clk[1]                                     ; clock1       ; 2    ; 1   ; 100.0 MHz        ; -187 (-5208 ps) ; 7.50 (208 ps)    ; 50/50      ; C1      ; 6             ; 3/3 Even   ; --            ; 1       ; 0       ; u0|altpll_0|sd1|pll7|clk[1]                                                ;
; soc_video_system:u0|soc_video_system_video_pll:video_pll|altera_up_altpll:video_pll|altpll:PLL_for_DE_Series_Boards|altpll_8aa2:auto_generated|clk[0] ; clock0       ; 1    ; 2   ; 25.0 MHz         ; 0 (0 ps)        ; 1.88 (208 ps)    ; 50/50      ; C0      ; 24            ; 12/12 Even ; --            ; 1       ; 0       ; u0|video_pll|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; soc_video_system:u0|soc_video_system_video_pll:video_pll|altera_up_altpll:video_pll|altpll:PLL_for_DE_Series_Boards|altpll_8aa2:auto_generated|clk[1] ; clock1       ; 1    ; 2   ; 25.0 MHz         ; 0 (0 ps)        ; 1.88 (208 ps)    ; 50/50      ; C1      ; 24            ; 12/12 Even ; --            ; 1       ; 0       ; u0|video_pll|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+----------------------------------------------------------------------------+


+----------------------------------------+
; I/O Assignment Warnings                ;
+---------------+------------------------+
; Pin Name      ; Reason                 ;
+---------------+------------------------+
; LEDR[0]       ; Missing drive strength ;
; LEDR[1]       ; Missing drive strength ;
; LEDR[2]       ; Missing drive strength ;
; LEDR[3]       ; Missing drive strength ;
; LEDR[4]       ; Missing drive strength ;
; LEDR[5]       ; Missing drive strength ;
; LEDR[6]       ; Missing drive strength ;
; LEDR[7]       ; Missing drive strength ;
; LEDR[8]       ; Missing drive strength ;
; LEDR[9]       ; Missing drive strength ;
; VGA_R[0]      ; Missing drive strength ;
; VGA_R[1]      ; Missing drive strength ;
; VGA_R[2]      ; Missing drive strength ;
; VGA_R[3]      ; Missing drive strength ;
; VGA_G[0]      ; Missing drive strength ;
; VGA_G[1]      ; Missing drive strength ;
; VGA_G[2]      ; Missing drive strength ;
; VGA_G[3]      ; Missing drive strength ;
; VGA_B[0]      ; Missing drive strength ;
; VGA_B[1]      ; Missing drive strength ;
; VGA_B[2]      ; Missing drive strength ;
; VGA_B[3]      ; Missing drive strength ;
; VGA_HS        ; Missing drive strength ;
; VGA_VS        ; Missing drive strength ;
; DRAM_ADDR[0]  ; Missing drive strength ;
; DRAM_ADDR[1]  ; Missing drive strength ;
; DRAM_ADDR[2]  ; Missing drive strength ;
; DRAM_ADDR[3]  ; Missing drive strength ;
; DRAM_ADDR[4]  ; Missing drive strength ;
; DRAM_ADDR[5]  ; Missing drive strength ;
; DRAM_ADDR[6]  ; Missing drive strength ;
; DRAM_ADDR[7]  ; Missing drive strength ;
; DRAM_ADDR[8]  ; Missing drive strength ;
; DRAM_ADDR[9]  ; Missing drive strength ;
; DRAM_ADDR[10] ; Missing drive strength ;
; DRAM_ADDR[11] ; Missing drive strength ;
; DRAM_ADDR[12] ; Missing drive strength ;
; DRAM_BA[0]    ; Missing drive strength ;
; DRAM_BA[1]    ; Missing drive strength ;
; DRAM_CAS_N    ; Missing drive strength ;
; DRAM_CKE      ; Missing drive strength ;
; DRAM_CLK      ; Missing drive strength ;
; DRAM_CS_N     ; Missing drive strength ;
; DRAM_LDQM     ; Missing drive strength ;
; DRAM_RAS_N    ; Missing drive strength ;
; DRAM_UDQM     ; Missing drive strength ;
; DRAM_WE_N     ; Missing drive strength ;
; GPIO[2]       ; Missing drive strength ;
; GPIO[14]      ; Missing drive strength ;
; GPIO[15]      ; Missing drive strength ;
; GPIO[18]      ; Missing drive strength ;
; GPIO[20]      ; Missing drive strength ;
; GPIO[25]      ; Missing drive strength ;
; GPIO[26]      ; Missing drive strength ;
; GPIO[27]      ; Missing drive strength ;
; GPIO[28]      ; Missing drive strength ;
; GPIO[29]      ; Missing drive strength ;
; GPIO[30]      ; Missing drive strength ;
; GPIO[31]      ; Missing drive strength ;
; GPIO[32]      ; Missing drive strength ;
; GPIO[33]      ; Missing drive strength ;
; GPIO[34]      ; Missing drive strength ;
; GPIO[35]      ; Missing drive strength ;
; GPIO[0]       ; Missing drive strength ;
; GPIO[1]       ; Missing drive strength ;
; GPIO[3]       ; Missing drive strength ;
; GPIO[4]       ; Missing drive strength ;
; GPIO[5]       ; Missing drive strength ;
; GPIO[6]       ; Missing drive strength ;
; GPIO[7]       ; Missing drive strength ;
; GPIO[8]       ; Missing drive strength ;
; GPIO[9]       ; Missing drive strength ;
; GPIO[10]      ; Missing drive strength ;
; GPIO[11]      ; Missing drive strength ;
; GPIO[12]      ; Missing drive strength ;
; GPIO[13]      ; Missing drive strength ;
; GPIO[16]      ; Missing drive strength ;
; GPIO[17]      ; Missing drive strength ;
; GPIO[19]      ; Missing drive strength ;
; GPIO[21]      ; Missing drive strength ;
; GPIO[22]      ; Missing drive strength ;
; GPIO[23]      ; Missing drive strength ;
; GPIO[24]      ; Missing drive strength ;
; DRAM_DQ[0]    ; Missing drive strength ;
; DRAM_DQ[1]    ; Missing drive strength ;
; DRAM_DQ[2]    ; Missing drive strength ;
; DRAM_DQ[3]    ; Missing drive strength ;
; DRAM_DQ[4]    ; Missing drive strength ;
; DRAM_DQ[5]    ; Missing drive strength ;
; DRAM_DQ[6]    ; Missing drive strength ;
; DRAM_DQ[7]    ; Missing drive strength ;
; DRAM_DQ[8]    ; Missing drive strength ;
; DRAM_DQ[9]    ; Missing drive strength ;
; DRAM_DQ[10]   ; Missing drive strength ;
; DRAM_DQ[11]   ; Missing drive strength ;
; DRAM_DQ[12]   ; Missing drive strength ;
; DRAM_DQ[13]   ; Missing drive strength ;
; DRAM_DQ[14]   ; Missing drive strength ;
; DRAM_DQ[15]   ; Missing drive strength ;
+---------------+------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+------------------+
; Compilation Hierarchy Node                                                                                                              ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                            ; Entity Name                                        ; Library Name     ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+------------------+
; |edge_detection_top                                                                                                                     ; 5379 (178)  ; 3574 (88)                 ; 69 (69)       ; 1301336     ; 174  ; 1          ; 0            ; 0       ; 0         ; 113  ; 0            ; 1805 (90)    ; 487 (23)          ; 3087 (89)        ; 0          ; |edge_detection_top                                                                                                                                                                                                                                                                                                                                            ; edge_detection_top                                 ; work             ;
;    |sld_hub:auto_hub|                                                                                                                   ; 141 (1)     ; 78 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 63 (1)       ; 18 (0)            ; 60 (0)           ; 0          ; |edge_detection_top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                                            ; altera_sld       ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 140 (0)     ; 78 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 62 (0)       ; 18 (0)            ; 60 (0)           ; 0          ; |edge_detection_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input                        ; altera_sld       ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 140 (0)     ; 78 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 62 (0)       ; 18 (0)            ; 60 (0)           ; 0          ; |edge_detection_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                                        ; alt_sld_fab      ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 140 (6)     ; 78 (5)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 62 (1)       ; 18 (3)            ; 60 (0)           ; 0          ; |edge_detection_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab                            ; alt_sld_fab      ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 136 (0)     ; 73 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 61 (0)       ; 15 (0)            ; 60 (0)           ; 0          ; |edge_detection_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric                  ; alt_sld_fab      ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 136 (95)    ; 73 (45)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 61 (48)      ; 15 (13)           ; 60 (35)          ; 0          ; |edge_detection_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                                       ; work             ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 20 (20)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 9 (9)            ; 0          ; |edge_detection_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                                         ; work             ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 21 (21)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 2 (2)             ; 17 (17)          ; 0          ; |edge_detection_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                                     ; altera_sld       ;
;    |soc_video_system:u0|                                                                                                                ; 5060 (0)    ; 3408 (0)                  ; 0 (0)         ; 1301336     ; 174  ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1652 (0)     ; 446 (0)           ; 2962 (0)         ; 0          ; |edge_detection_top|soc_video_system:u0                                                                                                                                                                                                                                                                                                                        ; soc_video_system                                   ; soc_video_system ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 4 (1)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 3 (1)            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                             ; altera_reset_controller                            ; soc_video_system ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                  ; altera_reset_synchronizer                          ; soc_video_system ;
;       |altera_reset_controller:rst_controller_003|                                                                                      ; 4 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 2 (0)             ; 1 (0)            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_reset_controller:rst_controller_003                                                                                                                                                                                                                                                                             ; altera_reset_controller                            ; soc_video_system ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 4 (4)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 2 (2)             ; 1 (1)            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                  ; altera_reset_synchronizer                          ; soc_video_system ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                 ; altera_reset_controller                            ; soc_video_system ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                      ; altera_reset_synchronizer                          ; soc_video_system ;
;       |altera_up_avalon_video_edge_detection:sobel_edge_detector_0|                                                                     ; 1237 (26)   ; 1091 (20)                 ; 0 (0)         ; 41064       ; 13   ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 146 (6)      ; 9 (0)             ; 1082 (20)        ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0                                                                                                                                                                                                                                                            ; altera_up_avalon_video_edge_detection              ; soc_video_system ;
;          |altera_up_edge_detection_data_shift_register:Pixel_Data_Shift_Register|                                                       ; 16 (0)      ; 11 (0)                    ; 0 (0)         ; 13008       ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 11 (0)           ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_data_shift_register:Pixel_Data_Shift_Register                                                                                                                                                                                     ; altera_up_edge_detection_data_shift_register       ; soc_video_system ;
;             |altshift_taps:altshift_taps_component|                                                                                     ; 16 (0)      ; 11 (0)                    ; 0 (0)         ; 13008       ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 11 (0)           ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_data_shift_register:Pixel_Data_Shift_Register|altshift_taps:altshift_taps_component                                                                                                                                               ; altshift_taps                                      ; work             ;
;                |shift_taps_l2v:auto_generated|                                                                                          ; 16 (0)      ; 11 (0)                    ; 0 (0)         ; 13008       ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 11 (0)           ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_data_shift_register:Pixel_Data_Shift_Register|altshift_taps:altshift_taps_component|shift_taps_l2v:auto_generated                                                                                                                 ; shift_taps_l2v                                     ; work             ;
;                   |altsyncram_nv91:altsyncram2|                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 13008       ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_data_shift_register:Pixel_Data_Shift_Register|altshift_taps:altshift_taps_component|shift_taps_l2v:auto_generated|altsyncram_nv91:altsyncram2                                                                                     ; altsyncram_nv91                                    ; work             ;
;                   |cntr_8af:cntr1|                                                                                                      ; 16 (13)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (2)        ; 0 (0)             ; 11 (11)          ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_data_shift_register:Pixel_Data_Shift_Register|altshift_taps:altshift_taps_component|shift_taps_l2v:auto_generated|cntr_8af:cntr1                                                                                                  ; cntr_8af                                           ; work             ;
;                      |cmpr_usb:cmpr4|                                                                                                   ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_data_shift_register:Pixel_Data_Shift_Register|altshift_taps:altshift_taps_component|shift_taps_l2v:auto_generated|cntr_8af:cntr1|cmpr_usb:cmpr4                                                                                   ; cmpr_usb                                           ; work             ;
;          |altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|                                                                  ; 603 (551)   ; 580 (544)                 ; 0 (0)         ; 10176       ; 4    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 23 (7)       ; 0 (0)             ; 580 (544)        ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1                                                                                                                                                                                                ; altera_up_edge_detection_gaussian_smoothing_filter ; soc_video_system ;
;             |altera_up_edge_detection_data_shift_register:shift_register_1|                                                             ; 13 (0)      ; 9 (0)                     ; 0 (0)         ; 2544        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 9 (0)            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_1                                                                                                                                  ; altera_up_edge_detection_data_shift_register       ; soc_video_system ;
;                |altshift_taps:altshift_taps_component|                                                                                  ; 13 (0)      ; 9 (0)                     ; 0 (0)         ; 2544        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 9 (0)            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component                                                                                            ; altshift_taps                                      ; work             ;
;                   |shift_taps_p0v:auto_generated|                                                                                       ; 13 (0)      ; 9 (0)                     ; 0 (0)         ; 2544        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 9 (0)            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component|shift_taps_p0v:auto_generated                                                              ; shift_taps_p0v                                     ; work             ;
;                      |altsyncram_vp91:altsyncram2|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2544        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component|shift_taps_p0v:auto_generated|altsyncram_vp91:altsyncram2                                  ; altsyncram_vp91                                    ; work             ;
;                      |cntr_c7f:cntr1|                                                                                                   ; 13 (11)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (2)        ; 0 (0)             ; 9 (9)            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component|shift_taps_p0v:auto_generated|cntr_c7f:cntr1                                               ; cntr_c7f                                           ; work             ;
;                         |cmpr_lrb:cmpr4|                                                                                                ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component|shift_taps_p0v:auto_generated|cntr_c7f:cntr1|cmpr_lrb:cmpr4                                ; cmpr_lrb                                           ; work             ;
;             |altera_up_edge_detection_data_shift_register:shift_register_2|                                                             ; 13 (0)      ; 9 (0)                     ; 0 (0)         ; 2544        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 9 (0)            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_2                                                                                                                                  ; altera_up_edge_detection_data_shift_register       ; soc_video_system ;
;                |altshift_taps:altshift_taps_component|                                                                                  ; 13 (0)      ; 9 (0)                     ; 0 (0)         ; 2544        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 9 (0)            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component                                                                                            ; altshift_taps                                      ; work             ;
;                   |shift_taps_p0v:auto_generated|                                                                                       ; 13 (0)      ; 9 (0)                     ; 0 (0)         ; 2544        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 9 (0)            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_p0v:auto_generated                                                              ; shift_taps_p0v                                     ; work             ;
;                      |altsyncram_vp91:altsyncram2|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2544        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_p0v:auto_generated|altsyncram_vp91:altsyncram2                                  ; altsyncram_vp91                                    ; work             ;
;                      |cntr_c7f:cntr1|                                                                                                   ; 13 (11)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (2)        ; 0 (0)             ; 9 (9)            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_p0v:auto_generated|cntr_c7f:cntr1                                               ; cntr_c7f                                           ; work             ;
;                         |cmpr_lrb:cmpr4|                                                                                                ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_p0v:auto_generated|cntr_c7f:cntr1|cmpr_lrb:cmpr4                                ; cmpr_lrb                                           ; work             ;
;             |altera_up_edge_detection_data_shift_register:shift_register_3|                                                             ; 13 (0)      ; 9 (0)                     ; 0 (0)         ; 2544        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 9 (0)            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_3                                                                                                                                  ; altera_up_edge_detection_data_shift_register       ; soc_video_system ;
;                |altshift_taps:altshift_taps_component|                                                                                  ; 13 (0)      ; 9 (0)                     ; 0 (0)         ; 2544        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 9 (0)            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_3|altshift_taps:altshift_taps_component                                                                                            ; altshift_taps                                      ; work             ;
;                   |shift_taps_p0v:auto_generated|                                                                                       ; 13 (0)      ; 9 (0)                     ; 0 (0)         ; 2544        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 9 (0)            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_3|altshift_taps:altshift_taps_component|shift_taps_p0v:auto_generated                                                              ; shift_taps_p0v                                     ; work             ;
;                      |altsyncram_vp91:altsyncram2|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2544        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_3|altshift_taps:altshift_taps_component|shift_taps_p0v:auto_generated|altsyncram_vp91:altsyncram2                                  ; altsyncram_vp91                                    ; work             ;
;                      |cntr_c7f:cntr1|                                                                                                   ; 13 (11)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (2)        ; 0 (0)             ; 9 (9)            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_3|altshift_taps:altshift_taps_component|shift_taps_p0v:auto_generated|cntr_c7f:cntr1                                               ; cntr_c7f                                           ; work             ;
;                         |cmpr_lrb:cmpr4|                                                                                                ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_3|altshift_taps:altshift_taps_component|shift_taps_p0v:auto_generated|cntr_c7f:cntr1|cmpr_lrb:cmpr4                                ; cmpr_lrb                                           ; work             ;
;             |altera_up_edge_detection_data_shift_register:shift_register_4|                                                             ; 13 (0)      ; 9 (0)                     ; 0 (0)         ; 2544        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 9 (0)            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_4                                                                                                                                  ; altera_up_edge_detection_data_shift_register       ; soc_video_system ;
;                |altshift_taps:altshift_taps_component|                                                                                  ; 13 (0)      ; 9 (0)                     ; 0 (0)         ; 2544        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 9 (0)            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_4|altshift_taps:altshift_taps_component                                                                                            ; altshift_taps                                      ; work             ;
;                   |shift_taps_p0v:auto_generated|                                                                                       ; 13 (0)      ; 9 (0)                     ; 0 (0)         ; 2544        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 9 (0)            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_4|altshift_taps:altshift_taps_component|shift_taps_p0v:auto_generated                                                              ; shift_taps_p0v                                     ; work             ;
;                      |altsyncram_vp91:altsyncram2|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2544        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_4|altshift_taps:altshift_taps_component|shift_taps_p0v:auto_generated|altsyncram_vp91:altsyncram2                                  ; altsyncram_vp91                                    ; work             ;
;                      |cntr_c7f:cntr1|                                                                                                   ; 13 (11)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (2)        ; 0 (0)             ; 9 (9)            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_4|altshift_taps:altshift_taps_component|shift_taps_p0v:auto_generated|cntr_c7f:cntr1                                               ; cntr_c7f                                           ; work             ;
;                         |cmpr_lrb:cmpr4|                                                                                                ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_4|altshift_taps:altshift_taps_component|shift_taps_p0v:auto_generated|cntr_c7f:cntr1|cmpr_lrb:cmpr4                                ; cmpr_lrb                                           ; work             ;
;          |altera_up_edge_detection_hysteresis:Filter_4|                                                                                 ; 64 (38)     ; 52 (34)                   ; 0 (0)         ; 3180        ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (4)       ; 0 (0)             ; 52 (34)          ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_hysteresis:Filter_4                                                                                                                                                                                                               ; altera_up_edge_detection_hysteresis                ; soc_video_system ;
;             |altera_up_edge_detection_data_shift_register:shift_register_1|                                                             ; 13 (0)      ; 9 (0)                     ; 0 (0)         ; 2862        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 9 (0)            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_hysteresis:Filter_4|altera_up_edge_detection_data_shift_register:shift_register_1                                                                                                                                                 ; altera_up_edge_detection_data_shift_register       ; soc_video_system ;
;                |altshift_taps:altshift_taps_component|                                                                                  ; 13 (0)      ; 9 (0)                     ; 0 (0)         ; 2862        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 9 (0)            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_hysteresis:Filter_4|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component                                                                                                           ; altshift_taps                                      ; work             ;
;                   |shift_taps_q0v:auto_generated|                                                                                       ; 13 (0)      ; 9 (0)                     ; 0 (0)         ; 2862        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 9 (0)            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_hysteresis:Filter_4|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component|shift_taps_q0v:auto_generated                                                                             ; shift_taps_q0v                                     ; work             ;
;                      |altsyncram_1q91:altsyncram2|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2862        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_hysteresis:Filter_4|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component|shift_taps_q0v:auto_generated|altsyncram_1q91:altsyncram2                                                 ; altsyncram_1q91                                    ; work             ;
;                      |cntr_c7f:cntr1|                                                                                                   ; 13 (11)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (2)        ; 0 (0)             ; 9 (9)            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_hysteresis:Filter_4|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component|shift_taps_q0v:auto_generated|cntr_c7f:cntr1                                                              ; cntr_c7f                                           ; work             ;
;                         |cmpr_lrb:cmpr4|                                                                                                ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_hysteresis:Filter_4|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component|shift_taps_q0v:auto_generated|cntr_c7f:cntr1|cmpr_lrb:cmpr4                                               ; cmpr_lrb                                           ; work             ;
;             |altera_up_edge_detection_data_shift_register:shift_register_2|                                                             ; 13 (0)      ; 9 (0)                     ; 0 (0)         ; 318         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 9 (0)            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_hysteresis:Filter_4|altera_up_edge_detection_data_shift_register:shift_register_2                                                                                                                                                 ; altera_up_edge_detection_data_shift_register       ; soc_video_system ;
;                |altshift_taps:altshift_taps_component|                                                                                  ; 13 (0)      ; 9 (0)                     ; 0 (0)         ; 318         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 9 (0)            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_hysteresis:Filter_4|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component                                                                                                           ; altshift_taps                                      ; work             ;
;                   |shift_taps_q0v:auto_generated|                                                                                       ; 13 (0)      ; 9 (0)                     ; 0 (0)         ; 318         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 9 (0)            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_hysteresis:Filter_4|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_q0v:auto_generated                                                                             ; shift_taps_q0v                                     ; work             ;
;                      |altsyncram_1q91:altsyncram2|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 318         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_hysteresis:Filter_4|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_q0v:auto_generated|altsyncram_1q91:altsyncram2                                                 ; altsyncram_1q91                                    ; work             ;
;                      |cntr_c7f:cntr1|                                                                                                   ; 13 (11)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (2)        ; 0 (0)             ; 9 (9)            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_hysteresis:Filter_4|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_q0v:auto_generated|cntr_c7f:cntr1                                                              ; cntr_c7f                                           ; work             ;
;                         |cmpr_lrb:cmpr4|                                                                                                ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_hysteresis:Filter_4|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_q0v:auto_generated|cntr_c7f:cntr1|cmpr_lrb:cmpr4                                               ; cmpr_lrb                                           ; work             ;
;          |altera_up_edge_detection_nonmaximum_suppression:Filter_3|                                                                     ; 194 (168)   ; 152 (134)                 ; 0 (0)         ; 5724        ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 42 (34)      ; 0 (0)             ; 152 (134)        ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_nonmaximum_suppression:Filter_3                                                                                                                                                                                                   ; altera_up_edge_detection_nonmaximum_suppression    ; soc_video_system ;
;             |altera_up_edge_detection_data_shift_register:shift_register_1|                                                             ; 13 (0)      ; 9 (0)                     ; 0 (0)         ; 3180        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 9 (0)            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_nonmaximum_suppression:Filter_3|altera_up_edge_detection_data_shift_register:shift_register_1                                                                                                                                     ; altera_up_edge_detection_data_shift_register       ; soc_video_system ;
;                |altshift_taps:altshift_taps_component|                                                                                  ; 13 (0)      ; 9 (0)                     ; 0 (0)         ; 3180        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 9 (0)            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_nonmaximum_suppression:Filter_3|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component                                                                                               ; altshift_taps                                      ; work             ;
;                   |shift_taps_22v:auto_generated|                                                                                       ; 13 (0)      ; 9 (0)                     ; 0 (0)         ; 3180        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 9 (0)            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_nonmaximum_suppression:Filter_3|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component|shift_taps_22v:auto_generated                                                                 ; shift_taps_22v                                     ; work             ;
;                      |altsyncram_hs91:altsyncram2|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 3180        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_nonmaximum_suppression:Filter_3|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component|shift_taps_22v:auto_generated|altsyncram_hs91:altsyncram2                                     ; altsyncram_hs91                                    ; work             ;
;                      |cntr_c7f:cntr1|                                                                                                   ; 13 (11)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (2)        ; 0 (0)             ; 9 (9)            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_nonmaximum_suppression:Filter_3|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component|shift_taps_22v:auto_generated|cntr_c7f:cntr1                                                  ; cntr_c7f                                           ; work             ;
;                         |cmpr_lrb:cmpr4|                                                                                                ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_nonmaximum_suppression:Filter_3|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component|shift_taps_22v:auto_generated|cntr_c7f:cntr1|cmpr_lrb:cmpr4                                   ; cmpr_lrb                                           ; work             ;
;             |altera_up_edge_detection_data_shift_register:shift_register_2|                                                             ; 13 (0)      ; 9 (0)                     ; 0 (0)         ; 2544        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 9 (0)            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_nonmaximum_suppression:Filter_3|altera_up_edge_detection_data_shift_register:shift_register_2                                                                                                                                     ; altera_up_edge_detection_data_shift_register       ; soc_video_system ;
;                |altshift_taps:altshift_taps_component|                                                                                  ; 13 (0)      ; 9 (0)                     ; 0 (0)         ; 2544        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 9 (0)            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_nonmaximum_suppression:Filter_3|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component                                                                                               ; altshift_taps                                      ; work             ;
;                   |shift_taps_22v:auto_generated|                                                                                       ; 13 (0)      ; 9 (0)                     ; 0 (0)         ; 2544        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 9 (0)            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_nonmaximum_suppression:Filter_3|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_22v:auto_generated                                                                 ; shift_taps_22v                                     ; work             ;
;                      |altsyncram_hs91:altsyncram2|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2544        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_nonmaximum_suppression:Filter_3|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_22v:auto_generated|altsyncram_hs91:altsyncram2                                     ; altsyncram_hs91                                    ; work             ;
;                      |cntr_c7f:cntr1|                                                                                                   ; 13 (11)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (2)        ; 0 (0)             ; 9 (9)            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_nonmaximum_suppression:Filter_3|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_22v:auto_generated|cntr_c7f:cntr1                                                  ; cntr_c7f                                           ; work             ;
;                         |cmpr_lrb:cmpr4|                                                                                                ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_nonmaximum_suppression:Filter_3|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_22v:auto_generated|cntr_c7f:cntr1|cmpr_lrb:cmpr4                                   ; cmpr_lrb                                           ; work             ;
;          |altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register|                                                 ; 16 (0)      ; 11 (0)                    ; 0 (0)         ; 3252        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 11 (0)           ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register                                                                                                                                                                               ; altera_up_edge_detection_pixel_info_shift_register ; soc_video_system ;
;             |altshift_taps:ALTSHIFT_TAPS_component|                                                                                     ; 16 (0)      ; 11 (0)                    ; 0 (0)         ; 3252        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 11 (0)           ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register|altshift_taps:ALTSHIFT_TAPS_component                                                                                                                                         ; altshift_taps                                      ; work             ;
;                |shift_taps_h2v:auto_generated|                                                                                          ; 16 (0)      ; 11 (0)                    ; 0 (0)         ; 3252        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 11 (0)           ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_h2v:auto_generated                                                                                                           ; shift_taps_h2v                                     ; work             ;
;                   |altsyncram_ut91:altsyncram2|                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 3252        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_h2v:auto_generated|altsyncram_ut91:altsyncram2                                                                               ; altsyncram_ut91                                    ; work             ;
;                   |cntr_8af:cntr1|                                                                                                      ; 16 (13)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (2)        ; 0 (0)             ; 11 (11)          ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_h2v:auto_generated|cntr_8af:cntr1                                                                                            ; cntr_8af                                           ; work             ;
;                      |cmpr_usb:cmpr4|                                                                                                   ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_h2v:auto_generated|cntr_8af:cntr1|cmpr_usb:cmpr4                                                                             ; cmpr_usb                                           ; work             ;
;          |altera_up_edge_detection_sobel_operator:Filter_2|                                                                             ; 318 (292)   ; 265 (247)                 ; 0 (0)         ; 5724        ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 53 (45)      ; 9 (9)             ; 256 (238)        ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2                                                                                                                                                                                                           ; altera_up_edge_detection_sobel_operator            ; soc_video_system ;
;             |altera_up_edge_detection_data_shift_register:shift_register_1|                                                             ; 13 (0)      ; 9 (0)                     ; 0 (0)         ; 2862        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 9 (0)            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|altera_up_edge_detection_data_shift_register:shift_register_1                                                                                                                                             ; altera_up_edge_detection_data_shift_register       ; soc_video_system ;
;                |altshift_taps:altshift_taps_component|                                                                                  ; 13 (0)      ; 9 (0)                     ; 0 (0)         ; 2862        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 9 (0)            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component                                                                                                       ; altshift_taps                                      ; work             ;
;                   |shift_taps_q0v:auto_generated|                                                                                       ; 13 (0)      ; 9 (0)                     ; 0 (0)         ; 2862        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 9 (0)            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component|shift_taps_q0v:auto_generated                                                                         ; shift_taps_q0v                                     ; work             ;
;                      |altsyncram_1q91:altsyncram2|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2862        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component|shift_taps_q0v:auto_generated|altsyncram_1q91:altsyncram2                                             ; altsyncram_1q91                                    ; work             ;
;                      |cntr_c7f:cntr1|                                                                                                   ; 13 (11)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (2)        ; 0 (0)             ; 9 (9)            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component|shift_taps_q0v:auto_generated|cntr_c7f:cntr1                                                          ; cntr_c7f                                           ; work             ;
;                         |cmpr_lrb:cmpr4|                                                                                                ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component|shift_taps_q0v:auto_generated|cntr_c7f:cntr1|cmpr_lrb:cmpr4                                           ; cmpr_lrb                                           ; work             ;
;             |altera_up_edge_detection_data_shift_register:shift_register_2|                                                             ; 13 (0)      ; 9 (0)                     ; 0 (0)         ; 2862        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 9 (0)            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|altera_up_edge_detection_data_shift_register:shift_register_2                                                                                                                                             ; altera_up_edge_detection_data_shift_register       ; soc_video_system ;
;                |altshift_taps:altshift_taps_component|                                                                                  ; 13 (0)      ; 9 (0)                     ; 0 (0)         ; 2862        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 9 (0)            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component                                                                                                       ; altshift_taps                                      ; work             ;
;                   |shift_taps_q0v:auto_generated|                                                                                       ; 13 (0)      ; 9 (0)                     ; 0 (0)         ; 2862        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 9 (0)            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_q0v:auto_generated                                                                         ; shift_taps_q0v                                     ; work             ;
;                      |altsyncram_1q91:altsyncram2|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2862        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_q0v:auto_generated|altsyncram_1q91:altsyncram2                                             ; altsyncram_1q91                                    ; work             ;
;                      |cntr_c7f:cntr1|                                                                                                   ; 13 (11)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (2)        ; 0 (0)             ; 9 (9)            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_q0v:auto_generated|cntr_c7f:cntr1                                                          ; cntr_c7f                                           ; work             ;
;                         |cmpr_lrb:cmpr4|                                                                                                ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0          ; |edge_detection_top|soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_q0v:auto_generated|cntr_c7f:cntr1|cmpr_lrb:cmpr4                                           ; cmpr_lrb                                           ; work             ;
;       |soc_video_system_altpll_0:altpll_0|                                                                                              ; 11 (7)      ; 6 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 2 (0)             ; 8 (6)            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_altpll_0:altpll_0                                                                                                                                                                                                                                                                                     ; soc_video_system_altpll_0                          ; soc_video_system ;
;          |soc_video_system_altpll_0_altpll_ih92:sd1|                                                                                    ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_altpll_0:altpll_0|soc_video_system_altpll_0_altpll_ih92:sd1                                                                                                                                                                                                                                           ; soc_video_system_altpll_0_altpll_ih92              ; soc_video_system ;
;          |soc_video_system_altpll_0_stdsync_sv6:stdsync2|                                                                               ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_altpll_0:altpll_0|soc_video_system_altpll_0_stdsync_sv6:stdsync2                                                                                                                                                                                                                                      ; soc_video_system_altpll_0_stdsync_sv6              ; soc_video_system ;
;             |soc_video_system_altpll_0_dffpipe_l2c:dffpipe3|                                                                            ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_altpll_0:altpll_0|soc_video_system_altpll_0_stdsync_sv6:stdsync2|soc_video_system_altpll_0_dffpipe_l2c:dffpipe3                                                                                                                                                                                       ; soc_video_system_altpll_0_dffpipe_l2c              ; soc_video_system ;
;       |soc_video_system_audio_and_video_config_0:audio_and_video_config_0|                                                              ; 265 (84)    ; 191 (60)                  ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 74 (24)      ; 8 (8)             ; 183 (52)         ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_audio_and_video_config_0:audio_and_video_config_0                                                                                                                                                                                                                                                     ; soc_video_system_audio_and_video_config_0          ; soc_video_system ;
;          |altera_up_av_config_auto_init:AV_Config_Auto_Init|                                                                            ; 32 (32)     ; 31 (31)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 31 (31)          ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init                                                                                                                                                                                                   ; altera_up_av_config_auto_init                      ; soc_video_system ;
;          |altera_up_av_config_auto_init_d5m:Auto_Init_D5M_ROM|                                                                          ; 45 (45)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (22)      ; 0 (0)             ; 23 (23)          ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_d5m:Auto_Init_D5M_ROM                                                                                                                                                                                                 ; altera_up_av_config_auto_init_d5m                  ; soc_video_system ;
;          |altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|                                                              ; 127 (110)   ; 100 (86)                  ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 27 (24)      ; 0 (0)             ; 100 (86)         ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller                                                                                                                                                                                     ; altera_up_av_config_serial_bus_controller          ; soc_video_system ;
;             |altera_up_slow_clock_generator:Serial_Config_Clock_Generator|                                                              ; 17 (17)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 14 (14)          ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator                                                                                                                        ; altera_up_slow_clock_generator                     ; soc_video_system ;
;       |soc_video_system_fpga_only_master:fpga_only_master|                                                                              ; 904 (0)     ; 457 (0)                   ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 447 (0)      ; 134 (0)           ; 323 (0)          ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master                                                                                                                                                                                                                                                                     ; soc_video_system_fpga_only_master                  ; soc_video_system ;
;          |altera_avalon_packets_to_master:transacto|                                                                                    ; 359 (0)     ; 147 (0)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 209 (0)      ; 24 (0)            ; 126 (0)          ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto                                                                                                                                                                                                                           ; altera_avalon_packets_to_master                    ; soc_video_system ;
;             |packets_to_master:p2m|                                                                                                     ; 359 (359)   ; 147 (147)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 209 (209)    ; 24 (24)           ; 126 (126)        ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m                                                                                                                                                                                                     ; packets_to_master                                  ; soc_video_system ;
;          |altera_avalon_sc_fifo:fifo|                                                                                                   ; 31 (31)     ; 16 (16)                   ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 16 (16)          ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                              ; soc_video_system ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                     ; altsyncram                                         ; work             ;
;                |altsyncram_m4g1:auto_generated|                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_m4g1:auto_generated                                                                                                                                                                                      ; altsyncram_m4g1                                    ; work             ;
;          |altera_avalon_st_bytes_to_packets:b2p|                                                                                        ; 22 (22)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 6 (6)             ; 6 (6)            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                                                                               ; altera_avalon_st_bytes_to_packets                  ; soc_video_system ;
;          |altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|                                                             ; 461 (0)     ; 264 (0)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 197 (0)      ; 102 (0)           ; 162 (0)          ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                                                                                    ; altera_avalon_st_jtag_interface                    ; soc_video_system ;
;             |altera_jtag_dc_streaming:normal.jtag_dc_streaming|                                                                         ; 459 (0)     ; 264 (0)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 195 (0)      ; 102 (0)           ; 162 (0)          ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming                                                                                                                                                  ; altera_jtag_dc_streaming                           ; soc_video_system ;
;                |altera_avalon_st_clock_crosser:sink_crosser|                                                                            ; 50 (20)     ; 47 (18)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (2)        ; 31 (17)           ; 16 (2)           ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser                                                                                                      ; altera_avalon_st_clock_crosser                     ; soc_video_system ;
;                   |altera_avalon_st_pipeline_base:output_stage|                                                                         ; 19 (19)     ; 18 (18)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 5 (5)             ; 13 (13)          ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage                                                          ; altera_avalon_st_pipeline_base                     ; soc_video_system ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                 ; altera_std_synchronizer_nocut                      ; soc_video_system ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 7 (7)             ; 1 (1)            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                 ; altera_std_synchronizer_nocut                      ; soc_video_system ;
;                |altera_jtag_src_crosser:source_crosser|                                                                                 ; 27 (18)     ; 27 (18)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 25 (17)           ; 2 (1)            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser                                                                                                           ; altera_jtag_src_crosser                            ; soc_video_system ;
;                   |altera_jtag_control_signal_crosser:crosser|                                                                          ; 9 (1)       ; 9 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (1)             ; 1 (1)            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser                                                                ; altera_jtag_control_signal_crosser                 ; soc_video_system ;
;                      |altera_std_synchronizer:synchronizer|                                                                             ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 7 (7)             ; 1 (1)            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer                           ; altera_std_synchronizer                            ; work             ;
;                |altera_jtag_streaming:jtag_streaming|                                                                                   ; 383 (355)   ; 187 (168)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 192 (186)    ; 44 (28)           ; 147 (137)        ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming                                                                                                             ; altera_jtag_streaming                              ; soc_video_system ;
;                   |altera_avalon_st_idle_inserter:idle_inserter|                                                                        ; 7 (7)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 3 (3)            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter                                                                ; altera_avalon_st_idle_inserter                     ; soc_video_system ;
;                   |altera_avalon_st_idle_remover:idle_remover|                                                                          ; 8 (8)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 6 (6)            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover                                                                  ; altera_avalon_st_idle_remover                      ; soc_video_system ;
;                   |altera_std_synchronizer:clock_sense_reset_n_synchronizer|                                                            ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 7 (7)             ; 1 (1)            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer                                                    ; altera_std_synchronizer                            ; work             ;
;                   |altera_std_synchronizer:clock_sensor_synchronizer|                                                                   ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer                                                           ; altera_std_synchronizer                            ; work             ;
;                   |altera_std_synchronizer:clock_to_sample_div2_synchronizer|                                                           ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer                                                   ; altera_std_synchronizer                            ; work             ;
;                   |altera_std_synchronizer:reset_to_sample_synchronizer|                                                                ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer                                                        ; altera_std_synchronizer                            ; work             ;
;                |altera_std_synchronizer:synchronizer|                                                                                   ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer                                                                                                             ; altera_std_synchronizer                            ; work             ;
;             |altera_jtag_sld_node:node|                                                                                                 ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 1 (0)            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node                                                                                                                                                                          ; altera_jtag_sld_node                               ; soc_video_system ;
;                |sld_virtual_jtag_basic:sld_virtual_jtag_component|                                                                      ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component                                                                                                                        ; sld_virtual_jtag_basic                             ; work             ;
;          |altera_avalon_st_packets_to_bytes:p2b|                                                                                        ; 31 (31)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 0 (0)             ; 15 (15)          ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                                                                               ; altera_avalon_st_packets_to_bytes                  ; soc_video_system ;
;          |altera_reset_controller:rst_controller|                                                                                       ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_reset_controller:rst_controller                                                                                                                                                                                                                              ; altera_reset_controller                            ; soc_video_system ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                   ; altera_reset_synchronizer                          ; soc_video_system ;
;       |soc_video_system_mm_interconnect_0:mm_interconnect_0|                                                                            ; 807 (0)     ; 463 (0)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 268 (0)      ; 124 (0)           ; 415 (0)          ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                   ; soc_video_system_mm_interconnect_0                 ; soc_video_system ;
;          |altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|                                                                    ; 9 (9)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 7 (7)            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo                                                                                                                                                                                                         ; altera_avalon_sc_fifo                              ; soc_video_system ;
;          |altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|                                                                      ; 11 (11)     ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 9 (9)            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo                                                                                                                                                                                                           ; altera_avalon_sc_fifo                              ; soc_video_system ;
;          |altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|                                         ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo                                                                                                                                                                              ; altera_avalon_sc_fifo                              ; soc_video_system ;
;          |altera_avalon_sc_fifo:pixel_buffer_s1_agent_rdata_fifo|                                                                       ; 186 (186)   ; 170 (170)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 71 (71)           ; 101 (101)        ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rdata_fifo                                                                                                                                                                                                            ; altera_avalon_sc_fifo                              ; soc_video_system ;
;          |altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|                                                                         ; 50 (50)     ; 40 (40)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 4 (4)             ; 36 (36)          ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo                                                                                                                                                                                                              ; altera_avalon_sc_fifo                              ; soc_video_system ;
;          |altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|                                                                  ; 25 (25)     ; 22 (22)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 5 (5)             ; 17 (17)          ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo                                                                                                                                                                                                       ; altera_avalon_sc_fifo                              ; soc_video_system ;
;          |altera_avalon_sc_fifo:video_dma_controller_avalon_dma_control_slave_agent_rsp_fifo|                                           ; 5 (5)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 4 (4)            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_dma_controller_avalon_dma_control_slave_agent_rsp_fifo                                                                                                                                                                                ; altera_avalon_sc_fifo                              ; soc_video_system ;
;          |altera_avalon_sc_fifo:video_pixel_buffer_dma_avalon_control_slave_agent_rsp_fifo|                                             ; 5 (5)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 4 (4)            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_pixel_buffer_dma_avalon_control_slave_agent_rsp_fifo                                                                                                                                                                                  ; altera_avalon_sc_fifo                              ; soc_video_system ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                                         ; 14 (0)      ; 12 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 11 (0)           ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                              ; altera_avalon_st_handshake_clock_crosser           ; soc_video_system ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 14 (10)     ; 12 (8)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 11 (10)          ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                     ; altera_avalon_st_clock_crosser                     ; soc_video_system ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                ; altera_std_synchronizer_nocut                      ; soc_video_system ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                ; altera_std_synchronizer_nocut                      ; soc_video_system ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                                                             ; 25 (0)      ; 22 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 14 (0)            ; 8 (0)            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                  ; altera_avalon_st_handshake_clock_crosser           ; soc_video_system ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 25 (21)     ; 22 (18)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 14 (13)           ; 8 (5)            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                         ; altera_avalon_st_clock_crosser                     ; soc_video_system ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                    ; altera_std_synchronizer_nocut                      ; soc_video_system ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                    ; altera_std_synchronizer_nocut                      ; soc_video_system ;
;          |altera_merlin_master_agent:fpga_only_master_master_agent|                                                                     ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:fpga_only_master_master_agent                                                                                                                                                                                                          ; altera_merlin_master_agent                         ; soc_video_system ;
;          |altera_merlin_master_agent:video_dma_controller_avalon_dma_master_agent|                                                      ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:video_dma_controller_avalon_dma_master_agent                                                                                                                                                                                           ; altera_merlin_master_agent                         ; soc_video_system ;
;          |altera_merlin_master_agent:video_pixel_buffer_dma_avalon_pixel_dma_master_agent|                                              ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:video_pixel_buffer_dma_avalon_pixel_dma_master_agent                                                                                                                                                                                   ; altera_merlin_master_agent                         ; soc_video_system ;
;          |altera_merlin_slave_agent:altpll_0_pll_slave_agent|                                                                           ; 3 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (1)        ; 0 (0)             ; 1 (1)            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent                                                                                                                                                                                                                ; altera_merlin_slave_agent                          ; soc_video_system ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                  ; altera_merlin_burst_uncompressor                   ; soc_video_system ;
;          |altera_merlin_slave_agent:audio_and_video_config_0_avalon_av_config_slave_agent|                                              ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_and_video_config_0_avalon_av_config_slave_agent                                                                                                                                                                                   ; altera_merlin_slave_agent                          ; soc_video_system ;
;          |altera_merlin_slave_agent:pixel_buffer_s1_agent|                                                                              ; 15 (9)      ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (8)       ; 0 (0)             ; 4 (1)            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pixel_buffer_s1_agent                                                                                                                                                                                                                   ; altera_merlin_slave_agent                          ; soc_video_system ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 6 (6)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 3 (3)            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pixel_buffer_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                     ; altera_merlin_burst_uncompressor                   ; soc_video_system ;
;          |altera_merlin_slave_agent:pixel_onchip_buffer_s1_agent|                                                                       ; 13 (5)      ; 4 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (5)        ; 0 (0)             ; 6 (0)            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pixel_onchip_buffer_s1_agent                                                                                                                                                                                                            ; altera_merlin_slave_agent                          ; soc_video_system ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 8 (8)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 6 (6)            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pixel_onchip_buffer_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                              ; altera_merlin_burst_uncompressor                   ; soc_video_system ;
;          |altera_merlin_slave_agent:video_dma_controller_avalon_dma_control_slave_agent|                                                ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:video_dma_controller_avalon_dma_control_slave_agent                                                                                                                                                                                     ; altera_merlin_slave_agent                          ; soc_video_system ;
;          |altera_merlin_slave_translator:altpll_0_pll_slave_translator|                                                                 ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator                                                                                                                                                                                                      ; altera_merlin_slave_translator                     ; soc_video_system ;
;          |altera_merlin_slave_translator:audio_and_video_config_0_avalon_av_config_slave_translator|                                    ; 4 (4)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 1 (1)            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_and_video_config_0_avalon_av_config_slave_translator                                                                                                                                                                         ; altera_merlin_slave_translator                     ; soc_video_system ;
;          |altera_merlin_slave_translator:pixel_onchip_buffer_s1_translator|                                                             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pixel_onchip_buffer_s1_translator                                                                                                                                                                                                  ; altera_merlin_slave_translator                     ; soc_video_system ;
;          |altera_merlin_slave_translator:video_dma_controller_avalon_dma_control_slave_translator|                                      ; 3 (3)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_dma_controller_avalon_dma_control_slave_translator                                                                                                                                                                           ; altera_merlin_slave_translator                     ; soc_video_system ;
;          |altera_merlin_slave_translator:video_pixel_buffer_dma_avalon_control_slave_translator|                                        ; 3 (3)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 1 (1)             ; 0 (0)            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_pixel_buffer_dma_avalon_control_slave_translator                                                                                                                                                                             ; altera_merlin_slave_translator                     ; soc_video_system ;
;          |altera_merlin_traffic_limiter:fpga_only_master_master_limiter|                                                                ; 30 (30)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 17 (17)          ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:fpga_only_master_master_limiter                                                                                                                                                                                                     ; altera_merlin_traffic_limiter                      ; soc_video_system ;
;          |altera_merlin_width_adapter:fpga_only_master_master_to_pixel_buffer_s1_cmd_width_adapter|                                     ; 88 (88)     ; 46 (46)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 23 (23)           ; 62 (62)          ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fpga_only_master_master_to_pixel_buffer_s1_cmd_width_adapter                                                                                                                                                                          ; altera_merlin_width_adapter                        ; soc_video_system ;
;          |altera_merlin_width_adapter:fpga_only_master_master_to_pixel_onchip_buffer_s1_cmd_width_adapter|                              ; 53 (53)     ; 49 (49)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 1 (1)             ; 49 (49)          ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fpga_only_master_master_to_pixel_onchip_buffer_s1_cmd_width_adapter                                                                                                                                                                   ; altera_merlin_width_adapter                        ; soc_video_system ;
;          |altera_merlin_width_adapter:pixel_buffer_s1_to_fpga_only_master_master_rsp_width_adapter|                                     ; 18 (18)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 16 (16)          ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_s1_to_fpga_only_master_master_rsp_width_adapter                                                                                                                                                                          ; altera_merlin_width_adapter                        ; soc_video_system ;
;          |altera_merlin_width_adapter:pixel_onchip_buffer_s1_to_fpga_only_master_master_rsp_width_adapter|                              ; 30 (30)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 25 (25)          ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_onchip_buffer_s1_to_fpga_only_master_master_rsp_width_adapter                                                                                                                                                                   ; altera_merlin_width_adapter                        ; soc_video_system ;
;          |soc_video_system_mm_interconnect_0_cmd_demux_002:cmd_demux_002|                                                               ; 12 (12)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 0 (0)            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_cmd_demux_002:cmd_demux_002                                                                                                                                                                                                    ; soc_video_system_mm_interconnect_0_cmd_demux_002   ; soc_video_system ;
;          |soc_video_system_mm_interconnect_0_cmd_mux:cmd_mux|                                                                           ; 94 (84)     ; 8 (5)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 59 (52)      ; 0 (0)             ; 35 (32)          ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                ; soc_video_system_mm_interconnect_0_cmd_mux         ; soc_video_system ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 10 (7)      ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (4)        ; 0 (0)             ; 3 (3)            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                   ; altera_merlin_arbitrator                           ; soc_video_system ;
;                |altera_merlin_arb_adder:adder|                                                                                          ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                     ; altera_merlin_arb_adder                            ; soc_video_system ;
;          |soc_video_system_mm_interconnect_0_router_002:router_002|                                                                     ; 18 (18)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 7 (7)            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_router_002:router_002                                                                                                                                                                                                          ; soc_video_system_mm_interconnect_0_router_002      ; soc_video_system ;
;          |soc_video_system_mm_interconnect_0_rsp_demux:rsp_demux|                                                                       ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                            ; soc_video_system_mm_interconnect_0_rsp_demux       ; soc_video_system ;
;          |soc_video_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002|                                                                   ; 128 (128)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 91 (91)      ; 0 (0)             ; 37 (37)          ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002                                                                                                                                                                                                        ; soc_video_system_mm_interconnect_0_rsp_mux_002     ; soc_video_system ;
;       |soc_video_system_pixel_buffer:pixel_buffer|                                                                                      ; 354 (235)   ; 215 (123)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 139 (130)    ; 40 (6)            ; 175 (91)         ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer                                                                                                                                                                                                                                                                             ; soc_video_system_pixel_buffer                      ; soc_video_system ;
;          |soc_video_system_pixel_buffer_input_efifo_module:the_soc_video_system_pixel_buffer_input_efifo_module|                        ; 129 (129)   ; 92 (92)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 34 (34)           ; 86 (86)          ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|soc_video_system_pixel_buffer_input_efifo_module:the_soc_video_system_pixel_buffer_input_efifo_module                                                                                                                                                                       ; soc_video_system_pixel_buffer_input_efifo_module   ; soc_video_system ;
;       |soc_video_system_pixel_onchip_buffer:pixel_onchip_buffer|                                                                        ; 152 (0)     ; 5 (0)                     ; 0 (0)         ; 1228800     ; 152  ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 147 (0)      ; 0 (0)             ; 5 (0)            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_pixel_onchip_buffer:pixel_onchip_buffer                                                                                                                                                                                                                                                               ; soc_video_system_pixel_onchip_buffer               ; soc_video_system ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 152 (0)     ; 5 (0)                     ; 0 (0)         ; 1228800     ; 152  ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 147 (0)      ; 0 (0)             ; 5 (0)            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_pixel_onchip_buffer:pixel_onchip_buffer|altsyncram:the_altsyncram                                                                                                                                                                                                                                     ; altsyncram                                         ; work             ;
;             |altsyncram_76a1:auto_generated|                                                                                            ; 152 (5)     ; 5 (5)                     ; 0 (0)         ; 1228800     ; 152  ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 147 (0)      ; 0 (0)             ; 5 (5)            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_pixel_onchip_buffer:pixel_onchip_buffer|altsyncram:the_altsyncram|altsyncram_76a1:auto_generated                                                                                                                                                                                                      ; altsyncram_76a1                                    ; work             ;
;                |decode_59a:decode3|                                                                                                     ; 22 (22)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (22)      ; 0 (0)             ; 0 (0)            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_pixel_onchip_buffer:pixel_onchip_buffer|altsyncram:the_altsyncram|altsyncram_76a1:auto_generated|decode_59a:decode3                                                                                                                                                                                   ; decode_59a                                         ; work             ;
;                |mux_l3b:mux2|                                                                                                           ; 125 (125)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 125 (125)    ; 0 (0)             ; 0 (0)            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_pixel_onchip_buffer:pixel_onchip_buffer|altsyncram:the_altsyncram|altsyncram_76a1:auto_generated|mux_l3b:mux2                                                                                                                                                                                         ; mux_l3b                                            ; work             ;
;       |soc_video_system_video_bayer_resampler:video_bayer_resampler|                                                                    ; 111 (94)    ; 70 (58)                   ; 0 (0)         ; 20720       ; 4    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 37 (32)      ; 8 (8)             ; 66 (54)          ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_bayer_resampler:video_bayer_resampler                                                                                                                                                                                                                                                           ; soc_video_system_video_bayer_resampler             ; soc_video_system ;
;          |altshift_taps:bayern_pattern_shift_reg|                                                                                       ; 17 (0)      ; 12 (0)                    ; 0 (0)         ; 20720       ; 4    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 12 (0)           ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_bayer_resampler:video_bayer_resampler|altshift_taps:bayern_pattern_shift_reg                                                                                                                                                                                                                    ; altshift_taps                                      ; work             ;
;             |shift_taps_58r:auto_generated|                                                                                             ; 17 (0)      ; 12 (0)                    ; 0 (0)         ; 20720       ; 4    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 12 (0)           ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_bayer_resampler:video_bayer_resampler|altshift_taps:bayern_pattern_shift_reg|shift_taps_58r:auto_generated                                                                                                                                                                                      ; shift_taps_58r                                     ; work             ;
;                |altsyncram_eu91:altsyncram2|                                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 20720       ; 4    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_bayer_resampler:video_bayer_resampler|altshift_taps:bayern_pattern_shift_reg|shift_taps_58r:auto_generated|altsyncram_eu91:altsyncram2                                                                                                                                                          ; altsyncram_eu91                                    ; work             ;
;                |cntr_aaf:cntr1|                                                                                                         ; 17 (14)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (2)        ; 0 (0)             ; 12 (12)          ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_bayer_resampler:video_bayer_resampler|altshift_taps:bayern_pattern_shift_reg|shift_taps_58r:auto_generated|cntr_aaf:cntr1                                                                                                                                                                       ; cntr_aaf                                           ; work             ;
;                   |cmpr_vsb:cmpr4|                                                                                                      ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_bayer_resampler:video_bayer_resampler|altshift_taps:bayern_pattern_shift_reg|shift_taps_58r:auto_generated|cntr_aaf:cntr1|cmpr_vsb:cmpr4                                                                                                                                                        ; cmpr_vsb                                           ; work             ;
;       |soc_video_system_video_clipper:video_clipper|                                                                                    ; 172 (0)     ; 100 (0)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 72 (0)       ; 1 (0)             ; 99 (0)           ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_clipper:video_clipper                                                                                                                                                                                                                                                                           ; soc_video_system_video_clipper                     ; soc_video_system ;
;          |altera_up_video_clipper_add:Clipper_Add|                                                                                      ; 81 (32)     ; 49 (27)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (5)       ; 1 (1)             ; 48 (24)          ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_clipper:video_clipper|altera_up_video_clipper_add:Clipper_Add                                                                                                                                                                                                                                   ; altera_up_video_clipper_add                        ; soc_video_system ;
;             |altera_up_video_clipper_counters:Clipper_Add_Counters|                                                                     ; 51 (51)     ; 22 (22)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 27 (27)      ; 0 (0)             ; 24 (24)          ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_clipper:video_clipper|altera_up_video_clipper_add:Clipper_Add|altera_up_video_clipper_counters:Clipper_Add_Counters                                                                                                                                                                             ; altera_up_video_clipper_counters                   ; soc_video_system ;
;          |altera_up_video_clipper_drop:Clipper_Drop|                                                                                    ; 91 (42)     ; 51 (28)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 40 (14)      ; 0 (0)             ; 51 (28)          ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop                                                                                                                                                                                                                                 ; altera_up_video_clipper_drop                       ; soc_video_system ;
;             |altera_up_video_clipper_counters:Clipper_Drop_Counters|                                                                    ; 49 (49)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 26 (26)      ; 0 (0)             ; 23 (23)          ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters                                                                                                                                                                          ; altera_up_video_clipper_counters                   ; soc_video_system ;
;       |soc_video_system_video_decoder_0:video_decoder_0|                                                                                ; 129 (0)     ; 111 (0)                   ; 0 (0)         ; 1280        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (0)       ; 52 (0)            ; 59 (0)           ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0                                                                                                                                                                                                                                                                       ; soc_video_system_video_decoder_0                   ; soc_video_system ;
;          |altera_up_video_camera_decoder:Camera_Decoder|                                                                                ; 39 (39)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 12 (12)           ; 22 (22)          ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_camera_decoder:Camera_Decoder                                                                                                                                                                                                                         ; altera_up_video_camera_decoder                     ; soc_video_system ;
;          |altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|                                                                     ; 91 (0)      ; 78 (0)                    ; 0 (0)         ; 1280        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (0)       ; 40 (0)            ; 38 (0)           ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO                                                                                                                                                                                                              ; altera_up_video_dual_clock_fifo                    ; soc_video_system ;
;             |dcfifo:dcfifo_component|                                                                                                   ; 91 (0)      ; 78 (0)                    ; 0 (0)         ; 1280        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (0)       ; 40 (0)            ; 38 (0)           ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component                                                                                                                                                                                      ; dcfifo                                             ; work             ;
;                |dcfifo_9hk1:auto_generated|                                                                                             ; 91 (25)     ; 78 (24)                   ; 0 (0)         ; 1280        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (1)       ; 40 (16)           ; 38 (8)           ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_9hk1:auto_generated                                                                                                                                                           ; dcfifo_9hk1                                        ; work             ;
;                   |a_graycounter_cgb:wrptr_g1p|                                                                                         ; 15 (15)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 12 (12)          ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_9hk1:auto_generated|a_graycounter_cgb:wrptr_g1p                                                                                                                               ; a_graycounter_cgb                                  ; work             ;
;                   |a_graycounter_g26:rdptr_g1p|                                                                                         ; 18 (18)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 11 (11)          ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_9hk1:auto_generated|a_graycounter_g26:rdptr_g1p                                                                                                                               ; a_graycounter_g26                                  ; work             ;
;                   |alt_synch_pipe_g9l:rs_dgwp|                                                                                          ; 16 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 12 (0)            ; 4 (0)            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_9hk1:auto_generated|alt_synch_pipe_g9l:rs_dgwp                                                                                                                                ; alt_synch_pipe_g9l                                 ; work             ;
;                      |dffpipe_1v8:dffpipe13|                                                                                            ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 12 (12)           ; 4 (4)            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_9hk1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe13                                                                                                          ; dffpipe_1v8                                        ; work             ;
;                   |alt_synch_pipe_h9l:ws_dgrp|                                                                                          ; 16 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 12 (0)            ; 4 (0)            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_9hk1:auto_generated|alt_synch_pipe_h9l:ws_dgrp                                                                                                                                ; alt_synch_pipe_h9l                                 ; work             ;
;                      |dffpipe_2v8:dffpipe16|                                                                                            ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 12 (12)           ; 4 (4)            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_9hk1:auto_generated|alt_synch_pipe_h9l:ws_dgrp|dffpipe_2v8:dffpipe16                                                                                                          ; dffpipe_2v8                                        ; work             ;
;                   |altsyncram_1f11:fifo_ram|                                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1280        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_9hk1:auto_generated|altsyncram_1f11:fifo_ram                                                                                                                                  ; altsyncram_1f11                                    ; work             ;
;                   |cmpr_4h5:rdempty_eq_comp|                                                                                            ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 4 (4)            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_9hk1:auto_generated|cmpr_4h5:rdempty_eq_comp                                                                                                                                  ; cmpr_4h5                                           ; work             ;
;                   |cmpr_4h5:wrfull_eq_comp|                                                                                             ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 4 (4)            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_9hk1:auto_generated|cmpr_4h5:wrfull_eq_comp                                                                                                                                   ; cmpr_4h5                                           ; work             ;
;       |soc_video_system_video_dma_controller:video_dma_controller|                                                                      ; 191 (44)    ; 124 (17)                  ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 65 (17)      ; 2 (1)             ; 124 (26)         ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_dma_controller:video_dma_controller                                                                                                                                                                                                                                                             ; soc_video_system_video_dma_controller              ; soc_video_system ;
;          |altera_up_video_dma_control_slave:DMA_Control_Slave|                                                                          ; 144 (144)   ; 98 (98)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 45 (45)      ; 1 (1)             ; 98 (98)          ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_dma_controller:video_dma_controller|altera_up_video_dma_control_slave:DMA_Control_Slave                                                                                                                                                                                                         ; altera_up_video_dma_control_slave                  ; soc_video_system ;
;          |altera_up_video_dma_to_memory:From_Stream_to_Memory|                                                                          ; 12 (12)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 9 (9)            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_dma_controller:video_dma_controller|altera_up_video_dma_to_memory:From_Stream_to_Memory                                                                                                                                                                                                         ; altera_up_video_dma_to_memory                      ; soc_video_system ;
;       |soc_video_system_video_dual_clock_buffer:video_dual_clock_buffer|                                                                ; 120 (2)     ; 102 (0)                   ; 0 (0)         ; 3200        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (2)       ; 49 (0)            ; 53 (0)           ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_dual_clock_buffer:video_dual_clock_buffer                                                                                                                                                                                                                                                       ; soc_video_system_video_dual_clock_buffer           ; soc_video_system ;
;          |dcfifo:Data_FIFO|                                                                                                             ; 118 (0)     ; 102 (0)                   ; 0 (0)         ; 3200        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (0)       ; 49 (0)            ; 53 (0)           ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO                                                                                                                                                                                                                                      ; dcfifo                                             ; work             ;
;             |dcfifo_d7j1:auto_generated|                                                                                                ; 118 (38)    ; 102 (34)                  ; 0 (0)         ; 3200        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (7)       ; 49 (23)           ; 53 (3)           ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated                                                                                                                                                                                                           ; dcfifo_d7j1                                        ; work             ;
;                |a_gray2bin_jra:wrptr_g_gray2bin|                                                                                        ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (7)            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|a_gray2bin_jra:wrptr_g_gray2bin                                                                                                                                                                           ; a_gray2bin_jra                                     ; work             ;
;                |a_gray2bin_jra:ws_dgrp_gray2bin|                                                                                        ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|a_gray2bin_jra:ws_dgrp_gray2bin                                                                                                                                                                           ; a_gray2bin_jra                                     ; work             ;
;                |a_graycounter_cgb:wrptr_g1p|                                                                                            ; 16 (16)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 11 (11)          ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|a_graycounter_cgb:wrptr_g1p                                                                                                                                                                               ; a_graycounter_cgb                                  ; work             ;
;                |a_graycounter_g26:rdptr_g1p|                                                                                            ; 18 (18)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 15 (15)          ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|a_graycounter_g26:rdptr_g1p                                                                                                                                                                               ; a_graycounter_g26                                  ; work             ;
;                |alt_synch_pipe_i9l:rs_dgwp|                                                                                             ; 16 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 10 (0)            ; 6 (0)            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_i9l:rs_dgwp                                                                                                                                                                                ; alt_synch_pipe_i9l                                 ; work             ;
;                   |dffpipe_3v8:dffpipe6|                                                                                                ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 10 (10)           ; 6 (6)            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_i9l:rs_dgwp|dffpipe_3v8:dffpipe6                                                                                                                                                           ; dffpipe_3v8                                        ; work             ;
;                |alt_synch_pipe_j9l:ws_dgrp|                                                                                             ; 16 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (0)            ; 0 (0)            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_j9l:ws_dgrp                                                                                                                                                                                ; alt_synch_pipe_j9l                                 ; work             ;
;                   |dffpipe_4v8:dffpipe9|                                                                                                ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 0 (0)            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|alt_synch_pipe_j9l:ws_dgrp|dffpipe_4v8:dffpipe9                                                                                                                                                           ; dffpipe_4v8                                        ; work             ;
;                |altsyncram_9f11:fifo_ram|                                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 3200        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram                                                                                                                                                                                  ; altsyncram_9f11                                    ; work             ;
;                |cmpr_0h5:rdempty_eq_comp_msb|                                                                                           ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|cmpr_0h5:rdempty_eq_comp_msb                                                                                                                                                                              ; cmpr_0h5                                           ; work             ;
;                |dffpipe_0v8:ws_brp|                                                                                                     ; 7 (7)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (7)            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|dffpipe_0v8:ws_brp                                                                                                                                                                                        ; dffpipe_0v8                                        ; work             ;
;                |dffpipe_0v8:ws_bwp|                                                                                                     ; 7 (7)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (7)            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|dffpipe_0v8:ws_bwp                                                                                                                                                                                        ; dffpipe_0v8                                        ; work             ;
;                |mux_9d7:rdemp_eq_comp_lsb_mux|                                                                                          ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|mux_9d7:rdemp_eq_comp_lsb_mux                                                                                                                                                                             ; mux_9d7                                            ; work             ;
;                |mux_9d7:rdemp_eq_comp_msb_mux|                                                                                          ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|mux_9d7:rdemp_eq_comp_msb_mux                                                                                                                                                                             ; mux_9d7                                            ; work             ;
;       |soc_video_system_video_pixel_buffer_dma:video_pixel_buffer_dma|                                                                  ; 263 (206)   ; 158 (123)                 ; 0 (0)         ; 1152        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 104 (82)     ; 0 (0)             ; 159 (124)        ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_pixel_buffer_dma:video_pixel_buffer_dma                                                                                                                                                                                                                                                         ; soc_video_system_video_pixel_buffer_dma            ; soc_video_system ;
;          |scfifo:Image_Buffer|                                                                                                          ; 57 (0)      ; 35 (0)                    ; 0 (0)         ; 1152        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (0)       ; 0 (0)             ; 35 (0)           ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer                                                                                                                                                                                                                                     ; scfifo                                             ; work             ;
;             |scfifo_7f91:auto_generated|                                                                                                ; 57 (6)      ; 35 (2)                    ; 0 (0)         ; 1152        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (4)       ; 0 (0)             ; 35 (2)           ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_7f91:auto_generated                                                                                                                                                                                                          ; scfifo_7f91                                        ; work             ;
;                |a_dpfifo_s631:dpfifo|                                                                                                   ; 51 (28)     ; 33 (13)                   ; 0 (0)         ; 1152        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (15)      ; 0 (0)             ; 33 (13)          ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_7f91:auto_generated|a_dpfifo_s631:dpfifo                                                                                                                                                                                     ; a_dpfifo_s631                                      ; work             ;
;                   |altsyncram_l7b1:FIFOram|                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1152        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_7f91:auto_generated|a_dpfifo_s631:dpfifo|altsyncram_l7b1:FIFOram                                                                                                                                                             ; altsyncram_l7b1                                    ; work             ;
;                   |cntr_2l6:usedw_counter|                                                                                              ; 8 (8)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 7 (7)            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_7f91:auto_generated|a_dpfifo_s631:dpfifo|cntr_2l6:usedw_counter                                                                                                                                                              ; cntr_2l6                                           ; work             ;
;                   |cntr_lka:rd_ptr_msb|                                                                                                 ; 7 (7)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_7f91:auto_generated|a_dpfifo_s631:dpfifo|cntr_lka:rd_ptr_msb                                                                                                                                                                 ; cntr_lka                                           ; work             ;
;                   |cntr_mka:wr_ptr|                                                                                                     ; 8 (8)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 7 (7)            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_7f91:auto_generated|a_dpfifo_s631:dpfifo|cntr_mka:wr_ptr                                                                                                                                                                     ; cntr_mka                                           ; work             ;
;       |soc_video_system_video_pixel_rgb_resampler_1:video_pixel_rgb_resampler_1|                                                        ; 11 (11)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 10 (10)          ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_pixel_rgb_resampler_1:video_pixel_rgb_resampler_1                                                                                                                                                                                                                                               ; soc_video_system_video_pixel_rgb_resampler_1       ; soc_video_system ;
;       |soc_video_system_video_pll:video_pll|                                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_pll:video_pll                                                                                                                                                                                                                                                                                   ; soc_video_system_video_pll                         ; soc_video_system ;
;          |altera_up_altpll:video_pll|                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_pll:video_pll|altera_up_altpll:video_pll                                                                                                                                                                                                                                                        ; altera_up_altpll                                   ; soc_video_system ;
;             |altpll:PLL_for_DE_Series_Boards|                                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_pll:video_pll|altera_up_altpll:video_pll|altpll:PLL_for_DE_Series_Boards                                                                                                                                                                                                                        ; altpll                                             ; work             ;
;                |altpll_8aa2:auto_generated|                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_pll:video_pll|altera_up_altpll:video_pll|altpll:PLL_for_DE_Series_Boards|altpll_8aa2:auto_generated                                                                                                                                                                                             ; altpll_8aa2                                        ; work             ;
;       |soc_video_system_video_rgb_resampler:video_rgb_resampler|                                                                        ; 27 (27)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 12 (12)          ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_rgb_resampler:video_rgb_resampler                                                                                                                                                                                                                                                               ; soc_video_system_video_rgb_resampler               ; soc_video_system ;
;       |soc_video_system_video_scaler:video_scaler|                                                                                      ; 90 (0)      ; 74 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (0)       ; 1 (0)             ; 73 (0)           ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_scaler:video_scaler                                                                                                                                                                                                                                                                             ; soc_video_system_video_scaler                      ; soc_video_system ;
;          |altera_up_video_scaler_shrink:Shrink_Frame|                                                                                   ; 90 (90)     ; 74 (74)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 1 (1)             ; 73 (73)          ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_scaler:video_scaler|altera_up_video_scaler_shrink:Shrink_Frame                                                                                                                                                                                                                                  ; altera_up_video_scaler_shrink                      ; soc_video_system ;
;       |soc_video_system_video_scaler_0:video_scaler_0|                                                                                  ; 150 (0)     ; 94 (0)                    ; 0 (0)         ; 4608        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 56 (0)       ; 0 (0)             ; 94 (0)           ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_scaler_0:video_scaler_0                                                                                                                                                                                                                                                                         ; soc_video_system_video_scaler_0                    ; soc_video_system ;
;          |altera_up_video_scaler_multiply_height:Multiply_Height|                                                                       ; 125 (62)    ; 73 (32)                   ; 0 (0)         ; 4608        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 52 (30)      ; 0 (0)             ; 73 (32)          ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height                                                                                                                                                                                                                  ; altera_up_video_scaler_multiply_height             ; soc_video_system ;
;             |scfifo:Multiply_Height_FIFO|                                                                                               ; 63 (0)      ; 41 (0)                    ; 0 (0)         ; 4608        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (0)       ; 0 (0)             ; 41 (0)           ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO                                                                                                                                                                                      ; scfifo                                             ; work             ;
;                |scfifo_us21:auto_generated|                                                                                             ; 63 (0)      ; 41 (0)                    ; 0 (0)         ; 4608        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (0)       ; 0 (0)             ; 41 (0)           ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_us21:auto_generated                                                                                                                                                           ; scfifo_us21                                        ; work             ;
;                   |a_dpfifo_hk21:dpfifo|                                                                                                ; 63 (34)     ; 41 (15)                   ; 0 (0)         ; 4608        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (19)      ; 0 (0)             ; 41 (15)          ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_us21:auto_generated|a_dpfifo_hk21:dpfifo                                                                                                                                      ; a_dpfifo_hk21                                      ; work             ;
;                      |altsyncram_j7b1:FIFOram|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_us21:auto_generated|a_dpfifo_hk21:dpfifo|altsyncram_j7b1:FIFOram                                                                                                              ; altsyncram_j7b1                                    ; work             ;
;                      |cntr_4l6:usedw_counter|                                                                                           ; 10 (10)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 9 (9)            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_us21:auto_generated|a_dpfifo_hk21:dpfifo|cntr_4l6:usedw_counter                                                                                                               ; cntr_4l6                                           ; work             ;
;                      |cntr_nka:rd_ptr_msb|                                                                                              ; 9 (9)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 8 (8)            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_us21:auto_generated|a_dpfifo_hk21:dpfifo|cntr_nka:rd_ptr_msb                                                                                                                  ; cntr_nka                                           ; work             ;
;                      |cntr_oka:wr_ptr|                                                                                                  ; 10 (10)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 9 (9)            ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_us21:auto_generated|a_dpfifo_hk21:dpfifo|cntr_oka:wr_ptr                                                                                                                      ; cntr_oka                                           ; work             ;
;          |altera_up_video_scaler_multiply_width:Multiply_Width|                                                                         ; 25 (25)     ; 21 (21)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 21 (21)          ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width                                                                                                                                                                                                                    ; altera_up_video_scaler_multiply_width              ; soc_video_system ;
;       |soc_video_system_video_stream_router_0:video_stream_router_0|                                                                    ; 29 (29)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 8 (8)             ; 16 (16)          ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_stream_router_0:video_stream_router_0                                                                                                                                                                                                                                                           ; soc_video_system_video_stream_router_0             ; soc_video_system ;
;       |soc_video_system_video_stream_router_1:video_stream_router_1|                                                                    ; 19 (19)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 1 (1)             ; 13 (13)          ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_stream_router_1:video_stream_router_1                                                                                                                                                                                                                                                           ; soc_video_system_video_stream_router_1             ; soc_video_system ;
;       |soc_video_system_video_vga_controller:video_vga_controller|                                                                      ; 98 (27)     ; 81 (27)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (0)       ; 2 (2)             ; 79 (25)          ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_vga_controller:video_vga_controller                                                                                                                                                                                                                                                             ; soc_video_system_video_vga_controller              ; soc_video_system ;
;          |altera_up_avalon_video_vga_timing:VGA_Timing|                                                                                 ; 71 (71)     ; 54 (54)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (17)      ; 0 (0)             ; 54 (54)          ; 0          ; |edge_detection_top|soc_video_system:u0|soc_video_system_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing                                                                                                                                                                                                                ; altera_up_avalon_video_vga_timing                  ; soc_video_system ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+------------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                    ;
+---------------+----------+---------------+---------------+-----------------------+----------+----------+
; Name          ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO      ; TCOE     ;
+---------------+----------+---------------+---------------+-----------------------+----------+----------+
; CLOCK2_50     ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; LEDR[0]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LEDR[1]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LEDR[2]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LEDR[3]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LEDR[4]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LEDR[5]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LEDR[6]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LEDR[7]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LEDR[8]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LEDR[9]       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; SW[2]         ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; SW[3]         ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; SW[4]         ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; VGA_R[0]      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; VGA_R[1]      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; VGA_R[2]      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; VGA_R[3]      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; VGA_G[0]      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; VGA_G[1]      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; VGA_G[2]      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; VGA_G[3]      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; VGA_B[0]      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; VGA_B[1]      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; VGA_B[2]      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; VGA_B[3]      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; VGA_HS        ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; VGA_VS        ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; DRAM_ADDR[0]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[1]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[2]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[3]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[4]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[5]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[6]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[7]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[8]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[9]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[10] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[11] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[12] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_BA[0]    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_BA[1]    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_CAS_N    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_CKE      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; DRAM_CLK      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; DRAM_CS_N     ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_LDQM     ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_RAS_N    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_UDQM     ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_WE_N     ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; GPIO[2]       ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO[14]      ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO[15]      ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO[18]      ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO[20]      ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO[25]      ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO[26]      ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO[27]      ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO[28]      ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO[29]      ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO[30]      ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO[31]      ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO[32]      ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO[33]      ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO[34]      ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO[35]      ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO[0]       ; Bidir    ; (0) 0 ps      ; --            ; --                    ; --       ; --       ;
; GPIO[1]       ; Bidir    ; (6) 868 ps    ; --            ; --                    ; --       ; --       ;
; GPIO[3]       ; Bidir    ; --            ; (6) 868 ps    ; --                    ; --       ; --       ;
; GPIO[4]       ; Bidir    ; --            ; (6) 868 ps    ; --                    ; --       ; --       ;
; GPIO[5]       ; Bidir    ; (6) 868 ps    ; --            ; --                    ; --       ; --       ;
; GPIO[6]       ; Bidir    ; (6) 868 ps    ; --            ; --                    ; --       ; --       ;
; GPIO[7]       ; Bidir    ; --            ; (6) 868 ps    ; --                    ; --       ; --       ;
; GPIO[8]       ; Bidir    ; --            ; (6) 868 ps    ; --                    ; --       ; --       ;
; GPIO[9]       ; Bidir    ; (6) 868 ps    ; --            ; --                    ; --       ; --       ;
; GPIO[10]      ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO[11]      ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO[12]      ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO[13]      ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO[16]      ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO[17]      ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO[19]      ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO[21]      ; Bidir    ; --            ; (6) 868 ps    ; --                    ; --       ; --       ;
; GPIO[22]      ; Bidir    ; (6) 868 ps    ; --            ; --                    ; --       ; --       ;
; GPIO[23]      ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO[24]      ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; DRAM_DQ[0]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[1]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[2]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[3]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[4]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[5]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[6]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[7]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[8]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[9]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[10]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[11]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[12]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[13]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[14]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[15]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; KEY[0]        ; Input    ; (6) 868 ps    ; --            ; --                    ; --       ; --       ;
; KEY[1]        ; Input    ; --            ; (6) 868 ps    ; --                    ; --       ; --       ;
; SW[9]         ; Input    ; (6) 868 ps    ; --            ; --                    ; --       ; --       ;
; SW[7]         ; Input    ; (6) 868 ps    ; --            ; --                    ; --       ; --       ;
; SW[8]         ; Input    ; --            ; (6) 868 ps    ; --                    ; --       ; --       ;
; CLOCK_50      ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --       ;
; SW[1]         ; Input    ; --            ; (6) 868 ps    ; --                    ; --       ; --       ;
; SW[6]         ; Input    ; --            ; (6) 868 ps    ; --                    ; --       ; --       ;
; SW[5]         ; Input    ; --            ; (6) 868 ps    ; --                    ; --       ; --       ;
; SW[0]         ; Input    ; (6) 868 ps    ; --            ; --                    ; --       ; --       ;
+---------------+----------+---------------+---------------+-----------------------+----------+----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                               ; Pad To Core Index ; Setting ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; CLOCK2_50                                                                                                                                         ;                   ;         ;
; SW[2]                                                                                                                                             ;                   ;         ;
; SW[3]                                                                                                                                             ;                   ;         ;
; SW[4]                                                                                                                                             ;                   ;         ;
; GPIO[2]                                                                                                                                           ;                   ;         ;
; GPIO[14]                                                                                                                                          ;                   ;         ;
; GPIO[15]                                                                                                                                          ;                   ;         ;
; GPIO[18]                                                                                                                                          ;                   ;         ;
; GPIO[20]                                                                                                                                          ;                   ;         ;
; GPIO[25]                                                                                                                                          ;                   ;         ;
; GPIO[26]                                                                                                                                          ;                   ;         ;
; GPIO[27]                                                                                                                                          ;                   ;         ;
; GPIO[28]                                                                                                                                          ;                   ;         ;
; GPIO[29]                                                                                                                                          ;                   ;         ;
; GPIO[30]                                                                                                                                          ;                   ;         ;
; GPIO[31]                                                                                                                                          ;                   ;         ;
; GPIO[32]                                                                                                                                          ;                   ;         ;
; GPIO[33]                                                                                                                                          ;                   ;         ;
; GPIO[34]                                                                                                                                          ;                   ;         ;
; GPIO[35]                                                                                                                                          ;                   ;         ;
; GPIO[0]                                                                                                                                           ;                   ;         ;
; GPIO[1]                                                                                                                                           ;                   ;         ;
;      - soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_camera_decoder:Camera_Decoder|io_pixel_data[7]~feeder ; 0                 ; 6       ;
; GPIO[3]                                                                                                                                           ;                   ;         ;
;      - soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_camera_decoder:Camera_Decoder|io_pixel_data[6]~feeder ; 1                 ; 6       ;
; GPIO[4]                                                                                                                                           ;                   ;         ;
;      - soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_camera_decoder:Camera_Decoder|io_pixel_data[5]~feeder ; 1                 ; 6       ;
; GPIO[5]                                                                                                                                           ;                   ;         ;
;      - soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_camera_decoder:Camera_Decoder|io_pixel_data[4]~feeder ; 0                 ; 6       ;
; GPIO[6]                                                                                                                                           ;                   ;         ;
;      - soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_camera_decoder:Camera_Decoder|io_pixel_data[3]~feeder ; 0                 ; 6       ;
; GPIO[7]                                                                                                                                           ;                   ;         ;
;      - soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_camera_decoder:Camera_Decoder|io_pixel_data[2]~feeder ; 1                 ; 6       ;
; GPIO[8]                                                                                                                                           ;                   ;         ;
;      - soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_camera_decoder:Camera_Decoder|io_pixel_data[1]~feeder ; 1                 ; 6       ;
; GPIO[9]                                                                                                                                           ;                   ;         ;
;      - soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_camera_decoder:Camera_Decoder|io_pixel_data[0]~feeder ; 0                 ; 6       ;
; GPIO[10]                                                                                                                                          ;                   ;         ;
; GPIO[11]                                                                                                                                          ;                   ;         ;
; GPIO[12]                                                                                                                                          ;                   ;         ;
; GPIO[13]                                                                                                                                          ;                   ;         ;
; GPIO[16]                                                                                                                                          ;                   ;         ;
; GPIO[17]                                                                                                                                          ;                   ;         ;
; GPIO[19]                                                                                                                                          ;                   ;         ;
; GPIO[21]                                                                                                                                          ;                   ;         ;
;      - soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_camera_decoder:Camera_Decoder|io_line_valid~feeder    ; 1                 ; 6       ;
; GPIO[22]                                                                                                                                          ;                   ;         ;
;      - soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_camera_decoder:Camera_Decoder|io_frame_valid~feeder   ; 0                 ; 6       ;
; GPIO[23]                                                                                                                                          ;                   ;         ;
; GPIO[24]                                                                                                                                          ;                   ;         ;
; DRAM_DQ[0]                                                                                                                                        ;                   ;         ;
; DRAM_DQ[1]                                                                                                                                        ;                   ;         ;
; DRAM_DQ[2]                                                                                                                                        ;                   ;         ;
; DRAM_DQ[3]                                                                                                                                        ;                   ;         ;
; DRAM_DQ[4]                                                                                                                                        ;                   ;         ;
; DRAM_DQ[5]                                                                                                                                        ;                   ;         ;
; DRAM_DQ[6]                                                                                                                                        ;                   ;         ;
; DRAM_DQ[7]                                                                                                                                        ;                   ;         ;
; DRAM_DQ[8]                                                                                                                                        ;                   ;         ;
; DRAM_DQ[9]                                                                                                                                        ;                   ;         ;
; DRAM_DQ[10]                                                                                                                                       ;                   ;         ;
; DRAM_DQ[11]                                                                                                                                       ;                   ;         ;
; DRAM_DQ[12]                                                                                                                                       ;                   ;         ;
; DRAM_DQ[13]                                                                                                                                       ;                   ;         ;
; DRAM_DQ[14]                                                                                                                                       ;                   ;         ;
; DRAM_DQ[15]                                                                                                                                       ;                   ;         ;
; KEY[0]                                                                                                                                            ;                   ;         ;
;      - \reset_proc:reset_status[0]                                                                                                                ; 0                 ; 6       ;
;      - Equal5~8                                                                                                                                   ; 0                 ; 6       ;
;      - LEDR[0]~output                                                                                                                             ; 0                 ; 6       ;
; KEY[1]                                                                                                                                            ;                   ;         ;
;      - soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_camera_decoder:Camera_Decoder|valid                   ; 1                 ; 6       ;
;      - soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_camera_decoder:Camera_Decoder|temp_end                ; 1                 ; 6       ;
;      - soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_camera_decoder:Camera_Decoder|frame_sync              ; 1                 ; 6       ;
;      - GPIO[17]~output                                                                                                                            ; 1                 ; 6       ;
;      - soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_camera_decoder:Camera_Decoder|startofpacket~0         ; 1                 ; 6       ;
;      - soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_camera_decoder:Camera_Decoder|temp_data[7]~0          ; 1                 ; 6       ;
;      - soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_camera_decoder:Camera_Decoder|endofpacket~0           ; 1                 ; 6       ;
;      - soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_camera_decoder:Camera_Decoder|temp_valid~1            ; 1                 ; 6       ;
;      - soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_camera_decoder:Camera_Decoder|temp_start~0            ; 1                 ; 6       ;
;      - soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_camera_decoder:Camera_Decoder|data~0                  ; 1                 ; 6       ;
;      - soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_camera_decoder:Camera_Decoder|data~1                  ; 1                 ; 6       ;
;      - soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_camera_decoder:Camera_Decoder|data~2                  ; 1                 ; 6       ;
;      - soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_camera_decoder:Camera_Decoder|data~3                  ; 1                 ; 6       ;
;      - soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_camera_decoder:Camera_Decoder|data~4                  ; 1                 ; 6       ;
;      - soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_camera_decoder:Camera_Decoder|data~5                  ; 1                 ; 6       ;
;      - soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_camera_decoder:Camera_Decoder|data~6                  ; 1                 ; 6       ;
;      - soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_camera_decoder:Camera_Decoder|data~7                  ; 1                 ; 6       ;
;      - soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_camera_decoder:Camera_Decoder|temp_data~1             ; 1                 ; 6       ;
;      - soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_camera_decoder:Camera_Decoder|temp_data~2             ; 1                 ; 6       ;
;      - soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_camera_decoder:Camera_Decoder|temp_data~3             ; 1                 ; 6       ;
;      - soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_camera_decoder:Camera_Decoder|temp_data~4             ; 1                 ; 6       ;
;      - soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_camera_decoder:Camera_Decoder|temp_data~5             ; 1                 ; 6       ;
;      - soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_camera_decoder:Camera_Decoder|temp_data~6             ; 1                 ; 6       ;
;      - soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_camera_decoder:Camera_Decoder|temp_data~7             ; 1                 ; 6       ;
;      - soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_camera_decoder:Camera_Decoder|temp_data~8             ; 1                 ; 6       ;
;      - LEDR[1]~output                                                                                                                             ; 1                 ; 6       ;
; SW[9]                                                                                                                                             ;                   ;         ;
;      - VGA_B~0                                                                                                                                    ; 0                 ; 6       ;
;      - VGA_B~1                                                                                                                                    ; 0                 ; 6       ;
;      - VGA_R~4                                                                                                                                    ; 0                 ; 6       ;
;      - VGA_R~5                                                                                                                                    ; 0                 ; 6       ;
;      - VGA_R~8                                                                                                                                    ; 0                 ; 6       ;
;      - VGA_B~2                                                                                                                                    ; 0                 ; 6       ;
;      - VGA_B~3                                                                                                                                    ; 0                 ; 6       ;
;      - VGA_B~4                                                                                                                                    ; 0                 ; 6       ;
;      - VGA_G~4                                                                                                                                    ; 0                 ; 6       ;
;      - VGA_G~7                                                                                                                                    ; 0                 ; 6       ;
;      - VGA_B~9                                                                                                                                    ; 0                 ; 6       ;
;      - VGA_B~12                                                                                                                                   ; 0                 ; 6       ;
; SW[7]                                                                                                                                             ;                   ;         ;
;      - VGA_B~0                                                                                                                                    ; 0                 ; 6       ;
;      - VGA_B~1                                                                                                                                    ; 0                 ; 6       ;
;      - VGA_R~4                                                                                                                                    ; 0                 ; 6       ;
;      - VGA_B~2                                                                                                                                    ; 0                 ; 6       ;
;      - VGA_B~3                                                                                                                                    ; 0                 ; 6       ;
;      - VGA_B~4                                                                                                                                    ; 0                 ; 6       ;
; SW[8]                                                                                                                                             ;                   ;         ;
;      - VGA_B~0                                                                                                                                    ; 1                 ; 6       ;
;      - VGA_R~0                                                                                                                                    ; 1                 ; 6       ;
;      - VGA_B~1                                                                                                                                    ; 1                 ; 6       ;
;      - VGA_R~3                                                                                                                                    ; 1                 ; 6       ;
;      - VGA_R~4                                                                                                                                    ; 1                 ; 6       ;
;      - VGA_R~7                                                                                                                                    ; 1                 ; 6       ;
;      - VGA_B~2                                                                                                                                    ; 1                 ; 6       ;
;      - VGA_B~4                                                                                                                                    ; 1                 ; 6       ;
;      - VGA_G~0                                                                                                                                    ; 1                 ; 6       ;
;      - VGA_G~3                                                                                                                                    ; 1                 ; 6       ;
;      - VGA_G~6                                                                                                                                    ; 1                 ; 6       ;
;      - VGA_B~5                                                                                                                                    ; 1                 ; 6       ;
;      - VGA_B~8                                                                                                                                    ; 1                 ; 6       ;
;      - VGA_B~11                                                                                                                                   ; 1                 ; 6       ;
; CLOCK_50                                                                                                                                          ;                   ;         ;
; SW[1]                                                                                                                                             ;                   ;         ;
;      - GPIO[19]~output                                                                                                                            ; 1                 ; 6       ;
; SW[6]                                                                                                                                             ;                   ;         ;
;      - soc_video_system:u0|soc_video_system_video_stream_router_1:video_stream_router_1|stream_select_reg~0                                       ; 1                 ; 6       ;
; SW[5]                                                                                                                                             ;                   ;         ;
;      - soc_video_system:u0|soc_video_system_video_stream_router_0:video_stream_router_0|stream_select_reg~0                                       ; 1                 ; 6       ;
; SW[0]                                                                                                                                             ;                   ;         ;
;      - soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|out_data~0                                                 ; 0                 ; 6       ;
;      - soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|out_data~1                                                 ; 0                 ; 6       ;
;      - soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|out_data~2                                                 ; 0                 ; 6       ;
;      - soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|out_data~3                                                 ; 0                 ; 6       ;
;      - soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|out_data~4                                                 ; 0                 ; 6       ;
;      - soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|out_data~5                                                 ; 0                 ; 6       ;
;      - soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|out_data~6                                                 ; 0                 ; 6       ;
;      - soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|out_data~7                                                 ; 0                 ; 6       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                        ; Location               ; Fan-Out ; Usage                                 ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; CLOCK_50                                                                                                                                                                                                                                                                                                                                                    ; PIN_P11                ; 73      ; Clock                                 ; yes    ; Global Clock         ; GCLK16           ; --                        ;
; CLOCK_50                                                                                                                                                                                                                                                                                                                                                    ; PIN_P11                ; 3       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; GPIO[0]                                                                                                                                                                                                                                                                                                                                                     ; PIN_V10                ; 77      ; Clock                                 ; yes    ; Global Clock         ; GCLK17           ; --                        ;
; KEY[1]                                                                                                                                                                                                                                                                                                                                                      ; PIN_A7                 ; 26      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                ; JTAG_X43_Y40_N0        ; 297     ; Clock                                 ; yes    ; Global Clock         ; GCLK13           ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                ; JTAG_X43_Y40_N0        ; 23      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; reset_sys_n                                                                                                                                                                                                                                                                                                                                                 ; FF_X50_Y46_N17         ; 57      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                    ; FF_X45_Y37_N25         ; 13      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0                         ; LCCOMB_X46_Y39_N6      ; 4       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena                           ; LCCOMB_X46_Y39_N30     ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                         ; LCCOMB_X47_Y38_N6      ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1            ; LCCOMB_X46_Y38_N6      ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0                            ; LCCOMB_X44_Y38_N20     ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~15                             ; LCCOMB_X44_Y38_N18     ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15              ; LCCOMB_X46_Y39_N16     ; 5       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~16              ; LCCOMB_X45_Y39_N22     ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0                       ; LCCOMB_X44_Y38_N16     ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]~14      ; LCCOMB_X45_Y39_N30     ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]~22 ; LCCOMB_X44_Y39_N28     ; 5       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]~23 ; LCCOMB_X45_Y39_N20     ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]         ; FF_X45_Y37_N23         ; 15      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]        ; FF_X45_Y37_N7          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                  ; LCCOMB_X45_Y37_N18     ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; FF_X44_Y37_N13         ; 49      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                      ; LCCOMB_X46_Y38_N16     ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                           ; FF_X49_Y22_N21         ; 1574    ; Clock enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                           ; FF_X49_Y22_N21         ; 434     ; Async. clear, Async. load             ; yes    ; Global Clock         ; GCLK15           ; --                        ;
; soc_video_system:u0|altera_reset_controller:rst_controller_001|merged_reset~0                                                                                                                                                                                                                                                                               ; LCCOMB_X47_Y37_N24     ; 12      ; Async. clear                          ; yes    ; Global Clock         ; GCLK11           ; --                        ;
; soc_video_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                           ; FF_X3_Y16_N13          ; 38      ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                               ; FF_X60_Y23_N29         ; 38      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_data_shift_register:Pixel_Data_Shift_Register|altshift_taps:altshift_taps_component|shift_taps_l2v:auto_generated|cntr_8af:cntr1|cout_actual                                                                                                       ; LCCOMB_X4_Y14_N2       ; 11      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component|shift_taps_p0v:auto_generated|cntr_c7f:cntr1|cout_actual                                                    ; LCCOMB_X6_Y15_N24      ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_p0v:auto_generated|cntr_c7f:cntr1|cout_actual                                                    ; LCCOMB_X6_Y5_N28       ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_3|altshift_taps:altshift_taps_component|shift_taps_p0v:auto_generated|cntr_c7f:cntr1|cout_actual                                                    ; LCCOMB_X6_Y17_N24      ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_4|altshift_taps:altshift_taps_component|shift_taps_p0v:auto_generated|cntr_c7f:cntr1|cout_actual                                                    ; LCCOMB_X6_Y19_N6       ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_hysteresis:Filter_4|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component|shift_taps_q0v:auto_generated|cntr_c7f:cntr1|cout_actual                                                                   ; LCCOMB_X6_Y18_N4       ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_hysteresis:Filter_4|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_q0v:auto_generated|cntr_c7f:cntr1|cout_actual                                                                   ; LCCOMB_X6_Y16_N4       ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_nonmaximum_suppression:Filter_3|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component|shift_taps_22v:auto_generated|cntr_c7f:cntr1|cout_actual                                                       ; LCCOMB_X4_Y22_N28      ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_nonmaximum_suppression:Filter_3|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_22v:auto_generated|cntr_c7f:cntr1|cout_actual                                                       ; LCCOMB_X6_Y21_N8       ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_nonmaximum_suppression:Filter_3|original_line_2[1][9]                                                                                                                                                                                              ; FF_X12_Y22_N25         ; 32      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_nonmaximum_suppression:Filter_3|result[0]~0                                                                                                                                                                                                        ; LCCOMB_X15_Y22_N28     ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_h2v:auto_generated|cntr_8af:cntr1|cout_actual                                                                                                 ; LCCOMB_X6_Y7_N30       ; 11      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component|shift_taps_q0v:auto_generated|cntr_c7f:cntr1|cout_actual                                                               ; LCCOMB_X6_Y24_N8       ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_q0v:auto_generated|cntr_c7f:cntr1|cout_actual                                                               ; LCCOMB_X4_Y23_N28      ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|gy_level_1[3][7]~20                                                                                                                                                                                                        ; LCCOMB_X16_Y22_N20     ; 953     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|data[0]~1                                                                                                                                                                                                                                                                   ; LCCOMB_X26_Y22_N6      ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|transfer_data~0                                                                                                                                                                                                                                                             ; LCCOMB_X21_Y22_N20     ; 126     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_altpll_0:altpll_0|prev_reset                                                                                                                                                                                                                                                                                           ; FF_X59_Y23_N21         ; 2       ; Async. clear                          ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; soc_video_system:u0|soc_video_system_altpll_0:altpll_0|soc_video_system_altpll_0_altpll_ih92:sd1|wire_pll7_clk[0]                                                                                                                                                                                                                                           ; PLL_1                  ; 3193    ; Clock                                 ; yes    ; Global Clock         ; GCLK18           ; --                        ;
; soc_video_system:u0|soc_video_system_altpll_0:altpll_0|soc_video_system_altpll_0_altpll_ih92:sd1|wire_pll7_clk[1]                                                                                                                                                                                                                                           ; PLL_1                  ; 29      ; Clock                                 ; yes    ; Global Clock         ; GCLK19           ; --                        ;
; soc_video_system:u0|soc_video_system_altpll_0:altpll_0|soc_video_system_altpll_0_altpll_ih92:sd1|wire_pll7_locked                                                                                                                                                                                                                                           ; PLL_1                  ; 2       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_audio_and_video_config_0:audio_and_video_config_0|address_reg[0]~0                                                                                                                                                                                                                                                     ; LCCOMB_X55_Y25_N20     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|rom_address[4]~13                                                                                                                                                                                                  ; LCCOMB_X57_Y22_N4      ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE                                                                                                                                                                 ; FF_X54_Y19_N25         ; 44      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|serial_data~1                                                                                                                                                                                        ; LCCOMB_X55_Y19_N20     ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[25]~41                                                                                                                                                                                 ; LCCOMB_X54_Y19_N2      ; 23      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[31]~1                                                                                                                                                                                  ; LCCOMB_X56_Y19_N22     ; 77      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~0                                                                                                                                                                                      ; LCCOMB_X55_Y25_N30     ; 161     ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_audio_and_video_config_0:audio_and_video_config_0|control_reg[1]~1                                                                                                                                                                                                                                                     ; LCCOMB_X55_Y25_N10     ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_audio_and_video_config_0:audio_and_video_config_0|data_reg[0]~0                                                                                                                                                                                                                                                        ; LCCOMB_X55_Y25_N28     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_audio_and_video_config_0:audio_and_video_config_0|data_reg[11]~2                                                                                                                                                                                                                                                       ; LCCOMB_X55_Y25_N2      ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_audio_and_video_config_0:audio_and_video_config_0|external_read_transfer~0                                                                                                                                                                                                                                             ; LCCOMB_X56_Y25_N16     ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_audio_and_video_config_0:audio_and_video_config_0|readdata[5]~28                                                                                                                                                                                                                                                       ; LCCOMB_X55_Y25_N14     ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[13]~8                                                                                                                                                                                                        ; LCCOMB_X59_Y28_N16     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[16]~4                                                                                                                                                                                                        ; LCCOMB_X58_Y27_N28     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[24]~6                                                                                                                                                                                                        ; LCCOMB_X59_Y28_N0      ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[2]~10                                                                                                                                                                                                        ; LCCOMB_X59_Y28_N28     ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|always1~0                                                                                                                                                                                                            ; LCCOMB_X57_Y27_N24     ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[15]~18                                                                                                                                                                                                       ; LCCOMB_X56_Y31_N10     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[7]~26                                                                                                                                                                                                        ; LCCOMB_X56_Y31_N8      ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1]~3                                                                                                                                                                                                    ; LCCOMB_X57_Y28_N6      ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|enable~0                                                                                                                                                                                                             ; LCCOMB_X54_Y32_N8      ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[6]~9                                                                                                                                                                                                        ; LCCOMB_X55_Y28_N18     ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data~0                                                                                                                                                                                                           ; LCCOMB_X56_Y29_N26     ; 27      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT                                                                                                                                                                                                 ; FF_X56_Y27_N23         ; 35      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.WRITE_WAIT                                                                                                                                                                                                     ; FF_X56_Y27_N17         ; 20      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable[2]~1                                                                                                                                                                                            ; LCCOMB_X58_Y28_N30     ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[0]~2                                                                                                                                                                                                       ; LCCOMB_X54_Y31_N30     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[15]~3                                                                                                                                                                                                      ; LCCOMB_X54_Y31_N20     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[23]~4                                                                                                                                                                                                      ; LCCOMB_X56_Y30_N16     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[28]~1                                                                                                                                                                                                      ; LCCOMB_X54_Y31_N8      ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|internal_out_ready                                                                                                                                                                                                                                        ; LCCOMB_X54_Y32_N4      ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|write                                                                                                                                                                                                                                                     ; LCCOMB_X55_Y32_N4      ; 8       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_bytes_to_packets:b2p|out_channel[7]~2                                                                                                                                                                                                                               ; LCCOMB_X58_Y29_N24     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                                                     ; FF_X51_Y35_N13         ; 19      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0~0                                                                   ; LCCOMB_X51_Y35_N20     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|take_in_data                                                                                                          ; LCCOMB_X56_Y30_N2      ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|sync_control_signal~0                                                           ; LCCOMB_X52_Y34_N6      ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal14~0                                                                                                                    ; LCCOMB_X46_Y34_N20     ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal14~2                                                                                                                    ; LCCOMB_X45_Y34_N10     ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|out_valid                                                                         ; LCCOMB_X52_Y33_N30     ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6]                                                             ; FF_X45_Y34_N5          ; 1       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[0]~13                                                                                                     ; LCCOMB_X46_Y37_N22     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter~12                                                                                                        ; LCCOMB_X46_Y37_N28     ; 8       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sense_reset_n                                                                                                          ; FF_X45_Y34_N3          ; 8       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[0]~1                                                                                                              ; LCCOMB_X46_Y34_N2      ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_in[1]~0                                                                                                              ; LCCOMB_X49_Y34_N26     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]~41                                                                                                            ; LCCOMB_X46_Y34_N28     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]~1                                                                                                                ; LCCOMB_X46_Y34_N4      ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[0]~12                                                                                                                ; LCCOMB_X46_Y34_N22     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[14]~0                                                                                                              ; LCCOMB_X49_Y37_N14     ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]~5                                                                                                   ; LCCOMB_X49_Y37_N16     ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]~1                                                                                                  ; LCCOMB_X47_Y34_N0      ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[0]~0                                                                                                  ; LCCOMB_X51_Y34_N16     ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[7]~0                                                                                                                  ; LCCOMB_X45_Y34_N0      ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]~2                                                                                                      ; LCCOMB_X47_Y35_N4      ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]~1                                                                                                   ; LCCOMB_X47_Y33_N28     ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_length[0]~1                                                                                                        ; LCCOMB_X50_Y37_N20     ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state~10                                                                                                                ; LCCOMB_X47_Y34_N14     ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]~12                                                                                               ; LCCOMB_X47_Y34_N26     ; 19      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]~2                                                                                    ; LCCOMB_X50_Y36_N22     ; 19      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]~1                                                                                                  ; LCCOMB_X47_Y34_N22     ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[0]~1                                                                                                       ; LCCOMB_X50_Y37_N30     ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~19                                                                                                               ; LCCOMB_X47_Y37_N20     ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; FF_X56_Y32_N29         ; 41      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|virtual_state_sdr~0                                                                                                                     ; LCCOMB_X49_Y37_N28     ; 53      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_packets_to_bytes:p2b|in_ready~1                                                                                                                                                                                                                                     ; LCCOMB_X56_Y30_N12     ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                            ; FF_X44_Y36_N25         ; 229     ; Async. clear                          ; yes    ; Global Clock         ; GCLK10           ; --                        ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|always0~0                                                                                                                                                                                                                ; LCCOMB_X60_Y23_N20     ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                                              ; LCCOMB_X61_Y23_N24     ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rdata_fifo|internal_out_ready~0                                                                                                                                                                                                        ; LCCOMB_X66_Y25_N0      ; 20      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rdata_fifo|mem~168                                                                                                                                                                                                                     ; LCCOMB_X71_Y25_N28     ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rdata_fifo|mem~169                                                                                                                                                                                                                     ; LCCOMB_X71_Y25_N6      ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rdata_fifo|mem~170                                                                                                                                                                                                                     ; LCCOMB_X71_Y25_N4      ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rdata_fifo|mem~171                                                                                                                                                                                                                     ; LCCOMB_X71_Y25_N10     ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rdata_fifo|mem~172                                                                                                                                                                                                                     ; LCCOMB_X71_Y25_N0      ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rdata_fifo|mem~173                                                                                                                                                                                                                     ; LCCOMB_X71_Y25_N22     ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rdata_fifo|mem~174                                                                                                                                                                                                                     ; LCCOMB_X71_Y25_N8      ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rdata_fifo|mem~175                                                                                                                                                                                                                     ; LCCOMB_X71_Y25_N26     ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rdata_fifo|write                                                                                                                                                                                                                       ; LCCOMB_X66_Y25_N16     ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                     ; LCCOMB_X65_Y25_N28     ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|always1~0                                                                                                                                                                                                                     ; LCCOMB_X65_Y25_N24     ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|always2~0                                                                                                                                                                                                                     ; LCCOMB_X65_Y25_N30     ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|always3~0                                                                                                                                                                                                                     ; LCCOMB_X64_Y25_N6      ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|always4~0                                                                                                                                                                                                                     ; LCCOMB_X64_Y25_N0      ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|always5~0                                                                                                                                                                                                                     ; LCCOMB_X64_Y25_N10     ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|always6~0                                                                                                                                                                                                                     ; LCCOMB_X64_Y25_N4      ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                                    ; FF_X65_Y25_N1          ; 23      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_buffer_s1_agent_rsp_fifo|mem_used[1]~11                                                                                                                                                                                                                ; LCCOMB_X64_Y25_N2      ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                              ; LCCOMB_X49_Y24_N26     ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_onchip_buffer_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                             ; FF_X54_Y23_N31         ; 4       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                         ; LCCOMB_X62_Y23_N14     ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|take_in_data~2                                                                                                                                                                           ; LCCOMB_X58_Y24_N6      ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pixel_buffer_s1_agent|comb~0                                                                                                                                                                                                                             ; LCCOMB_X65_Y25_N12     ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pixel_buffer_s1_agent|rp_valid                                                                                                                                                                                                                           ; LCCOMB_X58_Y25_N4      ; 30      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pixel_onchip_buffer_s1_agent|comb~0                                                                                                                                                                                                                      ; LCCOMB_X49_Y24_N30     ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pixel_onchip_buffer_s1_agent|m0_write~1                                                                                                                                                                                                                  ; LCCOMB_X54_Y24_N0      ; 155     ; Read enable                           ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:fpga_only_master_master_limiter|pending_response_count[3]~8                                                                                                                                                                                          ; LCCOMB_X58_Y24_N22     ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:fpga_only_master_master_limiter|save_dest_id~3                                                                                                                                                                                                       ; LCCOMB_X56_Y24_N2      ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fpga_only_master_master_to_pixel_buffer_s1_cmd_width_adapter|data_reg[9]~0                                                                                                                                                                             ; LCCOMB_X60_Y24_N18     ; 42      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fpga_only_master_master_to_pixel_buffer_s1_cmd_width_adapter|use_reg                                                                                                                                                                                   ; FF_X64_Y24_N17         ; 77      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fpga_only_master_master_to_pixel_onchip_buffer_s1_cmd_width_adapter|count~1                                                                                                                                                                            ; LCCOMB_X55_Y27_N10     ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fpga_only_master_master_to_pixel_onchip_buffer_s1_cmd_width_adapter|data_reg[15]~0                                                                                                                                                                     ; LCCOMB_X49_Y26_N16     ; 45      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fpga_only_master_master_to_pixel_onchip_buffer_s1_cmd_width_adapter|use_reg                                                                                                                                                                            ; FF_X51_Y24_N21         ; 63      ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                              ; LCCOMB_X50_Y24_N30     ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_cmd_mux:cmd_mux|update_grant~1                                                                                                                                                                                                                  ; LCCOMB_X51_Y24_N14     ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_mm_interconnect_0:mm_interconnect_0|soc_video_system_mm_interconnect_0_rsp_demux:rsp_demux|src2_valid~0                                                                                                                                                                                                                ; LCCOMB_X49_Y24_N28     ; 29      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|Selector27~6                                                                                                                                                                                                                                                                                 ; LCCOMB_X70_Y20_N6      ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|Selector34~5                                                                                                                                                                                                                                                                                 ; LCCOMB_X71_Y20_N12     ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|WideOr16~0                                                                                                                                                                                                                                                                                   ; LCCOMB_X70_Y23_N20     ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|active_rnw~3                                                                                                                                                                                                                                                                                 ; LCCOMB_X71_Y21_N12     ; 44      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|m_addr[8]~2                                                                                                                                                                                                                                                                                  ; LCCOMB_X72_Y20_N0      ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|m_state.000010000                                                                                                                                                                                                                                                                            ; FF_X71_Y20_N31         ; 40      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|m_state.001000000                                                                                                                                                                                                                                                                            ; FF_X71_Y19_N29         ; 19      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|oe                                                                                                                                                                                                                                                                                           ; DDIOOECELL_X78_Y16_N5  ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|oe~_Duplicate_1                                                                                                                                                                                                                                                                              ; DDIOOECELL_X78_Y16_N12 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|oe~_Duplicate_10                                                                                                                                                                                                                                                                             ; DDIOOECELL_X78_Y29_N5  ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|oe~_Duplicate_11                                                                                                                                                                                                                                                                             ; DDIOOECELL_X78_Y29_N12 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|oe~_Duplicate_12                                                                                                                                                                                                                                                                             ; DDIOOECELL_X78_Y31_N12 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|oe~_Duplicate_13                                                                                                                                                                                                                                                                             ; DDIOOECELL_X78_Y31_N26 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|oe~_Duplicate_14                                                                                                                                                                                                                                                                             ; DDIOOECELL_X78_Y31_N19 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|oe~_Duplicate_15                                                                                                                                                                                                                                                                             ; DDIOOECELL_X78_Y31_N5  ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|oe~_Duplicate_2                                                                                                                                                                                                                                                                              ; DDIOOECELL_X78_Y3_N5   ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|oe~_Duplicate_3                                                                                                                                                                                                                                                                              ; DDIOOECELL_X78_Y3_N12  ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|oe~_Duplicate_4                                                                                                                                                                                                                                                                              ; DDIOOECELL_X78_Y15_N12 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|oe~_Duplicate_5                                                                                                                                                                                                                                                                              ; DDIOOECELL_X78_Y15_N5  ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|oe~_Duplicate_6                                                                                                                                                                                                                                                                              ; DDIOOECELL_X78_Y16_N19 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|oe~_Duplicate_7                                                                                                                                                                                                                                                                              ; DDIOOECELL_X78_Y17_N12 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|oe~_Duplicate_8                                                                                                                                                                                                                                                                              ; DDIOOECELL_X78_Y23_N12 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|oe~_Duplicate_9                                                                                                                                                                                                                                                                              ; DDIOOECELL_X78_Y30_N12 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|soc_video_system_pixel_buffer_input_efifo_module:the_soc_video_system_pixel_buffer_input_efifo_module|entry_0[43]~0                                                                                                                                                                          ; LCCOMB_X64_Y24_N20     ; 44      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_pixel_buffer:pixel_buffer|soc_video_system_pixel_buffer_input_efifo_module:the_soc_video_system_pixel_buffer_input_efifo_module|entry_1[43]~0                                                                                                                                                                          ; LCCOMB_X67_Y24_N8      ; 44      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_pixel_onchip_buffer:pixel_onchip_buffer|altsyncram:the_altsyncram|altsyncram_76a1:auto_generated|decode_59a:decode3|w_anode1007w[3]                                                                                                                                                                                    ; LCCOMB_X51_Y25_N0      ; 8       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_pixel_onchip_buffer:pixel_onchip_buffer|altsyncram:the_altsyncram|altsyncram_76a1:auto_generated|decode_59a:decode3|w_anode1017w[3]                                                                                                                                                                                    ; LCCOMB_X51_Y25_N18     ; 8       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_pixel_onchip_buffer:pixel_onchip_buffer|altsyncram:the_altsyncram|altsyncram_76a1:auto_generated|decode_59a:decode3|w_anode1027w[3]                                                                                                                                                                                    ; LCCOMB_X51_Y25_N14     ; 8       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_pixel_onchip_buffer:pixel_onchip_buffer|altsyncram:the_altsyncram|altsyncram_76a1:auto_generated|decode_59a:decode3|w_anode1037w[3]                                                                                                                                                                                    ; LCCOMB_X51_Y25_N12     ; 8       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_pixel_onchip_buffer:pixel_onchip_buffer|altsyncram:the_altsyncram|altsyncram_76a1:auto_generated|decode_59a:decode3|w_anode1047w[3]                                                                                                                                                                                    ; LCCOMB_X50_Y25_N24     ; 8       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_pixel_onchip_buffer:pixel_onchip_buffer|altsyncram:the_altsyncram|altsyncram_76a1:auto_generated|decode_59a:decode3|w_anode1057w[3]                                                                                                                                                                                    ; LCCOMB_X50_Y25_N30     ; 8       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_pixel_onchip_buffer:pixel_onchip_buffer|altsyncram:the_altsyncram|altsyncram_76a1:auto_generated|decode_59a:decode3|w_anode1078w[3]                                                                                                                                                                                    ; LCCOMB_X51_Y25_N2      ; 8       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_pixel_onchip_buffer:pixel_onchip_buffer|altsyncram:the_altsyncram|altsyncram_76a1:auto_generated|decode_59a:decode3|w_anode1089w[3]                                                                                                                                                                                    ; LCCOMB_X51_Y25_N16     ; 8       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_pixel_onchip_buffer:pixel_onchip_buffer|altsyncram:the_altsyncram|altsyncram_76a1:auto_generated|decode_59a:decode3|w_anode1099w[3]                                                                                                                                                                                    ; LCCOMB_X51_Y25_N26     ; 8       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_pixel_onchip_buffer:pixel_onchip_buffer|altsyncram:the_altsyncram|altsyncram_76a1:auto_generated|decode_59a:decode3|w_anode1109w[3]                                                                                                                                                                                    ; LCCOMB_X51_Y25_N4      ; 8       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_pixel_onchip_buffer:pixel_onchip_buffer|altsyncram:the_altsyncram|altsyncram_76a1:auto_generated|decode_59a:decode3|w_anode1119w[3]                                                                                                                                                                                    ; LCCOMB_X51_Y25_N22     ; 8       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_pixel_onchip_buffer:pixel_onchip_buffer|altsyncram:the_altsyncram|altsyncram_76a1:auto_generated|decode_59a:decode3|w_anode1129w[3]                                                                                                                                                                                    ; LCCOMB_X51_Y25_N6      ; 8       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_pixel_onchip_buffer:pixel_onchip_buffer|altsyncram:the_altsyncram|altsyncram_76a1:auto_generated|decode_59a:decode3|w_anode1139w[3]                                                                                                                                                                                    ; LCCOMB_X51_Y25_N28     ; 8       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_pixel_onchip_buffer:pixel_onchip_buffer|altsyncram:the_altsyncram|altsyncram_76a1:auto_generated|decode_59a:decode3|w_anode1149w[3]                                                                                                                                                                                    ; LCCOMB_X51_Y25_N8      ; 8       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_pixel_onchip_buffer:pixel_onchip_buffer|altsyncram:the_altsyncram|altsyncram_76a1:auto_generated|decode_59a:decode3|w_anode1169w[3]~2                                                                                                                                                                                  ; LCCOMB_X50_Y25_N28     ; 8       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_pixel_onchip_buffer:pixel_onchip_buffer|altsyncram:the_altsyncram|altsyncram_76a1:auto_generated|decode_59a:decode3|w_anode1180w[3]~2                                                                                                                                                                                  ; LCCOMB_X50_Y25_N22     ; 8       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_pixel_onchip_buffer:pixel_onchip_buffer|altsyncram:the_altsyncram|altsyncram_76a1:auto_generated|decode_59a:decode3|w_anode1190w[3]~3                                                                                                                                                                                  ; LCCOMB_X50_Y25_N10     ; 8       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_pixel_onchip_buffer:pixel_onchip_buffer|altsyncram:the_altsyncram|altsyncram_76a1:auto_generated|decode_59a:decode3|w_anode980w[3]                                                                                                                                                                                     ; LCCOMB_X51_Y25_N20     ; 8       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_pixel_onchip_buffer:pixel_onchip_buffer|altsyncram:the_altsyncram|altsyncram_76a1:auto_generated|decode_59a:decode3|w_anode997w[3]                                                                                                                                                                                     ; LCCOMB_X51_Y25_N30     ; 8       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_video_bayer_resampler:video_bayer_resampler|altshift_taps:bayern_pattern_shift_reg|shift_taps_58r:auto_generated|cntr_aaf:cntr1|cout_actual                                                                                                                                                                            ; LCCOMB_X4_Y12_N26      ; 12      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_video_bayer_resampler:video_bayer_resampler|stream_out_data[8]~8                                                                                                                                                                                                                                                       ; LCCOMB_X12_Y12_N24     ; 27      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_video_bayer_resampler:video_bayer_resampler|transfer_data~0                                                                                                                                                                                                                                                            ; LCCOMB_X8_Y12_N0       ; 59      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_video_bayer_resampler:video_bayer_resampler|width[0]~15                                                                                                                                                                                                                                                                ; LCCOMB_X12_Y12_N26     ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_video_clipper:video_clipper|altera_up_video_clipper_add:Clipper_Add|altera_up_video_clipper_counters:Clipper_Add_Counters|Add0~17                                                                                                                                                                                      ; LCCOMB_X20_Y16_N6      ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_video_clipper:video_clipper|altera_up_video_clipper_add:Clipper_Add|altera_up_video_clipper_counters:Clipper_Add_Counters|height[5]~12                                                                                                                                                                                 ; LCCOMB_X26_Y16_N2      ; 10      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_video_clipper:video_clipper|altera_up_video_clipper_add:Clipper_Add|altera_up_video_clipper_counters:Clipper_Add_Counters|height[5]~13                                                                                                                                                                                 ; LCCOMB_X21_Y16_N14     ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_video_clipper:video_clipper|altera_up_video_clipper_add:Clipper_Add|stream_out_data[1]~0                                                                                                                                                                                                                               ; LCCOMB_X22_Y16_N22     ; 27      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|Add0~3                                                                                                                                                                                    ; LCCOMB_X19_Y15_N8      ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|height[1]~16                                                                                                                                                                              ; LCCOMB_X20_Y16_N24     ; 10      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|height[1]~17                                                                                                                                                                              ; LCCOMB_X19_Y15_N14     ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|stream_out_data[23]~1                                                                                                                                                                                                                            ; LCCOMB_X20_Y16_N22     ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_camera_decoder:Camera_Decoder|temp_data[7]~0                                                                                                                                                                                                                           ; LCCOMB_X6_Y9_N30       ; 20      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_9hk1:auto_generated|valid_wrreq~0                                                                                                                                                              ; LCCOMB_X6_Y9_N6        ; 15      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_video_dma_controller:video_dma_controller|altera_up_video_dma_control_slave:DMA_Control_Slave|always0~1                                                                                                                                                                                                                ; LCCOMB_X51_Y23_N22     ; 32      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_video_dma_controller:video_dma_controller|altera_up_video_dma_control_slave:DMA_Control_Slave|back_buf_start_address[17]~12                                                                                                                                                                                            ; LCCOMB_X49_Y23_N20     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_video_dma_controller:video_dma_controller|altera_up_video_dma_control_slave:DMA_Control_Slave|back_buf_start_address[24]~23                                                                                                                                                                                            ; LCCOMB_X51_Y22_N6      ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_video_dma_controller:video_dma_controller|altera_up_video_dma_control_slave:DMA_Control_Slave|back_buf_start_address[7]~1                                                                                                                                                                                              ; LCCOMB_X47_Y23_N4      ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_video_dma_controller:video_dma_controller|altera_up_video_dma_control_slave:DMA_Control_Slave|back_buf_start_address[9]~10                                                                                                                                                                                             ; LCCOMB_X47_Y22_N30     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_video_dma_controller:video_dma_controller|altera_up_video_dma_control_slave:DMA_Control_Slave|buffer_start_address[31]~1                                                                                                                                                                                               ; LCCOMB_X50_Y23_N8      ; 36      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_video_dma_controller:video_dma_controller|altera_up_video_dma_control_slave:DMA_Control_Slave|readdata[11]~13                                                                                                                                                                                                          ; LCCOMB_X51_Y23_N14     ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_video_dma_controller:video_dma_controller|altera_up_video_dma_to_memory:From_Stream_to_Memory|temp_data[0]~0                                                                                                                                                                                                           ; LCCOMB_X50_Y22_N12     ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_video_dma_controller:video_dma_controller|h_address[4]~25                                                                                                                                                                                                                                                              ; LCCOMB_X45_Y23_N26     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_video_dma_controller:video_dma_controller|w_address[0]~11                                                                                                                                                                                                                                                              ; LCCOMB_X45_Y23_N30     ; 9       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_video_dma_controller:video_dma_controller|w_address[0]~12                                                                                                                                                                                                                                                              ; LCCOMB_X45_Y23_N2      ; 9       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_video_dma_controller:video_dma_controller|w_address[0]~13                                                                                                                                                                                                                                                              ; LCCOMB_X49_Y23_N28     ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_video_dual_clock_buffer:video_dual_clock_buffer|comb~0                                                                                                                                                                                                                                                                 ; LCCOMB_X9_Y21_N30      ; 15      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_video_dual_clock_buffer:video_dual_clock_buffer|comb~1                                                                                                                                                                                                                                                                 ; LCCOMB_X4_Y20_N22      ; 19      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_video_pixel_buffer_dma:video_pixel_buffer_dma|always2~0                                                                                                                                                                                                                                                                ; LCCOMB_X50_Y27_N20     ; 32      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_video_pixel_buffer_dma:video_pixel_buffer_dma|back_buf_start_address[0]~1                                                                                                                                                                                                                                              ; LCCOMB_X47_Y24_N28     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_video_pixel_buffer_dma:video_pixel_buffer_dma|back_buf_start_address[14]~10                                                                                                                                                                                                                                            ; LCCOMB_X47_Y25_N18     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_video_pixel_buffer_dma:video_pixel_buffer_dma|back_buf_start_address[20]~12                                                                                                                                                                                                                                            ; LCCOMB_X47_Y24_N26     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_video_pixel_buffer_dma:video_pixel_buffer_dma|back_buf_start_address[28]~23                                                                                                                                                                                                                                            ; LCCOMB_X49_Y27_N16     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_video_pixel_buffer_dma:video_pixel_buffer_dma|buffer_start_address[26]~2                                                                                                                                                                                                                                               ; LCCOMB_X47_Y24_N6      ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_video_pixel_buffer_dma:video_pixel_buffer_dma|fifo_write                                                                                                                                                                                                                                                               ; LCCOMB_X39_Y23_N16     ; 11      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_video_pixel_buffer_dma:video_pixel_buffer_dma|line_address[3]~10                                                                                                                                                                                                                                                       ; LCCOMB_X45_Y25_N2      ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_video_pixel_buffer_dma:video_pixel_buffer_dma|line_address[3]~11                                                                                                                                                                                                                                                       ; LCCOMB_X45_Y25_N0      ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_video_pixel_buffer_dma:video_pixel_buffer_dma|pending_reads[1]~11                                                                                                                                                                                                                                                      ; LCCOMB_X47_Y21_N4      ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_video_pixel_buffer_dma:video_pixel_buffer_dma|pixel_address[0]~13                                                                                                                                                                                                                                                      ; LCCOMB_X45_Y26_N2      ; 9       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_video_pixel_buffer_dma:video_pixel_buffer_dma|pixel_address[0]~30                                                                                                                                                                                                                                                      ; LCCOMB_X51_Y24_N10     ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_7f91:auto_generated|a_dpfifo_s631:dpfifo|cntr_2l6:usedw_counter|_~2                                                                                                                                                                           ; LCCOMB_X38_Y23_N2      ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_7f91:auto_generated|a_dpfifo_s631:dpfifo|cntr_lka:rd_ptr_msb|_~0                                                                                                                                                                              ; LCCOMB_X35_Y26_N28     ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_7f91:auto_generated|a_dpfifo_s631:dpfifo|cntr_mka:wr_ptr|_~0                                                                                                                                                                                  ; LCCOMB_X38_Y23_N20     ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_7f91:auto_generated|a_dpfifo_s631:dpfifo|rd_ptr_lsb~1                                                                                                                                                                                         ; LCCOMB_X35_Y26_N30     ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_video_pixel_buffer_dma:video_pixel_buffer_dma|slave_readdata[14]~12                                                                                                                                                                                                                                                    ; LCCOMB_X50_Y27_N6      ; 31      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_video_pixel_rgb_resampler_1:video_pixel_rgb_resampler_1|stream_out_startofpacket~0                                                                                                                                                                                                                                     ; LCCOMB_X24_Y21_N12     ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_video_pll:video_pll|altera_up_altpll:video_pll|altpll:PLL_for_DE_Series_Boards|altpll_8aa2:auto_generated|clk[0]                                                                                                                                                                                                       ; PLL_4                  ; 29      ; Clock                                 ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; soc_video_system:u0|soc_video_system_video_pll:video_pll|altera_up_altpll:video_pll|altpll:PLL_for_DE_Series_Boards|altpll_8aa2:auto_generated|clk[1]                                                                                                                                                                                                       ; PLL_4                  ; 122     ; Clock                                 ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; soc_video_system:u0|soc_video_system_video_rgb_resampler:video_rgb_resampler|stream_out_endofpacket~0                                                                                                                                                                                                                                                       ; LCCOMB_X25_Y17_N6      ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_video_scaler:video_scaler|altera_up_video_scaler_shrink:Shrink_Frame|data[5]~26                                                                                                                                                                                                                                        ; LCCOMB_X22_Y16_N10     ; 26      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_video_scaler:video_scaler|altera_up_video_scaler_shrink:Shrink_Frame|drop_line[1]~1                                                                                                                                                                                                                                    ; LCCOMB_X23_Y16_N12     ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_video_scaler:video_scaler|altera_up_video_scaler_shrink:Shrink_Frame|drop_pixel[3]~1                                                                                                                                                                                                                                   ; LCCOMB_X22_Y16_N16     ; 15      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_video_scaler:video_scaler|altera_up_video_scaler_shrink:Shrink_Frame|drop_pixel[3]~2                                                                                                                                                                                                                                   ; LCCOMB_X23_Y17_N30     ; 11      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_video_scaler:video_scaler|altera_up_video_scaler_shrink:Shrink_Frame|stream_out_data[7]~1                                                                                                                                                                                                                              ; LCCOMB_X22_Y16_N0      ; 26      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|fifo_write~1                                                                                                                                                                                                                      ; LCCOMB_X34_Y22_N26     ; 18      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_us21:auto_generated|a_dpfifo_hk21:dpfifo|cntr_4l6:usedw_counter|_~0                                                                                                                            ; LCCOMB_X32_Y22_N28     ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_us21:auto_generated|a_dpfifo_hk21:dpfifo|cntr_nka:rd_ptr_msb|_~0                                                                                                                               ; LCCOMB_X35_Y23_N22     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_us21:auto_generated|a_dpfifo_hk21:dpfifo|cntr_oka:wr_ptr|_~0                                                                                                                                   ; LCCOMB_X34_Y23_N8      ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[1]~1                                                                                                                                                                                                              ; LCCOMB_X32_Y23_N22     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[4]~11                                                                                                                                                                                                                    ; LCCOMB_X36_Y21_N4      ; 9       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[4]~12                                                                                                                                                                                                                    ; LCCOMB_X36_Y21_N10     ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|width_out[4]~13                                                                                                                                                                                                                   ; LCCOMB_X35_Y22_N26     ; 9       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|width_out[4]~30                                                                                                                                                                                                                   ; LCCOMB_X35_Y22_N30     ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|data[2]~0                                                                                                                                                                                                                           ; LCCOMB_X34_Y21_N24     ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[1]~0                                                                                                                                                                                                                ; LCCOMB_X34_Y21_N2      ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_video_stream_router_0:video_stream_router_0|stream_out_data_0[4]~0                                                                                                                                                                                                                                                     ; LCCOMB_X21_Y22_N18     ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_video_stream_router_0:video_stream_router_0|stream_out_startofpacket_1~0                                                                                                                                                                                                                                               ; LCCOMB_X21_Y22_N24     ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_video_stream_router_1:video_stream_router_1|stream_out_data[7]~0                                                                                                                                                                                                                                                       ; LCCOMB_X26_Y22_N30     ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]~12                                                                                                                                                                                                              ; LCCOMB_X3_Y16_N2       ; 10      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; soc_video_system:u0|soc_video_system_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]~20                                                                                                                                                                                                             ; LCCOMB_X3_Y19_N20      ; 20      ; Clock enable, Sync. load              ; no     ; --                   ; --               ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                             ; Location           ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; CLOCK_50                                                                                                                                                                                         ; PIN_P11            ; 73      ; 0                                    ; Global Clock         ; GCLK16           ; --                        ;
; GPIO[0]                                                                                                                                                                                          ; PIN_V10            ; 77      ; 0                                    ; Global Clock         ; GCLK17           ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                     ; JTAG_X43_Y40_N0    ; 297     ; 11                                   ; Global Clock         ; GCLK13           ; --                        ;
; soc_video_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                ; FF_X49_Y22_N21     ; 434     ; 0                                    ; Global Clock         ; GCLK15           ; --                        ;
; soc_video_system:u0|altera_reset_controller:rst_controller_001|merged_reset~0                                                                                                                    ; LCCOMB_X47_Y37_N24 ; 12      ; 0                                    ; Global Clock         ; GCLK11           ; --                        ;
; soc_video_system:u0|soc_video_system_altpll_0:altpll_0|prev_reset                                                                                                                                ; FF_X59_Y23_N21     ; 2       ; 0                                    ; Global Clock         ; GCLK7            ; --                        ;
; soc_video_system:u0|soc_video_system_altpll_0:altpll_0|soc_video_system_altpll_0_altpll_ih92:sd1|wire_pll7_clk[0]                                                                                ; PLL_1              ; 3193    ; 39                                   ; Global Clock         ; GCLK18           ; --                        ;
; soc_video_system:u0|soc_video_system_altpll_0:altpll_0|soc_video_system_altpll_0_altpll_ih92:sd1|wire_pll7_clk[1]                                                                                ; PLL_1              ; 29      ; 28                                   ; Global Clock         ; GCLK19           ; --                        ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; FF_X44_Y36_N25     ; 229     ; 0                                    ; Global Clock         ; GCLK10           ; --                        ;
; soc_video_system:u0|soc_video_system_video_pll:video_pll|altera_up_altpll:video_pll|altpll:PLL_for_DE_Series_Boards|altpll_8aa2:auto_generated|clk[0]                                            ; PLL_4              ; 29      ; 0                                    ; Global Clock         ; GCLK8            ; --                        ;
; soc_video_system:u0|soc_video_system_video_pll:video_pll|altera_up_altpll:video_pll|altpll:PLL_for_DE_Series_Boards|altpll_8aa2:auto_generated|clk[1]                                            ; PLL_4              ; 122     ; 16                                   ; Global Clock         ; GCLK9            ; --                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                 ; Fan-Out ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; soc_video_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out    ; 1573    ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|gy_level_1[3][7]~20 ; 953     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                                                                                                                                                                                                                                 ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size    ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_data_shift_register:Pixel_Data_Shift_Register|altshift_taps:altshift_taps_component|shift_taps_l2v:auto_generated|altsyncram_nv91:altsyncram2|ALTSYNCRAM                                                    ; AUTO ; Simple Dual Port ; Single Clock ; 1626         ; 8            ; 1626         ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 13008   ; 1626                        ; 8                           ; 1626                        ; 8                           ; 13008               ; 2    ; None ; M9K_X5_Y13_N0, M9K_X5_Y14_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component|shift_taps_p0v:auto_generated|altsyncram_vp91:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 318          ; 8            ; 318          ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 2544    ; 318                         ; 8                           ; 318                         ; 8                           ; 2544                ; 1    ; None ; M9K_X5_Y15_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_p0v:auto_generated|altsyncram_vp91:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 318          ; 8            ; 318          ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 2544    ; 318                         ; 8                           ; 318                         ; 8                           ; 2544                ; 1    ; None ; M9K_X5_Y5_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_3|altshift_taps:altshift_taps_component|shift_taps_p0v:auto_generated|altsyncram_vp91:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 318          ; 8            ; 318          ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 2544    ; 318                         ; 8                           ; 318                         ; 8                           ; 2544                ; 1    ; None ; M9K_X5_Y17_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_4|altshift_taps:altshift_taps_component|shift_taps_p0v:auto_generated|altsyncram_vp91:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 318          ; 8            ; 318          ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 2544    ; 318                         ; 8                           ; 318                         ; 8                           ; 2544                ; 1    ; None ; M9K_X5_Y19_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_hysteresis:Filter_4|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component|shift_taps_q0v:auto_generated|altsyncram_1q91:altsyncram2|ALTSYNCRAM                ; AUTO ; Simple Dual Port ; Single Clock ; 318          ; 9            ; 318          ; 9            ; yes                    ; no                      ; yes                    ; yes                     ; 2862    ; 318                         ; 9                           ; 318                         ; 9                           ; 2862                ; 1    ; None ; M9K_X5_Y18_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_hysteresis:Filter_4|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_q0v:auto_generated|altsyncram_1q91:altsyncram2|ALTSYNCRAM                ; AUTO ; Simple Dual Port ; Single Clock ; 318          ; 9            ; 318          ; 9            ; yes                    ; no                      ; yes                    ; yes                     ; 2862    ; 318                         ; 1                           ; 318                         ; 1                           ; 318                 ; 1    ; None ; M9K_X5_Y16_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_nonmaximum_suppression:Filter_3|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component|shift_taps_22v:auto_generated|altsyncram_hs91:altsyncram2|ALTSYNCRAM    ; AUTO ; Simple Dual Port ; Single Clock ; 318          ; 10           ; 318          ; 10           ; yes                    ; no                      ; yes                    ; yes                     ; 3180    ; 318                         ; 10                          ; 318                         ; 10                          ; 3180                ; 1    ; None ; M9K_X5_Y22_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_nonmaximum_suppression:Filter_3|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_22v:auto_generated|altsyncram_hs91:altsyncram2|ALTSYNCRAM    ; AUTO ; Simple Dual Port ; Single Clock ; 318          ; 10           ; 318          ; 10           ; yes                    ; no                      ; yes                    ; yes                     ; 3180    ; 318                         ; 8                           ; 318                         ; 8                           ; 2544                ; 1    ; None ; M9K_X5_Y21_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_h2v:auto_generated|altsyncram_ut91:altsyncram2|ALTSYNCRAM                                              ; AUTO ; Simple Dual Port ; Single Clock ; 1626         ; 2            ; 1626         ; 2            ; yes                    ; no                      ; yes                    ; yes                     ; 3252    ; 1626                        ; 2                           ; 1626                        ; 2                           ; 3252                ; 1    ; None ; M9K_X5_Y7_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component|shift_taps_q0v:auto_generated|altsyncram_1q91:altsyncram2|ALTSYNCRAM            ; AUTO ; Simple Dual Port ; Single Clock ; 318          ; 9            ; 318          ; 9            ; yes                    ; no                      ; yes                    ; yes                     ; 2862    ; 318                         ; 9                           ; 318                         ; 9                           ; 2862                ; 1    ; None ; M9K_X5_Y24_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_q0v:auto_generated|altsyncram_1q91:altsyncram2|ALTSYNCRAM            ; AUTO ; Simple Dual Port ; Single Clock ; 318          ; 9            ; 318          ; 9            ; yes                    ; no                      ; yes                    ; yes                     ; 2862    ; 318                         ; 9                           ; 318                         ; 9                           ; 2862                ; 1    ; None ; M9K_X5_Y23_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_m4g1:auto_generated|ALTSYNCRAM                                                                                                                                                     ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512     ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1    ; None ; M9K_X53_Y32_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; soc_video_system:u0|soc_video_system_pixel_onchip_buffer:pixel_onchip_buffer|altsyncram:the_altsyncram|altsyncram_76a1:auto_generated|ALTSYNCRAM                                                                                                                                                                     ; AUTO ; Single Port      ; Single Clock ; 153600       ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 1228800 ; 153600                      ; 8                           ; --                          ; --                          ; 1228800             ; 152  ; None ; M9K_X73_Y24_N0, M9K_X73_Y28_N0, M9K_X53_Y35_N0, M9K_X5_Y27_N0, M9K_X73_Y23_N0, M9K_X53_Y27_N0, M9K_X33_Y25_N0, M9K_X33_Y24_N0, M9K_X53_Y36_N0, M9K_X53_Y28_N0, M9K_X5_Y28_N0, M9K_X73_Y35_N0, M9K_X53_Y26_N0, M9K_X53_Y25_N0, M9K_X53_Y38_N0, M9K_X53_Y24_N0, M9K_X53_Y23_N0, M9K_X33_Y35_N0, M9K_X33_Y28_N0, M9K_X53_Y53_N0, M9K_X53_Y34_N0, M9K_X53_Y46_N0, M9K_X73_Y32_N0, M9K_X73_Y30_N0, M9K_X33_Y33_N0, M9K_X73_Y31_N0, M9K_X53_Y33_N0, M9K_X33_Y30_N0, M9K_X33_Y31_N0, M9K_X53_Y30_N0, M9K_X73_Y46_N0, M9K_X73_Y50_N0, M9K_X73_Y27_N0, M9K_X73_Y38_N0, M9K_X73_Y51_N0, M9K_X53_Y52_N0, M9K_X73_Y53_N0, M9K_X33_Y34_N0, M9K_X33_Y16_N0, M9K_X33_Y17_N0, M9K_X73_Y18_N0, M9K_X73_Y16_N0, M9K_X53_Y18_N0, M9K_X53_Y14_N0, M9K_X33_Y18_N0, M9K_X73_Y17_N0, M9K_X73_Y20_N0, M9K_X53_Y16_N0, M9K_X73_Y21_N0, M9K_X53_Y21_N0, M9K_X53_Y20_N0, M9K_X53_Y19_N0, M9K_X53_Y15_N0, M9K_X73_Y19_N0, M9K_X33_Y20_N0, M9K_X53_Y17_N0, M9K_X53_Y13_N0, M9K_X53_Y42_N0, M9K_X53_Y37_N0, M9K_X5_Y34_N0, M9K_X73_Y40_N0, M9K_X73_Y41_N0, M9K_X53_Y47_N0, M9K_X73_Y43_N0, M9K_X73_Y47_N0, M9K_X73_Y36_N0, M9K_X53_Y39_N0, M9K_X53_Y41_N0, M9K_X53_Y43_N0, M9K_X73_Y39_N0, M9K_X33_Y37_N0, M9K_X53_Y44_N0, M9K_X53_Y45_N0, M9K_X33_Y38_N0, M9K_X53_Y40_N0, M9K_X73_Y44_N0, M9K_X53_Y3_N0, M9K_X73_Y13_N0, M9K_X53_Y8_N0, M9K_X33_Y4_N0, M9K_X73_Y11_N0, M9K_X33_Y12_N0, M9K_X73_Y8_N0, M9K_X33_Y8_N0, M9K_X53_Y12_N0, M9K_X73_Y15_N0, M9K_X33_Y5_N0, M9K_X33_Y11_N0, M9K_X53_Y10_N0, M9K_X53_Y4_N0, M9K_X73_Y12_N0, M9K_X33_Y13_N0, M9K_X33_Y10_N0, M9K_X73_Y4_N0, M9K_X73_Y10_N0, M9K_X33_Y2_N0, M9K_X73_Y7_N0, M9K_X53_Y7_N0, M9K_X33_Y6_N0, M9K_X73_Y6_N0, M9K_X53_Y6_N0, M9K_X73_Y1_N0, M9K_X53_Y2_N0, M9K_X33_Y9_N0, M9K_X73_Y9_N0, M9K_X73_Y3_N0, M9K_X73_Y5_N0, M9K_X53_Y9_N0, M9K_X53_Y5_N0, M9K_X53_Y11_N0, M9K_X33_Y1_N0, M9K_X33_Y3_N0, M9K_X73_Y2_N0, M9K_X53_Y1_N0, M9K_X73_Y49_N0, M9K_X53_Y22_N0, M9K_X33_Y29_N0, M9K_X5_Y25_N0, M9K_X73_Y26_N0, M9K_X33_Y27_N0, M9K_X33_Y22_N0, M9K_X73_Y22_N0, M9K_X73_Y33_N0, M9K_X73_Y37_N0, M9K_X73_Y25_N0, M9K_X5_Y29_N0, M9K_X53_Y29_N0, M9K_X73_Y29_N0, M9K_X53_Y48_N0, M9K_X73_Y45_N0, M9K_X33_Y36_N0, M9K_X53_Y51_N0, M9K_X33_Y21_N0, M9K_X33_Y19_N0, M9K_X5_Y31_N0, M9K_X73_Y34_N0, M9K_X33_Y15_N0, M9K_X53_Y49_N0, M9K_X33_Y32_N0, M9K_X5_Y26_N0, M9K_X53_Y50_N0, M9K_X5_Y32_N0, M9K_X5_Y37_N0, M9K_X33_Y14_N0, M9K_X5_Y30_N0, M9K_X73_Y42_N0, M9K_X73_Y48_N0, M9K_X53_Y31_N0, M9K_X5_Y33_N0, M9K_X73_Y52_N0, M9K_X33_Y7_N0, M9K_X73_Y14_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; soc_video_system:u0|soc_video_system_video_bayer_resampler:video_bayer_resampler|altshift_taps:bayern_pattern_shift_reg|shift_taps_58r:auto_generated|altsyncram_eu91:altsyncram2|ALTSYNCRAM                                                                                                                         ; AUTO ; Simple Dual Port ; Single Clock ; 2590         ; 8            ; 2590         ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 20720   ; 2590                        ; 8                           ; 2590                        ; 8                           ; 20720               ; 4    ; None ; M9K_X5_Y8_N0, M9K_X5_Y12_N0, M9K_X5_Y10_N0, M9K_X5_Y11_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_9hk1:auto_generated|altsyncram_1f11:fifo_ram|ALTSYNCRAM                                                                                                 ; AUTO ; Simple Dual Port ; Dual Clocks  ; 128          ; 10           ; 128          ; 10           ; yes                    ; no                      ; yes                    ; no                      ; 1280    ; 128                         ; 10                          ; 128                         ; 10                          ; 1280                ; 1    ; None ; M9K_X5_Y9_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; soc_video_system:u0|soc_video_system_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_d7j1:auto_generated|altsyncram_9f11:fifo_ram|ALTSYNCRAM                                                                                                                                                 ; AUTO ; Simple Dual Port ; Dual Clocks  ; 128          ; 32           ; 128          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 4096    ; 128                         ; 25                          ; 128                         ; 25                          ; 3200                ; 1    ; None ; M9K_X5_Y20_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; soc_video_system:u0|soc_video_system_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_7f91:auto_generated|a_dpfifo_s631:dpfifo|altsyncram_l7b1:FIFOram|ALTSYNCRAM                                                                                                                            ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 10           ; 128          ; 10           ; yes                    ; no                      ; yes                    ; no                      ; 1280    ; 128                         ; 9                           ; 128                         ; 9                           ; 1152                ; 1    ; None ; M9K_X33_Y26_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; soc_video_system:u0|soc_video_system_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_us21:auto_generated|a_dpfifo_hk21:dpfifo|altsyncram_j7b1:FIFOram|ALTSYNCRAM                                                                             ; AUTO ; Simple Dual Port ; Single Clock ; 512          ; 10           ; 512          ; 10           ; yes                    ; no                      ; yes                    ; no                      ; 5120    ; 512                         ; 9                           ; 512                         ; 9                           ; 4608                ; 1    ; None ; M9K_X33_Y23_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+---------------------------------------------------+
; Routing Usage Summary                             ;
+-----------------------+---------------------------+
; Routing Resource Type ; Usage                     ;
+-----------------------+---------------------------+
; Block interconnects   ; 8,934 / 148,641 ( 6 % )   ;
; C16 interconnects     ; 337 / 5,382 ( 6 % )       ;
; C4 interconnects      ; 4,182 / 106,704 ( 4 % )   ;
; Direct links          ; 1,378 / 148,641 ( < 1 % ) ;
; Global clocks         ; 11 / 20 ( 55 % )          ;
; Local interconnects   ; 2,887 / 49,760 ( 6 % )    ;
; NSLEEPs               ; 0 / 500 ( 0 % )           ;
; R24 interconnects     ; 454 / 5,406 ( 8 % )       ;
; R4 interconnects      ; 5,194 / 147,764 ( 4 % )   ;
+-----------------------+---------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 12.93) ; Number of LABs  (Total = 416) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 29                            ;
; 2                                           ; 10                            ;
; 3                                           ; 8                             ;
; 4                                           ; 5                             ;
; 5                                           ; 2                             ;
; 6                                           ; 5                             ;
; 7                                           ; 5                             ;
; 8                                           ; 9                             ;
; 9                                           ; 5                             ;
; 10                                          ; 11                            ;
; 11                                          ; 11                            ;
; 12                                          ; 10                            ;
; 13                                          ; 21                            ;
; 14                                          ; 25                            ;
; 15                                          ; 40                            ;
; 16                                          ; 220                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 1.99) ; Number of LABs  (Total = 416) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 99                            ;
; 1 Clock                            ; 368                           ;
; 1 Clock enable                     ; 184                           ;
; 1 Sync. clear                      ; 52                            ;
; 1 Sync. load                       ; 23                            ;
; 2 Async. clears                    ; 15                            ;
; 2 Clock enables                    ; 72                            ;
; 2 Clocks                           ; 16                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 21.37) ; Number of LABs  (Total = 416) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 1                             ;
; 1                                            ; 11                            ;
; 2                                            ; 21                            ;
; 3                                            ; 1                             ;
; 4                                            ; 7                             ;
; 5                                            ; 1                             ;
; 6                                            ; 7                             ;
; 7                                            ; 3                             ;
; 8                                            ; 5                             ;
; 9                                            ; 2                             ;
; 10                                           ; 1                             ;
; 11                                           ; 3                             ;
; 12                                           ; 6                             ;
; 13                                           ; 5                             ;
; 14                                           ; 5                             ;
; 15                                           ; 7                             ;
; 16                                           ; 17                            ;
; 17                                           ; 6                             ;
; 18                                           ; 15                            ;
; 19                                           ; 13                            ;
; 20                                           ; 11                            ;
; 21                                           ; 15                            ;
; 22                                           ; 39                            ;
; 23                                           ; 14                            ;
; 24                                           ; 25                            ;
; 25                                           ; 17                            ;
; 26                                           ; 19                            ;
; 27                                           ; 17                            ;
; 28                                           ; 19                            ;
; 29                                           ; 10                            ;
; 30                                           ; 24                            ;
; 31                                           ; 10                            ;
; 32                                           ; 59                            ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 8.47) ; Number of LABs  (Total = 416) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 1                             ;
; 1                                               ; 35                            ;
; 2                                               ; 26                            ;
; 3                                               ; 18                            ;
; 4                                               ; 16                            ;
; 5                                               ; 16                            ;
; 6                                               ; 33                            ;
; 7                                               ; 31                            ;
; 8                                               ; 37                            ;
; 9                                               ; 37                            ;
; 10                                              ; 21                            ;
; 11                                              ; 22                            ;
; 12                                              ; 24                            ;
; 13                                              ; 34                            ;
; 14                                              ; 15                            ;
; 15                                              ; 23                            ;
; 16                                              ; 18                            ;
; 17                                              ; 1                             ;
; 18                                              ; 3                             ;
; 19                                              ; 1                             ;
; 20                                              ; 3                             ;
; 21                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 14.28) ; Number of LABs  (Total = 416) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 12                            ;
; 3                                            ; 26                            ;
; 4                                            ; 25                            ;
; 5                                            ; 12                            ;
; 6                                            ; 16                            ;
; 7                                            ; 22                            ;
; 8                                            ; 15                            ;
; 9                                            ; 13                            ;
; 10                                           ; 11                            ;
; 11                                           ; 8                             ;
; 12                                           ; 18                            ;
; 13                                           ; 19                            ;
; 14                                           ; 16                            ;
; 15                                           ; 19                            ;
; 16                                           ; 20                            ;
; 17                                           ; 15                            ;
; 18                                           ; 18                            ;
; 19                                           ; 17                            ;
; 20                                           ; 9                             ;
; 21                                           ; 19                            ;
; 22                                           ; 8                             ;
; 23                                           ; 6                             ;
; 24                                           ; 14                            ;
; 25                                           ; 7                             ;
; 26                                           ; 10                            ;
; 27                                           ; 9                             ;
; 28                                           ; 10                            ;
; 29                                           ; 2                             ;
; 30                                           ; 5                             ;
; 31                                           ; 2                             ;
; 32                                           ; 3                             ;
; 33                                           ; 3                             ;
; 34                                           ; 0                             ;
; 35                                           ; 0                             ;
; 36                                           ; 2                             ;
; 37                                           ; 1                             ;
; 38                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 11    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 19    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength or Termination assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 160mA for row I/Os and 160mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 113          ; 37           ; 113          ; 0            ; 0            ; 117       ; 113          ; 0            ; 117       ; 117       ; 0            ; 0            ; 0            ; 0            ; 66           ; 0            ; 0            ; 66           ; 0            ; 0            ; 31           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 117       ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 4            ; 80           ; 4            ; 117          ; 117          ; 0         ; 4            ; 117          ; 0         ; 0         ; 117          ; 117          ; 117          ; 117          ; 51           ; 117          ; 117          ; 51           ; 117          ; 117          ; 86           ; 117          ; 117          ; 117          ; 117          ; 117          ; 117          ; 0         ; 117          ; 117          ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; CLOCK2_50           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[7]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[8]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[9]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[2]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[3]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[4]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_R[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_R[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_R[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_R[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_G[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_G[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_G[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_G[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_B[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_B[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_B[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_B[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_HS              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_VS              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[0]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[1]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[2]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[3]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[4]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[5]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[6]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[7]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[8]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[9]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[10]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[11]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[12]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_BA[0]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_BA[1]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_CAS_N          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_CKE            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_CLK            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_CS_N           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_LDQM           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_RAS_N          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_UDQM           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_WE_N           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[14]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[15]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[18]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[20]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[25]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[26]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[27]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[28]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[29]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[30]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[31]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[32]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[33]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[34]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[35]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[7]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[8]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[9]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[10]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[11]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[12]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[13]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[16]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[17]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[19]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[21]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[22]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[23]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO[24]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[0]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[1]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[2]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[3]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[4]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[5]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[6]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[7]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[8]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[9]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[10]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[11]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[12]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[13]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[14]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[15]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; KEY[0]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; KEY[1]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[9]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[7]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[8]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLOCK_50            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[1]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[6]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[5]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[0]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+-------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                     ;
+------------------------------------------------------------------+------------------------+
; Option                                                           ; Setting                ;
+------------------------------------------------------------------+------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                    ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                    ;
; Enable device-wide output enable (DEV_OE)                        ; Off                    ;
; Enable INIT_DONE output                                          ; Off                    ;
; Configuration scheme                                             ; Internal Configuration ;
; Enable Error Detection CRC_ERROR pin                             ; Off                    ;
; Enable open drain on CRC_ERROR pin                               ; Off                    ;
; Enable nCONFIG, nSTATUS, and CONF_DONE pins                      ; On                     ;
; Enable JTAG pin sharing                                          ; Off                    ;
; Enable nCE pin                                                   ; Off                    ;
; Enable CONFIG_SEL pin                                            ; On                     ;
; Enable input tri-state on active configuration pins in user mode ; Off                    ;
; Configuration Voltage Level                                      ; Auto                   ;
; Force Configuration Voltage Level                                ; Off                    ;
; Data[0]                                                          ; Unreserved             ;
; Data[1]/ASDO                                                     ; Unreserved             ;
; FLASH_nCE/nCSO                                                   ; Unreserved             ;
; DCLK                                                             ; Unreserved             ;
+------------------------------------------------------------------+------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                 ;
+-----------------------------+-----------------------------+-------------------+
; Source Clock(s)             ; Destination Clock(s)        ; Delay Added in ns ;
+-----------------------------+-----------------------------+-------------------+
; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 110.7             ;
+-----------------------------+-----------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                 ; Destination Register                                                                                                                                                                                                                                                                                                                      ; Delay Added in ns ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; soc_video_system:u0|soc_video_system_video_bayer_resampler:video_bayer_resampler|altshift_taps:bayern_pattern_shift_reg|shift_taps_58r:auto_generated|cntr_aaf:cntr1|counter_reg_bit[0]                                                                                                                         ; soc_video_system:u0|soc_video_system_video_bayer_resampler:video_bayer_resampler|altshift_taps:bayern_pattern_shift_reg|shift_taps_58r:auto_generated|altsyncram_eu91:altsyncram2|ram_block3a1~porta_address_reg0                                                                                                                         ; 0.569             ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_q0v:auto_generated|cntr_c7f:cntr1|counter_reg_bit[0]            ; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_q0v:auto_generated|altsyncram_1q91:altsyncram2|ram_block3a0~porta_address_reg0            ; 0.568             ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_nonmaximum_suppression:Filter_3|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component|shift_taps_22v:auto_generated|cntr_c7f:cntr1|counter_reg_bit[0]    ; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_nonmaximum_suppression:Filter_3|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component|shift_taps_22v:auto_generated|altsyncram_hs91:altsyncram2|ram_block3a4~portb_address_reg0    ; 0.567             ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_data_shift_register:Pixel_Data_Shift_Register|altshift_taps:altshift_taps_component|shift_taps_l2v:auto_generated|cntr_8af:cntr1|counter_reg_bit[0]                                                    ; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_data_shift_register:Pixel_Data_Shift_Register|altshift_taps:altshift_taps_component|shift_taps_l2v:auto_generated|altsyncram_nv91:altsyncram2|ram_block3a3~portb_address_reg0                                                    ; 0.566             ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|rd_ptr[2]                                                                                                                                                                                                     ; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_m4g1:auto_generated|ram_block1a1~portb_address_reg0                                                                                                                                                     ; 0.455             ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|rd_ptr[1]                                                                                                                                                                                                     ; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_m4g1:auto_generated|ram_block1a1~portb_address_reg0                                                                                                                                                     ; 0.455             ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|rd_ptr[0]                                                                                                                                                                                                     ; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_m4g1:auto_generated|ram_block1a1~portb_address_reg0                                                                                                                                                     ; 0.455             ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|out_valid                                                                                                                                                                                                     ; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_m4g1:auto_generated|ram_block1a1~portb_address_reg0                                                                                                                                                     ; 0.455             ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|internal_out_valid                                                                                                                                                                                            ; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_m4g1:auto_generated|ram_block1a1~portb_address_reg0                                                                                                                                                     ; 0.455             ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|rd_ptr[3]                                                                                                                                                                                                     ; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_m4g1:auto_generated|ram_block1a1~portb_address_reg0                                                                                                                                                     ; 0.455             ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|in_ready_0                                                                                                                                                               ; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_m4g1:auto_generated|ram_block1a1~portb_address_reg0                                                                                                                                                     ; 0.455             ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|rd_ptr[4]                                                                                                                                                                                                     ; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_m4g1:auto_generated|ram_block1a1~portb_address_reg0                                                                                                                                                     ; 0.451             ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|rd_ptr[5]                                                                                                                                                                                                     ; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_m4g1:auto_generated|ram_block1a1~portb_address_reg0                                                                                                                                                     ; 0.451             ;
; soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_9hk1:auto_generated|wrptr_g[2]                                                                                                                     ; soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_9hk1:auto_generated|altsyncram_1f11:fifo_ram|ram_block11a8~porta_address_reg0                                                                                                ; 0.438             ;
; soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_9hk1:auto_generated|wrptr_g[1]                                                                                                                     ; soc_video_system:u0|soc_video_system_video_decoder_0:video_decoder_0|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_9hk1:auto_generated|altsyncram_1f11:fifo_ram|ram_block11a8~porta_address_reg0                                                                                                ; 0.438             ;
; soc_video_system:u0|soc_video_system_video_bayer_resampler:video_bayer_resampler|altshift_taps:bayern_pattern_shift_reg|shift_taps_58r:auto_generated|cntr_aaf:cntr1|counter_reg_bit[3]                                                                                                                         ; soc_video_system:u0|soc_video_system_video_bayer_resampler:video_bayer_resampler|altshift_taps:bayern_pattern_shift_reg|shift_taps_58r:auto_generated|altsyncram_eu91:altsyncram2|ram_block3a1~portb_address_reg0                                                                                                                         ; 0.433             ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_data_shift_register:Pixel_Data_Shift_Register|altshift_taps:altshift_taps_component|shift_taps_l2v:auto_generated|cntr_8af:cntr1|counter_reg_bit[1]                                                    ; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_data_shift_register:Pixel_Data_Shift_Register|altshift_taps:altshift_taps_component|shift_taps_l2v:auto_generated|altsyncram_nv91:altsyncram2|ram_block3a3~portb_address_reg0                                                    ; 0.433             ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_data_shift_register:Pixel_Data_Shift_Register|altshift_taps:altshift_taps_component|shift_taps_l2v:auto_generated|cntr_8af:cntr1|counter_reg_bit[2]                                                    ; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_data_shift_register:Pixel_Data_Shift_Register|altshift_taps:altshift_taps_component|shift_taps_l2v:auto_generated|altsyncram_nv91:altsyncram2|ram_block3a3~portb_address_reg0                                                    ; 0.433             ;
; soc_video_system:u0|soc_video_system_video_bayer_resampler:video_bayer_resampler|altshift_taps:bayern_pattern_shift_reg|shift_taps_58r:auto_generated|cntr_aaf:cntr1|counter_reg_bit[2]                                                                                                                         ; soc_video_system:u0|soc_video_system_video_bayer_resampler:video_bayer_resampler|altshift_taps:bayern_pattern_shift_reg|shift_taps_58r:auto_generated|altsyncram_eu91:altsyncram2|ram_block3a1~portb_address_reg0                                                                                                                         ; 0.433             ;
; soc_video_system:u0|soc_video_system_video_bayer_resampler:video_bayer_resampler|altshift_taps:bayern_pattern_shift_reg|shift_taps_58r:auto_generated|cntr_aaf:cntr1|counter_reg_bit[1]                                                                                                                         ; soc_video_system:u0|soc_video_system_video_bayer_resampler:video_bayer_resampler|altshift_taps:bayern_pattern_shift_reg|shift_taps_58r:auto_generated|altsyncram_eu91:altsyncram2|ram_block3a1~portb_address_reg0                                                                                                                         ; 0.433             ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[0]                                                                    ; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_m4g1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                      ; 0.419             ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[2]                                                                    ; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_m4g1:auto_generated|ram_block1a2~porta_datain_reg0                                                                                                                                                      ; 0.419             ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[3]                                                                    ; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_m4g1:auto_generated|ram_block1a3~porta_datain_reg0                                                                                                                                                      ; 0.419             ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[1]                                                                    ; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_m4g1:auto_generated|ram_block1a1~porta_datain_reg0                                                                                                                                                      ; 0.419             ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[6]                                                                    ; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_m4g1:auto_generated|ram_block1a6~porta_datain_reg0                                                                                                                                                      ; 0.419             ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[5]                                                                    ; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_m4g1:auto_generated|ram_block1a5~porta_datain_reg0                                                                                                                                                      ; 0.419             ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[4]                                                                    ; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_m4g1:auto_generated|ram_block1a4~porta_datain_reg0                                                                                                                                                      ; 0.419             ;
; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[7]                                                                    ; soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_m4g1:auto_generated|ram_block1a7~porta_datain_reg0                                                                                                                                                      ; 0.419             ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_nonmaximum_suppression:Filter_3|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_22v:auto_generated|cntr_c7f:cntr1|counter_reg_bit[2]    ; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_nonmaximum_suppression:Filter_3|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_22v:auto_generated|altsyncram_hs91:altsyncram2|ram_block3a0~portb_address_reg0    ; 0.404             ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_nonmaximum_suppression:Filter_3|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_22v:auto_generated|cntr_c7f:cntr1|counter_reg_bit[1]    ; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_nonmaximum_suppression:Filter_3|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_22v:auto_generated|altsyncram_hs91:altsyncram2|ram_block3a0~portb_address_reg0    ; 0.404             ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_3|altshift_taps:altshift_taps_component|shift_taps_p0v:auto_generated|cntr_c7f:cntr1|counter_reg_bit[6] ; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_3|altshift_taps:altshift_taps_component|shift_taps_p0v:auto_generated|altsyncram_vp91:altsyncram2|ram_block3a0~portb_address_reg0 ; 0.404             ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_3|altshift_taps:altshift_taps_component|shift_taps_p0v:auto_generated|cntr_c7f:cntr1|counter_reg_bit[5] ; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_3|altshift_taps:altshift_taps_component|shift_taps_p0v:auto_generated|altsyncram_vp91:altsyncram2|ram_block3a0~portb_address_reg0 ; 0.404             ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_4|altshift_taps:altshift_taps_component|shift_taps_p0v:auto_generated|cntr_c7f:cntr1|counter_reg_bit[3] ; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_4|altshift_taps:altshift_taps_component|shift_taps_p0v:auto_generated|altsyncram_vp91:altsyncram2|ram_block3a0~portb_address_reg0 ; 0.404             ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_4|altshift_taps:altshift_taps_component|shift_taps_p0v:auto_generated|cntr_c7f:cntr1|counter_reg_bit[2] ; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_4|altshift_taps:altshift_taps_component|shift_taps_p0v:auto_generated|altsyncram_vp91:altsyncram2|ram_block3a0~portb_address_reg0 ; 0.404             ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component|shift_taps_p0v:auto_generated|cntr_c7f:cntr1|counter_reg_bit[6] ; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component|shift_taps_p0v:auto_generated|altsyncram_vp91:altsyncram2|ram_block3a0~portb_address_reg0 ; 0.404             ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component|shift_taps_p0v:auto_generated|cntr_c7f:cntr1|counter_reg_bit[7] ; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component|shift_taps_p0v:auto_generated|altsyncram_vp91:altsyncram2|ram_block3a0~portb_address_reg0 ; 0.404             ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_p0v:auto_generated|cntr_c7f:cntr1|counter_reg_bit[6] ; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_p0v:auto_generated|altsyncram_vp91:altsyncram2|ram_block3a0~portb_address_reg0 ; 0.404             ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_p0v:auto_generated|cntr_c7f:cntr1|counter_reg_bit[5] ; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_p0v:auto_generated|altsyncram_vp91:altsyncram2|ram_block3a0~portb_address_reg0 ; 0.404             ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component|shift_taps_q0v:auto_generated|cntr_c7f:cntr1|counter_reg_bit[2]            ; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component|shift_taps_q0v:auto_generated|altsyncram_1q91:altsyncram2|ram_block3a0~portb_address_reg0            ; 0.404             ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component|shift_taps_q0v:auto_generated|cntr_c7f:cntr1|counter_reg_bit[1]            ; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component|shift_taps_q0v:auto_generated|altsyncram_1q91:altsyncram2|ram_block3a0~portb_address_reg0            ; 0.404             ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_hysteresis:Filter_4|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component|shift_taps_q0v:auto_generated|cntr_c7f:cntr1|counter_reg_bit[3]                ; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_hysteresis:Filter_4|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component|shift_taps_q0v:auto_generated|altsyncram_1q91:altsyncram2|ram_block3a8~portb_address_reg0                ; 0.404             ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_hysteresis:Filter_4|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component|shift_taps_q0v:auto_generated|cntr_c7f:cntr1|counter_reg_bit[4]                ; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_hysteresis:Filter_4|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component|shift_taps_q0v:auto_generated|altsyncram_1q91:altsyncram2|ram_block3a8~portb_address_reg0                ; 0.404             ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_hysteresis:Filter_4|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_q0v:auto_generated|cntr_c7f:cntr1|counter_reg_bit[5]                ; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_hysteresis:Filter_4|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_q0v:auto_generated|altsyncram_1q91:altsyncram2|ram_block3a8~portb_address_reg0                ; 0.404             ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_hysteresis:Filter_4|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_q0v:auto_generated|cntr_c7f:cntr1|counter_reg_bit[4]                ; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_hysteresis:Filter_4|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_q0v:auto_generated|altsyncram_1q91:altsyncram2|ram_block3a8~portb_address_reg0                ; 0.404             ;
; soc_video_system:u0|soc_video_system_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_us21:auto_generated|a_dpfifo_hk21:dpfifo|cntr_oka:wr_ptr|counter_reg_bit[2]                                                                        ; soc_video_system:u0|soc_video_system_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_us21:auto_generated|a_dpfifo_hk21:dpfifo|altsyncram_j7b1:FIFOram|ram_block1a8~porta_address_reg0                                                                             ; 0.404             ;
; soc_video_system:u0|soc_video_system_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_us21:auto_generated|a_dpfifo_hk21:dpfifo|cntr_oka:wr_ptr|counter_reg_bit[1]                                                                        ; soc_video_system:u0|soc_video_system_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_us21:auto_generated|a_dpfifo_hk21:dpfifo|altsyncram_j7b1:FIFOram|ram_block1a8~porta_address_reg0                                                                             ; 0.404             ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_h2v:auto_generated|cntr_8af:cntr1|counter_reg_bit[7]                                              ; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_h2v:auto_generated|altsyncram_ut91:altsyncram2|ram_block3a1~portb_address_reg0                                              ; 0.404             ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_h2v:auto_generated|cntr_8af:cntr1|counter_reg_bit[6]                                              ; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_h2v:auto_generated|altsyncram_ut91:altsyncram2|ram_block3a1~portb_address_reg0                                              ; 0.404             ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_nonmaximum_suppression:Filter_3|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_22v:auto_generated|cntr_c7f:cntr1|counter_reg_bit[6]    ; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_nonmaximum_suppression:Filter_3|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_22v:auto_generated|altsyncram_hs91:altsyncram2|ram_block3a0~portb_address_reg0    ; 0.404             ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_nonmaximum_suppression:Filter_3|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_22v:auto_generated|cntr_c7f:cntr1|counter_reg_bit[5]    ; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_nonmaximum_suppression:Filter_3|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_22v:auto_generated|altsyncram_hs91:altsyncram2|ram_block3a0~portb_address_reg0    ; 0.404             ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_nonmaximum_suppression:Filter_3|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_22v:auto_generated|cntr_c7f:cntr1|counter_reg_bit[7]    ; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_nonmaximum_suppression:Filter_3|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_22v:auto_generated|altsyncram_hs91:altsyncram2|ram_block3a0~portb_address_reg0    ; 0.404             ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_nonmaximum_suppression:Filter_3|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_22v:auto_generated|cntr_c7f:cntr1|counter_reg_bit[3]    ; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_nonmaximum_suppression:Filter_3|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_22v:auto_generated|altsyncram_hs91:altsyncram2|ram_block3a0~portb_address_reg0    ; 0.404             ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_nonmaximum_suppression:Filter_3|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_22v:auto_generated|cntr_c7f:cntr1|counter_reg_bit[4]    ; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_nonmaximum_suppression:Filter_3|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_22v:auto_generated|altsyncram_hs91:altsyncram2|ram_block3a0~portb_address_reg0    ; 0.404             ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_nonmaximum_suppression:Filter_3|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_22v:auto_generated|cntr_c7f:cntr1|counter_reg_bit[8]    ; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_nonmaximum_suppression:Filter_3|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_22v:auto_generated|altsyncram_hs91:altsyncram2|ram_block3a0~portb_address_reg0    ; 0.404             ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_3|altshift_taps:altshift_taps_component|shift_taps_p0v:auto_generated|cntr_c7f:cntr1|counter_reg_bit[7] ; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_3|altshift_taps:altshift_taps_component|shift_taps_p0v:auto_generated|altsyncram_vp91:altsyncram2|ram_block3a0~portb_address_reg0 ; 0.404             ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_3|altshift_taps:altshift_taps_component|shift_taps_p0v:auto_generated|cntr_c7f:cntr1|counter_reg_bit[3] ; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_3|altshift_taps:altshift_taps_component|shift_taps_p0v:auto_generated|altsyncram_vp91:altsyncram2|ram_block3a0~portb_address_reg0 ; 0.404             ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_3|altshift_taps:altshift_taps_component|shift_taps_p0v:auto_generated|cntr_c7f:cntr1|counter_reg_bit[2] ; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_3|altshift_taps:altshift_taps_component|shift_taps_p0v:auto_generated|altsyncram_vp91:altsyncram2|ram_block3a0~portb_address_reg0 ; 0.404             ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_3|altshift_taps:altshift_taps_component|shift_taps_p0v:auto_generated|cntr_c7f:cntr1|counter_reg_bit[4] ; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_3|altshift_taps:altshift_taps_component|shift_taps_p0v:auto_generated|altsyncram_vp91:altsyncram2|ram_block3a0~portb_address_reg0 ; 0.404             ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_3|altshift_taps:altshift_taps_component|shift_taps_p0v:auto_generated|cntr_c7f:cntr1|counter_reg_bit[1] ; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_3|altshift_taps:altshift_taps_component|shift_taps_p0v:auto_generated|altsyncram_vp91:altsyncram2|ram_block3a0~portb_address_reg0 ; 0.404             ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_3|altshift_taps:altshift_taps_component|shift_taps_p0v:auto_generated|cntr_c7f:cntr1|counter_reg_bit[8] ; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_3|altshift_taps:altshift_taps_component|shift_taps_p0v:auto_generated|altsyncram_vp91:altsyncram2|ram_block3a0~portb_address_reg0 ; 0.404             ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_4|altshift_taps:altshift_taps_component|shift_taps_p0v:auto_generated|cntr_c7f:cntr1|counter_reg_bit[6] ; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_4|altshift_taps:altshift_taps_component|shift_taps_p0v:auto_generated|altsyncram_vp91:altsyncram2|ram_block3a0~portb_address_reg0 ; 0.404             ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_4|altshift_taps:altshift_taps_component|shift_taps_p0v:auto_generated|cntr_c7f:cntr1|counter_reg_bit[5] ; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_4|altshift_taps:altshift_taps_component|shift_taps_p0v:auto_generated|altsyncram_vp91:altsyncram2|ram_block3a0~portb_address_reg0 ; 0.404             ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_4|altshift_taps:altshift_taps_component|shift_taps_p0v:auto_generated|cntr_c7f:cntr1|counter_reg_bit[7] ; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_4|altshift_taps:altshift_taps_component|shift_taps_p0v:auto_generated|altsyncram_vp91:altsyncram2|ram_block3a0~portb_address_reg0 ; 0.404             ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_4|altshift_taps:altshift_taps_component|shift_taps_p0v:auto_generated|cntr_c7f:cntr1|counter_reg_bit[4] ; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_4|altshift_taps:altshift_taps_component|shift_taps_p0v:auto_generated|altsyncram_vp91:altsyncram2|ram_block3a0~portb_address_reg0 ; 0.404             ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_4|altshift_taps:altshift_taps_component|shift_taps_p0v:auto_generated|cntr_c7f:cntr1|counter_reg_bit[1] ; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_4|altshift_taps:altshift_taps_component|shift_taps_p0v:auto_generated|altsyncram_vp91:altsyncram2|ram_block3a0~portb_address_reg0 ; 0.404             ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_4|altshift_taps:altshift_taps_component|shift_taps_p0v:auto_generated|cntr_c7f:cntr1|counter_reg_bit[8] ; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_4|altshift_taps:altshift_taps_component|shift_taps_p0v:auto_generated|altsyncram_vp91:altsyncram2|ram_block3a0~portb_address_reg0 ; 0.404             ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component|shift_taps_p0v:auto_generated|cntr_c7f:cntr1|counter_reg_bit[5] ; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component|shift_taps_p0v:auto_generated|altsyncram_vp91:altsyncram2|ram_block3a0~portb_address_reg0 ; 0.404             ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component|shift_taps_p0v:auto_generated|cntr_c7f:cntr1|counter_reg_bit[3] ; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component|shift_taps_p0v:auto_generated|altsyncram_vp91:altsyncram2|ram_block3a0~portb_address_reg0 ; 0.404             ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component|shift_taps_p0v:auto_generated|cntr_c7f:cntr1|counter_reg_bit[2] ; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component|shift_taps_p0v:auto_generated|altsyncram_vp91:altsyncram2|ram_block3a0~portb_address_reg0 ; 0.404             ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component|shift_taps_p0v:auto_generated|cntr_c7f:cntr1|counter_reg_bit[4] ; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component|shift_taps_p0v:auto_generated|altsyncram_vp91:altsyncram2|ram_block3a0~portb_address_reg0 ; 0.404             ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component|shift_taps_p0v:auto_generated|cntr_c7f:cntr1|counter_reg_bit[1] ; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component|shift_taps_p0v:auto_generated|altsyncram_vp91:altsyncram2|ram_block3a0~portb_address_reg0 ; 0.404             ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component|shift_taps_p0v:auto_generated|cntr_c7f:cntr1|counter_reg_bit[8] ; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component|shift_taps_p0v:auto_generated|altsyncram_vp91:altsyncram2|ram_block3a0~portb_address_reg0 ; 0.404             ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_p0v:auto_generated|cntr_c7f:cntr1|counter_reg_bit[7] ; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_p0v:auto_generated|altsyncram_vp91:altsyncram2|ram_block3a0~portb_address_reg0 ; 0.404             ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_p0v:auto_generated|cntr_c7f:cntr1|counter_reg_bit[3] ; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_p0v:auto_generated|altsyncram_vp91:altsyncram2|ram_block3a0~portb_address_reg0 ; 0.404             ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_p0v:auto_generated|cntr_c7f:cntr1|counter_reg_bit[2] ; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_p0v:auto_generated|altsyncram_vp91:altsyncram2|ram_block3a0~portb_address_reg0 ; 0.404             ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_p0v:auto_generated|cntr_c7f:cntr1|counter_reg_bit[4] ; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_p0v:auto_generated|altsyncram_vp91:altsyncram2|ram_block3a0~portb_address_reg0 ; 0.404             ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_p0v:auto_generated|cntr_c7f:cntr1|counter_reg_bit[1] ; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_p0v:auto_generated|altsyncram_vp91:altsyncram2|ram_block3a0~portb_address_reg0 ; 0.404             ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_p0v:auto_generated|cntr_c7f:cntr1|counter_reg_bit[8] ; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_p0v:auto_generated|altsyncram_vp91:altsyncram2|ram_block3a0~portb_address_reg0 ; 0.404             ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component|shift_taps_q0v:auto_generated|cntr_c7f:cntr1|counter_reg_bit[6]            ; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component|shift_taps_q0v:auto_generated|altsyncram_1q91:altsyncram2|ram_block3a0~portb_address_reg0            ; 0.404             ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component|shift_taps_q0v:auto_generated|cntr_c7f:cntr1|counter_reg_bit[5]            ; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component|shift_taps_q0v:auto_generated|altsyncram_1q91:altsyncram2|ram_block3a0~portb_address_reg0            ; 0.404             ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component|shift_taps_q0v:auto_generated|cntr_c7f:cntr1|counter_reg_bit[7]            ; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component|shift_taps_q0v:auto_generated|altsyncram_1q91:altsyncram2|ram_block3a0~portb_address_reg0            ; 0.404             ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component|shift_taps_q0v:auto_generated|cntr_c7f:cntr1|counter_reg_bit[3]            ; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component|shift_taps_q0v:auto_generated|altsyncram_1q91:altsyncram2|ram_block3a0~portb_address_reg0            ; 0.404             ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component|shift_taps_q0v:auto_generated|cntr_c7f:cntr1|counter_reg_bit[4]            ; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component|shift_taps_q0v:auto_generated|altsyncram_1q91:altsyncram2|ram_block3a0~portb_address_reg0            ; 0.404             ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component|shift_taps_q0v:auto_generated|cntr_c7f:cntr1|counter_reg_bit[8]            ; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_sobel_operator:Filter_2|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component|shift_taps_q0v:auto_generated|altsyncram_1q91:altsyncram2|ram_block3a0~portb_address_reg0            ; 0.404             ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_hysteresis:Filter_4|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component|shift_taps_q0v:auto_generated|cntr_c7f:cntr1|counter_reg_bit[6]                ; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_hysteresis:Filter_4|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component|shift_taps_q0v:auto_generated|altsyncram_1q91:altsyncram2|ram_block3a8~portb_address_reg0                ; 0.404             ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_hysteresis:Filter_4|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component|shift_taps_q0v:auto_generated|cntr_c7f:cntr1|counter_reg_bit[5]                ; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_hysteresis:Filter_4|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component|shift_taps_q0v:auto_generated|altsyncram_1q91:altsyncram2|ram_block3a8~portb_address_reg0                ; 0.404             ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_hysteresis:Filter_4|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component|shift_taps_q0v:auto_generated|cntr_c7f:cntr1|counter_reg_bit[7]                ; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_hysteresis:Filter_4|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component|shift_taps_q0v:auto_generated|altsyncram_1q91:altsyncram2|ram_block3a8~portb_address_reg0                ; 0.404             ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_hysteresis:Filter_4|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component|shift_taps_q0v:auto_generated|cntr_c7f:cntr1|counter_reg_bit[2]                ; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_hysteresis:Filter_4|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component|shift_taps_q0v:auto_generated|altsyncram_1q91:altsyncram2|ram_block3a8~portb_address_reg0                ; 0.404             ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_hysteresis:Filter_4|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component|shift_taps_q0v:auto_generated|cntr_c7f:cntr1|counter_reg_bit[1]                ; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_hysteresis:Filter_4|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component|shift_taps_q0v:auto_generated|altsyncram_1q91:altsyncram2|ram_block3a8~portb_address_reg0                ; 0.404             ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_hysteresis:Filter_4|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component|shift_taps_q0v:auto_generated|cntr_c7f:cntr1|counter_reg_bit[8]                ; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_hysteresis:Filter_4|altera_up_edge_detection_data_shift_register:shift_register_1|altshift_taps:altshift_taps_component|shift_taps_q0v:auto_generated|altsyncram_1q91:altsyncram2|ram_block3a8~portb_address_reg0                ; 0.404             ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_hysteresis:Filter_4|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_q0v:auto_generated|cntr_c7f:cntr1|counter_reg_bit[6]                ; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_hysteresis:Filter_4|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_q0v:auto_generated|altsyncram_1q91:altsyncram2|ram_block3a8~portb_address_reg0                ; 0.404             ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_hysteresis:Filter_4|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_q0v:auto_generated|cntr_c7f:cntr1|counter_reg_bit[7]                ; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_hysteresis:Filter_4|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_q0v:auto_generated|altsyncram_1q91:altsyncram2|ram_block3a8~portb_address_reg0                ; 0.404             ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_hysteresis:Filter_4|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_q0v:auto_generated|cntr_c7f:cntr1|counter_reg_bit[3]                ; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_hysteresis:Filter_4|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_q0v:auto_generated|altsyncram_1q91:altsyncram2|ram_block3a8~portb_address_reg0                ; 0.404             ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_hysteresis:Filter_4|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_q0v:auto_generated|cntr_c7f:cntr1|counter_reg_bit[2]                ; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_hysteresis:Filter_4|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_q0v:auto_generated|altsyncram_1q91:altsyncram2|ram_block3a8~portb_address_reg0                ; 0.404             ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_hysteresis:Filter_4|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_q0v:auto_generated|cntr_c7f:cntr1|counter_reg_bit[1]                ; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_hysteresis:Filter_4|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_q0v:auto_generated|altsyncram_1q91:altsyncram2|ram_block3a8~portb_address_reg0                ; 0.404             ;
; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_hysteresis:Filter_4|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_q0v:auto_generated|cntr_c7f:cntr1|counter_reg_bit[8]                ; soc_video_system:u0|altera_up_avalon_video_edge_detection:sobel_edge_detector_0|altera_up_edge_detection_hysteresis:Filter_4|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_q0v:auto_generated|altsyncram_1q91:altsyncram2|ram_block3a8~portb_address_reg0                ; 0.404             ;
; soc_video_system:u0|soc_video_system_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_us21:auto_generated|a_dpfifo_hk21:dpfifo|cntr_oka:wr_ptr|counter_reg_bit[7]                                                                        ; soc_video_system:u0|soc_video_system_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_us21:auto_generated|a_dpfifo_hk21:dpfifo|altsyncram_j7b1:FIFOram|ram_block1a8~porta_address_reg0                                                                             ; 0.404             ;
; soc_video_system:u0|soc_video_system_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_us21:auto_generated|a_dpfifo_hk21:dpfifo|cntr_oka:wr_ptr|counter_reg_bit[6]                                                                        ; soc_video_system:u0|soc_video_system_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_us21:auto_generated|a_dpfifo_hk21:dpfifo|altsyncram_j7b1:FIFOram|ram_block1a8~porta_address_reg0                                                                             ; 0.404             ;
; soc_video_system:u0|soc_video_system_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_us21:auto_generated|a_dpfifo_hk21:dpfifo|cntr_oka:wr_ptr|counter_reg_bit[5]                                                                        ; soc_video_system:u0|soc_video_system_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_us21:auto_generated|a_dpfifo_hk21:dpfifo|altsyncram_j7b1:FIFOram|ram_block1a8~porta_address_reg0                                                                             ; 0.404             ;
; soc_video_system:u0|soc_video_system_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_us21:auto_generated|a_dpfifo_hk21:dpfifo|cntr_oka:wr_ptr|counter_reg_bit[4]                                                                        ; soc_video_system:u0|soc_video_system_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_us21:auto_generated|a_dpfifo_hk21:dpfifo|altsyncram_j7b1:FIFOram|ram_block1a8~porta_address_reg0                                                                             ; 0.404             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device 10M50DAF484C6GES for design "soc_system"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (15536): Implemented PLL "soc_video_system:u0|soc_video_system_altpll_0:altpll_0|soc_video_system_altpll_0_altpll_ih92:sd1|pll7" as MAX 10 PLL type, but with warnings File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_altpll_0.v Line: 150
    Warning (15559): Can't achieve requested value -185.0 degrees for clock output soc_video_system:u0|soc_video_system_altpll_0:altpll_0|soc_video_system_altpll_0_altpll_ih92:sd1|wire_pll7_clk[1] of parameter phase shift -- achieved value of -187.5 degrees File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_altpll_0.v Line: 150
    Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for soc_video_system:u0|soc_video_system_altpll_0:altpll_0|soc_video_system_altpll_0_altpll_ih92:sd1|wire_pll7_clk[0] port File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_altpll_0.v Line: 150
    Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of -187 degrees (-5208 ps) for soc_video_system:u0|soc_video_system_altpll_0:altpll_0|soc_video_system_altpll_0_altpll_ih92:sd1|wire_pll7_clk[1] port File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_altpll_0.v Line: 150
Info (15535): Implemented PLL "soc_video_system:u0|soc_video_system_video_pll:video_pll|altera_up_altpll:video_pll|altpll:PLL_for_DE_Series_Boards|altpll_8aa2:auto_generated|pll1" as MAX 10 PLL type File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/altpll_8aa2.tdf Line: 27
    Info (15099): Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for soc_video_system:u0|soc_video_system_video_pll:video_pll|altera_up_altpll:video_pll|altpll:PLL_for_DE_Series_Boards|altpll_8aa2:auto_generated|clk[0] port File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/altpll_8aa2.tdf Line: 27
    Info (15099): Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for soc_video_system:u0|soc_video_system_video_pll:video_pll|altera_up_altpll:video_pll|altpll:PLL_for_DE_Series_Boards|altpll_8aa2:auto_generated|clk[1] port File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/altpll_8aa2.tdf Line: 27
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
Info (169124): Fitter converted 4 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10
    Info (169125): Pin ~ALTERA_nCONFIG~ is reserved at location H9
    Info (169125): Pin ~ALTERA_nSTATUS~ is reserved at location G9
    Info (169125): Pin ~ALTERA_CONF_DONE~ is reserved at location F8
Info (169141): DATA[0] dual-purpose pin not reserved
Info (12825): Data[1]/ASDO dual-purpose pin not reserved
Info (12825): nCSO dual-purpose pin not reserved
Info (12825): DCLK dual-purpose pin not reserved
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Warning (176125): The input ports of the PLL soc_video_system:u0|soc_video_system_video_pll:video_pll|altera_up_altpll:video_pll|altpll:PLL_for_DE_Series_Boards|altpll_8aa2:auto_generated|pll1 and the PLL soc_video_system:u0|soc_video_system_altpll_0:altpll_0|soc_video_system_altpll_0_altpll_ih92:sd1|pll7 are mismatched, preventing the PLLs to be merged File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/altpll_8aa2.tdf Line: 32
    Warning (176124): PLL soc_video_system:u0|soc_video_system_video_pll:video_pll|altera_up_altpll:video_pll|altpll:PLL_for_DE_Series_Boards|altpll_8aa2:auto_generated|pll1 and PLL soc_video_system:u0|soc_video_system_altpll_0:altpll_0|soc_video_system_altpll_0_altpll_ih92:sd1|pll7 have different input signals for input port ARESET File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/altpll_8aa2.tdf Line: 32
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity dcfifo_9hk1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_1v8:dffpipe13|dffe14a* 
    Info (332165): Entity dcfifo_d7j1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_4v8:dffpipe9|dffe10a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_3v8:dffpipe6|dffe7a* 
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'soc_video_system/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'soc_video_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'
Info (332104): Reading SDC File: 'soc_video_system/synthesis/submodules/altera_avalon_st_jtag_interface.sdc'
Info (332104): Reading SDC File: 'soc_system_timing.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {u0|video_pll|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {u0|video_pll|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]} {u0|video_pll|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {u0|video_pll|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {u0|video_pll|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]} {u0|video_pll|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {u0|altpll_0|sd1|pll7|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {u0|altpll_0|sd1|pll7|clk[0]} {u0|altpll_0|sd1|pll7|clk[0]}
    Info (332110): create_generated_clock -source {u0|altpll_0|sd1|pll7|inclk[0]} -multiply_by 2 -phase -187.50 -duty_cycle 50.00 -name {u0|altpll_0|sd1|pll7|clk[1]} {u0|altpll_0|sd1|pll7|clk[1]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332088): No paths exist between clock target "GPIO[0]" of clock "clk_pixel_ext" and its clock source. Assuming zero source clock latency.
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: altera_internal_jtag  from: tck  to: tckutap
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 10 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
    Info (332111):   10.000 clk_dram_ext
    Info (332111):   40.000 clk_pixel_ext
    Info (332111):   40.000 clk_video_ext
    Info (332111):   20.000   clock_50_1
    Info (332111):   20.000   clock_50_2
    Info (332111):   10.000 u0|altpll_0|sd1|pll7|clk[0]
    Info (332111):   10.000 u0|altpll_0|sd1|pll7|clk[1]
    Info (332111):   40.000 u0|video_pll|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]
    Info (332111):   40.000 u0|video_pll|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]
Info (176353): Automatically promoted node CLOCK_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 41
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G16
Info (176353): Automatically promoted node soc_video_system:u0|soc_video_system_altpll_0:altpll_0|soc_video_system_altpll_0_altpll_ih92:sd1|wire_pll7_clk[0] (placed in counter C0 of PLL_1) File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_altpll_0.v Line: 192
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18
Info (176353): Automatically promoted node soc_video_system:u0|soc_video_system_altpll_0:altpll_0|soc_video_system_altpll_0_altpll_ih92:sd1|wire_pll7_clk[1] (placed in counter C1 of PLL_1) File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_altpll_0.v Line: 192
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19
Info (176353): Automatically promoted node soc_video_system:u0|soc_video_system_video_pll:video_pll|altera_up_altpll:video_pll|altpll:PLL_for_DE_Series_Boards|altpll_8aa2:auto_generated|clk[0] (placed in counter C0 of PLL_4) File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/altpll_8aa2.tdf Line: 32
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8
Info (176353): Automatically promoted node soc_video_system:u0|soc_video_system_video_pll:video_pll|altera_up_altpll:video_pll|altpll:PLL_for_DE_Series_Boards|altpll_8aa2:auto_generated|clk[1] (placed in counter C1 of PLL_4) File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/altpll_8aa2.tdf Line: 32
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9
Info (176353): Automatically promoted node GPIO[0]~input (placed in PIN V10 (CLK6p, DIFFIO_TX_RX_B18p, DIFFOUT_B18p, High_Speed)) File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 44
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node soc_video_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out  File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_reset_synchronizer.v Line: 62
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node soc_video_system:u0|soc_video_system_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_us21:auto_generated|a_dpfifo_hk21:dpfifo|cntr_oka:wr_ptr|counter_reg_bit[8] File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/cntr_oka.tdf Line: 78
        Info (176357): Destination node soc_video_system:u0|soc_video_system_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_us21:auto_generated|a_dpfifo_hk21:dpfifo|cntr_oka:wr_ptr|counter_reg_bit[7] File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/cntr_oka.tdf Line: 78
        Info (176357): Destination node soc_video_system:u0|soc_video_system_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_us21:auto_generated|a_dpfifo_hk21:dpfifo|cntr_oka:wr_ptr|counter_reg_bit[6] File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/cntr_oka.tdf Line: 78
        Info (176357): Destination node soc_video_system:u0|soc_video_system_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_us21:auto_generated|a_dpfifo_hk21:dpfifo|cntr_oka:wr_ptr|counter_reg_bit[5] File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/cntr_oka.tdf Line: 78
        Info (176357): Destination node soc_video_system:u0|soc_video_system_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_us21:auto_generated|a_dpfifo_hk21:dpfifo|cntr_oka:wr_ptr|counter_reg_bit[4] File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/cntr_oka.tdf Line: 78
        Info (176357): Destination node soc_video_system:u0|soc_video_system_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_us21:auto_generated|a_dpfifo_hk21:dpfifo|cntr_oka:wr_ptr|counter_reg_bit[3] File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/cntr_oka.tdf Line: 78
        Info (176357): Destination node soc_video_system:u0|soc_video_system_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_us21:auto_generated|a_dpfifo_hk21:dpfifo|cntr_oka:wr_ptr|counter_reg_bit[2] File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/cntr_oka.tdf Line: 78
        Info (176357): Destination node soc_video_system:u0|soc_video_system_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_us21:auto_generated|a_dpfifo_hk21:dpfifo|cntr_oka:wr_ptr|counter_reg_bit[1] File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/cntr_oka.tdf Line: 78
        Info (176357): Destination node soc_video_system:u0|soc_video_system_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_us21:auto_generated|a_dpfifo_hk21:dpfifo|cntr_oka:wr_ptr|counter_reg_bit[0] File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/cntr_oka.tdf Line: 78
        Info (176357): Destination node soc_video_system:u0|soc_video_system_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_us21:auto_generated|a_dpfifo_hk21:dpfifo|cntr_4l6:usedw_counter|counter_reg_bit[8] File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/cntr_4l6.tdf Line: 79
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176353): Automatically promoted node soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out  File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_reset_synchronizer.v Line: 62
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node soc_video_system:u0|soc_video_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|din_s1 File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_std_synchronizer.v Line: 45
Info (176353): Automatically promoted node soc_video_system:u0|altera_reset_controller:rst_controller_001|merged_reset~0  File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/altera_reset_controller.v Line: 134
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node soc_video_system:u0|soc_video_system_altpll_0:altpll_0|prev_reset  File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_altpll_0.v Line: 274
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node soc_video_system:u0|soc_video_system_altpll_0:altpll_0|readdata[0]~2 File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_altpll_0.v Line: 258
Info (176233): Starting register packing
Warning (176250): Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (176251): Ignoring some wildcard destinations of fast I/O register assignments
    Info (176252): Wildcard assignment "Fast Output Enable Register=ON" to "oe" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[9]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[8]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[7]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[6]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[5]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[4]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[3]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[2]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[15]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[14]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[13]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[12]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[11]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[10]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[2]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
Info (176235): Finished register packing
    Extra Info (176218): Packed 8 registers into blocks of type Block RAM
    Extra Info (176218): Packed 16 registers into blocks of type I/O Input Buffer
    Extra Info (176218): Packed 53 registers into blocks of type I/O Output Buffer
    Extra Info (176220): Created 34 register duplicates
Warning (15064): PLL "soc_video_system:u0|soc_video_system_altpll_0:altpll_0|soc_video_system_altpll_0_altpll_ih92:sd1|pll7" output port clk[1] feeds output pin "DRAM_CLK~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_video_system/synthesis/submodules/soc_video_system_altpll_0.v Line: 150
Warning (15064): PLL "soc_video_system:u0|soc_video_system_video_pll:video_pll|altera_up_altpll:video_pll|altpll:PLL_for_DE_Series_Boards|altpll_8aa2:auto_generated|pll1" output port clk[0] feeds output pin "GPIO[16]~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/db/altpll_8aa2.tdf Line: 27
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "ADC_CLK_10" is assigned to location or region, but does not exist in design
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:07
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:02
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:13
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 4% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:12
Info (11888): Total time spent on timing analysis during the Fitter is 9.18 seconds.
Info (334003): Started post-fitting delay annotation
Warning (334000): Timing characteristics of device 10M50DAF484C6GES are preliminary
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Warning (334000): Timing characteristics of device 10M50DAF484C6GES are preliminary
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:08
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169177): 66 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin CLOCK2_50 uses I/O standard 3.3-V LVTTL at N14 File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 42
    Info (169178): Pin SW[2] uses I/O standard 3.3-V LVTTL at D12 File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 50
    Info (169178): Pin SW[3] uses I/O standard 3.3-V LVTTL at C12 File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 50
    Info (169178): Pin SW[4] uses I/O standard 3.3-V LVTTL at A12 File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 50
    Info (169178): Pin GPIO[2] uses I/O standard 3.3-V LVTTL at V9 File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 44
    Info (169178): Pin GPIO[14] uses I/O standard 3.3-V LVTTL at W12 File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 44
    Info (169178): Pin GPIO[15] uses I/O standard 3.3-V LVTTL at AB13 File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 44
    Info (169178): Pin GPIO[18] uses I/O standard 3.3-V LVTTL at AB11 File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 44
    Info (169178): Pin GPIO[20] uses I/O standard 3.3-V LVTTL at AB10 File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 44
    Info (169178): Pin GPIO[25] uses I/O standard 3.3-V LVTTL at Y7 File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 44
    Info (169178): Pin GPIO[26] uses I/O standard 3.3-V LVTTL at AA7 File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 44
    Info (169178): Pin GPIO[27] uses I/O standard 3.3-V LVTTL at Y6 File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 44
    Info (169178): Pin GPIO[28] uses I/O standard 3.3-V LVTTL at AA6 File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 44
    Info (169178): Pin GPIO[29] uses I/O standard 3.3-V LVTTL at Y5 File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 44
    Info (169178): Pin GPIO[30] uses I/O standard 3.3-V LVTTL at AA5 File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 44
    Info (169178): Pin GPIO[31] uses I/O standard 3.3-V LVTTL at Y4 File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 44
    Info (169178): Pin GPIO[32] uses I/O standard 3.3-V LVTTL at AB3 File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 44
    Info (169178): Pin GPIO[33] uses I/O standard 3.3-V LVTTL at Y3 File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 44
    Info (169178): Pin GPIO[34] uses I/O standard 3.3-V LVTTL at AB2 File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 44
    Info (169178): Pin GPIO[35] uses I/O standard 3.3-V LVTTL at AA2 File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 44
    Info (169178): Pin GPIO[0] uses I/O standard 3.3-V LVTTL at V10 File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 44
    Info (169178): Pin GPIO[1] uses I/O standard 3.3-V LVTTL at W10 File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 44
    Info (169178): Pin GPIO[3] uses I/O standard 3.3-V LVTTL at W9 File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 44
    Info (169178): Pin GPIO[4] uses I/O standard 3.3-V LVTTL at V8 File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 44
    Info (169178): Pin GPIO[5] uses I/O standard 3.3-V LVTTL at W8 File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 44
    Info (169178): Pin GPIO[6] uses I/O standard 3.3-V LVTTL at V7 File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 44
    Info (169178): Pin GPIO[7] uses I/O standard 3.3-V LVTTL at W7 File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 44
    Info (169178): Pin GPIO[8] uses I/O standard 3.3-V LVTTL at W6 File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 44
    Info (169178): Pin GPIO[9] uses I/O standard 3.3-V LVTTL at V5 File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 44
    Info (169178): Pin GPIO[10] uses I/O standard 3.3-V LVTTL at W5 File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 44
    Info (169178): Pin GPIO[11] uses I/O standard 3.3-V LVTTL at AA15 File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 44
    Info (169178): Pin GPIO[12] uses I/O standard 3.3-V LVTTL at AA14 File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 44
    Info (169178): Pin GPIO[13] uses I/O standard 3.3-V LVTTL at W13 File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 44
    Info (169178): Pin GPIO[16] uses I/O standard 3.3-V LVTTL at AB12 File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 44
    Info (169178): Pin GPIO[17] uses I/O standard 3.3-V LVTTL at Y11 File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 44
    Info (169178): Pin GPIO[19] uses I/O standard 3.3-V LVTTL at W11 File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 44
    Info (169178): Pin GPIO[21] uses I/O standard 3.3-V LVTTL at AA10 File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 44
    Info (169178): Pin GPIO[22] uses I/O standard 3.3-V LVTTL at AA9 File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 44
    Info (169178): Pin GPIO[23] uses I/O standard 3.3-V LVTTL at Y8 File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 44
    Info (169178): Pin GPIO[24] uses I/O standard 3.3-V LVTTL at AA8 File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 44
    Info (169178): Pin DRAM_DQ[0] uses I/O standard 3.3-V LVTTL at Y21 File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 67
    Info (169178): Pin DRAM_DQ[1] uses I/O standard 3.3-V LVTTL at Y20 File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 67
    Info (169178): Pin DRAM_DQ[2] uses I/O standard 3.3-V LVTTL at AA22 File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 67
    Info (169178): Pin DRAM_DQ[3] uses I/O standard 3.3-V LVTTL at AA21 File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 67
    Info (169178): Pin DRAM_DQ[4] uses I/O standard 3.3-V LVTTL at Y22 File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 67
    Info (169178): Pin DRAM_DQ[5] uses I/O standard 3.3-V LVTTL at W22 File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 67
    Info (169178): Pin DRAM_DQ[6] uses I/O standard 3.3-V LVTTL at W20 File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 67
    Info (169178): Pin DRAM_DQ[7] uses I/O standard 3.3-V LVTTL at V21 File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 67
    Info (169178): Pin DRAM_DQ[8] uses I/O standard 3.3-V LVTTL at P21 File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 67
    Info (169178): Pin DRAM_DQ[9] uses I/O standard 3.3-V LVTTL at J22 File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 67
    Info (169178): Pin DRAM_DQ[10] uses I/O standard 3.3-V LVTTL at H21 File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 67
    Info (169178): Pin DRAM_DQ[11] uses I/O standard 3.3-V LVTTL at H22 File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 67
    Info (169178): Pin DRAM_DQ[12] uses I/O standard 3.3-V LVTTL at G22 File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 67
    Info (169178): Pin DRAM_DQ[13] uses I/O standard 3.3-V LVTTL at G20 File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 67
    Info (169178): Pin DRAM_DQ[14] uses I/O standard 3.3-V LVTTL at G19 File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 67
    Info (169178): Pin DRAM_DQ[15] uses I/O standard 3.3-V LVTTL at F22 File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 67
    Info (169178): Pin KEY[0] uses I/O standard 3.3 V Schmitt Trigger at B8 File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 46
    Info (169178): Pin KEY[1] uses I/O standard 3.3 V Schmitt Trigger at A7 File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 46
    Info (169178): Pin SW[9] uses I/O standard 3.3-V LVTTL at F15 File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 50
    Info (169178): Pin SW[7] uses I/O standard 3.3-V LVTTL at A14 File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 50
    Info (169178): Pin SW[8] uses I/O standard 3.3-V LVTTL at B14 File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 50
    Info (169178): Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at P11 File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 41
    Info (169178): Pin SW[1] uses I/O standard 3.3-V LVTTL at C11 File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 50
    Info (169178): Pin SW[6] uses I/O standard 3.3-V LVTTL at A13 File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 50
    Info (169178): Pin SW[5] uses I/O standard 3.3-V LVTTL at B12 File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 50
    Info (169178): Pin SW[0] uses I/O standard 3.3-V LVTTL at C10 File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 50
Warning (169064): Following 35 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin GPIO[2] has a permanently disabled output enable File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 44
    Info (169065): Pin GPIO[14] has a permanently disabled output enable File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 44
    Info (169065): Pin GPIO[15] has a permanently disabled output enable File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 44
    Info (169065): Pin GPIO[18] has a permanently disabled output enable File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 44
    Info (169065): Pin GPIO[20] has a permanently disabled output enable File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 44
    Info (169065): Pin GPIO[25] has a permanently disabled output enable File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 44
    Info (169065): Pin GPIO[26] has a permanently disabled output enable File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 44
    Info (169065): Pin GPIO[27] has a permanently disabled output enable File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 44
    Info (169065): Pin GPIO[28] has a permanently disabled output enable File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 44
    Info (169065): Pin GPIO[29] has a permanently disabled output enable File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 44
    Info (169065): Pin GPIO[30] has a permanently disabled output enable File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 44
    Info (169065): Pin GPIO[31] has a permanently disabled output enable File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 44
    Info (169065): Pin GPIO[32] has a permanently disabled output enable File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 44
    Info (169065): Pin GPIO[33] has a permanently disabled output enable File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 44
    Info (169065): Pin GPIO[34] has a permanently disabled output enable File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 44
    Info (169065): Pin GPIO[35] has a permanently disabled output enable File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 44
    Info (169065): Pin GPIO[0] has a permanently disabled output enable File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 44
    Info (169065): Pin GPIO[1] has a permanently disabled output enable File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 44
    Info (169065): Pin GPIO[3] has a permanently disabled output enable File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 44
    Info (169065): Pin GPIO[4] has a permanently disabled output enable File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 44
    Info (169065): Pin GPIO[5] has a permanently disabled output enable File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 44
    Info (169065): Pin GPIO[6] has a permanently disabled output enable File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 44
    Info (169065): Pin GPIO[7] has a permanently disabled output enable File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 44
    Info (169065): Pin GPIO[8] has a permanently disabled output enable File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 44
    Info (169065): Pin GPIO[9] has a permanently disabled output enable File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 44
    Info (169065): Pin GPIO[10] has a permanently disabled output enable File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 44
    Info (169065): Pin GPIO[11] has a permanently disabled output enable File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 44
    Info (169065): Pin GPIO[12] has a permanently disabled output enable File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 44
    Info (169065): Pin GPIO[13] has a permanently disabled output enable File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 44
    Info (169065): Pin GPIO[16] has a permanently enabled output enable File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 44
    Info (169065): Pin GPIO[17] has a permanently enabled output enable File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 44
    Info (169065): Pin GPIO[19] has a permanently enabled output enable File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 44
    Info (169065): Pin GPIO[21] has a permanently disabled output enable File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 44
    Info (169065): Pin GPIO[22] has a permanently disabled output enable File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 44
    Info (169065): Pin GPIO[24] has a permanently enabled output enable File: C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/edge_detection_top.vhd Line: 44
Info (144001): Generated suppressed messages file C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_system.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 18 warnings
    Info: Peak virtual memory: 5830 megabytes
    Info: Processing ended: Wed May 16 08:57:37 2018
    Info: Elapsed time: 00:00:54
    Info: Total CPU time (on all processors): 00:01:33


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/jonas/OneDrive/Uni/6_Semester/DSPC/Examproject/soc_system_edge_detect_de10lite_restored/soc_system.fit.smsg.


