# //  ModelSim SE-64 6.4a Aug 28 2008 Linux 2.6.18-92.1.13.el5
# //
# //  Copyright 1991-2008 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
# do {user_logic_tb.fdo} 
# ** Warning: (vlib-34) Library already exists at "work".
# ** Warning: (vlib-34) Library already exists at "fsl_v20_v2_11_a".
# Model Technology ModelSim SE-64 vcom 6.4a Compiler 2008.08 Aug 28 2008
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity sync_dpram
# -- Compiling architecture syn of sync_dpram
# ** Warning: (vlib-34) Library already exists at "fsl_v20_v2_11_a".
# Model Technology ModelSim SE-64 vcom 6.4a Compiler 2008.08 Aug 28 2008
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity sync_bram
# -- Compiling architecture syn of sync_bram
# ** Warning: (vlib-34) Library already exists at "fsl_v20_v2_11_a".
# Model Technology ModelSim SE-64 vcom 6.4a Compiler 2008.08 Aug 28 2008
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity srl_fifo
# -- Loading package vcomponents
# -- Compiling architecture imp of srl_fifo
# Model Technology ModelSim SE-64 vcom 6.4a Compiler 2008.08 Aug 28 2008
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package numeric_std
# -- Compiling entity intc
# -- Compiling architecture implementation of intc
# -- Loading package attributes
# -- Loading package std_logic_misc
# -- Compiling entity infer_bram
# -- Compiling architecture implementation of infer_bram
# ** Warning: (vlib-34) Library already exists at "fsl_v20_v2_11_a".
# Model Technology ModelSim SE-64 vcom 6.4a Compiler 2008.08 Aug 28 2008
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity sync_fifo
# -- Compiling architecture vhdl_rtl of sync_fifo
# ** Warning: (vlib-34) Library already exists at "fsl_v20_v2_11_a".
# Model Technology ModelSim SE-64 vcom 6.4a Compiler 2008.08 Aug 28 2008
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package vcomponents
# -- Compiling entity async_fifo_bram
# -- Compiling architecture imp of async_fifo_bram
# ** Warning: (vlib-34) Library already exists at "fsl_v20_v2_11_a".
# Model Technology ModelSim SE-64 vcom 6.4a Compiler 2008.08 Aug 28 2008
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity async_fifo
# -- Compiling architecture vhdl_rtl of async_fifo
# Model Technology ModelSim SE-64 vcom 6.4a Compiler 2008.08 Aug 28 2008
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package numeric_std
# -- Compiling entity pic
# -- Compiling architecture implementation of pic
# -- Loading package attributes
# -- Loading package std_logic_misc
# -- Compiling entity infer_bram
# -- Compiling architecture implementation of infer_bram
# ** Warning: (vlib-34) Library already exists at "fsl_v20_v2_11_a".
# Model Technology ModelSim SE-64 vcom 6.4a Compiler 2008.08 Aug 28 2008
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package vcomponents
# -- Loading package numeric_std
# -- Loading entity sync_fifo
# -- Loading entity async_fifo
# -- Compiling entity fsl_v20
# -- Compiling architecture imp of fsl_v20
# Model Technology ModelSim SE-64 vcom 6.4a Compiler 2008.08 Aug 28 2008
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package numeric_std
# -- Compiling entity complete_pic
# -- Compiling architecture implementation of complete_pic
# Model Technology ModelSim SE-64 vcom 6.4a Compiler 2008.08 Aug 28 2008
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package numeric_std
# -- Compiling entity user_logic
# -- Compiling architecture imp of user_logic
# Model Technology ModelSim SE-64 vcom 6.4a Compiler 2008.08 Aug 28 2008
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package numeric_std
# -- Compiling entity user_logic_tb
# -- Compiling architecture behavior of user_logic_tb
# vsim -lib work -t 1ps user_logic_tb 
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading work.user_logic_tb(behavior)#1
# Loading work.user_logic(imp)#1
# ** Fatal: (vsim-3348) Port size (8) does not match actual size (4) for port '/user_logic_tb/uut/interrupts_in'.
#    Time: 0 ps  Iteration: 0  Instance: /user_logic_tb/uut File: ../../../hdl/vhdl/user_logic.vhd Line: 135
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./user_logic_tb.fdo PAUSED at line 24
