Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d6ece6ed223e42048c87220796f61024 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot DP_behav xil_defaultlib.DP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MUX1
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.MUX2
Compiling module xil_defaultlib.DP
Compiling module xil_defaultlib.glbl
Built simulation snapshot DP_behav
