{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1714810158439 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714810158439 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May  4 10:09:18 2024 " "Processing started: Sat May  4 10:09:18 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714810158439 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714810158439 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off irrigation_system -c irrigation_system " "Command: quartus_map --read_settings_files=on --write_settings_files=off irrigation_system -c irrigation_system" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714810158440 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1714810158801 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1714810158802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file t_flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 t_flipflop-behavior " "Found design unit 1: t_flipflop-behavior" {  } { { "t_flipflop.vhd" "" { Text "C:/Users/fabio/Politecnico di Torino/HELOU MARC - Laboratorio/LAB6/VHDL_ASM/IRRIGATION SYSTEM ASM/t_flipflop.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714810166311 ""} { "Info" "ISGN_ENTITY_NAME" "1 t_flipflop " "Found entity 1: t_flipflop" {  } { { "t_flipflop.vhd" "" { Text "C:/Users/fabio/Politecnico di Torino/HELOU MARC - Laboratorio/LAB6/VHDL_ASM/IRRIGATION SYSTEM ASM/t_flipflop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714810166311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714810166311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regn_16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regn_16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regn_16bit-Behavior " "Found design unit 1: regn_16bit-Behavior" {  } { { "regn_16bit.vhd" "" { Text "C:/Users/fabio/Politecnico di Torino/HELOU MARC - Laboratorio/LAB6/VHDL_ASM/IRRIGATION SYSTEM ASM/regn_16bit.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714810166313 ""} { "Info" "ISGN_ENTITY_NAME" "1 regn_16bit " "Found entity 1: regn_16bit" {  } { { "regn_16bit.vhd" "" { Text "C:/Users/fabio/Politecnico di Torino/HELOU MARC - Laboratorio/LAB6/VHDL_ASM/IRRIGATION SYSTEM ASM/regn_16bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714810166313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714810166313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regn_8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regn_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regn_8bit-Behavior " "Found design unit 1: regn_8bit-Behavior" {  } { { "regn_8bit.vhd" "" { Text "C:/Users/fabio/Politecnico di Torino/HELOU MARC - Laboratorio/LAB6/VHDL_ASM/IRRIGATION SYSTEM ASM/regn_8bit.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714810166314 ""} { "Info" "ISGN_ENTITY_NAME" "1 regn_8bit " "Found entity 1: regn_8bit" {  } { { "regn_8bit.vhd" "" { Text "C:/Users/fabio/Politecnico di Torino/HELOU MARC - Laboratorio/LAB6/VHDL_ASM/IRRIGATION SYSTEM ASM/regn_8bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714810166314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714810166314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-behavior " "Found design unit 1: register_file-behavior" {  } { { "register_file.vhd" "" { Text "C:/Users/fabio/Politecnico di Torino/HELOU MARC - Laboratorio/LAB6/VHDL_ASM/IRRIGATION SYSTEM ASM/register_file.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714810166316 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.vhd" "" { Text "C:/Users/fabio/Politecnico di Torino/HELOU MARC - Laboratorio/LAB6/VHDL_ASM/IRRIGATION SYSTEM ASM/register_file.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714810166316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714810166316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexer4to1_8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplexer4to1_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexer4to1_8bit-behavior " "Found design unit 1: multiplexer4to1_8bit-behavior" {  } { { "multiplexer4to1_8bit.vhd" "" { Text "C:/Users/fabio/Politecnico di Torino/HELOU MARC - Laboratorio/LAB6/VHDL_ASM/IRRIGATION SYSTEM ASM/multiplexer4to1_8bit.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714810166318 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexer4to1_8bit " "Found entity 1: multiplexer4to1_8bit" {  } { { "multiplexer4to1_8bit.vhd" "" { Text "C:/Users/fabio/Politecnico di Torino/HELOU MARC - Laboratorio/LAB6/VHDL_ASM/IRRIGATION SYSTEM ASM/multiplexer4to1_8bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714810166318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714810166318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexer2to1_16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplexer2to1_16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexer2to1_16bit-behavior " "Found design unit 1: multiplexer2to1_16bit-behavior" {  } { { "multiplexer2to1_16bit.vhd" "" { Text "C:/Users/fabio/Politecnico di Torino/HELOU MARC - Laboratorio/LAB6/VHDL_ASM/IRRIGATION SYSTEM ASM/multiplexer2to1_16bit.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714810166320 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexer2to1_16bit " "Found entity 1: multiplexer2to1_16bit" {  } { { "multiplexer2to1_16bit.vhd" "" { Text "C:/Users/fabio/Politecnico di Torino/HELOU MARC - Laboratorio/LAB6/VHDL_ASM/IRRIGATION SYSTEM ASM/multiplexer2to1_16bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714810166320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714810166320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexer2to1_10bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplexer2to1_10bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexer2to1_10bit-behavior " "Found design unit 1: multiplexer2to1_10bit-behavior" {  } { { "multiplexer2to1_10bit.vhd" "" { Text "C:/Users/fabio/Politecnico di Torino/HELOU MARC - Laboratorio/LAB6/VHDL_ASM/IRRIGATION SYSTEM ASM/multiplexer2to1_10bit.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714810166322 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexer2to1_10bit " "Found entity 1: multiplexer2to1_10bit" {  } { { "multiplexer2to1_10bit.vhd" "" { Text "C:/Users/fabio/Politecnico di Torino/HELOU MARC - Laboratorio/LAB6/VHDL_ASM/IRRIGATION SYSTEM ASM/multiplexer2to1_10bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714810166322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714810166322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexer2to1_8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplexer2to1_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexer2to1_8bit-behavior " "Found design unit 1: multiplexer2to1_8bit-behavior" {  } { { "multiplexer2to1_8bit.vhd" "" { Text "C:/Users/fabio/Politecnico di Torino/HELOU MARC - Laboratorio/LAB6/VHDL_ASM/IRRIGATION SYSTEM ASM/multiplexer2to1_8bit.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714810166323 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexer2to1_8bit " "Found entity 1: multiplexer2to1_8bit" {  } { { "multiplexer2to1_8bit.vhd" "" { Text "C:/Users/fabio/Politecnico di Torino/HELOU MARC - Laboratorio/LAB6/VHDL_ASM/IRRIGATION SYSTEM ASM/multiplexer2to1_8bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714810166323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714810166323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexer2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplexer2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexer2to1-behavior " "Found design unit 1: multiplexer2to1-behavior" {  } { { "multiplexer2to1.vhd" "" { Text "C:/Users/fabio/Politecnico di Torino/HELOU MARC - Laboratorio/LAB6/VHDL_ASM/IRRIGATION SYSTEM ASM/multiplexer2to1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714810166325 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexer2to1 " "Found entity 1: multiplexer2to1" {  } { { "multiplexer2to1.vhd" "" { Text "C:/Users/fabio/Politecnico di Torino/HELOU MARC - Laboratorio/LAB6/VHDL_ASM/IRRIGATION SYSTEM ASM/multiplexer2to1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714810166325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714810166325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder-behavior " "Found design unit 1: fulladder-behavior" {  } { { "fulladder.vhd" "" { Text "C:/Users/fabio/Politecnico di Torino/HELOU MARC - Laboratorio/LAB6/VHDL_ASM/IRRIGATION SYSTEM ASM/fulladder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714810166326 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "fulladder.vhd" "" { Text "C:/Users/fabio/Politecnico di Torino/HELOU MARC - Laboratorio/LAB6/VHDL_ASM/IRRIGATION SYSTEM ASM/fulladder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714810166326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714810166326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flag_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flag_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flag_counter-behavir " "Found design unit 1: flag_counter-behavir" {  } { { "flag_counter.vhd" "" { Text "C:/Users/fabio/Politecnico di Torino/HELOU MARC - Laboratorio/LAB6/VHDL_ASM/IRRIGATION SYSTEM ASM/flag_counter.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714810166328 ""} { "Info" "ISGN_ENTITY_NAME" "1 flag_counter " "Found entity 1: flag_counter" {  } { { "flag_counter.vhd" "" { Text "C:/Users/fabio/Politecnico di Torino/HELOU MARC - Laboratorio/LAB6/VHDL_ASM/IRRIGATION SYSTEM ASM/flag_counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714810166328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714810166328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file count_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 count_1-behavir " "Found design unit 1: count_1-behavir" {  } { { "count_1.vhd" "" { Text "C:/Users/fabio/Politecnico di Torino/HELOU MARC - Laboratorio/LAB6/VHDL_ASM/IRRIGATION SYSTEM ASM/count_1.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714810166329 ""} { "Info" "ISGN_ENTITY_NAME" "1 count_1 " "Found entity 1: count_1" {  } { { "count_1.vhd" "" { Text "C:/Users/fabio/Politecnico di Torino/HELOU MARC - Laboratorio/LAB6/VHDL_ASM/IRRIGATION SYSTEM ASM/count_1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714810166329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714810166329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "irrigation_system.vhd 2 1 " "Found 2 design units, including 1 entities, in source file irrigation_system.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 irrigation_system-behavior " "Found design unit 1: irrigation_system-behavior" {  } { { "irrigation_system.vhd" "" { Text "C:/Users/fabio/Politecnico di Torino/HELOU MARC - Laboratorio/LAB6/VHDL_ASM/IRRIGATION SYSTEM ASM/irrigation_system.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714810166331 ""} { "Info" "ISGN_ENTITY_NAME" "1 irrigation_system " "Found entity 1: irrigation_system" {  } { { "irrigation_system.vhd" "" { Text "C:/Users/fabio/Politecnico di Torino/HELOU MARC - Laboratorio/LAB6/VHDL_ASM/IRRIGATION SYSTEM ASM/irrigation_system.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714810166331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714810166331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ripple_carry_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ripple_carry_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ripple_carry_adder-behavior " "Found design unit 1: ripple_carry_adder-behavior" {  } { { "ripple_carry_adder.vhd" "" { Text "C:/Users/fabio/Politecnico di Torino/HELOU MARC - Laboratorio/LAB6/VHDL_ASM/IRRIGATION SYSTEM ASM/ripple_carry_adder.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714810166333 ""} { "Info" "ISGN_ENTITY_NAME" "1 ripple_carry_adder " "Found entity 1: ripple_carry_adder" {  } { { "ripple_carry_adder.vhd" "" { Text "C:/Users/fabio/Politecnico di Torino/HELOU MARC - Laboratorio/LAB6/VHDL_ASM/IRRIGATION SYSTEM ASM/ripple_carry_adder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714810166333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714810166333 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "irrigation_system " "Elaborating entity \"irrigation_system\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1714810166408 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "irrigation_alarm irrigation_system.vhd(8) " "VHDL Signal Declaration warning at irrigation_system.vhd(8): used implicit default value for signal \"irrigation_alarm\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "irrigation_system.vhd" "" { Text "C:/Users/fabio/Politecnico di Torino/HELOU MARC - Laboratorio/LAB6/VHDL_ASM/IRRIGATION SYSTEM ASM/irrigation_system.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1714810166409 "|irrigation_system"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "data_out_MEMB irrigation_system.vhd(11) " "VHDL Signal Declaration warning at irrigation_system.vhd(11): used implicit default value for signal \"data_out_MEMB\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "irrigation_system.vhd" "" { Text "C:/Users/fabio/Politecnico di Torino/HELOU MARC - Laboratorio/LAB6/VHDL_ASM/IRRIGATION SYSTEM ASM/irrigation_system.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1714810166409 "|irrigation_system"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reset_flag_counter irrigation_system.vhd(126) " "Verilog HDL or VHDL warning at irrigation_system.vhd(126): object \"reset_flag_counter\" assigned a value but never read" {  } { { "irrigation_system.vhd" "" { Text "C:/Users/fabio/Politecnico di Torino/HELOU MARC - Laboratorio/LAB6/VHDL_ASM/IRRIGATION SYSTEM ASM/irrigation_system.vhd" 126 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714810166409 "|irrigation_system"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "carry_out irrigation_system.vhd(128) " "Verilog HDL or VHDL warning at irrigation_system.vhd(128): object \"carry_out\" assigned a value but never read" {  } { { "irrigation_system.vhd" "" { Text "C:/Users/fabio/Politecnico di Torino/HELOU MARC - Laboratorio/LAB6/VHDL_ASM/IRRIGATION SYSTEM ASM/irrigation_system.vhd" 128 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714810166409 "|irrigation_system"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_out_b irrigation_system.vhd(134) " "Verilog HDL or VHDL warning at irrigation_system.vhd(134): object \"data_out_b\" assigned a value but never read" {  } { { "irrigation_system.vhd" "" { Text "C:/Users/fabio/Politecnico di Torino/HELOU MARC - Laboratorio/LAB6/VHDL_ASM/IRRIGATION SYSTEM ASM/irrigation_system.vhd" 134 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714810166409 "|irrigation_system"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reset_DP irrigation_system.vhd(237) " "VHDL Process Statement warning at irrigation_system.vhd(237): inferring latch(es) for signal or variable \"reset_DP\", which holds its previous value in one or more paths through the process" {  } { { "irrigation_system.vhd" "" { Text "C:/Users/fabio/Politecnico di Torino/HELOU MARC - Laboratorio/LAB6/VHDL_ASM/IRRIGATION SYSTEM ASM/irrigation_system.vhd" 237 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1714810166409 "|irrigation_system"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reset_DP irrigation_system.vhd(237) " "Inferred latch for \"reset_DP\" at irrigation_system.vhd(237)" {  } { { "irrigation_system.vhd" "" { Text "C:/Users/fabio/Politecnico di Torino/HELOU MARC - Laboratorio/LAB6/VHDL_ASM/IRRIGATION SYSTEM ASM/irrigation_system.vhd" 237 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714810166409 "|irrigation_system"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count_1 count_1:count1 " "Elaborating entity \"count_1\" for hierarchy \"count_1:count1\"" {  } { { "irrigation_system.vhd" "count1" { Text "C:/Users/fabio/Politecnico di Torino/HELOU MARC - Laboratorio/LAB6/VHDL_ASM/IRRIGATION SYSTEM ASM/irrigation_system.vhd" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714810166410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_flipflop count_1:count1\|t_flipflop:tf1 " "Elaborating entity \"t_flipflop\" for hierarchy \"count_1:count1\|t_flipflop:tf1\"" {  } { { "count_1.vhd" "tf1" { Text "C:/Users/fabio/Politecnico di Torino/HELOU MARC - Laboratorio/LAB6/VHDL_ASM/IRRIGATION SYSTEM ASM/count_1.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714810166411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flag_counter flag_counter:counter_flag " "Elaborating entity \"flag_counter\" for hierarchy \"flag_counter:counter_flag\"" {  } { { "irrigation_system.vhd" "counter_flag" { Text "C:/Users/fabio/Politecnico di Torino/HELOU MARC - Laboratorio/LAB6/VHDL_ASM/IRRIGATION SYSTEM ASM/irrigation_system.vhd" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714810166414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:MEM_A " "Elaborating entity \"register_file\" for hierarchy \"register_file:MEM_A\"" {  } { { "irrigation_system.vhd" "MEM_A" { Text "C:/Users/fabio/Politecnico di Torino/HELOU MARC - Laboratorio/LAB6/VHDL_ASM/IRRIGATION SYSTEM ASM/irrigation_system.vhd" 348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714810166416 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cs register_file.vhd(48) " "VHDL Process Statement warning at register_file.vhd(48): signal \"cs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "register_file.vhd" "" { Text "C:/Users/fabio/Politecnico di Torino/HELOU MARC - Laboratorio/LAB6/VHDL_ASM/IRRIGATION SYSTEM ASM/register_file.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714810166420 "|irrigation_system|register_file:MEM_A"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_file register_file.vhd(52) " "VHDL Process Statement warning at register_file.vhd(52): signal \"reg_file\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "register_file.vhd" "" { Text "C:/Users/fabio/Politecnico di Torino/HELOU MARC - Laboratorio/LAB6/VHDL_ASM/IRRIGATION SYSTEM ASM/register_file.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714810166420 "|irrigation_system|register_file:MEM_A"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regn_8bit regn_8bit:reg1 " "Elaborating entity \"regn_8bit\" for hierarchy \"regn_8bit:reg1\"" {  } { { "irrigation_system.vhd" "reg1" { Text "C:/Users/fabio/Politecnico di Torino/HELOU MARC - Laboratorio/LAB6/VHDL_ASM/IRRIGATION SYSTEM ASM/irrigation_system.vhd" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714810166436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regn_16bit regn_16bit:reg40 " "Elaborating entity \"regn_16bit\" for hierarchy \"regn_16bit:reg40\"" {  } { { "irrigation_system.vhd" "reg40" { Text "C:/Users/fabio/Politecnico di Torino/HELOU MARC - Laboratorio/LAB6/VHDL_ASM/IRRIGATION SYSTEM ASM/irrigation_system.vhd" 367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714810166440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer2to1_10bit multiplexer2to1_10bit:mpx0 " "Elaborating entity \"multiplexer2to1_10bit\" for hierarchy \"multiplexer2to1_10bit:mpx0\"" {  } { { "irrigation_system.vhd" "mpx0" { Text "C:/Users/fabio/Politecnico di Torino/HELOU MARC - Laboratorio/LAB6/VHDL_ASM/IRRIGATION SYSTEM ASM/irrigation_system.vhd" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714810166444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer2to1 multiplexer2to1_10bit:mpx0\|multiplexer2to1:\\G1:0:mux " "Elaborating entity \"multiplexer2to1\" for hierarchy \"multiplexer2to1_10bit:mpx0\|multiplexer2to1:\\G1:0:mux\"" {  } { { "multiplexer2to1_10bit.vhd" "\\G1:0:mux" { Text "C:/Users/fabio/Politecnico di Torino/HELOU MARC - Laboratorio/LAB6/VHDL_ASM/IRRIGATION SYSTEM ASM/multiplexer2to1_10bit.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714810166446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer2to1_16bit multiplexer2to1_16bit:mpx1 " "Elaborating entity \"multiplexer2to1_16bit\" for hierarchy \"multiplexer2to1_16bit:mpx1\"" {  } { { "irrigation_system.vhd" "mpx1" { Text "C:/Users/fabio/Politecnico di Torino/HELOU MARC - Laboratorio/LAB6/VHDL_ASM/IRRIGATION SYSTEM ASM/irrigation_system.vhd" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714810166452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer4to1_8bit multiplexer4to1_8bit:mpx4 " "Elaborating entity \"multiplexer4to1_8bit\" for hierarchy \"multiplexer4to1_8bit:mpx4\"" {  } { { "irrigation_system.vhd" "mpx4" { Text "C:/Users/fabio/Politecnico di Torino/HELOU MARC - Laboratorio/LAB6/VHDL_ASM/IRRIGATION SYSTEM ASM/irrigation_system.vhd" 384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714810166466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer2to1_8bit multiplexer4to1_8bit:mpx4\|multiplexer2to1_8bit:mu1 " "Elaborating entity \"multiplexer2to1_8bit\" for hierarchy \"multiplexer4to1_8bit:mpx4\|multiplexer2to1_8bit:mu1\"" {  } { { "multiplexer4to1_8bit.vhd" "mu1" { Text "C:/Users/fabio/Politecnico di Torino/HELOU MARC - Laboratorio/LAB6/VHDL_ASM/IRRIGATION SYSTEM ASM/multiplexer4to1_8bit.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714810166467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ripple_carry_adder ripple_carry_adder:adder " "Elaborating entity \"ripple_carry_adder\" for hierarchy \"ripple_carry_adder:adder\"" {  } { { "irrigation_system.vhd" "adder" { Text "C:/Users/fabio/Politecnico di Torino/HELOU MARC - Laboratorio/LAB6/VHDL_ASM/IRRIGATION SYSTEM ASM/irrigation_system.vhd" 398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714810166476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder ripple_carry_adder:adder\|fulladder:fu_primo " "Elaborating entity \"fulladder\" for hierarchy \"ripple_carry_adder:adder\|fulladder:fu_primo\"" {  } { { "ripple_carry_adder.vhd" "fu_primo" { Text "C:/Users/fabio/Politecnico di Torino/HELOU MARC - Laboratorio/LAB6/VHDL_ASM/IRRIGATION SYSTEM ASM/ripple_carry_adder.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714810166478 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "register_file:MEM_A\|reg_file_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"register_file:MEM_A\|reg_file_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714810166877 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714810166877 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714810166877 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714810166877 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714810166877 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714810166877 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714810166877 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714810166877 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714810166877 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714810166877 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714810166877 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714810166877 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714810166877 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714810166877 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714810166877 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714810166877 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1714810166877 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1714810166877 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "register_file:MEM_A\|altsyncram:reg_file_rtl_0 " "Elaborated megafunction instantiation \"register_file:MEM_A\|altsyncram:reg_file_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714810166955 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "register_file:MEM_A\|altsyncram:reg_file_rtl_0 " "Instantiated megafunction \"register_file:MEM_A\|altsyncram:reg_file_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714810166955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714810166955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714810166955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714810166955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714810166955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714810166955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714810166955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714810166955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714810166955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714810166955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714810166955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714810166955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714810166955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714810166955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714810166955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714810166955 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714810166955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2qp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2qp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2qp1 " "Found entity 1: altsyncram_2qp1" {  } { { "db/altsyncram_2qp1.tdf" "" { Text "C:/Users/fabio/Politecnico di Torino/HELOU MARC - Laboratorio/LAB6/VHDL_ASM/IRRIGATION SYSTEM ASM/db/altsyncram_2qp1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714810167013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714810167013 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "irrigation_alarm GND " "Pin \"irrigation_alarm\" is stuck at GND" {  } { { "irrigation_system.vhd" "" { Text "C:/Users/fabio/Politecnico di Torino/HELOU MARC - Laboratorio/LAB6/VHDL_ASM/IRRIGATION SYSTEM ASM/irrigation_system.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714810167231 "|irrigation_system|irrigation_alarm"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out_MEMB\[0\] GND " "Pin \"data_out_MEMB\[0\]\" is stuck at GND" {  } { { "irrigation_system.vhd" "" { Text "C:/Users/fabio/Politecnico di Torino/HELOU MARC - Laboratorio/LAB6/VHDL_ASM/IRRIGATION SYSTEM ASM/irrigation_system.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714810167231 "|irrigation_system|data_out_MEMB[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out_MEMB\[1\] GND " "Pin \"data_out_MEMB\[1\]\" is stuck at GND" {  } { { "irrigation_system.vhd" "" { Text "C:/Users/fabio/Politecnico di Torino/HELOU MARC - Laboratorio/LAB6/VHDL_ASM/IRRIGATION SYSTEM ASM/irrigation_system.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714810167231 "|irrigation_system|data_out_MEMB[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out_MEMB\[2\] GND " "Pin \"data_out_MEMB\[2\]\" is stuck at GND" {  } { { "irrigation_system.vhd" "" { Text "C:/Users/fabio/Politecnico di Torino/HELOU MARC - Laboratorio/LAB6/VHDL_ASM/IRRIGATION SYSTEM ASM/irrigation_system.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714810167231 "|irrigation_system|data_out_MEMB[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out_MEMB\[3\] GND " "Pin \"data_out_MEMB\[3\]\" is stuck at GND" {  } { { "irrigation_system.vhd" "" { Text "C:/Users/fabio/Politecnico di Torino/HELOU MARC - Laboratorio/LAB6/VHDL_ASM/IRRIGATION SYSTEM ASM/irrigation_system.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714810167231 "|irrigation_system|data_out_MEMB[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out_MEMB\[4\] GND " "Pin \"data_out_MEMB\[4\]\" is stuck at GND" {  } { { "irrigation_system.vhd" "" { Text "C:/Users/fabio/Politecnico di Torino/HELOU MARC - Laboratorio/LAB6/VHDL_ASM/IRRIGATION SYSTEM ASM/irrigation_system.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714810167231 "|irrigation_system|data_out_MEMB[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out_MEMB\[5\] GND " "Pin \"data_out_MEMB\[5\]\" is stuck at GND" {  } { { "irrigation_system.vhd" "" { Text "C:/Users/fabio/Politecnico di Torino/HELOU MARC - Laboratorio/LAB6/VHDL_ASM/IRRIGATION SYSTEM ASM/irrigation_system.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714810167231 "|irrigation_system|data_out_MEMB[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out_MEMB\[6\] GND " "Pin \"data_out_MEMB\[6\]\" is stuck at GND" {  } { { "irrigation_system.vhd" "" { Text "C:/Users/fabio/Politecnico di Torino/HELOU MARC - Laboratorio/LAB6/VHDL_ASM/IRRIGATION SYSTEM ASM/irrigation_system.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714810167231 "|irrigation_system|data_out_MEMB[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out_MEMB\[7\] GND " "Pin \"data_out_MEMB\[7\]\" is stuck at GND" {  } { { "irrigation_system.vhd" "" { Text "C:/Users/fabio/Politecnico di Torino/HELOU MARC - Laboratorio/LAB6/VHDL_ASM/IRRIGATION SYSTEM ASM/irrigation_system.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714810167231 "|irrigation_system|data_out_MEMB[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1714810167231 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1714810167299 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1714810167630 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1714810167800 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714810167800 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "threshold\[0\] " "No output dependent on input pin \"threshold\[0\]\"" {  } { { "irrigation_system.vhd" "" { Text "C:/Users/fabio/Politecnico di Torino/HELOU MARC - Laboratorio/LAB6/VHDL_ASM/IRRIGATION SYSTEM ASM/irrigation_system.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714810167865 "|irrigation_system|threshold[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "threshold\[1\] " "No output dependent on input pin \"threshold\[1\]\"" {  } { { "irrigation_system.vhd" "" { Text "C:/Users/fabio/Politecnico di Torino/HELOU MARC - Laboratorio/LAB6/VHDL_ASM/IRRIGATION SYSTEM ASM/irrigation_system.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714810167865 "|irrigation_system|threshold[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "threshold\[2\] " "No output dependent on input pin \"threshold\[2\]\"" {  } { { "irrigation_system.vhd" "" { Text "C:/Users/fabio/Politecnico di Torino/HELOU MARC - Laboratorio/LAB6/VHDL_ASM/IRRIGATION SYSTEM ASM/irrigation_system.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714810167865 "|irrigation_system|threshold[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "threshold\[3\] " "No output dependent on input pin \"threshold\[3\]\"" {  } { { "irrigation_system.vhd" "" { Text "C:/Users/fabio/Politecnico di Torino/HELOU MARC - Laboratorio/LAB6/VHDL_ASM/IRRIGATION SYSTEM ASM/irrigation_system.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714810167865 "|irrigation_system|threshold[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "threshold\[4\] " "No output dependent on input pin \"threshold\[4\]\"" {  } { { "irrigation_system.vhd" "" { Text "C:/Users/fabio/Politecnico di Torino/HELOU MARC - Laboratorio/LAB6/VHDL_ASM/IRRIGATION SYSTEM ASM/irrigation_system.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714810167865 "|irrigation_system|threshold[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "threshold\[5\] " "No output dependent on input pin \"threshold\[5\]\"" {  } { { "irrigation_system.vhd" "" { Text "C:/Users/fabio/Politecnico di Torino/HELOU MARC - Laboratorio/LAB6/VHDL_ASM/IRRIGATION SYSTEM ASM/irrigation_system.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714810167865 "|irrigation_system|threshold[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "threshold\[6\] " "No output dependent on input pin \"threshold\[6\]\"" {  } { { "irrigation_system.vhd" "" { Text "C:/Users/fabio/Politecnico di Torino/HELOU MARC - Laboratorio/LAB6/VHDL_ASM/IRRIGATION SYSTEM ASM/irrigation_system.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714810167865 "|irrigation_system|threshold[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "threshold\[7\] " "No output dependent on input pin \"threshold\[7\]\"" {  } { { "irrigation_system.vhd" "" { Text "C:/Users/fabio/Politecnico di Torino/HELOU MARC - Laboratorio/LAB6/VHDL_ASM/IRRIGATION SYSTEM ASM/irrigation_system.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714810167865 "|irrigation_system|threshold[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "threshold\[8\] " "No output dependent on input pin \"threshold\[8\]\"" {  } { { "irrigation_system.vhd" "" { Text "C:/Users/fabio/Politecnico di Torino/HELOU MARC - Laboratorio/LAB6/VHDL_ASM/IRRIGATION SYSTEM ASM/irrigation_system.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714810167865 "|irrigation_system|threshold[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "threshold\[9\] " "No output dependent on input pin \"threshold\[9\]\"" {  } { { "irrigation_system.vhd" "" { Text "C:/Users/fabio/Politecnico di Torino/HELOU MARC - Laboratorio/LAB6/VHDL_ASM/IRRIGATION SYSTEM ASM/irrigation_system.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714810167865 "|irrigation_system|threshold[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "threshold\[10\] " "No output dependent on input pin \"threshold\[10\]\"" {  } { { "irrigation_system.vhd" "" { Text "C:/Users/fabio/Politecnico di Torino/HELOU MARC - Laboratorio/LAB6/VHDL_ASM/IRRIGATION SYSTEM ASM/irrigation_system.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714810167865 "|irrigation_system|threshold[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "threshold\[11\] " "No output dependent on input pin \"threshold\[11\]\"" {  } { { "irrigation_system.vhd" "" { Text "C:/Users/fabio/Politecnico di Torino/HELOU MARC - Laboratorio/LAB6/VHDL_ASM/IRRIGATION SYSTEM ASM/irrigation_system.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714810167865 "|irrigation_system|threshold[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "threshold\[12\] " "No output dependent on input pin \"threshold\[12\]\"" {  } { { "irrigation_system.vhd" "" { Text "C:/Users/fabio/Politecnico di Torino/HELOU MARC - Laboratorio/LAB6/VHDL_ASM/IRRIGATION SYSTEM ASM/irrigation_system.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714810167865 "|irrigation_system|threshold[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "threshold\[13\] " "No output dependent on input pin \"threshold\[13\]\"" {  } { { "irrigation_system.vhd" "" { Text "C:/Users/fabio/Politecnico di Torino/HELOU MARC - Laboratorio/LAB6/VHDL_ASM/IRRIGATION SYSTEM ASM/irrigation_system.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714810167865 "|irrigation_system|threshold[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "threshold\[14\] " "No output dependent on input pin \"threshold\[14\]\"" {  } { { "irrigation_system.vhd" "" { Text "C:/Users/fabio/Politecnico di Torino/HELOU MARC - Laboratorio/LAB6/VHDL_ASM/IRRIGATION SYSTEM ASM/irrigation_system.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714810167865 "|irrigation_system|threshold[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "threshold\[15\] " "No output dependent on input pin \"threshold\[15\]\"" {  } { { "irrigation_system.vhd" "" { Text "C:/Users/fabio/Politecnico di Torino/HELOU MARC - Laboratorio/LAB6/VHDL_ASM/IRRIGATION SYSTEM ASM/irrigation_system.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714810167865 "|irrigation_system|threshold[15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1714810167865 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "208 " "Implemented 208 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "27 " "Implemented 27 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1714810167868 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1714810167868 ""} { "Info" "ICUT_CUT_TM_LCELLS" "163 " "Implemented 163 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1714810167868 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1714810167868 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1714810167868 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4903 " "Peak virtual memory: 4903 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714810167900 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May  4 10:09:27 2024 " "Processing ended: Sat May  4 10:09:27 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714810167900 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714810167900 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714810167900 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1714810167900 ""}
