--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : -0.192 ns
Required Time  : 1.000 ns
Actual Time    : 1.192 ns
From           : DRAM_DQ[1]
To             : DE2_D5M:inst|Sdram_Control_4Port:u7|mDATAOUT[1]
From Clock     : --
To Clock       : CLOCK_50
Failed Paths   : 15

Type           : Worst-case tco
Slack          : -5.782 ns
Required Time  : 1.000 ns
Actual Time    : 6.782 ns
From           : DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]
To             : DRAM_DQ[7]
From Clock     : CLOCK_50
To Clock       : --
Failed Paths   : 64

Type           : Worst-case tpd
Slack          : N/A
Required Time  : None
Actual Time    : 10.263 ns
From           : SW[0]
To             : VGA_R[7]
From Clock     : --
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : 0.337 ns
From           : SW[0]
To             : DE2_D5M:inst|I2C_CCD_Config:u8|senosr_exposure[6]
From Clock     : --
To Clock       : CLOCK_50
Failed Paths   : 0

Type           : Clock Setup: 'CLOCK_50'
Slack          : -5.878 ns
Required Time  : 50.00 MHz ( period = 20.000 ns )
Actual Time    : 31.49 MHz ( period = 31.756 ns )
From           : DE2_D5M:inst|VGA_Controller:u1|oVGA_G[1]
To             : SAVE_IMAGE:inst2|save_gray_out[0]
From Clock     : CLOCK_50
To Clock       : CLOCK_50
Failed Paths   : 79

Type           : Clock Setup: 'DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0'
Slack          : -2.101 ns
Required Time  : 125.00 MHz ( period = 8.000 ns )
Actual Time    : N/A
From           : DE2_D5M:inst|Reset_Delay:u2|oRST_0
To             : DE2_D5M:inst|Sdram_Control_4Port:u7|mADDR[18]
From Clock     : CLOCK_50
To Clock       : DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0
Failed Paths   : 81

Type           : Clock Setup: 'GPIO_1[0]'
Slack          : N/A
Required Time  : None
Actual Time    : 105.11 MHz ( period = 9.514 ns )
From           : DE2_D5M:inst|RAW2RGB:u4|mDVAL
To             : DE2_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]
From Clock     : GPIO_1[0]
To Clock       : GPIO_1[0]
Failed Paths   : 0

Type           : Clock Hold: 'CLOCK_50'
Slack          : -2.159 ns
Required Time  : 50.00 MHz ( period = 20.000 ns )
Actual Time    : N/A
From           : DE2_D5M:inst|I2C_CCD_Config:u8|senosr_exposure[14]
To             : DE2_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[14]
From Clock     : CLOCK_50
To Clock       : CLOCK_50
Failed Paths   : 235

Type           : Clock Hold: 'DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0'
Slack          : 0.391 ns
Required Time  : 125.00 MHz ( period = 8.000 ns )
Actual Time    : N/A
From           : DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_rw
To             : DE2_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_rw
From Clock     : DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0
To Clock       : DE2_D5M:inst|sdram_pll:u6|altpll:altpll_component|_clk0
Failed Paths   : 0

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 474

--------------------------------------------------------------------------------------

