// Seed: 4277974777
module module_0 (
    output tri0 id_0,
    input supply1 id_1,
    input wor id_2,
    output wor id_3,
    output supply0 id_4,
    output tri id_5,
    input supply0 id_6,
    output supply0 id_7,
    input uwire id_8,
    input tri1 id_9,
    input tri id_10,
    input supply1 id_11,
    input tri0 id_12,
    input wor id_13
);
  supply0 id_15 = 1'b0 / 1;
  assign module_1.type_13 = 0;
endmodule
module module_1 (
    input wor id_0,
    output wire id_1,
    output uwire id_2,
    output supply1 id_3,
    output wor id_4,
    input tri1 id_5,
    output tri1 id_6,
    input supply0 id_7,
    output supply0 id_8,
    input tri0 id_9,
    input tri0 id_10,
    input wire id_11
);
  assign id_1 = id_5;
  module_0 modCall_1 (
      id_8,
      id_10,
      id_9,
      id_8,
      id_6,
      id_4,
      id_5,
      id_3,
      id_11,
      id_0,
      id_0,
      id_10,
      id_5,
      id_7
  );
endmodule
