

================================================================
== Vivado HLS Report for 'calcOF'
================================================================
* Date:           Sat Sep  1 00:00:01 2018

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        abmofParseEvents
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z007sclg225-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.53|        0.10|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  3244|  3244|  3244|  3244|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+------+------+----------+-----------+-----------+------+----------+
        |                         |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+------+------+----------+-----------+-----------+------+----------+
        |- readRefBlockLoop1      |  3243|  3243|       141|          -|          -|    23|    no    |
        | + readBlockInnerLoop1   |   138|   138|         6|          -|          -|    23|    no    |
        |  ++ parseEvents_label3  |     4|     4|         1|          -|          -|     4|    no    |
        +-------------------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
3 --> 
	4  / true
4 --> 
	5  / (!exitcond2)
	2  / (exitcond2)
5 --> 
	5  / (!exitcond)
	4  / (exitcond)

* FSM state operations: 

 <State 1> : 1.77ns
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_Val2_s = alloca i4"
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_Val2_1 = alloca i4"
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%y_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %y) nounwind"
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%x_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %x) nounwind"
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp = trunc i16 %y_read to i15"
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_s = call i17 @_ssdm_op_BitConcatenate.i17.i15.i2(i15 %tmp, i2 0)" [abmofParseEvents/src/abmof_hw_accel.cpp:110]
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%glPLTminus1SliceIdx_1 = load i2* @glPLTminus1SliceIdx_s, align 1" [abmofParseEvents/src/abmof_hw_accel.cpp:102]
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_19 = call i10 @_ssdm_op_BitConcatenate.i10.i2.i8(i2 %glPLTminus1SliceIdx_1, i8 0)" [abmofParseEvents/src/abmof_hw_accel.cpp:102]
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_shl2_cast = zext i10 %tmp_19 to i11" [abmofParseEvents/src/abmof_hw_accel.cpp:102]
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_20 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %glPLTminus1SliceIdx_1, i4 0)" [abmofParseEvents/src/abmof_hw_accel.cpp:102]
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_shl3_cast = zext i6 %tmp_20 to i11" [abmofParseEvents/src/abmof_hw_accel.cpp:102]
ST_1 : Operation 17 [1/1] (1.73ns)   --->   "%tmp_21 = sub i11 %p_shl2_cast, %p_shl3_cast" [abmofParseEvents/src/abmof_hw_accel.cpp:102]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%glPLTminus2SliceIdx_1 = load i2* @glPLTminus2SliceIdx_s, align 1" [abmofParseEvents/src/abmof_hw_accel.cpp:103]
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_23 = call i10 @_ssdm_op_BitConcatenate.i10.i2.i8(i2 %glPLTminus2SliceIdx_1, i8 0)" [abmofParseEvents/src/abmof_hw_accel.cpp:103]
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i10 %tmp_23 to i11" [abmofParseEvents/src/abmof_hw_accel.cpp:103]
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_24 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %glPLTminus2SliceIdx_1, i4 0)" [abmofParseEvents/src/abmof_hw_accel.cpp:103]
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i6 %tmp_24 to i11" [abmofParseEvents/src/abmof_hw_accel.cpp:103]
ST_1 : Operation 23 [1/1] (1.73ns)   --->   "%tmp_25 = sub i11 %p_shl_cast, %p_shl1_cast" [abmofParseEvents/src/abmof_hw_accel.cpp:103]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (1.76ns)   --->   "br label %1" [abmofParseEvents/src/abmof_hw_accel.cpp:98]

 <State 2> : 6.53ns
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%k = phi i5 [ 0, %0 ], [ %k_1, %8 ]"
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%phi_mul = phi i10 [ 0, %0 ], [ %next_mul, %8 ]"
ST_2 : Operation 27 [1/1] (1.73ns)   --->   "%next_mul = add i10 %phi_mul, 23"   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (1.36ns)   --->   "%exitcond1 = icmp eq i5 %k, -9" [abmofParseEvents/src/abmof_hw_accel.cpp:98]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 23, i64 23, i64 23)"
ST_2 : Operation 30 [1/1] (1.78ns)   --->   "%k_1 = add i5 %k, 1" [abmofParseEvents/src/abmof_hw_accel.cpp:98]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %9, label %2" [abmofParseEvents/src/abmof_hw_accel.cpp:98]
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_26 = zext i5 %k to i11" [abmofParseEvents/src/abmof_hw_accel.cpp:102]
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_27 = trunc i16 %x_read to i11" [abmofParseEvents/src/abmof_hw_accel.cpp:102]
ST_2 : Operation 34 [1/1] (1.63ns)   --->   "%tmp_28 = add i11 %tmp_27, %tmp_26" [abmofParseEvents/src/abmof_hw_accel.cpp:102]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (1.63ns)   --->   "%tmp_29 = add i11 %tmp_21, %tmp_28" [abmofParseEvents/src/abmof_hw_accel.cpp:102]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_34_cast = sext i11 %tmp_29 to i64" [abmofParseEvents/src/abmof_hw_accel.cpp:102]
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%glPLSlices_V_addr = getelementptr [720 x i720]* @glPLSlices_V, i64 0, i64 %tmp_34_cast" [abmofParseEvents/src/abmof_hw_accel.cpp:102]
ST_2 : Operation 38 [1/1] (1.63ns)   --->   "%tmp_30 = add i11 %tmp_25, %tmp_28" [abmofParseEvents/src/abmof_hw_accel.cpp:103]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_35_cast = sext i11 %tmp_30 to i64" [abmofParseEvents/src/abmof_hw_accel.cpp:103]
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%glPLSlices_V_addr_1 = getelementptr [720 x i720]* @glPLSlices_V, i64 0, i64 %tmp_35_cast" [abmofParseEvents/src/abmof_hw_accel.cpp:103]
ST_2 : Operation 41 [2/2] (3.25ns)   --->   "%tmp1_V = load i720* %glPLSlices_V_addr, align 16" [abmofParseEvents/src/abmof_hw_accel.cpp:102]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 529> <RAM>
ST_2 : Operation 42 [2/2] (3.25ns)   --->   "%tmp2_V = load i720* %glPLSlices_V_addr_1, align 16" [abmofParseEvents/src/abmof_hw_accel.cpp:103]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 529> <RAM>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "ret void" [abmofParseEvents/src/abmof_hw_accel.cpp:134]

 <State 3> : 3.25ns
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str10) nounwind" [abmofParseEvents/src/abmof_hw_accel.cpp:99]
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_18 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @p_str10) nounwind" [abmofParseEvents/src/abmof_hw_accel.cpp:99]
ST_3 : Operation 46 [1/2] (3.25ns)   --->   "%tmp1_V = load i720* %glPLSlices_V_addr, align 16" [abmofParseEvents/src/abmof_hw_accel.cpp:102]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 529> <RAM>
ST_3 : Operation 47 [1/2] (3.25ns)   --->   "%tmp2_V = load i720* %glPLSlices_V_addr_1, align 16" [abmofParseEvents/src/abmof_hw_accel.cpp:103]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 529> <RAM>
ST_3 : Operation 48 [1/1] (1.76ns)   --->   "br label %3" [abmofParseEvents/src/abmof_hw_accel.cpp:105]

 <State 4> : 1.78ns
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%l = phi i5 [ 0, %2 ], [ %l_1, %7 ]"
ST_4 : Operation 50 [1/1] (1.36ns)   --->   "%exitcond2 = icmp eq i5 %l, -9" [abmofParseEvents/src/abmof_hw_accel.cpp:105]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 23, i64 23, i64 23)"
ST_4 : Operation 52 [1/1] (1.78ns)   --->   "%l_1 = add i5 %l, 1" [abmofParseEvents/src/abmof_hw_accel.cpp:105]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %8, label %4" [abmofParseEvents/src/abmof_hw_accel.cpp:105]
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str11) nounwind" [abmofParseEvents/src/abmof_hw_accel.cpp:106]
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_22 = call i32 (...)* @_ssdm_op_SpecRegionBegin([20 x i8]* @p_str11) nounwind" [abmofParseEvents/src/abmof_hw_accel.cpp:106]
ST_4 : Operation 56 [1/1] (1.76ns)   --->   "br label %5" [abmofParseEvents/src/abmof_hw_accel.cpp:108]
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @p_str10, i32 %tmp_18) nounwind" [abmofParseEvents/src/abmof_hw_accel.cpp:116]
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "br label %1" [abmofParseEvents/src/abmof_hw_accel.cpp:98]

 <State 5> : 4.98ns
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%yIndex = phi i3 [ 0, %4 ], [ %yIndex_1, %6 ]"
ST_5 : Operation 60 [1/1] (1.13ns)   --->   "%exitcond = icmp eq i3 %yIndex, -4" [abmofParseEvents/src/abmof_hw_accel.cpp:108]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"
ST_5 : Operation 62 [1/1] (1.65ns)   --->   "%yIndex_1 = add i3 %yIndex, 1" [abmofParseEvents/src/abmof_hw_accel.cpp:108]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %7, label %6" [abmofParseEvents/src/abmof_hw_accel.cpp:108]
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%p_Val2_load_1 = load i4* %p_Val2_s" [abmofParseEvents/src/abmof_hw_accel.cpp:111]
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%p_Val2_1_load_1 = load i4* %p_Val2_1" [abmofParseEvents/src/abmof_hw_accel.cpp:110]
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @p_str12) nounwind" [abmofParseEvents/src/abmof_hw_accel.cpp:109]
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%bvh_d_index = zext i3 %yIndex to i32" [abmofParseEvents/src/abmof_hw_accel.cpp:110]
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%index_assign_cast = zext i3 %yIndex to i17" [abmofParseEvents/src/abmof_hw_accel.cpp:110]
ST_5 : Operation 69 [1/1] (2.10ns)   --->   "%bvh_d_index_1 = add i17 %index_assign_cast, %tmp_s" [abmofParseEvents/src/abmof_hw_accel.cpp:110]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%index_assign_1_cast = zext i17 %bvh_d_index_1 to i32" [abmofParseEvents/src/abmof_hw_accel.cpp:110]
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%p_Repl2_s = call i1 @_ssdm_op_BitSelect.i1.i720.i32(i720 %tmp1_V, i32 %index_assign_1_cast)" [abmofParseEvents/src/abmof_hw_accel.cpp:110]
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%val_assign_cast = zext i1 %p_Repl2_s to i64" [abmofParseEvents/src/abmof_hw_accel.cpp:110]
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%p_Result_s = call i4 @_ssdm_op_BitSet.i4.i4.i32.i64(i4 %p_Val2_1_load_1, i32 %bvh_d_index, i64 %val_assign_cast)" [abmofParseEvents/src/abmof_hw_accel.cpp:110]
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%p_Repl2_1 = call i1 @_ssdm_op_BitSelect.i1.i720.i32(i720 %tmp2_V, i32 %index_assign_1_cast)" [abmofParseEvents/src/abmof_hw_accel.cpp:111]
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%val_assign_1_cast = zext i1 %p_Repl2_1 to i64" [abmofParseEvents/src/abmof_hw_accel.cpp:111]
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%p_Result_1 = call i4 @_ssdm_op_BitSet.i4.i4.i32.i64(i4 %p_Val2_load_1, i32 %bvh_d_index, i64 %val_assign_1_cast)" [abmofParseEvents/src/abmof_hw_accel.cpp:111]
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "store i4 %p_Result_s, i4* %p_Val2_1" [abmofParseEvents/src/abmof_hw_accel.cpp:110]
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "store i4 %p_Result_1, i4* %p_Val2_s" [abmofParseEvents/src/abmof_hw_accel.cpp:111]
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "br label %5" [abmofParseEvents/src/abmof_hw_accel.cpp:108]
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%p_Val2_load = load i4* %p_Val2_s" [abmofParseEvents/src/abmof_hw_accel.cpp:114]
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%p_Val2_1_load = load i4* %p_Val2_1" [abmofParseEvents/src/abmof_hw_accel.cpp:113]
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_23_cast = zext i5 %l to i10" [abmofParseEvents/src/abmof_hw_accel.cpp:113]
ST_5 : Operation 83 [1/1] (1.73ns)   --->   "%tmp_31 = add i10 %phi_mul, %tmp_23_cast" [abmofParseEvents/src/abmof_hw_accel.cpp:113]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_37_cast = zext i10 %tmp_31 to i64" [abmofParseEvents/src/abmof_hw_accel.cpp:113]
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%refBlock_V_addr = getelementptr [529 x i4]* @refBlock_V, i64 0, i64 %tmp_37_cast" [abmofParseEvents/src/abmof_hw_accel.cpp:113]
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%targetBlocks_V_addr = getelementptr [529 x i4]* @targetBlocks_V, i64 0, i64 %tmp_37_cast" [abmofParseEvents/src/abmof_hw_accel.cpp:114]
ST_5 : Operation 87 [1/1] (3.25ns)   --->   "store i4 %p_Val2_1_load, i4* %refBlock_V_addr, align 1" [abmofParseEvents/src/abmof_hw_accel.cpp:113]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 529> <RAM>
ST_5 : Operation 88 [1/1] (3.25ns)   --->   "store i4 %p_Val2_load, i4* %targetBlocks_V_addr, align 1" [abmofParseEvents/src/abmof_hw_accel.cpp:114]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 529> <RAM>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([20 x i8]* @p_str11, i32 %tmp_22) nounwind" [abmofParseEvents/src/abmof_hw_accel.cpp:115]
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "br label %3" [abmofParseEvents/src/abmof_hw_accel.cpp:105]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 0.1ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('k') with incoming values : ('k', abmofParseEvents/src/abmof_hw_accel.cpp:98) [28]  (1.77 ns)

 <State 2>: 6.53ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', abmofParseEvents/src/abmof_hw_accel.cpp:98) [28]  (0 ns)
	'add' operation ('tmp_28', abmofParseEvents/src/abmof_hw_accel.cpp:102) [40]  (1.64 ns)
	'add' operation ('tmp_29', abmofParseEvents/src/abmof_hw_accel.cpp:102) [41]  (1.64 ns)
	'getelementptr' operation ('glPLSlices_V_addr', abmofParseEvents/src/abmof_hw_accel.cpp:102) [43]  (0 ns)
	'load' operation ('tmp1.V', abmofParseEvents/src/abmof_hw_accel.cpp:102) on array 'glPLSlices_V' [47]  (3.25 ns)

 <State 3>: 3.25ns
The critical path consists of the following:
	'load' operation ('tmp1.V', abmofParseEvents/src/abmof_hw_accel.cpp:102) on array 'glPLSlices_V' [47]  (3.25 ns)

 <State 4>: 1.78ns
The critical path consists of the following:
	'phi' operation ('l') with incoming values : ('l', abmofParseEvents/src/abmof_hw_accel.cpp:105) [51]  (0 ns)
	'add' operation ('l', abmofParseEvents/src/abmof_hw_accel.cpp:105) [54]  (1.78 ns)

 <State 5>: 4.98ns
The critical path consists of the following:
	'add' operation ('tmp_31', abmofParseEvents/src/abmof_hw_accel.cpp:113) [87]  (1.73 ns)
	'getelementptr' operation ('targetBlocks_V_addr', abmofParseEvents/src/abmof_hw_accel.cpp:114) [90]  (0 ns)
	'store' operation (abmofParseEvents/src/abmof_hw_accel.cpp:114) of variable 'p_Val2_load', abmofParseEvents/src/abmof_hw_accel.cpp:114 on array 'targetBlocks_V' [92]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
