global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::add_cg __coverage_riscv_instr_cover_group.add_cg unused_riscv_instr_cover_group_add_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 1 1
 86 /home/saurabh/projects/rig/work/pvips_riscv-dv/riscv-dv/src/riscv_instr_cover_group.sv
 337 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

7
0
1
0
 6 cp_rs1 337 0 0 0 0 0 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_add_cg_fn 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_add_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_rs2 337 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_add_cg_fn_0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_add_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_rd 337 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_add_cg_fn_1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_add_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs1_sign 337 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_add_cg_fn_2 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_add_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs2_sign 337 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_add_cg_fn_3 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_add_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_rd_sign 337 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_add_cg_fn_4 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_add_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 337 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_add_cg_fn_5 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_add_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_sign_cross 0 338 0 0 0 0 3 3 4 5 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::sub_cg __coverage_riscv_instr_cover_group.sub_cg unused_riscv_instr_cover_group_sub_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 341 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

7
0
1
0
 6 cp_rs1 341 0 0 0 0 0 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sub_cg_fn 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sub_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_rs2 341 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sub_cg_fn_0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sub_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_rd 341 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sub_cg_fn_1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sub_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs1_sign 341 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sub_cg_fn_2 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sub_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs2_sign 341 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sub_cg_fn_3 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sub_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_rd_sign 341 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sub_cg_fn_4 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sub_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 341 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sub_cg_fn_5 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sub_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_sign_cross 0 342 0 0 0 0 3 3 4 5 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::addi_cg __coverage_riscv_instr_cover_group.addi_cg unused_riscv_instr_cover_group_addi_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 345 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

6
0
1
0
 6 cp_rs1 346 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_addi_cg_fn 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_addi_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_rd 347 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_addi_cg_fn_0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_addi_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 2 0 0 1 1 8 non_zero 348 0 0 2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_addi_cg_fn_1 0 0 0 0 0 0 0

 11 cp_rs1_sign 350 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_addi_cg_fn_2 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_addi_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_rd_sign 351 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_addi_cg_fn_3 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_addi_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_imm_sign 352 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_addi_cg_fn_4 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_addi_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 353 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_addi_cg_fn_5 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_addi_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_sign_cross 0 354 0 0 0 0 3 2 4 3 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::lui_cg __coverage_riscv_instr_cover_group.lui_cg unused_riscv_instr_cover_group_lui_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 357 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

3
0
0
0
 5 cp_rd 357 0 0 0 0 0 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lui_cg_fn 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lui_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_rd_sign 357 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lui_cg_fn_0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lui_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 357 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lui_cg_fn_1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lui_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::auipc_cg __coverage_riscv_instr_cover_group.auipc_cg unused_riscv_instr_cover_group_auipc_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 360 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

3
0
0
0
 5 cp_rd 360 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_auipc_cg_fn 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_auipc_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_rd_sign 360 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_auipc_cg_fn_0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_auipc_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 360 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_auipc_cg_fn_1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_auipc_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::sra_cg __coverage_riscv_instr_cover_group.sra_cg unused_riscv_instr_cover_group_sra_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 364 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

7
0
1
0
 6 cp_rs1 364 0 0 0 0 0 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sra_cg_fn 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sra_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_rs2 364 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sra_cg_fn_0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sra_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_rd 364 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sra_cg_fn_1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sra_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs1_sign 364 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sra_cg_fn_2 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sra_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs2_sign 364 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sra_cg_fn_3 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sra_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_rd_sign 364 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sra_cg_fn_4 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sra_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 364 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sra_cg_fn_5 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sra_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_sign_cross 0 365 0 0 0 0 2 3 4 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::sll_cg __coverage_riscv_instr_cover_group.sll_cg unused_riscv_instr_cover_group_sll_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 368 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

7
0
1
0
 6 cp_rs1 368 0 0 0 0 0 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sll_cg_fn 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sll_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_rs2 368 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sll_cg_fn_0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sll_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_rd 368 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sll_cg_fn_1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sll_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs1_sign 368 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sll_cg_fn_2 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sll_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs2_sign 368 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sll_cg_fn_3 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sll_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_rd_sign 368 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sll_cg_fn_4 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sll_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 368 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sll_cg_fn_5 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sll_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_sign_cross 0 369 0 0 0 0 2 3 4 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::srl_cg __coverage_riscv_instr_cover_group.srl_cg unused_riscv_instr_cover_group_srl_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 372 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

7
0
1
0
 6 cp_rs1 372 0 0 0 0 0 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srl_cg_fn 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srl_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_rs2 372 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srl_cg_fn_0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srl_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_rd 372 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srl_cg_fn_1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srl_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs1_sign 372 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srl_cg_fn_2 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srl_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs2_sign 372 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srl_cg_fn_3 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srl_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_rd_sign 372 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srl_cg_fn_4 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srl_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 372 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srl_cg_fn_5 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srl_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_sign_cross 0 373 0 0 0 0 2 3 4 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::srai_cg __coverage_riscv_instr_cover_group.srai_cg unused_riscv_instr_cover_group_srai_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 376 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

5
0
0
0
 6 cp_rs1 377 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srai_cg_fn 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srai_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_rd 378 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srai_cg_fn_0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srai_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs1_sign 379 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srai_cg_fn_1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srai_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_rd_sign 380 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srai_cg_fn_2 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srai_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 381 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srai_cg_fn_3 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srai_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::slli_cg __coverage_riscv_instr_cover_group.slli_cg unused_riscv_instr_cover_group_slli_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 384 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

5
0
0
0
 6 cp_rs1 385 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slli_cg_fn 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slli_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_rd 386 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slli_cg_fn_0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slli_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs1_sign 387 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slli_cg_fn_1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slli_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_rd_sign 388 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slli_cg_fn_2 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slli_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 389 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slli_cg_fn_3 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slli_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::srli_cg __coverage_riscv_instr_cover_group.srli_cg unused_riscv_instr_cover_group_srli_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 392 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

5
0
0
0
 6 cp_rs1 393 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srli_cg_fn 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srli_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_rd 394 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srli_cg_fn_0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srli_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs1_sign 395 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srli_cg_fn_1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srli_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_rd_sign 396 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srli_cg_fn_2 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srli_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 397 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srli_cg_fn_3 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srli_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::xor_cg __coverage_riscv_instr_cover_group.xor_cg unused_riscv_instr_cover_group_xor_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 401 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

8
0
1
0
 6 cp_rs1 401 0 0 0 0 0 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_xor_cg_fn 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_xor_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_rs2 401 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_xor_cg_fn_0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_xor_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_rd 401 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_xor_cg_fn_1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_xor_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs1_sign 401 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_xor_cg_fn_2 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_xor_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs2_sign 401 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_xor_cg_fn_3 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_xor_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_rd_sign 401 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_xor_cg_fn_4 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_xor_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 401 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_xor_cg_fn_5 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_xor_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_logical 402 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_xor_cg_fn_6 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_xor_cg_fn_6 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 37 riscv_instr_pkg::logical_similarity_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_sign_cross 0 403 0 0 0 0 2 3 4 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::or_cg __coverage_riscv_instr_cover_group.or_cg unused_riscv_instr_cover_group_or_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 406 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

8
0
1
0
 6 cp_rs1 406 0 0 0 0 0 73 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_or_cg_fn 73 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_or_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_rs2 406 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_or_cg_fn_0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_or_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_rd 406 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_or_cg_fn_1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_or_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs1_sign 406 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_or_cg_fn_2 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_or_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs2_sign 406 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_or_cg_fn_3 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_or_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_rd_sign 406 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_or_cg_fn_4 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_or_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 406 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_or_cg_fn_5 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_or_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_logical 407 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_or_cg_fn_6 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_or_cg_fn_6 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 37 riscv_instr_pkg::logical_similarity_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_sign_cross 0 408 0 0 0 0 2 3 4 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::and_cg __coverage_riscv_instr_cover_group.and_cg unused_riscv_instr_cover_group_and_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 411 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

8
0
1
0
 6 cp_rs1 411 0 0 0 0 0 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_and_cg_fn 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_and_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_rs2 411 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_and_cg_fn_0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_and_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_rd 411 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_and_cg_fn_1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_and_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs1_sign 411 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_and_cg_fn_2 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_and_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs2_sign 411 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_and_cg_fn_3 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_and_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_rd_sign 411 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_and_cg_fn_4 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_and_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 411 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_and_cg_fn_5 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_and_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_logical 412 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_and_cg_fn_6 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_and_cg_fn_6 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 37 riscv_instr_pkg::logical_similarity_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_sign_cross 0 413 0 0 0 0 2 3 4 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::xori_cg __coverage_riscv_instr_cover_group.xori_cg unused_riscv_instr_cover_group_xori_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 416 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

7
0
1
0
 6 cp_rs1 416 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_xori_cg_fn 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_xori_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_rd 416 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_xori_cg_fn_0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_xori_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs1_sign 416 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_xori_cg_fn_1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_xori_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_rd_sign 416 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_xori_cg_fn_2 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_xori_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_imm_sign 416 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_xori_cg_fn_3 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_xori_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 416 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_xori_cg_fn_4 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_xori_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_logical 417 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_xori_cg_fn_5 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_xori_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 37 riscv_instr_pkg::logical_similarity_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_sign_cross 0 418 0 0 0 0 2 2 4 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::ori_cg __coverage_riscv_instr_cover_group.ori_cg unused_riscv_instr_cover_group_ori_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 421 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

7
0
1
0
 6 cp_rs1 421 0 0 0 0 0 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_ori_cg_fn 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_ori_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_rd 421 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_ori_cg_fn_0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_ori_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs1_sign 421 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_ori_cg_fn_1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_ori_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_rd_sign 421 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_ori_cg_fn_2 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_ori_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_imm_sign 421 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_ori_cg_fn_3 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_ori_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 421 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_ori_cg_fn_4 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_ori_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_logical 422 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_ori_cg_fn_5 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_ori_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 37 riscv_instr_pkg::logical_similarity_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_sign_cross 0 423 0 0 0 0 2 2 4 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::andi_cg __coverage_riscv_instr_cover_group.andi_cg unused_riscv_instr_cover_group_andi_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 426 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

7
0
1
0
 6 cp_rs1 426 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_andi_cg_fn 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_andi_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_rd 426 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_andi_cg_fn_0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_andi_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs1_sign 426 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_andi_cg_fn_1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_andi_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_rd_sign 426 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_andi_cg_fn_2 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_andi_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_imm_sign 426 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_andi_cg_fn_3 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_andi_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 426 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_andi_cg_fn_4 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_andi_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_logical 427 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_andi_cg_fn_5 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_andi_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 37 riscv_instr_pkg::logical_similarity_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_sign_cross 0 428 0 0 0 0 2 2 4 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::slt_cg __coverage_riscv_instr_cover_group.slt_cg unused_riscv_instr_cover_group_slt_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 432 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

7
0
1
0
 6 cp_rs1 432 0 0 0 0 0 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slt_cg_fn 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slt_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_rd 432 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slt_cg_fn_0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slt_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs1_sign 432 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slt_cg_fn_1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slt_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 9 cp_result 432 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slt_cg_fn_2 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slt_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 432 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slt_cg_fn_3 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slt_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_rs2 433 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slt_cg_fn_4 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slt_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs2_sign 434 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slt_cg_fn_5 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slt_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_sign_cross 0 435 0 0 0 0 2 2 6 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::sltu_cg __coverage_riscv_instr_cover_group.sltu_cg unused_riscv_instr_cover_group_sltu_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 438 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

7
0
1
0
 6 cp_rs1 438 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sltu_cg_fn 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sltu_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_rd 438 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sltu_cg_fn_0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sltu_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs1_sign 438 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sltu_cg_fn_1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sltu_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 9 cp_result 438 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sltu_cg_fn_2 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sltu_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 438 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sltu_cg_fn_3 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sltu_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_rs2 439 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sltu_cg_fn_4 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sltu_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs2_sign 440 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sltu_cg_fn_5 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sltu_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_sign_cross 0 441 0 0 0 0 2 2 6 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::slti_cg __coverage_riscv_instr_cover_group.slti_cg unused_riscv_instr_cover_group_slti_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 444 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

6
0
1
0
 6 cp_rs1 444 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slti_cg_fn 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slti_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_rd 444 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slti_cg_fn_0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slti_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs1_sign 444 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slti_cg_fn_1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slti_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 9 cp_result 444 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slti_cg_fn_2 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slti_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 444 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slti_cg_fn_3 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slti_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_imm_sign 445 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slti_cg_fn_4 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slti_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_sign_cross 0 446 0 0 0 0 2 2 5 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::sltiu_cg __coverage_riscv_instr_cover_group.sltiu_cg unused_riscv_instr_cover_group_sltiu_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 449 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

6
0
1
0
 6 cp_rs1 449 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sltiu_cg_fn 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sltiu_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_rd 449 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sltiu_cg_fn_0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sltiu_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs1_sign 449 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sltiu_cg_fn_1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sltiu_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 9 cp_result 449 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sltiu_cg_fn_2 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sltiu_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 449 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sltiu_cg_fn_3 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sltiu_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_imm_sign 450 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sltiu_cg_fn_4 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sltiu_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_sign_cross 0 451 0 0 0 0 2 2 5 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::beq_cg __coverage_riscv_instr_cover_group.beq_cg unused_riscv_instr_cover_group_beq_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 455 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

7
0
1
0
 6 cp_rs1 455 0 0 0 0 0 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_beq_cg_fn 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_beq_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_rs2 455 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_beq_cg_fn_0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_beq_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs1_sign 455 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_beq_cg_fn_1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_beq_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs2_sign 455 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_beq_cg_fn_2 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_beq_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_imm_sign 455 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_beq_cg_fn_3 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_beq_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_branch_hit 455 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_beq_cg_fn_4 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_beq_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 455 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_beq_cg_fn_5 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_beq_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 12 valid_hazard 455 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 2 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_beq_cg_fn_6 0 0 0 0 0 0 0
 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_beq_cg_fn_7 0 0 0 0 0 0 0

 13 cp_sign_cross 0 455 0 0 0 0 2 2 3 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::bne_cg __coverage_riscv_instr_cover_group.bne_cg unused_riscv_instr_cover_group_bne_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 458 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

7
0
1
0
 6 cp_rs1 458 0 0 0 0 0 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bne_cg_fn 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bne_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_rs2 458 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bne_cg_fn_0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bne_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs1_sign 458 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bne_cg_fn_1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bne_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs2_sign 458 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bne_cg_fn_2 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bne_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_imm_sign 458 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bne_cg_fn_3 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bne_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_branch_hit 458 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bne_cg_fn_4 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bne_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 458 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bne_cg_fn_5 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bne_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 12 valid_hazard 458 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 2 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bne_cg_fn_6 0 0 0 0 0 0 0
 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bne_cg_fn_7 0 0 0 0 0 0 0

 13 cp_sign_cross 0 458 0 0 0 0 2 2 3 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::blt_cg __coverage_riscv_instr_cover_group.blt_cg unused_riscv_instr_cover_group_blt_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 461 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

7
0
1
0
 6 cp_rs1 461 0 0 0 0 0 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_blt_cg_fn 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_blt_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_rs2 461 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_blt_cg_fn_0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_blt_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs1_sign 461 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_blt_cg_fn_1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_blt_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs2_sign 461 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_blt_cg_fn_2 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_blt_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_imm_sign 461 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_blt_cg_fn_3 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_blt_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_branch_hit 461 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_blt_cg_fn_4 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_blt_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 461 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_blt_cg_fn_5 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_blt_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 12 valid_hazard 461 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 2 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_blt_cg_fn_6 0 0 0 0 0 0 0
 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_blt_cg_fn_7 0 0 0 0 0 0 0

 13 cp_sign_cross 0 461 0 0 0 0 2 2 3 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::bge_cg __coverage_riscv_instr_cover_group.bge_cg unused_riscv_instr_cover_group_bge_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 464 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

7
0
1
0
 6 cp_rs1 464 0 0 0 0 0 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bge_cg_fn 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bge_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_rs2 464 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bge_cg_fn_0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bge_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs1_sign 464 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bge_cg_fn_1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bge_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs2_sign 464 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bge_cg_fn_2 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bge_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_imm_sign 464 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bge_cg_fn_3 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bge_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_branch_hit 464 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bge_cg_fn_4 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bge_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 464 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bge_cg_fn_5 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bge_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 12 valid_hazard 464 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 2 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bge_cg_fn_6 0 0 0 0 0 0 0
 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bge_cg_fn_7 0 0 0 0 0 0 0

 13 cp_sign_cross 0 464 0 0 0 0 2 2 3 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::bltu_cg __coverage_riscv_instr_cover_group.bltu_cg unused_riscv_instr_cover_group_bltu_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 467 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

7
0
1
0
 6 cp_rs1 467 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bltu_cg_fn 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bltu_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_rs2 467 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bltu_cg_fn_0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bltu_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs1_sign 467 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bltu_cg_fn_1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bltu_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs2_sign 467 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bltu_cg_fn_2 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bltu_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_imm_sign 467 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bltu_cg_fn_3 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bltu_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_branch_hit 467 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bltu_cg_fn_4 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bltu_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 467 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bltu_cg_fn_5 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bltu_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 12 valid_hazard 467 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 2 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bltu_cg_fn_6 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bltu_cg_fn_7 0 0 0 0 0 0 0

 13 cp_sign_cross 0 467 0 0 0 0 2 2 3 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::bgeu_cg __coverage_riscv_instr_cover_group.bgeu_cg unused_riscv_instr_cover_group_bgeu_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 470 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

7
0
1
0
 6 cp_rs1 470 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bgeu_cg_fn 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bgeu_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_rs2 470 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bgeu_cg_fn_0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bgeu_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs1_sign 470 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bgeu_cg_fn_1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bgeu_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs2_sign 470 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bgeu_cg_fn_2 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bgeu_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_imm_sign 470 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bgeu_cg_fn_3 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bgeu_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_branch_hit 470 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bgeu_cg_fn_4 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bgeu_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 470 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bgeu_cg_fn_5 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bgeu_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 12 valid_hazard 470 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 2 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bgeu_cg_fn_6 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bgeu_cg_fn_7 0 0 0 0 0 0 0

 13 cp_sign_cross 0 470 0 0 0 0 2 2 3 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::lb_cg __coverage_riscv_instr_cover_group.lb_cg unused_riscv_instr_cover_group_lb_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 474 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

7
0
0
0
 6 cp_rs1 474 0 0 0 0 0 73 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lb_cg_fn 73 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lb_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 2 0 0 1 1 4 zero 474 0 0 2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lb_cg_fn_0 0 0 0 0 0 0 0

 5 cp_rd 474 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lb_cg_fn_1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lb_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_imm_sign 474 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lb_cg_fn_2 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lb_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 474 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lb_cg_fn_3 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lb_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_lsu_hazard 474 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lb_cg_fn_4 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lb_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 12 valid_hazard 474 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 2 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lb_cg_fn_5 0 0 0 0 0 0 0
 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lb_cg_fn_6 0 0 0 0 0 0 0

 12 cp_ld_sr_seq 474 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lb_cg_fn_7 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lb_cg_fn_7 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 3 1 28 riscv_instr_pkg::ld_sr_seq_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 9 valid_seq 474 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 3 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lb_cg_fn_8 0 0 0 0 0 0 0
 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lb_cg_fn_9 0 0 0 0 0 0 0
 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lb_cg_fn_a 0 0 0 0 0 0 0

 14 cp_ld_sr_3_seq 474 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lb_cg_fn_b 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lb_cg_fn_b 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 4 1 30 riscv_instr_pkg::ld_sr_3_seq_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 9 valid_seq 474 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 5 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lb_cg_fn_c 0 0 0 0 0 0 0
 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lb_cg_fn_d 0 0 0 0 0 0 0
 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lb_cg_fn_e 0 0 0 0 0 0 0
 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lb_cg_fn_f 0 0 0 0 0 0 0
 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lb_cg_fn_10 0 0 0 0 0 0 0

end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::lh_cg __coverage_riscv_instr_cover_group.lh_cg unused_riscv_instr_cover_group_lh_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 477 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

8
0
0
0
 6 cp_rs1 477 0 0 0 0 0 73 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lh_cg_fn 73 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lh_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 2 0 0 1 1 4 zero 477 0 0 2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lh_cg_fn_0 0 0 0 0 0 0 0

 5 cp_rd 477 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lh_cg_fn_1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lh_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_imm_sign 477 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lh_cg_fn_2 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lh_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 477 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lh_cg_fn_3 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lh_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_lsu_hazard 477 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lh_cg_fn_4 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lh_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 12 valid_hazard 477 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 2 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lh_cg_fn_5 0 0 0 0 0 0 0
 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lh_cg_fn_6 0 0 0 0 0 0 0

 12 cp_ld_sr_seq 477 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lh_cg_fn_7 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lh_cg_fn_7 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 3 1 28 riscv_instr_pkg::ld_sr_seq_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 9 valid_seq 477 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 3 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lh_cg_fn_8 0 0 0 0 0 0 0
 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lh_cg_fn_9 0 0 0 0 0 0 0
 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lh_cg_fn_a 0 0 0 0 0 0 0

 14 cp_ld_sr_3_seq 477 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lh_cg_fn_b 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lh_cg_fn_b 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 4 1 30 riscv_instr_pkg::ld_sr_3_seq_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 9 valid_seq 477 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 5 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lh_cg_fn_c 0 0 0 0 0 0 0
 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lh_cg_fn_d 0 0 0 0 0 0 0
 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lh_cg_fn_e 0 0 0 0 0 0 0
 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lh_cg_fn_f 0 0 0 0 0 0 0
 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lh_cg_fn_10 0 0 0 0 0 0 0

 8 cp_align 478 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lh_cg_fn_11 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lh_cg_fn_11 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::lw_cg __coverage_riscv_instr_cover_group.lw_cg unused_riscv_instr_cover_group_lw_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 481 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

8
0
0
0
 6 cp_rs1 481 0 0 0 0 0 73 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lw_cg_fn 73 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lw_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 2 0 0 1 1 4 zero 481 0 0 2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lw_cg_fn_0 0 0 0 0 0 0 0

 5 cp_rd 481 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lw_cg_fn_1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lw_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_imm_sign 481 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lw_cg_fn_2 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lw_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 481 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lw_cg_fn_3 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lw_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_lsu_hazard 481 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lw_cg_fn_4 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lw_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 12 valid_hazard 481 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 2 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lw_cg_fn_5 0 0 0 0 0 0 0
 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lw_cg_fn_6 0 0 0 0 0 0 0

 12 cp_ld_sr_seq 481 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lw_cg_fn_7 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lw_cg_fn_7 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 3 1 28 riscv_instr_pkg::ld_sr_seq_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 9 valid_seq 481 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 3 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lw_cg_fn_8 0 0 0 0 0 0 0
 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lw_cg_fn_9 0 0 0 0 0 0 0
 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lw_cg_fn_a 0 0 0 0 0 0 0

 14 cp_ld_sr_3_seq 481 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lw_cg_fn_b 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lw_cg_fn_b 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 4 1 30 riscv_instr_pkg::ld_sr_3_seq_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 9 valid_seq 481 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 5 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lw_cg_fn_c 0 0 0 0 0 0 0
 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lw_cg_fn_d 0 0 0 0 0 0 0
 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lw_cg_fn_e 0 0 0 0 0 0 0
 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lw_cg_fn_f 0 0 0 0 0 0 0
 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lw_cg_fn_10 0 0 0 0 0 0 0

 8 cp_align 482 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lw_cg_fn_11 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lw_cg_fn_11 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::lbu_cg __coverage_riscv_instr_cover_group.lbu_cg unused_riscv_instr_cover_group_lbu_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 485 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

7
0
0
0
 6 cp_rs1 485 0 0 0 0 0 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lbu_cg_fn 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lbu_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 2 0 0 1 1 4 zero 485 0 0 2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lbu_cg_fn_0 0 0 0 0 0 0 0

 5 cp_rd 485 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lbu_cg_fn_1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lbu_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_imm_sign 485 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lbu_cg_fn_2 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lbu_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 485 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lbu_cg_fn_3 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lbu_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_lsu_hazard 485 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lbu_cg_fn_4 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lbu_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 12 valid_hazard 485 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 2 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lbu_cg_fn_5 0 0 0 0 0 0 0
 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lbu_cg_fn_6 0 0 0 0 0 0 0

 12 cp_ld_sr_seq 485 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lbu_cg_fn_7 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lbu_cg_fn_7 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 3 1 28 riscv_instr_pkg::ld_sr_seq_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 9 valid_seq 485 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 3 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lbu_cg_fn_8 0 0 0 0 0 0 0
 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lbu_cg_fn_9 0 0 0 0 0 0 0
 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lbu_cg_fn_a 0 0 0 0 0 0 0

 14 cp_ld_sr_3_seq 485 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lbu_cg_fn_b 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lbu_cg_fn_b 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 4 1 30 riscv_instr_pkg::ld_sr_3_seq_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 9 valid_seq 485 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 5 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lbu_cg_fn_c 0 0 0 0 0 0 0
 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lbu_cg_fn_d 0 0 0 0 0 0 0
 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lbu_cg_fn_e 0 0 0 0 0 0 0
 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lbu_cg_fn_f 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lbu_cg_fn_10 0 0 0 0 0 0 0

end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::lhu_cg __coverage_riscv_instr_cover_group.lhu_cg unused_riscv_instr_cover_group_lhu_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 488 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

8
0
0
0
 6 cp_rs1 488 0 0 0 0 0 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lhu_cg_fn 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lhu_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 2 0 0 1 1 4 zero 488 0 0 2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lhu_cg_fn_0 0 0 0 0 0 0 0

 5 cp_rd 488 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lhu_cg_fn_1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lhu_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_imm_sign 488 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lhu_cg_fn_2 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lhu_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 488 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lhu_cg_fn_3 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lhu_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_lsu_hazard 488 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lhu_cg_fn_4 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lhu_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 12 valid_hazard 488 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 2 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lhu_cg_fn_5 0 0 0 0 0 0 0
 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lhu_cg_fn_6 0 0 0 0 0 0 0

 12 cp_ld_sr_seq 488 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lhu_cg_fn_7 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lhu_cg_fn_7 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 3 1 28 riscv_instr_pkg::ld_sr_seq_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 9 valid_seq 488 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 3 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lhu_cg_fn_8 0 0 0 0 0 0 0
 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lhu_cg_fn_9 0 0 0 0 0 0 0
 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lhu_cg_fn_a 0 0 0 0 0 0 0

 14 cp_ld_sr_3_seq 488 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lhu_cg_fn_b 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lhu_cg_fn_b 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 4 1 30 riscv_instr_pkg::ld_sr_3_seq_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 9 valid_seq 488 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 5 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lhu_cg_fn_c 0 0 0 0 0 0 0
 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lhu_cg_fn_d 0 0 0 0 0 0 0
 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lhu_cg_fn_e 0 0 0 0 0 0 0
 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lhu_cg_fn_f 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lhu_cg_fn_10 0 0 0 0 0 0 0

 8 cp_align 489 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lhu_cg_fn_11 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lhu_cg_fn_11 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::sb_cg __coverage_riscv_instr_cover_group.sb_cg unused_riscv_instr_cover_group_sb_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 493 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

7
0
0
0
 6 cp_rs1 493 0 0 0 0 0 73 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sb_cg_fn 73 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sb_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 2 0 0 1 1 4 zero 493 0 0 2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sb_cg_fn_0 0 0 0 0 0 0 0

 6 cp_rs2 493 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sb_cg_fn_1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sb_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_imm_sign 493 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sb_cg_fn_2 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sb_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 493 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sb_cg_fn_3 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sb_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 12 valid_hazard 493 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 2 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sb_cg_fn_4 0 0 0 0 0 0 0
 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sb_cg_fn_5 0 0 0 0 0 0 0

 13 cp_lsu_hazard 493 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sb_cg_fn_6 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sb_cg_fn_6 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 12 valid_hazard 493 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 3 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sb_cg_fn_4 0 0 0 0 0 0 0
 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sb_cg_fn_7 0 0 0 0 0 0 0
 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sb_cg_fn_8 0 0 0 0 0 0 0

 12 cp_ld_sr_seq 493 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sb_cg_fn_9 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sb_cg_fn_9 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 3 1 28 riscv_instr_pkg::ld_sr_seq_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 9 valid_seq 493 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 3 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sb_cg_fn_a 0 0 0 0 0 0 0
 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sb_cg_fn_b 0 0 0 0 0 0 0
 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sb_cg_fn_c 0 0 0 0 0 0 0

 14 cp_ld_sr_3_seq 493 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sb_cg_fn_d 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sb_cg_fn_d 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 4 1 30 riscv_instr_pkg::ld_sr_3_seq_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 9 valid_seq 493 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 5 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sb_cg_fn_e 0 0 0 0 0 0 0
 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sb_cg_fn_f 0 0 0 0 0 0 0
 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sb_cg_fn_10 0 0 0 0 0 0 0
 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sb_cg_fn_11 0 0 0 0 0 0 0
 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sb_cg_fn_12 0 0 0 0 0 0 0

end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::sh_cg __coverage_riscv_instr_cover_group.sh_cg unused_riscv_instr_cover_group_sh_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 496 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

8
0
0
0
 6 cp_rs1 496 0 0 0 0 0 73 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sh_cg_fn 73 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sh_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 2 0 0 1 1 4 zero 496 0 0 2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sh_cg_fn_0 0 0 0 0 0 0 0

 6 cp_rs2 496 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sh_cg_fn_1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sh_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_imm_sign 496 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sh_cg_fn_2 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sh_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 496 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sh_cg_fn_3 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sh_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 12 valid_hazard 496 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 2 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sh_cg_fn_4 0 0 0 0 0 0 0
 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sh_cg_fn_5 0 0 0 0 0 0 0

 13 cp_lsu_hazard 496 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sh_cg_fn_6 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sh_cg_fn_6 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 12 valid_hazard 496 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 3 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sh_cg_fn_4 0 0 0 0 0 0 0
 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sh_cg_fn_7 0 0 0 0 0 0 0
 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sh_cg_fn_8 0 0 0 0 0 0 0

 12 cp_ld_sr_seq 496 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sh_cg_fn_9 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sh_cg_fn_9 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 3 1 28 riscv_instr_pkg::ld_sr_seq_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 9 valid_seq 496 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 3 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sh_cg_fn_a 0 0 0 0 0 0 0
 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sh_cg_fn_b 0 0 0 0 0 0 0
 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sh_cg_fn_c 0 0 0 0 0 0 0

 14 cp_ld_sr_3_seq 496 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sh_cg_fn_d 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sh_cg_fn_d 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 4 1 30 riscv_instr_pkg::ld_sr_3_seq_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 9 valid_seq 496 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 5 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sh_cg_fn_e 0 0 0 0 0 0 0
 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sh_cg_fn_f 0 0 0 0 0 0 0
 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sh_cg_fn_10 0 0 0 0 0 0 0
 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sh_cg_fn_11 0 0 0 0 0 0 0
 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sh_cg_fn_12 0 0 0 0 0 0 0

 11 cp_misalign 497 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sh_cg_fn_13 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sh_cg_fn_13 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::sw_cg __coverage_riscv_instr_cover_group.sw_cg unused_riscv_instr_cover_group_sw_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 500 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

8
0
0
0
 6 cp_rs1 500 0 0 0 0 0 73 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sw_cg_fn 73 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sw_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 2 0 0 1 1 4 zero 500 0 0 2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sw_cg_fn_0 0 0 0 0 0 0 0

 6 cp_rs2 500 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sw_cg_fn_1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sw_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_imm_sign 500 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sw_cg_fn_2 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sw_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 500 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sw_cg_fn_3 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sw_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 12 valid_hazard 500 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 2 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sw_cg_fn_4 0 0 0 0 0 0 0
 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sw_cg_fn_5 0 0 0 0 0 0 0

 13 cp_lsu_hazard 500 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sw_cg_fn_6 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sw_cg_fn_6 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 12 valid_hazard 500 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 3 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sw_cg_fn_4 0 0 0 0 0 0 0
 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sw_cg_fn_7 0 0 0 0 0 0 0
 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sw_cg_fn_8 0 0 0 0 0 0 0

 12 cp_ld_sr_seq 500 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sw_cg_fn_9 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sw_cg_fn_9 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 3 1 28 riscv_instr_pkg::ld_sr_seq_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 9 valid_seq 500 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 3 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sw_cg_fn_a 0 0 0 0 0 0 0
 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sw_cg_fn_b 0 0 0 0 0 0 0
 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sw_cg_fn_c 0 0 0 0 0 0 0

 14 cp_ld_sr_3_seq 500 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sw_cg_fn_d 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sw_cg_fn_d 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 4 1 30 riscv_instr_pkg::ld_sr_3_seq_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 9 valid_seq 500 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 5 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sw_cg_fn_e 0 0 0 0 0 0 0
 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sw_cg_fn_f 0 0 0 0 0 0 0
 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sw_cg_fn_10 0 0 0 0 0 0 0
 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sw_cg_fn_11 0 0 0 0 0 0 0
 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sw_cg_fn_12 0 0 0 0 0 0 0

 11 cp_misalign 501 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sw_cg_fn_13 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sw_cg_fn_13 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::jal_cg __coverage_riscv_instr_cover_group.jal_cg unused_riscv_instr_cover_group_jal_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 505 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

6
0
0
0
 11 cp_imm_sign 505 0 0 0 0 0 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_jal_cg_fn 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_jal_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_rd 505 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_jal_cg_fn_0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_jal_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rd_align 505 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_jal_cg_fn_1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_jal_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_b2b_jump 505 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_jal_cg_fn_2 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_jal_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 1 1 27 riscv_instr_pkg::jump_seq_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 9 valid_seq 505 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 2 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_jal_cg_fn_3 0 0 0 0 0 0 0
 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_jal_cg_fn_4 0 0 0 0 0 0 0

 13 cp_b2b_3_jump 505 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_jal_cg_fn_5 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_jal_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 1 1 29 riscv_instr_pkg::jump_3_seq_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 9 valid_seq 505 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 2 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_jal_cg_fn_6 0 0 0 0 0 0 0
 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_jal_cg_fn_7 0 0 0 0 0 0 0

 12 cp_imm_align 506 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_jal_cg_fn_8 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_jal_cg_fn_8 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::jalr_cg __coverage_riscv_instr_cover_group.jalr_cg unused_riscv_instr_cover_group_jalr_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 509 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

9
0
2
0
 11 cp_imm_sign 509 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_jalr_cg_fn 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_jalr_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_rd 509 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_jalr_cg_fn_0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_jalr_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rd_align 509 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_jalr_cg_fn_1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_jalr_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_b2b_jump 509 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_jalr_cg_fn_2 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_jalr_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 1 1 27 riscv_instr_pkg::jump_seq_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 9 valid_seq 509 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 2 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_jalr_cg_fn_3 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_jalr_cg_fn_4 0 0 0 0 0 0 0

 13 cp_b2b_3_jump 509 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_jalr_cg_fn_5 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_jalr_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 1 1 29 riscv_instr_pkg::jump_3_seq_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 9 valid_seq 509 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 2 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_jalr_cg_fn_6 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_jalr_cg_fn_7 0 0 0 0 0 0 0

 11 cp_rs1_link 510 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_jalr_cg_fn_8 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_jalr_cg_fn_8 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 3 1 1 0 0 1 1 2 ra 511 0 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_jalr_cg_fn_9 0 0 0 0 0 0 0
 1 1 0 0 1 1 2 t1 512 0 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_jalr_cg_fn_a 0 0 0 0 0 0 0
 1 1 0 0 1 1 8 non_link 513 0 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 8 0 0 0 0 0 0 0 0

 10 cp_rd_link 515 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_jalr_cg_fn_0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_jalr_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 3 1 1 0 0 1 1 2 ra 516 0 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_jalr_cg_fn_9 0 0 0 0 0 0 0
 1 1 0 0 1 1 2 t1 517 0 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_jalr_cg_fn_a 0 0 0 0 0 0 0
 1 1 0 0 1 1 8 non_link 518 0 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 8 0 0 0 0 0 0 0 0

 12 cp_imm_align 520 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_jalr_cg_fn_b 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_jalr_cg_fn_b 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 2 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 12 cp_rs1_align 521 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_jalr_cg_fn_c 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_jalr_cg_fn_c 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 2 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 8 cp_align 0 522 0 0 0 0 2 7 8 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_ras 0 523 0 0 0 0 2 5 6 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::flw_cg __coverage_riscv_instr_cover_group.flw_cg unused_riscv_instr_cover_group_flw_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 527 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

5
0
0
0
 6 cp_rs1 528 0 0 0 0 0 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_flw_cg_fn 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_flw_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 2 0 0 1 1 4 zero 529 0 0 2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_flw_cg_fn_0 0 0 0 0 0 0 0

 5 cp_fd 531 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_flw_cg_fn_1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_flw_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_fpr_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_imm_sign 532 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_flw_cg_fn_2 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_flw_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 533 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_flw_cg_fn_3 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_flw_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_lsu_hazard 534 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_flw_cg_fn_4 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_flw_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 12 valid_hazard 534 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 2 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_flw_cg_fn_5 0 0 0 0 0 0 0
 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_flw_cg_fn_6 0 0 0 0 0 0 0

end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::fsw_cg __coverage_riscv_instr_cover_group.fsw_cg unused_riscv_instr_cover_group_fsw_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 539 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

5
0
0
0
 6 cp_rs1 540 0 0 0 0 0 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fsw_cg_fn 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fsw_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 2 0 0 1 1 4 zero 541 0 0 2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fsw_cg_fn_0 0 0 0 0 0 0 0

 6 cp_fs2 543 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fsw_cg_fn_1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fsw_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_fpr_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_imm_sign 544 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fsw_cg_fn_2 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fsw_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 545 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fsw_cg_fn_3 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fsw_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 12 valid_hazard 545 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 2 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fsw_cg_fn_4 0 0 0 0 0 0 0
 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fsw_cg_fn_5 0 0 0 0 0 0 0

 13 cp_lsu_hazard 548 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fsw_cg_fn_6 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fsw_cg_fn_6 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 12 valid_hazard 548 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 3 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fsw_cg_fn_4 0 0 0 0 0 0 0
 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fsw_cg_fn_7 0 0 0 0 0 0 0
 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fsw_cg_fn_8 0 0 0 0 0 0 0

end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::fadd_s_cg __coverage_riscv_instr_cover_group.fadd_s_cg unused_riscv_instr_cover_group_fadd_s_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 553 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

7
0
1
0
 6 cp_fs1 553 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fadd_s_cg_fn 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fadd_s_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_fpr_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_fs2 553 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fadd_s_cg_fn_0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fadd_s_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_fpr_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_fd 553 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fadd_s_cg_fn_1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fadd_s_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_fpr_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_fs1_sign 553 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fadd_s_cg_fn_2 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fadd_s_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_fs2_sign 553 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fadd_s_cg_fn_3 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fadd_s_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_fd_sign 553 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fadd_s_cg_fn_4 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fadd_s_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 553 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fadd_s_cg_fn_5 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fadd_s_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_sign_cross 0 554 0 0 0 0 3 3 4 5 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::fsub_s_cg __coverage_riscv_instr_cover_group.fsub_s_cg unused_riscv_instr_cover_group_fsub_s_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 557 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

7
0
1
0
 6 cp_fs1 557 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fsub_s_cg_fn 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fsub_s_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_fpr_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_fs2 557 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fsub_s_cg_fn_0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fsub_s_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_fpr_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_fd 557 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fsub_s_cg_fn_1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fsub_s_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_fpr_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_fs1_sign 557 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fsub_s_cg_fn_2 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fsub_s_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_fs2_sign 557 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fsub_s_cg_fn_3 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fsub_s_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_fd_sign 557 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fsub_s_cg_fn_4 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fsub_s_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 557 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fsub_s_cg_fn_5 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fsub_s_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_sign_cross 0 558 0 0 0 0 3 3 4 5 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::fmul_s_cg __coverage_riscv_instr_cover_group.fmul_s_cg unused_riscv_instr_cover_group_fmul_s_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 561 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

7
0
1
0
 6 cp_fs1 561 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmul_s_cg_fn 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmul_s_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_fpr_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_fs2 561 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmul_s_cg_fn_0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmul_s_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_fpr_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_fd 561 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmul_s_cg_fn_1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmul_s_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_fpr_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_fs1_sign 561 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmul_s_cg_fn_2 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmul_s_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_fs2_sign 561 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmul_s_cg_fn_3 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmul_s_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_fd_sign 561 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmul_s_cg_fn_4 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmul_s_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 561 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmul_s_cg_fn_5 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmul_s_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_sign_cross 0 562 0 0 0 0 2 3 4 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::fdiv_s_cg __coverage_riscv_instr_cover_group.fdiv_s_cg unused_riscv_instr_cover_group_fdiv_s_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 565 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

8
0
1
0
 6 cp_fs1 565 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fdiv_s_cg_fn 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fdiv_s_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_fpr_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_fs2 565 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fdiv_s_cg_fn_0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fdiv_s_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_fpr_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_fd 565 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fdiv_s_cg_fn_1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fdiv_s_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_fpr_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_fs1_sign 565 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fdiv_s_cg_fn_2 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fdiv_s_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_fs2_sign 565 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fdiv_s_cg_fn_3 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fdiv_s_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_fd_sign 565 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fdiv_s_cg_fn_4 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fdiv_s_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 565 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fdiv_s_cg_fn_5 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fdiv_s_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_div_result 566 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fdiv_s_cg_fn_6 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fdiv_s_cg_fn_6 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 29 riscv_instr_pkg::div_result_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_sign_cross 0 567 0 0 0 0 2 3 4 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::fsqrt_s_cg __coverage_riscv_instr_cover_group.fsqrt_s_cg unused_riscv_instr_cover_group_fsqrt_s_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 570 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

5
0
0
0
 6 cp_fs1 570 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fsqrt_s_cg_fn 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fsqrt_s_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_fpr_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_fd 570 0 0 0 0 0 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fsqrt_s_cg_fn_0 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fsqrt_s_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_fpr_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_fs1_sign 570 0 0 0 0 0 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fsqrt_s_cg_fn_1 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fsqrt_s_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_fd_sign 570 0 0 0 0 0 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fsqrt_s_cg_fn_2 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fsqrt_s_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 570 0 0 0 0 0 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fsqrt_s_cg_fn_3 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fsqrt_s_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::fmin_s_cg __coverage_riscv_instr_cover_group.fmin_s_cg unused_riscv_instr_cover_group_fmin_s_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 573 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

7
0
1
0
 6 cp_fs1 573 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmin_s_cg_fn 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmin_s_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_fpr_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_fs2 573 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmin_s_cg_fn_0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmin_s_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_fpr_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_fd 573 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmin_s_cg_fn_1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmin_s_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_fpr_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_fs1_sign 573 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmin_s_cg_fn_2 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmin_s_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_fs2_sign 573 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmin_s_cg_fn_3 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmin_s_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_fd_sign 573 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmin_s_cg_fn_4 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmin_s_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 573 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmin_s_cg_fn_5 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmin_s_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_sign_cross 0 574 0 0 0 0 2 3 4 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::fmax_s_cg __coverage_riscv_instr_cover_group.fmax_s_cg unused_riscv_instr_cover_group_fmax_s_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 577 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

7
0
1
0
 6 cp_fs1 577 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmax_s_cg_fn 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmax_s_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_fpr_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_fs2 577 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmax_s_cg_fn_0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmax_s_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_fpr_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_fd 577 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmax_s_cg_fn_1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmax_s_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_fpr_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_fs1_sign 577 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmax_s_cg_fn_2 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmax_s_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_fs2_sign 577 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmax_s_cg_fn_3 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmax_s_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_fd_sign 577 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmax_s_cg_fn_4 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmax_s_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 577 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmax_s_cg_fn_5 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmax_s_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_sign_cross 0 578 0 0 0 0 2 3 4 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::fmadd_s_cg __coverage_riscv_instr_cover_group.fmadd_s_cg unused_riscv_instr_cover_group_fmadd_s_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 581 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

9
0
1
0
 6 cp_fs1 581 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmadd_s_cg_fn 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmadd_s_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_fpr_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_fs2 581 0 0 0 0 0 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmadd_s_cg_fn_0 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmadd_s_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_fpr_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_fs3 581 0 0 0 0 0 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmadd_s_cg_fn_1 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmadd_s_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_fpr_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_fd 581 0 0 0 0 0 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmadd_s_cg_fn_2 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmadd_s_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_fpr_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_fs1_sign 581 0 0 0 0 0 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmadd_s_cg_fn_3 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmadd_s_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_fs2_sign 581 0 0 0 0 0 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmadd_s_cg_fn_4 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmadd_s_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_fs3_sign 581 0 0 0 0 0 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmadd_s_cg_fn_5 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmadd_s_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_fd_sign 581 0 0 0 0 0 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmadd_s_cg_fn_6 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmadd_s_cg_fn_6 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 581 0 0 0 0 0 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmadd_s_cg_fn_7 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmadd_s_cg_fn_7 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_sign_cross 0 581 0 0 0 0 4 4 5 6 7 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::fnmadd_s_cg __coverage_riscv_instr_cover_group.fnmadd_s_cg unused_riscv_instr_cover_group_fnmadd_s_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 584 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

9
0
1
0
 6 cp_fs1 584 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fnmadd_s_cg_fn 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fnmadd_s_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_fpr_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_fs2 584 0 0 0 0 0 81 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fnmadd_s_cg_fn_0 81 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fnmadd_s_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_fpr_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_fs3 584 0 0 0 0 0 81 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fnmadd_s_cg_fn_1 81 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fnmadd_s_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_fpr_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_fd 584 0 0 0 0 0 81 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fnmadd_s_cg_fn_2 81 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fnmadd_s_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_fpr_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_fs1_sign 584 0 0 0 0 0 81 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fnmadd_s_cg_fn_3 81 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fnmadd_s_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_fs2_sign 584 0 0 0 0 0 81 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fnmadd_s_cg_fn_4 81 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fnmadd_s_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_fs3_sign 584 0 0 0 0 0 81 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fnmadd_s_cg_fn_5 81 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fnmadd_s_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_fd_sign 584 0 0 0 0 0 81 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fnmadd_s_cg_fn_6 81 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fnmadd_s_cg_fn_6 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 584 0 0 0 0 0 81 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fnmadd_s_cg_fn_7 81 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fnmadd_s_cg_fn_7 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_sign_cross 0 584 0 0 0 0 4 4 5 6 7 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::fmsub_s_cg __coverage_riscv_instr_cover_group.fmsub_s_cg unused_riscv_instr_cover_group_fmsub_s_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 587 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

9
0
1
0
 6 cp_fs1 587 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmsub_s_cg_fn 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmsub_s_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_fpr_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_fs2 587 0 0 0 0 0 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmsub_s_cg_fn_0 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmsub_s_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_fpr_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_fs3 587 0 0 0 0 0 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmsub_s_cg_fn_1 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmsub_s_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_fpr_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_fd 587 0 0 0 0 0 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmsub_s_cg_fn_2 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmsub_s_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_fpr_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_fs1_sign 587 0 0 0 0 0 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmsub_s_cg_fn_3 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmsub_s_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_fs2_sign 587 0 0 0 0 0 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmsub_s_cg_fn_4 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmsub_s_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_fs3_sign 587 0 0 0 0 0 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmsub_s_cg_fn_5 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmsub_s_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_fd_sign 587 0 0 0 0 0 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmsub_s_cg_fn_6 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmsub_s_cg_fn_6 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 587 0 0 0 0 0 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmsub_s_cg_fn_7 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmsub_s_cg_fn_7 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_sign_cross 0 587 0 0 0 0 4 4 5 6 7 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::fnmsub_s_cg __coverage_riscv_instr_cover_group.fnmsub_s_cg unused_riscv_instr_cover_group_fnmsub_s_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 590 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

9
0
1
0
 6 cp_fs1 590 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fnmsub_s_cg_fn 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fnmsub_s_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_fpr_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_fs2 590 0 0 0 0 0 81 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fnmsub_s_cg_fn_0 81 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fnmsub_s_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_fpr_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_fs3 590 0 0 0 0 0 81 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fnmsub_s_cg_fn_1 81 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fnmsub_s_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_fpr_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_fd 590 0 0 0 0 0 81 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fnmsub_s_cg_fn_2 81 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fnmsub_s_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_fpr_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_fs1_sign 590 0 0 0 0 0 81 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fnmsub_s_cg_fn_3 81 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fnmsub_s_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_fs2_sign 590 0 0 0 0 0 81 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fnmsub_s_cg_fn_4 81 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fnmsub_s_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_fs3_sign 590 0 0 0 0 0 81 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fnmsub_s_cg_fn_5 81 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fnmsub_s_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_fd_sign 590 0 0 0 0 0 81 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fnmsub_s_cg_fn_6 81 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fnmsub_s_cg_fn_6 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 590 0 0 0 0 0 81 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fnmsub_s_cg_fn_7 81 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fnmsub_s_cg_fn_7 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_sign_cross 0 590 0 0 0 0 4 4 5 6 7 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::csrrw_cg __coverage_riscv_instr_cover_group.csrrw_cg unused_riscv_instr_cover_group_csrrw_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 594 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

3
0
0
0
 5 cp_rd 594 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_csrrw_cg_fn 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_csrrw_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 594 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_csrrw_cg_fn_0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_csrrw_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_rs1 595 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_csrrw_cg_fn_1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_csrrw_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::csrrs_cg __coverage_riscv_instr_cover_group.csrrs_cg unused_riscv_instr_cover_group_csrrs_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 598 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

3
0
0
0
 5 cp_rd 598 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_csrrs_cg_fn 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_csrrs_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 598 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_csrrs_cg_fn_0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_csrrs_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_rs1 599 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_csrrs_cg_fn_1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_csrrs_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::csrrc_cg __coverage_riscv_instr_cover_group.csrrc_cg unused_riscv_instr_cover_group_csrrc_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 602 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

3
0
0
0
 5 cp_rd 602 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_csrrc_cg_fn 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_csrrc_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 602 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_csrrc_cg_fn_0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_csrrc_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_rs1 603 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_csrrc_cg_fn_1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_csrrc_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::csrrwi_cg __coverage_riscv_instr_cover_group.csrrwi_cg unused_riscv_instr_cover_group_csrrwi_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 606 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

2
0
0
0
 5 cp_rd 606 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_csrrwi_cg_fn 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_csrrwi_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 606 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_csrrwi_cg_fn_0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_csrrwi_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::csrrsi_cg __coverage_riscv_instr_cover_group.csrrsi_cg unused_riscv_instr_cover_group_csrrsi_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 609 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

2
0
0
0
 5 cp_rd 609 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_csrrsi_cg_fn 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_csrrsi_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 609 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_csrrsi_cg_fn_0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_csrrsi_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::csrrci_cg __coverage_riscv_instr_cover_group.csrrci_cg unused_riscv_instr_cover_group_csrrci_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 612 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

2
0
0
0
 5 cp_rd 612 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_csrrci_cg_fn 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_csrrci_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 612 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_csrrci_cg_fn_0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_csrrci_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::rv32i_misc_cg __coverage_riscv_instr_cover_group.rv32i_misc_cg unused_riscv_instr_cover_group_rv32i_misc_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 615 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

1
0
0
0
 7 cp_misc 616 0 0 0 0 0 81 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_rv32i_misc_cg_fn 81 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_rv32i_misc_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 32 1 35 riscv_instr_pkg::riscv_instr_name_t 1 1 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 5 instr 617 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 5 1 1 83 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_rv32i_misc_cg_fn_0 0 0 0 0 0 0 0
 1 1 83 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_rv32i_misc_cg_fn_1 0 0 0 0 0 0 0
 1 1 83 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_rv32i_misc_cg_fn_2 0 0 0 0 0 0 0
 1 1 83 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_rv32i_misc_cg_fn_3 0 0 0 0 0 0 0
 1 1 83 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_rv32i_misc_cg_fn_4 0 0 0 0 0 0 0

end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::wfi_cg __coverage_riscv_instr_cover_group.wfi_cg unused_riscv_instr_cover_group_wfi_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 621 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

1
0
0
0
 7 cp_misc 622 0 0 0 0 0 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_wfi_cg_fn 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_wfi_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 32 1 35 riscv_instr_pkg::riscv_instr_name_t 1 1 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 0 0 1 1 3 wfi 623 0 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_wfi_cg_fn_0 0 0 0 0 0 0 0

end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::mul_cg __coverage_riscv_instr_cover_group.mul_cg unused_riscv_instr_cover_group_mul_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 628 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

7
0
1
0
 6 cp_rs1 628 0 0 0 0 0 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mul_cg_fn 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mul_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_rs2 628 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mul_cg_fn_0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mul_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_rd 628 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mul_cg_fn_1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mul_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs1_sign 628 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mul_cg_fn_2 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mul_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs2_sign 628 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mul_cg_fn_3 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mul_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_rd_sign 628 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mul_cg_fn_4 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mul_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 628 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mul_cg_fn_5 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mul_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_sign_cross 0 629 0 0 0 0 2 3 4 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::mulh_cg __coverage_riscv_instr_cover_group.mulh_cg unused_riscv_instr_cover_group_mulh_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 632 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

7
0
1
0
 6 cp_rs1 632 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulh_cg_fn 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulh_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_rs2 632 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulh_cg_fn_0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulh_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_rd 632 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulh_cg_fn_1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulh_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs1_sign 632 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulh_cg_fn_2 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulh_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs2_sign 632 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulh_cg_fn_3 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulh_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_rd_sign 632 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulh_cg_fn_4 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulh_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 632 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulh_cg_fn_5 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulh_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_sign_cross 0 633 0 0 0 0 2 3 4 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::mulhsu_cg __coverage_riscv_instr_cover_group.mulhsu_cg unused_riscv_instr_cover_group_mulhsu_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 636 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

7
0
1
0
 6 cp_rs1 636 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulhsu_cg_fn 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulhsu_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_rs2 636 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulhsu_cg_fn_0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulhsu_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_rd 636 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulhsu_cg_fn_1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulhsu_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs1_sign 636 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulhsu_cg_fn_2 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulhsu_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs2_sign 636 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulhsu_cg_fn_3 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulhsu_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_rd_sign 636 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulhsu_cg_fn_4 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulhsu_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 636 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulhsu_cg_fn_5 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulhsu_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_sign_cross 0 637 0 0 0 0 2 3 4 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::mulhu_cg __coverage_riscv_instr_cover_group.mulhu_cg unused_riscv_instr_cover_group_mulhu_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 640 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

7
0
1
0
 6 cp_rs1 640 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulhu_cg_fn 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulhu_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_rs2 640 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulhu_cg_fn_0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulhu_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_rd 640 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulhu_cg_fn_1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulhu_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs1_sign 640 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulhu_cg_fn_2 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulhu_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs2_sign 640 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulhu_cg_fn_3 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulhu_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_rd_sign 640 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulhu_cg_fn_4 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulhu_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 640 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulhu_cg_fn_5 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulhu_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_sign_cross 0 641 0 0 0 0 2 3 4 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::div_cg __coverage_riscv_instr_cover_group.div_cg unused_riscv_instr_cover_group_div_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 644 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

8
0
1
0
 6 cp_rs1 644 0 0 0 0 0 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_div_cg_fn 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_div_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_rs2 644 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_div_cg_fn_0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_div_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_rd 644 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_div_cg_fn_1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_div_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs1_sign 644 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_div_cg_fn_2 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_div_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs2_sign 644 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_div_cg_fn_3 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_div_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_rd_sign 644 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_div_cg_fn_4 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_div_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 644 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_div_cg_fn_5 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_div_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_div_result 645 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_div_cg_fn_6 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_div_cg_fn_6 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 29 riscv_instr_pkg::div_result_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_sign_cross 0 646 0 0 0 0 2 3 4 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::divu_cg __coverage_riscv_instr_cover_group.divu_cg unused_riscv_instr_cover_group_divu_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 649 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

8
0
1
0
 6 cp_rs1 649 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divu_cg_fn 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divu_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_rs2 649 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divu_cg_fn_0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divu_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_rd 649 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divu_cg_fn_1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divu_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs1_sign 649 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divu_cg_fn_2 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divu_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs2_sign 649 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divu_cg_fn_3 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divu_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_rd_sign 649 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divu_cg_fn_4 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divu_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 649 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divu_cg_fn_5 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divu_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_div_result 650 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divu_cg_fn_6 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divu_cg_fn_6 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 29 riscv_instr_pkg::div_result_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 2 0 0 1 1 11 no_overflow 651 0 0 2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divu_cg_fn_7 0 0 0 0 0 0 0

 13 cp_sign_cross 0 653 0 0 0 0 2 3 4 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::rem_cg __coverage_riscv_instr_cover_group.rem_cg unused_riscv_instr_cover_group_rem_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 656 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

8
0
1
0
 6 cp_rs1 656 0 0 0 0 0 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_rem_cg_fn 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_rem_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_rs2 656 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_rem_cg_fn_0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_rem_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_rd 656 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_rem_cg_fn_1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_rem_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs1_sign 656 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_rem_cg_fn_2 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_rem_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs2_sign 656 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_rem_cg_fn_3 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_rem_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_rd_sign 656 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_rem_cg_fn_4 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_rem_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 656 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_rem_cg_fn_5 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_rem_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_div_result 657 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_rem_cg_fn_6 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_rem_cg_fn_6 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 29 riscv_instr_pkg::div_result_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_sign_cross 0 658 0 0 0 0 2 3 4 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::remu_cg __coverage_riscv_instr_cover_group.remu_cg unused_riscv_instr_cover_group_remu_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 661 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

8
0
1
0
 6 cp_rs1 661 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remu_cg_fn 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remu_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_rs2 661 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remu_cg_fn_0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remu_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_rd 661 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remu_cg_fn_1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remu_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs1_sign 661 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remu_cg_fn_2 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remu_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs2_sign 661 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remu_cg_fn_3 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remu_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_rd_sign 661 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remu_cg_fn_4 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remu_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 661 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remu_cg_fn_5 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remu_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_div_result 662 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remu_cg_fn_6 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remu_cg_fn_6 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 29 riscv_instr_pkg::div_result_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 2 0 0 1 1 11 no_overflow 663 0 0 2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remu_cg_fn_7 0 0 0 0 0 0 0

 13 cp_sign_cross 0 665 0 0 0 0 2 3 4 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::mulw_cg __coverage_riscv_instr_cover_group.mulw_cg unused_riscv_instr_cover_group_mulw_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 672 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

7
0
1
0
 6 cp_rs1 672 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulw_cg_fn 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulw_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_rs2 672 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulw_cg_fn_0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulw_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_rd 672 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulw_cg_fn_1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulw_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs1_sign 672 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulw_cg_fn_2 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulw_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs2_sign 672 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulw_cg_fn_3 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulw_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_rd_sign 672 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulw_cg_fn_4 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulw_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 672 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulw_cg_fn_5 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulw_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_sign_cross 0 673 0 0 0 0 2 3 4 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::divw_cg __coverage_riscv_instr_cover_group.divw_cg unused_riscv_instr_cover_group_divw_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 676 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

9
0
1
0
 6 cp_rs1 676 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divw_cg_fn 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divw_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_rs2 676 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divw_cg_fn_0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divw_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_rd 676 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divw_cg_fn_1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divw_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs1_sign 676 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divw_cg_fn_2 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divw_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs2_sign 676 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divw_cg_fn_3 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divw_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_rd_sign 676 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divw_cg_fn_4 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divw_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 676 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divw_cg_fn_5 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divw_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_div_result 677 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divw_cg_fn_6 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divw_cg_fn_6 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 29 riscv_instr_pkg::div_result_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_div_zero 678 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divw_cg_fn_7 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divw_cg_fn_7 0 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divw_cg_fn_8 0 0 0 -1 0 0 -1 0 0 0 2 32 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 2 1 1 0 0 1 1 4 zero 679 0 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divw_cg_fn_9 0 0 0 0 0 0 0
 1 1 0 0 1 1 8 non_zero 680 0 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 8 0 0 0 0 0 0 0 0

 13 cp_sign_cross 0 682 0 0 0 0 2 3 4 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::divuw_cg __coverage_riscv_instr_cover_group.divuw_cg unused_riscv_instr_cover_group_divuw_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 685 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

9
0
1
0
 6 cp_rs1 685 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divuw_cg_fn 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divuw_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_rs2 685 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divuw_cg_fn_0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divuw_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_rd 685 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divuw_cg_fn_1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divuw_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs1_sign 685 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divuw_cg_fn_2 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divuw_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs2_sign 685 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divuw_cg_fn_3 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divuw_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_rd_sign 685 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divuw_cg_fn_4 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divuw_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 685 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divuw_cg_fn_5 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divuw_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_div_result 686 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divuw_cg_fn_6 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divuw_cg_fn_6 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 29 riscv_instr_pkg::div_result_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 2 0 0 1 1 11 no_overflow 687 0 0 2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divuw_cg_fn_7 0 0 0 0 0 0 0

 11 cp_div_zero 689 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divuw_cg_fn_8 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divuw_cg_fn_8 0 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divuw_cg_fn_9 0 0 0 -1 0 0 -1 0 0 0 2 32 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 2 1 1 0 0 1 1 4 zero 690 0 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divuw_cg_fn_a 0 0 0 0 0 0 0
 1 1 0 0 1 1 8 non_zero 691 0 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 8 0 0 0 0 0 0 0 0

 13 cp_sign_cross 0 693 0 0 0 0 2 3 4 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::remw_cg __coverage_riscv_instr_cover_group.remw_cg unused_riscv_instr_cover_group_remw_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 696 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

9
0
1
0
 6 cp_rs1 696 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remw_cg_fn 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remw_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_rs2 696 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remw_cg_fn_0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remw_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_rd 696 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remw_cg_fn_1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remw_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs1_sign 696 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remw_cg_fn_2 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remw_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs2_sign 696 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remw_cg_fn_3 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remw_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_rd_sign 696 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remw_cg_fn_4 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remw_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 696 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remw_cg_fn_5 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remw_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_div_result 697 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remw_cg_fn_6 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remw_cg_fn_6 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 29 riscv_instr_pkg::div_result_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_div_zero 698 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remw_cg_fn_7 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remw_cg_fn_7 0 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remw_cg_fn_8 0 0 0 -1 0 0 -1 0 0 0 2 32 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 2 1 1 0 0 1 1 4 zero 699 0 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remw_cg_fn_9 0 0 0 0 0 0 0
 1 1 0 0 1 1 8 non_zero 700 0 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 8 0 0 0 0 0 0 0 0

 13 cp_sign_cross 0 702 0 0 0 0 2 3 4 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::remuw_cg __coverage_riscv_instr_cover_group.remuw_cg unused_riscv_instr_cover_group_remuw_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 705 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

9
0
1
0
 6 cp_rs1 705 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remuw_cg_fn 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remuw_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_rs2 705 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remuw_cg_fn_0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remuw_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_rd 705 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remuw_cg_fn_1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remuw_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs1_sign 705 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remuw_cg_fn_2 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remuw_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs2_sign 705 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remuw_cg_fn_3 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remuw_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_rd_sign 705 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remuw_cg_fn_4 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remuw_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 705 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remuw_cg_fn_5 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remuw_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_div_result 706 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remuw_cg_fn_6 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remuw_cg_fn_6 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 29 riscv_instr_pkg::div_result_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 2 0 0 1 1 11 no_overflow 707 0 0 2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remuw_cg_fn_7 0 0 0 0 0 0 0

 11 cp_div_zero 709 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remuw_cg_fn_8 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remuw_cg_fn_8 0 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remuw_cg_fn_9 0 0 0 -1 0 0 -1 0 0 0 2 32 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 2 1 1 0 0 1 1 4 zero 710 0 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remuw_cg_fn_a 0 0 0 0 0 0 0
 1 1 0 0 1 1 8 non_zero 711 0 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 8 0 0 0 0 0 0 0 0

 13 cp_sign_cross 0 713 0 0 0 0 2 3 4 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::lwu_cg __coverage_riscv_instr_cover_group.lwu_cg unused_riscv_instr_cover_group_lwu_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 717 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

8
0
0
0
 6 cp_rs1 717 0 0 0 0 0 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lwu_cg_fn 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lwu_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 2 0 0 1 1 4 zero 717 0 0 2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lwu_cg_fn_0 0 0 0 0 0 0 0

 5 cp_rd 717 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lwu_cg_fn_1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lwu_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_imm_sign 717 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lwu_cg_fn_2 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lwu_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 717 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lwu_cg_fn_3 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lwu_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_lsu_hazard 717 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lwu_cg_fn_4 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lwu_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 12 valid_hazard 717 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 2 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lwu_cg_fn_5 0 0 0 0 0 0 0
 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lwu_cg_fn_6 0 0 0 0 0 0 0

 12 cp_ld_sr_seq 717 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lwu_cg_fn_7 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lwu_cg_fn_7 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 3 1 28 riscv_instr_pkg::ld_sr_seq_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 9 valid_seq 717 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 3 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lwu_cg_fn_8 0 0 0 0 0 0 0
 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lwu_cg_fn_9 0 0 0 0 0 0 0
 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lwu_cg_fn_a 0 0 0 0 0 0 0

 14 cp_ld_sr_3_seq 717 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lwu_cg_fn_b 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lwu_cg_fn_b 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 4 1 30 riscv_instr_pkg::ld_sr_3_seq_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 9 valid_seq 717 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 5 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lwu_cg_fn_c 0 0 0 0 0 0 0
 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lwu_cg_fn_d 0 0 0 0 0 0 0
 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lwu_cg_fn_e 0 0 0 0 0 0 0
 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lwu_cg_fn_f 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lwu_cg_fn_10 0 0 0 0 0 0 0

 8 cp_align 718 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lwu_cg_fn_11 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lwu_cg_fn_11 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::ld_cg __coverage_riscv_instr_cover_group.ld_cg unused_riscv_instr_cover_group_ld_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 721 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

8
0
0
0
 6 cp_rs1 721 0 0 0 0 0 73 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_ld_cg_fn 73 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_ld_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 2 0 0 1 1 4 zero 721 0 0 2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_ld_cg_fn_0 0 0 0 0 0 0 0

 5 cp_rd 721 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_ld_cg_fn_1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_ld_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_imm_sign 721 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_ld_cg_fn_2 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_ld_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 721 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_ld_cg_fn_3 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_ld_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_lsu_hazard 721 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_ld_cg_fn_4 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_ld_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 12 valid_hazard 721 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 2 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_ld_cg_fn_5 0 0 0 0 0 0 0
 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_ld_cg_fn_6 0 0 0 0 0 0 0

 12 cp_ld_sr_seq 721 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_ld_cg_fn_7 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_ld_cg_fn_7 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 3 1 28 riscv_instr_pkg::ld_sr_seq_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 9 valid_seq 721 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 3 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_ld_cg_fn_8 0 0 0 0 0 0 0
 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_ld_cg_fn_9 0 0 0 0 0 0 0
 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_ld_cg_fn_a 0 0 0 0 0 0 0

 14 cp_ld_sr_3_seq 721 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_ld_cg_fn_b 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_ld_cg_fn_b 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 4 1 30 riscv_instr_pkg::ld_sr_3_seq_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 9 valid_seq 721 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 5 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_ld_cg_fn_c 0 0 0 0 0 0 0
 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_ld_cg_fn_d 0 0 0 0 0 0 0
 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_ld_cg_fn_e 0 0 0 0 0 0 0
 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_ld_cg_fn_f 0 0 0 0 0 0 0
 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_ld_cg_fn_10 0 0 0 0 0 0 0

 8 cp_align 722 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_ld_cg_fn_11 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_ld_cg_fn_11 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::sd_cg __coverage_riscv_instr_cover_group.sd_cg unused_riscv_instr_cover_group_sd_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 725 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

8
0
0
0
 6 cp_rs1 725 0 0 0 0 0 73 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sd_cg_fn 73 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sd_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 2 0 0 1 1 4 zero 725 0 0 2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sd_cg_fn_0 0 0 0 0 0 0 0

 6 cp_rs2 725 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sd_cg_fn_1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sd_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_imm_sign 725 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sd_cg_fn_2 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sd_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 725 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sd_cg_fn_3 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sd_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 12 valid_hazard 725 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 2 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sd_cg_fn_4 0 0 0 0 0 0 0
 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sd_cg_fn_5 0 0 0 0 0 0 0

 13 cp_lsu_hazard 725 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sd_cg_fn_6 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sd_cg_fn_6 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 12 valid_hazard 725 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 3 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sd_cg_fn_4 0 0 0 0 0 0 0
 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sd_cg_fn_7 0 0 0 0 0 0 0
 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sd_cg_fn_8 0 0 0 0 0 0 0

 12 cp_ld_sr_seq 725 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sd_cg_fn_9 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sd_cg_fn_9 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 3 1 28 riscv_instr_pkg::ld_sr_seq_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 9 valid_seq 725 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 3 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sd_cg_fn_a 0 0 0 0 0 0 0
 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sd_cg_fn_b 0 0 0 0 0 0 0
 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sd_cg_fn_c 0 0 0 0 0 0 0

 14 cp_ld_sr_3_seq 725 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sd_cg_fn_d 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sd_cg_fn_d 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 4 1 30 riscv_instr_pkg::ld_sr_3_seq_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 9 valid_seq 725 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 5 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sd_cg_fn_e 0 0 0 0 0 0 0
 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sd_cg_fn_f 0 0 0 0 0 0 0
 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sd_cg_fn_10 0 0 0 0 0 0 0
 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sd_cg_fn_11 0 0 0 0 0 0 0
 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sd_cg_fn_12 0 0 0 0 0 0 0

 11 cp_misalign 726 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sd_cg_fn_13 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sd_cg_fn_13 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::sraw_cg __coverage_riscv_instr_cover_group.sraw_cg unused_riscv_instr_cover_group_sraw_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 729 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

7
0
1
0
 6 cp_rs1 729 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sraw_cg_fn 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sraw_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_rs2 729 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sraw_cg_fn_0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sraw_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_rd 729 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sraw_cg_fn_1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sraw_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs1_sign 729 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sraw_cg_fn_2 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sraw_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs2_sign 729 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sraw_cg_fn_3 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sraw_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_rd_sign 729 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sraw_cg_fn_4 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sraw_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 729 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sraw_cg_fn_5 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sraw_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_sign_cross 0 730 0 0 0 0 2 3 4 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::sllw_cg __coverage_riscv_instr_cover_group.sllw_cg unused_riscv_instr_cover_group_sllw_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 733 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

7
0
1
0
 6 cp_rs1 733 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sllw_cg_fn 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sllw_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_rs2 733 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sllw_cg_fn_0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sllw_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_rd 733 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sllw_cg_fn_1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sllw_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs1_sign 733 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sllw_cg_fn_2 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sllw_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs2_sign 733 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sllw_cg_fn_3 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sllw_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_rd_sign 733 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sllw_cg_fn_4 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sllw_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 733 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sllw_cg_fn_5 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sllw_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_sign_cross 0 734 0 0 0 0 2 3 4 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::srlw_cg __coverage_riscv_instr_cover_group.srlw_cg unused_riscv_instr_cover_group_srlw_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 737 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

7
0
1
0
 6 cp_rs1 737 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srlw_cg_fn 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srlw_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_rs2 737 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srlw_cg_fn_0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srlw_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_rd 737 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srlw_cg_fn_1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srlw_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs1_sign 737 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srlw_cg_fn_2 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srlw_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs2_sign 737 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srlw_cg_fn_3 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srlw_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_rd_sign 737 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srlw_cg_fn_4 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srlw_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 737 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srlw_cg_fn_5 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srlw_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_sign_cross 0 738 0 0 0 0 2 3 4 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::srai64_cg __coverage_riscv_instr_cover_group.srai64_cg unused_riscv_instr_cover_group_srai64_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 742 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

1
0
0
0
 6 cp_imm 743 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srai64_cg_fn 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srai64_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::slli64_cg __coverage_riscv_instr_cover_group.slli64_cg unused_riscv_instr_cover_group_slli64_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 746 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

1
0
0
0
 6 cp_imm 747 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slli64_cg_fn 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slli64_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::srli64_cg __coverage_riscv_instr_cover_group.srli64_cg unused_riscv_instr_cover_group_srli64_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 750 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

1
0
0
0
 6 cp_imm 751 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srli64_cg_fn 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srli64_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::sraiw_cg __coverage_riscv_instr_cover_group.sraiw_cg unused_riscv_instr_cover_group_sraiw_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 754 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

5
0
0
0
 6 cp_rs1 755 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sraiw_cg_fn 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sraiw_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_rd 756 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sraiw_cg_fn_0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sraiw_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs1_sign 757 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sraiw_cg_fn_1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sraiw_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_rd_sign 758 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sraiw_cg_fn_2 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sraiw_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 759 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sraiw_cg_fn_3 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sraiw_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::slliw_cg __coverage_riscv_instr_cover_group.slliw_cg unused_riscv_instr_cover_group_slliw_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 762 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

5
0
0
0
 6 cp_rs1 763 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slliw_cg_fn 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slliw_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_rd 764 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slliw_cg_fn_0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slliw_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs1_sign 765 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slliw_cg_fn_1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slliw_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_rd_sign 766 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slliw_cg_fn_2 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slliw_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 767 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slliw_cg_fn_3 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slliw_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::srliw_cg __coverage_riscv_instr_cover_group.srliw_cg unused_riscv_instr_cover_group_srliw_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 770 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

5
0
0
0
 6 cp_rs1 771 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srliw_cg_fn 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srliw_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_rd 772 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srliw_cg_fn_0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srliw_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs1_sign 773 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srliw_cg_fn_1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srliw_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_rd_sign 774 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srliw_cg_fn_2 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srliw_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 775 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srliw_cg_fn_3 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srliw_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::addw_cg __coverage_riscv_instr_cover_group.addw_cg unused_riscv_instr_cover_group_addw_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 778 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

7
0
1
0
 6 cp_rs1 778 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_addw_cg_fn 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_addw_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_rs2 778 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_addw_cg_fn_0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_addw_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_rd 778 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_addw_cg_fn_1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_addw_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs1_sign 778 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_addw_cg_fn_2 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_addw_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs2_sign 778 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_addw_cg_fn_3 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_addw_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_rd_sign 778 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_addw_cg_fn_4 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_addw_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 778 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_addw_cg_fn_5 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_addw_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_sign_cross 0 779 0 0 0 0 3 3 4 5 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::subw_cg __coverage_riscv_instr_cover_group.subw_cg unused_riscv_instr_cover_group_subw_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 782 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

7
0
1
0
 6 cp_rs1 782 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_subw_cg_fn 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_subw_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_rs2 782 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_subw_cg_fn_0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_subw_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_rd 782 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_subw_cg_fn_1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_subw_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs1_sign 782 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_subw_cg_fn_2 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_subw_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs2_sign 782 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_subw_cg_fn_3 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_subw_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_rd_sign 782 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_subw_cg_fn_4 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_subw_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 782 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_subw_cg_fn_5 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_subw_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_sign_cross 0 783 0 0 0 0 3 3 4 5 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::addiw_cg __coverage_riscv_instr_cover_group.addiw_cg unused_riscv_instr_cover_group_addiw_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 786 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

6
0
1
0
 6 cp_rs1 786 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_addiw_cg_fn 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_addiw_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_rd 786 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_addiw_cg_fn_0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_addiw_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs1_sign 786 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_addiw_cg_fn_1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_addiw_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_rd_sign 786 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_addiw_cg_fn_2 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_addiw_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_imm_sign 786 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_addiw_cg_fn_3 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_addiw_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 786 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_addiw_cg_fn_4 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_addiw_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_sign_cross 0 787 0 0 0 0 3 2 4 3 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::c_lw_cg __coverage_riscv_instr_cover_group.c_lw_cg unused_riscv_instr_cover_group_c_lw_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 792 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

4
0
0
0
 6 cp_rs1 792 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_lw_cg_fn 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_lw_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 3 gpr 792 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 8 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_lw_cg_fn_0 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_lw_cg_fn_1 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_lw_cg_fn_2 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_lw_cg_fn_3 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_lw_cg_fn_4 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_lw_cg_fn_5 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_lw_cg_fn_6 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_lw_cg_fn_7 0 0 0 0 0 0 0

 5 cp_rd 792 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_lw_cg_fn_8 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_lw_cg_fn_8 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 3 gpr 792 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 8 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_lw_cg_fn_0 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_lw_cg_fn_1 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_lw_cg_fn_2 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_lw_cg_fn_3 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_lw_cg_fn_4 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_lw_cg_fn_5 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_lw_cg_fn_6 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_lw_cg_fn_7 0 0 0 0 0 0 0

 13 cp_gpr_hazard 792 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_lw_cg_fn_9 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_lw_cg_fn_9 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_lsu_hazard 792 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_lw_cg_fn_a 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_lw_cg_fn_a 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 12 valid_hazard 792 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 2 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_lw_cg_fn_b 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_lw_cg_fn_c 0 0 0 0 0 0 0

end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::c_lwsp_cg __coverage_riscv_instr_cover_group.c_lwsp_cg unused_riscv_instr_cover_group_c_lwsp_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 795 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

1
0
0
0
 5 cp_rd 795 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_lwsp_cg_fn 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_lwsp_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 3 gpr 795 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 8 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_lwsp_cg_fn_0 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_lwsp_cg_fn_1 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_lwsp_cg_fn_2 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_lwsp_cg_fn_3 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_lwsp_cg_fn_4 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_lwsp_cg_fn_5 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_lwsp_cg_fn_6 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_lwsp_cg_fn_7 0 0 0 0 0 0 0

end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::c_sw_cg __coverage_riscv_instr_cover_group.c_sw_cg unused_riscv_instr_cover_group_c_sw_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 798 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

4
0
0
0
 6 cp_rs1 798 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sw_cg_fn 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sw_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 3 gpr 798 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 8 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sw_cg_fn_0 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sw_cg_fn_1 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sw_cg_fn_2 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sw_cg_fn_3 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sw_cg_fn_4 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sw_cg_fn_5 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sw_cg_fn_6 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sw_cg_fn_7 0 0 0 0 0 0 0

 6 cp_rs2 798 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sw_cg_fn_8 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sw_cg_fn_8 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 3 gpr 798 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 8 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sw_cg_fn_0 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sw_cg_fn_1 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sw_cg_fn_2 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sw_cg_fn_3 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sw_cg_fn_4 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sw_cg_fn_5 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sw_cg_fn_6 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sw_cg_fn_7 0 0 0 0 0 0 0

 13 cp_gpr_hazard 798 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sw_cg_fn_9 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sw_cg_fn_9 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 12 valid_hazard 798 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 2 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sw_cg_fn_a 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sw_cg_fn_b 0 0 0 0 0 0 0

 13 cp_lsu_hazard 798 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sw_cg_fn_c 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sw_cg_fn_c 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 12 valid_hazard 798 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 3 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sw_cg_fn_a 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sw_cg_fn_d 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sw_cg_fn_e 0 0 0 0 0 0 0

end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::c_swsp_cg __coverage_riscv_instr_cover_group.c_swsp_cg unused_riscv_instr_cover_group_c_swsp_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 801 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

1
0
0
0
 6 cp_rs2 801 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_swsp_cg_fn 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_swsp_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 3 gpr 801 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 8 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_swsp_cg_fn_0 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_swsp_cg_fn_1 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_swsp_cg_fn_2 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_swsp_cg_fn_3 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_swsp_cg_fn_4 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_swsp_cg_fn_5 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_swsp_cg_fn_6 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_swsp_cg_fn_7 0 0 0 0 0 0 0

end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::c_addi4spn_cg __coverage_riscv_instr_cover_group.c_addi4spn_cg unused_riscv_instr_cover_group_c_addi4spn_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 804 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

2
0
0
0
 5 cp_rd 804 0 0 0 0 0 81 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addi4spn_cg_fn 81 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addi4spn_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 3 gpr 804 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 8 1 1 83 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addi4spn_cg_fn_0 0 0 0 0 0 0 0
 1 1 83 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addi4spn_cg_fn_1 0 0 0 0 0 0 0
 1 1 83 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addi4spn_cg_fn_2 0 0 0 0 0 0 0
 1 1 83 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addi4spn_cg_fn_3 0 0 0 0 0 0 0
 1 1 83 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addi4spn_cg_fn_4 0 0 0 0 0 0 0
 1 1 83 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addi4spn_cg_fn_5 0 0 0 0 0 0 0
 1 1 83 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addi4spn_cg_fn_6 0 0 0 0 0 0 0
 1 1 83 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addi4spn_cg_fn_7 0 0 0 0 0 0 0

 13 cp_gpr_hazard 804 0 0 0 0 0 83 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addi4spn_cg_fn_8 83 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addi4spn_cg_fn_8 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 12 valid_hazard 804 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 3 1 1 83 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addi4spn_cg_fn_9 0 0 0 0 0 0 0
 1 1 83 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addi4spn_cg_fn_a 0 0 0 0 0 0 0
 1 1 83 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addi4spn_cg_fn_b 0 0 0 0 0 0 0

end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::c_addi_cg __coverage_riscv_instr_cover_group.c_addi_cg unused_riscv_instr_cover_group_c_addi_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 807 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

3
0
0
0
 5 cp_rd 807 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addi_cg_fn 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addi_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 2 0 0 1 1 8 non_zero 807 0 0 2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addi_cg_fn_0 0 0 0 0 0 0 0

 11 cp_imm_sign 807 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addi_cg_fn_1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addi_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 807 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addi_cg_fn_2 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addi_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 12 valid_hazard 807 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 3 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addi_cg_fn_3 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addi_cg_fn_4 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addi_cg_fn_5 0 0 0 0 0 0 0

end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::c_addi16sp_cg __coverage_riscv_instr_cover_group.c_addi16sp_cg unused_riscv_instr_cover_group_c_addi16sp_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 810 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

2
0
0
0
 11 cp_imm_sign 811 0 0 0 0 0 81 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addi16sp_cg_fn 81 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addi16sp_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 812 0 0 0 0 0 83 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addi16sp_cg_fn_0 83 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addi16sp_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 12 valid_hazard 812 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 3 1 1 83 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addi16sp_cg_fn_1 0 0 0 0 0 0 0
 1 1 83 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addi16sp_cg_fn_2 0 0 0 0 0 0 0
 1 1 83 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addi16sp_cg_fn_3 0 0 0 0 0 0 0

end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::c_li_cg __coverage_riscv_instr_cover_group.c_li_cg unused_riscv_instr_cover_group_c_li_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 817 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

3
0
0
0
 5 cp_rd 817 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_li_cg_fn 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_li_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 2 0 0 1 1 8 non_zero 817 0 0 2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_li_cg_fn_0 0 0 0 0 0 0 0

 11 cp_imm_sign 817 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_li_cg_fn_1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_li_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 817 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_li_cg_fn_2 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_li_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 12 valid_hazard 817 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 3 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_li_cg_fn_3 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_li_cg_fn_4 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_li_cg_fn_5 0 0 0 0 0 0 0

end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::c_lui_cg __coverage_riscv_instr_cover_group.c_lui_cg unused_riscv_instr_cover_group_c_lui_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 820 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

1
0
0
0
 5 cp_rd 821 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_lui_cg_fn 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_lui_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 2 0 0 1 1 3 bin 822 0 0 2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 2 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_lui_cg_fn_0 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_lui_cg_fn_1 0 0 0 0 0 0 0

end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::c_sub_cg __coverage_riscv_instr_cover_group.c_sub_cg unused_riscv_instr_cover_group_c_sub_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 826 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

3
0
0
0
 5 cp_rd 826 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sub_cg_fn 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sub_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 3 gpr 826 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 8 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sub_cg_fn_0 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sub_cg_fn_1 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sub_cg_fn_2 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sub_cg_fn_3 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sub_cg_fn_4 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sub_cg_fn_5 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sub_cg_fn_6 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sub_cg_fn_7 0 0 0 0 0 0 0

 6 cp_rs2 826 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sub_cg_fn_8 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sub_cg_fn_8 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 3 gpr 826 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 8 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sub_cg_fn_0 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sub_cg_fn_1 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sub_cg_fn_2 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sub_cg_fn_3 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sub_cg_fn_4 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sub_cg_fn_5 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sub_cg_fn_6 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sub_cg_fn_7 0 0 0 0 0 0 0

 13 cp_gpr_hazard 826 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sub_cg_fn_9 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sub_cg_fn_9 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::c_add_cg __coverage_riscv_instr_cover_group.c_add_cg unused_riscv_instr_cover_group_c_add_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 829 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

4
0
0
0
 6 cp_rs2 830 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_add_cg_fn 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_add_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 2 0 0 1 1 8 non_zero 831 0 0 2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_add_cg_fn_0 0 0 0 0 0 0 0

 5 cp_rd 833 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_add_cg_fn_1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_add_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 2 0 0 1 1 8 non_zero 834 0 0 2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_add_cg_fn_0 0 0 0 0 0 0 0

 11 cp_rs2_sign 836 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_add_cg_fn_2 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_add_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 837 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_add_cg_fn_3 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_add_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::c_mv_cg __coverage_riscv_instr_cover_group.c_mv_cg unused_riscv_instr_cover_group_c_mv_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 840 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

4
0
0
0
 6 cp_rs2 841 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_mv_cg_fn 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_mv_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 2 0 0 1 1 8 non_zero 842 0 0 2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_mv_cg_fn_0 0 0 0 0 0 0 0

 5 cp_rd 844 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_mv_cg_fn_1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_mv_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 2 0 0 1 1 8 non_zero 845 0 0 2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_mv_cg_fn_0 0 0 0 0 0 0 0

 11 cp_rs2_sign 847 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_mv_cg_fn_2 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_mv_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 848 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_mv_cg_fn_3 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_mv_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::c_andi_cg __coverage_riscv_instr_cover_group.c_andi_cg unused_riscv_instr_cover_group_c_andi_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 851 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

3
0
0
0
 6 cp_rs1 851 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_andi_cg_fn 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_andi_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 3 gpr 851 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 8 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_andi_cg_fn_0 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_andi_cg_fn_1 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_andi_cg_fn_2 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_andi_cg_fn_3 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_andi_cg_fn_4 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_andi_cg_fn_5 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_andi_cg_fn_6 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_andi_cg_fn_7 0 0 0 0 0 0 0

 13 cp_gpr_hazard 851 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_andi_cg_fn_8 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_andi_cg_fn_8 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 12 valid_hazard 851 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 2 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_andi_cg_fn_9 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_andi_cg_fn_a 0 0 0 0 0 0 0

 11 cp_imm_sign 852 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_andi_cg_fn_b 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_andi_cg_fn_b 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::c_xor_cg __coverage_riscv_instr_cover_group.c_xor_cg unused_riscv_instr_cover_group_c_xor_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 855 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

3
0
0
0
 5 cp_rd 855 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_xor_cg_fn 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_xor_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 3 gpr 855 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 8 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_xor_cg_fn_0 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_xor_cg_fn_1 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_xor_cg_fn_2 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_xor_cg_fn_3 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_xor_cg_fn_4 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_xor_cg_fn_5 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_xor_cg_fn_6 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_xor_cg_fn_7 0 0 0 0 0 0 0

 6 cp_rs2 855 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_xor_cg_fn_8 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_xor_cg_fn_8 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 3 gpr 855 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 8 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_xor_cg_fn_0 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_xor_cg_fn_1 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_xor_cg_fn_2 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_xor_cg_fn_3 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_xor_cg_fn_4 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_xor_cg_fn_5 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_xor_cg_fn_6 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_xor_cg_fn_7 0 0 0 0 0 0 0

 13 cp_gpr_hazard 855 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_xor_cg_fn_9 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_xor_cg_fn_9 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::c_or_cg __coverage_riscv_instr_cover_group.c_or_cg unused_riscv_instr_cover_group_c_or_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 858 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

3
0
0
0
 5 cp_rd 858 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_or_cg_fn 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_or_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 3 gpr 858 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 8 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_or_cg_fn_0 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_or_cg_fn_1 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_or_cg_fn_2 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_or_cg_fn_3 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_or_cg_fn_4 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_or_cg_fn_5 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_or_cg_fn_6 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_or_cg_fn_7 0 0 0 0 0 0 0

 6 cp_rs2 858 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_or_cg_fn_8 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_or_cg_fn_8 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 3 gpr 858 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 8 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_or_cg_fn_0 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_or_cg_fn_1 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_or_cg_fn_2 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_or_cg_fn_3 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_or_cg_fn_4 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_or_cg_fn_5 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_or_cg_fn_6 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_or_cg_fn_7 0 0 0 0 0 0 0

 13 cp_gpr_hazard 858 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_or_cg_fn_9 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_or_cg_fn_9 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::c_and_cg __coverage_riscv_instr_cover_group.c_and_cg unused_riscv_instr_cover_group_c_and_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 861 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

3
0
0
0
 5 cp_rd 861 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_and_cg_fn 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_and_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 3 gpr 861 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 8 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_and_cg_fn_0 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_and_cg_fn_1 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_and_cg_fn_2 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_and_cg_fn_3 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_and_cg_fn_4 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_and_cg_fn_5 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_and_cg_fn_6 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_and_cg_fn_7 0 0 0 0 0 0 0

 6 cp_rs2 861 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_and_cg_fn_8 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_and_cg_fn_8 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 3 gpr 861 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 8 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_and_cg_fn_0 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_and_cg_fn_1 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_and_cg_fn_2 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_and_cg_fn_3 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_and_cg_fn_4 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_and_cg_fn_5 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_and_cg_fn_6 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_and_cg_fn_7 0 0 0 0 0 0 0

 13 cp_gpr_hazard 861 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_and_cg_fn_9 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_and_cg_fn_9 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::c_beqz_cg __coverage_riscv_instr_cover_group.c_beqz_cg unused_riscv_instr_cover_group_c_beqz_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 864 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

3
0
0
0
 6 cp_rs1 864 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_beqz_cg_fn 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_beqz_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 3 gpr 864 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 8 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_beqz_cg_fn_0 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_beqz_cg_fn_1 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_beqz_cg_fn_2 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_beqz_cg_fn_3 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_beqz_cg_fn_4 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_beqz_cg_fn_5 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_beqz_cg_fn_6 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_beqz_cg_fn_7 0 0 0 0 0 0 0

 13 cp_gpr_hazard 864 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_beqz_cg_fn_8 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_beqz_cg_fn_8 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 12 valid_hazard 864 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 2 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_beqz_cg_fn_9 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_beqz_cg_fn_a 0 0 0 0 0 0 0

 11 cp_imm_sign 865 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_beqz_cg_fn_b 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_beqz_cg_fn_b 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::c_bnez_cg __coverage_riscv_instr_cover_group.c_bnez_cg unused_riscv_instr_cover_group_c_bnez_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 868 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

3
0
0
0
 6 cp_rs1 868 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_bnez_cg_fn 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_bnez_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 3 gpr 868 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 8 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_bnez_cg_fn_0 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_bnez_cg_fn_1 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_bnez_cg_fn_2 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_bnez_cg_fn_3 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_bnez_cg_fn_4 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_bnez_cg_fn_5 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_bnez_cg_fn_6 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_bnez_cg_fn_7 0 0 0 0 0 0 0

 13 cp_gpr_hazard 868 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_bnez_cg_fn_8 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_bnez_cg_fn_8 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 12 valid_hazard 868 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 2 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_bnez_cg_fn_9 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_bnez_cg_fn_a 0 0 0 0 0 0 0

 11 cp_imm_sign 869 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_bnez_cg_fn_b 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_bnez_cg_fn_b 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::c_srli_cg __coverage_riscv_instr_cover_group.c_srli_cg unused_riscv_instr_cover_group_c_srli_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 872 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

2
0
0
0
 6 cp_rs1 872 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_srli_cg_fn 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_srli_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 3 gpr 872 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 8 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_srli_cg_fn_0 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_srli_cg_fn_1 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_srli_cg_fn_2 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_srli_cg_fn_3 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_srli_cg_fn_4 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_srli_cg_fn_5 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_srli_cg_fn_6 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_srli_cg_fn_7 0 0 0 0 0 0 0

 13 cp_gpr_hazard 872 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_srli_cg_fn_8 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_srli_cg_fn_8 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 12 valid_hazard 872 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 2 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_srli_cg_fn_9 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_srli_cg_fn_a 0 0 0 0 0 0 0

end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::c_srai_cg __coverage_riscv_instr_cover_group.c_srai_cg unused_riscv_instr_cover_group_c_srai_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 875 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

2
0
0
0
 6 cp_rs1 875 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_srai_cg_fn 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_srai_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 3 gpr 875 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 8 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_srai_cg_fn_0 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_srai_cg_fn_1 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_srai_cg_fn_2 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_srai_cg_fn_3 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_srai_cg_fn_4 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_srai_cg_fn_5 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_srai_cg_fn_6 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_srai_cg_fn_7 0 0 0 0 0 0 0

 13 cp_gpr_hazard 875 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_srai_cg_fn_8 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_srai_cg_fn_8 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 12 valid_hazard 875 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 2 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_srai_cg_fn_9 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_srai_cg_fn_a 0 0 0 0 0 0 0

end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::c_slli_cg __coverage_riscv_instr_cover_group.c_slli_cg unused_riscv_instr_cover_group_c_slli_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 878 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

2
0
0
0
 5 cp_rd 879 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_slli_cg_fn 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_slli_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 2 0 0 1 1 8 non_zero 880 0 0 2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_slli_cg_fn_0 0 0 0 0 0 0 0

 13 cp_gpr_hazard 882 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_slli_cg_fn_1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_slli_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 12 valid_hazard 882 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 2 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_slli_cg_fn_2 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_slli_cg_fn_3 0 0 0 0 0 0 0

end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::c_j_cg __coverage_riscv_instr_cover_group.c_j_cg unused_riscv_instr_cover_group_c_j_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 887 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

1
0
0
0
 11 cp_imm_sign 887 0 0 0 0 0 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_j_cg_fn 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_j_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::c_jal_cg __coverage_riscv_instr_cover_group.c_jal_cg unused_riscv_instr_cover_group_c_jal_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 890 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

1
0
0
0
 11 cp_imm_sign 890 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_jal_cg_fn 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_jal_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::c_jr_cg __coverage_riscv_instr_cover_group.c_jr_cg unused_riscv_instr_cover_group_c_jr_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 893 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

2
0
0
0
 6 cp_rs1 894 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_jr_cg_fn 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_jr_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 2 0 0 1 1 4 zero 895 0 0 2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_jr_cg_fn_0 0 0 0 0 0 0 0

 12 cp_rs1_align 897 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_jr_cg_fn_1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_jr_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 2 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::c_jalr_cg __coverage_riscv_instr_cover_group.c_jalr_cg unused_riscv_instr_cover_group_c_jalr_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 900 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

3
0
0
0
 6 cp_rs1 901 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_jalr_cg_fn 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_jalr_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 2 0 0 1 1 4 zero 902 0 0 2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_jalr_cg_fn_0 0 0 0 0 0 0 0

 12 cp_rs1_align 904 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_jalr_cg_fn_1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_jalr_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 2 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rd_align 905 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_jalr_cg_fn_2 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_jalr_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::c_ld_cg __coverage_riscv_instr_cover_group.c_ld_cg unused_riscv_instr_cover_group_c_ld_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 910 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

4
0
0
0
 6 cp_rs1 910 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_ld_cg_fn 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_ld_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 3 gpr 910 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 8 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_ld_cg_fn_0 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_ld_cg_fn_1 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_ld_cg_fn_2 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_ld_cg_fn_3 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_ld_cg_fn_4 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_ld_cg_fn_5 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_ld_cg_fn_6 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_ld_cg_fn_7 0 0 0 0 0 0 0

 5 cp_rd 910 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_ld_cg_fn_8 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_ld_cg_fn_8 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 3 gpr 910 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 8 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_ld_cg_fn_0 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_ld_cg_fn_1 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_ld_cg_fn_2 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_ld_cg_fn_3 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_ld_cg_fn_4 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_ld_cg_fn_5 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_ld_cg_fn_6 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_ld_cg_fn_7 0 0 0 0 0 0 0

 13 cp_gpr_hazard 910 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_ld_cg_fn_9 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_ld_cg_fn_9 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_lsu_hazard 910 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_ld_cg_fn_a 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_ld_cg_fn_a 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 12 valid_hazard 910 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 2 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_ld_cg_fn_b 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_ld_cg_fn_c 0 0 0 0 0 0 0

end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::c_ldsp_cg __coverage_riscv_instr_cover_group.c_ldsp_cg unused_riscv_instr_cover_group_c_ldsp_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 913 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

1
0
0
0
 5 cp_rd 913 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_ldsp_cg_fn 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_ldsp_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 3 gpr 913 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 8 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_ldsp_cg_fn_0 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_ldsp_cg_fn_1 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_ldsp_cg_fn_2 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_ldsp_cg_fn_3 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_ldsp_cg_fn_4 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_ldsp_cg_fn_5 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_ldsp_cg_fn_6 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_ldsp_cg_fn_7 0 0 0 0 0 0 0

end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::c_sd_cg __coverage_riscv_instr_cover_group.c_sd_cg unused_riscv_instr_cover_group_c_sd_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 916 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

4
0
0
0
 6 cp_rs1 916 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sd_cg_fn 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sd_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 3 gpr 916 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 8 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sd_cg_fn_0 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sd_cg_fn_1 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sd_cg_fn_2 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sd_cg_fn_3 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sd_cg_fn_4 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sd_cg_fn_5 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sd_cg_fn_6 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sd_cg_fn_7 0 0 0 0 0 0 0

 6 cp_rs2 916 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sd_cg_fn_8 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sd_cg_fn_8 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 3 gpr 916 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 8 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sd_cg_fn_0 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sd_cg_fn_1 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sd_cg_fn_2 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sd_cg_fn_3 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sd_cg_fn_4 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sd_cg_fn_5 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sd_cg_fn_6 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sd_cg_fn_7 0 0 0 0 0 0 0

 13 cp_gpr_hazard 916 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sd_cg_fn_9 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sd_cg_fn_9 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 12 valid_hazard 916 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 2 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sd_cg_fn_a 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sd_cg_fn_b 0 0 0 0 0 0 0

 13 cp_lsu_hazard 916 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sd_cg_fn_c 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sd_cg_fn_c 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 12 valid_hazard 916 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 3 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sd_cg_fn_a 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sd_cg_fn_d 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sd_cg_fn_e 0 0 0 0 0 0 0

end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::c_sdsp_cg __coverage_riscv_instr_cover_group.c_sdsp_cg unused_riscv_instr_cover_group_c_sdsp_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 919 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

1
0
0
0
 6 cp_rs2 919 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sdsp_cg_fn 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sdsp_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 3 gpr 919 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 8 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sdsp_cg_fn_0 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sdsp_cg_fn_1 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sdsp_cg_fn_2 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sdsp_cg_fn_3 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sdsp_cg_fn_4 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sdsp_cg_fn_5 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sdsp_cg_fn_6 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sdsp_cg_fn_7 0 0 0 0 0 0 0

end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::c_addiw_cg __coverage_riscv_instr_cover_group.c_addiw_cg unused_riscv_instr_cover_group_c_addiw_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 922 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

3
0
0
0
 5 cp_rd 922 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addiw_cg_fn 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addiw_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 2 0 0 1 1 8 non_zero 922 0 0 2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addiw_cg_fn_0 0 0 0 0 0 0 0

 11 cp_imm_sign 922 0 0 0 0 0 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addiw_cg_fn_1 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addiw_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 922 0 0 0 0 0 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addiw_cg_fn_2 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addiw_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 12 valid_hazard 922 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 3 1 1 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addiw_cg_fn_3 0 0 0 0 0 0 0
 1 1 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addiw_cg_fn_4 0 0 0 0 0 0 0
 1 1 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addiw_cg_fn_5 0 0 0 0 0 0 0

end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::c_subw_cg __coverage_riscv_instr_cover_group.c_subw_cg unused_riscv_instr_cover_group_c_subw_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 925 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

3
0
0
0
 5 cp_rd 925 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_subw_cg_fn 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_subw_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 3 gpr 925 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 8 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_subw_cg_fn_0 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_subw_cg_fn_1 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_subw_cg_fn_2 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_subw_cg_fn_3 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_subw_cg_fn_4 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_subw_cg_fn_5 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_subw_cg_fn_6 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_subw_cg_fn_7 0 0 0 0 0 0 0

 6 cp_rs2 925 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_subw_cg_fn_8 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_subw_cg_fn_8 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 3 gpr 925 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 8 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_subw_cg_fn_0 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_subw_cg_fn_1 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_subw_cg_fn_2 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_subw_cg_fn_3 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_subw_cg_fn_4 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_subw_cg_fn_5 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_subw_cg_fn_6 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_subw_cg_fn_7 0 0 0 0 0 0 0

 13 cp_gpr_hazard 925 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_subw_cg_fn_9 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_subw_cg_fn_9 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::c_addw_cg __coverage_riscv_instr_cover_group.c_addw_cg unused_riscv_instr_cover_group_c_addw_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 928 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

3
0
0
0
 5 cp_rd 928 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addw_cg_fn 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addw_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 3 gpr 928 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 8 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addw_cg_fn_0 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addw_cg_fn_1 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addw_cg_fn_2 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addw_cg_fn_3 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addw_cg_fn_4 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addw_cg_fn_5 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addw_cg_fn_6 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addw_cg_fn_7 0 0 0 0 0 0 0

 6 cp_rs2 928 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addw_cg_fn_8 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addw_cg_fn_8 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 3 gpr 928 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 8 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addw_cg_fn_0 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addw_cg_fn_1 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addw_cg_fn_2 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addw_cg_fn_3 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addw_cg_fn_4 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addw_cg_fn_5 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addw_cg_fn_6 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addw_cg_fn_7 0 0 0 0 0 0 0

 13 cp_gpr_hazard 928 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addw_cg_fn_9 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addw_cg_fn_9 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::hint_cg __coverage_riscv_instr_cover_group.hint_cg unused_riscv_instr_cover_group_hint_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 931 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

1
0
0
0
 7 cp_hint 932 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_hint_cg_fn 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_hint_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 16 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 9 1 1 0 1 1 1 4 addi 937 0 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 5 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_hint_cg_fn_0 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_hint_cg_fn_1 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_hint_cg_fn_2 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_hint_cg_fn_3 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_hint_cg_fn_4 0 0 0 0 0 0 0
 1 1 0 1 1 1 2 li 938 0 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_hint_cg_fn_5 0 0 0 0 0 0 0
 1 1 0 1 1 1 3 lui 939 0 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_hint_cg_fn_6 0 0 0 0 0 0 0
 1 1 0 1 1 1 6 srli64 940 0 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_hint_cg_fn_7 0 0 0 0 0 0 0
 1 1 0 1 1 1 6 srai64 941 0 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_hint_cg_fn_8 0 0 0 0 0 0 0
 1 1 0 1 1 1 4 slli 942 0 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_hint_cg_fn_9 0 0 0 0 0 0 0
 1 1 0 1 1 1 6 slli64 943 0 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_hint_cg_fn_a 0 0 0 0 0 0 0
 1 1 0 1 1 1 2 mv 948 0 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 5 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_hint_cg_fn_b 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_hint_cg_fn_c 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_hint_cg_fn_d 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_hint_cg_fn_e 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_hint_cg_fn_f 0 0 0 0 0 0 0
 1 1 0 1 1 1 3 add 953 0 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 5 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_hint_cg_fn_10 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_hint_cg_fn_11 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_hint_cg_fn_12 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_hint_cg_fn_13 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_hint_cg_fn_14 0 0 0 0 0 0 0

end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::illegal_compressed_instr_cg __coverage_riscv_instr_cover_group.illegal_compressed_instr_cg unused_riscv_instr_cover_group_illegal_compressed_instr_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 958 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

1
0
0
0
 8 cp_point 959 0 0 0 0 0 95 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_illegal_compressed_instr_cg_fn 95 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_illegal_compressed_instr_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 16 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 11 1 1 0 1 1 1 9 c_illegal 960 0 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 97 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_illegal_compressed_instr_cg_fn_0 0 0 0 0 0 0 0
 1 1 0 1 1 1 10 c_addi4spn 963 0 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 3 1 1 97 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_illegal_compressed_instr_cg_fn_1 0 0 0 0 0 0 0
 1 1 97 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_illegal_compressed_instr_cg_fn_2 0 0 0 0 0 0 0
 1 1 97 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_illegal_compressed_instr_cg_fn_3 0 0 0 0 0 0 0
 1 1 0 1 1 1 7 c_addiw 964 0 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 97 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_illegal_compressed_instr_cg_fn_4 0 0 0 0 0 0 0
 1 1 0 1 1 1 10 c_addi16sp 965 0 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 97 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_illegal_compressed_instr_cg_fn_5 0 0 0 0 0 0 0
 1 1 0 1 1 1 5 c_lui 969 0 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 4 1 1 97 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_illegal_compressed_instr_cg_fn_6 0 0 0 0 0 0 0
 1 1 97 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_illegal_compressed_instr_cg_fn_7 0 0 0 0 0 0 0
 1 1 97 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_illegal_compressed_instr_cg_fn_8 0 0 0 0 0 0 0
 1 1 97 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_illegal_compressed_instr_cg_fn_9 0 0 0 0 0 0 0
 1 1 0 1 1 1 10 c_reserv_0 970 0 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 97 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_illegal_compressed_instr_cg_fn_a 0 0 0 0 0 0 0
 1 1 0 1 1 1 10 c_reserv_1 971 0 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 97 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_illegal_compressed_instr_cg_fn_b 0 0 0 0 0 0 0
 1 1 0 1 1 1 4 c_jr 972 0 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 97 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_illegal_compressed_instr_cg_fn_c 0 0 0 0 0 0 0
 1 1 0 1 1 1 6 c_lwsp 973 0 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 97 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_illegal_compressed_instr_cg_fn_d 0 0 0 0 0 0 0
 1 1 0 1 1 1 6 c_lqsp 974 0 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 97 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_illegal_compressed_instr_cg_fn_e 0 0 0 0 0 0 0
 1 1 0 1 1 1 6 c_ldsp 975 0 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 97 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_illegal_compressed_instr_cg_fn_f 0 0 0 0 0 0 0

end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::opcode_cg __coverage_riscv_instr_cover_group.opcode_cg unused_riscv_instr_cover_group_opcode_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 980 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

1
0
0
0
 9 cp_opcode 981 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_opcode_cg_fn 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_opcode_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 5 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::compressed_opcode_cg __coverage_riscv_instr_cover_group.compressed_opcode_cg unused_riscv_instr_cover_group_compressed_opcode_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 985 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

3
0
0
0
 5 cp_00 986 0 0 0 0 0 88 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_compressed_opcode_cg_fn 88 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_compressed_opcode_cg_fn 0 0 0 0 0 0 90 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_compressed_opcode_cg_fn_0 0 0 0 -1 0 0 -1 0 0 0 2 3 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_01 987 0 0 0 0 0 88 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_compressed_opcode_cg_fn 88 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_compressed_opcode_cg_fn 0 0 0 0 0 0 90 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_compressed_opcode_cg_fn_1 0 0 0 -1 0 0 -1 0 0 0 2 3 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_10 988 0 0 0 0 0 88 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_compressed_opcode_cg_fn 88 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_compressed_opcode_cg_fn 0 0 0 0 0 0 90 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_compressed_opcode_cg_fn_2 0 0 0 -1 0 0 -1 0 0 0 2 3 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::branch_hit_history_cg __coverage_riscv_instr_cover_group.branch_hit_history_cg unused_riscv_instr_cover_group_branch_hit_history_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 992 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

1
0
0
0
 17 cp_branch_history 993 0 0 0 0 0 89 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_branch_hit_history_cg_fn 89 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_branch_hit_history_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 5 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::privileged_csr_cg __coverage_riscv_instr_cover_group.privileged_csr_cg unused_riscv_instr_cover_group_privileged_csr_cg_loop_label riscv_instr_pkg 0 0 0 0 0  ( 0 
)
 0 1016 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

1
0
0
0
 6 cp_csr 1017 0 0 0 0 0 85 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_privileged_csr_cg_fn 85 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_privileged_csr_cg_fn 0 0 0 87 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_privileged_csr_cg_fn_3 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 12 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 4 pcsr 1018 0 0 1 0 0 0 0 0 87 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_privileged_csr_cg_fn_2 87 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_privileged_csr_cg_fn_4 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 87 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_privileged_csr_cg_fn_0 0 87 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_privileged_csr_cg_fn_1 0 0 0 0 0

end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::mcause_exception_cg __coverage_riscv_instr_cover_group.mcause_exception_cg unused_riscv_instr_cover_group_mcause_exception_cg_loop_label riscv_instr_pkg 0 0 0 0 0  ( 0 
)
 0 1023 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

1
0
0
0
 12 cp_exception 1024 0 0 0 0 0 87 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mcause_exception_cg_fn 87 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mcause_exception_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 4 1 34 riscv_instr_pkg::exception_cause_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 9 exception 1025 0 1 1 0 0 0 0 0 89 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mcause_exception_cg_fn_2 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 89 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mcause_exception_cg_fn_0 0 89 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mcause_exception_cg_fn_1 0 0 0 0 0

end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::mcause_interrupt_cg __coverage_riscv_instr_cover_group.mcause_interrupt_cg unused_riscv_instr_cover_group_mcause_interrupt_cg_loop_label riscv_instr_pkg 0 0 0 0 0  ( 0 
)
 0 1030 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

1
0
0
0
 12 cp_interrupt 1031 0 0 0 0 0 87 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mcause_interrupt_cg_fn 87 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mcause_interrupt_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 4 1 34 riscv_instr_pkg::interrupt_cause_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 9 interrupt 1032 0 1 1 0 0 0 0 0 89 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mcause_interrupt_cg_fn_2 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 89 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mcause_interrupt_cg_fn_0 0 89 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mcause_interrupt_cg_fn_1 0 0 0 0 0

end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::mepc_alignment_cg __coverage_riscv_instr_cover_group.mepc_alignment_cg unused_riscv_instr_cover_group_mepc_alignment_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 1036 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

1
0
0
0
 8 cp_align 1037 0 0 0 0 0 85 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mepc_alignment_cg_fn 85 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mepc_alignment_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 2 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 9 alignment 1038 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 2 1 1 87 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mepc_alignment_cg_fn_0 0 0 0 0 0 0 0
 1 1 87 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mepc_alignment_cg_fn_1 0 0 0 0 0 0 0

end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::mstatus_m_cg __coverage_riscv_instr_cover_group.mstatus_m_cg unused_riscv_instr_cover_group_mstatus_m_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 1042 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

3
0
0
0
 6 cp_mie 1043 0 0 0 0 0 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mstatus_m_cg_fn 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mstatus_m_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 7 cp_mpie 1044 0 0 0 0 0 82 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mstatus_m_cg_fn_0 82 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mstatus_m_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_mpp 1045 0 0 0 0 0 82 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mstatus_m_cg_fn_1 82 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mstatus_m_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 2 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::fcsr_cg __coverage_riscv_instr_cover_group.fcsr_cg unused_riscv_instr_cover_group_fcsr_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 1048 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

2
0
0
0
 9 cp_fflags 1049 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fcsr_cg_fn 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fcsr_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 5 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_frm 1050 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fcsr_cg_fn_0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fcsr_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 3 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 2 0 0 1 1 7 invalid 1051 0 0 2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 2 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fcsr_cg_fn_1 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fcsr_cg_fn_2 0 0 0 0 0 0 0

end_coverage_group
