
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _292_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _292_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015023    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001609    0.000804    0.000804 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021994    0.023158    0.055576    0.056381 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023167    0.000801    0.057182 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020419    0.023463    0.065404    0.122586 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023477    0.001029    0.123615 ^ _292_/CLK (sg13g2_dfrbpq_1)
     2    0.012308    0.046107    0.183750    0.307365 v _292_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.046129    0.000935    0.308300 v fanout47/A (sg13g2_buf_8)
     8    0.043668    0.031498    0.090468    0.398767 v fanout47/X (sg13g2_buf_8)
                                                         net47 (net)
                      0.031844    0.002209    0.400977 v _167_/B1 (sg13g2_a21oi_1)
     1    0.007537    0.060172    0.061906    0.462883 ^ _167_/Y (sg13g2_a21oi_1)
                                                         _116_ (net)
                      0.060179    0.000528    0.463410 ^ _168_/B (sg13g2_nor2_1)
     1    0.002978    0.024641    0.038976    0.502386 v _168_/Y (sg13g2_nor2_1)
                                                         CTRL.P0 (net)
                      0.024641    0.000171    0.502558 v _292_/D (sg13g2_dfrbpq_1)
                                              0.502558   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015023    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001609    0.000804    0.000804 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021994    0.023158    0.055576    0.056381 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023167    0.000801    0.057182 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020419    0.023463    0.065404    0.122586 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023477    0.001029    0.123615 ^ _292_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.273615   clock uncertainty
                                  0.000000    0.273615   clock reconvergence pessimism
                                 -0.035130    0.238485   library hold time
                                              0.238485   data required time
---------------------------------------------------------------------------------------------
                                              0.238485   data required time
                                             -0.502558   data arrival time
---------------------------------------------------------------------------------------------
                                              0.264073   slack (MET)


Startpoint: _288_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _291_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015023    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001609    0.000804    0.000804 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021994    0.023158    0.055576    0.056381 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023170    0.000933    0.057313 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017692    0.022252    0.064540    0.121853 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022253    0.000374    0.122227 ^ _288_/CLK (sg13g2_dfrbpq_2)
     3    0.025170    0.062564    0.206484    0.328711 ^ _288_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.062598    0.001351    0.330061 ^ fanout54/A (sg13g2_buf_8)
     8    0.041914    0.034377    0.091362    0.421423 ^ fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.034397    0.000377    0.421800 ^ _158_/A (sg13g2_nor3_1)
     2    0.012121    0.046410    0.060713    0.482513 v _158_/Y (sg13g2_nor3_1)
                                                         _108_ (net)
                      0.046426    0.000700    0.483213 v _159_/B (sg13g2_xnor2_1)
     1    0.001631    0.026621    0.053709    0.536922 v _159_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.026621    0.000064    0.536985 v _291_/D (sg13g2_dfrbpq_1)
                                              0.536985   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015023    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001609    0.000804    0.000804 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021994    0.023158    0.055576    0.056381 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023167    0.000801    0.057182 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020419    0.023463    0.065404    0.122586 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023479    0.001121    0.123706 ^ _291_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.273706   clock uncertainty
                                  0.000000    0.273706   clock reconvergence pessimism
                                 -0.035757    0.237949   library hold time
                                              0.237949   data required time
---------------------------------------------------------------------------------------------
                                              0.237949   data required time
                                             -0.536985   data arrival time
---------------------------------------------------------------------------------------------
                                              0.299036   slack (MET)


Startpoint: _285_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _285_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015023    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001609    0.000804    0.000804 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021994    0.023158    0.055576    0.056381 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023167    0.000801    0.057182 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020419    0.023463    0.065404    0.122586 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023476    0.001004    0.123589 ^ _285_/CLK (sg13g2_dfrbpq_1)
     1    0.008972    0.036353    0.175936    0.299526 v _285_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.036356    0.000367    0.299893 v fanout65/A (sg13g2_buf_8)
     7    0.047582    0.032706    0.086777    0.386670 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.033127    0.002767    0.389437 v _141_/B (sg13g2_xnor2_1)
     2    0.010777    0.073993    0.088607    0.478044 v _141_/Y (sg13g2_xnor2_1)
                                                         _093_ (net)
                      0.074002    0.000662    0.478706 v _272_/B (sg13g2_xnor2_1)
     1    0.001770    0.027281    0.063578    0.542284 v _272_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.027281    0.000067    0.542350 v _285_/D (sg13g2_dfrbpq_1)
                                              0.542350   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015023    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001609    0.000804    0.000804 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021994    0.023158    0.055576    0.056381 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023167    0.000801    0.057182 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020419    0.023463    0.065404    0.122586 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023476    0.001004    0.123589 ^ _285_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.273589   clock uncertainty
                                  0.000000    0.273589   clock reconvergence pessimism
                                 -0.035967    0.237623   library hold time
                                              0.237623   data required time
---------------------------------------------------------------------------------------------
                                              0.237623   data required time
                                             -0.542350   data arrival time
---------------------------------------------------------------------------------------------
                                              0.304727   slack (MET)


Startpoint: _286_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _286_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015023    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001609    0.000804    0.000804 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021994    0.023158    0.055576    0.056381 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023167    0.000801    0.057182 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020419    0.023463    0.065404    0.122586 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023476    0.001025    0.123610 ^ _286_/CLK (sg13g2_dfrbpq_1)
     1    0.003279    0.020470    0.162179    0.285789 v _286_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.020470    0.000128    0.285917 v fanout63/A (sg13g2_buf_2)
     4    0.030436    0.058831    0.100150    0.386067 v fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.058889    0.001663    0.387730 v _143_/B (sg13g2_xor2_1)
     2    0.010859    0.049007    0.098720    0.486450 v _143_/X (sg13g2_xor2_1)
                                                         _095_ (net)
                      0.049009    0.000353    0.486803 v _273_/B (sg13g2_xor2_1)
     1    0.002558    0.026777    0.057435    0.544238 v _273_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.026777    0.000094    0.544331 v _286_/D (sg13g2_dfrbpq_1)
                                              0.544331   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015023    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001609    0.000804    0.000804 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021994    0.023158    0.055576    0.056381 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023167    0.000801    0.057182 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020419    0.023463    0.065404    0.122586 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023476    0.001025    0.123610 ^ _286_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.273610   clock uncertainty
                                  0.000000    0.273610   clock reconvergence pessimism
                                 -0.035807    0.237804   library hold time
                                              0.237804   data required time
---------------------------------------------------------------------------------------------
                                              0.237804   data required time
                                             -0.544331   data arrival time
---------------------------------------------------------------------------------------------
                                              0.306528   slack (MET)


Startpoint: _291_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015023    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001609    0.000804    0.000804 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021994    0.023158    0.055576    0.056381 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023167    0.000801    0.057182 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020419    0.023463    0.065404    0.122586 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023479    0.001121    0.123706 ^ _291_/CLK (sg13g2_dfrbpq_1)
     2    0.007132    0.030974    0.171448    0.295154 v _291_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.031005    0.000456    0.295610 v output2/A (sg13g2_buf_2)
     1    0.080918    0.131972    0.164245    0.459855 v output2/X (sg13g2_buf_2)
                                                         sign (net)
                      0.132115    0.003611    0.463466 v sign (out)
                                              0.463466   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.463466   data arrival time
---------------------------------------------------------------------------------------------
                                              0.313466   slack (MET)


Startpoint: _292_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _288_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015023    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001609    0.000804    0.000804 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021994    0.023158    0.055576    0.056381 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023167    0.000801    0.057182 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020419    0.023463    0.065404    0.122586 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023477    0.001029    0.123615 ^ _292_/CLK (sg13g2_dfrbpq_1)
     2    0.012308    0.046107    0.183750    0.307365 v _292_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.046129    0.000935    0.308300 v fanout47/A (sg13g2_buf_8)
     8    0.043668    0.031498    0.090468    0.398767 v fanout47/X (sg13g2_buf_8)
                                                         net47 (net)
                      0.031702    0.001395    0.400162 v _147_/A (sg13g2_xor2_1)
     2    0.011159    0.049900    0.092491    0.492653 v _147_/X (sg13g2_xor2_1)
                                                         _099_ (net)
                      0.049902    0.000364    0.493018 v _275_/B (sg13g2_xor2_1)
     1    0.002952    0.027828    0.059538    0.552556 v _275_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.027828    0.000109    0.552665 v _288_/D (sg13g2_dfrbpq_2)
                                              0.552665   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015023    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001609    0.000804    0.000804 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021994    0.023158    0.055576    0.056381 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023170    0.000933    0.057313 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017692    0.022252    0.064540    0.121853 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022253    0.000374    0.122227 ^ _288_/CLK (sg13g2_dfrbpq_2)
                                  0.150000    0.272227   clock uncertainty
                                  0.000000    0.272227   clock reconvergence pessimism
                                 -0.036441    0.235786   library hold time
                                              0.235786   data required time
---------------------------------------------------------------------------------------------
                                              0.235786   data required time
                                             -0.552665   data arrival time
---------------------------------------------------------------------------------------------
                                              0.316879   slack (MET)


Startpoint: _292_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _290_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015023    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001609    0.000804    0.000804 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021994    0.023158    0.055576    0.056381 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023167    0.000801    0.057182 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020419    0.023463    0.065404    0.122586 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023477    0.001029    0.123615 ^ _292_/CLK (sg13g2_dfrbpq_1)
     2    0.012308    0.046107    0.183750    0.307365 v _292_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.046122    0.000794    0.308159 v fanout48/A (sg13g2_buf_2)
     5    0.030213    0.059157    0.111618    0.419778 v fanout48/X (sg13g2_buf_2)
                                                         net48 (net)
                      0.059359    0.002704    0.422481 v _151_/A (sg13g2_xnor2_1)
     1    0.006077    0.047852    0.085817    0.508298 v _151_/Y (sg13g2_xnor2_1)
                                                         _102_ (net)
                      0.047856    0.000472    0.508770 v _152_/B (sg13g2_xnor2_1)
     1    0.003778    0.036805    0.063655    0.572425 v _152_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.036805    0.000214    0.572639 v _290_/D (sg13g2_dfrbpq_1)
                                              0.572639   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015023    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001609    0.000804    0.000804 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021994    0.023158    0.055576    0.056381 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023170    0.000933    0.057313 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017692    0.022252    0.064540    0.121853 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022253    0.000373    0.122226 ^ _290_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.272226   clock uncertainty
                                  0.000000    0.272226   clock reconvergence pessimism
                                 -0.039240    0.232986   library hold time
                                              0.232986   data required time
---------------------------------------------------------------------------------------------
                                              0.232986   data required time
                                             -0.572639   data arrival time
---------------------------------------------------------------------------------------------
                                              0.339653   slack (MET)


Startpoint: _287_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _287_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015023    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001609    0.000804    0.000804 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021994    0.023158    0.055576    0.056381 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023170    0.000933    0.057313 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017692    0.022252    0.064540    0.121853 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022253    0.000385    0.122239 ^ _287_/CLK (sg13g2_dfrbpq_2)
     3    0.020135    0.043572    0.193855    0.316093 v _287_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_3.A (net)
                      0.043621    0.001302    0.317395 v fanout59/A (sg13g2_buf_8)
     8    0.041526    0.030738    0.088224    0.405620 v fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.031025    0.002095    0.407714 v _145_/B (sg13g2_xnor2_1)
     2    0.011961    0.080381    0.092837    0.500551 v _145_/Y (sg13g2_xnor2_1)
                                                         _097_ (net)
                      0.080391    0.000754    0.501305 v _274_/B (sg13g2_xor2_1)
     1    0.004085    0.030341    0.076734    0.578039 v _274_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.030341    0.000229    0.578268 v _287_/D (sg13g2_dfrbpq_2)
                                              0.578268   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015023    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001609    0.000804    0.000804 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021994    0.023158    0.055576    0.056381 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023170    0.000933    0.057313 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017692    0.022252    0.064540    0.121853 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022253    0.000385    0.122239 ^ _287_/CLK (sg13g2_dfrbpq_2)
                                  0.150000    0.272239   clock uncertainty
                                  0.000000    0.272239   clock reconvergence pessimism
                                 -0.037250    0.234989   library hold time
                                              0.234989   data required time
---------------------------------------------------------------------------------------------
                                              0.234989   data required time
                                             -0.578268   data arrival time
---------------------------------------------------------------------------------------------
                                              0.343280   slack (MET)


Startpoint: _292_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _289_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015023    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001609    0.000804    0.000804 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021994    0.023158    0.055576    0.056381 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023167    0.000801    0.057182 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020419    0.023463    0.065404    0.122586 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023477    0.001029    0.123615 ^ _292_/CLK (sg13g2_dfrbpq_1)
     2    0.012308    0.046107    0.183750    0.307365 v _292_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.046122    0.000794    0.308159 v fanout48/A (sg13g2_buf_2)
     5    0.030213    0.059157    0.111618    0.419778 v fanout48/X (sg13g2_buf_2)
                                                         net48 (net)
                      0.059272    0.002290    0.422068 v _136_/A (sg13g2_xnor2_1)
     2    0.010023    0.069422    0.103377    0.525445 v _136_/Y (sg13g2_xnor2_1)
                                                         _088_ (net)
                      0.069446    0.000253    0.525698 v _149_/A (sg13g2_xor2_1)
     1    0.002164    0.025669    0.068379    0.594077 v _149_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.025669    0.000081    0.594158 v _289_/D (sg13g2_dfrbpq_1)
                                              0.594158   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015023    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001609    0.000804    0.000804 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021994    0.023158    0.055576    0.056381 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023170    0.000933    0.057313 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017692    0.022252    0.064540    0.121853 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022253    0.000391    0.122245 ^ _289_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.272245   clock uncertainty
                                  0.000000    0.272245   clock reconvergence pessimism
                                 -0.035711    0.236534   library hold time
                                              0.236534   data required time
---------------------------------------------------------------------------------------------
                                              0.236534   data required time
                                             -0.594158   data arrival time
---------------------------------------------------------------------------------------------
                                              0.357624   slack (MET)


Startpoint: _290_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015023    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001609    0.000804    0.000804 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021994    0.023158    0.055576    0.056381 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023170    0.000933    0.057313 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017692    0.022252    0.064540    0.121853 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022253    0.000373    0.122226 ^ _290_/CLK (sg13g2_dfrbpq_1)
     1    0.009518    0.048172    0.182683    0.304909 ^ _290_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.048174    0.000403    0.305312 ^ fanout50/A (sg13g2_buf_8)
     8    0.052809    0.039179    0.089338    0.394650 ^ fanout50/X (sg13g2_buf_8)
                                                         net50 (net)
                      0.039371    0.002064    0.396714 ^ fanout49/A (sg13g2_buf_8)
     8    0.032869    0.029599    0.077682    0.474396 ^ fanout49/X (sg13g2_buf_8)
                                                         net49 (net)
                      0.029691    0.001473    0.475869 ^ _265_/B1 (sg13g2_a21oi_1)
     1    0.003694    0.020854    0.031396    0.507265 v _265_/Y (sg13g2_a21oi_1)
                                                         net7 (net)
                      0.020855    0.000272    0.507537 v output7/A (sg13g2_buf_2)
     1    0.081734    0.132873    0.161164    0.668701 v output7/X (sg13g2_buf_2)
                                                         sine_out[12] (net)
                      0.132975    0.002409    0.671110 v sine_out[12] (out)
                                              0.671110   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.671110   data arrival time
---------------------------------------------------------------------------------------------
                                              0.521110   slack (MET)


Startpoint: _290_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015023    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001609    0.000804    0.000804 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021994    0.023158    0.055576    0.056381 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023170    0.000933    0.057313 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017692    0.022252    0.064540    0.121853 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022253    0.000373    0.122226 ^ _290_/CLK (sg13g2_dfrbpq_1)
     1    0.009518    0.048172    0.182683    0.304909 ^ _290_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.048174    0.000403    0.305312 ^ fanout50/A (sg13g2_buf_8)
     8    0.052809    0.039179    0.089338    0.394650 ^ fanout50/X (sg13g2_buf_8)
                                                         net50 (net)
                      0.039371    0.002064    0.396714 ^ fanout49/A (sg13g2_buf_8)
     8    0.032869    0.029599    0.077682    0.474396 ^ fanout49/X (sg13g2_buf_8)
                                                         net49 (net)
                      0.029704    0.001566    0.475962 ^ _266_/B1 (sg13g2_a21oi_1)
     1    0.003293    0.019798    0.030453    0.506415 v _266_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.019799    0.000132    0.506546 v output8/A (sg13g2_buf_2)
     1    0.083171    0.135113    0.161993    0.668540 v output8/X (sg13g2_buf_2)
                                                         sine_out[13] (net)
                      0.135234    0.002766    0.671306 v sine_out[13] (out)
                                              0.671306   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.671306   data arrival time
---------------------------------------------------------------------------------------------
                                              0.521306   slack (MET)


Startpoint: _289_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015023    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001609    0.000804    0.000804 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021994    0.023158    0.055576    0.056381 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023170    0.000933    0.057313 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017692    0.022252    0.064540    0.121853 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022253    0.000391    0.122245 ^ _289_/CLK (sg13g2_dfrbpq_1)
     1    0.008746    0.035693    0.174799    0.297044 v _289_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.035696    0.000358    0.297402 v fanout52/A (sg13g2_buf_8)
     8    0.044994    0.031677    0.085302    0.382704 v fanout52/X (sg13g2_buf_8)
                                                         net52 (net)
                      0.032880    0.004796    0.387500 v _213_/A1 (sg13g2_o21ai_1)
     1    0.003709    0.043410    0.091066    0.478566 ^ _213_/Y (sg13g2_o21ai_1)
                                                         _042_ (net)
                      0.043410    0.000147    0.478713 ^ _214_/B1 (sg13g2_a21oi_1)
     1    0.003018    0.021673    0.033915    0.512628 v _214_/Y (sg13g2_a21oi_1)
                                                         net4 (net)
                      0.021674    0.000118    0.512746 v output4/A (sg13g2_buf_2)
     1    0.083277    0.136050    0.160344    0.673090 v output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.136480    0.006315    0.679405 v sine_out[0] (out)
                                              0.679405   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.679405   data arrival time
---------------------------------------------------------------------------------------------
                                              0.529405   slack (MET)


Startpoint: _288_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015023    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001609    0.000804    0.000804 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021994    0.023158    0.055576    0.056381 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023170    0.000933    0.057313 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017692    0.022252    0.064540    0.121853 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022253    0.000374    0.122227 ^ _288_/CLK (sg13g2_dfrbpq_2)
     3    0.025170    0.062564    0.206484    0.328711 ^ _288_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.062571    0.000722    0.329432 ^ fanout55/A (sg13g2_buf_8)
     8    0.041076    0.033863    0.090340    0.419772 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.036993    0.007840    0.427612 ^ _271_/A1 (sg13g2_o21ai_1)
     1    0.005537    0.051405    0.072101    0.499713 v _271_/Y (sg13g2_o21ai_1)
                                                         net12 (net)
                      0.051416    0.000700    0.500413 v output12/A (sg13g2_buf_2)
     1    0.083764    0.136979    0.174921    0.675334 v output12/X (sg13g2_buf_2)
                                                         sine_out[17] (net)
                      0.137472    0.006775    0.682109 v sine_out[17] (out)
                                              0.682109   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.682109   data arrival time
---------------------------------------------------------------------------------------------
                                              0.532109   slack (MET)


Startpoint: _290_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015023    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001609    0.000804    0.000804 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021994    0.023158    0.055576    0.056381 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023170    0.000933    0.057313 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017692    0.022252    0.064540    0.121853 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022253    0.000373    0.122226 ^ _290_/CLK (sg13g2_dfrbpq_1)
     1    0.009518    0.048172    0.182683    0.304909 ^ _290_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.048174    0.000403    0.305312 ^ fanout50/A (sg13g2_buf_8)
     8    0.052809    0.039179    0.089338    0.394650 ^ fanout50/X (sg13g2_buf_8)
                                                         net50 (net)
                      0.039371    0.002064    0.396714 ^ fanout49/A (sg13g2_buf_8)
     8    0.032869    0.029599    0.077682    0.474396 ^ fanout49/X (sg13g2_buf_8)
                                                         net49 (net)
                      0.029754    0.001904    0.476300 ^ _259_/B1 (sg13g2_a21oi_1)
     1    0.007128    0.030521    0.039645    0.515944 v _259_/Y (sg13g2_a21oi_1)
                                                         net21 (net)
                      0.030555    0.000806    0.516751 v output21/A (sg13g2_buf_2)
     1    0.081794    0.133068    0.165939    0.682690 v output21/X (sg13g2_buf_2)
                                                         sine_out[9] (net)
                      0.133169    0.002400    0.685091 v sine_out[9] (out)
                                              0.685091   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.685091   data arrival time
---------------------------------------------------------------------------------------------
                                              0.535091   slack (MET)


Startpoint: _290_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015023    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001609    0.000804    0.000804 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021994    0.023158    0.055576    0.056381 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023170    0.000933    0.057313 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017692    0.022252    0.064540    0.121853 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022253    0.000373    0.122226 ^ _290_/CLK (sg13g2_dfrbpq_1)
     1    0.009518    0.048172    0.182683    0.304909 ^ _290_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.048174    0.000403    0.305312 ^ fanout50/A (sg13g2_buf_8)
     8    0.052809    0.039179    0.089338    0.394650 ^ fanout50/X (sg13g2_buf_8)
                                                         net50 (net)
                      0.039371    0.002064    0.396714 ^ fanout49/A (sg13g2_buf_8)
     8    0.032869    0.029599    0.077682    0.474396 ^ fanout49/X (sg13g2_buf_8)
                                                         net49 (net)
                      0.029896    0.002666    0.477062 ^ _263_/A (sg13g2_nor2_1)
     1    0.006302    0.031125    0.041776    0.518838 v _263_/Y (sg13g2_nor2_1)
                                                         net6 (net)
                      0.031126    0.000218    0.519057 v output6/A (sg13g2_buf_2)
     1    0.081703    0.132937    0.166094    0.685150 v output6/X (sg13g2_buf_2)
                                                         sine_out[11] (net)
                      0.133039    0.002428    0.687578 v sine_out[11] (out)
                                              0.687578   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.687578   data arrival time
---------------------------------------------------------------------------------------------
                                              0.537578   slack (MET)


Startpoint: _288_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015023    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001609    0.000804    0.000804 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021994    0.023158    0.055576    0.056381 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023170    0.000933    0.057313 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017692    0.022252    0.064540    0.121853 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022253    0.000374    0.122227 ^ _288_/CLK (sg13g2_dfrbpq_2)
     3    0.025170    0.062564    0.206484    0.328711 ^ _288_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.062598    0.001351    0.330061 ^ fanout54/A (sg13g2_buf_8)
     8    0.041914    0.034377    0.091362    0.421423 ^ fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.036703    0.007070    0.428493 ^ _257_/A1 (sg13g2_a21oi_1)
     1    0.010971    0.043172    0.089421    0.517914 v _257_/Y (sg13g2_a21oi_1)
                                                         net19 (net)
                      0.043198    0.000860    0.518775 v output19/A (sg13g2_buf_2)
     1    0.081832    0.133802    0.169675    0.688450 v output19/X (sg13g2_buf_2)
                                                         sine_out[7] (net)
                      0.134146    0.005608    0.694058 v sine_out[7] (out)
                                              0.694058   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.694058   data arrival time
---------------------------------------------------------------------------------------------
                                              0.544058   slack (MET)


Startpoint: _290_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015023    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001609    0.000804    0.000804 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021994    0.023158    0.055576    0.056381 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023170    0.000933    0.057313 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017692    0.022252    0.064540    0.121853 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022253    0.000373    0.122226 ^ _290_/CLK (sg13g2_dfrbpq_1)
     1    0.009518    0.048172    0.182683    0.304909 ^ _290_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.048174    0.000403    0.305312 ^ fanout50/A (sg13g2_buf_8)
     8    0.052809    0.039179    0.089338    0.394650 ^ fanout50/X (sg13g2_buf_8)
                                                         net50 (net)
                      0.039371    0.002064    0.396714 ^ fanout49/A (sg13g2_buf_8)
     8    0.032869    0.029599    0.077682    0.474396 ^ fanout49/X (sg13g2_buf_8)
                                                         net49 (net)
                      0.029823    0.002301    0.476697 ^ _267_/B1 (sg13g2_o21ai_1)
     1    0.004054    0.036909    0.046730    0.523428 v _267_/Y (sg13g2_o21ai_1)
                                                         net9 (net)
                      0.036915    0.000280    0.523708 v output9/A (sg13g2_buf_2)
     1    0.083387    0.136864    0.165296    0.689004 v output9/X (sg13g2_buf_2)
                                                         sine_out[14] (net)
                      0.137851    0.009504    0.698508 v sine_out[14] (out)
                                              0.698508   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.698508   data arrival time
---------------------------------------------------------------------------------------------
                                              0.548508   slack (MET)


Startpoint: _290_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015023    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001609    0.000804    0.000804 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021994    0.023158    0.055576    0.056381 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023170    0.000933    0.057313 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017692    0.022252    0.064540    0.121853 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022253    0.000373    0.122226 ^ _290_/CLK (sg13g2_dfrbpq_1)
     1    0.009232    0.037110    0.175970    0.298196 v _290_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.037114    0.000391    0.298586 v fanout50/A (sg13g2_buf_8)
     8    0.052009    0.034414    0.088640    0.387227 v fanout50/X (sg13g2_buf_8)
                                                         net50 (net)
                      0.034945    0.003331    0.390558 v _249_/S (sg13g2_mux2_1)
     1    0.003801    0.030626    0.096325    0.486883 ^ _249_/X (sg13g2_mux2_1)
                                                         _076_ (net)
                      0.030626    0.000153    0.487036 ^ _250_/B1 (sg13g2_o21ai_1)
     1    0.006443    0.048989    0.057233    0.544269 v _250_/Y (sg13g2_o21ai_1)
                                                         net14 (net)
                      0.049021    0.000608    0.544877 v output14/A (sg13g2_buf_2)
     1    0.081596    0.132228    0.174723    0.719600 v output14/X (sg13g2_buf_2)
                                                         sine_out[2] (net)
                      0.132327    0.002386    0.721986 v sine_out[2] (out)
                                              0.721986   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.721986   data arrival time
---------------------------------------------------------------------------------------------
                                              0.571986   slack (MET)


Startpoint: _290_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015023    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001609    0.000804    0.000804 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021994    0.023158    0.055576    0.056381 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023170    0.000933    0.057313 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017692    0.022252    0.064540    0.121853 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022253    0.000373    0.122226 ^ _290_/CLK (sg13g2_dfrbpq_1)
     1    0.009518    0.048172    0.182683    0.304909 ^ _290_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.048174    0.000403    0.305312 ^ fanout50/A (sg13g2_buf_8)
     8    0.052809    0.039179    0.089338    0.394650 ^ fanout50/X (sg13g2_buf_8)
                                                         net50 (net)
                      0.039263    0.001364    0.396015 ^ _269_/B (sg13g2_and2_1)
     1    0.004762    0.032625    0.090588    0.486603 ^ _269_/X (sg13g2_and2_1)
                                                         _082_ (net)
                      0.032625    0.000188    0.486791 ^ _270_/A2 (sg13g2_a21oi_1)
     1    0.004463    0.031103    0.063657    0.550448 v _270_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.031104    0.000325    0.550773 v output11/A (sg13g2_buf_2)
     1    0.085394    0.139341    0.167041    0.717814 v output11/X (sg13g2_buf_2)
                                                         sine_out[16] (net)
                      0.139808    0.006653    0.724466 v sine_out[16] (out)
                                              0.724466   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.724466   data arrival time
---------------------------------------------------------------------------------------------
                                              0.574466   slack (MET)


Startpoint: _289_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015023    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001609    0.000804    0.000804 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021994    0.023158    0.055576    0.056381 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023170    0.000933    0.057313 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017692    0.022252    0.064540    0.121853 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022253    0.000391    0.122245 ^ _289_/CLK (sg13g2_dfrbpq_1)
     1    0.009032    0.046336    0.181283    0.303528 ^ _289_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.046338    0.000370    0.303898 ^ fanout52/A (sg13g2_buf_8)
     8    0.046050    0.035747    0.085541    0.389439 ^ fanout52/X (sg13g2_buf_8)
                                                         net52 (net)
                      0.036768    0.004642    0.394081 ^ _218_/A (sg13g2_nor2b_1)
     3    0.012957    0.049183    0.057052    0.451133 v _218_/Y (sg13g2_nor2b_1)
                                                         _046_ (net)
                      0.049198    0.000734    0.451867 v _228_/B (sg13g2_nand2b_1)
     1    0.004091    0.030178    0.046159    0.498026 ^ _228_/Y (sg13g2_nand2b_1)
                                                         _056_ (net)
                      0.030179    0.000292    0.498319 ^ _233_/A1 (sg13g2_a21oi_1)
     1    0.004546    0.025776    0.059040    0.557358 v _233_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.025782    0.000292    0.557651 v output13/A (sg13g2_buf_2)
     1    0.082567    0.134938    0.161743    0.719394 v output13/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.135332    0.006019    0.725413 v sine_out[1] (out)
                                              0.725413   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.725413   data arrival time
---------------------------------------------------------------------------------------------
                                              0.575413   slack (MET)


Startpoint: _288_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015023    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001609    0.000804    0.000804 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021994    0.023158    0.055576    0.056381 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023170    0.000933    0.057313 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017692    0.022252    0.064540    0.121853 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022253    0.000374    0.122227 ^ _288_/CLK (sg13g2_dfrbpq_2)
     3    0.025170    0.062564    0.206484    0.328711 ^ _288_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.062571    0.000722    0.329432 ^ fanout55/A (sg13g2_buf_8)
     8    0.041076    0.033863    0.090340    0.419772 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.036980    0.007820    0.427592 ^ _260_/A_N (sg13g2_nand3b_1)
     1    0.004556    0.033846    0.073011    0.500602 ^ _260_/Y (sg13g2_nand3b_1)
                                                         _079_ (net)
                      0.033846    0.000183    0.500786 ^ _261_/B (sg13g2_nand2_1)
     1    0.006181    0.046499    0.061816    0.562602 v _261_/Y (sg13g2_nand2_1)
                                                         net5 (net)
                      0.046521    0.000368    0.562970 v output5/A (sg13g2_buf_2)
     1    0.081629    0.132269    0.173543    0.736513 v output5/X (sg13g2_buf_2)
                                                         sine_out[10] (net)
                      0.132369    0.002398    0.738911 v sine_out[10] (out)
                                              0.738911   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.738911   data arrival time
---------------------------------------------------------------------------------------------
                                              0.588911   slack (MET)


Startpoint: _284_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _284_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015023    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001609    0.000804    0.000804 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021994    0.023158    0.055576    0.056381 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023167    0.000801    0.057182 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020419    0.023463    0.065404    0.122586 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023480    0.001133    0.123719 ^ _284_/CLK (sg13g2_dfrbpq_2)
     4    0.020827    0.054639    0.199686    0.323405 ^ _284_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.Cout0 (net)
                      0.054676    0.001353    0.324758 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009050    0.056067    0.391472    0.716230 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net24 (net)
                      0.056067    0.000714    0.716944 ^ fanout67/A (sg13g2_buf_8)
     8    0.042816    0.034754    0.089414    0.806358 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.035018    0.002155    0.808513 ^ _133_/A (sg13g2_inv_2)
     4    0.013225    0.028179    0.036677    0.845190 v _133_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.028184    0.000300    0.845490 v _284_/D (sg13g2_dfrbpq_2)
                                              0.845490   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015023    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001609    0.000804    0.000804 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021994    0.023158    0.055576    0.056381 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023167    0.000801    0.057182 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020419    0.023463    0.065404    0.122586 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023480    0.001133    0.123719 ^ _284_/CLK (sg13g2_dfrbpq_2)
                                  0.150000    0.273719   clock uncertainty
                                  0.000000    0.273719   clock reconvergence pessimism
                                 -0.036300    0.237419   library hold time
                                              0.237419   data required time
---------------------------------------------------------------------------------------------
                                              0.237419   data required time
                                             -0.845490   data arrival time
---------------------------------------------------------------------------------------------
                                              0.608071   slack (MET)


Startpoint: _284_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015023    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001609    0.000804    0.000804 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021994    0.023158    0.055576    0.056381 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023167    0.000801    0.057182 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020419    0.023463    0.065404    0.122586 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023480    0.001133    0.123719 ^ _284_/CLK (sg13g2_dfrbpq_2)
     4    0.020827    0.054639    0.199686    0.323405 ^ _284_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.Cout0 (net)
                      0.054762    0.002259    0.325664 ^ fanout66/A (sg13g2_buf_8)
     8    0.040670    0.033506    0.086848    0.412512 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.035162    0.005509    0.418021 ^ _254_/B (sg13g2_and3_1)
     2    0.009067    0.053375    0.132609    0.550630 ^ _254_/X (sg13g2_and3_1)
                                                         _078_ (net)
                      0.053379    0.000532    0.551162 ^ _255_/C (sg13g2_nor3_1)
     1    0.004333    0.028506    0.043154    0.594316 v _255_/Y (sg13g2_nor3_1)
                                                         net17 (net)
                      0.028507    0.000270    0.594586 v output17/A (sg13g2_buf_2)
     1    0.081815    0.133093    0.164974    0.759560 v output17/X (sg13g2_buf_2)
                                                         sine_out[5] (net)
                      0.133194    0.002401    0.761961 v sine_out[5] (out)
                                              0.761961   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.761961   data arrival time
---------------------------------------------------------------------------------------------
                                              0.611961   slack (MET)


Startpoint: _288_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015023    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001609    0.000804    0.000804 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021994    0.023158    0.055576    0.056381 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023170    0.000933    0.057313 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017692    0.022252    0.064540    0.121853 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022253    0.000374    0.122227 ^ _288_/CLK (sg13g2_dfrbpq_2)
     3    0.025170    0.062564    0.206484    0.328711 ^ _288_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.062598    0.001351    0.330061 ^ fanout54/A (sg13g2_buf_8)
     8    0.041914    0.034377    0.091362    0.421423 ^ fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.036404    0.006529    0.427953 ^ fanout53/A (sg13g2_buf_2)
     8    0.031996    0.074594    0.111525    0.539477 ^ fanout53/X (sg13g2_buf_2)
                                                         net53 (net)
                      0.074664    0.001505    0.540983 ^ _253_/A (sg13g2_nor3_1)
     1    0.007008    0.035344    0.066754    0.607737 v _253_/Y (sg13g2_nor3_1)
                                                         net16 (net)
                      0.035365    0.000615    0.608352 v output16/A (sg13g2_buf_2)
     1    0.081624    0.132220    0.168166    0.776518 v output16/X (sg13g2_buf_2)
                                                         sine_out[4] (net)
                      0.132319    0.002378    0.778895 v sine_out[4] (out)
                                              0.778895   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.778895   data arrival time
---------------------------------------------------------------------------------------------
                                              0.628895   slack (MET)


Startpoint: _288_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015023    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001609    0.000804    0.000804 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021994    0.023158    0.055576    0.056381 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023170    0.000933    0.057313 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017692    0.022252    0.064540    0.121853 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022253    0.000374    0.122227 ^ _288_/CLK (sg13g2_dfrbpq_2)
     3    0.025170    0.062564    0.206484    0.328711 ^ _288_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.062598    0.001351    0.330061 ^ fanout54/A (sg13g2_buf_8)
     8    0.041914    0.034377    0.091362    0.421423 ^ fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.036404    0.006529    0.427953 ^ fanout53/A (sg13g2_buf_2)
     8    0.031996    0.074594    0.111525    0.539477 ^ fanout53/X (sg13g2_buf_2)
                                                         net53 (net)
                      0.074608    0.001027    0.540505 ^ _256_/A1 (sg13g2_a21oi_1)
     1    0.003876    0.022488    0.073719    0.614224 v _256_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.022489    0.000249    0.614473 v output18/A (sg13g2_buf_2)
     1    0.081994    0.133984    0.159798    0.774271 v output18/X (sg13g2_buf_2)
                                                         sine_out[6] (net)
                      0.134336    0.005676    0.779948 v sine_out[6] (out)
                                              0.779948   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.779948   data arrival time
---------------------------------------------------------------------------------------------
                                              0.629948   slack (MET)


Startpoint: _287_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015023    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001609    0.000804    0.000804 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021994    0.023158    0.055576    0.056381 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023170    0.000933    0.057313 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017692    0.022252    0.064540    0.121853 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022253    0.000385    0.122239 ^ _287_/CLK (sg13g2_dfrbpq_2)
     3    0.020135    0.043572    0.193855    0.316093 v _287_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_3.A (net)
                      0.043621    0.001302    0.317395 v fanout59/A (sg13g2_buf_8)
     8    0.041526    0.030738    0.088224    0.405620 v fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.031315    0.003250    0.408869 v _164_/A (sg13g2_nand2_1)
     4    0.013512    0.064435    0.063720    0.472589 ^ _164_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.064438    0.000336    0.472925 ^ _268_/A2 (sg13g2_a21o_1)
     1    0.007260    0.038820    0.123793    0.596718 ^ _268_/X (sg13g2_a21o_1)
                                                         net10 (net)
                      0.038828    0.000541    0.597259 ^ output10/A (sg13g2_buf_2)
     1    0.083161    0.175086    0.185036    0.782296 ^ output10/X (sg13g2_buf_2)
                                                         sine_out[15] (net)
                      0.175163    0.003035    0.785331 ^ sine_out[15] (out)
                                              0.785331   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.785331   data arrival time
---------------------------------------------------------------------------------------------
                                              0.635331   slack (MET)


Startpoint: _284_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015023    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001609    0.000804    0.000804 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021994    0.023158    0.055576    0.056381 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023167    0.000801    0.057182 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020419    0.023463    0.065404    0.122586 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023480    0.001133    0.123719 ^ _284_/CLK (sg13g2_dfrbpq_2)
     4    0.020827    0.054639    0.199686    0.323405 ^ _284_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.Cout0 (net)
                      0.054753    0.002187    0.325591 ^ _193_/A2 (sg13g2_o21ai_1)
     5    0.019836    0.124018    0.133347    0.458938 v _193_/Y (sg13g2_o21ai_1)
                                                         _022_ (net)
                      0.124026    0.000838    0.459776 v _251_/A (sg13g2_nand2_1)
     3    0.014237    0.072088    0.102308    0.562084 ^ _251_/Y (sg13g2_nand2_1)
                                                         _077_ (net)
                      0.072109    0.001005    0.563089 ^ _252_/B (sg13g2_nor2_1)
     1    0.008294    0.037673    0.058386    0.621475 v _252_/Y (sg13g2_nor2_1)
                                                         net15 (net)
                      0.037723    0.001066    0.622541 v output15/A (sg13g2_buf_2)
     1    0.081645    0.132260    0.169312    0.791853 v output15/X (sg13g2_buf_2)
                                                         sine_out[3] (net)
                      0.132360    0.002398    0.794251 v sine_out[3] (out)
                                              0.794251   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.794251   data arrival time
---------------------------------------------------------------------------------------------
                                              0.644251   slack (MET)


Startpoint: _284_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015023    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001609    0.000804    0.000804 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021994    0.023158    0.055576    0.056381 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023167    0.000801    0.057182 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020419    0.023463    0.065404    0.122586 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023480    0.001133    0.123719 ^ _284_/CLK (sg13g2_dfrbpq_2)
     4    0.019962    0.043646    0.193737    0.317456 v _284_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.Cout0 (net)
                      0.043788    0.002154    0.319610 v fanout66/A (sg13g2_buf_8)
     8    0.039777    0.030048    0.086685    0.406295 v fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.031807    0.005394    0.411690 v _254_/B (sg13g2_and3_1)
     2    0.008820    0.037299    0.091827    0.503517 v _254_/X (sg13g2_and3_1)
                                                         _078_ (net)
                      0.037306    0.000508    0.504024 v _258_/A2 (sg13g2_a21oi_1)
     1    0.006730    0.055643    0.095463    0.599488 ^ _258_/Y (sg13g2_a21oi_1)
                                                         net20 (net)
                      0.055650    0.000492    0.599980 ^ output20/A (sg13g2_buf_2)
     1    0.082041    0.173091    0.190053    0.790033 ^ output20/X (sg13g2_buf_2)
                                                         sine_out[8] (net)
                      0.173343    0.005439    0.795472 ^ sine_out[8] (out)
                                              0.795472   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.795472   data arrival time
---------------------------------------------------------------------------------------------
                                              0.645472   slack (MET)


Startpoint: _291_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015023    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001609    0.000804    0.000804 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021994    0.023158    0.055576    0.056381 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023167    0.000801    0.057182 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020419    0.023463    0.065404    0.122586 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023479    0.001121    0.123706 ^ _291_/CLK (sg13g2_dfrbpq_1)
     2    0.007182    0.039392    0.176490    0.300196 ^ _291_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.039395    0.000366    0.300562 ^ hold1/A (sg13g2_dlygate4sd3_1)
     1    0.006566    0.046912    0.375040    0.675602 ^ hold1/X (sg13g2_dlygate4sd3_1)
                                                         net23 (net)
                      0.046912    0.000504    0.676106 ^ _129_/A (sg13g2_inv_2)
     2    0.015002    0.033038    0.042662    0.718767 v _129_/Y (sg13g2_inv_2)
                                                         net3 (net)
                      0.033095    0.001115    0.719882 v output3/A (sg13g2_buf_2)
     1    0.080996    0.132044    0.165385    0.885267 v output3/X (sg13g2_buf_2)
                                                         signB (net)
                      0.132224    0.003549    0.888816 v signB (out)
                                              0.888816   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.888816   data arrival time
---------------------------------------------------------------------------------------------
                                              0.738816   slack (MET)



