set_max_delay 4.0 -rise -from core_clock -fall_through net1 -rise_to clk1 -ignore_clock_latency -probe -reset_path
