# Generated by Yosys 0.55+23 (git sha1 e57a2b944, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3)

.model control_merge
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins[5] ins[6] ins[7] ins[8] ins[9] ins[10] ins[11] ins[12] ins[13] ins[14] ins[15] ins[16] ins[17] ins_valid[0] ins_valid[1] ins_valid[2] ins_valid[3] ins_valid[4] ins_valid[5] ins_valid[6] ins_valid[7] ins_valid[8] outs_ready index_ready
.outputs ins_ready[0] ins_ready[1] ins_ready[2] ins_ready[3] ins_ready[4] ins_ready[5] ins_ready[6] ins_ready[7] ins_ready[8] outs[0] outs[1] outs_valid index[0] index[1] index[2] index_valid
.names $false
.names $true
1
.names $undef
.names ins[0] ins[2] control.tehb.outs[0] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$6\buffer[81:0][0]
1-0 1
-11 1
.names ins[1] ins[3] control.tehb.outs[0] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$6\buffer[81:0][1]
1-0 1
-11 1
.names ins[4] ins[6] control.tehb.outs[0] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$6\buffer[81:0][4]
1-0 1
-11 1
.names ins[5] ins[7] control.tehb.outs[0] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$6\buffer[81:0][5]
1-0 1
-11 1
.names ins[8] ins[10] control.tehb.outs[0] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$6\buffer[81:0][8]
1-0 1
-11 1
.names ins[9] ins[11] control.tehb.outs[0] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$6\buffer[81:0][9]
1-0 1
-11 1
.names ins[12] ins[14] control.tehb.outs[0] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$6\buffer[81:0][12]
1-0 1
-11 1
.names ins[13] ins[15] control.tehb.outs[0] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$6\buffer[81:0][13]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$6\buffer[81:0][0] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$6\buffer[81:0][4] control.tehb.outs[1] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[81:0][0]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$6\buffer[81:0][1] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$6\buffer[81:0][5] control.tehb.outs[1] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[81:0][1]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$6\buffer[81:0][8] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$6\buffer[81:0][12] control.tehb.outs[1] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[81:0][0]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$6\buffer[81:0][9] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$6\buffer[81:0][13] control.tehb.outs[1] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[81:0][1]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[81:0][0] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[81:0][0] control.tehb.outs[2] outs[0]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[81:0][1] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[81:0][1] control.tehb.outs[2] outs[1]
1-0 1
-11 1
.names $flatten\control.$1\found[0:0] $flatten\control.$logic_not$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/control_merge.v:32$12_Y
0 1
.names $flatten\control.$2\found[0:0] $flatten\control.$logic_not$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/control_merge.v:32$14_Y
0 1
.names $flatten\control.$3\found[0:0] $flatten\control.$logic_not$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/control_merge.v:32$16_Y
0 1
.names $flatten\control.$4\found[0:0] $flatten\control.$logic_not$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/control_merge.v:32$18_Y
0 1
.names $flatten\control.$5\found[0:0] $flatten\control.$logic_not$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/control_merge.v:32$20_Y
0 1
.names $flatten\control.$6\found[0:0] $flatten\control.$logic_not$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/control_merge.v:32$22_Y
0 1
.names $flatten\control.$7\found[0:0] $flatten\control.$logic_not$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/control_merge.v:32$24_Y
0 1
.names $flatten\control.$8\found[0:0] $flatten\control.$logic_not$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/control_merge.v:32$26_Y
0 1
.names $flatten\control.$logic_not$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/control_merge.v:32$12_Y ins_valid[1] $flatten\control.$logic_and$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/control_merge.v:32$13_Y
11 1
.names $flatten\control.$logic_not$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/control_merge.v:32$14_Y ins_valid[2] $flatten\control.$logic_and$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/control_merge.v:32$15_Y
11 1
.names $flatten\control.$logic_not$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/control_merge.v:32$16_Y ins_valid[3] $flatten\control.$logic_and$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/control_merge.v:32$17_Y
11 1
.names $flatten\control.$logic_not$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/control_merge.v:32$18_Y ins_valid[4] $flatten\control.$logic_and$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/control_merge.v:32$19_Y
11 1
.names $flatten\control.$logic_not$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/control_merge.v:32$20_Y ins_valid[5] $flatten\control.$logic_and$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/control_merge.v:32$21_Y
11 1
.names $flatten\control.$logic_not$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/control_merge.v:32$22_Y ins_valid[6] $flatten\control.$logic_and$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/control_merge.v:32$23_Y
11 1
.names $flatten\control.$logic_not$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/control_merge.v:32$24_Y ins_valid[7] $flatten\control.$logic_and$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/control_merge.v:32$25_Y
11 1
.names $flatten\control.$logic_not$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/control_merge.v:32$26_Y ins_valid[8] $flatten\control.$logic_and$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/control_merge.v:32$27_Y
11 1
.names $flatten\control.$8\index_tehb[2:0][0] $false $flatten\control.$logic_and$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/control_merge.v:32$27_Y control.index_tehb[0]
1-0 1
-11 1
.names $flatten\control.$8\index_tehb[2:0][1] $false $flatten\control.$logic_and$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/control_merge.v:32$27_Y control.index_tehb[1]
1-0 1
-11 1
.names $flatten\control.$8\index_tehb[2:0][2] $false $flatten\control.$logic_and$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/control_merge.v:32$27_Y control.index_tehb[2]
1-0 1
-11 1
.names $flatten\control.$7\found[0:0] $true $flatten\control.$logic_and$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/control_merge.v:32$25_Y $flatten\control.$8\found[0:0]
1-0 1
-11 1
.names $flatten\control.$7\index_tehb[2:0][0] $true $flatten\control.$logic_and$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/control_merge.v:32$25_Y $flatten\control.$8\index_tehb[2:0][0]
1-0 1
-11 1
.names $flatten\control.$7\index_tehb[2:0][1] $true $flatten\control.$logic_and$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/control_merge.v:32$25_Y $flatten\control.$8\index_tehb[2:0][1]
1-0 1
-11 1
.names $flatten\control.$7\index_tehb[2:0][2] $true $flatten\control.$logic_and$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/control_merge.v:32$25_Y $flatten\control.$8\index_tehb[2:0][2]
1-0 1
-11 1
.names $flatten\control.$6\found[0:0] $true $flatten\control.$logic_and$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/control_merge.v:32$23_Y $flatten\control.$7\found[0:0]
1-0 1
-11 1
.names $flatten\control.$6\index_tehb[2:0][0] $false $flatten\control.$logic_and$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/control_merge.v:32$23_Y $flatten\control.$7\index_tehb[2:0][0]
1-0 1
-11 1
.names $flatten\control.$6\index_tehb[2:0][1] $true $flatten\control.$logic_and$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/control_merge.v:32$23_Y $flatten\control.$7\index_tehb[2:0][1]
1-0 1
-11 1
.names $flatten\control.$6\index_tehb[2:0][2] $true $flatten\control.$logic_and$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/control_merge.v:32$23_Y $flatten\control.$7\index_tehb[2:0][2]
1-0 1
-11 1
.names $flatten\control.$5\found[0:0] $true $flatten\control.$logic_and$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/control_merge.v:32$21_Y $flatten\control.$6\found[0:0]
1-0 1
-11 1
.names $flatten\control.$5\index_tehb[2:0][0] $true $flatten\control.$logic_and$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/control_merge.v:32$21_Y $flatten\control.$6\index_tehb[2:0][0]
1-0 1
-11 1
.names $flatten\control.$5\index_tehb[2:0][1] $false $flatten\control.$logic_and$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/control_merge.v:32$21_Y $flatten\control.$6\index_tehb[2:0][1]
1-0 1
-11 1
.names $flatten\control.$5\index_tehb[2:0][2] $true $flatten\control.$logic_and$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/control_merge.v:32$21_Y $flatten\control.$6\index_tehb[2:0][2]
1-0 1
-11 1
.names $flatten\control.$4\found[0:0] $true $flatten\control.$logic_and$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/control_merge.v:32$19_Y $flatten\control.$5\found[0:0]
1-0 1
-11 1
.names $flatten\control.$4\index_tehb[2:0][0] $false $flatten\control.$logic_and$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/control_merge.v:32$19_Y $flatten\control.$5\index_tehb[2:0][0]
1-0 1
-11 1
.names $flatten\control.$4\index_tehb[2:0][1] $false $flatten\control.$logic_and$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/control_merge.v:32$19_Y $flatten\control.$5\index_tehb[2:0][1]
1-0 1
-11 1
.names $flatten\control.$4\index_tehb[2:0][2] $true $flatten\control.$logic_and$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/control_merge.v:32$19_Y $flatten\control.$5\index_tehb[2:0][2]
1-0 1
-11 1
.names $flatten\control.$3\found[0:0] $true $flatten\control.$logic_and$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/control_merge.v:32$17_Y $flatten\control.$4\found[0:0]
1-0 1
-11 1
.names $flatten\control.$3\index_tehb[2:0][0] $true $flatten\control.$logic_and$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/control_merge.v:32$17_Y $flatten\control.$4\index_tehb[2:0][0]
1-0 1
-11 1
.names $flatten\control.$3\index_tehb[2:0][1] $true $flatten\control.$logic_and$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/control_merge.v:32$17_Y $flatten\control.$4\index_tehb[2:0][1]
1-0 1
-11 1
.names $flatten\control.$3\index_tehb[2:0][2] $false $flatten\control.$logic_and$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/control_merge.v:32$17_Y $flatten\control.$4\index_tehb[2:0][2]
1-0 1
-11 1
.names $flatten\control.$2\found[0:0] $true $flatten\control.$logic_and$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/control_merge.v:32$15_Y $flatten\control.$3\found[0:0]
1-0 1
-11 1
.names $flatten\control.$2\index_tehb[2:0][0] $false $flatten\control.$logic_and$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/control_merge.v:32$15_Y $flatten\control.$3\index_tehb[2:0][0]
1-0 1
-11 1
.names $flatten\control.$2\index_tehb[2:0][1] $true $flatten\control.$logic_and$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/control_merge.v:32$15_Y $flatten\control.$3\index_tehb[2:0][1]
1-0 1
-11 1
.names $flatten\control.$2\index_tehb[2:0][2] $false $flatten\control.$logic_and$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/control_merge.v:32$15_Y $flatten\control.$3\index_tehb[2:0][2]
1-0 1
-11 1
.names $flatten\control.$1\found[0:0] $true $flatten\control.$logic_and$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/control_merge.v:32$13_Y $flatten\control.$2\found[0:0]
1-0 1
-11 1
.names $false $true $flatten\control.$logic_and$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/control_merge.v:32$13_Y $flatten\control.$2\index_tehb[2:0][0]
1-0 1
-11 1
.names $false $false $flatten\control.$logic_and$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/control_merge.v:32$13_Y $flatten\control.$2\index_tehb[2:0][1]
1-0 1
-11 1
.names $false $false $flatten\control.$logic_and$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/control_merge.v:32$13_Y $flatten\control.$2\index_tehb[2:0][2]
1-0 1
-11 1
.names $false $true ins_valid[0] $flatten\control.$1\found[0:0]
1-0 1
-11 1
.names control.fork_dataless.anyBlockFull.outs control.fork_dataless.ins_ready
0 1
.names control.fork_dataless.ins_valid control.fork_dataless.anyBlockFull.outs control.fork_dataless.backpressure
11 1
.names control.fork_dataless.regBlock[0].regblock.keepValue control.fork_dataless.regBlock[1].regblock.keepValue $flatten\control.\fork_dataless.\anyBlockFull.$auto$simplemap.cc:166:logic_reduce$689
1- 1
-1 1
.names $flatten\control.\fork_dataless.\anyBlockFull.$auto$simplemap.cc:166:logic_reduce$689 $flatten\control.\fork_dataless.\anyBlockFull.$eq$/home/ubuntu/aig_generation/data/verilog/support/logic.v:38$62_Y
0 1
.names $true $false $flatten\control.\fork_dataless.\anyBlockFull.$eq$/home/ubuntu/aig_generation/data/verilog/support/logic.v:38$62_Y control.fork_dataless.anyBlockFull.outs
1-0 1
-11 1
.latch $flatten\control.\fork_dataless.\regBlock[0].regblock.$0\transmitValue[0:0] control.fork_dataless.regBlock[0].regblock.transmitValue re clk 1
.names $flatten\control.\fork_dataless.\regBlock[0].regblock.$or$/home/ubuntu/aig_generation/data/verilog/support/eager_fork_register_block.v:22$59_Y $true rst $flatten\control.\fork_dataless.\regBlock[0].regblock.$0\transmitValue[0:0]
1-0 1
-11 1
.names outs_ready $flatten\control.\fork_dataless.\regBlock[0].regblock.$not$/home/ubuntu/aig_generation/data/verilog/support/eager_fork_register_block.v:16$55_Y
0 1
.names control.fork_dataless.backpressure $flatten\control.\fork_dataless.\regBlock[0].regblock.$not$/home/ubuntu/aig_generation/data/verilog/support/eager_fork_register_block.v:22$58_Y
0 1
.names $flatten\control.\fork_dataless.\regBlock[0].regblock.$not$/home/ubuntu/aig_generation/data/verilog/support/eager_fork_register_block.v:16$55_Y control.fork_dataless.regBlock[0].regblock.transmitValue control.fork_dataless.regBlock[0].regblock.keepValue
11 1
.names control.fork_dataless.regBlock[0].regblock.keepValue $flatten\control.\fork_dataless.\regBlock[0].regblock.$not$/home/ubuntu/aig_generation/data/verilog/support/eager_fork_register_block.v:22$58_Y $flatten\control.\fork_dataless.\regBlock[0].regblock.$or$/home/ubuntu/aig_generation/data/verilog/support/eager_fork_register_block.v:22$59_Y
1- 1
-1 1
.names control.fork_dataless.regBlock[0].regblock.transmitValue control.fork_dataless.ins_valid control.fork_dataless.regBlock[0].regblock.outs_valid
11 1
.latch $flatten\control.\fork_dataless.\regBlock[1].regblock.$0\transmitValue[0:0] control.fork_dataless.regBlock[1].regblock.transmitValue re clk 1
.names $flatten\control.\fork_dataless.\regBlock[1].regblock.$or$/home/ubuntu/aig_generation/data/verilog/support/eager_fork_register_block.v:22$59_Y $true rst $flatten\control.\fork_dataless.\regBlock[1].regblock.$0\transmitValue[0:0]
1-0 1
-11 1
.names index_ready $flatten\control.\fork_dataless.\regBlock[1].regblock.$not$/home/ubuntu/aig_generation/data/verilog/support/eager_fork_register_block.v:16$55_Y
0 1
.names control.fork_dataless.backpressure $flatten\control.\fork_dataless.\regBlock[1].regblock.$not$/home/ubuntu/aig_generation/data/verilog/support/eager_fork_register_block.v:22$58_Y
0 1
.names $flatten\control.\fork_dataless.\regBlock[1].regblock.$not$/home/ubuntu/aig_generation/data/verilog/support/eager_fork_register_block.v:16$55_Y control.fork_dataless.regBlock[1].regblock.transmitValue control.fork_dataless.regBlock[1].regblock.keepValue
11 1
.names control.fork_dataless.regBlock[1].regblock.keepValue $flatten\control.\fork_dataless.\regBlock[1].regblock.$not$/home/ubuntu/aig_generation/data/verilog/support/eager_fork_register_block.v:22$58_Y $flatten\control.\fork_dataless.\regBlock[1].regblock.$or$/home/ubuntu/aig_generation/data/verilog/support/eager_fork_register_block.v:22$59_Y
1- 1
-1 1
.names control.fork_dataless.regBlock[1].regblock.transmitValue control.fork_dataless.ins_valid control.fork_dataless.regBlock[1].regblock.outs_valid
11 1
.names $flatten\control.\merge_ins.$1\tmp_valid_out[0:0] $flatten\control.\merge_ins.$logic_not$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/merge.v:23$39_Y
0 1
.names $flatten\control.\merge_ins.$2\tmp_valid_out[0:0] $flatten\control.\merge_ins.$logic_not$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/merge.v:23$41_Y
0 1
.names $flatten\control.\merge_ins.$3\tmp_valid_out[0:0] $flatten\control.\merge_ins.$logic_not$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/merge.v:23$43_Y
0 1
.names $flatten\control.\merge_ins.$4\tmp_valid_out[0:0] $flatten\control.\merge_ins.$logic_not$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/merge.v:23$45_Y
0 1
.names $flatten\control.\merge_ins.$5\tmp_valid_out[0:0] $flatten\control.\merge_ins.$logic_not$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/merge.v:23$47_Y
0 1
.names $flatten\control.\merge_ins.$6\tmp_valid_out[0:0] $flatten\control.\merge_ins.$logic_not$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/merge.v:23$49_Y
0 1
.names $flatten\control.\merge_ins.$7\tmp_valid_out[0:0] $flatten\control.\merge_ins.$logic_not$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/merge.v:23$51_Y
0 1
.names $flatten\control.\merge_ins.$8\tmp_valid_out[0:0] $flatten\control.\merge_ins.$logic_not$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/merge.v:23$53_Y
0 1
.names ins_valid[1] $flatten\control.\merge_ins.$logic_not$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/merge.v:23$39_Y $flatten\control.\merge_ins.$logic_and$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/merge.v:23$40_Y
11 1
.names ins_valid[2] $flatten\control.\merge_ins.$logic_not$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/merge.v:23$41_Y $flatten\control.\merge_ins.$logic_and$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/merge.v:23$42_Y
11 1
.names ins_valid[3] $flatten\control.\merge_ins.$logic_not$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/merge.v:23$43_Y $flatten\control.\merge_ins.$logic_and$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/merge.v:23$44_Y
11 1
.names ins_valid[4] $flatten\control.\merge_ins.$logic_not$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/merge.v:23$45_Y $flatten\control.\merge_ins.$logic_and$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/merge.v:23$46_Y
11 1
.names ins_valid[5] $flatten\control.\merge_ins.$logic_not$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/merge.v:23$47_Y $flatten\control.\merge_ins.$logic_and$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/merge.v:23$48_Y
11 1
.names ins_valid[6] $flatten\control.\merge_ins.$logic_not$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/merge.v:23$49_Y $flatten\control.\merge_ins.$logic_and$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/merge.v:23$50_Y
11 1
.names ins_valid[7] $flatten\control.\merge_ins.$logic_not$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/merge.v:23$51_Y $flatten\control.\merge_ins.$logic_and$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/merge.v:23$52_Y
11 1
.names ins_valid[8] $flatten\control.\merge_ins.$logic_not$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/merge.v:23$53_Y $flatten\control.\merge_ins.$logic_and$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/merge.v:23$54_Y
11 1
.names $false control.merge_ins.outs_ready $flatten\control.\merge_ins.$logic_and$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/merge.v:23$52_Y control.merge_ins.ins_ready[7]
1-0 1
-11 1
.names $flatten\control.\merge_ins.$7\tmp_valid_out[0:0] $true $flatten\control.\merge_ins.$logic_and$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/merge.v:23$52_Y $flatten\control.\merge_ins.$8\tmp_valid_out[0:0]
1-0 1
-11 1
.names $false control.merge_ins.outs_ready $flatten\control.\merge_ins.$logic_and$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/merge.v:23$50_Y control.merge_ins.ins_ready[6]
1-0 1
-11 1
.names $flatten\control.\merge_ins.$8\tmp_valid_out[0:0] $true $flatten\control.\merge_ins.$logic_and$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/merge.v:23$54_Y control.merge_ins.outs_valid
1-0 1
-11 1
.names $false control.merge_ins.outs_ready $flatten\control.\merge_ins.$logic_and$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/merge.v:23$54_Y control.merge_ins.ins_ready[8]
1-0 1
-11 1
.names $flatten\control.\merge_ins.$6\tmp_valid_out[0:0] $true $flatten\control.\merge_ins.$logic_and$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/merge.v:23$50_Y $flatten\control.\merge_ins.$7\tmp_valid_out[0:0]
1-0 1
-11 1
.names $false control.merge_ins.outs_ready $flatten\control.\merge_ins.$logic_and$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/merge.v:23$48_Y control.merge_ins.ins_ready[5]
1-0 1
-11 1
.names $flatten\control.\merge_ins.$5\tmp_valid_out[0:0] $true $flatten\control.\merge_ins.$logic_and$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/merge.v:23$48_Y $flatten\control.\merge_ins.$6\tmp_valid_out[0:0]
1-0 1
-11 1
.names $false control.merge_ins.outs_ready $flatten\control.\merge_ins.$logic_and$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/merge.v:23$46_Y control.merge_ins.ins_ready[4]
1-0 1
-11 1
.names $flatten\control.\merge_ins.$4\tmp_valid_out[0:0] $true $flatten\control.\merge_ins.$logic_and$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/merge.v:23$46_Y $flatten\control.\merge_ins.$5\tmp_valid_out[0:0]
1-0 1
-11 1
.names $false control.merge_ins.outs_ready $flatten\control.\merge_ins.$logic_and$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/merge.v:23$44_Y control.merge_ins.ins_ready[3]
1-0 1
-11 1
.names $flatten\control.\merge_ins.$3\tmp_valid_out[0:0] $true $flatten\control.\merge_ins.$logic_and$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/merge.v:23$44_Y $flatten\control.\merge_ins.$4\tmp_valid_out[0:0]
1-0 1
-11 1
.names $false control.merge_ins.outs_ready $flatten\control.\merge_ins.$logic_and$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/merge.v:23$42_Y control.merge_ins.ins_ready[2]
1-0 1
-11 1
.names $flatten\control.\merge_ins.$2\tmp_valid_out[0:0] $true $flatten\control.\merge_ins.$logic_and$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/merge.v:23$42_Y $flatten\control.\merge_ins.$3\tmp_valid_out[0:0]
1-0 1
-11 1
.names $false control.merge_ins.outs_ready $flatten\control.\merge_ins.$logic_and$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/merge.v:23$40_Y control.merge_ins.ins_ready[1]
1-0 1
-11 1
.names $flatten\control.\merge_ins.$1\tmp_valid_out[0:0] $true $flatten\control.\merge_ins.$logic_and$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/merge.v:23$40_Y $flatten\control.\merge_ins.$2\tmp_valid_out[0:0]
1-0 1
-11 1
.names $false control.merge_ins.outs_ready ins_valid[0] control.merge_ins.ins_ready[0]
1-0 1
-11 1
.names $false $true ins_valid[0] $flatten\control.\merge_ins.$1\tmp_valid_out[0:0]
1-0 1
-11 1
.latch $flatten\control.\tehb.$0\dataReg[2:0][0] control.tehb.dataReg[0] re clk 0
.latch $flatten\control.\tehb.$0\dataReg[2:0][1] control.tehb.dataReg[1] re clk 0
.latch $flatten\control.\tehb.$0\dataReg[2:0][2] control.tehb.dataReg[2] re clk 0
.names control.tehb.dataReg[0] control.index_tehb[0] control.merge_ins.outs_ready control.tehb.outs[0]
1-0 1
-11 1
.names control.tehb.dataReg[1] control.index_tehb[1] control.merge_ins.outs_ready control.tehb.outs[1]
1-0 1
-11 1
.names control.tehb.dataReg[2] control.index_tehb[2] control.merge_ins.outs_ready control.tehb.outs[2]
1-0 1
-11 1
.names control.tehb.dataReg[0] control.index_tehb[0] control.tehb.regEnable $flatten\control.\tehb.$procmux$125_Y[0]
1-0 1
-11 1
.names control.tehb.dataReg[1] control.index_tehb[1] control.tehb.regEnable $flatten\control.\tehb.$procmux$125_Y[1]
1-0 1
-11 1
.names control.tehb.dataReg[2] control.index_tehb[2] control.tehb.regEnable $flatten\control.\tehb.$procmux$125_Y[2]
1-0 1
-11 1
.names $flatten\control.\tehb.$procmux$125_Y[0] $false rst $flatten\control.\tehb.$0\dataReg[2:0][0]
1-0 1
-11 1
.names $flatten\control.\tehb.$procmux$125_Y[1] $false rst $flatten\control.\tehb.$0\dataReg[2:0][1]
1-0 1
-11 1
.names $flatten\control.\tehb.$procmux$125_Y[2] $false rst $flatten\control.\tehb.$0\dataReg[2:0][2]
1-0 1
-11 1
.names control.fork_dataless.ins_ready $flatten\control.\tehb.$not$/home/ubuntu/aig_generation/data/verilog/handshake/tehb.v:30$31_Y
0 1
.names control.merge_ins.outs_ready control.merge_ins.outs_valid $flatten\control.\tehb.$and$/home/ubuntu/aig_generation/data/verilog/handshake/tehb.v:30$30_Y
11 1
.names $flatten\control.\tehb.$and$/home/ubuntu/aig_generation/data/verilog/handshake/tehb.v:30$30_Y $flatten\control.\tehb.$not$/home/ubuntu/aig_generation/data/verilog/handshake/tehb.v:30$31_Y control.tehb.regEnable
11 1
.latch $flatten\control.\tehb.\control.$0\fullReg[0:0] control.tehb.control.fullReg re clk 0
.names $flatten\control.\tehb.\control.$and$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/tehb.v:18$67_Y $false rst $flatten\control.\tehb.\control.$0\fullReg[0:0]
1-0 1
-11 1
.names control.fork_dataless.ins_ready $flatten\control.\tehb.\control.$not$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/tehb.v:18$66_Y
0 1
.names control.tehb.control.fullReg control.merge_ins.outs_ready
0 1
.names control.fork_dataless.ins_valid $flatten\control.\tehb.\control.$not$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/tehb.v:18$66_Y $flatten\control.\tehb.\control.$and$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/tehb.v:18$67_Y
11 1
.names control.merge_ins.outs_valid control.tehb.control.fullReg control.fork_dataless.ins_valid
1- 1
-1 1
.names ins_valid[0] control.ins_valid[0]
1 1
.names ins_valid[1] control.ins_valid[1]
1 1
.names ins_valid[2] control.ins_valid[2]
1 1
.names ins_valid[3] control.ins_valid[3]
1 1
.names ins_valid[4] control.ins_valid[4]
1 1
.names ins_valid[5] control.ins_valid[5]
1 1
.names ins_valid[6] control.ins_valid[6]
1 1
.names ins_valid[7] control.ins_valid[7]
1 1
.names ins_valid[8] control.ins_valid[8]
1 1
.names control.merge_ins.ins_ready[0] control.ins_ready[0]
1 1
.names control.merge_ins.ins_ready[1] control.ins_ready[1]
1 1
.names control.merge_ins.ins_ready[2] control.ins_ready[2]
1 1
.names control.merge_ins.ins_ready[3] control.ins_ready[3]
1 1
.names control.merge_ins.ins_ready[4] control.ins_ready[4]
1 1
.names control.merge_ins.ins_ready[5] control.ins_ready[5]
1 1
.names control.merge_ins.ins_ready[6] control.ins_ready[6]
1 1
.names control.merge_ins.ins_ready[7] control.ins_ready[7]
1 1
.names control.merge_ins.ins_ready[8] control.ins_ready[8]
1 1
.names control.fork_dataless.regBlock[1].regblock.outs_valid control.index_valid
1 1
.names index_ready control.index_ready
1 1
.names control.tehb.outs[0] control.index[0]
1 1
.names control.tehb.outs[1] control.index[1]
1 1
.names control.tehb.outs[2] control.index[2]
1 1
.names $true control.i[0]
1 1
.names $false control.i[1]
1 1
.names $false control.i[2]
1 1
.names $true control.i[3]
1 1
.names $false control.i[4]
1 1
.names $false control.i[5]
1 1
.names $false control.i[6]
1 1
.names $false control.i[7]
1 1
.names $false control.i[8]
1 1
.names $false control.i[9]
1 1
.names $false control.i[10]
1 1
.names $false control.i[11]
1 1
.names $false control.i[12]
1 1
.names $false control.i[13]
1 1
.names $false control.i[14]
1 1
.names $false control.i[15]
1 1
.names $false control.i[16]
1 1
.names $false control.i[17]
1 1
.names $false control.i[18]
1 1
.names $false control.i[19]
1 1
.names $false control.i[20]
1 1
.names $false control.i[21]
1 1
.names $false control.i[22]
1 1
.names $false control.i[23]
1 1
.names $false control.i[24]
1 1
.names $false control.i[25]
1 1
.names $false control.i[26]
1 1
.names $false control.i[27]
1 1
.names $false control.i[28]
1 1
.names $false control.i[29]
1 1
.names $false control.i[30]
1 1
.names $false control.i[31]
1 1
.names control.merge_ins.outs_valid control.dataAvailable
1 1
.names clk control.clk
1 1
.names rst control.tehb.control.rst
1 1
.names control.fork_dataless.ins_valid control.tehb.control.outs_valid
1 1
.names control.fork_dataless.ins_ready control.tehb.control.outs_ready
1 1
.names control.merge_ins.outs_valid control.tehb.control.ins_valid
1 1
.names control.merge_ins.outs_ready control.tehb.control.ins_ready
1 1
.names clk control.tehb.control.clk
1 1
.names clk control.tehb.clk
1 1
.names control.index_tehb[0] control.tehb.ins[0]
1 1
.names control.index_tehb[1] control.tehb.ins[1]
1 1
.names control.index_tehb[2] control.tehb.ins[2]
1 1
.names control.merge_ins.outs_ready control.tehb.ins_ready
1 1
.names control.merge_ins.outs_valid control.tehb.ins_valid
1 1
.names control.fork_dataless.ins_ready control.tehb.outs_ready
1 1
.names control.fork_dataless.ins_valid control.tehb.outs_valid
1 1
.names control.merge_ins.outs_ready control.tehb.regNotFull
1 1
.names rst control.tehb.rst
1 1
.names clk control.merge_ins.clk
1 1
.names $true control.merge_ins.i[0]
1 1
.names $false control.merge_ins.i[1]
1 1
.names $false control.merge_ins.i[2]
1 1
.names $true control.merge_ins.i[3]
1 1
.names $false control.merge_ins.i[4]
1 1
.names $false control.merge_ins.i[5]
1 1
.names $false control.merge_ins.i[6]
1 1
.names $false control.merge_ins.i[7]
1 1
.names $false control.merge_ins.i[8]
1 1
.names $false control.merge_ins.i[9]
1 1
.names $false control.merge_ins.i[10]
1 1
.names $false control.merge_ins.i[11]
1 1
.names $false control.merge_ins.i[12]
1 1
.names $false control.merge_ins.i[13]
1 1
.names $false control.merge_ins.i[14]
1 1
.names $false control.merge_ins.i[15]
1 1
.names $false control.merge_ins.i[16]
1 1
.names $false control.merge_ins.i[17]
1 1
.names $false control.merge_ins.i[18]
1 1
.names $false control.merge_ins.i[19]
1 1
.names $false control.merge_ins.i[20]
1 1
.names $false control.merge_ins.i[21]
1 1
.names $false control.merge_ins.i[22]
1 1
.names $false control.merge_ins.i[23]
1 1
.names $false control.merge_ins.i[24]
1 1
.names $false control.merge_ins.i[25]
1 1
.names $false control.merge_ins.i[26]
1 1
.names $false control.merge_ins.i[27]
1 1
.names $false control.merge_ins.i[28]
1 1
.names $false control.merge_ins.i[29]
1 1
.names $false control.merge_ins.i[30]
1 1
.names $false control.merge_ins.i[31]
1 1
.names ins_valid[0] control.merge_ins.ins_valid[0]
1 1
.names ins_valid[1] control.merge_ins.ins_valid[1]
1 1
.names ins_valid[2] control.merge_ins.ins_valid[2]
1 1
.names ins_valid[3] control.merge_ins.ins_valid[3]
1 1
.names ins_valid[4] control.merge_ins.ins_valid[4]
1 1
.names ins_valid[5] control.merge_ins.ins_valid[5]
1 1
.names ins_valid[6] control.merge_ins.ins_valid[6]
1 1
.names ins_valid[7] control.merge_ins.ins_valid[7]
1 1
.names ins_valid[8] control.merge_ins.ins_valid[8]
1 1
.names rst control.merge_ins.rst
1 1
.names control.merge_ins.ins_ready[0] control.merge_ins.tmp_ready_out[0]
1 1
.names control.merge_ins.ins_ready[1] control.merge_ins.tmp_ready_out[1]
1 1
.names control.merge_ins.ins_ready[2] control.merge_ins.tmp_ready_out[2]
1 1
.names control.merge_ins.ins_ready[3] control.merge_ins.tmp_ready_out[3]
1 1
.names control.merge_ins.ins_ready[4] control.merge_ins.tmp_ready_out[4]
1 1
.names control.merge_ins.ins_ready[5] control.merge_ins.tmp_ready_out[5]
1 1
.names control.merge_ins.ins_ready[6] control.merge_ins.tmp_ready_out[6]
1 1
.names control.merge_ins.ins_ready[7] control.merge_ins.tmp_ready_out[7]
1 1
.names control.merge_ins.ins_ready[8] control.merge_ins.tmp_ready_out[8]
1 1
.names control.merge_ins.outs_valid control.merge_ins.tmp_valid_out
1 1
.names control.fork_dataless.regBlock[0].regblock.keepValue control.fork_dataless.anyBlockFull.ins[0]
1 1
.names control.fork_dataless.regBlock[1].regblock.keepValue control.fork_dataless.anyBlockFull.ins[1]
1 1
.names $false control.fork_dataless.anyBlockFull.all_zeros[0]
1 1
.names $false control.fork_dataless.anyBlockFull.all_zeros[1]
1 1
.names rst control.fork_dataless.regBlock[0].regblock.rst
1 1
.names outs_ready control.fork_dataless.regBlock[0].regblock.outs_ready
1 1
.names control.fork_dataless.ins_valid control.fork_dataless.regBlock[0].regblock.ins_valid
1 1
.names clk control.fork_dataless.regBlock[0].regblock.clk
1 1
.names control.fork_dataless.regBlock[0].regblock.keepValue control.fork_dataless.regBlock[0].regblock.blockStop
1 1
.names control.fork_dataless.backpressure control.fork_dataless.regBlock[0].regblock.backpressure
1 1
.names rst control.fork_dataless.regBlock[1].regblock.rst
1 1
.names index_ready control.fork_dataless.regBlock[1].regblock.outs_ready
1 1
.names control.fork_dataless.ins_valid control.fork_dataless.regBlock[1].regblock.ins_valid
1 1
.names clk control.fork_dataless.regBlock[1].regblock.clk
1 1
.names control.fork_dataless.regBlock[1].regblock.keepValue control.fork_dataless.regBlock[1].regblock.blockStop
1 1
.names control.fork_dataless.backpressure control.fork_dataless.regBlock[1].regblock.backpressure
1 1
.names control.fork_dataless.anyBlockFull.outs control.fork_dataless.anyBlockStop
1 1
.names control.fork_dataless.regBlock[0].regblock.keepValue control.fork_dataless.blockStopArray[0]
1 1
.names control.fork_dataless.regBlock[1].regblock.keepValue control.fork_dataless.blockStopArray[1]
1 1
.names clk control.fork_dataless.clk
1 1
.names outs_ready control.fork_dataless.outs_ready[0]
1 1
.names index_ready control.fork_dataless.outs_ready[1]
1 1
.names control.fork_dataless.regBlock[0].regblock.outs_valid control.fork_dataless.outs_valid[0]
1 1
.names control.fork_dataless.regBlock[1].regblock.outs_valid control.fork_dataless.outs_valid[1]
1 1
.names rst control.fork_dataless.rst
1 1
.names outs_ready control.outs_ready
1 1
.names $undef $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[81:0][74]
1 1
.names $undef $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[81:0][75]
1 1
.names $undef $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[81:0][76]
1 1
.names $undef $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[81:0][77]
1 1
.names $undef $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[81:0][78]
1 1
.names $undef $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[81:0][79]
1 1
.names $undef $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[81:0][80]
1 1
.names $undef $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[81:0][81]
1 1
.names control.fork_dataless.regBlock[0].regblock.outs_valid control.outs_valid
1 1
.names control.fork_dataless.ins_ready control.readyToFork
1 1
.names rst control.rst
1 1
.names control.merge_ins.outs_ready control.tehbOut_ready
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[81:0][0] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[81:0][8]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[81:0][1] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[81:0][9]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[81:0][2] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[81:0][10]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[81:0][3] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[81:0][11]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[81:0][4] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[81:0][12]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[81:0][5] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[81:0][13]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[81:0][6] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[81:0][14]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[81:0][7] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[81:0][15]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[81:0][8] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[81:0][16]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[81:0][9] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[81:0][17]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[81:0][10] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[81:0][18]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[81:0][11] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[81:0][19]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[81:0][12] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[81:0][20]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[81:0][13] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[81:0][21]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[81:0][14] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[81:0][22]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[81:0][15] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[81:0][23]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[81:0][16] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[81:0][24]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[81:0][17] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[81:0][25]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[81:0][18] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[81:0][26]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[81:0][19] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[81:0][27]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[81:0][20] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[81:0][28]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[81:0][21] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[81:0][29]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[81:0][22] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[81:0][30]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[81:0][23] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[81:0][31]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[81:0][24] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[81:0][32]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[81:0][25] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[81:0][33]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[81:0][26] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[81:0][34]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[81:0][27] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[81:0][35]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[81:0][28] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[81:0][36]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[81:0][29] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[81:0][37]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[81:0][30] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[81:0][38]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[81:0][31] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[81:0][39]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[81:0][32] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[81:0][40]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[81:0][33] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[81:0][41]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[81:0][34] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[81:0][42]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[81:0][35] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[81:0][43]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[81:0][36] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[81:0][44]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[81:0][37] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[81:0][45]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[81:0][38] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[81:0][46]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[81:0][39] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[81:0][47]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[81:0][40] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[81:0][48]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[81:0][41] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[81:0][49]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[81:0][42] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[81:0][50]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[81:0][43] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[81:0][51]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[81:0][44] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[81:0][52]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[81:0][45] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[81:0][53]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[81:0][46] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[81:0][54]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[81:0][47] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[81:0][55]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[81:0][48] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[81:0][56]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[81:0][49] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[81:0][57]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[81:0][50] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[81:0][58]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[81:0][51] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[81:0][59]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[81:0][52] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[81:0][60]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[81:0][53] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[81:0][61]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[81:0][54] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[81:0][62]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[81:0][55] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[81:0][63]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[81:0][56] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[81:0][64]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[81:0][57] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[81:0][65]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[81:0][58] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[81:0][66]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[81:0][59] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[81:0][67]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[81:0][60] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[81:0][68]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[81:0][61] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[81:0][69]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[81:0][62] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[81:0][70]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[81:0][63] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[81:0][71]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[81:0][64] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[81:0][72]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[81:0][65] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[81:0][73]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[81:0][66] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[81:0][74]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[81:0][67] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[81:0][75]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[81:0][68] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[81:0][76]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[81:0][69] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[81:0][77]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[81:0][70] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[81:0][78]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[81:0][71] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[81:0][79]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[81:0][72] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[81:0][80]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[81:0][73] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[81:0][81]
1 1
.names control.fork_dataless.ins_valid control.tehbOut_valid
1 1
.names control.tehb.outs[0] index[0]
1 1
.names control.tehb.outs[1] index[1]
1 1
.names control.tehb.outs[2] index[2]
1 1
.names control.tehb.outs[0] index_internal[0]
1 1
.names control.tehb.outs[1] index_internal[1]
1 1
.names control.tehb.outs[2] index_internal[2]
1 1
.names control.fork_dataless.regBlock[1].regblock.outs_valid index_valid
1 1
.names control.merge_ins.ins_ready[0] ins_ready[0]
1 1
.names control.merge_ins.ins_ready[1] ins_ready[1]
1 1
.names control.merge_ins.ins_ready[2] ins_ready[2]
1 1
.names control.merge_ins.ins_ready[3] ins_ready[3]
1 1
.names control.merge_ins.ins_ready[4] ins_ready[4]
1 1
.names control.merge_ins.ins_ready[5] ins_ready[5]
1 1
.names control.merge_ins.ins_ready[6] ins_ready[6]
1 1
.names control.merge_ins.ins_ready[7] ins_ready[7]
1 1
.names control.merge_ins.ins_ready[8] ins_ready[8]
1 1
.names control.fork_dataless.regBlock[0].regblock.outs_valid outs_valid
1 1
.end
