digraph test {
    "Input,30,ADR_I" [style=filled, color=yellow];
    "Input,1,CYC_I" [style=filled, color=yellow];
    "Input,1,RST_I" [style=filled, color=yellow];
    "Input,1,STB_I" [style=filled, color=yellow];
    "Input,1,WE_I" [style=filled, color=yellow];
    "Output_Reg,1,RTY_O" [style=filled, color=green];
    "Output_Reg,1,interrupt_o" [style=filled, color=green];
    "Wire,1,_00_" [style=filled, color=orange];
    "Wire,28,_01_" [style=filled, color=orange];
    "Wire,1,_02_" [style=filled, color=orange];
    "Wire,28,_03_" [style=filled, color=orange];
    "Wire,1,_04_" [style=filled, color=orange];
    "Wire,1,_05_" [style=filled, color=orange];
    "Wire,1,_06_" [style=filled, color=orange];
    "Wire,1,_07_" [style=filled, color=orange];
    "Wire,1,_08_" [style=filled, color=orange];
    "Wire,1,_09_" [style=filled, color=orange];
    "Wire,1,_10_" [style=filled, color=orange];
    "Wire,1,_11_" [style=filled, color=orange];
    "Wire,1,_12_" [style=filled, color=orange];
    "Wire,1,_13_" [style=filled, color=orange];
    "Wire,1,_14_" [style=filled, color=orange];
    "Wire,28,_15_" [style=filled, color=orange];
    "Wire,28,_16_" [style=filled, color=orange];
    "Wire,1,_17_" [style=filled, color=orange];
    "Wire,1,_18_" [style=filled, color=orange];
    "Wire,1,_19_" [style=filled, color=orange];
    "Wire,1,_20_" [style=filled, color=orange];
    "Reg,28,counter" [style=filled, color=orange];
    "Add,Null,Add_1" [style=filled, color=pink];
    "Const,28,Constant_28'H1" [style=filled, color=grey];
    "Eq,Null,Eq_1" [style=filled, color=pink];
    "Const,28,Constant_28'H00fffff" [style=filled, color=grey];
    "Eq,Null,Eq_2" [style=filled, color=pink];
    "Const,1,Constant_1'H1" [style=filled, color=grey];
    "Eq,Null,Eq_3" [style=filled, color=pink];
    "Const,30,Constant_30'H3ffffff9" [style=filled, color=grey];
    "Eq,Null,Eq_4" [style=filled, color=pink];
    "Eq,Null,Eq_5" [style=filled, color=pink];
    "Eq,Null,Eq_6" [style=filled, color=pink];
    "Const,1,Constant_1'H0" [style=filled, color=grey];
    "Eq,Null,Eq_7" [style=filled, color=pink];
    "And,Null,And_1" [style=filled, color=pink];
    "And,Null,And_2" [style=filled, color=pink];
    "And,Null,And_3" [style=filled, color=pink];
    "And,Null,And_4" [style=filled, color=pink];
    "Cond,Null,Cond_1" [style=filled, color=pink];
    "Const,28,Constant_28'H0" [style=filled, color=grey];
    "Cond,Null,Cond_2" [style=filled, color=pink];
    "Cond,Null,Cond_3" [style=filled, color=pink];
    "Cond,Null,Cond_4" [style=filled, color=pink];
    "Cond,Null,Cond_5" [style=filled, color=pink];
    "Cond,Null,Cond_6" [style=filled, color=pink];
    "Cond,Null,Cond_7" [style=filled, color=pink];
    "Cond,Null,Cond_8" [style=filled, color=pink];
    "Cond,Null,Cond_9" [style=filled, color=pink];
    "Input,30,ADR_I" -> "Eq,Null,Eq_3" [label="1"];
    "Input,1,CYC_I" -> "Eq,Null,Eq_4" [label="1"];
    "Input,1,RST_I" -> "Eq,Null,Eq_7" [label="1"];
    "Input,1,STB_I" -> "Eq,Null,Eq_5" [label="1"];
    "Input,1,WE_I" -> "Eq,Null,Eq_6" [label="1"];
    "Output_Reg,1,RTY_O" -> "Cond,Null,Cond_7" [label="3"];
    "Output_Reg,1,interrupt_o" -> "Eq,Null,Eq_2" [label="1"];
    "Output_Reg,1,interrupt_o" -> "Cond,Null,Cond_5" [label="3"];
    "Wire,1,_00_" -> "Output_Reg,1,RTY_O" [label="1"];
    "Wire,28,_01_" -> "Reg,28,counter" [label="1"];
    "Wire,1,_02_" -> "Output_Reg,1,interrupt_o" [label="1"];
    "Wire,28,_03_" -> "Cond,Null,Cond_2" [label="3"];
    "Wire,1,_04_" -> "Cond,Null,Cond_2" [label="1"];
    "Wire,1,_04_" -> "Cond,Null,Cond_5" [label="1"];
    "Wire,1,_04_" -> "Cond,Null,Cond_8" [label="1"];
    "Wire,1,_05_" -> "And,Null,And_2" [label="2"];
    "Wire,1,_06_" -> "And,Null,And_3" [label="1"];
    "Wire,1,_07_" -> "And,Null,And_3" [label="2"];
    "Wire,1,_08_" -> "And,Null,And_4" [label="2"];
    "Wire,1,_09_" -> "And,Null,And_1" [label="2"];
    "Wire,1,_10_" -> "Cond,Null,Cond_3" [label="1"];
    "Wire,1,_10_" -> "Cond,Null,Cond_6" [label="1"];
    "Wire,1,_10_" -> "Cond,Null,Cond_9" [label="1"];
    "Wire,1,_11_" -> "And,Null,And_2" [label="1"];
    "Wire,1,_12_" -> "Cond,Null,Cond_1" [label="1"];
    "Wire,1,_12_" -> "Cond,Null,Cond_4" [label="1"];
    "Wire,1,_12_" -> "Cond,Null,Cond_7" [label="1"];
    "Wire,1,_13_" -> "And,Null,And_4" [label="1"];
    "Wire,1,_14_" -> "And,Null,And_1" [label="1"];
    "Wire,28,_15_" -> "Cond,Null,Cond_2" [label="2"];
    "Wire,28,_16_" -> "Cond,Null,Cond_3" [label="3"];
    "Wire,1,_17_" -> "Cond,Null,Cond_5" [label="2"];
    "Wire,1,_18_" -> "Cond,Null,Cond_6" [label="3"];
    "Wire,1,_19_" -> "Cond,Null,Cond_8" [label="2"];
    "Wire,1,_20_" -> "Cond,Null,Cond_9" [label="3"];
    "Reg,28,counter" -> "Add,Null,Add_1" [label="1"];
    "Reg,28,counter" -> "Eq,Null,Eq_1" [label="1"];
    "Reg,28,counter" -> "Cond,Null,Cond_1" [label="3"];
    "Add,Null,Add_1" -> "Wire,28,_03_" [label="1"];
    "Const,28,Constant_28'H1" -> "Add,Null,Add_1" [label="2"];
    "Eq,Null,Eq_1" -> "Wire,1,_04_" [label="1"];
    "Const,28,Constant_28'H00fffff" -> "Eq,Null,Eq_1" [label="2"];
    "Eq,Null,Eq_2" -> "Wire,1,_05_" [label="1"];
    "Const,1,Constant_1'H1" -> "Eq,Null,Eq_2" [label="2"];
    "Const,1,Constant_1'H1" -> "Eq,Null,Eq_4" [label="2"];
    "Const,1,Constant_1'H1" -> "Eq,Null,Eq_5" [label="2"];
    "Const,1,Constant_1'H1" -> "Eq,Null,Eq_7" [label="2"];
    "Const,1,Constant_1'H1" -> "Cond,Null,Cond_4" [label="3"];
    "Const,1,Constant_1'H1" -> "Cond,Null,Cond_7" [label="2"];
    "Eq,Null,Eq_3" -> "Wire,1,_06_" [label="1"];
    "Const,30,Constant_30'H3ffffff9" -> "Eq,Null,Eq_3" [label="2"];
    "Eq,Null,Eq_4" -> "Wire,1,_07_" [label="1"];
    "Eq,Null,Eq_5" -> "Wire,1,_08_" [label="1"];
    "Eq,Null,Eq_6" -> "Wire,1,_09_" [label="1"];
    "Const,1,Constant_1'H0" -> "Eq,Null,Eq_6" [label="2"];
    "Const,1,Constant_1'H0" -> "Cond,Null,Cond_4" [label="2"];
    "Const,1,Constant_1'H0" -> "Cond,Null,Cond_6" [label="2"];
    "Const,1,Constant_1'H0" -> "Cond,Null,Cond_8" [label="3"];
    "Const,1,Constant_1'H0" -> "Cond,Null,Cond_9" [label="2"];
    "Eq,Null,Eq_7" -> "Wire,1,_10_" [label="1"];
    "And,Null,And_1" -> "Wire,1,_11_" [label="1"];
    "And,Null,And_2" -> "Wire,1,_12_" [label="1"];
    "And,Null,And_3" -> "Wire,1,_13_" [label="1"];
    "And,Null,And_4" -> "Wire,1,_14_" [label="1"];
    "Cond,Null,Cond_1" -> "Wire,28,_15_" [label="1"];
    "Const,28,Constant_28'H0" -> "Cond,Null,Cond_1" [label="2"];
    "Const,28,Constant_28'H0" -> "Cond,Null,Cond_3" [label="2"];
    "Cond,Null,Cond_2" -> "Wire,28,_16_" [label="1"];
    "Cond,Null,Cond_3" -> "Wire,28,_01_" [label="1"];
    "Cond,Null,Cond_4" -> "Wire,1,_17_" [label="1"];
    "Cond,Null,Cond_5" -> "Wire,1,_18_" [label="1"];
    "Cond,Null,Cond_6" -> "Wire,1,_02_" [label="1"];
    "Cond,Null,Cond_7" -> "Wire,1,_19_" [label="1"];
    "Cond,Null,Cond_8" -> "Wire,1,_20_" [label="1"];
    "Cond,Null,Cond_9" -> "Wire,1,_00_" [label="1"];
}
