#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Jan 15 17:32:56 2021
# Process ID: 188764
# Current directory: D:/Minisys_1A_CPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent186776 D:\Minisys_1A_CPU\Minisys_1A_CPU.xpr
# Log file: D:/Minisys_1A_CPU/vivado.log
# Journal file: D:/Minisys_1A_CPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Minisys_1A_CPU/Minisys_1A_CPU.xpr
INFO: [Project 1-313] Project file moved from 'C:/MIPSfpga/Minisys_1A_CPU' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Minisys_1A_CPU/xilinx.com_user_data_memory_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Minisys_1A_CPU/xilinx.com_user_instruction_memory_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado2017/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 791.555 ; gain = 71.207
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/decode.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/HILOreg.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/registers.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/id_ex.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/decode_instruction.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/execute_instruction.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/Minisys_1A_CPU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/decode.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/HILOreg.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/registers.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/id_ex.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/decode_instruction.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/execute_instruction.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/Minisys_1A_CPU.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado2017/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Minisys_1A_CPU_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram0.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram0.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram1.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram1.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram2.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram2.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram3.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram3.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram1.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram1.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram2.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram2.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram3.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram3.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram0.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram0.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram1.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram2.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram3.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram0.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram1.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram2.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram3.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram0.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Minisys_1A_CPU_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/data_memory_0/sources_1/ip/ram0/sim/ram0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/data_memory_0/sources_1/ip/ram1/sim/ram1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/data_memory_0/sources_1/ip/ram2/sim/ram2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/data_memory_0/sources_1/ip/ram3/sim/ram3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/data_memory_0/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/data_memory_0/sim/data_memory_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/instruction_memory_0/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/instruction_memory_0/sim/instruction_memory_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/CP0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CP0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/HILOreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HILOreg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/Minisys_1A_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Minisys_1A_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/access_datamemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module access_datamemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/calculate_PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/decode_instruction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_instruction
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/execute_instruction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_instruction
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/fetch_instruction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_instruction
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/pc_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/pc_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/post_data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module post_data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/pre_data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pre_data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/Minisys_1A_CPU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Minisys_1A_CPU_sim
INFO: [VRFC 10-2458] undeclared symbol External_interrupt_10_out, assumed default net type wire [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/Minisys_1A_CPU_sim.v:208]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 844.488 ; gain = 0.102
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado2017/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto cf7f03fed56546d2a5c4fc4cb7f5145f --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Minisys_1A_CPU_sim_behav xil_defaultlib.Minisys_1A_CPU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 6 for port External_interrupt_10_out [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/Minisys_1A_CPU_sim.v:208]
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2419]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_mux
Compiling module xil_defaultlib.pc_add
Compiling module xil_defaultlib.fetch_instruction
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.ram0
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.ram1
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.ram2
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.ram3
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.instruction_memory_0
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.HILOreg
Compiling module xil_defaultlib.decode_instruction
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.calculate_PC
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.execute_instruction
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.pre_data_memory
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.data_memory_0
Compiling module xil_defaultlib.post_data_memory
Compiling module xil_defaultlib.access_datamemory
Compiling module xil_defaultlib.CP0
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.Minisys_1A_CPU
Compiling module xil_defaultlib.Minisys_1A_CPU_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Minisys_1A_CPU_sim_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 844.742 ; gain = 0.164
INFO: [USF-XSim-69] 'elaborate' step finished in '26' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Minisys_1A_CPU_sim_behav -key {Behavioral:sim_1:Functional:Minisys_1A_CPU_sim} -tclbatch {Minisys_1A_CPU_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Minisys_1A_CPU_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U1.inst.ram0.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U1.inst.ram1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U1.inst.ram2.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U1.inst.ram3.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U7.U1.inst.ram0.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U7.U1.inst.ram1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U7.U1.inst.ram2.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U7.U1.inst.ram3.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 930.594 ; gain = 77.887
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Minisys_1A_CPU_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:19 ; elapsed = 00:00:57 . Memory (MB): peak = 930.594 ; gain = 86.309
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 935.480 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado2017/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Minisys_1A_CPU_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram0.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram0.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram1.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram1.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram2.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram2.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram3.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram3.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram1.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram1.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram2.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram2.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram3.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram3.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram0.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram0.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram1.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram2.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram3.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram0.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram1.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram2.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram3.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram0.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Minisys_1A_CPU_sim_vlog.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 935.480 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado2017/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto cf7f03fed56546d2a5c4fc4cb7f5145f --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Minisys_1A_CPU_sim_behav xil_defaultlib.Minisys_1A_CPU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 6 for port External_interrupt_10_out [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/Minisys_1A_CPU_sim.v:208]
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2419]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 935.480 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:22 . Memory (MB): peak = 935.480 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado2017/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Minisys_1A_CPU_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram0.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram0.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram1.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram1.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram2.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram2.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram3.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram3.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram1.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram1.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram2.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram2.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram3.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram3.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram0.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram0.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram1.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram2.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram3.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram0.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram1.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram2.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram3.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram0.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Minisys_1A_CPU_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/data_memory_0/sources_1/ip/ram0/sim/ram0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/data_memory_0/sources_1/ip/ram1/sim/ram1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/data_memory_0/sources_1/ip/ram2/sim/ram2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/data_memory_0/sources_1/ip/ram3/sim/ram3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/data_memory_0/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/data_memory_0/sim/data_memory_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/instruction_memory_0/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/instruction_memory_0/sim/instruction_memory_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/CP0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CP0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/HILOreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HILOreg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/Minisys_1A_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Minisys_1A_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/access_datamemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module access_datamemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/calculate_PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/decode_instruction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_instruction
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/execute_instruction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_instruction
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/fetch_instruction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_instruction
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/pc_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/pc_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/post_data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module post_data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/pre_data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pre_data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/Minisys_1A_CPU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Minisys_1A_CPU_sim
INFO: [VRFC 10-2458] undeclared symbol External_interrupt_10_out, assumed default net type wire [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/Minisys_1A_CPU_sim.v:208]
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 935.480 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado2017/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto cf7f03fed56546d2a5c4fc4cb7f5145f --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Minisys_1A_CPU_sim_behav xil_defaultlib.Minisys_1A_CPU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 6 for port External_interrupt_10_out [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/Minisys_1A_CPU_sim.v:208]
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2419]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_mux
Compiling module xil_defaultlib.pc_add
Compiling module xil_defaultlib.fetch_instruction
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.ram0
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.ram1
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.ram2
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.ram3
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.instruction_memory_0
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.HILOreg
Compiling module xil_defaultlib.decode_instruction
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.calculate_PC
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.execute_instruction
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.pre_data_memory
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.data_memory_0
Compiling module xil_defaultlib.post_data_memory
Compiling module xil_defaultlib.access_datamemory
Compiling module xil_defaultlib.CP0
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.Minisys_1A_CPU
Compiling module xil_defaultlib.Minisys_1A_CPU_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Minisys_1A_CPU_sim_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 935.480 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '25' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Minisys_1A_CPU_sim_behav -key {Behavioral:sim_1:Functional:Minisys_1A_CPU_sim} -tclbatch {Minisys_1A_CPU_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Minisys_1A_CPU_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U1.inst.ram0.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U1.inst.ram1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U1.inst.ram2.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U1.inst.ram3.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U7.U1.inst.ram0.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U7.U1.inst.ram1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U7.U1.inst.ram2.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U7.U1.inst.ram3.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 942.250 ; gain = 6.770
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Minisys_1A_CPU_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:46 . Memory (MB): peak = 942.250 ; gain = 6.770
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 965.281 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado2017/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Minisys_1A_CPU_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram0.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram0.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram1.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram1.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram2.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram2.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram3.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram3.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram1.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram1.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram2.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram2.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram3.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram3.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram0.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram0.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram1.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram2.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram3.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram0.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram1.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram2.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram3.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram0.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Minisys_1A_CPU_sim_vlog.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 965.281 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado2017/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto cf7f03fed56546d2a5c4fc4cb7f5145f --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Minisys_1A_CPU_sim_behav xil_defaultlib.Minisys_1A_CPU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 6 for port External_interrupt_10_out [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/Minisys_1A_CPU_sim.v:208]
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2419]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 965.281 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Minisys_1A_CPU_sim_behav -key {Behavioral:sim_1:Functional:Minisys_1A_CPU_sim} -tclbatch {Minisys_1A_CPU_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Minisys_1A_CPU_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U1.inst.ram0.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U1.inst.ram1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U1.inst.ram2.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U1.inst.ram3.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U7.U1.inst.ram0.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U7.U1.inst.ram1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U7.U1.inst.ram2.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U7.U1.inst.ram3.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 965.281 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Minisys_1A_CPU_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:29 . Memory (MB): peak = 965.281 ; gain = 0.000
add_bp {D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/Minisys_1A_CPU.v} 216
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 965.281 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado2017/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Minisys_1A_CPU_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram0.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram0.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram1.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram1.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram2.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram2.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram3.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram3.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram1.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram1.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram2.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram2.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram3.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram3.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram0.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram0.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram1.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram2.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram3.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram0.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram1.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram2.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram3.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram0.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Minisys_1A_CPU_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/data_memory_0/sources_1/ip/ram0/sim/ram0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/data_memory_0/sources_1/ip/ram1/sim/ram1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/data_memory_0/sources_1/ip/ram2/sim/ram2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/data_memory_0/sources_1/ip/ram3/sim/ram3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/data_memory_0/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/data_memory_0/sim/data_memory_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/instruction_memory_0/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/instruction_memory_0/sim/instruction_memory_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/CP0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CP0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/HILOreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HILOreg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/Minisys_1A_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Minisys_1A_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/access_datamemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module access_datamemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/calculate_PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/decode_instruction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_instruction
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/execute_instruction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_instruction
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/fetch_instruction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_instruction
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/pc_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/pc_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/post_data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module post_data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/pre_data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pre_data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/Minisys_1A_CPU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Minisys_1A_CPU_sim
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 965.281 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado2017/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto cf7f03fed56546d2a5c4fc4cb7f5145f --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Minisys_1A_CPU_sim_behav xil_defaultlib.Minisys_1A_CPU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2419]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_mux
Compiling module xil_defaultlib.pc_add
Compiling module xil_defaultlib.fetch_instruction
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.ram0
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.ram1
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.ram2
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.ram3
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.instruction_memory_0
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.HILOreg
Compiling module xil_defaultlib.decode_instruction
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.calculate_PC
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.execute_instruction
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.pre_data_memory
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.data_memory_0
Compiling module xil_defaultlib.post_data_memory
Compiling module xil_defaultlib.access_datamemory
Compiling module xil_defaultlib.CP0
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.Minisys_1A_CPU
Compiling module xil_defaultlib.Minisys_1A_CPU_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Minisys_1A_CPU_sim_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 965.281 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '26' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Minisys_1A_CPU_sim_behav -key {Behavioral:sim_1:Functional:Minisys_1A_CPU_sim} -tclbatch {Minisys_1A_CPU_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Minisys_1A_CPU_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 0 fs : File "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/Minisys_1A_CPU.v" Line 216
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 965.281 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Minisys_1A_CPU_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:44 . Memory (MB): peak = 965.281 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 965.281 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado2017/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Minisys_1A_CPU_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram0.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram0.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram1.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram1.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram2.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram2.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram3.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram3.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram1.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram1.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram2.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram2.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram3.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram3.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram0.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram0.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram1.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram2.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram3.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram0.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram1.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram2.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram3.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram0.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Minisys_1A_CPU_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/data_memory_0/sources_1/ip/ram0/sim/ram0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/data_memory_0/sources_1/ip/ram1/sim/ram1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/data_memory_0/sources_1/ip/ram2/sim/ram2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/data_memory_0/sources_1/ip/ram3/sim/ram3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/data_memory_0/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/data_memory_0/sim/data_memory_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/instruction_memory_0/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/instruction_memory_0/sim/instruction_memory_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/CP0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CP0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/HILOreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HILOreg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/Minisys_1A_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Minisys_1A_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/access_datamemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module access_datamemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/calculate_PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/decode_instruction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_instruction
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/execute_instruction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_instruction
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/fetch_instruction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_instruction
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/pc_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/pc_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/post_data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module post_data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/pre_data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pre_data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/Minisys_1A_CPU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Minisys_1A_CPU_sim
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 965.281 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado2017/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto cf7f03fed56546d2a5c4fc4cb7f5145f --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Minisys_1A_CPU_sim_behav xil_defaultlib.Minisys_1A_CPU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2419]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_mux
Compiling module xil_defaultlib.pc_add
Compiling module xil_defaultlib.fetch_instruction
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.ram0
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.ram1
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.ram2
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.ram3
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.instruction_memory_0
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.HILOreg
Compiling module xil_defaultlib.decode_instruction
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.calculate_PC
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.execute_instruction
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.pre_data_memory
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.data_memory_0
Compiling module xil_defaultlib.post_data_memory
Compiling module xil_defaultlib.access_datamemory
Compiling module xil_defaultlib.CP0
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.Minisys_1A_CPU
Compiling module xil_defaultlib.Minisys_1A_CPU_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Minisys_1A_CPU_sim_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 965.281 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '25' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Minisys_1A_CPU_sim_behav -key {Behavioral:sim_1:Functional:Minisys_1A_CPU_sim} -tclbatch {Minisys_1A_CPU_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
WARNING: [Simulator 45-24] Previous breakpoint at line 216 in file 'D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/Minisys_1A_CPU.v' not restored because it is no longer a breakable line.
source Minisys_1A_CPU_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U1.inst.ram0.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U1.inst.ram1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U1.inst.ram2.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U1.inst.ram3.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U7.U1.inst.ram0.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U7.U1.inst.ram1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U7.U1.inst.ram2.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U7.U1.inst.ram3.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 965.281 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Minisys_1A_CPU_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:46 . Memory (MB): peak = 965.281 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 965.281 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado2017/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Minisys_1A_CPU_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram0.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram0.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram1.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram1.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram2.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram2.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram3.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram3.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram1.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram1.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram2.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram2.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram3.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram3.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram0.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram0.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram1.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram2.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram3.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram0.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram1.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram2.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram3.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram0.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Minisys_1A_CPU_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/data_memory_0/sources_1/ip/ram0/sim/ram0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/data_memory_0/sources_1/ip/ram1/sim/ram1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/data_memory_0/sources_1/ip/ram2/sim/ram2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/data_memory_0/sources_1/ip/ram3/sim/ram3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/data_memory_0/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/data_memory_0/sim/data_memory_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/instruction_memory_0/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/instruction_memory_0/sim/instruction_memory_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/CP0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CP0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/HILOreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HILOreg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/Minisys_1A_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Minisys_1A_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/access_datamemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module access_datamemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/calculate_PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/decode_instruction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_instruction
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/execute_instruction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_instruction
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/fetch_instruction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_instruction
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/pc_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/pc_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/post_data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module post_data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/pre_data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pre_data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/Minisys_1A_CPU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Minisys_1A_CPU_sim
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 965.281 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado2017/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto cf7f03fed56546d2a5c4fc4cb7f5145f --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Minisys_1A_CPU_sim_behav xil_defaultlib.Minisys_1A_CPU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2419]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_mux
Compiling module xil_defaultlib.pc_add
Compiling module xil_defaultlib.fetch_instruction
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.ram0
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.ram1
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.ram2
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.ram3
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.instruction_memory_0
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.HILOreg
Compiling module xil_defaultlib.decode_instruction
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.calculate_PC
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.execute_instruction
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.pre_data_memory
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.data_memory_0
Compiling module xil_defaultlib.post_data_memory
Compiling module xil_defaultlib.access_datamemory
Compiling module xil_defaultlib.CP0
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.Minisys_1A_CPU
Compiling module xil_defaultlib.Minisys_1A_CPU_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Minisys_1A_CPU_sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:26 . Memory (MB): peak = 965.281 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '26' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Minisys_1A_CPU_sim_behav -key {Behavioral:sim_1:Functional:Minisys_1A_CPU_sim} -tclbatch {Minisys_1A_CPU_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Minisys_1A_CPU_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U1.inst.ram0.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U1.inst.ram1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U1.inst.ram2.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U1.inst.ram3.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U7.U1.inst.ram0.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U7.U1.inst.ram1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U7.U1.inst.ram2.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U7.U1.inst.ram3.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 965.281 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Minisys_1A_CPU_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:46 . Memory (MB): peak = 965.281 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 966.340 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado2017/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Minisys_1A_CPU_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram0.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram0.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram1.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram1.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram2.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram2.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram3.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram3.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram1.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram1.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram2.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram2.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram3.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram3.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram0.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram0.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram1.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram2.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram3.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram0.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram1.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram2.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram3.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram0.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Minisys_1A_CPU_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/data_memory_0/sources_1/ip/ram0/sim/ram0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/data_memory_0/sources_1/ip/ram1/sim/ram1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/data_memory_0/sources_1/ip/ram2/sim/ram2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/data_memory_0/sources_1/ip/ram3/sim/ram3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/data_memory_0/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/data_memory_0/sim/data_memory_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/instruction_memory_0/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/instruction_memory_0/sim/instruction_memory_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/CP0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CP0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/HILOreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HILOreg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/Minisys_1A_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Minisys_1A_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/access_datamemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module access_datamemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/calculate_PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/decode_instruction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_instruction
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/execute_instruction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_instruction
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/fetch_instruction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_instruction
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/pc_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/pc_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/post_data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module post_data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/pre_data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pre_data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/Minisys_1A_CPU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Minisys_1A_CPU_sim
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 966.340 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado2017/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto cf7f03fed56546d2a5c4fc4cb7f5145f --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Minisys_1A_CPU_sim_behav xil_defaultlib.Minisys_1A_CPU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2419]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_mux
Compiling module xil_defaultlib.pc_add
Compiling module xil_defaultlib.fetch_instruction
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.ram0
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.ram1
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.ram2
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.ram3
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.instruction_memory_0
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.HILOreg
Compiling module xil_defaultlib.decode_instruction
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.calculate_PC
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.execute_instruction
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.pre_data_memory
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.data_memory_0
Compiling module xil_defaultlib.post_data_memory
Compiling module xil_defaultlib.access_datamemory
Compiling module xil_defaultlib.CP0
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.Minisys_1A_CPU
Compiling module xil_defaultlib.Minisys_1A_CPU_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Minisys_1A_CPU_sim_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 966.340 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '25' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Minisys_1A_CPU_sim_behav -key {Behavioral:sim_1:Functional:Minisys_1A_CPU_sim} -tclbatch {Minisys_1A_CPU_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Minisys_1A_CPU_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U1.inst.ram0.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U1.inst.ram1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U1.inst.ram2.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U1.inst.ram3.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U7.U1.inst.ram0.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U7.U1.inst.ram1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U7.U1.inst.ram2.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U7.U1.inst.ram3.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 968.910 ; gain = 2.570
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Minisys_1A_CPU_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:44 . Memory (MB): peak = 968.910 ; gain = 2.570
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 973.176 ; gain = 0.000
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Minisys_1A_CPU/xilinx.com_user_data_memory_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Minisys_1A_CPU/xilinx.com_user_instruction_memory_1.0'.
report_ip_status -name ip_status
upgrade_ip -srcset instruction_memory_0 -vlnv xilinx.com:user:instruction_memory:1.0 [get_ips  instruction_memory_0] -log ip_upgrade.log
Upgrading 'instruction_memory_0'
INFO: [Project 1-386] Moving file 'D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/instruction_memory_0/instruction_memory_0.xci' from fileset 'instruction_memory_0' to fileset 'sources_1'.
INFO: [IP_Flow 19-1972] Upgraded instruction_memory_0 from instruction_memory_v1_0 1.0 to instruction_memory_v1_0 1.0
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'instruction_memory_0'...
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/Minisys_1A_CPU/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips instruction_memory_0] -no_script -sync -force -quiet
update_compile_order -fileset sources_1
generate_target all [get_files D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/instruction_memory_0/instruction_memory_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'instruction_memory_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'instruction_memory_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'instruction_memory_0'...
INFO: [Device 21-403] Loading part xc7a100tfgg484-1
generate_target: Time (s): cpu = 00:01:41 ; elapsed = 00:02:06 . Memory (MB): peak = 1151.832 ; gain = 178.656
export_ip_user_files -of_objects [get_files D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/instruction_memory_0/instruction_memory_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/instruction_memory_0/instruction_memory_0.xci] -directory D:/Minisys_1A_CPU/Minisys_1A_CPU.ip_user_files/sim_scripts -ip_user_files_dir D:/Minisys_1A_CPU/Minisys_1A_CPU.ip_user_files -ipstatic_source_dir D:/Minisys_1A_CPU/Minisys_1A_CPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Minisys_1A_CPU/Minisys_1A_CPU.cache/compile_simlib/modelsim} {questa=D:/Minisys_1A_CPU/Minisys_1A_CPU.cache/compile_simlib/questa} {riviera=D:/Minisys_1A_CPU/Minisys_1A_CPU.cache/compile_simlib/riviera} {activehdl=D:/Minisys_1A_CPU/Minisys_1A_CPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_fileset -blockset instruction_memory_0
set_property top instruction_memory_0 [get_fileset instruction_memory_0]
move_files -fileset [get_fileset instruction_memory_0] [get_files -of_objects [get_fileset sources_1] D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/instruction_memory_0/instruction_memory_0.xci]
launch_run instruction_memory_0_synth_1
[Fri Jan 15 19:00:53 2021] Launched instruction_memory_0_synth_1...
Run output will be captured here: D:/Minisys_1A_CPU/Minisys_1A_CPU.runs/instruction_memory_0_synth_1/runme.log
wait_on_run instruction_memory_0_synth_1

[Fri Jan 15 19:00:53 2021] Waiting for instruction_memory_0_synth_1 to finish...
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
[Fri Jan 15 19:00:58 2021] Waiting for instruction_memory_0_synth_1 to finish...
[Fri Jan 15 19:00:58 2021] Interrupt received
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1151.832 ; gain = 0.000
INFO: [Common 17-344] 'wait_on_run' was cancelled
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado2017/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Minisys_1A_CPU_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram0.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram0.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram1.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram1.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram2.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram2.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram3.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram3.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram1.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram1.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram2.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram2.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram3.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram3.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram0.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram0.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram1.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram2.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram3.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram0.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram1.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram2.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram3.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram0.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Minisys_1A_CPU_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/data_memory_0/sources_1/ip/ram0/sim/ram0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/data_memory_0/sources_1/ip/ram1/sim/ram1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/data_memory_0/sources_1/ip/ram2/sim/ram2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/data_memory_0/sources_1/ip/ram3/sim/ram3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/data_memory_0/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/data_memory_0/sim/data_memory_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/instruction_memory_0/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/instruction_memory_0/sim/instruction_memory_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/CP0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CP0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/HILOreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HILOreg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/Minisys_1A_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Minisys_1A_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/access_datamemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module access_datamemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/calculate_PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/decode_instruction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_instruction
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/execute_instruction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_instruction
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/fetch_instruction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_instruction
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/pc_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/pc_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/post_data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module post_data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/pre_data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pre_data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/Minisys_1A_CPU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Minisys_1A_CPU_sim
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1151.832 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '10' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado2017/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto cf7f03fed56546d2a5c4fc4cb7f5145f --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Minisys_1A_CPU_sim_behav xil_defaultlib.Minisys_1A_CPU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2419]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_mux
Compiling module xil_defaultlib.pc_add
Compiling module xil_defaultlib.fetch_instruction
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.ram0
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.ram1
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.ram2
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.ram3
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.instruction_memory_0
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.HILOreg
Compiling module xil_defaultlib.decode_instruction
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.calculate_PC
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.execute_instruction
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.pre_data_memory
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.data_memory_0
Compiling module xil_defaultlib.post_data_memory
Compiling module xil_defaultlib.access_datamemory
Compiling module xil_defaultlib.CP0
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.Minisys_1A_CPU
Compiling module xil_defaultlib.Minisys_1A_CPU_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Minisys_1A_CPU_sim_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:35 . Memory (MB): peak = 1151.832 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '35' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Minisys_1A_CPU_sim_behav -key {Behavioral:sim_1:Functional:Minisys_1A_CPU_sim} -tclbatch {Minisys_1A_CPU_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Minisys_1A_CPU_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U1.inst.ram0.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U1.inst.ram1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U1.inst.ram2.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U1.inst.ram3.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U7.U1.inst.ram0.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U7.U1.inst.ram1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U7.U1.inst.ram2.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U7.U1.inst.ram3.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1207.520 ; gain = 55.688
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Minisys_1A_CPU_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:01:01 . Memory (MB): peak = 1207.520 ; gain = 55.688
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1217.402 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado2017/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Minisys_1A_CPU_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram0.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram0.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram1.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram1.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram2.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram2.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram3.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram3.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram1.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram1.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram2.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram2.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram3.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram3.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram0.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram0.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram1.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram2.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram3.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram0.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram1.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram2.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram3.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram0.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Minisys_1A_CPU_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/data_memory_0/sources_1/ip/ram0/sim/ram0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/data_memory_0/sources_1/ip/ram1/sim/ram1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/data_memory_0/sources_1/ip/ram2/sim/ram2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/data_memory_0/sources_1/ip/ram3/sim/ram3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/data_memory_0/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/data_memory_0/sim/data_memory_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/instruction_memory_0/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/instruction_memory_0/sim/instruction_memory_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/CP0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CP0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/HILOreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HILOreg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/Minisys_1A_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Minisys_1A_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/access_datamemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module access_datamemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/calculate_PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/decode_instruction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_instruction
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/execute_instruction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_instruction
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/fetch_instruction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_instruction
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/pc_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/pc_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/post_data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module post_data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/pre_data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pre_data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/Minisys_1A_CPU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Minisys_1A_CPU_sim
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1217.402 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado2017/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto cf7f03fed56546d2a5c4fc4cb7f5145f --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Minisys_1A_CPU_sim_behav xil_defaultlib.Minisys_1A_CPU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2419]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_mux
Compiling module xil_defaultlib.pc_add
Compiling module xil_defaultlib.fetch_instruction
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.ram0
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.ram1
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.ram2
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.ram3
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.instruction_memory_0
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.HILOreg
Compiling module xil_defaultlib.decode_instruction
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.calculate_PC
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.execute_instruction
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.pre_data_memory
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.data_memory_0
Compiling module xil_defaultlib.post_data_memory
Compiling module xil_defaultlib.access_datamemory
Compiling module xil_defaultlib.CP0
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.Minisys_1A_CPU
Compiling module xil_defaultlib.Minisys_1A_CPU_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Minisys_1A_CPU_sim_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 1217.402 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '29' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Minisys_1A_CPU_sim_behav -key {Behavioral:sim_1:Functional:Minisys_1A_CPU_sim} -tclbatch {Minisys_1A_CPU_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Minisys_1A_CPU_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U1.inst.ram0.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U1.inst.ram1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U1.inst.ram2.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U1.inst.ram3.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U7.U1.inst.ram0.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U7.U1.inst.ram1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U7.U1.inst.ram2.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U7.U1.inst.ram3.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1219.020 ; gain = 1.617
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Minisys_1A_CPU_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:49 . Memory (MB): peak = 1219.020 ; gain = 1.617
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1222.203 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado2017/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Minisys_1A_CPU_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram0.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram0.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram1.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram1.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram2.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram2.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram3.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram3.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram1.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram1.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram2.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram2.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram3.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram3.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram0.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram0.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram1.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram2.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram3.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram0.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram1.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram2.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram3.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram0.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Minisys_1A_CPU_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/data_memory_0/sources_1/ip/ram0/sim/ram0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/data_memory_0/sources_1/ip/ram1/sim/ram1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/data_memory_0/sources_1/ip/ram2/sim/ram2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/data_memory_0/sources_1/ip/ram3/sim/ram3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/data_memory_0/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/data_memory_0/sim/data_memory_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/instruction_memory_0/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/instruction_memory_0/sim/instruction_memory_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/CP0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CP0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/HILOreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HILOreg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/Minisys_1A_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Minisys_1A_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/access_datamemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module access_datamemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/calculate_PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/decode_instruction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_instruction
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/execute_instruction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_instruction
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/fetch_instruction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_instruction
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/pc_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/pc_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/post_data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module post_data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/pre_data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pre_data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/Minisys_1A_CPU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Minisys_1A_CPU_sim
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1222.203 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado2017/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto cf7f03fed56546d2a5c4fc4cb7f5145f --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Minisys_1A_CPU_sim_behav xil_defaultlib.Minisys_1A_CPU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2419]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_mux
Compiling module xil_defaultlib.pc_add
Compiling module xil_defaultlib.fetch_instruction
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.ram0
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.ram1
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.ram2
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.ram3
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.instruction_memory_0
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.HILOreg
Compiling module xil_defaultlib.decode_instruction
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.calculate_PC
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.execute_instruction
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.pre_data_memory
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.data_memory_0
Compiling module xil_defaultlib.post_data_memory
Compiling module xil_defaultlib.access_datamemory
Compiling module xil_defaultlib.CP0
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.Minisys_1A_CPU
Compiling module xil_defaultlib.Minisys_1A_CPU_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Minisys_1A_CPU_sim_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 1222.203 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '23' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Minisys_1A_CPU_sim_behav -key {Behavioral:sim_1:Functional:Minisys_1A_CPU_sim} -tclbatch {Minisys_1A_CPU_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Minisys_1A_CPU_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U1.inst.ram0.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U1.inst.ram1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U1.inst.ram2.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U1.inst.ram3.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U7.U1.inst.ram0.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U7.U1.inst.ram1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U7.U1.inst.ram2.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U7.U1.inst.ram3.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1222.945 ; gain = 0.742
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Minisys_1A_CPU_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:43 . Memory (MB): peak = 1222.945 ; gain = 0.742
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:22 . Memory (MB): peak = 1225.941 ; gain = 1.156
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado2017/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Minisys_1A_CPU_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram0.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram0.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram1.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram1.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram2.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram2.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram3.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram3.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram1.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram1.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram2.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram2.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram3.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram3.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram0.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram0.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram1.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram2.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram3.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram0.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram1.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram2.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram3.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram0.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Minisys_1A_CPU_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/data_memory_0/sources_1/ip/ram0/sim/ram0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/data_memory_0/sources_1/ip/ram1/sim/ram1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/data_memory_0/sources_1/ip/ram2/sim/ram2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/data_memory_0/sources_1/ip/ram3/sim/ram3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/data_memory_0/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/data_memory_0/sim/data_memory_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/instruction_memory_0/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/instruction_memory_0/sim/instruction_memory_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/CP0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CP0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/HILOreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HILOreg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/Minisys_1A_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Minisys_1A_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/access_datamemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module access_datamemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/calculate_PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/decode_instruction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_instruction
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/execute_instruction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_instruction
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/fetch_instruction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_instruction
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/pc_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/pc_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/post_data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module post_data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/pre_data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pre_data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/Minisys_1A_CPU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Minisys_1A_CPU_sim
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1225.941 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado2017/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto cf7f03fed56546d2a5c4fc4cb7f5145f --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Minisys_1A_CPU_sim_behav xil_defaultlib.Minisys_1A_CPU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2419]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_mux
Compiling module xil_defaultlib.pc_add
Compiling module xil_defaultlib.fetch_instruction
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.ram0
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.ram1
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.ram2
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.ram3
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.instruction_memory_0
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.HILOreg
Compiling module xil_defaultlib.decode_instruction
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.calculate_PC
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.execute_instruction
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.pre_data_memory
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.data_memory_0
Compiling module xil_defaultlib.post_data_memory
Compiling module xil_defaultlib.access_datamemory
Compiling module xil_defaultlib.CP0
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.Minisys_1A_CPU
Compiling module xil_defaultlib.Minisys_1A_CPU_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Minisys_1A_CPU_sim_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/xsim.dir/Minisys_1A_CPU_sim_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 50.879 ; gain = 1.004
INFO: [Common 17-206] Exiting Webtalk at Fri Jan 15 20:21:36 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:41 . Memory (MB): peak = 1225.941 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '41' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Minisys_1A_CPU_sim_behav -key {Behavioral:sim_1:Functional:Minisys_1A_CPU_sim} -tclbatch {Minisys_1A_CPU_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Minisys_1A_CPU_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U1.inst.ram0.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U1.inst.ram1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U1.inst.ram2.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U1.inst.ram3.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U7.U1.inst.ram0.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U7.U1.inst.ram1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U7.U1.inst.ram2.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U7.U1.inst.ram3.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1226.809 ; gain = 0.867
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Minisys_1A_CPU_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:01:00 . Memory (MB): peak = 1226.809 ; gain = 0.867
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1228.477 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado2017/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Minisys_1A_CPU_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram0.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram0.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram1.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram1.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram2.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram2.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram3.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram3.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram1.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram1.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram2.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram2.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram3.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram3.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram0.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram0.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram1.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram2.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram3.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram0.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram1.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram2.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram3.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram0.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Minisys_1A_CPU_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/data_memory_0/sources_1/ip/ram0/sim/ram0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/data_memory_0/sources_1/ip/ram1/sim/ram1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/data_memory_0/sources_1/ip/ram2/sim/ram2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/data_memory_0/sources_1/ip/ram3/sim/ram3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/data_memory_0/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/data_memory_0/sim/data_memory_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/instruction_memory_0/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/instruction_memory_0/sim/instruction_memory_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/CP0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CP0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/HILOreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HILOreg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/Minisys_1A_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Minisys_1A_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/access_datamemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module access_datamemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/calculate_PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/decode_instruction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_instruction
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/execute_instruction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_instruction
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/fetch_instruction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_instruction
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/pc_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/pc_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/post_data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module post_data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/pre_data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pre_data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/Minisys_1A_CPU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Minisys_1A_CPU_sim
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1228.477 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado2017/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto cf7f03fed56546d2a5c4fc4cb7f5145f --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Minisys_1A_CPU_sim_behav xil_defaultlib.Minisys_1A_CPU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2419]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_mux
Compiling module xil_defaultlib.pc_add
Compiling module xil_defaultlib.fetch_instruction
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.ram0
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.ram1
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.ram2
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.ram3
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.instruction_memory_0
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.HILOreg
Compiling module xil_defaultlib.decode_instruction
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.calculate_PC
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.execute_instruction
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.pre_data_memory
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.data_memory_0
Compiling module xil_defaultlib.post_data_memory
Compiling module xil_defaultlib.access_datamemory
Compiling module xil_defaultlib.CP0
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.Minisys_1A_CPU
Compiling module xil_defaultlib.Minisys_1A_CPU_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Minisys_1A_CPU_sim_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 1228.477 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '26' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Minisys_1A_CPU_sim_behav -key {Behavioral:sim_1:Functional:Minisys_1A_CPU_sim} -tclbatch {Minisys_1A_CPU_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Minisys_1A_CPU_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U1.inst.ram0.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U1.inst.ram1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U1.inst.ram2.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U1.inst.ram3.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U7.U1.inst.ram0.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U7.U1.inst.ram1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U7.U1.inst.ram2.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U7.U1.inst.ram3.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1231.090 ; gain = 2.613
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Minisys_1A_CPU_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:51 . Memory (MB): peak = 1231.090 ; gain = 2.613
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado2017/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Minisys_1A_CPU_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram0.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram0.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram1.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram1.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram2.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram2.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram3.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram3.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram1.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram1.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram2.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram2.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram3.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram3.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram0.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram0.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram1.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram2.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram3.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram0.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram1.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram2.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram3.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram0.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Minisys_1A_CPU_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/data_memory_0/sources_1/ip/ram0/sim/ram0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/data_memory_0/sources_1/ip/ram1/sim/ram1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/data_memory_0/sources_1/ip/ram2/sim/ram2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/data_memory_0/sources_1/ip/ram3/sim/ram3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/data_memory_0/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/data_memory_0/sim/data_memory_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/instruction_memory_0/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/instruction_memory_0/sim/instruction_memory_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/CP0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CP0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/HILOreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HILOreg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/Minisys_1A_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Minisys_1A_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/access_datamemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module access_datamemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/calculate_PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/decode_instruction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_instruction
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/execute_instruction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_instruction
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/fetch_instruction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_instruction
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/pc_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/pc_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/post_data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module post_data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/pre_data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pre_data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/Minisys_1A_CPU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Minisys_1A_CPU_sim
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1232.914 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado2017/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto cf7f03fed56546d2a5c4fc4cb7f5145f --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Minisys_1A_CPU_sim_behav xil_defaultlib.Minisys_1A_CPU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port EPC [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/Minisys_1A_CPU.v:1109]
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2419]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_mux
Compiling module xil_defaultlib.pc_add
Compiling module xil_defaultlib.fetch_instruction
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.ram0
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.ram1
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.ram2
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.ram3
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.instruction_memory_0
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.HILOreg
Compiling module xil_defaultlib.decode_instruction
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.calculate_PC
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.execute_instruction
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.pre_data_memory
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.data_memory_0
Compiling module xil_defaultlib.post_data_memory
Compiling module xil_defaultlib.access_datamemory
Compiling module xil_defaultlib.CP0
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.Minisys_1A_CPU
Compiling module xil_defaultlib.Minisys_1A_CPU_sim
Compiling module xil_defaultlib.glbl
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Built simulation snapshot Minisys_1A_CPU_sim_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 1232.914 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:44 . Memory (MB): peak = 1232.914 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado2017/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Minisys_1A_CPU_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram0.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram0.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram1.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram1.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram2.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram2.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram3.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram3.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram1.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram1.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram2.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram2.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram3.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram3.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram0.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram0.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram1.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram2.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram3.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram0.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram1.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram2.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram3.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram0.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Minisys_1A_CPU_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/data_memory_0/sources_1/ip/ram0/sim/ram0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/data_memory_0/sources_1/ip/ram1/sim/ram1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/data_memory_0/sources_1/ip/ram2/sim/ram2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/data_memory_0/sources_1/ip/ram3/sim/ram3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/data_memory_0/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/data_memory_0/sim/data_memory_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/instruction_memory_0/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/instruction_memory_0/sim/instruction_memory_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/CP0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CP0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/HILOreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HILOreg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/Minisys_1A_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Minisys_1A_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/access_datamemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module access_datamemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/calculate_PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/decode_instruction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_instruction
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/execute_instruction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_instruction
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/fetch_instruction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_instruction
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/pc_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/pc_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/post_data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module post_data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/pre_data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pre_data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/Minisys_1A_CPU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Minisys_1A_CPU_sim
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1232.914 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado2017/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto cf7f03fed56546d2a5c4fc4cb7f5145f --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Minisys_1A_CPU_sim_behav xil_defaultlib.Minisys_1A_CPU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port EPC [D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/Minisys_1A_CPU.v:1109]
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2419]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_mux
Compiling module xil_defaultlib.pc_add
Compiling module xil_defaultlib.fetch_instruction
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.ram0
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.ram1
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.ram2
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.ram3
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.instruction_memory_0
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.HILOreg
Compiling module xil_defaultlib.decode_instruction
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.calculate_PC
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.execute_instruction
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.pre_data_memory
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.data_memory_0
Compiling module xil_defaultlib.post_data_memory
Compiling module xil_defaultlib.access_datamemory
Compiling module xil_defaultlib.CP0
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.Minisys_1A_CPU
Compiling module xil_defaultlib.Minisys_1A_CPU_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Minisys_1A_CPU_sim_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 1232.914 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '25' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Minisys_1A_CPU_sim_behav -key {Behavioral:sim_1:Functional:Minisys_1A_CPU_sim} -tclbatch {Minisys_1A_CPU_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Minisys_1A_CPU_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U1.inst.ram0.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U1.inst.ram1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U1.inst.ram2.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U1.inst.ram3.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U7.U1.inst.ram0.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U7.U1.inst.ram1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U7.U1.inst.ram2.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U7.U1.inst.ram3.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1235.824 ; gain = 2.910
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Minisys_1A_CPU_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:46 . Memory (MB): peak = 1235.824 ; gain = 2.910
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1238.543 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado2017/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Minisys_1A_CPU_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram0.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram0.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram1.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram1.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram2.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram2.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram3.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram3.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram1.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram1.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram2.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram2.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram3.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram3.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram0.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram0.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram1.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram2.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram3.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram0.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram1.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram2.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram3.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram0.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Minisys_1A_CPU_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/data_memory_0/sources_1/ip/ram0/sim/ram0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/data_memory_0/sources_1/ip/ram1/sim/ram1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/data_memory_0/sources_1/ip/ram2/sim/ram2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/data_memory_0/sources_1/ip/ram3/sim/ram3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/data_memory_0/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/data_memory_0/sim/data_memory_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/instruction_memory_0/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/instruction_memory_0/sim/instruction_memory_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/CP0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CP0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/HILOreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HILOreg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/Minisys_1A_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Minisys_1A_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/access_datamemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module access_datamemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/calculate_PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/decode_instruction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_instruction
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/execute_instruction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_instruction
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/fetch_instruction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_instruction
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/pc_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/pc_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/post_data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module post_data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/pre_data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pre_data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/Minisys_1A_CPU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Minisys_1A_CPU_sim
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1238.543 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado2017/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto cf7f03fed56546d2a5c4fc4cb7f5145f --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Minisys_1A_CPU_sim_behav xil_defaultlib.Minisys_1A_CPU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2419]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_mux
Compiling module xil_defaultlib.pc_add
Compiling module xil_defaultlib.fetch_instruction
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.ram0
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.ram1
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.ram2
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.ram3
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.instruction_memory_0
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.HILOreg
Compiling module xil_defaultlib.decode_instruction
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.calculate_PC
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.execute_instruction
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.pre_data_memory
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.data_memory_0
Compiling module xil_defaultlib.post_data_memory
Compiling module xil_defaultlib.access_datamemory
Compiling module xil_defaultlib.CP0
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.Minisys_1A_CPU
Compiling module xil_defaultlib.Minisys_1A_CPU_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Minisys_1A_CPU_sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:25 . Memory (MB): peak = 1238.543 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '25' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Minisys_1A_CPU_sim_behav -key {Behavioral:sim_1:Functional:Minisys_1A_CPU_sim} -tclbatch {Minisys_1A_CPU_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Minisys_1A_CPU_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U1.inst.ram0.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U1.inst.ram1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U1.inst.ram2.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U1.inst.ram3.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U7.U1.inst.ram0.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U7.U1.inst.ram1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U7.U1.inst.ram2.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U7.U1.inst.ram3.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1239.082 ; gain = 0.539
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Minisys_1A_CPU_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:45 . Memory (MB): peak = 1239.082 ; gain = 0.539
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado2017/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Minisys_1A_CPU_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram0.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram0.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram1.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram1.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram2.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram2.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram3.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram3.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram1.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram1.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram2.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram2.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram3.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram3.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram0.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram0.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram1.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram2.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram3.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram0.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram1.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram2.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram3.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram0.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Minisys_1A_CPU_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/data_memory_0/sources_1/ip/ram0/sim/ram0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/data_memory_0/sources_1/ip/ram1/sim/ram1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/data_memory_0/sources_1/ip/ram2/sim/ram2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/data_memory_0/sources_1/ip/ram3/sim/ram3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/data_memory_0/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/data_memory_0/sim/data_memory_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/instruction_memory_0/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/instruction_memory_0/sim/instruction_memory_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/CP0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CP0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/HILOreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HILOreg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/Minisys_1A_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Minisys_1A_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/access_datamemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module access_datamemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/calculate_PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/decode_instruction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_instruction
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/execute_instruction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_instruction
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/fetch_instruction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_instruction
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/pc_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/pc_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/post_data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module post_data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/pre_data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pre_data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/Minisys_1A_CPU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Minisys_1A_CPU_sim
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1242.898 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '10' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado2017/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto cf7f03fed56546d2a5c4fc4cb7f5145f --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Minisys_1A_CPU_sim_behav xil_defaultlib.Minisys_1A_CPU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2419]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_mux
Compiling module xil_defaultlib.pc_add
Compiling module xil_defaultlib.fetch_instruction
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.ram0
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.ram1
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.ram2
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.ram3
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.instruction_memory_0
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.HILOreg
Compiling module xil_defaultlib.decode_instruction
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.calculate_PC
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.execute_instruction
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.pre_data_memory
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.data_memory_0
Compiling module xil_defaultlib.post_data_memory
Compiling module xil_defaultlib.access_datamemory
Compiling module xil_defaultlib.CP0
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.Minisys_1A_CPU
Compiling module xil_defaultlib.Minisys_1A_CPU_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Minisys_1A_CPU_sim_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:29 . Memory (MB): peak = 1242.898 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '29' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Minisys_1A_CPU_sim_behav -key {Behavioral:sim_1:Functional:Minisys_1A_CPU_sim} -tclbatch {Minisys_1A_CPU_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Minisys_1A_CPU_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U1.inst.ram0.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U1.inst.ram1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U1.inst.ram2.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U1.inst.ram3.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U7.U1.inst.ram0.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U7.U1.inst.ram1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U7.U1.inst.ram2.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U7.U1.inst.ram3.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1244.000 ; gain = 1.102
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Minisys_1A_CPU_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:53 . Memory (MB): peak = 1244.000 ; gain = 1.102
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1245.449 ; gain = 0.004
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado2017/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Minisys_1A_CPU_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram0.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram0.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram1.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram1.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram2.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram2.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram3.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram3.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram1.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram1.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram2.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram2.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram3.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram3.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram0.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram0.mif'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram1.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram2.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram3.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram0.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram1.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram2.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram3.coe'
INFO: [SIM-utils-43] Exported 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/ram0.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Minisys_1A_CPU_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/data_memory_0/sources_1/ip/ram0/sim/ram0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/data_memory_0/sources_1/ip/ram1/sim/ram1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/data_memory_0/sources_1/ip/ram2/sim/ram2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/data_memory_0/sources_1/ip/ram3/sim/ram3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/data_memory_0/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/data_memory_0/sim/data_memory_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/instruction_memory_0/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/instruction_memory_0/sim/instruction_memory_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/CP0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CP0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/HILOreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HILOreg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/Minisys_1A_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Minisys_1A_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/access_datamemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module access_datamemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/calculate_PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/decode_instruction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_instruction
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/execute_instruction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_instruction
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/fetch_instruction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_instruction
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/pc_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/pc_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/post_data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module post_data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/pre_data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pre_data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/Minisys_1A_CPU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Minisys_1A_CPU_sim
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1245.449 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado2017/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto cf7f03fed56546d2a5c4fc4cb7f5145f --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Minisys_1A_CPU_sim_behav xil_defaultlib.Minisys_1A_CPU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2419]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_mux
Compiling module xil_defaultlib.pc_add
Compiling module xil_defaultlib.fetch_instruction
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.ram0
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.ram1
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.ram2
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.ram3
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.instruction_memory_0
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.HILOreg
Compiling module xil_defaultlib.decode_instruction
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.calculate_PC
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.execute_instruction
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.pre_data_memory
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.data_memory_0
Compiling module xil_defaultlib.post_data_memory
Compiling module xil_defaultlib.access_datamemory
Compiling module xil_defaultlib.CP0
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.Minisys_1A_CPU
Compiling module xil_defaultlib.Minisys_1A_CPU_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Minisys_1A_CPU_sim_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 1245.449 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '26' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Minisys_1A_CPU_sim_behav -key {Behavioral:sim_1:Functional:Minisys_1A_CPU_sim} -tclbatch {Minisys_1A_CPU_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Minisys_1A_CPU_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U1.inst.ram0.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U1.inst.ram1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U1.inst.ram2.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U1.inst.ram3.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U7.U1.inst.ram0.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U7.U1.inst.ram1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U7.U1.inst.ram2.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Minisys_1A_CPU_sim.uut.U7.U1.inst.ram3.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1247.820 ; gain = 2.371
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Minisys_1A_CPU_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:46 . Memory (MB): peak = 1247.820 ; gain = 2.371
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jan 15 21:25:12 2021...
