;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB #0, -60
	ADD 1, <-1
	ADD -807, <-60
	MOV -7, -20
	SUB #100, 90
	SUB @121, 103
	SUB 72, 200
	SUB 1, <-1
	SLT 721, 0
	MOV -7, <-20
	MOV -7, <-20
	MOV -7, <-20
	SUB @121, 106
	JMN 1, @-101
	CMP 30, 9
	JMP @300, 96
	SUB #0, -40
	SPL 1, @-101
	MOV #0, -40
	SPL -121
	SPL -121
	MOV -1, <-20
	DJN -1, @-20
	JMN 1, @-101
	JMN 1, @-101
	SPL 0, <402
	DJN 127, 102
	SPL -1, @-20
	MOV -1, <-20
	SUB 0, @10
	SPL -121, 700
	SPL @300, 96
	SPL -121, 700
	SPL -121, 700
	SPL -121, 700
	DJN 1, <-120
	DJN 1, <-120
	SPL @300, 96
	DJN 1, <-120
	SPL 0, <402
	SPL 0, <402
	SUB 12, @10
	SUB 0, @10
	ADD @128, 106
	SPL @300, 90
	SUB <72, 200
