// Seed: 1934760351
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  assign module_1.id_3 = 0;
  inout wire id_1;
  wire id_8;
  localparam id_9 = 1;
  wire [-1  &  -1 : -1  ?  -1 : -1 'h0] id_10, id_11, id_12;
  logic id_13;
endmodule
module module_1 (
    output supply0 id_0,
    input uwire id_1,
    input tri id_2,
    input supply1 id_3,
    input wire id_4,
    input wire id_5,
    input tri id_6
    , id_12,
    input uwire id_7,
    input uwire id_8,
    input wor id_9,
    input wor id_10
);
  wire id_13, id_14;
  assign id_0 = 1;
  module_0 modCall_1 (
      id_13,
      id_13,
      id_13,
      id_13,
      id_14,
      id_12,
      id_14
  );
  logic id_15 = 1;
  assign id_12 = -1 - 1;
endmodule
