	; Module start
	.compiler_version	"TASKING VX-toolset for TriCore: C compiler v6.2r2 Build 18041957 SN 09003395"
	.compiler_invocation	"ctc -f cc10888a --dep-file=Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\.Eth_17_GEthMacV2.o.d -c99 --fp-model=3cflnrSTz -D__CPU__=tc39x -D__CPU_TC39X__ --core=tc1.6.2 --fp-model=+float -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\EB_Cfg -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\EB_Cfg\\inc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\EB_Cfg\\src -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Infra_Prod -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Infra_Prod\\Autosar_Srv -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Infra_Prod\\Autosar_Srv\\AS440 -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Infra_Prod\\Cfg_Ssw -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Infra_Prod\\Cfg_Ssw\\TC39B -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Infra_Prod\\Integration -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Infra_Prod\\Irq -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Infra_Prod\\Irq\\ssc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Infra_Prod\\Irq\\ssc\\inc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Infra_Prod\\Irq\\ssc\\src -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Infra_Prod\\Platform -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Infra_Prod\\Platform\\AS440 -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Infra_Prod\\Sfr -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Infra_Prod\\Sfr\\TC39xB -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Infra_Prod\\Sfr\\TC39xB\\_Reg -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Infra_Prod\\Ssw -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Infra_Prod\\Ssw\\TC39B -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Infra_Prod\\Ssw\\TC39B\\Tricore -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Adc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Adc\\ssc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Adc\\ssc\\inc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Adc\\ssc\\src -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Can_17_McmCan -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Can_17_McmCan\\ssc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Can_17_McmCan\\ssc\\inc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Can_17_McmCan\\ssc\\src -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Dio -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Dio\\ssc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Dio\\ssc\\inc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Dio\\ssc\\src -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Eth_17_GEthMacV2 -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\inc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Fee -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Fee\\ssc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Fee\\ssc\\inc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Fee\\ssc\\src -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Fls_17_Dmu -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Fls_17_Dmu\\ssc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Fls_17_Dmu\\ssc\\inc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Fls_17_Dmu\\ssc\\src -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Gpt -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Gpt\\ssc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Gpt\\ssc\\inc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Gpt\\ssc\\src -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\I2c -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\I2c\\ssc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\I2c\\ssc\\inc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\I2c\\ssc\\src -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Icu_17_TimerIp -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Icu_17_TimerIp\\ssc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Icu_17_TimerIp\\ssc\\inc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Icu_17_TimerIp\\ssc\\src -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\McalLib -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\McalLib\\ssc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\McalLib\\ssc\\inc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\McalLib\\ssc\\inc\\AS440 -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\McalLib\\ssc\\src -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Mcu -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Mcu\\ssc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Mcu\\ssc\\inc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Mcu\\ssc\\src -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Ocu -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Ocu\\ssc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Ocu\\ssc\\inc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Ocu\\ssc\\src -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Port -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Port\\ssc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Port\\ssc\\inc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Port\\ssc\\src -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Pwm_17_GtmCcu6 -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Pwm_17_GtmCcu6\\ssc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Pwm_17_GtmCcu6\\ssc\\inc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Pwm_17_GtmCcu6\\ssc\\src -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Smu -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Smu\\ssc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Smu\\ssc\\inc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Smu\\ssc\\src -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Spi -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Spi\\ssc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Spi\\ssc\\inc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Spi\\ssc\\src -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Stm -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Stm\\ssc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Stm\\ssc\\inc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Stm\\ssc\\src -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Uart -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Uart\\ssc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Uart\\ssc\\inc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Uart\\ssc\\src -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Wdg_17_Scu -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Wdg_17_Scu\\ssc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Wdg_17_Scu\\ssc\\inc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Wdg_17_Scu\\ssc\\src -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Srval -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Srval\\Lib -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Srval\\App_Func -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Srval\\demo -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Srval\\Irq -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Srval\\Irq\\Adc_Irq -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Srval\\Irq\\Gtm_Irq -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Srval\\Irq\\AscLin_Irq -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Srval\\Irq\\Can_Irq -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Srval\\Irq\\EthV2_Irq -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Srval\\Irq\\Stm_Irq -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Srval\\Main -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\APP -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\BswM -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\CanIf -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\CanNm -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\CanSm -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\CanTp -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\CanTSyn -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\Com -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\ComM -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\Common -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\Crc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\Dcm -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\Dem -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\Det -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\DoIP -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\EcuM -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\Eth -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\EthIf -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\EthSM -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\EthTrcv -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\EthTSyn -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\FiM -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\FlsTst -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\MemIf -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\Nm -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\NvM -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\OS -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\OS\\Kernel -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\OS\\Portable -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\PduR -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\RamTst -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\SoAd -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\StbM -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp\\lwip-2.1.2 -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp\\lwip-2.1.2\\api -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp\\lwip-2.1.2\\arch -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp\\lwip-2.1.2\\core -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp\\lwip-2.1.2\\core\\ipv4 -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp\\lwip-2.1.2\\core\\ipv6 -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp\\lwip-2.1.2\\include -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp\\lwip-2.1.2\\include\\compat -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp\\lwip-2.1.2\\include\\compat\\posix -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp\\lwip-2.1.2\\include\\compat\\posix\\arpa -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp\\lwip-2.1.2\\include\\compat\\posix\\net -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp\\lwip-2.1.2\\include\\compat\\posix\\sys -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp\\lwip-2.1.2\\include\\compat\\stdc -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp\\lwip-2.1.2\\include\\lwip -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp\\lwip-2.1.2\\include\\lwip\\apps -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp\\lwip-2.1.2\\include\\lwip\\priv -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp\\lwip-2.1.2\\include\\lwip\\prot -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp\\lwip-2.1.2\\include\\netif -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp\\lwip-2.1.2\\include\\netif\\ppp -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp\\lwip-2.1.2\\include\\netif\\ppp\\polarssl -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp\\lwip-2.1.2\\netif -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp\\lwip-2.1.2\\netif\\ppp -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\TcpIp\\lwip-2.1.2\\netif\\ppp\\polarssl -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\UdpNm -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\WdgIf -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\WdgM -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\Xcp -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\Xcp\\Cal -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\Xcp\\Daq -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\Xcp\\Pag -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\Xcp\\Pgm -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\Xcp\\Std -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\Xcp\\XcpOnEth -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\Callout -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\Config -IF:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\Library\\Vfx_ComE2E -g2 --make-target=Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.o -t2 --language=-gcc,-volatile,+strings,-kanji --default-near-size=0 -O1 --default-a1-size=0 --default-a0-size=0 --source --align=0 --switch=auto --error-limit=42 -o Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.src ..\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.c"
	.compiler_name		"ctc"
	;source	'..\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.c'

	
$TC162
	
	.sdecl	'.text.Eth_17_GEthMacV2_Init.Code.Cpu0',code,cluster('Eth_17_GEthMacV2_Init')
	.sect	'.text.Eth_17_GEthMacV2_Init.Code.Cpu0'
	.align	2
	
	.global	Eth_17_GEthMacV2_Init

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	     1  /*******************************************************************************
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	     2  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	     3  ** Copyright (C) Infineon Technologies (2023)                                 **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	     4  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	     5  ** All rights reserved.                                                       **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	     6  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	     7  ** This document contains proprietary information belonging to Infineon       **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	     8  ** Technologies. Passing on and copying of this document, and communication   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	     9  ** of its contents is not permitted without prior written authorization.      **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	    10  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	    11  ********************************************************************************
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	    12  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	    13  **  FILENAME     : Eth_17_GEthMacV2.c                                         **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	    14  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	    15  **  VERSION      : 10.0.0                                                     **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	    16  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	    17  **  DATE         : 2023-05-22                                                 **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	    18  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	    19  **  VARIANT      : Variant PB                                                 **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	    20  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	    21  **  PLATFORM     : Infineon AURIX2G                                           **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	    22  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	    23  **  AUTHOR       : DL-AUTOSAR-Engineering                                     **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	    24  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	    25  **  VENDOR       : Infineon Technologies                                      **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	    26  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	    27  **  DESCRIPTION  : Eth Driver source file                                     **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	    28  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	    29  **  SPECIFICATION(S) : Specification of Ethernet Driver,AUTOSAR Release 4.4.0 **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	    30  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	    31  **  MAY BE CHANGED BY USER : no                                               **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	    32  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	    33  *******************************************************************************/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	    34  /* [cover parentID={BF94A146-7C19-46b2-818B-589D20D77A53}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	    35  [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	    36  /* [cover parentID={BD607180-6DDB-4175-9E75-6DCCAEBFBD5C}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	    37  [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	    38  /* [cover parentID={70671113-E91A-48e6-973A-C3667508093F}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	    39  [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	    40  /* [cover parentID={6EE6E933-ABA0-4c6e-9AF0-4A1BB260FF63}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	    41  [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	    42  /* [cover parentID={4579FE20-92DA-4848-93DB-7AD4FD35DD50}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	    43  [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	    44  /* [cover parentID={5713A17A-3FA1-427f-A0B6-89125A17689A}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	    45  [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	    46  /* [cover parentID={72DABBEB-F27B-4677-B6B4-B53F634341BA}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	    47  [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	    48  /* [cover parentID={EA392A13-FCA8-42f7-B9BC-0967C60FE9AB}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	    49  [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	    50  /* [cover parentID={EA0715EE-3E3C-4aac-A42E-4B5CFC96CEED}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	    51  MemMap
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	    52  [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	    53  /*[cover parentID={566ED99C-0D96-46ac-97BF-E97B04E2C700}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	    54  Callout Memory section not used in ETH driver
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	    55  [/cover]*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	    56  /*******************************************************************************
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	    57  **                      Includes                                             **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	    58  *******************************************************************************/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	    59  /* Inclusion of ETH header file, this includes ETH configuration file also */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	    60  #include "Eth_17_GEthMacV2.h"
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	    61  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	    62  /* Inclusion of GETH MAC Register file */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	    63  #include "IfxGeth_reg.h"
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	    64  #include "IfxGeth_bf.h"
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	    65  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	    66  /* Inclusion of SchM header file */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	    67  #include "SchM_Eth_17_GEthMacV2.h"
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	    68  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	    69  /* Inclusion of Mcal Specific Global Header File */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	    70  #include "McalLib.h"
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	    71  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	    72  #if((ETH_17_GETHMACV2_INIT_API_MODE != ETH_17_GETHMACV2_MCAL_SUPERVISOR)||\ 
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	    73      (ETH_17_GETHMACV2_RUNTIME_API_MODE != ETH_17_GETHMACV2_MCAL_SUPERVISOR))
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	    74  #include "McalLib_OsStub.h"
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	    75  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	    76  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	    77  /* Conditional Inclusion of Development Error Tracer File */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	    78  #if (ETH_17_GETHMACV2_DEV_ERROR_DETECT == STD_ON)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	    79  #include "Det.h"
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	    80  #endif /* (ETH_17_GETHMACV2_DEV_ERROR_DETECT == STD_ON) */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	    81  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	    82  /* Inclusion of EthIf and EthTrcv header file */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	    83  #include "EthIf.h"
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	    84  #include "EthTrcv.h"
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	    85  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	    86  /* Conditional Inclusion of EthSwt driver header file */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	    87  #if (ETH_17_GETHMACV2_SWT_MANAGEMENT_SUPPORT == STD_ON)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	    88  #include "EthSwt_Eth.h"
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	    89  #endif /* (ETH_17_GETHMACV2_SWT_MANAGEMENT_SUPPORT == STD_ON) */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	    90  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	    91  /*******************************************************************************
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	    92  **                      Imported Compiler Switch Checks                       **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	    93  *******************************************************************************/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	    94  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	    95  /* [cover parentID={9ABF9C4B-71FA-447d-9E7F-2055169B63C7}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	    96  [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	    97  /* AUTOSAR Specification File Version Check */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	    98  #ifndef ETH_17_GETHMACV2_AR_RELEASE_MAJOR_VERSION
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	    99    #error "ETH_17_GETHMACV2_AR_RELEASE_MAJOR_VERSION is not defined."
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   100  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   101    /* [cover parentID={3906CF90-17F8-4e45-8E49-1DCA068DA702}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   102    Version check across files of Ethernet module
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   103    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   104  #if (ETH_17_GETHMACV2_AR_RELEASE_MAJOR_VERSION != MCAL_AR_RELEASE_MAJOR_VERSION)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   105    #error "ETH_17_GETHMACV2_AR_RELEASE_MAJOR_VERSION does not match."
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   106  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   107  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   108  #ifndef ETH_17_GETHMACV2_AR_RELEASE_MINOR_VERSION
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   109    #error "ETH_17_GETHMACV2_AR_RELEASE_MINOR_VERSION is not defined."
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   110  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   111  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   112  #if (ETH_17_GETHMACV2_AR_RELEASE_MINOR_VERSION != MCAL_AR_RELEASE_MINOR_VERSION)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   113    #error "ETH_17_GETHMACV2_AR_RELEASE_MINOR_VERSION does not match."
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   114  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   115  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   116  #ifndef ETH_17_GETHMACV2_AR_RELEASE_REVISION_VERSION
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   117    #error "ETH_17_GETHMACV2_AR_RELEASE_REVISION_VERSION is not defined."
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   118  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   119  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   120  #if (ETH_17_GETHMACV2_AR_RELEASE_REVISION_VERSION != \ 
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   121                            MCAL_AR_RELEASE_REVISION_VERSION)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   122    #error "ETH_17_GETHMACV2_AR_RELEASE_REVISION_VERSION does not match."
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   123  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   124  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   125  /* ETH Header File Version Check */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   126  #ifndef ETH_17_GETHMACV2_SW_MAJOR_VERSION
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   127    #error "ETH_17_GETHMACV2_SW_MAJOR_VERSION is not defined."
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   128  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   129  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   130  #ifndef ETH_17_GETHMACV2_SW_MINOR_VERSION
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   131    #error "ETH_17_GETHMACV2_SW_MINOR_VERSION is not defined."
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   132  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   133  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   134  #ifndef ETH_17_GETHMACV2_SW_PATCH_VERSION
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   135    #error "ETH_17_GETHMACV2_SW_PATCH_VERSION is not defined."
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   136  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   137  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   138  #if (ETH_17_GETHMACV2_SW_MAJOR_VERSION != 20U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   139    #error "ETH_17_GETHMACV2_SW_MAJOR_VERSION does not match."
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   140  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   141  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   142  #if (ETH_17_GETHMACV2_SW_MINOR_VERSION != 25U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   143    #error "ETH_17_GETHMACV2_SW_MINOR_VERSION does not match."
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   144  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   145  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   146  #if (ETH_17_GETHMACV2_SW_PATCH_VERSION != 0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   147    #error "ETH_17_GETHMACV2_SW_PATCH_VERSION does not match."
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   148  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   149  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   150  /* [cover parentID={71DE244B-7A02-4769-9FE0-7A4D5BD79FFD}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   151  Inter module consistency checks
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   152  [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   153  /*
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   154    VERSION CHECK FOR DET MODULE INCLUSION
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   155    */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   156  #if (ETH_17_GETHMACV2_DEV_ERROR_DETECT == STD_ON)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   157  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   158  #ifndef DET_AR_RELEASE_MAJOR_VERSION
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   159    #error "DET_AR_RELEASE_MAJOR_VERSION is not defined."
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   160  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   161  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   162  #if ( DET_AR_RELEASE_MAJOR_VERSION != MCAL_AR_RELEASE_MAJOR_VERSION)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   163    #error "DET_AR_RELEASE_MAJOR_VERSION does not match."
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   164  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   165  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   166  #endif/* End Of ETH_17_GETHMACV2_DEV_ERROR_DETECT */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   167  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   168  /*******************************************************************************
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   169  **                      Private Macro Definitions                             **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   170  *******************************************************************************/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   171  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   172  /*Used to enable ETH module, GETH_CLC.B.DISR = ETH_17_GETHMACV2_MOD_ENABLE */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   173  #define ETH_17_GETHMACV2_MOD_ENABLE            (0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   174  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   175  #if(ETH_17_GETHMACV2_GLOBALTIMESUPPORT == STD_ON)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   176  /* To check if the time stamp value provided by hardware is corrupted. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   177  #define ETH_17_GETHMACV2_INGRESS_TS_CORRUPT    (0xFFFFFFFFU)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   178  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   179  /* Number of microseconds increments per clock or overflow */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   180  #define ETH_17_GETHMACV2_SUB_SEC_INCREMENT_VAL (20U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   181  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   182  /* Enable timestamp for Tx and Rx  */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   183  #define ETH_17_GETHMACV2_TS_ENABLE             (0x01U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   184  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   185  /* Macro used to check for Invalid FIFO index */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   186  #define ETH_17_GETHMACV2_INV_FIFO_IDX          (0xFFU)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   187  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   188  /* DMA descriptor index - invalid value */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   189  #define ETH_17_GETHMACV2_DMADESC_INVALID       (0xFFFFU)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   190  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   191  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   192  /* Ethernet frame's Header field length. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   193  #define ETH_17_GETHMACV2_FRAMEHEADER_LENGTH    (14U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   194  /* Ethernet frame's checksum field length. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   195  #define ETH_17_GETHMACV2_FRAMECHKSUM_LENGTH    (4U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   196  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   197  /* Macros to Mask Interrupts which are enabled in default. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   198  #define ETH_17_GETHMACV2_DISABLE_MMC_TX_INTPT      (0x0FFFFFFFU)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   199  #define ETH_17_GETHMACV2_DISABLE_MMC_RX_INTPT      (0x0FFFFFFFU)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   200  #define ETH_17_GETHMACV2_DISABLE_MMC_IPC_RX_INTPT  (0x3FFF3FFFU)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   201  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   202  /* Macro to Enable Address filtering in Mac Address register. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   203  #define ETH_17_GETHMACV2_MACADDRRESS_ENABLE        (0x80000000U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   204  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   205  #define ETH_17_GETHMACV2_BUFFER_NOTUSED            (0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   206  #define ETH_17_GETHMACV2_BUFFER_USED               (1U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   207  #define ETH_17_GETHMACV2_BUFFER_USED_TXINITIATED   (2U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   208  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   209  /* Macro for MAC address length. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   210  #define ETH_17_GETHMACV2_MACADDRESS_LEN            (6U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   211  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   212  #if ((ETH_17_GETHMACV2_RX_IRQHDLR == STD_ON) || \ 
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   213       (ETH_17_GETHMACV2_TX_IRQHDLR == STD_ON))
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   214  /* Macro to check for set bit value */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   215  #define ETH_17_GETHMACV2_SET                       (1U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   216  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   217  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   218  /* Macro for default value to load in MAC Address register 0 to 31. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   219  #define ETH_17_GETHMACV2_FILT0_DEF_HIGH_VAL        (0x8000FFFFU)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   220  #define ETH_17_GETHMACV2_FILT0_DEF_LOW_VAL         (0xFFFFFFFFU)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   221  #define ETH_17_GETHMACV2_FILT_HIGH_1_31_DEF_VAL    (0x0000FFFFU)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   222  #define ETH_17_GETHMACV2_FILT_LOW_1_31_DEF_VAL     (0xFFFFFFFFU)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   223  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   224  /* Number of Hardware MAC address filter registers available. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   225  #define ETH_17_GETHMACV2_NO_OF_FILTER_REGISTERS    (32U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   226  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   227  #define ETH_17_GETHMACV2_INVALID_FILTER_VALUE      (0xFFU)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   228  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   229  /* Macros for Ethernet Frame fields. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   230  #define ETH_17_GETHMACV2_FRAME_DESTADDR_POS        (0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   231  #define ETH_17_GETHMACV2_FRAME_SRCADDR_POS         (6U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   232  #define ETH_17_GETHMACV2_FRAME_TYPE_MSB_POS        (12U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   233  #define ETH_17_GETHMACV2_FRAME_TYPE_LSB_POS        (13U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   234  #define ETH_17_GETHMACV2_FRAME_PAYLOAD_POS         (14U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   235  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   236  #if ((ETH_17_GETHMACV2_IPV4_CHECKSUMOFFLOAD_ENABLE == STD_ON) || \ 
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   237       (ETH_17_GETHMACV2_TCP_CHECKSUMOFFLOAD_ENABLE  == STD_ON) || \ 
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   238       (ETH_17_GETHMACV2_UDP_CHECKSUMOFFLOAD_ENABLE  == STD_ON) || \ 
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   239       (ETH_17_GETHMACV2_ICMP_CHECKSUMOFFLOAD_ENABLE == STD_ON))
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   240  #define ETH_17_GETHMACV2_IPV4_ICMP_PROTOCOL        (0x01U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   241  #define ETH_17_GETHMACV2_IPV4_FRAMETYPE            (0x0800U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   242  #define ETH_17_GETHMACV2_FRAME_ICMP_CRC_POS        (36U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   243  #define ETH_17_GETHMACV2_FRAME_IPV4TYPE_POS        (23U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   244  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   245  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   246  /* Macro to Mask Buffer 1 Length field in Tx-Descriptor-TDES2(Bit 0 to 13) */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   247  #define ETH_17_GETHMACV2_MASK_TDES2_BUF1LENGTH     (0xFFFFC000U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   248  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   249  /* Macros used for number of bits shifts and Byte Mask. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   250  #define ETH_17_GETHMACV2_SHIFT_4BIT                (4U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   251  #define ETH_17_GETHMACV2_SHIFT_8BIT                (8U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   252  #define ETH_17_GETHMACV2_SHIFT_12BIT               (12U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   253  #define ETH_17_GETHMACV2_SHIFT_16BIT               (16U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   254  #define ETH_17_GETHMACV2_SHIFT_24BIT               (24U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   255  #define ETH_17_GETHMACV2_BYTE0_MASK                (0x000000FFU)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   256  #define ETH_17_GETHMACV2_BYTE_MASK                 (0xFFU)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   257  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   258  #define ETH_17_GETHMACV2_MASK_LSB                  (0x00FFU)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   259  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   260  /* Macro to represent duplex modes */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   261  #define ETH_17_GETHMACV2_FULL_DUPLEX               (1U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   262  #define ETH_17_GETHMACV2_HALF_DUPLEX               (0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   263  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   264  /* Macro for kernel reset not executed */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   265  #define ETH_17_GETHMACV2_RST_NOT_EXEC              (0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   266  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   267  /* Macro for queue flushing operation in progress */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   268  #define ETH_17_GETHMACV2_QFLUSH_IN_PROG            (1U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   269  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   270  /* Macro to check for descriptor released by DMA */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   271  #define ETH_17_GETHMACV2_DESC_RELEASED             (0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   272  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   273  /* Macro for indicating no error */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   274  #define ETH_17_GETHMACV2_NO_ERROR                  (0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   275  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   276  #if ((ETH_17_GETHMACV2_ENA_MII_API == STD_ON) || \ 
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   277       (ETH_17_GETHMACV2_GLOBALTIMESUPPORT == STD_ON))
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   278  /* Macro to check for busy state */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   279  #define ETH_17_GETHMACV2_BUSY_ST                   (1U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   280  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   281  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   282  /* Macro for RGMII Mode */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   283  #define ETH_17_GETHMACV2_RGMII                     (1U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   284  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   285  /* Macro for Frame received status */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   286  #define ETH_17_GETHMACV2_FRM_NOTRECEIVED           (0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   287  #define ETH_17_GETHMACV2_FRM_RECEIVED              (1U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   288  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   289  /* Macros for the position and mask of controller parameters within the
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   290   * EthCtrlProperties structure element */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   291  #define ETH_17_GETHMACV2_GPTCL_PHY_POS             (22U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   292  #define ETH_17_GETHMACV2_PHYINTF_POS               (2U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   293  #define ETH_17_GETHMACV2_PHYINTF_MSK               (7U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   294  #define ETH_17_GETHMACV2_OPMODE_POS                (5U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   295  #define ETH_17_GETHMACV2_OPMODE_MSK                (1U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   296  #define ETH_17_GETHMACV2_TXINT_POS                 (6U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   297  #define ETH_17_GETHMACV2_TXINT_MSK                 (1U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   298  #define ETH_17_GETHMACV2_TXRXINT_POS               (6U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   299  #define ETH_17_GETHMACV2_TXRXINT_MSK               (3U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   300  #define ETH_17_GETHMACV2_RXINT_POS                 (7U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   301  #define ETH_17_GETHMACV2_RXINT_MSK                 (1U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   302  #define ETH_17_GETHMACV2_CRCS_POS                  (8U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   303  #define ETH_17_GETHMACV2_CRCS_MSK                  (1U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   304  #define ETH_17_GETHMACV2_TXSKEW_MASK               (0x0FU)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   305  #define ETH_17_GETHMACV2_RXSKEW_MASK               (0xF0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   306  #define ETH_17_GETHMACV2_RXSKEW_OFF                (4U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   307  #define ETH_17_GETHMACV2_PS_MSK                    (1U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   308  #define ETH_17_GETHMACV2_FES_POS                   (1U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   309  #define ETH_17_GETHMACV2_FES_MSK                   (1U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   310  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   311  /* Tx interrupt enabled */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   312  #define ETH_17_GETHMACV2_TXINT_ENABLED             (1U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   313  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   314  /* Rx interrupt enabled */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   315  #define ETH_17_GETHMACV2_RXINT_ENABLED             (2U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   316  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   317  /* Macro for Maximum STM tick for overflow to happen. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   318  #define ETH_17_GETHMACV2_STM_TICK_OVERFLOW         (0xFFFFFFFFU)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   319  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   320  /* Macro for RBSZ_13_y bit-field that indicates the buffer size*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   321  #define ETH_17_GETHMACV2_RBSZ_13_Y                 (2U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   322  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   323  /* Maximum channels/ FIFOs supported in this device */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   324  #define ETH_17_GETHMACV2_MAXCHLS_SUPPORTED         (4U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   325  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   326  #if ((ETH_17_GETHMACV2_GETTXERRCNTRVAL_API == STD_ON) || \ 
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   327       (ETH_17_GETHMACV2_GETRXSTATS_API == STD_ON) || \ 
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   328       (ETH_17_GETHMACV2_GETCNTRVALUES_API == STD_ON))
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   329  /* Macros used for unsupported counter statistic */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   330  #define ETH_17_GETHMACV2_UNSUPPORTED_CNTR        (0xFFFFFFFFU)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   331  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   332  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   333  /* Macro to disable the MAC Transmission and Reception */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   334  #define ETH_17_GETHMACV2_MAC_TXRX_DISABLEMASK    (0xFFFFFFFCU)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   335  /* Macro to enable the MAC Transmission and Reception */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   336  #define ETH_17_GETHMACV2_MAC_TXRX_ENABLEMASK     (0x00000003U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   337  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   338  /* Macro to enable the RX Queue */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   339  #define ETH_17_GETHMACV2_MTL_RXQ_ENABLE          (0x2U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   340  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   341  /* Macro to get the index of the buffer */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   342  #define ETH_17_GETHMACV2_BUFIDX_MASK             (0x00001FFFU)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   343  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   344  #if ((ETH_17_GETHMACV2_DEV_ERROR_DETECT == STD_ON) || \ 
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   345       (ETH_17_GETHMACV2_GLOBALTIMESUPPORT == STD_ON))
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   346  /* Macro to get the index of the channel */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   347  #define ETH_17_GETHMACV2_CHNLIDX_MASK            (0xFFFFE000U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   348  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   349  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   350  /* Macro to get the valid index of the channel */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   351  #define ETH_17_GETHMACV2_VLDCHNLIDX_MASK         (0x0000E000U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   352  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   353  /* Macro to shift the FIFO reference index in the designated position
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   354   * within buffer Index */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   355  #define ETH_17_GETHMACV2_FIFOIDX_POS             (13U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   356  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   357  #if(ETH_17_GETHMACV2_DEV_ERROR_DETECT == STD_ON)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   358  /* Maximum Priority that can be assigned to a FIFO */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   359  #define ETH_17_GETHMACV2_MAX_PRIORITY            (0x7U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   360  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   361  /* Macro used to check for non-configured priority */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   362  #define ETH_17_GETHMACV2_NONCFG_PRIORITY         (0xFFU)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   363  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   364  #endif /* (ETH_17_GETHMACV2_DEV_ERROR_DETECT == STD_ON) */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   365  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   366  /* Enable CBS algorithm and credit not be reset to 0 when no packet to Tx */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   367  #define ETH_17_GETHMACV2_ETS_AVALG_CC            (0x0000000CU)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   368  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   369  /* The offset address of the MTL TXQ operation mode register */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   370  #define ETH_17_GETHMACV2_MTL_REG_OFFSETADDR      (0x10U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   371  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   372  /* Transmit Queue in AVB mode */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   373  #define ETH_17_GETHMACV2_TXQ_AVBMODE             (0x01U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   374  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   375  /* Buffer index queue - Reset value */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   376  #define ETH_17_GETHMACV2_QRST_VAL                (0x1FFFU)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   377  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   378  #if (ETH_17_GETHMACV2_SWT_MANAGEMENT_SUPPORT == STD_ON)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   379  /* Length of EtherType field */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   380  #define ETH_17_GETHMACV2_ETHERTYPE_LEN             (2U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   381  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   382  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   383  /* Macros for core init / deinit state */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   384  #define ETH_17_GETHMACV2_CORE_UNINIT             (0x0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   385  #define ETH_17_GETHMACV2_CORE_INIT               (0x1U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   386  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   387  /*******************************************************************************
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   388  **                         User Mode Macros                                   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   389  *******************************************************************************/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   390  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   391  /* [cover parentID={1A65EADD-AFD0-4845-B2D2-8257E086DD67}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   392  [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   393  /* User and Supervisory mode related macros for Initialization API */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   394  #if ETH_17_GETHMACV2_INIT_API_MODE  == ETH_17_GETHMACV2_MCAL_SUPERVISOR
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   395  /* Library APIs  */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   396  /* MISRA2012_RULE_4_9_JUSTIFICATION: Function like macro
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   397   * 'ETH_17_GETHMACV2_LIB_INIT_DEINIT_WRITEPERIPENDINITPROTREG'
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   398   * defined for User mode support in code.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   399   * No side effects foreseen by violating this MISRA rule. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   400  #define ETH_17_GETHMACV2_LIB_INIT_DEINIT_WRITEPERIPENDINITPROTREG(RegAdd,Data)\ 
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   401                                      Mcal_WritePeripEndInitProtReg(RegAdd,Data)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   402  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   403  /* Supervisory mode registers */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   404  /* MISRA2012_RULE_4_9_JUSTIFICATION: Function like macro
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   405   * 'ETH_17_GETHMACV2_SFR_INIT_DEINIT_WRITE32'
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   406   * defined for User mode support in code.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   407   * No side effects foreseen by violating this MISRA rule. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   408  #define  ETH_17_GETHMACV2_SFR_INIT_DEINIT_WRITE32(reg,value) \ 
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   409                                                   ((*(reg)) = (uint32)(value))
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   410  #else
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   411  /* MISRA2012_RULE_4_9_JUSTIFICATION: Function like macro
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   412   * 'ETH_17_GETHMACV2_LIB_INIT_DEINIT_WRITEPERIPENDINITPROTREG'
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   413   * defined for User mode support in code.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   414   * No side effects foreseen by violating this MISRA rule. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   415  #define ETH_17_GETHMACV2_LIB_INIT_DEINIT_WRITEPERIPENDINITPROTREG(RegAdd,Data)\ 
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   416                                  MCAL_LIB_WRITEPERIPENDINITPROTREG(RegAdd,Data)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   417  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   418  /* Supervisory mode registers */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   419  /* MISRA2012_RULE_4_9_JUSTIFICATION: Function like macro
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   420   * 'ETH_17_GETHMACV2_SFR_INIT_DEINIT_WRITE32'
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   421   * defined for User mode support in code.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   422   * No side effects foreseen by violating this MISRA rule. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   423  #define  ETH_17_GETHMACV2_SFR_INIT_DEINIT_WRITE32(reg,value) \ 
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   424                    MCAL_SFR_OS_WRITE32(ETH_17_GETHMACV2_MODULE_ID,reg,value)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   425  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   426  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   427  /* To configure TX/RX Clock delay for skew timing, in RGMII mode,*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   428  /*User and Supervisory mode related macros for Run time APIs */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   429  #if ETH_17_GETHMACV2_RUNTIME_API_MODE  == ETH_17_GETHMACV2_MCAL_SUPERVISOR
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   430  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   431  /* MISRA2012_RULE_4_9_JUSTIFICATION: Function like macro
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   432   * 'ETH_17_GETHMACV2_LIB_RUNTIME_WRITEPERIPENDINITPROTREG'
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   433   * defined for supervisor/ User mode support in code.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   434   * No side effects foreseen by violating this MISRA rule. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   435  #define ETH_17_GETHMACV2_LIB_RUNTIME_WRITEPERIPENDINITPROTREG(RegAdd,Data) \ 
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   436                                       Mcal_WritePeripEndInitProtReg(RegAdd,Data)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   437  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   438  /* Supervisory mode registers */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   439  /* MISRA2012_RULE_4_9_JUSTIFICATION: Function like macro
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   440   * 'ETH_17_GETHMACV2_SFR_RUNTIME_WRITE32'
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   441   * defined for User mode support in code.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   442   * No side effects foreseen by violating this MISRA rule. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   443  #define  ETH_17_GETHMACV2_SFR_RUNTIME_WRITE32(reg,value) \ 
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   444                                    ((*(reg)) = (uint32)(value))
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   445  #else
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   446  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   447  /* MISRA2012_RULE_4_9_JUSTIFICATION: Function like macro
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   448   * 'ETH_17_GETHMACV2_LIB_RUNTIME_WRITEPERIPENDINITPROTREG'
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   449   * defined for supervisor/ User mode support in code.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   450   * No side effects foreseen by violating this MISRA rule. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   451  #define ETH_17_GETHMACV2_LIB_RUNTIME_WRITEPERIPENDINITPROTREG(RegAdd,Data) \ 
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   452                                MCAL_LIB_WRITEPERIPENDINITPROTREG(RegAdd,Data)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   453  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   454  /* Supervisory mode registers */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   455  /* MISRA2012_RULE_4_9_JUSTIFICATION: Function like macro
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   456   * 'ETH_17_GETHMACV2_SFR_RUNTIME_WRITE32'
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   457   * defined for User mode support in code.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   458   * No side effects foreseen by violating this MISRA rule. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   459  #define  ETH_17_GETHMACV2_SFR_RUNTIME_WRITE32(reg,value) \ 
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   460                     MCAL_SFR_OS_WRITE32(ETH_17_GETHMACV2_MODULE_ID,reg,value)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   461  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   462  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   463  /*******************************************************************************
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   464  **                      Private Type Definitions                              **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   465  *******************************************************************************/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   466  /* Data Type for Controller Initialization Status */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   467  /* [cover parentID={AD4706E2-D662-4672-8C5A-76B6E0AA9DFF}] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   468  typedef enum
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   469  {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   470    ETH_17_GETHMACV2_CTRL_NOT_INITIALIZED  = 0x0U,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   471    ETH_17_GETHMACV2_CTRL_INITIALIZED      = 0x1U
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   472  }Eth_17_GEthMacV2_CtrlConfigStatusType;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   473  /*  [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   474  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   475  /* Structure for Transmit buffer table, contains the Tx status of each
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   476   * Tx buffer index. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   477  /* [cover parentID={F95C6330-2081-4830-B62F-8BFF8FA21536}] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   478  typedef struct
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   479  {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   480  #if (ETH_17_GETHMACV2_SWT_MANAGEMENT_SUPPORT == STD_ON)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   481    /* Pointer to the Tx Data address used during invocation of EthSwt APIs */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   482    uint8 *SwtTxDataPtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   483    /* To store the Tx Length used during invocation of EthSwt APIs */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   484    uint16 SwtTxLength;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   485  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   486    uint16 BuffLengthReqstd;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   487    uint8 BuffStatus;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   488  #if(ETH_17_GETHMACV2_GLOBALTIMESUPPORT == STD_ON)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   489    uint8 TimeStampEnable;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   490  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   491  }Eth_17_GEthMacV2_TxBuffTableType;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   492  /*  [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   493  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   494  /* Structure for Transmit Descriptor*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   495  /*** Read Format  - Read by DMA and Written by software  ***/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   496  /* Tx Descriptor 0 - Buffer 1 address */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   497  /* Tx Descriptor 1 - Buffer 2 Address */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   498  /* Tx Descriptor 2 - IOC, TTSE, Buffer 1 and Buffer 2 Length*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   499  /* Tx Descriptor 3 - OWN, CTXT, FD, LD, CPC, CIC, TPL */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   500  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   501  /*** Write Format - Written by DMA controller and Read by software ***/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   502  /* Tx Descriptor 0 - Transmit Packet's Timestamp Low */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   503  /* Tx Descriptor 1 - Transmit Packet's Timestamp High */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   504  /* Tx Descriptor 2 - Reserved */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   505  /* Tx Descriptor 3 - OWN, CTXT, FD, LD, Tx Timestamp Status */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   506  /* [cover parentID={25937530-31AD-42c9-930D-B752B846396E}] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   507  typedef volatile struct
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   508  {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   509    uint32 TDES0;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   510    uint32 TDES1;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   511    uint32 TDES2;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   512    uint32 TDES3;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   513  }Eth_17_GEthMacV2_DmaTxDescType;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   514  /*  [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   515  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   516  /* Structure for Receive Descriptor*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   517  /*** Read Format  - Read by DMA and Written by software  ***/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   518  /* Rx Descriptor 0 - Buffer 1 address */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   519  /* Rx Descriptor 1 - Reserved */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   520  /* Rx Descriptor 2 - Buffer 2 address */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   521  /* Rx Descriptor 3 - OWN, IOC, Buffer1 valid and Buffer2 valid */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   522  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   523  /*** Write Format - Written by DMA controller and Read by software ***/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   524  /* Rx Descriptor 0 - IVT, OVT (VLAN)*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   525  /* Rx Descriptor 1 - Timestamp Dropped, Timestamp Available etc.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   526  /* Rx Descriptor 2 - L3L4FM, L4FM etc. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   527  /* Rx Descriptor 3 - OWN, CTXT, FD, LD, Length/Type, Packet Length(PL)*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   528  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   529  /*** Context Descriptor - Written by DMA controller and Read by software ***/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   530  /* Rx Descriptor 0 - Receive Packet's Timestamp Low */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   531  /* Rx Descriptor 1 - Receive Packet's Timestamp High */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   532  /* Rx Descriptor 2 - Reserved */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   533  /* Rx Descriptor 3 - OWN,CTXT */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   534  /* [cover parentID={90FED407-400E-47f6-A492-C47C82962CA9}] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   535  typedef volatile struct
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   536  {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   537    uint32 RDES0;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   538    uint32 RDES1;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   539    uint32 RDES2;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   540    uint32 RDES3;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   541  }Eth_17_GEthMacV2_DmaRxDescType;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   542  /*  [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   543  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   544  /* Structure for MAC Address registers 1 to 31, HIGH and LOW */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   545  /* [cover parentID={CDFCE8EE-238C-4b9b-A4DE-1CA5B77F7DAD}] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   546  typedef volatile struct
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   547  {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   548    Ifx_GETH_MAC_ADDRESS_HIGH AddrHigh;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   549    Ifx_GETH_MAC_ADDRESS_LOW  AddrLow;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   550  }Eth_17_GEthMacV2_MacAddr_1_31Type;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   551  /*  [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   552  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   553  /* Structure to hold run-time operational data of ETH Controller*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   554  /* [cover parentID={E0229786-4927-4c9e-B335-EE0B3F16CE85}] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   555  typedef struct
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   556  {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   557    /* To store current Controller mode */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   558    Eth_ModeType EthControllerMode;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   559    /* To store previous controller mode */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   560    Eth_ModeType PrevEthControllerMode;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   561    /* Controller Initialization status */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   562    Eth_17_GEthMacV2_CtrlConfigStatusType CtrlConfigStatus;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   563  #if(ETH_17_GETHMACV2_GLOBALTIMESUPPORT == STD_ON)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   564    /* Array of pointers to store the current DataPtr values for Ingress
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   565     * timestamping */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   566    Eth_DataType* RxTmStmpDataPtr[ETH_17_GETHMACV2_MAXCHLS_SUPPORTED];
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   567  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   568    /* To store controller's unique unicast MAC address */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   569    uint8 EthUnicastMacAddress[6];
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   570    /* To store status of Address filter, is open or not*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   571    boolean AddressFilterOpenStat;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   572  }Eth_17_GEthMacV2_RunTimeOpertnDataType;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   573  /*  [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   574  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   575  /* Structure to hold run-time operational data of Tx channels */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   576  /* [cover parentID={74A3BE97-32DA-4964-B3F8-37E1654279F1}] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   577  typedef struct
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   578  {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   579    /* Index of the Tx DMA descriptor table */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   580    uint16 CurrTxDmaDescIdx;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   581    /* Index of the confirmed Tx DMA descriptor table */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   582    uint16 CnfrmTxDmaDescIdx;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   583  #if(ETH_17_GETHMACV2_GLOBALTIMESUPPORT == STD_ON)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   584    /* Tx-DMA descriptor index where egress time-stamp has to be read */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   585    uint16 TxDmaDescIdxTmStmp;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   586  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   587    /* Current queue front index used to get the element from the queue */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   588    uint16 CurrQFront;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   589    /* Current queue rear index used to store the element into the queue */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   590    uint16 CurrQRear;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   591  }Eth_17_GEthMacV2_RunTmTxChnlDataType;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   592  /*  [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   593  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   594  /* Structure to hold run-time operational data of Rx channels */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   595  /* [cover parentID={494B8035-7FD3-49e8-B69C-549EC0A64E77}] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   596  typedef struct
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   597  {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   598  #if (ETH_17_GETHMACV2_SWT_MANAGEMENT_SUPPORT == STD_ON)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   599    /* Pointer to the Rx Data address used during invocation of EthSwt APIs */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   600    uint8 *SwtRxDataPtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   601    /* To store the Rx Length used during invocation of EthSwt APIs */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   602    uint16 SwtRxLength;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   603  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   604    /* Rx index used for storing currently scanning Rx-DMA descriptor. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   605    uint16 CurrRxDmaDescIdx;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   606  #if(ETH_17_GETHMACV2_GLOBALTIMESUPPORT == STD_ON)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   607    /* Rx-DMA descriptor index where Ingress Timestamp has to be read. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   608    uint16 RxDmaDescIdxTmStmp;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   609  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   610  #if (ETH_17_GETHMACV2_SWT_MANAGEMENT_SUPPORT == STD_ON)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   611    /* Flag to indicate type of frame used during invocation of EthSwt APIs */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   612    boolean SwtMgmtFrameOnly;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   613  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   614  }Eth_17_GEthMacV2_RunTmRxChnlDataType;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   615  /*  [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   616  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   617  /* Structure to hold transmit descriptor related runtime data */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   618  /* [cover parentID={86F326CA-37ED-49f5-8F89-78F1BE4B5C2D}] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   619  typedef struct
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   620  {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   621    /* Mapping of the Tx descriptor index to buffer index */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   622    uint16 TxDescBufMapIdx;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   623    /* Indicates that Tx is initiated */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   624    uint8 FrameTxInitiated;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   625    /* Indicates whether the Tx confirmation is requested or not */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   626    uint8 TxConfirmReq;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   627  }Eth_17_GEthMacV2_TxDescBufMapStType;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   628  /*  [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   629  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   630  /* Structure for DemReportedCount */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   631  /* [cover parentID={9630E2F7-DB0B-409e-AC40-E57A485CBB21}] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   632  typedef struct
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   633  {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   634    uint32 Count;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   635    uint32 DemReportedCount;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   636  }Eth_17_GEthMacV2_StatsCntrDemReportStatType;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   637  /*  [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   638  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   639  /* Structure to record statistics count on undersize, oversize, CRC, alignment
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   640   * failures, Rx frames lost and collision errors */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   641  /* [cover parentID={6F7A007A-DAF6-4851-9528-45C615D1E384}] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   642  typedef struct
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   643  {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   644    Eth_17_GEthMacV2_StatsCntrDemReportStatType RxFramesLostCounter;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   645    Eth_17_GEthMacV2_StatsCntrDemReportStatType CRCErrorFrameCounter;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   646    Eth_17_GEthMacV2_StatsCntrDemReportStatType UnderSizeFrameCounter;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   647    Eth_17_GEthMacV2_StatsCntrDemReportStatType OverSizeFrameCounter;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   648    Eth_17_GEthMacV2_StatsCntrDemReportStatType AlignmentErrorFrameCounter;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   649    Eth_17_GEthMacV2_StatsCntrDemReportStatType SingleCollisionCounter;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   650    Eth_17_GEthMacV2_StatsCntrDemReportStatType MultipleCollisionCounter;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   651    Eth_17_GEthMacV2_StatsCntrDemReportStatType LateCollisionCounter;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   652  }Eth_17_GEthMacV2_StatsCntrType;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   653  /*  [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   654  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   655  /* [cover parentID={6092FCC1-816B-4c2a-97EB-6DA24F80F2BD}] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   656  typedef struct
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   657  {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   658    /* Pointer to Ethernet Tx Buffer table contains Tx status of each Tx buffer */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   659    Eth_17_GEthMacV2_TxBuffTableType **EthTxBuffTablePtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   660    /* Pointer to Transmit Descriptors list. One descriptor for each Tx Buffer. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   661    Eth_17_GEthMacV2_DmaTxDescType **EthDmaTxDescPtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   662    /* Pointer to receive Descriptors list. One descriptor for each Rx Buffer. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   663    Eth_17_GEthMacV2_DmaRxDescType **EthDmaRxDescPtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   664    /* Pointer to structure which holds the run-time data of Tx Channels */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   665    Eth_17_GEthMacV2_RunTmTxChnlDataType *EthRunTmTxChnlDataPtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   666    /* Pointer to structure which holds the run-time data of Rx Channels */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   667    Eth_17_GEthMacV2_RunTmRxChnlDataType *EthRunTmRxChnlDataPtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   668    /* Pointer to transmit descriptor related runtime data */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   669    Eth_17_GEthMacV2_TxDescBufMapStType **EthTxDescBufMapStPtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   670    /* Pointer to Queue which contains the available Tx buffer indices */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   671    uint16 **EthTxBuffQueuePtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   672    /* Pointer to Rx Buffer*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   673    volatile uint8 **EthRxBufferPtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   674    /* Pointer to Tx Buffer*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   675    volatile uint8 **EthTxBufferPtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   676  }Eth_17_GEthMacV2_BuffDescType;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   677  /*  [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   678  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   679  /* [cover parentID={F6623EE0-ABE2-4de1-9ADB-E6F29C5BC454}] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   680  typedef struct
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   681  {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   682    /* Variable to hold run-time operational data of ETH driver*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   683    Eth_17_GEthMacV2_RunTimeOpertnDataType EthRunTimeOpertnData;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   684    /* Data structure to store statistics counter values. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   685    Eth_17_GEthMacV2_StatsCntrType EthStatisticsCounters;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   686    /* Pointer to Buffers and Descriptors for the current controller */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   687    Eth_17_GEthMacV2_BuffDescType* EthBuffDescPtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   688  }Eth_17_GEthMacV2_CtrlStatusType;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   689  /*  [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   690  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   691  /*******************************************************************************
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   692  **                      Global Variable Definitions                           **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   693  *******************************************************************************/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   694  #if (ETH_17_GETHMACV2_MAX_CTRL_CORE0 != 0xFFU)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   695  #if (ETH_17_GETHMACV2_MAX_CTRL_CORE0 != 0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   696  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   697    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   698  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   699    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   700  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   701    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   702  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   703    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   704  #define ETH_17_GETHMACV2_START_SEC_VAR_CLEARED_QM_CORE0_UNSPECIFIED
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   705  /* MISRA2012_RULE_20_1_JUSTIFICATION: Memmap header usage as per Autosar
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   706     guideline. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   707  /* MISRA2012_RULE_4_10_JUSTIFICATION: Memmap header is repeatedly included
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   708     without safegaurd. It complies to Autosar guidelines.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   709  #include "Eth_17_GEthMacV2_MemMap.h"
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   710  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   711  /* Global variable to store status of the controller(s) allocated to core0*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   712  static Eth_17_GEthMacV2_CtrlStatusType
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   713            Eth_17_GEthMacV2_CtrlStCore0[ETH_17_GETHMACV2_MAX_CTRL_CORE0];
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   714  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   715  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   716    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   717  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   718    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   719  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   720    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   721  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   722    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   723  #define ETH_17_GETHMACV2_STOP_SEC_VAR_CLEARED_QM_CORE0_UNSPECIFIED
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   724  /* MISRA2012_RULE_20_1_JUSTIFICATION: Memmap header usage as per Autosar
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   725     guideline. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   726  /* MISRA2012_RULE_4_10_JUSTIFICATION: Memmap header is repeatedly included
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   727     without safegaurd. It complies to Autosar guidelines.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   728  #include "Eth_17_GEthMacV2_MemMap.h"
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   729  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   730  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   731    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   732  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   733    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   734  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   735    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   736  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   737    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   738  #define ETH_17_GETHMACV2_START_SEC_VAR_CLEARED_QM_CORE0_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   739  /* MISRA2012_RULE_20_1_JUSTIFICATION: Memmap header usage as per Autosar
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   740     guideline. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   741  /* MISRA2012_RULE_4_10_JUSTIFICATION: Memmap header is repeatedly included
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   742     without safegaurd. It complies to Autosar guidelines.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   743  #include "Eth_17_GEthMacV2_MemMap.h"
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   744  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   745  /* Global variable to store initialization status of core0*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   746  static uint32 Eth_17_GEthMacV2_InitStCore0;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   747  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   748  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   749    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   750  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   751    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   752  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   753    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   754  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   755    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   756  #define ETH_17_GETHMACV2_STOP_SEC_VAR_CLEARED_QM_CORE0_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   757  /* MISRA2012_RULE_20_1_JUSTIFICATION: Memmap header usage as per Autosar
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   758     guideline. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   759  /* MISRA2012_RULE_4_10_JUSTIFICATION: Memmap header is repeatedly included
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   760     without safegaurd. It complies to Autosar guidelines.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   761  #include "Eth_17_GEthMacV2_MemMap.h"
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   762  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   763  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   764  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   765  #if (ETH_17_GETHMACV2_MAX_CTRL_CORE1 != 0xFFU)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   766  #if (ETH_17_GETHMACV2_MAX_CTRL_CORE1 != 0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   767  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   768    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   769  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   770    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   771  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   772    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   773  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   774    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   775  #define ETH_17_GETHMACV2_START_SEC_VAR_CLEARED_QM_CORE1_UNSPECIFIED
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   776  /* MISRA2012_RULE_20_1_JUSTIFICATION: Memmap header usage as per Autosar
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   777     guideline. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   778  /* MISRA2012_RULE_4_10_JUSTIFICATION: Memmap header is repeatedly included
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   779     without safegaurd. It complies to Autosar guidelines.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   780  #include "Eth_17_GEthMacV2_MemMap.h"
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   781  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   782  /* Global variable to store status of the controller(s) allocated to core1 */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   783  static Eth_17_GEthMacV2_CtrlStatusType
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   784            Eth_17_GEthMacV2_CtrlStCore1[ETH_17_GETHMACV2_MAX_CTRL_CORE1];
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   785  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   786  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   787    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   788  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   789    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   790  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   791    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   792  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   793    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   794  #define ETH_17_GETHMACV2_STOP_SEC_VAR_CLEARED_QM_CORE1_UNSPECIFIED
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   795  /* MISRA2012_RULE_20_1_JUSTIFICATION: Memmap header usage as per Autosar
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   796     guideline. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   797  /* MISRA2012_RULE_4_10_JUSTIFICATION: Memmap header is repeatedly included
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   798     without safegaurd. It complies to Autosar guidelines.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   799  #include "Eth_17_GEthMacV2_MemMap.h"
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   800  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   801  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   802    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   803  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   804    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   805  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   806    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   807  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   808    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   809  #define ETH_17_GETHMACV2_START_SEC_VAR_CLEARED_QM_CORE1_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   810  /* MISRA2012_RULE_20_1_JUSTIFICATION: Memmap header usage as per Autosar
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   811     guideline. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   812  /* MISRA2012_RULE_4_10_JUSTIFICATION: Memmap header is repeatedly included
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   813     without safegaurd. It complies to Autosar guidelines.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   814  #include "Eth_17_GEthMacV2_MemMap.h"
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   815  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   816  /* Global variable to store initialization status of core1 */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   817  static uint32 Eth_17_GEthMacV2_InitStCore1;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   818  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   819  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   820    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   821  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   822    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   823  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   824    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   825  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   826    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   827  #define ETH_17_GETHMACV2_STOP_SEC_VAR_CLEARED_QM_CORE1_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   828  /* MISRA2012_RULE_20_1_JUSTIFICATION: Memmap header usage as per Autosar
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   829     guideline. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   830  /* MISRA2012_RULE_4_10_JUSTIFICATION: Memmap header is repeatedly included
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   831     without safegaurd. It complies to Autosar guidelines.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   832  #include "Eth_17_GEthMacV2_MemMap.h"
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   833  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   834  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   835  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   836  #if (ETH_17_GETHMACV2_MAX_CTRL_CORE2 != 0xFFU)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   837  #if (ETH_17_GETHMACV2_MAX_CTRL_CORE2 != 0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   838  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   839    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   840  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   841    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   842  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   843    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   844  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   845    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   846  #define ETH_17_GETHMACV2_START_SEC_VAR_CLEARED_QM_CORE2_UNSPECIFIED
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   847  /* MISRA2012_RULE_20_1_JUSTIFICATION: Memmap header usage as per Autosar
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   848     guideline. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   849  /* MISRA2012_RULE_4_10_JUSTIFICATION: Memmap header is repeatedly included
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   850     without safegaurd. It complies to Autosar guidelines.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   851  #include "Eth_17_GEthMacV2_MemMap.h"
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   852  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   853  /* Global variable to store status of the controller(s) allocated to core2 */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   854  static Eth_17_GEthMacV2_CtrlStatusType
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   855            Eth_17_GEthMacV2_CtrlStCore2[ETH_17_GETHMACV2_MAX_CTRL_CORE2];
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   856  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   857  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   858    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   859  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   860    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   861  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   862    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   863  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   864    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   865  #define ETH_17_GETHMACV2_STOP_SEC_VAR_CLEARED_QM_CORE2_UNSPECIFIED
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   866  /* MISRA2012_RULE_20_1_JUSTIFICATION: Memmap header usage as per Autosar
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   867     guideline. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   868  /* MISRA2012_RULE_4_10_JUSTIFICATION: Memmap header is repeatedly included
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   869     without safegaurd. It complies to Autosar guidelines.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   870  #include "Eth_17_GEthMacV2_MemMap.h"
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   871  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   872  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   873    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   874  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   875    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   876  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   877    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   878  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   879    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   880  #define ETH_17_GETHMACV2_START_SEC_VAR_CLEARED_QM_CORE2_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   881  /* MISRA2012_RULE_20_1_JUSTIFICATION: Memmap header usage as per Autosar
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   882     guideline. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   883  /* MISRA2012_RULE_4_10_JUSTIFICATION: Memmap header is repeatedly included
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   884     without safegaurd. It complies to Autosar guidelines.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   885  #include "Eth_17_GEthMacV2_MemMap.h"
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   886  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   887  /* Global variable to store initialization status of core2 */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   888  static uint32 Eth_17_GEthMacV2_InitStCore2;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   889  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   890  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   891    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   892  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   893    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   894  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   895    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   896  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   897    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   898  #define ETH_17_GETHMACV2_STOP_SEC_VAR_CLEARED_QM_CORE2_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   899  /* MISRA2012_RULE_20_1_JUSTIFICATION: Memmap header usage as per Autosar
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   900     guideline. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   901  /* MISRA2012_RULE_4_10_JUSTIFICATION: Memmap header is repeatedly included
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   902     without safegaurd. It complies to Autosar guidelines.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   903  #include "Eth_17_GEthMacV2_MemMap.h"
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   904  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   905  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   906  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   907  #if (ETH_17_GETHMACV2_MAX_CTRL_CORE3 != 0xFFU)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   908  #if (ETH_17_GETHMACV2_MAX_CTRL_CORE3 != 0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   909  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   910    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   911  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   912    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   913  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   914    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   915  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   916    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   917  #define ETH_17_GETHMACV2_START_SEC_VAR_CLEARED_QM_CORE3_UNSPECIFIED
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   918  /* MISRA2012_RULE_20_1_JUSTIFICATION: Memmap header usage as per Autosar
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   919     guideline. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   920  /* MISRA2012_RULE_4_10_JUSTIFICATION: Memmap header is repeatedly included
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   921     without safegaurd. It complies to Autosar guidelines.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   922  #include "Eth_17_GEthMacV2_MemMap.h"
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   923  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   924  /* Global variable to store status of the controller(s) allocated to core3 */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   925  static Eth_17_GEthMacV2_CtrlStatusType
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   926            Eth_17_GEthMacV2_CtrlStCore3[ETH_17_GETHMACV2_MAX_CTRL_CORE3];
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   927  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   928  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   929    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   930  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   931    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   932  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   933    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   934  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   935    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   936  #define ETH_17_GETHMACV2_STOP_SEC_VAR_CLEARED_QM_CORE3_UNSPECIFIED
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   937  /* MISRA2012_RULE_20_1_JUSTIFICATION: Memmap header usage as per Autosar
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   938     guideline. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   939  /* MISRA2012_RULE_4_10_JUSTIFICATION: Memmap header is repeatedly included
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   940     without safegaurd. It complies to Autosar guidelines.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   941  #include "Eth_17_GEthMacV2_MemMap.h"
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   942  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   943  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   944    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   945  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   946    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   947  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   948    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   949  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   950    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   951  #define ETH_17_GETHMACV2_START_SEC_VAR_CLEARED_QM_CORE3_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   952  /* MISRA2012_RULE_20_1_JUSTIFICATION: Memmap header usage as per Autosar
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   953     guideline. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   954  /* MISRA2012_RULE_4_10_JUSTIFICATION: Memmap header is repeatedly included
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   955     without safegaurd. It complies to Autosar guidelines.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   956  #include "Eth_17_GEthMacV2_MemMap.h"
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   957  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   958  /* Global variable to store initialization status of core3 */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   959  static uint32 Eth_17_GEthMacV2_InitStCore3;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   960  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   961  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   962    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   963  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   964    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   965  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   966    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   967  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   968    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   969  #define ETH_17_GETHMACV2_STOP_SEC_VAR_CLEARED_QM_CORE3_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   970  /* MISRA2012_RULE_20_1_JUSTIFICATION: Memmap header usage as per Autosar
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   971     guideline. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   972  /* MISRA2012_RULE_4_10_JUSTIFICATION: Memmap header is repeatedly included
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   973     without safegaurd. It complies to Autosar guidelines.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   974  #include "Eth_17_GEthMacV2_MemMap.h"
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   975  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   976  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   977  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   978  #if (ETH_17_GETHMACV2_MAX_CTRL_CORE4 != 0xFFU)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   979  #if (ETH_17_GETHMACV2_MAX_CTRL_CORE4 != 0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   980  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   981    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   982  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   983    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   984  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   985    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   986  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   987    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   988  #define ETH_17_GETHMACV2_START_SEC_VAR_CLEARED_QM_CORE4_UNSPECIFIED
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   989  /* MISRA2012_RULE_20_1_JUSTIFICATION: Memmap header usage as per Autosar
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   990     guideline. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   991  /* MISRA2012_RULE_4_10_JUSTIFICATION: Memmap header is repeatedly included
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   992     without safegaurd. It complies to Autosar guidelines.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   993  #include "Eth_17_GEthMacV2_MemMap.h"
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   994  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   995  /* Global variable to store status of the controller(s) allocated to core4 */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   996  static Eth_17_GEthMacV2_CtrlStatusType
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   997            Eth_17_GEthMacV2_CtrlStCore4[ETH_17_GETHMACV2_MAX_CTRL_CORE4];
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   998  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	   999  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1000    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1001  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1002    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1003  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1004    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1005  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1006    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1007  #define ETH_17_GETHMACV2_STOP_SEC_VAR_CLEARED_QM_CORE4_UNSPECIFIED
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1008  /* MISRA2012_RULE_20_1_JUSTIFICATION: Memmap header usage as per Autosar
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1009     guideline. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1010  /* MISRA2012_RULE_4_10_JUSTIFICATION: Memmap header is repeatedly included
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1011     without safegaurd. It complies to Autosar guidelines.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1012  #include "Eth_17_GEthMacV2_MemMap.h"
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1013  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1014  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1015    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1016  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1017    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1018  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1019    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1020  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1021    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1022  #define ETH_17_GETHMACV2_START_SEC_VAR_CLEARED_QM_CORE4_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1023  /* MISRA2012_RULE_20_1_JUSTIFICATION: Memmap header usage as per Autosar
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1024     guideline. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1025  /* MISRA2012_RULE_4_10_JUSTIFICATION: Memmap header is repeatedly included
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1026     without safegaurd. It complies to Autosar guidelines.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1027  #include "Eth_17_GEthMacV2_MemMap.h"
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1028  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1029  /* Global variable to store initialization status of core4 */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1030  static uint32 Eth_17_GEthMacV2_InitStCore4;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1031  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1032  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1033    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1034  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1035    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1036  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1037    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1038  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1039    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1040  #define ETH_17_GETHMACV2_STOP_SEC_VAR_CLEARED_QM_CORE4_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1041  /* MISRA2012_RULE_20_1_JUSTIFICATION: Memmap header usage as per Autosar
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1042     guideline. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1043  /* MISRA2012_RULE_4_10_JUSTIFICATION: Memmap header is repeatedly included
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1044     without safegaurd. It complies to Autosar guidelines.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1045  #include "Eth_17_GEthMacV2_MemMap.h"
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1046  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1047  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1048  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1049  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1050  #if (ETH_17_GETHMACV2_MAX_CTRL_CORE5 != 0xFFU)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1051  #if (ETH_17_GETHMACV2_MAX_CTRL_CORE5 != 0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1052  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1053    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1054  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1055    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1056  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1057    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1058  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1059    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1060  #define ETH_17_GETHMACV2_START_SEC_VAR_CLEARED_QM_CORE5_UNSPECIFIED
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1061  /* MISRA2012_RULE_20_1_JUSTIFICATION: Memmap header usage as per Autosar
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1062     guideline. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1063  /* MISRA2012_RULE_4_10_JUSTIFICATION: Memmap header is repeatedly included
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1064     without safegaurd. It complies to Autosar guidelines.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1065  #include "Eth_17_GEthMacV2_MemMap.h"
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1066  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1067  /* Global variable to store status of the controller(s) allocated to core5 */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1068  static Eth_17_GEthMacV2_CtrlStatusType
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1069            Eth_17_GEthMacV2_CtrlStCore5[ETH_17_GETHMACV2_MAX_CTRL_CORE5];
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1070  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1071  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1072    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1073  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1074    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1075  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1076    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1077  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1078    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1079  #define ETH_17_GETHMACV2_STOP_SEC_VAR_CLEARED_QM_CORE5_UNSPECIFIED
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1080  /* MISRA2012_RULE_20_1_JUSTIFICATION: Memmap header usage as per Autosar
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1081     guideline. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1082  /* MISRA2012_RULE_4_10_JUSTIFICATION: Memmap header is repeatedly included
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1083     without safegaurd. It complies to Autosar guidelines.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1084  #include "Eth_17_GEthMacV2_MemMap.h"
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1085  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1086  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1087    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1088  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1089    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1090  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1091    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1092  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1093    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1094  #define ETH_17_GETHMACV2_START_SEC_VAR_CLEARED_QM_CORE5_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1095  /* MISRA2012_RULE_20_1_JUSTIFICATION: Memmap header usage as per Autosar
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1096     guideline. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1097  /* MISRA2012_RULE_4_10_JUSTIFICATION: Memmap header is repeatedly included
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1098     without safegaurd. It complies to Autosar guidelines.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1099  #include "Eth_17_GEthMacV2_MemMap.h"
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1100  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1101  /* Global variable to store initialization status of core5 */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1102  static uint32 Eth_17_GEthMacV2_InitStCore5;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1103  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1104  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1105    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1106  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1107    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1108  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1109    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1110  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1111    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1112  #define ETH_17_GETHMACV2_STOP_SEC_VAR_CLEARED_QM_CORE5_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1113  /* MISRA2012_RULE_20_1_JUSTIFICATION: Memmap header usage as per Autosar
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1114     guideline. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1115  /* MISRA2012_RULE_4_10_JUSTIFICATION: Memmap header is repeatedly included
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1116     without safegaurd. It complies to Autosar guidelines.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1117  #include "Eth_17_GEthMacV2_MemMap.h"
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1118  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1119  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1120  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1121  /* [cover parentID={0176B556-D35A-4cc2-A3B7-95F77AF9C8E6}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1122  [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1123  #ifdef ETH_17_GETHMACV2_CTRL0_CONFIGURED
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1124  #if defined ETH_17_GETHMACV2_CTRL0_CORE0
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1125  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1126    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1127  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1128    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1129  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1130    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1131  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1132    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1133  #define ETH_17_GETHMACV2_START_SEC_VAR_CLEARED_QM_CORE0_UNSPECIFIED
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1134  #elif defined ETH_17_GETHMACV2_CTRL0_CORE1
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1135  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1136    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1137  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1138    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1139  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1140    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1141  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1142    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1143  #define ETH_17_GETHMACV2_START_SEC_VAR_CLEARED_QM_CORE1_UNSPECIFIED
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1144  #elif defined ETH_17_GETHMACV2_CTRL0_CORE2
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1145  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1146    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1147  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1148    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1149  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1150    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1151  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1152    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1153  #define ETH_17_GETHMACV2_START_SEC_VAR_CLEARED_QM_CORE2_UNSPECIFIED
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1154  #elif defined ETH_17_GETHMACV2_CTRL0_CORE3
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1155  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1156    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1157  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1158    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1159  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1160    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1161  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1162    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1163  #define ETH_17_GETHMACV2_START_SEC_VAR_CLEARED_QM_CORE3_UNSPECIFIED
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1164  #elif defined ETH_17_GETHMACV2_CTRL0_CORE4
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1165  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1166    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1167  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1168    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1169  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1170    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1171  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1172    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1173  #define ETH_17_GETHMACV2_START_SEC_VAR_CLEARED_QM_CORE4_UNSPECIFIED
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1174  #elif defined ETH_17_GETHMACV2_CTRL0_CORE5
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1175  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1176    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1177  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1178    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1179  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1180    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1181  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1182    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1183  #define ETH_17_GETHMACV2_START_SEC_VAR_CLEARED_QM_CORE5_UNSPECIFIED
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1184  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1185  /* MISRA2012_RULE_20_1_JUSTIFICATION: Memmap header usage as per Autosar
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1186     guideline. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1187  /* MISRA2012_RULE_4_10_JUSTIFICATION: Memmap header is repeatedly included
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1188     without safegaurd. It complies to Autosar guidelines.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1189  #include "Eth_17_GEthMacV2_MemMap.h"
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1190  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1191  #if (ETH_17_GETHMACV2_FIFO0_CTRL0_TXBUF_COUNT != 0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1192  /* Global variable to store Tx buffer status for ctrl-0 FIFO-0 */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1193  static Eth_17_GEthMacV2_TxBuffTableType Eth_17_GEthMacV2_TxBufTblFifo0Ctrl0
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1194                                    [ETH_17_GETHMACV2_FIFO0_CTRL0_TXBUF_COUNT];
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1195  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1196  /* Mapping of Tx DMA index to buffer index for ctrl-0 FIFO-0 */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1197  static Eth_17_GEthMacV2_TxDescBufMapStType
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1198                                  Eth_17_GEthMacV2_TxMapStFifo0Ctrl0
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1199                                    [ETH_17_GETHMACV2_FIFO0_CTRL0_TXBUF_COUNT];
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1200  #endif /* (ETH_17_GETHMACV2_FIFO0_CTRL0_TXBUF_COUNT != 0U) */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1201  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1202  #if (ETH_17_GETHMACV2_FIFO1_CTRL0_TXBUF_COUNT != 0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1203  static Eth_17_GEthMacV2_TxBuffTableType Eth_17_GEthMacV2_TxBufTblFifo1Ctrl0
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1204                                    [ETH_17_GETHMACV2_FIFO1_CTRL0_TXBUF_COUNT];
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1205  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1206  /* Mapping of Tx DMA index to buffer index for ctrl-0 FIFO-1 */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1207  static Eth_17_GEthMacV2_TxDescBufMapStType
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1208                                  Eth_17_GEthMacV2_TxMapStFifo1Ctrl0
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1209                                    [ETH_17_GETHMACV2_FIFO1_CTRL0_TXBUF_COUNT];
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1210  #endif /* (ETH_17_GETHMACV2_FIFO1_CTRL0_TXBUF_COUNT != 0U) */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1211  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1212  #if (ETH_17_GETHMACV2_FIFO2_CTRL0_TXBUF_COUNT != 0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1213  static Eth_17_GEthMacV2_TxBuffTableType Eth_17_GEthMacV2_TxBufTblFifo2Ctrl0
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1214                                    [ETH_17_GETHMACV2_FIFO2_CTRL0_TXBUF_COUNT];
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1215  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1216  /* Mapping of Tx DMA index to buffer index for ctrl-0 FIFO-2 */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1217  static Eth_17_GEthMacV2_TxDescBufMapStType
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1218                                  Eth_17_GEthMacV2_TxMapStFifo2Ctrl0
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1219                                    [ETH_17_GETHMACV2_FIFO2_CTRL0_TXBUF_COUNT];
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1220  #endif  /* (ETH_17_GETHMACV2_FIFO2_CTRL0_TXBUF_COUNT != 0U) */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1221  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1222  #if (ETH_17_GETHMACV2_FIFO3_CTRL0_TXBUF_COUNT != 0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1223  static Eth_17_GEthMacV2_TxBuffTableType Eth_17_GEthMacV2_TxBufTblFifo3Ctrl0
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1224                                    [ETH_17_GETHMACV2_FIFO3_CTRL0_TXBUF_COUNT];
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1225  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1226  /* Mapping of Tx DMA index to buffer index for ctrl-0 FIFO-3 */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1227  static Eth_17_GEthMacV2_TxDescBufMapStType
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1228                                  Eth_17_GEthMacV2_TxMapStFifo3Ctrl0
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1229                                    [ETH_17_GETHMACV2_FIFO3_CTRL0_TXBUF_COUNT];
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1230  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1231  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1232  #if defined ETH_17_GETHMACV2_CTRL0_CORE0
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1233  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1234    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1235  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1236    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1237  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1238    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1239  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1240    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1241  #define ETH_17_GETHMACV2_STOP_SEC_VAR_CLEARED_QM_CORE0_UNSPECIFIED
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1242  #elif defined ETH_17_GETHMACV2_CTRL0_CORE1
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1243  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1244    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1245  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1246    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1247  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1248    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1249  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1250    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1251  #define ETH_17_GETHMACV2_STOP_SEC_VAR_CLEARED_QM_CORE1_UNSPECIFIED
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1252  #elif defined ETH_17_GETHMACV2_CTRL0_CORE2
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1253  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1254    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1255  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1256    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1257  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1258    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1259  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1260    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1261  #define ETH_17_GETHMACV2_STOP_SEC_VAR_CLEARED_QM_CORE2_UNSPECIFIED
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1262  #elif defined ETH_17_GETHMACV2_CTRL0_CORE3
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1263  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1264    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1265  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1266    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1267  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1268    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1269  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1270    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1271  #define ETH_17_GETHMACV2_STOP_SEC_VAR_CLEARED_QM_CORE3_UNSPECIFIED
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1272  #elif defined ETH_17_GETHMACV2_CTRL0_CORE4
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1273  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1274    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1275  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1276    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1277  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1278    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1279  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1280    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1281  #define ETH_17_GETHMACV2_STOP_SEC_VAR_CLEARED_QM_CORE4_UNSPECIFIED
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1282  #elif defined ETH_17_GETHMACV2_CTRL0_CORE5
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1283  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1284    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1285  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1286    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1287  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1288    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1289  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1290    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1291  #define ETH_17_GETHMACV2_STOP_SEC_VAR_CLEARED_QM_CORE5_UNSPECIFIED
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1292  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1293  /* MISRA2012_RULE_20_1_JUSTIFICATION: Memmap header usage as per Autosar
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1294     guideline. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1295  /* MISRA2012_RULE_4_10_JUSTIFICATION: Memmap header is repeatedly included
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1296     without safegaurd. It complies to Autosar guidelines.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1297  #include "Eth_17_GEthMacV2_MemMap.h"
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1298  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1299  /* [cover parentID={F9C5C167-6106-46b4-BFE5-AE724C8E3597}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1300  [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1301  /* [cover parentID={0176B556-D35A-4cc2-A3B7-95F77AF9C8E6}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1302  [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1303  #if defined ETH_17_GETHMACV2_CTRL0_CORE0
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1304  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1305    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1306  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1307    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1308  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1309    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1310  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1311    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1312  #define ETH_17_GETHMACV2_TXBUFFER_START_SEC_VAR_CLEARED_QM_CORE0_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1313  #elif defined ETH_17_GETHMACV2_CTRL0_CORE1
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1314  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1315    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1316  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1317    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1318  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1319    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1320  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1321    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1322  #define ETH_17_GETHMACV2_TXBUFFER_START_SEC_VAR_CLEARED_QM_CORE1_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1323  #elif defined ETH_17_GETHMACV2_CTRL0_CORE2
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1324  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1325    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1326  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1327    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1328  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1329    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1330  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1331    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1332  #define ETH_17_GETHMACV2_TXBUFFER_START_SEC_VAR_CLEARED_QM_CORE2_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1333  #elif defined ETH_17_GETHMACV2_CTRL0_CORE3
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1334  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1335    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1336  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1337    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1338  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1339    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1340  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1341    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1342  #define ETH_17_GETHMACV2_TXBUFFER_START_SEC_VAR_CLEARED_QM_CORE3_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1343  #elif defined ETH_17_GETHMACV2_CTRL0_CORE4
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1344  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1345    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1346  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1347    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1348  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1349    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1350  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1351    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1352  #define ETH_17_GETHMACV2_TXBUFFER_START_SEC_VAR_CLEARED_QM_CORE4_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1353  #elif defined ETH_17_GETHMACV2_CTRL0_CORE5
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1354  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1355    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1356  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1357    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1358  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1359    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1360  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1361    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1362  #define ETH_17_GETHMACV2_TXBUFFER_START_SEC_VAR_CLEARED_QM_CORE5_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1363  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1364  /* MISRA2012_RULE_20_1_JUSTIFICATION: Memmap header usage as per Autosar
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1365     guideline. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1366  /* MISRA2012_RULE_4_10_JUSTIFICATION: Memmap header is repeatedly included
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1367     without safegaurd. It complies to Autosar guidelines.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1368  #include "Eth_17_GEthMacV2_MemMap.h"
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1369  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1370  /* [cover parentID={05EE3492-395F-4f56-8504-C3AEA6A2E9F3}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1371  [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1372  #if (ETH_17_GETHMACV2_FIFO0_CTRL0_TXBUF_COUNT != 0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1373  /* Transmit buffer for ctrl-0 FIFO-0 */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1374  static volatile uint8 Eth_17_GEthMacV2_TxBufFifo0Ctrl0
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1375                                    [ETH_17_GETHMACV2_FIFO0_CTRL0_TXBUF_SIZE];
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1376  #endif /* (ETH_17_GETHMACV2_FIFO0_CTRL0_TXBUF_COUNT != 0U) */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1377  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1378  #if (ETH_17_GETHMACV2_FIFO1_CTRL0_TXBUF_COUNT != 0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1379  /* Transmit buffer for ctrl-0 FIFO-1 */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1380  static volatile uint8 Eth_17_GEthMacV2_TxBufFifo1Ctrl0
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1381                                    [ETH_17_GETHMACV2_FIFO1_CTRL0_TXBUF_SIZE];
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1382  #endif /* (ETH_17_GETHMACV2_FIFO1_CTRL0_TXBUF_COUNT != 0U) */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1383  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1384  #if (ETH_17_GETHMACV2_FIFO2_CTRL0_TXBUF_COUNT != 0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1385  /* Transmit buffer for ctrl-0 FIFO-2 */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1386  static volatile uint8 Eth_17_GEthMacV2_TxBufFifo2Ctrl0
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1387                                    [ETH_17_GETHMACV2_FIFO2_CTRL0_TXBUF_SIZE];
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1388  #endif  /* (ETH_17_GETHMACV2_FIFO2_CTRL0_TXBUF_COUNT != 0U) */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1389  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1390  #if (ETH_17_GETHMACV2_FIFO3_CTRL0_TXBUF_COUNT != 0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1391  /* Transmit buffer for ctrl-0 FIFO-3 */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1392  static volatile uint8 Eth_17_GEthMacV2_TxBufFifo3Ctrl0
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1393                                    [ETH_17_GETHMACV2_FIFO3_CTRL0_TXBUF_SIZE];
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1394  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1395  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1396  #if defined ETH_17_GETHMACV2_CTRL0_CORE0
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1397  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1398    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1399  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1400    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1401  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1402    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1403  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1404    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1405  #define ETH_17_GETHMACV2_TXBUFFER_STOP_SEC_VAR_CLEARED_QM_CORE0_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1406  #elif defined ETH_17_GETHMACV2_CTRL0_CORE1
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1407  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1408    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1409  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1410    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1411  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1412    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1413  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1414    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1415  #define ETH_17_GETHMACV2_TXBUFFER_STOP_SEC_VAR_CLEARED_QM_CORE1_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1416  #elif defined ETH_17_GETHMACV2_CTRL0_CORE2
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1417  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1418    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1419  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1420    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1421  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1422    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1423  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1424    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1425  #define ETH_17_GETHMACV2_TXBUFFER_STOP_SEC_VAR_CLEARED_QM_CORE2_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1426  #elif defined ETH_17_GETHMACV2_CTRL0_CORE3
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1427  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1428    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1429  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1430    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1431  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1432    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1433  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1434    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1435  #define ETH_17_GETHMACV2_TXBUFFER_STOP_SEC_VAR_CLEARED_QM_CORE3_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1436  #elif defined ETH_17_GETHMACV2_CTRL0_CORE4
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1437  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1438    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1439  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1440    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1441  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1442    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1443  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1444    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1445  #define ETH_17_GETHMACV2_TXBUFFER_STOP_SEC_VAR_CLEARED_QM_CORE4_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1446  #elif defined ETH_17_GETHMACV2_CTRL0_CORE5
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1447  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1448    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1449  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1450    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1451  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1452    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1453  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1454    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1455  #define ETH_17_GETHMACV2_TXBUFFER_STOP_SEC_VAR_CLEARED_QM_CORE5_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1456  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1457  /* MISRA2012_RULE_20_1_JUSTIFICATION: Memmap header usage as per Autosar
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1458     guideline. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1459  /* MISRA2012_RULE_4_10_JUSTIFICATION: Memmap header is repeatedly included
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1460     without safegaurd. It complies to Autosar guidelines.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1461  #include "Eth_17_GEthMacV2_MemMap.h"
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1462  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1463  /* [cover parentID={F9C5C167-6106-46b4-BFE5-AE724C8E3597}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1464  [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1465  /* [cover parentID={0176B556-D35A-4cc2-A3B7-95F77AF9C8E6}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1466  [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1467  #if defined ETH_17_GETHMACV2_CTRL0_CORE0
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1468  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1469    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1470  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1471    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1472  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1473    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1474  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1475    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1476  #define ETH_17_GETHMACV2_TXDESC_START_SEC_VAR_CLEARED_QM_CORE0_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1477  #elif defined ETH_17_GETHMACV2_CTRL0_CORE1
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1478  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1479    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1480  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1481    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1482  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1483    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1484  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1485    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1486  #define ETH_17_GETHMACV2_TXDESC_START_SEC_VAR_CLEARED_QM_CORE1_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1487  #elif defined ETH_17_GETHMACV2_CTRL0_CORE2
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1488  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1489    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1490  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1491    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1492  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1493    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1494  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1495    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1496  #define ETH_17_GETHMACV2_TXDESC_START_SEC_VAR_CLEARED_QM_CORE2_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1497  #elif defined ETH_17_GETHMACV2_CTRL0_CORE3
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1498  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1499    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1500  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1501    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1502  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1503    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1504  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1505    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1506  #define ETH_17_GETHMACV2_TXDESC_START_SEC_VAR_CLEARED_QM_CORE3_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1507  #elif defined ETH_17_GETHMACV2_CTRL0_CORE4
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1508  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1509    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1510  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1511    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1512  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1513    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1514  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1515    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1516  #define ETH_17_GETHMACV2_TXDESC_START_SEC_VAR_CLEARED_QM_CORE4_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1517  #elif defined ETH_17_GETHMACV2_CTRL0_CORE5
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1518  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1519    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1520  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1521    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1522  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1523    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1524  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1525    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1526  #define ETH_17_GETHMACV2_TXDESC_START_SEC_VAR_CLEARED_QM_CORE5_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1527  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1528  /* MISRA2012_RULE_20_1_JUSTIFICATION: Memmap header usage as per Autosar
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1529     guideline. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1530  /* MISRA2012_RULE_4_10_JUSTIFICATION: Memmap header is repeatedly included
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1531     without safegaurd. It complies to Autosar guidelines.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1532  #include "Eth_17_GEthMacV2_MemMap.h"
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1533  /*[cover parentID={E5A73625-895E-4f51-9B32-0C04C416FD96}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1534  [/cover]*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1535  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1536  #if (ETH_17_GETHMACV2_FIFO0_CTRL0_TXBUF_COUNT != 0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1537  /* Global variable to store Tx Descriptor status for ctrl-0 FIFO-0 */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1538  static Eth_17_GEthMacV2_DmaTxDescType Eth_17_GEthMacV2_DmaTxDescFifo0Ctrl0
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1539                                    [ETH_17_GETHMACV2_FIFO0_CTRL0_TXBUF_COUNT];
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1540  #endif /* (ETH_17_GETHMACV2_FIFO0_CTRL0_TXBUF_COUNT != 0U) */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1541  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1542  #if (ETH_17_GETHMACV2_FIFO1_CTRL0_TXBUF_COUNT != 0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1543  static Eth_17_GEthMacV2_DmaTxDescType Eth_17_GEthMacV2_DmaTxDescFifo1Ctrl0
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1544                                    [ETH_17_GETHMACV2_FIFO1_CTRL0_TXBUF_COUNT];
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1545  #endif /* (ETH_17_GETHMACV2_FIFO1_CTRL0_TXBUF_COUNT != 0U) */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1546  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1547  #if (ETH_17_GETHMACV2_FIFO2_CTRL0_TXBUF_COUNT != 0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1548  static Eth_17_GEthMacV2_DmaTxDescType Eth_17_GEthMacV2_DmaTxDescFifo2Ctrl0
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1549                                    [ETH_17_GETHMACV2_FIFO2_CTRL0_TXBUF_COUNT];
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1550  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1551  #endif  /* (ETH_17_GETHMACV2_FIFO2_CTRL0_TXBUF_COUNT != 0U) */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1552  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1553  #if (ETH_17_GETHMACV2_FIFO3_CTRL0_TXBUF_COUNT != 0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1554  static Eth_17_GEthMacV2_DmaTxDescType Eth_17_GEthMacV2_DmaTxDescFifo3Ctrl0
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1555                                    [ETH_17_GETHMACV2_FIFO3_CTRL0_TXBUF_COUNT];
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1556  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1557  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1558  #if defined ETH_17_GETHMACV2_CTRL0_CORE0
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1559  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1560    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1561  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1562    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1563  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1564    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1565  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1566    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1567  #define ETH_17_GETHMACV2_TXDESC_STOP_SEC_VAR_CLEARED_QM_CORE0_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1568  #elif defined ETH_17_GETHMACV2_CTRL0_CORE1
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1569  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1570    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1571  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1572    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1573  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1574    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1575  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1576    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1577  #define ETH_17_GETHMACV2_TXDESC_STOP_SEC_VAR_CLEARED_QM_CORE1_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1578  #elif defined ETH_17_GETHMACV2_CTRL0_CORE2
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1579  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1580    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1581  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1582    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1583  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1584    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1585  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1586    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1587  #define ETH_17_GETHMACV2_TXDESC_STOP_SEC_VAR_CLEARED_QM_CORE2_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1588  #elif defined ETH_17_GETHMACV2_CTRL0_CORE3
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1589  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1590    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1591  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1592    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1593  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1594    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1595  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1596    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1597  #define ETH_17_GETHMACV2_TXDESC_STOP_SEC_VAR_CLEARED_QM_CORE3_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1598  #elif defined ETH_17_GETHMACV2_CTRL0_CORE4
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1599  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1600    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1601  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1602    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1603  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1604    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1605  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1606    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1607  #define ETH_17_GETHMACV2_TXDESC_STOP_SEC_VAR_CLEARED_QM_CORE4_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1608  #elif defined ETH_17_GETHMACV2_CTRL0_CORE5
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1609  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1610    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1611  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1612    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1613  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1614    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1615  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1616    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1617  #define ETH_17_GETHMACV2_TXDESC_STOP_SEC_VAR_CLEARED_QM_CORE5_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1618  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1619  /* MISRA2012_RULE_20_1_JUSTIFICATION: Memmap header usage as per Autosar
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1620     guideline. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1621  /* MISRA2012_RULE_4_10_JUSTIFICATION: Memmap header is repeatedly included
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1622     without safegaurd. It complies to Autosar guidelines.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1623  #include "Eth_17_GEthMacV2_MemMap.h"
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1624  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1625  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1626  #if defined ETH_17_GETHMACV2_CTRL0_CORE0
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1627  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1628    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1629  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1630    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1631  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1632    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1633  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1634    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1635  #define ETH_17_GETHMACV2_START_SEC_VAR_CLEARED_QM_CORE0_16
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1636  #elif defined ETH_17_GETHMACV2_CTRL0_CORE1
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1637  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1638    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1639  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1640    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1641  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1642    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1643  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1644    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1645  #define ETH_17_GETHMACV2_START_SEC_VAR_CLEARED_QM_CORE1_16
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1646  #elif defined ETH_17_GETHMACV2_CTRL0_CORE2
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1647  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1648    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1649  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1650    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1651  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1652    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1653  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1654    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1655  #define ETH_17_GETHMACV2_START_SEC_VAR_CLEARED_QM_CORE2_16
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1656  #elif defined ETH_17_GETHMACV2_CTRL0_CORE3
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1657  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1658    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1659  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1660    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1661  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1662    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1663  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1664    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1665  #define ETH_17_GETHMACV2_START_SEC_VAR_CLEARED_QM_CORE3_16
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1666  #elif defined ETH_17_GETHMACV2_CTRL0_CORE4
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1667  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1668    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1669  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1670    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1671  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1672    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1673  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1674    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1675  #define ETH_17_GETHMACV2_START_SEC_VAR_CLEARED_QM_CORE4_16
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1676  #elif defined ETH_17_GETHMACV2_CTRL0_CORE5
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1677  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1678    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1679  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1680    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1681  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1682    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1683  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1684    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1685  #define ETH_17_GETHMACV2_START_SEC_VAR_CLEARED_QM_CORE5_16
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1686  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1687  /* MISRA2012_RULE_20_1_JUSTIFICATION: Memmap header usage as per Autosar
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1688     guideline. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1689  /* MISRA2012_RULE_4_10_JUSTIFICATION: Memmap header is repeatedly included
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1690     without safegaurd. It complies to Autosar guidelines.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1691  #include "Eth_17_GEthMacV2_MemMap.h"
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1692  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1693  #if (ETH_17_GETHMACV2_FIFO0_CTRL0_TXBUF_COUNT != 0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1694  /* Queue for transmit buffer indices for ctrl-0 FIFO-0 */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1695  static uint16 Eth_17_GEthMacV2_TxQBufFifo0Ctrl0
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1696                                    [ETH_17_GETHMACV2_FIFO0_CTRL0_TXBUF_COUNT];
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1697  #endif /* (ETH_17_GETHMACV2_FIFO0_CTRL0_TXBUF_COUNT != 0U) */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1698  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1699  #if (ETH_17_GETHMACV2_FIFO1_CTRL0_TXBUF_COUNT != 0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1700  /* Queue for transmit buffer indices for ctrl-0 FIFO-1 */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1701  static uint16 Eth_17_GEthMacV2_TxQBufFifo1Ctrl0
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1702                                    [ETH_17_GETHMACV2_FIFO1_CTRL0_TXBUF_COUNT];
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1703  #endif /* (ETH_17_GETHMACV2_FIFO1_CTRL0_TXBUF_COUNT != 0U) */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1704  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1705  #if (ETH_17_GETHMACV2_FIFO2_CTRL0_TXBUF_COUNT != 0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1706  /* Queue for transmit buffer indices for ctrl-0 FIFO-2 */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1707  static uint16 Eth_17_GEthMacV2_TxQBufFifo2Ctrl0
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1708                                    [ETH_17_GETHMACV2_FIFO2_CTRL0_TXBUF_COUNT];
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1709  #endif  /* (ETH_17_GETHMACV2_FIFO2_CTRL0_TXBUF_COUNT != 0U) */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1710  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1711  #if (ETH_17_GETHMACV2_FIFO3_CTRL0_TXBUF_COUNT != 0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1712  /* Queue for transmit buffer indices for ctrl-0 FIFO-3 */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1713  static uint16 Eth_17_GEthMacV2_TxQBufFifo3Ctrl0
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1714                                    [ETH_17_GETHMACV2_FIFO3_CTRL0_TXBUF_COUNT];
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1715  #endif /* (ETH_17_GETHMACV2_FIFO3_CTRL0_TXBUF_COUNT != 0U) */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1716  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1717  /* Structure to hold the run-time data of Tx channels for ctrl 0 */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1718  #if (ETH_17_GETHMACV2_CTRL0_TXFIFO_CFGD != 0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1719  static Eth_17_GEthMacV2_RunTmTxChnlDataType
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1720        Eth_17_GEthMacV2_TxChnlDataCtrl0[ETH_17_GETHMACV2_CTRL0_TXFIFO_CFGD];
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1721  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1722  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1723  #if defined ETH_17_GETHMACV2_CTRL0_CORE0
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1724  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1725    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1726  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1727    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1728  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1729    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1730  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1731    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1732  #define ETH_17_GETHMACV2_STOP_SEC_VAR_CLEARED_QM_CORE0_16
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1733  #elif defined ETH_17_GETHMACV2_CTRL0_CORE1
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1734  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1735    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1736  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1737    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1738  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1739    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1740  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1741    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1742  #define ETH_17_GETHMACV2_STOP_SEC_VAR_CLEARED_QM_CORE1_16
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1743  #elif defined ETH_17_GETHMACV2_CTRL0_CORE2
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1744  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1745    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1746  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1747    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1748  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1749    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1750  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1751    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1752  #define ETH_17_GETHMACV2_STOP_SEC_VAR_CLEARED_QM_CORE2_16
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1753  #elif defined ETH_17_GETHMACV2_CTRL0_CORE3
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1754  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1755    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1756  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1757    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1758  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1759    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1760  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1761    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1762  #define ETH_17_GETHMACV2_STOP_SEC_VAR_CLEARED_QM_CORE3_16
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1763  #elif defined ETH_17_GETHMACV2_CTRL0_CORE4
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1764  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1765    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1766  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1767    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1768  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1769    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1770  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1771    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1772  #define ETH_17_GETHMACV2_STOP_SEC_VAR_CLEARED_QM_CORE4_16
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1773  #elif defined ETH_17_GETHMACV2_CTRL0_CORE5
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1774  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1775    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1776  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1777    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1778  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1779    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1780  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1781    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1782  #define ETH_17_GETHMACV2_STOP_SEC_VAR_CLEARED_QM_CORE5_16
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1783  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1784  /* MISRA2012_RULE_20_1_JUSTIFICATION: Memmap header usage as per Autosar
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1785     guideline. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1786  /* MISRA2012_RULE_4_10_JUSTIFICATION: Memmap header is repeatedly included
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1787     without safegaurd. It complies to Autosar guidelines.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1788  #include "Eth_17_GEthMacV2_MemMap.h"
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1789  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1790  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1791  #if defined ETH_17_GETHMACV2_CTRL0_CORE0
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1792  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1793    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1794  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1795    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1796  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1797    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1798  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1799    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1800  #define ETH_17_GETHMACV2_START_SEC_VAR_INIT_QM_CORE0_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1801  #elif defined ETH_17_GETHMACV2_CTRL0_CORE1
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1802  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1803    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1804  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1805    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1806  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1807    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1808  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1809    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1810  #define ETH_17_GETHMACV2_START_SEC_VAR_INIT_QM_CORE1_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1811  #elif defined ETH_17_GETHMACV2_CTRL0_CORE2
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1812  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1813    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1814  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1815    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1816  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1817    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1818  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1819    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1820  #define ETH_17_GETHMACV2_START_SEC_VAR_INIT_QM_CORE2_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1821  #elif defined ETH_17_GETHMACV2_CTRL0_CORE3
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1822  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1823    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1824  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1825    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1826  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1827    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1828  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1829    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1830  #define ETH_17_GETHMACV2_START_SEC_VAR_INIT_QM_CORE3_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1831  #elif defined ETH_17_GETHMACV2_CTRL0_CORE4
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1832  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1833    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1834  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1835    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1836  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1837    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1838  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1839    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1840  #define ETH_17_GETHMACV2_START_SEC_VAR_INIT_QM_CORE4_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1841  #elif defined ETH_17_GETHMACV2_CTRL0_CORE5
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1842  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1843    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1844  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1845    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1846  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1847    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1848  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1849    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1850  #define ETH_17_GETHMACV2_START_SEC_VAR_INIT_QM_CORE5_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1851  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1852  /* MISRA2012_RULE_20_1_JUSTIFICATION: Memmap header usage as per Autosar
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1853     guideline. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1854  /* MISRA2012_RULE_4_10_JUSTIFICATION: Memmap header is repeatedly included
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1855     without safegaurd. It complies to Autosar guidelines.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1856  #include "Eth_17_GEthMacV2_MemMap.h"
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1857  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1858  static Eth_17_GEthMacV2_TxBuffTableType *Eth_17_GEthMacV2_TxBufTblCtrl0Ptr
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1859                                    [ETH_17_GETHMACV2_MAXCHLS_SUPPORTED] =
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1860  {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1861    #if (ETH_17_GETHMACV2_FIFO0_CTRL0_TXBUF_COUNT != 0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1862    Eth_17_GEthMacV2_TxBufTblFifo0Ctrl0,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1863    #else
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1864    NULL_PTR,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1865    #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1866    #if (ETH_17_GETHMACV2_FIFO1_CTRL0_TXBUF_COUNT != 0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1867    Eth_17_GEthMacV2_TxBufTblFifo1Ctrl0,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1868    #else
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1869    NULL_PTR,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1870    #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1871    #if (ETH_17_GETHMACV2_FIFO2_CTRL0_TXBUF_COUNT != 0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1872    Eth_17_GEthMacV2_TxBufTblFifo2Ctrl0,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1873    #else
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1874    NULL_PTR,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1875    #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1876    #if (ETH_17_GETHMACV2_FIFO3_CTRL0_TXBUF_COUNT != 0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1877    Eth_17_GEthMacV2_TxBufTblFifo3Ctrl0
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1878    #else
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1879    NULL_PTR
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1880    #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1881  };
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1882  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1883  /* Global variable to store Tx Descriptor status for controller 0 */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1884  static Eth_17_GEthMacV2_DmaTxDescType *Eth_17_GEthMacV2_DmaTxDescCtrl0Ptr
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1885                                    [ETH_17_GETHMACV2_MAXCHLS_SUPPORTED] =
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1886  {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1887    #if (ETH_17_GETHMACV2_FIFO0_CTRL0_TXBUF_COUNT != 0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1888    Eth_17_GEthMacV2_DmaTxDescFifo0Ctrl0,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1889    #else
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1890    NULL_PTR,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1891    #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1892    #if (ETH_17_GETHMACV2_FIFO1_CTRL0_TXBUF_COUNT != 0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1893    Eth_17_GEthMacV2_DmaTxDescFifo1Ctrl0,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1894    #else
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1895    NULL_PTR,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1896    #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1897    #if (ETH_17_GETHMACV2_FIFO2_CTRL0_TXBUF_COUNT != 0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1898    Eth_17_GEthMacV2_DmaTxDescFifo2Ctrl0,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1899    #else
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1900    NULL_PTR,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1901    #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1902    #if (ETH_17_GETHMACV2_FIFO3_CTRL0_TXBUF_COUNT != 0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1903    Eth_17_GEthMacV2_DmaTxDescFifo3Ctrl0
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1904    #else
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1905    NULL_PTR
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1906    #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1907  };
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1908  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1909  /* Transmit buffer for controller 0 */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1910  static volatile uint8 *Eth_17_GEthMacV2_TxBufCtrl0Ptr
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1911                                    [ETH_17_GETHMACV2_MAXCHLS_SUPPORTED] =
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1912  {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1913    #if (ETH_17_GETHMACV2_FIFO0_CTRL0_TXBUF_COUNT != 0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1914    Eth_17_GEthMacV2_TxBufFifo0Ctrl0,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1915    #else
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1916    NULL_PTR,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1917    #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1918    #if (ETH_17_GETHMACV2_FIFO1_CTRL0_TXBUF_COUNT != 0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1919    Eth_17_GEthMacV2_TxBufFifo1Ctrl0,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1920    #else
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1921    NULL_PTR,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1922    #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1923    #if (ETH_17_GETHMACV2_FIFO2_CTRL0_TXBUF_COUNT != 0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1924    Eth_17_GEthMacV2_TxBufFifo2Ctrl0,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1925    #else
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1926    NULL_PTR,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1927    #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1928    #if (ETH_17_GETHMACV2_FIFO3_CTRL0_TXBUF_COUNT != 0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1929    Eth_17_GEthMacV2_TxBufFifo3Ctrl0
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1930    #else
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1931    NULL_PTR
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1932    #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1933  };
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1934  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1935  /* Transmit descriptor table data for controller 0 */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1936  static Eth_17_GEthMacV2_TxDescBufMapStType *Eth_17_GEthMacV2_TxMapStCtrl0Ptr
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1937                                    [ETH_17_GETHMACV2_MAXCHLS_SUPPORTED] =
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1938  {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1939    #if (ETH_17_GETHMACV2_FIFO0_CTRL0_TXBUF_COUNT != 0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1940    Eth_17_GEthMacV2_TxMapStFifo0Ctrl0,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1941    #else
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1942    NULL_PTR,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1943    #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1944    #if (ETH_17_GETHMACV2_FIFO1_CTRL0_TXBUF_COUNT != 0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1945    Eth_17_GEthMacV2_TxMapStFifo1Ctrl0,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1946    #else
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1947    NULL_PTR,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1948    #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1949    #if (ETH_17_GETHMACV2_FIFO2_CTRL0_TXBUF_COUNT != 0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1950    Eth_17_GEthMacV2_TxMapStFifo2Ctrl0,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1951    #else
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1952    NULL_PTR,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1953    #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1954    #if (ETH_17_GETHMACV2_FIFO3_CTRL0_TXBUF_COUNT != 0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1955    Eth_17_GEthMacV2_TxMapStFifo3Ctrl0
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1956    #else
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1957    NULL_PTR
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1958    #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1959  };
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1960  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1961  static uint16 *Eth_17_GEthMacV2_TxQBufCtrl0Ptr
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1962                                    [ETH_17_GETHMACV2_MAXCHLS_SUPPORTED] =
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1963  {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1964    #if (ETH_17_GETHMACV2_FIFO0_CTRL0_TXBUF_COUNT != 0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1965    Eth_17_GEthMacV2_TxQBufFifo0Ctrl0,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1966    #else
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1967    NULL_PTR,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1968    #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1969    #if (ETH_17_GETHMACV2_FIFO1_CTRL0_TXBUF_COUNT != 0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1970    Eth_17_GEthMacV2_TxQBufFifo1Ctrl0,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1971    #else
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1972    NULL_PTR,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1973    #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1974    #if (ETH_17_GETHMACV2_FIFO2_CTRL0_TXBUF_COUNT != 0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1975    Eth_17_GEthMacV2_TxQBufFifo2Ctrl0,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1976    #else
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1977    NULL_PTR,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1978    #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1979    #if (ETH_17_GETHMACV2_FIFO3_CTRL0_TXBUF_COUNT != 0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1980    Eth_17_GEthMacV2_TxQBufFifo3Ctrl0
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1981    #else
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1982    NULL_PTR
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1983    #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1984  };
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1985  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1986  #if defined ETH_17_GETHMACV2_CTRL0_CORE0
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1987  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1988    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1989  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1990    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1991  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1992    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1993  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1994    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1995  #define ETH_17_GETHMACV2_STOP_SEC_VAR_INIT_QM_CORE0_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1996  #elif defined ETH_17_GETHMACV2_CTRL0_CORE1
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1997  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1998    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  1999  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2000    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2001  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2002    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2003  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2004    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2005  #define ETH_17_GETHMACV2_STOP_SEC_VAR_INIT_QM_CORE1_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2006  #elif defined ETH_17_GETHMACV2_CTRL0_CORE2
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2007  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2008    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2009  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2010    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2011  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2012    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2013  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2014    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2015  #define ETH_17_GETHMACV2_STOP_SEC_VAR_INIT_QM_CORE2_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2016  #elif defined ETH_17_GETHMACV2_CTRL0_CORE3
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2017  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2018    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2019  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2020    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2021  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2022    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2023  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2024    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2025  #define ETH_17_GETHMACV2_STOP_SEC_VAR_INIT_QM_CORE3_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2026  #elif defined ETH_17_GETHMACV2_CTRL0_CORE4
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2027  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2028    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2029  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2030    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2031  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2032    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2033  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2034    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2035  #define ETH_17_GETHMACV2_STOP_SEC_VAR_INIT_QM_CORE4_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2036  #elif defined ETH_17_GETHMACV2_CTRL0_CORE5
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2037  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2038    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2039  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2040    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2041  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2042    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2043  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2044    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2045  #define ETH_17_GETHMACV2_STOP_SEC_VAR_INIT_QM_CORE5_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2046  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2047  /* MISRA2012_RULE_20_1_JUSTIFICATION: Memmap header usage as per Autosar
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2048     guideline. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2049  /* MISRA2012_RULE_4_10_JUSTIFICATION: Memmap header is repeatedly included
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2050     without safegaurd. It complies to Autosar guidelines.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2051  #include "Eth_17_GEthMacV2_MemMap.h"
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2052  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2053  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2054  #if defined ETH_17_GETHMACV2_CTRL0_CORE0
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2055  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2056    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2057  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2058    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2059  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2060    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2061  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2062    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2063  #define ETH_17_GETHMACV2_START_SEC_VAR_CLEARED_QM_CORE0_UNSPECIFIED
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2064  #elif defined ETH_17_GETHMACV2_CTRL0_CORE1
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2065  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2066    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2067  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2068    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2069  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2070    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2071  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2072    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2073  #define ETH_17_GETHMACV2_START_SEC_VAR_CLEARED_QM_CORE1_UNSPECIFIED
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2074  #elif defined ETH_17_GETHMACV2_CTRL0_CORE2
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2075  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2076    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2077  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2078    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2079  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2080    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2081  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2082    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2083  #define ETH_17_GETHMACV2_START_SEC_VAR_CLEARED_QM_CORE2_UNSPECIFIED
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2084  #elif defined ETH_17_GETHMACV2_CTRL0_CORE3
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2085  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2086    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2087  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2088    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2089  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2090    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2091  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2092    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2093  #define ETH_17_GETHMACV2_START_SEC_VAR_CLEARED_QM_CORE3_UNSPECIFIED
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2094  #elif defined ETH_17_GETHMACV2_CTRL0_CORE4
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2095  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2096    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2097  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2098    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2099  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2100    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2101  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2102    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2103  #define ETH_17_GETHMACV2_START_SEC_VAR_CLEARED_QM_CORE4_UNSPECIFIED
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2104  #elif defined ETH_17_GETHMACV2_CTRL0_CORE5
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2105  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2106    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2107  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2108    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2109  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2110    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2111  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2112    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2113  #define ETH_17_GETHMACV2_START_SEC_VAR_CLEARED_QM_CORE5_UNSPECIFIED
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2114  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2115  /* MISRA2012_RULE_20_1_JUSTIFICATION: Memmap header usage as per Autosar
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2116     guideline. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2117  /* MISRA2012_RULE_4_10_JUSTIFICATION: Memmap header is repeatedly included
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2118     without safegaurd. It complies to Autosar guidelines.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2119  #include "Eth_17_GEthMacV2_MemMap.h"
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2120  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2121  #if (ETH_17_GETHMACV2_CTRL0_RXFIFO_CFGD != 0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2122  /* Structure to hold the run-time data of Rx channels for ctrl 0 */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2123  static Eth_17_GEthMacV2_RunTmRxChnlDataType
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2124        Eth_17_GEthMacV2_RxChnlDataCtrl0[ETH_17_GETHMACV2_CTRL0_RXFIFO_CFGD];
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2125  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2126  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2127  #if defined ETH_17_GETHMACV2_CTRL0_CORE0
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2128  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2129    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2130  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2131    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2132  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2133    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2134  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2135    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2136  #define ETH_17_GETHMACV2_STOP_SEC_VAR_CLEARED_QM_CORE0_UNSPECIFIED
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2137  #elif defined ETH_17_GETHMACV2_CTRL0_CORE1
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2138  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2139    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2140  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2141    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2142  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2143    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2144  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2145    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2146  #define ETH_17_GETHMACV2_STOP_SEC_VAR_CLEARED_QM_CORE1_UNSPECIFIED
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2147  #elif defined ETH_17_GETHMACV2_CTRL0_CORE2
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2148  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2149    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2150  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2151    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2152  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2153    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2154  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2155    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2156  #define ETH_17_GETHMACV2_STOP_SEC_VAR_CLEARED_QM_CORE2_UNSPECIFIED
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2157  #elif defined ETH_17_GETHMACV2_CTRL0_CORE3
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2158  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2159    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2160  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2161    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2162  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2163    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2164  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2165    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2166  #define ETH_17_GETHMACV2_STOP_SEC_VAR_CLEARED_QM_CORE3_UNSPECIFIED
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2167  #elif defined ETH_17_GETHMACV2_CTRL0_CORE4
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2168  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2169    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2170  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2171    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2172  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2173    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2174  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2175    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2176  #define ETH_17_GETHMACV2_STOP_SEC_VAR_CLEARED_QM_CORE4_UNSPECIFIED
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2177  #elif defined ETH_17_GETHMACV2_CTRL0_CORE5
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2178  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2179    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2180  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2181    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2182  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2183    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2184  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2185    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2186  #define ETH_17_GETHMACV2_STOP_SEC_VAR_CLEARED_QM_CORE5_UNSPECIFIED
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2187  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2188  /* MISRA2012_RULE_20_1_JUSTIFICATION: Memmap header usage as per Autosar
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2189     guideline. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2190  /* MISRA2012_RULE_4_10_JUSTIFICATION: Memmap header is repeatedly included
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2191     without safegaurd. It complies to Autosar guidelines.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2192  #include "Eth_17_GEthMacV2_MemMap.h"
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2193  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2194  /* [cover parentID={F9C5C167-6106-46b4-BFE5-AE724C8E3597}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2195  [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2196  #if defined ETH_17_GETHMACV2_CTRL0_CORE0
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2197  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2198    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2199  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2200    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2201  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2202    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2203  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2204    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2205  #define ETH_17_GETHMACV2_RXBUFFER_START_SEC_VAR_CLEARED_QM_CORE0_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2206  #elif defined ETH_17_GETHMACV2_CTRL0_CORE1
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2207  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2208    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2209  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2210    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2211  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2212    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2213  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2214    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2215  #define ETH_17_GETHMACV2_RXBUFFER_START_SEC_VAR_CLEARED_QM_CORE1_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2216  #elif defined ETH_17_GETHMACV2_CTRL0_CORE2
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2217  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2218    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2219  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2220    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2221  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2222    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2223  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2224    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2225  #define ETH_17_GETHMACV2_RXBUFFER_START_SEC_VAR_CLEARED_QM_CORE2_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2226  #elif defined ETH_17_GETHMACV2_CTRL0_CORE3
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2227  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2228    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2229  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2230    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2231  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2232    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2233  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2234    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2235  #define ETH_17_GETHMACV2_RXBUFFER_START_SEC_VAR_CLEARED_QM_CORE3_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2236  #elif defined ETH_17_GETHMACV2_CTRL0_CORE4
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2237  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2238    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2239  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2240    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2241  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2242    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2243  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2244    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2245  #define ETH_17_GETHMACV2_RXBUFFER_START_SEC_VAR_CLEARED_QM_CORE4_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2246  #elif defined ETH_17_GETHMACV2_CTRL0_CORE5
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2247  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2248    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2249  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2250    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2251  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2252    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2253  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2254    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2255  #define ETH_17_GETHMACV2_RXBUFFER_START_SEC_VAR_CLEARED_QM_CORE5_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2256  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2257  /* MISRA2012_RULE_20_1_JUSTIFICATION: Memmap header usage as per Autosar
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2258     guideline. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2259  /* MISRA2012_RULE_4_10_JUSTIFICATION: Memmap header is repeatedly included
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2260     without safegaurd. It complies to Autosar guidelines.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2261  #include "Eth_17_GEthMacV2_MemMap.h"
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2262  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2263  #if (ETH_17_GETHMACV2_FIFO0_CTRL0_RXBUF_COUNT != 0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2264  /* Receive buffer for controller 0 channel 0 */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2265  static volatile uint8 Eth_17_GEthMacV2_RxBufFifo0Ctrl0
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2266                                    [ETH_17_GETHMACV2_FIFO0_CTRL0_RXBUF_SIZE];
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2267  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2268  #endif /* (ETH_17_GETHMACV2_FIFO0_CTRL0_RXBUF_COUNT != 0U) */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2269  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2270  #if (ETH_17_GETHMACV2_FIFO1_CTRL0_RXBUF_COUNT != 0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2271  static volatile uint8 Eth_17_GEthMacV2_RxBufFifo1Ctrl0
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2272                                    [ETH_17_GETHMACV2_FIFO1_CTRL0_RXBUF_SIZE];
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2273  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2274  #endif /* (ETH_17_GETHMACV2_FIFO1_CTRL0_RXBUF_COUNT != 0U) */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2275  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2276  #if (ETH_17_GETHMACV2_FIFO2_CTRL0_RXBUF_COUNT != 0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2277  static volatile uint8 Eth_17_GEthMacV2_RxBufFifo2Ctrl0
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2278                                    [ETH_17_GETHMACV2_FIFO2_CTRL0_RXBUF_SIZE];
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2279  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2280  #endif /* (ETH_17_GETHMACV2_FIFO2_CTRL0_RXBUF_COUNT != 0U) */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2281  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2282  #if (ETH_17_GETHMACV2_FIFO3_CTRL0_RXBUF_COUNT != 0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2283  static volatile uint8 Eth_17_GEthMacV2_RxBufFifo3Ctrl0
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2284                                    [ETH_17_GETHMACV2_FIFO3_CTRL0_RXBUF_SIZE];
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2285  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2286  #endif /* (ETH_17_GETHMACV2_FIFO3_CTRL0_RXBUF_COUNT != 0U) */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2287  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2288  #if defined ETH_17_GETHMACV2_CTRL0_CORE0
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2289  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2290    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2291  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2292    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2293  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2294    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2295  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2296    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2297  #define ETH_17_GETHMACV2_RXBUFFER_STOP_SEC_VAR_CLEARED_QM_CORE0_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2298  #elif defined ETH_17_GETHMACV2_CTRL0_CORE1
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2299  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2300    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2301  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2302    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2303  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2304    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2305  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2306    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2307  #define ETH_17_GETHMACV2_RXBUFFER_STOP_SEC_VAR_CLEARED_QM_CORE1_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2308  #elif defined ETH_17_GETHMACV2_CTRL0_CORE2
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2309  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2310    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2311  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2312    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2313  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2314    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2315  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2316    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2317  #define ETH_17_GETHMACV2_RXBUFFER_STOP_SEC_VAR_CLEARED_QM_CORE2_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2318  #elif defined ETH_17_GETHMACV2_CTRL0_CORE3
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2319  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2320    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2321  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2322    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2323  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2324    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2325  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2326    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2327  #define ETH_17_GETHMACV2_RXBUFFER_STOP_SEC_VAR_CLEARED_QM_CORE3_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2328  #elif defined ETH_17_GETHMACV2_CTRL0_CORE4
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2329  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2330    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2331  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2332    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2333  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2334    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2335  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2336    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2337  #define ETH_17_GETHMACV2_RXBUFFER_STOP_SEC_VAR_CLEARED_QM_CORE4_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2338  #elif defined ETH_17_GETHMACV2_CTRL0_CORE5
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2339  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2340    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2341  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2342    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2343  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2344    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2345  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2346    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2347  #define ETH_17_GETHMACV2_RXBUFFER_STOP_SEC_VAR_CLEARED_QM_CORE5_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2348  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2349  /* MISRA2012_RULE_20_1_JUSTIFICATION: Memmap header usage as per Autosar
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2350     guideline. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2351  /* MISRA2012_RULE_4_10_JUSTIFICATION: Memmap header is repeatedly included
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2352     without safegaurd. It complies to Autosar guidelines.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2353  #include "Eth_17_GEthMacV2_MemMap.h"
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2354  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2355  /* [cover parentID={F9C5C167-6106-46b4-BFE5-AE724C8E3597}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2356  [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2357  #if defined ETH_17_GETHMACV2_CTRL0_CORE0
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2358  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2359    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2360  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2361    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2362  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2363    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2364  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2365    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2366  #define ETH_17_GETHMACV2_RXDESC_START_SEC_VAR_CLEARED_QM_CORE0_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2367  #elif defined ETH_17_GETHMACV2_CTRL0_CORE1
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2368  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2369    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2370  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2371    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2372  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2373    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2374  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2375    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2376  #define ETH_17_GETHMACV2_RXDESC_START_SEC_VAR_CLEARED_QM_CORE1_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2377  #elif defined ETH_17_GETHMACV2_CTRL0_CORE2
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2378  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2379    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2380  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2381    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2382  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2383    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2384  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2385    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2386  #define ETH_17_GETHMACV2_RXDESC_START_SEC_VAR_CLEARED_QM_CORE2_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2387  #elif defined ETH_17_GETHMACV2_CTRL0_CORE3
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2388  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2389    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2390  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2391    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2392  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2393    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2394  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2395    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2396  #define ETH_17_GETHMACV2_RXDESC_START_SEC_VAR_CLEARED_QM_CORE3_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2397  #elif defined ETH_17_GETHMACV2_CTRL0_CORE4
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2398  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2399    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2400  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2401    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2402  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2403    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2404  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2405    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2406  #define ETH_17_GETHMACV2_RXDESC_START_SEC_VAR_CLEARED_QM_CORE4_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2407  #elif defined ETH_17_GETHMACV2_CTRL0_CORE5
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2408  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2409    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2410  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2411    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2412  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2413    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2414  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2415    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2416  #define ETH_17_GETHMACV2_RXDESC_START_SEC_VAR_CLEARED_QM_CORE5_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2417  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2418  /* MISRA2012_RULE_20_1_JUSTIFICATION: Memmap header usage as per Autosar
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2419     guideline. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2420  /* MISRA2012_RULE_4_10_JUSTIFICATION: Memmap header is repeatedly included
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2421     without safegaurd. It complies to Autosar guidelines.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2422  #include "Eth_17_GEthMacV2_MemMap.h"
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2423  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2424  /* Global variable to store Rx Descriptor status for controller 0 */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2425  #if (ETH_17_GETHMACV2_FIFO0_CTRL0_RXBUF_COUNT != 0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2426  static Eth_17_GEthMacV2_DmaRxDescType Eth_17_GEthMacV2_DmaRxDescFifo0Ctrl0
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2427                                    [ETH_17_GETHMACV2_FIFO0_CTRL0_RXBUF_COUNT];
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2428  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2429  #endif /* (ETH_17_GETHMACV2_FIFO0_CTRL0_RXBUF_COUNT != 0U) */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2430  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2431  #if (ETH_17_GETHMACV2_FIFO1_CTRL0_RXBUF_COUNT != 0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2432  static Eth_17_GEthMacV2_DmaRxDescType Eth_17_GEthMacV2_DmaRxDescFifo1Ctrl0
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2433                                    [ETH_17_GETHMACV2_FIFO1_CTRL0_RXBUF_COUNT];
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2434  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2435  #endif /* (ETH_17_GETHMACV2_FIFO1_CTRL0_RXBUF_COUNT != 0U) */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2436  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2437  #if (ETH_17_GETHMACV2_FIFO2_CTRL0_RXBUF_COUNT != 0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2438  static Eth_17_GEthMacV2_DmaRxDescType Eth_17_GEthMacV2_DmaRxDescFifo2Ctrl0
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2439                                    [ETH_17_GETHMACV2_FIFO2_CTRL0_RXBUF_COUNT];
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2440  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2441  #endif /* (ETH_17_GETHMACV2_FIFO2_CTRL0_RXBUF_COUNT != 0U) */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2442  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2443  #if (ETH_17_GETHMACV2_FIFO3_CTRL0_RXBUF_COUNT != 0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2444  static Eth_17_GEthMacV2_DmaRxDescType Eth_17_GEthMacV2_DmaRxDescFifo3Ctrl0
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2445                                    [ETH_17_GETHMACV2_FIFO3_CTRL0_RXBUF_COUNT];
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2446  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2447  #endif /* (ETH_17_GETHMACV2_FIFO3_CTRL0_RXBUF_COUNT != 0U) */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2448  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2449  #if defined ETH_17_GETHMACV2_CTRL0_CORE0
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2450  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2451    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2452  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2453    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2454  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2455    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2456  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2457    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2458  #define ETH_17_GETHMACV2_RXDESC_STOP_SEC_VAR_CLEARED_QM_CORE0_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2459  #elif defined ETH_17_GETHMACV2_CTRL0_CORE1
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2460  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2461    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2462  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2463    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2464  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2465    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2466  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2467    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2468  #define ETH_17_GETHMACV2_RXDESC_STOP_SEC_VAR_CLEARED_QM_CORE1_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2469  #elif defined ETH_17_GETHMACV2_CTRL0_CORE2
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2470  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2471    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2472  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2473    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2474  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2475    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2476  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2477    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2478  #define ETH_17_GETHMACV2_RXDESC_STOP_SEC_VAR_CLEARED_QM_CORE2_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2479  #elif defined ETH_17_GETHMACV2_CTRL0_CORE3
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2480  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2481    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2482  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2483    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2484  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2485    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2486  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2487    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2488  #define ETH_17_GETHMACV2_RXDESC_STOP_SEC_VAR_CLEARED_QM_CORE3_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2489  #elif defined ETH_17_GETHMACV2_CTRL0_CORE4
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2490  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2491    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2492  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2493    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2494  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2495    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2496  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2497    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2498  #define ETH_17_GETHMACV2_RXDESC_STOP_SEC_VAR_CLEARED_QM_CORE4_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2499  #elif defined ETH_17_GETHMACV2_CTRL0_CORE5
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2500  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2501    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2502  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2503    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2504  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2505    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2506  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2507    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2508  #define ETH_17_GETHMACV2_RXDESC_STOP_SEC_VAR_CLEARED_QM_CORE5_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2509  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2510  /* MISRA2012_RULE_20_1_JUSTIFICATION: Memmap header usage as per Autosar
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2511     guideline. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2512  /* MISRA2012_RULE_4_10_JUSTIFICATION: Memmap header is repeatedly included
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2513     without safegaurd. It complies to Autosar guidelines.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2514  #include "Eth_17_GEthMacV2_MemMap.h"
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2515  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2516  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2517  #if defined ETH_17_GETHMACV2_CTRL0_CORE0
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2518  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2519    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2520  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2521    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2522  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2523    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2524  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2525    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2526  #define ETH_17_GETHMACV2_START_SEC_VAR_INIT_QM_CORE0_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2527  #elif defined ETH_17_GETHMACV2_CTRL0_CORE1
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2528  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2529    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2530  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2531    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2532  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2533    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2534  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2535    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2536  #define ETH_17_GETHMACV2_START_SEC_VAR_INIT_QM_CORE1_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2537  #elif defined ETH_17_GETHMACV2_CTRL0_CORE2
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2538  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2539    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2540  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2541    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2542  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2543    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2544  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2545    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2546  #define ETH_17_GETHMACV2_START_SEC_VAR_INIT_QM_CORE2_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2547  #elif defined ETH_17_GETHMACV2_CTRL0_CORE3
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2548  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2549    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2550  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2551    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2552  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2553    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2554  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2555    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2556  #define ETH_17_GETHMACV2_START_SEC_VAR_INIT_QM_CORE3_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2557  #elif defined ETH_17_GETHMACV2_CTRL0_CORE4
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2558  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2559    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2560  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2561    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2562  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2563    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2564  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2565    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2566  #define ETH_17_GETHMACV2_START_SEC_VAR_INIT_QM_CORE4_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2567  #elif defined ETH_17_GETHMACV2_CTRL0_CORE5
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2568  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2569    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2570  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2571    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2572  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2573    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2574  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2575    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2576  #define ETH_17_GETHMACV2_START_SEC_VAR_INIT_QM_CORE5_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2577  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2578  /* MISRA2012_RULE_20_1_JUSTIFICATION: Memmap header usage as per Autosar
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2579     guideline. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2580  /* MISRA2012_RULE_4_10_JUSTIFICATION: Memmap header is repeatedly included
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2581     without safegaurd. It complies to Autosar guidelines.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2582  #include "Eth_17_GEthMacV2_MemMap.h"
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2583  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2584  /* [cover parentID={5737A944-6EC4-49b0-A840-0B70D1E81046}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2585  [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2586  static Eth_17_GEthMacV2_DmaRxDescType *Eth_17_GEthMacV2_DmaRxDescCtrl0Ptr
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2587                                    [ETH_17_GETHMACV2_MAXCHLS_SUPPORTED] =
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2588  {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2589    #if (ETH_17_GETHMACV2_FIFO0_CTRL0_RXBUF_COUNT != 0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2590    Eth_17_GEthMacV2_DmaRxDescFifo0Ctrl0,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2591    #else
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2592    NULL_PTR,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2593    #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2594    #if (ETH_17_GETHMACV2_FIFO1_CTRL0_RXBUF_COUNT != 0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2595    Eth_17_GEthMacV2_DmaRxDescFifo1Ctrl0,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2596    #else
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2597    NULL_PTR,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2598    #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2599    #if (ETH_17_GETHMACV2_FIFO2_CTRL0_RXBUF_COUNT != 0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2600    Eth_17_GEthMacV2_DmaRxDescFifo2Ctrl0,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2601    #else
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2602    NULL_PTR,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2603    #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2604    #if (ETH_17_GETHMACV2_FIFO3_CTRL0_RXBUF_COUNT != 0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2605    Eth_17_GEthMacV2_DmaRxDescFifo3Ctrl0
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2606    #else
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2607    NULL_PTR
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2608    #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2609  };
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2610  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2611  /* [cover parentID={C7DF8D34-8E0E-41a2-81ED-E5A96407E974}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2612  [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2613  /* Receive buffer for controller 0 */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2614  static volatile uint8 *Eth_17_GEthMacV2_RxBufCtrl0Ptr
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2615                                    [ETH_17_GETHMACV2_MAXCHLS_SUPPORTED] =
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2616  {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2617    #if (ETH_17_GETHMACV2_FIFO0_CTRL0_RXBUF_COUNT != 0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2618    Eth_17_GEthMacV2_RxBufFifo0Ctrl0,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2619    #else
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2620    NULL_PTR,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2621    #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2622    #if (ETH_17_GETHMACV2_FIFO1_CTRL0_RXBUF_COUNT != 0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2623    Eth_17_GEthMacV2_RxBufFifo1Ctrl0,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2624    #else
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2625    NULL_PTR,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2626    #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2627    #if (ETH_17_GETHMACV2_FIFO2_CTRL0_RXBUF_COUNT != 0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2628    Eth_17_GEthMacV2_RxBufFifo2Ctrl0,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2629    #else
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2630    NULL_PTR,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2631    #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2632    #if (ETH_17_GETHMACV2_FIFO3_CTRL0_RXBUF_COUNT != 0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2633    Eth_17_GEthMacV2_RxBufFifo3Ctrl0
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2634    #else
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2635    NULL_PTR
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2636    #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2637  };
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2638  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2639  #if defined ETH_17_GETHMACV2_CTRL0_CORE0
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2640  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2641    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2642  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2643    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2644  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2645    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2646  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2647    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2648  #define ETH_17_GETHMACV2_STOP_SEC_VAR_INIT_QM_CORE0_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2649  #elif defined ETH_17_GETHMACV2_CTRL0_CORE1
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2650  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2651    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2652  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2653    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2654  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2655    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2656  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2657    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2658  #define ETH_17_GETHMACV2_STOP_SEC_VAR_INIT_QM_CORE1_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2659  #elif defined ETH_17_GETHMACV2_CTRL0_CORE2
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2660  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2661    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2662  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2663    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2664  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2665    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2666  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2667    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2668  #define ETH_17_GETHMACV2_STOP_SEC_VAR_INIT_QM_CORE2_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2669  #elif defined ETH_17_GETHMACV2_CTRL0_CORE3
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2670  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2671    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2672  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2673    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2674  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2675    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2676  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2677    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2678  #define ETH_17_GETHMACV2_STOP_SEC_VAR_INIT_QM_CORE3_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2679  #elif defined ETH_17_GETHMACV2_CTRL0_CORE4
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2680  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2681    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2682  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2683    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2684  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2685    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2686  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2687    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2688  #define ETH_17_GETHMACV2_STOP_SEC_VAR_INIT_QM_CORE4_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2689  #elif defined ETH_17_GETHMACV2_CTRL0_CORE5
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2690  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2691    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2692  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2693    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2694  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2695    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2696  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2697    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2698  #define ETH_17_GETHMACV2_STOP_SEC_VAR_INIT_QM_CORE5_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2699  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2700  /* MISRA2012_RULE_20_1_JUSTIFICATION: Memmap header usage as per Autosar
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2701     guideline. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2702  /* MISRA2012_RULE_4_10_JUSTIFICATION: Memmap header is repeatedly included
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2703     without safegaurd. It complies to Autosar guidelines.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2704  #include "Eth_17_GEthMacV2_MemMap.h"
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2705  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2706  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2707  #if defined ETH_17_GETHMACV2_CTRL0_CORE0
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2708  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2709    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2710  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2711    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2712  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2713    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2714  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2715    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2716  #define ETH_17_GETHMACV2_START_SEC_VAR_INIT_QM_CORE0_UNSPECIFIED
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2717  #elif defined ETH_17_GETHMACV2_CTRL0_CORE1
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2718  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2719    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2720  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2721    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2722  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2723    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2724  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2725    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2726  #define ETH_17_GETHMACV2_START_SEC_VAR_INIT_QM_CORE1_UNSPECIFIED
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2727  #elif defined ETH_17_GETHMACV2_CTRL0_CORE2
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2728  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2729    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2730  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2731    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2732  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2733    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2734  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2735    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2736  #define ETH_17_GETHMACV2_START_SEC_VAR_INIT_QM_CORE2_UNSPECIFIED
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2737  #elif defined ETH_17_GETHMACV2_CTRL0_CORE3
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2738  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2739    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2740  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2741    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2742  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2743    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2744  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2745    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2746  #define ETH_17_GETHMACV2_START_SEC_VAR_INIT_QM_CORE3_UNSPECIFIED
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2747  #elif defined ETH_17_GETHMACV2_CTRL0_CORE4
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2748  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2749    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2750  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2751    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2752  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2753    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2754  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2755    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2756  #define ETH_17_GETHMACV2_START_SEC_VAR_INIT_QM_CORE4_UNSPECIFIED
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2757  #elif defined ETH_17_GETHMACV2_CTRL0_CORE5
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2758  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2759    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2760  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2761    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2762  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2763    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2764  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2765    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2766  #define ETH_17_GETHMACV2_START_SEC_VAR_INIT_QM_CORE5_UNSPECIFIED
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2767  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2768  /* MISRA2012_RULE_20_1_JUSTIFICATION: Memmap header usage as per Autosar
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2769     guideline. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2770  /* MISRA2012_RULE_4_10_JUSTIFICATION: Memmap header is repeatedly included
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2771     without safegaurd. It complies to Autosar guidelines.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2772  #include "Eth_17_GEthMacV2_MemMap.h"
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2773  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2774  /* Variable to store starting address of Buffertable, Tx/Rx descriptors and
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2775     Tx/Rx Buffers. (Controller0) */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2776  static Eth_17_GEthMacV2_BuffDescType Eth_17_GEthMacV2_BuffDescCtrl0 =
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2777  {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2778    Eth_17_GEthMacV2_TxBufTblCtrl0Ptr,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2779    Eth_17_GEthMacV2_DmaTxDescCtrl0Ptr,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2780    Eth_17_GEthMacV2_DmaRxDescCtrl0Ptr,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2781  #if (ETH_17_GETHMACV2_CTRL0_TXFIFO_CFGD != 0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2782    Eth_17_GEthMacV2_TxChnlDataCtrl0,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2783  #else
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2784    NULL_PTR,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2785  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2786  #if (ETH_17_GETHMACV2_CTRL0_RXFIFO_CFGD != 0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2787    Eth_17_GEthMacV2_RxChnlDataCtrl0,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2788  #else
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2789    NULL_PTR,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2790  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2791    Eth_17_GEthMacV2_TxMapStCtrl0Ptr,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2792    Eth_17_GEthMacV2_TxQBufCtrl0Ptr,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2793    Eth_17_GEthMacV2_RxBufCtrl0Ptr,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2794    Eth_17_GEthMacV2_TxBufCtrl0Ptr
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2795  };
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2796  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2797  #if defined ETH_17_GETHMACV2_CTRL0_CORE0
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2798  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2799    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2800  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2801    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2802  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2803    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2804  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2805    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2806  #define ETH_17_GETHMACV2_STOP_SEC_VAR_INIT_QM_CORE0_UNSPECIFIED
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2807  #elif defined ETH_17_GETHMACV2_CTRL0_CORE1
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2808  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2809    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2810  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2811    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2812  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2813    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2814  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2815    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2816  #define ETH_17_GETHMACV2_STOP_SEC_VAR_INIT_QM_CORE1_UNSPECIFIED
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2817  #elif defined ETH_17_GETHMACV2_CTRL0_CORE2
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2818  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2819    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2820  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2821    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2822  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2823    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2824  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2825    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2826  #define ETH_17_GETHMACV2_STOP_SEC_VAR_INIT_QM_CORE2_UNSPECIFIED
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2827  #elif defined ETH_17_GETHMACV2_CTRL0_CORE3
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2828  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2829    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2830  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2831    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2832  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2833    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2834  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2835    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2836  #define ETH_17_GETHMACV2_STOP_SEC_VAR_INIT_QM_CORE3_UNSPECIFIED
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2837  #elif defined ETH_17_GETHMACV2_CTRL0_CORE4
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2838  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2839    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2840  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2841    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2842  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2843    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2844  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2845    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2846  #define ETH_17_GETHMACV2_STOP_SEC_VAR_INIT_QM_CORE4_UNSPECIFIED
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2847  #elif defined ETH_17_GETHMACV2_CTRL0_CORE5
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2848  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2849    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2850  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2851    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2852  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2853    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2854  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2855    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2856  #define ETH_17_GETHMACV2_STOP_SEC_VAR_INIT_QM_CORE5_UNSPECIFIED
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2857  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2858  /* MISRA2012_RULE_20_1_JUSTIFICATION: Memmap header usage as per Autosar
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2859     guideline. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2860  /* MISRA2012_RULE_4_10_JUSTIFICATION: Memmap header is repeatedly included
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2861     without safegaurd. It complies to Autosar guidelines.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2862  #include "Eth_17_GEthMacV2_MemMap.h"
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2863  #endif /*ETH_17_GETHMACV2_CTRL0_CONFIGURED*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2864  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2865  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2866  #ifdef ETH_17_GETHMACV2_CTRL1_CONFIGURED
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2867  #if defined ETH_17_GETHMACV2_CTRL1_CORE0
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2868  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2869    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2870  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2871    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2872  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2873    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2874  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2875    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2876  #define ETH_17_GETHMACV2_START_SEC_VAR_CLEARED_QM_CORE0_UNSPECIFIED
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2877  #elif defined ETH_17_GETHMACV2_CTRL1_CORE1
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2878  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2879    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2880  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2881    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2882  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2883    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2884  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2885    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2886  #define ETH_17_GETHMACV2_START_SEC_VAR_CLEARED_QM_CORE1_UNSPECIFIED
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2887  #elif defined ETH_17_GETHMACV2_CTRL1_CORE2
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2888  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2889    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2890  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2891    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2892  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2893    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2894  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2895    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2896  #define ETH_17_GETHMACV2_START_SEC_VAR_CLEARED_QM_CORE2_UNSPECIFIED
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2897  #elif defined ETH_17_GETHMACV2_CTRL1_CORE3
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2898  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2899    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2900  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2901    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2902  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2903    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2904  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2905    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2906  #define ETH_17_GETHMACV2_START_SEC_VAR_CLEARED_QM_CORE3_UNSPECIFIED
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2907  #elif defined ETH_17_GETHMACV2_CTRL1_CORE4
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2908  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2909    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2910  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2911    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2912  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2913    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2914  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2915    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2916  #define ETH_17_GETHMACV2_START_SEC_VAR_CLEARED_QM_CORE4_UNSPECIFIED
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2917  #elif defined ETH_17_GETHMACV2_CTRL1_CORE5
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2918  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2919    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2920  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2921    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2922  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2923    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2924  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2925    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2926  #define ETH_17_GETHMACV2_START_SEC_VAR_CLEARED_QM_CORE5_UNSPECIFIED
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2927  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2928  /* MISRA2012_RULE_20_1_JUSTIFICATION: Memmap header usage as per Autosar
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2929     guideline. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2930  /* MISRA2012_RULE_4_10_JUSTIFICATION: Memmap header is repeatedly included
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2931     without safegaurd. It complies to Autosar guidelines.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2932  #include "Eth_17_GEthMacV2_MemMap.h"
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2933  /* Global variable to store Tx buffer status for controller 1 */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2934  /*[cover parentID={97064F03-3879-453c-A415-346D5524BDE5}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2935  [/cover]*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2936  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2937  #if (ETH_17_GETHMACV2_FIFO0_CTRL1_TXBUF_COUNT != 0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2938  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2939  characters due to MIP added as per AUTOSAR requirement. Since compiler
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2940  supports more than 32 characters, no side effects seen. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2941  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2942  characters due to MIP added as per AUTOSAR requirement. Since compiler
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2943  supports more than 32 characters, no side effects seen. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2944  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2945  characters due to MIP added as per AUTOSAR requirement. Since compiler
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2946  supports more than 32 characters, no side effects seen. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2947  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2948  characters due to MIP added as per AUTOSAR requirement. Since compiler
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2949  supports more than 32 characters, no side effects seen. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2950  static Eth_17_GEthMacV2_TxBuffTableType Eth_17_GEthMacV2_TxBufTblFifo0Ctrl1\ 
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2951                                    [ETH_17_GETHMACV2_FIFO0_CTRL1_TXBUF_COUNT];
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2952  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2953  /* Mapping of Tx DMA index to buffer index for ctrl-1 FIFO-0 */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2954  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2955  characters due to MIP added as per AUTOSAR requirement. Since compiler
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2956  supports more than 32 characters, no side effects seen. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2957  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2958  characters due to MIP added as per AUTOSAR requirement. Since compiler
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2959  supports more than 32 characters, no side effects seen. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2960  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2961  characters due to MIP added as per AUTOSAR requirement. Since compiler
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2962  supports more than 32 characters, no side effects seen. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2963  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2964  characters due to MIP added as per AUTOSAR requirement. Since compiler
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2965  supports more than 32 characters, no side effects seen. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2966  static Eth_17_GEthMacV2_TxDescBufMapStType Eth_17_GEthMacV2_TxMapStFifo0Ctrl1\ 
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2967                                    [ETH_17_GETHMACV2_FIFO0_CTRL1_TXBUF_COUNT];
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2968  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2969  #endif /* (ETH_17_GETHMACV2_FIFO0_CTRL1_TXBUF_COUNT != 0U) */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2970  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2971  #if (ETH_17_GETHMACV2_FIFO1_CTRL1_TXBUF_COUNT != 0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2972  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2973  characters due to MIP added as per AUTOSAR requirement. Since compiler
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2974  supports more than 32 characters, no side effects seen. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2975  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2976  characters due to MIP added as per AUTOSAR requirement. Since compiler
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2977  supports more than 32 characters, no side effects seen. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2978  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2979  characters due to MIP added as per AUTOSAR requirement. Since compiler
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2980  supports more than 32 characters, no side effects seen. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2981  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2982  characters due to MIP added as per AUTOSAR requirement. Since compiler
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2983  supports more than 32 characters, no side effects seen. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2984  static Eth_17_GEthMacV2_TxBuffTableType Eth_17_GEthMacV2_TxBufTblFifo1Ctrl1\ 
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2985                                    [ETH_17_GETHMACV2_FIFO1_CTRL1_TXBUF_COUNT];
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2986  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2987  /* Mapping of Tx DMA index to buffer index for ctrl-1 FIFO-1 */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2988  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2989  characters due to MIP added as per AUTOSAR requirement. Since compiler
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2990  supports more than 32 characters, no side effects seen. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2991  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2992  characters due to MIP added as per AUTOSAR requirement. Since compiler
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2993  supports more than 32 characters, no side effects seen. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2994  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2995  characters due to MIP added as per AUTOSAR requirement. Since compiler
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2996  supports more than 32 characters, no side effects seen. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2997  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2998  characters due to MIP added as per AUTOSAR requirement. Since compiler
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  2999  supports more than 32 characters, no side effects seen. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3000  static Eth_17_GEthMacV2_TxDescBufMapStType Eth_17_GEthMacV2_TxMapStFifo1Ctrl1\ 
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3001                                    [ETH_17_GETHMACV2_FIFO1_CTRL1_TXBUF_COUNT];
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3002  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3003  #endif /* (ETH_17_GETHMACV2_FIFO1_CTRL1_TXBUF_COUNT != 0U) */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3004  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3005  #if (ETH_17_GETHMACV2_FIFO2_CTRL1_TXBUF_COUNT != 0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3006  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3007  characters due to MIP added as per AUTOSAR requirement. Since compiler
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3008  supports more than 32 characters, no side effects seen. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3009  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3010  characters due to MIP added as per AUTOSAR requirement. Since compiler
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3011  supports more than 32 characters, no side effects seen. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3012  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3013  characters due to MIP added as per AUTOSAR requirement. Since compiler
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3014  supports more than 32 characters, no side effects seen. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3015  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3016  characters due to MIP added as per AUTOSAR requirement. Since compiler
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3017  supports more than 32 characters, no side effects seen. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3018  static Eth_17_GEthMacV2_TxBuffTableType Eth_17_GEthMacV2_TxBufTblFifo2Ctrl1\ 
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3019                                    [ETH_17_GETHMACV2_FIFO2_CTRL1_TXBUF_COUNT];
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3020  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3021  /* Mapping of Tx DMA index to buffer index for ctrl-1 FIFO-2 */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3022  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3023  characters due to MIP added as per AUTOSAR requirement. Since compiler
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3024  supports more than 32 characters, no side effects seen. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3025  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3026  characters due to MIP added as per AUTOSAR requirement. Since compiler
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3027  supports more than 32 characters, no side effects seen. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3028  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3029  characters due to MIP added as per AUTOSAR requirement. Since compiler
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3030  supports more than 32 characters, no side effects seen. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3031  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3032  characters due to MIP added as per AUTOSAR requirement. Since compiler
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3033  supports more than 32 characters, no side effects seen. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3034  static Eth_17_GEthMacV2_TxDescBufMapStType Eth_17_GEthMacV2_TxMapStFifo2Ctrl1\ 
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3035                                    [ETH_17_GETHMACV2_FIFO2_CTRL1_TXBUF_COUNT];
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3036  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3037  #endif /* (ETH_17_GETHMACV2_FIFO2_CTRL1_TXBUF_COUNT != 0U) */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3038  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3039  #if (ETH_17_GETHMACV2_FIFO3_CTRL1_TXBUF_COUNT != 0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3040  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3041  characters due to MIP added as per AUTOSAR requirement. Since compiler
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3042  supports more than 32 characters, no side effects seen. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3043  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3044  characters due to MIP added as per AUTOSAR requirement. Since compiler
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3045  supports more than 32 characters, no side effects seen. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3046  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3047  characters due to MIP added as per AUTOSAR requirement. Since compiler
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3048  supports more than 32 characters, no side effects seen. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3049  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3050  characters due to MIP added as per AUTOSAR requirement. Since compiler
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3051  supports more than 32 characters, no side effects seen. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3052  static Eth_17_GEthMacV2_TxBuffTableType Eth_17_GEthMacV2_TxBufTblFifo3Ctrl1\ 
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3053                                    [ETH_17_GETHMACV2_FIFO3_CTRL1_TXBUF_COUNT];
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3054  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3055  /* Mapping of Tx DMA index to buffer index for ctrl-1 FIFO-3 */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3056  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3057  characters due to MIP added as per AUTOSAR requirement. Since compiler
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3058  supports more than 32 characters, no side effects seen. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3059  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3060  characters due to MIP added as per AUTOSAR requirement. Since compiler
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3061  supports more than 32 characters, no side effects seen. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3062  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3063  characters due to MIP added as per AUTOSAR requirement. Since compiler
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3064  supports more than 32 characters, no side effects seen. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3065  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3066  characters due to MIP added as per AUTOSAR requirement. Since compiler
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3067  supports more than 32 characters, no side effects seen. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3068  static Eth_17_GEthMacV2_TxDescBufMapStType Eth_17_GEthMacV2_TxMapStFifo3Ctrl1\ 
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3069                                    [ETH_17_GETHMACV2_FIFO3_CTRL1_TXBUF_COUNT];
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3070  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3071  #endif /* (ETH_17_GETHMACV2_FIFO3_CTRL1_TXBUF_COUNT != 0U) */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3072  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3073  #if defined ETH_17_GETHMACV2_CTRL1_CORE0
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3074  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3075    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3076  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3077    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3078  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3079    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3080  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3081    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3082  #define ETH_17_GETHMACV2_STOP_SEC_VAR_CLEARED_QM_CORE0_UNSPECIFIED
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3083  #elif defined ETH_17_GETHMACV2_CTRL1_CORE1
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3084  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3085    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3086  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3087    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3088  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3089    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3090  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3091    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3092  #define ETH_17_GETHMACV2_STOP_SEC_VAR_CLEARED_QM_CORE1_UNSPECIFIED
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3093  #elif defined ETH_17_GETHMACV2_CTRL1_CORE2
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3094  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3095    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3096  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3097    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3098  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3099    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3100  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3101    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3102  #define ETH_17_GETHMACV2_STOP_SEC_VAR_CLEARED_QM_CORE2_UNSPECIFIED
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3103  #elif defined ETH_17_GETHMACV2_CTRL1_CORE3
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3104  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3105    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3106  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3107    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3108  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3109    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3110  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3111    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3112  #define ETH_17_GETHMACV2_STOP_SEC_VAR_CLEARED_QM_CORE3_UNSPECIFIED
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3113  #elif defined ETH_17_GETHMACV2_CTRL1_CORE4
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3114  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3115    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3116  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3117    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3118  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3119    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3120  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3121    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3122  #define ETH_17_GETHMACV2_STOP_SEC_VAR_CLEARED_QM_CORE4_UNSPECIFIED
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3123  #elif defined ETH_17_GETHMACV2_CTRL1_CORE5
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3124  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3125    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3126  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3127    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3128  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3129    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3130  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3131    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3132  #define ETH_17_GETHMACV2_STOP_SEC_VAR_CLEARED_QM_CORE5_UNSPECIFIED
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3133  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3134  /* MISRA2012_RULE_20_1_JUSTIFICATION: Memmap header usage as per Autosar
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3135     guideline. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3136  /* MISRA2012_RULE_4_10_JUSTIFICATION: Memmap header is repeatedly included
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3137     without safegaurd. It complies to Autosar guidelines.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3138  #include "Eth_17_GEthMacV2_MemMap.h"
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3139  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3140  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3141  #if defined ETH_17_GETHMACV2_CTRL1_CORE0
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3142  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3143    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3144  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3145    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3146  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3147    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3148  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3149    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3150  #define ETH_17_GETHMACV2_TXBUFFER_START_SEC_VAR_CLEARED_QM_CORE0_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3151  #elif defined ETH_17_GETHMACV2_CTRL1_CORE1
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3152  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3153    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3154  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3155    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3156  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3157    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3158  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3159    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3160  #define ETH_17_GETHMACV2_TXBUFFER_START_SEC_VAR_CLEARED_QM_CORE1_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3161  #elif defined ETH_17_GETHMACV2_CTRL1_CORE2
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3162  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3163    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3164  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3165    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3166  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3167    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3168  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3169    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3170  #define ETH_17_GETHMACV2_TXBUFFER_START_SEC_VAR_CLEARED_QM_CORE2_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3171  #elif defined ETH_17_GETHMACV2_CTRL1_CORE3
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3172  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3173    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3174  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3175    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3176  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3177    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3178  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3179    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3180  #define ETH_17_GETHMACV2_TXBUFFER_START_SEC_VAR_CLEARED_QM_CORE3_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3181  #elif defined ETH_17_GETHMACV2_CTRL1_CORE4
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3182  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3183    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3184  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3185    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3186  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3187    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3188  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3189    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3190  #define ETH_17_GETHMACV2_TXBUFFER_START_SEC_VAR_CLEARED_QM_CORE4_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3191  #elif defined ETH_17_GETHMACV2_CTRL1_CORE5
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3192  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3193    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3194  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3195    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3196  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3197    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3198  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3199    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3200  #define ETH_17_GETHMACV2_TXBUFFER_START_SEC_VAR_CLEARED_QM_CORE5_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3201  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3202  /* MISRA2012_RULE_20_1_JUSTIFICATION: Memmap header usage as per Autosar
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3203     guideline. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3204  /* MISRA2012_RULE_4_10_JUSTIFICATION: Memmap header is repeatedly included
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3205     without safegaurd. It complies to Autosar guidelines.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3206  #include "Eth_17_GEthMacV2_MemMap.h"
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3207  /* Global variable to store Tx buffer status for controller 1 */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3208  /* [cover parentID={05EE3492-395F-4f56-8504-C3AEA6A2E9F3}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3209  [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3210  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3211  #if (ETH_17_GETHMACV2_FIFO0_CTRL1_TXBUF_COUNT != 0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3212  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3213  characters due to MIP added as per AUTOSAR requirement. Since compiler
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3214  supports more than 32 characters, no side effects seen. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3215  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3216  characters due to MIP added as per AUTOSAR requirement. Since compiler
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3217  supports more than 32 characters, no side effects seen. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3218  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3219  characters due to MIP added as per AUTOSAR requirement. Since compiler
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3220  supports more than 32 characters, no side effects seen. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3221  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3222  characters due to MIP added as per AUTOSAR requirement. Since compiler
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3223  supports more than 32 characters, no side effects seen. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3224  static volatile uint8 Eth_17_GEthMacV2_TxBufFifo0Ctrl1\ 
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3225                                    [ETH_17_GETHMACV2_FIFO0_CTRL1_TXBUF_SIZE];
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3226  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3227  #endif /* (ETH_17_GETHMACV2_FIFO0_CTRL1_TXBUF_COUNT != 0U) */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3228  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3229  #if (ETH_17_GETHMACV2_FIFO1_CTRL1_TXBUF_COUNT != 0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3230  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3231  characters due to MIP added as per AUTOSAR requirement. Since compiler
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3232  supports more than 32 characters, no side effects seen. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3233  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3234  characters due to MIP added as per AUTOSAR requirement. Since compiler
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3235  supports more than 32 characters, no side effects seen. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3236  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3237  characters due to MIP added as per AUTOSAR requirement. Since compiler
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3238  supports more than 32 characters, no side effects seen. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3239  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3240  characters due to MIP added as per AUTOSAR requirement. Since compiler
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3241  supports more than 32 characters, no side effects seen. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3242  static volatile uint8 Eth_17_GEthMacV2_TxBufFifo1Ctrl1\ 
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3243                                    [ETH_17_GETHMACV2_FIFO1_CTRL1_TXBUF_SIZE];
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3244  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3245  #endif /* (ETH_17_GETHMACV2_FIFO1_CTRL1_TXBUF_COUNT != 0U) */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3246  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3247  #if (ETH_17_GETHMACV2_FIFO2_CTRL1_TXBUF_COUNT != 0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3248  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3249  characters due to MIP added as per AUTOSAR requirement. Since compiler
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3250  supports more than 32 characters, no side effects seen. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3251  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3252  characters due to MIP added as per AUTOSAR requirement. Since compiler
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3253  supports more than 32 characters, no side effects seen. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3254  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3255  characters due to MIP added as per AUTOSAR requirement. Since compiler
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3256  supports more than 32 characters, no side effects seen. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3257  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3258  characters due to MIP added as per AUTOSAR requirement. Since compiler
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3259  supports more than 32 characters, no side effects seen. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3260  static volatile uint8 Eth_17_GEthMacV2_TxBufFifo2Ctrl1\ 
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3261                                    [ETH_17_GETHMACV2_FIFO2_CTRL1_TXBUF_SIZE];
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3262  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3263  #endif /* (ETH_17_GETHMACV2_FIFO2_CTRL1_TXBUF_COUNT != 0U) */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3264  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3265  #if (ETH_17_GETHMACV2_FIFO3_CTRL1_TXBUF_COUNT != 0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3266  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3267  characters due to MIP added as per AUTOSAR requirement. Since compiler
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3268  supports more than 32 characters, no side effects seen. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3269  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3270  characters due to MIP added as per AUTOSAR requirement. Since compiler
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3271  supports more than 32 characters, no side effects seen. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3272  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3273  characters due to MIP added as per AUTOSAR requirement. Since compiler
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3274  supports more than 32 characters, no side effects seen. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3275  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3276  characters due to MIP added as per AUTOSAR requirement. Since compiler
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3277  supports more than 32 characters, no side effects seen. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3278  static volatile uint8 Eth_17_GEthMacV2_TxBufFifo3Ctrl1\ 
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3279                                    [ETH_17_GETHMACV2_FIFO3_CTRL1_TXBUF_SIZE];
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3280  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3281  #endif /* (ETH_17_GETHMACV2_FIFO3_CTRL1_TXBUF_COUNT != 0U) */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3282  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3283  #if defined ETH_17_GETHMACV2_CTRL1_CORE0
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3284  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3285    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3286  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3287    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3288  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3289    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3290  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3291    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3292  #define ETH_17_GETHMACV2_TXBUFFER_STOP_SEC_VAR_CLEARED_QM_CORE0_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3293  #elif defined ETH_17_GETHMACV2_CTRL1_CORE1
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3294  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3295    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3296  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3297    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3298  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3299    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3300  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3301    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3302  #define ETH_17_GETHMACV2_TXBUFFER_STOP_SEC_VAR_CLEARED_QM_CORE1_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3303  #elif defined ETH_17_GETHMACV2_CTRL1_CORE2
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3304  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3305    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3306  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3307    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3308  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3309    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3310  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3311    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3312  #define ETH_17_GETHMACV2_TXBUFFER_STOP_SEC_VAR_CLEARED_QM_CORE2_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3313  #elif defined ETH_17_GETHMACV2_CTRL1_CORE3
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3314  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3315    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3316  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3317    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3318  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3319    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3320  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3321    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3322  #define ETH_17_GETHMACV2_TXBUFFER_STOP_SEC_VAR_CLEARED_QM_CORE3_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3323  #elif defined ETH_17_GETHMACV2_CTRL1_CORE4
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3324  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3325    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3326  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3327    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3328  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3329    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3330  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3331    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3332  #define ETH_17_GETHMACV2_TXBUFFER_STOP_SEC_VAR_CLEARED_QM_CORE4_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3333  #elif defined ETH_17_GETHMACV2_CTRL1_CORE5
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3334  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3335    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3336  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3337    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3338  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3339    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3340  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3341    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3342  #define ETH_17_GETHMACV2_TXBUFFER_STOP_SEC_VAR_CLEARED_QM_CORE5_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3343  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3344  /* MISRA2012_RULE_20_1_JUSTIFICATION: Memmap header usage as per Autosar
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3345     guideline. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3346  /* MISRA2012_RULE_4_10_JUSTIFICATION: Memmap header is repeatedly included
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3347     without safegaurd. It complies to Autosar guidelines.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3348  #include "Eth_17_GEthMacV2_MemMap.h"
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3349  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3350  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3351  #if defined ETH_17_GETHMACV2_CTRL1_CORE0
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3352  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3353    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3354  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3355    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3356  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3357    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3358  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3359    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3360  #define ETH_17_GETHMACV2_TXDESC_START_SEC_VAR_CLEARED_QM_CORE0_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3361  #elif defined ETH_17_GETHMACV2_CTRL1_CORE1
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3362  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3363    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3364  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3365    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3366  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3367    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3368  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3369    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3370  #define ETH_17_GETHMACV2_TXDESC_START_SEC_VAR_CLEARED_QM_CORE1_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3371  #elif defined ETH_17_GETHMACV2_CTRL1_CORE2
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3372  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3373    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3374  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3375    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3376  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3377    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3378  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3379    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3380  #define ETH_17_GETHMACV2_TXDESC_START_SEC_VAR_CLEARED_QM_CORE2_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3381  #elif defined ETH_17_GETHMACV2_CTRL1_CORE3
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3382  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3383    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3384  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3385    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3386  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3387    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3388  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3389    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3390  #define ETH_17_GETHMACV2_TXDESC_START_SEC_VAR_CLEARED_QM_CORE3_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3391  #elif defined ETH_17_GETHMACV2_CTRL1_CORE4
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3392  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3393    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3394  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3395    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3396  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3397    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3398  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3399    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3400  #define ETH_17_GETHMACV2_TXDESC_START_SEC_VAR_CLEARED_QM_CORE4_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3401  #elif defined ETH_17_GETHMACV2_CTRL1_CORE5
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3402  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3403    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3404  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3405    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3406  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3407    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3408  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3409    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3410  #define ETH_17_GETHMACV2_TXDESC_START_SEC_VAR_CLEARED_QM_CORE5_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3411  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3412  /* MISRA2012_RULE_20_1_JUSTIFICATION: Memmap header usage as per Autosar
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3413     guideline. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3414  /* MISRA2012_RULE_4_10_JUSTIFICATION: Memmap header is repeatedly included
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3415     without safegaurd. It complies to Autosar guidelines.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3416  #include "Eth_17_GEthMacV2_MemMap.h"
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3417  /* Global variable to store Tx buffer status for controller 1 */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3418  /*[cover parentID={E5A73625-895E-4f51-9B32-0C04C416FD96}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3419  [/cover]*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3420  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3421  #if (ETH_17_GETHMACV2_FIFO0_CTRL1_TXBUF_COUNT != 0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3422  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3423  characters due to MIP added as per AUTOSAR requirement. Since compiler
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3424  supports more than 32 characters, no side effects seen. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3425  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3426  characters due to MIP added as per AUTOSAR requirement. Since compiler
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3427  supports more than 32 characters, no side effects seen. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3428  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3429  characters due to MIP added as per AUTOSAR requirement. Since compiler
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3430  supports more than 32 characters, no side effects seen. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3431  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3432  characters due to MIP added as per AUTOSAR requirement. Since compiler
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3433  supports more than 32 characters, no side effects seen. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3434  static Eth_17_GEthMacV2_DmaTxDescType Eth_17_GEthMacV2_DmaTxDescFifo0Ctrl1\ 
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3435                                    [ETH_17_GETHMACV2_FIFO0_CTRL1_TXBUF_COUNT];
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3436  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3437  #endif /* (ETH_17_GETHMACV2_FIFO0_CTRL1_TXBUF_COUNT != 0U) */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3438  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3439  #if (ETH_17_GETHMACV2_FIFO1_CTRL1_TXBUF_COUNT != 0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3440  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3441  characters due to MIP added as per AUTOSAR requirement. Since compiler
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3442  supports more than 32 characters, no side effects seen. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3443  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3444  characters due to MIP added as per AUTOSAR requirement. Since compiler
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3445  supports more than 32 characters, no side effects seen. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3446  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3447  characters due to MIP added as per AUTOSAR requirement. Since compiler
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3448  supports more than 32 characters, no side effects seen. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3449  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3450  characters due to MIP added as per AUTOSAR requirement. Since compiler
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3451  supports more than 32 characters, no side effects seen. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3452  static Eth_17_GEthMacV2_DmaTxDescType Eth_17_GEthMacV2_DmaTxDescFifo1Ctrl1\ 
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3453                                    [ETH_17_GETHMACV2_FIFO1_CTRL1_TXBUF_COUNT];
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3454  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3455  #endif /* (ETH_17_GETHMACV2_FIFO1_CTRL1_TXBUF_COUNT != 0U) */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3456  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3457  #if (ETH_17_GETHMACV2_FIFO2_CTRL1_TXBUF_COUNT != 0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3458  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3459  characters due to MIP added as per AUTOSAR requirement. Since compiler
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3460  supports more than 32 characters, no side effects seen. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3461  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3462  characters due to MIP added as per AUTOSAR requirement. Since compiler
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3463  supports more than 32 characters, no side effects seen. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3464  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3465  characters due to MIP added as per AUTOSAR requirement. Since compiler
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3466  supports more than 32 characters, no side effects seen. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3467  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3468  characters due to MIP added as per AUTOSAR requirement. Since compiler
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3469  supports more than 32 characters, no side effects seen. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3470  static Eth_17_GEthMacV2_DmaTxDescType Eth_17_GEthMacV2_DmaTxDescFifo2Ctrl1\ 
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3471                                    [ETH_17_GETHMACV2_FIFO2_CTRL1_TXBUF_COUNT];
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3472  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3473  #endif /* (ETH_17_GETHMACV2_FIFO2_CTRL1_TXBUF_COUNT != 0U) */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3474  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3475  #if (ETH_17_GETHMACV2_FIFO3_CTRL1_TXBUF_COUNT != 0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3476  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3477  characters due to MIP added as per AUTOSAR requirement. Since compiler
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3478  supports more than 32 characters, no side effects seen. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3479  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3480  characters due to MIP added as per AUTOSAR requirement. Since compiler
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3481  supports more than 32 characters, no side effects seen. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3482  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3483  characters due to MIP added as per AUTOSAR requirement. Since compiler
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3484  supports more than 32 characters, no side effects seen. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3485  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3486  characters due to MIP added as per AUTOSAR requirement. Since compiler
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3487  supports more than 32 characters, no side effects seen. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3488  static Eth_17_GEthMacV2_DmaTxDescType Eth_17_GEthMacV2_DmaTxDescFifo3Ctrl1\ 
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3489                                    [ETH_17_GETHMACV2_FIFO3_CTRL1_TXBUF_COUNT];
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3490  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3491  #endif /* (ETH_17_GETHMACV2_FIFO3_CTRL1_TXBUF_COUNT != 0U) */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3492  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3493  #if defined ETH_17_GETHMACV2_CTRL1_CORE0
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3494  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3495    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3496  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3497    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3498  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3499    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3500  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3501    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3502  #define ETH_17_GETHMACV2_TXDESC_STOP_SEC_VAR_CLEARED_QM_CORE0_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3503  #elif defined ETH_17_GETHMACV2_CTRL1_CORE1
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3504  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3505    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3506  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3507    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3508  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3509    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3510  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3511    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3512  #define ETH_17_GETHMACV2_TXDESC_STOP_SEC_VAR_CLEARED_QM_CORE1_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3513  #elif defined ETH_17_GETHMACV2_CTRL1_CORE2
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3514  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3515    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3516  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3517    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3518  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3519    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3520  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3521    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3522  #define ETH_17_GETHMACV2_TXDESC_STOP_SEC_VAR_CLEARED_QM_CORE2_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3523  #elif defined ETH_17_GETHMACV2_CTRL1_CORE3
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3524  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3525    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3526  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3527    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3528  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3529    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3530  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3531    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3532  #define ETH_17_GETHMACV2_TXDESC_STOP_SEC_VAR_CLEARED_QM_CORE3_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3533  #elif defined ETH_17_GETHMACV2_CTRL1_CORE4
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3534  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3535    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3536  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3537    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3538  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3539    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3540  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3541    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3542  #define ETH_17_GETHMACV2_TXDESC_STOP_SEC_VAR_CLEARED_QM_CORE4_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3543  #elif defined ETH_17_GETHMACV2_CTRL1_CORE5
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3544  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3545    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3546  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3547    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3548  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3549    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3550  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3551    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3552  #define ETH_17_GETHMACV2_TXDESC_STOP_SEC_VAR_CLEARED_QM_CORE5_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3553  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3554  /* MISRA2012_RULE_20_1_JUSTIFICATION: Memmap header usage as per Autosar
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3555     guideline. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3556  /* MISRA2012_RULE_4_10_JUSTIFICATION: Memmap header is repeatedly included
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3557     without safegaurd. It complies to Autosar guidelines.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3558  #include "Eth_17_GEthMacV2_MemMap.h"
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3559  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3560  #if defined ETH_17_GETHMACV2_CTRL1_CORE0
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3561  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3562    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3563  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3564    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3565  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3566    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3567  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3568    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3569  #define ETH_17_GETHMACV2_START_SEC_VAR_CLEARED_QM_CORE0_16
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3570  #elif defined ETH_17_GETHMACV2_CTRL1_CORE1
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3571  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3572    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3573  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3574    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3575  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3576    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3577  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3578    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3579  #define ETH_17_GETHMACV2_START_SEC_VAR_CLEARED_QM_CORE1_16
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3580  #elif defined ETH_17_GETHMACV2_CTRL1_CORE2
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3581  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3582    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3583  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3584    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3585  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3586    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3587  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3588    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3589  #define ETH_17_GETHMACV2_START_SEC_VAR_CLEARED_QM_CORE2_16
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3590  #elif defined ETH_17_GETHMACV2_CTRL1_CORE3
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3591  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3592    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3593  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3594    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3595  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3596    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3597  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3598    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3599  #define ETH_17_GETHMACV2_START_SEC_VAR_CLEARED_QM_CORE3_16
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3600  #elif defined ETH_17_GETHMACV2_CTRL1_CORE4
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3601  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3602    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3603  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3604    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3605  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3606    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3607  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3608    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3609  #define ETH_17_GETHMACV2_START_SEC_VAR_CLEARED_QM_CORE4_16
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3610  #elif defined ETH_17_GETHMACV2_CTRL1_CORE5
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3611  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3612    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3613  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3614    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3615  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3616    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3617  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3618    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3619  #define ETH_17_GETHMACV2_START_SEC_VAR_CLEARED_QM_CORE5_16
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3620  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3621  /* MISRA2012_RULE_20_1_JUSTIFICATION: Memmap header usage as per Autosar
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3622     guideline. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3623  /* MISRA2012_RULE_4_10_JUSTIFICATION: Memmap header is repeatedly included
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3624     without safegaurd. It complies to Autosar guidelines.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3625  #include "Eth_17_GEthMacV2_MemMap.h"
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3626  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3627  #if (ETH_17_GETHMACV2_FIFO0_CTRL1_TXBUF_COUNT != 0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3628  /* Queue for transmit buffer indices for ctrl-1 FIFO-0 */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3629  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3630  characters due to MIP added as per AUTOSAR requirement. Since compiler
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3631  supports more than 32 characters, no side effects seen. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3632  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3633  characters due to MIP added as per AUTOSAR requirement. Since compiler
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3634  supports more than 32 characters, no side effects seen. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3635  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3636  characters due to MIP added as per AUTOSAR requirement. Since compiler
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3637  supports more than 32 characters, no side effects seen. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3638  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3639  characters due to MIP added as per AUTOSAR requirement. Since compiler
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3640  supports more than 32 characters, no side effects seen. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3641  static uint16 Eth_17_GEthMacV2_TxQBufFifo0Ctrl1\ 
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3642                                    [ETH_17_GETHMACV2_FIFO0_CTRL1_TXBUF_COUNT];
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3643  #endif /* (ETH_17_GETHMACV2_FIFO0_CTRL1_TXBUF_COUNT != 0U) */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3644  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3645  #if (ETH_17_GETHMACV2_FIFO1_CTRL1_TXBUF_COUNT != 0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3646  /* Queue for transmit buffer indices for ctrl-1 FIFO-1 */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3647    /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3648    characters due to MIP added as per AUTOSAR requirement. Since compiler
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3649    supports more than 32 characters, no side effects seen. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3650    /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3651    characters due to MIP added as per AUTOSAR requirement. Since compiler
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3652    supports more than 32 characters, no side effects seen. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3653    /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3654    characters due to MIP added as per AUTOSAR requirement. Since compiler
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3655    supports more than 32 characters, no side effects seen. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3656    /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3657    characters due to MIP added as per AUTOSAR requirement. Since compiler
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3658    supports more than 32 characters, no side effects seen. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3659  static uint16 Eth_17_GEthMacV2_TxQBufFifo1Ctrl1\ 
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3660                                    [ETH_17_GETHMACV2_FIFO1_CTRL1_TXBUF_COUNT];
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3661  #endif /* (ETH_17_GETHMACV2_FIFO1_CTRL1_TXBUF_COUNT != 0U) */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3662  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3663  #if (ETH_17_GETHMACV2_FIFO2_CTRL1_TXBUF_COUNT != 0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3664  /* Queue for transmit buffer indices for ctrl-1 FIFO-2 */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3665  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3666  characters due to MIP added as per AUTOSAR requirement. Since compiler
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3667  supports more than 32 characters, no side effects seen. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3668  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3669  characters due to MIP added as per AUTOSAR requirement. Since compiler
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3670  supports more than 32 characters, no side effects seen. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3671  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3672  characters due to MIP added as per AUTOSAR requirement. Since compiler
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3673  supports more than 32 characters, no side effects seen. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3674  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3675  characters due to MIP added as per AUTOSAR requirement. Since compiler
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3676  supports more than 32 characters, no side effects seen. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3677  static uint16 Eth_17_GEthMacV2_TxQBufFifo2Ctrl1\ 
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3678                                    [ETH_17_GETHMACV2_FIFO2_CTRL1_TXBUF_COUNT];
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3679  #endif  /* (ETH_17_GETHMACV2_FIFO2_CTRL1_TXBUF_COUNT != 0U) */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3680  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3681  #if (ETH_17_GETHMACV2_FIFO3_CTRL1_TXBUF_COUNT != 0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3682  /* Queue for transmit buffer indices for ctrl-1 FIFO-3 */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3683  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3684  characters due to MIP added as per AUTOSAR requirement. Since compiler
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3685  supports more than 32 characters, no side effects seen. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3686  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3687  characters due to MIP added as per AUTOSAR requirement. Since compiler
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3688  supports more than 32 characters, no side effects seen. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3689  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3690  characters due to MIP added as per AUTOSAR requirement. Since compiler
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3691  supports more than 32 characters, no side effects seen. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3692  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3693  characters due to MIP added as per AUTOSAR requirement. Since compiler
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3694  supports more than 32 characters, no side effects seen. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3695  static uint16 Eth_17_GEthMacV2_TxQBufFifo3Ctrl1\ 
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3696                                    [ETH_17_GETHMACV2_FIFO3_CTRL1_TXBUF_COUNT];
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3697  #endif /* (ETH_17_GETHMACV2_FIFO3_CTRL1_TXBUF_COUNT != 0U) */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3698  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3699  /* Structure to hold the run-time data of Tx channels for ctrl 1 */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3700  #if (ETH_17_GETHMACV2_CTRL1_TXFIFO_CFGD != 0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3701  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3702  characters due to MIP added as per AUTOSAR requirement. Since compiler
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3703  supports more than 32 characters, no side effects seen. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3704  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3705  characters due to MIP added as per AUTOSAR requirement. Since compiler
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3706  supports more than 32 characters, no side effects seen. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3707  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3708  characters due to MIP added as per AUTOSAR requirement. Since compiler
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3709  supports more than 32 characters, no side effects seen. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3710  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3711  characters due to MIP added as per AUTOSAR requirement. Since compiler
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3712  supports more than 32 characters, no side effects seen. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3713  static Eth_17_GEthMacV2_RunTmTxChnlDataType\ 
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3714        Eth_17_GEthMacV2_TxChnlDataCtrl1[ETH_17_GETHMACV2_CTRL1_TXFIFO_CFGD];
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3715  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3716  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3717  #if defined ETH_17_GETHMACV2_CTRL1_CORE0
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3718  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3719    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3720  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3721    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3722  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3723    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3724  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3725    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3726  #define ETH_17_GETHMACV2_STOP_SEC_VAR_CLEARED_QM_CORE0_16
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3727  #elif defined ETH_17_GETHMACV2_CTRL1_CORE1
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3728  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3729    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3730  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3731    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3732  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3733    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3734  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3735    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3736  #define ETH_17_GETHMACV2_STOP_SEC_VAR_CLEARED_QM_CORE1_16
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3737  #elif defined ETH_17_GETHMACV2_CTRL1_CORE2
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3738  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3739    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3740  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3741    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3742  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3743    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3744  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3745    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3746  #define ETH_17_GETHMACV2_STOP_SEC_VAR_CLEARED_QM_CORE2_16
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3747  #elif defined ETH_17_GETHMACV2_CTRL1_CORE3
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3748  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3749    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3750  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3751    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3752  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3753    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3754  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3755    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3756  #define ETH_17_GETHMACV2_STOP_SEC_VAR_CLEARED_QM_CORE3_16
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3757  #elif defined ETH_17_GETHMACV2_CTRL1_CORE4
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3758  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3759    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3760  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3761    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3762  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3763    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3764  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3765    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3766  #define ETH_17_GETHMACV2_STOP_SEC_VAR_CLEARED_QM_CORE4_16
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3767  #elif defined ETH_17_GETHMACV2_CTRL1_CORE5
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3768  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3769    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3770  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3771    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3772  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3773    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3774  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3775    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3776  #define ETH_17_GETHMACV2_STOP_SEC_VAR_CLEARED_QM_CORE5_16
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3777  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3778  /* MISRA2012_RULE_20_1_JUSTIFICATION: Memmap header usage as per Autosar
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3779     guideline. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3780  /* MISRA2012_RULE_4_10_JUSTIFICATION: Memmap header is repeatedly included
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3781     without safegaurd. It complies to Autosar guidelines.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3782  #include "Eth_17_GEthMacV2_MemMap.h"
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3783  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3784  #if defined ETH_17_GETHMACV2_CTRL1_CORE0
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3785  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3786    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3787  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3788    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3789  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3790    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3791  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3792    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3793  #define ETH_17_GETHMACV2_START_SEC_VAR_INIT_QM_CORE0_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3794  #elif defined ETH_17_GETHMACV2_CTRL1_CORE1
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3795  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3796    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3797  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3798    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3799  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3800    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3801  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3802    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3803  #define ETH_17_GETHMACV2_START_SEC_VAR_INIT_QM_CORE1_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3804  #elif defined ETH_17_GETHMACV2_CTRL1_CORE2
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3805  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3806    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3807  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3808    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3809  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3810    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3811  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3812    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3813  #define ETH_17_GETHMACV2_START_SEC_VAR_INIT_QM_CORE2_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3814  #elif defined ETH_17_GETHMACV2_CTRL1_CORE3
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3815  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3816    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3817  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3818    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3819  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3820    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3821  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3822    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3823  #define ETH_17_GETHMACV2_START_SEC_VAR_INIT_QM_CORE3_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3824  #elif defined ETH_17_GETHMACV2_CTRL1_CORE4
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3825  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3826    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3827  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3828    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3829  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3830    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3831  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3832    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3833  #define ETH_17_GETHMACV2_START_SEC_VAR_INIT_QM_CORE4_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3834  #elif defined ETH_17_GETHMACV2_CTRL1_CORE5
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3835  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3836    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3837  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3838    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3839  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3840    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3841  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3842    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3843  #define ETH_17_GETHMACV2_START_SEC_VAR_INIT_QM_CORE5_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3844  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3845  /* MISRA2012_RULE_20_1_JUSTIFICATION: Memmap header usage as per Autosar
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3846     guideline. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3847  /* MISRA2012_RULE_4_10_JUSTIFICATION: Memmap header is repeatedly included
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3848     without safegaurd. It complies to Autosar guidelines.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3849  #include "Eth_17_GEthMacV2_MemMap.h"
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3850  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3851  static Eth_17_GEthMacV2_TxBuffTableType *Eth_17_GEthMacV2_TxBufTblCtrl1Ptr
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3852                                    [ETH_17_GETHMACV2_MAXCHLS_SUPPORTED] =
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3853  {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3854  #if (ETH_17_GETHMACV2_FIFO0_CTRL1_TXBUF_COUNT != 0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3855    Eth_17_GEthMacV2_TxBufTblFifo0Ctrl1,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3856  #else
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3857    NULL_PTR,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3858  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3859  #if (ETH_17_GETHMACV2_FIFO1_CTRL1_TXBUF_COUNT != 0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3860    Eth_17_GEthMacV2_TxBufTblFifo1Ctrl1,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3861  #else
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3862    NULL_PTR,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3863  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3864  #if (ETH_17_GETHMACV2_FIFO2_CTRL1_TXBUF_COUNT != 0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3865    Eth_17_GEthMacV2_TxBufTblFifo2Ctrl1,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3866  #else
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3867    NULL_PTR,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3868  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3869  #if (ETH_17_GETHMACV2_FIFO3_CTRL1_TXBUF_COUNT != 0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3870    Eth_17_GEthMacV2_TxBufTblFifo3Ctrl1
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3871  #else
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3872    NULL_PTR
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3873  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3874  };
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3875  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3876  /* Global variable to store Tx Descriptor status for controller 1 */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3877  static Eth_17_GEthMacV2_DmaTxDescType *Eth_17_GEthMacV2_DmaTxDescCtrl1Ptr
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3878                                    [ETH_17_GETHMACV2_MAXCHLS_SUPPORTED] =
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3879  {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3880  #if (ETH_17_GETHMACV2_FIFO0_CTRL1_TXBUF_COUNT != 0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3881    Eth_17_GEthMacV2_DmaTxDescFifo0Ctrl1,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3882  #else
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3883    NULL_PTR,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3884  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3885  #if (ETH_17_GETHMACV2_FIFO1_CTRL1_TXBUF_COUNT != 0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3886    Eth_17_GEthMacV2_DmaTxDescFifo1Ctrl1,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3887  #else
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3888    NULL_PTR,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3889  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3890  #if (ETH_17_GETHMACV2_FIFO2_CTRL1_TXBUF_COUNT != 0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3891    Eth_17_GEthMacV2_DmaTxDescFifo2Ctrl1,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3892  #else
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3893    NULL_PTR,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3894  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3895  #if (ETH_17_GETHMACV2_FIFO3_CTRL1_TXBUF_COUNT != 0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3896    Eth_17_GEthMacV2_DmaTxDescFifo3Ctrl1
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3897  #else
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3898    NULL_PTR
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3899  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3900  };
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3901  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3902  /* Transmit buffer for controller 1 */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3903  static volatile uint8 *Eth_17_GEthMacV2_TxBufCtrl1Ptr
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3904                                    [ETH_17_GETHMACV2_MAXCHLS_SUPPORTED]=
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3905  {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3906  #if (ETH_17_GETHMACV2_FIFO0_CTRL1_TXBUF_COUNT != 0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3907    Eth_17_GEthMacV2_TxBufFifo0Ctrl1,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3908  #else
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3909    NULL_PTR,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3910  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3911  #if (ETH_17_GETHMACV2_FIFO1_CTRL1_TXBUF_COUNT != 0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3912    Eth_17_GEthMacV2_TxBufFifo1Ctrl1,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3913  #else
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3914    NULL_PTR,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3915  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3916  #if (ETH_17_GETHMACV2_FIFO2_CTRL1_TXBUF_COUNT != 0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3917    Eth_17_GEthMacV2_TxBufFifo2Ctrl1,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3918  #else
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3919    NULL_PTR,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3920  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3921  #if (ETH_17_GETHMACV2_FIFO3_CTRL1_TXBUF_COUNT != 0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3922    Eth_17_GEthMacV2_TxBufFifo3Ctrl1
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3923  #else
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3924    NULL_PTR
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3925  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3926  };
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3927  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3928  /* Mapping of Tx DMA index to buffer index for ctrl-1 */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3929  static Eth_17_GEthMacV2_TxDescBufMapStType *Eth_17_GEthMacV2_TxMapStCtrl1Ptr
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3930                                    [ETH_17_GETHMACV2_MAXCHLS_SUPPORTED]=
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3931  {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3932  #if (ETH_17_GETHMACV2_FIFO0_CTRL1_TXBUF_COUNT != 0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3933    Eth_17_GEthMacV2_TxMapStFifo0Ctrl1,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3934  #else
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3935    NULL_PTR,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3936  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3937  #if (ETH_17_GETHMACV2_FIFO1_CTRL1_TXBUF_COUNT != 0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3938    Eth_17_GEthMacV2_TxMapStFifo1Ctrl1,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3939  #else
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3940    NULL_PTR,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3941  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3942  #if (ETH_17_GETHMACV2_FIFO2_CTRL1_TXBUF_COUNT != 0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3943    Eth_17_GEthMacV2_TxMapStFifo2Ctrl1,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3944  #else
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3945    NULL_PTR,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3946  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3947  #if (ETH_17_GETHMACV2_FIFO3_CTRL1_TXBUF_COUNT != 0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3948    Eth_17_GEthMacV2_TxMapStFifo3Ctrl1
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3949  #else
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3950    NULL_PTR
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3951  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3952  };
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3953  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3954  static uint16 *Eth_17_GEthMacV2_TxQBufCtrl1Ptr
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3955                                    [ETH_17_GETHMACV2_MAXCHLS_SUPPORTED] =
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3956  {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3957    #if (ETH_17_GETHMACV2_FIFO0_CTRL1_TXBUF_COUNT != 0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3958    Eth_17_GEthMacV2_TxQBufFifo0Ctrl1,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3959    #else
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3960    NULL_PTR,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3961    #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3962    #if (ETH_17_GETHMACV2_FIFO1_CTRL1_TXBUF_COUNT != 0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3963    Eth_17_GEthMacV2_TxQBufFifo1Ctrl1,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3964    #else
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3965    NULL_PTR,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3966    #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3967    #if (ETH_17_GETHMACV2_FIFO2_CTRL1_TXBUF_COUNT != 0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3968    Eth_17_GEthMacV2_TxQBufFifo2Ctrl1,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3969    #else
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3970    NULL_PTR,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3971    #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3972    #if (ETH_17_GETHMACV2_FIFO3_CTRL1_TXBUF_COUNT != 0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3973    Eth_17_GEthMacV2_TxQBufFifo3Ctrl1
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3974    #else
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3975    NULL_PTR
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3976    #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3977  };
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3978  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3979  #if defined ETH_17_GETHMACV2_CTRL1_CORE0
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3980  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3981    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3982  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3983    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3984  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3985    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3986  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3987    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3988  #define ETH_17_GETHMACV2_STOP_SEC_VAR_INIT_QM_CORE0_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3989  #elif defined ETH_17_GETHMACV2_CTRL1_CORE1
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3990  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3991    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3992  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3993    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3994  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3995    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3996  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3997    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3998  #define ETH_17_GETHMACV2_STOP_SEC_VAR_INIT_QM_CORE1_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  3999  #elif defined ETH_17_GETHMACV2_CTRL1_CORE2
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4000  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4001    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4002  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4003    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4004  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4005    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4006  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4007    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4008  #define ETH_17_GETHMACV2_STOP_SEC_VAR_INIT_QM_CORE2_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4009  #elif defined ETH_17_GETHMACV2_CTRL1_CORE3
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4010  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4011    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4012  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4013    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4014  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4015    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4016  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4017    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4018  #define ETH_17_GETHMACV2_STOP_SEC_VAR_INIT_QM_CORE3_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4019  #elif defined ETH_17_GETHMACV2_CTRL1_CORE4
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4020  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4021    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4022  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4023    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4024  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4025    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4026  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4027    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4028  #define ETH_17_GETHMACV2_STOP_SEC_VAR_INIT_QM_CORE4_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4029  #elif defined ETH_17_GETHMACV2_CTRL1_CORE5
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4030  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4031    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4032  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4033    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4034  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4035    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4036  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4037    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4038  #define ETH_17_GETHMACV2_STOP_SEC_VAR_INIT_QM_CORE5_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4039  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4040  /* MISRA2012_RULE_20_1_JUSTIFICATION: Memmap header usage as per Autosar
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4041     guideline. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4042  /* MISRA2012_RULE_4_10_JUSTIFICATION: Memmap header is repeatedly included
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4043     without safegaurd. It complies to Autosar guidelines.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4044  #include "Eth_17_GEthMacV2_MemMap.h"
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4045  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4046  #if defined ETH_17_GETHMACV2_CTRL1_CORE0
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4047  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4048    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4049  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4050    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4051  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4052    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4053  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4054    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4055  #define ETH_17_GETHMACV2_START_SEC_VAR_CLEARED_QM_CORE0_UNSPECIFIED
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4056  #elif defined ETH_17_GETHMACV2_CTRL1_CORE1
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4057  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4058    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4059  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4060    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4061  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4062    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4063  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4064    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4065  #define ETH_17_GETHMACV2_START_SEC_VAR_CLEARED_QM_CORE1_UNSPECIFIED
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4066  #elif defined ETH_17_GETHMACV2_CTRL1_CORE2
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4067  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4068    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4069  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4070    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4071  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4072    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4073  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4074    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4075  #define ETH_17_GETHMACV2_START_SEC_VAR_CLEARED_QM_CORE2_UNSPECIFIED
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4076  #elif defined ETH_17_GETHMACV2_CTRL1_CORE3
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4077  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4078    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4079  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4080    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4081  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4082    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4083  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4084    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4085  #define ETH_17_GETHMACV2_START_SEC_VAR_CLEARED_QM_CORE3_UNSPECIFIED
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4086  #elif defined ETH_17_GETHMACV2_CTRL1_CORE4
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4087  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4088    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4089  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4090    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4091  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4092    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4093  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4094    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4095  #define ETH_17_GETHMACV2_START_SEC_VAR_CLEARED_QM_CORE4_UNSPECIFIED
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4096  #elif defined ETH_17_GETHMACV2_CTRL1_CORE5
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4097  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4098    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4099  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4100    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4101  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4102    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4103  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4104    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4105  #define ETH_17_GETHMACV2_START_SEC_VAR_CLEARED_QM_CORE5_UNSPECIFIED
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4106  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4107  /* MISRA2012_RULE_20_1_JUSTIFICATION: Memmap header usage as per Autosar
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4108     guideline. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4109  /* MISRA2012_RULE_4_10_JUSTIFICATION: Memmap header is repeatedly included
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4110     without safegaurd. It complies to Autosar guidelines.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4111  #include "Eth_17_GEthMacV2_MemMap.h"
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4112  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4113  #if (ETH_17_GETHMACV2_CTRL1_RXFIFO_CFGD != 0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4114  /* Structure to hold the run-time data of Rx channels for ctrl 1 */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4115  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4116  characters due to MIP added as per AUTOSAR requirement. Since compiler
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4117  supports more than 32 characters, no side effects seen. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4118  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4119  characters due to MIP added as per AUTOSAR requirement. Since compiler
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4120  supports more than 32 characters, no side effects seen. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4121  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4122  characters due to MIP added as per AUTOSAR requirement. Since compiler
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4123  supports more than 32 characters, no side effects seen. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4124  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4125  characters due to MIP added as per AUTOSAR requirement. Since compiler
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4126  supports more than 32 characters, no side effects seen. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4127  static Eth_17_GEthMacV2_RunTmRxChnlDataType\ 
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4128        Eth_17_GEthMacV2_RxChnlDataCtrl1[ETH_17_GETHMACV2_CTRL1_RXFIFO_CFGD];
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4129  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4130  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4131  #if defined ETH_17_GETHMACV2_CTRL1_CORE0
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4132  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4133    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4134  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4135    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4136  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4137    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4138  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4139    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4140  #define ETH_17_GETHMACV2_STOP_SEC_VAR_CLEARED_QM_CORE0_UNSPECIFIED
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4141  #elif defined ETH_17_GETHMACV2_CTRL1_CORE1
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4142  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4143    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4144  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4145    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4146  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4147    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4148  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4149    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4150  #define ETH_17_GETHMACV2_STOP_SEC_VAR_CLEARED_QM_CORE1_UNSPECIFIED
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4151  #elif defined ETH_17_GETHMACV2_CTRL1_CORE2
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4152  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4153    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4154  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4155    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4156  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4157    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4158  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4159    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4160  #define ETH_17_GETHMACV2_STOP_SEC_VAR_CLEARED_QM_CORE2_UNSPECIFIED
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4161  #elif defined ETH_17_GETHMACV2_CTRL1_CORE3
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4162  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4163    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4164  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4165    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4166  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4167    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4168  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4169    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4170  #define ETH_17_GETHMACV2_STOP_SEC_VAR_CLEARED_QM_CORE3_UNSPECIFIED
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4171  #elif defined ETH_17_GETHMACV2_CTRL1_CORE4
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4172  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4173    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4174  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4175    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4176  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4177    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4178  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4179    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4180  #define ETH_17_GETHMACV2_STOP_SEC_VAR_CLEARED_QM_CORE4_UNSPECIFIED
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4181  #elif defined ETH_17_GETHMACV2_CTRL1_CORE5
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4182  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4183    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4184  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4185    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4186  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4187    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4188  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4189    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4190  #define ETH_17_GETHMACV2_STOP_SEC_VAR_CLEARED_QM_CORE5_UNSPECIFIED
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4191  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4192  /* MISRA2012_RULE_20_1_JUSTIFICATION: Memmap header usage as per Autosar
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4193     guideline. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4194  /* MISRA2012_RULE_4_10_JUSTIFICATION: Memmap header is repeatedly included
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4195     without safegaurd. It complies to Autosar guidelines.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4196  #include "Eth_17_GEthMacV2_MemMap.h"
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4197  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4198  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4199  #if defined ETH_17_GETHMACV2_CTRL1_CORE0
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4200  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4201    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4202  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4203    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4204  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4205    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4206  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4207    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4208  #define ETH_17_GETHMACV2_RXBUFFER_START_SEC_VAR_CLEARED_QM_CORE0_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4209  #elif defined ETH_17_GETHMACV2_CTRL1_CORE1
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4210  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4211    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4212  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4213    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4214  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4215    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4216  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4217    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4218  #define ETH_17_GETHMACV2_RXBUFFER_START_SEC_VAR_CLEARED_QM_CORE1_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4219  #elif defined ETH_17_GETHMACV2_CTRL1_CORE2
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4220  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4221    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4222  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4223    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4224  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4225    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4226  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4227    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4228  #define ETH_17_GETHMACV2_RXBUFFER_START_SEC_VAR_CLEARED_QM_CORE2_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4229  #elif defined ETH_17_GETHMACV2_CTRL1_CORE3
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4230  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4231    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4232  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4233    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4234  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4235    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4236  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4237    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4238  #define ETH_17_GETHMACV2_RXBUFFER_START_SEC_VAR_CLEARED_QM_CORE3_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4239  #elif defined ETH_17_GETHMACV2_CTRL1_CORE4
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4240  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4241    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4242  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4243    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4244  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4245    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4246  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4247    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4248  #define ETH_17_GETHMACV2_RXBUFFER_START_SEC_VAR_CLEARED_QM_CORE4_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4249  #elif defined ETH_17_GETHMACV2_CTRL1_CORE5
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4250  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4251    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4252  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4253    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4254  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4255    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4256  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4257    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4258  #define ETH_17_GETHMACV2_RXBUFFER_START_SEC_VAR_CLEARED_QM_CORE5_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4259  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4260  /* MISRA2012_RULE_20_1_JUSTIFICATION: Memmap header usage as per Autosar
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4261     guideline. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4262  /* MISRA2012_RULE_4_10_JUSTIFICATION: Memmap header is repeatedly included
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4263     without safegaurd. It complies to Autosar guidelines.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4264  #include "Eth_17_GEthMacV2_MemMap.h"
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4265  /* Global variable to store Rx Descriptor status for controller 1 */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4266  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4267  #if (ETH_17_GETHMACV2_FIFO0_CTRL1_RXBUF_COUNT != 0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4268  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4269  characters due to MIP added as per AUTOSAR requirement. Since compiler
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4270  supports more than 32 characters, no side effects seen. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4271  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4272  characters due to MIP added as per AUTOSAR requirement. Since compiler
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4273  supports more than 32 characters, no side effects seen. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4274  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4275  characters due to MIP added as per AUTOSAR requirement. Since compiler
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4276  supports more than 32 characters, no side effects seen. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4277  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4278  characters due to MIP added as per AUTOSAR requirement. Since compiler
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4279  supports more than 32 characters, no side effects seen. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4280  static volatile uint8 Eth_17_GEthMacV2_RxBufFifo0Ctrl1\ 
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4281                                    [ETH_17_GETHMACV2_FIFO0_CTRL1_RXBUF_SIZE];
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4282  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4283  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4284  #if (ETH_17_GETHMACV2_FIFO1_CTRL1_RXBUF_COUNT != 0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4285  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4286  characters due to MIP added as per AUTOSAR requirement. Since compiler
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4287  supports more than 32 characters, no side effects seen. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4288  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4289  characters due to MIP added as per AUTOSAR requirement. Since compiler
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4290  supports more than 32 characters, no side effects seen. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4291  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4292  characters due to MIP added as per AUTOSAR requirement. Since compiler
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4293  supports more than 32 characters, no side effects seen. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4294  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4295  characters due to MIP added as per AUTOSAR requirement. Since compiler
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4296  supports more than 32 characters, no side effects seen. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4297  static volatile uint8 Eth_17_GEthMacV2_RxBufFifo1Ctrl1\ 
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4298                                    [ETH_17_GETHMACV2_FIFO1_CTRL1_RXBUF_SIZE];
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4299  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4300  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4301  #if (ETH_17_GETHMACV2_FIFO2_CTRL1_RXBUF_COUNT != 0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4302  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4303  characters due to MIP added as per AUTOSAR requirement. Since compiler
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4304  supports more than 32 characters, no side effects seen. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4305  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4306  characters due to MIP added as per AUTOSAR requirement. Since compiler
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4307  supports more than 32 characters, no side effects seen. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4308  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4309  characters due to MIP added as per AUTOSAR requirement. Since compiler
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4310  supports more than 32 characters, no side effects seen. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4311  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4312  characters due to MIP added as per AUTOSAR requirement. Since compiler
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4313  supports more than 32 characters, no side effects seen. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4314  static volatile uint8 Eth_17_GEthMacV2_RxBufFifo2Ctrl1\ 
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4315                                    [ETH_17_GETHMACV2_FIFO2_CTRL1_RXBUF_SIZE];
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4316  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4317  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4318  #if (ETH_17_GETHMACV2_FIFO3_CTRL1_RXBUF_COUNT != 0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4319  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4320  characters due to MIP added as per AUTOSAR requirement. Since compiler
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4321  supports more than 32 characters, no side effects seen. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4322  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4323  characters due to MIP added as per AUTOSAR requirement. Since compiler
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4324  supports more than 32 characters, no side effects seen. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4325  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4326  characters due to MIP added as per AUTOSAR requirement. Since compiler
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4327  supports more than 32 characters, no side effects seen. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4328  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4329  characters due to MIP added as per AUTOSAR requirement. Since compiler
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4330  supports more than 32 characters, no side effects seen. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4331  static volatile uint8 Eth_17_GEthMacV2_RxBufFifo3Ctrl1\ 
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4332                                    [ETH_17_GETHMACV2_FIFO3_CTRL1_RXBUF_SIZE];
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4333  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4334  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4335  #if defined ETH_17_GETHMACV2_CTRL1_CORE0
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4336  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4337    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4338  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4339    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4340  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4341    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4342  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4343    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4344  #define ETH_17_GETHMACV2_RXBUFFER_STOP_SEC_VAR_CLEARED_QM_CORE0_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4345  #elif defined ETH_17_GETHMACV2_CTRL1_CORE1
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4346  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4347    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4348  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4349    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4350  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4351    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4352  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4353    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4354  #define ETH_17_GETHMACV2_RXBUFFER_STOP_SEC_VAR_CLEARED_QM_CORE1_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4355  #elif defined ETH_17_GETHMACV2_CTRL1_CORE2
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4356  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4357    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4358  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4359    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4360  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4361    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4362  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4363    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4364  #define ETH_17_GETHMACV2_RXBUFFER_STOP_SEC_VAR_CLEARED_QM_CORE2_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4365  #elif defined ETH_17_GETHMACV2_CTRL1_CORE3
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4366  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4367    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4368  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4369    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4370  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4371    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4372  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4373    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4374  #define ETH_17_GETHMACV2_RXBUFFER_STOP_SEC_VAR_CLEARED_QM_CORE3_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4375  #elif defined ETH_17_GETHMACV2_CTRL1_CORE4
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4376  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4377    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4378  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4379    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4380  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4381    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4382  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4383    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4384  #define ETH_17_GETHMACV2_RXBUFFER_STOP_SEC_VAR_CLEARED_QM_CORE4_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4385  #elif defined ETH_17_GETHMACV2_CTRL1_CORE5
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4386  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4387    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4388  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4389    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4390  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4391    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4392  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4393    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4394  #define ETH_17_GETHMACV2_RXBUFFER_STOP_SEC_VAR_CLEARED_QM_CORE5_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4395  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4396  /* MISRA2012_RULE_20_1_JUSTIFICATION: Memmap header usage as per Autosar
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4397     guideline. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4398  /* MISRA2012_RULE_4_10_JUSTIFICATION: Memmap header is repeatedly included
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4399     without safegaurd. It complies to Autosar guidelines.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4400  #include "Eth_17_GEthMacV2_MemMap.h"
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4401  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4402  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4403  #if defined ETH_17_GETHMACV2_CTRL1_CORE0
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4404  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4405    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4406  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4407    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4408  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4409    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4410  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4411    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4412  #define ETH_17_GETHMACV2_RXDESC_START_SEC_VAR_CLEARED_QM_CORE0_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4413  #elif defined ETH_17_GETHMACV2_CTRL1_CORE1
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4414  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4415    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4416  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4417    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4418  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4419    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4420  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4421    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4422  #define ETH_17_GETHMACV2_RXDESC_START_SEC_VAR_CLEARED_QM_CORE1_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4423  #elif defined ETH_17_GETHMACV2_CTRL1_CORE2
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4424  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4425    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4426  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4427    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4428  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4429    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4430  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4431    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4432  #define ETH_17_GETHMACV2_RXDESC_START_SEC_VAR_CLEARED_QM_CORE2_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4433  #elif defined ETH_17_GETHMACV2_CTRL1_CORE3
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4434  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4435    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4436  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4437    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4438  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4439    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4440  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4441    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4442  #define ETH_17_GETHMACV2_RXDESC_START_SEC_VAR_CLEARED_QM_CORE3_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4443  #elif defined ETH_17_GETHMACV2_CTRL1_CORE4
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4444  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4445    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4446  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4447    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4448  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4449    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4450  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4451    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4452  #define ETH_17_GETHMACV2_RXDESC_START_SEC_VAR_CLEARED_QM_CORE4_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4453  #elif defined ETH_17_GETHMACV2_CTRL1_CORE5
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4454  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4455    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4456  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4457    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4458  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4459    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4460  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4461    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4462  #define ETH_17_GETHMACV2_RXDESC_START_SEC_VAR_CLEARED_QM_CORE5_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4463  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4464  /* MISRA2012_RULE_20_1_JUSTIFICATION: Memmap header usage as per Autosar
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4465     guideline. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4466  /* MISRA2012_RULE_4_10_JUSTIFICATION: Memmap header is repeatedly included
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4467     without safegaurd. It complies to Autosar guidelines.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4468  #include "Eth_17_GEthMacV2_MemMap.h"
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4469  /* Global variable to store Rx Descriptor status for controller 1 */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4470  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4471  #if (ETH_17_GETHMACV2_FIFO0_CTRL1_RXBUF_COUNT != 0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4472  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4473  characters due to MIP added as per AUTOSAR requirement. Since compiler
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4474  supports more than 32 characters, no side effects seen. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4475  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4476  characters due to MIP added as per AUTOSAR requirement. Since compiler
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4477  supports more than 32 characters, no side effects seen. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4478  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4479  characters due to MIP added as per AUTOSAR requirement. Since compiler
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4480  supports more than 32 characters, no side effects seen. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4481  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4482  characters due to MIP added as per AUTOSAR requirement. Since compiler
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4483  supports more than 32 characters, no side effects seen. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4484  static Eth_17_GEthMacV2_DmaRxDescType Eth_17_GEthMacV2_DmaRxDescFifo0Ctrl1\ 
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4485                                    [ETH_17_GETHMACV2_FIFO0_CTRL1_RXBUF_COUNT];
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4486  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4487  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4488  #if (ETH_17_GETHMACV2_FIFO1_CTRL1_RXBUF_COUNT != 0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4489  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4490  characters due to MIP added as per AUTOSAR requirement. Since compiler
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4491  supports more than 32 characters, no side effects seen. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4492  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4493  characters due to MIP added as per AUTOSAR requirement. Since compiler
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4494  supports more than 32 characters, no side effects seen. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4495  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4496  characters due to MIP added as per AUTOSAR requirement. Since compiler
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4497  supports more than 32 characters, no side effects seen. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4498  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4499  characters due to MIP added as per AUTOSAR requirement. Since compiler
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4500  supports more than 32 characters, no side effects seen. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4501  static Eth_17_GEthMacV2_DmaRxDescType Eth_17_GEthMacV2_DmaRxDescFifo1Ctrl1\ 
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4502                                    [ETH_17_GETHMACV2_FIFO1_CTRL1_RXBUF_COUNT];
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4503  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4504  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4505  #if (ETH_17_GETHMACV2_FIFO2_CTRL1_RXBUF_COUNT != 0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4506  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4507  characters due to MIP added as per AUTOSAR requirement. Since compiler
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4508  supports more than 32 characters, no side effects seen. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4509  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4510  characters due to MIP added as per AUTOSAR requirement. Since compiler
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4511  supports more than 32 characters, no side effects seen. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4512  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4513  characters due to MIP added as per AUTOSAR requirement. Since compiler
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4514  supports more than 32 characters, no side effects seen. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4515  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4516  characters due to MIP added as per AUTOSAR requirement. Since compiler
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4517  supports more than 32 characters, no side effects seen. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4518  static Eth_17_GEthMacV2_DmaRxDescType Eth_17_GEthMacV2_DmaRxDescFifo2Ctrl1\ 
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4519                                    [ETH_17_GETHMACV2_FIFO2_CTRL1_RXBUF_COUNT];
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4520  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4521  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4522  #if (ETH_17_GETHMACV2_FIFO3_CTRL1_RXBUF_COUNT != 0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4523  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4524  characters due to MIP added as per AUTOSAR requirement. Since compiler
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4525  supports more than 32 characters, no side effects seen. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4526  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4527  characters due to MIP added as per AUTOSAR requirement. Since compiler
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4528  supports more than 32 characters, no side effects seen. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4529  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4530  characters due to MIP added as per AUTOSAR requirement. Since compiler
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4531  supports more than 32 characters, no side effects seen. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4532  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4533  characters due to MIP added as per AUTOSAR requirement. Since compiler
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4534  supports more than 32 characters, no side effects seen. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4535  static Eth_17_GEthMacV2_DmaRxDescType Eth_17_GEthMacV2_DmaRxDescFifo3Ctrl1\ 
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4536                                    [ETH_17_GETHMACV2_FIFO3_CTRL1_RXBUF_COUNT];
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4537  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4538  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4539  #if defined ETH_17_GETHMACV2_CTRL1_CORE0
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4540  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4541    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4542  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4543    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4544  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4545    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4546  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4547    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4548  #define ETH_17_GETHMACV2_RXDESC_STOP_SEC_VAR_CLEARED_QM_CORE0_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4549  #elif defined ETH_17_GETHMACV2_CTRL1_CORE1
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4550  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4551    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4552  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4553    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4554  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4555    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4556  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4557    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4558  #define ETH_17_GETHMACV2_RXDESC_STOP_SEC_VAR_CLEARED_QM_CORE1_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4559  #elif defined ETH_17_GETHMACV2_CTRL1_CORE2
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4560  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4561    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4562  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4563    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4564  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4565    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4566  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4567    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4568  #define ETH_17_GETHMACV2_RXDESC_STOP_SEC_VAR_CLEARED_QM_CORE2_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4569  #elif defined ETH_17_GETHMACV2_CTRL1_CORE3
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4570  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4571    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4572  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4573    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4574  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4575    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4576  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4577    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4578  #define ETH_17_GETHMACV2_RXDESC_STOP_SEC_VAR_CLEARED_QM_CORE3_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4579  #elif defined ETH_17_GETHMACV2_CTRL1_CORE4
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4580  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4581    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4582  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4583    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4584  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4585    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4586  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4587    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4588  #define ETH_17_GETHMACV2_RXDESC_STOP_SEC_VAR_CLEARED_QM_CORE4_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4589  #elif defined ETH_17_GETHMACV2_CTRL1_CORE5
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4590  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4591    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4592  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4593    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4594  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4595    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4596  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4597    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4598  #define ETH_17_GETHMACV2_RXDESC_STOP_SEC_VAR_CLEARED_QM_CORE5_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4599  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4600  /* MISRA2012_RULE_20_1_JUSTIFICATION: Memmap header usage as per Autosar
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4601     guideline. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4602  /* MISRA2012_RULE_4_10_JUSTIFICATION: Memmap header is repeatedly included
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4603     without safegaurd. It complies to Autosar guidelines.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4604  #include "Eth_17_GEthMacV2_MemMap.h"
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4605  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4606  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4607  #if defined ETH_17_GETHMACV2_CTRL1_CORE0
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4608  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4609    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4610  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4611    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4612  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4613    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4614  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4615    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4616  #define ETH_17_GETHMACV2_START_SEC_VAR_INIT_QM_CORE0_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4617  #elif defined ETH_17_GETHMACV2_CTRL1_CORE1
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4618  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4619    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4620  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4621    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4622  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4623    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4624  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4625    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4626  #define ETH_17_GETHMACV2_START_SEC_VAR_INIT_QM_CORE1_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4627  #elif defined ETH_17_GETHMACV2_CTRL1_CORE2
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4628  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4629    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4630  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4631    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4632  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4633    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4634  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4635    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4636  #define ETH_17_GETHMACV2_START_SEC_VAR_INIT_QM_CORE2_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4637  #elif defined ETH_17_GETHMACV2_CTRL1_CORE3
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4638  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4639    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4640  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4641    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4642  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4643    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4644  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4645    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4646  #define ETH_17_GETHMACV2_START_SEC_VAR_INIT_QM_CORE3_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4647  #elif defined ETH_17_GETHMACV2_CTRL1_CORE4
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4648  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4649    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4650  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4651    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4652  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4653    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4654  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4655    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4656  #define ETH_17_GETHMACV2_START_SEC_VAR_INIT_QM_CORE4_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4657  #elif defined ETH_17_GETHMACV2_CTRL1_CORE5
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4658  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4659    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4660  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4661    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4662  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4663    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4664  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4665    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4666  #define ETH_17_GETHMACV2_START_SEC_VAR_INIT_QM_CORE5_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4667  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4668  /* MISRA2012_RULE_20_1_JUSTIFICATION: Memmap header usage as per Autosar
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4669     guideline. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4670  /* MISRA2012_RULE_4_10_JUSTIFICATION: Memmap header is repeatedly included
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4671     without safegaurd. It complies to Autosar guidelines.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4672  #include "Eth_17_GEthMacV2_MemMap.h"
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4673  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4674  /* [cover parentID={5737A944-6EC4-49b0-A840-0B70D1E81046}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4675  [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4676  static Eth_17_GEthMacV2_DmaRxDescType *Eth_17_GEthMacV2_DmaRxDescCtrl1Ptr
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4677                                    [ETH_17_GETHMACV2_MAXCHLS_SUPPORTED] =
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4678  {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4679  #if (ETH_17_GETHMACV2_FIFO0_CTRL1_RXBUF_COUNT != 0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4680    Eth_17_GEthMacV2_DmaRxDescFifo0Ctrl1,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4681  #else
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4682    NULL_PTR,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4683  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4684  #if (ETH_17_GETHMACV2_FIFO1_CTRL1_RXBUF_COUNT != 0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4685    Eth_17_GEthMacV2_DmaRxDescFifo1Ctrl1,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4686  #else
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4687    NULL_PTR,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4688  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4689  #if (ETH_17_GETHMACV2_FIFO2_CTRL1_RXBUF_COUNT != 0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4690    Eth_17_GEthMacV2_DmaRxDescFifo2Ctrl1,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4691  #else
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4692    NULL_PTR,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4693  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4694  #if (ETH_17_GETHMACV2_FIFO3_CTRL1_RXBUF_COUNT != 0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4695    Eth_17_GEthMacV2_DmaRxDescFifo3Ctrl1
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4696  #else
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4697    NULL_PTR
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4698  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4699  };
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4700  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4701  /* [cover parentID={C7DF8D34-8E0E-41a2-81ED-E5A96407E974}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4702  [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4703  /* Receive buffer for controller 1 */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4704  static volatile uint8 *Eth_17_GEthMacV2_RxBufCtrl1Ptr
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4705                                    [ETH_17_GETHMACV2_MAXCHLS_SUPPORTED] =
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4706  {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4707  #if (ETH_17_GETHMACV2_FIFO0_CTRL1_RXBUF_COUNT != 0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4708    Eth_17_GEthMacV2_RxBufFifo0Ctrl1,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4709  #else
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4710    NULL_PTR,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4711  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4712  #if (ETH_17_GETHMACV2_FIFO1_CTRL1_RXBUF_COUNT != 0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4713    Eth_17_GEthMacV2_RxBufFifo1Ctrl1,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4714  #else
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4715    NULL_PTR,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4716  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4717  #if (ETH_17_GETHMACV2_FIFO2_CTRL1_RXBUF_COUNT != 0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4718    Eth_17_GEthMacV2_RxBufFifo2Ctrl1,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4719  #else
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4720    NULL_PTR,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4721  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4722  #if (ETH_17_GETHMACV2_FIFO3_CTRL1_RXBUF_COUNT != 0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4723    Eth_17_GEthMacV2_RxBufFifo3Ctrl1
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4724  #else
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4725    NULL_PTR
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4726  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4727  };
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4728  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4729  #if defined ETH_17_GETHMACV2_CTRL1_CORE0
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4730  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4731    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4732  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4733    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4734  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4735    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4736  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4737    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4738  #define ETH_17_GETHMACV2_STOP_SEC_VAR_INIT_QM_CORE0_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4739  #elif defined ETH_17_GETHMACV2_CTRL1_CORE1
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4740  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4741    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4742  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4743    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4744  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4745    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4746  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4747    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4748  #define ETH_17_GETHMACV2_STOP_SEC_VAR_INIT_QM_CORE1_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4749  #elif defined ETH_17_GETHMACV2_CTRL1_CORE2
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4750  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4751    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4752  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4753    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4754  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4755    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4756  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4757    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4758  #define ETH_17_GETHMACV2_STOP_SEC_VAR_INIT_QM_CORE2_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4759  #elif defined ETH_17_GETHMACV2_CTRL1_CORE3
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4760  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4761    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4762  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4763    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4764  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4765    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4766  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4767    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4768  #define ETH_17_GETHMACV2_STOP_SEC_VAR_INIT_QM_CORE3_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4769  #elif defined ETH_17_GETHMACV2_CTRL1_CORE4
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4770  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4771    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4772  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4773    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4774  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4775    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4776  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4777    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4778  #define ETH_17_GETHMACV2_STOP_SEC_VAR_INIT_QM_CORE4_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4779  #elif defined ETH_17_GETHMACV2_CTRL1_CORE5
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4780  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4781    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4782  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4783    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4784  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4785    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4786  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4787    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4788  #define ETH_17_GETHMACV2_STOP_SEC_VAR_INIT_QM_CORE5_32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4789  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4790  /* MISRA2012_RULE_20_1_JUSTIFICATION: Memmap header usage as per Autosar
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4791     guideline. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4792  /* MISRA2012_RULE_4_10_JUSTIFICATION: Memmap header is repeatedly included
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4793     without safegaurd. It complies to Autosar guidelines.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4794  #include "Eth_17_GEthMacV2_MemMap.h"
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4795  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4796  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4797  #if defined ETH_17_GETHMACV2_CTRL1_CORE0
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4798  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4799    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4800  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4801    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4802  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4803    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4804  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4805    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4806  #define ETH_17_GETHMACV2_START_SEC_VAR_INIT_QM_CORE0_UNSPECIFIED
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4807  #elif defined ETH_17_GETHMACV2_CTRL1_CORE1
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4808  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4809    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4810  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4811    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4812  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4813    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4814  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4815    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4816  #define ETH_17_GETHMACV2_START_SEC_VAR_INIT_QM_CORE1_UNSPECIFIED
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4817  #elif defined ETH_17_GETHMACV2_CTRL1_CORE2
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4818  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4819    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4820  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4821    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4822  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4823    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4824  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4825    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4826  #define ETH_17_GETHMACV2_START_SEC_VAR_INIT_QM_CORE2_UNSPECIFIED
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4827  #elif defined ETH_17_GETHMACV2_CTRL1_CORE3
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4828  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4829    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4830  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4831    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4832  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4833    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4834  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4835    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4836  #define ETH_17_GETHMACV2_START_SEC_VAR_INIT_QM_CORE3_UNSPECIFIED
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4837  #elif defined ETH_17_GETHMACV2_CTRL1_CORE4
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4838  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4839    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4840  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4841    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4842  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4843    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4844  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4845    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4846  #define ETH_17_GETHMACV2_START_SEC_VAR_INIT_QM_CORE4_UNSPECIFIED
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4847  #elif defined ETH_17_GETHMACV2_CTRL1_CORE5
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4848  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4849    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4850  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4851    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4852  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4853    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4854  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4855    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4856  #define ETH_17_GETHMACV2_START_SEC_VAR_INIT_QM_CORE5_UNSPECIFIED
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4857  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4858  /* MISRA2012_RULE_20_1_JUSTIFICATION: Memmap header usage as per Autosar
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4859     guideline. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4860  /* MISRA2012_RULE_4_10_JUSTIFICATION: Memmap header is repeatedly included
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4861     without safegaurd. It complies to Autosar guidelines.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4862  #include "Eth_17_GEthMacV2_MemMap.h"
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4863  /* Variable to store starting address of Buffertable, Tx/Rx descriptors and
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4864     Tx/Rx Buffers. (Controller1) */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4865  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4866  static Eth_17_GEthMacV2_BuffDescType Eth_17_GEthMacV2_BuffDescCtrl1 =
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4867  {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4868    Eth_17_GEthMacV2_TxBufTblCtrl1Ptr,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4869    Eth_17_GEthMacV2_DmaTxDescCtrl1Ptr,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4870    Eth_17_GEthMacV2_DmaRxDescCtrl1Ptr,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4871  #if (ETH_17_GETHMACV2_CTRL1_TXFIFO_CFGD != 0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4872    Eth_17_GEthMacV2_TxChnlDataCtrl1,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4873  #else
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4874    NULL_PTR,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4875  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4876  #if (ETH_17_GETHMACV2_CTRL1_RXFIFO_CFGD != 0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4877    Eth_17_GEthMacV2_RxChnlDataCtrl1,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4878  #else
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4879    NULL_PTR,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4880  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4881    Eth_17_GEthMacV2_TxMapStCtrl1Ptr,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4882    Eth_17_GEthMacV2_TxQBufCtrl1Ptr,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4883    Eth_17_GEthMacV2_RxBufCtrl1Ptr,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4884    Eth_17_GEthMacV2_TxBufCtrl1Ptr
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4885  };
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4886  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4887  #if defined ETH_17_GETHMACV2_CTRL1_CORE0
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4888  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4889    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4890  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4891    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4892  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4893    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4894  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4895    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4896  #define ETH_17_GETHMACV2_STOP_SEC_VAR_INIT_QM_CORE0_UNSPECIFIED
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4897  #elif defined ETH_17_GETHMACV2_CTRL1_CORE1
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4898  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4899    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4900  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4901    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4902  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4903    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4904  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4905    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4906  #define ETH_17_GETHMACV2_STOP_SEC_VAR_INIT_QM_CORE1_UNSPECIFIED
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4907  #elif defined ETH_17_GETHMACV2_CTRL1_CORE2
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4908  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4909    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4910  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4911    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4912  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4913    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4914  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4915    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4916  #define ETH_17_GETHMACV2_STOP_SEC_VAR_INIT_QM_CORE2_UNSPECIFIED
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4917  #elif defined ETH_17_GETHMACV2_CTRL1_CORE3
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4918  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4919    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4920  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4921    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4922  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4923    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4924  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4925    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4926  #define ETH_17_GETHMACV2_STOP_SEC_VAR_INIT_QM_CORE3_UNSPECIFIED
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4927  #elif defined ETH_17_GETHMACV2_CTRL1_CORE4
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4928  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4929    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4930  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4931    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4932  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4933    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4934  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4935    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4936  #define ETH_17_GETHMACV2_STOP_SEC_VAR_INIT_QM_CORE4_UNSPECIFIED
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4937  #elif defined ETH_17_GETHMACV2_CTRL1_CORE5
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4938  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4939    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4940  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4941    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4942  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4943    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4944  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4945    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4946  #define ETH_17_GETHMACV2_STOP_SEC_VAR_INIT_QM_CORE5_UNSPECIFIED
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4947  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4948  /* MISRA2012_RULE_20_1_JUSTIFICATION: Memmap header usage as per Autosar
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4949     guideline. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4950  /* MISRA2012_RULE_4_10_JUSTIFICATION: Memmap header is repeatedly included
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4951     without safegaurd. It complies to Autosar guidelines.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4952  #include "Eth_17_GEthMacV2_MemMap.h"
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4953  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4954  #endif /* ETH_17_GETHMACV2_CTRL1_CONFIGURED */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4955  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4956  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4957    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4958  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4959    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4960  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4961    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4962  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4963    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4964  #define ETH_17_GETHMACV2_START_SEC_VAR_CLEARED_QM_GLOBAL_UNSPECIFIED
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4965  /* MISRA2012_RULE_20_1_JUSTIFICATION: Memmap header usage as per Autosar
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4966     guideline. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4967  /* MISRA2012_RULE_4_10_JUSTIFICATION: Memmap header is repeatedly included
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4968     without safegaurd. It complies to Autosar guidelines.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4969  #include "Eth_17_GEthMacV2_MemMap.h"
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4970  /* Array contains pointers to core initialization status */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4971  static const Eth_17_GEthMacV2_ConfigType* Eth_17_GEthMacV2_ConfigPtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4972  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4973    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4974  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4975    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4976  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4977    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4978  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4979    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4980  #define ETH_17_GETHMACV2_STOP_SEC_VAR_CLEARED_QM_GLOBAL_UNSPECIFIED
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4981  /* MISRA2012_RULE_20_1_JUSTIFICATION: Memmap header usage as per Autosar
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4982     guideline. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4983  /* MISRA2012_RULE_4_10_JUSTIFICATION: Memmap header is repeatedly included
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4984     without safegaurd. It complies to Autosar guidelines.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4985  #include "Eth_17_GEthMacV2_MemMap.h"
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4986  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4987    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4988  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4989    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4990  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4991    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4992  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4993    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4994  #define ETH_17_GETHMACV2_START_SEC_CONST_QM_GLOBAL_UNSPECIFIED
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4995  /* MISRA2012_RULE_20_1_JUSTIFICATION: Memmap header usage as per Autosar
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4996     guideline. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4997  /* MISRA2012_RULE_4_10_JUSTIFICATION: Memmap header is repeatedly included
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4998     without safegaurd. It complies to Autosar guidelines.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  4999  #include "Eth_17_GEthMacV2_MemMap.h"
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5000  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5001  static uint32* const Eth_17_GEthMacV2_CoreInitStatusPtr
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5002                                    [ETH_17_GETHMACV2_MAX_CORES] =
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5003  {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5004    #if (ETH_17_GETHMACV2_MAX_CTRL_CORE0 != 0xFFU)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5005    #if (ETH_17_GETHMACV2_MAX_CTRL_CORE0 != 0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5006    &Eth_17_GEthMacV2_InitStCore0,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5007    #else
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5008    NULL_PTR,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5009    #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5010    #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5011    #if (ETH_17_GETHMACV2_MAX_CTRL_CORE1 != 0xFFU)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5012    #if (ETH_17_GETHMACV2_MAX_CTRL_CORE1 != 0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5013    &Eth_17_GEthMacV2_InitStCore1,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5014    #else
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5015    NULL_PTR,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5016    #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5017    #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5018    #if (ETH_17_GETHMACV2_MAX_CTRL_CORE2 != 0xFFU)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5019    #if (ETH_17_GETHMACV2_MAX_CTRL_CORE2 != 0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5020    &Eth_17_GEthMacV2_InitStCore2,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5021    #else
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5022    NULL_PTR,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5023    #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5024    #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5025    #if (ETH_17_GETHMACV2_MAX_CTRL_CORE3 != 0xFFU)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5026    #if (ETH_17_GETHMACV2_MAX_CTRL_CORE3 != 0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5027    &Eth_17_GEthMacV2_InitStCore3,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5028    #else
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5029    NULL_PTR,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5030    #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5031    #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5032    #if (ETH_17_GETHMACV2_MAX_CTRL_CORE4 != 0xFFU)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5033    #if (ETH_17_GETHMACV2_MAX_CTRL_CORE4 != 0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5034    &Eth_17_GEthMacV2_InitStCore4,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5035    #else
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5036    NULL_PTR,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5037    #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5038    #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5039    #if (ETH_17_GETHMACV2_MAX_CTRL_CORE5 != 0xFFU)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5040    #if (ETH_17_GETHMACV2_MAX_CTRL_CORE5 != 0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5041    &Eth_17_GEthMacV2_InitStCore5,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5042    #else
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5043    NULL_PTR,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5044    #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5045    #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5046  };
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5047  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5048  /* Array contains pointers to Controller status of the core */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5049  static Eth_17_GEthMacV2_CtrlStatusType* const
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5050                    Eth_17_GEthMacV2_CtrlStatusPtr[ETH_17_GETHMACV2_MAX_CORES]=
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5051  {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5052    #if (ETH_17_GETHMACV2_MAX_CTRL_CORE0 != 0xFFU)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5053    #if (ETH_17_GETHMACV2_MAX_CTRL_CORE0 != 0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5054    Eth_17_GEthMacV2_CtrlStCore0,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5055    #else
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5056    NULL_PTR,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5057    #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5058    #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5059    #if (ETH_17_GETHMACV2_MAX_CTRL_CORE1 != 0xFFU)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5060    #if (ETH_17_GETHMACV2_MAX_CTRL_CORE1 != 0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5061    Eth_17_GEthMacV2_CtrlStCore1,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5062    #else
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5063    NULL_PTR,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5064    #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5065    #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5066    #if (ETH_17_GETHMACV2_MAX_CTRL_CORE2 != 0xFFU)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5067    #if (ETH_17_GETHMACV2_MAX_CTRL_CORE2 != 0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5068    Eth_17_GEthMacV2_CtrlStCore2,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5069    #else
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5070    NULL_PTR,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5071    #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5072    #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5073    #if (ETH_17_GETHMACV2_MAX_CTRL_CORE3 != 0xFFU)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5074    #if (ETH_17_GETHMACV2_MAX_CTRL_CORE3 != 0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5075    Eth_17_GEthMacV2_CtrlStCore3,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5076    #else
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5077    NULL_PTR,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5078    #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5079    #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5080    #if (ETH_17_GETHMACV2_MAX_CTRL_CORE4 != 0xFFU)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5081    #if (ETH_17_GETHMACV2_MAX_CTRL_CORE4 != 0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5082    Eth_17_GEthMacV2_CtrlStCore4,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5083    #else
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5084    NULL_PTR,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5085    #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5086    #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5087    #if (ETH_17_GETHMACV2_MAX_CTRL_CORE5 != 0xFFU)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5088    #if (ETH_17_GETHMACV2_MAX_CTRL_CORE5 != 0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5089    Eth_17_GEthMacV2_CtrlStCore5,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5090    #else
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5091    NULL_PTR,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5092    #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5093    #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5094  };
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5095  /* Stores the base address of the ethernet controllers */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5096  static Ifx_GETH* const Eth_17_GEthMacV2_CtrlBaseAddrPtr
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5097                                    [ETH_17_GETHMACV2_MAX_CONTROLLERS] =
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5098  {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5099    &MODULE_GETH,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5100    #if (ETH_17_GETHMACV2_MAX_CONTROLLERS > 1U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5101    &MODULE_GETH1
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5102    #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5103  };
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5104  /* Array contains pointers to controller buffers/descriptors */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5105  /* MISRA2012_RULE_8_9_JUSTIFICATION: Eth_17_GEthMacV2_BuffDescAddrPtr is
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5106    initialized(copy table) with the value generated from the configuration.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5107    Later the global status variable is initialized with this value in init
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5108    function, Hence the variable cannot be defined in the local scope. No side
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5109    effects foreseen by violating this MISRA rule */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5110  static Eth_17_GEthMacV2_BuffDescType * const\ 
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5111          Eth_17_GEthMacV2_BuffDescAddrPtr[ETH_17_GETHMACV2_MAX_CONTROLLERS] =
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5112  {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5113  #ifdef ETH_17_GETHMACV2_CTRL0_CONFIGURED
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5114    &Eth_17_GEthMacV2_BuffDescCtrl0,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5115  #else
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5116    NULL_PTR,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5117  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5118  #if (ETH_17_GETHMACV2_MAX_CONTROLLERS > 1U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5119  #ifdef ETH_17_GETHMACV2_CTRL1_CONFIGURED
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5120    &Eth_17_GEthMacV2_BuffDescCtrl1
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5121  #else
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5122    NULL_PTR
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5123  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5124  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5125  };
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5126  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5127  /*Array to hold the base of the HIGH and low registers for Dual controllers*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5128  static volatile Ifx_GETH_MAC_ADDRESS_HIGH* const
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5129            Eth_17_GEthMacV2_HighBaseAddrPtr[ETH_17_GETHMACV2_MAX_CONTROLLERS]=
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5130  {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5131  #ifdef ETH_17_GETHMACV2_CTRL0_CONFIGURED
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5132  /*Base Address for MAC address register 1- High and Low for GETH*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5133  &(GETH_MAC_ADDRESS1_HIGH),
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5134  #else
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5135    NULL_PTR,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5136  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5137  #if (ETH_17_GETHMACV2_MAX_CONTROLLERS > 1U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5138  #ifdef ETH_17_GETHMACV2_CTRL1_CONFIGURED
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5139  /*Base Address for MAC address register 1- High and Low for GETH*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5140  &(GETH1_MAC_ADDRESS1_HIGH)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5141  #else
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5142  NULL_PTR
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5143  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5144  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5145  /* MISRA2012_RULE_19_2_JUSTIFICATION:Union used for register type definition.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5146     No side effects foreseen by violating this MISRA rule*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5147  };
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5148  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5149  /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5150    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5151  /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5152    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5153  /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5154    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5155  /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32 chars.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5156    in generated code due to Autosar Naming constraints.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5157  #define ETH_17_GETHMACV2_STOP_SEC_CONST_QM_GLOBAL_UNSPECIFIED
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5158  /* MISRA2012_RULE_20_1_JUSTIFICATION: Memmap header usage as per Autosar
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5159     guideline. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5160  /* MISRA2012_RULE_4_10_JUSTIFICATION: Memmap header is repeatedly included
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5161     without safegaurd. It complies to Autosar guidelines.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5162  #include "Eth_17_GEthMacV2_MemMap.h"
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5163  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5164  /*******************************************************************************
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5165  **                      Private Constant Definitions                          **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5166  *******************************************************************************/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5167  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5168  /*******************************************************************************
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5169  **                      Private Function Declarations                         **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5170  *******************************************************************************/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5171  /* Memory Map of the Eth Code */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5172  #define ETH_17_GETHMACV2_START_SEC_CODE_QM_GLOBAL
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5173  /* MISRA2012_RULE_20_1_JUSTIFICATION: Memmap header usage as per Autosar
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5174     guideline. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5175  /* MISRA2012_RULE_4_10_JUSTIFICATION: Memmap header is repeatedly included
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5176     without safegaurd. It complies to Autosar guidelines. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5177  #include "Eth_17_GEthMacV2_MemMap.h"
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5178  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5179  static uint8 Eth_17_GEthMacV2_lDetCheckMode(const uint8 ServiceId,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5180              const Eth_17_GEthMacV2_CtrlStatusType* const EthCoreStatusPtr);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5181  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5182  #if(ETH_17_GETHMACV2_DEV_ERROR_DETECT == STD_ON)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5183  static uint8 Eth_17_GEthMacV2_lDetChkNoInit(const uint8 CtrlIdx,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5184                                              const uint8 ServiceId);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5185  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5186  static uint8 Eth_17_GEthMacV2_lInitDetCheck(
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5187                          const Eth_17_GEthMacV2_ConfigType * const DetConfigPtr,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5188                          const uint32 CoreId);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5189  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5190  static uint8 Eth_17_GEthMacV2_lDetChkCtrlIdxInvalid(const uint8 CtrlIdx,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5191                                                      const uint8 ServiceId);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5192  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5193  static uint8 Eth_17_GEthMacV2_lDetChkPointerInvalid(const void * const Ptr,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5194                                                      const uint8 ServiceId);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5195  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5196  static uint8 Eth_17_GEthMacV2_lDetChkNoInitStage1(const uint8 ServiceId);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5197  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5198  static uint8 Eth_17_GEthMacV2_lDetChkModeInvalid(const Eth_ModeType CtrlMode);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5199  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5200  LOCAL_INLINE uint8 Eth_17_GEthMacV2_lDetChkProvideTxBuffer(
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5201                                          const uint8 CtrlIdx,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5202                                          const uint8 Priority,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5203                                          const Eth_BufIdxType* const BufIdxPtr,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5204                                          uint8* const * const BufPtr,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5205                                          const uint16* const LenBytePtr);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5206  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5207  static uint8 Eth_17_GEthMacV2_lDetChkSetCtrlMode(const uint8 CtrlIdx,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5208                                                   const Eth_ModeType CtrlMode);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5209  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5210  #endif /*ETH_17_GETHMACV2_DEV_ERROR_DETECT == STD_ON*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5211  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5212  static void Eth_17_GEthMacV2_lDemtimeout(const boolean Timeout,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5213                                           const Dem_EventIdType EthDemAccess);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5214  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5215  static void Eth_17_GEthMacV2_lDemReportStatisticsCounterValues(void);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5216  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5217  static void Eth_17_GEthMacV2_lDemReportHalfDuplStatCountValues(
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5218               const Eth_17_GEthMacV2_CoreCtrlConfigType* const EthCtrlCfgPtr,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5219               Eth_17_GEthMacV2_CtrlStatusType * const EthLocalCoreStatusPtr);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5220  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5221  static void Eth_17_GEthMacV2_lUpdateEthStatisticsCounterValues(void);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5222  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5223  static void Eth_17_GEthMacV2_lDemReportAllErrorPass(const
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5224                 Eth_17_GEthMacV2_CoreCtrlConfigType* const EthCtrlCfgPtr);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5225  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5226  static void Eth_17_GEthMacV2_lInitGethController(const
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5227              Eth_17_GEthMacV2_CoreCtrlConfigType* const EthCtrlCfgPtr);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5228  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5229  static Std_ReturnType Eth_17_GEthMacV2_lResetGethCore(const
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5230                   Eth_17_GEthMacV2_CoreCtrlConfigType* const EthCtrlCfgPtr);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5231  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5232  static void Eth_17_GEthMacV2_lDisableGethInterrupt(const
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5233                Eth_17_GEthMacV2_CoreCtrlConfigType* const EthCtrlCfgPtr);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5234  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5235  static void Eth_17_GEthMacV2_lEnableGethInterrupt(const
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5236               Eth_17_GEthMacV2_CoreCtrlConfigType* const EthCtrlCfgPtr);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5237  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5238  static void Eth_17_GEthMacV2_lGethCoreInit(
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5239              const Eth_17_GEthMacV2_CoreCtrlConfigType* const EthCtrlCfgPtr);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5240  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5241  static void Eth_17_GEthMacV2_lInitGlobalVar(
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5242                    Eth_17_GEthMacV2_CtrlStatusType* const EthCoreStatusPtr);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5243  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5244  LOCAL_INLINE void Eth_17_GEthMacV2_lPhyIfModeSkewCfg(const
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5245                  Eth_17_GEthMacV2_CoreCtrlConfigType* const EthCtrlCfgPtr);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5246  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5247  static Std_ReturnType Eth_17_GEthMacV2_lResetDma(const uint8 CtrlIdx);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5248  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5249  static void Eth_17_GEthMacV2_lResetTxRxStatus(
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5250                const Eth_17_GEthMacV2_CoreCtrlConfigType* const EthCtrlCfgPtr);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5251  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5252  static void Eth_17_GEthMacV2_lMacCoreInit(
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5253                const Eth_17_GEthMacV2_CoreCtrlConfigType* const EthCtrlCfgPtr);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5254  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5255  static void Eth_17_GEthMacV2_lClearAllAddressFilters(const uint8 CtrlIdx);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5256  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5257  static void Eth_17_GEthMacV2_lMtlCoreInit(
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5258              const Eth_17_GEthMacV2_CoreCtrlConfigType* const EthCtrlCfgPtr);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5259  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5260  static void Eth_17_GEthMacV2_lDmaCoreInit(
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5261               const Eth_17_GEthMacV2_CoreCtrlConfigType* const EthCtrlCfgPtr);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5262  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5263  static void Eth_17_GEthMacV2_lDmaTxDescriptorInit(const
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5264                     Eth_17_GEthMacV2_CoreCtrlConfigType* const EthCtrlCfgPtr);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5265  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5266  static void Eth_17_GEthMacV2_lDmaRxDescriptorInit(const
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5267                     Eth_17_GEthMacV2_CoreCtrlConfigType* const EthCtrlCfgPtr);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5268  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5269  static void Eth_17_GEthMacV2_lStartTxRx(
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5270               const Eth_17_GEthMacV2_CoreCtrlConfigType* const EthCtrlCfgPtr);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5271  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5272  static Std_ReturnType Eth_17_GEthMacV2_lStopTxRx(
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5273               const Eth_17_GEthMacV2_CoreCtrlConfigType* const EthCtrlCfgPtr);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5274  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5275  static Std_ReturnType Eth_17_GEthMacV2_lTransmit(
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5276                     const uint8 CtrlIdx,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5277                     const Eth_BufIdxType BufIdx, const Eth_FrameType FrameType,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5278                     const boolean TxConfirmation, const uint16 LenByte,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5279                     const uint8* const PhysAddrPtr);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5280  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5281  static void Eth_17_GEthMacV2_lConfirmTxFrames (const uint8 CtrlIdx);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5282  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5283  #if (ETH_17_GETHMACV2_TX_IRQHDLR == STD_ON)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5284  static void Eth_17_GEthMacV2_lIntConfirmTxFrames(const uint8 CtrlIdx,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5285                                                   const uint8 Channel);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5286  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5287  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5288  static uint8 Eth_17_GEthMacV2_lReceiveFrames(const uint8 CtrlIdx,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5289                                               const uint8 FifoIdx);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5290  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5291  LOCAL_INLINE void Eth_17_GEthMacV2_lSetPhysAddr(const uint8 CtrlIdx,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5292                                                  const uint8* const MacAddrPtr);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5293  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5294  LOCAL_INLINE void Eth_17_GEthMacV2_lGetPhysAddr(const uint8 CtrlIdx,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5295                                                  uint8* const MacAddrPtr);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5296  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5297  LOCAL_INLINE boolean Eth_17_GEthMacV2_lIsBroadcastAddress(
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5298                                                  const uint8* const MacAddrPtr);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5299  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5300  LOCAL_INLINE uint16 Eth_17_GEthMacV2_lIncrTxBufIdx(const uint16 TxBufIdx,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5301                                                     const uint16 EthTxBufTotal);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5302  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5303  LOCAL_INLINE uint16 Eth_17_GEthMacV2_lIncrRxBufIdx(const uint16 RxBufIdx,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5304                                                     const uint16 EthRxBufTotal);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5305  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5306  static void Eth_17_GEthMacV2_lCheckForCtrlModeChange(const uint8 CtrlIdx,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5307                  Eth_17_GEthMacV2_CtrlStatusType * const EthLocalCoreStatusPtr);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5308  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5309  LOCAL_INLINE boolean Eth_17_GEthMacV2_lIsAllZeroAddress(
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5310                                              const uint8* const MacAddrPtr);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5311  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5312  static Std_ReturnType Eth_17_GEthMacV2_lAddToFilter(const uint8 CtrlIdx,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5313                                         const uint8* const MacAddrPtr);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5314  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5315  static Std_ReturnType Eth_17_GEthMacV2_lRemoveFromFilter(const uint8 CtrlIdx,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5316                                              const uint8* const MacAddrPtr);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5317  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5318  static uint16 Eth_17_GEthMacV2_lCheckFilterPresent(const uint8 CtrlIdx,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5319                                              const uint8* const MacAddrPtr);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5320  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5321  #if(ETH_17_GETHMACV2_GLOBALTIMESUPPORT == STD_ON)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5322  static Std_ReturnType Eth_17_GEthMacV2_lTimerInit(
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5323              const Eth_17_GEthMacV2_CoreCtrlConfigType* const EthCtrlCfgPtr);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5324  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5325  static boolean Eth_17_GEthMacV2_lTsAdRegTimeout(const uint8 CtrlIdx,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5326                                                  const uint32 WaitTicks);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5327  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5328  static boolean Eth_17_GEthMacV2_lTsInitTimeout(const uint8 CtrlIdx,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5329                                                 const uint32 WaitTicks);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5330  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5331  #endif /*end of ETH_17_GETHMACV2_GLOBALTIMESUPPORT */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5332  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5333  #if((ETH_17_GETHMACV2_GLOBALTIMESUPPORT == STD_ON) &&\ 
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5334      (ETH_17_GETHMACV2_DEV_ERROR_DETECT == STD_ON))
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5335  static uint8 Eth_17_GEthMacV2_lDetCheckBufIdx(const uint8 CtrlIdx,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5336                                                const uint8 ServiceId,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5337                                                const uint16 FifoIdxMap,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5338                                                const uint16 BufferIdx);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5339  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5340  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5341  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5342  #if ((ETH_17_GETHMACV2_IPV4_CHECKSUMOFFLOAD_ENABLE == STD_ON  ) || \ 
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5343       (ETH_17_GETHMACV2_TCP_CHECKSUMOFFLOAD_ENABLE  == STD_ON  ) || \ 
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5344       (ETH_17_GETHMACV2_UDP_CHECKSUMOFFLOAD_ENABLE  == STD_ON  ) || \ 
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5345       (ETH_17_GETHMACV2_ICMP_CHECKSUMOFFLOAD_ENABLE == STD_ON  ))
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5346  static void Eth_17_GEthMacV2_lCheckForICMPV4Frame(uint8 * const BufferAddrPtr,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5347                                                  const Eth_FrameType FrameType);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5348  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5349  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5350  static void Eth_17_GEthMacV2_lBkToBkRegWrInsrtDly(const uint32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5351                                                    EthDelayWaitTime);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5352  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5353  static boolean Eth_17_GEthMacV2_lIsNextFrameAvailable(const uint8 CtrlIdx,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5354                                                        const uint8 FifoIdx);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5355  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5356  static Eth_17_GEthMacV2_CtrlStatusType* Eth_17_GEthMacV2_lGetCtrlStatusPtr
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5357                                                          (const uint8 CtrlIdx);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5358  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5359  static Eth_17_GEthMacV2_CoreCtrlConfigType* Eth_17_GEthMacV2_lGetCtrlConfigPtr(
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5360                                                           const uint8 CtrlIdx);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5361  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5362  static void Eth_17_GEthMacV2_lCfgTxQueue(const
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5363                    Eth_17_GEthMacV2_CoreCtrlConfigType* const EthCtrlCfgPtr);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5364  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5365  static void Eth_17_GEthMacV2_lCfgRxQueue(const
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5366                    Eth_17_GEthMacV2_CoreCtrlConfigType* const EthCtrlCfgPtr);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5367  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5368  #if (ETH_17_GETHMACV2_SWT_MANAGEMENT_SUPPORT == STD_ON)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5369  LOCAL_INLINE Std_ReturnType Eth_17_GEthMacV2_lChkSwtRxFrmParam(
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5370              const uint16 RxActualLen, const uint16 RxModifiedLen,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5371              const uint8* const EthTypeAddrPtr, const uint8* const BufferPtr);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5372  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5373  static BufReq_ReturnType Eth_17_GEthMacV2_lSwtAdaptPrepFrame(
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5374                                               const uint8 CtrlIdx,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5375                                               const uint8 PrioMapIdx,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5376                                               Eth_BufIdxType* const BufIdxPtr,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5377                                               uint8** const BufPtr,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5378                                               uint16* const LenBytePtr);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5379  #endif /* (ETH_17_GETHMACV2_SWT_MANAGEMENT_SUPPORT == STD_ON) */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5380  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5381  static uint16 Eth_17_GEthMacV2_lReadQElem(const uint16* const QueuePtr,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5382        uint16* const QFrontPtr, uint16* const QRearPtr, const uint16 QueueSize);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5383  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5384  static void Eth_17_GEthMacV2_lAddQElem(const uint16 Element,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5385                                uint16* const QueuePtr, uint16 * const QFrontPtr,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5386                                uint16* const QRearPtr, const uint16 QueueSize);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5387  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5388  static boolean Eth_17_GEthMacV2_lQEmptySt(const uint16 QFront);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5389  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5390  static Std_ReturnType Eth_17_GEthMacV2_lTxQFlush(const
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5391                  Eth_17_GEthMacV2_CoreCtrlConfigType* const EthCtrlCfgPtr);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5392  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5393  /*******************************************************************************
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5394  **                      Global Function Definitions                           **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5395  *******************************************************************************/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5396  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5397  /*******************************************************************************
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5398  ** Traceability     : [cover parentID={F2D87119-724B-457f-A9D4-58E27B080C0C}] **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5399  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5400  ** Syntax           : void Eth_17_GEthMacV2_Init                              **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5401  **                       (const Eth_17_GEthMacV2_ConfigType* const CfgPtr)    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5402  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5403  ** Description      : The function initializes the Ethernet Driver and        **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5404  **                    store the access to the configuration                   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5405  **                    parameters for subsequent API calls.                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5406  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5407  ** [/cover]                                                                   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5408  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5409  ** Service ID       : 0x01                                                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5410  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5411  ** Sync/Async       : Synchronous                                             **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5412  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5413  ** Reentrancy       : Non Reentrant                                           **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5414  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5415  ** Parameters (in)  : CfgPtr - Pointer to the implementation specific         **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5416  **                              structure                                     **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5417  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5418  ** Parameters (out) : None                                                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5419  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5420  ** Return value     : None                                                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5421  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5422  *******************************************************************************/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5423  void Eth_17_GEthMacV2_Init(const Eth_17_GEthMacV2_ConfigType* const CfgPtr)
; Function Eth_17_GEthMacV2_Init
.L301:
Eth_17_GEthMacV2_Init:	.type	func
	mov.aa	a15,a4
.L1425:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5424  {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5425    uint32 RegVal;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5426    uint32 CoreId;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5427    const Eth_17_GEthMacV2_CoreConfigType *EthLocalCoreCfgPtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5428    const Eth_17_GEthMacV2_CoreCtrlConfigType *EthLocalCtrlCfgPtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5429    Eth_17_GEthMacV2_CtrlStatusType *EthLocalCoreStatusPtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5430    Ifx_GETH *EthCtrlAddPtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5431    Std_ReturnType RetValue;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5432    #if(ETH_17_GETHMACV2_DEV_ERROR_DETECT == STD_ON)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5433    uint8 DevError;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5434    #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5435    uint8 ControllerIdx;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5436  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5437    CoreId = Mcal_GetCpuIndex();
	call	Mcal_GetCpuIndex
.L1424:
	mov	d9,d2
.L1427:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5438    RetValue = E_OK;
	mov	d8,#0
.L1428:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5439  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5440    /* [cover parentID={672A41B8-74C5-4f40-BF63-15D813AE17CC}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5441    DET is Enabled
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5442    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5443    #if(ETH_17_GETHMACV2_DEV_ERROR_DETECT == STD_ON)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5444    DevError = Eth_17_GEthMacV2_lInitDetCheck(CfgPtr, CoreId);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5445  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5446    /* [cover parentID={1659F0E8-B09E-402b-B722-AB220495EA23}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5447    Is error detected?
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5448    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5449    if(DevError == ETH_17_GETHMACV2_E_DET_NO_ERR)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5450    #endif /* ETH_17_GETHMACV2_DEV_ERROR_DETECT == STD_ON */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5451    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5452      /* [cover parentID={E28655AF-5A14-4372-B2D6-0AC23F059811}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5453       Retrieve the core, controller configuration data and
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5454       controller status of the current core.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5455       Store Ethernet config set pointer for later use
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5456       [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5457      Eth_17_GEthMacV2_ConfigPtr = CfgPtr;
	movh.a	a2,#@his(Eth_17_GEthMacV2_ConfigPtr)
.L2285:
	st.a	[a2]@los(Eth_17_GEthMacV2_ConfigPtr),a15
.L2286:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5458  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5459      /* Get pointer to Core Configuration data */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5460      EthLocalCoreCfgPtr = Eth_17_GEthMacV2_ConfigPtr->EthCoreAdd[CoreId];
	addsc.a	a15,a15,d9,#2
.L1426:
	ld.a	a15,[a15]
.L1429:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5461  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5462      /* Get pointer to controller Configuration data */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5463      EthLocalCtrlCfgPtr = EthLocalCoreCfgPtr->EthCoreCtrlPtr;
	ld.a	a12,[a15]
.L1431:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5464  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5465      /* Get pointer to controller status of current core */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5466      EthLocalCoreStatusPtr = Eth_17_GEthMacV2_CtrlStatusPtr[CoreId];
	movh.a	a2,#@his(Eth_17_GEthMacV2_CtrlStatusPtr)
	lea	a2,[a2]@los(Eth_17_GEthMacV2_CtrlStatusPtr)
.L2287:
	addsc.a	a2,a2,d9,#2
	ld.a	a13,[a2]
.L1432:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5467  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5468      /* Core Init status is reset to UNINIT state */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5469      *(Eth_17_GEthMacV2_CoreInitStatusPtr[CoreId]) =
	movh.a	a2,#@his(Eth_17_GEthMacV2_CoreInitStatusPtr)
	lea	a2,[a2]@los(Eth_17_GEthMacV2_CoreInitStatusPtr)
.L2288:
	addsc.a	a2,a2,d9,#2
	ld.a	a2,[a2]
.L2289:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5470                                        (uint32)ETH_17_GETHMACV2_CORE_UNINIT;
	mov	d0,d8
.L1433:
	st.w	[a2],d0
.L2290:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5471  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5472      /* Loop through all controllers allocated to current core.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5473      for(ControllerIdx = 0; ControllerIdx < (EthLocalCoreCfgPtr->
	mov	d10,d8
.L1434:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5474                                    EthMaxControllers); ControllerIdx++)
	j	.L2
.L3:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5475      {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5476        /* Initialize Buffer Descriptor pointer for the current controller */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5477        EthLocalCoreStatusPtr->EthBuffDescPtr = Eth_17_GEthMacV2_BuffDescAddrPtr
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5478                                              [EthLocalCtrlCfgPtr->EthCtrlIdx];
	ld.bu	d15,[a12]66
.L2291:
	movh.a	a2,#@his(Eth_17_GEthMacV2_BuffDescAddrPtr)
	lea	a2,[a2]@los(Eth_17_GEthMacV2_BuffDescAddrPtr)
.L2292:
	addsc.a	a2,a2,d15,#2
	ld.a	a2,[a2]
.L2293:
	st.a	[a13]76,a2
.L2294:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5479  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5480        /* Initialize global variables for current controller */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5481        Eth_17_GEthMacV2_lInitGlobalVar(EthLocalCoreStatusPtr);
	mov.aa	a4,a13
.L1436:
	call	Eth_17_GEthMacV2_lInitGlobalVar
.L1437:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5482  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5483        /* get base address of the controller */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5484        EthCtrlAddPtr = Eth_17_GEthMacV2_CtrlBaseAddrPtr[EthLocalCtrlCfgPtr->
	ld.bu	d15,[a12]66
.L2295:
	movh.a	a2,#@his(Eth_17_GEthMacV2_CtrlBaseAddrPtr)
	lea	a2,[a2]@los(Eth_17_GEthMacV2_CtrlBaseAddrPtr)
.L2296:
	addsc.a	a2,a2,d15,#2
	ld.a	a14,[a2]
.L1438:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5485                                                              EthCtrlIdx];
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5486  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5487        /* Enable the clock */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5488        /* [cover parentID={43F027CA-7D2C-4120-ADD3-80A39BDA4F0C}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5489         Enable the GETH MAC Module
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5490         [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5491        ETH_17_GETHMACV2_LIB_INIT_DEINIT_WRITEPERIPENDINITPROTREG
	lea	a4,[a14]8192
	mov	d4,#0
	call	Mcal_WritePeripEndInitProtReg
.L2297:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5492                      (&(EthCtrlAddPtr->CLC),(uint32)ETH_17_GETHMACV2_MOD_ENABLE);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5493  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5494        RegVal = (uint32)EthCtrlAddPtr->CLC.B.DISS;
	ld.bu	d15,[a14]8192
.L2298:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5495  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5496        /* [cover parentID={4E2C6F25-8A49-4134-8FA6-01D0FF113A80}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5497        GETH MAC Enabled
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5498        [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5499        /* Check if GETH is enabled, if not, report DEM_E_ACCESS error. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5500        if(RegVal != (uint32) ETH_17_GETHMACV2_MOD_ENABLE)
	jz.t	d15:1,.L4
.L2299:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5501        {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5502          /* [cover parentID={C066D310-87B7-4394-AA1E-D5F9D36E1DD1}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5503          Production Error is Enabled
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5504          [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5505          if(EthLocalCtrlCfgPtr->EthDemAccess !=
	ld.hu	d4,[a12]42
.L2300:
	jeq	d4,#0,.L5
.L2301:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5506                                            ETH_17_GETHMACV2_DISABLE_DEM_REPORT)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5507          {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5508            /* [cover parentID={E37D759D-8EA1-4f68-9229-46FA567142A7}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5509            Report Production Error (Hardware Access failure) as
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5510            DEM_EVENT_STATUS_PREFAILED
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5511            [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5512            /*Production Error should be reported only if Production Error has
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5513            been enabled  */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5514            (void)Mcal_Wrapper_Dem_SetEventStatus(
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5515                  EthLocalCtrlCfgPtr->EthDemAccess, DEM_EVENT_STATUS_PREFAILED);
	mov	d5,#3
	call	Mcal_Wrapper_Dem_SetEventStatus
.L5:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5516          }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5517  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5518          RetValue = E_NOT_OK;
	mov	d8,#1
.L2302:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5519          break;
	j	.L6
.L4:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5520        }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5521        else
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5522        {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5523          /* [cover parentID={3276B0AA-7B81-46c3-84A4-C6DBCD83CB66}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5524          Select the external PHY interface according to the configured mode and
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5525          also select the alternate inputs to be used in the GPCTL register
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5526          [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5527          ETH_17_GETHMACV2_SFR_INIT_DEINIT_WRITE32(&EthCtrlAddPtr->GPCTL.U,
	ld.hu	d0,[a12]40
	extr.u	d0,d0,#2,#3
	sh	d0,d0,#22
	ld.w	d15,[a12]4
	or	d0,d15
	st.w	[a14]8200,d0
.L2303:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5528           (uint32)(((((uint32)EthLocalCtrlCfgPtr->EthCtrlProperties >>
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5529              (uint32)ETH_17_GETHMACV2_PHYINTF_POS) &
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5530              (uint32)ETH_17_GETHMACV2_PHYINTF_MSK)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5531              << (uint32)ETH_17_GETHMACV2_GPTCL_PHY_POS) |
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5532              (uint32)EthLocalCtrlCfgPtr->EthGpctlRegVal));
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5533  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5534          /*Production Error should be reported only if Production Error has
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5535          been enabled  */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5536          /* [cover parentID={3A5F3BC9-6AEA-4dfe-82D2-A5A133B4FFB8}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5537          Production Error is Enabled
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5538          [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5539          if(EthLocalCtrlCfgPtr->EthDemAccess !=
	ld.hu	d4,[a12]42
.L2304:
	jeq	d4,#0,.L7
.L2305:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5540                                            ETH_17_GETHMACV2_DISABLE_DEM_REPORT)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5541          {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5542            /* [cover parentID={35DC2344-842F-41cc-B9F4-E7A05B8EA7C6}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5543               Report Production Error (Hardware Access failure) as
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5544               DEM_EVENT_STATUS_PREPASSED
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5545               [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5546            (void)Mcal_Wrapper_Dem_SetEventStatus(
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5547                  EthLocalCtrlCfgPtr->EthDemAccess, DEM_EVENT_STATUS_PREPASSED);
	mov	d5,#2
	call	Mcal_Wrapper_Dem_SetEventStatus
.L7:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5548          }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5549        }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5550  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5551        EthLocalCtrlCfgPtr++;
	lea	a12,[a12]76
.L2306:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5552        EthLocalCoreStatusPtr++;
	lea	a13,[a13]80
.L2307:
	add	d10,#1
.L1435:
	extr.u	d10,d10,#0,#8
.L2:
	ld.bu	d15,[a15]4
.L2308:
	jlt.u	d10,d15,.L3

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5553      }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5554  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5555      /* Set Core status to INITIALIZED if no Production Error is reported */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5556      /* [cover parentID={6B843A8B-CE4E-4ea9-B5AC-412BCF3FAB8F}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5557      Any Production error reported?
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5558      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5559      if(RetValue == E_OK)
.L6:
	jne	d8,#0,.L8
.L2309:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5560      {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5561        /* [cover parentID={BBC89145-A067-48ff-9669-7CF002E4C94E}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5562        Set Core status to ETH_STATE_INIT
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5563        [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5564        *(Eth_17_GEthMacV2_CoreInitStatusPtr[CoreId]) =
	movh.a	a15,#@his(Eth_17_GEthMacV2_CoreInitStatusPtr)
.L1430:
	lea	a15,[a15]@los(Eth_17_GEthMacV2_CoreInitStatusPtr)
.L2310:
	addsc.a	a15,a15,d9,#2
	ld.a	a15,[a15]
.L2311:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5565                                        (uint32)ETH_17_GETHMACV2_CORE_INIT;
	mov	d15,#1
.L2312:
	st.w	[a15],d15
.L8:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5566      }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5567    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5568  }
	ret
.L797:
	
__Eth_17_GEthMacV2_Init_function_end:
	.size	Eth_17_GEthMacV2_Init,__Eth_17_GEthMacV2_Init_function_end-Eth_17_GEthMacV2_Init
.L438:
	; End of function
	
	.sdecl	'.text.Eth_17_GEthMacV2_SetControllerMode.Code.Cpu0',code,cluster('Eth_17_GEthMacV2_SetControllerMode')
	.sect	'.text.Eth_17_GEthMacV2_SetControllerMode.Code.Cpu0'
	.align	2
	
	.global	Eth_17_GEthMacV2_SetControllerMode

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5569  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5570  /*******************************************************************************
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5571  ** Traceability    : [cover parentID={3833FED9-F472-4f61-BE24-AA1A9AC22116}]  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5572  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5573  ** Syntax           : Std_ReturnType Eth_17_GEthMacV2_SetControllerMode(      **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5574  **                                    const uint8 CtrlIdx,                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5575  **                                    const Eth_ModeType CtrlMode )           **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5576  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5577  ** Description      : Enables / Disables the indexed controller               **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5578  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5579  ** [/cover]                                                                   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5580  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5581  ** Service ID       : 0x03                                                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5582  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5583  ** Sync/Async       : Synchronous                                             **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5584  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5585  ** Reentrancy       : Non Reentrant                                           **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5586  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5587  ** Parameters (in)  : CtrlIdx   - Index of the controller                     **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5588  **                    CtrlMode  - Controller Mode DOWN/ACTIVE                 **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5589  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5590  ** Parameters (out) : None                                                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5591  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5592  ** Return value     : E_OK     - Successfully set the requested mode          **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5593  **                    E_NOT_OK - Controller mode could not be changed         **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5594  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5595  *******************************************************************************/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5596  Std_ReturnType Eth_17_GEthMacV2_SetControllerMode(const uint8 CtrlIdx,
; Function Eth_17_GEthMacV2_SetControllerMode
.L303:
Eth_17_GEthMacV2_SetControllerMode:	.type	func
	mov	e8,d4,d5
.L2438:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5597                                                    const Eth_ModeType CtrlMode)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5598  {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5599    Eth_ModeType CurrentMode;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5600    uint32 RegVal;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5601    const Eth_17_GEthMacV2_CoreCtrlConfigType *EthLocalCtrlCfgPtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5602    Eth_17_GEthMacV2_CtrlStatusType *EthLocalCoreStatusPtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5603    const Ifx_GETH *EthCtrlAddPtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5604    Std_ReturnType RetValue;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5605  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5606    /* [cover parentID={6ADEA943-F87D-476e-8312-910F21AC11C2}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5607    DET is enabled
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5608    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5609  #if(ETH_17_GETHMACV2_DEV_ERROR_DETECT == STD_ON)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5610    uint8 DevError;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5611  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5612    RetValue = E_OK;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5613  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5614    /* Check for presence of any development error */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5615    DevError = Eth_17_GEthMacV2_lDetChkSetCtrlMode(CtrlIdx, CtrlMode);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5616  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5617    /* [cover parentID={EA534940-530A-49f6-B4C2-B1A7706CA5B3}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5618    Any DET error occurred ?
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5619    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5620    if(DevError != ETH_17_GETHMACV2_E_DET_NO_ERR)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5621    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5622      /* [cover parentID={7841D471-DB71-4e04-B0E6-6891EA8C2A65}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5623      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5624      RetValue = E_NOT_OK;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5625    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5626    else
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5627  #endif /* End of ETH_17_GETHMACV2_DEV_ERROR_DETECT */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5628    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5629      /* Get controller configuration data */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5630      EthLocalCtrlCfgPtr = Eth_17_GEthMacV2_lGetCtrlConfigPtr(CtrlIdx);
	call	Eth_17_GEthMacV2_lGetCtrlConfigPtr
.L1439:
	mov.aa	a12,a2
.L1441:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5631  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5632      /* Get controller status */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5633      EthLocalCoreStatusPtr = Eth_17_GEthMacV2_lGetCtrlStatusPtr(CtrlIdx);
	mov	d4,d9
.L1442:
	call	Eth_17_GEthMacV2_lGetCtrlStatusPtr
.L1440:
	mov.aa	a15,a2
.L1444:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5634  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5635      /* Get base address of the indexed controller */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5636      EthCtrlAddPtr = Eth_17_GEthMacV2_CtrlBaseAddrPtr[EthLocalCtrlCfgPtr->
	ld.bu	d15,[a12]66
.L2439:
	movh.a	a2,#@his(Eth_17_GEthMacV2_CtrlBaseAddrPtr)
.L1443:
	lea	a2,[a2]@los(Eth_17_GEthMacV2_CtrlBaseAddrPtr)
.L2440:
	addsc.a	a2,a2,d15,#2
	ld.a	a2,[a2]
.L1445:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5637                                                            EthCtrlIdx];
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5638  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5639      /*Check if GETH IP is enabled*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5640      RegVal = (uint32) EthCtrlAddPtr->CLC.B.DISS;
	ld.bu	d15,[a2]8192
.L2441:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5641  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5642      /* [cover parentID={800129CE-FC1A-4cc7-AF7C-EA867A5F17EC}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5643      GETH MAC is enabled
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5644      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5645      /* DEM_E_ACCESS error detection */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5646      if(RegVal != (uint32) ETH_17_GETHMACV2_MOD_ENABLE)
	jz.t	d15:1,.L9
.L2442:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5647      {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5648        /* [cover parentID={ACB60798-0B0D-4aa8-A189-3BB2EC309160}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5649        [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5650        /* Production error should be reported only if Production error has been
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5651        enabled. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5652        if(EthLocalCtrlCfgPtr->EthDemAccess !=
	ld.hu	d4,[a12]42
.L2443:
	jeq	d4,#0,.L10
.L2444:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5653                               ETH_17_GETHMACV2_DISABLE_DEM_REPORT)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5654        {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5655          /* [cover parentID={A6EEDF4F-AE25-4b70-A689-CBFE52F412B4}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5656          Report Production error (Hardware Access failure) as
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5657          DEM_EVENT_STATUS_PREFAILED
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5658          [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5659          (void)Mcal_Wrapper_Dem_SetEventStatus(EthLocalCtrlCfgPtr->EthDemAccess,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5660                                        DEM_EVENT_STATUS_PREFAILED);
	mov	d5,#3
	call	Mcal_Wrapper_Dem_SetEventStatus
.L1446:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5661        }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5662        RetValue = E_NOT_OK;
	j	.L11
.L9:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5663      }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5664      else
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5665      {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5666        /* [cover parentID={8ED062B5-7D57-43d2-BCD5-9081A55525E4}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5667        Init Stage-1 is done and MII interface Configuration status is NOT
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5668        INITIALIZED (If Controller specific initialization not done)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5669        [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5670        if(EthLocalCoreStatusPtr->EthRunTimeOpertnData.CtrlConfigStatus
	ld.bu	d15,[a15]2
.L2445:
	jne	d15,#0,.L12
.L2446:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5671                                   == ETH_17_GETHMACV2_CTRL_NOT_INITIALIZED)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5672        {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5673          /*Complete controller Initialization (Stage-2) */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5674          /*Info: If controller Initialization(Init Stage-2) completed
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5675          successfully, then CtrlConfigStatus will be set as
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5676          ETH_17_GETHMACV2_CTRL_INITIALIZED from called function*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5677          /*Info:Any error during Init Stage-2, will cause to raise
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5678           Hardware Access failure Production error from called function*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5679          /* [cover parentID={F2000315-3626-48c4-8E8F-3F3DDCEE2458}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5680          [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5681          Eth_17_GEthMacV2_lInitGethController(EthLocalCtrlCfgPtr);
	mov.aa	a4,a12
.L1447:
	call	Eth_17_GEthMacV2_lInitGethController
.L12:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5682        }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5683        /* [cover parentID={9D9F13F7-8825-4193-8C2C-34604EE908EB}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5684        If Controller is initialized
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5685        [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5686        /* Try operating to change controller mode( ACTIVE/DOWN) only if
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5687        CtrlConfigStatus is ETH_17_GETHMACV2_CTRL_INITIALIZED*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5688        if(EthLocalCoreStatusPtr->EthRunTimeOpertnData.CtrlConfigStatus ==
	ld.bu	d15,[a15]2
.L2447:
	jne	d15,#1,.L13
.L1448:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5689                                          ETH_17_GETHMACV2_CTRL_INITIALIZED)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5690        {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5691          /* [cover parentID={42FBEA70-8F90-4680-B301-EB1A69F932F3}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5692          Requested Controller Mode
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5693          [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5694          /* If Requested mode is to Set to ACTIVE. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5695          if(CtrlMode == ETH_MODE_ACTIVE)
	jne	d8,#1,.L14
.L1449:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5696          {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5697            /* Get current mode, ACTIVE or DOWN */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5698            CurrentMode = EthLocalCoreStatusPtr->
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5699                            EthRunTimeOpertnData.EthControllerMode;
	ld.bu	d15,[a15]
.L1450:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5700  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5701            /* If current mode is DOWN. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5702            /* [cover parentID={DB220DBB-C417-42c2-817F-EF93D17884D1}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5703            Check Current Mode
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5704            [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5705            if(CurrentMode == ETH_MODE_DOWN)
	jne	d15,#0,.L15
.L2448:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5706            {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5707              /* Enable interrupt before setting controller to Active mode */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5708              Eth_17_GEthMacV2_lEnableGethInterrupt(EthLocalCtrlCfgPtr);
	mov.aa	a4,a12
.L1452:
	call	Eth_17_GEthMacV2_lEnableGethInterrupt
.L1453:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5709  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5710              /* [cover parentID={03548C88-DF44-4501-BE93-BF81B9C380A4}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5711              Start Tx and Rx in MAC and DMA core
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5712              [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5713              Eth_17_GEthMacV2_lStartTxRx(EthLocalCtrlCfgPtr);
	mov.aa	a4,a12
.L1454:
	call	Eth_17_GEthMacV2_lStartTxRx
.L1455:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5714  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5715              EthLocalCoreStatusPtr->EthRunTimeOpertnData.EthControllerMode =
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5716                                                                 ETH_MODE_ACTIVE;
	mov	d15,#1
.L1451:
	st.b	[a15],d15
.L15:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5717  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5718              /* [cover parentID={ED0C49EF-D03E-4a82-8410-BF0E705D6994}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5719              [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5720              /* Production error should be reported only if Production error
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5721              has been enabled. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5722              if(EthLocalCtrlCfgPtr->EthDemAccess !=
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5723                                    ETH_17_GETHMACV2_DISABLE_DEM_REPORT)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5724              {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5725                /* [cover parentID={8AB1809C-B3EF-4cfa-98F8-8827BCE80087}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5726                Report Production Error (Hardware Access failure) as
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5727                DEM_EVENT_STATUS_PREPASSED
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5728                [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5729                (void)Mcal_Wrapper_Dem_SetEventStatus(
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5730                    EthLocalCtrlCfgPtr->EthDemAccess,DEM_EVENT_STATUS_PREPASSED);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5731              }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5732              /* [cover parentID={F4CF564B-C3F9-44cd-B80D-E8896E5E7334}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5733              Set RetValue = E_OK
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5734              [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5735              RetValue = E_OK;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5736            }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5737            else
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5738            {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5739              /* Controller is already in ACTIVE State */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5740              if (EthLocalCtrlCfgPtr->EthDemAccess !=
	ld.hu	d4,[a12]42
.L2449:
	jeq	d4,#0,.L16
.L2450:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5741                                     ETH_17_GETHMACV2_DISABLE_DEM_REPORT)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5742              {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5743                /* [cover parentID={8AB1809C-B3EF-4cfa-98F8-8827BCE80087}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5744                Report Production error (Hardware Access failure) as
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5745                DEM_EVENT_STATUS_PREPASSED
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5746                [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5747                /* Production error should be reported only if Production error
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5748                has been enabled. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5749                (void)Mcal_Wrapper_Dem_SetEventStatus(
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5750                  EthLocalCtrlCfgPtr->EthDemAccess, DEM_EVENT_STATUS_PREPASSED);
	mov	d5,#2
	call	Mcal_Wrapper_Dem_SetEventStatus
.L16:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5751              }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5752              /* [cover parentID={147BCB88-BC5C-40e0-8778-380EDAEF81F8}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5753              Set RetValue = E_OK ( controller is already ACTIVE)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5754              [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5755              RetValue = E_OK;
	mov	d15,#0
.L1456:
	j	.L17
.L14:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5756            }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5757          }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5758          else if(CtrlMode == ETH_MODE_DOWN)
	jne	d8,#0,.L18
.L1457:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5759          {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5760            /* Requested mode is set to DOWN. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5761            /* [cover parentID={8A669E8F-A98E-4f33-9445-BC0B62528E29}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5762            Stop Tx and Rx in MAC and DMA
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5763            [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5764            RetValue = Eth_17_GEthMacV2_lStopTxRx(EthLocalCtrlCfgPtr);
	mov.aa	a4,a12
.L1458:
	call	Eth_17_GEthMacV2_lStopTxRx
.L1459:
	mov	d15,d2
.L1461:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5765  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5766            /* [cover parentID={F50FF70F-062B-4d79-993D-AAECAC8B4150}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5767            Any error while stopping Tx and Rx operation?
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5768            [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5769            if (RetValue == E_OK)
	jne	d15,#0,.L19
.L2451:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5770            {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5771              /* [cover parentID={B19ABB25-4541-4608-9AB5-44BAB98FA185}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5772              RetValue is E_OK, when control reaches here
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5773              [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5774              /* Set the controller Mode to DOWN */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5775              EthLocalCoreStatusPtr->EthRunTimeOpertnData.EthControllerMode =
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5776                                                                  ETH_MODE_DOWN;
	mov	d0,#0
.L2452:
	st.b	[a15],d0
.L2453:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5777  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5778              /* [cover parentID={2A9A06E2-2392-4f7a-9149-D3291DB7E5DE}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5779              Reset all Tx and Rx status and Buffers
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5780              [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5781              /* Reset Tx/ Rx status and Buffers */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5782              Eth_17_GEthMacV2_lResetTxRxStatus(EthLocalCtrlCfgPtr);
	mov.aa	a4,a12
.L1462:
	call	Eth_17_GEthMacV2_lResetTxRxStatus
.L1460:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5783  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5784              /* Production Error should be reported only if Production error
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5785              has been enabled. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5786              /* [cover parentID={A6F8968B-AE5B-487b-A6AC-A9426BFB01CB}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5787              [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5788              if(EthLocalCtrlCfgPtr->EthDemAccess !=
	ld.hu	d4,[a12]42
.L2454:
	jeq	d4,#0,.L20
.L2455:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5789                                    ETH_17_GETHMACV2_DISABLE_DEM_REPORT)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5790              {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5791                /* [cover parentID={7123FD12-0107-428f-8D5D-380DCECDC6C4}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5792                Report Production error (Hardware Access failure) as
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5793                DEM_EVENT_STATUS_PREPASSED
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5794                [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5795                (void)Mcal_Wrapper_Dem_SetEventStatus(
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5796                   EthLocalCtrlCfgPtr->EthDemAccess, DEM_EVENT_STATUS_PREPASSED);
	mov	d5,#2
	call	Mcal_Wrapper_Dem_SetEventStatus
.L18:
.L20:
.L19:
.L17:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5797              }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5798            }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5799          }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5800          else
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5801          {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5802  #if(ETH_17_GETHMACV2_DEV_ERROR_DETECT == STD_OFF)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5803            /* Requested mode is unknown (in parameter CtrlMode) */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5804            /* [cover parentID={7841D471-DB71-4e04-B0E6-6891EA8C2A65}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5805            [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5806            RetValue = E_NOT_OK;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5807  #endif /*ETH_17_GETHMACV2_DEV_ERROR_DETECT == STD_OFF*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5808          }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5809  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5810          /* [cover parentID={A2B784D3-7732-4e8a-91D7-72EA88D73F6C}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5811          Check Controller mode and if so, indicate the same
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5812          (Inform application about State change)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5813          [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5814          Eth_17_GEthMacV2_lCheckForCtrlModeChange(CtrlIdx,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5815                                                   EthLocalCoreStatusPtr);
	mov	d4,d9
.L1463:
	mov.aa	a4,a15
.L1465:
	call	Eth_17_GEthMacV2_lCheckForCtrlModeChange
.L1464:
	j	.L22
.L13:
.L11:
.L10:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5816        }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5817        else
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5818        {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5819          /* Controller is not initialized */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5820          /* [cover parentID={7841D471-DB71-4e04-B0E6-6891EA8C2A65}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5821          [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5822          RetValue = E_NOT_OK;
	mov	d15,#1
.L22:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5823        }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5824      }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5825    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5826    return RetValue;
	mov	d2,d15
.L1466:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5827  }
	ret
.L901:
	
__Eth_17_GEthMacV2_SetControllerMode_function_end:
	.size	Eth_17_GEthMacV2_SetControllerMode,__Eth_17_GEthMacV2_SetControllerMode_function_end-Eth_17_GEthMacV2_SetControllerMode
.L468:
	; End of function
	
	.sdecl	'.text.Eth_17_GEthMacV2_ProvideTxBuffer.Code.Cpu0',code,cluster('Eth_17_GEthMacV2_ProvideTxBuffer')
	.sect	'.text.Eth_17_GEthMacV2_ProvideTxBuffer.Code.Cpu0'
	.align	2
	
	.global	Eth_17_GEthMacV2_ProvideTxBuffer

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5828  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5829  /*******************************************************************************
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5830  ** Traceability    : [cover parentID={19277E1C-6BDB-4d80-985B-15D64C4D111C}]  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5831  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5832  ** Syntax           : BufReq_ReturnType Eth_17_GEthMacV2_ProvideTxBuffer(     **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5833  **                         const uint8 CtrlIdx, const uint8 Priority,         **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5834  **                         Eth_BufIdxType* const BufIdxPtr,                   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5835  **                         uint8** const BufPtr, uint16* const LenBytePtr)    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5836  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5837  ** Description      : Provides access to a transmit buffer of the FIFO        **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5838  **                      related to the specified priority                     **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5839  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5840  ** [/cover]                                                                   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5841  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5842  ** Service ID       : 0x09                                                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5843  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5844  ** Sync/Async       : Synchronous                                             **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5845  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5846  ** Reentrancy       : Non Reentrant                                           **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5847  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5848  ** Parameters (in)  : CtrlIdx  - Index of the controller                      **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5849  **                    Priority - Frame priority for transmit buffer FIFO      **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5850  **                                selection                                   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5851  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5852  ** Parameters (inout): LenBytePtr -In: desired length in bytes,               **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5853  **                                 out: granted length in bytes               **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5854  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5855  ** Parameters (out) : BufIdxPtr - Index to the granted buffer resource        **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5856  **                    BufPtr    - Pointer to the granted buffer               **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5857  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5858  ** Return value     : BUFREQ_OK       - Successfully granted buffer           **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5859  **                    BUFREQ_E_NOT_OK - Development error detected            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5860  **                    BUFREQ_E_BUSY   - All Buffers are in USE                **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5861  **                    BUFREQ_E_OVFL   - Requested buffer too large            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5862  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5863  *******************************************************************************/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5864  BufReq_ReturnType Eth_17_GEthMacV2_ProvideTxBuffer(const uint8 CtrlIdx,
; Function Eth_17_GEthMacV2_ProvideTxBuffer
.L305:
Eth_17_GEthMacV2_ProvideTxBuffer:	.type	func
	sub.a	a10,#8
.L1467:
	mov	d8,d4
.L1469:
	mov	d15,d5
.L1471:
	st.a	[a10],a4
.L1473:
	st.a	[a10]4,a5
.L1474:
	mov.aa	a12,a6
.L1475:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5865                                               const uint8 Priority,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5866                                               Eth_BufIdxType* const BufIdxPtr,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5867                                               uint8** const BufPtr,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5868                                               uint16* const LenBytePtr)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5869  {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5870    /* [cover parentID={67C9F5C4-7083-4ab8-854B-D962CCDBC802}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5871    In Default, Set BufferStatus to BUFREQ_E_BUSY(To Return)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5872    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5873    BufReq_ReturnType BufferStatus = BUFREQ_E_BUSY;
	mov	d9,#2
.L1476:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5874    Eth_17_GEthMacV2_TxBuffTableType *TxBuffTablePtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5875    Eth_17_GEthMacV2_TxDescBufMapStType *CnfrmTxDescTablePtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5876    uint32 DescStatus;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5877    const Eth_17_GEthMacV2_CoreCtrlConfigType *EthLocalCtrlCfgPtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5878    const Eth_17_GEthMacV2_CtrlStatusType *EthLocalCoreStatusPtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5879    const Eth_17_GEthMacV2_BuffDescType *EthLocalBuffDescPtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5880  #if (ETH_17_GETHMACV2_SWT_MANAGEMENT_SUPPORT == STD_OFF)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5881    const volatile uint8 *TxBuffBasePtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5882    uint16 TxBufLengthAligned;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5883    uint16 CurrTxBufferIdx;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5884  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5885    uint16 TxBufLengthConfig;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5886    uint16 TxDescCnfrmIdx;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5887    uint16 BufMapIdx;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5888    uint8 PrioMapIdx;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5889    uint8 FifoIdx;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5890    boolean EmptyQSt;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5891  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5892    /* [cover parentID={511554D3-78A1-4d69-A89B-C54E7D272FE2}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5893    DET is enabled
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5894    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5895  #if(ETH_17_GETHMACV2_DEV_ERROR_DETECT == STD_ON)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5896    uint8 DevError;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5897  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5898    /* [cover parentID={939180DA-BCED-4612-A1A7-7775EC995C53}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5899    Check for presence of any development error
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5900    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5901    DevError = Eth_17_GEthMacV2_lDetChkProvideTxBuffer(CtrlIdx, Priority,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5902                                              BufIdxPtr, BufPtr, LenBytePtr);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5903  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5904    /* [cover parentID={ACFC4575-6C19-4d00-8F2D-FFA481038422}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5905    Any DET error occurred ?
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5906    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5907    if(DevError != ETH_17_GETHMACV2_E_DET_NO_ERR)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5908    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5909      /* [cover parentID={42F19141-DFD4-4e9e-81DA-18E4BC185C95}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5910      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5911      BufferStatus = BUFREQ_E_NOT_OK;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5912    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5913    else
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5914  #endif /* End of ETH_17_GETHMACV2_DEV_ERROR_DETECT */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5915    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5916      /* Get controller status */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5917      EthLocalCoreStatusPtr = Eth_17_GEthMacV2_lGetCtrlStatusPtr(CtrlIdx);
	call	Eth_17_GEthMacV2_lGetCtrlStatusPtr
.L1468:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5918  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5919      EthLocalBuffDescPtr = EthLocalCoreStatusPtr->EthBuffDescPtr;
	ld.a	a13,[a2]76
.L1479:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5920  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5921      /* Get controller configuration data */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5922      EthLocalCtrlCfgPtr = Eth_17_GEthMacV2_lGetCtrlConfigPtr(CtrlIdx);
	mov	d4,d8
.L1480:
	call	Eth_17_GEthMacV2_lGetCtrlConfigPtr
.L1478:
	mov.aa	a14,a2
.L1482:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5923  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5924      /* Extract the priority related values from configuration */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5925      PrioMapIdx = EthLocalCtrlCfgPtr->EthTxPrioFifoMapPtr[Priority];
	ld.a	a2,[a14]24
.L1481:
	addsc.a	a15,a2,d15,#0
	ld.bu	d8,[a15]
.L1470:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5926  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5927      FifoIdx = EthLocalCtrlCfgPtr->EthTxFifoCfgPtr[PrioMapIdx].TxFifoIdx;
	mul	d15,d8,#24
.L1472:
	ld.a	a15,[a14]12
.L2317:
	addsc.a	a15,a15,d15,#0
.L2318:
	ld.bu	d15,[a15]18
.L1483:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5928  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5929      /* [cover parentID={685D99A7-831D-4f54-AFC0-E712F97A6B4D}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5930      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5931      /* [cover parentID={A7328EBC-2A5C-4724-98B5-0CF006718B04}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5932      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5933      /* [cover parentID={49B7D4EC-38A5-492a-8B3E-9E237C75B6C6}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5934      Enter the critical section
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5935      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5936      SchM_Enter_Eth_17_GEthMacV2_TxDescData();
	call	SchM_Enter_Eth_17_GEthMacV2_TxDescData
.L2319:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5937  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5938      TxDescCnfrmIdx = EthLocalBuffDescPtr->
	ld.a	a15,[a13]12
.L2320:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5939                        EthRunTmTxChnlDataPtr[FifoIdx].CnfrmTxDmaDescIdx;
	addsc.a	a15,a15,d15,#3
.L2321:
	ld.hu	d0,[a15]2
.L1485:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5940  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5941      CnfrmTxDescTablePtr= &(EthLocalBuffDescPtr->EthTxDescBufMapStPtr[FifoIdx]
	ld.a	a15,[a13]20
.L2322:
	addsc.a	a15,a15,d15,#2
	ld.a	a15,[a15]
.L2323:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5942                                                            [TxDescCnfrmIdx]);
	addsc.a	a5,a15,d0,#2
.L1487:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5943  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5944      /* [cover parentID={FA38E9C2-23CD-441f-852E-CA1D90350375}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5945      If frame transmission was initiated and Tx confirmation was not
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5946      requested
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5947      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5948      if ((CnfrmTxDescTablePtr->TxConfirmReq == ETH_17_GETHMACV2_DISABLE) &&
	ld.bu	d1,[a5]3
.L2324:
	jne	d1,#0,.L24
.L2325:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5949          (CnfrmTxDescTablePtr->FrameTxInitiated == ETH_17_GETHMACV2_ENABLE))
	ld.bu	d1,[a5]2
.L2326:
	jne	d1,#1,.L25
.L2327:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5950      {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5951        BufMapIdx = EthLocalBuffDescPtr->EthTxDescBufMapStPtr[FifoIdx]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5952                                      [TxDescCnfrmIdx].TxDescBufMapIdx;
	ld.hu	d4,[a5]0
.L1489:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5953  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5954        /* Get TxBuffTable index that is mapped to the current Tx Desc index */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5955        TxBuffTablePtr = &(EthLocalBuffDescPtr->EthTxBuffTablePtr
	ld.a	a2,[a13]
.L2328:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5956                                                 [FifoIdx][BufMapIdx]);
	addsc.a	a2,a2,d15,#2
	ld.a	a2,[a2]
.L2329:
	addsc.a	a2,a2,d4,#2
.L1491:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5957  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5958        /* [cover parentID={51DB1F58-BB1E-45c5-BDE6-48497461CE93}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5959        Check if buffer status is USED_TXINITIATED
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5960        [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5961        if(TxBuffTablePtr->BuffStatus == ETH_17_GETHMACV2_BUFFER_USED_TXINITIATED)
	ld.bu	d1,[a2]2
.L2330:
	jne	d1,#2,.L26
.L2331:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5962        {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5963          DescStatus = EthLocalBuffDescPtr->EthDmaTxDescPtr[FifoIdx]
	ld.a	a4,[a13]4
.L2332:
	addsc.a	a4,a4,d15,#2
	ld.a	a15,[a4]
.L2333:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5964                                              [TxDescCnfrmIdx].TDES3;
	sha	d0,#4
.L1486:
	addsc.a	a15,a15,d0,#0
.L2334:
	ld.w	d0,[a15]12
.L1492:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5965  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5966          /* [cover parentID={227952C7-1B89-49f8-AD6A-2AAB167C4B99}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5967          Check if Buffer is released by DMA by checking OWN bit
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5968          [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5969          if((DescStatus & ((uint32)ETH_17_GETHMACV2_DMA_TX_DESC_OWN_SET))
	jnz.t	d0:31,.L27
.L2335:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5970                                              == ETH_17_GETHMACV2_DESC_RELEASED)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5971          {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5972            /* buffer has been transmitted, release buffer now. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5973            /* [cover parentID={232F9EC7-B8B8-4168-BC1E-9F75E6312A2D}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5974            Corresponding to current "TxBufferTable" pointer, Mark Buffer
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5975            status as NOT USED and Frame transmission initiated as NO
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5976            [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5977            CnfrmTxDescTablePtr->FrameTxInitiated = ETH_17_GETHMACV2_DISABLE;
	mov	d0,#0
.L1493:
	st.b	[a5]2,d0
.L2336:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5978  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5979            TxBuffTablePtr->BuffStatus = ETH_17_GETHMACV2_BUFFER_NOTUSED;
	st.b	[a2]2,d0
.L2337:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5980  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5981  #if(ETH_17_GETHMACV2_GLOBALTIMESUPPORT == STD_ON)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5982            TxBuffTablePtr->TimeStampEnable = ETH_17_GETHMACV2_DISABLE;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5983  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5984  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5985            /* [cover parentID={A6886311-A7AC-4ab7-9F80-76B2508FFAC2}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5986            Add the buffer index into the queue indicating availability
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5987            [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5988            Eth_17_GEthMacV2_lAddQElem(BufMapIdx, EthLocalBuffDescPtr->
	ld.a	a15,[a13]24
.L2338:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5989              EthTxBuffQueuePtr[FifoIdx], &(EthLocalBuffDescPtr->
	addsc.a	a15,a15,d15,#2
	ld.a	a4,[a15]
.L2339:
	ld.a	a15,[a13]12
.L2340:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5990              EthRunTmTxChnlDataPtr[FifoIdx].CurrQFront), &(EthLocalBuffDescPtr->
	addsc.a	a5,a15,d15,#3
.L1488:
	add.a	a5,#4
.L2341:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5991              EthRunTmTxChnlDataPtr[FifoIdx].CurrQRear), EthLocalCtrlCfgPtr->
	addsc.a	a6,a15,d15,#3
.L2342:
	add.a	a6,#6
.L2343:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5992              EthTxFifoCfgPtr[PrioMapIdx].NumOfTxBuffers);
	mul	d0,d8,#24
.L2344:
	ld.a	a15,[a14]12
.L2345:
	addsc.a	a15,a15,d0,#0
.L2346:
	ld.hu	d5,[a15]8
	call	Eth_17_GEthMacV2_lAddQElem
.L1490:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5993  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5994            /* Implicitly confirmed, therefore move to next buffer */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5995            /* [cover parentID={18B33928-0FC9-4d01-9A3C-C208ED20E3C7}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5996            [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5997            EthLocalBuffDescPtr->EthRunTmTxChnlDataPtr
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5998                [FifoIdx].CnfrmTxDmaDescIdx =
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  5999                Eth_17_GEthMacV2_lIncrTxBufIdx(EthLocalBuffDescPtr->
	ld.a	a15,[a13]12
.L2347:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6000                EthRunTmTxChnlDataPtr[FifoIdx].CnfrmTxDmaDescIdx,
	addsc.a	a15,a15,d15,#3
.L2348:
	ld.hu	d0,[a15]2
.L2349:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6001                EthLocalCtrlCfgPtr->EthTxFifoCfgPtr[PrioMapIdx].NumOfTxBuffers);
	mul	d1,d8,#24
.L2350:
	ld.a	a2,[a14]12
.L2351:
	addsc.a	a2,a2,d1,#0
.L2352:
	ld.hu	d1,[a2]8
.L844:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6002          }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6003        }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6004      }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6005  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6006      /* [cover parentID={6562D6B9-1C5C-40a8-A72C-4444A7809203}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6007      Exit the critical section
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6008      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6009      SchM_Exit_Eth_17_GEthMacV2_TxDescData();
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6010  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6011      /* Get configured buffer length */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6012      TxBufLengthConfig = EthLocalCtrlCfgPtr->
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6013                           EthTxFifoCfgPtr[PrioMapIdx].TxBufferSize;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6014  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6015      /* [cover parentID={F2F0AE60-8ABB-4019-8C6B-10989CD9C71D}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6016      Requested Length of Buffer Size is <= Allocated Tx Buffer
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6017      Size - Frame Header and  CRC
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6018      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6019      /* The requested buffer size should not exceed Configured
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6020      Tx Buffer - ETH total Frame Header.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6021      ETH total Frame Header = Header(14) + Frame CRC(4)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6022      That is reserved size (header and frame CRC) is 18 bytes */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6023      if ((uint16)(*LenBytePtr) > (TxBufLengthConfig -
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6024                      ((uint16)(ETH_17_GETHMACV2_FRAMEHEADER_LENGTH +
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6025                                   ETH_17_GETHMACV2_FRAMECHKSUM_LENGTH))))
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6026      {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6027        /* [cover parentID={3B6828B3-9250-4fbe-96F6-0CBDDD361B91}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6028        Fill output parameter 'LenBytePtr' as
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6029        Allocated Tx Buffer Size - Frame Header and  CRC)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6030        [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6031        *LenBytePtr = TxBufLengthConfig -
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6032                        ((uint16)(ETH_17_GETHMACV2_FRAMEHEADER_LENGTH +
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6033                          ETH_17_GETHMACV2_FRAMECHKSUM_LENGTH));
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6034  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6035        /* [cover parentID={BF6B42BC-8298-4a25-8422-4AA87F547ADD}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6036        BufferStatus = BUFREQ_E_OVFL ( To Return)- That is, requested buffer
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6037        too large
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6038        [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6039        BufferStatus = BUFREQ_E_OVFL;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6040      }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6041      else
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6042      {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6043        /* [cover parentID={892531F4-B781-47b7-92C7-4E2CF5FEFAE7}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6044        [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6045        /* [cover parentID={E2FA4513-13EE-4270-861B-BC817BD87EC9}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6046        [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6047        /* [cover parentID={58F69729-1B7C-4d60-8BFA-940AD25E4465}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6048        Enter the critical section
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6049        [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6050        SchM_Enter_Eth_17_GEthMacV2_TxBufIdx();
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6051  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6052        /* [cover parentID={4F57C011-005E-4ae9-A603-DF5521D45E47}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6053        Check whether the Queue is not empty
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6054        [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6055        EmptyQSt = Eth_17_GEthMacV2_lQEmptySt(EthLocalBuffDescPtr->
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6056                            EthRunTmTxChnlDataPtr[FifoIdx].CurrQFront);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6057  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6058        if (FALSE == EmptyQSt)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6059        {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6060          /* [cover parentID={6DF1CC18-4661-4dfc-85FB-546DAC276BFB}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6061          Switch Management support is enabled
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6062          [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6063  #if (ETH_17_GETHMACV2_SWT_MANAGEMENT_SUPPORT == STD_ON)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6064          /* Invoke and process the EthSwt APIs for management support*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6065          /* [cover parentID={05FC5C09-E574-4221-9715-1C73E1F7A3E5}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6066          Switch driver frame preparation
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6067          [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6068          BufferStatus = Eth_17_GEthMacV2_lSwtAdaptPrepFrame(CtrlIdx, PrioMapIdx,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6069                                                  BufIdxPtr, BufPtr, LenBytePtr);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6070  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6071          /* [cover parentID={E7AA6355-A5C9-4df4-A4A9-0D3954F0358D}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6072          Exit the critical section
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6073          [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6074          SchM_Exit_Eth_17_GEthMacV2_TxBufIdx();
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6075  #else
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6076          /* [cover parentID={63F70CB4-A51F-4799-949D-0503E7EFAB72}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6077          Get the buffer index from the queue
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6078          [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6079          CurrTxBufferIdx = Eth_17_GEthMacV2_lReadQElem(EthLocalBuffDescPtr->
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6080              EthTxBuffQueuePtr[FifoIdx], &EthLocalBuffDescPtr->
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6081              EthRunTmTxChnlDataPtr[FifoIdx].CurrQFront, &EthLocalBuffDescPtr->
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6082              EthRunTmTxChnlDataPtr[FifoIdx].CurrQRear, EthLocalCtrlCfgPtr->
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6083                  EthTxFifoCfgPtr[PrioMapIdx].NumOfTxBuffers);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6084  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6085          /* [cover parentID={7AD8D02A-6BFE-4e27-BDC5-A9808AFE16E0}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6086          Exit the critical Section
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6087          [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6088          SchM_Exit_Eth_17_GEthMacV2_TxBufIdx();
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6089  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6090          /* Provide Buffer index and buffer pointer to application
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6091             Set buffer used, TimeStamp not enabled, store the length requested */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6092          *BufIdxPtr = ((uint32)PrioMapIdx << ETH_17_GETHMACV2_FIFOIDX_POS) |
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6093                                                    (CurrTxBufferIdx);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6094  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6095          /* [cover parentID={D84E0EE8-073A-4ea8-B987-0D811CF67A78}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6096          Corresponding to current "TxBufferTable" pointer, Mark Buffer status as
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6097          USED, Frame transmission initiated as NO and Tx confirmation requested
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6098          as NO. Store requested buffer length to check during Transmit API
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6099          [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6100          /* Get current TxBuffTable index to check buffer status */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6101          TxBuffTablePtr= &(EthLocalBuffDescPtr->EthTxBuffTablePtr[FifoIdx]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6102                                                            [CurrTxBufferIdx]);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6103  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6104  #if(ETH_17_GETHMACV2_GLOBALTIMESUPPORT == STD_ON)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6105          TxBuffTablePtr->TimeStampEnable = ETH_17_GETHMACV2_DISABLE;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6106  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6107  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6108          TxBuffTablePtr->BuffLengthReqstd = *LenBytePtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6109  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6110          TxBuffBasePtr = &(EthLocalBuffDescPtr->EthTxBufferPtr[FifoIdx][0U]);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6111  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6112          TxBufLengthAligned = EthLocalCtrlCfgPtr->
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6113                                  EthTxFifoCfgPtr[PrioMapIdx].TxBufferAlignSize;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6114  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6115          /* [cover parentID={6BF63977-6277-4c30-AE82-0B03D1300EC2}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6116          Provide Buffer Index and Buffer Pointer to Application
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6117          (Fill output parameters BufIdxPtr with Current Tx index and BufPtr with
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6118          buffer address from Current Tx Descriptor )
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6119          [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6120          /* Ethernet Packet format is,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6121          MAC Destination Address(6) + MAC Source Address(6) + Type/Length(2)+
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6122          Payload/Data(46-1500) + FCS(4)*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6123          /* Upper layer only fills the data(Payload),Frame Header has to be
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6124          filled by Eth_Transmit function so BufPtr points Payload Pointer*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6125          /* MISRA2012_RULE_11_4_JUSTIFICATION: conversion between integer to a
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6126          pointer type is performed to access the buffer address from DMA
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6127          descriptor. This is the intended design and valid as per DMA hardware
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6128          design. There are no side effects seen by violating this rule.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6129          /* MISRA2012_RULE_10_8_JUSTIFICATION: Impermissible cast of composite
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6130          expression is performed to access the buffer address from DMA
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6131          descriptor. This is the intended design and valid as per DMA hardware
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6132          design. There are no side effects seen by violating this rule.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6133          /* MISRA2012_RULE_11_6_JUSTIFICATION: cast from unsigned long to pointer
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6134          is performed to access the buffer address from DMA descriptor.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6135          This is the intended design and valid as per DMA hardware design.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6136          There are no side effects seen by violating this rule.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6137          *BufPtr = (uint8*)((uint32)TxBuffBasePtr +\ 
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6138                            ((uint32)CurrTxBufferIdx * TxBufLengthAligned)\ 
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6139                            + (uint32)ETH_17_GETHMACV2_FRAMEHEADER_LENGTH);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6140  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6141          TxBuffTablePtr->BuffStatus = ETH_17_GETHMACV2_BUFFER_USED;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6142  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6143          /* [cover parentID={F424B08D-5EDB-45be-A3CF-B7F83FB1E9A7}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6144          BufferStatus = BUFREQ_OK ( To Return)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6145          [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6146          BufferStatus = BUFREQ_OK;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6147  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6148        }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6149        else
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6150        {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6151          /* Exit the critical section */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6152          SchM_Exit_Eth_17_GEthMacV2_TxBufIdx();
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6153        }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6154      }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6155    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6156  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6157    return BufferStatus;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6158  }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6159  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6160  /*******************************************************************************
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6161  ** Traceability    : [cover parentID={5DD9C705-ADCC-4268-AFD1-DBC07170B32C}]  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6162  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6163  ** Syntax           : Std_ReturnType Eth_17_GEthMacV2_GetControllerMode(      **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6164  **                        const uint8 CtrlIdx,Eth_ModeType* const CtrlModePtr)**
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6165  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6166  ** Description      : Obtains the state of the indexed controller             **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6167  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6168  ** [/cover]                                                                   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6169  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6170  ** Service ID       : 0x04                                                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6171  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6172  ** Sync/Async       : Synchronous                                             **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6173  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6174  ** Reentrancy       : Non Reentrant                                           **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6175  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6176  ** Parameters (in)  : CtrlIdx   - Index of the controller                     **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6177  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6178  ** Parameters (out) : CtrlModePtr  -Controller Mode DOWN/ACTIVE               **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6179  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6180  ** Return value     : E_OK     - Success                                      **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6181  **                    E_NOT_OK - Controller mode could not be obtained        **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6182  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6183  *******************************************************************************/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6184  Std_ReturnType Eth_17_GEthMacV2_GetControllerMode(const uint8 CtrlIdx,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6185                                                 Eth_ModeType* const CtrlModePtr)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6186  {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6187    const Eth_17_GEthMacV2_CtrlStatusType *EthLocalCoreStatusPtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6188    Std_ReturnType RetValue;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6189  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6190    /* [cover parentID={597AA864-3BA0-41b1-BA01-D33E9117481F}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6191    DET is enabled
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6192    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6193  #if(ETH_17_GETHMACV2_DEV_ERROR_DETECT == STD_ON)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6194    uint8 DevError;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6195  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6196    /* Check if Eth_17_GEthMacV2_Init is successful */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6197    /* [cover parentID={DB32F9FF-BA7C-4d74-9521-C0DFE5189B38}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6198    Check Driver is initialized
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6199    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6200    DevError = Eth_17_GEthMacV2_lDetChkNoInitStage1(
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6201                                      ETH_17_GETHMACV2_SID_GETCONTROLLERMODE);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6202  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6203    /* [cover parentID={6D9DB562-C863-4a0a-BFE7-5A5158D9CC99}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6204    Driver Initialized
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6205    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6206    if(DevError == ETH_17_GETHMACV2_E_DET_NO_ERR)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6207    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6208      /* ETH_17_GETHMACV2_E_INV_CTRL_IDX Check if CtrlIdx is valid */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6209      /* [cover parentID={E2882417-E554-40b4-B22E-6143CB42F0F1}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6210      Validate Controller Index
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6211      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6212      DevError = Eth_17_GEthMacV2_lDetChkCtrlIdxInvalid(
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6213                              CtrlIdx, ETH_17_GETHMACV2_SID_GETCONTROLLERMODE);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6214    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6215    /* ETH_17_GETHMACV2_E_UNINIT */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6216    /* [cover parentID={CE02486C-054B-44a6-BD43-A760CEC58BE9}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6217    Valid Controller Index
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6218    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6219    if(DevError == ETH_17_GETHMACV2_E_DET_NO_ERR)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6220    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6221      /* Check if controller init is Successful in
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6222      Eth_17_GEthMacV2_SetControllerMode */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6223      /* [cover parentID={F7EA1D91-4712-441a-8C47-5FD49104B72D}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6224      Check if controller is initialized
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6225      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6226      DevError = Eth_17_GEthMacV2_lDetChkNoInit(CtrlIdx,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6227                              ETH_17_GETHMACV2_SID_GETCONTROLLERMODE);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6228    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6229    /* [cover parentID={0A63029F-BD93-4aeb-9381-2DA6A9536F70}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6230    Is controller initialized ?
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6231    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6232    if(DevError == ETH_17_GETHMACV2_E_DET_NO_ERR)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6233    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6234      /* [cover parentID={CE6DD9E2-A832-47ad-AD9A-D720443194B5}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6235      Validate Controller Mode Pointer
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6236      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6237      /*  ETH_17_GETHMACV2_E_PARAM_POINTER */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6238      DevError = Eth_17_GEthMacV2_lDetChkPointerInvalid(
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6239                            CtrlModePtr, ETH_17_GETHMACV2_SID_GETCONTROLLERMODE);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6240    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6241    /* [cover parentID={1773F3E3-3592-4404-ABE8-3DCE334FA099}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6242    Valid Controller Mode Pointer
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6243    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6244    if(DevError != ETH_17_GETHMACV2_E_DET_NO_ERR)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6245    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6246      /* [cover parentID={9C156E09-4247-4d88-9A3D-0CF100D9BFEA}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6247      Set Return Value = E_NOT_OK
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6248      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6249      RetValue = E_NOT_OK;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6250    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6251    else
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6252  #endif /* End of ETH_17_GETHMACV2_DEV_ERROR_DETECT */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6253    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6254      /* Get controller status */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6255      EthLocalCoreStatusPtr = Eth_17_GEthMacV2_lGetCtrlStatusPtr(CtrlIdx);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6256  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6257      /* [cover parentID={FF5725FE-DE43-4d66-862D-43AB3AAB97F4}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6258      Get current controller mode and store it in Controller Mode pointer
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6259      parameter
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6260      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6261      *CtrlModePtr = EthLocalCoreStatusPtr->
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6262                          EthRunTimeOpertnData.EthControllerMode;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6263  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6264      /* [cover parentID={8946DFC5-E80F-4491-BB0F-40F41C9BC48B}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6265      Set Return Value = E_OK
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6266      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6267      RetValue = E_OK;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6268    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6269  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6270    return RetValue;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6271  }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6272  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6273  /*******************************************************************************
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6274  ** Traceability    : [cover parentID={E66B1573-F50C-4eb2-9F90-504A0D16C4E4}]  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6275  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6276  ** Syntax           : void Eth_17_GEthMacV2_GetPhysAddr( const uint8 CtrlIdx, **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6277  **                                             uint8* const PhysAddrPtr )     **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6278  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6279  ** Description      : Obtains the physical source address used by the         **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6280  **                    indexed controller                                      **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6281  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6282  ** [/cover]                                                                   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6283  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6284  ** Service ID       : 0x08                                                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6285  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6286  ** Sync/Async       : Synchronous                                             **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6287  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6288  ** Reentrancy       : Non -Reentrant                                          **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6289  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6290  ** Parameters (in)  : CtrlIdx   - Index of the controller                     **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6291  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6292  ** Parameters (out) : Physical source address (MAC address) in network byte   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6293  **                    order.                                                  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6294  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6295  ** Return value     : None                                                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6296  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6297  *******************************************************************************/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6298  void Eth_17_GEthMacV2_GetPhysAddr(const uint8 CtrlIdx, uint8* const PhysAddrPtr)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6299  {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6300    /* [cover parentID={00D52A11-9D4D-4a27-BD5B-C6B9A33FEC0A}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6301    DET is enabled
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6302    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6303  #if(ETH_17_GETHMACV2_DEV_ERROR_DETECT == STD_ON)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6304    uint8 DevError;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6305  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6306    /* [cover parentID={39D90178-4700-4dfd-B047-102862E3ED6D}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6307    Validate Physical Address Pointer parameter
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6308    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6309    /* ETH_17_GETHMACV2_E_PARAM_POINTER */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6310    DevError = Eth_17_GEthMacV2_lDetChkPointerInvalid(
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6311                              PhysAddrPtr, ETH_17_GETHMACV2_SID_GETPHYADDRESS);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6312  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6313    /* [cover parentID={798830FB-B09B-4b2f-8D1C-38E645CA26C8}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6314    Valid Physical Address Pointer
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6315    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6316    if(DevError == ETH_17_GETHMACV2_E_DET_NO_ERR)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6317    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6318      /* Check if Eth_17_GEthMacV2_Init is successful */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6319      /* [cover parentID={981D6214-E9E3-4482-817C-1C98D99E072E}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6320      Check Driver is initialized
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6321      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6322      DevError = Eth_17_GEthMacV2_lDetChkNoInitStage1(
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6323                                      ETH_17_GETHMACV2_SID_GETPHYADDRESS);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6324    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6325    /* [cover parentID={8E4098CD-641D-47f3-B3AB-6001E13C46CA}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6326    Driver Initialized
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6327    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6328    if(DevError == ETH_17_GETHMACV2_E_DET_NO_ERR)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6329    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6330      /* ETH_17_GETHMACV2_E_INV_CTRL_IDX Check if CtrlIdx is valid */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6331      /* [cover parentID={D3665E14-66A7-4583-AB5B-6FC616FD1F11}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6332      Validate Controller Index
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6333      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6334      DevError = Eth_17_GEthMacV2_lDetChkCtrlIdxInvalid(
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6335                                  CtrlIdx, ETH_17_GETHMACV2_SID_GETPHYADDRESS);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6336    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6337    /* [cover parentID={74340F2C-F2BE-46a8-98B3-4340F1B03D76}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6338    Valid Controller Index
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6339    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6340    if(DevError == ETH_17_GETHMACV2_E_DET_NO_ERR)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6341    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6342      /* Check if controller init is Successful in
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6343      Eth_17_GEthMacV2_SetControllerMode */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6344      /* [cover parentID={C9505D57-62A2-4481-AFB1-70868DCD961C}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6345      Check if controller is initialized
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6346      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6347      DevError = Eth_17_GEthMacV2_lDetChkNoInit(CtrlIdx,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6348                                ETH_17_GETHMACV2_SID_GETPHYADDRESS);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6349    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6350    /* [cover parentID={8F0A5F63-1045-4cad-B395-13C3DDA8E55F}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6351    If controller is initialized
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6352    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6353    if(DevError == ETH_17_GETHMACV2_E_DET_NO_ERR)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6354  #endif /* End of ETH_17_GETHMACV2_DEV_ERROR_DETECT */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6355    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6356      /* [cover parentID={EB764153-0DBF-4d07-9C58-C4068D7C44A3}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6357      Get the Controller Physical source Address (MAC address) and fill
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6358      in physical address pointer parameter
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6359      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6360      Eth_17_GEthMacV2_lGetPhysAddr(CtrlIdx, PhysAddrPtr);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6361    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6362  }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6363  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6364  #if (ETH_17_GETHMACV2_ENA_MII_API == STD_ON)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6365  /*******************************************************************************
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6366  ** Traceability    : [cover parentID={2D03C5C6-9FD4-48f2-B9D4-08E39A5B8B0B}]  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6367  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6368  ** Syntax           : Std_ReturnType Eth_17_GEthMacV2_WriteMii(               **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6369  **                                        const uint8 CtrlIdx,                **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6370  **                                        const uint8 TrcvIdx,                **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6371  **                                        const uint8 RegIdx,                 **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6372  **                                        const uint16 RegVal)                **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6373  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6374  ** Description      : Configures a transceiver register or triggers a function**
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6375  **                    offered by the transceiver                              **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6376  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6377  ** [/cover]                                                                   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6378  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6379  ** Service ID       : 0x05                                                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6380  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6381  ** Sync/Async       : Synchronous                                             **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6382  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6383  ** Reentrancy       : Non Reentrant                                           **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6384  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6385  ** Parameters (in)  : CtrlIdx - Index of the controller                       **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6386  **                    TrcvIdx - Index of the transceiver on the MII           **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6387  **                    RegIdx  - Index of the transceiver register on the MII  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6388  **                    RegVal  - Value to be written into the indexed register **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6389  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6390  ** Parameters (out) : None                                                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6391  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6392  ** Return value     : E_OK     - Service Accepted                             **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6393  **                    E_NOT_OK - Service denied / error detected              **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6394  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6395  *******************************************************************************/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6396  Std_ReturnType Eth_17_GEthMacV2_WriteMii(const uint8 CtrlIdx,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6397                  const uint8 TrcvIdx, const uint8 RegIdx, const uint16 RegVal)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6398  {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6399    const Eth_17_GEthMacV2_CoreCtrlConfigType *EthLocalCtrlCfgPtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6400    uint32 AddressRegVal;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6401    uint32 GmiiBusyBitVal;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6402    uint32 GmiiBusyBitWaitTicks;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6403    uint32 BaseSTMTick;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6404    uint32 CurrSTMTick;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6405    uint32 DelayTickResolution;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6406    Ifx_GETH *EthCtrlAddPtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6407    Std_ReturnType RetValue;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6408  #if(ETH_17_GETHMACV2_DEV_ERROR_DETECT == STD_ON)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6409    uint8 DevError;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6410  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6411    boolean IsTimeExpired;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6412  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6413    /* [cover parentID={A60A34CA-299A-4a8e-87D9-0FFF55F64F09}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6414    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6415    RetValue = E_NOT_OK;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6416  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6417    /* [cover parentID={73002AE2-C32B-4a3f-A05E-D8DCCDEBD569}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6418    DET is enabled
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6419    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6420  #if(ETH_17_GETHMACV2_DEV_ERROR_DETECT == STD_ON)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6421    /* [cover parentID={CE3ED190-6EA7-4382-838C-B4971D1DD86C}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6422    Check Eth_Init is successfully executed before
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6423    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6424    DevError = Eth_17_GEthMacV2_lDetChkNoInitStage1
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6425                                (ETH_17_GETHMACV2_SID_WRITEMII);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6426  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6427    /* [cover parentID={E1D1EF14-7341-4f26-A3B1-699E36C8F2F3}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6428    Driver Initialized
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6429    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6430    if(DevError == ETH_17_GETHMACV2_E_DET_NO_ERR)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6431    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6432      /* [cover parentID={A64DC749-CC81-499c-9C6F-B0595C3346A7}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6433      Validate Controller Index
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6434      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6435      /*  ETH_17_GETHMACV2_E_INV_CTRL_IDX */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6436      DevError = Eth_17_GEthMacV2_lDetChkCtrlIdxInvalid(CtrlIdx,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6437                            ETH_17_GETHMACV2_SID_WRITEMII);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6438    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6439    /* [cover parentID={14F34BC2-D95E-486e-A05B-FC094CA35502}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6440    Valid Controller Index
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6441    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6442    if(DevError == ETH_17_GETHMACV2_E_DET_NO_ERR)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6443  #endif /* End of ETH_17_GETHMACV2_DEV_ERROR_DETECT */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6444    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6445      /* Get base address of the indexed controller */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6446      EthCtrlAddPtr = Eth_17_GEthMacV2_CtrlBaseAddrPtr[CtrlIdx];
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6447  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6448      /* Get controller configuration data */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6449      EthLocalCtrlCfgPtr = Eth_17_GEthMacV2_lGetCtrlConfigPtr(CtrlIdx);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6450  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6451      /* Update 16-bit data value which is to be written to the PHY
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6452         in upcoming write operation */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6453      EthCtrlAddPtr->MAC_MDIO_DATA.U = (uint32)RegVal;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6454  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6455      /* [cover parentID={A7516CEA-6F20-48ff-AD86-D30A3BCF1D52}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6456      Update MDIO Address Register for Write Operation ( Update MDIO address
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6457      register-with Transceiver Index, with Register Index and as WRITE COMMAND)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6458      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6459      AddressRegVal = (uint32)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6460       ((((uint32)TrcvIdx & (uint32)IFX_GETH_MAC_MDIO_ADDRESS_PA_MSK) <<
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6461                                 (uint32)IFX_GETH_MAC_MDIO_ADDRESS_PA_OFF) |
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6462       (((uint32)RegIdx & (uint32)IFX_GETH_MAC_MDIO_ADDRESS_RDA_MSK) <<
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6463                               (uint32)IFX_GETH_MAC_MDIO_ADDRESS_RDA_OFF) |
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6464       ((uint32)((uint32)(EthLocalCtrlCfgPtr->EthMdcRegVal) <<
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6465                                       IFX_GETH_MAC_MDIO_ADDRESS_CR_OFF)) |
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6466       (uint32)ETH_17_GETHMACV2_WRITECOMMAND |
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6467       (uint32) ETH_17_GETHMACV2_GMIIBUSYSET);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6468  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6469      EthCtrlAddPtr->MAC_MDIO_ADDRESS.U = AddressRegVal;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6470  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6471      /* Wait until Write is completed */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6472      /* Get STM timer current resolution and calculate number of ticks to wait*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6473      DelayTickResolution = Mcal_DelayTickResolution();
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6474  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6475      GmiiBusyBitWaitTicks  =
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6476                       (ETH_17_GETHMACV2_MAXTIMEOUT_COUNT / DelayTickResolution);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6477  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6478      /* Do not allow ticks to wait to be zero, if STM timer resolution is lower*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6479      if(GmiiBusyBitWaitTicks == 0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6480      {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6481        GmiiBusyBitWaitTicks++;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6482      }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6483  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6484      /*Get current STM tick*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6485      CurrSTMTick = Mcal_DelayGetTick();
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6486      BaseSTMTick = CurrSTMTick;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6487      IsTimeExpired = FALSE;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6488  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6489      do
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6490      {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6491        GmiiBusyBitVal = (uint32)EthCtrlAddPtr->MAC_MDIO_ADDRESS.B.GB;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6492  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6493        /* Check wait time is reached at maximum timeout configured*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6494        if((((uint32)((CurrSTMTick - BaseSTMTick) &
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6495               ETH_17_GETHMACV2_STM_TICK_OVERFLOW)) >= GmiiBusyBitWaitTicks) &&
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6496             (GmiiBusyBitVal == (uint32)ETH_17_GETHMACV2_BUSY_ST))
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6497        {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6498          /*Timeout Happened and write is not completed yet*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6499          IsTimeExpired = TRUE;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6500        }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6501  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6502        /*Get current STM tick*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6503        CurrSTMTick = Mcal_DelayGetTick();
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6504  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6505      }while((GmiiBusyBitVal == (uint32)ETH_17_GETHMACV2_BUSY_ST) &&
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6506             (IsTimeExpired == FALSE));
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6507  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6508      /*Check Timeout error in case of Hardware issue*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6509      /* [cover parentID={02FE1D08-24C2-4ef9-A3BA-436E05B88D5F}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6510      Timeout Elapsed
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6511      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6512      if(IsTimeExpired == FALSE)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6513      {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6514        /* [cover parentID={247F4197-E9D3-4adc-9114-9E9203DBD8E7}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6515        Indicate Write confirmation to Ethernet transceiver driver
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6516        [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6517        EthTrcv_WriteMiiIndication(CtrlIdx, TrcvIdx, RegIdx);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6518  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6519        /* [cover parentID={BF4D56F2-9876-40b3-9DE0-9817573729D0}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6520        [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6521        RetValue = E_OK;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6522      }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6523    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6524  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6525    return RetValue;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6526  }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6527  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6528  /*******************************************************************************
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6529  ** Traceability    : [cover parentID={FB6399A9-548D-4b52-96C7-B2D3D98435CC}]  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6530  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6531  ** Syntax           : Std_ReturnType Eth_17_GEthMacV2_ReadMii(                **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6532  **                                   const uint8 CtrlIdx,                     **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6533  **                                   const uint8 TrcvIdx, const uint8 RegIdx, **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6534  **                                   uint16 *const RegValPtr)                 **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6535  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6536  ** Description      : Reads a transceiver register                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6537  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6538  *** [/cover]                                                                  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6539  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6540  ** Service ID       : 0x06                                                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6541  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6542  ** Sync/Async       : Synchronous                                             **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6543  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6544  ** Reentrancy       : Non Reentrant                                           **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6545  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6546  ** Parameters (in)  : CtrlIdx - Index of the controller                       **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6547  **                    TrcvIdx - Index of the transceiver on the MII           **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6548  **                    RegIdx  - Index of the transceiver register on the MII  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6549  ** Parameters (out) : *RegVal - Filled with the register content of the       **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6550  **                              indexed register                              **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6551  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6552  ** Return value     : E_OK     - Service Accepted                             **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6553  **                    E_NOT_OK - Service denied / error detected              **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6554  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6555  *******************************************************************************/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6556  Std_ReturnType Eth_17_GEthMacV2_ReadMii(const uint8 CtrlIdx,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6557                                          const uint8 TrcvIdx,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6558                                          const uint8 RegIdx,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6559                                          uint16* const RegValPtr)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6560  {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6561    const Eth_17_GEthMacV2_CoreCtrlConfigType *EthLocalCtrlCfgPtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6562    uint32 AddressRegVal;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6563    uint32 GmiiBusyBitVal;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6564    uint32 GmiiBusyBitWaitTicks;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6565    uint32 BaseSTMTick;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6566    uint32 CurrSTMTick;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6567    uint32 DelayTickResolution;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6568    Ifx_GETH *EthCtrlAddPtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6569    Std_ReturnType RetValue;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6570  #if(ETH_17_GETHMACV2_DEV_ERROR_DETECT == STD_ON)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6571    uint8 DevError;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6572  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6573    boolean IsTimeExpired;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6574  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6575    /* [cover parentID={7DD107BE-724B-48a2-AE24-01B8F318D383}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6576    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6577    RetValue = E_NOT_OK;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6578  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6579    /* [cover parentID={FB55010C-7123-4f53-99BD-7A5A6F40D1A9}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6580    DET is enabled
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6581    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6582  #if(ETH_17_GETHMACV2_DEV_ERROR_DETECT == STD_ON)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6583    /* [cover parentID={75B15877-A179-43c3-9600-9A235DFC171A}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6584    Check if driver is initialized
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6585    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6586    DevError = Eth_17_GEthMacV2_lDetChkNoInitStage1(
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6587                                     ETH_17_GETHMACV2_SID_READMII);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6588  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6589    /* [cover parentID={53CB3E9D-F5D7-451e-A1F5-271ED55CB33E}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6590    Driver Initialized
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6591    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6592    if(DevError == ETH_17_GETHMACV2_E_DET_NO_ERR)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6593    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6594      /* [cover parentID={5954E3C2-DA5B-4b78-ABEE-B1FFDA454B7C}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6595      Validate Controller Index
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6596      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6597      /*  ETH_17_GETHMACV2_E_INV_CTRL_IDX */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6598      DevError = Eth_17_GEthMacV2_lDetChkCtrlIdxInvalid(CtrlIdx,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6599                                                ETH_17_GETHMACV2_SID_READMII);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6600    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6601    /* [cover parentID={14FEBB7F-102B-4943-80B1-D18CABEC4CDE}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6602    Valid Controller Index
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6603    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6604    if(DevError == ETH_17_GETHMACV2_E_DET_NO_ERR)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6605    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6606      /* [cover parentID={EE0524AC-FF4E-4385-953F-C8FF914E24BC}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6607      Validate Register Value Pointer
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6608      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6609      /* ETH_17_GETHMACV2_E_PARAM_POINTER. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6610      DevError = Eth_17_GEthMacV2_lDetChkPointerInvalid(RegValPtr,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6611                                                ETH_17_GETHMACV2_SID_READMII);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6612    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6613    /* [cover parentID={C2FD8170-F068-4f08-A62E-82A92A5695DD}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6614    Valid Register Value Pointer
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6615    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6616    if (DevError == ETH_17_GETHMACV2_E_DET_NO_ERR)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6617  #endif /* End of ETH_17_GETHMACV2_DEV_ERROR_DETECT */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6618    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6619      /* get base address of the indexed controller */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6620      EthCtrlAddPtr = Eth_17_GEthMacV2_CtrlBaseAddrPtr[CtrlIdx];
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6621  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6622      /* Get controller configuration data */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6623      EthLocalCtrlCfgPtr = Eth_17_GEthMacV2_lGetCtrlConfigPtr(CtrlIdx);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6624  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6625      /* Update MDIO Address register for read operation */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6626      AddressRegVal = (uint32)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6627        ((((uint32)TrcvIdx & (uint32)IFX_GETH_MAC_MDIO_ADDRESS_PA_MSK) <<
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6628                                 (uint32)IFX_GETH_MAC_MDIO_ADDRESS_PA_OFF) |
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6629        (((uint32)RegIdx & (uint32)IFX_GETH_MAC_MDIO_ADDRESS_RDA_MSK) <<
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6630                                 (uint32)IFX_GETH_MAC_MDIO_ADDRESS_RDA_OFF) |
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6631        ((uint32)((uint32)(EthLocalCtrlCfgPtr->EthMdcRegVal) <<
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6632                                         IFX_GETH_MAC_MDIO_ADDRESS_CR_OFF)) |
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6633        (uint32)ETH_17_GETHMACV2_READCOMMAND |
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6634        (uint32)ETH_17_GETHMACV2_GMIIBUSYSET);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6635  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6636      EthCtrlAddPtr->MAC_MDIO_ADDRESS.U = (uint32)AddressRegVal;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6637  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6638      /* [cover parentID={8B62223D-4349-41b3-9B3F-E9899608CDA0}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6639      Wait until Read Operation Completed (By polling GMII Busy bit)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6640      or Timeout elapsed
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6641      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6642      /* Get STM timer current resolution and calculate number of ticks to wait*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6643      DelayTickResolution = Mcal_DelayTickResolution();
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6644      GmiiBusyBitWaitTicks  =
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6645                     (ETH_17_GETHMACV2_MAXTIMEOUT_COUNT / DelayTickResolution);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6646  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6647      /* Do not allow ticks to wait to be zero, if STM timer resolution is lower*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6648      if(GmiiBusyBitWaitTicks == 0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6649      {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6650        GmiiBusyBitWaitTicks++;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6651      }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6652  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6653      /*Get current STM tick*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6654      CurrSTMTick = Mcal_DelayGetTick();
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6655      BaseSTMTick = CurrSTMTick;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6656      IsTimeExpired = FALSE;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6657  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6658      do
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6659      {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6660        GmiiBusyBitVal = (uint32)EthCtrlAddPtr->MAC_MDIO_ADDRESS.B.GB;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6661  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6662        /* Check wait time is reached at maximum timeout configured */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6663        if((((uint32)((CurrSTMTick - BaseSTMTick) &
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6664               ETH_17_GETHMACV2_STM_TICK_OVERFLOW)) >= GmiiBusyBitWaitTicks) &&
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6665           (GmiiBusyBitVal == (uint32)ETH_17_GETHMACV2_BUSY_ST))
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6666        {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6667          /* Timeout Happened and read is not completed yet */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6668          IsTimeExpired = TRUE;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6669        }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6670  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6671        /*Get current STM tick*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6672        CurrSTMTick = Mcal_DelayGetTick();
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6673  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6674      }while((GmiiBusyBitVal == (uint32)ETH_17_GETHMACV2_BUSY_ST) &&
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6675             (IsTimeExpired == FALSE));
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6676  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6677      /*Check if Timeout error happened in case of Hardware issue*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6678      /* [cover parentID={FA527014-CBBC-43d3-80E9-32E156CABED4}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6679      Timeout Elapsed
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6680      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6681      if(IsTimeExpired == FALSE)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6682      {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6683        /* [cover parentID={80894A67-BC13-4a95-B123-C327B41CAC98}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6684        Read data from MDIO Data Register to and copy to Register Value Pointer
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6685        (function output parameter)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6686        [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6687        /*Read is successful. Read register value and store to out parameter */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6688        /* After Successful read from PHY, Data available at WORD Register*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6689        *RegValPtr = (uint16)(EthCtrlAddPtr->MAC_MDIO_DATA.B.GD);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6690  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6691        /* [cover parentID={84F6D221-DD96-47c6-85CF-F78F904598EE}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6692        Indicate/Provide read register value to Ethernet transceiver driver
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6693        [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6694        EthTrcv_ReadMiiIndication(CtrlIdx,TrcvIdx, RegIdx,(uint8)*RegValPtr);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6695  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6696        /* [cover parentID={B7D11C7B-2C0A-414d-B8C7-F31B72792242}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6697        [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6698        RetValue = E_OK;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6699      }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6700    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6701    return RetValue;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6702  }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6703  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6704  #endif /* End of ETH_17_GETHMACV2_ENA_MII_API */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6705  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6706  /*******************************************************************************
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6707  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6708  ** Traceability    : [cover parentID={B3AB992E-0BB0-4e76-A673-560FCEBD27E7}]  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6709  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6710  ** Syntax           : void Eth_17_GEthMacV2_TxConfirmation(                   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6711  **                                                      const uint8 CtrlIdx)  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6712  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6713  ** Description      : Triggers frame transmission confirmation                **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6714  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6715  ** [/cover]                                                                   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6716  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6717  ** Service ID       : 0x0C                                                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6718  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6719  ** Sync/Async       : Synchronous                                             **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6720  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6721  ** Reentrancy       : Non Reentrant                                           **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6722  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6723  ** Parameters (in)  : CtrlIdx  - Index of the controller                      **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6724  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6725  ** Parameters (out) : None                                                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6726  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6727  ** Return value     : None                                                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6728  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6729  *******************************************************************************/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6730  void Eth_17_GEthMacV2_TxConfirmation(const uint8 CtrlIdx)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6731  {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6732    const Eth_17_GEthMacV2_CoreCtrlConfigType *EthLocalCtrlCfgPtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6733  #if(ETH_17_GETHMACV2_DEV_ERROR_DETECT == STD_ON)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6734    const Eth_17_GEthMacV2_CtrlStatusType *EthLocalCoreStatusPtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6735    uint8 DevError;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6736  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6737    uint8 IntEnabled;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6738  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6739    /* [cover parentID={F9C5C255-5EAF-41b7-97C1-ADC9986F8220}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6740    DET is Enabled
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6741    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6742  #if(ETH_17_GETHMACV2_DEV_ERROR_DETECT == STD_ON)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6743    /* Check if Eth_17_GEthMacV2_Init is successful */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6744    /* [cover parentID={B177661E-7195-4804-BF23-EE1F56849CD3}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6745    Check Driver is initialized
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6746    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6747    DevError = Eth_17_GEthMacV2_lDetChkNoInitStage1
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6748                                     (ETH_17_GETHMACV2_SID_TXCONFIRMATION);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6749  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6750    /* [cover parentID={94ECD966-EC85-4bf1-B9B7-D82D867D1A2D}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6751    Driver Initialized
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6752    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6753    if(DevError == ETH_17_GETHMACV2_E_DET_NO_ERR)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6754    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6755      /* [cover parentID={225FBFDD-F764-42b1-9808-F4BDA66C226D}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6756      Validate Controller Index
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6757      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6758      DevError = Eth_17_GEthMacV2_lDetChkCtrlIdxInvalid(
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6759                                  CtrlIdx, ETH_17_GETHMACV2_SID_TXCONFIRMATION);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6760    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6761  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6762    /* [cover parentID={2EED28B3-3971-4808-BF88-435DA5FCA0D2}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6763    Valid Controller Index
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6764    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6765    if(DevError == ETH_17_GETHMACV2_E_DET_NO_ERR)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6766    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6767      /* Check if controller init is successful in
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6768      Eth_17_GEthMacV2_SetControllerMode */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6769      /* [cover parentID={27ADBA64-7BDD-49cf-9921-5C648B272CD5}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6770      Check if controller is initialized
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6771      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6772      DevError = Eth_17_GEthMacV2_lDetChkNoInit(CtrlIdx,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6773                              ETH_17_GETHMACV2_SID_TXCONFIRMATION);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6774    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6775  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6776    /* [cover parentID={91CC90A8-C801-4374-A025-FEEE69A992D9}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6777    If controller is initialized
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6778    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6779    if(DevError == ETH_17_GETHMACV2_E_DET_NO_ERR)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6780    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6781      /* Get controller status */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6782      EthLocalCoreStatusPtr = Eth_17_GEthMacV2_lGetCtrlStatusPtr(CtrlIdx);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6783  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6784      /* [cover parentID={FD9294C7-DD92-492b-B0B6-CEAB3C40CCB9}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6785      Validate Controller Mode
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6786      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6787      DevError = Eth_17_GEthMacV2_lDetCheckMode(
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6788                    ETH_17_GETHMACV2_SID_TXCONFIRMATION, EthLocalCoreStatusPtr);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6789    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6790    /* [cover parentID={806299A9-A8E5-4772-AA10-3770D20F2475}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6791    Valid Controller Mode
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6792    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6793    if(DevError == ETH_17_GETHMACV2_E_DET_NO_ERR)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6794  #endif /* End of ETH_17_GETHMACV2_DEV_ERROR_DETECT */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6795    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6796      /* Get controller configuration data */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6797      EthLocalCtrlCfgPtr = Eth_17_GEthMacV2_lGetCtrlConfigPtr(CtrlIdx);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6798  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6799      /* If Tx Isr is enabled then confirmation is done in ISR */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6800      IntEnabled = (uint8)((EthLocalCtrlCfgPtr->EthCtrlProperties >>
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6801            ETH_17_GETHMACV2_TXINT_POS) & ETH_17_GETHMACV2_TXINT_MSK);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6802  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6803      /* [cover parentID={7BF2533F-632E-4999-B57B-F032763BCB35}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6804      If Tx Interrupt is enabled
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6805      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6806      if(IntEnabled == ETH_17_GETHMACV2_DISABLE)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6807      {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6808        /* Local function to confirm all successfully transmitted frames */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6809        /* [cover parentID={F7F37F01-BAB6-453f-9EF7-5639A92E4892}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6810        [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6811        Eth_17_GEthMacV2_lConfirmTxFrames(CtrlIdx);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6812      }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6813    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6814  }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6815  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6816  /*******************************************************************************
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6817  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6818  ** Traceability    : [cover parentID={0A70B1F3-74DC-4e84-B56C-90A1AC70475F}]  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6819  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6820  ** Syntax           : Std_ReturnType Eth_17_GEthMacV2_Transmit(               **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6821  **                    const uint8 CtrlIdx, const Eth_BufIdxType BufIdx,       **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6822  **                    const Eth_FrameType FrameType,                          **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6823  **                    boolean TxConfirmation, const uint16 LenByte,           **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6824  **                    const uint8* const PhysAddrPtr)                         **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6825  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6826  ** Description      : Triggers transmission of a previously                   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6827  **                    filled transmit buffer                                  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6828  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6829  ** [/cover]                                                                   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6830  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6831  ** Service ID       : 0x0A                                                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6832  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6833  ** Sync/Async       : Synchronous                                             **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6834  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6835  ** Reentrancy       : Non Reentrant                                           **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6836  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6837  ** Parameters (in)  : CtrlIdx  - Index of the controller                      **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6838  **                    BufIdx - Index of the buffer resource                   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6839  **                    FrameType- Ethernet frame type                          **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6840  **                    TxConfirmation - Activates transmission confirmation    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6841  **                    LenByte - Data length in byte                           **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6842  **                    PhysAddrPtr - Physical target address                   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6843  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6844  ** Parameters (out) : None                                                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6845  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6846  ** Return value     : E_OK     - Success                                      **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6847  **                    E_NOT_OK - Transmission failed                          **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6848  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6849  *******************************************************************************/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6850  /*******************************************************************************
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6851                             Ethernet Frame Format
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6852  +----------+-------------+--------------+-----------------------+--------------+
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6853  +  DesAddr +  SourceAddr + FrameLen /   + Frame Data /          +   CheckSum   +
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6854  + (6Bytes) +   (6Bytes)  + Type(2Bytes) + Payload(46-1500Bytes) +    (4Bytes)  +
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6855  +----------+-------------+--------------+-----------------------+--------------+
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6856  *******************************************************************************/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6857  Std_ReturnType Eth_17_GEthMacV2_Transmit(
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6858               const uint8 CtrlIdx, const Eth_BufIdxType BufIdx,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6859               const Eth_FrameType FrameType, const boolean TxConfirmation,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6860               const uint16 LenByte, const uint8* const PhysAddrPtr)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6861  {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6862    const Eth_17_GEthMacV2_CtrlStatusType *EthLocalCoreStatusPtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6863  #if (ETH_17_GETHMACV2_DEV_ERROR_DETECT == STD_ON)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6864    const Eth_17_GEthMacV2_CoreCtrlConfigType *EthLocalCtrlCfgPtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6865    uint16 BufferIdx;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6866    uint16 PrioVal;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6867    uint16 TxBufTotal;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6868    uint8 FifoIdx;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6869  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6870    uint8 DevError;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6871    Std_ReturnType RetVal;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6872  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6873    /* [cover parentID={107F63AC-83C0-43c3-B0D8-F84AEAC9DBE0}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6874    DET is Enabled
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6875    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6876  #if(ETH_17_GETHMACV2_DEV_ERROR_DETECT == STD_ON)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6877  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6878    BufferIdx = (uint16)(BufIdx & (uint32)ETH_17_GETHMACV2_BUFIDX_MASK);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6879  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6880    PrioVal = (uint16)((BufIdx & (uint32)ETH_17_GETHMACV2_CHNLIDX_MASK) >>
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6881                                          (uint8)ETH_17_GETHMACV2_FIFOIDX_POS);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6882  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6883    /* Check if Eth_17_GEthMacV2_Init is successful */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6884    /* [cover parentID={8512B9FD-9AA6-4498-AF33-9B41512C2E7C}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6885    Check Driver is initialized
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6886    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6887    DevError = Eth_17_GEthMacV2_lDetChkNoInitStage1(
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6888                                          ETH_17_GETHMACV2_SID_TRANSMIT);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6889  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6890    /* [cover parentID={5ADB4E5D-4280-4b14-A41E-E16D1AD5205F}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6891    Driver Initialized
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6892    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6893    if(DevError == ETH_17_GETHMACV2_E_DET_NO_ERR)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6894    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6895      /* [cover parentID={F2C0443B-28D8-4e1d-9FBD-09DB8B0F228A}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6896      Validate Controller Index
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6897      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6898      DevError = Eth_17_GEthMacV2_lDetChkCtrlIdxInvalid(CtrlIdx,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6899                                   ETH_17_GETHMACV2_SID_TRANSMIT);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6900    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6901    /* [cover parentID={03D775C8-2E71-4de1-96BD-71E59350FC0A}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6902    Valid Controller Index
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6903    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6904    if(DevError == ETH_17_GETHMACV2_E_DET_NO_ERR)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6905    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6906      /* Check if controller init is successful in
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6907       Eth_17_GEthMacV2_SetControllerMode */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6908      /* [cover parentID={AFF6F650-5B7B-4803-A728-3AD8FB2AC28B}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6909      Check if controller is initialized
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6910      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6911      DevError = Eth_17_GEthMacV2_lDetChkNoInit(CtrlIdx,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6912                                ETH_17_GETHMACV2_SID_TRANSMIT);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6913    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6914    /* [cover parentID={F1E5C27B-AC68-415f-8F37-AEC0F380C50C}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6915    Is controller initialized ?
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6916    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6917    if(DevError == ETH_17_GETHMACV2_E_DET_NO_ERR)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6918    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6919      /* Get controller configuration data */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6920      EthLocalCtrlCfgPtr = Eth_17_GEthMacV2_lGetCtrlConfigPtr(CtrlIdx);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6921  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6922      /* Get controller status */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6923      EthLocalCoreStatusPtr = Eth_17_GEthMacV2_lGetCtrlStatusPtr(CtrlIdx);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6924  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6925      /* [cover parentID={8A3925B0-2520-4766-9F82-9ABB8B84A028}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6926      Is the index to FIFO reference within valid range ?
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6927      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6928      if (PrioVal >= (uint16)(EthLocalCtrlCfgPtr->EthNumTxChnls))
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6929      {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6930        (void)Det_ReportError(ETH_17_GETHMACV2_MODULE_ID,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6931                    ETH_17_GETHMACV2_INSTANCE_ID,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6932                    ETH_17_GETHMACV2_SID_TRANSMIT, ETH_17_GETHMACV2_E_INV_PARAM);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6933  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6934        DevError = ETH_17_GETHMACV2_E_INV_PARAM;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6935      }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6936      else
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6937      {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6938        TxBufTotal = EthLocalCtrlCfgPtr->EthTxFifoCfgPtr[PrioVal].NumOfTxBuffers;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6939  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6940        FifoIdx = EthLocalCtrlCfgPtr->EthTxFifoCfgPtr[PrioVal].TxFifoIdx;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6941  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6942        /* [cover parentID={3E40572C-F888-4dc1-B3D8-BE79ADA7B52D}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6943        BufIdx(Input parameter) less than Total Tx buffer allocated
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6944        [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6945        if(BufferIdx >= TxBufTotal)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6946        {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6947          /* [cover parentID={CB09140D-A671-48ab-9797-074ED5BD5FF2}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6948          Report DET error ( Invalid Parameter)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6949          [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6950          (void)Det_ReportError(ETH_17_GETHMACV2_MODULE_ID,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6951                    ETH_17_GETHMACV2_INSTANCE_ID,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6952                    ETH_17_GETHMACV2_SID_TRANSMIT,ETH_17_GETHMACV2_E_INV_PARAM);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6953  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6954          DevError = ETH_17_GETHMACV2_E_INV_PARAM;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6955        }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6956        /* [cover parentID={222E0AC2-A8FB-48f9-8907-7C618CDFA9CB}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6957        BufIdx(Input parameter) is the one allocated to application
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6958        ( Buffer status is USED)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6959        [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6960        else if(EthLocalCoreStatusPtr->EthBuffDescPtr->
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6961            EthTxBuffTablePtr[FifoIdx][BufferIdx].BuffStatus !=
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6962                ETH_17_GETHMACV2_BUFFER_USED)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6963        {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6964          /* Report DET error ( Invalid Parameter) */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6965          (void)Det_ReportError(ETH_17_GETHMACV2_MODULE_ID,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6966                      ETH_17_GETHMACV2_INSTANCE_ID,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6967                      ETH_17_GETHMACV2_SID_TRANSMIT,ETH_17_GETHMACV2_E_INV_PARAM);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6968  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6969          DevError = ETH_17_GETHMACV2_E_INV_PARAM;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6970        }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6971        /* [cover parentID={7E9FD58D-E74A-4a99-8415-F8678F597ADC}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6972        LenByte parameter values is greater than buffer length allocated
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6973        (allocated from ProvideTxBuffer API)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6974        [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6975        else if(LenByte > EthLocalCoreStatusPtr->EthBuffDescPtr->
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6976                  EthTxBuffTablePtr[FifoIdx][BufferIdx].BuffLengthReqstd)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6977        {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6978          /* Report DET error (Invalid Parameter) */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6979          (void)Det_ReportError(ETH_17_GETHMACV2_MODULE_ID,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6980                      ETH_17_GETHMACV2_INSTANCE_ID,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6981                      ETH_17_GETHMACV2_SID_TRANSMIT,ETH_17_GETHMACV2_E_INV_PARAM);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6982  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6983          DevError = ETH_17_GETHMACV2_E_INV_PARAM;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6984        }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6985        else
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6986        {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6987          /*Do nothing. No actions required*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6988        }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6989      }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6990    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6991    /* [cover parentID={6E002E03-818E-4236-9698-C8D297C1E53E}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6992    Any parameter error detected ?
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6993    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6994    if(DevError == ETH_17_GETHMACV2_E_DET_NO_ERR)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6995    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6996      /* [cover parentID={AB30BD45-3C7B-4850-BF96-602184BBFEA5}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6997      Validate PhysAddrPtr Pointer
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6998      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  6999      DevError = Eth_17_GEthMacV2_lDetChkPointerInvalid(PhysAddrPtr,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7000                                                 ETH_17_GETHMACV2_SID_TRANSMIT);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7001    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7002  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7003    /* [cover parentID={9FCAC9BD-A09B-44f6-9268-5A469019FCB7}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7004    Valid PhysAddrPtr Pointer
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7005    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7006    if(DevError == ETH_17_GETHMACV2_E_DET_NO_ERR)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7007  #endif /* (ETH_17_GETHMACV2_DEV_ERROR_DETECT == STD_ON) */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7008    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7009      /* Get controller status */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7010      EthLocalCoreStatusPtr = Eth_17_GEthMacV2_lGetCtrlStatusPtr(CtrlIdx);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7011  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7012      /* [cover parentID={B0C4D9A0-89ED-409d-B57E-4DB97BC69301}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7013      Validate Controller Mode
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7014      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7015      DevError = Eth_17_GEthMacV2_lDetCheckMode(ETH_17_GETHMACV2_SID_TRANSMIT,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7016                                                EthLocalCoreStatusPtr);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7017    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7018    /* [cover parentID={26D9553D-47A4-48c1-AE89-BFE14E6CF662}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7019    Valid Controller Mode
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7020    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7021    if (DevError == ETH_17_GETHMACV2_E_DET_NO_ERR)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7022    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7023      /* [cover parentID={DA527C3D-E473-4bfe-9D73-263D9DC78F1F}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7024      Trigger Transmission
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7025      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7026      /* [cover parentID={4D8D6356-811D-4736-A113-E61D7A2B4F12}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7027      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7028      RetVal = Eth_17_GEthMacV2_lTransmit(CtrlIdx, BufIdx, FrameType,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7029                                    TxConfirmation, LenByte, PhysAddrPtr);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7030    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7031    else
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7032    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7033      /* [cover parentID={46F221A5-7184-4bd9-ADCF-8D172863B879}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7034      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7035      RetVal = E_NOT_OK;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7036    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7037  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7038    return RetVal;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7039  }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7040  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7041  /*******************************************************************************
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7042  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7043  ** Traceability    : [cover parentID={F275FCBA-2CBA-446b-80D6-37A1DF3A435D}]  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7044  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7045  ** Syntax           : void Eth_17_GEthMacV2_Receive( const uint8 CtrlIdx,     **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7046  **                                   const uint8 FifoIdx,                     **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7047  **                                   Eth_RxStatusType* const RxStatusPtr )    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7048  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7049  ** Description      : Triggers frame reception                                **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7050  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7051  ** [/cover]                                                                   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7052  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7053  ** Service ID       : 0x0B                                                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7054  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7055  ** Sync/Async       : Synchronous                                             **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7056  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7057  ** Reentrancy       : Non Reentrant                                           **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7058  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7059  ** Parameters (in)  : CtrlIdx  - Index of the controller                      **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7060  **                    FifoIdx - Specifies the related FIFO                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7061  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7062  ** Parameters (out) : RxStatusPtr -  Indicates whether a frame has been       **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7063  **                                   received and if so, whether more frames  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7064  **                                   are available or frames got lost.        **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7065  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7066  *** Return value     : None                                                   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7067  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7068  *******************************************************************************/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7069  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7070  /*******************************************************************************
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7071                             Ethernet Frame Format
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7072  +----------+-------------+--------------+-----------------------+--------------+
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7073  +  DesAddr +  SourceAddr + FrameLen /   + Frame Data /          +   CheckSum   +
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7074  + (6Bytes) +   (6Bytes)  + Type(2Bytes) + Payload(46-1500Bytes) +    (4Bytes)  +
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7075  +----------+-------------+--------------+-----------------------+--------------+
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7076  *******************************************************************************/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7077  void Eth_17_GEthMacV2_Receive(const uint8 CtrlIdx,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7078                                const uint8 FifoIdx,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7079                                Eth_RxStatusType* const RxStatusPtr)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7080  {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7081    const Eth_17_GEthMacV2_CoreCtrlConfigType *EthLocalCtrlCfgPtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7082    const Eth_17_GEthMacV2_CtrlStatusType *EthLocalCoreStatusPtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7083    Ifx_GETH *EthCtrlAddPtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7084    uint8 FrameNofityStatus;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7085    uint8 IntEnabled;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7086    uint8 ChnlIdx;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7087    boolean NxtFrmAvlbl;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7088  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7089    /* [cover parentID={A654D63A-C105-474e-A778-0352BD01F0CD}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7090    DET is Enabled
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7091    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7092  #if(ETH_17_GETHMACV2_DEV_ERROR_DETECT == STD_ON)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7093    uint8 DevError;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7094    /* Check if Eth_17_GEthMacV2_Init is successful */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7095    /* [cover parentID={45977132-58CF-4eff-A9A9-F43E1CA6397B}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7096    Check Driver is initialized
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7097    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7098    DevError = Eth_17_GEthMacV2_lDetChkNoInitStage1(
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7099                                         ETH_17_GETHMACV2_SID_RECEIVE);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7100  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7101    /* [cover parentID={2BF23B09-A88B-442a-A33A-27EC187B07B5}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7102    Driver Initialized
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7103    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7104    if(DevError == ETH_17_GETHMACV2_E_DET_NO_ERR)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7105    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7106      /* [cover parentID={58FEF484-EC66-4ea6-BB6D-3E5AE763511B}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7107      Validate Controller Index
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7108      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7109      DevError = Eth_17_GEthMacV2_lDetChkCtrlIdxInvalid(
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7110                                    CtrlIdx, ETH_17_GETHMACV2_SID_RECEIVE);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7111    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7112    /* [cover parentID={85936845-E262-4416-A81F-5833F1BDE71E}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7113    Valid Controller Index
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7114    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7115    if(DevError == ETH_17_GETHMACV2_E_DET_NO_ERR)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7116    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7117      /* Check if controller init is successful in
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7118              Eth_17_GEthMacV2_SetControllerMode */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7119      /* [cover parentID={787C1CE9-AE6D-4004-B210-DE3BA29B368F}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7120      Check if controller init is Successful
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7121      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7122      DevError = Eth_17_GEthMacV2_lDetChkNoInit(CtrlIdx,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7123                                ETH_17_GETHMACV2_SID_RECEIVE);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7124    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7125  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7126    /* [cover parentID={C6D19BD6-B533-4365-9346-BC62EF207173}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7127    If controller init is successful
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7128    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7129    if(DevError == ETH_17_GETHMACV2_E_DET_NO_ERR)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7130    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7131      /* Get controller status */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7132      EthLocalCoreStatusPtr = Eth_17_GEthMacV2_lGetCtrlStatusPtr(CtrlIdx);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7133  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7134      /* [cover parentID={FC8BF1D5-CB19-48f3-8282-5727E1696D2C}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7135      Validate Controller Mode
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7136      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7137      DevError = Eth_17_GEthMacV2_lDetCheckMode(ETH_17_GETHMACV2_SID_RECEIVE,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7138                                                EthLocalCoreStatusPtr);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7139    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7140  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7141    /* [cover parentID={546F0714-A8A1-4a17-B465-05C5678B6FF0}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7142    Valid Controller Mode
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7143    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7144    if(DevError == ETH_17_GETHMACV2_E_DET_NO_ERR)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7145    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7146      /* [cover parentID={8B678F20-DD80-4fb3-A460-8942507F3C24}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7147      Validate RxStatusPtr Pointer
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7148      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7149      DevError = Eth_17_GEthMacV2_lDetChkPointerInvalid(RxStatusPtr,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7150                                                ETH_17_GETHMACV2_SID_RECEIVE);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7151    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7152  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7153    /* [cover parentID={BD264A5C-959B-4a6f-87D0-26ADF884053D}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7154    Valid RxStatusPtr Pointer
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7155    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7156    if(DevError == ETH_17_GETHMACV2_E_DET_NO_ERR)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7157    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7158      EthLocalCtrlCfgPtr = Eth_17_GEthMacV2_lGetCtrlConfigPtr(CtrlIdx);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7159  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7160      /* [cover parentID={D9500834-0A7E-478c-8910-F3E6D932194D}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7161      Is FifoIdx parameter valid ?
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7162      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7163      if (FifoIdx >= EthLocalCtrlCfgPtr->EthNumRxChnls)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7164      {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7165        /* [cover parentID={A96D3370-6C82-4bf5-A8E9-6790B547060C}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7166        Report Invalid Param dev error
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7167        [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7168        (void)Det_ReportError(ETH_17_GETHMACV2_MODULE_ID,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7169                  ETH_17_GETHMACV2_INSTANCE_ID,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7170                  ETH_17_GETHMACV2_SID_RECEIVE, ETH_17_GETHMACV2_E_INV_PARAM);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7171  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7172        DevError = ETH_17_GETHMACV2_E_INV_PARAM;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7173      }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7174    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7175  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7176    if(DevError == ETH_17_GETHMACV2_E_DET_NO_ERR)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7177  #endif/* End of ETH_17_GETHMACV2_DEV_ERROR_DETECT */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7178    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7179      /*initialize the RxStatusPtr to ETH_NOT_RECEIVED*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7180      *RxStatusPtr = ETH_NOT_RECEIVED;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7181  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7182      /* Get controller configuration data */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7183      EthLocalCtrlCfgPtr = Eth_17_GEthMacV2_lGetCtrlConfigPtr(CtrlIdx);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7184  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7185      /* Get controller status */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7186      EthLocalCoreStatusPtr = Eth_17_GEthMacV2_lGetCtrlStatusPtr(CtrlIdx);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7187  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7188      /* get base address of the indexed controller */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7189      EthCtrlAddPtr = Eth_17_GEthMacV2_CtrlBaseAddrPtr[CtrlIdx];
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7190  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7191      ChnlIdx = EthLocalCtrlCfgPtr->EthRxFifoChnlMapPtr[FifoIdx];
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7192  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7193      IntEnabled = (uint8)((EthLocalCtrlCfgPtr->EthCtrlProperties >>
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7194                      ETH_17_GETHMACV2_RXINT_POS) & ETH_17_GETHMACV2_RXINT_MSK);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7195  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7196      /* If Rx ISR is enabled then Polling mode disabled */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7197      /* [cover parentID={67562F8F-5FF6-41e1-A69B-3F8574FA921D}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7198      If Rx Interrupt is enabled
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7199      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7200      if(IntEnabled == ETH_17_GETHMACV2_DISABLE)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7201      {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7202        /* [cover parentID={12C08275-12A1-42e7-9414-CDE68FC942BD}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7203        Check if New frame received and indicate to EthIf driver
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7204        [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7205        FrameNofityStatus = Eth_17_GEthMacV2_lReceiveFrames(CtrlIdx, FifoIdx);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7206  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7207        /* [cover parentID={84940EDC-817E-425b-B8AF-A41DE94E73FC}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7208        New Frame received
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7209        [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7210        if(ETH_17_GETHMACV2_FRM_RECEIVED == FrameNofityStatus)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7211        {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7212          /* [cover parentID={8AB21BE5-F3CD-4acb-A4D0-DE6973B48322}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7213          Check if more frames are received
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7214          [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7215          /* [cover parentID={0C0CF230-8009-4be7-8F2A-96010E9F4617}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7216          Any more frames available ?
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7217          [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7218          NxtFrmAvlbl = Eth_17_GEthMacV2_lIsNextFrameAvailable(CtrlIdx, FifoIdx);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7219  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7220          if(NxtFrmAvlbl == TRUE)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7221          {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7222            /* [cover parentID={2D8277C8-51DF-49aa-8056-84D6859D37A9}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7223            Fill output parameter RxStatusPtr as MORE_DATA_AVAILABLE
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7224            [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7225            *RxStatusPtr = ETH_RECEIVED_MORE_DATA_AVAILABLE;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7226          }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7227          else
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7228          {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7229            /* [cover parentID={2200944B-BFC7-4e8e-8CF6-A11F8F6D2D38}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7230            Fill output parameter RxStatusPtr as RECEIVED (But more
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7231            frames not available)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7232            [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7233            *RxStatusPtr = ETH_RECEIVED;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7234          }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7235        }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7236        else
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7237        {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7238          /* [cover parentID={1F72C40D-ED54-4848-BC7B-78821C7E525D}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7239          Fill output parameter RxStatusPtr as NOT_RECEIVED
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7240          [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7241          *RxStatusPtr = ETH_NOT_RECEIVED;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7242        }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7243  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7244        /* [cover parentID={F6317D93-87A5-46b6-8466-C99C1C72D692}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7245        Issue poll demand command for Rx- DMA channel
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7246        [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7247        /* MISRA2012_RULE_11_4_JUSTIFICATION: conversion pointer to a
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7248         integer type is performed to assign last buffer address to tail pointer
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7249         register. This is the intended design and valid as per DMA hardware
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7250         design. There are no side effects seen by violating this rule.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7251        /* MISRA2012_RULE_11_6_JUSTIFICATION: cast from pointer to unsigned long
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7252          is performed to to assign last buffer address to tail pointer
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7253         register. This is the intended design and valid as per DMA hardware
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7254         design. There are no side effects seen by violating this rule.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7255        EthCtrlAddPtr->DMA_CH[ChnlIdx].RXDESC_TAIL_POINTER.U =\ 
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7256         (uint32)(&(EthLocalCoreStatusPtr->EthBuffDescPtr->EthDmaRxDescPtr\ 
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7257         [FifoIdx][EthLocalCtrlCfgPtr->EthRxFifoCfgPtr[FifoIdx].NumOfRxBuffers]));
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7258      }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7259    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7260  }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7261  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7262  /*******************************************************************************
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7263  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7264  ** Traceability    : [cover parentID={58480FFA-F0B1-40e1-8B5A-948214A22141}]  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7265  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7266  ** Syntax           : Std_ReturnType Eth_17_GEthMacV2_UpdatePhysAddrFilter(   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7267  **                      const uint8 CtrlIdx,const uint8* const PhysAddrPtr,   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7268  **                      const Eth_FilterActionType Action)                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7269  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7270  ** Description      : Adds or removes the MAC address from filter             **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7271  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7272  ** [/cover]                                                                   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7273  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7274  ** Service ID       : 0x12                                                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7275  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7276  ** Sync/Async       : Synchronous                                             **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7277  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7278  ** Reentrancy       : Non-Rentrant                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7279  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7280  ** Parameters (in)  : CtrlIdx  - Index of the controller                      **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7281  **                    PhysAddrPtr - MAC address in network byte order         **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7282  **                    Action - Add or remove the MAC address from filter      **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7283  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7284  ** Parameters (out) : None                                                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7285  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7286  ** Return value     : E_OK - Filter was successfully changed                  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7287  **                    E_NOT_OK - Filter could not be changed                  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7288  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7289  *******************************************************************************/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7290  Std_ReturnType Eth_17_GEthMacV2_UpdatePhysAddrFilter(const uint8 CtrlIdx,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7291                               const uint8* const PhysAddrPtr,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7292                               const Eth_FilterActionType Action)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7293  {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7294    Ifx_GETH *EthCtrlAddPtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7295    const Eth_17_GEthMacV2_CoreCtrlConfigType *EthLocalCtrlCfgPtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7296    Eth_17_GEthMacV2_CtrlStatusType *EthLocalCoreStatusPtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7297    Std_ReturnType RetVal;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7298  #if(ETH_17_GETHMACV2_DEV_ERROR_DETECT == STD_ON)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7299    uint8 DevError;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7300  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7301  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7302    RetVal = E_OK;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7303  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7304    /* [cover parentID={4AB71F49-5C25-4267-9794-06B4EFA806FB}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7305    DET is Enabled
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7306    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7307  #if(ETH_17_GETHMACV2_DEV_ERROR_DETECT == STD_ON)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7308    /* Check if Eth_17_GEthMacV2_Init is successful */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7309    /* [cover parentID={7ACA0ACC-952D-40a0-B6E6-B702FB4E147A}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7310    Check Driver is initialized
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7311    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7312    DevError = Eth_17_GEthMacV2_lDetChkNoInitStage1(
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7313                                      ETH_17_GETHMACV2_SID_UPDATEFILTER);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7314  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7315    /* [cover parentID={A734F80D-060E-4a13-B42C-BD1D1CC32152}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7316    Driver Initialized
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7317    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7318    if(DevError == ETH_17_GETHMACV2_E_DET_NO_ERR)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7319    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7320      /* ETH_17_GETHMACV2_E_INV_CTRL_IDX Check if CtrlIdx is valid */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7321      /* [cover parentID={540B208E-C9C8-4d10-9E58-20001314AEC2}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7322      Validate Controller Index
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7323      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7324      DevError = Eth_17_GEthMacV2_lDetChkCtrlIdxInvalid(CtrlIdx,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7325                                     ETH_17_GETHMACV2_SID_UPDATEFILTER);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7326    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7327  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7328    /* [cover parentID={4A7493C2-E608-4a0a-8890-DA615BA6CCA4}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7329    Valid Controller Index
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7330    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7331    if(DevError == ETH_17_GETHMACV2_E_DET_NO_ERR)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7332    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7333       /* Check if controller init is Successful in
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7334       Eth_17_GEthMacV2_SetControllerMode */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7335      /* [cover parentID={880F81B9-08BB-4795-95FC-1ACF88CEAE1E}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7336      Check if controller init is Sucessful
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7337      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7338      DevError = Eth_17_GEthMacV2_lDetChkNoInit(CtrlIdx,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7339                                ETH_17_GETHMACV2_SID_UPDATEFILTER);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7340    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7341    /* [cover parentID={C6806241-B15E-45af-AB82-3C54EC14F6F6}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7342    If controller init is successful
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7343    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7344    if(DevError == ETH_17_GETHMACV2_E_DET_NO_ERR)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7345    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7346      /* [cover parentID={674ED8B4-2A55-4a9a-A8EA-800B76FA2747}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7347      Validate Physical Address Pointer
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7348      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7349      /*  ETH_17_GETHMACV2_E_PARAM_POINTER. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7350      DevError = Eth_17_GEthMacV2_lDetChkPointerInvalid(PhysAddrPtr,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7351                                       ETH_17_GETHMACV2_SID_UPDATEFILTER);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7352    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7353    /* [cover parentID={07DC3153-EF61-4132-9CB6-71D9AE756E3F}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7354    Valid Physical Address Pointer
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7355    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7356    if(DevError == ETH_17_GETHMACV2_E_DET_NO_ERR)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7357    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7358      /* Check the parameter Action is valid */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7359      /* [cover parentID={F8A97338-71E8-4151-B390-3E759B7CDA32}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7360      Is the input parameter Action valid ?
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7361      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7362      if((Action != ETH_ADD_TO_FILTER) && (Action != ETH_REMOVE_FROM_FILTER))
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7363      {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7364        /* [cover parentID={9FD841E8-0B30-4bf4-B61F-ADEFEF507123}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7365        Invalid Parameter DET
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7366        [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7367        (void)Det_ReportError(ETH_17_GETHMACV2_MODULE_ID,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7368                  ETH_17_GETHMACV2_INSTANCE_ID,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7369                  ETH_17_GETHMACV2_SID_UPDATEFILTER,ETH_17_GETHMACV2_E_INV_PARAM);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7370  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7371        DevError = ETH_17_GETHMACV2_E_INV_PARAM;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7372      }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7373    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7374  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7375    if(DevError != ETH_17_GETHMACV2_E_DET_NO_ERR)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7376    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7377      RetVal = E_NOT_OK;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7378    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7379    else
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7380  #endif /* End of ETH_17_GETHMACV2_DEV_ERROR_DETECT */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7381    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7382      /* Get controller configuration data */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7383      EthLocalCtrlCfgPtr = Eth_17_GEthMacV2_lGetCtrlConfigPtr(CtrlIdx);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7384  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7385      /* Get controller status */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7386      EthLocalCoreStatusPtr = Eth_17_GEthMacV2_lGetCtrlStatusPtr(CtrlIdx);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7387  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7388      /* get base address of the controller */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7389      EthCtrlAddPtr = Eth_17_GEthMacV2_CtrlBaseAddrPtr[EthLocalCtrlCfgPtr->
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7390                                                            EthCtrlIdx];
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7391  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7392      /* [cover parentID={53BDBCDB-EA2B-4004-897A-9C31B6150881}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7393      Check if Physical address is Broadcast address
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7394      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7395      /* [cover parentID={48A5BF89-5282-43a1-BAF2-C97808FFD2FE}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7396      Physical Address is broadcast address
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7397      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7398      if(Eth_17_GEthMacV2_lIsBroadcastAddress(PhysAddrPtr) == TRUE)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7399      {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7400        /* [cover parentID={FF0904AB-5FD3-4dd0-BC9C-57823928FB5D}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7401        Open filter completely to receive all frames
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7402        [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7403        EthCtrlAddPtr->MAC_PACKET_FILTER.U =
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7404                           (uint32)(ETH_17_GETHMACV2_MAC_FILT_OPEN_CONF);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7405  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7406        Eth_17_GEthMacV2_lClearAllAddressFilters(CtrlIdx);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7407  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7408        /* Set FilterOpenStatus as TRUE*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7409        EthLocalCoreStatusPtr->EthRunTimeOpertnData.AddressFilterOpenStat = TRUE;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7410      }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7411      /* [cover parentID={0E84BDD5-C638-487f-B491-5A6CC5374560}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7412      Check if Physical address is all Zeros
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7413      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7414      /* [cover parentID={576605D3-C881-41d7-AABF-328D04B176F3}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7415      Physical Address is all Zeros
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7416      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7417      else if(Eth_17_GEthMacV2_lIsAllZeroAddress(PhysAddrPtr) == TRUE)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7418      {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7419        /* [cover parentID={436A0384-2BD6-4af5-A67E-D65DD208B440}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7420        Limit MAC filter to the controllers unique unicast MAC address and Set
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7421        FilterOpenStatus as FALSE
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7422        [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7423        EthCtrlAddPtr->MAC_PACKET_FILTER.U =
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7424                            (uint32)ETH_17_GETHMACV2_MAC_FILT_INIT_CONF;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7425  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7426        Eth_17_GEthMacV2_lClearAllAddressFilters(CtrlIdx);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7427  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7428        /* Insert delay for back to back register writes */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7429        Eth_17_GEthMacV2_lBkToBkRegWrInsrtDly(
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7430                                      EthLocalCtrlCfgPtr->EthBkRegWrWaitTime);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7431  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7432        /* Set the configured MAC address in MAC Address register 0 */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7433        Eth_17_GEthMacV2_lSetPhysAddr(EthLocalCtrlCfgPtr->EthCtrlIdx,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7434                                (uint8*)EthLocalCoreStatusPtr->
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7435                                  EthRunTimeOpertnData.EthUnicastMacAddress);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7436  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7437        /* Set FilterOpenStatus as FALSE*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7438        EthLocalCoreStatusPtr->EthRunTimeOpertnData.AddressFilterOpenStat =
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7439                                                                        FALSE;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7440      }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7441      /* [cover parentID={9D88C40A-3E7B-418e-A65C-790D95613D4E}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7442      FilterOpenStatus is TRUE
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7443      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7444      else if(EthLocalCoreStatusPtr->EthRunTimeOpertnData.AddressFilterOpenStat
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7445                                                                        == TRUE)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7446      {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7447        /* Filter is in Open state and hence it is error case*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7448        /* [cover parentID={6E6EBF27-712F-43a2-8BBB-3B3E79B4B375}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7449        [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7450        RetVal = E_NOT_OK;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7451      }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7452      /* [cover parentID={87E9AE78-1092-42a6-BBC5-078F583A432D}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7453      Action Is "Add to Filter"
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7454      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7455      else if(ETH_ADD_TO_FILTER == Action)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7456      {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7457        /* [cover parentID={447204A3-BF6E-4467-96BB-F83A0C5FEFA5}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7458        Add the address to the filter
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7459        [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7460        RetVal = Eth_17_GEthMacV2_lAddToFilter(CtrlIdx, PhysAddrPtr);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7461  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7462        /* [cover parentID={DAEB6C10-F484-46e2-BECD-6888070EBA55}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7463        [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7464        if(RetVal == E_OK)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7465        {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7466          /* [cover parentID={34AD4EF6-66A3-4d2e-A49C-17483792C8F2}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7467          Address added to filter successfully
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7468          [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7469          /* Configure Mac filter register */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7470          EthCtrlAddPtr->MAC_PACKET_FILTER.U =
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7471                                     ETH_17_GETHMACV2_MAC_FILT_INIT_CONF;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7472        }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7473      }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7474      /* [cover parentID={676C76E7-34D2-4da9-A66E-E5367B1828E1}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7475      Action Is "Remove from Filter"
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7476      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7477      else if(ETH_REMOVE_FROM_FILTER == Action)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7478      {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7479        /* [cover parentID={F000340E-2E31-4638-8548-57206F9F60F6}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7480        Remove the address from filter
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7481        [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7482        RetVal = Eth_17_GEthMacV2_lRemoveFromFilter(CtrlIdx, PhysAddrPtr);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7483      }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7484      else
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7485      {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7486  #if(ETH_17_GETHMACV2_DEV_ERROR_DETECT == STD_OFF)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7487        /* Requested Action is unknown */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7488        /* [cover parentID={3F41C5EF-13CC-4515-95FF-4A5CD3449208}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7489        [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7490        RetVal = E_NOT_OK;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7491  #endif /*ETH_17_GETHMACV2_DEV_ERROR_DETECT == STD_OFF*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7492      }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7493    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7494  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7495    return RetVal;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7496  }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7497  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7498  /*******************************************************************************
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7499  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7500  ** Traceability    : [cover parentID={A6F4B467-28CF-42a2-A902-1135139C9A1A}]  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7501  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7502  ** Syntax           : void Eth_17_GEthMacV2_SetPhysAddr( const uint8 CtrlIdx, **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7503  **                                         const uint8* const PhysAddrPtr )   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7504  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7505  ** Description      : Sets the controllers MAC address                        **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7506  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7507  ** [/cover]                                                                   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7508  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7509  ** Service ID       : 0x13                                                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7510  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7511  ** Sync/Async       : Synchronous                                             **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7512  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7513  ** Reentrancy       : Non Reentrant for the same CtrlIdx,                     **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7514  **                    reentrant for different                                 **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7515  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7516  ** Parameters (in)  : CtrlIdx  - Index of the controller                      **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7517  **                    PhysAddrPtr - MAC address in network byte order         **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7518  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7519  ** Parameters (out) : None                                                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7520  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7521  ** Return value     : None                                                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7522  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7523  *******************************************************************************/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7524  void Eth_17_GEthMacV2_SetPhysAddr(const uint8 CtrlIdx,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7525                                    const uint8* const PhysAddrPtr)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7526  {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7527    Eth_17_GEthMacV2_CtrlStatusType *EthLocalCoreStatusPtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7528    uint8 LoopCount;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7529  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7530    /* [cover parentID={3F4CF2AD-4941-4a31-BD5C-C20F3622F626}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7531    DET is enabled
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7532    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7533  #if(ETH_17_GETHMACV2_DEV_ERROR_DETECT == STD_ON)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7534    uint8 DevError;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7535  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7536    /* Check if Eth_17_GEthMacV2_Init is successful */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7537    /* [cover parentID={5F90EC19-10B6-4328-AA1C-D606F9B487E8}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7538    Check Driver is initialized
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7539    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7540    DevError = Eth_17_GEthMacV2_lDetChkNoInitStage1(
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7541                                     ETH_17_GETHMACV2_SID_SETPHYSADDRESS);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7542  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7543    /* [cover parentID={B354534C-700E-4459-8C7B-72EEE02393E7}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7544    Driver Initialized
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7545    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7546    if(DevError == ETH_17_GETHMACV2_E_DET_NO_ERR)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7547    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7548      /* ETH_17_GETHMACV2_E_INV_CTRL_IDX Check if CtrlIdx is valid */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7549      /* [cover parentID={D2CE302D-9CFC-4a12-ACCD-2A0D64BD1BEC}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7550      Validate Controller Index
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7551      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7552      DevError = Eth_17_GEthMacV2_lDetChkCtrlIdxInvalid(
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7553                            CtrlIdx, ETH_17_GETHMACV2_SID_SETPHYSADDRESS);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7554    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7555  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7556    /* [cover parentID={00323F6A-E437-4725-8B36-92D4BA606DF8}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7557    If controller Index is Valid
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7558    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7559    if(DevError == ETH_17_GETHMACV2_E_DET_NO_ERR)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7560    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7561      /* Check if controller init is successful in
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7562      Eth_17_GEthMacV2_SetControllerMode */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7563      /* [cover parentID={22563A91-DDFF-4428-9EE0-201ECD1B279D}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7564      Check controller initialization
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7565      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7566      DevError = Eth_17_GEthMacV2_lDetChkNoInit(CtrlIdx,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7567                                ETH_17_GETHMACV2_SID_SETPHYSADDRESS);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7568    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7569  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7570    /* [cover parentID={73D1A3E5-D5B8-4705-A610-F797F7DCBCA5}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7571    if controller initialization is successful
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7572    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7573    if(DevError == ETH_17_GETHMACV2_E_DET_NO_ERR)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7574    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7575      /* [cover parentID={A34F8149-CDD1-4e23-8321-A950847C49CB}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7576      Validate Physical Address Pointer
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7577      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7578      DevError = Eth_17_GEthMacV2_lDetChkPointerInvalid(PhysAddrPtr,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7579                                      ETH_17_GETHMACV2_SID_SETPHYSADDRESS);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7580    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7581    /* [cover parentID={D9C3FDD5-ACFB-428b-889A-1D66FC480817}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7582    Valid Physical Address Pointer
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7583    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7584    if(DevError == ETH_17_GETHMACV2_E_DET_NO_ERR)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7585  #endif /* End of ETH_17_GETHMACV2_DEV_ERROR_DETECT */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7586    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7587      /* Get controller status */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7588      EthLocalCoreStatusPtr = Eth_17_GEthMacV2_lGetCtrlStatusPtr(CtrlIdx);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7589  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7590      /* Copy the MAC address, which will be used to restore controllers
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7591      unique unicast MAC address while ending promiscuous mode, using API
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7592      Eth_UpdatePhysAddrFilter().*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7593      for(LoopCount = 0U; LoopCount < ETH_17_GETHMACV2_MACADDRESS_LEN;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7594                                                            LoopCount++)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7595      {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7596        EthLocalCoreStatusPtr->EthRunTimeOpertnData.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7597                        EthUnicastMacAddress[LoopCount] = PhysAddrPtr[LoopCount];
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7598      }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7599      /* [cover parentID={A87523B1-6AD9-4473-BF91-EC8B42C79BDF}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7600      Set the Controller Physical source Address( MAC address)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7601      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7602      Eth_17_GEthMacV2_lSetPhysAddr(CtrlIdx, PhysAddrPtr);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7603    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7604  }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7605  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7606  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7607  #if (ETH_17_GETHMACV2_GETTXSTATS_API == STD_ON)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7608  /*******************************************************************************
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7609  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7610  ** Traceability     : [cover parentID={A7FF1D07-FE38-4efc-8A0A-E1B4FD1CE6E9}] **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7611  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7612  ** Syntax           : Std_ReturnType Eth_17_GEthMacV2_GetTxStats              **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7613  **                                          (const uint8 CtrlIdx,             **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7614  **                                           Eth_TxStatsType* const TxStats)  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7615  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7616  ** Description      : Returns the list of transmission statistics (described  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7617  **                    in IETF RFC1213) defined with Eth_TxStatsType, where    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7618  **                    the maximal possible value denotes an invalid value,    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7619  **                    for example, if this counter is not available.          **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7620  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7621  ** [/cover]                                                                   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7622  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7623  ** Service ID       : 0x1C                                                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7624  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7625  ** Sync/Async       : Synchronous                                             **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7626  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7627  ** Reentrancy       : Non Reentrant                                           **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7628  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7629  ** Parameters (in)  : CtrlIdx - Index of Eth Controller within the            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7630  **                              context of the Ethernet driver.               **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7631  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7632  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7633  ** Parameters (out) : TxStats - List of statistic values for transmission.    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7634  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7635  ** Return value     : Std_ReturnType -  E_OK  : success                       **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7636  **                                   -  E_NOT_OK : Tx statistics could not be **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7637  **                                                 obtained                   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7638  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7639  *******************************************************************************/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7640  Std_ReturnType Eth_17_GEthMacV2_GetTxStats (const uint8 CtrlIdx,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7641                                              Eth_TxStatsType* const TxStats)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7642  {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7643    const Ifx_GETH *EthCtrlAddPtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7644    uint32 TxNUcastPktsCnt;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7645    Std_ReturnType RetValue;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7646  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7647    /* [cover parentID={AB3E0DB2-DBFE-4fb0-BF90-6B619F37E7E8}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7648    Development Error Detection is Enabled
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7649    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7650  #if (ETH_17_GETHMACV2_DEV_ERROR_DETECT == STD_ON)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7651    uint8 DevError;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7652  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7653    /* [cover parentID={45C08185-8127-43c9-9FEB-43399F0E037F}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7654    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7655    RetValue = E_NOT_OK;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7656  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7657    /* Check if Eth_17_GEthMacV2_Init is successful */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7658    /* [cover parentID={FAC8E101-5EFF-4e08-A728-0677AE5CEEA0}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7659    Check for driver initialization
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7660    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7661    DevError = Eth_17_GEthMacV2_lDetChkNoInitStage1
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7662                                   (ETH_17_GETHMACV2_SID_GETTXSTATS);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7663  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7664    /* [cover parentID={60361C2C-83C8-42b0-995E-75E40194939D}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7665    Is driver initialized?
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7666    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7667    if(DevError == ETH_17_GETHMACV2_E_DET_NO_ERR)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7668    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7669      /* [cover parentID={52511BDE-1C53-45fe-9FA0-2E1C2BAE107E}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7670      Validate the controller index
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7671      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7672      DevError = Eth_17_GEthMacV2_lDetChkCtrlIdxInvalid(
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7673                                    CtrlIdx, ETH_17_GETHMACV2_SID_GETTXSTATS);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7674    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7675  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7676    /* [cover parentID={0FC3B676-FAA3-4683-95BC-8E4585D4A31B}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7677    Is controller index valid?
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7678    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7679    if(DevError == ETH_17_GETHMACV2_E_DET_NO_ERR)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7680    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7681      /* Check if controller init is successful in
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7682         Eth_17_GEthMacV2_SetControllerMode */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7683      /* [cover parentID={DF9313AC-C413-4800-A23F-F02C001169DF}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7684      Check for controller initialization
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7685      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7686      DevError = Eth_17_GEthMacV2_lDetChkNoInit(CtrlIdx,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7687                                ETH_17_GETHMACV2_SID_GETTXSTATS);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7688    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7689  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7690    /* [cover parentID={10F539EE-B560-44a6-899D-C171E4B80AE8}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7691    Is controller initalized?
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7692    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7693    if(DevError == ETH_17_GETHMACV2_E_DET_NO_ERR)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7694    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7695      /* [cover parentID={E98F883C-F3CE-45e7-9D3C-FF70B7506FDF}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7696      Validate the TxStats pointer
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7697      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7698      DevError = Eth_17_GEthMacV2_lDetChkPointerInvalid(TxStats,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7699                                           ETH_17_GETHMACV2_SID_GETTXSTATS);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7700    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7701  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7702    /* [cover parentID={0BE8D6D3-29E2-4f11-80A5-00E9E89F4975}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7703    Is the TxStats pointer valid ?
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7704    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7705    if(DevError == ETH_17_GETHMACV2_E_DET_NO_ERR)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7706  #endif /* ETH_17_GETHMACV2_DEV_ERROR_DETECT == STD_ON */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7707    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7708      EthCtrlAddPtr = Eth_17_GEthMacV2_CtrlBaseAddrPtr[CtrlIdx];
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7709  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7710      /* [cover parentID={7A44024F-F672-4313-B5DE-065EA71028B6}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7711      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7712      /* TxNumberOfOctets - number of octets transmitted */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7713      TxStats->TxNumberOfOctets = EthCtrlAddPtr->TX_OCTET_COUNT_GOOD_BAD.U;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7714  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7715      /* TxNUcastPkts - Total number of non-unicast packets transmitted */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7716      /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7717      characters due to SFR Naming constraints. Since compiler supports
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7718      more than 32 characters, no side effects seen. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7719      /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7720      characters due to SFR Naming constraints. Since compiler supports
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7721      more than 32 characters, no side effects seen. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7722      /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7723      characters due to SFR Naming constraints. Since compiler supports
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7724      more than 32 characters, no side effects seen. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7725      /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7726      characters due to SFR Naming constraints. Since compiler supports
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7727      more than 32 characters, no side effects seen. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7728      TxNUcastPktsCnt = EthCtrlAddPtr->TX_MULTICAST_PACKETS_GOOD_BAD.U;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7729  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7730      /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7731      characters due to SFR Naming constraints. Since compiler supports
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7732      more than 32 characters, no side effects seen. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7733      /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7734      characters due to SFR Naming constraints. Since compiler supports
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7735      more than 32 characters, no side effects seen. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7736      /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7737      characters due to SFR Naming constraints. Since compiler supports
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7738      more than 32 characters, no side effects seen. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7739      /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7740      characters due to SFR Naming constraints. Since compiler supports
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7741      more than 32 characters, no side effects seen. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7742      TxStats->TxNUcastPkts = TxNUcastPktsCnt +\ 
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7743                                EthCtrlAddPtr->TX_BROADCAST_PACKETS_GOOD_BAD.U;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7744  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7745      /* TxUniCastPkts - Total number of unicast packets transmitted */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7746      TxStats->TxUniCastPkts = EthCtrlAddPtr->TX_UNICAST_PACKETS_GOOD_BAD.U;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7747  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7748      /* [cover parentID={3238BB20-3245-43fd-BF6C-DDA47A905D29}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7749      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7750      RetValue = E_OK;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7751    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7752  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7753    return RetValue;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7754  }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7755  #endif  /* ETH_17_GETHMACV2_GETTXSTATS_API == STD_ON */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7756  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7757  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7758  #if (ETH_17_GETHMACV2_GETTXERRCNTRVAL_API == STD_ON)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7759  /*******************************************************************************
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7760  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7761  ** Traceability     : [cover parentID={7F7F2D5B-A28F-4a26-8580-555F7DFF472F}] **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7762  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7763  ** Syntax           : Std_ReturnType Eth_17_GEthMacV2_GetTxErrorCounterValues **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7764  **                        (const uint8 CtrlIdx,                               **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7765  **                         Eth_TxErrorCounterValuesType* const                **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7766  **                             TxErrorCounterValues)                          **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7767  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7768  ** Description      : Returns the list of transmission error counters         **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7769  **                    (described in IETF RFC1213 and RFC1643) defined with    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7770  **                    Eth_TxErrorCounterValuesType, where the maximal         **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7771  **                    possible value shall denote an invalid value, for       **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7772  **                    example, if this counter is not available.              **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7773  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7774  ** [/cover]                                                                   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7775  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7776  ** Service ID       : 0x1D                                                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7777  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7778  ** Sync/Async       : Synchronous                                             **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7779  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7780  ** Reentrancy       : Non Reentrant                                           **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7781  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7782  ** Parameters (in)  : CtrlIdx - Index of Eth controller within the            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7783  **                              context of the Ethernet driver.               **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7784  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7785  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7786  ** Parameters (out) : TxErrorCounterValues - List of statistic error counter  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7787  **                                           values for transmission.         **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7788  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7789  ** Return value     : Std_ReturnType -  E_OK  : success                       **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7790  **                                   -  E_NOT_OK : Tx error statistics could  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7791  **                                                 not be obtained            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7792  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7793  *******************************************************************************/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7794  Std_ReturnType Eth_17_GEthMacV2_GetTxErrorCounterValues (const uint8 CtrlIdx,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7795                      Eth_TxErrorCounterValuesType* const TxErrorCounterValues)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7796  {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7797    const Ifx_GETH *EthCtrlAddPtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7798    uint32 TxDroppedErrPktsCnt;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7799    Std_ReturnType RetValue;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7800  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7801    /* [cover parentID={DD4F59AA-9143-4e4c-914F-ABF4A2A57352}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7802    Development error detection is enabled
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7803    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7804  #if (ETH_17_GETHMACV2_DEV_ERROR_DETECT == STD_ON)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7805    uint8 DevError;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7806  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7807    /* [cover parentID={F7DE5CE2-3BCB-4035-9995-257287A3F6BD}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7808    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7809    RetValue = E_NOT_OK;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7810  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7811    /* Check if Eth_17_GEthMacV2_Init is successful */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7812    /* [cover parentID={E108BA15-9DA4-4891-A324-6C12D98820EF}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7813    Check for driver initialization
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7814    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7815    DevError = Eth_17_GEthMacV2_lDetChkNoInitStage1
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7816                                   (ETH_17_GETHMACV2_SID_GETTXERRCNTRVAL);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7817  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7818    /* [cover parentID={D76F2C5C-23EC-4d23-84E3-2DB0E8DBA1B3}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7819    Is driver initialized?
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7820    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7821    if(DevError == ETH_17_GETHMACV2_E_DET_NO_ERR)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7822    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7823      /* [cover parentID={33ECC0C4-8CB1-49ea-A191-132CBBABC136}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7824      Validate the controller index
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7825      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7826      DevError = Eth_17_GEthMacV2_lDetChkCtrlIdxInvalid(
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7827                                CtrlIdx, ETH_17_GETHMACV2_SID_GETTXERRCNTRVAL);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7828    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7829  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7830    /* [cover parentID={31CA4C6D-FDA9-4f25-B547-A77BE8233370}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7831    Is controller index valid?
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7832    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7833    if(DevError == ETH_17_GETHMACV2_E_DET_NO_ERR)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7834    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7835      /* Check if controller init is successful in
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7836         Eth_17_GEthMacV2_SetControllerMode */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7837      /* [cover parentID={16BB8231-D98F-45eb-A8EF-39FB2F4E0F23}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7838      Check for controller initialization
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7839      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7840      DevError = Eth_17_GEthMacV2_lDetChkNoInit(CtrlIdx,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7841                                ETH_17_GETHMACV2_SID_GETTXERRCNTRVAL);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7842    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7843  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7844    /* [cover parentID={BFCB4576-32A4-4341-A6FD-B81900227818}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7845    Is controller initialized?
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7846    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7847    if(DevError == ETH_17_GETHMACV2_E_DET_NO_ERR)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7848    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7849      /* [cover parentID={FAECE81B-27C1-422d-89DC-078F9EF3E79D}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7850      Validate the TxErrorCounterValues pointer
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7851      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7852      DevError = Eth_17_GEthMacV2_lDetChkPointerInvalid(TxErrorCounterValues,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7853                                        ETH_17_GETHMACV2_SID_GETTXERRCNTRVAL);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7854    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7855  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7856    /* [cover parentID={562C2BEE-C17A-4a30-B34F-E5DB917F1E9F}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7857    Is the TxErrorCounterValues pointer valid?
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7858    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7859    if(DevError == ETH_17_GETHMACV2_E_DET_NO_ERR)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7860  #endif /* ETH_17_GETHMACV2_DEV_ERROR_DETECT == STD_ON */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7861    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7862      EthCtrlAddPtr = Eth_17_GEthMacV2_CtrlBaseAddrPtr[CtrlIdx];
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7863  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7864      /* [cover parentID={3E575D10-10F3-4d2c-B2C4-E6E24ACECED9}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7865      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7866      /* TxDroppedNoErrorPkts - Not supported */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7867      TxErrorCounterValues->TxDroppedNoErrorPkts =
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7868                               (uint32)ETH_17_GETHMACV2_UNSUPPORTED_CNTR;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7869  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7870      TxDroppedErrPktsCnt = EthCtrlAddPtr->TX_UNDERFLOW_ERROR_PACKETS.U;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7871      TxDroppedErrPktsCnt += EthCtrlAddPtr->TX_LATE_COLLISION_PACKETS.U;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7872      TxDroppedErrPktsCnt += EthCtrlAddPtr->TX_EXCESSIVE_COLLISION_PACKETS.U;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7873      TxDroppedErrPktsCnt += EthCtrlAddPtr->TX_CARRIER_ERROR_PACKETS.U;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7874  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7875      /* TxDroppedErrorPkts - Total number of outbound packets that could not be
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7876         transmitted because of errors */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7877      TxErrorCounterValues->TxDroppedErrorPkts = TxDroppedErrPktsCnt +\ 
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7878                              EthCtrlAddPtr->TX_EXCESSIVE_DEFERRAL_ERROR.U;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7879  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7880      /* TxDeferredTrans - Count of frames for which the first Tx attempt is
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7881         delayed because the medium is busy */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7882      TxErrorCounterValues->TxDeferredTrans =
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7883                              EthCtrlAddPtr->TX_DEFERRED_PACKETS.U;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7884  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7885      /* TxSingleCollision - Count of frames for which Tx is inhibited by exactly
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7886         one collision */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7887      TxErrorCounterValues->TxSingleCollision =
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7888                              EthCtrlAddPtr->TX_SINGLE_COLLISION_GOOD_PACKETS.U;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7889  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7890      /* TxMultipleCollision - Count of frames for which Tx is inhibited by more
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7891         than one collision */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7892      TxErrorCounterValues->TxMultipleCollision =
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7893                              EthCtrlAddPtr->TX_MULTIPLE_COLLISION_GOOD_PACKETS.U;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7894  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7895      /* TxLateCollision - Count of packets aborted because of late collision */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7896      TxErrorCounterValues->TxLateCollision =
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7897                              EthCtrlAddPtr->TX_LATE_COLLISION_PACKETS.U;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7898  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7899      /* TxExcessiveCollison - Count of packets aborted due of excessive
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7900         collisions */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7901      TxErrorCounterValues->TxExcessiveCollison =
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7902                              EthCtrlAddPtr->TX_EXCESSIVE_COLLISION_PACKETS.U;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7903  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7904      /* [cover parentID={9E30AC23-1F18-4273-8A8B-7577481DFF11}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7905      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7906      RetValue = E_OK;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7907    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7908  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7909    return RetValue;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7910  }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7911  #endif  /* ETH_17_GETHMACV2_GETTXERRCNTRVAL_API == STD_ON */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7912  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7913  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7914  #if (ETH_17_GETHMACV2_GETRXSTATS_API == STD_ON)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7915  /*******************************************************************************
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7916  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7917  ** Traceability     : [cover parentID={7AA512EA-F3CE-46ee-86A7-85C6BA72825C}] **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7918  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7919  ** Syntax           : Std_ReturnType Eth_17_GEthMacV2_GetRxStats              **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7920  **                        (const uint8 CtrlIdx,                               **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7921  **                         Eth_RxStatsType* const RxStats)                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7922  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7923  ** Description      : Returns the receive statistic counter values            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7924  **                    (according to IETF RFC2819), where the maximal possible **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7925  **                    value denotes an invalid value, for example, if this    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7926  **                    counter is not available.                               **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7927  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7928  ** [/cover]                                                                   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7929  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7930  ** Service ID       : 0x15                                                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7931  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7932  ** Sync/Async       : Synchronous                                             **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7933  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7934  ** Reentrancy       : Non Reentrant                                           **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7935  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7936  ** Parameters (in)  : CtrlIdx - Index of Eth controller within the            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7937  **                              context of the Ethernet driver.               **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7938  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7939  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7940  ** Parameters (out) : RxStats - List of receive statistic counter values      **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7941  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7942  ** Return value     : Std_ReturnType -  E_OK  : success                       **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7943  **                                   -  E_NOT_OK : Rx error statistics could  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7944  **                                                 not be obtained            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7945  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7946  *******************************************************************************/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7947  Std_ReturnType Eth_17_GEthMacV2_GetRxStats (const uint8 CtrlIdx,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7948                                              Eth_RxStatsType* const RxStats)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7949  {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7950    const Ifx_GETH *EthCtrlAddPtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7951    uint32 RxStatsCrcAlignErrCnt;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7952    Std_ReturnType RetValue;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7953  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7954    /* [cover parentID={5C36C7C0-078B-4e33-A3C5-D2E1535F28E9}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7955    Development error detection is enabled
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7956    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7957  #if (ETH_17_GETHMACV2_DEV_ERROR_DETECT == STD_ON)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7958    uint8 DevError;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7959  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7960    /* [cover parentID={8840077C-675C-4deb-80C4-801B78F198A3}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7961    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7962    RetValue = E_NOT_OK;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7963  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7964    /* Check if Eth_17_GEthMacV2_Init is successful */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7965    /* [cover parentID={9594CD30-52A6-4ed5-943E-95ED9F1E4B83}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7966    Check for driver initialization
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7967    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7968    DevError = Eth_17_GEthMacV2_lDetChkNoInitStage1
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7969                                   (ETH_17_GETHMACV2_SID_GETRXSTATS);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7970  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7971    /* [cover parentID={26C406A4-BB2A-499b-ADA0-ADA2E1DD805E}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7972    Is driver initialized?
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7973    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7974    if (DevError == ETH_17_GETHMACV2_E_DET_NO_ERR)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7975    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7976      /* [cover parentID={44A871D1-84E1-4184-A72F-ADC642EE57CD}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7977      Validate the controller index
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7978      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7979      DevError = Eth_17_GEthMacV2_lDetChkCtrlIdxInvalid(
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7980                                    CtrlIdx, ETH_17_GETHMACV2_SID_GETRXSTATS);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7981    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7982  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7983    /* [cover parentID={AE6F9BD4-5033-4c04-BD5E-FE4001664FE3}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7984    Is controller index valid?
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7985    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7986    if (DevError == ETH_17_GETHMACV2_E_DET_NO_ERR)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7987    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7988      /* Check if controller init is successful in
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7989         Eth_17_GEthMacV2_SetControllerMode */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7990      /* [cover parentID={4100C3D9-78C1-492a-8114-21EF1E157894}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7991      Check for controller initialization
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7992      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7993      DevError = Eth_17_GEthMacV2_lDetChkNoInit(CtrlIdx,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7994                                ETH_17_GETHMACV2_SID_GETRXSTATS);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7995    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7996  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7997    /* [cover parentID={41D9174C-966E-442d-9DA1-64633644E21C}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7998    Is controller initialized?
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  7999    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8000    if (DevError == ETH_17_GETHMACV2_E_DET_NO_ERR)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8001    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8002      /* [cover parentID={6FA6D068-E8CD-40fa-984C-C7480AA03DFE}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8003      Validate the RxStats pointer
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8004      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8005      DevError = Eth_17_GEthMacV2_lDetChkPointerInvalid(RxStats,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8006                                             ETH_17_GETHMACV2_SID_GETRXSTATS);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8007    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8008  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8009    /* [cover parentID={0D971057-F4E6-4d9b-B182-094F6A8F80C6}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8010    Is the RxStats pointer valid ?
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8011    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8012    if (DevError == ETH_17_GETHMACV2_E_DET_NO_ERR)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8013  #endif /* ETH_17_GETHMACV2_DEV_ERROR_DETECT == STD_ON */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8014    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8015      EthCtrlAddPtr = Eth_17_GEthMacV2_CtrlBaseAddrPtr[CtrlIdx];
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8016  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8017      /* [cover parentID={547B945E-42B3-4a50-9935-B5D55F28B0EB}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8018      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8019      /* RxStatsDropEvents - Packets dropped due to lack of resources */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8020      RxStats->RxStatsDropEvents =
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8021                               (uint32)EthCtrlAddPtr->RX_FIFO_OVERFLOW_PACKETS.U;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8022  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8023      /* RxStatsOctets - Total number of octets of data received */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8024      RxStats->RxStatsOctets =
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8025                               (uint32)EthCtrlAddPtr->RX_OCTET_COUNT_GOOD_BAD.U;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8026  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8027      /* RxStatsPkts - Total number of packets received */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8028      RxStats->RxStatsPkts = (uint32)EthCtrlAddPtr->RX_PACKETS_COUNT_GOOD_BAD.U;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8029  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8030      /* RxStatsBroadcastPkts - Total good broadcast packets received */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8031      RxStats->RxStatsBroadcastPkts =
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8032                               (uint32)EthCtrlAddPtr->RX_BROADCAST_PACKETS_GOOD.U;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8033  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8034      /* RxStatsMulticastPkts - Total good multicast packets received */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8035      RxStats->RxStatsMulticastPkts =
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8036                               (uint32)EthCtrlAddPtr->RX_MULTICAST_PACKETS_GOOD.U;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8037  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8038      RxStatsCrcAlignErrCnt = EthCtrlAddPtr->RX_CRC_ERROR_PACKETS.U;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8039  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8040      /* RxStatsCrcAlignErrors - Total packets received with FCS error or
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8041         alignment error */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8042      RxStats->RxStatsCrcAlignErrors = RxStatsCrcAlignErrCnt +
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8043                            (uint32)EthCtrlAddPtr->RX_ALIGNMENT_ERROR_PACKETS.U;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8044  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8045      /* RxStatsUndersizePkts - Total packets received that were less than
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8046         64 octets long */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8047      RxStats->RxStatsUndersizePkts =
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8048                            (uint32)EthCtrlAddPtr->RX_UNDERSIZE_PACKETS_GOOD.U;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8049  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8050      /* RxStatsOversizePkts - Total packets received that were longer than
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8051         1518 octets */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8052      RxStats->RxStatsOversizePkts =
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8053                               (uint32)EthCtrlAddPtr->RX_OVERSIZE_PACKETS_GOOD.U;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8054  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8055      /* RxStatsFragments - Total packets received that were less than 64 octets
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8056         in length with either FCS error or alignment error */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8057      RxStats->RxStatsFragments =
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8058                               (uint32)EthCtrlAddPtr->RX_RUNT_ERROR_PACKETS.U;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8059  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8060      /* RxStatsJabbers - Total packets received that were longer than 1518
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8061         octets with either FCS error or alignment error */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8062      RxStats->RxStatsJabbers =
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8063                               (uint32)EthCtrlAddPtr->RX_JABBER_ERROR_PACKETS.U;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8064  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8065      /* RxStatsCollisions - Best estimate of the total number of collisions -
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8066         This counter is not supported by the HW */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8067      RxStats->RxStatsCollisions =
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8068                               (uint32)ETH_17_GETHMACV2_UNSUPPORTED_CNTR;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8069  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8070      /* RxStatsPkts64Octets - Total packets received that were 64 octets in
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8071         length */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8072      RxStats->RxStatsPkts64Octets =
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8073                           (uint32)EthCtrlAddPtr->RX_64OCTETS_PACKETS_GOOD_BAD.U;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8074  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8075      /* RxStatsPkts65to127Octets - Total packets received that were between
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8076         65 and 127 octets in length */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8077      RxStats->RxStatsPkts65to127Octets =
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8078                       (uint32)EthCtrlAddPtr->RX_65TO127OCTETS_PACKETS_GOOD_BAD.U;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8079  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8080      /* RxStatsPkts128to255Octets - Total packets received that were between
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8081         128 and 255 octets in length */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8082      RxStats->RxStatsPkts128to255Octets =
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8083                    (uint32)EthCtrlAddPtr->RX_128TO255OCTETS_PACKETS_GOOD_BAD.U;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8084  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8085      /* RxStatsPkts256to511Octets - Total packets received that were between
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8086         256 and 511 octets in length */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8087      RxStats->RxStatsPkts256to511Octets =
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8088                    (uint32)EthCtrlAddPtr->RX_256TO511OCTETS_PACKETS_GOOD_BAD.U;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8089  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8090      /* RxStatsPkts512to1023Octets - Total packets received that were between
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8091         512 and 1023 octets in length */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8092      RxStats->RxStatsPkts512to1023Octets =
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8093                    (uint32)EthCtrlAddPtr->RX_512TO1023OCTETS_PACKETS_GOOD_BAD.U;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8094  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8095      /* RxStatsPkts1024to1518Octets - Total packets received that were between
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8096         1024 and 1518 octets in length */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8097      RxStats->RxStatsPkts1024to1518Octets =
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8098                    (uint32)EthCtrlAddPtr->RX_1024TOMAXOCTETS_PACKETS_GOOD_BAD.U;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8099  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8100      /* RxUnicastFrames - Total unicast packets received */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8101      RxStats->RxUnicastFrames =
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8102                       (uint32)EthCtrlAddPtr->RX_UNICAST_PACKETS_GOOD.U;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8103  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8104      /* [cover parentID={FB36F028-90CA-4cb0-8D75-3AA4ED169C6F}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8105      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8106      RetValue = E_OK;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8107    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8108  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8109    return RetValue;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8110  }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8111  #endif  /* ETH_17_GETHMACV2_GETRXSTATS_API == STD_ON */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8112  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8113  #if (ETH_17_GETHMACV2_GETCNTRVALUES_API == STD_ON)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8114  /*******************************************************************************
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8115  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8116  ** Traceability    : [cover parentID={1E177B77-6459-4c06-AD91-8E2F2312C0FC}]  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8117  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8118  ** Syntax           : Std_ReturnType Eth_17_GEthMacV2_GetCounterValues(       **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8119  **                                        const uint8 CtrlIdx,                **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8120  **                                        Eth_CounterType* const CounterPtr)  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8121  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8122  ** Description      : Reads a list of statistic counter values of the         **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8123  **                    corresponding controller.  The meaning of these counter **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8124  **                    values is described at Eth_CounterType.                 **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8125  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8126  ** [/cover]                                                                   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8127  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8128  ** Service ID       : 0x14                                                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8129  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8130  ** Sync/Async       : Synchronous                                             **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8131  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8132  ** Reentrancy       : Non Reentrant                                           **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8133  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8134  ** Parameters (in)  : CtrlIdx     - Index of Eth Controller within the        **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8135  **                                  context of the Ethernet driver.           **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8136  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8137  ** Parameters (out) : CounterPtr - List of counter values according to IETF   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8138  **                     RFC 1757, RFC 1643 and RFC 2233                        **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8139  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8140  ** Return value     : Std_ReturnType -  E_OK: success                         **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8141  **                                      E_NOT_OK: Counter values could        **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8142  **                                                not be obtained.            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8143  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8144  *******************************************************************************/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8145  Std_ReturnType Eth_17_GEthMacV2_GetCounterValues (const uint8 CtrlIdx,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8146                                       Eth_CounterType* const CounterPtr)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8147  {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8148    uint32 TotalErronInbPkts;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8149    uint32 TotalErronOutbPkts;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8150    const Ifx_GETH *EthCtrlAddPtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8151    Std_ReturnType RetValue;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8152  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8153    /* [cover parentID={09481E87-6125-4874-A886-F4B60352449D}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8154    Development error detection is enabled
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8155    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8156  #if(ETH_17_GETHMACV2_DEV_ERROR_DETECT == STD_ON)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8157    uint8 DevError;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8158  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8159    /* [cover parentID={C8D96519-95D2-4786-B3E5-19CE2F5394B0}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8160    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8161    RetValue = E_NOT_OK;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8162  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8163    /* [cover parentID={4832D5BE-0A21-469b-BED0-696350D7C3CF}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8164    Check for driver initialization
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8165    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8166    DevError = Eth_17_GEthMacV2_lDetChkNoInitStage1
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8167                                        (ETH_17_GETHMACV2_SID_GETCOUNTERVALUES);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8168  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8169    /* [cover parentID={FE58DF14-B965-4c58-9AB5-7181AFE12648}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8170    Is driver initialized?
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8171    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8172    if(DevError == ETH_17_GETHMACV2_E_DET_NO_ERR)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8173    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8174      /* [cover parentID={AF04EB77-F9DF-4729-B676-13628FC857D7}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8175      Validate the controller index
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8176      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8177      DevError = Eth_17_GEthMacV2_lDetChkCtrlIdxInvalid(
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8178                                CtrlIdx, ETH_17_GETHMACV2_SID_GETCOUNTERVALUES);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8179    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8180  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8181    /* [cover parentID={839BA654-D2FF-422c-8638-6922C339C9D1}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8182    Is controller index valid?
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8183    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8184    if(DevError == ETH_17_GETHMACV2_E_DET_NO_ERR)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8185    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8186       /* Check if controller init is successful in
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8187          Eth_17_GEthMacV2_SetControllerMode */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8188      /* [cover parentID={233B78FB-A316-4eda-97E3-6077DEE01C9E}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8189      Check for controller initialization
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8190      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8191      DevError = Eth_17_GEthMacV2_lDetChkNoInit(CtrlIdx,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8192                                ETH_17_GETHMACV2_SID_GETCOUNTERVALUES);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8193    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8194  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8195    /* [cover parentID={CEFC2FF3-1F70-4661-8709-74CCF2635C20}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8196    Is controller initialized?
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8197    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8198    if(DevError == ETH_17_GETHMACV2_E_DET_NO_ERR)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8199    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8200      /* [cover parentID={0D5DB752-5F6C-4a01-9377-8E0C16A3BCA6}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8201      Validate the CounterPtr pointer
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8202      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8203      DevError = Eth_17_GEthMacV2_lDetChkPointerInvalid(CounterPtr,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8204                                         ETH_17_GETHMACV2_SID_GETCOUNTERVALUES);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8205    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8206  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8207    /* [cover parentID={5EA98F34-D396-4093-8987-64BBEB5A5CDB}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8208    CounterPtr pointer is valid
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8209    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8210    if(DevError == ETH_17_GETHMACV2_E_DET_NO_ERR)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8211  #endif /* End of ETH_17_GETHMACV2_DEV_ERROR_DETECT */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8212    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8213      EthCtrlAddPtr = Eth_17_GEthMacV2_CtrlBaseAddrPtr[CtrlIdx];
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8214  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8215      /* [cover parentID={7EB1AAD1-7D0A-48f5-B5EC-AAB405D6F059}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8216      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8217      /* DropPktBufOverrun - Dropped packets due to buffer overrun. That is, the
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8218         packets discarded because of Receive FIFO overflow */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8219      CounterPtr->DropPktBufOverrun =
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8220                          EthCtrlAddPtr->RX_FIFO_OVERFLOW_PACKETS.U;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8221  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8222      /* DropPktCrc -- Dropped packets due to CRC errors */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8223      CounterPtr->DropPktCrc =
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8224                    (uint32)EthCtrlAddPtr->RX_CRC_ERROR_PACKETS.B.RXCRCERR;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8225  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8226      /* UndersizePkt -- Number of undersize packets which were less than 64
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8227         octets long without any errors */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8228      CounterPtr->UndersizePkt =
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8229                   (uint32)EthCtrlAddPtr->RX_UNDERSIZE_PACKETS_GOOD.B.RXUNDERSZG;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8230  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8231      /* OversizePkt -- Number of oversize packets which are longer than 1518
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8232         octets without any errors */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8233      CounterPtr->OversizePkt =
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8234                      (uint32)EthCtrlAddPtr->RX_OVERSIZE_PACKETS_GOOD.B.RXOVERSZG;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8235  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8236      /* AlgnmtErr -- Number of alignment errors, i.e. packets which are received
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8237         and are not an integral number of octets in length and do not pass the
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8238         CRC. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8239      CounterPtr->AlgnmtErr =
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8240                    (uint32)EthCtrlAddPtr->RX_ALIGNMENT_ERROR_PACKETS.B.RXALGNERR;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8241  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8242      /* SqeTestErr - Signal Quality Error test error. This error counter is not
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8243         supported by hardware */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8244      CounterPtr->SqeTestErr = (uint32)ETH_17_GETHMACV2_UNSUPPORTED_CNTR;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8245  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8246      /* DiscInbdPkt --Number of inbound packets which were chosen to be
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8247         discarded even though no errors had been detected. One possible reason
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8248         for discarding such a packet could be to free up buffer space.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8249         Info: There are no specific packets which are chosen to be discarded by
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8250         the SW/ HW. Hence this counter is not supported */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8251      CounterPtr->DiscInbdPkt = (uint32)ETH_17_GETHMACV2_UNSUPPORTED_CNTR;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8252  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8253      /* ErrInbdPkt - Total number of erroneous inbound packets.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8254         Info: This item is filled with counters that is addition of all receive
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8255         error counters available from hardware */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8256      TotalErronInbPkts =
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8257                        (uint32)(EthCtrlAddPtr->RX_CRC_ERROR_PACKETS.B.RXCRCERR);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8258      TotalErronInbPkts = (uint32)(TotalErronInbPkts +
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8259                        EthCtrlAddPtr->RX_ALIGNMENT_ERROR_PACKETS.B.RXALGNERR);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8260      TotalErronInbPkts = (uint32)(TotalErronInbPkts +
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8261                             EthCtrlAddPtr->RX_RUNT_ERROR_PACKETS.B.RXRUNTERR);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8262      TotalErronInbPkts = (uint32)(TotalErronInbPkts +
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8263                            EthCtrlAddPtr->RX_JABBER_ERROR_PACKETS.B.RXJABERR);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8264      TotalErronInbPkts = (uint32)(TotalErronInbPkts +
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8265                            EthCtrlAddPtr->RX_LENGTH_ERROR_PACKETS.B.RXLENERR);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8266      TotalErronInbPkts = (uint32)(TotalErronInbPkts +
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8267                     EthCtrlAddPtr->RX_OUT_OF_RANGE_TYPE_PACKETS.B.RXOUTOFRNG);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8268      TotalErronInbPkts = (uint32)(TotalErronInbPkts +
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8269                          EthCtrlAddPtr->RX_RECEIVE_ERROR_PACKETS.B.RXRCVERR);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8270      CounterPtr->ErrInbdPkt = TotalErronInbPkts;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8271  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8272      /* DiscOtbdPkt - The number of outbound packets which were chosen to be
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8273         discarded even though no errors had been detected.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8274         Info: There are no specific packets which are chosen to be discarded by
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8275         the SW/ HW. Hence this counter is not supported */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8276      CounterPtr->DiscOtbdPkt = (uint32)ETH_17_GETHMACV2_UNSUPPORTED_CNTR;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8277  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8278      /* ErrOtbdPkt - Total number of erroneous outbound packets */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8279      TotalErronOutbPkts = (uint32)(EthCtrlAddPtr->TX_LATE_COLLISION_PACKETS.B.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8280                                                                      TXLATECOL);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8281      TotalErronOutbPkts = (uint32)(TotalErronOutbPkts +
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8282                      EthCtrlAddPtr->TX_EXCESSIVE_COLLISION_PACKETS.B.TXEXSCOL);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8283      TotalErronOutbPkts = (uint32)(TotalErronOutbPkts +
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8284                              EthCtrlAddPtr->TX_CARRIER_ERROR_PACKETS.B.TXCARR);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8285      TotalErronOutbPkts = (uint32)(TotalErronOutbPkts +
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8286                        EthCtrlAddPtr->TX_EXCESSIVE_DEFERRAL_ERROR.B.TXEXSDEF);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8287      CounterPtr->ErrOtbdPkt = TotalErronOutbPkts;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8288  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8289      /* SnglCollPkt -Single collision frames. The number of successfully
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8290         transmitted packets after a single collision */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8291      CounterPtr->SnglCollPkt =
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8292            (uint32)EthCtrlAddPtr->TX_SINGLE_COLLISION_GOOD_PACKETS.B.TXSNGLCOLG;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8293  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8294      /* MultCollPkt - Multiple collision frames. The number of successfully
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8295         transmitted packets after multiple collisions. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8296      CounterPtr->MultCollPkt =
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8297           (uint32)EthCtrlAddPtr->TX_MULTIPLE_COLLISION_GOOD_PACKETS.B.TXMULTCOLG;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8298  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8299      /* DfrdPkt - Number of deferred transmission: A count of frames for which
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8300         the first transmission attempt on a particular interface is delayed
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8301         because the medium is busy */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8302      CounterPtr->DfrdPkt = (uint32)EthCtrlAddPtr->TX_DEFERRED_PACKETS.B.TXDEFRD;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8303  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8304      /* LatCollPkt - Number of late collisions. The number of packets aborted
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8305         because of late collision error. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8306      CounterPtr->LatCollPkt =
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8307                     (uint32)EthCtrlAddPtr->TX_LATE_COLLISION_PACKETS.B.TXLATECOL;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8308  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8309      /* [cover parentID={8FE3C969-3852-431e-AFA2-DBAF82DE3C9D}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8310      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8311      /* HwDepCtr0 - This counter provides the number of good VLAN packets
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8312         transmitted */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8313      CounterPtr->HwDepCtr0 =
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8314                            (uint32)EthCtrlAddPtr->TX_VLAN_PACKETS_GOOD.B.TXVLANG;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8315  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8316      /* HwDepCtr1 - This counter provides the number of good IPv4 packets
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8317         received */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8318      CounterPtr->HwDepCtr1 =
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8319                         (uint32)EthCtrlAddPtr->RXIPV4_GOOD_PACKETS.B.RXIPV4GDPKT;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8320  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8321      /* HwDepCtr2 - This counter provides the number of good IP datagrams
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8322         received with a good TCP payload */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8323      CounterPtr->HwDepCtr2 =
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8324                         (uint32)EthCtrlAddPtr->RXTCP_GOOD_PACKETS.B.RXTCPGDPKT;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8325  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8326      /* HwDepCtr3 - This counter provides the number of good IP datagrams
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8327         received with a good UDP payload (without checksum disabled) */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8328      CounterPtr->HwDepCtr3 =
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8329                         (uint32)EthCtrlAddPtr->RXUDP_GOOD_PACKETS.B.RXUDPGDPKT;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8330  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8331      /* [cover parentID={DD83ACE3-8CB9-48d5-A7CE-467500546BBD}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8332      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8333      RetValue = E_OK;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8334    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8335  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8336    return RetValue;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8337  }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8338  #endif/* End for ETH_17_GETHMACV2_GETCNTRVALUES_API */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8339  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8340  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8341  #if(ETH_17_GETHMACV2_GLOBALTIMESUPPORT == STD_ON)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8342  /*******************************************************************************
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8343  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8344  ** Traceability    : [cover parentID={FA03859F-C0CE-4cee-8BFD-F7B0F2727E54}]  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8345  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8346  ** Syntax           : Std_ReturnType Eth_17_GEthMacV2_GetCurrentTime(         **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8347  **                              const uint8 CtrlIdx,                          **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8348  **                              Eth_TimeStampQualType* const timeQualPtr,     **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8349  **                              Eth_TimeStampType* const timeStampPtr)        **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8350  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8351  ** Description      : Returns a time value out of the HW registers.           **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8352  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8353  ** [/cover]                                                                   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8354  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8355  ** Service ID       : 0x16                                                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8356  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8357  ** Sync/Async       : Synchronous                                             **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8358  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8359  ** Reentrancy       : Non Reentrant                                           **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8360  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8361  ** Parameters (in)  : CtrlIdx      -  Index of Eth Controller within the      **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8362  **                                    context of the Ethernet driver.         **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8363  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8364  ** Parameters (out) : timeQualPtr  -  Quality of HW time stamp, e.g.          **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8365  **                    based on current drift                                  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8366  **                    timeStampPtr -  current time stamp                      **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8367  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8368  ** Return value     : Std_ReturnType -  E_OK  : Success                       **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8369  **                                   -  E_NOT_OK : Failed                     **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8370  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8371  *******************************************************************************/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8372  Std_ReturnType Eth_17_GEthMacV2_GetCurrentTime(const uint8 CtrlIdx,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8373                                  Eth_TimeStampQualType* const timeQualPtr,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8374                                  Eth_TimeStampType* const timeStampPtr)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8375  {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8376    const Ifx_GETH *EthCtrlAddPtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8377    Std_ReturnType RetValue;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8378    /* [cover parentID={4B886995-9A79-4913-A739-4A86CBC646F9}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8379    DET is enabled
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8380    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8381  #if(ETH_17_GETHMACV2_DEV_ERROR_DETECT == STD_ON)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8382    uint8 DevError;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8383  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8384    /* [cover parentID={D4ED6D93-5477-4fea-8142-B60300FB6FCF}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8385    In default, Set RetValue = E_NOT_OK
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8386    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8387    RetValue = E_NOT_OK;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8388  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8389    /* [cover parentID={CB4C91F9-D09B-42d5-A0D5-D0EA07779951}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8390     Validate Time stamp Quality pointer (Output parameter)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8391     [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8392    /* ETH_17_GETHMACV2_E_PARAM_POINTER */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8393    DevError = Eth_17_GEthMacV2_lDetChkPointerInvalid(timeQualPtr,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8394                                           ETH_17_GETHMACV2_SID_GETCURRENTTIME);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8395  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8396    /* [cover parentID={13272AEA-4806-4bc3-BA53-7DA36911641A}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8397    Valid Timestamp Quality Pointer
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8398    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8399    if(DevError == ETH_17_GETHMACV2_E_DET_NO_ERR)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8400    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8401      /* In default Assign time quality as Invalid,if timeQualPtr is not NULL */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8402      *timeQualPtr = ETH_INVALID;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8403  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8404      /* [cover parentID={431B20D6-0182-4406-B1CA-3DC237A35DED}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8405       Validate Time stamp pointer( Output parameter)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8406       [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8407      /* ETH_17_GETHMACV2_E_PARAM_POINTER */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8408      DevError = Eth_17_GEthMacV2_lDetChkPointerInvalid(timeStampPtr,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8409                                           ETH_17_GETHMACV2_SID_GETCURRENTTIME);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8410    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8411    /* [cover parentID={1EC342E0-09C4-4c65-A241-63DE4F7F028E}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8412    Valid Timestamp Pointer
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8413    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8414    if(DevError == ETH_17_GETHMACV2_E_DET_NO_ERR)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8415    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8416      /* [cover parentID={66367C24-6997-4a47-BEFE-44CFB1771944}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8417      Check Driver is initialized
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8418      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8419      /* Check if Eth_17_GEthMacV2_Init is successful */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8420      DevError = Eth_17_GEthMacV2_lDetChkNoInitStage1(
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8421                                          ETH_17_GETHMACV2_SID_GETCURRENTTIME);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8422    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8423    /* [cover parentID={BCAE38DA-9DD6-4e7e-B977-4AD306629F64}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8424    Driver Initialized
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8425    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8426    if(DevError == ETH_17_GETHMACV2_E_DET_NO_ERR)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8427    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8428      /* [cover parentID={AF9421C5-463A-4772-B9D9-B2C69BB05C78}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8429      Validate Controller Index
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8430      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8431      DevError = Eth_17_GEthMacV2_lDetChkCtrlIdxInvalid(
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8432                               CtrlIdx, ETH_17_GETHMACV2_SID_GETCURRENTTIME);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8433    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8434    /* [cover parentID={A0485F07-A6A5-47f2-86C3-38CDCE46F95F}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8435    Valid Controller Index
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8436    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8437    if(DevError == ETH_17_GETHMACV2_E_DET_NO_ERR)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8438    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8439      /* Check if controller init is Successful in
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8440                                          Eth_17_GEthMacV2_SetControllerMode */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8441      /* [cover parentID={9E1E6189-3397-404b-8628-3A3D67971418}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8442      Check if controller initialization was successful
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8443      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8444      DevError = Eth_17_GEthMacV2_lDetChkNoInit(CtrlIdx,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8445                                ETH_17_GETHMACV2_SID_GETCURRENTTIME);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8446    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8447  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8448    /* [cover parentID={B306CE4E-C916-4e7c-AADB-0FD555FE8B14}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8449    If controller init successful
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8450    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8451    if(DevError == ETH_17_GETHMACV2_E_DET_NO_ERR)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8452  #endif /* End of ETH_17_GETHMACV2_DEV_ERROR_DETECT */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8453    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8454      /* get base address of the controller */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8455      EthCtrlAddPtr = Eth_17_GEthMacV2_CtrlBaseAddrPtr[CtrlIdx];
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8456  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8457      /* [cover parentID={60FB580B-9148-4fe9-BE4C-08A260076D88}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8458       Set Time stamp Quality as VALID
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8459       [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8460      *timeQualPtr = ETH_VALID;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8461  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8462      /* [cover parentID={04AC8FCF-64CA-4755-8B61-2D10E5ADE970}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8463      Read Time from Timer(Hardware Timer in GETH) and fill in
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8464      timeStampPtr (output parameter)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8465      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8466      /* Return Higher word second, second and nano second value */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8467      timeStampPtr->seconds = EthCtrlAddPtr->MAC_SYSTEM_TIME_SECONDS.U;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8468      timeStampPtr->secondsHi =
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8469                    EthCtrlAddPtr->MAC_SYSTEM_TIME_HIGHER_WORD_SECONDS.B.TSHWR;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8470      timeStampPtr->nanoseconds =
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8471                    EthCtrlAddPtr->MAC_SYSTEM_TIME_NANOSECONDS.B.TSSS;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8472  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8473      /* [cover parentID={982EAD3C-2AD8-41d2-852D-712DCC7EE509}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8474      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8475      RetValue = E_OK;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8476    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8477  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8478    return RetValue;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8479  }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8480  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8481  /*******************************************************************************
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8482  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8483  ** Traceability    : [cover parentID={839F657F-9BDF-4c59-A76B-DFA595BD6DFE}]  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8484  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8485  ** Syntax           : void Eth_17_GEthMacV2_EnableEgressTimeStamp             **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8486  **                      (const uint8 CtrlIdx, const Eth_BufIdxType BufIdx)    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8487  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8488  ** Description      : The function activates timestamp for the specific       **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8489  **                    transmit frame                                          **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8490  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8491  ** [/cover]                                                                   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8492  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8493  ** Service ID       : 0x17                                                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8494  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8495  ** Sync/Async       : Synchronous                                             **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8496  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8497  ** Reentrancy       : Non Reentrant                                           **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8498  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8499  ** Parameters (in)  : CtrlIdx       -  Index of Eth Controller within the     **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8500  **                                     context of the Ethernet driver.        **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8501  **                    BufIdx        -  Index of the message buffer, where     **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8502  **                                     application expects egress             **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8503  **                                     time stamping                          **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8504  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8505  ** Parameters (out) : None                                                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8506  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8507  ** Return value     : None                                                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8508  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8509  *******************************************************************************/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8510  void Eth_17_GEthMacV2_EnableEgressTimeStamp(const uint8 CtrlIdx,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8511                                              const Eth_BufIdxType BufIdx)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8512  {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8513    const Eth_17_GEthMacV2_CtrlStatusType *EthLocalCoreStatusPtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8514    const Eth_17_GEthMacV2_CoreCtrlConfigType *EthLocalCtrlCfgPtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8515    uint16 BufferIdx;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8516    uint16 PrioMapIdx;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8517    uint16 FifoIdx;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8518  #if(ETH_17_GETHMACV2_DEV_ERROR_DETECT == STD_ON)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8519    uint8 DevError;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8520  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8521  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8522    /* Get the buffer index */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8523    BufferIdx = (uint16)(BufIdx & (uint32)ETH_17_GETHMACV2_BUFIDX_MASK);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8524  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8525    /* Get the channel index */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8526    PrioMapIdx = (uint16)((BufIdx & (uint32)ETH_17_GETHMACV2_CHNLIDX_MASK) >>
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8527                                     (uint8)ETH_17_GETHMACV2_FIFOIDX_POS);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8528  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8529    /* [cover parentID={C8987F3E-AA36-4356-93DE-AEA3791D4035}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8530    DET is enabled
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8531    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8532  #if(ETH_17_GETHMACV2_DEV_ERROR_DETECT == STD_ON)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8533    /* Check if Eth_17_GEthMacV2_Init is successful */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8534    /* [cover parentID={7691697A-AA58-456a-9CB2-6C49E6C37BF9}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8535    Check Driver is initialized
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8536    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8537    DevError = Eth_17_GEthMacV2_lDetChkNoInitStage1
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8538                                 (ETH_17_GETHMACV2_SID_ENABLEEGRESSTIMESTAMP);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8539  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8540    /* [cover parentID={2C10EF7E-13A2-4d06-ACCF-FD40318F0488}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8541     Driver Initialized
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8542    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8543    if(DevError == ETH_17_GETHMACV2_E_DET_NO_ERR)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8544    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8545      /* [cover parentID={8A796113-8C72-40ed-B3E7-6A23BD7889A9}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8546      Check Controller Index is Valid
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8547      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8548      DevError = Eth_17_GEthMacV2_lDetChkCtrlIdxInvalid(
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8549                            CtrlIdx, ETH_17_GETHMACV2_SID_ENABLEEGRESSTIMESTAMP);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8550    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8551    /* [cover parentID={E581AB6E-694F-432c-89F4-72E51723D15E}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8552    Valid Controller Index
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8553    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8554    if(DevError == ETH_17_GETHMACV2_E_DET_NO_ERR)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8555    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8556      /* Check if controller init is successful in
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8557      Eth_17_GEthMacV2_SetControllerMode */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8558      /* [cover parentID={8EDC0D4E-14E7-4d1e-B3A9-FDDDA8C5DF34}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8559      Check controller is initialized
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8560      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8561      DevError = Eth_17_GEthMacV2_lDetChkNoInit(CtrlIdx,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8562                                ETH_17_GETHMACV2_SID_ENABLEEGRESSTIMESTAMP);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8563    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8564  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8565    /* [cover parentID={4F8D61B8-CC58-423d-A970-068770F77025}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8566    If controller is initialized
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8567    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8568    if(DevError == ETH_17_GETHMACV2_E_DET_NO_ERR)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8569    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8570      /* [cover parentID={2F4B7B06-5C78-468e-A29E-AAEBA82BBD06}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8571      Check Buffer index is valid
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8572      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8573      DevError = Eth_17_GEthMacV2_lDetCheckBufIdx(CtrlIdx,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8574              ETH_17_GETHMACV2_SID_ENABLEEGRESSTIMESTAMP,PrioMapIdx, BufferIdx);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8575    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8576  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8577    /* [cover parentID={5A1E2CDF-DBBB-47ac-AA57-DFD92BE20C05}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8578    Check if any DET error occured due to previous check
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8579    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8580    if(DevError == ETH_17_GETHMACV2_E_DET_NO_ERR)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8581  #endif /* End of ETH_17_GETHMACV2_DEV_ERROR_DETECT */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8582    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8583      /* Get controller status */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8584      EthLocalCoreStatusPtr = Eth_17_GEthMacV2_lGetCtrlStatusPtr(CtrlIdx);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8585  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8586      /* Get controller configuration data */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8587      EthLocalCtrlCfgPtr = Eth_17_GEthMacV2_lGetCtrlConfigPtr(CtrlIdx);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8588  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8589      FifoIdx = EthLocalCtrlCfgPtr->EthTxFifoCfgPtr[PrioMapIdx].TxFifoIdx;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8590  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8591      /* [cover parentID={2DBAB784-704E-43bc-ACE8-97D59425F9F0}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8592      BufIdx(Input parameter) is the one allocated to application
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8593      (Buffer status is USED)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8594      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8595      if(EthLocalCoreStatusPtr->EthBuffDescPtr->EthTxBuffTablePtr[FifoIdx]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8596                   [BufferIdx].BuffStatus == ETH_17_GETHMACV2_BUFFER_USED)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8597      {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8598        /* [cover parentID={9A0C294C-AB8D-46b9-9559-BCD25076A758}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8599        Enable Transmit Time stamp
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8600        [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8601        EthLocalCoreStatusPtr->EthBuffDescPtr->EthTxBuffTablePtr[FifoIdx]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8602            [BufferIdx].TimeStampEnable = ETH_17_GETHMACV2_ENABLE;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8603      }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8604      else
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8605      {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8606        /* [cover parentID={DE6CF3E7-33CF-4bb2-88A0-6708593AA7B2}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8607        DET is enabled
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8608        [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8609  #if(ETH_17_GETHMACV2_DEV_ERROR_DETECT == STD_ON)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8610        /* [cover parentID={44231FCB-57FB-4cd1-857B-1E96C6BA43E2}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8611        Report DET error ( Invalid Parameter)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8612        [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8613        (void)Det_ReportError(ETH_17_GETHMACV2_MODULE_ID,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8614                              ETH_17_GETHMACV2_INSTANCE_ID,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8615                              ETH_17_GETHMACV2_SID_ENABLEEGRESSTIMESTAMP,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8616                              ETH_17_GETHMACV2_E_INV_PARAM);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8617  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8618      }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8619    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8620  }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8621  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8622  /*******************************************************************************
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8623  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8624  ** Traceability    : [cover parentID={DD8EB5AE-3044-4a59-A50E-B4FE6B4A6086}]  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8625  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8626  ** Syntax           : Std_ReturnType  Eth_17_GEthMacV2_GetEgressTimeStamp     **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8627  **                        (const uint8 CtrlIdx, const Eth_BufIdxType BufIdx,  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8628  **                                  Eth_TimeStampQualType* const timeQualPtr, **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8629  **                                  Eth_TimeStampType* const timeStampPtr)    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8630  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8631  ** Description      : Reads back the egress time stamp on a dedicated message **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8632  **                    object. It must be called within the TxConfirmation()   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8633  **                    function.                                               **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8634  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8635  ** [/cover]                                                                   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8636  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8637  ** Service ID       : 0x18                                                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8638  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8639  ** Sync/Async       : Synchronous                                             **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8640  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8641  ** Reentrancy       : Non Reentrant                                           **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8642  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8643  ** Parameters (in)  : CtrlIdx       -  Index of Eth Controller within the     **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8644  **                                     context of the Ethernet driver.        **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8645  **                    BufIdx        -  Index of the message buffer, where     **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8646  **                                     Application expects egress             **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8647  **                                     time stamping                          **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8648  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8649  ** Parameters (out) : timeQualPtr  -  quality of HW time stamp, e.g.          **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8650  **                                    based on current drift                  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8651  **                    timeStampPtr -  current time stamp                      **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8652  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8653  ** Return value     : Std_ReturnType - E_OK: Success                          **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8654  **                                   - E_NOT_OK: Failed to read time stamp    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8655  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8656  *******************************************************************************/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8657  Std_ReturnType Eth_17_GEthMacV2_GetEgressTimeStamp(const uint8 CtrlIdx,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8658         const Eth_BufIdxType BufIdx, Eth_TimeStampQualType* const timeQualPtr,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8659                                      Eth_TimeStampType* const timeStampPtr)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8660  {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8661    const Eth_17_GEthMacV2_CtrlStatusType *EthLocalCoreStatusPtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8662    const Eth_17_GEthMacV2_DmaTxDescType *EthLocalDmaTxDescPtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8663    const Ifx_GETH *EthCtrlAddPtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8664    const Eth_17_GEthMacV2_CoreCtrlConfigType *EthLocalCtrlCfgPtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8665    uint16 BufferIdx;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8666    uint16 PrioIdx;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8667    uint16 FifoIdx;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8668    uint16 TxDescIdx;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8669    Std_ReturnType RetVal;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8670  #if(ETH_17_GETHMACV2_DEV_ERROR_DETECT == STD_ON)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8671    uint8 DevError;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8672  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8673  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8674    /* [cover parentID={8D87CBBE-4836-4ec1-AE12-3B75D539FF8C}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8675    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8676    RetVal = E_NOT_OK;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8677  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8678    BufferIdx = (uint16)(BufIdx & (uint32)ETH_17_GETHMACV2_BUFIDX_MASK);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8679  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8680    PrioIdx = (uint16)((BufIdx & (uint32)ETH_17_GETHMACV2_CHNLIDX_MASK) >>
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8681                                        (uint8)ETH_17_GETHMACV2_FIFOIDX_POS);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8682  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8683    /* [cover parentID={9369442C-C518-472c-A3DC-3BB2AF57EDA5}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8684    DET is enabled
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8685    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8686  #if(ETH_17_GETHMACV2_DEV_ERROR_DETECT == STD_ON)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8687    /* [cover parentID={B9DD02CC-E726-46c5-B12E-686AEC5184C5}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8688    Validate Time stamp Quality pointer (Output parameter)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8689    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8690    /* ETH_17_GETHMACV2_E_PARAM_POINTER */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8691    DevError = Eth_17_GEthMacV2_lDetChkPointerInvalid(timeQualPtr,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8692                                        ETH_17_GETHMACV2_SID_GETEGRESSTIMESTAMP);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8693  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8694    /* [cover parentID={2D2BC311-6D20-4d99-BD73-C90AF522F8E9}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8695    Valid Timestamp Quality Pointer
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8696    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8697    if(DevError == ETH_17_GETHMACV2_E_DET_NO_ERR)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8698    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8699      /* In default Assign time quality as Invalid,if timeQualPtr is not NULL */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8700      *timeQualPtr = ETH_INVALID;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8701  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8702      /* [cover parentID={B6DA85F0-E06B-43de-B491-988E2E629FD8}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8703      Validate Time stamp pointer( Output parameter)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8704      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8705      DevError = Eth_17_GEthMacV2_lDetChkPointerInvalid(timeStampPtr,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8706                                      ETH_17_GETHMACV2_SID_GETEGRESSTIMESTAMP);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8707    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8708    /* [cover parentID={B04EAB6C-90C7-4063-A5B0-BB7BE279B515}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8709    Valid Timestamp Pointer
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8710    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8711    if(DevError == ETH_17_GETHMACV2_E_DET_NO_ERR)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8712    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8713      /* [cover parentID={1B1A029C-DEA4-48a7-A33F-0333785FD911}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8714       Check Driver is initialized
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8715       [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8716      /* Check if Eth_17_GEthMacV2_Init is successfully */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8717      DevError = Eth_17_GEthMacV2_lDetChkNoInitStage1(
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8718                                    ETH_17_GETHMACV2_SID_GETEGRESSTIMESTAMP);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8719    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8720    /* [cover parentID={A59A7844-B2BC-46fb-B01B-C14CBB64EB48}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8721    If driver is initialized
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8722    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8723    if(DevError == ETH_17_GETHMACV2_E_DET_NO_ERR)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8724    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8725      /* [cover parentID={92E9415D-B457-4eee-8C24-C2CDDA480B13}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8726      Validate Controller Index
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8727      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8728      DevError = Eth_17_GEthMacV2_lDetChkCtrlIdxInvalid(
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8729                             CtrlIdx, ETH_17_GETHMACV2_SID_GETEGRESSTIMESTAMP);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8730    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8731    /* [cover parentID={DA57FB4A-1F9D-4798-A6D1-9AF3534BF5F8}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8732    Valid Controller Index
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8733    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8734    if(DevError == ETH_17_GETHMACV2_E_DET_NO_ERR)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8735    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8736      /* Check if controller init is Successfully done in
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8737         Eth_17_GEthMacV2_SetControllerMode */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8738      /* [cover parentID={81188A1D-7973-4db9-BDD8-DD50C9D78CB9}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8739      Check controller is initialized
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8740      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8741      DevError = Eth_17_GEthMacV2_lDetChkNoInit(CtrlIdx,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8742                                ETH_17_GETHMACV2_SID_GETEGRESSTIMESTAMP);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8743    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8744    /* [cover parentID={0AFA0190-1F9F-479e-AE9D-B3E32FD09DD3}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8745    If Controller is initialized
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8746    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8747    if(DevError == ETH_17_GETHMACV2_E_DET_NO_ERR)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8748    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8749      /* [cover parentID={F22C4ACA-4BBB-4ad7-8B20-BC5238ADDCE9}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8750      Check for buffer index is valid
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8751      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8752      DevError = Eth_17_GEthMacV2_lDetCheckBufIdx(CtrlIdx,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8753                 ETH_17_GETHMACV2_SID_GETEGRESSTIMESTAMP, PrioIdx, BufferIdx);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8754    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8755  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8756    /* [cover parentID={57C4C8BF-33F4-47f1-9EC7-4DD642EAC35C}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8757    Any DET error due to previous check?
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8758    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8759    if(DevError == ETH_17_GETHMACV2_E_DET_NO_ERR)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8760  #endif /* End of ETH_17_GETHMACV2_DEV_ERROR_DETECT */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8761    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8762      /* [cover parentID={144E9B60-5D36-47a4-BDFD-EAD3FF3B2812}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8763      Set Time stamp Quality as INVALID
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8764      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8765      *timeQualPtr = ETH_INVALID;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8766  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8767      /* get base address of the indexed controller */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8768      EthCtrlAddPtr = Eth_17_GEthMacV2_CtrlBaseAddrPtr[CtrlIdx];
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8769  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8770       /* Get controller status */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8771      EthLocalCoreStatusPtr = Eth_17_GEthMacV2_lGetCtrlStatusPtr(CtrlIdx);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8772  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8773      /* Get controller configuration data */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8774      EthLocalCtrlCfgPtr = Eth_17_GEthMacV2_lGetCtrlConfigPtr(CtrlIdx);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8775  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8776      FifoIdx = EthLocalCtrlCfgPtr->EthTxFifoCfgPtr[PrioIdx].TxFifoIdx;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8777  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8778      EthLocalDmaTxDescPtr = EthLocalCoreStatusPtr->EthBuffDescPtr->
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8779                                EthDmaTxDescPtr[FifoIdx];
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8780  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8781      TxDescIdx = EthLocalCoreStatusPtr->EthBuffDescPtr->
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8782                        EthRunTmTxChnlDataPtr[FifoIdx].TxDmaDescIdxTmStmp;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8783  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8784      /* [cover parentID={07C039BA-BEF3-460b-B86E-43BA48654429}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8785      BufIdx(Input parameter) is the one allocated to application( Buffer status
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8786      is Used_TxInitiated) and Check Tx time stamp descriptor index is valid and
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8787      Check if Time stamp for buffer is enabled
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8788      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8789      if((EthLocalCoreStatusPtr->EthBuffDescPtr->EthTxBuffTablePtr[FifoIdx]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8790          [BufferIdx].BuffStatus == ETH_17_GETHMACV2_BUFFER_USED_TXINITIATED) &&
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8791         (EthLocalCoreStatusPtr->EthBuffDescPtr->EthTxBuffTablePtr[FifoIdx]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8792                      [BufferIdx].TimeStampEnable == ETH_17_GETHMACV2_ENABLE) &&
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8793         (TxDescIdx != ETH_17_GETHMACV2_DMADESC_INVALID))
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8794      {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8795        /* Check if the requested descriptor's LD bit(Last Descriptor) is set */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8796        /* [cover parentID={6B0FF6E9-961A-4fb4-AE27-65BBC635336C}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8797        Requested frame's ( Buffer Index's) end of packet is received
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8798        [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8799        if((EthLocalDmaTxDescPtr[TxDescIdx].TDES3 &
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8800           ((uint32)ETH_17_GETHMACV2_DMA_TX_DESC_LD_SET)) ==
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8801               (uint32)ETH_17_GETHMACV2_DMA_TX_DESC_LD_SET)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8802        {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8803          /* [cover parentID={E3E48C39-B044-4662-A57D-053D513AC9A8}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8804          Timestamp has been captured by hardware for the requested frame
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8805          (Buffer Index)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8806          [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8807          if((EthLocalDmaTxDescPtr[TxDescIdx].TDES3 &
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8808                     ((uint32)ETH_17_GETHMACV2_DMA_TX_DESC_TTSS_SET)) ==
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8809                     (uint32)ETH_17_GETHMACV2_DMA_TX_DESC_TTSS_SET)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8810          {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8811            /* [cover parentID={25A41911-2BBD-46b6-8354-E7CB4CFEB9F5}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8812            Set Time stamp Quality as VALID
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8813            [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8814            *timeQualPtr = ETH_VALID;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8815  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8816            /* [cover parentID={5DAF230C-DC53-4994-8A51-6EA1A49827C0}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8817            Read Time stamp form Tx descriptor of Buffer Index and HIGHER WORD
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8818            SECONDS register and copy to time StampPointer (output parameter)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8819            [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8820            /* Copy packet time stamp to timeStampPtr.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8821            /* Info: Overflow of MAC_SYSTEM_TIME_SECONDS register will happen
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8822             * only once in 130 years. Hence MAC_SYSTEM_TIME_HIGHER_WORD_SECONDS
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8823             * directly coped to SecondHi value */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8824            timeStampPtr->secondsHi =
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8825                  (uint16)EthCtrlAddPtr->MAC_SYSTEM_TIME_HIGHER_WORD_SECONDS.U;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8826            timeStampPtr->seconds =
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8827                           (EthLocalDmaTxDescPtr[TxDescIdx].TDES1);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8828            timeStampPtr->nanoseconds =
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8829                           (EthLocalDmaTxDescPtr[TxDescIdx].TDES0);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8830  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8831            /* [cover parentID={3C19AC5E-3E43-46c2-968B-299DE765536F}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8832            [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8833            RetVal = E_OK;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8834          }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8835        }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8836      }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8837      else
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8838      {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8839        /* [cover parentID={03BDCA05-DAB6-45ff-933F-F2BCA96817D0}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8840        DET is enabled
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8841        [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8842  #if(ETH_17_GETHMACV2_DEV_ERROR_DETECT == STD_ON)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8843        /* [cover parentID={3CCA808C-E4A7-4a17-A058-2119115EA4C1}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8844        Report DET error (Invalid Parameter)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8845        [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8846        (void)Det_ReportError(ETH_17_GETHMACV2_MODULE_ID,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8847                              ETH_17_GETHMACV2_INSTANCE_ID,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8848                              ETH_17_GETHMACV2_SID_GETEGRESSTIMESTAMP,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8849                              ETH_17_GETHMACV2_E_INV_PARAM);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8850  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8851      }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8852    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8853  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8854    return RetVal;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8855  }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8856  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8857  /*******************************************************************************
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8858  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8859  ** Traceability    : [cover parentID={EAAB4E73-D3E6-4cba-B6B9-58AE81F8AAD7}]  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8860  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8861  ** Syntax           : Std_ReturnType Eth_17_GEthMacV2_GetIngressTimeStamp     **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8862  **                                (const uint8 CtrlIdx,                       **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8863  **                                 const Eth_DataType* const DataPtr,         **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8864  **                                 Eth_TimeStampQualType* const timeQualPtr   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8865  **                                 Eth_TimeStampType* const timeStampPtr)     **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8866  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8867  ** Description      : Reads back the ingress time stamp on a dedicated        **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8868  **                    message object. It must be called within the            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8869  **                    RxIndication() function.                                **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8870  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8871  ** [/cover]                                                                   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8872  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8873  ** Service ID       : 0x18                                                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8874  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8875  ** Sync/Async       : Synchronous                                             **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8876  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8877  ** Reentrancy       : Non Reentrant                                           **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8878  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8879  ** Parameters (in)  : CtrlIdx       -  Index of Eth Controller within the     **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8880  **                                     context of the Ethernet driver.        **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8881  **                    DataPtr       -  Index of the message buffer, where     **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8882  **                                     Application expects Ingress            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8883  **                                     time stamping.                         **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8884  **                                     This parameter is not used in ETH      **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8885  **                                     driver design                          **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8886  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8887  ** Parameters (out) : timeQualPtr  -  quality of HW time stamp, e.g.          **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8888  **                                    based on current drift                  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8889  **                    timeStampPtr -  current time stamp                      **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8890  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8891  ** Return value     : Std_ReturnType - E_OK: Success                          **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8892  **                                   - E_NOT_OK: Failed to read time stamp    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8893  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8894  *******************************************************************************/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8895  Std_ReturnType Eth_17_GEthMacV2_GetIngressTimeStamp(const uint8 CtrlIdx,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8896                                   const Eth_DataType* const DataPtr,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8897                                   Eth_TimeStampQualType* const timeQualPtr,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8898                                   Eth_TimeStampType* const timeStampPtr)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8899  {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8900    const Eth_17_GEthMacV2_CtrlStatusType *EthLocalCoreStatusPtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8901    const Eth_17_GEthMacV2_DmaRxDescType *EthLocalDmaRxDescPtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8902    const Ifx_GETH *EthCtrlAddPtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8903    uint16 DmaDescIdx;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8904  #if(ETH_17_GETHMACV2_DEV_ERROR_DETECT == STD_ON)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8905    uint8 DevError;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8906  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8907    uint8 FifoIdx;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8908    uint8 LoopCnt;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8909    Std_ReturnType RetVal;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8910  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8911    /* [cover parentID={7BB5CE6B-980C-4b84-8299-EAF990A8886C}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8912    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8913    RetVal = E_NOT_OK;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8914  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8915    FifoIdx = ETH_17_GETHMACV2_INV_FIFO_IDX;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8916  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8917    /* [cover parentID={081E5D3F-27E4-46c4-902A-192D98AB0DEA}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8918    DET is enabled
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8919    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8920  #if(ETH_17_GETHMACV2_DEV_ERROR_DETECT == STD_ON)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8921    /* [cover parentID={24D084BE-4013-4157-ACC4-6759B264AFC9}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8922    Validate Time stamp Quality pointer (Output parameter)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8923    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8924    /* ETH_17_GETHMACV2_E_PARAM_POINTER */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8925    DevError = Eth_17_GEthMacV2_lDetChkPointerInvalid(timeQualPtr,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8926                                    ETH_17_GETHMACV2_SID_GETINGRESSTIMESTAMP);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8927  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8928    /* [cover parentID={D76FFC81-6BC2-4725-8668-98C53D8652A5}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8929    Is Timestamp Quality Pointer valid ?
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8930    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8931    if(DevError == ETH_17_GETHMACV2_E_DET_NO_ERR)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8932    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8933      /* In default Assign time quality as Invalid,if timeQualPtr is not NULL */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8934      *timeQualPtr = ETH_INVALID;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8935  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8936      /* [cover parentID={2A8BDB55-4DAA-413f-810B-6EC5003A94CD}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8937      Validate Time stamp pointer( Output parameter)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8938      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8939       DevError = Eth_17_GEthMacV2_lDetChkPointerInvalid(timeStampPtr,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8940                                      ETH_17_GETHMACV2_SID_GETINGRESSTIMESTAMP);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8941    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8942    /* [cover parentID={14309505-620F-418f-8EE8-D362D68F7C2B}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8943    Valid Timestamp Pointer
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8944    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8945    if(DevError == ETH_17_GETHMACV2_E_DET_NO_ERR)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8946    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8947      /* Check if Eth_17_GEthMacV2_Init is successful */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8948      /* [cover parentID={03F06D82-2742-4528-B9EA-5769726C5652}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8949      Check Driver is initialized
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8950      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8951      DevError = Eth_17_GEthMacV2_lDetChkNoInitStage1(
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8952                                     ETH_17_GETHMACV2_SID_GETINGRESSTIMESTAMP);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8953    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8954    /* [cover parentID={B587D97E-2350-4fc9-98AA-0B8B671A9525}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8955    Driver Initialized
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8956    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8957    if(DevError == ETH_17_GETHMACV2_E_DET_NO_ERR)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8958    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8959      /* [cover parentID={C5712B54-2732-46b2-87FF-CDBF0E9A2BF5}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8960      Validate Controller Index
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8961      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8962      DevError = Eth_17_GEthMacV2_lDetChkCtrlIdxInvalid(
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8963                           CtrlIdx, ETH_17_GETHMACV2_SID_GETINGRESSTIMESTAMP);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8964    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8965    /* [cover parentID={6B07CD86-9978-4bef-A5E4-75A8CC1ECA9F}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8966    Valid Controller Index
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8967    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8968    if(DevError == ETH_17_GETHMACV2_E_DET_NO_ERR)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8969    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8970       /* Check if controller init is Successful in
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8971            Eth_17_GEthMacV2_SetControllerMode */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8972      /* [cover parentID={9777147C-AA96-4460-9A23-16F85D78A88D}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8973       Check if controller init is successful
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8974       [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8975      DevError = Eth_17_GEthMacV2_lDetChkNoInit(CtrlIdx,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8976                                ETH_17_GETHMACV2_SID_GETINGRESSTIMESTAMP);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8977    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8978    /* [cover parentID={3135CCE7-3714-4768-B34D-BA987984223D}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8979    If controller init was successful
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8980    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8981    if(DevError == ETH_17_GETHMACV2_E_DET_NO_ERR)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8982    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8983      /* [cover parentID={0953FBE0-B97E-46c1-B24A-10F2EBD0441F}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8984      Validate DataPtr pointer
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8985      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8986       DevError = Eth_17_GEthMacV2_lDetChkPointerInvalid(DataPtr,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8987                                    ETH_17_GETHMACV2_SID_GETINGRESSTIMESTAMP);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8988    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8989    /* [cover parentID={3A90AA25-96BE-4eb0-B4C6-6D4E38AD2ABB}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8990    Valid DataPtr
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8991    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8992    if(DevError == ETH_17_GETHMACV2_E_DET_NO_ERR)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8993  #endif /* End of ETH_17_GETHMACV2_DEV_ERROR_DETECT */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8994    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8995      /* Get controller status */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8996      EthLocalCoreStatusPtr = Eth_17_GEthMacV2_lGetCtrlStatusPtr(CtrlIdx);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8997  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8998      /* [cover parentID={5963EFD7-B192-4c36-AA5C-00A649AA89CA}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  8999      Set the time stamp quality as INVALID
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9000      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9001      *timeQualPtr = ETH_INVALID;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9002  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9003      /* Check if valid DataPtr is passed to this API during invocation */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9004      /* [cover parentID={D93A1C8F-E4D9-4ae2-882A-948589DC57E0}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9005      Is the DataPtr value valid as expected by the calling sequence?
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9006      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9007      for (LoopCnt = 0U; LoopCnt < ETH_17_GETHMACV2_MAXCHLS_SUPPORTED; LoopCnt++)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9008      {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9009        if (EthLocalCoreStatusPtr->EthRunTimeOpertnData.RxTmStmpDataPtr[LoopCnt]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9010              == DataPtr)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9011        {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9012          FifoIdx = LoopCnt;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9013          break;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9014        }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9015      }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9016  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9017      /* If FIFO index is valid */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9018      if (FifoIdx != ETH_17_GETHMACV2_INV_FIFO_IDX)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9019      {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9020        /* get base address of the indexed controller */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9021        EthCtrlAddPtr = Eth_17_GEthMacV2_CtrlBaseAddrPtr[CtrlIdx];
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9022  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9023        /* [cover parentID={5A2B1F7B-E251-4f7a-843C-C6294C397D4F}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9024        Is valid Time stamp is available for Requested DataPtr ?
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9025        [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9026        if (EthLocalCoreStatusPtr->EthBuffDescPtr->EthRunTmRxChnlDataPtr[FifoIdx].
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9027                         RxDmaDescIdxTmStmp != ETH_17_GETHMACV2_DMADESC_INVALID)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9028        {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9029          DmaDescIdx = EthLocalCoreStatusPtr->EthBuffDescPtr->
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9030                        EthRunTmRxChnlDataPtr[FifoIdx].RxDmaDescIdxTmStmp;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9031  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9032          /* [cover parentID={29461D63-521E-4f2e-9F3B-FDC65CF34699}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9033          Read Time stamp from Rx descriptor with corresponding index and
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9034          HIGHER WORD SECONDS register and copy to timeStampPtr (output parameter)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9035          [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9036          /* Info: Overflow of MAC_SYSTEM_TIME_SECONDS register will happen
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9037          only once in 130 years. Hence MAC_SYSTEM_TIME_HIGHER_WORD_SECONDS
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9038          directly coped to SecondHi value */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9039          EthLocalDmaRxDescPtr = EthLocalCoreStatusPtr->EthBuffDescPtr->
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9040                                                    EthDmaRxDescPtr[FifoIdx];
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9041  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9042          timeStampPtr->secondsHi =
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9043                    (uint16)EthCtrlAddPtr->MAC_SYSTEM_TIME_HIGHER_WORD_SECONDS.U;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9044  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9045          timeStampPtr->seconds = (EthLocalDmaRxDescPtr[DmaDescIdx].RDES1);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9046  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9047          timeStampPtr->nanoseconds = (EthLocalDmaRxDescPtr[DmaDescIdx].RDES0);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9048  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9049          /* Check time stamp quality by checking is it corrupted. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9050          /* [cover parentID={82652832-0238-4d61-87CF-718A6E951AA3}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9051          [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9052          if((timeStampPtr->seconds != ETH_17_GETHMACV2_INGRESS_TS_CORRUPT) ||
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9053             (timeStampPtr->nanoseconds != ETH_17_GETHMACV2_INGRESS_TS_CORRUPT))
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9054          {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9055            /* [cover parentID={D0B7912D-B646-401d-87BA-D3AFCF18DA3A}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9056            Set Time stamp Quality as VALID
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9057            [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9058            *timeQualPtr = ETH_VALID;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9059  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9060            /* [cover parentID={05B17B45-648B-4d4e-BA73-93126F7F18BB}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9061            [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9062            RetVal = E_OK;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9063          }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9064        }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9065      }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9066      /* [cover parentID={6AADCD31-7073-47ed-AF45-CE04BFC9F84D}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9067      DET is enabled
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9068      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9069  #if (ETH_17_GETHMACV2_DEV_ERROR_DETECT == STD_ON)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9070      else
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9071      {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9072        /* [cover parentID={8058E9B0-131C-46d5-8D7A-8A7EEB47DD56}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9073        Report Dev error for invalid DataPtr
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9074        [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9075        (void)Det_ReportError(ETH_17_GETHMACV2_MODULE_ID,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9076                              ETH_17_GETHMACV2_INSTANCE_ID,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9077                              ETH_17_GETHMACV2_SID_GETINGRESSTIMESTAMP,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9078                              ETH_17_GETHMACV2_E_PARAM_POINTER);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9079      }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9080  #endif /* (ETH_17_GETHMACV2_DEV_ERROR_DETECT == STD_ON) */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9081    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9082  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9083    return RetVal;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9084  }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9085  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9086  #endif  /* (ETH_17_GETHMACV2_GLOBALTIMESUPPORT == STD_ON) */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9087  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9088  /*******************************************************************************
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9089  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9090  ** Traceability    : [cover parentID={C8AE4ACE-712F-471c-904A-F5DA375B1A11}]  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9091  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9092  ** Syntax           : void Eth_17_GEthMacV2_MainFunction (void)               **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9093  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9094  ** Description      : The function checks for controller errors  and          **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9095  **                    lost frames.                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9096  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9097  ** [/cover]                                                                   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9098  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9099  ** Service ID       : 0x20                                                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9100  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9101  ** Sync/Async       : Synchronous                                             **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9102  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9103  ** Reentrancy       : Non Reentrant                                           **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9104  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9105  ** Parameters (in)  : None                                                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9106  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9107  ** Parameters (out) : None                                                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9108  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9109  ** Return value     : None                                                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9110  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9111  *******************************************************************************/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9112  void Eth_17_GEthMacV2_MainFunction(void)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9113  {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9114    uint32 CoreId;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9115    CoreId = Mcal_GetCpuIndex();
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9116  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9117    /* [cover parentID={B1FAC4DC-28B4-42ee-97CD-434E8A406CB6}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9118    Check Ethernet Driver is initialized for the current core
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9119    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9120    /* [cover parentID={25FC213C-5F08-444a-8F0B-F02DA93FFE2B}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9121    Driver Initialized for current core?
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9122    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9123    /* If ETH driver is not initialized, return immediately without performing
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9124    any functionality and without raising any errors.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9125    if(*(Eth_17_GEthMacV2_CoreInitStatusPtr[CoreId]) ==
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9126                                        (uint32)ETH_17_GETHMACV2_CORE_INIT)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9127    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9128      /* [cover parentID={0B2FD07C-21B3-46ab-86CB-B32A739034CC}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9129      Updates Statistics counter values
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9130      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9131      Eth_17_GEthMacV2_lUpdateEthStatisticsCounterValues();
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9132  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9133      /* [cover parentID={91E25E78-6F7C-4ce2-AA47-2C27AD2C7DCA}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9134      Report to Production error for Statistics Counter values
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9135      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9136      Eth_17_GEthMacV2_lDemReportStatisticsCounterValues();
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9137    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9138  }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9139  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9140  #if(ETH_17_GETHMACV2_VERSION_INFO_API == STD_ON)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9141  /*******************************************************************************
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9142  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9143  ** Traceability    : [cover parentID={D054828C-C86D-4f79-A9EC-80A0805067CB}]  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9144  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9145  ** Syntax :          void Eth_17_GEthMacV2_GetVersionInfo                     **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9146  **                             (Std_VersionInfoType * const VersionInfoPtr)   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9147  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9148  ** Description :     This service will return the version info of ETH driver  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9149  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9150  ** [/cover]                                                                   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9151  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9152  ** Service ID:       0x0D                                                     **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9153  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9154  ** Sync/Async:       Synchronous                                              **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9155  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9156  ** Reentrancy:       Reentrant                                                **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9157  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9158  ** Parameters (in):  None                                                     **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9159  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9160  ** Parameters (out): VersionInfoPtr : Pointer to hold the version values      **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9161  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9162  ** Return value:     none                                                     **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9163  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9164  *******************************************************************************/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9165  void Eth_17_GEthMacV2_GetVersionInfo(Std_VersionInfoType* const VersionInfoPtr)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9166  {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9167    /* [cover parentID={995956B0-43C6-4fbb-B807-B4B00DD17651}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9168    Development error detection is enabled
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9169    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9170    #if(ETH_17_GETHMACV2_DEV_ERROR_DETECT == STD_ON)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9171    uint8 DevError;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9172  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9173    /* [cover parentID={DD778126-2F51-4831-8812-444FA2675978}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9174    Validate the VersionInfoPtr pointer
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9175    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9176    DevError = Eth_17_GEthMacV2_lDetChkPointerInvalid(VersionInfoPtr,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9177                                           ETH_17_GETHMACV2_SID_GETVERSIONINFO);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9178  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9179    /* [cover parentID={E76DA896-B128-4f7c-A6E6-4B03ED9E3EB8}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9180    VersionInfoPtr pointer is valid
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9181    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9182    if(DevError == ETH_17_GETHMACV2_E_DET_NO_ERR)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9183    #endif /* End for ETH_17_GETHMACV2_DEV_ERROR_DETECT */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9184    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9185      /* [cover parentID={C6303C16-7CFB-4c6a-A897-00F47730CE82}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9186      Write the values of Module ID, Vendor ID, SW Major, Minor and Patch
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9187      version to the Version Info Pointer
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9188      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9189      VersionInfoPtr->vendorID         = (uint16)ETH_17_GETHMACV2_VENDOR_ID;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9190      VersionInfoPtr->moduleID         = (uint16)ETH_17_GETHMACV2_MODULE_ID;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9191      VersionInfoPtr->sw_major_version = (uint8)ETH_17_GETHMACV2_SW_MAJOR_VERSION;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9192      VersionInfoPtr->sw_minor_version = (uint8)ETH_17_GETHMACV2_SW_MINOR_VERSION;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9193      VersionInfoPtr->sw_patch_version = (uint8)ETH_17_GETHMACV2_SW_PATCH_VERSION;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9194    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9195  }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9196  #endif  /* ETH_17_GETHMACV2_VERSION_INFO_API == STD_ON */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9197  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9198  #if (ETH_17_GETHMACV2_TX_IRQHDLR == STD_ON)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9199  /*******************************************************************************
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9200  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9201  ** Traceability    : [cover parentID={A185ADAD-9EC9-4e88-830C-7D407536C2D3}]  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9202  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9203  ** Syntax           : void Eth_17_GEthMacV2_TxDmaIrqHdlr(const uint8 CtrlIdx, **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9204  **                                                    const uint8 DmaChnlIdx) **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9205  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9206  ** Description      : IRQ handler for frame transmission completion           **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9207  **                    interrupt from Transmit DMA channel.                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9208  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9209  ** [/cover]                                                                   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9210  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9211  ** Service ID       : 0x11                                                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9212  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9213  ** Sync/Async       : Synchronous                                             **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9214  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9215  ** Reentrancy       : Reentrant for different DMA channel indexes and         **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9216  **                      Ctrl indexes                                          **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9217  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9218  ** Parameters (in)  : CtrlIdx - Controller Index                              **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9219  **                    DmaChnlIdx - Transmit DMA channel index                 **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9220  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9221  ** Parameters (out) : None                                                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9222  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9223  ** Return value     : None                                                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9224  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9225  *******************************************************************************/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9226  void Eth_17_GEthMacV2_TxDmaIrqHdlr(const uint8 CtrlIdx, const uint8 DmaChnlIdx)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9227  {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9228    Ifx_GETH *EthCtrlAddPtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9229  #if(ETH_17_GETHMACV2_DEV_ERROR_DETECT == STD_ON)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9230    const Eth_17_GEthMacV2_CoreCtrlConfigType *EthLocalCtrlCfgPtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9231    uint8 DevError;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9232  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9233  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9234    /* [cover parentID={E66C8B31-3D09-4b98-AA79-C5B70F1CF4FF}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9235    DET is enabled
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9236    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9237  #if(ETH_17_GETHMACV2_DEV_ERROR_DETECT == STD_ON)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9238    /* [cover parentID={4AC8B90C-2F7C-4f7f-B192-58A7D72552D1}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9239    Check if Eth_17_GEthMacV2_Init is successful
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9240    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9241    DevError = Eth_17_GEthMacV2_lDetChkNoInitStage1(
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9242                                            ETH_17_GETHMACV2_SID_TXHANDLER);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9243  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9244    /* [cover parentID={81149938-E08C-4f9c-B699-36A5998CDF07}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9245    If init was successful
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9246    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9247    if(DevError == ETH_17_GETHMACV2_E_DET_NO_ERR)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9248    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9249      /* [cover parentID={FA1C5A2E-B0BE-44e0-8B75-006455EB610D}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9250      Check If Control Index is valid
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9251      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9252      DevError = Eth_17_GEthMacV2_lDetChkCtrlIdxInvalid(
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9253                                    CtrlIdx, ETH_17_GETHMACV2_SID_TXHANDLER);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9254    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9255    /* [cover parentID={DFAE27C7-8C2F-47a4-BC52-0C0D24A6C8CF}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9256    If Ctrl Index is Valid
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9257    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9258    if(DevError == ETH_17_GETHMACV2_E_DET_NO_ERR)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9259    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9260      /* [cover parentID={EB37FD48-D912-4522-87F3-1F0E3BCB9D72}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9261      Check controller is initialized
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9262      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9263      DevError = Eth_17_GEthMacV2_lDetChkNoInit(CtrlIdx,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9264                                ETH_17_GETHMACV2_SID_TXHANDLER);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9265    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9266  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9267    /* [cover parentID={8C41E1A6-5BEE-4e72-9C00-77756DA559FD}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9268    Is Ctrl Init done ?
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9269    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9270    if (DevError == ETH_17_GETHMACV2_E_DET_NO_ERR)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9271    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9272      EthLocalCtrlCfgPtr = Eth_17_GEthMacV2_lGetCtrlConfigPtr(CtrlIdx);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9273  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9274      /* if the DMA channel number is more than the supported channels or
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9275       * if the DMA channel is not used */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9276      /* [cover parentID={6D22B009-A407-413c-8036-ED34717BDC48}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9277      Is DmaChnl input parameter valid?
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9278      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9279      if ((DmaChnlIdx >= ETH_17_GETHMACV2_MAXCHLS_SUPPORTED) ||
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9280          (ETH_17_GETHMACV2_NONCFG_PRIORITY ==
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9281            EthLocalCtrlCfgPtr->EthTxChnlFifoMapPtr[DmaChnlIdx]))
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9282      {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9283        /* [cover parentID={8A619114-41CD-4a6e-8207-12E2602D3CCE}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9284        Report Invalid Param dev error
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9285        [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9286        (void)Det_ReportError(ETH_17_GETHMACV2_MODULE_ID,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9287                  ETH_17_GETHMACV2_INSTANCE_ID,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9288                  ETH_17_GETHMACV2_SID_TXHANDLER, ETH_17_GETHMACV2_E_INV_PARAM);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9289      }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9290      else
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9291  #endif /* End of ETH_17_GETHMACV2_DEV_ERROR_DETECT */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9292      {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9293        EthCtrlAddPtr = Eth_17_GEthMacV2_CtrlBaseAddrPtr[CtrlIdx];
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9294  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9295        /* [cover parentID={0E6B6386-9DBA-4b81-9061-CEA91681EFC8}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9296        Read DMA_CH[ChnlIdx]_STATUS register to check Tx Interrupt(TI) bit
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9297        [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9298        /* [cover parentID={7419A90A-CAD7-4ef9-9B93-ADA81437562C}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9299        Is Tx Interrupt(TI) bit set in DMA_CH[ChnlIdx]_STATUS register ?
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9300        [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9301        if (EthCtrlAddPtr->DMA_CH[DmaChnlIdx].STATUS.B.TI ==
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9302                                                ETH_17_GETHMACV2_SET)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9303        {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9304          /* [cover parentID={B5A2B412-DF6D-4832-B3B1-F2B8A9047368}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9305          Clear Tx Interrupt(TI) bit in DMA_CH[ChnlIdx]_STATUS register
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9306          [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9307          EthCtrlAddPtr->DMA_CH[DmaChnlIdx].STATUS.U = (uint32)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9308                           ((uint32)ETH_17_GETHMACV2_DMA_CH_STAT_TI_RESET |
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9309                            (uint32)ETH_17_GETHMACV2_DMA_CH_STAT_NIS_RESET);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9310  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9311          /* [cover parentID={9A776059-5C83-43f5-9F8E-FB4EEE40FF73}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9312          Confirm all successfully transmitted frames to application
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9313          [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9314          /* Local function to confirm all successfully transmitted frames */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9315          Eth_17_GEthMacV2_lIntConfirmTxFrames(CtrlIdx, DmaChnlIdx);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9316        }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9317      }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9318  #if(ETH_17_GETHMACV2_DEV_ERROR_DETECT == STD_ON)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9319    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9320  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9321  }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9322  #endif  /* (ETH_17_GETHMACV2_TX_IRQHDLR == STD_ON) */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9323  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9324  #if (ETH_17_GETHMACV2_RX_IRQHDLR == STD_ON)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9325  /*******************************************************************************
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9326  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9327  ** Traceability    : [cover parentID={A867CD67-787E-4746-BC08-18737DCF772E}]  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9328  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9329  ** Syntax           : void Eth_17_GEthMacV2_RxDmaIrqHdlr(const uint8 CtrlIdx, **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9330  **                                                    const uint8 DmaChnlIdx) **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9331  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9332  ** Description      : IRQ handler for frame reception completion              **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9333  **                    interrupts from Receive DMA channel.                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9334  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9335  ** [/cover]                                                                   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9336  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9337  ** Service ID       : 0x10                                                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9338  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9339  ** Sync/Async       : Synchronous                                             **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9340  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9341  ** Reentrancy       : Reentrant for different DMA channel indexes and         **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9342  **                      Ctrl indexes                                          **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9343  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9344  ** Parameters (in)  : CtrlIdx - Controller Index                              **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9345  **                    DmaChnlIdx - Receive DMA channel index                  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9346  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9347  ** Parameters (out) : None                                                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9348  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9349  ** Return value     : None                                                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9350  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9351  *******************************************************************************/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9352  void Eth_17_GEthMacV2_RxDmaIrqHdlr(const uint8 CtrlIdx, const uint8 DmaChnlIdx)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9353  {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9354    Ifx_GETH *EthCtrlAddPtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9355    const Eth_17_GEthMacV2_CtrlStatusType *EthLocalCoreStatusPtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9356    const Eth_17_GEthMacV2_CoreCtrlConfigType *EthLocalCtrlCfgPtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9357    uint8 FifoIdx;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9358  #if(ETH_17_GETHMACV2_DEV_ERROR_DETECT == STD_ON)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9359    uint8 DevError;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9360  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9361  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9362    /* [cover parentID={9A64490D-B684-49dc-9077-B8F48A2828D4}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9363    DET is enabled
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9364    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9365  #if(ETH_17_GETHMACV2_DEV_ERROR_DETECT == STD_ON)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9366    /* Check if Eth_17_GEthMacV2_Init is successful */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9367    /* [cover parentID={BC90DF65-8312-482f-934E-9AC6088A8457}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9368    Check if Eth_17_GEthMacV2_Init is successful
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9369    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9370    DevError = Eth_17_GEthMacV2_lDetChkNoInitStage1(
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9371                                          ETH_17_GETHMACV2_SID_RXHANDLER);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9372  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9373    /* [cover parentID={4FF91EA3-DCBE-41aa-8A5E-263180C83DDE}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9374    If Init was successful ?
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9375    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9376    if(DevError == ETH_17_GETHMACV2_E_DET_NO_ERR)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9377    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9378      /* [cover parentID={ED1AF082-921F-4260-B764-21AED2675891}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9379      Check If Control Index is valid
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9380      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9381      DevError = Eth_17_GEthMacV2_lDetChkCtrlIdxInvalid(
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9382                                    CtrlIdx, ETH_17_GETHMACV2_SID_RXHANDLER);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9383    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9384    /* [cover parentID={FA3D9A60-2D4F-4bdd-948E-0BF6BDAF7118}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9385    Is Ctrl Index Valid ?
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9386    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9387    if(DevError == ETH_17_GETHMACV2_E_DET_NO_ERR)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9388    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9389      /* Check if controller init is Successful in
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9390      Eth_17_GEthMacV2_SetControllerMode */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9391      /* [cover parentID={BBC90998-28F3-4eaa-B0A6-4234D383642D}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9392      Check controller is initialized
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9393      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9394      DevError = Eth_17_GEthMacV2_lDetChkNoInit(CtrlIdx,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9395                                ETH_17_GETHMACV2_SID_RXHANDLER);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9396    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9397  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9398    /* [cover parentID={BCAC096A-264D-4fb4-B361-AFE14F11CBF5}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9399    Is Ctrl Init done ?
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9400    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9401    if (DevError == ETH_17_GETHMACV2_E_DET_NO_ERR)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9402    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9403      EthLocalCtrlCfgPtr = Eth_17_GEthMacV2_lGetCtrlConfigPtr(CtrlIdx);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9404  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9405      /* if the DMA channel number is more than the supported channels or
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9406       * if the DMA channel is not used */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9407      /* [cover parentID={3D176D4E-4EFA-4652-A5C5-FA4280539E07}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9408      Is DmaChnl input parameter valid?
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9409      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9410      if ((DmaChnlIdx >= ETH_17_GETHMACV2_MAXCHLS_SUPPORTED) ||
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9411          (ETH_17_GETHMACV2_NONCFG_PRIORITY ==
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9412            EthLocalCtrlCfgPtr->EthRxChnlFifoMapPtr[DmaChnlIdx]))
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9413      {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9414        /* [cover parentID={40A3748B-B863-4d6f-83DD-277FC683F42F}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9415        Report Invalid Param dev error
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9416        [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9417        (void)Det_ReportError(ETH_17_GETHMACV2_MODULE_ID,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9418                  ETH_17_GETHMACV2_INSTANCE_ID,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9419                  ETH_17_GETHMACV2_SID_RXHANDLER, ETH_17_GETHMACV2_E_INV_PARAM);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9420      }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9421      else
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9422  #endif /* End of ETH_17_GETHMACV2_DEV_ERROR_DETECT */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9423      {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9424        EthCtrlAddPtr = Eth_17_GEthMacV2_CtrlBaseAddrPtr[CtrlIdx];
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9425  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9426        /* Get controller status */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9427        EthLocalCoreStatusPtr = Eth_17_GEthMacV2_lGetCtrlStatusPtr(CtrlIdx);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9428  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9429        /* Get controller configuration data */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9430        EthLocalCtrlCfgPtr = Eth_17_GEthMacV2_lGetCtrlConfigPtr(CtrlIdx);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9431  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9432        FifoIdx = EthLocalCtrlCfgPtr->EthRxChnlFifoMapPtr[DmaChnlIdx];
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9433  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9434        /* [cover parentID={0E9315C7-C885-4a38-9ED6-3D6C42BA50FF}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9435        Read DMA_CH[ChnlIdx]_STATUS register to check Rx Interrupt(RI) bit
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9436        [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9437        /* [cover parentID={87B6F3E5-093C-43da-AAB8-006E9EA20BC4}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9438        Is Rx Interrupt(RI) bit or Receive buffer unavailable(RBU) bit set in
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9439        DMA_CH[ChnlIdx]_STATUS register ?
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9440        [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9441        /* Read DMA channel Status to check Receive Interrupt bit */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9442        /* MISRA2012_RULE_13_5_JUSTIFICATION: Or operator required to check the RI
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9443        and RBU bits of the SFR. This warning is due to the volatile
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9444        qualifier in the SFRs and no side-affect foreseen by violation.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9445        if ((EthCtrlAddPtr->DMA_CH[DmaChnlIdx].STATUS.B.RI ==\ 
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9446                ETH_17_GETHMACV2_SET) || (EthCtrlAddPtr->\ 
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9447                DMA_CH[DmaChnlIdx].STATUS.B.RBU == ETH_17_GETHMACV2_SET))
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9448        {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9449          /* [cover parentID={E26125DF-E650-4b44-BA72-409A7447AD6B}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9450          Clear Rx Interrupt(RI) bit  or the RBU bit in DMA_CH[ChnlIdx]_STATUS register
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9451          [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9452          EthCtrlAddPtr->DMA_CH[DmaChnlIdx].STATUS.U = (uint32)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9453                      ((uint32)ETH_17_GETHMACV2_DMA_CH_STAT_RI_RESET |
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9454                       (uint32)ETH_17_GETHMACV2_DMA_CH_STAT_NIS_RESET |
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9455                       (uint32)ETH_17_GETHMACV2_DMA_CH_STAT_RBU_ERI_AIE_RESET);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9456  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9457          /* [cover parentID={8D066E91-D1F9-44a1-AF6F-B30404052AC7}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9458          Process the received frame and notify the application
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9459          [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9460          /* Local function to notify received frames */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9461          (void)Eth_17_GEthMacV2_lReceiveFrames(CtrlIdx, FifoIdx);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9462  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9463          /* [cover parentID={81B11D15-31FD-4502-BA68-913D18403E83}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9464          Issue Poll demand command for the indexed channel of Receive DMA
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9465          [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9466          /* MISRA2012_RULE_11_4_JUSTIFICATION: conversion pointer to a
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9467          integer type is performed to align last buffer address to tail pointer
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9468          register. This is the intended design and valid as per DMA hardware
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9469          design. There are no side effects seen by violating this rule.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9470          /* MISRA2012_RULE_11_6_JUSTIFICATION: cast from pointer to unsigned long
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9471          is performed to to assign last buffer address to tail pointer
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9472          register. This is the intended design and valid as per DMA hardware
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9473          design. There are no side effects seen by violating this rule.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9474          EthCtrlAddPtr->DMA_CH[DmaChnlIdx].RXDESC_TAIL_POINTER.U =\ 
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9475           (uint32)(&EthLocalCoreStatusPtr->EthBuffDescPtr->\ 
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9476             EthDmaRxDescPtr[FifoIdx]\ 
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9477              [EthLocalCtrlCfgPtr->EthRxFifoCfgPtr[FifoIdx].NumOfRxBuffers]);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9478        }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9479      }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9480  #if(ETH_17_GETHMACV2_DEV_ERROR_DETECT == STD_ON)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9481    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9482  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9483  }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9484  #endif /* (ETH_17_GETHMACV2_RX_IRQHDLR == STD_ON) */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9485  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9486  /*******************************************************************************
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9487  **                      Private Function Definitions                          **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9488  *******************************************************************************/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9489  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9490  /*******************************************************************************
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9491  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9492  ** Traceability    : [cover parentID={8C596208-63DA-4d86-9AF5-B625FCB35996}]  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9493  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9494  ** Syntax           : static void Eth_17_GEthMacV2_lStartTxRx(const           **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9495  **                   Eth_17_GEthMacV2_CoreCtrlConfigType* const EthCtrlCfgPtr)**
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9496  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9497  ** Description      : Function to start Tx and Rx in MAC and DMA core         **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9498  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9499  ** [/cover]                                                                   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9500  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9501  ** Service ID       : NA                                                      **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9502  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9503  ** Sync/Async       : Synchronous                                             **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9504  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9505  ** Reentrancy       : Non Reentrant                                           **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9506  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9507  ** Parameters (in)  : EthCtrlCfgPtr- Pointer to Ethernet controller           **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9508  **                    configuration.                                          **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9509  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9510  ** Parameters (out) : None                                                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9511  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9512  ** Return value     : None                                                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9513  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9514  *******************************************************************************/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9515  static void Eth_17_GEthMacV2_lStartTxRx(const
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9516                       Eth_17_GEthMacV2_CoreCtrlConfigType* const EthCtrlCfgPtr)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9517  {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9518    Ifx_GETH *EthCtrlAddPtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9519    uint8 ChnlsUsed;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9520    uint8 LoopCnt;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9521  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9522    EthCtrlAddPtr = Eth_17_GEthMacV2_CtrlBaseAddrPtr[EthCtrlCfgPtr->EthCtrlIdx];
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9523  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9524    ChnlsUsed = EthCtrlCfgPtr->EthNumRxChnls;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9525  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9526    /* Start Reception on required Rx-DMA channels */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9527    /* [cover parentID={B830DBB2-5BC9-4f57-A5B1-1726CE235F4A}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9528    Loop for the number of required Rx channels
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9529    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9530    for (LoopCnt = 0; LoopCnt < ChnlsUsed; LoopCnt++)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9531    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9532      /* [cover parentID={8652AE3A-9391-428f-9395-F130C9F73BFA}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9533      Start Reception on selected Rx-DMA channel
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9534      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9535      EthCtrlAddPtr->DMA_CH[LoopCnt].RX_CONTROL.B.SR = ETH_17_GETHMACV2_ENABLE;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9536  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9537      /* Insert delay for back to back register writes */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9538      Eth_17_GEthMacV2_lBkToBkRegWrInsrtDly(EthCtrlCfgPtr->EthBkRegWrWaitTime);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9539  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9540      /* [cover parentID={55865F50-8A66-4f1d-BD6D-DA7B93E72CFC}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9541      Disable the queue packet flush after starting the receive process
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9542      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9543      EthCtrlAddPtr->DMA_CH[LoopCnt].RX_CONTROL.B.RPF = ETH_17_GETHMACV2_DISABLE;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9544    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9545  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9546    ChnlsUsed = EthCtrlCfgPtr->EthNumTxChnls;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9547  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9548    /* Start Transmission on required Tx-DMA channels */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9549    /* [cover parentID={22C22201-FA16-4a45-9D26-DF75F7F81B10}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9550    Loop for the number of required Tx channels
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9551    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9552    for (LoopCnt = 0; LoopCnt < ChnlsUsed; LoopCnt++)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9553    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9554      /* [cover parentID={6CD46448-D3B3-465f-BA55-C06D40DDBBC6}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9555      Start Transmission on selected Tx-DMA channel
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9556      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9557      EthCtrlAddPtr->DMA_CH[LoopCnt].TX_CONTROL.B.ST = ETH_17_GETHMACV2_ENABLE;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9558    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9559  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9560    /* [cover parentID={2AD9E8E1-12A0-4e81-9E69-BF270C189579}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9561    Enable MAC Transmitter and Receiver
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9562    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9563    EthCtrlAddPtr->MAC_CONFIGURATION.U = (EthCtrlAddPtr->MAC_CONFIGURATION.U |
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9564                                 (uint32)ETH_17_GETHMACV2_MAC_TXRX_ENABLEMASK);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9565  }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9566  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9567  /*******************************************************************************
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9568  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9569  ** Traceability    : [cover parentID={C39ECB20-511B-4fdf-8EB4-65471D02D7B9}]  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9570  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9571  ** Syntax           : static Std_ReturnType Eth_17_GEthMacV2_lStopTxRx(const  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9572  **                   Eth_17_GEthMacV2_CoreCtrlConfigType* const EthCtrlCfgPtr)**
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9573  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9574  ** Description      : Function to stop Tx and Rx in MAC and DMA core          **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9575  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9576  ** [/cover]                                                                   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9577  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9578  ** Service ID       : NA                                                      **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9579  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9580  ** Sync/Async       : Synchronous                                             **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9581  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9582  ** Reentrancy       : Non Reentrant                                           **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9583  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9584  ** Parameters (in)  : EthCtrlCfgPtr- Pointer to Ethernet controller           **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9585  **                    configuration.                                          **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9586  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9587  ** Parameters (out) : None                                                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9588  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9589  ** Return value     : Std_ReturnType - E_OK: Tx and Rx stopped in MAC and DMA **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9590  **                                   - E_NOT_OK: Timeout error during Tx queue**
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9591  **                                                 flush operation            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9592  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9593  *******************************************************************************/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9594  static Std_ReturnType Eth_17_GEthMacV2_lStopTxRx(const
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9595                 Eth_17_GEthMacV2_CoreCtrlConfigType* const EthCtrlCfgPtr)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9596  {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9597    Ifx_GETH *EthCtrlAddPtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9598    Std_ReturnType RetVal;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9599    uint8 ChnlsUsd;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9600    uint8 LoopCnt;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9601  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9602    EthCtrlAddPtr = Eth_17_GEthMacV2_CtrlBaseAddrPtr[EthCtrlCfgPtr->EthCtrlIdx];
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9603  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9604    ChnlsUsd = EthCtrlCfgPtr->EthNumTxChnls;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9605  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9606    /* Stop Transmission on the required DMA Channels */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9607    /* [cover parentID={E2786CE1-A6DC-42e4-88C3-B4774B4B5B0F}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9608    Loop for the number of required Tx channels
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9609    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9610    for (LoopCnt = 0; LoopCnt < ChnlsUsd; LoopCnt++)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9611    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9612      /* [cover parentID={871E4EC4-DB6F-4254-8BC2-8ECC448A710C}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9613      Stop Transmission on the selected DMA Channel
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9614      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9615      EthCtrlAddPtr->DMA_CH[LoopCnt].TX_CONTROL.B.ST = ETH_17_GETHMACV2_DISABLE;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9616    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9617  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9618    /* [cover parentID={6A121458-AC96-43ad-B9DE-AEE7AE020E57}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9619    Flush the transmit queues
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9620    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9621    RetVal = Eth_17_GEthMacV2_lTxQFlush(EthCtrlCfgPtr);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9622  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9623    /* [cover parentID={F8A4747F-290D-4851-A1E0-941B45CB29B4}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9624    Any error during Tx queue flush operation?
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9625    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9626    if (RetVal == E_OK)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9627    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9628      /* [cover parentID={2DF7B663-BE3B-432d-A896-C7A266445D98}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9629      Disable MAC Transmitter and Receiver
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9630      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9631      EthCtrlAddPtr->MAC_CONFIGURATION.U = (EthCtrlAddPtr->MAC_CONFIGURATION.U &
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9632                                 (uint32)ETH_17_GETHMACV2_MAC_TXRX_DISABLEMASK);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9633  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9634      ChnlsUsd = EthCtrlCfgPtr->EthNumRxChnls;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9635  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9636      /* Stop Reception on required DMA Channels */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9637      /* [cover parentID={1FD59159-0F89-4a19-8DDA-495C69EAC0D0}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9638      Loop for the number of required Rx channels
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9639      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9640      for (LoopCnt = 0; LoopCnt < ChnlsUsd; LoopCnt++)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9641      {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9642        /* [cover parentID={4A66B379-C58A-42ba-B19D-28F0CEC24339}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9643        Enable the receive queue packet flush operation
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9644        [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9645        /* This packet flush operation flushes the packet from the Rx queues
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9646        destined to the DMA Rx channel when it is stopped. Also, the packets in
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9647        the Rx Queues that were received when this Rx DMA was stopped,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9648        get flushed out when the Rx DMA is re-started */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9649        EthCtrlAddPtr->DMA_CH[LoopCnt].RX_CONTROL.B.RPF = ETH_17_GETHMACV2_ENABLE;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9650  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9651        /* Insert delay for back to back register writes */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9652        Eth_17_GEthMacV2_lBkToBkRegWrInsrtDly(EthCtrlCfgPtr->EthBkRegWrWaitTime);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9653  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9654        /* [cover parentID={4525490E-FF2C-4ea0-8EE8-6171ED2B8AB7}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9655        Stop Reception on the selected DMA Channel
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9656        [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9657        EthCtrlAddPtr->DMA_CH[LoopCnt].RX_CONTROL.B.SR = ETH_17_GETHMACV2_DISABLE;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9658      }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9659    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9660  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9661    return RetVal;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9662  }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9663  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9664  /*******************************************************************************
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9665  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9666  ** Traceability    : [cover parentID={C4BD64FB-86EC-4265-9321-A31B3243AE75}]  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9667  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9668  ** Syntax           : static void Eth_17_GEthMacV2_lCheckForCtrlModeChange (  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9669  **                    const uint8 CtrlIdx, Eth_17_GEthMacV2_CtrlStatusType    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9670  **                                          * const EthLocalCoreStatusPtr)    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9671  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9672  ** Description      : The function checks polling state changes.              **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9673  **                    Calls EthIf_CtrlModeIndication when the                 **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9674  **                    controller mode changed.                                **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9675  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9676  ** [/cover]                                                                   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9677  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9678  ** Service ID       : NA                                                      **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9679  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9680  ** Sync/Async       : Synchronous                                             **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9681  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9682  ** Reentrancy       : Non Reentrant                                           **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9683  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9684  ** Parameters (in)  : CtrlIdx - Controller Index                              **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9685  **                    EthLocalCoreStatusPtr - Pointer to controller status    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9686  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9687  ** Parameters (out) : None                                                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9688  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9689  ** Return value     : None                                                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9690  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9691  *******************************************************************************/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9692  static void Eth_17_GEthMacV2_lCheckForCtrlModeChange(const uint8 CtrlIdx,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9693                Eth_17_GEthMacV2_CtrlStatusType* const EthLocalCoreStatusPtr)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9694  {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9695    /* [cover parentID={E15C6CFC-6ADE-4d8a-8FD8-9E04156CE23A}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9696    Current Controller mode Not Equal to Previous Controller mode
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9697    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9698    if (EthLocalCoreStatusPtr->EthRunTimeOpertnData.EthControllerMode !=
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9699        EthLocalCoreStatusPtr->EthRunTimeOpertnData.PrevEthControllerMode)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9700    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9701      /* [cover parentID={F5AD7421-9727-4e1a-8AE1-DA211AF759A9}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9702      Indicate Controller mode change status to EthIf
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9703      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9704      EthIf_CtrlModeIndication(CtrlIdx, EthLocalCoreStatusPtr->
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9705                                        EthRunTimeOpertnData.EthControllerMode);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9706  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9707      EthLocalCoreStatusPtr->EthRunTimeOpertnData.PrevEthControllerMode =
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9708          EthLocalCoreStatusPtr->EthRunTimeOpertnData.EthControllerMode;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9709    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9710  }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9711  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9712  /*******************************************************************************
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9713  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9714  ** Traceability    : [cover parentID={57697DBC-1079-4fa3-BAB3-A863A99BDCA0}]  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9715  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9716  ** Syntax           : static void Eth_17_GEthMacV2_lConfirmTxFrames(          **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9717  **                                                 const uint8 CtrlIdx)       **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9718  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9719  ** Description      : check transmit buffers and confirm transmitted frames   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9720  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9721  ** [/cover]                                                                   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9722  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9723  ** Service ID       : NA                                                      **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9724  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9725  ** Sync/Async       : Synchronous                                             **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9726  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9727  ** Reentrancy       : Non Reentrant for the same CtrlIdx,                     **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9728  **                    reentrant for different                                 **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9729  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9730  ** Parameters (in)  : CtrlIdx - Controller Index                              **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9731  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9732  ** Parameters (out) : None                                                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9733  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9734  ** Return value     : None                                                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9735  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9736  *******************************************************************************/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9737  static void Eth_17_GEthMacV2_lConfirmTxFrames(const uint8 CtrlIdx)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9738  {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9739    Eth_17_GEthMacV2_TxBuffTableType *TxBuffTablePtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9740    Eth_17_GEthMacV2_TxDescBufMapStType *TxDescTablePtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9741    const Eth_17_GEthMacV2_CoreCtrlConfigType *EthLocalCtrlCfgPtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9742    const Eth_17_GEthMacV2_CtrlStatusType *EthLocalCoreStatusPtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9743    uint32 DescStatus;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9744    uint16 TxBufTotal;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9745    uint16 Count;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9746    uint16 TxBufIdx;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9747    uint16 TxDescCnfrmIdx;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9748    uint8 LoopCnt;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9749    uint8 FifoIdx;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9750    uint8 ChnlsUsd;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9751  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9752    /* Get controller configuration data */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9753    EthLocalCtrlCfgPtr = Eth_17_GEthMacV2_lGetCtrlConfigPtr(CtrlIdx);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9754  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9755    /* Get controller status */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9756    EthLocalCoreStatusPtr = Eth_17_GEthMacV2_lGetCtrlStatusPtr(CtrlIdx);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9757  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9758    /* Get the number of Tx channels used */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9759    ChnlsUsd = EthLocalCtrlCfgPtr->EthNumTxChnls;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9760  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9761    /* [cover parentID={080CF434-4A3A-4da8-B464-C9FCE03142DA}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9762    Loop for the number of configured FIFOs
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9763    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9764    for (LoopCnt = 0U; LoopCnt < ChnlsUsd; LoopCnt++)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9765    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9766      TxBufTotal = EthLocalCtrlCfgPtr->EthTxFifoCfgPtr[LoopCnt].NumOfTxBuffers;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9767  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9768      FifoIdx = EthLocalCtrlCfgPtr->EthTxFifoCfgPtr[LoopCnt].TxFifoIdx;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9769  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9770      /* Start scanning all Tx Buffers within a FIFO */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9771      /* [cover parentID={31CBC514-3A35-4246-B516-BE3AC64A7B8C}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9772      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9773      for (Count = 0U; Count < TxBufTotal; Count++)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9774      {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9775        /* [cover parentID={685D99A7-831D-4f54-AFC0-E712F97A6B4D}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9776        [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9777        /* [cover parentID={1F52B6BB-B569-4b44-8094-A54CBD09A05B}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9778        [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9779        /* [cover parentID={6F1200D7-8752-4f1b-9862-8F0CC9D58FED}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9780        Enter the critical section
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9781        [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9782        SchM_Enter_Eth_17_GEthMacV2_TxDescData();
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9783  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9784        TxDescCnfrmIdx = EthLocalCoreStatusPtr->EthBuffDescPtr->
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9785                            EthRunTmTxChnlDataPtr[FifoIdx].CnfrmTxDmaDescIdx;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9786  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9787        TxDescTablePtr = &(EthLocalCoreStatusPtr->EthBuffDescPtr->
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9788                              EthTxDescBufMapStPtr[FifoIdx][TxDescCnfrmIdx]);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9789  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9790        DescStatus = EthLocalCoreStatusPtr->EthBuffDescPtr->EthDmaTxDescPtr
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9791                      [FifoIdx][TxDescCnfrmIdx].TDES3;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9792  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9793        TxBufIdx = TxDescTablePtr->TxDescBufMapIdx;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9794  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9795        TxBuffTablePtr = &(EthLocalCoreStatusPtr->EthBuffDescPtr->
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9796                               EthTxBuffTablePtr[FifoIdx][TxBufIdx]);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9797  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9798        /* [cover parentID={6F4F9201-745D-4d4d-BC71-533B54961BD4}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9799        Buffer Status is USED_TXINITIATED and Transmission is INITIATED and
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9800        Buffer is RELEASED by DMA
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9801        [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9802        if((TxBuffTablePtr->BuffStatus ==
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9803                            ETH_17_GETHMACV2_BUFFER_USED_TXINITIATED) &&
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9804           (TxDescTablePtr->FrameTxInitiated == ETH_17_GETHMACV2_ENABLE) &&
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9805           ((DescStatus & (uint32)ETH_17_GETHMACV2_DMA_TX_DESC_OWN_SET) ==
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9806                                                ETH_17_GETHMACV2_DESC_RELEASED))
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9807        {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9808          /* [cover parentID={EE56A66C-4266-4767-B136-8530F6591A3A}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9809          Tx confirmation requested status in buffer table is REQUESTED
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9810          [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9811          /* Check if confirmation requested before in Eth_Transmit() API.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9812          if (TxDescTablePtr->TxConfirmReq == ETH_17_GETHMACV2_ENABLE)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9813          {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9814  #if(ETH_17_GETHMACV2_GLOBALTIMESUPPORT == STD_ON)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9815            /* store the descriptor index where the time stamp can be checked */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9816            EthLocalCoreStatusPtr->EthBuffDescPtr->
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9817             EthRunTmTxChnlDataPtr[FifoIdx].TxDmaDescIdxTmStmp = TxDescCnfrmIdx;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9818  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9819  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9820            /* Check for presence of any error during transmit operation */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9821            /* [cover parentID={1921C492-DBAB-497b-99EB-7BF2AA65D82A}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9822            [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9823            if ((DescStatus & (uint32)ETH_17_GETHMACV2_DMA_TX_DESC_ERROR_MASK) ==
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9824                                                      ETH_17_GETHMACV2_NO_ERROR)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9825            {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9826              /* [cover parentID={8ECD2F1E-56F8-421f-81C9-0D79E823A54C}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9827              Call EthIf Tx Confirmation function with E_OK for
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9828              ConfirmTx Buffer Index
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9829              [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9830              EthIf_TxConfirmation(CtrlIdx,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9831               (Eth_BufIdxType)(((uint32)LoopCnt << ETH_17_GETHMACV2_FIFOIDX_POS)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9832                                                        | TxBufIdx), E_OK);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9833            }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9834            else
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9835            {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9836              /* [cover parentID={E5B491BD-4F61-496c-A6E2-A005AF141968}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9837              Call EthIf Tx Confirmation function with E_NOT_OK for
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9838              ConfirmTx Buffer Index
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9839              [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9840              EthIf_TxConfirmation(CtrlIdx,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9841               (Eth_BufIdxType)(((uint32)LoopCnt << ETH_17_GETHMACV2_FIFOIDX_POS)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9842                                                        | TxBufIdx), E_NOT_OK);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9843            }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9844  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9845            /* Reset Tx confirmation request. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9846            TxDescTablePtr->TxConfirmReq = ETH_17_GETHMACV2_DISABLE;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9847  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9848  #if(ETH_17_GETHMACV2_GLOBALTIMESUPPORT == STD_ON)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9849            /* Reset the descriptor index to invalid value, as it is invalid for
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9850             * the next TxConfirmation */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9851            EthLocalCoreStatusPtr->EthBuffDescPtr->EthRunTmTxChnlDataPtr[FifoIdx].
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9852                            TxDmaDescIdxTmStmp = ETH_17_GETHMACV2_DMADESC_INVALID;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9853  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9854          }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9855          /* [cover parentID={15204064-EE39-4157-AF42-166FE5E0C88E}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9856          Reset Frame Tx Request status as Transmission NOT INITIATED and Set
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9857          Buffer status as FREE
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9858          [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9859          /*Clear Frame Tx Request Indication */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9860          TxDescTablePtr->FrameTxInitiated = ETH_17_GETHMACV2_DISABLE;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9861  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9862          /* Release the buffer to application use */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9863          TxBuffTablePtr->BuffStatus = ETH_17_GETHMACV2_BUFFER_NOTUSED;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9864  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9865  #if(ETH_17_GETHMACV2_GLOBALTIMESUPPORT == STD_ON)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9866          /* Reset the timestamp enable flag */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9867          TxBuffTablePtr->TimeStampEnable = ETH_17_GETHMACV2_DISABLE;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9868  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9869  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9870          /* [cover parentID={757C7AFE-0529-475e-ADBE-7F821E889F76}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9871          Add the buffer index into the queue indicating availability
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9872          [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9873          Eth_17_GEthMacV2_lAddQElem(TxBufIdx, EthLocalCoreStatusPtr->
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9874            EthBuffDescPtr->EthTxBuffQueuePtr[FifoIdx], &(EthLocalCoreStatusPtr->
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9875            EthBuffDescPtr->EthRunTmTxChnlDataPtr[FifoIdx].CurrQFront),
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9876            &(EthLocalCoreStatusPtr->EthBuffDescPtr->
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9877            EthRunTmTxChnlDataPtr[FifoIdx].CurrQRear), EthLocalCtrlCfgPtr->
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9878            EthTxFifoCfgPtr[LoopCnt].NumOfTxBuffers);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9879  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9880          /* Point to next buffer in the buffer ring */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9881          EthLocalCoreStatusPtr->EthBuffDescPtr->
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9882              EthRunTmTxChnlDataPtr[FifoIdx].CnfrmTxDmaDescIdx =
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9883          Eth_17_GEthMacV2_lIncrTxBufIdx(EthLocalCoreStatusPtr->EthBuffDescPtr->
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9884                  EthRunTmTxChnlDataPtr[FifoIdx].CnfrmTxDmaDescIdx, TxBufTotal);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9885  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9886          /* [cover parentID={A832A070-2C5A-4510-B690-F8CA2CB73B18}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9887          Exit the critical section
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9888          [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9889          SchM_Exit_Eth_17_GEthMacV2_TxDescData();
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9890        }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9891        else
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9892        {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9893          /* [cover parentID={A832A070-2C5A-4510-B690-F8CA2CB73B18}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9894          Exit the critical section
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9895          [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9896          SchM_Exit_Eth_17_GEthMacV2_TxDescData();
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9897  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9898          /* Buffer unused or not released by DMA, break for Loop */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9899          break;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9900        }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9901      }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9902    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9903  }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9904  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9905  #if (ETH_17_GETHMACV2_TX_IRQHDLR == STD_ON)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9906  /*******************************************************************************
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9907  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9908  ** Traceability    : [cover parentID={3F4A6028-5904-4d21-AC4B-FD576596E692}]  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9909  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9910  ** Syntax           : static void Eth_17_GEthMacV2_lIntConfirmTxFrames(       **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9911  **                               const uint8 CtrlIdx, const uint8 Channel)    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9912  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9913  ** Description      : check transmit buffers and confirm transmitted frames   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9914  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9915  ** [/cover]                                                                   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9916  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9917  ** Service ID       : NA                                                      **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9918  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9919  ** Sync/Async       : Synchronous                                             **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9920  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9921  ** Reentrancy       : Non Reentrant for the same CtrlIdx,                     **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9922  **                    reentrant for different                                 **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9923  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9924  ** Parameters (in)  : CtrlIdx - Controller Index                              **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9925  **                    Channel - The channel on which the interrupt is         **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9926  **                                generated                                   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9927  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9928  ** Parameters (out) : None                                                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9929  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9930  ** Return value     : None                                                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9931  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9932  *******************************************************************************/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9933  static void Eth_17_GEthMacV2_lIntConfirmTxFrames(const uint8 CtrlIdx,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9934                                                   const uint8 Channel)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9935  {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9936    Eth_17_GEthMacV2_TxBuffTableType *TxBuffTablePtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9937    Eth_17_GEthMacV2_TxDescBufMapStType *TxDescTablePtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9938    const Eth_17_GEthMacV2_CoreCtrlConfigType *EthLocalCtrlCfgPtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9939    const Eth_17_GEthMacV2_CtrlStatusType *EthLocalCoreStatusPtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9940    uint32 DescStatus;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9941    uint16 Count;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9942    uint16 TxBufTotal;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9943    uint16 TxBufIdx;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9944    uint16 TxDescCnfrmIdx;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9945    uint8 FifoIdx;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9946    uint8 PrioMapIdx;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9947  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9948    /* Get controller configuration data */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9949    EthLocalCtrlCfgPtr = Eth_17_GEthMacV2_lGetCtrlConfigPtr(CtrlIdx);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9950  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9951    /* Get controller status */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9952    EthLocalCoreStatusPtr = Eth_17_GEthMacV2_lGetCtrlStatusPtr(CtrlIdx);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9953  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9954    PrioMapIdx = EthLocalCtrlCfgPtr->EthTxChnlFifoMapPtr[Channel];
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9955  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9956    TxBufTotal = EthLocalCtrlCfgPtr->
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9957                      EthTxFifoCfgPtr[PrioMapIdx].NumOfTxBuffers;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9958  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9959    FifoIdx = EthLocalCtrlCfgPtr->EthTxFifoCfgPtr[PrioMapIdx].TxFifoIdx;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9960  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9961    /* [cover parentID={B4CB6143-62F9-42e9-A1E3-9719DE911914}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9962    Start scanning all Tx Buffers
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9963    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9964    for (Count = 0U; Count < TxBufTotal; Count++)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9965    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9966      /* [cover parentID={E5C8A42C-3EB4-40ed-B681-338E6AA79118}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9967      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9968      /* [cover parentID={74E18F58-93EC-4d85-96E7-E0C67A02871C}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9969      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9970      /* [cover parentID={250A1A88-7940-454f-BEEA-ED3B6BB851EA}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9971      Enter the critical section
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9972      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9973      SchM_Enter_Eth_17_GEthMacV2_TxDescDataISR();
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9974  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9975      TxDescCnfrmIdx = EthLocalCoreStatusPtr->EthBuffDescPtr->
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9976                        EthRunTmTxChnlDataPtr[FifoIdx].CnfrmTxDmaDescIdx;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9977  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9978      TxDescTablePtr = &(EthLocalCoreStatusPtr->EthBuffDescPtr->
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9979                              EthTxDescBufMapStPtr[FifoIdx][TxDescCnfrmIdx]);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9980  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9981      DescStatus = EthLocalCoreStatusPtr->EthBuffDescPtr->EthDmaTxDescPtr
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9982                     [FifoIdx][TxDescCnfrmIdx].TDES3;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9983  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9984      TxBufIdx = TxDescTablePtr->TxDescBufMapIdx;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9985  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9986      TxBuffTablePtr = &(EthLocalCoreStatusPtr->EthBuffDescPtr->
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9987                              EthTxBuffTablePtr[FifoIdx][TxBufIdx]);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9988  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9989      /* [cover parentID={BB4E45E3-82AF-4804-BB29-F6B7787C8666}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9990      Buffer Status is USED_TXINITIATED and Transmission is INITIATED and Buffer
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9991      is RELEASED by DMA
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9992      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9993      if((TxBuffTablePtr->BuffStatus ==
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9994                          ETH_17_GETHMACV2_BUFFER_USED_TXINITIATED) &&
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9995         (TxDescTablePtr->FrameTxInitiated == ETH_17_GETHMACV2_ENABLE) &&
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9996         ((DescStatus & (uint32)ETH_17_GETHMACV2_DMA_TX_DESC_OWN_SET) ==
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9997                                                ETH_17_GETHMACV2_DESC_RELEASED))
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9998      {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	  9999        /* [cover parentID={1E3A3E83-448B-48f3-820C-B2131FDEF86A}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10000        Tx confirmation requested status in buffer table is REQUESTED
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10001        [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10002        /* Check if confirmation requested before in Eth_Transmit() API.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10003        if (TxDescTablePtr->TxConfirmReq == ETH_17_GETHMACV2_ENABLE)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10004        {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10005  #if(ETH_17_GETHMACV2_GLOBALTIMESUPPORT == STD_ON)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10006          /* store the descriptor index where the time stamp can be checked */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10007          EthLocalCoreStatusPtr->EthBuffDescPtr->
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10008            EthRunTmTxChnlDataPtr[FifoIdx].TxDmaDescIdxTmStmp = TxDescCnfrmIdx;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10009  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10010          /* [cover parentID={6A34269F-BFB9-433e-8B9E-4E02FF2F437E}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10011          Any error detected during transmission?
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10012          [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10013          /* Check for presence of any error during transmit operation */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10014          if ((DescStatus & (uint32)ETH_17_GETHMACV2_DMA_TX_DESC_ERROR_MASK) ==
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10015                                                      ETH_17_GETHMACV2_NO_ERROR)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10016          {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10017            /* [cover parentID={E4990C68-6A55-471b-AFD7-64355EB60D49}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10018            Call EthIf Tx Confirmation function with E_OK for
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10019            ConfirmTx Buffer Index
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10020            [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10021            EthIf_TxConfirmation(CtrlIdx,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10022             (Eth_BufIdxType)(((uint32)PrioMapIdx << ETH_17_GETHMACV2_FIFOIDX_POS)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10023                                                      | TxBufIdx), E_OK);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10024          }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10025          else
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10026          {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10027            /* [cover parentID={095A128C-5835-4e6e-8981-4C18AD6672A9}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10028            Call EthIf Tx Confirmation function with E_NOT_OK for
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10029            ConfirmTx Buffer Index
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10030            [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10031            EthIf_TxConfirmation(CtrlIdx,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10032             (Eth_BufIdxType)(((uint32)PrioMapIdx << ETH_17_GETHMACV2_FIFOIDX_POS)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10033                                                      | TxBufIdx), E_NOT_OK);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10034          }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10035  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10036          /* Reset Tx confirmation request. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10037          TxDescTablePtr->TxConfirmReq = ETH_17_GETHMACV2_DISABLE;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10038  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10039  #if(ETH_17_GETHMACV2_GLOBALTIMESUPPORT == STD_ON)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10040          /* Reset the descriptor index to invalid value, as it is invalid for
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10041           * the next TxConfirmation */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10042          EthLocalCoreStatusPtr->EthBuffDescPtr->EthRunTmTxChnlDataPtr[FifoIdx].
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10043                          TxDmaDescIdxTmStmp = ETH_17_GETHMACV2_DMADESC_INVALID;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10044  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10045        }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10046  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10047        /* [cover parentID={9BD65109-7B85-4fb8-8425-1EE1F2277DD5}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10048        Clear Frame Tx Request Indication, Release the buffer to application use.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10049        [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10050        /*Clear Frame Tx Request Indication */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10051        TxDescTablePtr->FrameTxInitiated = ETH_17_GETHMACV2_DISABLE;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10052  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10053        /* Release the buffer to application use */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10054        TxBuffTablePtr->BuffStatus = ETH_17_GETHMACV2_BUFFER_NOTUSED;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10055  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10056  #if(ETH_17_GETHMACV2_GLOBALTIMESUPPORT == STD_ON)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10057        /* Reset the timestamp enable flag */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10058        TxBuffTablePtr->TimeStampEnable = ETH_17_GETHMACV2_DISABLE;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10059  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10060  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10061        /* [cover parentID={6981CA29-3ACC-44d2-B95F-1C97E1ED4586}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10062        Add the buffer index into the queue indicating availability and
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10063        Point to next buffer in the buffer ring
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10064        [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10065        /* Add the buffer index into the queue indicating availability */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10066        Eth_17_GEthMacV2_lAddQElem(TxBufIdx, EthLocalCoreStatusPtr->
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10067          EthBuffDescPtr->EthTxBuffQueuePtr[FifoIdx], &(EthLocalCoreStatusPtr->
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10068          EthBuffDescPtr->EthRunTmTxChnlDataPtr[FifoIdx].CurrQFront),
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10069          &(EthLocalCoreStatusPtr->EthBuffDescPtr->
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10070          EthRunTmTxChnlDataPtr[FifoIdx].CurrQRear), EthLocalCtrlCfgPtr->
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10071          EthTxFifoCfgPtr[PrioMapIdx].NumOfTxBuffers);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10072  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10073        EthLocalCoreStatusPtr->EthBuffDescPtr->
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10074            EthRunTmTxChnlDataPtr[FifoIdx].CnfrmTxDmaDescIdx =
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10075          Eth_17_GEthMacV2_lIncrTxBufIdx(EthLocalCoreStatusPtr->EthBuffDescPtr->
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10076                EthRunTmTxChnlDataPtr[FifoIdx].CnfrmTxDmaDescIdx, TxBufTotal);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10077  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10078        /* [cover parentID={8B770D30-582E-45d8-9595-F9E9779C5023}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10079        Exit the critical section
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10080        [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10081      //  SchM_Exit_Eth_17_GEthMacV2_TxDescDataISR();
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10082      }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10083      else
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10084      {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10085        /* [cover parentID={8B770D30-582E-45d8-9595-F9E9779C5023}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10086        Exit the critical section
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10087        [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10088        SchM_Exit_Eth_17_GEthMacV2_TxDescDataISR();
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10089  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10090        /* Buffer unused or not released by DMA, break for Loop */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10091        break;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10092      }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10093    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10094  }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10095  #endif  /* (ETH_17_GETHMACV2_TX_IRQHDLR == STD_ON) */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10096  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10097  /*******************************************************************************
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10098  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10099  ** Traceability    : [cover parentID={B268F0FB-2C56-4445-B3CF-827B5EB216F1}]  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10100  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10101  ** Syntax           : static uint8 Eth_17_GEthMacV2_lReceiveFrames(           **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10102  **                                                  const uint8 CtrlIdx,      **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10103  **                                                  const uint8 FifoIdx)      **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10104  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10105  ** Description      : Function to scan all Rx Buffers within a FIFO for       **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10106  **                      new Frames                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10107  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10108  ** [/cover]                                                                   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10109  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10110  ** Service ID       : NA                                                      **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10111  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10112  ** Sync/Async       : Synchronous                                             **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10113  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10114  ** Reentrancy       : Non Reentrant                                           **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10115  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10116  ** Parameters (in)  : CtrlIdx - Controller Index                              **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10117  **                    FifoIdx - FIFO Index                                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10118  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10119  ** Parameters (out) : None                                                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10120  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10121  ** Return value     : uint8 :                                                 **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10122  **                    ETH_17_GETHMACV2_FRM_RECEIVED: New frame received       **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10123  **                    ETH_17_GETHMACV2_FRM_NOTRECEIVED: Frame not received    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10124  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10125  *******************************************************************************/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10126  static uint8 Eth_17_GEthMacV2_lReceiveFrames(const uint8 CtrlIdx,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10127                                               const uint8 FifoIdx)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10128  {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10129    const Eth_17_GEthMacV2_CoreCtrlConfigType *EthLocalCtrlCfgPtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10130  #if(ETH_17_GETHMACV2_GLOBALTIMESUPPORT == STD_ON)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10131    Eth_17_GEthMacV2_CtrlStatusType *EthLocalCoreStatusPtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10132  #else
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10133    const Eth_17_GEthMacV2_CtrlStatusType *EthLocalCoreStatusPtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10134  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10135    Eth_17_GEthMacV2_DmaRxDescType *EthLocalDmaRxDescPtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10136    const volatile uint8 *RxBuffBasePtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10137    uint8 *CurrentBufferPtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10138    const uint8 *EthSourceAddr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10139  #if(ETH_17_GETHMACV2_GLOBALTIMESUPPORT == STD_ON)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10140    uint32 DescStatRDES1;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10141    uint32 ConxtDescRDES3;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10142    uint16 ConxtDescPosition;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10143  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10144    uint32 DescStatRDES3;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10145    uint16 RxLength;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10146    uint16 FrameType;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10147    uint16 RxBufLengthAligned;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10148    uint16 RxBufTotal;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10149    uint16 RxBufClrStrtIdx;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10150    uint16 BufferCount;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10151    uint8 TempVar;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10152  #if (ETH_17_GETHMACV2_SWT_MANAGEMENT_SUPPORT == STD_ON)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10153    Std_ReturnType RetVal;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10154  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10155    uint8 IntEnabled;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10156    uint8 CrcStripEnabled;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10157    uint8 BufferClearCount;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10158    uint8 ApplIndication;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10159    boolean BroadcastState;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10160  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10161    /*ApplIndication is set to zero*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10162    ApplIndication = (uint8)ETH_17_GETHMACV2_FRM_NOTRECEIVED;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10163  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10164    /* Get controller configuration data */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10165    EthLocalCtrlCfgPtr = Eth_17_GEthMacV2_lGetCtrlConfigPtr(CtrlIdx);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10166  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10167    /* Get controller status */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10168    EthLocalCoreStatusPtr = Eth_17_GEthMacV2_lGetCtrlStatusPtr(CtrlIdx);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10169  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10170    EthLocalDmaRxDescPtr = EthLocalCoreStatusPtr->EthBuffDescPtr->
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10171                                                  EthDmaRxDescPtr[FifoIdx];
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10172  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10173    /* Get the number of Rx buffers configured for the FIFO */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10174    RxBufTotal = EthLocalCtrlCfgPtr->EthRxFifoCfgPtr[FifoIdx].NumOfRxBuffers;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10175  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10176    IntEnabled = (uint8)((EthLocalCtrlCfgPtr->EthCtrlProperties >>
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10177                      ETH_17_GETHMACV2_RXINT_POS) & ETH_17_GETHMACV2_RXINT_MSK);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10178  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10179    RxBufLengthAligned = EthLocalCtrlCfgPtr->EthRxFifoCfgPtr[FifoIdx].
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10180                                                     RxBufferAlignSize;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10181  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10182    RxBuffBasePtr = &(EthLocalCoreStatusPtr->EthBuffDescPtr->
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10183                        EthRxBufferPtr[FifoIdx][0U]);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10184  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10185    /* Info: For receive operation descriptors are configured to store exactly
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10186       one ethernet frame.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10187       i.e received frames are not spread across multiple descriptors, If length
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10188       of the received frame is greater than length of the descriptor then these
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10189       frames are not received. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10190    /* [cover parentID={07BA9E36-D632-48d8-B33F-76D03E09B240}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10191    Loop to scan all Rx buffers
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10192    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10193    /* [cover parentID={CF2B0862-7009-4f80-95AC-659695E9548B}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10194    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10195    for(BufferCount = 0U; BufferCount < RxBufTotal; BufferCount++)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10196    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10197      /* Read DMA Rx Descriptor status from RDES3 of Eth_CurrRxDmaDescIdx. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10198      DescStatRDES3 = EthLocalDmaRxDescPtr[EthLocalCoreStatusPtr->EthBuffDescPtr->
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10199               EthRunTmRxChnlDataPtr[FifoIdx].CurrRxDmaDescIdx].RDES3;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10200  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10201      /* Check if Rx buffer of current Eth_CurrRxDmaDescIdx is released by DMA.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10202      Info: In polling mode, only one Rx notification is given per call of
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10203      Eth_Receive.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10204      Note: In interrupt mode, Rx notification is given for all received packet
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10205      currently */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10206      /* BufferClearCount variable counts number of buffers to be released.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10207      Initialized to zero here */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10208      BufferClearCount = 0U;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10209  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10210      /* [cover parentID={B1EB9AA7-8455-459a-99FD-48DBE138C4DF}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10211      Rx buffer is released by DMA and No Rx notification is called ( in polling
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10212      mode, only one Rx notification is given per call of Eth_Receive API)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10213      or Rx interrupt is enabled
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10214      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10215      if (((DescStatRDES3 & (uint32)ETH_17_GETHMACV2_DMA_RX_DESC_OWN_SET) ==
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10216            ETH_17_GETHMACV2_DESC_RELEASED) &&
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10217            (((IntEnabled == ETH_17_GETHMACV2_DISABLE) &&
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10218            (ApplIndication == ETH_17_GETHMACV2_FRM_NOTRECEIVED)) ||
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10219            (IntEnabled == ETH_17_GETHMACV2_ENABLE)))
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10220      {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10221        /* BufferClearCount incremented to release one descriptor */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10222        BufferClearCount++;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10223  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10224        RxBufClrStrtIdx = EthLocalCoreStatusPtr->EthBuffDescPtr->
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10225                EthRunTmRxChnlDataPtr[FifoIdx].CurrRxDmaDescIdx;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10226  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10227        /* Check if first Descriptor bit (FD) and Last Descriptor bit (LD)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10228                                             is set for Eth_CurrRxDmaDescIdx.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10229        /* [cover parentID={661AD280-7C14-4d70-B753-6C74C4229D29}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10230        [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10231        if (((DescStatRDES3 & (uint32)ETH_17_GETHMACV2_DMA_RX_DESC_FD_LD_SET) ==
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10232             (uint32)ETH_17_GETHMACV2_DMA_RX_DESC_FD_LD_SET))
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10233        {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10234          /* [cover parentID={7AC6724D-89C7-42b3-B8B9-658E85A39F60}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10235          [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10236          /* Get length of the received frame */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10237          RxLength = (uint16)(DescStatRDES3 &
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10238                                (uint32)ETH_17_GETHMACV2_DMA_RX_DESC_PL_MASK);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10239  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10240          /* get pointer to the received data buffer */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10241          /* MISRA2012_RULE_11_4_JUSTIFICATION: conversion between integer to a
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10242          pointer type is performed to fetch buffer address from DMA
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10243          descriptor. This is the intended design and valid as per DMA hardware
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10244          design. There are no side effects seen by violating this rule.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10245          /* MISRA2012_RULE_11_6_JUSTIFICATION: cast from unsigned long to pointer
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10246          is performed to access the buffer address from DMA descriptor.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10247          This is the intended design and valid as per DMA hardware design.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10248          There are no side effects seen by violating this rule.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10249          /* [cover parentID={6350953D-5EBD-40ef-8512-26CDCD433E64}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10250          Extract packet length, frame type, broadcast state
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10251          and time stamp availability status
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10252          [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10253          CurrentBufferPtr = (uint8*)EthLocalDmaRxDescPtr[RxBufClrStrtIdx].RDES0;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10254  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10255          /* [cover parentID={81873DC9-26D1-4c39-8092-A302BF6CD553}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10256          Check if frame received is broadcast
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10257          [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10258          BroadcastState = Eth_17_GEthMacV2_lIsBroadcastAddress(
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10259                       &(CurrentBufferPtr[ETH_17_GETHMACV2_FRAME_DESTADDR_POS]));
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10260  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10261          EthSourceAddr = &(CurrentBufferPtr[ETH_17_GETHMACV2_FRAME_SRCADDR_POS]);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10262  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10263          /* [cover parentID={30456F2D-20CF-482d-BEC0-BE0F81CB7D50}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10264          Switch management support Enabled
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10265          [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10266  #if (ETH_17_GETHMACV2_SWT_MANAGEMENT_SUPPORT == STD_ON)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10267          EthLocalCoreStatusPtr->EthBuffDescPtr->
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10268            EthRunTmRxChnlDataPtr[FifoIdx].SwtRxDataPtr =
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10269                &(CurrentBufferPtr[ETH_17_GETHMACV2_FRAME_TYPE_MSB_POS]);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10270  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10271          EthLocalCoreStatusPtr->EthBuffDescPtr->
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10272                    EthRunTmRxChnlDataPtr[FifoIdx].SwtRxLength = RxLength;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10273  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10274          /* [cover parentID={7EFB5D68-B7D9-44d2-BC85-079661CC3CEB}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10275          Call EthSwt_EthRxProcessFrame API to process Rx frame
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10276          [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10277          RetVal = EthSwt_EthRxProcessFrame(CtrlIdx,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10278                    (((uint32)FifoIdx << ETH_17_GETHMACV2_FIFOIDX_POS) |
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10279                     RxBufClrStrtIdx), &EthLocalCoreStatusPtr->EthBuffDescPtr->
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10280                     EthRunTmRxChnlDataPtr[FifoIdx].SwtRxDataPtr,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10281                     &EthLocalCoreStatusPtr->EthBuffDescPtr->
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10282                   EthRunTmRxChnlDataPtr[FifoIdx].SwtRxLength,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10283                     &EthLocalCoreStatusPtr->EthBuffDescPtr->
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10284                   EthRunTmRxChnlDataPtr[FifoIdx].SwtMgmtFrameOnly);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10285  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10286          /* [cover parentID={866CCDCF-A569-45eb-B586-E477EB10A6A6}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10287          Is previous API call executed successfully?
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10288          [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10289          if (RetVal == E_OK)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10290          {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10291            /* [cover parentID={359B1376-F916-48e7-A646-3AF877895376}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10292            Check the validity of the parameters modified by the EthSwt driver API
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10293            [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10294            RetVal = Eth_17_GEthMacV2_lChkSwtRxFrmParam(RxLength,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10295                      EthLocalCoreStatusPtr->EthBuffDescPtr->
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10296                       EthRunTmRxChnlDataPtr[FifoIdx].SwtRxLength,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10297                      EthLocalCoreStatusPtr->EthBuffDescPtr->
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10298                       EthRunTmRxChnlDataPtr[FifoIdx].SwtRxDataPtr,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10299                      CurrentBufferPtr);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10300          }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10301  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10302          /* [cover parentID={3C0F0B8A-7E40-4b01-AFBE-36B86C1730EF}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10303          Is any error occured due to previous check?
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10304          [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10305          if (RetVal == E_OK)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10306          {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10307            /* Mark one indication to application done - used in polling mode*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10308            ApplIndication = ETH_17_GETHMACV2_FRM_RECEIVED;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10309  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10310          /* if the frame is for only Management purpose, do not invoke the
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10311             Rx indication function */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10312          /* [cover parentID={155C2609-1028-4bc2-AE5D-0BCE50CA2927}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10313          if the received frame is for only Management purpose
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10314          [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10315          if (EthLocalCoreStatusPtr->EthBuffDescPtr->
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10316                 EthRunTmRxChnlDataPtr[FifoIdx].SwtMgmtFrameOnly == FALSE)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10317  #endif /* (ETH_17_GETHMACV2_SWT_MANAGEMENT_SUPPORT == STD_ON) */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10318          {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10319  #if (ETH_17_GETHMACV2_SWT_MANAGEMENT_SUPPORT == STD_ON)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10320            /* Adjust the address offset with the management info length */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10321            /* MISRA2012_RULE_11_4_JUSTIFICATION: conversion between integer to a
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10322            pointer type is performed to adjust the address offset with the
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10323            management info length that is extracted by the EthSwt API. There are
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10324            no side effects seen by violating this rule.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10325            /* MISRA2012_RULE_10_8_JUSTIFICATION: Impermissible cast of composite
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10326            expression is performed to adjust the address offset with the
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10327            management info length that is extracted by the EthSwt API. There are
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10328            no side effects seen by violating this rule.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10329            /* MISRA2012_RULE_11_6_JUSTIFICATION: cast from unsigned long to
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10330            pointer is performed to adjust the address offset with the
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10331            management info length that is extracted by the EthSwt API. There are
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10332            no side effects seen by violating this rule.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10333            CurrentBufferPtr = (uint8*)((uint32)CurrentBufferPtr +\ 
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10334                  (uint32)(RxLength - EthLocalCoreStatusPtr->EthBuffDescPtr->\ 
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10335                            EthRunTmRxChnlDataPtr[FifoIdx].SwtRxLength));
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10336  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10337            RxLength = EthLocalCoreStatusPtr->EthBuffDescPtr->
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10338                         EthRunTmRxChnlDataPtr[FifoIdx].SwtRxLength;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10339  #else
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10340            /* Mark one indication to application done - used in polling mode*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10341            ApplIndication = ETH_17_GETHMACV2_FRM_RECEIVED;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10342  #endif /* (ETH_17_GETHMACV2_SWT_MANAGEMENT_SUPPORT == STD_ON) */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10343  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10344  #if(ETH_17_GETHMACV2_GLOBALTIMESUPPORT == STD_ON)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10345  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10346            /* Reset time stamp availability as Not Available*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10347            /* [cover parentID={4F4CACFD-7AF8-4a7e-936D-880DDDE98093}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10348            Reset time stamp availability as Not Available
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10349            [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10350            EthLocalCoreStatusPtr->EthBuffDescPtr->EthRunTmRxChnlDataPtr[FifoIdx].
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10351                            RxDmaDescIdxTmStmp = ETH_17_GETHMACV2_DMADESC_INVALID;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10352  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10353          /* Read RDES1 to get time stamp availability status */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10354          DescStatRDES1 = EthLocalDmaRxDescPtr[RxBufClrStrtIdx].RDES1;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10355  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10356          /* Check if the time stamp is available for the current frame.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10357          /* [cover parentID={7655BB80-CCB4-43d9-8C7D-2F61C1395DDC}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10358          Time stamp is available for this current received frame
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10359          [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10360          if((DescStatRDES1 & (uint32)ETH_17_GETHMACV2_DMA_RX_DESC_TSA_SET) ==
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10361                                   (uint32)ETH_17_GETHMACV2_DMA_RX_DESC_TSA_SET)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10362          {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10363            /* Increment Eth_CurrRxDmaDescIdx,next is a context descriptor
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10364            Info :Context descriptor is used only for time stamp storage,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10365            Buffer assigned to this descriptor will not be used. Next packet
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10366            will be stored to buffer of descriptor after this context
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10367            descriptor. Hence,increment Current Rx Dma descriptor index */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10368            ConxtDescPosition =
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10369              Eth_17_GEthMacV2_lIncrRxBufIdx(RxBufClrStrtIdx, RxBufTotal);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10370  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10371            EthLocalCoreStatusPtr->EthBuffDescPtr->
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10372                          EthRunTmRxChnlDataPtr[FifoIdx].CurrRxDmaDescIdx =
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10373                                                              ConxtDescPosition;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10374  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10375            /* BufferClearCount incremented to release context descriptor */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10376            BufferClearCount++;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10377  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10378            ConxtDescRDES3 = EthLocalDmaRxDescPtr[ConxtDescPosition].RDES3;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10379  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10380            /* [cover parentID={887BAC49-3A82-42fe-A16C-BB040D5633C9}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10381            Check if timestamp is available in the context descriptor
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10382            [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10383            if((ConxtDescRDES3 & (uint32)ETH_17_GETHMACV2_DMA_RX_DESC_CTXT_SET)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10384                              == (uint32)ETH_17_GETHMACV2_DMA_RX_DESC_CTXT_SET)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10385            {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10386              /* [cover parentID={16EC9881-8EE6-4743-8A1C-C3EFE5F24A28}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10387              For time stamp retrieval, mark the Rx Descriptor index
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10388              [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10389              EthLocalCoreStatusPtr->EthBuffDescPtr->
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10390                    EthRunTmRxChnlDataPtr[FifoIdx].RxDmaDescIdxTmStmp =
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10391                                                          ConxtDescPosition;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10392            }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10393          }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10394  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10395          /* store the DataPtr address at the corresponding array position to be
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10396           * used for comparison while reading ingress time stamp */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10397          EthLocalCoreStatusPtr->EthRunTimeOpertnData.RxTmStmpDataPtr[FifoIdx] =
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10398                    (Eth_DataType *)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10399                    &(CurrentBufferPtr[ETH_17_GETHMACV2_FRAME_PAYLOAD_POS]);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10400  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10401  #endif /*(ETH_17_GETHMACV2_GLOBALTIMESUPPORT == STD_ON)*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10402  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10403          CrcStripEnabled = (uint8)((EthLocalCtrlCfgPtr->EthCtrlProperties >>
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10404                        ETH_17_GETHMACV2_CRCS_POS) & ETH_17_GETHMACV2_CRCS_MSK);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10405  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10406          /* update the Rx frame length */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10407          RxLength = RxLength - (uint16)ETH_17_GETHMACV2_FRAMEHEADER_LENGTH;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10408  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10409          /* [cover parentID={99A1D506-153F-4284-AF35-8667D77F5503}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10410          If CRC stripping is enabled
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10411          [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10412          if(CrcStripEnabled == ETH_17_GETHMACV2_ENABLE)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10413          {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10414            /* [cover parentID={D487A116-DFE7-47f7-82CF-629F8E021EE0}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10415            Update the length of the Rx frame (subtract the frame checksum length)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10416            [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10417            RxLength = RxLength - (uint16)ETH_17_GETHMACV2_FRAMECHKSUM_LENGTH;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10418          }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10419  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10420          /* Get Frame Type of the received frame */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10421          FrameType = (uint16)(((uint16)(((uint16)CurrentBufferPtr
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10422           [ETH_17_GETHMACV2_FRAME_TYPE_MSB_POS]) << ETH_17_GETHMACV2_SHIFT_8BIT))
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10423             | ((uint16)CurrentBufferPtr[ETH_17_GETHMACV2_FRAME_TYPE_LSB_POS]));
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10424  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10425          /* [cover parentID={F4DEB375-3DB0-4706-9B22-38AAD9B9F5D3}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10426          Indicate Application about Rx frame
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10427          [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10428          EthIf_RxIndication (CtrlIdx, FrameType, BroadcastState,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10429            EthSourceAddr, (Eth_DataType *)&
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10430          (CurrentBufferPtr[ETH_17_GETHMACV2_FRAME_PAYLOAD_POS]), RxLength);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10431  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10432  #if(ETH_17_GETHMACV2_GLOBALTIMESUPPORT == STD_ON)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10433          /* Reset time stamp availability as Not Available*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10434          EthLocalCoreStatusPtr->EthBuffDescPtr->EthRunTmRxChnlDataPtr[FifoIdx].
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10435                          RxDmaDescIdxTmStmp = ETH_17_GETHMACV2_DMADESC_INVALID;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10436  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10437          /* Reset the DataPtr for timestamp to NULL */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10438          EthLocalCoreStatusPtr->EthRunTimeOpertnData.RxTmStmpDataPtr[FifoIdx] =
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10439                                                                      NULL_PTR;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10440  #endif /*(ETH_17_GETHMACV2_GLOBALTIMESUPPORT == STD_ON)*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10441          }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10442  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10443        /* [cover parentID={E2EDB0D3-2E87-4dcd-A502-84B7DD1F2A3B}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10444        Switch management support Enabled
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10445        [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10446  #if (ETH_17_GETHMACV2_SWT_MANAGEMENT_SUPPORT == STD_ON)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10447        /* [cover parentID={33E27EA0-4458-4f6d-9A48-572566226122}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10448        Invoke switch driver Rx indication API call
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10449        [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10450        (void)EthSwt_EthRxFinishedIndication(CtrlIdx, (((uint32)FifoIdx <<
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10451                            ETH_17_GETHMACV2_FIFOIDX_POS) | RxBufClrStrtIdx));
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10452        }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10453  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10454        }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10455  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10456        /* [cover parentID={87C89501-85FF-48bf-A1F8-A8C10220A961}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10457        Free all Descriptors holding the Ethernet frame to DMA
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10458        [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10459        for(TempVar = 0U; TempVar < BufferClearCount; TempVar++)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10460        {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10461          /* MISRA2012_RULE_11_4_JUSTIFICATION: conversion between integer to a
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10462            pointer type is performed to access the buffer address from DMA
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10463            descriptor. This is the intended design and valid as per DMA hardware
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10464            design. There are no side effects seen by violating this rule.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10465          /* MISRA2012_RULE_11_6_JUSTIFICATION: cast from unsigned long to pointer
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10466            is performed to access the buffer address from DMA descriptor.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10467            This is the intended design and valid as per DMA hardware design.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10468            There are no side effects seen by violating this rule.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10469          EthLocalDmaRxDescPtr[RxBufClrStrtIdx].RDES0 =\ 
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10470            ((uint32)RxBuffBasePtr +\ 
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10471            ((uint32)RxBufClrStrtIdx * RxBufLengthAligned));
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10472  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10473          EthLocalDmaRxDescPtr[RxBufClrStrtIdx].RDES1 = 0U;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10474  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10475          /* Descriptor Buffer2 pointer not used */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10476          EthLocalDmaRxDescPtr[RxBufClrStrtIdx].RDES2 = 0U;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10477  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10478          /* Info :While releasing each time, Buffer 1 valid to be set*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10479          EthLocalDmaRxDescPtr[RxBufClrStrtIdx].RDES3 = (uint32)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10480                          (((uint32)ETH_17_GETHMACV2_DMA_RX_DESC_BF1_VALID) |
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10481                          ((uint32)ETH_17_GETHMACV2_DMA_RX_DESC_IOC_ENABLE) |
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10482                          ((uint32)ETH_17_GETHMACV2_DMA_RX_DESC_OWN_SET));
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10483  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10484          RxBufClrStrtIdx = Eth_17_GEthMacV2_lIncrRxBufIdx(
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10485                                       RxBufClrStrtIdx, RxBufTotal);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10486        }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10487  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10488        /* Increment Current Rx Dma descriptor index */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10489        EthLocalCoreStatusPtr->EthBuffDescPtr->
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10490                   EthRunTmRxChnlDataPtr[FifoIdx].CurrRxDmaDescIdx =
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10491           Eth_17_GEthMacV2_lIncrRxBufIdx(EthLocalCoreStatusPtr->EthBuffDescPtr->
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10492                  EthRunTmRxChnlDataPtr[FifoIdx].CurrRxDmaDescIdx, RxBufTotal);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10493      }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10494      else
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10495      {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10496        /* [cover parentID={3CFE02EE-5D3E-463c-91BF-40557F094055}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10497        Descriptor still owned by DMA or One application indication
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10498        done, break the loop
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10499        [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10500        break;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10501      }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10502    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10503  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10504    return ApplIndication;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10505  }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10506  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10507  /*******************************************************************************
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10508  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10509  ** Traceability    : [cover parentID={2EDCFFDB-3A9C-4f05-A65A-3DCA1C970224}]  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10510  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10511  ** Syntax           : LOCAL_INLINE void Eth_17_GEthMacV2_lSetPhysAddr(        **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10512  **                        const uint8 CtrlIdx, const uint8* const MacAddrPtr) **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10513  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10514  ** Description      : Sets the physical source address for the controller     **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10515  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10516  ** [/cover]                                                                   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10517  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10518  ** Service ID       : NA                                                      **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10519  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10520  ** Sync/Async       : Synchronous                                             **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10521  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10522  ** Reentrancy       : Non Reentrant for the same CtrlIdx,                     **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10523  **                    reentrant for different                                 **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10524  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10525  ** Parameters (in)  : MacAddrPtr  - Physical source address (MAC address) in  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10526  **                    network byte order.                                     **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10527  **                    CtrlIdx - Controller Index                              **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10528  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10529  ** Return value     : None                                                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10530  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10531  *******************************************************************************/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10532  LOCAL_INLINE void Eth_17_GEthMacV2_lSetPhysAddr(const uint8 CtrlIdx,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10533                                                  const uint8* const MacAddrPtr)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10534  {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10535    uint32 DataVal;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10536    Ifx_GETH *EthCtrlAddPtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10537  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10538    /* Get base address of the indexed controller */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10539    EthCtrlAddPtr = Eth_17_GEthMacV2_CtrlBaseAddrPtr[CtrlIdx];
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10540  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10541    /* Extract Byte 5 and Byte 6. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10542    DataVal = ((((uint32)MacAddrPtr[5])<<ETH_17_GETHMACV2_SHIFT_8BIT) |
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10543               ((uint32)MacAddrPtr[4]) | (ETH_17_GETHMACV2_MACADDRRESS_ENABLE));
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10544  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10545    /* Write upper 16 bit of Physical address to MAC Address0 High Register */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10546    EthCtrlAddPtr->MAC_ADDRESS_HIGH0.U = (uint32)DataVal;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10547  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10548    /* Extract Byte 1,2,3 and 4. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10549    DataVal = (uint32)((((uint32)MacAddrPtr[3]) << ETH_17_GETHMACV2_SHIFT_24BIT) |
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10550                       (((uint32)MacAddrPtr[2]) << ETH_17_GETHMACV2_SHIFT_16BIT) |
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10551                       (((uint32)MacAddrPtr[1]) << ETH_17_GETHMACV2_SHIFT_8BIT)  |
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10552                         MacAddrPtr[0]);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10553  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10554    /*Write lower 4 bytes of Physical address to MAC Address0 low Register*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10555    EthCtrlAddPtr->MAC_ADDRESS_LOW0.U = (uint32)DataVal;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10556  }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10557  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10558  /*******************************************************************************
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10559  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10560  ** Traceability    : [cover parentID={AA266371-78BD-47fc-893E-25AA4133A974}]  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10561  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10562  ** Syntax           : LOCAL_INLINE void Eth_17_GEthMacV2_lGetPhysAddr         **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10563  **                             (const uint8 CtrlIdx, uint8* const MacAddrPtr) **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10564  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10565  ** Description      : Obtains the physical source address used by the         **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10566  **                    controller                                              **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10567  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10568  ** [/cover]                                                                   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10569  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10570  ** Service ID       : NA                                                      **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10571  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10572  ** Sync/Async       : Synchronous                                             **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10573  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10574  ** Reentrancy       : Non Reentrant                                           **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10575  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10576  ** Parameters (in)  : MacAddrPtr - Physical source address (MAC address) in   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10577  **                    network byte order.                                     **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10578  **                    CtrlIdx - Controller Index                              **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10579  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10580  ** Return value     : None                                                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10581  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10582  *******************************************************************************/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10583  LOCAL_INLINE void Eth_17_GEthMacV2_lGetPhysAddr(const uint8 CtrlIdx,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10584                                                  uint8* const MacAddrPtr)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10585  {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10586    uint32 DataVal;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10587    const Ifx_GETH *EthCtrlAddPtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10588  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10589    /* Get base address of the indexed controller */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10590    EthCtrlAddPtr = Eth_17_GEthMacV2_CtrlBaseAddrPtr[CtrlIdx];
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10591  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10592    /* [cover parentID={022F5577-40C6-49df-B027-E3CF42177176}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10593    Read Physical Source Address from MAC Address Register 0 and write into
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10594    Physical Address Pointer
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10595    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10596    DataVal = (uint32)(EthCtrlAddPtr->MAC_ADDRESS_HIGH0.U);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10597  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10598    /* Extract Byte 5 and Byte 6. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10599    MacAddrPtr[5] = (uint8)((DataVal >> ETH_17_GETHMACV2_SHIFT_8BIT) &
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10600                                         ETH_17_GETHMACV2_BYTE0_MASK);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10601    MacAddrPtr[4] = (uint8)(DataVal & ETH_17_GETHMACV2_BYTE0_MASK);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10602  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10603    /* Extract Byte 1,2,3 and 4. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10604    DataVal = (uint32)(EthCtrlAddPtr->MAC_ADDRESS_LOW0.U);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10605  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10606    MacAddrPtr[3] =(uint8)((DataVal >> ETH_17_GETHMACV2_SHIFT_24BIT) &
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10607                                         ETH_17_GETHMACV2_BYTE0_MASK);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10608    MacAddrPtr[2] =(uint8)((DataVal >> ETH_17_GETHMACV2_SHIFT_16BIT) &
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10609                                         ETH_17_GETHMACV2_BYTE0_MASK);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10610    MacAddrPtr[1] =(uint8)((DataVal >> ETH_17_GETHMACV2_SHIFT_8BIT) &
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10611                                         ETH_17_GETHMACV2_BYTE0_MASK);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10612    MacAddrPtr[0] =(uint8)(DataVal & ETH_17_GETHMACV2_BYTE0_MASK);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10613  }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10614  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10615  /*******************************************************************************
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10616  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10617  ** Traceability    : [cover parentID={9F0E836E-FF92-4f68-8A68-8329F5928B26}]  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10618  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10619  ** Syntax           : LOCAL_INLINE uint16 Eth_17_GEthMacV2_lIncrRxBufIdx      **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10620  **                                              (const uint16 RxBufIdx,       **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10621  **                                               const uint16 EthRxBufTotal)  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10622  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10623  ** Description      : Move RX buffer index to next index in ring buffer       **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10624  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10625  ** [/cover]                                                                   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10626  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10627  ** Service ID       : NA                                                      **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10628  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10629  ** Sync/Async       : Synchronous                                             **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10630  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10631  ** Reentrancy       : Non Reentrant                                           **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10632  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10633  ** Parameters (in)  : RxBufIdx - Current Rx Buffer Index                      **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10634  **                    EthRxBufTotal - Rx Buffer Length Total                  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10635  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10636  ** Parameters (out) : None                                                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10637  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10638  ** Return value     : Next Rx index in ring buffer                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10639  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10640  *******************************************************************************/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10641  LOCAL_INLINE uint16 Eth_17_GEthMacV2_lIncrRxBufIdx (const uint16 RxBufIdx,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10642                                                     const uint16 EthRxBufTotal)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10643  {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10644    return ((RxBufIdx+1U) % (EthRxBufTotal));
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10645  }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10646  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10647  /*******************************************************************************
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10648  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10649  ** Traceability    : [cover parentID={E629C357-CFC2-4b42-BE97-92FDD978654A}]  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10650  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10651  ** Syntax           : LOCAL_INLINE uint16 Eth_17_GEthMacV2_lIncrTxBufIdx      **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10652  **                        (const uint16 TxBufIdx, const uint16 EthTxBufTotal) **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10653  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10654  ** Description      : Move TX buffer index to next index in ring buffer       **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10655  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10656  ** [/cover]                                                                   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10657  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10658  ** Service ID       : NA                                                      **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10659  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10660  ** Sync/Async       : Synchronous                                             **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10661  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10662  ** Reentrancy       : Non Reentrant for the same CtrlIdx,                     **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10663  **                    reentrant for different                                 **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10664  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10665  ** Parameters (in)  : TxBufIdx - Current Tx Buffer Index                      **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10666  **                    EthTxBufTotal - Tx Buffer Length Total                  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10667  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10668  ** Parameters (out) : None                                                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10669  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10670  ** Return value     : Next Tx index in ring buffer                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10671  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10672  *******************************************************************************/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10673  LOCAL_INLINE uint16 Eth_17_GEthMacV2_lIncrTxBufIdx(const uint16 TxBufIdx,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10674                                                    const uint16 EthTxBufTotal)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10675  {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10676    return ((TxBufIdx+1U) % (EthTxBufTotal));
	add	d0,#1
.L2353:
	div.u	e0,d0,d1
.L845:
	st.h	[a15]2,d1
.L27:
.L26:
.L25:
.L24:
	call	SchM_Exit_Eth_17_GEthMacV2_TxDescData
.L2354:
	mul	d0,d8,#24
.L2355:
	ld.a	a15,[a14]12
.L2356:
	addsc.a	a15,a15,d0,#0
.L2357:
	ld.hu	d0,[a15]10
.L1494:
	ld.hu	d1,[a12]0
.L2358:
	add	d0,d0,#-18
.L1495:
	jge	d0,d1,.L28
.L2359:
	st.h	[a12],d0
.L2360:
	mov	d9,#3
.L2361:
	j	.L29
.L28:
	call	SchM_Enter_Eth_17_GEthMacV2_TxBufIdx
.L2362:
	ld.a	a15,[a13]12
.L2363:
	addsc.a	a15,a15,d15,#3
.L2364:
	ld.hu	d4,[a15]4
	call	Eth_17_GEthMacV2_lQEmptySt
.L1496:
	jne	d2,#0,.L30
.L2365:
	ld.a	a15,[a13]24
.L2366:
	addsc.a	a15,a15,d15,#2
	ld.a	a4,[a15]
.L2367:
	ld.a	a15,[a13]12
.L2368:
	addsc.a	a5,a15,d15,#3
.L2369:
	add.a	a5,#4
.L2370:
	addsc.a	a6,a15,d15,#3
.L2371:
	add.a	a6,#6
.L2372:
	mul	d0,d8,#24
.L2373:
	ld.a	a15,[a14]12
.L2374:
	addsc.a	a15,a15,d0,#0
.L2375:
	ld.hu	d4,[a15]8
	call	Eth_17_GEthMacV2_lReadQElem
.L1497:
	mov	d9,d2
.L1477:
	call	SchM_Exit_Eth_17_GEthMacV2_TxBufIdx
.L1498:
	sh	d0,d8,#13
.L2376:
	or	d0,d9
.L2377:
	ld.a	a15,[a10]
.L1500:
	st.w	[a15],d0
.L2378:
	ld.a	a15,[a13]
.L1501:
	addsc.a	a15,a15,d15,#2
	ld.a	a15,[a15]
.L2379:
	addsc.a	a2,a15,d9,#2
.L1502:
	ld.hu	d0,[a12]0
.L2380:
	st.h	[a2],d0
.L2381:
	ld.a	a15,[a13]32
.L2382:
	addsc.a	a15,a15,d15,#2
	ld.a	a15,[a15]
.L1503:
	mul	d15,d8,#24
.L1484:
	ld.a	a4,[a14]12
.L2383:
	addsc.a	a4,a4,d15,#0
.L2384:
	ld.hu	d0,[a4]12
.L1505:
	mov.d	d15,a15
.L1506:
	madd	d15,d15,d9,d0
.L1507:
	add	d15,d15,#14
.L2385:
	ld.a	a15,[a10]4
.L1504:
	st.w	[a15],d15
.L2386:
	mov	d15,#1
.L2387:
	st.b	[a2]2,d15
.L2388:
	mov	d9,#0
.L1499:
	j	.L31
.L30:
	call	SchM_Exit_Eth_17_GEthMacV2_TxBufIdx
.L31:
.L29:
	mov	d2,d9
.L1508:
	ret
.L811:
	
__Eth_17_GEthMacV2_ProvideTxBuffer_function_end:
	.size	Eth_17_GEthMacV2_ProvideTxBuffer,__Eth_17_GEthMacV2_ProvideTxBuffer_function_end-Eth_17_GEthMacV2_ProvideTxBuffer
.L443:
	; End of function
	
	.sdecl	'.text.Eth_17_GEthMacV2_GetControllerMode.Code.Cpu0',code,cluster('Eth_17_GEthMacV2_GetControllerMode')
	.sect	'.text.Eth_17_GEthMacV2_GetControllerMode.Code.Cpu0'
	.align	2
	
	.global	Eth_17_GEthMacV2_GetControllerMode
; Function Eth_17_GEthMacV2_GetControllerMode
.L307:
Eth_17_GEthMacV2_GetControllerMode:	.type	func
	mov.aa	a15,a4
.L1510:
	call	Eth_17_GEthMacV2_lGetCtrlStatusPtr
.L1509:
	ld.bu	d15,[a2]
.L2460:
	st.b	[a15],d15
.L2461:
	mov	d2,#0
.L1511:
	ret
.L913:
	
__Eth_17_GEthMacV2_GetControllerMode_function_end:
	.size	Eth_17_GEthMacV2_GetControllerMode,__Eth_17_GEthMacV2_GetControllerMode_function_end-Eth_17_GEthMacV2_GetControllerMode
.L473:
	; End of function
	
	.sdecl	'.text.Eth_17_GEthMacV2_GetPhysAddr.Code.Cpu0',code,cluster('Eth_17_GEthMacV2_GetPhysAddr')
	.sect	'.text.Eth_17_GEthMacV2_GetPhysAddr.Code.Cpu0'
	.align	2
	
	.global	Eth_17_GEthMacV2_GetPhysAddr
; Function Eth_17_GEthMacV2_GetPhysAddr
.L309:
Eth_17_GEthMacV2_GetPhysAddr:	.type	func
	movh.a	a15,#@his(Eth_17_GEthMacV2_CtrlBaseAddrPtr)
	lea	a15,[a15]@los(Eth_17_GEthMacV2_CtrlBaseAddrPtr)
.L2417:
	addsc.a	a15,a15,d4,#2
	ld.a	a15,[a15]
.L1512:
	ld.w	d15,[a15]768
.L1513:
	sh	d0,d15,#-8
.L2418:
	st.b	[a4]5,d0
.L2419:
	st.b	[a4]4,d15
.L2420:
	ld.w	d0,[a15]772
.L1514:
	sh	d15,d0,#-24
.L2421:
	st.b	[a4]3,d15
.L2422:
	sh	d15,d0,#-16
.L2423:
	st.b	[a4]2,d15
.L2424:
	sh	d15,d0,#-8
.L2425:
	st.b	[a4]1,d15
.L2426:
	st.b	[a4],d0
.L887:
	ret
.L881:
	
__Eth_17_GEthMacV2_GetPhysAddr_function_end:
	.size	Eth_17_GEthMacV2_GetPhysAddr,__Eth_17_GEthMacV2_GetPhysAddr_function_end-Eth_17_GEthMacV2_GetPhysAddr
.L458:
	; End of function
	
	.sdecl	'.text.Eth_17_GEthMacV2_WriteMii.Code.Cpu0',code,cluster('Eth_17_GEthMacV2_WriteMii')
	.sect	'.text.Eth_17_GEthMacV2_WriteMii.Code.Cpu0'
	.align	2
	
	.global	Eth_17_GEthMacV2_WriteMii
; Function Eth_17_GEthMacV2_WriteMii
.L311:
Eth_17_GEthMacV2_WriteMii:	.type	func
	mov	d9,d4
.L1516:
	mov	e10,d6,d5
	mov	d8,d7
.L1517:
	mov	d12,#1
.L1519:
	movh.a	a15,#@his(Eth_17_GEthMacV2_CtrlBaseAddrPtr)
	lea	a15,[a15]@los(Eth_17_GEthMacV2_CtrlBaseAddrPtr)
.L2269:
	addsc.a	a15,a15,d9,#2
	ld.a	a15,[a15]
.L1520:
	call	Eth_17_GEthMacV2_lGetCtrlConfigPtr
.L1515:
	st.w	[a15]516,d8
.L1522:
	and	d15,d10,#31
.L1523:
	sh	d0,d15,#21
.L1524:
	and	d15,d11,#31
.L1525:
	sh	d15,d15,#16
.L2270:
	or	d0,d15
.L2271:
	ld.bu	d15,[a2]72
.L2272:
	sh	d15,d15,#8
.L2273:
	or	d0,d15
	or	d15,d0,#5
.L1526:
	st.w	[a15]512,d15
.L2274:
	call	Mcal_DelayTickResolution
.L1521:
	mov	d15,#3125
.L1527:
	sh	d15,#5
.L2275:
	div.u	e0,d15,d2
.L1529:
	eq	d15,d0,#0
.L2276:
	add	d8,d15,d0
.L1518:
	call	Mcal_DelayGetTick
.L1528:
	mov	d13,d2
.L1531:
	mov	d14,#0
.L34:
	ld.bu	d15,[a15]512
.L1532:
	and	d15,#1
.L2277:
	sub	d2,d13
.L1530:
	jlt.u	d2,d8,.L35
.L2278:
	jeq	d15,#0,.L36
.L2279:
	mov	d14,#1
.L36:
.L35:
	call	Mcal_DelayGetTick
.L1533:
	jeq	d15,#0,.L37
.L2280:
	jeq	d14,#0,.L34
.L37:
	jne	d14,#0,.L38
.L1535:
	mov	e4,d10,d9
.L1536:
	mov	d6,d11
.L1537:
	call	EthTrcv_WriteMiiIndication
.L1534:
	mov	d12,#0
.L38:
	mov	d2,d12
.L1538:
	ret
.L778:
	
__Eth_17_GEthMacV2_WriteMii_function_end:
	.size	Eth_17_GEthMacV2_WriteMii,__Eth_17_GEthMacV2_WriteMii_function_end-Eth_17_GEthMacV2_WriteMii
.L433:
	; End of function
	
	.sdecl	'.text.Eth_17_GEthMacV2_ReadMii.Code.Cpu0',code,cluster('Eth_17_GEthMacV2_ReadMii')
	.sect	'.text.Eth_17_GEthMacV2_ReadMii.Code.Cpu0'
	.align	2
	
	.global	Eth_17_GEthMacV2_ReadMii
; Function Eth_17_GEthMacV2_ReadMii
.L313:
Eth_17_GEthMacV2_ReadMii:	.type	func
	mov	e8,d5,d4
	mov	d10,d6
.L1540:
	mov.aa	a15,a4
.L1541:
	mov	d11,#1
.L1542:
	movh.a	a2,#@his(Eth_17_GEthMacV2_CtrlBaseAddrPtr)
	lea	a2,[a2]@los(Eth_17_GEthMacV2_CtrlBaseAddrPtr)
.L1543:
	addsc.a	a2,a2,d8,#2
.L1544:
	ld.a	a12,[a2]
.L1545:
	call	Eth_17_GEthMacV2_lGetCtrlConfigPtr
.L1539:
	and	d15,d9,#31
.L1547:
	sh	d0,d15,#21
.L2250:
	and	d15,d10,#31
.L2251:
	sh	d1,d15,#16
.L2252:
	or	d0,d1
.L2253:
	ld.bu	d15,[a2]72
.L2254:
	sh	d15,d15,#8
.L2255:
	or	d0,d15
	or	d15,d0,#13
.L1548:
	st.w	[a12]512,d15
.L2256:
	call	Mcal_DelayTickResolution
.L1546:
	mov	d15,#3125
.L1549:
	sh	d15,#5
.L2257:
	div.u	e0,d15,d2
.L1551:
	eq	d15,d0,#0
.L2258:
	add	d12,d15,d0
.L1552:
	call	Mcal_DelayGetTick
.L1550:
	mov	d13,d2
.L1554:
	mov	d14,#0
.L40:
	ld.bu	d15,[a12]512
.L1555:
	and	d15,#1
.L2259:
	sub	d2,d13
.L1553:
	jlt.u	d2,d12,.L41
.L2260:
	jeq	d15,#0,.L42
.L2261:
	mov	d14,#1
.L42:
.L41:
	call	Mcal_DelayGetTick
.L1557:
	jeq	d15,#0,.L43
.L2262:
	jeq	d14,#0,.L40
.L43:
	jne	d14,#0,.L44
.L2263:
	ld.hu	d15,[a12]516
.L1556:
	st.h	[a15],d15
.L2264:
	extr.u	d7,d15,#0,#8
.L1559:
	mov	e4,d9,d8
.L1560:
	mov	d6,d10
.L1561:
	call	EthTrcv_ReadMiiIndication
.L1558:
	mov	d11,#0
.L44:
	mov	d2,d11
.L1562:
	ret
.L758:
	
__Eth_17_GEthMacV2_ReadMii_function_end:
	.size	Eth_17_GEthMacV2_ReadMii,__Eth_17_GEthMacV2_ReadMii_function_end-Eth_17_GEthMacV2_ReadMii
.L428:
	; End of function
	
	.sdecl	'.text.Eth_17_GEthMacV2_TxConfirmation.Code.Cpu0',code,cluster('Eth_17_GEthMacV2_TxConfirmation')
	.sect	'.text.Eth_17_GEthMacV2_TxConfirmation.Code.Cpu0'
	.align	2
	
	.global	Eth_17_GEthMacV2_TxConfirmation
; Function Eth_17_GEthMacV2_TxConfirmation
.L315:
Eth_17_GEthMacV2_TxConfirmation:	.type	func
	mov	d8,d4
.L1564:
	call	Eth_17_GEthMacV2_lGetCtrlConfigPtr
.L1563:
	ld.hu	d15,[a2]40
.L2431:
	sha	d15,#-6
.L1565:
	and	d15,#1
.L2432:
	jne	d15,#0,.L46
.L2433:
	mov	d4,d8
.L1566:
	j	Eth_17_GEthMacV2_lConfirmTxFrames
.L46:
	ret
.L896:
	
__Eth_17_GEthMacV2_TxConfirmation_function_end:
	.size	Eth_17_GEthMacV2_TxConfirmation,__Eth_17_GEthMacV2_TxConfirmation_function_end-Eth_17_GEthMacV2_TxConfirmation
.L463:
	; End of function
	
	.sdecl	'.text.Eth_17_GEthMacV2_Transmit.Code.Cpu0',code,cluster('Eth_17_GEthMacV2_Transmit')
	.sect	'.text.Eth_17_GEthMacV2_Transmit.Code.Cpu0'
	.align	2
	
	.global	Eth_17_GEthMacV2_Transmit
; Function Eth_17_GEthMacV2_Transmit
.L317:
Eth_17_GEthMacV2_Transmit:	.type	func
	sub.a	a10,#8
.L1567:
	mov	d15,d4
.L1569:
	mov	e8,d6,d5
	mov	d10,d7
.L1570:
	ld.hu	d11,[a10]8
.L1571:
	mov.aa	a15,a4
.L1572:
	call	Eth_17_GEthMacV2_lGetCtrlStatusPtr
.L1568:
	mov	d4,#10
.L2393:
	mov.aa	a4,a2
.L1574:
	call	Eth_17_GEthMacV2_lDetCheckMode
.L1573:
	jne	d2,#0,.L47
.L2394:
	st.h	[a10],d11
.L1576:
	mov	e4,d8,d15
.L1577:
	mov	e6,d10,d9
.L1578:
	mov.aa	a4,a15
.L1579:
	j	Eth_17_GEthMacV2_lTransmit
.L47:
	mov	d2,#1
.L1575:
	ret
.L851:
	
__Eth_17_GEthMacV2_Transmit_function_end:
	.size	Eth_17_GEthMacV2_Transmit,__Eth_17_GEthMacV2_Transmit_function_end-Eth_17_GEthMacV2_Transmit
.L448:
	; End of function
	
	.sdecl	'.text.Eth_17_GEthMacV2_Receive.Code.Cpu0',code,cluster('Eth_17_GEthMacV2_Receive')
	.sect	'.text.Eth_17_GEthMacV2_Receive.Code.Cpu0'
	.align	2
	
	.global	Eth_17_GEthMacV2_Receive
; Function Eth_17_GEthMacV2_Receive
.L319:
Eth_17_GEthMacV2_Receive:	.type	func
	mov	e8,d5,d4
	mov.aa	a12,a4
.L1581:
	mov	d0,#1
.L2399:
	st.b	[a12],d0
.L2400:
	call	Eth_17_GEthMacV2_lGetCtrlConfigPtr
.L1580:
	mov.aa	a15,a2
.L1583:
	mov	d4,d8
.L1584:
	call	Eth_17_GEthMacV2_lGetCtrlStatusPtr
.L1582:
	mov.aa	a13,a2
.L1587:
	movh.a	a2,#@his(Eth_17_GEthMacV2_CtrlBaseAddrPtr)
.L1586:
	lea	a2,[a2]@los(Eth_17_GEthMacV2_CtrlBaseAddrPtr)
.L1588:
	addsc.a	a2,a2,d8,#2
.L1589:
	ld.a	a14,[a2]
.L1590:
	ld.a	a2,[a15]32
.L1591:
	addsc.a	a2,a2,d9,#0
.L1592:
	ld.bu	d10,[a2]
.L1593:
	ld.hu	d0,[a15]40
.L2401:
	sha	d0,#-7
.L2402:
	and	d15,d0,#1
.L1595:
	jne	d15,#0,.L50
.L1597:
	mov	e4,d9,d8
.L1598:
	call	Eth_17_GEthMacV2_lReceiveFrames
.L1599:
	jeq	d2,#0,.L51
.L1601:
	mov	e4,d9,d8
.L1602:
	call	Eth_17_GEthMacV2_lIsNextFrameAvailable
.L1600:
	jeq	d2,#0,.L52
.L2403:
	mov	d0,#2
.L2404:
	st.b	[a12],d0
.L2405:
	j	.L53
.L52:
	mov	d0,#0
.L2406:
	st.b	[a12],d0
.L2407:
	j	.L54
.L51:
	mov	d15,#1
.L1596:
	st.b	[a12],d15
.L54:
.L53:
	sha	d10,#7
.L1594:
	addsc.a	a2,a14,d10,#0
.L2408:
	ld.a	a4,[a13]76
.L2409:
	ld.a	a4,[a4]8
.L1603:
	addsc.a	a4,a4,d9,#2
.L1604:
	ld.w	d0,[a4]
.L1605:
	mul	d15,d9,#12
.L1606:
	ld.a	a15,[a15]28
.L1585:
	addsc.a	a15,a15,d15,#0
.L2410:
	ld.hu	d15,[a15]0
	sha	d15,#4
.L2411:
	add	d0,d15
.L2412:
	st.w	[a2]4392,d0
.L50:
	ret
.L867:
	
__Eth_17_GEthMacV2_Receive_function_end:
	.size	Eth_17_GEthMacV2_Receive,__Eth_17_GEthMacV2_Receive_function_end-Eth_17_GEthMacV2_Receive
.L453:
	; End of function
	
	.sdecl	'.text.Eth_17_GEthMacV2_UpdatePhysAddrFilter.Code.Cpu0',code,cluster('Eth_17_GEthMacV2_UpdatePhysAddrFilter')
	.sect	'.text.Eth_17_GEthMacV2_UpdatePhysAddrFilter.Code.Cpu0'
	.align	2
	
	.global	Eth_17_GEthMacV2_UpdatePhysAddrFilter
; Function Eth_17_GEthMacV2_UpdatePhysAddrFilter
.L321:
Eth_17_GEthMacV2_UpdatePhysAddrFilter:	.type	func
	mov	d8,d4
.L1608:
	mov.aa	a15,a4
.L1609:
	mov	d9,d5
.L1610:
	mov	d10,#0
.L1611:
	call	Eth_17_GEthMacV2_lGetCtrlConfigPtr
.L1607:
	mov.aa	a12,a2
.L1614:
	mov	d4,d8
.L1615:
	call	Eth_17_GEthMacV2_lGetCtrlStatusPtr
.L1613:
	mov.aa	a13,a2
.L1617:
	ld.bu	d15,[a12]66
.L2486:
	movh.a	a2,#@his(Eth_17_GEthMacV2_CtrlBaseAddrPtr)
.L1616:
	lea	a2,[a2]@los(Eth_17_GEthMacV2_CtrlBaseAddrPtr)
.L2487:
	addsc.a	a2,a2,d15,#2
	ld.a	a14,[a2]
.L949:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10677  }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10678  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10679  /*******************************************************************************
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10680  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10681  ** Traceability    : [cover parentID={6E5BC49F-8746-464a-89BF-F6D732220EC6}]  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10682  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10683  ** Syntax           : LOCAL_INLINE boolean                                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10684  **                     Eth_17_GEthMacV2_lIsBroadcastAddress(                  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10685  **                                            const uint8* const MacAddrPtr)  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10686  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10687  ** Description      : This function returns TRUE if the MAC address is a      **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10688  **                    broadcast address                                       **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10689  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10690  ** [/cover]                                                                   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10691  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10692  ** Service ID       : NA                                                      **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10693  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10694  ** Sync/Async       : Synchronous                                             **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10695  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10696  ** Reentrancy       : Non Reentrant for the same CtrlIdx,                     **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10697  **                    reentrant for different                                 **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10698  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10699  ** Parameters (in)  : MacAddrPtr - Pointer to the MAC address                 **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10700  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10701  ** Parameters (out) : None                                                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10702  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10703  ** Return value     : TRUE - MAC address is a broadcast address               **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10704  **                    FALSE - MAC address is not a broadcast address          **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10705  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10706  *******************************************************************************/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10707  LOCAL_INLINE boolean Eth_17_GEthMacV2_lIsBroadcastAddress(
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10708                                               const uint8* const MacAddrPtr)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10709  {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10710    boolean RetVal;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10711  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10712    if((MacAddrPtr[0] == 0xFFU) && (MacAddrPtr[1] == 0xFFU) &&
	ld.bu	d0,[a15]
.L2488:
	mov	d15,#255
.L2489:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10712    if((MacAddrPtr[0] == 0xFFU) && (MacAddrPtr[1] == 0xFFU) &&      (inlined)
	jne	d15,d0,.L55
.L2490:
	ld.bu	d0,[a15]1
.L2491:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10712    if((MacAddrPtr[0] == 0xFFU) && (MacAddrPtr[1] == 0xFFU) &&      (inlined)
	jne	d15,d0,.L56
.L2492:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10713       (MacAddrPtr[2] == 0xFFU) && (MacAddrPtr[3] == 0xFFU) &&
	ld.bu	d0,[a15]2
.L2493:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10713       (MacAddrPtr[2] == 0xFFU) && (MacAddrPtr[3] == 0xFFU) &&      (inlined)
	jne	d15,d0,.L57
.L2494:
	ld.bu	d0,[a15]3
.L2495:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10713       (MacAddrPtr[2] == 0xFFU) && (MacAddrPtr[3] == 0xFFU) &&      (inlined)
	jne	d15,d0,.L58
.L2496:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10714       (MacAddrPtr[4] == 0xFFU) && (MacAddrPtr[5] == 0xFFU))
	ld.bu	d0,[a15]4
.L2497:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10714       (MacAddrPtr[4] == 0xFFU) && (MacAddrPtr[5] == 0xFFU))      (inlined)
	jne	d15,d0,.L59
.L2498:
	ld.bu	d0,[a15]5
.L2499:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10714       (MacAddrPtr[4] == 0xFFU) && (MacAddrPtr[5] == 0xFFU))      (inlined)
	jne	d15,d0,.L60
.L2500:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10715    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10716      /* MAC address is a broadcast address. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10717      RetVal = TRUE;
	mov	d15,#1
.L1618:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10717      RetVal = TRUE;      (inlined)
	j	.L61

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10712    if((MacAddrPtr[0] == 0xFFU) && (MacAddrPtr[1] == 0xFFU) &&      (inlined)
.L60:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10714       (MacAddrPtr[4] == 0xFFU) && (MacAddrPtr[5] == 0xFFU))      (inlined)
.L59:
.L58:
.L57:
.L56:
.L55:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10718    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10719    else
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10720    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10721      /*If any byte of MAC address is not FF return false */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10722      RetVal = FALSE;
	mov	d15,#0

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10719    else      (inlined)
.L61:
	jeq	d15,#0,.L62
.L950:
	mov	d15,#17
.L1619:
	addih	d15,d15,#32768
.L2501:
	st.w	[a14]8,d15
.L2502:
	mov	d4,d8
.L1620:
	call	Eth_17_GEthMacV2_lClearAllAddressFilters
.L1621:
	mov	d15,#1
.L2503:
	st.b	[a13]9,d15
.L2504:
	j	.L63
.L62:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10723    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10724  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10725    return RetVal;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10726  }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10727  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10728  /*******************************************************************************
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10729  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10730  ** Traceability    : [cover parentID={C223786B-718D-473d-8EFC-79C3E3C7BBB3}]  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10731  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10732  ** Syntax           : static boolean Eth_17_GEthMacV2_lIsNextFrameAvailable(  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10733  **                                  const uint8 CtrlIdx, const uint8 FifoIdx) **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10734  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10735  ** Description      : This function returns TRUE if next frame is availabe    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10736  **                    in buffers.                                             **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10737  **                    This local API is required only in polling mode of Rx   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10738  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10739  ** [/cover]                                                                   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10740  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10741  ** Service ID       : NA                                                      **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10742  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10743  ** Sync/Async       : Synchronous                                             **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10744  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10745  ** Reentrancy       : Non Reentrant                                           **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10746  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10747  ** Parameters (in)  : CtrlIdx - Controller Index                              **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10748  **                    FifoIdx - Specifies the related FIFO                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10749  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10750  ** Parameters (out) : None                                                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10751  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10752  ** Return value     : TRUE - Next frame available                             **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10753  **                    FALSE - Next frame not available                        **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10754  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10755  *******************************************************************************/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10756  static boolean Eth_17_GEthMacV2_lIsNextFrameAvailable(const uint8 CtrlIdx,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10757                                                        const uint8 FifoIdx)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10758  {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10759    const Eth_17_GEthMacV2_CoreCtrlConfigType *EthLocalCtrlCfgPtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10760    const Eth_17_GEthMacV2_CtrlStatusType *EthLocalCoreStatusPtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10761    Eth_17_GEthMacV2_DmaRxDescType *EthLocalDmaRxDescPtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10762    const volatile uint8 *RxBuffBasePtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10763    uint32 DescStatRDES3;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10764    uint16 RxBufLengthAligned;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10765    uint16 RxBufTotal;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10766    uint16 RxBufferClearStartIdx;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10767    uint16 BufferCount;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10768    uint16 BufferClearCount;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10769    boolean NextFrameAvlbl;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10770  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10771    NextFrameAvlbl = FALSE;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10772  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10773    /* Get controller configuration data */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10774    EthLocalCtrlCfgPtr = Eth_17_GEthMacV2_lGetCtrlConfigPtr(CtrlIdx);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10775  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10776    /* Get controller status */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10777    EthLocalCoreStatusPtr = Eth_17_GEthMacV2_lGetCtrlStatusPtr(CtrlIdx);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10778  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10779    EthLocalDmaRxDescPtr = EthLocalCoreStatusPtr->EthBuffDescPtr->
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10780                                                  EthDmaRxDescPtr[FifoIdx];
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10781  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10782    /* Get the number of Rx buffers configured for the FIFO */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10783    RxBufTotal = EthLocalCtrlCfgPtr->EthRxFifoCfgPtr[FifoIdx].NumOfRxBuffers;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10784  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10785    RxBufLengthAligned = EthLocalCtrlCfgPtr->EthRxFifoCfgPtr[FifoIdx].
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10786                                                     RxBufferAlignSize;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10787  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10788    RxBuffBasePtr = &(EthLocalCoreStatusPtr->EthBuffDescPtr->
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10789                                                EthRxBufferPtr[FifoIdx][0U]);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10790  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10791  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10792    /* Check if Rx buffer of current Eth_CurrRxDmaDescIdx is released by DMA */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10793    /* BufferClearCount variable counts number of buffers to be released.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10794    Initialized to zero here */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10795    BufferClearCount = 0U;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10796  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10797    RxBufferClearStartIdx = EthLocalCoreStatusPtr->EthBuffDescPtr->
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10798            EthRunTmRxChnlDataPtr[FifoIdx].CurrRxDmaDescIdx;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10799  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10800    /* Info: For receive operation descriptors are configured to store exactly
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10801       one ethernet frame.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10802       i.e received frames are not spread across multiple descriptors, If length
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10803       of the received frame is greater than length of the descriptor then these
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10804       frames are not received. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10805    /* [cover parentID={1EB12FC9-30E1-4000-8014-6A376C3E7D7A}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10806    Loop till the total Rx buffers within the FIFO
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10807    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10808    for(BufferCount = 0U; BufferCount < RxBufTotal; BufferCount++)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10809    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10810      /* Read DMA Rx Descriptor status from RDES3 of Eth_CurrRxDmaDescIdx. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10811      DescStatRDES3 = EthLocalDmaRxDescPtr[EthLocalCoreStatusPtr->EthBuffDescPtr->
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10812               EthRunTmRxChnlDataPtr[FifoIdx].CurrRxDmaDescIdx].RDES3;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10813  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10814      /* [cover parentID={33EEB1A8-AA29-497d-8C13-EC56F75CB377}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10815      Is Rx Descriptor released by DMA and NextFrameAvailable is false ?
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10816      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10817      if (((DescStatRDES3 & (uint32)ETH_17_GETHMACV2_DMA_RX_DESC_OWN_SET) ==
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10818         ETH_17_GETHMACV2_DESC_RELEASED) && (NextFrameAvlbl == FALSE))
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10819      {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10820        /* [cover parentID={C7A7E4F9-55D8-499a-8725-CDD7E2F352B0}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10821        Check if first Descriptor bit (FD) and Last Descriptor bit (LD) is set
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10822        for Eth_CurrRxDmaDescIdx
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10823        [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10824        if (((DescStatRDES3 & (uint32)ETH_17_GETHMACV2_DMA_RX_DESC_FD_LD_SET) ==
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10825             (uint32)ETH_17_GETHMACV2_DMA_RX_DESC_FD_LD_SET))
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10826        {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10827          /* [cover parentID={6A0EE416-C0CD-4489-A17E-2935ED979DC9}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10828          Set NextFrameAvailable variable TRUE
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10829          [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10830          NextFrameAvlbl = TRUE;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10831        }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10832        else
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10833        {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10834          /* BufferClearCount incremented to release one descriptor */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10835          BufferClearCount++;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10836  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10837          /* Increment Current Rx Dma descriptor index */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10838          EthLocalCoreStatusPtr->EthBuffDescPtr->
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10839                     EthRunTmRxChnlDataPtr[FifoIdx].CurrRxDmaDescIdx =
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10840          Eth_17_GEthMacV2_lIncrRxBufIdx(EthLocalCoreStatusPtr->EthBuffDescPtr->
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10841                  EthRunTmRxChnlDataPtr[FifoIdx].CurrRxDmaDescIdx, RxBufTotal);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10842        }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10843      }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10844      else
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10845      {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10846        /* Descriptor still owned by DMA - break the loop */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10847        break;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10848      }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10849    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10850  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10851    /* [cover parentID={0D5E3358-4A87-432f-A673-9D5D80B0D0ED}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10852    Free all descriptors released by DMA that do not have the first and last
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10853    descriptor bit set
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10854    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10855    /* [cover parentID={3E9140A8-8332-42f8-BF2F-635B503347F4}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10856    Is buffer count less than total buffer clear count ?
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10857    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10858    for (BufferCount = 0U; BufferCount < BufferClearCount; BufferCount++)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10859    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10860      /* MISRA2012_RULE_11_4_JUSTIFICATION: conversion between integer to a
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10861        pointer type is performed to access the buffer address from DMA
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10862        descriptor. This is the intended design and valid as per DMA hardware
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10863        design. There are no side effects seen by violating this rule.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10864      /* MISRA2012_RULE_11_6_JUSTIFICATION: cast from unsigned long to pointer
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10865        is performed to access the buffer address from DMA descriptor.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10866        This is the intended design and valid as per DMA hardware design.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10867        There are no side effects seen by violating this rule.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10868      EthLocalDmaRxDescPtr[RxBufferClearStartIdx].RDES0 =\ 
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10869                ((uint32)RxBuffBasePtr +\ 
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10870                ((uint32)RxBufferClearStartIdx * RxBufLengthAligned));
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10871  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10872      EthLocalDmaRxDescPtr[RxBufferClearStartIdx].RDES1 = 0U;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10873  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10874      /* Descriptor Buffer2 pointer not used */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10875      EthLocalDmaRxDescPtr[RxBufferClearStartIdx].RDES2 = 0U;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10876  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10877      /* Info :While releasing each time, Buffer 1 valid to be set*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10878      EthLocalDmaRxDescPtr[RxBufferClearStartIdx].RDES3 = (uint32)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10879                    (((uint32)ETH_17_GETHMACV2_DMA_RX_DESC_BF1_VALID) |
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10880                    ((uint32)ETH_17_GETHMACV2_DMA_RX_DESC_IOC_ENABLE) |
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10881                    ((uint32)ETH_17_GETHMACV2_DMA_RX_DESC_OWN_SET));
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10882  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10883      RxBufferClearStartIdx = Eth_17_GEthMacV2_lIncrRxBufIdx(
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10884                                 RxBufferClearStartIdx, RxBufTotal);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10885    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10886  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10887    return NextFrameAvlbl;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10888  }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10889  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10890  /*******************************************************************************
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10891  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10892  ** Traceability    : [cover parentID={1980E926-ACDF-421c-8219-FE35A47D665D}]  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10893  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10894  ** Syntax           : static void Eth_17_GEthMacV2_lClearAllAddressFilters(   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10895  **                                                     const uint8 CtrlIdx)   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10896  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10897  ** Description      : This function clears all MAC filters register           **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10898  **                    from 0 to 31                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10899  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10900  ** [/cover]                                                                   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10901  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10902  ** Service ID       : NA                                                      **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10903  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10904  ** Sync/Async       : Synchronous                                             **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10905  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10906  ** Reentrancy       : Non Reentrant                                           **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10907  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10908  ** Parameters (in)  : CtrlIdx - Controller Index                              **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10909  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10910  ** Parameters (out) : None                                                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10911  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10912  ** Return value     : None                                                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10913  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10914  *******************************************************************************/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10915  static void Eth_17_GEthMacV2_lClearAllAddressFilters(const uint8 CtrlIdx)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10916  {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10917    uint32 Count;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10918    uint32 NumberOfFilters;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10919    Ifx_GETH *EthCtrlAddPtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10920    Eth_17_GEthMacV2_MacAddr_1_31Type *EthMacFilterAddPtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10921  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10922    EthCtrlAddPtr = Eth_17_GEthMacV2_CtrlBaseAddrPtr[CtrlIdx];
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10923  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10924    /* Base Address for MAC address register 1- High and Low for the ETH
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10925    controller */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10926    /* MISRA2012_RULE_11_3_JUSTIFICATION: Conversion between pointers to a
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10927       different object types is performed for SFR access. There are no side
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10928       effects seen by violating this rule. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10929    EthMacFilterAddPtr = ((Eth_17_GEthMacV2_MacAddr_1_31Type*)\ 
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10930                              Eth_17_GEthMacV2_HighBaseAddrPtr[CtrlIdx]);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10931  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10932    /* Set default value to Address register 0. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10933    /* Info: Address register 0 is always enabled. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10934    /* [cover parentID={9F99B369-C2F5-4cf9-82DE-1DD16F308A3E}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10935    Clear MAC Address filter register 0 with Reset value
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10936    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10937    EthCtrlAddPtr->MAC_ADDRESS_HIGH0.U = ETH_17_GETHMACV2_FILT0_DEF_HIGH_VAL;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10938    EthCtrlAddPtr->MAC_ADDRESS_LOW0.U = ETH_17_GETHMACV2_FILT0_DEF_LOW_VAL;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10939  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10940    /* First MAC address filter register is already initialized.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10941       Hence reduce 1.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10942    NumberOfFilters = ETH_17_GETHMACV2_NO_OF_FILTER_REGISTERS - 1U;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10943  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10944    /* Clear all Filter registers from 1 to 31 and disable the register */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10945    /* [cover parentID={C7E90E8B-25A7-4995-926F-9286045E88FE}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10946    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10947    for(Count = 0U; Count < NumberOfFilters; Count++)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10948    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10949      EthMacFilterAddPtr[Count].AddrHigh.U =
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10950                            (uint32)ETH_17_GETHMACV2_FILT_HIGH_1_31_DEF_VAL;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10951  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10952      EthMacFilterAddPtr[Count].AddrLow.U =
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10953                            (uint32)ETH_17_GETHMACV2_FILT_LOW_1_31_DEF_VAL;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10954    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10955  }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10956  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10957  /* Local API's for Update PHY Filters */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10958  /*******************************************************************************
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10959  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10960  ** Traceability    : [cover parentID={96F3E157-0BB6-49c4-BE0F-F013B4CA5A3E}]  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10961  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10962  ** Syntax           : LOCAL_INLINE boolean Eth_17_GEthMacV2_lIsAllZeroAddress **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10963  **                                            (const uint8* const MacAddrPtr) **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10964  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10965  ** Description      : This function returns TRUE if the MAC address is        **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10966  **                    all Zeros                                               **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10967  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10968  ** [/cover]                                                                   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10969  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10970  ** Service ID       : NA                                                      **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10971  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10972  ** Sync/Async       : Synchronous                                             **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10973  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10974  ** Reentrancy       : Non Reentrant                                           **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10975  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10976  ** Parameters (in)  : MacAddrPtr - Pointer to the MAC address                 **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10977  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10978  ** Parameters (out) : None                                                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10979  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10980  ** Return value     : TRUE - MAC address consists of all Zeros                **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10981  **                    FALSE - MAC address does not consist of all Zeros       **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10982  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10983  *******************************************************************************/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10984  LOCAL_INLINE boolean Eth_17_GEthMacV2_lIsAllZeroAddress(
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10985                                        const uint8* const MacAddrPtr)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10986  {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10987    boolean RetVal;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10988  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10989    if((MacAddrPtr[0] == 0U) && (MacAddrPtr[1] == 0U) && (MacAddrPtr[2] == 0U) &&
	ld.bu	d15,[a15]
.L1622:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10989    if((MacAddrPtr[0] == 0U) && (MacAddrPtr[1] == 0U) && (MacAddrPtr[2] == 0U) &&      (inlined)
	jne	d15,#0,.L64
.L2505:
	ld.bu	d15,[a15]1
.L2506:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10989    if((MacAddrPtr[0] == 0U) && (MacAddrPtr[1] == 0U) && (MacAddrPtr[2] == 0U) &&      (inlined)
	jne	d15,#0,.L65
.L2507:
	ld.bu	d15,[a15]2
.L2508:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10989    if((MacAddrPtr[0] == 0U) && (MacAddrPtr[1] == 0U) && (MacAddrPtr[2] == 0U) &&      (inlined)
	jne	d15,#0,.L66
.L2509:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10990       (MacAddrPtr[3] == 0U) && (MacAddrPtr[4] == 0U) && (MacAddrPtr[5] == 0U))
	ld.bu	d15,[a15]3
.L2510:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10990       (MacAddrPtr[3] == 0U) && (MacAddrPtr[4] == 0U) && (MacAddrPtr[5] == 0U))      (inlined)
	jne	d15,#0,.L67
.L2511:
	ld.bu	d15,[a15]4
.L2512:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10990       (MacAddrPtr[3] == 0U) && (MacAddrPtr[4] == 0U) && (MacAddrPtr[5] == 0U))      (inlined)
	jne	d15,#0,.L68
.L2513:
	ld.bu	d15,[a15]5
.L2514:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10990       (MacAddrPtr[3] == 0U) && (MacAddrPtr[4] == 0U) && (MacAddrPtr[5] == 0U))      (inlined)
	jne	d15,#0,.L69
.L2515:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10991    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10992      /* If any byte of MAC address is non-zero return false*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10993      RetVal = TRUE;
	mov	d15,#1
.L1623:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10993      RetVal = TRUE;      (inlined)
	j	.L70

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10989    if((MacAddrPtr[0] == 0U) && (MacAddrPtr[1] == 0U) && (MacAddrPtr[2] == 0U) &&      (inlined)
.L69:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10990       (MacAddrPtr[3] == 0U) && (MacAddrPtr[4] == 0U) && (MacAddrPtr[5] == 0U))      (inlined)
.L68:
.L67:
.L66:
.L65:
.L64:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10994    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10995    else
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10996    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10997      RetVal = FALSE;
	mov	d15,#0

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10995    else      (inlined)
.L70:
	jeq	d15,#0,.L71
.L956:
	mov	d15,#0
.L1624:
	st.w	[a14]8,d15
.L2516:
	mov	d4,d8
.L1625:
	call	Eth_17_GEthMacV2_lClearAllAddressFilters
.L1626:
	ld.w	d4,[a12]8
	call	Eth_17_GEthMacV2_lBkToBkRegWrInsrtDly
.L2517:
	ld.bu	d15,[a12]66
.L2518:
	mov.aa	a15,a13
.L961:
	movh.a	a2,#@his(Eth_17_GEthMacV2_CtrlBaseAddrPtr)
	lea	a2,[a2]@los(Eth_17_GEthMacV2_CtrlBaseAddrPtr)
.L2519:
	addsc.a	a2,a2,d15,#2
	ld.a	a2,[a2]
.L1627:
	ld.bu	d15,[a13]8
.L2520:
	sh	d0,d15,#8
.L2521:
	ld.bu	d15,[a13]7
.L2522:
	or	d0,d15
.L2523:
	insert	d15,d0,#1,#31,#1
.L1628:
	st.w	[a2]768,d15
.L2524:
	ld.bu	d15,[a13]6
.L1629:
	sh	d0,d15,#24
.L2525:
	ld.bu	d15,[a13]5
.L2526:
	sh	d15,d15,#16
.L2527:
	or	d0,d15
.L2528:
	ld.bu	d15,[a13]4
.L2529:
	sh	d15,d15,#8
.L2530:
	or	d0,d15
.L2531:
	ld.bu	d15,[+a15]3
.L1630:
	or	d0,d15
.L2532:
	st.w	[a2]772,d0
.L962:
	mov	d15,#0
.L2533:
	st.b	[a13]9,d15
.L2534:
	j	.L72
.L71:
	ld.bu	d15,[a13]9
.L1631:
	jeq	d15,#1,.L73
.L2535:
	jne	d9,#0,.L74
.L2536:
	mov	d4,d8
.L1632:
	mov.aa	a4,a15
.L1633:
	call	Eth_17_GEthMacV2_lAddToFilter
.L1612:
	mov	d10,d2
.L1634:
	jne	d10,#0,.L75
.L2537:
	mov	d15,#0
.L2538:
	st.w	[a14]8,d15
.L2539:
	j	.L76
.L74:
	jne	d9,#1,.L77
.L2540:
	mov	d4,d8
.L1636:
	mov.aa	a4,a15
.L1637:
	call	Eth_17_GEthMacV2_lRemoveFromFilter
.L1635:
	mov	d10,d2
.L1638:
	j	.L78
.L77:
.L73:
	mov	d10,#1
.L78:
.L76:
.L75:
.L72:
.L63:
	mov	d2,d10
.L1639:
	ret
.L937:
	
__Eth_17_GEthMacV2_UpdatePhysAddrFilter_function_end:
	.size	Eth_17_GEthMacV2_UpdatePhysAddrFilter,__Eth_17_GEthMacV2_UpdatePhysAddrFilter_function_end-Eth_17_GEthMacV2_UpdatePhysAddrFilter
.L483:
	; End of function
	
	.sdecl	'.text.Eth_17_GEthMacV2_SetPhysAddr.Code.Cpu0',code,cluster('Eth_17_GEthMacV2_SetPhysAddr')
	.sect	'.text.Eth_17_GEthMacV2_SetPhysAddr.Code.Cpu0'
	.align	2
	
	.global	Eth_17_GEthMacV2_SetPhysAddr
; Function Eth_17_GEthMacV2_SetPhysAddr
.L323:
Eth_17_GEthMacV2_SetPhysAddr:	.type	func
	mov	d8,d4
.L1641:
	mov.aa	a15,a4
.L1642:
	call	Eth_17_GEthMacV2_lGetCtrlStatusPtr
.L1640:
	mov	d15,#0
.L1644:
	j	.L80
.L81:
	addsc.a	a4,a2,d15,#0
.L2466:
	addsc.a	a5,a15,d15,#0
	ld.bu	d0,[a5]
.L2467:
	st.b	[a4]3,d0
.L2468:
	add	d15,#1
.L80:
	jlt.u	d15,#6,.L81
.L928:
	movh.a	a2,#@his(Eth_17_GEthMacV2_CtrlBaseAddrPtr)
.L1643:
	lea	a2,[a2]@los(Eth_17_GEthMacV2_CtrlBaseAddrPtr)
.L2469:
	addsc.a	a2,a2,d8,#2
	ld.a	a2,[a2]
.L1646:
	ld.bu	d15,[a15]5
.L1645:
	sh	d0,d15,#8
.L2470:
	ld.bu	d15,[a15]4
.L2471:
	or	d0,d15
.L2472:
	insert	d15,d0,#1,#31,#1
.L1647:
	st.w	[a2]768,d15
.L2473:
	ld.bu	d15,[a15]3
.L1648:
	sh	d0,d15,#24
.L2474:
	ld.bu	d15,[a15]2
.L2475:
	sh	d15,d15,#16
.L2476:
	or	d0,d15
.L2477:
	ld.bu	d15,[a15]1
.L2478:
	sh	d15,d15,#8
.L2479:
	or	d0,d15
.L2480:
	ld.bu	d15,[a15]
.L1649:
	or	d0,d15
.L2481:
	st.w	[a2]772,d0
.L929:
	ret
.L920:
	
__Eth_17_GEthMacV2_SetPhysAddr_function_end:
	.size	Eth_17_GEthMacV2_SetPhysAddr,__Eth_17_GEthMacV2_SetPhysAddr_function_end-Eth_17_GEthMacV2_SetPhysAddr
.L478:
	; End of function
	
	.sdecl	'.text.Eth_17_GEthMacV2_MainFunction.Code.Cpu0',code,cluster('Eth_17_GEthMacV2_MainFunction')
	.sect	'.text.Eth_17_GEthMacV2_MainFunction.Code.Cpu0'
	.align	2
	
	.global	Eth_17_GEthMacV2_MainFunction
; Function Eth_17_GEthMacV2_MainFunction
.L325:
Eth_17_GEthMacV2_MainFunction:	.type	func
	call	Mcal_GetCpuIndex
.L1650:
	movh.a	a15,#@his(Eth_17_GEthMacV2_CoreInitStatusPtr)
	lea	a15,[a15]@los(Eth_17_GEthMacV2_CoreInitStatusPtr)
.L2545:
	addsc.a	a15,a15,d2,#2
	ld.a	a15,[a15]
.L2546:
	ld.w	d15,[a15]
.L2547:
	jne	d15,#1,.L82
.L2548:
	call	Eth_17_GEthMacV2_lUpdateEthStatisticsCounterValues
.L1651:
	j	Eth_17_GEthMacV2_lDemReportStatisticsCounterValues
.L82:
	ret
.L967:
	
__Eth_17_GEthMacV2_MainFunction_function_end:
	.size	Eth_17_GEthMacV2_MainFunction,__Eth_17_GEthMacV2_MainFunction_function_end-Eth_17_GEthMacV2_MainFunction
.L488:
	; End of function
	
	.sdecl	'.text.Eth_17_GEthMacV2_TxDmaIrqHdlr.Code.Cpu0',code,cluster('Eth_17_GEthMacV2_TxDmaIrqHdlr')
	.sect	'.text.Eth_17_GEthMacV2_TxDmaIrqHdlr.Code.Cpu0'
	.align	2
	
	.global	Eth_17_GEthMacV2_TxDmaIrqHdlr
; Function Eth_17_GEthMacV2_TxDmaIrqHdlr
.L327:
Eth_17_GEthMacV2_TxDmaIrqHdlr:	.type	func
	movh.a	a15,#@his(Eth_17_GEthMacV2_CtrlBaseAddrPtr)
	lea	a15,[a15]@los(Eth_17_GEthMacV2_CtrlBaseAddrPtr)
.L2219:
	addsc.a	a15,a15,d4,#2
	ld.a	a15,[a15]
.L1652:
	sha	d15,d5,#7
.L2220:
	addsc.a	a15,a15,d15,#0
.L1653:
	ld.bu	d15,[a15]4448
.L2221:
	jz.t	d15:0,.L83
.L2222:
	mov.u	d15,#32769
.L2223:
	st.w	[a15]4448,d15
.L2224:
	j	Eth_17_GEthMacV2_lIntConfirmTxFrames
.L83:
	ret
.L739:
	
__Eth_17_GEthMacV2_TxDmaIrqHdlr_function_end:
	.size	Eth_17_GEthMacV2_TxDmaIrqHdlr,__Eth_17_GEthMacV2_TxDmaIrqHdlr_function_end-Eth_17_GEthMacV2_TxDmaIrqHdlr
.L418:
	; End of function
	
	.sdecl	'.text.Eth_17_GEthMacV2_RxDmaIrqHdlr.Code.Cpu0',code,cluster('Eth_17_GEthMacV2_RxDmaIrqHdlr')
	.sect	'.text.Eth_17_GEthMacV2_RxDmaIrqHdlr.Code.Cpu0'
	.align	2
	
	.global	Eth_17_GEthMacV2_RxDmaIrqHdlr
; Function Eth_17_GEthMacV2_RxDmaIrqHdlr
.L329:
Eth_17_GEthMacV2_RxDmaIrqHdlr:	.type	func
	mov	e8,d5,d4
.L2229:
	movh.a	a15,#@his(Eth_17_GEthMacV2_CtrlBaseAddrPtr)
	lea	a15,[a15]@los(Eth_17_GEthMacV2_CtrlBaseAddrPtr)
.L1655:
	addsc.a	a15,a15,d8,#2
.L1656:
	ld.a	a12,[a15]
.L1657:
	call	Eth_17_GEthMacV2_lGetCtrlStatusPtr
.L1654:
	mov.aa	a13,a2
.L1659:
	mov	d4,d8
.L1660:
	call	Eth_17_GEthMacV2_lGetCtrlConfigPtr
.L1658:
	mov.aa	a15,a2
.L1662:
	ld.a	a2,[a15]36
.L1661:
	addsc.a	a2,a2,d9,#0
.L1664:
	ld.bu	d10,[a2]
.L1665:
	sha	d15,d9,#7
.L1666:
	addsc.a	a2,a12,d15,#0
.L2230:
	ld.bu	d15,[a2]4448
.L2231:
	jnz.t	d15:6,.L84
.L2232:
	ld.bu	d0,[a2]4448
.L2233:
	jz.t	d0:7,.L85
.L84:
	sha	d15,d9,#7
.L1667:
	addsc.a	a2,a12,d15,#0
.L2234:
	mov.u	d0,#51392
.L2235:
	st.w	[a2]4448,d0
.L1668:
	mov	e4,d10,d8
.L1669:
	call	Eth_17_GEthMacV2_lReceiveFrames
.L2236:
	sha	d9,#7
.L2237:
	addsc.a	a2,a12,d9,#0
.L2238:
	ld.a	a4,[a13]76
.L2239:
	ld.a	a4,[a4]8
.L2240:
	addsc.a	a4,a4,d10,#2
	ld.w	d0,[a4]
.L2241:
	mul	d15,d10,#12
.L2242:
	ld.a	a15,[a15]28
.L1663:
	addsc.a	a15,a15,d15,#0
.L2243:
	ld.hu	d15,[a15]0
	sha	d15,#4
.L2244:
	add	d0,d15
.L2245:
	st.w	[a2]4392,d0
.L85:
	ret
.L746:
	
__Eth_17_GEthMacV2_RxDmaIrqHdlr_function_end:
	.size	Eth_17_GEthMacV2_RxDmaIrqHdlr,__Eth_17_GEthMacV2_RxDmaIrqHdlr_function_end-Eth_17_GEthMacV2_RxDmaIrqHdlr
.L423:
	; End of function
	
	.sdecl	'.text.Eth_17_GEthMacV2_lStartTxRx.Code.Cpu0',code,cluster('Eth_17_GEthMacV2_lStartTxRx')
	.sect	'.text.Eth_17_GEthMacV2_lStartTxRx.Code.Cpu0'
	.align	2
	
; Function Eth_17_GEthMacV2_lStartTxRx
.L331:
Eth_17_GEthMacV2_lStartTxRx:	.type	func
	mov.aa	a15,a4
.L1670:
	ld.bu	d15,[a15]66
.L3064:
	movh.a	a2,#@his(Eth_17_GEthMacV2_CtrlBaseAddrPtr)
	lea	a2,[a2]@los(Eth_17_GEthMacV2_CtrlBaseAddrPtr)
.L3065:
	addsc.a	a2,a2,d15,#2
	ld.a	a12,[a2]
.L1671:
	ld.bu	d9,[a15]70
.L1672:
	mov	d8,#0
.L1674:
	j	.L86
.L87:
	sha	d15,d8,#7
.L3066:
	addsc.a	a2,a12,d15,#0
.L3067:
	ld.bu	d15,[a2]4360
.L3068:
	or	d15,#1
	st.b	[a2]4360,d15
.L3069:
	ld.w	d4,[a15]8
	call	Eth_17_GEthMacV2_lBkToBkRegWrInsrtDly
.L3070:
	sha	d15,d8,#7
.L3071:
	addsc.a	a2,a12,d15,#0
.L3072:
	ld.bu	d15,[a2]4363
.L3073:
	insert	d15,d15,#0,#7,#1
	st.b	[a2]4363,d15
.L3074:
	add	d8,#1
.L1675:
	extr.u	d8,d8,#0,#8
.L86:
	jlt.u	d8,d9,.L87
.L3075:
	ld.bu	d1,[a15]67
.L1673:
	mov	d0,#0
.L1676:
	j	.L88
.L89:
	sha	d15,d0,#7
.L3076:
	addsc.a	a15,a12,d15,#0
.L3077:
	ld.bu	d15,[a15]4356
.L3078:
	or	d15,#1
	st.b	[a15]4356,d15
.L3079:
	add	d0,#1
.L1677:
	extr.u	d0,d0,#0,#8
.L88:
	jlt.u	d0,d1,.L89
.L3080:
	ld.w	d15,[a12]
.L3081:
	or	d15,#3
.L3082:
	st.w	[a12],d15
.L3083:
	ret
.L1131:
	
__Eth_17_GEthMacV2_lStartTxRx_function_end:
	.size	Eth_17_GEthMacV2_lStartTxRx,__Eth_17_GEthMacV2_lStartTxRx_function_end-Eth_17_GEthMacV2_lStartTxRx
.L593:
	; End of function
	
	.sdecl	'.text.Eth_17_GEthMacV2_lStopTxRx.Code.Cpu0',code,cluster('Eth_17_GEthMacV2_lStopTxRx')
	.sect	'.text.Eth_17_GEthMacV2_lStopTxRx.Code.Cpu0'
	.align	2
	
; Function Eth_17_GEthMacV2_lStopTxRx
.L333:
Eth_17_GEthMacV2_lStopTxRx:	.type	func
	mov.aa	a15,a4
.L1679:
	ld.bu	d15,[a15]66
.L3088:
	movh.a	a2,#@his(Eth_17_GEthMacV2_CtrlBaseAddrPtr)
	lea	a2,[a2]@los(Eth_17_GEthMacV2_CtrlBaseAddrPtr)
.L3089:
	addsc.a	a2,a2,d15,#2
	ld.a	a12,[a2]
.L1680:
	ld.bu	d1,[a15]67
.L1681:
	mov	d0,#0
.L1682:
	j	.L90
.L91:
	sha	d15,d0,#7
.L3090:
	addsc.a	a2,a12,d15,#0
.L3091:
	ld.bu	d15,[a2]4356
.L3092:
	insert	d15,d15,#0,#0,#1
	st.b	[a2]4356,d15
.L3093:
	add	d0,#1
.L1683:
	extr.u	d0,d0,#0,#8
.L90:
	jlt.u	d0,d1,.L91
.L3094:
	mov.aa	a4,a15
	call	Eth_17_GEthMacV2_lTxQFlush
.L1678:
	mov	d8,d2
.L1684:
	jne	d8,#0,.L92
.L3095:
	ld.w	d0,[a12]
.L3096:
	insert	d0,d0,#0,#0,#2
.L3097:
	st.w	[a12],d0
.L3098:
	ld.bu	d10,[a15]70
.L1685:
	mov	d9,#0
.L1686:
	j	.L93
.L94:
	sha	d15,d9,#7
.L3099:
	addsc.a	a2,a12,d15,#0
.L3100:
	ld.bu	d15,[a2]4363
.L3101:
	or	d15,#128
	st.b	[a2]4363,d15
.L3102:
	ld.w	d4,[a15]8
	call	Eth_17_GEthMacV2_lBkToBkRegWrInsrtDly
.L3103:
	sha	d15,d9,#7
.L3104:
	addsc.a	a2,a12,d15,#0
.L3105:
	ld.bu	d0,[a2]4360
.L3106:
	insert	d15,d0,#0,#0,#1
	st.b	[a2]4360,d15
.L3107:
	add	d9,#1
.L1687:
	extr.u	d9,d9,#0,#8
.L93:
	jlt.u	d9,d10,.L94
.L92:
	mov	d2,d8
.L1688:
	ret
.L1137:
	
__Eth_17_GEthMacV2_lStopTxRx_function_end:
	.size	Eth_17_GEthMacV2_lStopTxRx,__Eth_17_GEthMacV2_lStopTxRx_function_end-Eth_17_GEthMacV2_lStopTxRx
.L598:
	; End of function
	
	.sdecl	'.text.Eth_17_GEthMacV2_lCheckForCtrlModeChange.Code.Cpu0',code,cluster('Eth_17_GEthMacV2_lCheckForCtrlModeChange')
	.sect	'.text.Eth_17_GEthMacV2_lCheckForCtrlModeChange.Code.Cpu0'
	.align	2
	
; Function Eth_17_GEthMacV2_lCheckForCtrlModeChange
.L335:
Eth_17_GEthMacV2_lCheckForCtrlModeChange:	.type	func
	mov.aa	a15,a4
.L1690:
	ld.bu	d5,[a15]
.L3361:
	ld.bu	d15,[a15]1
.L3362:
	jeq	d15,d5,.L96
.L3363:
	call	EthIf_CtrlModeIndication
.L1689:
	ld.bu	d15,[a15]
.L3364:
	st.b	[a15]1,d15
.L96:
	ret
.L1260:
	
__Eth_17_GEthMacV2_lCheckForCtrlModeChange_function_end:
	.size	Eth_17_GEthMacV2_lCheckForCtrlModeChange,__Eth_17_GEthMacV2_lCheckForCtrlModeChange_function_end-Eth_17_GEthMacV2_lCheckForCtrlModeChange
.L623:
	; End of function
	
	.sdecl	'.text.Eth_17_GEthMacV2_lConfirmTxFrames.Code.Cpu0',code,cluster('Eth_17_GEthMacV2_lConfirmTxFrames')
	.sect	'.text.Eth_17_GEthMacV2_lConfirmTxFrames.Code.Cpu0'
	.align	2
	
; Function Eth_17_GEthMacV2_lConfirmTxFrames
.L337:
Eth_17_GEthMacV2_lConfirmTxFrames:	.type	func
	sub.a	a10,#16
.L1691:
	st.w	[a10]4,d4
.L1693:
	call	Eth_17_GEthMacV2_lGetCtrlConfigPtr
.L1692:
	mov.aa	a12,a2
.L1695:
	ld.w	d4,[a10]4
.L1696:
	call	Eth_17_GEthMacV2_lGetCtrlStatusPtr
.L1694:
	mov.aa	a13,a2
.L1697:
	ld.bu	d15,[a12]67
.L1698:
	st.w	[a10]8,d15
.L1700:
	mov	d15,#0
.L1699:
	mov.u	d9,#32768
	addih	d9,d9,#128
.L3216:
	mov	e10,d15,d15
.L3217:
	j	.L97
.L98:
	mul	d15,d0,#24
.L1701:
	ld.a	a2,[a12]12
.L3218:
	addsc.a	a2,a2,d15,#0
.L3219:
	ld.hu	d8,[a2]8
.L1702:
	ld.bu	d12,[a2]18
.L1703:
	mov	d13,#0
.L1704:
	mul	d14,d0,#24
.L3220:
	j	.L99
.L100:
	call	SchM_Enter_Eth_17_GEthMacV2_TxDescData
.L3221:
	ld.a	a4,[a13]76
.L3222:
	ld.a	a2,[a4]12
.L3223:
	addsc.a	a2,a2,d12,#3
.L3224:
	ld.hu	d15,[a2]2
.L1706:
	ld.a	a2,[a4]20
.L3225:
	addsc.a	a2,a2,d12,#2
	ld.a	a2,[a2]
.L3226:
	addsc.a	a14,a2,d15,#2
.L1708:
	ld.a	a2,[a4]4
.L3227:
	addsc.a	a15,a2,d12,#2
	ld.a	a15,[a15]
.L3228:
	sha	d15,#4
.L1707:
	addsc.a	a15,a15,d15,#0
.L3229:
	ld.w	d1,[a15]12
.L1709:
	ld.hu	d15,[a14]0
.L1711:
	ld.a	a15,[a4]
.L3230:
	addsc.a	a15,a15,d12,#2
	ld.a	a15,[a15]
.L3231:
	addsc.a	a15,a15,d15,#2
.L1712:
	ld.bu	d0,[a15]2
.L3232:
	jne	d0,#2,.L101
.L3233:
	ld.bu	d0,[a14]2
.L3234:
	jne	d0,#1,.L102
.L3235:
	jnz.t	d1:31,.L103
.L3236:
	ld.bu	d0,[a14]3
.L3237:
	jne	d0,#1,.L104
.L3238:
	and	d1,d9
.L1710:
	jne	d1,#0,.L105
.L3239:
	mov	d6,#0
.L3240:
	j	.L106
.L105:
	mov	d6,#1
.L106:
	extr.u	d5,d15,#0,#8
.L3241:
	ld.w	d4,[a10]4
.L1714:
	call	EthIf_TxConfirmation
.L1715:
	st.b	[a14]3,d10
.L104:
	st.b	[a14]2,d11
.L3242:
	st.b	[a15]2,d11
.L3243:
	ld.a	a15,[a13]76
.L1713:
	ld.a	a2,[a15]24
.L3244:
	addsc.a	a2,a2,d12,#2
	ld.a	a4,[a2]
.L3245:
	ld.a	a15,[a15]12
.L3246:
	addsc.a	a5,a15,d12,#3
.L3247:
	add.a	a5,#4
.L3248:
	addsc.a	a6,a15,d12,#3
.L3249:
	add.a	a6,#6
.L3250:
	ld.a	a15,[a12]12
.L3251:
	addsc.a	a15,a15,d14,#0
.L3252:
	ld.hu	d5,[a15]8
	mov	d4,d15
.L1716:
	call	Eth_17_GEthMacV2_lAddQElem
.L1717:
	ld.a	a15,[a13]76
.L3253:
	ld.a	a15,[a15]12
.L3254:
	addsc.a	a15,a15,d12,#3
.L3255:
	ld.hu	d15,[a15]2
.L1195:
	add	d15,#1
.L3256:
	div.u	e0,d15,d8
.L1196:
	st.h	[a15]2,d1
.L3257:
	call	SchM_Exit_Eth_17_GEthMacV2_TxDescData
.L3258:
	add	d13,#1
.L1705:
	extr.u	d13,d13,#0,#16
.L1718:
	j	.L107
.L103:
.L102:
.L101:
	call	SchM_Exit_Eth_17_GEthMacV2_TxDescData
.L1719:
	j	.L108
.L107:
.L99:
	jlt.u	d13,d8,.L100
.L108:
	ld.w	d15,[a10]
.L1720:
	add	d15,#1
.L1721:
	extr.u	d15,d15,#0,#8
.L97:
	st.w	[a10],d15
.L1722:
	ld.w	d15,[a10]8
.L1723:
	ld.w	d0,[a10]
.L1724:
	jlt.u	d0,d15,.L98
.L3259:
	ret
.L1180:
	
__Eth_17_GEthMacV2_lConfirmTxFrames_function_end:
	.size	Eth_17_GEthMacV2_lConfirmTxFrames,__Eth_17_GEthMacV2_lConfirmTxFrames_function_end-Eth_17_GEthMacV2_lConfirmTxFrames
.L608:
	; End of function
	
	.sdecl	'.text.Eth_17_GEthMacV2_lIntConfirmTxFrames.Code.Cpu0',code,cluster('Eth_17_GEthMacV2_lIntConfirmTxFrames')
	.sect	'.text.Eth_17_GEthMacV2_lIntConfirmTxFrames.Code.Cpu0'
	.align	2
	
; Function Eth_17_GEthMacV2_lIntConfirmTxFrames
.L339:
Eth_17_GEthMacV2_lIntConfirmTxFrames:	.type	func
	sub.a	a10,#8
.L1725:
	mov	d11,d4
.L1727:
	mov	d15,d5
.L1728:
	call	Eth_17_GEthMacV2_lGetCtrlConfigPtr
.L1726:
	mov.aa	a12,a2
.L1731:
	mov	d4,d11
.L1732:
	call	Eth_17_GEthMacV2_lGetCtrlStatusPtr
.L1730:
	mov.aa	a13,a2
.L1734:
	ld.a	a2,[a12]20
.L1733:
	addsc.a	a2,a2,d15,#0
	ld.bu	d0,[a2]
.L1735:
	mul	d15,d0,#24
.L1729:
	ld.a	a15,[a12]12
.L3264:
	addsc.a	a15,a15,d15,#0
.L3265:
	ld.hu	d8,[a15]8
.L1736:
	ld.bu	d9,[a15]18
.L1737:
	mov	d10,#0
.L1738:
	mov.u	d12,#32768
	addih	d12,d12,#128
.L3266:
	mov	d13,d10
.L1740:
	mov	d14,d15
.L3267:
	j	.L109
.L110:
	call	SchM_Enter_Eth_17_GEthMacV2_TxDescDataISR
.L3268:
	ld.a	a4,[a13]76
.L3269:
	ld.a	a2,[a4]12
.L3270:
	addsc.a	a2,a2,d9,#3
.L3271:
	ld.hu	d15,[a2]2
.L1741:
	ld.a	a2,[a4]20
.L3272:
	addsc.a	a2,a2,d9,#2
	ld.a	a2,[a2]
.L3273:
	addsc.a	a14,a2,d15,#2
.L1743:
	ld.a	a2,[a4]4
.L3274:
	addsc.a	a15,a2,d9,#2
	ld.a	a15,[a15]
.L3275:
	sha	d15,#4
.L1742:
	addsc.a	a15,a15,d15,#0
.L3276:
	ld.w	d0,[a15]12
.L1744:
	ld.hu	d15,[a14]0
.L1746:
	st.w	[a10],d15
.L1748:
	ld.a	a15,[a4]
.L3277:
	addsc.a	a15,a15,d9,#2
	ld.a	a15,[a15]
.L3278:
	addsc.a	a15,a15,d15,#2
.L1749:
	ld.bu	d15,[a15]2
.L1747:
	jne	d15,#2,.L111
.L3279:
	ld.bu	d15,[a14]2
.L3280:
	jne	d15,#1,.L112
.L3281:
	jnz.t	d0:31,.L113
.L3282:
	ld.bu	d15,[a14]3
.L3283:
	jne	d15,#1,.L114
.L3284:
	and	d0,d12
.L1745:
	jne	d0,#0,.L115
.L3285:
	mov	d6,#0
.L3286:
	j	.L116
.L115:
	mov	d6,#1
.L116:
	ld.bu	d5,[a10]
.L3287:
	mov	d4,d11
.L1751:
	call	EthIf_TxConfirmation
.L1752:
	mov	d15,#0
.L3288:
	st.b	[a14]3,d15
.L114:
	st.b	[a14]2,d13
.L3289:
	st.b	[a15]2,d13
.L1753:
	ld.a	a15,[a13]76
.L1750:
	ld.a	a2,[a15]24
.L3290:
	addsc.a	a2,a2,d9,#2
	ld.a	a4,[a2]
.L3291:
	ld.a	a15,[a15]12
.L3292:
	addsc.a	a5,a15,d9,#3
.L3293:
	add.a	a5,#4
.L3294:
	addsc.a	a6,a15,d9,#3
.L3295:
	add.a	a6,#6
.L3296:
	ld.a	a15,[a12]12
.L3297:
	addsc.a	a15,a15,d14,#0
.L3298:
	ld.hu	d5,[a15]8
	ld.w	d4,[a10]
.L1754:
	call	Eth_17_GEthMacV2_lAddQElem
.L1755:
	ld.a	a15,[a13]76
.L3299:
	ld.a	a15,[a15]12
.L3300:
	addsc.a	a15,a15,d9,#3
.L3301:
	ld.hu	d15,[a15]2
.L1215:
	add	d15,#1
.L3302:
	div.u	e0,d15,d8
.L1216:
	st.h	[a15]2,d1
.L3303:
	add	d10,#1
.L1739:
	extr.u	d10,d10,#0,#16
.L1756:
	j	.L117
.L113:
.L112:
.L111:
	j	SchM_Exit_Eth_17_GEthMacV2_TxDescDataISR
.L117:
.L109:
	jlt.u	d10,d8,.L110
.L3304:
	ret
.L1199:
	
__Eth_17_GEthMacV2_lIntConfirmTxFrames_function_end:
	.size	Eth_17_GEthMacV2_lIntConfirmTxFrames,__Eth_17_GEthMacV2_lIntConfirmTxFrames_function_end-Eth_17_GEthMacV2_lIntConfirmTxFrames
.L613:
	; End of function
	
	.sdecl	'.text.Eth_17_GEthMacV2_lReceiveFrames.Code.Cpu0',code,cluster('Eth_17_GEthMacV2_lReceiveFrames')
	.sect	'.text.Eth_17_GEthMacV2_lReceiveFrames.Code.Cpu0'
	.align	2
	
; Function Eth_17_GEthMacV2_lReceiveFrames
.L341:
Eth_17_GEthMacV2_lReceiveFrames:	.type	func
	sub.a	a10,#24
.L1757:
	st.w	[a10]20,d4
.L1759:
	st.w	[a10]8,d5
.L1760:
	mov	d15,#0
.L1761:
	st.w	[a10]12,d15
.L1763:
	call	Eth_17_GEthMacV2_lGetCtrlConfigPtr
.L1758:
	mov.aa	a12,a2
.L1765:
	ld.w	d4,[a10]20
.L1766:
	call	Eth_17_GEthMacV2_lGetCtrlStatusPtr
.L1764:
	mov.aa	a13,a2
.L1768:
	ld.a	a15,[a13]76
.L3309:
	ld.a	a2,[a15]8
.L1767:
	ld.w	d15,[a10]8
.L1762:
	addsc.a	a2,a2,d15,#2
	ld.a	a14,[a2]
.L1770:
	mul	d15,d15,#12
.L1769:
	ld.a	a2,[a12]28
.L3310:
	addsc.a	a2,a2,d15,#0
.L3311:
	ld.hu	d8,[a2]0
.L1771:
	ld.hu	d15,[a12]40
.L3312:
	sha	d15,#-7
.L1772:
	and	d15,#1
	st.w	[a10]16,d15
.L1774:
	ld.hu	d15,[a2]4
.L1773:
	st.w	[a10]4,d15
.L1776:
	ld.a	a15,[a15]28
.L3313:
	ld.w	d15,[a10]8
.L1775:
	addsc.a	a15,a15,d15,#2
	ld.a	a15,[a15]
.L1777:
	mov	d15,#0
.L1244:
	mov	d9,#255
.L1245:
	mov.d	d10,a15
.L1778:
	mov	d11,d15
.L1779:
	movh	d14,#49408
.L3314:
	j	.L119
.L120:
	ld.a	a15,[a13]76
.L3315:
	ld.a	a15,[a15]16
.L3316:
	ld.w	d15,[a10]8
.L1780:
	addsc.a	a15,a15,d15,#1
.L3317:
	ld.hu	d15,[a15]0
.L1781:
	sha	d15,#4
.L3318:
	addsc.a	a15,a14,d15,#0
.L3319:
	ld.w	d0,[a15]12
.L1782:
	jnz.t	d0:31,.L121
.L3320:
	ld.w	d15,[a10]16
.L1784:
	jne	d15,#0,.L122
.L3321:
	ld.w	d15,[a10]12
.L1785:
	jeq	d15,#0,.L123
.L122:
	ld.w	d15,[a10]16
.L1786:
	jeq	d15,#0,.L124
.L123:
	ld.a	a15,[a13]76
.L3322:
	ld.a	a15,[a15]16
.L3323:
	ld.w	d15,[a10]8
.L1787:
	addsc.a	a15,a15,d15,#1
.L3324:
	ld.hu	d13,[a15]0
.L1789:
	movh	d15,#12288
.L1788:
	and	d1,d0,d15
.L3325:
	jne	d15,d1,.L125
.L3326:
	insert	d0,d0,#0,#15,#17
.L1783:
	sha	d15,d13,#4
.L3327:
	addsc.a	a15,a14,d15,#0
.L3328:
	ld.w	d15,[a15]
.L1792:
	mov.a	a15,d15
.L1248:
	ld.bu	d15,[a15]
.L1793:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10712    if((MacAddrPtr[0] == 0xFFU) && (MacAddrPtr[1] == 0xFFU) &&      (inlined)
	jne	d15,d9,.L126
.L3329:
	ld.bu	d15,[a15]1
.L3330:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10712    if((MacAddrPtr[0] == 0xFFU) && (MacAddrPtr[1] == 0xFFU) &&      (inlined)
	jne	d15,d9,.L127
.L3331:
	ld.bu	d15,[a15]2
.L3332:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10713       (MacAddrPtr[2] == 0xFFU) && (MacAddrPtr[3] == 0xFFU) &&      (inlined)
	jne	d15,d9,.L128
.L3333:
	ld.bu	d15,[a15]3
.L3334:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10713       (MacAddrPtr[2] == 0xFFU) && (MacAddrPtr[3] == 0xFFU) &&      (inlined)
	jne	d15,d9,.L129
.L3335:
	ld.bu	d15,[a15]4
.L3336:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10714       (MacAddrPtr[4] == 0xFFU) && (MacAddrPtr[5] == 0xFFU))      (inlined)
	jne	d15,d9,.L130
.L3337:
	ld.bu	d15,[a15]5
.L3338:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10714       (MacAddrPtr[4] == 0xFFU) && (MacAddrPtr[5] == 0xFFU))      (inlined)
	jne	d15,d9,.L131
.L3339:
	mov	d6,#1
.L1794:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10717      RetVal = TRUE;      (inlined)
	j	.L132

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10712    if((MacAddrPtr[0] == 0xFFU) && (MacAddrPtr[1] == 0xFFU) &&      (inlined)
.L131:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10714       (MacAddrPtr[4] == 0xFFU) && (MacAddrPtr[5] == 0xFFU))      (inlined)
.L130:
.L129:
.L128:
.L127:
.L126:
	mov	d6,#0

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10719    else      (inlined)
.L132:
	lea	a4,[a15]6
.L1795:
	mov	d15,#1
.L1796:
	st.w	[a10]12,d15
.L3340:
	ld.hu	d15,[a12]40
.L1797:
	sha	d15,#-8
.L1798:
	and	d15,#1
.L3341:
	ne	d15,d15,#0
.L1799:
	sha	d15,#2
.L3342:
	sub	d0,d15
.L1791:
	add	d15,d0,#-14
.L3343:
	extr.u	d7,d15,#0,#16
.L1800:
	ld.bu	d15,[a15]12
.L3344:
	sha	d5,d15,#8
.L3345:
	ld.bu	d15,[a15]13
.L1801:
	or	d5,d15
.L3346:
	lea	a5,[a15]14
.L3347:
	ld.w	d4,[a10]20
.L1802:
	call	EthIf_RxIndication
.L125:
	mov	d0,#0
.L1803:
	j	.L133
.L134:
	sha	d15,d13,#4
.L3348:
	addsc.a	a15,a14,d15,#0
.L3349:
	ld.w	d15,[a10]4
.L1805:
	madd	d15,d10,d13,d15
.L1806:
	st.w	[a15],d15
.L1807:
	st.w	[a15]4,d11
.L3350:
	st.w	[a15]8,d11
.L1808:
	st.w	[a15]12,d14
.L1251:
	add	d13,#1
.L1790:
	div.u	e12,d13,d8
.L1252:
	add	d0,#1
.L1804:
	extr.u	d0,d0,#0,#8
.L133:
	jlt.u	d0,#1,.L134
.L3351:
	ld.a	a15,[a13]76
.L3352:
	ld.a	a15,[a15]16
.L3353:
	ld.w	d15,[a10]8
.L1809:
	addsc.a	a15,a15,d15,#1
.L3354:
	ld.hu	d15,[a15]0
.L1258:
	add	d15,#1
.L3355:
	div.u	e0,d15,d8
.L1259:
	st.h	[a15],d1
.L3356:
	ld.w	d15,[a10]
.L1810:
	add	d15,#1
.L1811:
	extr.u	d15,d15,#0,#16
.L119:
	st.w	[a10],d15
.L1812:
	jlt.u	d15,d8,.L120
.L124:
.L121:
	ld.w	d2,[a10]12
.L1813:
	ret
.L1219:
	
__Eth_17_GEthMacV2_lReceiveFrames_function_end:
	.size	Eth_17_GEthMacV2_lReceiveFrames,__Eth_17_GEthMacV2_lReceiveFrames_function_end-Eth_17_GEthMacV2_lReceiveFrames
.L618:
	; End of function
	
	.sdecl	'.text.Eth_17_GEthMacV2_lIsNextFrameAvailable.Code.Cpu0',code,cluster('Eth_17_GEthMacV2_lIsNextFrameAvailable')
	.sect	'.text.Eth_17_GEthMacV2_lIsNextFrameAvailable.Code.Cpu0'
	.align	2
	
; Function Eth_17_GEthMacV2_lIsNextFrameAvailable
.L343:
Eth_17_GEthMacV2_lIsNextFrameAvailable:	.type	func
	mov	d8,d4
.L1815:
	mov	d15,d5
.L1817:
	mov	d9,#0
.L1818:
	call	Eth_17_GEthMacV2_lGetCtrlConfigPtr
.L1814:
	mov.aa	a12,a2
.L1820:
	mov	d4,d8
.L1821:
	call	Eth_17_GEthMacV2_lGetCtrlStatusPtr
.L1819:
	mov.aa	a4,a2
.L1823:
	ld.a	a15,[a4]76
.L3429:
	ld.a	a2,[a15]8
.L1822:
	addsc.a	a2,a2,d15,#2
	ld.a	a5,[a2]
.L1824:
	mul	d0,d15,#12
.L3430:
	ld.a	a2,[a12]28
.L3431:
	addsc.a	a2,a2,d0,#0
.L3432:
	ld.hu	d5,[a2]0
.L1825:
	ld.hu	d6,[a2]4
.L1826:
	ld.a	a2,[a15]28
.L3433:
	addsc.a	a2,a2,d15,#2
	ld.a	a2,[a2]
.L1827:
	mov	d1,#0
.L1828:
	ld.a	a15,[a15]16
.L3434:
	addsc.a	a15,a15,d15,#1
.L3435:
	ld.hu	d3,[a15]0
.L1830:
	mov	d7,d1
.L1832:
	movh	d4,#12288
.L3436:
	j	.L136
.L137:
	ld.a	a15,[a4]76
.L3437:
	ld.a	a15,[a15]16
.L3438:
	addsc.a	a15,a15,d15,#1
.L3439:
	ld.hu	d0,[a15]0
	sha	d0,#4
.L3440:
	addsc.a	a15,a5,d0,#0
.L3441:
	ld.w	d0,[a15]12
.L1834:
	jnz.t	d0:31,.L138
.L3442:
	jne	d9,#0,.L139
.L3443:
	and	d0,d4
.L1835:
	jne	d0,d4,.L140
.L3444:
	mov	d9,#1
.L3445:
	j	.L141
.L140:
	add	d1,#1
.L1829:
	extr.u	d1,d1,#0,#16
.L1836:
	ld.a	a15,[a4]76
.L3446:
	ld.a	a15,[a15]16
.L3447:
	addsc.a	a15,a15,d15,#1
.L3448:
	ld.hu	d0,[a15]0
.L1326:
	add	d0,#1
.L3449:
	div.u	e10,d0,d5
.L1327:
	st.h	[a15],d11
.L141:
	add	d7,#1
.L1833:
	extr.u	d7,d7,#0,#16
.L136:
	jlt.u	d7,d5,.L137
.L139:
.L138:
	mov	d0,#0
.L1837:
	mov.d	d4,a2
.L1839:
	mov	d7,d0
.L1840:
	movh	d8,#49408
.L1816:
	j	.L142
.L143:
	sha	d15,d3,#4
.L3450:
	addsc.a	a15,a5,d15,#0
.L3451:
	madd	d15,d4,d3,d6
.L3452:
	st.w	[a15],d15
.L1841:
	st.w	[a15]4,d7
.L3453:
	st.w	[a15]8,d7
.L1842:
	st.w	[a15]12,d8
.L1330:
	add	d3,#1
.L1831:
	div.u	e2,d3,d5
.L1331:
	add	d0,#1
.L1838:
	extr.u	d0,d0,#0,#16
.L142:
	jlt.u	d0,d1,.L143
.L3454:
	mov	d2,d9
.L1843:
	ret
.L1310:
	
__Eth_17_GEthMacV2_lIsNextFrameAvailable_function_end:
	.size	Eth_17_GEthMacV2_lIsNextFrameAvailable,__Eth_17_GEthMacV2_lIsNextFrameAvailable_function_end-Eth_17_GEthMacV2_lIsNextFrameAvailable
.L648:
	; End of function
	
	.sdecl	'.text.Eth_17_GEthMacV2_lClearAllAddressFilters.Code.Cpu0',code,cluster('Eth_17_GEthMacV2_lClearAllAddressFilters')
	.sect	'.text.Eth_17_GEthMacV2_lClearAllAddressFilters.Code.Cpu0'
	.align	2
	
; Function Eth_17_GEthMacV2_lClearAllAddressFilters
.L345:
Eth_17_GEthMacV2_lClearAllAddressFilters:	.type	func
	movh.a	a15,#@his(Eth_17_GEthMacV2_CtrlBaseAddrPtr)
	lea	a15,[a15]@los(Eth_17_GEthMacV2_CtrlBaseAddrPtr)
.L2924:
	addsc.a	a15,a15,d4,#2
	ld.a	a15,[a15]
.L1844:
	movh.a	a2,#@his(Eth_17_GEthMacV2_HighBaseAddrPtr)
	lea	a2,[a2]@los(Eth_17_GEthMacV2_HighBaseAddrPtr)
.L2925:
	addsc.a	a2,a2,d4,#2
	ld.a	a2,[a2]
.L1845:
	mov.u	d15,#65535
	addih	d15,d15,#32768
.L2926:
	st.w	[a15]768,d15
.L2927:
	mov	d15,#-1
.L2928:
	st.w	[a15]772,d15
.L2929:
	mov	d15,#31
.L1846:
	mov	d0,#0
.L1847:
	mov.u	d1,#65535
.L2930:
	mov	d2,#-1
.L2931:
	j	.L145
.L146:
	addsc.a	a15,a2,d0,#3
.L2932:
	st.w	[a15],d1
.L2933:
	st.w	[a15]4,d2
.L2934:
	add	d0,#1
.L145:
	jlt.u	d0,d15,.L146
.L2935:
	ret
.L1083:
	
__Eth_17_GEthMacV2_lClearAllAddressFilters_function_end:
	.size	Eth_17_GEthMacV2_lClearAllAddressFilters,__Eth_17_GEthMacV2_lClearAllAddressFilters_function_end-Eth_17_GEthMacV2_lClearAllAddressFilters
.L568:
	; End of function
	
	.sdecl	'.text.Eth_17_GEthMacV2_lAddToFilter.Code.Cpu0',code,cluster('Eth_17_GEthMacV2_lAddToFilter')
	.sect	'.text.Eth_17_GEthMacV2_lAddToFilter.Code.Cpu0'
	.align	2
	

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10998    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 10999    return RetVal;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11000  }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11001  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11002  /*******************************************************************************
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11003  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11004  ** Traceability    : [cover parentID={C5060F6B-E474-4a2b-9605-0A3D9315E9E4}]  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11005  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11006  ** Syntax           : static Std_ReturnType Eth_17_GEthMacV2_lAddToFilter(    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11007  **                    const uint8 CtrlIdx, const uint8* const MacAddrPtr)     **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11008  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11009  ** Description      : This function adds a MAC address to filter              **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11010  **                    This local API is required only if filters are supported**
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11011  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11012  ** [/cover]                                                                   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11013  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11014  ** Service ID       : NA                                                      **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11015  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11016  ** Sync/Async       : Synchronous                                             **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11017  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11018  ** Reentrancy       : Non Reentrant                                           **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11019  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11020  ** Parameters (in)  : CtrlIdx - Controller Index                              **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11021  **                    MacAddrPtr - MAC Address to be added to filter          **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11022  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11023  ** Parameters (out) : None                                                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11024  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11025  ** Return value     : E_OK - Address is successfully added to filter          **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11026  **                    E_NOT_OK - Address could not be added to filter         **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11027  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11028  *******************************************************************************/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11029  static Std_ReturnType Eth_17_GEthMacV2_lAddToFilter(const uint8 CtrlIdx,
; Function Eth_17_GEthMacV2_lAddToFilter
.L347:
Eth_17_GEthMacV2_lAddToFilter:	.type	func
	mov.aa	a15,a4
.L1849:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11030                                         const uint8* const MacAddrPtr)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11031  {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11032    Eth_17_GEthMacV2_MacAddr_1_31Type *EthMacFilterAddPtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11033    uint32 MacAdrressLow;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11034    uint32 MacAddressHigh;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11035    uint16 FilterPresenceStatus;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11036    uint8 IsAddPresent;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11037    uint8 FreeFilterIdx;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11038    Std_ReturnType RetVal;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11039  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11040    RetVal = E_NOT_OK;
	mov	d8,#1
.L1851:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11041  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11042    /* Base Address for MAC address register 1- High and Low for the ETH
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11043    controller */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11044    /* MISRA2012_RULE_11_3_JUSTIFICATION: Conversion between pointers to a
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11045      different object types is performed for SFR access. There are no side
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11046      effects seen by violating this rule. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11047    EthMacFilterAddPtr = (Eth_17_GEthMacV2_MacAddr_1_31Type*)\ 
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11048                          Eth_17_GEthMacV2_HighBaseAddrPtr[CtrlIdx];
	movh.a	a2,#@his(Eth_17_GEthMacV2_HighBaseAddrPtr)
	lea	a2,[a2]@los(Eth_17_GEthMacV2_HighBaseAddrPtr)
.L3369:
	addsc.a	a2,a2,d4,#2
	ld.a	a12,[a2]
.L1852:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11049  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11050    /* Check filter is present already, if not,get free filter register index. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11051    FilterPresenceStatus = Eth_17_GEthMacV2_lCheckFilterPresent(CtrlIdx,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11052                                                                MacAddrPtr);
	call	Eth_17_GEthMacV2_lCheckFilterPresent
.L1848:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11053  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11054    IsAddPresent = (uint8)(FilterPresenceStatus &
	extr.u	d0,d2,#0,#8
.L1854:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11055                            ((uint16)ETH_17_GETHMACV2_MASK_LSB));
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11056  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11057    /* [cover parentID={B7989288-03BC-45c0-9122-18B2E7FD2BFD}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11058    Filter address is already present
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11059    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11060    /* Check if same address is not already present in the filter */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11061    if(IsAddPresent == (uint8)ETH_17_GETHMACV2_INVALID_FILTER_VALUE)
	mov	d15,#255
.L3370:
	jne	d15,d0,.L147
.L1856:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11062    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11063      /* Extract free filter register index from FilterPresenceStatus. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11064      FreeFilterIdx = (uint8)(FilterPresenceStatus >>
	sha	d2,#-8
.L1853:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11065                                       ETH_17_GETHMACV2_SHIFT_8BIT);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11066  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11067      /* [cover parentID={31053182-10CB-4cab-B9EC-642BB356DBE9}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11068      Free filter register index is valid
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11069      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11070      /* If free filter register index is valid, update filter address.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11071      0 to 30 is valid index. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11072      if(FreeFilterIdx != ETH_17_GETHMACV2_INVALID_FILTER_VALUE)
	jeq	d15,d2,.L148
.L3371:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11073      {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11074        MacAdrressLow = (uint32)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11075                     ((((uint32)MacAddrPtr[3]) << ETH_17_GETHMACV2_SHIFT_24BIT) |
	ld.bu	d15,[a15]3
.L3372:
	sh	d0,d15,#24
.L1855:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11076                      (((uint32)MacAddrPtr[2]) << ETH_17_GETHMACV2_SHIFT_16BIT) |
	ld.bu	d15,[a15]2
.L3373:
	sh	d15,d15,#16
.L3374:
	or	d0,d15
.L3375:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11077                      (((uint32)MacAddrPtr[1]) << ETH_17_GETHMACV2_SHIFT_8BIT)  |
	ld.bu	d15,[a15]1
.L3376:
	sh	d15,d15,#8
.L3377:
	or	d0,d15
.L3378:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11078                        (uint32)MacAddrPtr[0]);
	ld.bu	d15,[a15]
.L1857:
	or	d0,d15
.L3379:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11079  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11080        MacAddressHigh = (uint32)(((uint32)MacAddrPtr[5] <<
	ld.bu	d15,[a15]5
.L3380:
	sh	d1,d15,#8
.L3381:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11081                          ETH_17_GETHMACV2_SHIFT_8BIT) | (uint32)MacAddrPtr[4]);
	ld.bu	d15,[a15]4
.L1858:
	or	d1,d15
.L3382:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11082  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11083        /* [cover parentID={9D4394A4-7D8F-4acb-836A-FF44284A3DA9}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11084        Write Physical address in free MAC address filter register
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11085        [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11086        EthMacFilterAddPtr[FreeFilterIdx].AddrHigh.U =
	addsc.a	a15,a12,d2,#3
.L1850:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11087               (uint32)(MacAddressHigh | ETH_17_GETHMACV2_MACADDRRESS_ENABLE);
	insert	d15,d1,#1,#31,#1
.L3383:
	st.w	[a15],d15
.L3384:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11088  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11089        EthMacFilterAddPtr[FreeFilterIdx].AddrLow.U = (uint32)MacAdrressLow;
	st.w	[a15]4,d0
.L3385:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11090  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11091        RetVal = E_OK;
	mov	d8,#0
.L148:
.L147:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11092      }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11093    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11094  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11095    return RetVal;
	mov	d2,d8
.L1859:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11096  }
	ret
.L1265:
	
__Eth_17_GEthMacV2_lAddToFilter_function_end:
	.size	Eth_17_GEthMacV2_lAddToFilter,__Eth_17_GEthMacV2_lAddToFilter_function_end-Eth_17_GEthMacV2_lAddToFilter
.L628:
	; End of function
	
	.sdecl	'.text.Eth_17_GEthMacV2_lRemoveFromFilter.Code.Cpu0',code,cluster('Eth_17_GEthMacV2_lRemoveFromFilter')
	.sect	'.text.Eth_17_GEthMacV2_lRemoveFromFilter.Code.Cpu0'
	.align	2
	

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11097  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11098  /*******************************************************************************
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11099  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11100  ** Traceability    : [cover parentID={0B548C5C-3137-4f6a-ABE1-644DA1972988}]  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11101  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11102  ** Syntax           : static Std_ReturnType Eth_17_GEthMacV2_lRemoveFromFilter**
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11103  **                       (const uint8 CtrlIdx, const uint8* const MacAddrPtr) **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11104  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11105  ** Description      : This function removes a MAC address from filter         **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11106  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11107  ** [/cover]                                                                   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11108  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11109  ** Service ID       : NA                                                      **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11110  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11111  ** Sync/Async       : Synchronous                                             **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11112  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11113  ** Reentrancy       : Non Reentrant                                           **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11114  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11115  ** Parameters (in)  : MacAddrPtr - Pointer to the MAC Address                 **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11116  **                    CtrlIdx - Controller Index                              **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11117  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11118  ** Parameters (out) : None                                                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11119  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11120  ** Return value     : E_OK - Address is successfully removed from filter      **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11121  **                    E_NOT_OK - Address could not be removed from filter     **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11122  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11123  *******************************************************************************/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11124  static Std_ReturnType Eth_17_GEthMacV2_lRemoveFromFilter(const uint8 CtrlIdx,
; Function Eth_17_GEthMacV2_lRemoveFromFilter
.L349:
Eth_17_GEthMacV2_lRemoveFromFilter:	.type	func

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11125                                              const uint8* const MacAddrPtr)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11126  {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11127    Eth_17_GEthMacV2_MacAddr_1_31Type *EthMacFilterAddPtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11128    uint16 FilterPresenceStatus;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11129    uint8 FilterPresentIdx;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11130    Std_ReturnType RetVal;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11131  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11132    /* Base Address for MAC address register 1- High and Low for the ETH
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11133    controller */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11134    /* MISRA2012_RULE_11_3_JUSTIFICATION: Conversion between pointers to a
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11135     different object types is performed for SFR access. There are no side
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11136     effects seen by violating this rule. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11137    EthMacFilterAddPtr = (Eth_17_GEthMacV2_MacAddr_1_31Type*)\ 
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11138                          Eth_17_GEthMacV2_HighBaseAddrPtr[CtrlIdx];
	movh.a	a15,#@his(Eth_17_GEthMacV2_HighBaseAddrPtr)
	lea	a15,[a15]@los(Eth_17_GEthMacV2_HighBaseAddrPtr)
.L3390:
	addsc.a	a15,a15,d4,#2
	ld.a	a15,[a15]
.L1861:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11139  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11140    /* [cover parentID={313FBAD5-D005-4c49-9562-2178226153B8}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11141    Check if the MAC physical address exists in the filter set
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11142    (The function return filter present status with as filter register index,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11143    where the filter is present)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11144    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11145    FilterPresenceStatus = Eth_17_GEthMacV2_lCheckFilterPresent(CtrlIdx,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11146                                                                MacAddrPtr);
	call	Eth_17_GEthMacV2_lCheckFilterPresent
.L1860:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11147  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11148    FilterPresentIdx = (uint8)(FilterPresenceStatus &
	extr.u	d15,d2,#0,#8
.L1864:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11149                                           ((uint16)ETH_17_GETHMACV2_MASK_LSB));
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11150  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11151    /* [cover parentID={CF77F423-9540-4aff-AA92-5D145013AFEC}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11152    Address present in filter set
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11153    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11154    /* If FilterPresentIdx is valid, update that address register with default.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11155       0 to 30 is valid index. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11156    if(FilterPresentIdx != ETH_17_GETHMACV2_INVALID_FILTER_VALUE)
	mov	d0,#255
.L3391:
	jeq	d15,d0,.L150
.L3392:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11157    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11158      /* [cover parentID={704FF88C-D3DB-479f-A710-9E716EC2346A}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11159      Remove address from filter register ( where address is present) and
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11160      fill the address register with reset value
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11161      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11162      EthMacFilterAddPtr[FilterPresentIdx].AddrHigh.U =
	addsc.a	a15,a15,d15,#3
.L1862:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11163                          (uint32)ETH_17_GETHMACV2_FILT_HIGH_1_31_DEF_VAL;
	mov.u	d15,#65535
.L1865:
	st.w	[a15],d15
.L3393:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11164  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11165      EthMacFilterAddPtr[FilterPresentIdx].AddrLow.U =
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11166                          (uint32)ETH_17_GETHMACV2_FILT_LOW_1_31_DEF_VAL;
	mov	d15,#-1
.L3394:
	st.w	[a15]4,d15
.L3395:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11167      RetVal = E_OK;
	mov	d2,#0
.L1863:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11168    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11169    else
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11170    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11171      /*FilterPresentIdx value is invalid or out of range */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11172      RetVal = E_NOT_OK;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11173    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11174  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11175    return RetVal;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11176  }
	ret
.L150:
	mov	d2,#1
.L1866:
	ret
.L1277:
	
__Eth_17_GEthMacV2_lRemoveFromFilter_function_end:
	.size	Eth_17_GEthMacV2_lRemoveFromFilter,__Eth_17_GEthMacV2_lRemoveFromFilter_function_end-Eth_17_GEthMacV2_lRemoveFromFilter
.L633:
	; End of function
	
	.sdecl	'.text.Eth_17_GEthMacV2_lCheckFilterPresent.Code.Cpu0',code,cluster('Eth_17_GEthMacV2_lCheckFilterPresent')
	.sect	'.text.Eth_17_GEthMacV2_lCheckFilterPresent.Code.Cpu0'
	.align	2
	

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11177  /*******************************************************************************
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11178  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11179  ** Traceability    : [cover parentID={3958F01D-9461-4200-93FB-7A2D2962CB57}]  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11180  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11181  ** Syntax           : static uint16 Eth_17_GEthMacV2_lCheckFilterPresent(     **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11182  **                    const uint8 CtrlIdx, const uint8* const MacAddrPtr)     **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11183  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11184  ** Description      : This function returns the filter index where the address**
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11185  **                    is present.If address is not present,it return free     **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11186  **                    filter register index, where new filter value can be    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11187  **                    programmed.                                             **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11188  **                    This local API is required only if filters are supported**
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11189  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11190  ** [/cover]                                                                   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11191  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11192  ** Service ID       : NA                                                      **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11193  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11194  ** Sync/Async       : Synchronous                                             **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11195  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11196  ** Reentrancy       : Non Reentrant                                           **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11197  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11198  ** Parameters (in)  : CtrlIdx - Controller Index                              **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11199  **                    MacAddrPtr - Pointer to the MAC Address                 **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11200  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11201  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11202  ** Parameters (out) : None                                                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11203  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11204  ** Return value     : Byte 0 - If address already present,index of it.        **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11205  **                    Byte 1 - If address already not present,index of free   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11206  **                             filter register index.                         **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11207  **                    If Byte 0 is 0xFF means - address not already present   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11208  **                    If Byte 1 is 0xFF means - no free free filter register  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11209  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11210  *******************************************************************************/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11211  static uint16 Eth_17_GEthMacV2_lCheckFilterPresent(const uint8 CtrlIdx,
; Function Eth_17_GEthMacV2_lCheckFilterPresent
.L351:
Eth_17_GEthMacV2_lCheckFilterPresent:	.type	func
	mov	d15,d4
.L1868:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11212                                        const uint8* const MacAddrPtr)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11213  {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11214    const Eth_17_GEthMacV2_MacAddr_1_31Type *EthMacFilterAddPtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11215    uint32 DataValHigh;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11216    uint32 DataValLow;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11217    uint32 DataValLowReg;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11218    uint32 DataValHighReg;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11219    uint16 RetVal;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11220    uint8 Count;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11221    uint8 FreeFilterIdx;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11222    uint8 IsAddPresent;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11223    uint8 NumberOfFilters;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11224  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11225    FreeFilterIdx = ETH_17_GETHMACV2_INVALID_FILTER_VALUE;
	mov	d4,#255
.L1867:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11226    IsAddPresent = ETH_17_GETHMACV2_INVALID_FILTER_VALUE;
	mov	d2,d4
.L1870:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11227  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11228    /* Base Address for MAC address register 1- High and Low for the ETH
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11229    controller */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11230    /* MISRA2012_RULE_11_3_JUSTIFICATION: Conversion between pointers to a
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11231      different object types is performed for SFR access. There are no side
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11232      effects seen by violating this rule. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11233    EthMacFilterAddPtr = (Eth_17_GEthMacV2_MacAddr_1_31Type*)\ 
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11234                          Eth_17_GEthMacV2_HighBaseAddrPtr[CtrlIdx];
	movh.a	a15,#@his(Eth_17_GEthMacV2_HighBaseAddrPtr)
	lea	a15,[a15]@los(Eth_17_GEthMacV2_HighBaseAddrPtr)
.L3400:
	addsc.a	a15,a15,d15,#2
	ld.a	a2,[a15]
.L1872:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11235  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11236    /* Exclude first MAC address filter register.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11237    NumberOfFilters = (uint8)(ETH_17_GETHMACV2_NO_OF_FILTER_REGISTERS - 1U);
	mov	d5,#31
.L1873:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11238  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11239    DataValHigh = (uint32)(ETH_17_GETHMACV2_MACADDRRESS_ENABLE |
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11240                        ((uint32)MacAddrPtr[5] << ETH_17_GETHMACV2_SHIFT_8BIT) |
	ld.bu	d15,[a4]5
.L1869:
	sh	d0,d15,#8
.L3401:
	insert	d0,d0,#1,#31,#1
.L3402:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11241                         (uint32)MacAddrPtr[4]);
	ld.bu	d15,[a4]4
.L1874:
	or	d0,d15
.L3403:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11242  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11243    DataValLow = ((((uint32)MacAddrPtr[3]) << ETH_17_GETHMACV2_SHIFT_24BIT) |
	ld.bu	d15,[a4]3
.L3404:
	sh	d1,d15,#24
.L3405:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11244                  (((uint32)MacAddrPtr[2]) << ETH_17_GETHMACV2_SHIFT_16BIT) |
	ld.bu	d15,[a4]2
.L3406:
	sh	d3,d15,#16
.L3407:
	or	d1,d3
.L3408:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11245                  (((uint32)MacAddrPtr[1]) << ETH_17_GETHMACV2_SHIFT_8BIT)  |
	ld.bu	d15,[a4]1
.L3409:
	sh	d3,d15,#8
.L3410:
	or	d1,d3
.L3411:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11246                  (uint32)MacAddrPtr[0]);
	ld.bu	d3,[a4]
.L1875:
	or	d1,d3
.L3412:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11247  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11248    /* [cover parentID={C073D36C-7A43-4fd0-B8AF-EC794A66BE26}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11249    Loop to scan MAC filter address registers 1 to 31
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11250    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11251    /* Scan address filter registers from 1 to 31. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11252    for(Count = 0U; Count < NumberOfFilters; Count++)
	mov	d3,#0
.L1876:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11253    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11254      /* [cover parentID={B53FF789-23D3-40d3-98A0-1E424C891516}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11255      MAC filter address register is enabled
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11256      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11257      if (EthMacFilterAddPtr[Count].AddrHigh.B.AE == ETH_17_GETHMACV2_ENABLE)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11258      {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11259        /* [cover parentID={256CAC27-5779-43da-AF54-47A883D88F96}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11260        Is address in filter register equal to physical address to be added
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11261        [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11262        /* If Filter register is enabled, check address is already programmed.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11263        DataValHighReg = (uint32)EthMacFilterAddPtr[Count].AddrHigh.U;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11264  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11265        DataValLowReg = (uint32)EthMacFilterAddPtr[Count].AddrLow.U;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11266  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11267        if((DataValHighReg == DataValHigh) && (DataValLowReg == DataValLow))
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11268        {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11269          /* Filter already applied */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11270          IsAddPresent = Count;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11271          break;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11272        }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11273      }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11274      else
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11275      {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11276        /* [cover parentID={D5901874-11F0-4e22-BAD9-BF3139D04D01}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11277        Is Free filter index value INVALID
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11278        [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11279        /* Filter is free. Now  assign FreeFilterIdx only if not done already.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11280        if(FreeFilterIdx == ETH_17_GETHMACV2_INVALID_FILTER_VALUE)
	mov	d6,d4
.L1877:
	j	.L153
.L154:
	addsc.a	a15,a2,d3,#3
.L3413:
	ld.bu	d15,[a15]3
.L3414:
	jz.t	d15:7,.L155
.L3415:
	ld.w	d7,[a15]
.L1878:
	ld.w	d15,[a15]4
.L1879:
	jne	d7,d0,.L156
.L3416:
	jne	d15,d1,.L157
.L3417:
	mov	d2,d3
.L3418:
	j	.L158
.L155:
	jne	d4,d6,.L159
.L1880:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11281        {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11282          FreeFilterIdx = Count;
	mov	d4,d3
.L159:
.L157:
.L156:
	add	d3,#1
.L153:
	jlt.u	d3,d5,.L154

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11283        }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11284      }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11285    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11286  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11287    RetVal = (uint16)((uint16)FreeFilterIdx << ETH_17_GETHMACV2_SHIFT_8BIT);
.L158:
	sha	d15,d4,#8
.L1881:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11288    RetVal |= (uint16)IsAddPresent;
	or	d2,d15
.L1871:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11289  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11290    return RetVal;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11291  }
	ret
.L1286:
	
__Eth_17_GEthMacV2_lCheckFilterPresent_function_end:
	.size	Eth_17_GEthMacV2_lCheckFilterPresent,__Eth_17_GEthMacV2_lCheckFilterPresent_function_end-Eth_17_GEthMacV2_lCheckFilterPresent
.L638:
	; End of function
	
	.sdecl	'.text.Eth_17_GEthMacV2_lDisableGethInterrupt.Code.Cpu0',code,cluster('Eth_17_GEthMacV2_lDisableGethInterrupt')
	.sect	'.text.Eth_17_GEthMacV2_lDisableGethInterrupt.Code.Cpu0'
	.align	2
	

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11292  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11293  /*******************************************************************************
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11294  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11295  ** Traceability    : [cover parentID={7B844AAC-3F37-4395-B8A3-855C4097DB3D}]  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11296  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11297  ** Syntax           : static void Eth_17_GEthMacV2_lDisableGethInterrupt(const**
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11298  **                  Eth_17_GEthMacV2_CoreCtrlConfigType* const EthCtrlCfgPtr) **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11299  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11300  ** Description      : Clear interrupt status and mask interrupts which are    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11301  **                    enabled in default                                      **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11302  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11303  ** [/cover]                                                                   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11304  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11305  ** Service ID       : NA                                                      **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11306  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11307  ** Sync/Async       : Synchronous                                             **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11308  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11309  ** Reentrancy       : NA                                                      **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11310  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11311  ** Parameters (in)  : EthCtrlCfgPtr- Pointer to ethernet Controller           **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11312  **                    Configuration.                                          **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11313  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11314  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11315  ** Parameters (out) : None                                                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11316  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11317  ** Return value     : None                                                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11318  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11319  *******************************************************************************/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11320  static void Eth_17_GEthMacV2_lDisableGethInterrupt(const
; Function Eth_17_GEthMacV2_lDisableGethInterrupt
.L353:
Eth_17_GEthMacV2_lDisableGethInterrupt:	.type	func

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11321                      Eth_17_GEthMacV2_CoreCtrlConfigType* const EthCtrlCfgPtr)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11322  {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11323    Ifx_GETH *EthCtrlAddPtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11324    uint8 IntEnabled;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11325    uint8 LoopCount;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11326    uint8 MaxUsedChannels;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11327  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11328    /* Get base address of the indexed controller */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11329    EthCtrlAddPtr = Eth_17_GEthMacV2_CtrlBaseAddrPtr[EthCtrlCfgPtr->EthCtrlIdx];
	ld.bu	d15,[a4]66
.L2770:
	movh.a	a15,#@his(Eth_17_GEthMacV2_CtrlBaseAddrPtr)
	lea	a15,[a15]@los(Eth_17_GEthMacV2_CtrlBaseAddrPtr)
.L2771:
	addsc.a	a15,a15,d15,#2
	ld.a	a15,[a15]
.L1882:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11330  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11331    /* Mask all interrupts which are enabled in default */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11332    EthCtrlAddPtr->MMC_RX_INTERRUPT_MASK.U =
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11333                                  (uint32)ETH_17_GETHMACV2_DISABLE_MMC_RX_INTPT;
	mov.u	d15,#65535
	addih	d15,d15,#4095
.L2772:
	st.w	[a15]1804,d15
.L2773:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11334  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11335    EthCtrlAddPtr->MMC_TX_INTERRUPT_MASK.U =
	st.w	[a15]1808,d15
.L2774:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11336                                  (uint32)ETH_17_GETHMACV2_DISABLE_MMC_TX_INTPT;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11337  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11338    EthCtrlAddPtr->MMC_IPC_RX_INTERRUPT_MASK.U =
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11339                              (uint32)ETH_17_GETHMACV2_DISABLE_MMC_IPC_RX_INTPT;
	mov	d15,#16383
	addih	d15,d15,#16383
.L2775:
	st.w	[a15]2048,d15
.L2776:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11340  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11341    /* If Transmit or Receive interrupt is enabled in configuration then
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11342       disable it*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11343    IntEnabled = (uint8)((EthCtrlCfgPtr->EthCtrlProperties >>
	ld.hu	d15,[a4]40
.L2777:
	sha	d15,#-6
.L1883:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11344                  ETH_17_GETHMACV2_TXRXINT_POS) & ETH_17_GETHMACV2_TXRXINT_MSK);
	and	d15,#3
.L2778:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11345  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11346    /* [cover parentID={9F94A7F9-4FA4-4fd4-9757-323B70C27E5B}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11347    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11348    /* Determine the max channels among Tx and Rx channels */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11349    if (EthCtrlCfgPtr->EthNumTxChnls >= EthCtrlCfgPtr->EthNumRxChnls)
	ld.bu	d0,[a4]67
.L2779:
	ld.bu	d1,[a4]70
.L2780:
	max.u	d1,d0,d1
.L1884:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11350    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11351      MaxUsedChannels = EthCtrlCfgPtr->EthNumTxChnls;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11352    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11353    else
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11354    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11355      MaxUsedChannels = EthCtrlCfgPtr->EthNumRxChnls;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11356    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11357  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11358    /* [cover parentID={9A1F7E2C-0C48-435e-95B3-62E0F8D486E7}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11359    If Tx or Rx interrupt in enabled
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11360    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11361    if(IntEnabled != ETH_17_GETHMACV2_DISABLE)
	jeq	d15,#0,.L161
.L2781:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11362    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11363      for (LoopCount = 0; LoopCount < MaxUsedChannels; LoopCount++)
	mov	d0,#0
.L1885:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11364      {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11365        /* [cover parentID={A47E7A45-F36F-4e7c-B8E6-999C513437C0}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11366        Clear DMA channel interrupt status bits
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11367        [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11368        EthCtrlAddPtr->DMA_CH[LoopCount].STATUS.U =
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11369                                (uint32)ETH_17_GETHMACV2_DMA_CH_STAT_CLR_ALL;
	mov.u	d2,#65479
.L2782:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11370  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11371        /* [cover parentID={6F35FCAD-5990-4ef3-A88C-C4C4217E78A5}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11372        Disable the DMA channel interrupt
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11373        [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11374        EthCtrlAddPtr->DMA_CH[LoopCount].INTERRUPT_ENABLE.U =
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11375                                       (uint32)ETH_17_GETHMACV2_DISABLE;
	mov	d3,d0
.L1887:
	j	.L162
.L163:
	sha	d15,d0,#7
.L2783:
	addsc.a	a2,a15,d15,#0
.L2784:
	st.w	[a2]4448,d2
.L1888:
	st.w	[a2]4404,d3
.L1889:
	add	d0,#1
.L1886:
	extr.u	d0,d0,#0,#8
.L162:
	jlt.u	d0,d1,.L163
.L2785:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11376      }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11377    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11378    else
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11379    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11380      for (LoopCount = 0; LoopCount < MaxUsedChannels; LoopCount++)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11381      {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11382        /* [cover parentID={3B8AB047-F975-456a-99AA-08B40945E0DA}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11383        Clear DMA channel interrupt status bits
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11384        [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11385        EthCtrlAddPtr->DMA_CH[LoopCount].STATUS.U =
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11386                                 (uint32)ETH_17_GETHMACV2_DMA_CH_STAT_CLR_ALL;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11387      }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11388    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11389  }
	ret
.L161:
	mov	d0,#0
.L1890:
	mov.u	d2,#65479
.L2786:
	j	.L165
.L166:
	sha	d15,d0,#7
.L2787:
	addsc.a	a2,a15,d15,#0
.L2788:
	st.w	[a2]4448,d2
.L2789:
	add	d0,#1
.L1891:
	extr.u	d0,d0,#0,#8
.L165:
	jlt.u	d0,d1,.L166
.L2790:
	ret
.L1029:
	
__Eth_17_GEthMacV2_lDisableGethInterrupt_function_end:
	.size	Eth_17_GEthMacV2_lDisableGethInterrupt,__Eth_17_GEthMacV2_lDisableGethInterrupt_function_end-Eth_17_GEthMacV2_lDisableGethInterrupt
.L533:
	; End of function
	
	.sdecl	'.text.Eth_17_GEthMacV2_lEnableGethInterrupt.Code.Cpu0',code,cluster('Eth_17_GEthMacV2_lEnableGethInterrupt')
	.sect	'.text.Eth_17_GEthMacV2_lEnableGethInterrupt.Code.Cpu0'
	.align	2
	

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11390  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11391  /*******************************************************************************
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11392  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11393  ** Traceability     : [cover parentID={43BC7EB9-7529-40fb-A4D8-E4B250E3AF24}] **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11394  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11395  ** Syntax           : static void Eth_17_GEthMacV2_lEnableGethInterrupt(const **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11396  **                 Eth_17_GEthMacV2_CoreCtrlConfigType* const EthCtrlCfgPtr)  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11397  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11398  ** Description      : Enable DMA Channel-0 Tx and Rx Interrupt                **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11399  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11400  ** [/cover]                                                                   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11401  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11402  ** Service ID       : NA                                                      **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11403  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11404  ** Sync/Async       : Synchronous                                             **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11405  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11406  ** Reentrancy       : NA                                                      **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11407  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11408  ** Parameters (in)  : EthCtrlCfgPtr- Pointer to ethernet Controller           **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11409  **                    Configuration.                                          **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11410  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11411  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11412  ** Parameters (out) : None                                                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11413  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11414  ** Return value     : None                                                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11415  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11416  *******************************************************************************/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11417  static void Eth_17_GEthMacV2_lEnableGethInterrupt(const
; Function Eth_17_GEthMacV2_lEnableGethInterrupt
.L355:
Eth_17_GEthMacV2_lEnableGethInterrupt:	.type	func

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11418                      Eth_17_GEthMacV2_CoreCtrlConfigType* const EthCtrlCfgPtr)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11419  {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11420    Ifx_GETH *EthCtrlAddPtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11421    uint8 IntEnabled;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11422    uint8 ChnlCnt;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11423    uint8 MaxChnlsUsd;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11424    uint8 TxChnlsUsd;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11425    uint8 RxChnlsUsd;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11426  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11427    /* Get base address of the indexed controller */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11428    EthCtrlAddPtr = Eth_17_GEthMacV2_CtrlBaseAddrPtr[EthCtrlCfgPtr->EthCtrlIdx];
	ld.bu	d15,[a4]66
.L2795:
	movh.a	a15,#@his(Eth_17_GEthMacV2_CtrlBaseAddrPtr)
	lea	a15,[a15]@los(Eth_17_GEthMacV2_CtrlBaseAddrPtr)
.L2796:
	addsc.a	a15,a15,d15,#2
	ld.a	a15,[a15]
.L1892:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11429  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11430    IntEnabled = (uint8)((EthCtrlCfgPtr->EthCtrlProperties >>
	ld.hu	d15,[a4]40
.L2797:
	sha	d15,#-6
.L2798:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11431                  ETH_17_GETHMACV2_TXRXINT_POS) & ETH_17_GETHMACV2_TXRXINT_MSK);
	and	d0,d15,#3
.L1893:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11432  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11433    /* Get the number of Tx channels */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11434    TxChnlsUsd = EthCtrlCfgPtr->EthNumTxChnls;
	ld.bu	d1,[a4]67
.L1895:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11435  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11436    /* Get the number of Rx channels */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11437    RxChnlsUsd = EthCtrlCfgPtr->EthNumRxChnls;
	ld.bu	d5,[a4]70
.L1897:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11438  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11439    /* Determine the Max channels among Tx and Rx */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11440    MaxChnlsUsd = RxChnlsUsd;
	mov	d3,d5
.L1898:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11441  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11442    /* [cover parentID={5DC8EBF3-3C03-4041-8FE8-B38D126A6ACC}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11443    Are number of Tx channels greater than Rx channels ?
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11444    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11445    if (TxChnlsUsd > RxChnlsUsd)
	jge.u	d5,d1,.L167
.L2799:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11446    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11447      MaxChnlsUsd = TxChnlsUsd;
	mov	d3,d1
.L167:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11448    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11449  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11450    /* [cover parentID={8810915B-8F10-4d9a-97F0-8DEBC7B37FAF}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11451    If either Tx or Rx Interrupt is enabled?
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11452    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11453    if (IntEnabled != ETH_17_GETHMACV2_DISABLE)
	jeq	d0,#0,.L168
.L2800:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11454    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11455      /* [cover parentID={B9491C9A-62FC-4acb-81F4-1738CCB36715}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11456      Loop until Max channels used
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11457      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11458      for (ChnlCnt = 0U; ChnlCnt < MaxChnlsUsd; ChnlCnt++)
	mov	d2,#0
.L1899:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11459      {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11460        /* Clear interrupt status bits of DMA channels */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11461        EthCtrlAddPtr->DMA_CH[ChnlCnt].STATUS.U =
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11462                          (uint32)ETH_17_GETHMACV2_DMA_CH_STAT_CLR_ALL;
	mov.u	d4,#65479
.L2801:
	j	.L169
.L170:
	sha	d15,d2,#7
.L2802:
	addsc.a	a2,a15,d15,#0
.L2803:
	st.w	[a2]4448,d4
.L2804:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11463  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11464        EthCtrlAddPtr->DMA_CH[ChnlCnt].INTERRUPT_ENABLE.B.NIE =
	ld.bu	d15,[a2]4405
.L2805:
	or	d15,#128
	st.b	[a2]4405,d15
.L2806:
	add	d2,#1
.L1900:
	extr.u	d2,d2,#0,#8
.L169:
	jlt.u	d2,d3,.L170
.L2807:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11465                                              (uint8)ETH_17_GETHMACV2_ENABLE;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11466      }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11467  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11468      /* [cover parentID={EB0D6456-1088-4392-B2FE-15E2F526720F}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11469      If Tx interrupt is enabled
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11470      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11471      if ((IntEnabled & ETH_17_GETHMACV2_TXINT_ENABLED) ==
	jz.t	d0:0,.L171
.L2808:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11472                                        ETH_17_GETHMACV2_TXINT_ENABLED)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11473      {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11474        /* [cover parentID={ED1DEB14-200B-49b3-8A3A-4EF0F9645B52}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11475        Loop for number of Tx channels
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11476        [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11477        for (ChnlCnt = 0U; ChnlCnt < TxChnlsUsd; ChnlCnt++)
	mov	d2,#0
.L2809:
	j	.L172
.L173:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11478        {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11479          /* [cover parentID={074449E3-1DBA-48f4-B45C-4268DE913E30}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11480          Enable Transmit Interrupt for the selected DMA channel
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11481          [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11482          EthCtrlAddPtr->DMA_CH[ChnlCnt].INTERRUPT_ENABLE.B.TIE =
	sha	d15,d2,#7
.L2810:
	addsc.a	a2,a15,d15,#0
.L2811:
	ld.bu	d15,[a2]4404
.L2812:
	or	d15,#1
	st.b	[a2]4404,d15
.L2813:
	add	d2,#1
.L1901:
	extr.u	d2,d2,#0,#8
.L172:
	jlt.u	d2,d1,.L173
.L171:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11483                                            (uint8)ETH_17_GETHMACV2_ENABLE;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11484        }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11485      }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11486  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11487      /* [cover parentID={B292E4AE-52F8-48f7-AB72-B5B556277148}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11488      If Rx Interrupt is enabled
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11489      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11490      if ((IntEnabled & ETH_17_GETHMACV2_RXINT_ENABLED) ==
	jz.t	d0:1,.L174
.L2814:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11491                                        ETH_17_GETHMACV2_RXINT_ENABLED)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11492      {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11493        /* [cover parentID={F00E76AB-E311-4983-8606-C01E4B64BACA}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11494        Loop for number of Rx channels
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11495        [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11496        for (ChnlCnt = 0U; ChnlCnt < RxChnlsUsd; ChnlCnt++)
	mov	d0,#0
.L1894:
	j	.L175
.L176:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11497        {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11498          /* Enable DMA Channel RIE, RBUE and AIE bits. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11499          /* [cover parentID={68469DDA-DCE2-47b4-A4E0-19036709F66C}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11500          Enable receive interrupt, buffer unavailable and abnormal interrupt
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11501          bits for the selected DMA channel
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11502          [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11503          EthCtrlAddPtr->DMA_CH[ChnlCnt].INTERRUPT_ENABLE.B.RIE =
	sha	d15,d0,#7
.L2815:
	addsc.a	a2,a15,d15,#0
.L2816:
	ld.bu	d15,[a2]4404
.L2817:
	or	d15,#64
	st.b	[a2]4404,d15
.L2818:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11504                                            (uint8)ETH_17_GETHMACV2_ENABLE;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11505          EthCtrlAddPtr->DMA_CH[ChnlCnt].INTERRUPT_ENABLE.B.RBUE =
	ld.bu	d15,[a2]4404
.L2819:
	or	d15,#128
	st.b	[a2]4404,d15
.L2820:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11506                                            (uint8)ETH_17_GETHMACV2_ENABLE;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11507          EthCtrlAddPtr->DMA_CH[ChnlCnt].INTERRUPT_ENABLE.B.AIE =
	ld.bu	d15,[a2]4405
.L2821:
	or	d15,#64
	st.b	[a2]4405,d15
.L2822:
	add	d0,#1
.L1902:
	extr.u	d0,d0,#0,#8
.L175:
	jlt.u	d0,d5,.L176
.L174:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11508                                            (uint8)ETH_17_GETHMACV2_ENABLE;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11509        }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11510      }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11511    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11512    else
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11513    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11514      /* Clear interrupt status bits of DMA channels */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11515      /* [cover parentID={FAACBA8E-7AB6-47df-A466-C9C3C5D18E71}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11516      Loop until Max channels used
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11517      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11518      for (ChnlCnt = 0U; ChnlCnt < MaxChnlsUsd; ChnlCnt++)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11519      {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11520        EthCtrlAddPtr->DMA_CH[ChnlCnt].STATUS.U =
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11521                                 (uint32)ETH_17_GETHMACV2_DMA_CH_STAT_CLR_ALL;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11522      }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11523    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11524  }
	ret
.L168:
	mov.u	d1,#65479
.L1896:
	j	.L178
.L179:
	sha	d15,d0,#7
.L1903:
	addsc.a	a2,a15,d15,#0
.L2823:
	st.w	[a2]4448,d1
.L2824:
	add	d0,#1
	extr.u	d0,d0,#0,#8
.L178:
	jlt.u	d0,d3,.L179
.L1904:
	ret
.L1036:
	
__Eth_17_GEthMacV2_lEnableGethInterrupt_function_end:
	.size	Eth_17_GEthMacV2_lEnableGethInterrupt,__Eth_17_GEthMacV2_lEnableGethInterrupt_function_end-Eth_17_GEthMacV2_lEnableGethInterrupt
.L538:
	; End of function
	
	.sdecl	'.text.Eth_17_GEthMacV2_lResetGethCore.Code.Cpu0',code,cluster('Eth_17_GEthMacV2_lResetGethCore')
	.sect	'.text.Eth_17_GEthMacV2_lResetGethCore.Code.Cpu0'
	.align	2
	

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11525  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11526  /*******************************************************************************
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11527  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11528  ** Traceability    : [cover parentID={0EA58AA9-6E3B-45b6-9F07-03EDE8D66FF2}]  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11529  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11530  ** Syntax           : static Std_ReturnType Eth_17_GEthMacV2_lResetGethCore(  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11531  **                     const Eth_17_GEthMacV2_CoreCtrlConfigType*             **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11532  **                                            const EthCtrlCfgPtr)            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11533  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11534  ** Description      : Reset the GETH Core                                     **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11535  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11536  ** [/cover]                                                                   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11537  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11538  ** Service ID       : NA                                                      **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11539  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11540  ** Sync/Async       : Synchronous                                             **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11541  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11542  ** Reentrancy       : NA                                                      **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11543  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11544  ** Parameters (in)  : EthCtrlCfgPtr- Pointer to ethernet Controller           **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11545  **                    Configuration.                                          **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11546  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11547  ** Parameters (out) : None                                                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11548  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11549  ** Return value     : E_OK     - Kernel reset successful                      **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11550  **                    E_NOT_OK - Kernel reset failed                          **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11551  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11552  *******************************************************************************/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11553  static Std_ReturnType Eth_17_GEthMacV2_lResetGethCore(const
; Function Eth_17_GEthMacV2_lResetGethCore
.L357:
Eth_17_GEthMacV2_lResetGethCore:	.type	func
	mov.aa	a15,a4
.L1906:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11554                      Eth_17_GEthMacV2_CoreCtrlConfigType* const EthCtrlCfgPtr)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11555  {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11556    uint32 ResetStatus;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11557    uint32 NumberWaitTicks;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11558    uint32 BaseSTMTick;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11559    uint32 CurrSTMTick;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11560    uint32 DelayTickResolution;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11561    Ifx_GETH *EthCtrlAddPtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11562    Std_ReturnType RetValue;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11563    boolean IsTimeExpired;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11564  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11565    /* Get base address of the indexed controller */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11566    EthCtrlAddPtr = Eth_17_GEthMacV2_CtrlBaseAddrPtr[EthCtrlCfgPtr->EthCtrlIdx];
	ld.bu	d15,[a15]66
.L2748:
	movh.a	a2,#@his(Eth_17_GEthMacV2_CtrlBaseAddrPtr)
	lea	a2,[a2]@los(Eth_17_GEthMacV2_CtrlBaseAddrPtr)
.L2749:
	addsc.a	a2,a2,d15,#2
	ld.a	a12,[a2]
.L1907:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11567  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11568    /* Issue command to reset the GETH Core(GETH Kernel). */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11569    /* Reset End Init Protection to access registers */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11570    ETH_17_GETHMACV2_LIB_RUNTIME_WRITEPERIPENDINITPROTREG
	lea	a4,[a12]8212
.L1905:
	mov	d4,#1
	call	Mcal_WritePeripEndInitProtReg
.L2750:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11571                      (&(EthCtrlAddPtr->KRST0),(uint32)ETH_17_GETHMACV2_ENABLE);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11572  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11573    ETH_17_GETHMACV2_LIB_RUNTIME_WRITEPERIPENDINITPROTREG
	lea	a4,[a12]8216
	mov	d4,#1
	call	Mcal_WritePeripEndInitProtReg
.L2751:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11574                      (&(EthCtrlAddPtr->KRST1),(uint32)ETH_17_GETHMACV2_ENABLE);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11575  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11576    /* Check whether a GETH reset was executed or not, wait only until timeout.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11577    /* Get STM timer current resolution and calculate number of ticks to wait*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11578    DelayTickResolution = Mcal_DelayTickResolution();
	call	Mcal_DelayTickResolution
.L1908:
	mov	d11,d2
.L1909:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11579    NumberWaitTicks  = (ETH_17_GETHMACV2_MAXTIMEOUT_COUNT / DelayTickResolution);
	mov	d15,#3125
	sh	d15,#5
.L2752:
	div.u	e0,d15,d11
.L1910:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11580  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11581    /* Do not allow ticks to wait to be zero, if STM timer resolution is lower*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11582    /* [cover parentID={FA84133F-080F-49ab-9A4E-0217120B3C1E}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11583    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11584    if(NumberWaitTicks == 0U)
	eq	d15,d0,#0
.L2753:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11585    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11586      /* [cover parentID={FA84133F-080F-49ab-9A4E-0217120B3C1E}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11587      Increment the ticks
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11588      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11589      NumberWaitTicks++;
	add	d8,d15,d0
.L1911:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11590    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11591  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11592    /*Get current STM tick*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11593    CurrSTMTick   = Mcal_DelayGetTick();
	call	Mcal_DelayGetTick
.L1912:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11594    BaseSTMTick   = CurrSTMTick;
	mov	d9,d2
.L1914:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11595    IsTimeExpired = FALSE;
	mov	d10,#0

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11596  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11597    /* [cover parentID={FA84133F-080F-49ab-9A4E-0217120B3C1E}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11598    wait until Kernel reset is done or time has elapsed
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11599    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11600    do
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11601    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11602      ResetStatus = (uint32)EthCtrlAddPtr->KRST0.B.RSTSTAT;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11603  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11604      /* Check wait time is reached at maximum timeout configured */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11605      if((((uint32)((CurrSTMTick - BaseSTMTick) &
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11606            ETH_17_GETHMACV2_STM_TICK_OVERFLOW)) >=
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11607            NumberWaitTicks) && (ResetStatus == ETH_17_GETHMACV2_RST_NOT_EXEC))
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11608      {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11609        /* Timeout happened and reset is not completed yet*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11610        IsTimeExpired = TRUE;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11611      }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11612  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11613      /*Get current STM tick*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11614      CurrSTMTick = Mcal_DelayGetTick();
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11615    }while((ResetStatus == ETH_17_GETHMACV2_RST_NOT_EXEC) &&
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11616                                    (IsTimeExpired == FALSE));
.L180:
	ld.bu	d15,[a12]8212
	extr.u	d15,d15,#1,#1
.L1915:
	sub	d2,d9
.L1913:
	jlt.u	d2,d8,.L181
.L2754:
	jne	d15,#0,.L182
.L2755:
	mov	d10,#1
.L182:
.L181:
	call	Mcal_DelayGetTick
.L1917:
	jne	d15,#0,.L183
.L2756:
	jeq	d10,#0,.L180
.L183:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11617  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11618    /* If timeout has occurred, report Production error for timeout */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11619    /* [cover parentID={9D198E84-2A82-4e94-BCD4-C2C8FA5C5212}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11620    Report Production error if timeout has elasped
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11621    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11622    Eth_17_GEthMacV2_lDemtimeout(IsTimeExpired, EthCtrlCfgPtr->EthDemAccess);
	ld.hu	d5,[a15]42
	mov	d4,d10
.L1919:
	call	Eth_17_GEthMacV2_lDemtimeout
.L1918:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11623  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11624    /* [cover parentID={0DC778D8-21B6-4184-B6CC-DC248CF48277}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11625    Timeout elapsed
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11626    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11627    if (IsTimeExpired == FALSE)
	jne	d10,#0,.L184
.L2757:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11628    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11629      /* [cover parentID={E45B2DCD-302A-4d8b-94EA-83175C153857}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11630      Check whether RGMII mode is configured
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11631      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11632      if(((EthCtrlCfgPtr->EthCtrlProperties >> ETH_17_GETHMACV2_PHYINTF_POS)
	ld.hu	d15,[a15]40
.L1916:
	sha	d15,#-2
.L2758:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11633                      & ETH_17_GETHMACV2_PHYINTF_MSK) == ETH_17_GETHMACV2_RGMII)
	and	d15,#7
.L2759:
	jne	d15,#1,.L185
.L2760:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11634      {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11635        /* Calculate number of ticks to wait for RGMII mode */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11636        NumberWaitTicks = (ETH_17_GETHMACV2_KRNLRST_RGMII_WAITCNT/
	mov	d15,#350
.L2761:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11637                                                          DelayTickResolution);
	j	.L186
.L185:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11638      }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11639      else
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11640      {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11641        /* Calculate number of ticks to wait for MII/ RMII mode */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11642        NumberWaitTicks = (ETH_17_GETHMACV2_KRNLRST_MII_WAITCNT/
	mov	d15,#700
.L186:
	div.u	e0,d15,d11
.L1920:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11643                                                          DelayTickResolution);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11644      }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11645  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11646      /* Do not allow ticks to wait to be zero, if STM timer resolution is lower*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11647      if (NumberWaitTicks == 0U)
	eq	d15,d0,#0
.L2762:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11648      {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11649        /* Increment the ticks */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11650        NumberWaitTicks++;
	add	d8,d15,d0
.L1921:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11651      }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11652  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11653      /*Get current STM tick*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11654      CurrSTMTick   = Mcal_DelayGetTick();
	call	Mcal_DelayGetTick
.L1922:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11655      BaseSTMTick   = CurrSTMTick;
	mov	d9,d2
.L2763:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11656      IsTimeExpired = FALSE;
	mov	d15,#0

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11657  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11658      /* Wait until necessary time has elapsed */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11659      do
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11660      {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11661        /* Check wait time has reached maximum timeout configured */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11662        if(((uint32)((CurrSTMTick - BaseSTMTick) &
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11663             ETH_17_GETHMACV2_STM_TICK_OVERFLOW)) >= NumberWaitTicks)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11664        {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11665          /* Necessary time has elapsed */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11666          IsTimeExpired = TRUE;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11667        }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11668  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11669        /*Get current STM tick*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11670        CurrSTMTick = Mcal_DelayGetTick();
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11671      }while(IsTimeExpired == FALSE);
.L187:
	sub	d2,d9
.L1923:
	jlt.u	d2,d8,.L188
.L2764:
	mov	d15,#1
.L188:
	call	Mcal_DelayGetTick
.L1924:
	jeq	d15,#0,.L187
.L2765:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11672  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11673      /* [cover parentID={E10B0BAE-873D-4810-A3D4-BA199B02915C}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11674      Clear GETH Reset Status
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11675      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11676      ETH_17_GETHMACV2_LIB_RUNTIME_WRITEPERIPENDINITPROTREG
	lea	a4,[a12]8220
	mov	d4,#1
	call	Mcal_WritePeripEndInitProtReg
.L1925:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11677                    (&(EthCtrlAddPtr->KRSTCLR),(uint32)ETH_17_GETHMACV2_ENABLE);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11678  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11679      RetValue = E_OK;
	mov	d2,#0
.L1926:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11680    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11681    else
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11682    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11683       /* [cover parentID={323A6A10-92A5-4812-82DD-5492496A7001}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11684       Set return value E_NOT_OK
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11685       [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11686       RetValue = E_NOT_OK;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11687    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11688  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11689    return (RetValue);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11690  }
	ret
.L184:
	mov	d2,#1
.L1927:
	ret
.L1018:
	
__Eth_17_GEthMacV2_lResetGethCore_function_end:
	.size	Eth_17_GEthMacV2_lResetGethCore,__Eth_17_GEthMacV2_lResetGethCore_function_end-Eth_17_GEthMacV2_lResetGethCore
.L528:
	; End of function
	
	.sdecl	'.text.Eth_17_GEthMacV2_lInitGethController.Code.Cpu0',code,cluster('Eth_17_GEthMacV2_lInitGethController')
	.sect	'.text.Eth_17_GEthMacV2_lInitGethController.Code.Cpu0'
	.align	2
	

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11691  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11692  /*******************************************************************************
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11693  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11694  ** Traceability    : [cover parentID={4A55E3C7-6DEC-4384-B619-439D061926D1}]  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11695  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11696  ** Syntax           : static void Eth_17_GEthMacV2_lInitGethController(const  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11697  **                Eth_17_GEthMacV2_CoreCtrlConfigType* const EthCtrlCfgPtr)   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11698  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11699  ** Description      : Apply reset to DMA to select MII  and complete          **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11700  **                    Ethernet controller initialization process              **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11701  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11702  ** [/cover]                                                                   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11703  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11704  ** Service ID       : NA                                                      **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11705  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11706  ** Sync/Async       : Synchronous                                             **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11707  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11708  ** Reentrancy       : Non- Reentrant                                          **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11709  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11710  ** Parameters (in)  : EthCtrlCfgPtr- Pointer to ethernet controller           **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11711  **                    configuration.                                          **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11712  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11713  ** Parameters (out) : None                                                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11714  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11715  ** Return value     : None                                                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11716  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11717  *******************************************************************************/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11718  static void Eth_17_GEthMacV2_lInitGethController(const
; Function Eth_17_GEthMacV2_lInitGethController
.L359:
Eth_17_GEthMacV2_lInitGethController:	.type	func
	mov.aa	a15,a4
.L1929:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11719                      Eth_17_GEthMacV2_CoreCtrlConfigType* const EthCtrlCfgPtr)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11720  {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11721    Ifx_GETH *EthCtrlAddPtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11722    Std_ReturnType RetValue;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11723    uint8 LoopCount;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11724    uint8 RxChnlsUsed;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11725  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11726    /* Get base address of the indexed controller */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11727    EthCtrlAddPtr = Eth_17_GEthMacV2_CtrlBaseAddrPtr[EthCtrlCfgPtr->EthCtrlIdx];
	ld.bu	d15,[a15]66
.L2719:
	movh.a	a2,#@his(Eth_17_GEthMacV2_CtrlBaseAddrPtr)
	lea	a2,[a2]@los(Eth_17_GEthMacV2_CtrlBaseAddrPtr)
.L2720:
	addsc.a	a2,a2,d15,#2
	ld.a	a12,[a2]
.L1930:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11728  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11729    /* [cover parentID={042CD745-8F35-48c5-A4FB-9ACB8F079B92}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11730    Flush the required transmit queues
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11731    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11732    RetValue = Eth_17_GEthMacV2_lTxQFlush(EthCtrlCfgPtr);
	call	Eth_17_GEthMacV2_lTxQFlush
.L1928:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11733  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11734    /* Check if the Tx flush operation is successful */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11735    /* Note: If Tx flush operation is not successful, Hardware Access failure
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11736       Production error will be reported from called function. Hence, no action
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11737       needed here. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11738    /* [cover parentID={72B2C414-8A62-4ec6-8F00-3EA97C12C578}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11739    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11740    if (RetValue == E_OK)
	jne	d2,#0,.L191
.L2721:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11741    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11742      /* Get the number of Rx Channels */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11743      RxChnlsUsed = EthCtrlCfgPtr->EthNumRxChnls;
	ld.bu	d1,[a15]70
.L1932:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11744  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11745      /* [cover parentID={83A0D256-FDD9-40a7-B771-E9940BA8BDFB}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11746      Flush the required receive Queues
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11747      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11748      for(LoopCount = 0U; LoopCount < RxChnlsUsed; LoopCount++)
	mov	d0,#0
.L1933:
	j	.L192
.L193:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11749      {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11750        EthCtrlAddPtr->DMA_CH[LoopCount].RX_CONTROL.B.RPF = 1U;
	sha	d15,d0,#7
.L2722:
	addsc.a	a2,a12,d15,#0
.L2723:
	ld.bu	d15,[a2]4363
.L2724:
	or	d15,#128
	st.b	[a2]4363,d15
.L2725:
	add	d0,#1
.L1934:
	extr.u	d0,d0,#0,#8
.L192:
	jlt.u	d0,d1,.L193
.L2726:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11751      }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11752  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11753      /* Reset interrupt status and mask the interrupts */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11754      Eth_17_GEthMacV2_lDisableGethInterrupt(EthCtrlCfgPtr);
	mov.aa	a4,a15
.L1935:
	call	Eth_17_GEthMacV2_lDisableGethInterrupt
.L1931:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11755  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11756      /* [cover parentID={BBB2A1D8-24B2-46e8-BB7E-E33C898EE631}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11757      Check whether RGMII mode is configured
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11758      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11759      if (((EthCtrlCfgPtr->EthCtrlProperties>>ETH_17_GETHMACV2_PHYINTF_POS)
	ld.hu	d15,[a15]40
.L2727:
	sha	d15,#-2
.L2728:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11760                      & ETH_17_GETHMACV2_PHYINTF_MSK) == ETH_17_GETHMACV2_RGMII)
	and	d15,#7
.L2729:
	jne	d15,#1,.L194
.L2730:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11761      {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11762        /* [cover parentID={AEE234BC-7CA1-4178-9B52-155CBC2147D9}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11763        Set the PHY interface to MII mode and retain the alternate input values
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11764        Configure the TX and RX timing skew to zero
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11765        [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11766        ETH_17_GETHMACV2_SFR_RUNTIME_WRITE32(&EthCtrlAddPtr->GPCTL.U,
	ld.w	d15,[a15]4
	st.w	[a12]8200,d15
.L2731:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11767                                  (uint32)EthCtrlCfgPtr->EthGpctlRegVal);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11768  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11769        /* In RGMII mode, initialize the timing skew to zero */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11770        ETH_17_GETHMACV2_SFR_RUNTIME_WRITE32(&(EthCtrlAddPtr->SKEWCTL.U), 0U);
	mov	d15,#0
	st.w	[a12]8256,d15
.L194:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11771      }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11772  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11773      /* [cover parentID={BD364B04-B2DC-48f4-B0B7-E1DB0F23FC8F}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11774      Apply GETH MAC Kernel Reset
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11775      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11776      RetValue = Eth_17_GEthMacV2_lResetGethCore(EthCtrlCfgPtr);
	mov.aa	a4,a15
.L1936:
	call	Eth_17_GEthMacV2_lResetGethCore
.L1937:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11777  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11778      /* If Kernel Reset is failed due to hardware access failure, RetValue
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11779        will be E_NOT_OK and Hardware Access failure Production error will be
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11780        reported from called function */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11781      /* [cover parentID={4E7FC9D5-5B70-414a-A392-9A878420621E}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11782      Is Kernel Reset Successful ?
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11783      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11784      if (RetValue == E_OK)
	jne	d2,#0,.L195
.L1012:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11785      {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11786        /* [cover parentID={98FEC4FE-3AF8-4ada-895D-17BD6095C0FB}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11787        Configure selected PHY interface in GPCTL.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11788        In RGMII mode, also configure timing skew.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11789        [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11790        /*Info: In Init function, only MDIO/MII pins preparation is done.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11791        Rest of Init part will be done in SetController mode, when the API is
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11792        called for first time */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11793        Eth_17_GEthMacV2_lPhyIfModeSkewCfg(EthCtrlCfgPtr);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11794  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11795        /* Apply software reset to DMA.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11796        /* PHY interface is selected by DMA_reset.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11797        /*Info: It is assumed, that PHY is already configured by Ethernet
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11798        Transceiver  driver and input clock from PHY is available*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11799        RetValue = Eth_17_GEthMacV2_lResetDma(EthCtrlCfgPtr->EthCtrlIdx);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11800  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11801        /* [cover parentID={E72AFB73-C3BD-4bfe-A307-54CF5EDA3FF7}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11802        DMA Reset is successful
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11803        [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11804        /* If DMA Reset is not successful, it means PHY interface could not be
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11805        configured.Function will return E_NOT_OK and also Hardware Access failure
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11806        Production error will be reported from called function */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11807        if(RetValue == E_OK)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11808        {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11809          /* [cover parentID={F7EEE0E6-CAD9-4f06-8A68-3CE6DB36732A}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11810          Initialize the GETH Core- MAC,MTL and DMA initialization
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11811          [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11812          Eth_17_GEthMacV2_lGethCoreInit(EthCtrlCfgPtr);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11813        }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11814        /* [cover parentID={1FAFCF37-65FF-4919-9E06-F748373213CA}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11815        If DMA Reset is failed due to any hardware access failure,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11816        Hardware Access failure Production error will be reported from called
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11817        function. Hence no action needed here.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11818        [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11819      }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11820    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11821  }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11822  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11823  /*******************************************************************************
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11824  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11825  ** Traceability    : [cover parentID={E6F865F3-A144-4919-B160-E68F6C278509}]  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11826  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11827  ** Syntax           : static void Eth_17_GEthMacV2_lGethCoreInit              **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11828  **                           (const Eth_17_GEthMacV2_CoreCtrlConfigType*      **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11829  **                                                     const EthCtrlCfgPtr)   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11830  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11831  ** Description      : Configure MAC,MTL and DMA as per config root            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11832  **                    parameters                                              **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11833  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11834  ** [/cover]                                                                   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11835  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11836  ** Service ID       : NA                                                      **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11837  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11838  ** Sync/Async       : Synchronous                                             **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11839  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11840  ** Reentrancy       : Non- Reentrant                                          **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11841  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11842  ** Parameters (in)  : EthCtrlCfgPtr- Pointer to ethernet Controller           **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11843  **                    Configuration.                                          **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11844  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11845  ** Parameters (out) : None                                                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11846  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11847  ** Return value     : None                                                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11848  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11849  *******************************************************************************/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11850  static void Eth_17_GEthMacV2_lGethCoreInit(
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11851                const Eth_17_GEthMacV2_CoreCtrlConfigType* const EthCtrlCfgPtr)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11852  {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11853  #if (ETH_17_GETHMACV2_GLOBALTIMESUPPORT == STD_ON)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11854    Std_ReturnType RetValue = E_NOT_OK;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11855  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11856    Eth_17_GEthMacV2_CtrlStatusType *EthLocalCoreStatusPtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11857  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11858    /* Get controller status */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11859    EthLocalCoreStatusPtr = Eth_17_GEthMacV2_lGetCtrlStatusPtr(
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11860                                         EthCtrlCfgPtr->EthCtrlIdx);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11861  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11862    /* Stop MAC and DMA transmission and reception */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11863    Eth_17_GEthMacV2_CtrlBaseAddrPtr
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11864      [EthCtrlCfgPtr->EthCtrlIdx]->MAC_CONFIGURATION.U =
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11865      (uint32)(Eth_17_GEthMacV2_CtrlBaseAddrPtr
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11866                [EthCtrlCfgPtr->EthCtrlIdx]->MAC_CONFIGURATION.U
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11867                          & (uint32)ETH_17_GETHMACV2_MAC_TXRX_DISABLEMASK);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11868  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11869    /* Do DMA (Sub block of GETH IP)configuration.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11870    Eth_17_GEthMacV2_lDmaCoreInit(EthCtrlCfgPtr);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11871  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11872    /* Do MTL core (Sub block of GETH IP)configuration.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11873    Eth_17_GEthMacV2_lMtlCoreInit(EthCtrlCfgPtr);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11874  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11875    /* Do MAC core(Sub block of GETH IP) configuration.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11876    Eth_17_GEthMacV2_lMacCoreInit(EthCtrlCfgPtr);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11877  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11878  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11879  #if (ETH_17_GETHMACV2_GLOBALTIMESUPPORT == STD_ON)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11880    /* Initialize timer for MAC Timestamp feature for clock synchronization
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11881    as per IEEE 1588-2008 PTP.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11882    /* If Timer Init is not successful,the function will return E_NOT_OK and
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11883    also Hardware Access failure Production error will be reported from called
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11884    function */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11885    RetValue = Eth_17_GEthMacV2_lTimerInit(EthCtrlCfgPtr);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11886  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11887    /* [cover parentID={78CA4680-476E-4077-B189-EC9F69A1B17A}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11888    If Timer initialzation is successful
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11889    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11890    if(RetValue == E_OK)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11891  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11892    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11893      /* [cover parentID={AF420BBF-EE14-4ee4-9A06-3B9A8F12654B}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11894      Set Controller Status to Initialized
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11895      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11896      EthLocalCoreStatusPtr->EthRunTimeOpertnData.CtrlConfigStatus =
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11897                                            ETH_17_GETHMACV2_CTRL_INITIALIZED;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11898  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11899      /* Ethernet controller is successfully initialized Report Pass to
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11900      Mcal_Wrapper*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11901      /* [cover parentID={C10E9C74-E6CC-4133-A63F-3AAFCAB3177D}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11902      Report Pre Passed to Mcal_Wrapper module for all Production Errors
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11903      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11904      /* Report all Production errors as prepass (except ETH_E_ACCESS)*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11905      Eth_17_GEthMacV2_lDemReportAllErrorPass(EthCtrlCfgPtr);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11906    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11907  }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11908  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11909  /*******************************************************************************
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11910  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11911  ** Traceability    : [cover parentID={DA969C70-4A03-4e08-970F-E25B2F5A17CF}]  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11912  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11913  ** Syntax           : static void Eth_17_GEthMacV2_lInitGlobalVar (           **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11914  **                    Eth_17_GEthMacV2_CtrlStatusType* const EthCoreStatusPtr)**
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11915  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11916  ** Description      : Initialize global variables                             **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11917  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11918  ** [/cover]                                                                   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11919  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11920  ** Service ID       : NA                                                      **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11921  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11922  ** Sync/Async       : Synchronous                                             **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11923  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11924  ** Reentrancy       : Non- Reentrant                                          **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11925  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11926  ** Parameters (in)  : None                                                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11927  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11928  ** Parameters (out) : EthCoreStatusPtr- Pointer to Ethernet controller status,**
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11929  **                     used to access the global variables for initialization **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11930  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11931  ** Return value     : None                                                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11932  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11933  *******************************************************************************/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11934  static void Eth_17_GEthMacV2_lInitGlobalVar(
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11935                      Eth_17_GEthMacV2_CtrlStatusType* const EthCoreStatusPtr)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11936  {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11937    uint8 LoopCount;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11938  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11939    /*Initialize Statistics Counter structure*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11940    EthCoreStatusPtr->EthStatisticsCounters.CRCErrorFrameCounter.Count = 0U;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11941    EthCoreStatusPtr->EthStatisticsCounters.UnderSizeFrameCounter.Count = 0U;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11942    EthCoreStatusPtr->EthStatisticsCounters.OverSizeFrameCounter.Count = 0U;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11943    EthCoreStatusPtr->EthStatisticsCounters.AlignmentErrorFrameCounter.Count = 0U;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11944    EthCoreStatusPtr->EthStatisticsCounters.RxFramesLostCounter.Count = 0U;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11945  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11946    EthCoreStatusPtr->EthStatisticsCounters.CRCErrorFrameCounter.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11947                                     DemReportedCount = 0U;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11948    EthCoreStatusPtr->EthStatisticsCounters.UnderSizeFrameCounter.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11949                                     DemReportedCount = 0U;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11950    EthCoreStatusPtr->EthStatisticsCounters.OverSizeFrameCounter.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11951                                     DemReportedCount = 0U;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11952    EthCoreStatusPtr->EthStatisticsCounters.AlignmentErrorFrameCounter.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11953                                     DemReportedCount = 0U;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11954    EthCoreStatusPtr->EthStatisticsCounters.RxFramesLostCounter.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11955                                     DemReportedCount = 0U;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11956  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11957    EthCoreStatusPtr->EthStatisticsCounters.SingleCollisionCounter.Count = 0U;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11958    EthCoreStatusPtr->EthStatisticsCounters.MultipleCollisionCounter.Count = 0U;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11959    EthCoreStatusPtr->EthStatisticsCounters.LateCollisionCounter.Count = 0U;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11960  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11961    EthCoreStatusPtr->EthStatisticsCounters.SingleCollisionCounter.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11962                                 DemReportedCount = 0U;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11963    EthCoreStatusPtr->EthStatisticsCounters.MultipleCollisionCounter.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11964                                 DemReportedCount = 0U;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11965    EthCoreStatusPtr->EthStatisticsCounters.LateCollisionCounter.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11966                                 DemReportedCount = 0U;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11967  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11968      /* Initialize stored MAC address as 0 */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11969    for(LoopCount = 0U; LoopCount < ETH_17_GETHMACV2_MACADDRESS_LEN; LoopCount++)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11970    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11971      EthCoreStatusPtr->EthRunTimeOpertnData.EthUnicastMacAddress[LoopCount] = 0U;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11972    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11973  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11974    /* Set Controller Mode as DOWN in default. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11975    EthCoreStatusPtr->EthRunTimeOpertnData.EthControllerMode = ETH_MODE_DOWN;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11976  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11977    /* Set Previous Controller Mode as DOWN in default. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11978    EthCoreStatusPtr->EthRunTimeOpertnData.PrevEthControllerMode = ETH_MODE_DOWN;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11979  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11980    /* Set the MII interface configuration status as Not configured. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11981    EthCoreStatusPtr->EthRunTimeOpertnData.CtrlConfigStatus =
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11982                                        ETH_17_GETHMACV2_CTRL_NOT_INITIALIZED;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11983  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11984    /* Set FilterOpenStatus as FALSE*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11985    EthCoreStatusPtr->EthRunTimeOpertnData.AddressFilterOpenStat = FALSE;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11986  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11987  #if(ETH_17_GETHMACV2_GLOBALTIMESUPPORT == STD_ON)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11988    /* Set the Rx Timestamp DataPtr for all FIFOs to NULL */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11989    for (LoopCount = 0U;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11990         LoopCount < ETH_17_GETHMACV2_MAXCHLS_SUPPORTED; LoopCount++)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11991    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11992      EthCoreStatusPtr->EthRunTimeOpertnData.RxTmStmpDataPtr[LoopCount] =
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11993                                                                  NULL_PTR;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11994    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11995  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11996  }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11997  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11998  /*******************************************************************************
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 11999  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12000  ** Traceability    : [cover parentID={084292ED-DAEE-4b33-AD04-7D1AF3FA6716}]  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12001  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12002  ** Syntax           : LOCAL_INLINE void Eth_17_GEthMacV2_lPhyIfModeSkewCfg(   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12003  **                       const Eth_17_GEthMacV2_CoreCtrlConfigType *          **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12004  **                       const EthCtrlCfgPtr)                                 **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12005  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12006  ** Description      : This function configures GPCTL register to choose the   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12007  **                    selected PHY interface and the alternate inputs.        **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12008  **                    Also configures the timing skew in RGMII mode.          **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12009  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12010  ** [/cover]                                                                   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12011  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12012  ** Service ID       : NA                                                      **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12013  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12014  ** Sync/Async       : Synchronous                                             **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12015  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12016  ** Reentrancy       : Non- Reentrant                                          **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12017  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12018  ** Parameters (in)  : EthCtrlCfgPtr- Pointer to Ethernet controller           **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12019  **                    configuration.                                          **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12020  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12021  ** Parameters (out) : None                                                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12022  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12023  ** Return value     : None                                                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12024  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12025  *******************************************************************************/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12026  LOCAL_INLINE void Eth_17_GEthMacV2_lPhyIfModeSkewCfg(const
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12027                      Eth_17_GEthMacV2_CoreCtrlConfigType* const EthCtrlCfgPtr)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12028  {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12029    Ifx_GETH *EthCtrlAddPtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12030    uint32 GptclValue;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12031  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12032    /*Before starting this function, all Port/Pin configuration should completed*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12033    /* Info: Port Configuration is done by Port driver. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12034    EthCtrlAddPtr = Eth_17_GEthMacV2_CtrlBaseAddrPtr[EthCtrlCfgPtr->EthCtrlIdx];
	ld.bu	d15,[a15]66
.L2732:
	movh.a	a2,#@his(Eth_17_GEthMacV2_CtrlBaseAddrPtr)
	lea	a2,[a2]@los(Eth_17_GEthMacV2_CtrlBaseAddrPtr)
.L2733:
	addsc.a	a2,a2,d15,#2
	ld.a	a2,[a2]
.L1938:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12035  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12036    /* [cover parentID={0ADB901B-425C-4c4c-A703-4023F851F264}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12037    Configure GPCTL register to choose selected PHY interface and alternate inputs
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12038    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12039    GptclValue = (((((uint32)EthCtrlCfgPtr->
	ld.hu	d15,[a15]40
.L2734:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12040        EthCtrlProperties >> (uint32)ETH_17_GETHMACV2_PHYINTF_POS) &
	extr.u	d15,d15,#2,#3
.L2735:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12041        (uint32)ETH_17_GETHMACV2_PHYINTF_MSK) <<
	sh	d0,d15,#22
.L2736:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12042        (uint32)ETH_17_GETHMACV2_GPTCL_PHY_POS) |
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12043        (uint32) EthCtrlCfgPtr->EthGpctlRegVal);
	ld.w	d15,[a15]4
.L1940:
	or	d0,d15
.L2737:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12044  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12045    ETH_17_GETHMACV2_SFR_RUNTIME_WRITE32(&EthCtrlAddPtr->GPCTL.U, GptclValue);
	st.w	[a2]8200,d0
.L2738:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12046  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12047    /* In RGMII mode, configure TX/RX Clock delay for skew timing */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12048    /* [cover parentID={F981B1D2-3B15-4771-9949-5012F18E2351}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12049    Check whether RGMII mode is configured
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12050    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12051    if(((EthCtrlCfgPtr->EthCtrlProperties >> ETH_17_GETHMACV2_PHYINTF_POS) &
	ld.hu	d15,[a15]40
.L2739:
	sha	d15,#-2
.L2740:
	and	d15,#7
.L2741:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12051    if(((EthCtrlCfgPtr->EthCtrlProperties >> ETH_17_GETHMACV2_PHYINTF_POS) &      (inlined)
	jne	d15,#1,.L196
.L2742:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12052                        ETH_17_GETHMACV2_PHYINTF_MSK) == ETH_17_GETHMACV2_RGMII)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12053    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12054      /* [cover parentID={E7F3F821-3EEB-469c-8F58-3613727F9531}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12055      Configure skew control register to the specified Tx and Rx skew timing
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12056      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12057      ETH_17_GETHMACV2_SFR_RUNTIME_WRITE32(&(EthCtrlAddPtr->SKEWCTL.U),
	ld.w	d15,[a15]
	and	d0,d15,#15
.L1941:
	and	d15,#240
	sh	d15,#4
	or	d0,d15
	st.w	[a2]8256,d0

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12051    if(((EthCtrlCfgPtr->EthCtrlProperties >> ETH_17_GETHMACV2_PHYINTF_POS) &      (inlined)
.L196:
	ld.bu	d4,[a15]66
	call	Eth_17_GEthMacV2_lResetDma
.L1939:
	jne	d2,#0,.L197
.L2743:
	mov.aa	a4,a15
.L1942:
	j	Eth_17_GEthMacV2_lGethCoreInit
.L197:
.L195:
.L191:
	ret
.L1004:
	
__Eth_17_GEthMacV2_lInitGethController_function_end:
	.size	Eth_17_GEthMacV2_lInitGethController,__Eth_17_GEthMacV2_lInitGethController_function_end-Eth_17_GEthMacV2_lInitGethController
.L523:
	; End of function
	
	.sdecl	'.text.Eth_17_GEthMacV2_lGethCoreInit.Code.Cpu0',code,cluster('Eth_17_GEthMacV2_lGethCoreInit')
	.sect	'.text.Eth_17_GEthMacV2_lGethCoreInit.Code.Cpu0'
	.align	2
	
; Function Eth_17_GEthMacV2_lGethCoreInit
.L361:
Eth_17_GEthMacV2_lGethCoreInit:	.type	func
	mov.aa	a12,a4
.L1944:
	ld.bu	d4,[a12]66
	call	Eth_17_GEthMacV2_lGetCtrlStatusPtr
.L1943:
	mov.aa	a15,a2
.L1946:
	ld.bu	d15,[a12]66
.L2829:
	movh.a	a2,#@his(Eth_17_GEthMacV2_CtrlBaseAddrPtr)
.L1945:
	lea	a2,[a2]@los(Eth_17_GEthMacV2_CtrlBaseAddrPtr)
.L2830:
	addsc.a	a2,a2,d15,#2
	ld.a	a2,[a2]
.L2831:
	movh.a	a4,#@his(Eth_17_GEthMacV2_CtrlBaseAddrPtr)
	lea	a4,[a4]@los(Eth_17_GEthMacV2_CtrlBaseAddrPtr)
.L2832:
	addsc.a	a4,a4,d15,#2
	ld.a	a4,[a4]
.L2833:
	ld.w	d15,[a4]
.L2834:
	insert	d15,d15,#0,#0,#2
.L2835:
	st.w	[a2],d15
.L2836:
	mov.aa	a4,a12
.L1947:
	call	Eth_17_GEthMacV2_lDmaCoreInit
.L1948:
	mov.aa	a4,a12
.L1949:
	call	Eth_17_GEthMacV2_lMtlCoreInit
.L1950:
	mov.aa	a4,a12
.L1951:
	call	Eth_17_GEthMacV2_lMacCoreInit
.L1952:
	mov	d15,#1
.L2837:
	st.b	[a15]2,d15
.L2838:
	mov.aa	a4,a12
.L1953:
	j	Eth_17_GEthMacV2_lDemReportAllErrorPass
.L1045:
	
__Eth_17_GEthMacV2_lGethCoreInit_function_end:
	.size	Eth_17_GEthMacV2_lGethCoreInit,__Eth_17_GEthMacV2_lGethCoreInit_function_end-Eth_17_GEthMacV2_lGethCoreInit
.L543:
	; End of function
	
	.sdecl	'.text.Eth_17_GEthMacV2_lInitGlobalVar.Code.Cpu0',code,cluster('Eth_17_GEthMacV2_lInitGlobalVar')
	.sect	'.text.Eth_17_GEthMacV2_lInitGlobalVar.Code.Cpu0'
	.align	2
	
; Function Eth_17_GEthMacV2_lInitGlobalVar
.L363:
Eth_17_GEthMacV2_lInitGlobalVar:	.type	func
	mov	d15,#0
.L1954:
	st.w	[a4]20,d15
.L2843:
	st.w	[a4]28,d15
.L2844:
	st.w	[a4]36,d15
.L2845:
	st.w	[a4]44,d15
.L2846:
	st.w	[a4]12,d15
.L2847:
	st.w	[a4]24,d15
.L2848:
	st.w	[a4]32,d15
.L2849:
	st.w	[a4]40,d15
.L2850:
	st.w	[a4]48,d15
.L2851:
	st.w	[a4]16,d15
.L2852:
	st.w	[a4]52,d15
.L2853:
	st.w	[a4]60,d15
.L2854:
	st.w	[a4]68,d15
.L2855:
	st.w	[a4]56,d15
.L2856:
	st.w	[a4]64,d15
.L2857:
	st.w	[a4]72,d15
.L2858:
	mov	d0,d15
.L1956:
	j	.L198
.L199:
	addsc.a	a15,a4,d15,#0
.L1957:
	st.b	[a15]3,d0
.L1958:
	add	d15,#1
.L198:
	jlt.u	d15,#6,.L199
.L2859:
	mov	d15,#0
.L1955:
	st.b	[a4],d15
.L2860:
	st.b	[a4]1,d15
.L2861:
	st.b	[a4]2,d15
.L2862:
	st.b	[a4]9,d15
.L2863:
	ret
.L1049:
	
__Eth_17_GEthMacV2_lInitGlobalVar_function_end:
	.size	Eth_17_GEthMacV2_lInitGlobalVar,__Eth_17_GEthMacV2_lInitGlobalVar_function_end-Eth_17_GEthMacV2_lInitGlobalVar
.L548:
	; End of function
	
	.sdecl	'.text.Eth_17_GEthMacV2_lResetDma.Code.Cpu0',code,cluster('Eth_17_GEthMacV2_lResetDma')
	.sect	'.text.Eth_17_GEthMacV2_lResetDma.Code.Cpu0'
	.align	2
	

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12058      (((uint32)((uint32)(EthCtrlCfgPtr->EthSkewDelay &
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12059      ETH_17_GETHMACV2_TXSKEW_MASK) << (uint32) IFX_GETH_SKEWCTL_TXCFG_OFF)) |
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12060      ((uint32)((uint32)((EthCtrlCfgPtr->EthSkewDelay &
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12061              ETH_17_GETHMACV2_RXSKEW_MASK) << ETH_17_GETHMACV2_RXSKEW_OFF)))));
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12062    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12063  }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12064  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12065  /*******************************************************************************
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12066  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12067  ** Traceability    : [cover parentID={3929C939-A285-49aa-AE6A-91F9843DAA4E}]  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12068  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12069  ** Syntax           : static Std_ReturnType Eth_17_GEthMacV2_lResetDma        **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12070  **                      (const uint8 CtrlIdx)                                 **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12071  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12072  * Description      : Apply software reset to DMA                              **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12073  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12074  ** [/cover]                                                                   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12075  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12076  ** Service ID       : NA                                                      **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12077  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12078  ** Sync/Async       : Synchronous                                             **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12079  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12080  ** Reentrancy       : NA                                                      **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12081  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12082  ** Parameters (in)  : CtrlIdx       -  Index of Eth Controller within the     **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12083  **                                     context of the Ethernet driver.        **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12084  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12085  ** Parameters (out) : None                                                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12086  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12087  ** Return value     : E_OK     - DMA Reset finished successfully              **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12088  **                    E_NOT_OK - DMA Reset is not successful                  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12089  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12090  *******************************************************************************/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12091  static Std_ReturnType Eth_17_GEthMacV2_lResetDma(const uint8 CtrlIdx)
; Function Eth_17_GEthMacV2_lResetDma
.L365:
Eth_17_GEthMacV2_lResetDma:	.type	func

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12092  {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12093    uint32 NoOfSpbCyclesToWait;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12094    uint32 DmaResetFinished;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12095    uint32 DmaResetWaitTicks;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12096    uint32 BaseSTMTick;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12097    uint32 CurrSTMTick;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12098    uint32 DelayTickResolution;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12099    Ifx_GETH *EthCtrlAddPtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12100    const Eth_17_GEthMacV2_CoreCtrlConfigType *EthLocalCtrlCfgPtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12101    Std_ReturnType RetValue;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12102    boolean IsTimeExpired;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12103  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12104    EthCtrlAddPtr = Eth_17_GEthMacV2_CtrlBaseAddrPtr[CtrlIdx];
	movh.a	a15,#@his(Eth_17_GEthMacV2_CtrlBaseAddrPtr)
	lea	a15,[a15]@los(Eth_17_GEthMacV2_CtrlBaseAddrPtr)
.L2868:
	addsc.a	a15,a15,d4,#2
	ld.a	a15,[a15]
.L1960:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12105    EthLocalCtrlCfgPtr = Eth_17_GEthMacV2_lGetCtrlConfigPtr(CtrlIdx);
	call	Eth_17_GEthMacV2_lGetCtrlConfigPtr
.L1959:
	mov.aa	a12,a2
.L1962:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12106  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12107    /*In default set RetVal is E_NOT_OK */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12108    /* [cover parentID={7DCDEAAE-EF3E-4301-B2EE-4C302BAB9DA6}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12109    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12110    RetValue = E_NOT_OK;
	mov	d9,#1
.L1963:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12111  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12112    /* Hardware Errata/Application Hint - GETH_AI.H001( Preparation
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12113    for Software Reset) is implemented below.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12114    That is, after applying DMA reset, wait for Wait 4 fSPB cycles,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12115    then check if DMA_MODE.SWR = 0B*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12116    /* Get STM timer current resolution*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12117    DelayTickResolution = Mcal_DelayTickResolution();
	call	Mcal_DelayTickResolution
.L1961:
	mov	d10,d2
.L1965:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12118  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12119    /* Calculate SPB cycles in nanosecond to wait after DMA reset */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12120    NoOfSpbCyclesToWait = (uint32)(ETH_17_GETHMACV2_DMA_RESET_WAITCYCLE *
	mov	d15,#40
.L1967:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12121                                      ETH_17_GETHMACV2_FSPB_PERIOD_IN_NANOSEC);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12122  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12123    /* Calculate number of ticks to wait .That is 4 fSPB cycles*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12124    DmaResetWaitTicks = (NoOfSpbCyclesToWait / DelayTickResolution);
	div.u	e0,d15,d10
.L1969:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12125  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12126    /* Do not allow ticks to wait to be zero, if STM timer resolution is lower*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12127    /* [cover parentID={6B33E6B9-12BD-4c25-9DFE-DFB6D0AD086E}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12128    If Stm resolution is zero
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12129    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12130    if(DmaResetWaitTicks == 0U)
	eq	d15,d0,#0
.L1968:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12131    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12132      /* [cover parentID={6D7B633D-5534-4c49-AF4F-8164AD20F65B}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12133      Increment the ticks.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12134      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12135      DmaResetWaitTicks++;
	add	d8,d15,d0
.L1970:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12136    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12137  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12138    /* [cover parentID={32C3D305-ABC8-45a0-8320-059930048A07}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12139    Apply Software Reset to DMA
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12140    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12141    EthCtrlAddPtr->DMA_MODE.B.SWR = (uint8)ETH_17_GETHMACV2_DMA_SWR;
	ld.bu	d15,[a15]4096
.L2869:
	or	d15,#1
	st.b	[a15]4096,d15
.L2870:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12142  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12143    /*Get current STM tick*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12144    CurrSTMTick   = Mcal_DelayGetTick();
	call	Mcal_DelayGetTick
.L1964:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12145    BaseSTMTick   = CurrSTMTick;
	mov	d11,d2
.L1972:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12146    IsTimeExpired = FALSE;
	mov	d15,#0

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12147  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12148    /* [cover parentID={2E044AE0-F075-4d5e-B53E-A637F0B3C9DB}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12149    Wait for the configured number of CSR clock cycles to check for reset
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12150    completion
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12151    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12152    do
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12153    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12154      /* Check wait time is reached at DMA reset wait time*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12155      if(((uint32)((CurrSTMTick - BaseSTMTick) &
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12156           ETH_17_GETHMACV2_STM_TICK_OVERFLOW)) >= DmaResetWaitTicks)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12157      {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12158        /* Required cycles have elapsed */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12159        IsTimeExpired = TRUE;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12160      }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12161      /*Get current STM tick*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12162      CurrSTMTick = Mcal_DelayGetTick();
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12163    }while(IsTimeExpired == FALSE);
.L200:
	sub	d2,d11
.L1971:
	jlt.u	d2,d8,.L201
.L2871:
	mov	d15,#1
.L201:
	call	Mcal_DelayGetTick
.L1974:
	jeq	d15,#0,.L200
.L2872:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12164  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12165    /* Calculate number of ticks to wait,until DMA reset is finished*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12166    DmaResetWaitTicks  = (ETH_17_GETHMACV2_MAXTIMEOUT_COUNT /DelayTickResolution);
	mov	d15,#3125
.L1973:
	sh	d15,#5
.L2873:
	div.u	e0,d15,d10
.L1976:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12167  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12168    /* Do not allow ticks to wait to be zero, if STM timer resolution is lower*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12169    if(DmaResetWaitTicks == 0U)
	eq	d15,d0,#0
.L2874:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12170    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12171      /* Increment the ticks */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12172      DmaResetWaitTicks++;
	add	d8,d15,d0
.L1977:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12173    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12174  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12175    /*Get current STM tick*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12176    CurrSTMTick   = Mcal_DelayGetTick();
	call	Mcal_DelayGetTick
.L2875:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12177    BaseSTMTick   = CurrSTMTick;
	mov	d10,d2
.L1966:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12178    IsTimeExpired = FALSE;
	mov	d11,#0

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12179  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12180    /* Checking in a time out loop if DMA reset if completed. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12181    /* [cover parentID={62684A9D-72F2-4ccb-8ED0-8785A47E8431}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12182    Wait until DMA reset completed or Timeout is elapsed
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12183    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12184    do
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12185    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12186      /* If DMA reset is finished, zero should be read in the SWR bit. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12187      DmaResetFinished = (uint32)(EthCtrlAddPtr->DMA_MODE.B.SWR);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12188  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12189      /* Check wait time is reached at maximum timeout configured*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12190      if((((uint32)((CurrSTMTick - BaseSTMTick) &
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12191                    ETH_17_GETHMACV2_STM_TICK_OVERFLOW)) >= DmaResetWaitTicks) &&
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12192                   (DmaResetFinished == (uint32)ETH_17_GETHMACV2_DMA_SWR))
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12193      {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12194        /*Timeout Happened and DMA reset is not finished yet*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12195        IsTimeExpired = TRUE;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12196      }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12197      /*Get current STM tick*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12198      CurrSTMTick = Mcal_DelayGetTick();
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12199    }while((DmaResetFinished == (uint32)ETH_17_GETHMACV2_DMA_SWR) &&
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12200                                     (IsTimeExpired == FALSE));
.L202:
	ld.bu	d15,[a15]4096
.L1978:
	and	d15,#1
.L2876:
	sub	d2,d10
.L1975:
	jlt.u	d2,d8,.L203
.L2877:
	jeq	d15,#0,.L204
.L2878:
	mov	d11,#1
.L204:
.L203:
	call	Mcal_DelayGetTick
.L1979:
	jeq	d15,#0,.L205
.L2879:
	jeq	d11,#0,.L202
.L205:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12201  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12202    /* [cover parentID={E6422B66-37C0-4e88-85C5-7EC8A610C3EC}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12203    Check if Timeout is elapsed
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12204    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12205    /* If timeout has occurred, report Production error for timeout */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12206    Eth_17_GEthMacV2_lDemtimeout(IsTimeExpired,EthLocalCtrlCfgPtr->EthDemAccess);
	ld.hu	d5,[a12]42
	mov	d4,d11
.L1981:
	call	Eth_17_GEthMacV2_lDemtimeout
.L1980:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12207  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12208    /* [cover parentID={C101A226-4D8A-45e2-8B56-02695C92AFC7}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12209    Timeout elapsed
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12210    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12211    if (IsTimeExpired == FALSE)
	jne	d11,#0,.L206
.L2880:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12212    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12213      /* [cover parentID={A4885C88-0923-4ecf-8AD4-36BB0E52229D}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12214      set return value E_OK
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12215      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12216      RetValue = E_OK;
	mov	d9,#0
.L206:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12217    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12218  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12219    return (RetValue);
	mov	d2,d9
.L1982:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12220  }
	ret
.L1053:
	
__Eth_17_GEthMacV2_lResetDma_function_end:
	.size	Eth_17_GEthMacV2_lResetDma,__Eth_17_GEthMacV2_lResetDma_function_end-Eth_17_GEthMacV2_lResetDma
.L553:
	; End of function
	
	.sdecl	'.text.Eth_17_GEthMacV2_lMacCoreInit.Code.Cpu0',code,cluster('Eth_17_GEthMacV2_lMacCoreInit')
	.sect	'.text.Eth_17_GEthMacV2_lMacCoreInit.Code.Cpu0'
	.align	2
	

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12221  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12222  /*******************************************************************************
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12223  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12224  ** Traceability    : [cover parentID={ED9E9EB3-0CBE-4b6e-88BC-ED2DD2525C3A}]  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12225  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12226  ** Syntax           : static void Eth_17_GEthMacV2_lMacCoreInit               **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12227  **                   (const Eth_17_GEthMacV2_ConfigType* const EthCtrlCfgPtr) **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12228  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12229  ** Description      : Configure MAC core as per configuration                 **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12230  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12231  ** [/cover]                                                                   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12232  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12233  ** Service ID       : NA                                                      **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12234  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12235  ** Sync/Async       : Synchronous                                             **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12236  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12237  ** Reentrancy       : Non- Reentrant                                          **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12238  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12239  ** Parameters (in)  : EthCtrlCfgPtr- Pointer to Ethernet Controller           **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12240  **                    Configuration.                                          **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12241  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12242  ** Parameters (out) : None                                                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12243  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12244  ** Return value     : None                                                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12245  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12246  *******************************************************************************/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12247  static void Eth_17_GEthMacV2_lMacCoreInit(
; Function Eth_17_GEthMacV2_lMacCoreInit
.L367:
Eth_17_GEthMacV2_lMacCoreInit:	.type	func
	mov.aa	a12,a4
.L1984:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12248                const Eth_17_GEthMacV2_CoreCtrlConfigType* const EthCtrlCfgPtr)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12249  {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12250    Ifx_GETH *EthCtrlAddPtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12251    Eth_17_GEthMacV2_CtrlStatusType *EthLocalCoreStatusPtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12252    uint32 MacConfigVal;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12253    uint8 LoopCount;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12254    uint8 EthOpMode;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12255  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12256    /* Get controller status */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12257    EthLocalCoreStatusPtr = Eth_17_GEthMacV2_lGetCtrlStatusPtr(
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12258                                           EthCtrlCfgPtr->EthCtrlIdx);
	ld.bu	d4,[a12]66
	call	Eth_17_GEthMacV2_lGetCtrlStatusPtr
.L1983:
	mov.aa	a13,a2
.L1986:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12259  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12260    EthCtrlAddPtr = Eth_17_GEthMacV2_CtrlBaseAddrPtr[EthCtrlCfgPtr->EthCtrlIdx];
	ld.bu	d15,[a12]66
.L2889:
	movh.a	a15,#@his(Eth_17_GEthMacV2_CtrlBaseAddrPtr)
	lea	a15,[a15]@los(Eth_17_GEthMacV2_CtrlBaseAddrPtr)
.L2890:
	addsc.a	a15,a15,d15,#2
	ld.a	a14,[a15]
.L1987:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12261  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12262    /* [cover parentID={AF6035B7-C361-4447-939D-85332B6AC1F1}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12263    Configure Ethernet speed (10 or 100 or 1000 Mbps)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12264    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12265    MacConfigVal = ((uint32)EthCtrlCfgPtr->EthCtrlProperties &
	ld.hu	d0,[a12]40
.L2891:
	and	d15,d0,#1
.L2892:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12266                      ETH_17_GETHMACV2_PS_MSK) << (uint32)15U;
	sh	d1,d15,#15
.L2893:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12267  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12268    MacConfigVal |= (((uint32)EthCtrlCfgPtr->EthCtrlProperties >>
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12269                    ETH_17_GETHMACV2_FES_POS) & ETH_17_GETHMACV2_FES_MSK) << 14U;
	extr.u	d15,d0,#1,#1
.L2894:
	sh	d15,d15,#14
.L1988:
	or	d1,d15
.L2895:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12270  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12271    EthOpMode = (uint8)((EthCtrlCfgPtr->EthCtrlProperties) >>
	sha	d0,#-5
.L2896:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12272                      ETH_17_GETHMACV2_OPMODE_POS) & ETH_17_GETHMACV2_OPMODE_MSK;
	and	d15,d0,#1
.L1990:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12273  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12274    /* Initialize MAC config and Tx/Rx flow control registers. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12275    /* [cover parentID={5474C8E3-4618-46f1-B815-5C45B03FF738}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12276    If OpMode is FULL DUPLEX
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12277    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12278    if(EthOpMode == ETH_17_GETHMACV2_FULL_DUPLEX)
	jeq	d15,#0,.L208
.L2897:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12279    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12280      /* [cover parentID={CA918CCF-E84E-414e-AA57-B525C3D1092D}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12281      Write MAC config register for Full Duplex mode
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12282      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12283      MacConfigVal |= (uint32)(ETH_17_GETHMACV2_MAC_INIT_FDX_CONF);
	mov	d15,#2177
.L1991:
	j	.L209
.L208:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12284    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12285    else
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12286    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12287      /* [cover parentID={91EAB22F-E95A-4cf3-8AA4-0187C518F05D}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12288      Write MAC config register for Half Duplex mode
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12289      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12290      MacConfigVal |= (uint32)(ETH_17_GETHMACV2_MAC_INIT_HDX_CONF);
	mov	d15,#2049
.L209:
	sh	d15,#6
.L2898:
	or	d8,d1,d15
.L1989:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12291    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12292  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12293    /* [cover parentID={5C93BDE6-1D7F-46c2-9BC2-FA6885FC6475}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12294    Configure MAC Packet Filter register
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12295    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12296    EthCtrlAddPtr->MAC_PACKET_FILTER.U = ETH_17_GETHMACV2_MAC_FILT_INIT_CONF;
	mov	d15,#0
.L2899:
	st.w	[a14]8,d15
.L2900:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12297  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12298    /* Clear MAC Address filter Registers 0 to 31 */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12299    Eth_17_GEthMacV2_lClearAllAddressFilters(EthCtrlCfgPtr->EthCtrlIdx);
	ld.bu	d4,[a12]66
	call	Eth_17_GEthMacV2_lClearAllAddressFilters
.L1985:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12300  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12301    /* [cover parentID={7E8F45A4-8277-4796-92C5-AAD52B2D3BA4}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12302    Set the configured unicast MAC address in MAC Address register 0
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12303    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12304    Eth_17_GEthMacV2_lSetPhysAddr(EthCtrlCfgPtr->EthCtrlIdx,
	ld.bu	d15,[a12]66
.L1077:
	movh.a	a2,#@his(Eth_17_GEthMacV2_CtrlBaseAddrPtr)
	lea	a2,[a2]@los(Eth_17_GEthMacV2_CtrlBaseAddrPtr)
.L2901:
	addsc.a	a15,a2,d15,#2
	ld.a	a15,[a15]
.L1992:
	ld.bu	d15,[a12]65
.L2902:
	sh	d15,d15,#8
.L2903:
	ld.bu	d0,[a12]64
.L2904:
	or	d15,d0
.L2905:
	insert	d15,d15,#1,#31,#1
.L1993:
	st.w	[a15]768,d15
.L2906:
	ld.bu	d15,[a12]63
.L1994:
	sh	d15,d15,#24
.L2907:
	ld.bu	d0,[a12]62
.L2908:
	sh	d0,d0,#16
.L2909:
	or	d15,d0
.L2910:
	ld.bu	d0,[a12]61
.L2911:
	sh	d0,d0,#8
.L2912:
	or	d15,d0
.L2913:
	ld.bu	d0,[a12]60
.L1995:
	or	d15,d0
.L2914:
	st.w	[a15]772,d15
.L1078:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12305                                  EthCtrlCfgPtr->EthMacAddress);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12306  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12307    /* Copy configured MAC address, which will be used to restore controllers
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12308       unique unicast MAC address while ending promiscuous mode, using API
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12309       Eth_UpdatePhysAddrFilter().*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12310    /* [cover parentID={A0E1B862-5E67-480e-9A9A-AFC6C82474C9}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12311    Store configured MAC address in a global variable
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12312    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12313    for(LoopCount = 0U;
	mov	d15,#0
.L1996:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12314        LoopCount < ETH_17_GETHMACV2_MACADDRESS_LEN; LoopCount++)
	j	.L210
.L211:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12315    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12316      EthLocalCoreStatusPtr->EthRunTimeOpertnData.EthUnicastMacAddress
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12317                          [LoopCount] = EthCtrlCfgPtr->EthMacAddress[LoopCount];
	addsc.a	a15,a13,d15,#0
.L2915:
	addsc.a	a2,a12,d15,#0
	ld.bu	d0,[a2]60
.L2916:
	st.b	[a15]3,d0
.L2917:
	add	d15,#1
.L210:
	jlt.u	d15,#6,.L211
.L2918:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12318    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12319  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12320    /* [cover parentID={FDA19FDA-7511-47cb-BDB8-8D5DEA2F4913}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12321    Checksum Offload  Enabled
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12322    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12323  #if((ETH_17_GETHMACV2_IPV4_CHECKSUMOFFLOAD_ENABLE == STD_ON ) ||\ 
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12324      (ETH_17_GETHMACV2_TCP_CHECKSUMOFFLOAD_ENABLE  == STD_ON ) ||\ 
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12325      (ETH_17_GETHMACV2_UDP_CHECKSUMOFFLOAD_ENABLE  == STD_ON ) ||\ 
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12326      (ETH_17_GETHMACV2_ICMP_CHECKSUMOFFLOAD_ENABLE == STD_ON ))
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12327  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12328    /* [cover parentID={27734502-1B37-4dae-BF8F-B64830E58237}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12329    Enable Checksum Offload for IPv4 header checksum and IPv4 or IPv6, TCP, UDP,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12330    or ICMP payload checksum
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12331    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12332    MacConfigVal |= ETH_17_GETHMACV2_MAC_CHKSM_OFFLD_ENBL;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12333  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12334  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12335    EthCtrlAddPtr->MAC_CONFIGURATION.U = MacConfigVal;
	st.w	[a14],d8
.L2919:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12336  }
	ret
.L1069:
	
__Eth_17_GEthMacV2_lMacCoreInit_function_end:
	.size	Eth_17_GEthMacV2_lMacCoreInit,__Eth_17_GEthMacV2_lMacCoreInit_function_end-Eth_17_GEthMacV2_lMacCoreInit
.L563:
	; End of function
	
	.sdecl	'.text.Eth_17_GEthMacV2_lMtlCoreInit.Code.Cpu0',code,cluster('Eth_17_GEthMacV2_lMtlCoreInit')
	.sect	'.text.Eth_17_GEthMacV2_lMtlCoreInit.Code.Cpu0'
	.align	2
	

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12337  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12338  /*******************************************************************************
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12339  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12340  ** Traceability    : [cover parentID={6C156822-DC5B-4e8d-BC68-E982BA6D9C52}]  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12341  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12342  ** Syntax           : static void Eth_17_GEthMacV2_lMtlCoreInit( const        **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12343  **                  Eth_17_GEthMacV2_CoreCtrlConfigType* const EthCtrlCfgPtr) **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12344  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12345  ** Description      : Configure MTL core (MAC Transaction Layer)              **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12346  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12347  ** [/cover]                                                                   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12348  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12349  ** Service ID       : NA                                                      **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12350  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12351  ** Sync/Async       : Synchronous                                             **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12352  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12353  ** Reentrancy       : Non- Reentrant                                          **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12354  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12355  ** Parameters (in)  : EthCtrlCfgPtr- Pointer to Ethernet Controller           **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12356  **                                     Configuration.                         **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12357  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12358  ** Parameters (out) : None                                                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12359  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12360  ** Return value     : None                                                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12361  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12362  *******************************************************************************/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12363  static void Eth_17_GEthMacV2_lMtlCoreInit(
; Function Eth_17_GEthMacV2_lMtlCoreInit
.L369:
Eth_17_GEthMacV2_lMtlCoreInit:	.type	func
	mov.aa	a15,a4
.L1998:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12364            const Eth_17_GEthMacV2_CoreCtrlConfigType* const EthCtrlCfgPtr)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12365  {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12366    Ifx_GETH *EthCtrlAddPtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12367  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12368    EthCtrlAddPtr = Eth_17_GEthMacV2_CtrlBaseAddrPtr[EthCtrlCfgPtr->EthCtrlIdx];
	ld.bu	d15,[a15]66
.L2940:
	movh.a	a2,#@his(Eth_17_GEthMacV2_CtrlBaseAddrPtr)
	lea	a2,[a2]@los(Eth_17_GEthMacV2_CtrlBaseAddrPtr)
.L2941:
	addsc.a	a2,a2,d15,#2
	ld.a	a2,[a2]
.L1999:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12369  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12370    /* Configure MTL Operation mode(Common for Tx and Rx) and the MTL
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12371         transmit scheduling algorithm */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12372    /* [cover parentID={835A0487-1641-4982-9A00-40796EC4F1EC}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12373    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12374    EthCtrlAddPtr->MTL_OPERATION_MODE.U = ETH_17_GETHMACV2_MTL_OPERTN_MODE_INIT |
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12375         ((uint32)EthCtrlCfgPtr->EthMtlTxSchAlg <<
	ld.bu	d15,[a15]69
.L2942:
	sh	d15,#5
.L2943:
	st.w	[a2]3072,d15
.L2944:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12376                     (uint8)IFX_GETH_MTL_OPERATION_MODE_SCHALG_OFF);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12377  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12378    /* [cover parentID={D0B727E2-0FF2-418b-A78D-926EF6023517}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12379    Configure the transmit queues
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12380    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12381    Eth_17_GEthMacV2_lCfgTxQueue(EthCtrlCfgPtr);
	mov.aa	a4,a15
	call	Eth_17_GEthMacV2_lCfgTxQueue
.L1997:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12382  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12383    /* [cover parentID={1D550C3F-0587-4038-9CBB-91E31C2FB27E}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12384    Configure the Receive queues
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12385    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12386    Eth_17_GEthMacV2_lCfgRxQueue(EthCtrlCfgPtr);
	mov.aa	a4,a15
.L2000:
	j	Eth_17_GEthMacV2_lCfgRxQueue
.L1091:
	
__Eth_17_GEthMacV2_lMtlCoreInit_function_end:
	.size	Eth_17_GEthMacV2_lMtlCoreInit,__Eth_17_GEthMacV2_lMtlCoreInit_function_end-Eth_17_GEthMacV2_lMtlCoreInit
.L573:
	; End of function
	
	.sdecl	'.text.Eth_17_GEthMacV2_lDmaCoreInit.Code.Cpu0',code,cluster('Eth_17_GEthMacV2_lDmaCoreInit')
	.sect	'.text.Eth_17_GEthMacV2_lDmaCoreInit.Code.Cpu0'
	.align	2
	

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12387  }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12388  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12389  /*******************************************************************************
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12390  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12391  ** Traceability    : [cover parentID={1658B198-2C2A-4804-809C-D75C869D8453}]  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12392  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12393  ** Syntax           : static void Eth_17_GEthMacV2_lDmaCoreInit(const         **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12394  **                 Eth_17_GEthMacV2_CoreCtrlConfigType* const EthCtrlCfgPtr)  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12395  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12396  ** Description      : Configure DMA channels                                  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12397  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12398  ** [/cover]                                                                   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12399  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12400  ** Service ID       : NA                                                      **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12401  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12402  ** Sync/Async       : Synchronous                                             **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12403  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12404  ** Reentrancy       : Non- Reentrant                                          **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12405  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12406  ** Parameters (in)  : EthCtrlCfgPtr- Pointer to ethernet controller           **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12407  **                    configuration.                                          **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12408  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12409  ** Parameters (out) : None                                                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12410  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12411  ** Return value     : None                                                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12412  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12413  *******************************************************************************/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12414  static void Eth_17_GEthMacV2_lDmaCoreInit(
; Function Eth_17_GEthMacV2_lDmaCoreInit
.L371:
Eth_17_GEthMacV2_lDmaCoreInit:	.type	func
	mov.aa	a15,a4
.L2001:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12415                 const Eth_17_GEthMacV2_CoreCtrlConfigType* const EthCtrlCfgPtr)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12416  {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12417    Ifx_GETH *EthCtrlAddPtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12418    uint8 LoopCount;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12419    uint8 MaxChannelsCfgd;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12420  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12421    /* Get controller status */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12422    EthCtrlAddPtr = Eth_17_GEthMacV2_CtrlBaseAddrPtr[EthCtrlCfgPtr->EthCtrlIdx];
	ld.bu	d15,[a15]66
.L2949:
	movh.a	a2,#@his(Eth_17_GEthMacV2_CtrlBaseAddrPtr)
	lea	a2,[a2]@los(Eth_17_GEthMacV2_CtrlBaseAddrPtr)
.L2950:
	addsc.a	a2,a2,d15,#2
	ld.a	a2,[a2]
.L2002:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12423  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12424    MaxChannelsCfgd = EthCtrlCfgPtr->EthNumRxChnls;
	ld.bu	d2,[a15]70
.L2004:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12425  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12426    /* Configure DMA Bus mode register. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12427    /* [cover parentID={547DBC3B-C084-46a6-86E6-983BF3C2A291}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12428    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12429    EthCtrlAddPtr->DMA_MODE.U = ETH_17_GETHMACV2_DMA_BUS_MODE_INIT_CONF |
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12430     ((uint32)EthCtrlCfgPtr->EthDmaTxArbAlg << (uint8)IFX_GETH_DMA_MODE_TAA_OFF);
	ld.bu	d15,[a15]68
.L2951:
	sh	d15,#2
.L2952:
	mov.u	d0,#33793
	sh	d0,#1
.L2953:
	or	d15,d0
.L2954:
	st.w	[a2]4096,d15
.L2955:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12431  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12432    /* Configure DMA system bus mode register */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12433    EthCtrlAddPtr->DMA_SYSBUS_MODE.U = ETH_17_GETHMACV2_DMA_SYSBUS_MODE_INIT_CONF;
	mov	d0,#0
.L2006:
	st.w	[a2]4100,d0
.L2956:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12434  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12435    /* [cover parentID={0BA9F546-D305-4c5e-87BB-80F00D8B8C0E}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12436    Configure Tx burst, beat length and the channel weights for the required
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12437    Tx DMA channels
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12438    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12439    for (LoopCount = 0U; LoopCount < EthCtrlCfgPtr->EthNumTxChnls; LoopCount++)
	j	.L212
.L213:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12440    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12441      /* Configure the burst length and weights */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12442      EthCtrlAddPtr->DMA_CH[LoopCount].TX_CONTROL.U =
	sha	d15,d0,#7
.L2957:
	addsc.a	a4,a2,d15,#0
.L2958:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12443          ((uint32)ETH_17_GETHMACV2_DMA_CH_TXCTRL_CONF |
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12444          ((uint32)EthCtrlCfgPtr->EthTxFifoCfgPtr[EthCtrlCfgPtr->
	ld.a	a5,[a15]20
.L2959:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12445                   EthTxChnlFifoMapPtr[LoopCount]].TxDmaChnlWght <<
	addsc.a	a5,a5,d0,#0
	ld.bu	d15,[a5]
.L2960:
	mul	d15,d15,#24
.L2961:
	ld.a	a5,[a15]12
.L2962:
	addsc.a	a5,a5,d15,#0
.L2963:
	ld.bu	d15,[a5]19
.L2964:
	sh	d15,#1
.L2965:
	mov.u	d1,#32769
	sh	d1,#4
.L2966:
	or	d15,d1
.L2967:
	st.w	[a4]4356,d15
.L2968:
	add	d0,#1
.L2007:
	extr.u	d0,d0,#0,#8
.L212:
	ld.bu	d15,[a15]67
.L2969:
	jlt.u	d0,d15,.L213
.L2970:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12446                                 IFX_GETH_DMA_CH_TX_CONTROL_TCW_OFF));
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12447    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12448  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12449    for (LoopCount = 0U; LoopCount < EthCtrlCfgPtr->EthNumRxChnls; LoopCount++)
	mov	d0,#0
.L2971:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12450    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12451      /* Configure Rx PBL (Receive burst length).*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12452      EthCtrlAddPtr->DMA_CH[LoopCount].RX_CONTROL.B.RXPBL =
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12453                                      (uint8)ETH_17_GETHMACV2_DMA_CH_RXPBL;
	mov	d1,#8
.L2972:
	j	.L214
.L215:
	sha	d15,d0,#7
.L2973:
	addsc.a	a4,a2,d15,#0
.L2974:
	ld.bu	d15,[a4]4362
.L2975:
	insert	d15,d15,d1,#0,#6
	st.b	[a4]4362,d15
.L2976:
	add	d0,#1
.L2008:
	extr.u	d0,d0,#0,#8
.L214:
	ld.bu	d15,[a15]70
.L2977:
	jlt.u	d0,d15,.L215
.L2978:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12454    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12455  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12456    /* get the max of Tx and Rx channels configured */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12457    if (EthCtrlCfgPtr->EthNumTxChnls > EthCtrlCfgPtr->EthNumRxChnls)
	ld.bu	d0,[a15]67
.L2005:
	jge.u	d15,d0,.L216
.L2979:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12458    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12459      MaxChannelsCfgd = EthCtrlCfgPtr->EthNumTxChnls;
	mov	d2,d0
.L216:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12460    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12461  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12462    for (LoopCount = 0U; LoopCount < MaxChannelsCfgd; LoopCount++)
	mov	d0,#0
.L2009:
	j	.L217
.L218:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12463    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12464      /* Configure Tx and Rx Transfer burst and beat length */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12465      EthCtrlAddPtr->DMA_CH[LoopCount].CONTROL.B.PBLX8 =
	sha	d15,d0,#7
.L2980:
	addsc.a	a4,a2,d15,#0
.L2981:
	ld.bu	d15,[a4]4354
.L2982:
	insert	d15,d15,#0,#0,#1
	st.b	[a4]4354,d15
.L2983:
	add	d0,#1
.L2010:
	extr.u	d0,d0,#0,#8
.L217:
	jlt.u	d0,d2,.L218
.L2011:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12466                               (uint8)ETH_17_GETHMACV2_DMA_8X_BURST_LENGTH_MODE;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12467    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12468  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12469    /* Configure Tx Descriptors */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12470    Eth_17_GEthMacV2_lDmaTxDescriptorInit(EthCtrlCfgPtr);
	mov.aa	a4,a15
.L2012:
	call	Eth_17_GEthMacV2_lDmaTxDescriptorInit
.L2003:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12471  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12472    /* Configure Rx Descriptors */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12473    Eth_17_GEthMacV2_lDmaRxDescriptorInit(EthCtrlCfgPtr);
	mov.aa	a4,a15
.L2013:
	call	Eth_17_GEthMacV2_lDmaRxDescriptorInit
.L2014:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12474  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12475    /* [cover parentID={1C34B05D-4FC9-4824-BF64-CB1874B1255A}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12476    Enable DMA Tx and Rx Interrupt
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12477    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12478    Eth_17_GEthMacV2_lEnableGethInterrupt(EthCtrlCfgPtr);
	mov.aa	a4,a15
.L2015:
	j	Eth_17_GEthMacV2_lEnableGethInterrupt
.L1095:
	
__Eth_17_GEthMacV2_lDmaCoreInit_function_end:
	.size	Eth_17_GEthMacV2_lDmaCoreInit,__Eth_17_GEthMacV2_lDmaCoreInit_function_end-Eth_17_GEthMacV2_lDmaCoreInit
.L578:
	; End of function
	
	.sdecl	'.text.Eth_17_GEthMacV2_lDmaTxDescriptorInit.Code.Cpu0',code,cluster('Eth_17_GEthMacV2_lDmaTxDescriptorInit')
	.sect	'.text.Eth_17_GEthMacV2_lDmaTxDescriptorInit.Code.Cpu0'
	.align	2
	

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12479  }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12480  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12481  /*******************************************************************************
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12482  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12483  ** Traceability    : [cover parentID={9D738E73-F321-432b-87A4-A544198515D0}]  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12484  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12485  ** Syntax           : static void Eth_17_GEthMacV2_lDmaTxDescriptorInit(const **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12486  **                Eth_17_GEthMacV2_CoreCtrlConfigType* const EthCtrlCfgPtr)   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12487  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12488  ** Description      : Configure DMA Transmit Descriptors list                 **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12489  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12490  ** [/cover]                                                                   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12491  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12492  ** Service ID       : NA                                                      **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12493  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12494  ** Sync/Async       : Synchronous                                             **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12495  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12496  ** Reentrancy       : Non- Reentrant                                          **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12497  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12498  ** Parameters (in)  : EthCtrlCfgPtr- Pointer to ethernet Controller           **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12499  **                    Configuration.                                          **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12500  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12501  ** Parameters (out) : None                                                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12502  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12503  ** Return value     : None                                                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12504  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12505  *******************************************************************************/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12506  static void Eth_17_GEthMacV2_lDmaTxDescriptorInit(const
; Function Eth_17_GEthMacV2_lDmaTxDescriptorInit
.L373:
Eth_17_GEthMacV2_lDmaTxDescriptorInit:	.type	func
	mov.aa	a12,a4
.L2017:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12507                      Eth_17_GEthMacV2_CoreCtrlConfigType* const EthCtrlCfgPtr)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12508  {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12509    const Eth_17_GEthMacV2_CtrlStatusType *EthLocalCoreStatusPtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12510    Eth_17_GEthMacV2_TxBuffTableType *EthLocalTxBuffTablePtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12511    Eth_17_GEthMacV2_TxDescBufMapStType *EthLocalTxDescTablePtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12512    Eth_17_GEthMacV2_DmaTxDescType *EthLocalDmaTxDescPtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12513    Ifx_GETH *EthCtrlAddPtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12514    uint16 QElemLpCnt;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12515    uint16 TxBufPerChnl;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12516    uint8 TxChnlsUsd;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12517    uint8 ChnlMap;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12518    uint8 FifoIdx;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12519    uint8 FifoLpCnt;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12520    uint8 BufLpCnt;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12521  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12522    /* Get controller status */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12523    EthLocalCoreStatusPtr = Eth_17_GEthMacV2_lGetCtrlStatusPtr(
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12524                                         EthCtrlCfgPtr->EthCtrlIdx);
	ld.bu	d4,[a12]66
	call	Eth_17_GEthMacV2_lGetCtrlStatusPtr
.L2016:
	mov.aa	a4,a2
.L2019:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12525  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12526    /* Get base address of the indexed controller */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12527    EthCtrlAddPtr = Eth_17_GEthMacV2_CtrlBaseAddrPtr[EthCtrlCfgPtr->EthCtrlIdx];
	ld.bu	d15,[a12]66
.L2988:
	movh.a	a2,#@his(Eth_17_GEthMacV2_CtrlBaseAddrPtr)
.L2018:
	lea	a2,[a2]@los(Eth_17_GEthMacV2_CtrlBaseAddrPtr)
.L2989:
	addsc.a	a2,a2,d15,#2
	ld.a	a5,[a2]
.L2020:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12528  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12529    /* Get the number of Tx channels */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12530    TxChnlsUsd = EthCtrlCfgPtr->EthNumTxChnls;
	ld.bu	d5,[a12]67
.L2021:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12531  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12532    /* Initialize the necessary parameters/ values for all the Tx channels */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12533    /* [cover parentID={C3533C98-F5B4-471c-B68B-4827E4548B1E}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12534    Loop till the required total number of Tx DMA channels
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12535    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12536    for (FifoLpCnt = 0U; FifoLpCnt < TxChnlsUsd; FifoLpCnt++)
	mov	d0,#0
.L2022:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12537    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12538      /* Get the number Tx buffers configured within a FIFO */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12539      TxBufPerChnl = EthCtrlCfgPtr->EthTxFifoCfgPtr[FifoLpCnt].NumOfTxBuffers;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12540  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12541      /* Get the channel mapped to the Tx FIFO */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12542      ChnlMap = EthCtrlCfgPtr->EthTxFifoChnlMapPtr[FifoLpCnt];
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12543  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12544      /* Get the Tx FIFO index */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12545      FifoIdx = EthCtrlCfgPtr->EthTxFifoCfgPtr[FifoLpCnt].TxFifoIdx;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12546  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12547      EthLocalTxBuffTablePtr = EthLocalCoreStatusPtr->
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12548                            EthBuffDescPtr->EthTxBuffTablePtr[FifoIdx];
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12549  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12550      EthLocalDmaTxDescPtr = EthLocalCoreStatusPtr->EthBuffDescPtr->
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12551                                             EthDmaTxDescPtr[FifoIdx];
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12552  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12553      EthLocalTxDescTablePtr = EthLocalCoreStatusPtr->
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12554                            EthBuffDescPtr->EthTxDescBufMapStPtr[FifoIdx];
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12555  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12556      /* [cover parentID={3C5A32B9-2DFE-4c57-8DC3-A3A4FA1854C6}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12557      Loop until the last buffer index within the FIFO
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12558      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12559      for (BufLpCnt = 0U; BufLpCnt < TxBufPerChnl; BufLpCnt++)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12560      {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12561        /* Clear Buffer Table Parameters */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12562        EthLocalTxBuffTablePtr[BufLpCnt].BuffStatus =
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12563                                            ETH_17_GETHMACV2_BUFFER_NOTUSED;
	mov	d6,d0
.L2024:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12564  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12565  #if(ETH_17_GETHMACV2_GLOBALTIMESUPPORT == STD_ON)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12566        EthLocalTxBuffTablePtr[BufLpCnt].TimeStampEnable =
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12567                                            ETH_17_GETHMACV2_DISABLE;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12568  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12569  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12570        EthLocalTxDescTablePtr[BufLpCnt].TxConfirmReq = ETH_17_GETHMACV2_DISABLE;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12571  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12572        EthLocalTxDescTablePtr[BufLpCnt].FrameTxInitiated =
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12573                                            ETH_17_GETHMACV2_DISABLE;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12574  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12575        EthLocalTxDescTablePtr[BufLpCnt].TxDescBufMapIdx = 0U;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12576  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12577        /* Start Initializing the common fields of Tx Descriptors */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12578        /* Descriptor Buffer2 pointer not used */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12579        EthLocalDmaTxDescPtr[BufLpCnt].TDES1 = (uint32)0U;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12580  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12581        /* Enable Interrupt on transmission completion.Buffer length/Packet length
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12582           in TDES2 and TDES3 will be updated during Transmit request*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12583        EthLocalDmaTxDescPtr[BufLpCnt].TDES2 =
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12584                                    (uint32)ETH_17_GETHMACV2_DMA_TDES2_INIT;
	movh	d7,#32768
.L2990:
	j	.L219
.L220:
	mul	d15,d0,#24
.L2991:
	ld.a	a2,[a12]12
.L2992:
	addsc.a	a15,a2,d15,#0
.L2993:
	ld.hu	d1,[a15]8
.L2025:
	ld.a	a2,[a12]16
.L2994:
	addsc.a	a2,a2,d0,#0
	ld.bu	d2,[a2]
.L2026:
	ld.bu	d15,[a15]18
.L2028:
	ld.a	a15,[a4]76
.L2995:
	ld.a	a2,[a15]
.L2996:
	addsc.a	a2,a2,d15,#2
	ld.a	a6,[a2]
.L2029:
	ld.a	a2,[a15]4
.L2997:
	addsc.a	a2,a2,d15,#2
	ld.a	a7,[a2]
.L2030:
	ld.a	a15,[a15]20
.L2998:
	addsc.a	a15,a15,d15,#2
	ld.a	a2,[a15]
.L2031:
	mov	d3,#0
.L2032:
	j	.L221
.L222:
	addsc.a	a15,a6,d3,#2
.L2034:
	st.b	[a15]2,d6
.L2035:
	addsc.a	a15,a2,d3,#2
.L2036:
	st.b	[a15]3,d6
.L2999:
	st.b	[a15]2,d6
.L3000:
	st.h	[a15],d6
.L2037:
	sha	d4,d3,#4
.L3001:
	addsc.a	a15,a7,d4,#0
.L2038:
	st.w	[a15]4,d6
.L2039:
	st.w	[a15]8,d7
.L3002:
	add	d3,#1
.L2033:
	extr.u	d3,d3,#0,#8
.L221:
	jlt.u	d3,d1,.L222
.L3003:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12585      }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12586  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12587      /* Configure TX-DMA-CH Descriptor tail pointer with start of DmaTxDesc
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12588      array address. During each transmission request, descriptor tail pointer
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12589      will be advanced */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12590      /* MISRA2012_RULE_11_4_JUSTIFICATION: conversion pointer to a
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12591       integer type is performed to assign last buffer address to tail pointer
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12592       register. This is the intended design and valid as per DMA hardware
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12593       design. There are no side effects seen by violating this rule.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12594      /* MISRA2012_RULE_11_6_JUSTIFICATION: cast from pointer to unsigned long is
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12595       performed to assign last buffer address to tail pointer register. This is
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12596       the intended design and valid as per DMA hardware design. There are no
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12597       side effects seen by violating this rule.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12598      EthCtrlAddPtr->DMA_CH[ChnlMap].TXDESC_TAIL_POINTER.U =\ 
	sha	d2,#7
.L2027:
	addsc.a	a15,a5,d2,#0
.L3004:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12599                              (uint32)(&EthLocalDmaTxDescPtr[0U]);
	mov.d	d2,a7
.L2041:
	st.w	[a15]4384,d2
.L3005:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12600  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12601      /* Configure TX-DMA-CH Descriptor list address with start
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12602         of DmaTxDesc array address.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12603       /* MISRA2012_RULE_11_4_JUSTIFICATION: conversion pointer to a
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12604         integer type is performed to assign last buffer address to list address
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12605         register. This is the intended design and valid as per DMA hardware
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12606         design. There are no side effects seen by violating this rule.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12607       /* MISRA2012_RULE_11_6_JUSTIFICATION: cast from pointer to unsigned long
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12608          is performed to to assign last buffer address to list address
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12609         register. This is the intended design and valid as per DMA hardware
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12610         design. There are no side effects seen by violating this rule.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12611      EthCtrlAddPtr->DMA_CH[ChnlMap].TXDESC_LIST_ADDRESS.U =\ 
	st.w	[a15]4372,d2
.L3006:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12612                              (uint32)(&EthLocalDmaTxDescPtr[0U]);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12613  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12614      /* Configure TX-DMA-CH Descriptor ring length with total number
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12615         of Tx descriptor minus 1 */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12616      EthCtrlAddPtr->DMA_CH[ChnlMap].TXDESC_RING_LENGTH.U =
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12617                         ((uint32)TxBufPerChnl - (uint32)1U);
	add	d2,d1,#-1
.L2042:
	st.w	[a15]4396,d2
.L3007:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12618  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12619      EthLocalCoreStatusPtr->EthBuffDescPtr->
	ld.a	a15,[a4]76
.L3008:
	ld.a	a15,[a15]12
.L3009:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12620        EthRunTmTxChnlDataPtr[FifoIdx].CurrTxDmaDescIdx = 0U;
	addsc.a	a15,a15,d15,#3
.L3010:
	mov	d3,#0
.L2040:
	st.h	[a15],d3
.L3011:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12621  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12622      EthLocalCoreStatusPtr->EthBuffDescPtr->
	ld.a	a15,[a4]76
.L3012:
	ld.a	a15,[a15]12
.L3013:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12623        EthRunTmTxChnlDataPtr[FifoIdx].CnfrmTxDmaDescIdx = 0U;
	addsc.a	a15,a15,d15,#3
.L3014:
	st.h	[a15]2,d3
.L3015:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12624  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12625  #if(ETH_17_GETHMACV2_GLOBALTIMESUPPORT == STD_ON)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12626      EthLocalCoreStatusPtr->EthBuffDescPtr->EthRunTmTxChnlDataPtr[FifoIdx].
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12627                        TxDmaDescIdxTmStmp = ETH_17_GETHMACV2_DMADESC_INVALID;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12628  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12629  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12630      EthLocalCoreStatusPtr->EthBuffDescPtr->
	ld.a	a15,[a4]76
.L3016:
	ld.a	a15,[a15]12
.L3017:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12631        EthRunTmTxChnlDataPtr[FifoIdx].CurrQFront = 0U;
	addsc.a	a15,a15,d15,#3
.L3018:
	st.h	[a15]4,d3
.L3019:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12632  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12633      EthLocalCoreStatusPtr->EthBuffDescPtr->
	ld.a	a15,[a4]76
.L3020:
	ld.a	a15,[a15]12
.L3021:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12634        EthRunTmTxChnlDataPtr[FifoIdx].CurrQRear = (TxBufPerChnl - 1U);
	addsc.a	a15,a15,d15,#3
.L3022:
	st.h	[a15]6,d2
.L3023:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12635  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12636      /* Pre-fill the buffer index queue with initial values */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12637      for (QElemLpCnt = 0U; QElemLpCnt < TxBufPerChnl; QElemLpCnt++)
	j	.L223
.L224:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12638      {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12639        EthLocalCoreStatusPtr->EthBuffDescPtr->EthTxBuffQueuePtr[FifoIdx]
	ld.a	a15,[a4]76
.L3024:
	ld.a	a15,[a15]24
.L3025:
	addsc.a	a15,a15,d15,#2
	ld.a	a15,[a15]
.L3026:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12640                                [QElemLpCnt] = QElemLpCnt;
	addsc.a	a15,a15,d3,#1
.L3027:
	st.h	[a15],d3
.L3028:
	add	d3,#1
.L2043:
	extr.u	d3,d3,#0,#16
.L223:
	jlt.u	d3,d1,.L224
.L3029:
	add	d0,#1
.L2023:
	extr.u	d0,d0,#0,#8
.L219:
	jlt.u	d0,d5,.L220
.L3030:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12641      }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12642    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12643  }
	ret
.L1101:
	
__Eth_17_GEthMacV2_lDmaTxDescriptorInit_function_end:
	.size	Eth_17_GEthMacV2_lDmaTxDescriptorInit,__Eth_17_GEthMacV2_lDmaTxDescriptorInit_function_end-Eth_17_GEthMacV2_lDmaTxDescriptorInit
.L583:
	; End of function
	
	.sdecl	'.text.Eth_17_GEthMacV2_lDmaRxDescriptorInit.Code.Cpu0',code,cluster('Eth_17_GEthMacV2_lDmaRxDescriptorInit')
	.sect	'.text.Eth_17_GEthMacV2_lDmaRxDescriptorInit.Code.Cpu0'
	.align	2
	

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12644  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12645  /*******************************************************************************
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12646  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12647  ** Traceability    : [cover parentID={7EC2052E-1FBD-4831-91A3-275A3D114D29}]  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12648  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12649  ** Syntax           : static void Eth_17_GEthMacV2_lDmaRxDescriptorInit(const **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12650  **                Eth_17_GEthMacV2_CoreCtrlConfigType* const EthCtrlCfgPtr)   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12651  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12652  ** Description      : Configure DMA Receive Descriptors list                  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12653  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12654  ** [/cover]                                                                   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12655  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12656  ** Service ID       : NA                                                      **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12657  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12658  ** Sync/Async       : Synchronous                                             **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12659  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12660  ** Reentrancy       : Non- Reentrant                                          **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12661  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12662  ** Parameters (in)  : EthCtrlCfgPtr- Pointer to Ethernet Controller           **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12663  **                    Configuration.                                          **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12664  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12665  ** Parameters (out) : None                                                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12666  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12667  ** Return value     : None                                                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12668  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12669  *******************************************************************************/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12670  static void Eth_17_GEthMacV2_lDmaRxDescriptorInit(const
; Function Eth_17_GEthMacV2_lDmaRxDescriptorInit
.L375:
Eth_17_GEthMacV2_lDmaRxDescriptorInit:	.type	func
	mov.aa	a12,a4
.L2045:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12671                      Eth_17_GEthMacV2_CoreCtrlConfigType* const EthCtrlCfgPtr)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12672  {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12673    uint32 LoopCount;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12674    const Eth_17_GEthMacV2_CtrlStatusType *EthLocalCoreStatusPtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12675    Eth_17_GEthMacV2_DmaRxDescType *EthLocalDmaRxDescPtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12676    Ifx_GETH *EthCtrlAddPtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12677    const volatile uint8 *RxBuffBasePtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12678    uint16 RxBufLengthAligned;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12679    uint16 RxBufPerChnl;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12680    uint16 ChnlCnt;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12681    uint8 RxChnlsUsd;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12682    uint8 ChnlMap;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12683  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12684    /* Get controller status */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12685    EthLocalCoreStatusPtr = Eth_17_GEthMacV2_lGetCtrlStatusPtr(
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12686                                            EthCtrlCfgPtr->EthCtrlIdx);
	ld.bu	d4,[a12]66
	call	Eth_17_GEthMacV2_lGetCtrlStatusPtr
.L2044:
	mov.aa	a4,a2
.L2047:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12687  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12688    /* Get base address of the indexed controller */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12689    EthCtrlAddPtr = Eth_17_GEthMacV2_CtrlBaseAddrPtr[EthCtrlCfgPtr->EthCtrlIdx];
	ld.bu	d15,[a12]66
.L3035:
	movh.a	a2,#@his(Eth_17_GEthMacV2_CtrlBaseAddrPtr)
.L2046:
	lea	a2,[a2]@los(Eth_17_GEthMacV2_CtrlBaseAddrPtr)
.L3036:
	addsc.a	a2,a2,d15,#2
	ld.a	a5,[a2]
.L2048:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12690  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12691    /* Get the number of Rx channels */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12692    RxChnlsUsd = EthCtrlCfgPtr->EthNumRxChnls;
	ld.bu	d5,[a12]70
.L2049:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12693  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12694    /* Initialize the necessary parameters/ values for all the Rx channels */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12695    /* [cover parentID={2526F622-67E6-486b-80A8-553EEBF95A5A}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12696    Loop till the required total number of Rx DMA channels
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12697    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12698    for (LoopCount = 0U; LoopCount < RxChnlsUsd; LoopCount++)
	mov	d6,#0
.L2050:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12699    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12700      /* Get the number of buffers configured with the Rx FIFO */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12701      RxBufPerChnl = EthCtrlCfgPtr->EthRxFifoCfgPtr[LoopCount].NumOfRxBuffers;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12702  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12703      /* Get the Rx buffer aligned size */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12704      RxBufLengthAligned = EthCtrlCfgPtr->
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12705                  EthRxFifoCfgPtr[LoopCount].RxBufferAlignSize;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12706  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12707      /* Get the channel number assigned to the FIFO */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12708      ChnlMap = EthCtrlCfgPtr->EthRxFifoChnlMapPtr[LoopCount];
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12709  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12710      /* Get Start Address of Rx Buffer*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12711      RxBuffBasePtr = EthLocalCoreStatusPtr->EthBuffDescPtr->
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12712                                         EthRxBufferPtr[LoopCount];
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12713  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12714      /* Get the base address of the Rx descriptor for the FIFO */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12715      EthLocalDmaRxDescPtr = EthLocalCoreStatusPtr->EthBuffDescPtr->
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12716                                           EthDmaRxDescPtr[LoopCount];
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12717  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12718      /* [cover parentID={A8DF995C-7EDA-4ebd-91A5-6267C1BC0B69}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12719      Loop until the last buffer index within the FIFO
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12720      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12721      for (ChnlCnt = 0U; ChnlCnt < RxBufPerChnl; ChnlCnt++)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12722      {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12723        /* Start Initializing Rx Descriptors */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12724        /* [cover parentID={42D4A560-4518-40cd-ACB8-7BD679273378}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12725        [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12726        /* Assign the Receive Buffer pointer to the Descriptor buffer pointer */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12727        /* MISRA2012_RULE_11_4_JUSTIFICATION: conversion between integer to a
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12728        pointer type is performed to access the buffer address from DMA
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12729        descriptor. This is the intended design and valid as per DMA hardware
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12730        design. There are no side effects seen by violating this rule.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12731        /* MISRA2012_RULE_11_6_JUSTIFICATION: cast from unsigned long to pointer
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12732        is performed to access the buffer address from DMA descriptor.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12733        This is the intended design and valid as per DMA hardware design.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12734        There are no side effects seen by violating this rule.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12735        EthLocalDmaRxDescPtr[ChnlCnt].RDES0 = ((uint32)RxBuffBasePtr +
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12736                          ((uint32)ChnlCnt * RxBufLengthAligned));
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12737  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12738        /* Descriptor Buffer2 pointer not used */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12739        EthLocalDmaRxDescPtr[ChnlCnt].RDES2 = 0U;
	mov	d7,d6
.L2051:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12740  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12741        /* Set OWN bit, Enable Interrupt on completion, Set Buffer1 valid */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12742        EthLocalDmaRxDescPtr[ChnlCnt].RDES3 =
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12743                                      (uint32)ETH_17_GETHMACV2_DMA_RDES3_INIT;
	movh	d8,#49408
.L3037:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12744      }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12745  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12746      /* Configure Size of one Rx buffer (which is RxBufLenByteAligned)*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12747      EthCtrlAddPtr->DMA_CH[ChnlMap].RX_CONTROL.B.RBSZ_13_Y =
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12748                   (uint16)(RxBufLengthAligned >> ETH_17_GETHMACV2_RBSZ_13_Y);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12749  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12750      /*Configure RX- DMA-CH0 Descriptor list address with start
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12751        of DmaRxDesc array address.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12752      /* MISRA2012_RULE_11_4_JUSTIFICATION: conversion pointer to a
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12753      integer type is performed to assign last buffer address to list address
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12754      register. This is the intended design and valid as per DMA hardware
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12755      design. There are no side effects seen by violating this rule.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12756      /* MISRA2012_RULE_11_6_JUSTIFICATION: cast from pointer to unsigned long
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12757      to assign last buffer address to list address register. This is the
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12758      intended design and valid as per DMA hardware design. There are no side
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12759      effects seen by violating this rule.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12760      EthCtrlAddPtr->DMA_CH[ChnlMap].RXDESC_LIST_ADDRESS.U =\ 
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12761                              (uint32)(&EthLocalDmaRxDescPtr[0U]);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12762  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12763      /* Configure Rx-DMA-CH Descriptor tail pointer with last Rx descriptor
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12764        address plus 1*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12765      /* MISRA2012_RULE_11_4_JUSTIFICATION: conversion pointer to a
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12766         integer type is performed to assign last buffer address to tail pointer
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12767         register. This is the intended design and valid as per DMA hardware
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12768         design. There are no side effects seen by violating this rule.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12769      /* MISRA2012_RULE_11_6_JUSTIFICATION: cast from pointer to unsigned long
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12770         to assign last buffer address to list address
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12771         register. This is the intended design and valid as per DMA hardware
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12772         design. There are no side effects seen by violating this rule.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12773      EthCtrlAddPtr->DMA_CH[ChnlMap].RXDESC_TAIL_POINTER.U =\ 
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12774                              (uint32)(&EthLocalDmaRxDescPtr[RxBufPerChnl]);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12775  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12776      /* Configure Rx-DMA-CH Descriptor ring length with total number
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12777        of Rx descriptor minus 1 */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12778      EthCtrlAddPtr->DMA_CH[ChnlMap].RXDESC_RING_LENGTH.U =
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12779                   (uint32)((uint32)RxBufPerChnl - (uint32)1U);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12780  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12781      EthLocalCoreStatusPtr->EthBuffDescPtr->
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12782        EthRunTmRxChnlDataPtr[LoopCount].CurrRxDmaDescIdx = 0U;
	mov	d10,d6
.L2052:
	j	.L225
.L226:
	mul	d15,d6,#12
.L3038:
	ld.a	a2,[a12]28
.L3039:
	addsc.a	a15,a2,d15,#0
.L3040:
	ld.hu	d9,[a15]0
.L2053:
	ld.hu	d0,[a15]4
.L2055:
	ld.a	a15,[a12]32
.L3041:
	addsc.a	a15,a15,d6,#0
	ld.bu	d1,[a15]
.L2057:
	ld.a	a15,[a4]76
.L3042:
	ld.a	a2,[a15]28
.L3043:
	addsc.a	a2,a2,d6,#2
	ld.a	a2,[a2]
.L2059:
	ld.a	a15,[a15]8
.L3044:
	addsc.a	a15,a15,d6,#2
	ld.a	a6,[a15]
.L2061:
	mov	d2,#0
.L2062:
	mov.d	d3,a2
.L2064:
	j	.L227
.L228:
	sha	d15,d2,#4
.L3045:
	addsc.a	a15,a6,d15,#0
.L3046:
	madd	d4,d3,d2,d0
.L3047:
	st.w	[a15],d4
.L2065:
	st.w	[a15]8,d7
.L2066:
	st.w	[a15]12,d8
.L3048:
	add	d2,#1
.L2063:
	extr.u	d2,d2,#0,#16
.L227:
	jlt.u	d2,d9,.L228
.L3049:
	sha	d1,#7
.L2058:
	addsc.a	a15,a5,d1,#0
.L3050:
	ld.hu	d1,[a15]4360
.L3051:
	sha	d0,#-2
.L2056:
	insert	d15,d1,d0,#3,#12
	st.h	[a15]4360,d15
.L3052:
	mov.d	d15,a6
.L2067:
	st.w	[a15]4380,d15
.L3053:
	sha	d15,d9,#4
.L2068:
	addsc.a	a2,a6,d15,#0
.L2060:
	mov.d	d15,a2
.L3054:
	st.w	[a15]4392,d15
.L3055:
	add	d9,#-1
.L2054:
	st.w	[a15]4400,d9
.L3056:
	ld.a	a15,[a4]76
.L3057:
	ld.a	a15,[a15]16
.L3058:
	addsc.a	a15,a15,d6,#1
.L2069:
	st.h	[a15],d10
.L2070:
	add	d6,#1
.L225:
	jlt.u	d6,d5,.L226
.L3059:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12783  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12784  #if(ETH_17_GETHMACV2_GLOBALTIMESUPPORT == STD_ON)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12785      EthLocalCoreStatusPtr->EthBuffDescPtr->
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12786        EthRunTmRxChnlDataPtr[LoopCount].RxDmaDescIdxTmStmp =
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12787                                          ETH_17_GETHMACV2_DMADESC_INVALID;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12788  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12789    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12790  }
	ret
.L1117:
	
__Eth_17_GEthMacV2_lDmaRxDescriptorInit_function_end:
	.size	Eth_17_GEthMacV2_lDmaRxDescriptorInit,__Eth_17_GEthMacV2_lDmaRxDescriptorInit_function_end-Eth_17_GEthMacV2_lDmaRxDescriptorInit
.L588:
	; End of function
	
	.sdecl	'.text.Eth_17_GEthMacV2_lBkToBkRegWrInsrtDly.Code.Cpu0',code,cluster('Eth_17_GEthMacV2_lBkToBkRegWrInsrtDly')
	.sect	'.text.Eth_17_GEthMacV2_lBkToBkRegWrInsrtDly.Code.Cpu0'
	.align	2
	

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12791  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12792  #if (ETH_17_GETHMACV2_GLOBALTIMESUPPORT == STD_ON)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12793  /*******************************************************************************
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12794  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12795  ** Traceability    : [cover parentID={BF7F6745-83EB-4ba6-B25C-D5A9176A58F7}]  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12796  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12797  ** Syntax           : static Std_ReturnType Eth_17_GEthMacV2_lTimerInit (     **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12798  **                Eth_17_GEthMacV2_CoreCtrlConfigType* const EthCtrlCfgPtr)   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12799  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12800  ** Description      : The function initializes Timer Registers for            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12801  **                                 IEEE 1588 Timestamp support                **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12802  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12803  ** [/cover]                                                                   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12804  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12805  ** Service ID       : NA                                                      **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12806  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12807  ** Sync/Async       : Synchronous                                             **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12808  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12809  ** Reentrancy       : Non- Reentrant                                          **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12810  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12811  ** Parameters (in)  : EthCtrlCfgPtr- Pointer to Ethernet Controller           **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12812  **                    Configuration.                                          **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12813  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12814  ** Parameters (out) : None                                                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12815  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12816  ** Return value     : E_OK     - Timer Init finished successfully             **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12817  **                    E_NOT_OK - Timer Init is not successful                 **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12818  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12819  *******************************************************************************/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12820  static Std_ReturnType Eth_17_GEthMacV2_lTimerInit(
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12821                const Eth_17_GEthMacV2_CoreCtrlConfigType* const EthCtrlCfgPtr)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12822  {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12823    uint32 TimerInitWaitTicks;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12824    uint32 DelayTickResolution;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12825    Ifx_GETH *EthCtrlAddPtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12826    Std_ReturnType RetValue;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12827    boolean IsTimeExpired;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12828  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12829    RetValue = E_NOT_OK;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12830  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12831    /* Get base address of the indexed controller */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12832    EthCtrlAddPtr = Eth_17_GEthMacV2_CtrlBaseAddrPtr[EthCtrlCfgPtr->EthCtrlIdx];
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12833  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12834    /* Get STM timer current resolution and calculate maximum number of ticks
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12835    to wait before expected hardware behaviour has occurred- That timer init*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12836    DelayTickResolution = Mcal_DelayTickResolution();
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12837  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12838    TimerInitWaitTicks = (ETH_17_GETHMACV2_MAXTIMEOUT_COUNT /
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12839                                              DelayTickResolution);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12840  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12841    /* Do not allow ticks to wait to be zero, if STM timer resolution is lower*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12842    /* [cover parentID={F453757C-57C6-47af-96B4-52A7B5E6C129}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12843    If STM resolution is zero
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12844    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12845    if(TimerInitWaitTicks == 0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12846    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12847      /* Increment the ticks */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12848      TimerInitWaitTicks++;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12849    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12850  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12851    /* Timestamp Enable */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12852    /* Disable Processing of PTP frames Sent over IPv4-UDP.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12853       In default, it is enabled.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12854    EthCtrlAddPtr->MAC_TIMESTAMP_CONTROL.U = ETH_17_GETHMACV2_TS_ENABLE;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12855  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12856    /* Insert delay for back to back register writes */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12857    Eth_17_GEthMacV2_lBkToBkRegWrInsrtDly(EthCtrlCfgPtr->EthBkRegWrWaitTime);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12858  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12859    /* Initialize system time higher word second with ZERO.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12860    EthCtrlAddPtr->MAC_SYSTEM_TIME_HIGHER_WORD_SECONDS.B.TSHWR = 0U;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12861  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12862    /* Initialize system time(Second and Nanosecond part) with  ZERO.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12863    /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12864    characters due to SFR Naming constraints. Since compiler support
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12865    more than 32 characters, no side effects seen.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12866    /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12867    characters due to SFR Naming constraints. Since compiler support
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12868     more than 32 characters, no side effects seen.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12869    /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12870    characters due to SFR Naming constraints. Since compiler support
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12871    more than 32 characters, no side effects seen.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12872    /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12873    characters due to SFR Naming constraints. Since compiler support
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12874     more than 32 characters, no side effects seen.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12875    EthCtrlAddPtr->MAC_SYSTEM_TIME_SECONDS_UPDATE.U = 0U;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12876  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12877    /* MISRA2012_RULE_5_1_JUSTIFICATION: External identifiers going beyond 32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12878     characters due to SFR Naming constraints. Since compiler support
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12879     more than 32 characters, no side effects seen.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12880    /* MISRA2012_RULE_5_2_JUSTIFICATION: External identifiers going beyond 32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12881    characters due to SFR Naming constraints. Since compiler support
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12882     more than 32 characters, no side effects seen.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12883    /* MISRA2012_RULE_5_4_JUSTIFICATION: External identifiers going beyond 32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12884    characters due to SFR Naming constraints. Since compiler support
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12885    more than 32 characters, no side effects seen.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12886    /* MISRA2012_RULE_5_5_JUSTIFICATION: External identifiers going beyond 32
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12887    characters due to SFR Naming constraints. Since compiler support
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12888     more than 32 characters, no side effects seen.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12889    EthCtrlAddPtr->MAC_SYSTEM_TIME_NANOSECONDS_UPDATE.U = 0U;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12890  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12891    /*      ------------------------------------------------------------
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12892     *                       TIME - COARSE UPDATE
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12893     *      ------------------------------------------------------------
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12894     *                (Not used currently in this function,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12895     *                described here just for information )
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12896     *
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12897     *   Consider for 50 Mhz Peripheral Bus frequency ,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12898     *                   ptp clock frequency = 50 Mhz.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12899     *
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12900     *   Time period = 1/(50 * 10^6) seconds = 20 ns.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12901     *
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12902     *   Value loaded in GETH_MAC_SUB_SECOND_INCREMENT.B.SSINC register is
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12903     *   added to nano second on every PTP clock cycle.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12904     *
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12905     *   Hence Min resolution = 20 ns. That is, 20 counts should be loaded in
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12906     *   GETH_MAC_SUB_SECOND_INCREMENT.B.SSINC register.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12907     *
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12908     *   General formula for value to be
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12909     *   loaded in GETH_MAC_SUB_SECOND_INCREMENT.B.SSINC = 1000/ EthOpetnFreq,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12910     *   where EthOpetnFreq is Ethernet Peripheral operation frequency in MHz. ;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12911     *
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12912     *     ------------------------------------------------------------
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12913     *                        TIME - FINE UPDATE
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12914     *     ------------------------------------------------------------
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12915     *                   (Used currently in this function )
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12916     *
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12917     *   System Time Update logic requires a 50-MHz clock frequency to
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12918     *   achieve 20-ns accuracy, 50MHz clock is internal to GETH-IP.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12919     *
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12920     *   Here on every PTP clock cycle(which is Ethernet Peripheral
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12921     *   Bus frequency) Accumulator register( which is internal to GETH IP) is
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12922     *   added with the contents of MAC_TIMESTAMP_ADDEND register.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12923     *   The arithmetic carry(Due to overflow of Accumulator ) that the
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12924     *   Accumulator generates is used as a pulse to increment the system time
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12925     *   counter. Every time pulse is generated, it represents 20 ns as per below
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12926     *   calculated addend value ,so always value to  be initialized to
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12927     *   GETH_MAC_SUB_SECOND_INCREMENT.B.SSINC is 20
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12928     *
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12929     *   Value to be loaded to MAC_TIMESTAMP_ADDEND register =
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12930     *                                              2^32/FreqDivisionRatio
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12931     *
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12932     *   where FreqDivisionRatio = PTP clock frequency/ 50 = EthOpetnFreq/50
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12933     *
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12934     *   The MAC_TIMESTAMP_ADDEND register value is directly generated and used
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12935     *
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12936     * */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12937  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12938    /*Update SSINC value.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12939    EthCtrlAddPtr->MAC_SUB_SECOND_INCREMENT.B.SSINC =
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12940                                      ETH_17_GETHMACV2_SUB_SEC_INCREMENT_VAL;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12941  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12942    /*Update ADDEND register */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12943    EthCtrlAddPtr->MAC_TIMESTAMP_ADDEND.U =
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12944                          (uint32)ETH_17_GETHMACV2_TIMESTAMP_ADDEND_VAL;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12945  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12946    /* Wait until Update Addend Register bit is Reset.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12947    IsTimeExpired = Eth_17_GEthMacV2_lTsAdRegTimeout(EthCtrlCfgPtr->EthCtrlIdx,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12948                                                     TimerInitWaitTicks);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12949  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12950    /* If timeout has occurred, report Production error for timeout */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12951    Eth_17_GEthMacV2_lDemtimeout(IsTimeExpired,EthCtrlCfgPtr->EthDemAccess);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12952  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12953    /* [cover parentID={E095781D-93F4-4c82-B880-08B131839625}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12954    Did Timeout occur ?
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12955    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12956    if (IsTimeExpired == FALSE)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12957    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12958      /* Set Update Addend Register bit to update content of the
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12959      Timestamp Addend register.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12960      /* Time stamp Fine update */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12961      /* Timestamp digital roll over control for 1 nanosecond accuracy
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12962         That is, each value in nanosecond register represent 1ns */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12963      EthCtrlAddPtr->MAC_TIMESTAMP_CONTROL.U |= (((uint32)ETH_17_GETHMACV2_ENABLE
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12964          << IFX_GETH_MAC_TIMESTAMP_CONTROL_TSCFUPDT_OFF) |
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12965          ((uint32)ETH_17_GETHMACV2_ENABLE <<
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12966           IFX_GETH_MAC_TIMESTAMP_CONTROL_TSADDREG_OFF) |
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12967          ((uint32)ETH_17_GETHMACV2_ENABLE <<
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12968           IFX_GETH_MAC_TIMESTAMP_CONTROL_TSCTRLSSR_OFF));
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12969  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12970      /* Insert delay for back to back register writes */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12971      Eth_17_GEthMacV2_lBkToBkRegWrInsrtDly(EthCtrlCfgPtr->EthBkRegWrWaitTime);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12972  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12973      /* The Update Addend Register bit is cleared when the update is
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12974      completed.Wait until Update Addend Register bit is cleared*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12975      IsTimeExpired = Eth_17_GEthMacV2_lTsAdRegTimeout(EthCtrlCfgPtr->EthCtrlIdx,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12976                                                       TimerInitWaitTicks);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12977  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12978      /* If timeout has occurred, report Production error for timeout */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12979      Eth_17_GEthMacV2_lDemtimeout(IsTimeExpired, EthCtrlCfgPtr->EthDemAccess);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12980  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12981      /* [cover parentID={993E2B27-29EB-45a0-B4F0-D30110784B52}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12982      Did Timeout occur ?
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12983      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12984      if (IsTimeExpired == FALSE)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12985      {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12986        /* Wait for TSINIT bit is Reset to start Timestamp Initialization*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12987        IsTimeExpired = Eth_17_GEthMacV2_lTsInitTimeout(EthCtrlCfgPtr->EthCtrlIdx,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12988                                                        TimerInitWaitTicks);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12989  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12990        /* If timeout has occurred, report Production error for timeout */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12991        Eth_17_GEthMacV2_lDemtimeout(IsTimeExpired, EthCtrlCfgPtr->EthDemAccess);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12992  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12993        /* [cover parentID={F75528F5-95FD-4e62-8B65-7FED7E508DAF}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12994        Did Timeout occur ?
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12995        [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12996        if (IsTimeExpired == FALSE)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12997        {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12998          /* Initialize Time stamp.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 12999          /*Add time stamp for all frames */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13000          EthCtrlAddPtr->MAC_TIMESTAMP_CONTROL.U |=
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13001            (((uint32)ETH_17_GETHMACV2_ENABLE <<
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13002              IFX_GETH_MAC_TIMESTAMP_CONTROL_TSINIT_OFF) |
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13003                ((uint32)ETH_17_GETHMACV2_ENABLE <<
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13004                 IFX_GETH_MAC_TIMESTAMP_CONTROL_TSENALL_OFF));
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13005  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13006          /* The TSINIT Register bit is cleared when when the initialization is
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13007          completed. Wait until TSINIT Register bit is cleared */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13008          IsTimeExpired = Eth_17_GEthMacV2_lTsInitTimeout(
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13009                                  EthCtrlCfgPtr->EthCtrlIdx, TimerInitWaitTicks);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13010  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13011          /* If timeout has occurred, report Production error for timeout */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13012          Eth_17_GEthMacV2_lDemtimeout(IsTimeExpired,EthCtrlCfgPtr->EthDemAccess);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13013  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13014          /* [cover parentID={E80234FC-7577-4983-A5C2-E975E042A432}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13015          Did Timeout occur ?
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13016          [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13017          if (IsTimeExpired == FALSE)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13018          {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13019            RetValue = E_OK;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13020          }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13021        }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13022      }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13023    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13024  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13025    return RetValue;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13026  }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13027  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13028  /*******************************************************************************
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13029  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13030  ** Traceability    : [cover parentID={1EC857EF-E045-46ab-87C9-590802B2DB42}]  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13031  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13032  ** Syntax           : static boolean Eth_17_GEthMacV2_lTsAdRegTimeout(        **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13033  **                                         const uint8 CtrlIdx,               **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13034  **                                         const uint32 WaitTicks)            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13035  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13036  ** Description      : Function to check that MAC_TIMESTAMP_CONTROL.TSADDREG   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13037  **                    bit is cleared before timeout happens                   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13038  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13039  ** [/cover]                                                                   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13040  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13041  ** Service ID       : NA                                                      **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13042  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13043  ** Sync/Async       : Synchronous                                             **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13044  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13045  ** Reentrancy       : NA                                                      **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13046  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13047  ** Parameters (in)  : WaitTicks - Number of ticks to wait for timeout         **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13048  **                    CtrlIdx - Controller Index.                             **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13049  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13050  ** Parameters (out) : None                                                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13051  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13052  ** Return value     : FALSE - Register Bit cleared and no timeout detected    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13053  **                    TRUE -  Register Bit not cleared and timeout detected   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13054  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13055  *******************************************************************************/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13056  static boolean Eth_17_GEthMacV2_lTsAdRegTimeout(const uint8 CtrlIdx,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13057                                                  const uint32 WaitTicks)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13058  {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13059    uint32 BaseSTMTick;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13060    uint32 CurrSTMTick;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13061    uint32 RegVal;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13062    const Ifx_GETH *EthCtrlAddPtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13063    boolean IsTimeExpired;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13064  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13065    /* Get base address of the indexed controller */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13066    EthCtrlAddPtr = Eth_17_GEthMacV2_CtrlBaseAddrPtr[CtrlIdx];
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13067  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13068    /* Wait until Update Addend Register bit is cleared.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13069    /* Get current STM tick */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13070    CurrSTMTick = Mcal_DelayGetTick();
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13071    BaseSTMTick = CurrSTMTick;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13072    IsTimeExpired = FALSE;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13073  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13074    do
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13075    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13076      RegVal = (uint32)EthCtrlAddPtr->MAC_TIMESTAMP_CONTROL.B.TSADDREG;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13077  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13078      /* [cover parentID={CEAF3B07-FDA8-4bc6-8E49-BF2EEB3F56A6}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13079      (current tick - first time tick) < Maximum time to wait for
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13080      Hardware time out error
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13081      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13082      /* Check wait time is reached at maximum timeout configured */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13083      if((((uint32)((CurrSTMTick - BaseSTMTick) &
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13084            ETH_17_GETHMACV2_STM_TICK_OVERFLOW)) >=
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13085            WaitTicks) && (RegVal == (uint32)ETH_17_GETHMACV2_BUSY_ST))
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13086      {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13087        /* Timeout occurred and Update Addend Register bit is not cleared yet */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13088        IsTimeExpired = TRUE;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13089      }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13090  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13091      /*Get current STM tick*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13092      CurrSTMTick = Mcal_DelayGetTick();
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13093  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13094      /* [cover parentID={EC42C226-79BC-4c98-959B-495694A600D4}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13095      Update Addend Register bit is cleared
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13096      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13097    }while((RegVal == (uint32)ETH_17_GETHMACV2_BUSY_ST) &&
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13098                                    (IsTimeExpired == FALSE));
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13099  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13100    return IsTimeExpired;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13101  }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13102  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13103  /*******************************************************************************
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13104  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13105  ** Traceability    : [cover parentID={BB021551-7B56-42fb-8FE0-2AF294FCC3F4}]  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13106  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13107  ** Syntax           : static boolean Eth_17_GEthMacV2_lTsInitTimeout(         **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13108  **                                         const uint8 CtrlIdx,               **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13109  **                                         const uint32 WaitTicks)            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13110  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13111  ** Description      : Function to check that MAC_TIMESTAMP_CONTROL.TSINIT     **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13112  **                    bit is cleared before timeout happens                   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13113  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13114  ** [/cover]                                                                   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13115  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13116  ** Service ID       : NA                                                      **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13117  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13118  ** Sync/Async       : Synchronous                                             **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13119  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13120  ** Reentrancy       : NA                                                      **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13121  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13122  ** Parameters (in)  : WaitTicks - Number of ticks to wait for timeout         **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13123  **                    CtrlIdx - Controller Index.                             **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13124  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13125  ** Parameters (out) : None                                                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13126  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13127  ** Return value     : FALSE - Register Bit cleared and no timeout detected    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13128  **                    TRUE -  Register Bit not cleared and timeout detected   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13129  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13130  *******************************************************************************/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13131  static boolean Eth_17_GEthMacV2_lTsInitTimeout(const uint8 CtrlIdx,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13132                                                 const uint32 WaitTicks)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13133  {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13134    uint32 BaseSTMTick;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13135    uint32 CurrSTMTick;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13136    uint32 RegVal;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13137    const Ifx_GETH *EthCtrlAddPtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13138    boolean IsTimeExpired;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13139  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13140    /* Get base address of the indexed controller */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13141    EthCtrlAddPtr = Eth_17_GEthMacV2_CtrlBaseAddrPtr[CtrlIdx];
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13142  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13143    /* Wait for TSINIT bit is cleared */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13144    /*Get current STM tick*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13145    CurrSTMTick = Mcal_DelayGetTick();
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13146    BaseSTMTick = CurrSTMTick;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13147    IsTimeExpired = FALSE;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13148  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13149    do
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13150    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13151      RegVal = (uint32)EthCtrlAddPtr->MAC_TIMESTAMP_CONTROL.B.TSINIT;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13152  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13153      /* [cover parentID={90B72758-80C0-4a0b-AAEC-236933972D5C}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13154      (current tick - first time tick) < Maximum time to wait for
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13155      Hardware time out error
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13156      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13157      /* Check wait time is reached at maximum timeout configured*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13158      if((((uint32)((CurrSTMTick - BaseSTMTick) &
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13159            ETH_17_GETHMACV2_STM_TICK_OVERFLOW)) >= WaitTicks) &&
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13160            (RegVal == (uint32)ETH_17_GETHMACV2_BUSY_ST))
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13161      {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13162        /*Timeout occurred and TSINIT bit is not cleared yet*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13163        IsTimeExpired = TRUE;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13164      }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13165  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13166      /*Get current STM tick*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13167      CurrSTMTick = Mcal_DelayGetTick();
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13168  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13169      /* [cover parentID={88DBFEEB-A72E-4d9e-8303-33270C375F6A}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13170      TSINIT Register bit is cleared
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13171      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13172    }while((RegVal == (uint32)ETH_17_GETHMACV2_BUSY_ST) &&
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13173                                    (IsTimeExpired == FALSE));
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13174  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13175    return IsTimeExpired;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13176  }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13177  #endif /*end of ETH_17_GETHMACV2_GLOBALTIMESUPPORT */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13178  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13179  #if((ETH_17_GETHMACV2_GLOBALTIMESUPPORT == STD_ON) &&\ 
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13180      (ETH_17_GETHMACV2_DEV_ERROR_DETECT == STD_ON))
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13181  /*******************************************************************************
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13182  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13183  ** Traceability    : [cover parentID={F9F460D5-C4EE-4cf9-BC6B-1950BAB1BAAA}]  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13184  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13185  ** Syntax           : uint8 Eth_17_GEthMacV2_lDetCheckBufIdx (                **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13186  **                      const uint8 CtrlIdx, const uint8 ServiceId,           **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13187  **                      const uint16 FifoIdxMap, const uint16 BufferIdx)      **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13188  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13189  ** Description      : Development error check for the buffer index parameter  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13190  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13191  ** [/cover]                                                                   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13192  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13193  ** Service ID       : NA                                                      **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13194  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13195  ** Sync/Async       : Synchronous                                             **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13196  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13197  ** Reentrancy       : Non Reentrant                                           **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13198  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13199  ** Parameters (in)  : CtrlIdx - Index of the controller Mode                  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13200  **                    ServiceId - Service ID of the API                       **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13201  **                    FifoIdxMap - Internal FIFO index reference              **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13202  **                    BufferIdx - Index of the buffer                         **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13203  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13204  ** Parameters (out) : None                                                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13205  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13206  ** Return value     : ETH_17_GETHMACV2_E_DET_NO_ERR - Parameter is valid      **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13207  **                    ETH_17_GETHMACV2_E_INV_PARAM - Parameter is invalid     **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13208  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13209  *******************************************************************************/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13210  static uint8 Eth_17_GEthMacV2_lDetCheckBufIdx(const uint8 CtrlIdx,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13211                                                const uint8 ServiceId,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13212                                                const uint16 FifoIdxMap,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13213                                                const uint16 BufferIdx)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13214  {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13215    const Eth_17_GEthMacV2_CoreCtrlConfigType *EthLocalCtrlCfgPtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13216    uint16 TxBufTotal;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13217    uint8 DevError;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13218  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13219    DevError = ETH_17_GETHMACV2_E_DET_NO_ERR;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13220  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13221    /* Get controller configuration data */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13222    EthLocalCtrlCfgPtr = Eth_17_GEthMacV2_lGetCtrlConfigPtr(CtrlIdx);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13223  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13224    /* [cover parentID={A7AE00B2-AD80-4858-9E2A-E125C1DC9AA7}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13225    If channel index is within the range of configured channels
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13226    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13227    if (FifoIdxMap >= EthLocalCtrlCfgPtr->EthNumTxChnls)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13228    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13229      /* [cover parentID={FA55E5E9-5244-4d66-9DFA-A9CB1789180A}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13230      Report DET error ( Invalid Parameter)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13231      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13232      (void)Det_ReportError(ETH_17_GETHMACV2_MODULE_ID,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13233                            ETH_17_GETHMACV2_INSTANCE_ID, ServiceId,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13234                            ETH_17_GETHMACV2_E_INV_PARAM);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13235  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13236      DevError = ETH_17_GETHMACV2_E_INV_PARAM;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13237    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13238    else
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13239    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13240      /* Get the total number of buffers configured */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13241      TxBufTotal = EthLocalCtrlCfgPtr->EthTxFifoCfgPtr
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13242                                          [FifoIdxMap].NumOfTxBuffers;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13243  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13244      /* [cover parentID={511F653E-A1C3-4147-9125-83F0F12AE2F9}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13245      BufIdx(Input parameter) less than Total Tx buffer allocated
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13246      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13247      if(BufferIdx >= TxBufTotal)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13248      {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13249        /* [cover parentID={FA55E5E9-5244-4d66-9DFA-A9CB1789180A}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13250        Report DET error ( Invalid Parameter)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13251        [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13252        (void)Det_ReportError(ETH_17_GETHMACV2_MODULE_ID,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13253                              ETH_17_GETHMACV2_INSTANCE_ID, ServiceId,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13254                              ETH_17_GETHMACV2_E_INV_PARAM);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13255  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13256        DevError = ETH_17_GETHMACV2_E_INV_PARAM;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13257      }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13258      else
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13259      {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13260        /* Do nothing. No action required */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13261      }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13262    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13263  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13264    return DevError;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13265  }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13266  #endif /* end of GLOBALTIMESUPPORT && DEV_ERROR_DETECT == STD_ON */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13267  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13268  /*******************************************************************************
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13269  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13270  ** Traceability    : [cover parentID={D7BD2459-9B01-4442-BFD5-DE969B219D10}]  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13271  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13272  ** Syntax          : void Eth_17_GEthMacV2_lBkToBkRegWrInsrtDly (const        **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13273  **                                             uint32 EthDelayWaitTime)       **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13274  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13275  ** Description     : Inserts the required delay for back to back register     **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13276  **                    write operations                                        **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13277  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13278  ** [/cover]                                                                   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13279  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13280  ** Service ID      :  None                                                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13281  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13282  ** Sync/Async      :  Synchronous                                             **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13283  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13284  ** Reentrancy      :  Reentrant                                               **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13285  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13286  ** Parameters (in) :  EthDelayWaitTime - Wait time in ns to be inserted for   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13287  **                      back to back register writes                          **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13288  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13289  ** Parameters (out):  None                                                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13290  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13291  ** Return value    :  None                                                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13292  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13293  *******************************************************************************/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13294  static void Eth_17_GEthMacV2_lBkToBkRegWrInsrtDly(const uint32 EthDelayWaitTime)
; Function Eth_17_GEthMacV2_lBkToBkRegWrInsrtDly
.L377:
Eth_17_GEthMacV2_lBkToBkRegWrInsrtDly:	.type	func
	mov	d15,d4
.L2072:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13295  {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13296    uint32 NumberWaitTicks;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13297    uint32 BaseSTMTick;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13298    uint32 CurrSTMTick;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13299    uint32 DelayTickResolution;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13300    boolean IsTimeExpired;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13301  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13302    /* Get STM timer current resolution and calculate number of ticks to wait*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13303    DelayTickResolution = Mcal_DelayTickResolution();
	call	Mcal_DelayTickResolution
.L2071:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13304  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13305    NumberWaitTicks = (EthDelayWaitTime / DelayTickResolution);
	div.u	e0,d15,d2
.L2075:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13306  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13307    /* Do not allow ticks to wait to be zero, if STM timer resolution is lower*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13308    /* [cover parentID={0D4B6B80-ED07-4987-B086-C68E2B4AD5C1}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13309    If the number of ticks is zero
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13310    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13311    if(NumberWaitTicks == 0U)
	eq	d15,d0,#0
.L2073:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13312    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13313      /* Increment the tick */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13314      NumberWaitTicks++;
	add	d8,d15,d0
.L2076:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13315    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13316  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13317    /*Get current STM tick*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13318    CurrSTMTick = Mcal_DelayGetTick();
	call	Mcal_DelayGetTick
.L2074:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13319    BaseSTMTick = CurrSTMTick;
	mov	d9,d2
.L2078:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13320    IsTimeExpired = FALSE;
	mov	d15,#0

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13321  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13322    /* Wait until necessary time has elapsed */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13323    do
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13324    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13325      /* Check wait time has reached maximum timeout configured */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13326      /* [cover parentID={D34510BE-0A97-4254-9CA9-3C833855FDC4}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13327      Has the necessary time elapsed?
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13328      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13329      if(((uint32)((CurrSTMTick - BaseSTMTick) &
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13330           ETH_17_GETHMACV2_STM_TICK_OVERFLOW)) >= NumberWaitTicks)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13331      {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13332        /* Necessary time has elapsed */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13333        IsTimeExpired = TRUE;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13334      }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13335  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13336      /*Get current STM tick*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13337      CurrSTMTick = Mcal_DelayGetTick();
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13338    }while(IsTimeExpired == FALSE);
.L229:
	sub	d2,d9
.L2077:
	jlt.u	d2,d8,.L230
.L3423:
	mov	d15,#1
.L230:
	call	Mcal_DelayGetTick
.L2079:
	jeq	d15,#0,.L229
.L3424:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13339  }
	ret
.L1302:
	
__Eth_17_GEthMacV2_lBkToBkRegWrInsrtDly_function_end:
	.size	Eth_17_GEthMacV2_lBkToBkRegWrInsrtDly,__Eth_17_GEthMacV2_lBkToBkRegWrInsrtDly_function_end-Eth_17_GEthMacV2_lBkToBkRegWrInsrtDly
.L643:
	; End of function
	
	.sdecl	'.text.Eth_17_GEthMacV2_lTransmit.Code.Cpu0',code,cluster('Eth_17_GEthMacV2_lTransmit')
	.sect	'.text.Eth_17_GEthMacV2_lTransmit.Code.Cpu0'
	.align	2
	

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13340  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13341  /*******************************************************************************
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13342  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13343  ** Traceability    : [cover parentID={6FB62E43-277B-416a-9E6C-07D8467F843F}]  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13344  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13345  ** Syntax           : static Std_ReturnType Eth_17_GEthMacV2_lTransmit(       **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13346  **                       const uint8 CtrlIdx,                                 **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13347  **                       const Eth_BufIdxType BufIdx,                         **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13348  **                       const Eth_FrameType FrameType,                       **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13349  **                       const boolean TxConfirmation,                        **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13350  **                       const uint16 LenByte, const uint8* const PhysAddrPtr)**
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13351  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13352  ** Description      : Triggers transmission of a previously                   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13353  **                     filled transmit buffer                                 **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13354  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13355  ** [/cover]                                                                   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13356  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13357  ** Service ID       : NA                                                      **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13358  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13359  ** Sync/Async       : Synchronous                                             **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13360  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13361  ** Reentrancy       : Non Reentrant                                           **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13362  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13363  ** Parameters (in)  : CtrlIdx - Controller Index.                             **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13364  **                    BufIdx - Index of the buffer resource                   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13365  **                    FrameType- Ethernet frame type                          **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13366  **                    TxConfirmation - Activates transmission confirmation    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13367  **                    LenByte - Data length in byte                           **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13368  **                    PhysAddrPtr - Physical target address                   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13369  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13370  ** Parameters (out) : None                                                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13371  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13372  ** Return value     : E_OK- Transmission request is successfully placed       **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13373  **                    E_NOT_OK: Transmission failed                           **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13374  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13375  *******************************************************************************/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13376  /*******************************************************************************
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13377                             Ethernet Frame Format
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13378  +----------+-------------+--------------+-----------------------+--------------+
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13379  +  DesAddr +  SourceAddr + FrameLen /   + Frame Data /          +   CheckSum   +
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13380  + (6Bytes) +   (6Bytes)  + Type(2Bytes) + Payload(46-1500Bytes) +    (4Bytes)  +
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13381  +----------+-------------+--------------+-----------------------+--------------+
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13382  *******************************************************************************/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13383  static Std_ReturnType Eth_17_GEthMacV2_lTransmit(
; Function Eth_17_GEthMacV2_lTransmit
.L379:
Eth_17_GEthMacV2_lTransmit:	.type	func
	sub.a	a10,#8
.L2080:
	mov	e8,d4,d5
	mov	e10,d7,d6
	ld.hu	d12,[a10]8
.L2082:
	mov.aa	a12,a4
.L2083:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13384               const uint8 CtrlIdx,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13385               const Eth_BufIdxType BufIdx, const Eth_FrameType FrameType,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13386               const boolean TxConfirmation, const uint16 LenByte,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13387               const uint8* const PhysAddrPtr)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13388  {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13389    uint8* TxBufAddrPtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13390    uint32 TxLength;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13391    uint32 LoopCount;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13392    const Eth_17_GEthMacV2_CtrlStatusType *EthLocalCoreStatusPtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13393    const Eth_17_GEthMacV2_CoreCtrlConfigType *EthLocalCtrlCfgPtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13394    Ifx_GETH *EthCtrlAddPtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13395  #if (ETH_17_GETHMACV2_SWT_MANAGEMENT_SUPPORT == STD_ON)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13396    /* uint8* EthBufPtr; */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13397    /* uint16 EthLenByte; */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13398    uint16 TxBufLengthConfig;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13399  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13400    uint16 TxBufLengthAligned;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13401    uint16 BufferIdx;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13402    uint16 FifoIdx;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13403    uint16 TxDescIdx;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13404    uint8 PrioVal;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13405    Std_ReturnType RetVal;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13406  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13407  #if (ETH_17_GETHMACV2_SWT_MANAGEMENT_SUPPORT == STD_OFF)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13408    RetVal = E_OK;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13409  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13410  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13411    EthLocalCoreStatusPtr = Eth_17_GEthMacV2_lGetCtrlStatusPtr(CtrlIdx);
	call	Eth_17_GEthMacV2_lGetCtrlStatusPtr
.L2081:
	mov.aa	a13,a2
.L2085:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13412  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13413    /* Get base address of the indexed controller */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13414    EthCtrlAddPtr = Eth_17_GEthMacV2_CtrlBaseAddrPtr[CtrlIdx];
	movh.a	a15,#@his(Eth_17_GEthMacV2_CtrlBaseAddrPtr)
	lea	a15,[a15]@los(Eth_17_GEthMacV2_CtrlBaseAddrPtr)
.L2086:
	addsc.a	a15,a15,d9,#2
.L2087:
	ld.a	a14,[a15]
.L2088:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13415  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13416    /* Get controller configuration data */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13417    EthLocalCtrlCfgPtr = Eth_17_GEthMacV2_lGetCtrlConfigPtr(CtrlIdx);
	mov	d4,d9
.L2089:
	call	Eth_17_GEthMacV2_lGetCtrlConfigPtr
.L2084:
	st.a	[a10],a2
.L2091:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13418  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13419    /* Get the required indices of the buffers/ FIFOs */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13420    BufferIdx = (uint16)(BufIdx & (uint32)ETH_17_GETHMACV2_BUFIDX_MASK);
	insert	d13,d8,#0,#13,#19
.L2093:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13421  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13422    PrioVal = (uint8)((BufIdx & (uint32)ETH_17_GETHMACV2_VLDCHNLIDX_MASK) >>
	sh	d15,d8,#-13
.L2092:
	and	d8,d15,#7
.L2094:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13423                                        (uint8)ETH_17_GETHMACV2_FIFOIDX_POS);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13424  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13425    FifoIdx = EthLocalCtrlCfgPtr->EthTxFifoCfgPtr[PrioVal].TxFifoIdx;
	mul	d15,d8,#24
.L3112:
	ld.a	a15,[a2]12
.L3113:
	addsc.a	a15,a15,d15,#0
.L3114:
	ld.bu	d14,[a15]18
.L2095:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13426  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13427    TxBufLengthAligned = EthLocalCtrlCfgPtr->
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13428                            EthTxFifoCfgPtr[PrioVal].TxBufferAlignSize;
	ld.hu	d15,[a15]12
.L2096:
	st.w	[a10]4,d15
.L2098:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13429  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13430    /* Load the start address of the current Tx Buffer */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13431    /* MISRA2012_RULE_10_8_JUSTIFICATION: Impermissible cast of composite
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13432    expression is performed to access the buffer address from DMA
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13433    descriptor. This is the intended design and valid as per DMA hardware
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13434    design. There are no side effects seen by violating this rule.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13435    /* MISRA2012_RULE_11_6_JUSTIFICATION: cast from unsigned long to pointer
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13436    is performed to access the buffer address from DMA descriptor.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13437    This is the intended design and valid as per DMA hardware design.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13438    There are no side effects seen by violating this rule.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13439    /* MISRA2012_RULE_11_4_JUSTIFICATION: conversion between integer to a pointer
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13440    type is performed to access the buffer address from DMA descriptor. This is
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13441    the intended design and valid as per DMA hardware design. There are no side
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13442    effects seen by violating this rule.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13443    TxBufAddrPtr = (uint8*)(((uint32)&(EthLocalCoreStatusPtr->EthBuffDescPtr->\ 
	ld.a	a15,[a13]76
.L3115:
	ld.a	a15,[a15]32
.L3116:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13444                       EthTxBufferPtr[FifoIdx][0U])) +\ 
	addsc.a	a15,a15,d14,#2
	ld.w	d0,[a15]
.L3117:
	madd	d15,d0,d13,d15
.L2097:
	mov.a	a2,d15
.L2090:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13445                      ((uint32)BufferIdx * TxBufLengthAligned));
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13446  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13447    /* [cover parentID={3E1D4710-3036-4e40-95B1-081A95193AF0}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13448    Fill the Destination MAC Address in Tx Buffer
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13449    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13450    for(LoopCount = 0U;
	mov	d15,#0
.L2099:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13451        LoopCount < (uint32)ETH_17_GETHMACV2_MACADDRESS_LEN; LoopCount++)
	j	.L231
.L232:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13452    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13453      TxBufAddrPtr[LoopCount] = (uint8)PhysAddrPtr[LoopCount];
	addsc.a	a15,a2,d15,#0
.L3118:
	addsc.a	a4,a12,d15,#0
	ld.bu	d0,[a4]
.L3119:
	st.b	[a15],d0
.L3120:
	add	d15,#1
.L231:
	jlt.u	d15,#6,.L232
.L3121:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13454    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13455  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13456    /* [cover parentID={FDB450FF-3812-4087-8FDA-80AE25A6D3DD}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13457    Fill the Source MAC address in Tx  buffer
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13458    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13459    /* MISRA2012_RULE_10_8_JUSTIFICATION: Impermissible cast of composite
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13460    expression is performed to access the buffer address from DMA
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13461    descriptor. This is the intended design and valid as per DMA hardware
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13462    design. There are no side effects seen by violating this rule.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13463    /* MISRA2012_RULE_11_6_JUSTIFICATION: cast from unsigned long to pointer
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13464    is performed to access the buffer address from DMA descriptor.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13465    This is the intended design and valid as per DMA hardware design.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13466    There are no side effects seen by violating this rule.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13467    /* MISRA2012_RULE_11_4_JUSTIFICATION: conversion between integer to a pointer
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13468    type is performed to access the buffer address from DMA descriptor. This is
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13469    the intended design and valid as per DMA hardware design. There are no side
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13470    effects seen by violating this rule.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13471    Eth_17_GEthMacV2_lGetPhysAddr(CtrlIdx, (uint8 *)((uint32)TxBufAddrPtr +\ 
	mov.d	d15,a2
.L2101:
	add	d15,#6
.L2102:
	mov.a	a15,d15
.L1170:
	movh.a	a4,#@his(Eth_17_GEthMacV2_CtrlBaseAddrPtr)
	lea	a4,[a4]@los(Eth_17_GEthMacV2_CtrlBaseAddrPtr)
.L2103:
	addsc.a	a4,a4,d9,#2
.L2104:
	ld.a	a4,[a4]
.L2105:
	ld.w	d0,[a4]768
.L2106:
	sh	d15,d0,#-8
.L3122:
	st.b	[a15]5,d15
.L3123:
	st.b	[a15]4,d0
.L3124:
	ld.w	d0,[a4]772
.L3125:
	sh	d15,d0,#-24
.L3126:
	st.b	[a15]3,d15
.L3127:
	sh	d15,d0,#-16
.L3128:
	st.b	[a15]2,d15
.L3129:
	sh	d15,d0,#-8
.L3130:
	st.b	[a15]1,d15
.L3131:
	st.b	[a15],d0
.L1171:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13472                                  (uint32)ETH_17_GETHMACV2_FRAME_SRCADDR_POS));
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13473  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13474  #if (ETH_17_GETHMACV2_SWT_MANAGEMENT_SUPPORT == STD_ON)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13475    EthLocalCoreStatusPtr->EthBuffDescPtr->EthTxBuffTablePtr[FifoIdx]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13476      [BufferIdx].SwtTxDataPtr = (uint8*)(&TxBufAddrPtr
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13477                                      [ETH_17_GETHMACV2_FRAME_TYPE_MSB_POS]);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13478  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13479    EthLocalCoreStatusPtr->EthBuffDescPtr->EthTxBuffTablePtr[FifoIdx]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13480                                    [BufferIdx].SwtTxLength = LenByte;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13481  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13482    /* [cover parentID={B0F44ED5-FAC3-44cf-A527-6EBE345F2DA2}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13483    Invoke the switch driver API is to insert management information
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13484    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13485    RetVal = EthSwt_EthTxProcessFrame(CtrlIdx, BufIdx, &EthLocalCoreStatusPtr->
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13486              EthBuffDescPtr->EthTxBuffTablePtr[FifoIdx][BufferIdx].SwtTxDataPtr,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13487              &EthLocalCoreStatusPtr->EthBuffDescPtr->
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13488                  EthTxBuffTablePtr[FifoIdx][BufferIdx].SwtTxLength);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13489  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13490    /* Management info inserted into the frame by the switch driver */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13491    /* [cover parentID={01772BFC-9D89-4cd2-A2D4-6CD28F3F630A}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13492    Is E_OK returned by the EthSwt_EthTxProcessFrame API ?
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13493    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13494    if (RetVal == E_OK)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13495    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13496      /* Get the configured Tx buffer size */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13497      TxBufLengthConfig = EthLocalCtrlCfgPtr->
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13498                              EthTxFifoCfgPtr[PrioVal].TxBufferSize;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13499  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13500      /* [cover parentID={C7707DF3-A878-4ad6-BFF8-90850BC5C2B6}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13501      If the modified length exceeds the configured buffer size or
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13502      if the modified length is reduced from the actual requested length
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13503      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13504      if ((EthLocalCoreStatusPtr->EthBuffDescPtr->
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13505           EthTxBuffTablePtr[FifoIdx][BufferIdx].SwtTxLength > (TxBufLengthConfig
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13506            - ((uint16)(ETH_17_GETHMACV2_FRAMEHEADER_LENGTH +
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13507                ETH_17_GETHMACV2_FRAMECHKSUM_LENGTH)))) ||
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13508          (EthLocalCoreStatusPtr->EthBuffDescPtr->
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13509             EthTxBuffTablePtr[FifoIdx][BufferIdx].SwtTxLength < LenByte))
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13510      {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13511        /* Error - incorrect length modification by the switch driver */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13512        RetVal = E_NOT_OK;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13513      }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13514      /* [cover parentID={E8E96AB3-A30E-4d6c-BCB2-9B254783FB32}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13515      Is data pointer modified by the switch driver correct?
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13516      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13517      else if (EthLocalCoreStatusPtr->EthBuffDescPtr->EthTxBuffTablePtr[FifoIdx]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13518          [BufferIdx].SwtTxDataPtr != (uint8*)(&TxBufAddrPtr
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13519          [(ETH_17_GETHMACV2_FRAME_TYPE_MSB_POS + (EthLocalCoreStatusPtr->
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13520          EthBuffDescPtr->EthTxBuffTablePtr[FifoIdx][BufferIdx].SwtTxLength -
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13521                                                                  LenByte))]))
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13522      {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13523        /* Error due to incorrect data pointer modification by the
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13524           switch driver */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13525        RetVal = E_NOT_OK;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13526      }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13527      else
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13528      {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13529        /* Increment the buffer address by the number of bytes of
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13530           management information needed */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13531        TxBufAddrPtr = (uint8 *)(&TxBufAddrPtr[EthLocalCoreStatusPtr->
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13532                EthBuffDescPtr->EthTxBuffTablePtr[FifoIdx][BufferIdx].SwtTxLength
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13533                          - LenByte]);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13534      }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13535    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13536  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13537    /* [cover parentID={BE829930-6E29-4fed-82B2-B8D0DB95E308}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13538    Is return value E_OK ?
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13539    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13540    if (RetVal == E_OK)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13541  #endif  /* (ETH_17_GETHMACV2_SWT_MANAGEMENT_SUPPORT == STD_ON) */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13542    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13543    /* [cover parentID={03687AE0-F00F-4945-ABC6-403EBD2560F6}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13544    Fill the Frame Type in Tx Buffer
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13545    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13546    /* Fill the Frame Type in TX Buffer */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13547    TxBufAddrPtr[ETH_17_GETHMACV2_FRAME_TYPE_MSB_POS] = (uint8)((FrameType >>
	sha	d15,d10,#-8
.L2107:
	st.b	[a2]12,d15
.L2108:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13548                  ETH_17_GETHMACV2_SHIFT_8BIT) & ETH_17_GETHMACV2_BYTE_MASK);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13549  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13550    TxBufAddrPtr[ETH_17_GETHMACV2_FRAME_TYPE_LSB_POS] =
	st.b	[a2]13,d10
.L2109:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13551                     (uint8)(FrameType & ETH_17_GETHMACV2_BYTE_MASK);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13552  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13553  #if ((ETH_17_GETHMACV2_IPV4_CHECKSUMOFFLOAD_ENABLE == STD_ON  ) || \ 
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13554       (ETH_17_GETHMACV2_TCP_CHECKSUMOFFLOAD_ENABLE  == STD_ON  ) || \ 
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13555       (ETH_17_GETHMACV2_UDP_CHECKSUMOFFLOAD_ENABLE  == STD_ON  ) || \ 
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13556       (ETH_17_GETHMACV2_ICMP_CHECKSUMOFFLOAD_ENABLE == STD_ON  ))
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13557  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13558      Eth_17_GEthMacV2_lCheckForICMPV4Frame(&TxBufAddrPtr[0U], FrameType);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13559  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13560  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13561  #if (ETH_17_GETHMACV2_SWT_MANAGEMENT_SUPPORT == STD_OFF)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13562    /*Buffer2 size would be zero, single buffer and single frame at the time.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13563    Here Header length(ETH_17_GETHMACV2_FRAMEHEADER_LENGTH) is added because
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13564    provideTxbuffer API only provides the Payload buffer.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13565    TxLength = (uint32)(((uint32)LenByte + ETH_17_GETHMACV2_FRAMEHEADER_LENGTH) &
	add	d15,d12,#14
.L3132:
	insert	d9,d15,#0,#15,#17
.L2110:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13566                    (uint32)ETH_17_GETHMACV2_DMA_TX_DESC_PAC_LEN_MASK);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13567  #else
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13568    /*Buffer2 size would be zero, single buffer and single frame at the time.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13569    Here Header length(ETH_17_GETHMACV2_FRAMEHEADER_LENGTH) is added because
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13570    provideTxbuffer API only provides the Payload buffer.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13571    TxLength = (uint32)(((uint32)EthLocalCoreStatusPtr->
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13572              EthBuffDescPtr->EthTxBuffTablePtr[FifoIdx][BufferIdx].SwtTxLength +
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13573                    ETH_17_GETHMACV2_FRAMEHEADER_LENGTH) &
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13574                    (uint32)ETH_17_GETHMACV2_DMA_TX_DESC_PAC_LEN_MASK);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13575  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13576  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13577    /* [cover parentID={DC8B3F8D-8431-4add-A675-1DD5AE104C79}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13578    Critical section to protect the transmit descriptor to buffer mapping
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13579    and status data
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13580    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13581    /* [cover parentID={685D99A7-831D-4f54-AFC0-E712F97A6B4D}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13582    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13583    /* [cover parentID={F3796E26-6D5A-4cd2-B773-EEE3F31E016E}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13584    Enter Critical Section
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13585    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13586    SchM_Enter_Eth_17_GEthMacV2_TxDescData();
	call	SchM_Enter_Eth_17_GEthMacV2_TxDescData
.L2100:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13587  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13588    TxDescIdx = EthLocalCoreStatusPtr->EthBuffDescPtr->
	ld.a	a15,[a13]76
.L3133:
	ld.a	a2,[a15]12
.L3134:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13589                      EthRunTmTxChnlDataPtr[FifoIdx].CurrTxDmaDescIdx;
	addsc.a	a2,a2,d14,#3
.L3135:
	ld.hu	d2,[a2]0
.L2112:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13590  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13591    /* [cover parentID={2D939499-1ADF-4a03-98E9-3B916B1F6E46}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13592    Tx Confirmation Needed
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13593    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13594    if(TxConfirmation == (boolean)TRUE)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13595    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13596      /* [cover parentID={182EFBE2-D8B1-4083-8490-20E9EA18DE71}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13597      Set Tx Confirmation as NEEDED in Tx Mapping and status Table
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13598      (at BufIdx location)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13599      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13600      EthLocalCoreStatusPtr->EthBuffDescPtr->EthTxDescBufMapStPtr
	ld.a	a15,[a15]20
.L3136:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13601              [FifoIdx][TxDescIdx].TxConfirmReq = ETH_17_GETHMACV2_ENABLE;
	addsc.a	a15,a15,d14,#2
	ld.a	a15,[a15]
.L3137:
	addsc.a	a15,a15,d2,#2
.L2114:
	eq	d15,d11,#1
.L2115:
	st.b	[a15]3,d15
.L3138:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13602    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13603    else
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13604    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13605      /* Set Tx Confirmation as NOT NEEDED in Tx Buffer Table
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13606      (at BufIdx location) */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13607      EthLocalCoreStatusPtr->EthBuffDescPtr->EthTxDescBufMapStPtr
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13608              [FifoIdx][TxDescIdx].TxConfirmReq = ETH_17_GETHMACV2_DISABLE;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13609    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13610  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13611    /*Assign the TDES0 to the current buffer pointer*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13612    /* MISRA2012_RULE_11_4_JUSTIFICATION: conversion between integer to a
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13613    pointer type is performed to access the buffer address from DMA
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13614    descriptor. This is the intended design and valid as per DMA hardware
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13615    design. There are no side effects seen by violating this rule.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13616    /* MISRA2012_RULE_11_6_JUSTIFICATION: cast from unsigned long to pointer
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13617    is performed to access the buffer address from DMA descriptor.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13618    This is the intended design and valid as per DMA hardware design.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13619    There are no side effects seen by violating this rule.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13620    /* MISRA2012_RULE_18_4_JUSTIFICATION: pointer arithmetic is performed
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13621    using '+' operator to configure the RAM address in DMA descriptors.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13622    This is the intended design and valid as per DMA hardware
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13623    design. There are no side effects seen by violating this rule.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13624    EthLocalCoreStatusPtr->EthBuffDescPtr->EthDmaTxDescPtr[FifoIdx]\ 
	ld.a	a15,[a13]76
.L3139:
	ld.a	a2,[a15]4
.L3140:
	addsc.a	a2,a2,d14,#2
	ld.a	a2,[a2]
.L3141:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13625                            [TxDescIdx].TDES0 = (((uint32)\ 
	sha	d15,d2,#4
.L3142:
	addsc.a	a2,a2,d15,#0
.L3143:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13626          &(EthLocalCoreStatusPtr->EthBuffDescPtr->EthTxBufferPtr[FifoIdx][0U]))\ 
	ld.a	a15,[a15]32
.L3144:
	addsc.a	a15,a15,d14,#2
	ld.w	d0,[a15]
.L3145:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13627                                    + ((uint32)BufferIdx * TxBufLengthAligned));
	ld.w	d1,[a10]4
.L2116:
	madd	d0,d0,d13,d1
.L3146:
	st.w	[a2],d0
.L3147:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13628  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13629    /* If timestamp is enabled, the Tx Descriptor will be overwritten by
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13630    the HW to capture the timestamp. Hence, re-initialize Tx Descriptor if
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13631    timestamp is enabled. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13632    #if (ETH_17_GETHMACV2_GLOBALTIMESUPPORT == STD_ON)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13633    /* Re-initialize TDES1 to zero */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13634    EthLocalCoreStatusPtr->EthBuffDescPtr->EthDmaTxDescPtr[FifoIdx]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13635                       [TxDescIdx].TDES1 = (uint32)0U;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13636  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13637    if (EthLocalCoreStatusPtr->EthBuffDescPtr->EthTxBuffTablePtr[FifoIdx]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13638                    [BufferIdx].TimeStampEnable == ETH_17_GETHMACV2_DISABLE)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13639    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13640      /* Enable Interrupt on transmission completion.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13641      Buffer length/Packet length in TDES2 and TDES3 will be updated
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13642      during Transmit request. Previously enabled TTSE bit is disabled */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13643      EthLocalCoreStatusPtr->EthBuffDescPtr->EthDmaTxDescPtr[FifoIdx]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13644                   [TxDescIdx].TDES2 = (uint32)ETH_17_GETHMACV2_DMA_TDES2_INIT;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13645    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13646    else
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13647    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13648      /* Enable Interrupt on transmission completion and enable time stamp */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13649      EthLocalCoreStatusPtr->EthBuffDescPtr->EthDmaTxDescPtr[FifoIdx]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13650                   [TxDescIdx].TDES2 =
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13651            (uint32)(ETH_17_GETHMACV2_DMA_TX_DESC_IOC_ENABLE |
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13652                     ETH_17_GETHMACV2_DMA_TX_DESC_TS_ENABLE);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13653    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13654    #endif /* ETH_17_GETHMACV2_GLOBALTIMESUPPORT == STD_ON */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13655  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13656    /*Update Tx descriptor - TDES3, with packet length.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13657    EthLocalCoreStatusPtr->EthBuffDescPtr->EthDmaTxDescPtr[FifoIdx]
	ld.a	a15,[a13]76
.L3148:
	ld.a	a15,[a15]4
.L3149:
	addsc.a	a15,a15,d14,#2
	ld.a	a15,[a15]
.L3150:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13658                                        [TxDescIdx].TDES3 = TxLength;
	addsc.a	a15,a15,d15,#0
.L3151:
	st.w	[a15]12,d9
.L3152:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13659  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13660  /* [cover parentID={51C0F326-7A55-4ff1-9281-E25200530855}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13661  Checksum Insertion Enabled
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13662  [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13663  #if ((ETH_17_GETHMACV2_IPV4_CHECKSUMOFFLOAD_ENABLE == STD_ON ) || \ 
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13664       (ETH_17_GETHMACV2_TCP_CHECKSUMOFFLOAD_ENABLE  == STD_ON ) || \ 
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13665       (ETH_17_GETHMACV2_UDP_CHECKSUMOFFLOAD_ENABLE  == STD_ON ) || \ 
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13666       (ETH_17_GETHMACV2_ICMP_CHECKSUMOFFLOAD_ENABLE == STD_ON ))
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13667    /* [cover parentID={875072AD-4CEC-4081-91D9-FFDD942EF18F}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13668    Enable Checksum Insertion in Tx descriptor
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13669    (at BufIdx location of Tx descriptor)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13670    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13671    /* Enable Checksum Insertion in Tx descriptor.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13672    EthLocalCoreStatusPtr->EthBuffDescPtr->EthDmaTxDescPtr[FifoIdx]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13673         [TxDescIdx].TDES3 |= (uint32)ETH_17_GETHMACV2_DMA_TX_DESC_CIC_PSDO;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13674  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13675  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13676    /* [cover parentID={17D252D4-F6EB-41aa-9A10-280813CEBFE9}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13677    Update Tx descriptor for fields, packet length, Buffer1 Length
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13678    (as packet length),FD as set, LD as set and OWN bit as set
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13679    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13680    /*Update Tx descriptor - TDES3, with first descriptor (FD) bit set.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13681    EthLocalCoreStatusPtr->EthBuffDescPtr->EthDmaTxDescPtr[FifoIdx][TxDescIdx].
	ld.a	a15,[a13]76
.L3153:
	ld.a	a15,[a15]4
.L3154:
	addsc.a	a15,a15,d14,#2
	ld.a	a15,[a15]
.L3155:
	addsc.a	a15,a15,d15,#0
.L3156:
	ld.w	d0,[a15]12
.L3157:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13682                    TDES3 |= (uint32)ETH_17_GETHMACV2_DMA_TX_DESC_FD_SET;
	insert	d0,d0,#1,#29,#1
	st.w	[a15]12,d0
.L3158:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13683  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13684    /*Update Tx descriptor - TDES2.Buffer 1 Length, with Packet length to be
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13685    transmitted*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13686    /*Info: Both buffer length in TDES2 and and packet length in TDES3 should
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13687    be same*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13688    EthLocalCoreStatusPtr->EthBuffDescPtr->EthDmaTxDescPtr[FifoIdx][TxDescIdx].
	ld.a	a15,[a13]76
.L3159:
	ld.a	a15,[a15]4
.L3160:
	addsc.a	a15,a15,d14,#2
	ld.a	a15,[a15]
.L3161:
	addsc.a	a15,a15,d15,#0
.L3162:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13689      TDES2 = ((uint32)(EthLocalCoreStatusPtr->EthBuffDescPtr->EthDmaTxDescPtr
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13690       [FifoIdx][TxDescIdx].TDES2 &
	ld.w	d0,[a15]8
.L3163:
	insert	d0,d0,#0,#0,#14
.L3164:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13691      ((uint32)ETH_17_GETHMACV2_MASK_TDES2_BUF1LENGTH))) | ((uint32)TxLength);
	or	d9,d0
.L2111:
	st.w	[a15]8,d9
.L3165:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13692  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13693    /*Update Tx descriptor - TDES3, with last descriptor (LD) bit set.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13694    EthLocalCoreStatusPtr->EthBuffDescPtr->EthDmaTxDescPtr[FifoIdx][TxDescIdx].
	ld.a	a15,[a13]76
.L3166:
	ld.a	a15,[a15]4
.L3167:
	addsc.a	a15,a15,d14,#2
	ld.a	a15,[a15]
.L3168:
	addsc.a	a15,a15,d15,#0
.L3169:
	ld.w	d0,[a15]12
.L3170:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13695       TDES3 |= (uint32)ETH_17_GETHMACV2_DMA_TX_DESC_LD_SET;
	insert	d0,d0,#1,#28,#1
	st.w	[a15]12,d0
.L3171:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13696  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13697    /* Assign the buffer index at the corresponding Tx descriptor index */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13698    EthLocalCoreStatusPtr->EthBuffDescPtr->EthTxDescBufMapStPtr
	ld.a	a15,[a13]76
.L3172:
	ld.a	a15,[a15]20
.L3173:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13699                     [FifoIdx][TxDescIdx].TxDescBufMapIdx = BufferIdx;
	addsc.a	a15,a15,d14,#2
	ld.a	a15,[a15]
.L3174:
	addsc.a	a15,a15,d2,#2
.L3175:
	st.h	[a15],d13
.L3176:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13700  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13701    /* Frame Transmit Request is done*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13702    EthLocalCoreStatusPtr->EthBuffDescPtr->EthTxDescBufMapStPtr
	ld.a	a15,[a13]76
.L3177:
	ld.a	a15,[a15]20
.L3178:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13703                  [FifoIdx][TxDescIdx].FrameTxInitiated = ETH_17_GETHMACV2_ENABLE;
	addsc.a	a15,a15,d14,#2
	ld.a	a15,[a15]
.L3179:
	addsc.a	a15,a15,d2,#2
.L3180:
	mov	d0,#1
.L3181:
	st.b	[a15]2,d0
.L3182:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13704  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13705    EthLocalCoreStatusPtr->EthBuffDescPtr->EthTxBuffTablePtr[FifoIdx][BufferIdx].
	ld.a	a15,[a13]76
.L3183:
	ld.a	a15,[a15]
.L3184:
	addsc.a	a15,a15,d14,#2
	ld.a	a15,[a15]
.L3185:
	addsc.a	a15,a15,d13,#2
.L3186:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13706                          BuffStatus = ETH_17_GETHMACV2_BUFFER_USED_TXINITIATED;
	mov	d0,#2
.L3187:
	st.b	[a15]2,d0
.L3188:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13707  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13708    /* Release buffer to DMA by setting OWN bit*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13709    EthLocalCoreStatusPtr->EthBuffDescPtr->EthDmaTxDescPtr[FifoIdx][TxDescIdx].
	ld.a	a15,[a13]76
.L3189:
	ld.a	a15,[a15]4
.L3190:
	addsc.a	a15,a15,d14,#2
	ld.a	a15,[a15]
.L3191:
	addsc.a	a15,a15,d15,#0
.L3192:
	ld.w	d15,[a15]12
.L3193:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13710       TDES3 |= (uint32)(ETH_17_GETHMACV2_DMA_TX_DESC_OWN_SET);
	insert	d15,d15,#1,#31,#1
	st.w	[a15]12,d15
.L3194:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13711  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13712    /* Point to next buffer in the buffer ring */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13713    EthLocalCoreStatusPtr->EthBuffDescPtr->
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13714        EthRunTmTxChnlDataPtr[FifoIdx].CurrTxDmaDescIdx =
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13715    Eth_17_GEthMacV2_lIncrTxBufIdx(EthLocalCoreStatusPtr->EthBuffDescPtr->
	ld.a	a15,[a13]76
.L3195:
	ld.a	a15,[a15]12
.L3196:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13716            EthRunTmTxChnlDataPtr[FifoIdx].CurrTxDmaDescIdx,
	addsc.a	a2,a15,d14,#3
.L3197:
	ld.hu	d0,[a2]0
.L3198:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13717             (EthLocalCtrlCfgPtr->EthTxFifoCfgPtr[PrioVal].NumOfTxBuffers));
	mul	d15,d8,#24
.L3199:
	ld.a	a15,[a10]
.L2117:
	ld.a	a15,[a15]12
.L2118:
	addsc.a	a15,a15,d15,#0
.L3200:
	ld.hu	d1,[a15]8
.L1176:
	add	d0,#1
.L3201:
	div.u	e0,d0,d1
.L1177:
	st.h	[a2],d1
.L3202:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13718  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13719    /* [cover parentID={6AB3912D-31FF-4cbd-83C9-7C7728D67369}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13720    Issue poll demand command for the corresponding Tx- DMA channel
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13721    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13722    /*Update Tx- DMA-CH0 Descriptor tail pointer to issue poll demand command*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13723     /* MISRA2012_RULE_11_4_JUSTIFICATION: conversion pointer to a
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13724       integer type is performed to assign last buffer address to tail pointer
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13725       register. This is the intended design and valid as per DMA hardware
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13726       design. There are no side effects seen by violating this rule.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13727     /* MISRA2012_RULE_11_6_JUSTIFICATION: cast from pointer to unsigned long to
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13728       assign last buffer address to tail pointer register. This is the intended
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13729       design and valid as per DMA hardware design. There are no side effects
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13730       seen by violating this rule.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13731    EthCtrlAddPtr->DMA_CH[EthLocalCtrlCfgPtr->EthTxFifoChnlMapPtr[PrioVal]]\ 
	ld.a	a15,[a10]
.L2119:
	ld.a	a15,[a15]16
.L2120:
	addsc.a	a15,a15,d8,#0
	ld.bu	d0,[a15]
	sha	d0,#7
.L3203:
	addsc.a	a2,a14,d0,#0
.L3204:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13732              .TXDESC_TAIL_POINTER.U =\ 
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13733      (uint32)(&EthLocalCoreStatusPtr->EthBuffDescPtr->EthDmaTxDescPtr[FifoIdx]\ 
	ld.a	a15,[a13]76
.L3205:
	ld.a	a15,[a15]4
.L3206:
	addsc.a	a15,a15,d14,#2
	ld.w	d0,[a15]
.L3207:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13734             [EthLocalCtrlCfgPtr->EthTxFifoCfgPtr[PrioVal].NumOfTxBuffers]);
	ld.a	a15,[a10]
.L2121:
	ld.a	a15,[a15]12
.L2122:
	addsc.a	a15,a15,d15,#0
.L3208:
	ld.hu	d15,[a15]8
	sha	d15,#4
.L3209:
	add	d0,d15
.L3210:
	st.w	[a2]4384,d0
.L3211:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13735  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13736    /* [cover parentID={5C2CC647-5015-4aba-903D-BA737D3571E8}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13737    Exit the critical section
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13738    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13739    SchM_Exit_Eth_17_GEthMacV2_TxDescData();
	call	SchM_Exit_Eth_17_GEthMacV2_TxDescData
.L2113:
	mov	d2,#0
.L2123:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13740  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13741  #if (ETH_17_GETHMACV2_SWT_MANAGEMENT_SUPPORT == STD_ON)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13742    /* [cover parentID={346C9062-A8C1-4f0a-8F00-2F7FF1EA5AD2}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13743    Tx finished indication to Switch
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13744    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13745    RetVal = EthSwt_EthTxFinishedIndication(CtrlIdx, BufIdx);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13746  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13747    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13748  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13749    return RetVal;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13750  }
	ret
.L1144:
	
__Eth_17_GEthMacV2_lTransmit_function_end:
	.size	Eth_17_GEthMacV2_lTransmit,__Eth_17_GEthMacV2_lTransmit_function_end-Eth_17_GEthMacV2_lTransmit
.L603:
	; End of function
	
	.sdecl	'.text.Eth_17_GEthMacV2_lResetTxRxStatus.Code.Cpu0',code,cluster('Eth_17_GEthMacV2_lResetTxRxStatus')
	.sect	'.text.Eth_17_GEthMacV2_lResetTxRxStatus.Code.Cpu0'
	.align	2
	

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13751  /*******************************************************************************
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13752  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13753  ** Traceability    : [cover parentID={F7543953-FF6D-4527-9349-8695284C9047}]  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13754  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13755  ** Syntax           : static void Eth_17_GEthMacV2_lResetTxRxStatus(const     **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13756  **                Eth_17_GEthMacV2_CoreCtrlConfigType* const EthCtrlCfgPtr)   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13757  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13758  ** Description      : Function to Reset all Tx and Rx status                  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13759  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13760  ** [/cover]                                                                   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13761  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13762  ** Service ID       : NA                                                      **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13763  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13764  ** Sync/Async       : Synchronous                                             **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13765  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13766  ** Reentrancy       : Non Reentrant                                           **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13767  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13768  ** Parameters (in)  : EthCtrlCfgPtr- Pointer to Ethernet controller           **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13769  **                    configuration.                                          **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13770  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13771  ** Parameters (out) : None                                                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13772  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13773  ** Return value     : None                                                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13774  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13775  *******************************************************************************/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13776  static void Eth_17_GEthMacV2_lResetTxRxStatus(
; Function Eth_17_GEthMacV2_lResetTxRxStatus
.L381:
Eth_17_GEthMacV2_lResetTxRxStatus:	.type	func
	mov.aa	a15,a4
.L2125:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13777                const Eth_17_GEthMacV2_CoreCtrlConfigType* const EthCtrlCfgPtr)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13778  {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13779    /* Reset interrupt status and mask the interrupt which are
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13780    enabled in default.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13781    Eth_17_GEthMacV2_lDisableGethInterrupt(EthCtrlCfgPtr);
	call	Eth_17_GEthMacV2_lDisableGethInterrupt
.L2124:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13782  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13783    /* Keep Tx DMA Descriptors in Init state, hence buffers are released.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13784    Eth_17_GEthMacV2_lDmaTxDescriptorInit(EthCtrlCfgPtr);
	mov.aa	a4,a15
.L2126:
	call	Eth_17_GEthMacV2_lDmaTxDescriptorInit
.L2127:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13785  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13786    /* Keep Rx DMA Descriptors in Init state, hence buffers are released.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13787    Eth_17_GEthMacV2_lDmaRxDescriptorInit(EthCtrlCfgPtr);
	mov.aa	a4,a15
.L2128:
	j	Eth_17_GEthMacV2_lDmaRxDescriptorInit
.L1066:
	
__Eth_17_GEthMacV2_lResetTxRxStatus_function_end:
	.size	Eth_17_GEthMacV2_lResetTxRxStatus,__Eth_17_GEthMacV2_lResetTxRxStatus_function_end-Eth_17_GEthMacV2_lResetTxRxStatus
.L558:
	; End of function
	
	.sdecl	'.text.Eth_17_GEthMacV2_lUpdateEthStatisticsCounterValues.Code.Cpu0',code,cluster('Eth_17_GEthMacV2_lUpdateEthStatisticsCounterValues')
	.sect	'.text.Eth_17_GEthMacV2_lUpdateEthStatisticsCounterValues.Code.Cpu0'
	.align	2
	

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13788  }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13789  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13790  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13791  #if ((ETH_17_GETHMACV2_IPV4_CHECKSUMOFFLOAD_ENABLE == STD_ON) || \ 
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13792       (ETH_17_GETHMACV2_TCP_CHECKSUMOFFLOAD_ENABLE  == STD_ON) || \ 
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13793       (ETH_17_GETHMACV2_UDP_CHECKSUMOFFLOAD_ENABLE  == STD_ON) || \ 
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13794       (ETH_17_GETHMACV2_ICMP_CHECKSUMOFFLOAD_ENABLE == STD_ON))
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13795  /*******************************************************************************
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13796  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13797  ** Traceability    : [cover parentID={12056F04-4F8C-4a3e-9C41-2B13BBEA14AA}]  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13798  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13799  ** Syntax           : static void Eth_17_GEthMacV2_lCheckForICMPV4Frame(      **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13800  **                                uint8 * const BufferAddrPtr,                **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13801  **                                const Eth_FrameType FrameType)              **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13802  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13803  ** Description      : This function checks for ICMP V4 frame type, and        **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13804  **                    replaces the ICMP checksum field of the payload to      **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13805  **                    0x00.Since for ICMP-over-IPv4 packets ETHMAC requires   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13806  **                    the Checksum field in the ICMP packet to be always      **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13807  **                    16'h0000.If it is not equal to 16'h0000 ,               **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13808  **                    an incorrect checksum may be inserted into the packet.  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13809  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13810  ** [/cover]                                                                   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13811  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13812  ** Service ID       : NA                                                      **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13813  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13814  ** Sync/Async       : Synchronous                                             **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13815  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13816  ** Reentrancy       : Reentrant                                               **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13817  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13818  ** Parameters (in)  : FrameType- Ethernet frame type                          **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13819  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13820  ** Parameters (inout) : BufferAddrPtr - Pointer to the address of the         **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13821  **                                      buffer resource                       **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13822  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13823  ** Parameters (out) : None                                                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13824  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13825  ** Return value     : None                                                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13826  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13827  *******************************************************************************/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13828  static void Eth_17_GEthMacV2_lCheckForICMPV4Frame(uint8 * const BufferAddrPtr,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13829                                              const Eth_FrameType FrameType)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13830  {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13831    if(FrameType == ETH_17_GETHMACV2_IPV4_FRAMETYPE)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13832    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13833      if(BufferAddrPtr[ETH_17_GETHMACV2_FRAME_IPV4TYPE_POS] ==
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13834                    ETH_17_GETHMACV2_IPV4_ICMP_PROTOCOL)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13835      {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13836        BufferAddrPtr[ETH_17_GETHMACV2_FRAME_ICMP_CRC_POS] = 0U;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13837  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13838        BufferAddrPtr[ETH_17_GETHMACV2_FRAME_ICMP_CRC_POS + 1U] = 0U;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13839      }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13840    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13841  }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13842  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13843  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13844  /*******************************************************************************
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13845  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13846  ** Traceability    : [cover parentID={F21CECBB-E2BF-4a81-838A-4147F4C3CC1B}]  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13847  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13848  ** Syntax           : static void                                             **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13849  **                       Eth_17_GEthMacV2_lUpdateEthStatisticsCounterValues   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13850  **                                                                 ( void )   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13851  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13852  ** Description      : Updates statistics counter values                       **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13853  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13854  ** [/cover]                                                                   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13855  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13856  ** Service ID       : NA                                                      **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13857  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13858  ** Sync/Async       : Synchronous                                             **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13859  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13860  ** Reentrancy       : Non Reentrant                                           **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13861  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13862  ** Parameters (in)  : None                                                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13863  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13864  ** Parameters (out) : None                                                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13865  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13866  ** Return value     : None                                                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13867  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13868  *******************************************************************************/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13869  static void Eth_17_GEthMacV2_lUpdateEthStatisticsCounterValues(void)
; Function Eth_17_GEthMacV2_lUpdateEthStatisticsCounterValues
.L383:
Eth_17_GEthMacV2_lUpdateEthStatisticsCounterValues:	.type	func

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13870  {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13871    const Ifx_GETH *EthCtrlAddPtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13872    Eth_17_GEthMacV2_CtrlStatusType *EthLocalCoreStatusPtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13873    const Eth_17_GEthMacV2_CoreConfigType *EthLocalCoreCfgPtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13874    const Eth_17_GEthMacV2_CoreCtrlConfigType *EthLocalCtrlCfgPtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13875    uint32 CoreId;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13876    uint8 ControllerIdx;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13877    uint8 EthOpMode;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13878  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13879    CoreId = Mcal_GetCpuIndex();
	call	Mcal_GetCpuIndex
.L2129:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13880  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13881    EthLocalCoreCfgPtr = Eth_17_GEthMacV2_ConfigPtr->EthCoreAdd[CoreId];
	movh.a	a15,#@his(Eth_17_GEthMacV2_ConfigPtr)
	ld.a	a15,[a15]@los(Eth_17_GEthMacV2_ConfigPtr)
.L2644:
	addsc.a	a15,a15,d2,#2
	ld.a	a2,[a15]
.L2130:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13882    EthLocalCtrlCfgPtr = EthLocalCoreCfgPtr->EthCoreCtrlPtr;
	ld.a	a4,[a2]
.L2131:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13883    EthLocalCoreStatusPtr = Eth_17_GEthMacV2_CtrlStatusPtr[CoreId];
	movh.a	a15,#@his(Eth_17_GEthMacV2_CtrlStatusPtr)
	lea	a15,[a15]@los(Eth_17_GEthMacV2_CtrlStatusPtr)
.L2645:
	addsc.a	a15,a15,d2,#2
	ld.a	a15,[a15]
.L2132:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13884  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13885    /* [cover parentID={DE634AEB-7D27-4044-9643-6DE909CDD5CB}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13886    Loop till Controller index is less than available controllers
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13887    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13888    for(ControllerIdx = 0; ControllerIdx < EthLocalCoreCfgPtr->EthMaxControllers;
	mov	d1,#0
.L2133:
	j	.L234

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13889                                                                 ControllerIdx++)
.L235:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13890    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13891      /* Get base address of the indexed controller */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13892      EthCtrlAddPtr = Eth_17_GEthMacV2_CtrlBaseAddrPtr[EthLocalCtrlCfgPtr->
	ld.bu	d15,[a4]66
.L2646:
	movh.a	a5,#@his(Eth_17_GEthMacV2_CtrlBaseAddrPtr)
	lea	a5,[a5]@los(Eth_17_GEthMacV2_CtrlBaseAddrPtr)
.L2647:
	addsc.a	a5,a5,d15,#2
	ld.a	a5,[a5]
.L2135:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13893                                                            EthCtrlIdx];
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13894  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13895      EthOpMode = (uint8)((EthLocalCtrlCfgPtr->EthCtrlProperties) >>
	ld.hu	d15,[a4]40
.L2648:
	sha	d15,#-5
.L2649:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13896                      ETH_17_GETHMACV2_OPMODE_POS) & ETH_17_GETHMACV2_OPMODE_MSK;
	and	d2,d15,#1
.L2136:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13897  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13898      /* [cover parentID={57E16FD9-75F2-4990-9A34-81BBA8CDABAE}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13899      CRC error is greater than zero
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13900      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13901      /*Check if number of packets received with CRC error is greater than zero*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13902      if((uint32)EthCtrlAddPtr->RX_CRC_ERROR_PACKETS.B.RXCRCERR > 0U)
	ld.hu	d15,[a5]1940
.L2650:
	jeq	d15,#0,.L236
.L2651:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13903      {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13904        /* Update CRC error Count */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13905        EthLocalCoreStatusPtr->EthStatisticsCounters.CRCErrorFrameCounter.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13906          Count = (uint32)EthCtrlAddPtr->RX_CRC_ERROR_PACKETS.B.RXCRCERR -
	ld.hu	d0,[a5]1940
.L2652:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13907          EthLocalCoreStatusPtr->EthStatisticsCounters.CRCErrorFrameCounter.
	ld.w	d15,[a15]24
.L2653:
	sub	d0,d15
.L2654:
	st.w	[a15]20,d0
.L236:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13908          DemReportedCount;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13909      }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13910  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13911      /* [cover parentID={4D1E6867-A2BB-4a5d-A588-30E5EE3B6B74}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13912      Undersize packets greater than zero
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13913      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13914      /*Check if number of packets received with length less than 64 bytes,without
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13915      any errors, is greater than zero*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13916      if((uint32)EthCtrlAddPtr->RX_UNDERSIZE_PACKETS_GOOD.B.RXUNDERSZG > 0U)
	ld.hu	d15,[a5]1956
.L2655:
	jeq	d15,#0,.L237
.L2656:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13917      {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13918        /* Update undersize good packets Count */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13919        EthLocalCoreStatusPtr->EthStatisticsCounters.UnderSizeFrameCounter.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13920          Count = (uint32)EthCtrlAddPtr->RX_UNDERSIZE_PACKETS_GOOD.B.RXUNDERSZG -
	ld.hu	d0,[a5]1956
.L2657:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13921          EthLocalCoreStatusPtr->EthStatisticsCounters.UnderSizeFrameCounter.
	ld.w	d15,[a15]32
.L2658:
	sub	d0,d15
.L2659:
	st.w	[a15]28,d0
.L237:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13922          DemReportedCount;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13923      }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13924  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13925      /* [cover parentID={722DDAE2-7EF9-4cff-9881-F5C2D27D447C}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13926      Oversize packets greater than zero
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13927      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13928      /*Check if number of packets received without errors, with length greater
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13929        than the maxsize,is greater than zero*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13930       if((uint32)EthCtrlAddPtr->RX_OVERSIZE_PACKETS_GOOD.B.RXOVERSZG > 0U)
	ld.hu	d15,[a5]1960
.L2660:
	jeq	d15,#0,.L238
.L2661:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13931      {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13932        /* Update oversize good packets Count */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13933        EthLocalCoreStatusPtr->EthStatisticsCounters.OverSizeFrameCounter.Count
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13934          = (uint32)EthCtrlAddPtr->RX_OVERSIZE_PACKETS_GOOD.B.RXOVERSZG -
	ld.hu	d0,[a5]1960
.L2662:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13935          EthLocalCoreStatusPtr->EthStatisticsCounters.OverSizeFrameCounter.
	ld.w	d15,[a15]40
.L2663:
	sub	d0,d15
.L2664:
	st.w	[a15]36,d0
.L238:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13936          DemReportedCount;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13937      }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13938  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13939      /* [cover parentID={46716838-541D-44cf-B3A3-B636AD4FBC2F}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13940      Alignment error is greater than zero
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13941      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13942      /*Check if number of packets received with alignment (dribble) error is
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13943      greater than zero
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13944      Info: It is valid only in 10/100 mode */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13945      if((uint32)EthCtrlAddPtr->RX_ALIGNMENT_ERROR_PACKETS.B.RXALGNERR > 0U)
	ld.hu	d15,[a5]1944
.L2665:
	jeq	d15,#0,.L239
.L2666:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13946      {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13947        /*Update Alignment Error Count */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13948        EthLocalCoreStatusPtr->EthStatisticsCounters.AlignmentErrorFrameCounter.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13949          Count = (uint32)EthCtrlAddPtr->RX_ALIGNMENT_ERROR_PACKETS.B.RXALGNERR -
	ld.hu	d0,[a5]1944
.L2667:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13950          EthLocalCoreStatusPtr->EthStatisticsCounters.AlignmentErrorFrameCounter.
	ld.w	d15,[a15]48
.L2668:
	sub	d0,d15
.L2669:
	st.w	[a15]44,d0
.L239:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13951          DemReportedCount;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13952      }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13953  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13954      /* Check if the number of missed received packets due to FIFO overflow
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13955       * is greater than zero */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13956      /* [cover parentID={8B9A13F9-2E9D-49e9-BC9C-B42EAFA9BF5C}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13957      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13958      if((uint32)EthCtrlAddPtr->RX_FIFO_OVERFLOW_PACKETS.B.RXFIFOOVFL > 0U)
	ld.hu	d15,[a5]2004
.L2670:
	jeq	d15,#0,.L240
.L2671:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13959      {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13960        /* Update Rx frames lost count */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13961        EthLocalCoreStatusPtr->EthStatisticsCounters.RxFramesLostCounter.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13962          Count = (uint32)EthCtrlAddPtr->RX_FIFO_OVERFLOW_PACKETS.B.RXFIFOOVFL -
	ld.hu	d0,[a5]2004
.L2672:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13963          EthLocalCoreStatusPtr->EthStatisticsCounters.RxFramesLostCounter.
	ld.w	d15,[a15]16
.L2673:
	sub	d0,d15
.L2674:
	st.w	[a15]12,d0
.L240:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13964          DemReportedCount;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13965      }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13966  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13967      /* [cover parentID={A191AAC4-057E-47d5-A266-57D86F09B6F6}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13968       If OpMode is HALF DUPLEX
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13969      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13970      if (EthOpMode == ETH_17_GETHMACV2_HALF_DUPLEX)
	jne	d2,#0,.L241
.L2675:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13971      {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13972        /*Check if number of successfully transmitted packets after a single
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13973          collision is greater than zero
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13974          Info: It is valid only half-duplex mode*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13975        /* [cover parentID={657EA7A8-A062-4fed-946E-C27A13A9C099}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13976        [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13977        if((uint32)EthCtrlAddPtr->TX_SINGLE_COLLISION_GOOD_PACKETS.B.TXSNGLCOLG
	ld.hu	d15,[a5]1868
.L2676:
	jeq	d15,#0,.L242
.L2677:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13978                                                                            > 0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13979        {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13980          /*Update Single Collision Count */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13981          EthLocalCoreStatusPtr->EthStatisticsCounters.SingleCollisionCounter.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13982            Count = (uint32)EthCtrlAddPtr->TX_SINGLE_COLLISION_GOOD_PACKETS.B.
	ld.hu	d0,[a5]1868
.L2678:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13983            TXSNGLCOLG - EthLocalCoreStatusPtr->EthStatisticsCounters.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13984            SingleCollisionCounter.DemReportedCount;
	ld.w	d15,[a15]56
.L2679:
	sub	d0,d15
.L2680:
	st.w	[a15]52,d0
.L242:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13985        }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13986  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13987        /*Check if number of successfully transmitted packets after multiple
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13988          collision is greater than zero
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13989          Info: It is valid only half-duplex mode*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13990        /* [cover parentID={55FBF353-2EF1-4eb0-B00D-4BCB753B1702}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13991        [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13992        if((uint32)EthCtrlAddPtr->TX_MULTIPLE_COLLISION_GOOD_PACKETS.B.TXMULTCOLG
	ld.hu	d15,[a5]1872
.L2681:
	jeq	d15,#0,.L243
.L2682:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13993                                                                            > 0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13994        {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13995          /*Update Multiple Collision Count */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13996          EthLocalCoreStatusPtr->EthStatisticsCounters.MultipleCollisionCounter.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13997            Count = (uint32)EthCtrlAddPtr->TX_MULTIPLE_COLLISION_GOOD_PACKETS.B.
	ld.hu	d15,[a5]1872
.L2683:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13998            TXMULTCOLG - EthLocalCoreStatusPtr->EthStatisticsCounters.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 13999            MultipleCollisionCounter.DemReportedCount;
	ld.w	d0,[a15]64
.L2684:
	sub	d15,d0
.L2685:
	st.w	[a15]60,d15
.L243:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14000        }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14001  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14002        /* Check if number of packets aborted because of late collision error
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14003          is greater than zero
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14004          Info: It is valid only half-duplex mode */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14005        /* [cover parentID={1A3065C5-26AA-4615-A41B-3031197228D6}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14006        [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14007        if((uint32)EthCtrlAddPtr->TX_LATE_COLLISION_PACKETS.B.TXLATECOL > 0U)
	ld.hu	d15,[a5]1880
.L2686:
	jeq	d15,#0,.L244
.L2687:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14008        {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14009          /*Update Late Collision Count */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14010          EthLocalCoreStatusPtr->EthStatisticsCounters.LateCollisionCounter.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14011            Count = (uint32)EthCtrlAddPtr->TX_LATE_COLLISION_PACKETS.B.TXLATECOL -
	ld.hu	d15,[a5]1880
.L2688:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14012            EthLocalCoreStatusPtr->EthStatisticsCounters.LateCollisionCounter.
	ld.w	d0,[a15]72
.L2689:
	sub	d15,d0
.L2690:
	st.w	[a15]68,d15
.L244:
.L241:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14013            DemReportedCount;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14014        }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14015      }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14016      /* [cover parentID={5308C7AE-394A-4880-A29F-E21EC2D39B67}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14017      Increment the pointers to check for the next controller
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14018      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14019      EthLocalCtrlCfgPtr++;
	lea	a4,[a4]76
.L2691:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14020      EthLocalCoreStatusPtr++;
	lea	a15,[a15]80
.L2692:
	add	d1,#1
.L2134:
	extr.u	d1,d1,#0,#8
.L234:
	ld.bu	d15,[a2]4
.L2693:
	jlt.u	d1,d15,.L235
.L2694:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14021    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14022  }
	ret
.L993:
	
__Eth_17_GEthMacV2_lUpdateEthStatisticsCounterValues_function_end:
	.size	Eth_17_GEthMacV2_lUpdateEthStatisticsCounterValues,__Eth_17_GEthMacV2_lUpdateEthStatisticsCounterValues_function_end-Eth_17_GEthMacV2_lUpdateEthStatisticsCounterValues
.L513:
	; End of function
	
	.sdecl	'.text.Eth_17_GEthMacV2_lDemReportStatisticsCounterValues.Code.Cpu0',code,cluster('Eth_17_GEthMacV2_lDemReportStatisticsCounterValues')
	.sect	'.text.Eth_17_GEthMacV2_lDemReportStatisticsCounterValues.Code.Cpu0'
	.align	2
	

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14023  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14024  /*******************************************************************************
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14025  **                        Functions for Production Error Report               **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14026  *******************************************************************************/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14027  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14028  /*******************************************************************************
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14029  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14030  ** Traceability     : [cover parentID={119B7ADD-2E3E-44e7-B3F0-8892E2139583}] **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14031  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14032  ** Syntax           : static void                                             **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14033  **                         Eth_17_GEthMacV2_lDemReportStatisticsCounterValues **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14034  **                                                                   (void)   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14035  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14036  ** Description      : Raise Production Error for Statistics Counter values    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14037  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14038  ** [/cover]                                                                   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14039  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14040  ** Service ID       : NA                                                      **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14041  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14042  ** Sync/Async       : Synchronous                                             **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14043  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14044  ** Reentrancy       : Non Reentrant                                           **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14045  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14046  ** Parameters (in)  : None                                                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14047  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14048  ** Parameters (out) : None                                                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14049  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14050  ** Return value     : None                                                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14051  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14052  *******************************************************************************/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14053  static void Eth_17_GEthMacV2_lDemReportStatisticsCounterValues(void)
; Function Eth_17_GEthMacV2_lDemReportStatisticsCounterValues
.L385:
Eth_17_GEthMacV2_lDemReportStatisticsCounterValues:	.type	func

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14054  {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14055    Eth_17_GEthMacV2_CtrlStatusType *EthLocalCoreStatusPtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14056    const Eth_17_GEthMacV2_CoreConfigType *EthLocalCoreCfgPtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14057    const Eth_17_GEthMacV2_CoreCtrlConfigType *EthLocalCtrlCfgPtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14058    uint32 CoreId;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14059    uint8 ControllerIdx;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14060    uint8 EthOpMode;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14061  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14062    CoreId = Mcal_GetCpuIndex();
	call	Mcal_GetCpuIndex
.L2137:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14063  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14064    EthLocalCoreCfgPtr = Eth_17_GEthMacV2_ConfigPtr->EthCoreAdd[CoreId];
	movh.a	a15,#@his(Eth_17_GEthMacV2_ConfigPtr)
	ld.a	a15,[a15]@los(Eth_17_GEthMacV2_ConfigPtr)
.L2564:
	addsc.a	a15,a15,d2,#2
	ld.a	a12,[a15]
.L2138:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14065    EthLocalCtrlCfgPtr = EthLocalCoreCfgPtr->EthCoreCtrlPtr;
	ld.a	a13,[a12]
.L2139:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14066    EthLocalCoreStatusPtr = Eth_17_GEthMacV2_CtrlStatusPtr[CoreId];
	movh.a	a2,#@his(Eth_17_GEthMacV2_CtrlStatusPtr)
	lea	a2,[a2]@los(Eth_17_GEthMacV2_CtrlStatusPtr)
.L2565:
	addsc.a	a2,a2,d2,#2
	ld.a	a15,[a2]
.L2140:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14067  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14068    /* [cover parentID={414FD94E-AD6E-499e-8813-3CB35CB3EF6C}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14069    Loop until Controller index is less than available controllers
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14070    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14071    for(ControllerIdx = 0; ControllerIdx < EthLocalCoreCfgPtr->EthMaxControllers;
	mov	d8,#0
.L2141:
	j	.L245

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14072                                                                 ControllerIdx++)
.L246:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14073    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14074      EthOpMode = (uint8)((EthLocalCtrlCfgPtr->EthCtrlProperties) >>
	ld.hu	d15,[a13]40
.L2566:
	sha	d15,#-5
.L2567:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14075                      ETH_17_GETHMACV2_OPMODE_POS) & ETH_17_GETHMACV2_OPMODE_MSK;
	and	d9,d15,#1
.L2143:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14076  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14077      /* [cover parentID={28B9A82C-9260-4e1b-A9FA-A0F8F6C27D31}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14078      If total Frames lost is greater than zero and Production error is enabled
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14079      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14080      if(EthLocalCoreStatusPtr->EthStatisticsCounters.RxFramesLostCounter.Count
	ld.w	d15,[a15]12
.L2568:
	jeq	d15,#0,.L247
.L2569:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14081                                                                          > 0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14082      {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14083        if(EthLocalCtrlCfgPtr->EthDemFramesLost !=
	ld.hu	d4,[a13]44
.L2570:
	jeq	d4,#0,.L248
.L2571:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14084                                        ETH_17_GETHMACV2_DISABLE_DEM_REPORT)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14085        {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14086          /* [cover parentID={3DF4EA22-2545-4d57-9FDF-600277FD57F7}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14087          Report ETH_E_RX_FRAMES_LOST
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14088          [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14089          (void)Mcal_Wrapper_Dem_SetEventStatus(
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14090               EthLocalCtrlCfgPtr->EthDemFramesLost, DEM_EVENT_STATUS_PREFAILED);
	mov	d5,#3
	call	Mcal_Wrapper_Dem_SetEventStatus
.L2572:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14091  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14092          EthLocalCoreStatusPtr->EthStatisticsCounters.RxFramesLostCounter.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14093            DemReportedCount = EthLocalCoreStatusPtr->EthStatisticsCounters.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14094            RxFramesLostCounter.DemReportedCount +
	ld.w	d0,[a15]16
.L2573:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14095            EthLocalCoreStatusPtr->EthStatisticsCounters.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14096            RxFramesLostCounter.Count;
	ld.w	d15,[a15]12
.L2574:
	add	d0,d15
.L2575:
	st.w	[a15]16,d0
.L248:
.L247:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14097        }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14098      }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14099  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14100      /* [cover parentID={8F65A935-D793-4472-8829-BF0F2F058604}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14101      If total CRC errors is greater than zero and Production error is enabled
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14102      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14103      if(EthLocalCoreStatusPtr->EthStatisticsCounters.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14104                            CRCErrorFrameCounter.Count > 0U)
	ld.w	d15,[a15]20
.L2576:
	jeq	d15,#0,.L249
.L2577:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14105      {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14106        if(EthLocalCtrlCfgPtr->EthDemCRC != ETH_17_GETHMACV2_DISABLE_DEM_REPORT)
	ld.hu	d4,[a13]48
.L2578:
	jeq	d4,#0,.L250
.L2579:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14107        {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14108          /* [cover parentID={8AF31CF3-F54E-4583-BA3E-01B681DF3AF3}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14109          Report ETH_E_CRC
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14110          [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14111          (void)Mcal_Wrapper_Dem_SetEventStatus(EthLocalCtrlCfgPtr->EthDemCRC,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14112                                             DEM_EVENT_STATUS_PREFAILED);
	mov	d5,#3
	call	Mcal_Wrapper_Dem_SetEventStatus
.L2580:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14113  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14114          EthLocalCoreStatusPtr->EthStatisticsCounters.CRCErrorFrameCounter.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14115            DemReportedCount = EthLocalCoreStatusPtr->EthStatisticsCounters.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14116            CRCErrorFrameCounter.DemReportedCount +
	ld.w	d0,[a15]24
.L2581:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14117            EthLocalCoreStatusPtr->EthStatisticsCounters.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14118            CRCErrorFrameCounter.Count;
	ld.w	d15,[a15]20
.L2582:
	add	d0,d15
.L2583:
	st.w	[a15]24,d0
.L250:
.L249:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14119        }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14120      }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14121  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14122      /* [cover parentID={D2DCC1A9-1CFC-4246-911B-617F15FF665C}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14123      If total undersize counter is greater than zero and Production error is
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14124      enabled
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14125      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14126      if(EthLocalCoreStatusPtr->EthStatisticsCounters.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14127                           UnderSizeFrameCounter.Count > 0U)
	ld.w	d15,[a15]28
.L2584:
	jeq	d15,#0,.L251
.L2585:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14128      {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14129        if(EthLocalCtrlCfgPtr->EthDemUndersize !=
	ld.hu	d4,[a13]50
.L2586:
	jeq	d4,#0,.L252
.L2587:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14130                                           ETH_17_GETHMACV2_DISABLE_DEM_REPORT)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14131        {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14132          /* [cover parentID={7DB9C2CA-814C-42b2-8B92-4130778AA2BB}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14133          Report ETH_E_UNDERSIZEFRAME
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14134          [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14135          (void)Mcal_Wrapper_Dem_SetEventStatus(
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14136                EthLocalCtrlCfgPtr->EthDemUndersize, DEM_EVENT_STATUS_PREFAILED);
	mov	d5,#3
	call	Mcal_Wrapper_Dem_SetEventStatus
.L2588:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14137  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14138          EthLocalCoreStatusPtr->EthStatisticsCounters.UnderSizeFrameCounter.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14139            DemReportedCount = EthLocalCoreStatusPtr->EthStatisticsCounters.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14140            UnderSizeFrameCounter.DemReportedCount + EthLocalCoreStatusPtr->
	ld.w	d0,[a15]32
.L2589:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14141            EthStatisticsCounters.UnderSizeFrameCounter.Count;
	ld.w	d15,[a15]28
.L2590:
	add	d0,d15
.L2591:
	st.w	[a15]32,d0
.L252:
.L251:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14142        }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14143      }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14144  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14145      /* [cover parentID={12B3843A-EC96-4179-AE09-749E01DE1D92}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14146      If total oversize counter is greater than zero and Production error is
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14147      enabled
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14148      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14149      if(EthLocalCoreStatusPtr->EthStatisticsCounters.OverSizeFrameCounter.
	ld.w	d15,[a15]36
.L2592:
	jeq	d15,#0,.L253
.L2593:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14150                                              Count > 0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14151      {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14152        if(EthLocalCtrlCfgPtr->EthDemOversize !=
	ld.hu	d4,[a13]52
.L2594:
	jeq	d4,#0,.L254
.L2595:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14153                                        ETH_17_GETHMACV2_DISABLE_DEM_REPORT)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14154        {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14155          /* [cover parentID={4ADE4E62-A981-40e9-B056-25E35DD1B3A1}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14156          Report ETH_E_OVERSIZEFRAME
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14157          [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14158          (void)Mcal_Wrapper_Dem_SetEventStatus(
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14159                EthLocalCtrlCfgPtr->EthDemOversize, DEM_EVENT_STATUS_PREFAILED);
	mov	d5,#3
	call	Mcal_Wrapper_Dem_SetEventStatus
.L2596:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14160  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14161          EthLocalCoreStatusPtr->EthStatisticsCounters.OverSizeFrameCounter.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14162            DemReportedCount = EthLocalCoreStatusPtr->EthStatisticsCounters.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14163            OverSizeFrameCounter.DemReportedCount + EthLocalCoreStatusPtr->
	ld.w	d0,[a15]40
.L2597:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14164            EthStatisticsCounters.OverSizeFrameCounter.Count;
	ld.w	d15,[a15]36
.L2598:
	add	d0,d15
.L2599:
	st.w	[a15]40,d0
.L254:
.L253:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14165        }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14166      }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14167  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14168      /* [cover parentID={96E50E77-39BB-4ccf-BF9D-756BBE793CCD}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14169      If total alignment errors is greater than zero and Production error is
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14170      enabled
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14171      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14172      if(EthLocalCoreStatusPtr->EthStatisticsCounters.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14173                     AlignmentErrorFrameCounter.Count > 0U)
	ld.w	d15,[a15]44
.L2600:
	jeq	d15,#0,.L255
.L2601:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14174      {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14175        if(EthLocalCtrlCfgPtr->EthDemAlignment !=
	ld.hu	d4,[a13]46
.L2602:
	jeq	d4,#0,.L256
.L2603:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14176                                          ETH_17_GETHMACV2_DISABLE_DEM_REPORT)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14177        {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14178          /* [cover parentID={96AF6844-C810-45a5-9040-0BDC4846A2B7}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14179          Report ETH_E_ALIGNMENT
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14180          [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14181          (void)Mcal_Wrapper_Dem_SetEventStatus(
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14182                EthLocalCtrlCfgPtr->EthDemAlignment, DEM_EVENT_STATUS_PREFAILED);
	mov	d5,#3
	call	Mcal_Wrapper_Dem_SetEventStatus
.L2604:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14183  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14184          EthLocalCoreStatusPtr->EthStatisticsCounters.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14185            AlignmentErrorFrameCounter.DemReportedCount = EthLocalCoreStatusPtr->
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14186            EthStatisticsCounters.AlignmentErrorFrameCounter.DemReportedCount +
	ld.w	d0,[a15]48
.L2605:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14187            EthLocalCoreStatusPtr->EthStatisticsCounters.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14188            AlignmentErrorFrameCounter.Count;
	ld.w	d15,[a15]44
.L2606:
	add	d0,d15
.L2607:
	st.w	[a15]48,d0
.L256:
.L255:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14189        }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14190      }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14191  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14192      /* [cover parentID={76262A11-7765-4c1f-B463-847B61823AC6}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14193      If Mode is HALF DUPLEX
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14194      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14195      if(EthOpMode == ETH_17_GETHMACV2_HALF_DUPLEX)
	jne	d9,#0,.L257
.L2608:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14196      {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14197        /* [cover parentID={A0DF3BEE-32EA-4c4e-BB2A-C6A8701F2686}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14198        [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14199        Eth_17_GEthMacV2_lDemReportHalfDuplStatCountValues(EthLocalCtrlCfgPtr,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14200                                                          EthLocalCoreStatusPtr);
	mov.aa	a4,a13
.L2144:
	mov.aa	a5,a15
.L2145:
	call	Eth_17_GEthMacV2_lDemReportHalfDuplStatCountValues
.L257:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14201      }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14202  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14203      EthLocalCtrlCfgPtr++;
	lea	a13,[a13]76
.L2609:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14204      EthLocalCoreStatusPtr++;
	lea	a15,[a15]80
.L2610:
	add	d8,#1
.L2142:
	extr.u	d8,d8,#0,#8
.L245:
	ld.bu	d15,[a12]4
.L2611:
	jlt.u	d8,d15,.L246
.L2612:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14205    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14206  }
	ret
.L981:
	
__Eth_17_GEthMacV2_lDemReportStatisticsCounterValues_function_end:
	.size	Eth_17_GEthMacV2_lDemReportStatisticsCounterValues,__Eth_17_GEthMacV2_lDemReportStatisticsCounterValues_function_end-Eth_17_GEthMacV2_lDemReportStatisticsCounterValues
.L503:
	; End of function
	
	.sdecl	'.text.Eth_17_GEthMacV2_lDemReportHalfDuplStatCountValues.Code.Cpu0',code,cluster('Eth_17_GEthMacV2_lDemReportHalfDuplStatCountValues')
	.sect	'.text.Eth_17_GEthMacV2_lDemReportHalfDuplStatCountValues.Code.Cpu0'
	.align	2
	

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14207  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14208  /*******************************************************************************
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14209  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14210  ** Traceability     : [cover parentID={B6891B44-18C5-4fed-B054-5730A76B88F4}] **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14211  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14212  ** Syntax           : static void                                             **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14213  **                      Eth_17_GEthMacV2_lDemReportHalfDuplStatCountValues    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14214  **                    (const Eth_17_GEthMacV2_CoreCtrlConfigType              **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14215  **                     *const EthCtrlCfgPtr, Eth_17_GEthMacV2_CtrlStatusType  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14216  **                     *const EthLocalCoreStatusPtr)                          **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14217  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14218  ** Description      : Raise Production error for Half Duplex Statistics       **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14219  **                    Counter values                                          **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14220  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14221  ** [/cover]                                                                   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14222  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14223  ** Service ID       : NA                                                      **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14224  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14225  ** Sync/Async       : Synchronous                                             **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14226  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14227  ** Reentrancy       : Non Reentrant                                           **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14228  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14229  ** Parameters (in)  : EthCtrlCfgPtr -Pointer to controller configuration data **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14230  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14231  ** Parameters (inout) : EthLocalCoreStatusPtr - Pointer to controller status  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14232  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14233  ** Parameters (out) : None                                                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14234  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14235  ** Return value     : None                                                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14236  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14237  *******************************************************************************/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14238  static void Eth_17_GEthMacV2_lDemReportHalfDuplStatCountValues(const
; Function Eth_17_GEthMacV2_lDemReportHalfDuplStatCountValues
.L387:
Eth_17_GEthMacV2_lDemReportHalfDuplStatCountValues:	.type	func
	mov.aa	a12,a4
.L2147:
	mov.aa	a15,a5
.L2148:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14239                   Eth_17_GEthMacV2_CoreCtrlConfigType *const EthCtrlCfgPtr,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14240                   Eth_17_GEthMacV2_CtrlStatusType *const EthLocalCoreStatusPtr)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14241  {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14242    /* [cover parentID={295AA83B-D1A7-408a-A4E3-4ABF1EDB2BEB}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14243    Is Single collision count > 0 and Production error is enabled ?
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14244    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14245    if(EthLocalCoreStatusPtr->EthStatisticsCounters.SingleCollisionCounter.
	ld.w	d15,[a15]52
.L2617:
	jeq	d15,#0,.L258
.L2618:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14246                                                                Count > 0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14247    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14248      if(EthCtrlCfgPtr->EthDemSingleCollision !=
	ld.hu	d4,[a12]54
.L2619:
	jeq	d4,#0,.L259
.L2620:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14249                                        ETH_17_GETHMACV2_DISABLE_DEM_REPORT)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14250      {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14251        /* [cover parentID={1117A9F8-F984-459b-9129-FFA8CE783230}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14252        Report ETH_E_SINGLECOLLISION
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14253        [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14254        (void)Mcal_Wrapper_Dem_SetEventStatus(
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14255              EthCtrlCfgPtr->EthDemSingleCollision, DEM_EVENT_STATUS_PREFAILED);
	mov	d5,#3
	call	Mcal_Wrapper_Dem_SetEventStatus
.L2146:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14256  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14257        EthLocalCoreStatusPtr->EthStatisticsCounters.SingleCollisionCounter.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14258        DemReportedCount = EthLocalCoreStatusPtr->EthStatisticsCounters.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14259        SingleCollisionCounter.DemReportedCount +
	ld.w	d15,[a15]56
.L2621:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14260        EthLocalCoreStatusPtr->EthStatisticsCounters.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14261        SingleCollisionCounter.Count;
	ld.w	d0,[a15]52
.L2622:
	add	d15,d0
.L2623:
	st.w	[a15]56,d15
.L259:
.L258:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14262      }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14263    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14264  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14265    /* [cover parentID={74E27369-094F-481d-BBE8-294FA7B939DA}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14266    Is Multiple collision count > 0 and Production error is enabled ?
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14267    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14268    if(EthLocalCoreStatusPtr->EthStatisticsCounters.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14269                       MultipleCollisionCounter.Count > 0U)
	ld.w	d15,[a15]60
.L2624:
	jeq	d15,#0,.L260
.L2625:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14270    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14271      if(EthCtrlCfgPtr->EthDemMultipleCollision !=
	ld.hu	d4,[a12]56
.L2626:
	jeq	d4,#0,.L261
.L2627:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14272                                         ETH_17_GETHMACV2_DISABLE_DEM_REPORT)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14273      {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14274        /* [cover parentID={7CCD5CE9-2A46-4867-A98E-92009AF5C2E7}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14275        Report ETH_E_MULTIPLECOLLISION
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14276        [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14277        (void)Mcal_Wrapper_Dem_SetEventStatus(
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14278            EthCtrlCfgPtr->EthDemMultipleCollision, DEM_EVENT_STATUS_PREFAILED);
	mov	d5,#3
	call	Mcal_Wrapper_Dem_SetEventStatus
.L2628:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14279  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14280        EthLocalCoreStatusPtr->EthStatisticsCounters.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14281          MultipleCollisionCounter.DemReportedCount =
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14282          EthLocalCoreStatusPtr->EthStatisticsCounters.MultipleCollisionCounter.
	ld.w	d0,[a15]64
.L2629:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14283          DemReportedCount + EthLocalCoreStatusPtr->EthStatisticsCounters.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14284          MultipleCollisionCounter.Count;
	ld.w	d15,[a15]60
.L2630:
	add	d0,d15
.L2631:
	st.w	[a15]64,d0
.L261:
.L260:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14285      }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14286    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14287  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14288    /* [cover parentID={3269B9DE-C87C-4315-A583-20F4DFDFF47D}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14289    Is late collision count > 0 and Production error is enabled?
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14290    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14291    if(EthLocalCoreStatusPtr->EthStatisticsCounters.LateCollisionCounter.
	ld.w	d15,[a15]68
.L2632:
	jeq	d15,#0,.L262
.L2633:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14292                                                              Count > 0U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14293    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14294      if(EthCtrlCfgPtr->EthDemLateCollision !=
	ld.hu	d4,[a12]58
.L2634:
	jeq	d4,#0,.L263
.L2635:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14295                                      ETH_17_GETHMACV2_DISABLE_DEM_REPORT)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14296      {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14297        /* [cover parentID={5A466F91-35CF-4bc2-8189-DC8FF6AE8BA7}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14298        Report ETH_E_LATECOLLISION
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14299        [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14300        (void)Mcal_Wrapper_Dem_SetEventStatus(EthCtrlCfgPtr->EthDemLateCollision,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14301                                              DEM_EVENT_STATUS_PREFAILED);
	mov	d5,#3
	call	Mcal_Wrapper_Dem_SetEventStatus
.L2636:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14302  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14303        EthLocalCoreStatusPtr->EthStatisticsCounters.LateCollisionCounter.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14304          DemReportedCount = EthLocalCoreStatusPtr->EthStatisticsCounters.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14305          LateCollisionCounter.DemReportedCount + EthLocalCoreStatusPtr->
	ld.w	d15,[a15]72
.L2637:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14306          EthStatisticsCounters.LateCollisionCounter.Count;
	ld.w	d0,[a15]68
.L2638:
	add	d15,d0
.L2639:
	st.w	[a15]72,d15
.L263:
.L262:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14307      }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14308    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14309  }
	ret
.L988:
	
__Eth_17_GEthMacV2_lDemReportHalfDuplStatCountValues_function_end:
	.size	Eth_17_GEthMacV2_lDemReportHalfDuplStatCountValues,__Eth_17_GEthMacV2_lDemReportHalfDuplStatCountValues_function_end-Eth_17_GEthMacV2_lDemReportHalfDuplStatCountValues
.L508:
	; End of function
	
	.sdecl	'.text.Eth_17_GEthMacV2_lDemReportAllErrorPass.Code.Cpu0',code,cluster('Eth_17_GEthMacV2_lDemReportAllErrorPass')
	.sect	'.text.Eth_17_GEthMacV2_lDemReportAllErrorPass.Code.Cpu0'
	.align	2
	

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14310  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14311  /*******************************************************************************
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14312  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14313  ** Traceability    : [cover parentID={028200D0-B5DF-4141-93C8-2367C9B0F7B6}]  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14314  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14315  ** Syntax           : static void Eth_17_GEthMacV2_lDemReportAllErrorPass(    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14316  **          const Eth_17_GEthMacV2_CoreCtrlConfigType* const EthCtrlCfgPtr)   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14317  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14318  ** Description      : Report all Production errors as Pass to Mcal_Wrapper    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14319  **                    module                                                  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14320  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14321  ** [/cover]                                                                   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14322  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14323  ** Service ID       : NA                                                      **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14324  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14325  ** Sync/Async       : Synchronous                                             **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14326  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14327  ** Reentrancy       : Non- Reentrant                                          **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14328  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14329  ** Parameters (in)  : EthCtrlCfgPtr- Pointer to ethernet Controller           **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14330  **                    Configuration.                                          **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14331  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14332  ** Parameters (out) : None                                                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14333  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14334  ** Return value     : None                                                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14335  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14336  *******************************************************************************/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14337  static void Eth_17_GEthMacV2_lDemReportAllErrorPass(const
; Function Eth_17_GEthMacV2_lDemReportAllErrorPass
.L389:
Eth_17_GEthMacV2_lDemReportAllErrorPass:	.type	func
	mov.aa	a15,a4
.L2149:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14338                      Eth_17_GEthMacV2_CoreCtrlConfigType* const EthCtrlCfgPtr)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14339  {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14340    /* [cover parentID={7686FDCF-7A21-4a5d-A519-A0C3665D5C8A}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14341    If DEM id for corresponding Production error is enabled
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14342    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14343    /* [cover parentID={59826ECD-D6BA-46a6-B2F5-111133E62C5A}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14344    Report Production error as DEM_EVENT_STATUS_PREPASSED (except for
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14345    ETH_E_ACCESS)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14346    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14347    if(EthCtrlCfgPtr->EthDemFramesLost != ETH_17_GETHMACV2_DISABLE_DEM_REPORT)
	ld.hu	d4,[a15]44
.L2699:
	jeq	d4,#0,.L264
.L2700:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14348    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14349      (void)Mcal_Wrapper_Dem_SetEventStatus(EthCtrlCfgPtr->EthDemFramesLost,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14350                                               DEM_EVENT_STATUS_PREPASSED);
	mov	d5,#2
	call	Mcal_Wrapper_Dem_SetEventStatus
.L264:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14351    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14352  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14353    if(EthCtrlCfgPtr->EthDemCRC != ETH_17_GETHMACV2_DISABLE_DEM_REPORT)
	ld.hu	d4,[a15]48
.L2701:
	jeq	d4,#0,.L265
.L2702:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14354    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14355      (void)Mcal_Wrapper_Dem_SetEventStatus(EthCtrlCfgPtr->EthDemCRC,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14356                                              DEM_EVENT_STATUS_PREPASSED);
	mov	d5,#2
	call	Mcal_Wrapper_Dem_SetEventStatus
.L265:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14357    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14358  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14359    if(EthCtrlCfgPtr->EthDemUndersize != ETH_17_GETHMACV2_DISABLE_DEM_REPORT)
	ld.hu	d4,[a15]50
.L2703:
	jeq	d4,#0,.L266
.L2704:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14360    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14361      (void)Mcal_Wrapper_Dem_SetEventStatus(EthCtrlCfgPtr->EthDemUndersize,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14362                                              DEM_EVENT_STATUS_PREPASSED);
	mov	d5,#2
	call	Mcal_Wrapper_Dem_SetEventStatus
.L266:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14363    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14364  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14365    if(EthCtrlCfgPtr->EthDemOversize != ETH_17_GETHMACV2_DISABLE_DEM_REPORT)
	ld.hu	d4,[a15]52
.L2705:
	jeq	d4,#0,.L267
.L2706:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14366    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14367      (void)Mcal_Wrapper_Dem_SetEventStatus(EthCtrlCfgPtr->EthDemOversize,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14368                                             DEM_EVENT_STATUS_PREPASSED);
	mov	d5,#2
	call	Mcal_Wrapper_Dem_SetEventStatus
.L267:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14369    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14370  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14371    if(EthCtrlCfgPtr->EthDemAlignment != ETH_17_GETHMACV2_DISABLE_DEM_REPORT)
	ld.hu	d4,[a15]46
.L2707:
	jeq	d4,#0,.L268
.L2708:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14372    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14373      (void)Mcal_Wrapper_Dem_SetEventStatus(EthCtrlCfgPtr->EthDemAlignment,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14374                                           DEM_EVENT_STATUS_PREPASSED);
	mov	d5,#2
	call	Mcal_Wrapper_Dem_SetEventStatus
.L268:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14375    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14376    /* [cover parentID={D3150895-1007-4aae-AD2E-D2452D567F24}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14377    If DEM id for corresponding Production error of Half Duplex is enabled
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14378    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14379    /* [cover parentID={D8B2F089-A046-4ae9-992A-1C00C68664EA}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14380    Report corresponding Production error as DEM_EVENT_STATUS_PREPASSED
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14381    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14382    if(EthCtrlCfgPtr->EthDemSingleCollision != \ 
	ld.hu	d4,[a15]54
.L2709:
	jeq	d4,#0,.L269
.L2710:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14383                                           ETH_17_GETHMACV2_DISABLE_DEM_REPORT)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14384    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14385      (void)Mcal_Wrapper_Dem_SetEventStatus(
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14386            EthCtrlCfgPtr->EthDemSingleCollision, DEM_EVENT_STATUS_PREPASSED);
	mov	d5,#2
	call	Mcal_Wrapper_Dem_SetEventStatus
.L269:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14387    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14388  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14389    if(EthCtrlCfgPtr->EthDemMultipleCollision != \ 
	ld.hu	d4,[a15]56
.L2711:
	jeq	d4,#0,.L270
.L2712:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14390                                           ETH_17_GETHMACV2_DISABLE_DEM_REPORT)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14391    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14392      (void)Mcal_Wrapper_Dem_SetEventStatus(
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14393            EthCtrlCfgPtr->EthDemMultipleCollision, DEM_EVENT_STATUS_PREPASSED);
	mov	d5,#2
	call	Mcal_Wrapper_Dem_SetEventStatus
.L270:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14394    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14395  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14396    if(EthCtrlCfgPtr->EthDemLateCollision != \ 
	ld.hu	d4,[a15]58
.L2713:
	jeq	d4,#0,.L271
.L2714:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14397                                           ETH_17_GETHMACV2_DISABLE_DEM_REPORT)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14398    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14399      (void)Mcal_Wrapper_Dem_SetEventStatus(EthCtrlCfgPtr->EthDemLateCollision,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14400            DEM_EVENT_STATUS_PREPASSED);
	mov	d5,#2
	j	Mcal_Wrapper_Dem_SetEventStatus
.L271:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14401    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14402  }
	ret
.L1001:
	
__Eth_17_GEthMacV2_lDemReportAllErrorPass_function_end:
	.size	Eth_17_GEthMacV2_lDemReportAllErrorPass,__Eth_17_GEthMacV2_lDemReportAllErrorPass_function_end-Eth_17_GEthMacV2_lDemReportAllErrorPass
.L518:
	; End of function
	
	.sdecl	'.text.Eth_17_GEthMacV2_lDemtimeout.Code.Cpu0',code,cluster('Eth_17_GEthMacV2_lDemtimeout')
	.sect	'.text.Eth_17_GEthMacV2_lDemtimeout.Code.Cpu0'
	.align	2
	

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14403  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14404  /*******************************************************************************
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14405  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14406  ** Traceability    : [cover parentID={7036B58F-7C72-47dc-B97C-11F360E4FAF1}]  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14407  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14408  ** Syntax           : static void Eth_17_GEthMacV2_lDemtimeout                **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14409  **                    (const uint32 Timeout, ,const Dem_EventIdType           **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14410  **                                                          EthDemAccess)     **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14411  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14412  ** Description      : Report Hardware Access Production error if timeout      **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14413  **                    happened                                                **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14414  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14415  ** [/cover]                                                                   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14416  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14417  ** Service ID       : NA                                                      **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14418  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14419  ** Sync/Async       : Synchronous                                             **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14420  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14421  ** Reentrancy       : Non Reentrant                                           **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14422  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14423  ** Parameters (in)  : Timeout - Timeout occurred status                       **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14424  **                    EthDemAccess - Production Error Enable/Disable Status   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14425  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14426  ** Parameters (out) : None                                                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14427  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14428  ** Return value     : None                                                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14429  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14430  *******************************************************************************/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14431  static void Eth_17_GEthMacV2_lDemtimeout(const boolean Timeout,
; Function Eth_17_GEthMacV2_lDemtimeout
.L391:
Eth_17_GEthMacV2_lDemtimeout:	.type	func

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14432                                        const Dem_EventIdType EthDemAccess)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14433  {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14434    /* [cover parentID={FF37D69C-100B-4b4d-9768-8397BE6AFFA4}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14435    Check if timeout occurred
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14436    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14437    if(Timeout == TRUE)
	jeq	d4,#0,.L272
.L2558:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14438    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14439      /* If Production error is enabled */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14440      if(EthDemAccess != ETH_17_GETHMACV2_DISABLE_DEM_REPORT)
	jeq	d5,#0,.L273
.L2559:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14441      {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14442        /* [cover parentID={AF52A3C1-4A3B-4023-8B29-AE70A1F293FC}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14443        Report error DEM_E_ACCESS
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14444        [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14445        (void)Mcal_Wrapper_Dem_SetEventStatus(EthDemAccess,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14446              DEM_EVENT_STATUS_PREFAILED);
	mov	d15,#3
	mov	d4,d5
.L2151:
	mov	d5,d15
.L2150:
	j	Mcal_Wrapper_Dem_SetEventStatus
.L273:
.L272:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14447      }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14448    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14449  }
	ret
.L976:
	
__Eth_17_GEthMacV2_lDemtimeout_function_end:
	.size	Eth_17_GEthMacV2_lDemtimeout,__Eth_17_GEthMacV2_lDemtimeout_function_end-Eth_17_GEthMacV2_lDemtimeout
.L498:
	; End of function
	
	.sdecl	'.text.Eth_17_GEthMacV2_lDetCheckMode.Code.Cpu0',code,cluster('Eth_17_GEthMacV2_lDetCheckMode')
	.sect	'.text.Eth_17_GEthMacV2_lDetCheckMode.Code.Cpu0'
	.align	2
	

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14450  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14451  /*******************************************************************************
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14452  **                        Functions for DET checks                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14453  *******************************************************************************/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14454  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14455  #if(ETH_17_GETHMACV2_DEV_ERROR_DETECT == STD_ON)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14456  /*******************************************************************************
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14457  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14458  ** Traceability    : [cover parentID={7F6BA151-2C1C-4c45-A489-49C15C8820B9}]  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14459  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14460  ** Syntax           : static uint8 Eth_17_GEthMacV2_lDetChkPointerInvalid     **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14461  **                             (const void * const Ptr,const uint8 ServiceId) **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14462  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14463  ** Description      : DET check for ETH_17_GETHMACV2_E_PARAM_POINTER          **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14464  **                    This local API is required only if DET is enabled       **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14465  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14466  ** [/cover]                                                                   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14467  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14468  ** Service ID       : NA                                                      **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14469  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14470  ** Sync/Async       : Synchronous                                             **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14471  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14472  ** Reentrancy       : Reentrant                                               **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14473  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14474  ** Parameters (in)  : Ptr- Pointer to be checked                              **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14475  **                    ServiceId- ServiceId of API                             **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14476  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14477  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14478  ** Parameters (out) : None                                                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14479  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14480  ** Return value     : ETH_17_GETHMACV2_E_DET_NO_ERR     - Valid pointer       **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14481  **                    ETH_17_GETHMACV2_E_PARAM_POINTER  - NULL pointer        **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14482  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14483  *******************************************************************************/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14484  static uint8 Eth_17_GEthMacV2_lDetChkPointerInvalid(const void* const Ptr,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14485                                                      const uint8 ServiceId)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14486  {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14487    uint8 DevError;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14488    /* [cover parentID={E4B09346-8C6B-426a-94AA-C488E4D213CD}][/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14489    DevError = ETH_17_GETHMACV2_E_DET_NO_ERR;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14490  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14491    /* [cover parentID={1CCA81E8-C7B5-46c3-913A-3D169416C946}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14492    Input Parameter 'Ptr' is Null
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14493    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14494    if(Ptr == NULL_PTR)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14495    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14496      DevError = ETH_17_GETHMACV2_E_PARAM_POINTER;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14497  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14498      /* [cover parentID={8089A224-E086-473f-B7BF-80B45AD5CF61}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14499      Report DET as Invalid Pointer with Service ID
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14500      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14501      (void)Det_ReportError(ETH_17_GETHMACV2_MODULE_ID,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14502                            ETH_17_GETHMACV2_INSTANCE_ID, ServiceId, DevError);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14503    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14504    return DevError;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14505  }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14506  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14507  /*******************************************************************************
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14508  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14509  ** Traceability    : [cover parentID={ECC06C73-D505-4217-AE28-80F2A4BE2550}]  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14510  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14511  ** Syntax           : static uint8 Eth_17_GEthMacV2_lDetChkCtrlIdxInvalid     **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14512  **                                     (const uint8 CtrlIdx,                  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14513  **                                      const uint8 ServiceId)                **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14514  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14515  ** Description      : DET check for ETH_17_GETHMACV2_E_INV_CTRL_IDX           **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14516  **                    This local API is required only if DET is enabled       **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14517  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14518  ** [/cover]                                                                   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14519  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14520  ** Service ID       : NA                                                      **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14521  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14522  ** Sync/Async       : Synchronous                                             **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14523  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14524  ** Reentrancy       : Reentrant                                               **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14525  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14526  ** Parameters (in)  : CtrlIdx- Controller Index to be checked                 **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14527  **                    ServiceId- Service Id of API                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14528  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14529  ** Parameters (out) : None                                                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14530  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14531  ** Return value     : ETH_17_GETHMACV2_E_DET_NO_ERR  - Valid ctrl index       **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14532  **                    ETH_17_GETHMACV2_E_INV_CTRL_IDX - Invalid ctrl index    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14533  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14534  *******************************************************************************/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14535  static uint8 Eth_17_GEthMacV2_lDetChkCtrlIdxInvalid(const uint8 CtrlIdx,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14536                                                      const uint8 ServiceId)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14537  {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14538    const Eth_17_GEthMacV2_CoreConfigType *EthLocalCoreCfgPtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14539    const Eth_17_GEthMacV2_CoreCtrlConfigType *EthLocalCtrlCfgPtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14540    uint32 CoreId;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14541    uint8 DevError;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14542    uint8 CoreCtrlIdx;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14543  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14544    DevError = ETH_17_GETHMACV2_E_DET_NO_ERR;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14545  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14546    /* [cover parentID={C7427779-7393-422d-98B3-221D9808C745}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14547    If Controller Index is greater or equal to max controllers
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14548    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14549    if (CtrlIdx >= ETH_17_GETHMACV2_MAX_CONTROLLERS)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14550    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14551      /* [cover parentID={6725C55B-8B11-4aaf-9E40-B355F17B30AC}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14552      Report DET as Invalid Controller Index with Service ID
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14553      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14554      (void)Det_ReportError(ETH_17_GETHMACV2_MODULE_ID,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14555                            ETH_17_GETHMACV2_INSTANCE_ID, ServiceId,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14556                            ETH_17_GETHMACV2_E_INV_CTRL_IDX);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14557  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14558      DevError = ETH_17_GETHMACV2_E_INV_CTRL_IDX;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14559    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14560  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14561    /* [cover parentID={3A9CA646-1959-447b-B7CE-F085EC600593}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14562    If no error (Ctrl Idx is Valid)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14563    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14564    if(DevError == ETH_17_GETHMACV2_E_DET_NO_ERR)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14565    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14566      CoreId = Mcal_GetCpuIndex();
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14567  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14568      EthLocalCoreCfgPtr = Eth_17_GEthMacV2_ConfigPtr->EthCoreAdd[CoreId];
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14569  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14570      CoreCtrlIdx = Eth_17_GEthMacV2_ConfigPtr->EthNodeIdxMapPtr[CtrlIdx];
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14571  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14572      /* [cover parentID={ACB46966-95C8-4030-8405-DCBE354BB3D5}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14573      If the controller index is greater than max allocated controllers to
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14574      current core
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14575      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14576      if (CoreCtrlIdx >= EthLocalCoreCfgPtr->EthMaxControllers)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14577      {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14578        /* [cover parentID={0DA56957-565B-4d9d-A08E-8C7D2C4638D9}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14579        Report DET as Controller Index is not allocated to current core
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14580        [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14581        (void)Det_ReportError(ETH_17_GETHMACV2_MODULE_ID,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14582                              ETH_17_GETHMACV2_INSTANCE_ID, ServiceId,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14583                              ETH_17_GETHMACV2_E_INV_CTRL_IDX);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14584  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14585        DevError = ETH_17_GETHMACV2_E_INV_CTRL_IDX;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14586      }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14587      /* [cover parentID={C72E2A80-F725-4119-B92A-551B23B9D603}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14588      If NO DET
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14589      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14590      if(DevError == ETH_17_GETHMACV2_E_DET_NO_ERR)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14591      {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14592        EthLocalCtrlCfgPtr = EthLocalCoreCfgPtr->EthCoreCtrlPtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14593        EthLocalCtrlCfgPtr = &(EthLocalCtrlCfgPtr[CoreCtrlIdx]);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14594  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14595        /* [cover parentID={DFD7CE5B-74EF-420a-AFE9-42A3BB08DE4A}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14596        If the controller index is valid but not allocated to the current core
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14597        [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14598        if(EthLocalCtrlCfgPtr->EthCtrlIdx != CtrlIdx)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14599        {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14600          /* [cover parentID={8640A59E-531F-4986-A08F-4B3631B89205}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14601          Report DET as Controller Index is not allocated to current core
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14602          [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14603          (void)Det_ReportError(ETH_17_GETHMACV2_MODULE_ID,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14604                                ETH_17_GETHMACV2_INSTANCE_ID, ServiceId,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14605                                ETH_17_GETHMACV2_E_INV_CTRL_IDX);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14606  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14607          DevError = ETH_17_GETHMACV2_E_INV_CTRL_IDX;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14608        }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14609      }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14610    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14611  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14612    return DevError ;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14613  }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14614  /*******************************************************************************
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14615  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14616  ** Traceability    : [cover parentID={656C1B91-9FF5-448b-9F4B-B15331454105}]  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14617  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14618  ** Syntax : static uint8 Eth_17_GEthMacV2_lInitDetCheck                       **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14619  **                            (const Eth_17_GEthMacV2_ConfigType * const      **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14620  **                            DetConfigPtr, const uint32 CoreId)              **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14621  ** [/cover]                                                                   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14622  ** Service ID:        None                                                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14623  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14624  ** Sync/Async:        Synchronous                                             **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14625  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14626  ** Reentrancy:        Reentrant                                               **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14627  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14628  ** Parameters (in):   DetConfigPtr - Pointer to configuration set             **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14629  **                    CoreId : Core Number                                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14630  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14631  ** Parameters (out):  None                                                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14632  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14633  ** Return value:      ErrorFlag (uint32)                                      **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14634  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14635  ** Description :      Local function :Service for DET check in Ethernet Init  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14636  **                                    function                                **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14637  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14638  ******************************************************************************/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14639  static uint8 Eth_17_GEthMacV2_lInitDetCheck(
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14640                       const Eth_17_GEthMacV2_ConfigType * const DetConfigPtr,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14641                       const uint32 CoreId)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14642  {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14643    #if (ETH_17_GETHMACV2_MULTICORE_ERROR_DETECT == STD_ON)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14644    const Eth_17_GEthMacV2_CoreConfigType *EthLocalCoreCfgPtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14645    #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14646    uint8 DevError;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14647  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14648    /* [cover parentID={A5560539-0AEF-4b1f-801F-F2E52F44CBD7}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14649    No DET reported
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14650    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14651    DevError = ETH_17_GETHMACV2_E_DET_NO_ERR;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14652  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14653    /* [cover parentID={01C3C2CC-A054-449f-87EB-082BE289954F}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14654    If Config Ptr is NULL
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14655    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14656    if(DetConfigPtr == NULL_PTR)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14657    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14658      DevError = ETH_17_GETHMACV2_E_INIT_FAILED;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14659      /* [cover parentID={29EA6389-14B0-4dad-9C26-EA967AF3BDFC}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14660      Report ETH_17_GETHMACV2_E_INIT_FAILED
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14661      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14662      (void)Det_ReportError(ETH_17_GETHMACV2_MODULE_ID,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14663                            ETH_17_GETHMACV2_INSTANCE_ID,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14664                            ETH_17_GETHMACV2_SID_INIT, DevError);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14665    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14666    #if (ETH_17_GETHMACV2_MULTICORE_ERROR_DETECT == STD_ON)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14667    /* [cover parentID={A6C1170C-E55D-45de-B44C-03211004EE8B}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14668    If no DET and current core configured with controller
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14669    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14670    if(DevError == ETH_17_GETHMACV2_E_DET_NO_ERR)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14671    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14672      EthLocalCoreCfgPtr = DetConfigPtr->EthCoreAdd[CoreId];
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14673  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14674      if(EthLocalCoreCfgPtr == NULL_PTR)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14675      {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14676        /* Report DET - Init failed as No controller is configured to
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14677            current core */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14678        DevError = ETH_17_GETHMACV2_E_CORE_NOT_CONFIGURED;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14679        /* [cover parentID={EC9B2732-1ABA-42eb-A486-72219E7E27A8}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14680        Report ETH_17_GETHMACV2_E_CORE_NOT_CONFIGURED
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14681        [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14682        (void)Det_ReportError(ETH_17_GETHMACV2_MODULE_ID,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14683                              ETH_17_GETHMACV2_INSTANCE_ID,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14684                              ETH_17_GETHMACV2_SID_INIT, DevError);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14685      }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14686    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14687    #else
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14688      UNUSED_PARAMETER(CoreId);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14689    #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14690  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14691    return DevError;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14692  }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14693  /*******************************************************************************
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14694  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14695  ** Traceability    : [cover parentID={AB26B62F-BAD7-43a8-B7E4-9EFEC5495CCB}]  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14696  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14697  ** Syntax           : static uint8 Eth_17_GEthMacV2_lDetChkNoInit             **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14698  **                               (const uint8 CtrlIdx, const uint8 ServiceId) **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14699  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14700  ** Description      : DET check for ETH_17_GETHMACV2_E_UNINIT                 **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14701  **                    This local API is required only if DET is enabled       **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14702  **                    This local API is verifies if the controller init       **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14703  **                      is successful                                         **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14704  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14705  ** [/cover]                                                                   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14706  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14707  ** Service ID       : NA                                                      **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14708  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14709  ** Sync/Async       : Synchronous                                             **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14710  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14711  ** Reentrancy       : Non Reentrant for the same CtrlIdx,                     **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14712  **                    reentrant for different                                 **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14713  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14714  ** Parameters (in)  : CtrlIdx- Controller Index                               **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14715  **                    ServiceId- ServiceId of API                             **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14716  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14717  ** Parameters (out) : None                                                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14718  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14719  ** Return value     : ETH_17_GETHMACV2_E_DET_NO_ERR - Init is sucsessful      **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14720  **                    ETH_17_GETHMACV2_E_UNINIT  - Init is failed             **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14721  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14722  *******************************************************************************/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14723  static uint8 Eth_17_GEthMacV2_lDetChkNoInit(const uint8 CtrlIdx,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14724                                              const uint8 ServiceId)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14725  {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14726    const Eth_17_GEthMacV2_CtrlStatusType *EthLocalCoreStatusPtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14727    uint8 DevError;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14728  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14729    DevError = ETH_17_GETHMACV2_E_DET_NO_ERR;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14730  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14731    /* Get controller status */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14732    EthLocalCoreStatusPtr = Eth_17_GEthMacV2_lGetCtrlStatusPtr(CtrlIdx);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14733  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14734    /* [cover parentID={970B6388-544D-4252-AE06-4587356FA480}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14735    If controller initialization was successful
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14736    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14737    /* Check if Eth_17_GEthMacV2_SetControllerMode API is called and controller
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14738    initialization was successful. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14739    if(EthLocalCoreStatusPtr->EthRunTimeOpertnData.CtrlConfigStatus ==
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14740                                        ETH_17_GETHMACV2_CTRL_NOT_INITIALIZED)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14741    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14742      DevError = ETH_17_GETHMACV2_E_UNINIT;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14743  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14744      /* [cover parentID={F03AD3BC-0F21-4b89-AC2C-CCD33F217793}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14745      Report DET as Uninitialized with Service ID
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14746      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14747      (void)Det_ReportError(ETH_17_GETHMACV2_MODULE_ID,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14748                            ETH_17_GETHMACV2_INSTANCE_ID, ServiceId,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14749                            ETH_17_GETHMACV2_E_UNINIT);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14750    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14751  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14752    return DevError;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14753  }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14754  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14755  /*******************************************************************************
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14756  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14757  ** Traceability    : [cover parentID={40633E95-C691-46c3-9927-7DE736E782FB}]  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14758  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14759  ** Syntax           : static uint8 Eth_17_GEthMacV2_lDetChkNoInitStage1       **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14760  **                    (const uint8 ServiceId)                                 **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14761  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14762  ** Description      : DET check for Eth_Init is successfully executed         **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14763  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14764  ** [/cover]                                                                   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14765  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14766  ** Service ID       : NA                                                      **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14767  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14768  ** Sync/Async       : Synchronous                                             **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14769  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14770  ** Reentrancy       : Non Reentrant                                           **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14771  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14772  ** Parameters (in)  : ServiceId - Service ID of API                           **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14773  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14774  ** Parameters (out) : None                                                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14775  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14776  ** Return value     : ETH_17_GETHMACV2_E_DET_NO_ERR  - Init Stage1 is success **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14777  **                    ETH_17_GETHMACV2_E_UNINIT - No Init Stage1 Error        **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14778  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14779  *******************************************************************************/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14780  static uint8 Eth_17_GEthMacV2_lDetChkNoInitStage1(const uint8 ServiceId)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14781  {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14782    uint32 CoreId;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14783    uint8 DevError;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14784  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14785    CoreId = Mcal_GetCpuIndex();
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14786    DevError = ETH_17_GETHMACV2_E_DET_NO_ERR;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14787  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14788    /* [cover parentID={E66707CD-B4DB-4e11-8C66-B59F2B95B933}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14789    Check if the controller is configured to the core
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14790    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14791    if(Eth_17_GEthMacV2_CoreInitStatusPtr[CoreId]!= NULL_PTR)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14792    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14793      /* [cover parentID={31E93064-396C-4d11-9472-DC16AA579CE9}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14794      Eth_Init is not successfully executed before
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14795      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14796      /* Check if Eth_Init is successfully executed before */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14797      if(*(Eth_17_GEthMacV2_CoreInitStatusPtr[CoreId]) !=
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14798                                        (uint32)ETH_17_GETHMACV2_CORE_INIT)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14799      {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14800        DevError = ETH_17_GETHMACV2_E_UNINIT;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14801  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14802        /* [cover parentID={3ED693A0-D03A-4a7f-9279-9A884F7FDA62}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14803        Report DET as Uninitialized with Service ID
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14804        [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14805        (void)Det_ReportError(ETH_17_GETHMACV2_MODULE_ID,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14806                              ETH_17_GETHMACV2_INSTANCE_ID, ServiceId,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14807                              ETH_17_GETHMACV2_E_UNINIT);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14808      }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14809    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14810    else
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14811    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14812      DevError = ETH_17_GETHMACV2_E_UNINIT;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14813  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14814      /* [cover parentID={DE19604E-55F2-41f9-88FC-2138FA732972}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14815      Report DET as Uninitialized with Service ID
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14816      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14817      (void)Det_ReportError(ETH_17_GETHMACV2_MODULE_ID,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14818                            ETH_17_GETHMACV2_INSTANCE_ID, ServiceId,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14819                            ETH_17_GETHMACV2_E_UNINIT);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14820    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14821    return DevError;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14822  }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14823  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14824  /*******************************************************************************
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14825  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14826  ** Traceability    : [cover parentID={44843BE9-2FF1-43b3-801D-589AFE6A07AA}]  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14827  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14828  ** Syntax           : static uint8 Eth_17_GEthMacV2_lDetChkModeInvalid        **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14829  **                                             (const Eth_ModeType CtrlMode)  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14830  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14831  ** Description      : DET check for the parameter CtrlMode is valid           **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14832  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14833  ** [/cover]                                                                   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14834  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14835  ** Service ID       : NA                                                      **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14836  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14837  ** Sync/Async       : Synchronous                                             **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14838  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14839  ** Reentrancy       : Non Reentrant                                           **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14840  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14841  ** Parameters (in)  : CtrlMode - Controller Mode                              **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14842  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14843  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14844  ** Parameters (out) : None                                                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14845  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14846  ** Return value     : ETH_17_GETHMACV2_E_DET_NO_ERR - CtrlMode param is valid **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14847  **                    ETH_17_GETHMACV2_E_INV_PARAM -CtrlMode param is invalid **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14848  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14849  *******************************************************************************/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14850  static uint8 Eth_17_GEthMacV2_lDetChkModeInvalid(const Eth_ModeType CtrlMode)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14851  {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14852    uint8 DevError;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14853  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14854    DevError = ETH_17_GETHMACV2_E_DET_NO_ERR;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14855  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14856    /* [cover parentID={C2B68B41-7F45-472b-BFE8-A84B51CDA08D}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14857    Parameter CtrlMode is valid.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14858    That is CtrlMode != ETH_MODE_ACTIVE  &&  CtrlMode != ETH_MODE_DOWN
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14859    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14860    /* Check whether parameter CtrlMode is valid */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14861    if((CtrlMode != ETH_MODE_ACTIVE) && (CtrlMode != ETH_MODE_DOWN))
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14862    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14863      DevError = ETH_17_GETHMACV2_E_INV_PARAM;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14864  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14865      /* [cover parentID={913FD193-3DCB-4513-9BB3-3BDDADAFD8B2}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14866      Report DET as Invalid Parameter with Service ID of SetControllerMode API
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14867      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14868      (void)Det_ReportError(ETH_17_GETHMACV2_MODULE_ID,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14869                            ETH_17_GETHMACV2_INSTANCE_ID,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14870                            ETH_17_GETHMACV2_SID_SETCONTROLLERMODE,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14871                            ETH_17_GETHMACV2_E_INV_PARAM);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14872    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14873    return DevError;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14874  }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14875  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14876  /*******************************************************************************
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14877  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14878  ** Traceability    : [cover parentID={326011E7-B632-4ff3-934A-376CB60590E2}]  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14879  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14880  ** Syntax           : uint8 Eth_17_GEthMacV2_lDetChkProvideTxBuffer (         **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14881  **                      const uint8 CtrlIdx, const uint8 Priority,            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14882  **                      const Eth_BufIdxType* const BufIdxPtr,                **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14883  **                      uint8** const BufPtr, const uint16* const LenBytePtr) **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14884  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14885  ** Description      : Development error checks to be done for                 **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14886  **                          Eth_17_GEthMacV2_ProvideTxBuffer API              **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14887  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14888  ** [/cover]                                                                   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14889  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14890  ** Service ID       : NA                                                      **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14891  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14892  ** Sync/Async       : Synchronous                                             **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14893  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14894  ** Reentrancy       : Reentrant                                               **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14895  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14896  ** Parameters (in)  : CtrlIdx - Index of the controller Mode                  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14897  **                    Priority - Priority for transmit buffer FIFO selection  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14898  **                    BufIdxPtr - Pointer to the buffer index resource        **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14899  **                    BufPtr - Pointer to the granted buffer                  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14900  **                    LenBytePtr - Pointer to the desired length              **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14901  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14902  ** Parameters (out) : None                                                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14903  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14904  ** Return value     : uint8 - Value of the development error                  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14905  **                     Zero value indicates - Parameters are valid, No Error  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14906  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14907  *******************************************************************************/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14908  LOCAL_INLINE uint8 Eth_17_GEthMacV2_lDetChkProvideTxBuffer(
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14909                                          const uint8 CtrlIdx,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14910                                          const uint8 Priority,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14911                                          const Eth_BufIdxType* const BufIdxPtr,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14912                                          uint8* const * const BufPtr,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14913                                          const uint16* const LenBytePtr)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14914  {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14915    const Eth_17_GEthMacV2_CoreCtrlConfigType *EthLocalCtrlCfgPtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14916    uint8 DevError;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14917  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14918    /* Check if Eth_17_GEthMacV2_Init is successful */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14919    /* [cover parentID={A7ADA3B2-7952-4d99-8CED-A16B3081CBFF}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14920    Check if driver is initialized
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14921    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14922    DevError = Eth_17_GEthMacV2_lDetChkNoInitStage1(
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14923                                   ETH_17_GETHMACV2_SID_PROVIDETXBUFFER);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14924  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14925    /* [cover parentID={FA4B421D-307F-4cfa-BC87-729BABD810BB}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14926    If driver is initialized
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14927    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14928    if(DevError == ETH_17_GETHMACV2_E_DET_NO_ERR)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14929    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14930      /* [cover parentID={89939D4D-3DCD-480e-84EE-7930330C0ED6}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14931      Validate CtrlIdx
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14932      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14933      DevError = Eth_17_GEthMacV2_lDetChkCtrlIdxInvalid(CtrlIdx,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14934                                  ETH_17_GETHMACV2_SID_PROVIDETXBUFFER);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14935    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14936  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14937    /* [cover parentID={6321AED1-B654-47e7-96E0-52F203901A5A}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14938    Valid Controller Index
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14939    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14940    if(DevError == ETH_17_GETHMACV2_E_DET_NO_ERR)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14941    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14942      /* Check if controller init is successful in
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14943         Eth_17_GEthMacV2_SetControllerMode */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14944      /* [cover parentID={D9205202-6A5C-4dc0-8139-81D5846FBB91}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14945      Check if controller is initialized
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14946      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14947      DevError = Eth_17_GEthMacV2_lDetChkNoInit(CtrlIdx,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14948                                ETH_17_GETHMACV2_SID_PROVIDETXBUFFER);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14949    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14950    /* [cover parentID={C08C4E35-2EF9-4e1f-A662-2E1D3552E26B}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14951    Controller Initialized
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14952    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14953    if(DevError == ETH_17_GETHMACV2_E_DET_NO_ERR)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14954    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14955      /* [cover parentID={F936F36B-7996-42b8-81C0-BA776810843B}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14956      Validate BufIdxPtr (Output parameter)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14957      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14958      DevError = Eth_17_GEthMacV2_lDetChkPointerInvalid(BufIdxPtr,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14959                                 ETH_17_GETHMACV2_SID_PROVIDETXBUFFER);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14960    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14961    /* [cover parentID={41723148-21AA-46b5-BFC9-5BE0515368D7}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14962    Valid BufIdxPtr
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14963    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14964    if(DevError == ETH_17_GETHMACV2_E_DET_NO_ERR)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14965    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14966      /* [cover parentID={5429B4C7-78B4-4979-B3CD-887CCCB30F19}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14967      Validate BufPtr (Output parameter)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14968      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14969      DevError = Eth_17_GEthMacV2_lDetChkPointerInvalid(BufPtr,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14970                                 ETH_17_GETHMACV2_SID_PROVIDETXBUFFER);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14971    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14972    /* [cover parentID={60918362-2657-453f-AC75-1F04B5658354}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14973    Valid BufPtr
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14974    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14975    if(DevError == ETH_17_GETHMACV2_E_DET_NO_ERR)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14976    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14977      /* [cover parentID={932C06DD-B9DB-4fb7-B81F-05A303B69984}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14978      Validate LenBytePtr(In/Out parameter)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14979      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14980      DevError = Eth_17_GEthMacV2_lDetChkPointerInvalid(LenBytePtr,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14981                                  ETH_17_GETHMACV2_SID_PROVIDETXBUFFER);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14982    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14983  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14984    /* [cover parentID={91DCFAC2-FAC1-4f16-BBBC-051F49F78E4E}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14985    Valid LenBytePtr
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14986    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14987    if(DevError == ETH_17_GETHMACV2_E_DET_NO_ERR)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14988    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14989      /* Validate the priority parameter */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14990      /* [cover parentID={68E2DD87-BE8F-438a-8456-F428938EB1B8}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14991      Check if the priority parameter is greater than max value
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14992      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14993      if (Priority > (uint8)ETH_17_GETHMACV2_MAX_PRIORITY)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14994      {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14995        /* [cover parentID={9D8FD1E8-7838-49f0-979D-8B4A6C690737}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14996        Report development error - ETH_E_INV_PARAM
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14997        [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14998        (void)Det_ReportError(ETH_17_GETHMACV2_MODULE_ID,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 14999            ETH_17_GETHMACV2_INSTANCE_ID,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15000            ETH_17_GETHMACV2_SID_PROVIDETXBUFFER, ETH_17_GETHMACV2_E_INV_PARAM);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15001  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15002        DevError = ETH_17_GETHMACV2_E_INV_PARAM;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15003      }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15004      else
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15005      {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15006        /* Get controller configuration data */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15007        EthLocalCtrlCfgPtr = Eth_17_GEthMacV2_lGetCtrlConfigPtr(CtrlIdx);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15008  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15009        /* [cover parentID={18C4C6B7-C503-4a1c-A67B-E84B8C6F293A}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15010        [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15011        /* if the priority does not match the configured priorities */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15012        if (EthLocalCtrlCfgPtr->EthTxPrioFifoMapPtr[Priority] ==
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15013                                    (uint8)ETH_17_GETHMACV2_NONCFG_PRIORITY)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15014        {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15015          /* [cover parentID={9D8FD1E8-7838-49f0-979D-8B4A6C690737}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15016          Report development error - ETH_E_INV_PARAM
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15017          [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15018          (void)Det_ReportError(ETH_17_GETHMACV2_MODULE_ID,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15019              ETH_17_GETHMACV2_INSTANCE_ID,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15020              ETH_17_GETHMACV2_SID_PROVIDETXBUFFER, ETH_17_GETHMACV2_E_INV_PARAM);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15021  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15022          DevError = ETH_17_GETHMACV2_E_INV_PARAM;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15023        }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15024      }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15025    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15026  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15027    return DevError;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15028  }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15029  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15030  /*******************************************************************************
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15031  ** Traceability    : [cover parentID={0E1D1587-3F80-4425-82F1-895FCB8D197E}]  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15032  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15033  ** Syntax           : static uint8 Eth_17_GEthMacV2_lDetChkSetCtrlMode(       **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15034  **                                    const uint8 CtrlIdx,                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15035  **                                    const Eth_ModeType CtrlMode)            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15036  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15037  ** Description      : Development error checks to be done for                 **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15038  **                          Eth_17_GEthMacV2_SetControllerMode API            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15039  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15040  ** [/cover]                                                                   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15041  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15042  ** Service ID       : NA                                                      **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15043  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15044  ** Sync/Async       : Synchronous                                             **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15045  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15046  ** Reentrancy       : Reentrant                                               **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15047  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15048  ** Parameters (in)  : CtrlIdx   - Index of the controller                     **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15049  **                    CtrlMode  - Controller Mode DOWN/ACTIVE                 **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15050  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15051  ** Parameters (out) : None                                                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15052  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15053  ** Return value     : uint8 - Value of the development error                  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15054  **                     Zero value indicates - Parameters are valid, No Error  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15055  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15056  *******************************************************************************/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15057  static uint8 Eth_17_GEthMacV2_lDetChkSetCtrlMode(const uint8 CtrlIdx,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15058                                                   const Eth_ModeType CtrlMode)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15059  {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15060    uint8 DevError;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15061  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15062    /* Check if Eth_Init is successful */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15063    /* [cover parentID={6FCAB36D-2A43-4558-84B5-5AB441731B27}][/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15064    DevError = Eth_17_GEthMacV2_lDetChkNoInitStage1
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15065                                    (ETH_17_GETHMACV2_SID_SETCONTROLLERMODE);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15066  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15067    /* [cover parentID={56F74F5D-D3DD-4ed6-A568-32C147CF0946}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15068    Eth_Init is successful
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15069    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15070    if(DevError == ETH_17_GETHMACV2_E_DET_NO_ERR)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15071    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15072      /* [cover parentID={D21ED4ED-5BE2-4575-BAFD-2F940F1E4DD5}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15073      Validate Controller Index
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15074      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15075      DevError = Eth_17_GEthMacV2_lDetChkCtrlIdxInvalid(
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15076                                CtrlIdx, ETH_17_GETHMACV2_SID_SETCONTROLLERMODE);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15077    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15078    /* [cover parentID={0EE64A27-0549-43f3-9355-40A863D273AB}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15079    Valid Controller Index
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15080    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15081    if(DevError == ETH_17_GETHMACV2_E_DET_NO_ERR)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15082    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15083      /* Check the parameter CtrlMode is valid  */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15084      /* [cover parentID={6A866ABC-064A-4131-99A2-915C3DB6E0BF}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15085       Validate CtrlMode
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15086       [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15087      DevError =  Eth_17_GEthMacV2_lDetChkModeInvalid(CtrlMode);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15088    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15089  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15090    return DevError;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15091  }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15092  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15093  #endif /*ETH_17_GETHMACV2_DEV_ERROR_DETECT == STD_ON*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15094  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15095  /*******************************************************************************
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15096  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15097  ** Traceability    : [cover parentID={8D9BE2CE-CCC0-4f9d-8D11-CDD33DCF1BDC}]  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15098  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15099  ** Syntax           : static uint8 Eth_17_GEthMacV2_lDetCheckMode             **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15100  **                    (const uint8 ServiceId, const                           **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15101  **                    Eth_17_GEthMacV2_CtrlStatusType* const EthCoreStatusPtr)**
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15102  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15103  ** Description      : DET check for ETH_17_GETHMACV2_E_INV_MODE               **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15104  **                    This local API is required only if DET is enabled       **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15105  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15106  ** [/cover]                                                                   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15107  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15108  ** Service ID       : NA                                                      **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15109  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15110  ** Sync/Async       : Synchronous                                             **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15111  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15112  ** Reentrancy       : Non Reentrant                                           **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15113  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15114  ** Parameters (in)  : ServiceId - ServiceId of API                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15115  **                    EthCoreStatusPtr - Pointer to Ethernet controller status**
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15116  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15117  ** Parameters (out) : None                                                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15118  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15119  ** Return value     : ETH_17_GETHMACV2_E_DET_NO_ERR   - Valid Controller mode **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15120  **                    ETH_17_GETHMACV2_E_INV_MODE   - Invalid Controller mode **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15121  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15122  *******************************************************************************/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15123  static uint8 Eth_17_GEthMacV2_lDetCheckMode(const uint8 ServiceId,
; Function Eth_17_GEthMacV2_lDetCheckMode
.L393:
Eth_17_GEthMacV2_lDetCheckMode:	.type	func

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15124                const Eth_17_GEthMacV2_CtrlStatusType* const EthCoreStatusPtr)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15125  {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15126    Eth_ModeType CtrlMode;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15127    uint8 DevError;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15128  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15129    DevError = ETH_17_GETHMACV2_E_DET_NO_ERR;
	mov	d2,#0
.L2152:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15130  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15131    /* Read the current controller mode */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15132    CtrlMode = EthCoreStatusPtr->EthRunTimeOpertnData.EthControllerMode;
	ld.bu	d15,[a4]
.L2153:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15133  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15134    /* [cover parentID={AA894DB2-54D7-4082-8BD3-CC68756F2D59}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15135    Is the current controller mode not in ACTIVE state
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15136    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15137    if(CtrlMode != ETH_MODE_ACTIVE)
	jeq	d15,#1,.L274
.L2553:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15138    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15139      DevError = ETH_17_GETHMACV2_E_INV_MODE;
	mov	d2,#5
.L274:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15140  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15141      /* [cover parentID={3B0B2C39-A151-46d7-A3CD-828969F8A3AC}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15142      DET is Enabled
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15143      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15144  #if(ETH_17_GETHMACV2_DEV_ERROR_DETECT == STD_ON)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15145      /* [cover parentID={9FB23D3E-F5A8-420f-8374-1591157A7716}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15146      Report DET as Invalid Mode with Service ID
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15147      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15148      (void)Det_ReportError(ETH_17_GETHMACV2_MODULE_ID,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15149                            ETH_17_GETHMACV2_INSTANCE_ID, ServiceId,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15150                            ETH_17_GETHMACV2_E_INV_MODE);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15151  #else
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15152      UNUSED_PARAMETER(ServiceId);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15153  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15154    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15155  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15156    return DevError;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15157  }
	ret
.L969:
	
__Eth_17_GEthMacV2_lDetCheckMode_function_end:
	.size	Eth_17_GEthMacV2_lDetCheckMode,__Eth_17_GEthMacV2_lDetCheckMode_function_end-Eth_17_GEthMacV2_lDetCheckMode
.L493:
	; End of function
	
	.sdecl	'.text.Eth_17_GEthMacV2_lGetCtrlConfigPtr.Code.Cpu0',code,cluster('Eth_17_GEthMacV2_lGetCtrlConfigPtr')
	.sect	'.text.Eth_17_GEthMacV2_lGetCtrlConfigPtr.Code.Cpu0'
	.align	2
	

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15158  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15159  /*******************************************************************************
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15160  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15161  ** Traceability    : [cover parentID={97AAE249-BAC3-4f84-B466-510220270514}]  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15162  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15163  ** Syntax          :  static Eth_17_GEthMacV2_CoreCtrlConfigType*             **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15164  **                   Eth_17_GEthMacV2_lGetCtrlConfigPtr(const uint8 CtrlIdx)  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15165  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15166  ** Description :      Get pointer to controller config data                   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15167  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15168  ** [/cover]                                                                   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15169  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15170  ** Service ID:        none                                                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15171  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15172  ** Sync/Async:        Synchronous                                             **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15173  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15174  ** Reentrancy       : Non Reentrant for the same CtrlIdx,                     **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15175  **                    reentrant for different                                 **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15176  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15177  ** Parameters (in):   CtrlIdx - Controller Index                              **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15178  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15179  ** Parameters (out):  none                                                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15180  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15181  ** Return value:      CtrlCfgPtr- Pointer to controller configuration         **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15182  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15183  *******************************************************************************/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15184  static Eth_17_GEthMacV2_CoreCtrlConfigType* Eth_17_GEthMacV2_lGetCtrlConfigPtr
; Function Eth_17_GEthMacV2_lGetCtrlConfigPtr
.L395:
Eth_17_GEthMacV2_lGetCtrlConfigPtr:	.type	func
	mov	d15,d4
.L2155:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15185                                                           (const uint8 CtrlIdx)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15186  {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15187    uint32 CoreId;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15188    const Eth_17_GEthMacV2_CoreConfigType *EthLocalCoreCfgPtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15189    Eth_17_GEthMacV2_CoreCtrlConfigType *EthLocalCtrlCfgPtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15190    uint8 CoreCtrlIdx;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15191  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15192    /*Get the current core Id*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15193    CoreId = Mcal_GetCpuIndex();
	call	Mcal_GetCpuIndex
.L2154:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15194  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15195    EthLocalCoreCfgPtr = Eth_17_GEthMacV2_ConfigPtr->EthCoreAdd[CoreId];
	movh.a	a15,#@his(Eth_17_GEthMacV2_ConfigPtr)
	ld.a	a15,[a15]@los(Eth_17_GEthMacV2_ConfigPtr)
.L3467:
	addsc.a	a2,a15,d2,#2
	ld.a	a2,[a2]
.L2157:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15196    CoreCtrlIdx = Eth_17_GEthMacV2_ConfigPtr->EthNodeIdxMapPtr[CtrlIdx];
	ld.a	a15,[a15]24
.L3468:
	addsc.a	a15,a15,d15,#0
	ld.bu	d15,[a15]
.L2156:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15197  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15198    /* Obtain the pointer to controller configuration for the current core*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15199    EthLocalCtrlCfgPtr = EthLocalCoreCfgPtr->EthCoreCtrlPtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15200    EthLocalCtrlCfgPtr = &(EthLocalCtrlCfgPtr[CoreCtrlIdx]);
	mul	d15,d15,#76
.L2159:
	ld.a	a15,[a2]
.L3469:
	addsc.a	a2,a15,d15,#0
.L2158:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15201  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15202    return EthLocalCtrlCfgPtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15203  }
	ret
.L1339:
	
__Eth_17_GEthMacV2_lGetCtrlConfigPtr_function_end:
	.size	Eth_17_GEthMacV2_lGetCtrlConfigPtr,__Eth_17_GEthMacV2_lGetCtrlConfigPtr_function_end-Eth_17_GEthMacV2_lGetCtrlConfigPtr
.L658:
	; End of function
	
	.sdecl	'.text.Eth_17_GEthMacV2_lGetCtrlStatusPtr.Code.Cpu0',code,cluster('Eth_17_GEthMacV2_lGetCtrlStatusPtr')
	.sect	'.text.Eth_17_GEthMacV2_lGetCtrlStatusPtr.Code.Cpu0'
	.align	2
	

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15204  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15205  /*******************************************************************************
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15206  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15207  ** Traceability    : [cover parentID={9CF2CA34-7844-4cd9-A34F-18D9ED43C752}]  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15208  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15209  ** Syntax          : Eth_17_GEthMacV2_CtrlStatusType*                         **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15210  **                    Eth_17_GEthMacV2_lGetCtrlStatusPtr(                     **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15211  **                                                    const uint8 CtrlIdx)    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15212  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15213  ** Description :      Get pointer to controller status                        **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15214  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15215  ** [/cover]                                                                   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15216  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15217  ** Service ID:        none                                                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15218  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15219  ** Sync/Async:        Synchronous                                             **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15220  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15221  ** Reentrancy       : Non Reentrant for the same CtrlIdx,                     **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15222  **                    reentrant for different                                 **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15223  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15224  ** Parameters (in):   CtrlIdx - Controller Id                                 **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15225  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15226  ** Parameters (out):  none                                                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15227  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15228  ** Return value:      Pointer to controller Status                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15229  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15230  *******************************************************************************/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15231  static Eth_17_GEthMacV2_CtrlStatusType* Eth_17_GEthMacV2_lGetCtrlStatusPtr
; Function Eth_17_GEthMacV2_lGetCtrlStatusPtr
.L397:
Eth_17_GEthMacV2_lGetCtrlStatusPtr:	.type	func
	mov	d15,d4
.L2161:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15232                                                           (const uint8 CtrlIdx)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15233  {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15234    uint32 CoreId;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15235    Eth_17_GEthMacV2_CtrlStatusType *EthLocalCoreStatusPtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15236    uint8 CoreCtrlIdx;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15237  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15238    /* Get the current core Id */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15239    CoreId = Mcal_GetCpuIndex();
	call	Mcal_GetCpuIndex
.L2160:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15240  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15241    CoreCtrlIdx = Eth_17_GEthMacV2_ConfigPtr->EthNodeIdxMapPtr[CtrlIdx];
	movh.a	a15,#@his(Eth_17_GEthMacV2_ConfigPtr)
	ld.a	a15,[a15]@los(Eth_17_GEthMacV2_ConfigPtr)
.L3459:
	ld.a	a15,[a15]24
.L3460:
	addsc.a	a15,a15,d15,#0
	ld.bu	d15,[a15]
.L2162:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15242  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15243    /* Obtain the pointer to controller status for the current core */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15244    EthLocalCoreStatusPtr = Eth_17_GEthMacV2_CtrlStatusPtr[CoreId];
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15245    EthLocalCoreStatusPtr = &(EthLocalCoreStatusPtr[CoreCtrlIdx]);
	mul	d15,d15,#80
.L2163:
	movh.a	a15,#@his(Eth_17_GEthMacV2_CtrlStatusPtr)
	lea	a15,[a15]@los(Eth_17_GEthMacV2_CtrlStatusPtr)
.L3461:
	addsc.a	a15,a15,d2,#2
	ld.a	a15,[a15]
.L3462:
	addsc.a	a2,a15,d15,#0
.L2164:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15246  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15247    return EthLocalCoreStatusPtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15248  }
	ret
.L1332:
	
__Eth_17_GEthMacV2_lGetCtrlStatusPtr_function_end:
	.size	Eth_17_GEthMacV2_lGetCtrlStatusPtr,__Eth_17_GEthMacV2_lGetCtrlStatusPtr_function_end-Eth_17_GEthMacV2_lGetCtrlStatusPtr
.L653:
	; End of function
	
	.sdecl	'.text.Eth_17_GEthMacV2_lCfgTxQueue.Code.Cpu0',code,cluster('Eth_17_GEthMacV2_lCfgTxQueue')
	.sect	'.text.Eth_17_GEthMacV2_lCfgTxQueue.Code.Cpu0'
	.align	2
	

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15249  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15250  /*******************************************************************************
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15251  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15252  ** Traceability    : [cover parentID={9D3D4251-28E0-4c82-9146-33E2B5C22B83}]  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15253  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15254  ** Syntax          : void Eth_17_GEthMacV2_lCfgTxQueue (const                 **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15255  **                          Eth_17_GEthMacV2_CoreCtrlConfigType* const        **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15256  **                                                       EthCtrlCfgPtr)       **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15257  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15258  ** Description     : Configures the MTL transmit queues                       **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15259  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15260  ** [/cover]                                                                   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15261  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15262  ** Service ID      :  None                                                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15263  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15264  ** Sync/Async      :  Synchronous                                             **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15265  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15266  ** Reentrancy      :  Reentrant                                               **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15267  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15268  ** Parameters (in) :  EthCtrlCfgPtr- Pointer to Ethernet controller           **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15269  **                                   configuration.                           **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15270  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15271  ** Parameters (out):  None                                                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15272  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15273  ** Return value    :  None                                                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15274  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15275  *******************************************************************************/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15276  static void Eth_17_GEthMacV2_lCfgTxQueue(const
; Function Eth_17_GEthMacV2_lCfgTxQueue
.L399:
Eth_17_GEthMacV2_lCfgTxQueue:	.type	func
	mov.aa	a15,a4
.L2166:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15277                    Eth_17_GEthMacV2_CoreCtrlConfigType* const EthCtrlCfgPtr)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15278  {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15279    Ifx_GETH *EthCtrlAddPtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15280    uint8 FifoMapIdx;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15281    uint8 TxChnlsUsd;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15282    uint8 ChnlCnt;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15283  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15284    EthCtrlAddPtr = Eth_17_GEthMacV2_CtrlBaseAddrPtr[EthCtrlCfgPtr->EthCtrlIdx];
	ld.bu	d15,[a15]66
.L3474:
	movh.a	a2,#@his(Eth_17_GEthMacV2_CtrlBaseAddrPtr)
	lea	a2,[a2]@los(Eth_17_GEthMacV2_CtrlBaseAddrPtr)
.L3475:
	addsc.a	a2,a2,d15,#2
	ld.a	a4,[a2]
.L2165:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15285  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15286    /* Get the number of Tx channels */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15287    TxChnlsUsd = EthCtrlCfgPtr->EthNumTxChnls;
	ld.bu	d2,[a15]67
.L2167:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15288  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15289    /* [cover parentID={3EE37C4B-09F7-4f48-8642-5810438276F7}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15290    If any FIFO is configured for transmission
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15291    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15292    if (TxChnlsUsd > 0U)
	jeq	d2,#0,.L278
.L3476:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15293    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15294      /* Configure transmit queues - Operation Mode, Weights, parameters related
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15295          to CBS */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15296      FifoMapIdx = EthCtrlCfgPtr->EthTxChnlFifoMapPtr[0];
	ld.a	a2,[a15]20
.L3477:
	ld.bu	d0,[a2]
.L2168:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15297  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15298      /* Configure MTL Operation mode for TX Queue-0 */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15299      /* [cover parentID={22981F96-075C-449d-8883-AC93DAB36EE9}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15300      Configure MTL Operation mode for Tx Queue 0 - Enable Tx in store and
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15301      forward, set the queue size and enable the queue for Tx
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15302      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15303      EthCtrlAddPtr->MTL_TXQ0.OPERATION_MODE.U =
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15304        ((uint32)ETH_17_GETHMACV2_MTL_TXQ0_OPERTN_MODE_INIT |
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15305        ((uint32)EthCtrlCfgPtr->EthTxFifoCfgPtr[FifoMapIdx].TxQueueSize << 16U));
	mul	d0,d0,#24
.L2169:
	ld.a	a2,[a15]12
.L3478:
	addsc.a	a2,a2,d0,#0
.L3479:
	ld.bu	d1,[a2]21
.L3480:
	sh	d15,d1,#16
	or	d15,#10
.L3481:
	st.w	[a4]3328,d15
.L3482:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15306  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15307      /* Configure the weights */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15308      EthCtrlAddPtr->MTL_TXQ0.QUANTUM_WEIGHT.U = EthCtrlCfgPtr->
	ld.a	a2,[a15]12
.L3483:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15309                EthTxFifoCfgPtr[FifoMapIdx].IdleSlopeCredit;
	addsc.a	a2,a2,d0,#0
.L3484:
	ld.hu	d0,[a2]14
.L3485:
	st.w	[a4]3352,d0
.L3486:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15310  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15311      /* [cover parentID={5C8E9F0F-7989-4798-8018-1AD98E81D47C}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15312      Loop until the number of queues required for transmission
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15313      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15314      for(ChnlCnt = 1U; ChnlCnt < TxChnlsUsd; ChnlCnt++)
	mov	d3,#1
.L2170:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15315      {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15316        FifoMapIdx = EthCtrlCfgPtr->EthTxChnlFifoMapPtr[ChnlCnt];
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15317  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15318        /* [cover parentID={EEDD1850-91E1-47c7-8BA8-DC883404F507}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15319        Configure MTL Operation mode for selected Tx Queue - Enable Tx in store
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15320        and forward, set the queue size and the queue mode based on the mapped
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15321        FIFO configuration
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15322        [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15323        (&EthCtrlAddPtr->MTL_TXQ1.OPERATION_MODE)[(ChnlCnt - 1U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15324            * ETH_17_GETHMACV2_MTL_REG_OFFSETADDR].U =
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15325         ((uint32)ETH_17_GETHMACV2_MTL_TSF |
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15326         ((uint32)EthCtrlCfgPtr->EthTxFifoCfgPtr[FifoMapIdx].TxQueueMode << 2U) |
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15327         ((uint32)EthCtrlCfgPtr->EthTxFifoCfgPtr[FifoMapIdx].TxQueueSize << 16U));
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15328  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15329        /* Configure the weights */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15330        (&EthCtrlAddPtr->MTL_TXQ1.QUANTUM_WEIGHT)[(ChnlCnt - 1U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15331            * ETH_17_GETHMACV2_MTL_REG_OFFSETADDR].U = EthCtrlCfgPtr->
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15332                  EthTxFifoCfgPtr[FifoMapIdx].IdleSlopeCredit;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15333  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15334        /* [cover parentID={6E982EBC-2E2F-496f-A3BE-943951E5C221}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15335        If the configured mode of the mapped FIFO is AV mode ?
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15336        [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15337        if (EthCtrlCfgPtr->EthTxFifoCfgPtr[FifoMapIdx].TxQueueMode ==
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15338                                                ETH_17_GETHMACV2_TXQ_AVBMODE)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15339        {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15340          /* [cover parentID={E124D2F3-E9E9-4846-9384-B08282CC2356}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15341          Configure the send slope credit value, High credit and Low credit
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15342          values for the Tx Queue based on the configured values for the FIFO
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15343          [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15344          (&EthCtrlAddPtr->MTL_TXQ1.ETS_CONTROL)[(ChnlCnt - 1U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15345            * ETH_17_GETHMACV2_MTL_REG_OFFSETADDR].U =
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15346                      (uint32)ETH_17_GETHMACV2_ETS_AVALG_CC;
	mov	d4,#12
.L3487:
	j	.L279
.L280:
	ld.a	a2,[a15]20
.L3488:
	addsc.a	a2,a2,d3,#0
	ld.bu	d0,[a2]
.L2172:
	sh	d15,d3,#6
.L3489:
	addsc.a	a5,a4,d15,#0
.L3490:
	mul	d15,d0,#24
.L3491:
	ld.a	a2,[a15]12
.L3492:
	addsc.a	a2,a2,d15,#0
.L3493:
	ld.bu	d0,[a2]20
.L2173:
	sh	d0,#2
	or	d0,d0,#2
.L3494:
	ld.bu	d1,[a2]21
.L3495:
	sh	d1,d1,#16
.L3496:
	or	d0,d1
.L3497:
	st.w	[a5]3328,d0
.L3498:
	ld.a	a2,[a15]12
.L3499:
	addsc.a	a2,a2,d15,#0
.L3500:
	ld.hu	d0,[a2]14
.L3501:
	st.w	[a5]3352,d0
.L3502:
	ld.a	a2,[a15]12
.L3503:
	addsc.a	a2,a2,d15,#0
.L3504:
	ld.bu	d0,[a2]20
.L3505:
	jne	d0,#1,.L281
.L3506:
	st.w	[a5]3344,d4
.L3507:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15347  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15348          (&EthCtrlAddPtr->MTL_TXQ1.SENDSLOPECREDIT)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15349            [(ChnlCnt- 1U) * ETH_17_GETHMACV2_MTL_REG_OFFSETADDR].U =
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15350                EthCtrlCfgPtr->EthTxFifoCfgPtr[FifoMapIdx].SendSlopeCredit;
	ld.a	a2,[a15]12
.L3508:
	addsc.a	a2,a2,d15,#0
.L3509:
	ld.hu	d0,[a2]16
.L3510:
	st.w	[a5]3356,d0
.L3511:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15351  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15352          (&EthCtrlAddPtr->MTL_TXQ1.HICREDIT)[(ChnlCnt - 1U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15353            * ETH_17_GETHMACV2_MTL_REG_OFFSETADDR].U = EthCtrlCfgPtr->
	ld.a	a2,[a15]12
.L3512:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15354                      EthTxFifoCfgPtr[FifoMapIdx].HiCredit;
	addsc.a	a2,a2,d15,#0
.L3513:
	ld.w	d0,[a2]
.L3514:
	st.w	[a5]3360,d0
.L3515:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15355  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15356          (&EthCtrlAddPtr->MTL_TXQ1.LOCREDIT)[(ChnlCnt - 1U)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15357            * ETH_17_GETHMACV2_MTL_REG_OFFSETADDR].U = EthCtrlCfgPtr->
	ld.a	a2,[a15]12
.L3516:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15358                      EthTxFifoCfgPtr[FifoMapIdx].LoCredit;
	addsc.a	a2,a2,d15,#0
.L3517:
	ld.w	d15,[a2]4
.L3518:
	st.w	[a5]3364,d15
.L281:
	add	d3,#1
.L2171:
	extr.u	d3,d3,#0,#8
.L279:
	jlt.u	d3,d2,.L280
.L278:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15359        }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15360      }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15361    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15362  }
	ret
.L1346:
	
__Eth_17_GEthMacV2_lCfgTxQueue_function_end:
	.size	Eth_17_GEthMacV2_lCfgTxQueue,__Eth_17_GEthMacV2_lCfgTxQueue_function_end-Eth_17_GEthMacV2_lCfgTxQueue
.L663:
	; End of function
	
	.sdecl	'.text.Eth_17_GEthMacV2_lCfgRxQueue.Code.Cpu0',code,cluster('Eth_17_GEthMacV2_lCfgRxQueue')
	.sect	'.text.Eth_17_GEthMacV2_lCfgRxQueue.Code.Cpu0'
	.align	2
	

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15363  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15364  /*******************************************************************************
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15365  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15366  ** Traceability    : [cover parentID={265C0A07-5CB2-4818-B039-3090272E844B}]  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15367  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15368  ** Syntax          : void Eth_17_GEthMacV2_lCfgRxQueue (const                 **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15369  **                          Eth_17_GEthMacV2_CoreCtrlConfigType* const        **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15370  **                                                       EthCtrlCfgPtr)       **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15371  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15372  ** Description     : Configures the MTL receive queues                        **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15373  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15374  ** [/cover]                                                                   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15375  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15376  ** Service ID      :  None                                                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15377  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15378  ** Sync/Async      :  Synchronous                                             **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15379  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15380  ** Reentrancy      :  Reentrant                                               **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15381  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15382  ** Parameters (in) :  EthCtrlCfgPtr- Pointer to Ethernet controller           **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15383  **                                   configuration.                           **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15384  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15385  ** Parameters (out):  None                                                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15386  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15387  ** Return value    :  None                                                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15388  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15389  *******************************************************************************/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15390  static void Eth_17_GEthMacV2_lCfgRxQueue(const
; Function Eth_17_GEthMacV2_lCfgRxQueue
.L401:
Eth_17_GEthMacV2_lCfgRxQueue:	.type	func

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15391                    Eth_17_GEthMacV2_CoreCtrlConfigType* const EthCtrlCfgPtr)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15392  {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15393    Ifx_GETH *EthCtrlAddPtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15394    uint32 QueueOpVal;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15395    uint32 QueuePrioVal;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15396    uint32 QueueDmaMap;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15397    uint8 RxChnlsUsd;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15398    uint8 FifoMapIdx;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15399    uint8 ChnlCnt;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15400  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15401    EthCtrlAddPtr = Eth_17_GEthMacV2_CtrlBaseAddrPtr[EthCtrlCfgPtr->EthCtrlIdx];
	ld.bu	d15,[a4]66
.L3523:
	movh.a	a15,#@his(Eth_17_GEthMacV2_CtrlBaseAddrPtr)
	lea	a15,[a15]@los(Eth_17_GEthMacV2_CtrlBaseAddrPtr)
.L3524:
	addsc.a	a15,a15,d15,#2
	ld.a	a2,[a15]
.L2174:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15402  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15403    /* Get the number of receive channels */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15404    RxChnlsUsd = EthCtrlCfgPtr->EthNumRxChnls;
	ld.bu	d3,[a4]70
.L2175:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15405  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15406    QueueDmaMap = 0U;
	mov	d4,#0
.L2176:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15407    QueueOpVal = 0U;
	mov	d5,d4
.L2177:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15408    QueuePrioVal = 0U;
	mov	e6,d4,d4
.L3525:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15409  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15410    /* [cover parentID={9BB8A676-64F8-4847-B8AC-932BA4A624E0}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15411    Loop for the number of configured Rx channels
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15412    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15413    for(ChnlCnt = 0U; ChnlCnt < RxChnlsUsd; ChnlCnt++)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15414    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15415      FifoMapIdx = EthCtrlCfgPtr->EthRxChnlFifoMapPtr[ChnlCnt];
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15416  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15417      /* Configure MTL Operation mode for RX Queue */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15418      (&EthCtrlAddPtr->MTL_RXQ0.OPERATION_MODE)[ChnlCnt *
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15419              ETH_17_GETHMACV2_MTL_REG_OFFSETADDR].U =
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15420        ((uint32)ETH_17_GETHMACV2_MTL_RSF | ETH_17_GETHMACV2_MTL_FUP |
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15421        ((uint32)EthCtrlCfgPtr->EthRxFifoCfgPtr[FifoMapIdx].RxQueueSize << 20U));
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15422  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15423      /*Map RX Queue to DMA channel */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15424      QueueDmaMap |= (uint32)ChnlCnt << (ChnlCnt * 8U);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15425  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15426      QueueOpVal |= (uint32)ETH_17_GETHMACV2_MTL_RXQ_ENABLE << (ChnlCnt * 2U);
	mov	d8,#2
.L3526:
	j	.L282
.L283:
	ld.a	a15,[a4]36
.L2178:
	addsc.a	a15,a15,d7,#0
.L2179:
	ld.bu	d0,[a15]
.L2180:
	sh	d15,d7,#6
.L2181:
	addsc.a	a5,a2,d15,#0
.L3527:
	mul	d0,d0,#12
.L2182:
	ld.a	a15,[a4]28
.L3528:
	addsc.a	a15,a15,d0,#0
.L3529:
	ld.bu	d15,[a15]8
.L3530:
	sh	d15,d15,#20
	or	d15,#40
.L3531:
	st.w	[a5]3376,d15
.L2183:
	sh	d1,d7,#3
.L3532:
	sh	d2,d7,d1
.L2184:
	or	d4,d2
.L2185:
	sh	d2,d7,#1
.L2186:
	sh	d2,d8,d2
.L3533:
	or	d5,d2
.L3534:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15427  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15428      QueuePrioVal |= (uint32)EthCtrlCfgPtr->EthRxFifoCfgPtr[FifoMapIdx].
	ld.a	a15,[a4]28
.L3535:
	addsc.a	a15,a15,d0,#0
.L3536:
	ld.bu	d15,[a15]7
.L3537:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15429                                 RxFifoPriority << (ChnlCnt * 8U);
	sh	d15,d15,d1
.L2187:
	or	d6,d15
.L3538:
	add	d7,#1
	extr.u	d7,d7,#0,#8
.L282:
	jlt.u	d7,d3,.L283
.L2188:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15430    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15431  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15432    if (RxChnlsUsd > 0U)
	jeq	d3,#0,.L284
.L3539:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15433    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15434      /* Configure the RX Queues to DMA channel */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15435      EthCtrlAddPtr->MTL_RXQ_DMA_MAP0.U = QueueDmaMap;
	st.w	[a2]3120,d4
.L2189:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15436  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15437      /* Configure the priorities of the queues */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15438      EthCtrlAddPtr->MAC_RXQ_CTRL2.U = QueuePrioVal;
	st.w	[a2]168,d6
.L2190:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15439  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15440      /* [cover parentID={C3E90A5D-FF0C-4a97-977E-CCA4E6C224C1}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15441      Configure the routing of the untagged packets
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15442      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15443      EthCtrlAddPtr->MAC_RXQ_CTRL1.U = ((uint32)EthCtrlCfgPtr->EthUntagRxQueue) |
	ld.bu	d0,[a4]71
.L3540:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15444        ((uint32)EthCtrlCfgPtr->EthUntagRxQueue << ETH_17_GETHMACV2_SHIFT_4BIT) |
	sh	d15,d0,#4
.L3541:
	or	d15,d0
.L3542:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15445        ((uint32)EthCtrlCfgPtr->EthUntagRxQueue << ETH_17_GETHMACV2_SHIFT_12BIT);
	sh	d0,d0,#12
.L3543:
	or	d15,d0
.L3544:
	st.w	[a2]164,d15
.L3545:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15446  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15447      /* [cover parentID={35525923-664E-4120-BEC7-C2F6E6ABCD65}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15448      Enable the required queues for Rx operation
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15449      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15450      EthCtrlAddPtr->MAC_RXQ_CTRL0.U = QueueOpVal;
	st.w	[a2]160,d5
.L284:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15451    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15452  }
	ret
.L1353:
	
__Eth_17_GEthMacV2_lCfgRxQueue_function_end:
	.size	Eth_17_GEthMacV2_lCfgRxQueue,__Eth_17_GEthMacV2_lCfgRxQueue_function_end-Eth_17_GEthMacV2_lCfgRxQueue
.L668:
	; End of function
	
	.sdecl	'.text.Eth_17_GEthMacV2_lQEmptySt.Code.Cpu0',code,cluster('Eth_17_GEthMacV2_lQEmptySt')
	.sect	'.text.Eth_17_GEthMacV2_lQEmptySt.Code.Cpu0'
	.align	2
	

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15453  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15454  /*******************************************************************************
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15455  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15456  ** Traceability    : [cover parentID={B833D61C-1C4E-4428-98A4-CF036C9D9AEF}]  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15457  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15458  ** Syntax          : boolean Eth_17_GEthMacV2_lQEmptySt (                     **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15459  **                                                  const uint16 QFront)      **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15460  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15461  ** Description     : Checks whether the queue is empty based on the value of  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15462  **                    front index                                             **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15463  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15464  ** [/cover]                                                                   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15465  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15466  ** Service ID      : None                                                     **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15467  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15468  ** Sync/Async      : Synchronous                                              **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15469  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15470  ** Reentrancy      : Reentrant                                                **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15471  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15472  ** Parameters (in) : QFront - Front index of the queue                        **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15473  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15474  ** Parameters (out): None                                                     **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15475  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15476  ** Return value    : TRUE - Queue is empty                                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15477  **                   FALSE - Queue is non-empty                               **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15478  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15479  *******************************************************************************/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15480  static boolean Eth_17_GEthMacV2_lQEmptySt(const uint16 QFront)
; Function Eth_17_GEthMacV2_lQEmptySt
.L403:
Eth_17_GEthMacV2_lQEmptySt:	.type	func

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15481  {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15482    boolean QStatus;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15483  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15484    QStatus = FALSE;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15485  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15486    /* [cover parentID={1F5AAC68-1783-4afa-BBAE-BD24F78CCAC4}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15487    Is queue front index same as queue reset value?
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15488    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15489    if (QFront == ETH_17_GETHMACV2_QRST_VAL)
	mov	d15,#8191
.L3580:
	eq	d2,d4,d15
.L2191:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15490    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15491      QStatus = TRUE;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15492    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15493  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15494    return QStatus;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15495  }
	ret
.L1384:
	
__Eth_17_GEthMacV2_lQEmptySt_function_end:
	.size	Eth_17_GEthMacV2_lQEmptySt,__Eth_17_GEthMacV2_lQEmptySt_function_end-Eth_17_GEthMacV2_lQEmptySt
.L683:
	; End of function
	
	.sdecl	'.text.Eth_17_GEthMacV2_lAddQElem.Code.Cpu0',code,cluster('Eth_17_GEthMacV2_lAddQElem')
	.sect	'.text.Eth_17_GEthMacV2_lAddQElem.Code.Cpu0'
	.align	2
	

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15496  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15497  /*******************************************************************************
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15498  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15499  ** Traceability    : [cover parentID={6CDA273B-5AFE-4b51-BBEF-9E3D3A92B679}]  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15500  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15501  ** Syntax          : void Eth_17_GEthMacV2_lAddQElem (                        **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15502  **                          const uint16 Element, uint16* const QueuePtr,     **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15503  **                          uint16 * const QFrontPtr, uint16* const QRearPtr, **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15504  **                          const uint16 QueueSize)                           **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15505  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15506  ** Description     : Function to add an element into the queue                **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15507  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15508  ** [/cover]                                                                   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15509  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15510  ** Service ID      : None                                                     **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15511  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15512  ** Sync/Async      : Synchronous                                              **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15513  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15514  ** Reentrancy      : Non Reentrant                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15515  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15516  ** Parameters (in) : Element - Element value to be added to the queue         **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15517  **                   QueueSize - Total size of the queue                      **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15518  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15519  ** Parameters (inout): QFrontPtr - Pointer to the front index of queue, used  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15520  **                                 to check if queue is empty. If empty,      **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15521  **                                 front index is set to 0                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15522  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15523  ** Parameters (out): QueuePtr - Pointer to the start of queue memory, accessed**
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15524  **                              to add the element to the queue               **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15525  **                   QRearPtr - Pointer to the rear index of queue, this rear **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15526  **                              index is incremented and element is added to  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15527  **                              the queue                                     **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15528  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15529  ** Return value    : None                                                     **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15530  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15531  *******************************************************************************/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15532  static void Eth_17_GEthMacV2_lAddQElem(const uint16 Element,
; Function Eth_17_GEthMacV2_lAddQElem
.L405:
Eth_17_GEthMacV2_lAddQElem:	.type	func

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15533                                uint16* const QueuePtr, uint16 * const QFrontPtr,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15534                                uint16* const QRearPtr, const uint16 QueueSize)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15535  {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15536    /* [cover parentID={410B33EF-7E3F-4fb6-AE07-F8A6210712EE}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15537    Is queue empty?
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15538    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15539    if (*QFrontPtr == ETH_17_GETHMACV2_QRST_VAL)
	ld.hu	d15,[a5]0
.L3564:
	mov	d0,#8191
.L3565:
	jne	d15,d0,.L286
.L3566:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15540    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15541      *QFrontPtr = 0U;
	mov	d15,#0
.L3567:
	st.h	[a5],d15
.L3568:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15542      *QRearPtr = 0U;
	st.h	[a6],d15
.L3569:
	j	.L287
.L286:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15543    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15544    else
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15545    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15546      *QRearPtr = (*QRearPtr + 1U) % QueueSize;
	ld.hu	d15,[a6]0
.L3570:
	add	d15,#1
.L3571:
	div.u	e0,d15,d5
.L3572:
	st.h	[a6],d1
.L287:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15547    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15548  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15549    QueuePtr[*QRearPtr] = Element;
	ld.hu	d15,[a6]0
.L3573:
	addsc.a	a15,a4,d15,#1
.L3574:
	st.h	[a15],d4
.L3575:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15550  }
	ret
.L1373:
	
__Eth_17_GEthMacV2_lAddQElem_function_end:
	.size	Eth_17_GEthMacV2_lAddQElem,__Eth_17_GEthMacV2_lAddQElem_function_end-Eth_17_GEthMacV2_lAddQElem
.L678:
	; End of function
	
	.sdecl	'.text.Eth_17_GEthMacV2_lReadQElem.Code.Cpu0',code,cluster('Eth_17_GEthMacV2_lReadQElem')
	.sect	'.text.Eth_17_GEthMacV2_lReadQElem.Code.Cpu0'
	.align	2
	

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15551  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15552  /*******************************************************************************
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15553  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15554  ** Traceability    : [cover parentID={F6DBB9FF-AC7E-4f5f-B0C7-7875C6798BF3}]  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15555  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15556  ** Syntax          : uint16 Eth_17_GEthMacV2_lReadQElem (                     **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15557  **                     const uint16* const QueuePtr, uint16* const QFrontPtr, **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15558  **                     uint16* const QRearPtr, const uint16 QueueSize)        **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15559  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15560  ** Description     : To read an element from the queue                        **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15561  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15562  ** [/cover]                                                                   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15563  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15564  ** Service ID      : None                                                     **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15565  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15566  ** Sync/Async      : Synchronous                                              **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15567  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15568  ** Reentrancy      : Non Reentrant                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15569  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15570  ** Parameters (in) : QueuePtr - Pointer to the start of queue memory,         **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15571  **                               accessed to read the element from queue      **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15572  **                   QueueSize - Total size of the queue                      **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15573  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15574  ** Parameters (inout): QFrontPtr - Pointer to the front index of queue, used  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15575  **                                 to check if queue has only one element.    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15576  **                                 If yes, front index is set to reset value  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15577  **                     QRearPtr - Pointer to the rear index of queue, used    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15578  **                                 to check if queue has only one element.    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15579  **                                 If yes, rear index is set to reset value   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15580  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15581  ** Parameters (out): None                                                     **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15582  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15583  ** Return value    : uint16 - The element value read out from the queue       **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15584  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15585  *******************************************************************************/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15586  static uint16 Eth_17_GEthMacV2_lReadQElem(const uint16* const QueuePtr,
; Function Eth_17_GEthMacV2_lReadQElem
.L407:
Eth_17_GEthMacV2_lReadQElem:	.type	func

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15587          uint16* const QFrontPtr, uint16* const QRearPtr, const uint16 QueueSize)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15588  {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15589    uint16 Element;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15590  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15591    /* [cover parentID={F77271C7-A128-48cc-9714-9A1AEC40EA5B}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15592    Read out the value from the rear index of the queue
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15593    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15594    Element = QueuePtr[*QFrontPtr];
	ld.hu	d15,[a5]0
.L3550:
	addsc.a	a15,a4,d15,#1
	ld.hu	d2,[a15]0
.L2192:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15595  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15596    /* [cover parentID={B27D1036-89FB-4f88-873C-2A650056CD67}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15597    Is queue front index = rear index ?
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15598    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15599    /* Only one element in Queue, reset it */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15600    if (*QFrontPtr == *QRearPtr)
	ld.hu	d0,[a6]0
.L3551:
	jne	d15,d0,.L288
.L3552:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15601    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15602      *QFrontPtr = ETH_17_GETHMACV2_QRST_VAL;
	mov	d15,#8191
.L3553:
	st.h	[a5],d15
.L3554:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15603      *QRearPtr = ETH_17_GETHMACV2_QRST_VAL;
	st.h	[a6],d15
.L3555:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15604    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15605    else
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15606    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15607      *QFrontPtr = (*QFrontPtr + 1U) % QueueSize;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15608    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15609  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15610    return Element;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15611  }
	ret
.L288:
	ld.hu	d15,[a5]0
.L3556:
	add	d15,#1
.L3557:
	div.u	e0,d15,d4
.L3558:
	st.h	[a5],d1
.L3559:
	ret
.L1363:
	
__Eth_17_GEthMacV2_lReadQElem_function_end:
	.size	Eth_17_GEthMacV2_lReadQElem,__Eth_17_GEthMacV2_lReadQElem_function_end-Eth_17_GEthMacV2_lReadQElem
.L673:
	; End of function
	
	.sdecl	'.text.Eth_17_GEthMacV2_lTxQFlush.Code.Cpu0',code,cluster('Eth_17_GEthMacV2_lTxQFlush')
	.sect	'.text.Eth_17_GEthMacV2_lTxQFlush.Code.Cpu0'
	.align	2
	

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15612  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15613  #if (ETH_17_GETHMACV2_SWT_MANAGEMENT_SUPPORT == STD_ON)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15614  /*******************************************************************************
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15615  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15616  ** Traceability    : [cover parentID={486188AD-FF7D-4115-AC69-D4808C0D1C99}]  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15617  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15618  ** Syntax          : Std_ReturnType Eth_17_GEthMacV2_lChkSwtRxFrmParam (      **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15619  **                     const uint16 RxActualLen, const uint16 RxModifiedLen,  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15620  **                                       const uint8* const EthTypeAddrPtr,   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15621  **                                             const uint8* const BufferPtr)  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15622  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15623  ** Description     : Checks the validity of modified parameters by the switch **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15624  **                    API EthSwt_EthRxProcessFrame                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15625  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15626  ** [/cover]                                                                   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15627  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15628  ** Service ID      : None                                                     **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15629  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15630  ** Sync/Async      : Synchronous                                              **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15631  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15632  ** Reentrancy      : Reentrant                                                **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15633  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15634  ** Parameters (in) : RxActualLen - Actual length of the received frame        **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15635  **                   RxModifiedLen - Length modified by                       **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15636  **                                    EthSwt_EthRxProcessFrame API            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15637  **                   EthTypeAddrPtr - Pointer to the address of EthType field **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15638  **                   BufferPtr - Address of the receive buffer                **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15639  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15640  ** Parameters (out): None                                                     **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15641  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15642  ** Return value    : Std_ReturnType - E_OK: Valid parameter modification      **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15643  **                                E_NOT_OK: Invalid parameter modification    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15644  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15645  *******************************************************************************/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15646  LOCAL_INLINE Std_ReturnType Eth_17_GEthMacV2_lChkSwtRxFrmParam(
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15647              const uint16 RxActualLen, const uint16 RxModifiedLen,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15648              const uint8* const EthTypeAddrPtr, const uint8* const BufferPtr)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15649  {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15650    Std_ReturnType RetVal;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15651  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15652    /* if length is incremented from the actual received length or
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15653     * length is modified below the minimum length */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15654    /* [cover parentID={49FB5A86-FF30-4fb5-B039-1977168D3E41}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15655    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15656    if ((RxModifiedLen > RxActualLen) || (RxModifiedLen < 18U))
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15657    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15658      RetVal = E_NOT_OK;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15659    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15660    /* Address is not updated correctly by the EthSwt driver */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15661    /* [cover parentID={D40A628C-645D-40dc-96D4-96240A840CD9}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15662    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15663    /* MISRA2012_RULE_11_4_JUSTIFICATION: conversion between integer to a
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15664      pointer type is performed to check for the correct address modification
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15665      by the EthSwt driver API. This is validity check for the modified address.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15666      There are no side effects seen by violating this rule.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15667    /* MISRA2012_RULE_11_6_JUSTIFICATION: cast from unsigned long to pointer
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15668      is performed to check for the correct address modification
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15669      by the EthSwt driver API. This is validity check for the modified address.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15670      There are no side effects seen by violating this rule.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15671    /* MISRA2012_RULE_10_8_JUSTIFICATION: Impermissible cast of composite
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15672      expression is performed to check for the correct address modification
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15673      by the EthSwt driver API. This is validity check for the modified address.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15674      There are no side effects seen by violating this rule.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15675    else if (EthTypeAddrPtr != (uint8*)((uint32)&(BufferPtr\ 
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15676                [ETH_17_GETHMACV2_FRAME_TYPE_MSB_POS]) +\ 
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15677                (uint32)(RxActualLen - RxModifiedLen)))
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15678    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15679      RetVal = E_NOT_OK;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15680    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15681    else
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15682    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15683      RetVal = E_OK;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15684    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15685  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15686    return RetVal;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15687  }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15688  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15689  /*******************************************************************************
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15690  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15691  ** Traceability    : [cover parentID={108BA321-DCBE-4373-8A1B-B15DD893E9C5}]  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15692  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15693  ** Syntax          : BufReq_ReturnType Eth_17_GEthMacV2_lSwtAdaptPrepFrame (  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15694  **                     const uint8 CtrlIdx, const uint8 PrioMapIdx,           **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15695  **                     Eth_BufIdxType* const BufIdxPtr, uint8** const BufPtr, **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15696  **                                             uint16* const LenBytePtr)      **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15697  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15698  ** Description     : Function to provide the switch management support        **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15699  **                    functionality in Eth_17_GEthMacV2_ProvideTxBuffer API   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15700  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15701  ** [/cover]                                                                   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15702  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15703  ** Service ID      : None                                                     **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15704  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15705  ** Sync/Async      : Synchronous                                              **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15706  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15707  ** Reentrancy      : Non Reentrant                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15708  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15709  ** Parameters (in) : CtrlIdx - Index of the controller                        **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15710  **                   PrioMapIdx - Internal FIFO reference index               **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15711  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15712  ** Parameters (inout): BufPtr - Pointer to the granted buffer. In case of     **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15713  **                      invalid parameter modification of EthSwt API, the     **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15714  **                      existing value is restored.                           **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15715  **                     LenBytePtr - Pointer to the length in bytes. In case   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15716  **                      of invalid parameter modification of EthSwt API, the  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15717  **                      existing value at the address is restored.            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15718  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15719  ** Parameters (out): BufIdxPtr - Address where the granted buffer index is    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15720  **                               stored                                       **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15721  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15722  ** Return value     : BUFREQ_OK       - Successfully granted buffer           **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15723  **                    BUFREQ_E_NOT_OK - Error detected                        **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15724  **                    BUFREQ_E_OVFL - Requested additional size by EthSwt     **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15725  **                                    driver too large                        **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15726  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15727  *******************************************************************************/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15728  static BufReq_ReturnType Eth_17_GEthMacV2_lSwtAdaptPrepFrame(
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15729                                               const uint8 CtrlIdx,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15730                                               const uint8 PrioMapIdx,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15731                                               Eth_BufIdxType* const BufIdxPtr,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15732                                               uint8** const BufPtr,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15733                                               uint16* const LenBytePtr)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15734  {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15735    Eth_17_GEthMacV2_TxBuffTableType *TxBuffTablePtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15736    const Eth_17_GEthMacV2_CoreCtrlConfigType *EthLocalCtrlCfgPtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15737    const Eth_17_GEthMacV2_CtrlStatusType *EthLocalCoreStatusPtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15738    const Eth_17_GEthMacV2_BuffDescType *EthLocalBuffDescPtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15739    const volatile uint8 *TxBuffBasePtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15740    uint8 *EthBufPtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15741    uint8 *ModEthBufPtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15742    BufReq_ReturnType BufferStatus;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15743    Eth_BufIdxType EthBufIdx;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15744    uint16 TxBufLengthAligned;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15745    uint16 TxBufLengthConfig;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15746    uint16 CurrTxBufIdx;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15747    uint16 LenBytes;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15748    uint16 ModLenBytes;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15749    Std_ReturnType SwtRetVal;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15750    uint8 FifoIdx;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15751  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15752    /* Get controller status */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15753    EthLocalCoreStatusPtr = Eth_17_GEthMacV2_lGetCtrlStatusPtr(CtrlIdx);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15754  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15755    EthLocalBuffDescPtr = EthLocalCoreStatusPtr->EthBuffDescPtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15756  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15757    /* Get controller configuration data */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15758    EthLocalCtrlCfgPtr = Eth_17_GEthMacV2_lGetCtrlConfigPtr(CtrlIdx);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15759  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15760    FifoIdx = EthLocalCtrlCfgPtr->EthTxFifoCfgPtr[PrioMapIdx].TxFifoIdx;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15761  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15762    /* Get configured buffer length */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15763    TxBufLengthConfig = EthLocalCtrlCfgPtr->
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15764                         EthTxFifoCfgPtr[PrioMapIdx].TxBufferSize;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15765  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15766    LenBytes = *LenBytePtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15767  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15768    /* [cover parentID={51C179D7-6F9A-4fb5-BBBF-25791BE70C0A}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15769    Invoke EthSwt_EthTxAdaptBufferLength API
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15770    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15771    EthSwt_EthTxAdaptBufferLength(LenBytePtr);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15772  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15773    /* Make a copy and restore the requested length to LenBytePtr */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15774    ModLenBytes = *LenBytePtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15775    *LenBytePtr = LenBytes;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15776  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15777    /* [cover parentID={842E35D5-EEFB-444f-998C-B9BE2DDE0A5C}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15778    If the modified length exceeds the configured buffer size
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15779    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15780    if (ModLenBytes > (TxBufLengthConfig -
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15781            ((uint16)(ETH_17_GETHMACV2_FRAMEHEADER_LENGTH +
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15782                         ETH_17_GETHMACV2_FRAMECHKSUM_LENGTH))))
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15783    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15784      /* Fill output parameter 'LenBytePtr' as
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15785         Allocated Tx Buffer Size - Frame Header and CRC) */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15786      *LenBytePtr = TxBufLengthConfig -
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15787                      ((uint16)(ETH_17_GETHMACV2_FRAMEHEADER_LENGTH +
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15788                        ETH_17_GETHMACV2_FRAMECHKSUM_LENGTH));
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15789  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15790      /* BufferStatus - modified buffer size too large */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15791      BufferStatus = BUFREQ_E_OVFL;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15792    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15793    /* [cover parentID={CA4732EA-ECCC-485b-83E7-021FBB84BD7B}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15794    if the modified length is reduced from the actual requested length
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15795    [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15796    else if (ModLenBytes < LenBytes)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15797    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15798      /* BufferStatus - Error detected due to incorrect length
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15799         modification by the switch driver */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15800      BufferStatus = BUFREQ_E_NOT_OK;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15801    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15802    else
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15803    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15804      /* Read the buffer index from the queue (Queue front should not move here
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15805       * as the validation of the modified parameters from Switch API is not
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15806       * yet done */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15807      CurrTxBufIdx = EthLocalBuffDescPtr->EthTxBuffQueuePtr[FifoIdx]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15808        [EthLocalBuffDescPtr->EthRunTmTxChnlDataPtr[FifoIdx].CurrQFront];
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15809  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15810      /* Provide Buffer index and buffer pointer to application
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15811         Set buffer used, Transmission not yet requested, no confirmation. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15812      EthBufIdx = ((uint32)PrioMapIdx << ETH_17_GETHMACV2_FIFOIDX_POS) |
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15813                                                          (CurrTxBufIdx);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15814  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15815      TxBuffBasePtr = &(EthLocalBuffDescPtr->EthTxBufferPtr[FifoIdx][0U]);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15816  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15817      TxBufLengthAligned = EthLocalCtrlCfgPtr->
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15818                              EthTxFifoCfgPtr[PrioMapIdx].TxBufferAlignSize;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15819  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15820      /* Make a copy of the existing address to restore in error scenario */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15821      EthBufPtr = *BufPtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15822  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15823      /* [cover parentID={C8A3E370-6088-460d-BCE6-0DA24BB92C8E}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15824      Store requested buffer length to check after invocation of Tx Prepare
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15825      Frame API
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15826      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15827      /* MISRA2012_RULE_11_4_JUSTIFICATION: conversion between integer to a
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15828      pointer type is performed to access the buffer address from DMA
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15829      descriptor. This is the intended design and valid as per DMA hardware
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15830      design. There are no side effects seen by violating this rule.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15831      /* MISRA2012_RULE_10_8_JUSTIFICATION: Impermissible cast of composite
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15832      expression is performed to access the buffer address from DMA
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15833      descriptor. This is the intended design and valid as per DMA hardware
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15834      design. There are no side effects seen by violating this rule.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15835      /* MISRA2012_RULE_11_6_JUSTIFICATION: cast from unsigned long to pointer
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15836      is performed to access the buffer address from DMA descriptor.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15837      This is the intended design and valid as per DMA hardware design.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15838      There are no side effects seen by violating this rule.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15839      *BufPtr = (uint8*)(((uint32)TxBuffBasePtr +\ 
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15840                           ((uint32)CurrTxBufIdx * TxBufLengthAligned)) +\ 
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15841                            (uint32)ETH_17_GETHMACV2_FRAME_TYPE_MSB_POS);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15842  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15843      /* [cover parentID={63394BF9-B5F5-41fe-B455-7AE5CF9D1A7E}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15844      Invoke the EthSwt_EthTxPrepareFrame API for Tx frame preparation
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15845      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15846      SwtRetVal = EthSwt_EthTxPrepareFrame(CtrlIdx, EthBufIdx,
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15847                                           BufPtr, LenBytePtr);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15848  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15849      /* Make a copy and restore the requested length to LenBytePtr and
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15850       * address to the initial value */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15851      ModLenBytes = *LenBytePtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15852      *LenBytePtr = LenBytes;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15853      ModEthBufPtr = *BufPtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15854      *BufPtr = EthBufPtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15855  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15856      /* [cover parentID={4C98FF3C-1E19-41d1-9C4C-E96A868DF7CB}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15857      Is Frame successfully prepared by the switch driver (return value - E_OK)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15858      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15859      if (SwtRetVal == E_OK)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15860      {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15861        /* [cover parentID={088F5901-C890-4186-9858-8A9AB36A6D5D}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15862        If the modified length exceeds the configured buffer size
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15863        [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15864        if (ModLenBytes > (TxBufLengthConfig -
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15865                ((uint16)(ETH_17_GETHMACV2_FRAMEHEADER_LENGTH +
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15866                             ETH_17_GETHMACV2_FRAMECHKSUM_LENGTH))))
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15867        {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15868          /* Fill output parameter 'LenBytePtr' as
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15869             Allocated Tx Buffer Size - Frame Header and CRC) */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15870          *LenBytePtr = TxBufLengthConfig -
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15871                          ((uint16)(ETH_17_GETHMACV2_FRAMEHEADER_LENGTH +
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15872                            ETH_17_GETHMACV2_FRAMECHKSUM_LENGTH));
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15873  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15874          /* BufferStatus - modified buffer size too large */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15875          BufferStatus = BUFREQ_E_OVFL;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15876        }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15877        /* [cover parentID={F2A60DDC-22D7-4132-B861-F5F45CBEFDF6}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15878        if the modified length is reduced from the actual requested length
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15879        [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15880        else if (ModLenBytes < LenBytes)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15881        {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15882          /* BufferStatus - Error detected due to incorrect length
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15883             modification by the switch driver */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15884          BufferStatus = BUFREQ_E_NOT_OK;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15885        }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15886        /* [cover parentID={E3B07092-5E79-4fc6-AE4A-6CEB42D9A684}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15887        Is Buffer pointer modified by the TxPrep frame API correct ?
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15888        [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15889        /* MISRA2012_RULE_11_4_JUSTIFICATION: conversion between integer to a
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15890        pointer type is performed to access the buffer address and compare it
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15891        with the modified address by the EthSwt API. There are no side effects
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15892        seen by violating this rule.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15893        /* MISRA2012_RULE_10_8_JUSTIFICATION: Impermissible cast of composite
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15894        expression is performed to access the buffer address and compare it
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15895        with the modified address by the EthSwt API. There are no side effects
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15896        seen by violating this rule.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15897        /* MISRA2012_RULE_11_6_JUSTIFICATION: cast from unsigned long to pointer
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15898        is performed to access the buffer address and compare it with the
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15899        modified address by the EthSwt API. There are no side effects seen by
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15900        violating this rule.*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15901        else if (ModEthBufPtr != (uint8*)(((uint32)TxBuffBasePtr +\ 
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15902                ((uint32)CurrTxBufIdx * TxBufLengthAligned) +\ 
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15903                 (uint32)ETH_17_GETHMACV2_FRAME_TYPE_MSB_POS) +\ 
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15904                 (uint32)(ModLenBytes - LenBytes)))
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15905        {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15906          /* BufferStatus - Error detected due to incorrect data pointer
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15907             modification by the switch driver */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15908          BufferStatus = BUFREQ_E_NOT_OK;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15909        }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15910        else
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15911        {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15912          /* All conditions are met for providing the buffer index */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15913          /* [cover parentID={44922A77-7315-47ad-BCF2-0403D98ABE0A}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15914          Get the buffer index from the queue
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15915          [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15916          CurrTxBufIdx = Eth_17_GEthMacV2_lReadQElem(EthLocalBuffDescPtr->
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15917            EthTxBuffQueuePtr[FifoIdx], &EthLocalBuffDescPtr->
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15918            EthRunTmTxChnlDataPtr[FifoIdx].CurrQFront, &EthLocalBuffDescPtr->
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15919            EthRunTmTxChnlDataPtr[FifoIdx].CurrQRear, EthLocalCtrlCfgPtr->
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15920                EthTxFifoCfgPtr[PrioMapIdx].NumOfTxBuffers);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15921  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15922          /* [cover parentID={CF130415-6C2C-44b3-BC47-A044438EDDD6}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15923          Get current TxBuffTable index and set the buffer status to USED.
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15924          Store the modified length (actual length + length requested by
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15925          EthSwt driver API).
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15926          [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15927          /* Get current TxBuffTable index to check buffer status */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15928          TxBuffTablePtr= &(EthLocalBuffDescPtr->EthTxBuffTablePtr[FifoIdx]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15929                                                            [CurrTxBufIdx]);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15930  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15931          TxBuffTablePtr->BuffStatus = ETH_17_GETHMACV2_BUFFER_USED;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15932  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15933  #if(ETH_17_GETHMACV2_GLOBALTIMESUPPORT == STD_ON)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15934          TxBuffTablePtr->TimeStampEnable = ETH_17_GETHMACV2_DISABLE;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15935  #endif
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15936  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15937          /* Store the length which is modified by the switch driver */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15938          TxBuffTablePtr->BuffLengthReqstd = ModLenBytes;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15939  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15940          /* [cover parentID={1E510508-AC74-4b9a-8719-88750EF85BFF}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15941          Provide the buffer index, address of the granted buffer as the
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15942          output parameters
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15943          [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15944          *BufIdxPtr = EthBufIdx;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15945  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15946          *BufPtr = (uint8*)(&ModEthBufPtr[ETH_17_GETHMACV2_ETHERTYPE_LEN]);
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15947  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15948          /* [cover parentID={2EF93CC4-CC06-4d2d-8D06-E0721DD9FD8C}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15949          Update Buffer status as BUFREQ_OK
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15950          [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15951          BufferStatus = BUFREQ_OK;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15952        }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15953      }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15954      else
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15955      {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15956        /* Frame preparation failed in the Swt driver */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15957        /* [cover parentID={663724E4-E4A9-4f92-995C-DE092A0864E6}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15958        Update buffer status as BUFREQ_E_NOT_OK
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15959        [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15960        BufferStatus = BUFREQ_E_NOT_OK;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15961      }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15962    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15963  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15964    return BufferStatus;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15965  }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15966  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15967  #endif /* (ETH_17_GETHMACV2_SWT_MANAGEMENT_SUPPORT == STD_ON) */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15968  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15969  /*******************************************************************************
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15970  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15971  ** Traceability    : [cover parentID={683EED20-CB2F-46a2-B65B-A458937326D3}]  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15972  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15973  ** Syntax           : static Std_ReturnType Eth_17_GEthMacV2_lTxQFlush(const  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15974  **                   Eth_17_GEthMacV2_CoreCtrlConfigType* const EthCtrlCfgPtr)**
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15975  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15976  ** Description      : Function to perform the flush operation of the transmit **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15977  **                      queues                                                **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15978  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15979  ** [/cover]                                                                   **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15980  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15981  ** Service ID       : NA                                                      **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15982  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15983  ** Sync/Async       : Synchronous                                             **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15984  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15985  ** Reentrancy       : Non Reentrant                                           **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15986  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15987  ** Parameters (in)  : EthCtrlCfgPtr- Pointer to Ethernet controller           **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15988  **                    configuration.                                          **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15989  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15990  ** Parameters (out) : None                                                    **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15991  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15992  ** Return value     : Std_ReturnType- E_OK: Tx queue flush operation complete **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15993  **                                    E_NOT_OK: Timeout error occurred        **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15994  **                                     waiting for flush operation to complete**
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15995  **                                                                            **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15996  *******************************************************************************/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15997  static Std_ReturnType Eth_17_GEthMacV2_lTxQFlush(const
; Function Eth_17_GEthMacV2_lTxQFlush
.L409:
Eth_17_GEthMacV2_lTxQFlush:	.type	func
	mov.aa	a12,a4
.L2194:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15998                 Eth_17_GEthMacV2_CoreCtrlConfigType* const EthCtrlCfgPtr)
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 15999  {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 16000    Ifx_GETH *EthCtrlAddPtr;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 16001    uint32 DelayTickResolution;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 16002    uint32 NumberWaitTicks;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 16003    uint32 BaseSTMTick;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 16004    uint32 CurrSTMTick;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 16005    uint32 TxFlushSt;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 16006    uint8 ChnlsUsd;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 16007    uint8 LoopCnt;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 16008    Std_ReturnType RetVal;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 16009    boolean IsTimeExpired;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 16010  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 16011    RetVal = E_OK;
	mov	d9,#0
.L2195:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 16012  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 16013    EthCtrlAddPtr = Eth_17_GEthMacV2_CtrlBaseAddrPtr[EthCtrlCfgPtr->EthCtrlIdx];
	ld.bu	d15,[a12]66
.L3585:
	movh.a	a15,#@his(Eth_17_GEthMacV2_CtrlBaseAddrPtr)
	lea	a15,[a15]@los(Eth_17_GEthMacV2_CtrlBaseAddrPtr)
.L3586:
	addsc.a	a15,a15,d15,#2
	ld.a	a15,[a15]
.L2196:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 16014  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 16015    /* Check whether Tx flushing operation is complete, wait only until timeout */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 16016    /* Get STM timer current resolution and calculate number of ticks to wait*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 16017    DelayTickResolution = Mcal_DelayTickResolution();
	call	Mcal_DelayTickResolution
.L2193:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 16018    NumberWaitTicks  = (ETH_17_GETHMACV2_MAXTIMEOUT_COUNT / DelayTickResolution);
	mov	d15,#3125
	sh	d15,#5
.L3587:
	div.u	e0,d15,d2
.L2197:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 16019  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 16020    /* Do not allow wait ticks to be zero, if STM timer resolution is lower */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 16021    if(NumberWaitTicks == 0U)
	eq	d15,d0,#0
.L3588:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 16022    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 16023      /* Increment the ticks */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 16024      NumberWaitTicks++;
	add	d8,d15,d0
.L2198:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 16025    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 16026  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 16027    ChnlsUsd = EthCtrlCfgPtr->EthNumTxChnls;
	ld.bu	d11,[a12]67
.L2199:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 16028  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 16029    /* Stop Transmission on the required DMA Channels */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 16030    for (LoopCnt = 0; LoopCnt < ChnlsUsd; LoopCnt++)
	mov	d10,#0
.L2200:
	j	.L291
.L292:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 16031    {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 16032      /* [cover parentID={E74B37B5-1292-4e20-8736-516D0C0E98D3}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 16033      Initiate the transmit queue flush operation
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 16034      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 16035      (&EthCtrlAddPtr->MTL_TXQ0.OPERATION_MODE)[LoopCnt *
	sh	d15,d10,#6
.L3589:
	addsc.a	a2,a15,d15,#0
.L3590:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 16036                            ETH_17_GETHMACV2_MTL_REG_OFFSETADDR].B.FTQ = 1U;
	ld.bu	d15,[a2]3328
.L3591:
	or	d15,#1
	st.b	[a2]3328,d15
.L3592:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 16037  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 16038      /* Wait until the Tx flush operation is complete before writing to the
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 16039         OPERATION_MODE register of next queue */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 16040      /*Get current STM tick*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 16041      CurrSTMTick   = Mcal_DelayGetTick();
	call	Mcal_DelayGetTick
.L2202:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 16042      BaseSTMTick   = CurrSTMTick;
	mov	d12,d2
.L2204:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 16043      IsTimeExpired = FALSE;
	mov	d13,#0
.L2205:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 16044  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 16045      /* wait until Tx queue flushing is done or time has elapsed */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 16046      do
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 16047      {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 16048        TxFlushSt = (&EthCtrlAddPtr->MTL_TXQ0.OPERATION_MODE)[LoopCnt *
	sh	d14,d10,#6

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 16049                            ETH_17_GETHMACV2_MTL_REG_OFFSETADDR].B.FTQ;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 16050  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 16051        /* Check if wait time has reached maximum timeout configured */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 16052        if((((uint32)((CurrSTMTick - BaseSTMTick) &
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 16053            ETH_17_GETHMACV2_STM_TICK_OVERFLOW)) >=
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 16054            NumberWaitTicks) && (TxFlushSt == ETH_17_GETHMACV2_QFLUSH_IN_PROG))
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 16055        {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 16056          /* Timeout happened and reset is not completed yet*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 16057          IsTimeExpired = TRUE;
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 16058        }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 16059  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 16060        /*Get current STM tick*/
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 16061        CurrSTMTick = Mcal_DelayGetTick();
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 16062      }while((TxFlushSt == ETH_17_GETHMACV2_QFLUSH_IN_PROG) &&
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 16063                                      (IsTimeExpired == FALSE));
.L293:
	addsc.a	a2,a15,d14,#0
.L3593:
	ld.bu	d15,[a2]3328
.L2206:
	and	d15,#1
.L3594:
	sub	d2,d12
.L2203:
	jlt.u	d2,d8,.L294
.L3595:
	jeq	d15,#0,.L295
.L3596:
	mov	d13,#1
.L295:
.L294:
	call	Mcal_DelayGetTick
.L2207:
	jeq	d15,#0,.L296
.L3597:
	jeq	d13,#0,.L293
.L296:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 16064  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 16065      /* [cover parentID={AA1D27EF-F84F-48a3-9FF3-F6607F9D054B}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 16066      Timeout elapsed ?
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 16067      [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 16068      if (IsTimeExpired == TRUE)
	jeq	d13,#0,.L297
.L3598:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 16069      {
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 16070        /* If timeout has occurred, report Production error for timeout */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 16071        /* [cover parentID={2D10DBFB-1EA2-46bc-A35E-758F51FE2372}]
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 16072        [/cover] */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 16073        Eth_17_GEthMacV2_lDemtimeout(IsTimeExpired, EthCtrlCfgPtr->EthDemAccess);
	ld.hu	d5,[a12]42
	mov	d4,d13
.L2209:
	call	Eth_17_GEthMacV2_lDemtimeout
.L2208:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 16074  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 16075        RetVal = E_NOT_OK;
	mov	d9,#1
.L3599:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 16076  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 16077        /* Break the loop when timeout condition has occurred */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 16078        break;
	j	.L298
.L297:
	add	d10,#1
.L2201:
	extr.u	d10,d10,#0,#8
.L291:
	jlt.u	d10,d11,.L292

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 16079      }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 16080    }
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 16081  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 16082    return RetVal;
.L298:
	mov	d2,d9
.L2210:

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 16083  }
	ret
.L1388:
	
__Eth_17_GEthMacV2_lTxQFlush_function_end:
	.size	Eth_17_GEthMacV2_lTxQFlush,__Eth_17_GEthMacV2_lTxQFlush_function_end-Eth_17_GEthMacV2_lTxQFlush
.L688:
	; End of function
	
	.sdecl	'.bss.Eth_17_GEthMacV2_CtrlStCore0.ClearedData.Cpu0.Unspecified',data,cluster('Eth_17_GEthMacV2_CtrlStCore0')
	.sect	'.bss.Eth_17_GEthMacV2_CtrlStCore0.ClearedData.Cpu0.Unspecified'
	.align	4
Eth_17_GEthMacV2_CtrlStCore0:	.type	object
	.size	Eth_17_GEthMacV2_CtrlStCore0,80
	.space	80
	.sdecl	'.bss.Eth_17_GEthMacV2_InitStCore0.ClearedData.Cpu0.32bit',data,cluster('Eth_17_GEthMacV2_InitStCore0')
	.sect	'.bss.Eth_17_GEthMacV2_InitStCore0.ClearedData.Cpu0.32bit'
	.align	4
Eth_17_GEthMacV2_InitStCore0:	.type	object
	.size	Eth_17_GEthMacV2_InitStCore0,4
	.space	4
	.sdecl	'.bss.Eth_17_GEthMacV2_TxBufTblFifo0Ctrl0.ClearedData.Cpu0.Unspecified',data,cluster('Eth_17_GEthMacV2_TxBufTblFifo0Ctrl0')
	.sect	'.bss.Eth_17_GEthMacV2_TxBufTblFifo0Ctrl0.ClearedData.Cpu0.Unspecified'
	.align	4
Eth_17_GEthMacV2_TxBufTblFifo0Ctrl0:	.type	object
	.size	Eth_17_GEthMacV2_TxBufTblFifo0Ctrl0,16
	.space	16
	.sdecl	'.bss.Eth_17_GEthMacV2_TxMapStFifo0Ctrl0.ClearedData.Cpu0.Unspecified',data,cluster('Eth_17_GEthMacV2_TxMapStFifo0Ctrl0')
	.sect	'.bss.Eth_17_GEthMacV2_TxMapStFifo0Ctrl0.ClearedData.Cpu0.Unspecified'
	.align	4
Eth_17_GEthMacV2_TxMapStFifo0Ctrl0:	.type	object
	.size	Eth_17_GEthMacV2_TxMapStFifo0Ctrl0,16
	.space	16
	.sdecl	'.bss.Eth_17_GEthMacV2_TxBufFifo0Ctrl0.ClearedData.Cpu0.32bit',data,cluster('Eth_17_GEthMacV2_TxBufFifo0Ctrl0')
	.sect	'.bss.Eth_17_GEthMacV2_TxBufFifo0Ctrl0.ClearedData.Cpu0.32bit'
	.align	4
Eth_17_GEthMacV2_TxBufFifo0Ctrl0:	.type	object
	.size	Eth_17_GEthMacV2_TxBufFifo0Ctrl0,6112
	.space	6112
	.sdecl	'.bss.Eth_17_GEthMacV2_DmaTxDescFifo0Ctrl0.ClearedData.Cpu0.32bit',data,cluster('Eth_17_GEthMacV2_DmaTxDescFifo0Ctrl0')
	.sect	'.bss.Eth_17_GEthMacV2_DmaTxDescFifo0Ctrl0.ClearedData.Cpu0.32bit'
	.align	4
Eth_17_GEthMacV2_DmaTxDescFifo0Ctrl0:	.type	object
	.size	Eth_17_GEthMacV2_DmaTxDescFifo0Ctrl0,64
	.space	64
	.sdecl	'.bss.Eth_17_GEthMacV2_TxQBufFifo0Ctrl0.ClearedData.Cpu0.16bit',data,cluster('Eth_17_GEthMacV2_TxQBufFifo0Ctrl0')
	.sect	'.bss.Eth_17_GEthMacV2_TxQBufFifo0Ctrl0.ClearedData.Cpu0.16bit'
	.align	2
Eth_17_GEthMacV2_TxQBufFifo0Ctrl0:	.type	object
	.size	Eth_17_GEthMacV2_TxQBufFifo0Ctrl0,8
	.space	8
	.sdecl	'.bss.Eth_17_GEthMacV2_TxChnlDataCtrl0.ClearedData.Cpu0.16bit',data,cluster('Eth_17_GEthMacV2_TxChnlDataCtrl0')
	.sect	'.bss.Eth_17_GEthMacV2_TxChnlDataCtrl0.ClearedData.Cpu0.16bit'
	.align	4
Eth_17_GEthMacV2_TxChnlDataCtrl0:	.type	object
	.size	Eth_17_GEthMacV2_TxChnlDataCtrl0,8
	.space	8
	.sdecl	'.data.Eth_17_GEthMacV2_TxBufTblCtrl0Ptr.InitData.Cpu0.32bit',data,cluster('Eth_17_GEthMacV2_TxBufTblCtrl0Ptr')
	.sect	'.data.Eth_17_GEthMacV2_TxBufTblCtrl0Ptr.InitData.Cpu0.32bit'
	.align	4
Eth_17_GEthMacV2_TxBufTblCtrl0Ptr:	.type	object
	.size	Eth_17_GEthMacV2_TxBufTblCtrl0Ptr,16
	.word	Eth_17_GEthMacV2_TxBufTblFifo0Ctrl0
	.space	12
	.sdecl	'.data.Eth_17_GEthMacV2_DmaTxDescCtrl0Ptr.InitData.Cpu0.32bit',data,cluster('Eth_17_GEthMacV2_DmaTxDescCtrl0Ptr')
	.sect	'.data.Eth_17_GEthMacV2_DmaTxDescCtrl0Ptr.InitData.Cpu0.32bit'
	.align	4
Eth_17_GEthMacV2_DmaTxDescCtrl0Ptr:	.type	object
	.size	Eth_17_GEthMacV2_DmaTxDescCtrl0Ptr,16
	.word	Eth_17_GEthMacV2_DmaTxDescFifo0Ctrl0
	.space	12
	.sdecl	'.data.Eth_17_GEthMacV2_TxBufCtrl0Ptr.InitData.Cpu0.32bit',data,cluster('Eth_17_GEthMacV2_TxBufCtrl0Ptr')
	.sect	'.data.Eth_17_GEthMacV2_TxBufCtrl0Ptr.InitData.Cpu0.32bit'
	.align	4
Eth_17_GEthMacV2_TxBufCtrl0Ptr:	.type	object
	.size	Eth_17_GEthMacV2_TxBufCtrl0Ptr,16
	.word	Eth_17_GEthMacV2_TxBufFifo0Ctrl0
	.space	12
	.sdecl	'.data.Eth_17_GEthMacV2_TxMapStCtrl0Ptr.InitData.Cpu0.32bit',data,cluster('Eth_17_GEthMacV2_TxMapStCtrl0Ptr')
	.sect	'.data.Eth_17_GEthMacV2_TxMapStCtrl0Ptr.InitData.Cpu0.32bit'
	.align	4
Eth_17_GEthMacV2_TxMapStCtrl0Ptr:	.type	object
	.size	Eth_17_GEthMacV2_TxMapStCtrl0Ptr,16
	.word	Eth_17_GEthMacV2_TxMapStFifo0Ctrl0
	.space	12
	.sdecl	'.data.Eth_17_GEthMacV2_TxQBufCtrl0Ptr.InitData.Cpu0.32bit',data,cluster('Eth_17_GEthMacV2_TxQBufCtrl0Ptr')
	.sect	'.data.Eth_17_GEthMacV2_TxQBufCtrl0Ptr.InitData.Cpu0.32bit'
	.align	4
Eth_17_GEthMacV2_TxQBufCtrl0Ptr:	.type	object
	.size	Eth_17_GEthMacV2_TxQBufCtrl0Ptr,16
	.word	Eth_17_GEthMacV2_TxQBufFifo0Ctrl0
	.space	12
	.sdecl	'.bss.Eth_17_GEthMacV2_RxChnlDataCtrl0.ClearedData.Cpu0.Unspecified',data,cluster('Eth_17_GEthMacV2_RxChnlDataCtrl0')
	.sect	'.bss.Eth_17_GEthMacV2_RxChnlDataCtrl0.ClearedData.Cpu0.Unspecified'
	.align	4
Eth_17_GEthMacV2_RxChnlDataCtrl0:	.type	object
	.size	Eth_17_GEthMacV2_RxChnlDataCtrl0,2
	.space	2
	.sdecl	'.bss.Eth_17_GEthMacV2_RxBufFifo0Ctrl0.ClearedData.Cpu0.32bit',data,cluster('Eth_17_GEthMacV2_RxBufFifo0Ctrl0')
	.sect	'.bss.Eth_17_GEthMacV2_RxBufFifo0Ctrl0.ClearedData.Cpu0.32bit'
	.align	4
Eth_17_GEthMacV2_RxBufFifo0Ctrl0:	.type	object
	.size	Eth_17_GEthMacV2_RxBufFifo0Ctrl0,6112
	.space	6112
	.sdecl	'.bss.Eth_17_GEthMacV2_DmaRxDescFifo0Ctrl0.ClearedData.Cpu0.32bit',data,cluster('Eth_17_GEthMacV2_DmaRxDescFifo0Ctrl0')
	.sect	'.bss.Eth_17_GEthMacV2_DmaRxDescFifo0Ctrl0.ClearedData.Cpu0.32bit'
	.align	4
Eth_17_GEthMacV2_DmaRxDescFifo0Ctrl0:	.type	object
	.size	Eth_17_GEthMacV2_DmaRxDescFifo0Ctrl0,64
	.space	64
	.sdecl	'.data.Eth_17_GEthMacV2_DmaRxDescCtrl0Ptr.InitData.Cpu0.32bit',data,cluster('Eth_17_GEthMacV2_DmaRxDescCtrl0Ptr')
	.sect	'.data.Eth_17_GEthMacV2_DmaRxDescCtrl0Ptr.InitData.Cpu0.32bit'
	.align	4
Eth_17_GEthMacV2_DmaRxDescCtrl0Ptr:	.type	object
	.size	Eth_17_GEthMacV2_DmaRxDescCtrl0Ptr,16
	.word	Eth_17_GEthMacV2_DmaRxDescFifo0Ctrl0
	.space	12
	.sdecl	'.data.Eth_17_GEthMacV2_RxBufCtrl0Ptr.InitData.Cpu0.32bit',data,cluster('Eth_17_GEthMacV2_RxBufCtrl0Ptr')
	.sect	'.data.Eth_17_GEthMacV2_RxBufCtrl0Ptr.InitData.Cpu0.32bit'
	.align	4
Eth_17_GEthMacV2_RxBufCtrl0Ptr:	.type	object
	.size	Eth_17_GEthMacV2_RxBufCtrl0Ptr,16
	.word	Eth_17_GEthMacV2_RxBufFifo0Ctrl0
	.space	12
	.sdecl	'.data.Eth_17_GEthMacV2_BuffDescCtrl0.InitData.Cpu0.Unspecified',data,cluster('Eth_17_GEthMacV2_BuffDescCtrl0')
	.sect	'.data.Eth_17_GEthMacV2_BuffDescCtrl0.InitData.Cpu0.Unspecified'
	.align	4
Eth_17_GEthMacV2_BuffDescCtrl0:	.type	object
	.size	Eth_17_GEthMacV2_BuffDescCtrl0,36
	.word	Eth_17_GEthMacV2_TxBufTblCtrl0Ptr,Eth_17_GEthMacV2_DmaTxDescCtrl0Ptr,Eth_17_GEthMacV2_DmaRxDescCtrl0Ptr,Eth_17_GEthMacV2_TxChnlDataCtrl0
	.word	Eth_17_GEthMacV2_RxChnlDataCtrl0,Eth_17_GEthMacV2_TxMapStCtrl0Ptr,Eth_17_GEthMacV2_TxQBufCtrl0Ptr,Eth_17_GEthMacV2_RxBufCtrl0Ptr
	.word	Eth_17_GEthMacV2_TxBufCtrl0Ptr
	.sdecl	'.bss.Eth_17_GEthMacV2_ConfigPtr.ClearedData.LmuNC.Unspecified',data,cluster('Eth_17_GEthMacV2_ConfigPtr')
	.sect	'.bss.Eth_17_GEthMacV2_ConfigPtr.ClearedData.LmuNC.Unspecified'
	.align	4
Eth_17_GEthMacV2_ConfigPtr:	.type	object
	.size	Eth_17_GEthMacV2_ConfigPtr,4
	.space	4
	.sdecl	'.rodata.Eth_17_GEthMacV2_CoreInitStatusPtr.Const.Cpu0.Unspecified',data,rom,cluster('Eth_17_GEthMacV2_CoreInitStatusPtr')
	.sect	'.rodata.Eth_17_GEthMacV2_CoreInitStatusPtr.Const.Cpu0.Unspecified'
	.align	4
Eth_17_GEthMacV2_CoreInitStatusPtr:	.type	object
	.size	Eth_17_GEthMacV2_CoreInitStatusPtr,24
	.word	Eth_17_GEthMacV2_InitStCore0
	.space	20
	.sdecl	'.rodata.Eth_17_GEthMacV2_CtrlStatusPtr.Const.Cpu0.Unspecified',data,rom,cluster('Eth_17_GEthMacV2_CtrlStatusPtr')
	.sect	'.rodata.Eth_17_GEthMacV2_CtrlStatusPtr.Const.Cpu0.Unspecified'
	.align	4
Eth_17_GEthMacV2_CtrlStatusPtr:	.type	object
	.size	Eth_17_GEthMacV2_CtrlStatusPtr,24
	.word	Eth_17_GEthMacV2_CtrlStCore0
	.space	20
	.sdecl	'.rodata.Eth_17_GEthMacV2_CtrlBaseAddrPtr.Const.Cpu0.Unspecified',data,rom,cluster('Eth_17_GEthMacV2_CtrlBaseAddrPtr')
	.sect	'.rodata.Eth_17_GEthMacV2_CtrlBaseAddrPtr.Const.Cpu0.Unspecified'
	.align	4
Eth_17_GEthMacV2_CtrlBaseAddrPtr:	.type	object
	.size	Eth_17_GEthMacV2_CtrlBaseAddrPtr,4
	.word	-268316672
	.sdecl	'.rodata.Eth_17_GEthMacV2_BuffDescAddrPtr.Const.Cpu0.Unspecified',data,rom,cluster('Eth_17_GEthMacV2_BuffDescAddrPtr')
	.sect	'.rodata.Eth_17_GEthMacV2_BuffDescAddrPtr.Const.Cpu0.Unspecified'
	.align	4
Eth_17_GEthMacV2_BuffDescAddrPtr:	.type	object
	.size	Eth_17_GEthMacV2_BuffDescAddrPtr,4
	.word	Eth_17_GEthMacV2_BuffDescCtrl0
	.sdecl	'.rodata.Eth_17_GEthMacV2_HighBaseAddrPtr.Const.Cpu0.Unspecified',data,rom,cluster('Eth_17_GEthMacV2_HighBaseAddrPtr')
	.sect	'.rodata.Eth_17_GEthMacV2_HighBaseAddrPtr.Const.Cpu0.Unspecified'
	.align	4
Eth_17_GEthMacV2_HighBaseAddrPtr:	.type	object
	.size	Eth_17_GEthMacV2_HighBaseAddrPtr,4
	.word	-268315896
	.calls	'Eth_17_GEthMacV2_Init','Mcal_GetCpuIndex'
	.calls	'Eth_17_GEthMacV2_Init','Eth_17_GEthMacV2_lInitGlobalVar'
	.calls	'Eth_17_GEthMacV2_Init','Mcal_WritePeripEndInitProtReg'
	.calls	'Eth_17_GEthMacV2_Init','Mcal_Wrapper_Dem_SetEventStatus'
	.calls	'Eth_17_GEthMacV2_SetControllerMode','Eth_17_GEthMacV2_lGetCtrlConfigPtr'
	.calls	'Eth_17_GEthMacV2_SetControllerMode','Eth_17_GEthMacV2_lGetCtrlStatusPtr'
	.calls	'Eth_17_GEthMacV2_SetControllerMode','Mcal_Wrapper_Dem_SetEventStatus'
	.calls	'Eth_17_GEthMacV2_SetControllerMode','Eth_17_GEthMacV2_lInitGethController'
	.calls	'Eth_17_GEthMacV2_SetControllerMode','Eth_17_GEthMacV2_lEnableGethInterrupt'
	.calls	'Eth_17_GEthMacV2_SetControllerMode','Eth_17_GEthMacV2_lStartTxRx'
	.calls	'Eth_17_GEthMacV2_SetControllerMode','Eth_17_GEthMacV2_lStopTxRx'
	.calls	'Eth_17_GEthMacV2_SetControllerMode','Eth_17_GEthMacV2_lResetTxRxStatus'
	.calls	'Eth_17_GEthMacV2_SetControllerMode','Eth_17_GEthMacV2_lCheckForCtrlModeChange'
	.calls	'Eth_17_GEthMacV2_ProvideTxBuffer','Eth_17_GEthMacV2_lGetCtrlStatusPtr'
	.calls	'Eth_17_GEthMacV2_ProvideTxBuffer','Eth_17_GEthMacV2_lGetCtrlConfigPtr'
	.calls	'Eth_17_GEthMacV2_ProvideTxBuffer','SchM_Enter_Eth_17_GEthMacV2_TxDescData'
	.calls	'Eth_17_GEthMacV2_ProvideTxBuffer','Eth_17_GEthMacV2_lAddQElem'
	.calls	'Eth_17_GEthMacV2_ProvideTxBuffer','SchM_Exit_Eth_17_GEthMacV2_TxDescData'
	.calls	'Eth_17_GEthMacV2_ProvideTxBuffer','SchM_Enter_Eth_17_GEthMacV2_TxBufIdx'
	.calls	'Eth_17_GEthMacV2_ProvideTxBuffer','Eth_17_GEthMacV2_lQEmptySt'
	.calls	'Eth_17_GEthMacV2_ProvideTxBuffer','Eth_17_GEthMacV2_lReadQElem'
	.calls	'Eth_17_GEthMacV2_ProvideTxBuffer','SchM_Exit_Eth_17_GEthMacV2_TxBufIdx'
	.calls	'Eth_17_GEthMacV2_GetControllerMode','Eth_17_GEthMacV2_lGetCtrlStatusPtr'
	.calls	'Eth_17_GEthMacV2_WriteMii','Eth_17_GEthMacV2_lGetCtrlConfigPtr'
	.calls	'Eth_17_GEthMacV2_WriteMii','Mcal_DelayTickResolution'
	.calls	'Eth_17_GEthMacV2_WriteMii','Mcal_DelayGetTick'
	.calls	'Eth_17_GEthMacV2_WriteMii','EthTrcv_WriteMiiIndication'
	.calls	'Eth_17_GEthMacV2_ReadMii','Eth_17_GEthMacV2_lGetCtrlConfigPtr'
	.calls	'Eth_17_GEthMacV2_ReadMii','Mcal_DelayTickResolution'
	.calls	'Eth_17_GEthMacV2_ReadMii','Mcal_DelayGetTick'
	.calls	'Eth_17_GEthMacV2_ReadMii','EthTrcv_ReadMiiIndication'
	.calls	'Eth_17_GEthMacV2_TxConfirmation','Eth_17_GEthMacV2_lGetCtrlConfigPtr'
	.calls	'Eth_17_GEthMacV2_TxConfirmation','Eth_17_GEthMacV2_lConfirmTxFrames'
	.calls	'Eth_17_GEthMacV2_Transmit','Eth_17_GEthMacV2_lGetCtrlStatusPtr'
	.calls	'Eth_17_GEthMacV2_Transmit','Eth_17_GEthMacV2_lDetCheckMode'
	.calls	'Eth_17_GEthMacV2_Transmit','Eth_17_GEthMacV2_lTransmit'
	.calls	'Eth_17_GEthMacV2_Receive','Eth_17_GEthMacV2_lGetCtrlConfigPtr'
	.calls	'Eth_17_GEthMacV2_Receive','Eth_17_GEthMacV2_lGetCtrlStatusPtr'
	.calls	'Eth_17_GEthMacV2_Receive','Eth_17_GEthMacV2_lReceiveFrames'
	.calls	'Eth_17_GEthMacV2_Receive','Eth_17_GEthMacV2_lIsNextFrameAvailable'
	.calls	'Eth_17_GEthMacV2_UpdatePhysAddrFilter','Eth_17_GEthMacV2_lGetCtrlConfigPtr'
	.calls	'Eth_17_GEthMacV2_UpdatePhysAddrFilter','Eth_17_GEthMacV2_lGetCtrlStatusPtr'
	.calls	'Eth_17_GEthMacV2_UpdatePhysAddrFilter','Eth_17_GEthMacV2_lClearAllAddressFilters'
	.calls	'Eth_17_GEthMacV2_UpdatePhysAddrFilter','Eth_17_GEthMacV2_lBkToBkRegWrInsrtDly'
	.calls	'Eth_17_GEthMacV2_UpdatePhysAddrFilter','Eth_17_GEthMacV2_lAddToFilter'
	.calls	'Eth_17_GEthMacV2_UpdatePhysAddrFilter','Eth_17_GEthMacV2_lRemoveFromFilter'
	.calls	'Eth_17_GEthMacV2_SetPhysAddr','Eth_17_GEthMacV2_lGetCtrlStatusPtr'
	.calls	'Eth_17_GEthMacV2_MainFunction','Mcal_GetCpuIndex'
	.calls	'Eth_17_GEthMacV2_MainFunction','Eth_17_GEthMacV2_lUpdateEthStatisticsCounterValues'
	.calls	'Eth_17_GEthMacV2_MainFunction','Eth_17_GEthMacV2_lDemReportStatisticsCounterValues'
	.calls	'Eth_17_GEthMacV2_TxDmaIrqHdlr','Eth_17_GEthMacV2_lIntConfirmTxFrames'
	.calls	'Eth_17_GEthMacV2_RxDmaIrqHdlr','Eth_17_GEthMacV2_lGetCtrlStatusPtr'
	.calls	'Eth_17_GEthMacV2_RxDmaIrqHdlr','Eth_17_GEthMacV2_lGetCtrlConfigPtr'
	.calls	'Eth_17_GEthMacV2_RxDmaIrqHdlr','Eth_17_GEthMacV2_lReceiveFrames'
	.calls	'Eth_17_GEthMacV2_lStartTxRx','Eth_17_GEthMacV2_lBkToBkRegWrInsrtDly'
	.calls	'Eth_17_GEthMacV2_lStopTxRx','Eth_17_GEthMacV2_lTxQFlush'
	.calls	'Eth_17_GEthMacV2_lStopTxRx','Eth_17_GEthMacV2_lBkToBkRegWrInsrtDly'
	.calls	'Eth_17_GEthMacV2_lCheckForCtrlModeChange','EthIf_CtrlModeIndication'
	.calls	'Eth_17_GEthMacV2_lConfirmTxFrames','Eth_17_GEthMacV2_lGetCtrlConfigPtr'
	.calls	'Eth_17_GEthMacV2_lConfirmTxFrames','Eth_17_GEthMacV2_lGetCtrlStatusPtr'
	.calls	'Eth_17_GEthMacV2_lConfirmTxFrames','SchM_Enter_Eth_17_GEthMacV2_TxDescData'
	.calls	'Eth_17_GEthMacV2_lConfirmTxFrames','EthIf_TxConfirmation'
	.calls	'Eth_17_GEthMacV2_lConfirmTxFrames','Eth_17_GEthMacV2_lAddQElem'
	.calls	'Eth_17_GEthMacV2_lConfirmTxFrames','SchM_Exit_Eth_17_GEthMacV2_TxDescData'
	.calls	'Eth_17_GEthMacV2_lIntConfirmTxFrames','Eth_17_GEthMacV2_lGetCtrlConfigPtr'
	.calls	'Eth_17_GEthMacV2_lIntConfirmTxFrames','Eth_17_GEthMacV2_lGetCtrlStatusPtr'
	.calls	'Eth_17_GEthMacV2_lIntConfirmTxFrames','SchM_Enter_Eth_17_GEthMacV2_TxDescDataISR'
	.calls	'Eth_17_GEthMacV2_lIntConfirmTxFrames','EthIf_TxConfirmation'
	.calls	'Eth_17_GEthMacV2_lIntConfirmTxFrames','Eth_17_GEthMacV2_lAddQElem'
	.calls	'Eth_17_GEthMacV2_lIntConfirmTxFrames','SchM_Exit_Eth_17_GEthMacV2_TxDescDataISR'
	.calls	'Eth_17_GEthMacV2_lReceiveFrames','Eth_17_GEthMacV2_lGetCtrlConfigPtr'
	.calls	'Eth_17_GEthMacV2_lReceiveFrames','Eth_17_GEthMacV2_lGetCtrlStatusPtr'
	.calls	'Eth_17_GEthMacV2_lReceiveFrames','EthIf_RxIndication'
	.calls	'Eth_17_GEthMacV2_lIsNextFrameAvailable','Eth_17_GEthMacV2_lGetCtrlConfigPtr'
	.calls	'Eth_17_GEthMacV2_lIsNextFrameAvailable','Eth_17_GEthMacV2_lGetCtrlStatusPtr'
	.calls	'Eth_17_GEthMacV2_lAddToFilter','Eth_17_GEthMacV2_lCheckFilterPresent'
	.calls	'Eth_17_GEthMacV2_lRemoveFromFilter','Eth_17_GEthMacV2_lCheckFilterPresent'
	.calls	'Eth_17_GEthMacV2_lResetGethCore','Mcal_WritePeripEndInitProtReg'
	.calls	'Eth_17_GEthMacV2_lResetGethCore','Mcal_DelayTickResolution'
	.calls	'Eth_17_GEthMacV2_lResetGethCore','Mcal_DelayGetTick'
	.calls	'Eth_17_GEthMacV2_lResetGethCore','Eth_17_GEthMacV2_lDemtimeout'
	.calls	'Eth_17_GEthMacV2_lInitGethController','Eth_17_GEthMacV2_lTxQFlush'
	.calls	'Eth_17_GEthMacV2_lInitGethController','Eth_17_GEthMacV2_lDisableGethInterrupt'
	.calls	'Eth_17_GEthMacV2_lInitGethController','Eth_17_GEthMacV2_lResetGethCore'
	.calls	'Eth_17_GEthMacV2_lInitGethController','Eth_17_GEthMacV2_lResetDma'
	.calls	'Eth_17_GEthMacV2_lInitGethController','Eth_17_GEthMacV2_lGethCoreInit'
	.calls	'Eth_17_GEthMacV2_lGethCoreInit','Eth_17_GEthMacV2_lGetCtrlStatusPtr'
	.calls	'Eth_17_GEthMacV2_lGethCoreInit','Eth_17_GEthMacV2_lDmaCoreInit'
	.calls	'Eth_17_GEthMacV2_lGethCoreInit','Eth_17_GEthMacV2_lMtlCoreInit'
	.calls	'Eth_17_GEthMacV2_lGethCoreInit','Eth_17_GEthMacV2_lMacCoreInit'
	.calls	'Eth_17_GEthMacV2_lGethCoreInit','Eth_17_GEthMacV2_lDemReportAllErrorPass'
	.calls	'Eth_17_GEthMacV2_lResetDma','Eth_17_GEthMacV2_lGetCtrlConfigPtr'
	.calls	'Eth_17_GEthMacV2_lResetDma','Mcal_DelayTickResolution'
	.calls	'Eth_17_GEthMacV2_lResetDma','Mcal_DelayGetTick'
	.calls	'Eth_17_GEthMacV2_lResetDma','Eth_17_GEthMacV2_lDemtimeout'
	.calls	'Eth_17_GEthMacV2_lMacCoreInit','Eth_17_GEthMacV2_lGetCtrlStatusPtr'
	.calls	'Eth_17_GEthMacV2_lMacCoreInit','Eth_17_GEthMacV2_lClearAllAddressFilters'
	.calls	'Eth_17_GEthMacV2_lMtlCoreInit','Eth_17_GEthMacV2_lCfgTxQueue'
	.calls	'Eth_17_GEthMacV2_lMtlCoreInit','Eth_17_GEthMacV2_lCfgRxQueue'
	.calls	'Eth_17_GEthMacV2_lDmaCoreInit','Eth_17_GEthMacV2_lDmaTxDescriptorInit'
	.calls	'Eth_17_GEthMacV2_lDmaCoreInit','Eth_17_GEthMacV2_lDmaRxDescriptorInit'
	.calls	'Eth_17_GEthMacV2_lDmaCoreInit','Eth_17_GEthMacV2_lEnableGethInterrupt'
	.calls	'Eth_17_GEthMacV2_lDmaTxDescriptorInit','Eth_17_GEthMacV2_lGetCtrlStatusPtr'
	.calls	'Eth_17_GEthMacV2_lDmaRxDescriptorInit','Eth_17_GEthMacV2_lGetCtrlStatusPtr'
	.calls	'Eth_17_GEthMacV2_lBkToBkRegWrInsrtDly','Mcal_DelayTickResolution'
	.calls	'Eth_17_GEthMacV2_lBkToBkRegWrInsrtDly','Mcal_DelayGetTick'
	.calls	'Eth_17_GEthMacV2_lTransmit','Eth_17_GEthMacV2_lGetCtrlStatusPtr'
	.calls	'Eth_17_GEthMacV2_lTransmit','Eth_17_GEthMacV2_lGetCtrlConfigPtr'
	.calls	'Eth_17_GEthMacV2_lTransmit','SchM_Enter_Eth_17_GEthMacV2_TxDescData'
	.calls	'Eth_17_GEthMacV2_lTransmit','SchM_Exit_Eth_17_GEthMacV2_TxDescData'
	.calls	'Eth_17_GEthMacV2_lResetTxRxStatus','Eth_17_GEthMacV2_lDisableGethInterrupt'
	.calls	'Eth_17_GEthMacV2_lResetTxRxStatus','Eth_17_GEthMacV2_lDmaTxDescriptorInit'
	.calls	'Eth_17_GEthMacV2_lResetTxRxStatus','Eth_17_GEthMacV2_lDmaRxDescriptorInit'
	.calls	'Eth_17_GEthMacV2_lUpdateEthStatisticsCounterValues','Mcal_GetCpuIndex'
	.calls	'Eth_17_GEthMacV2_lDemReportStatisticsCounterValues','Mcal_GetCpuIndex'
	.calls	'Eth_17_GEthMacV2_lDemReportStatisticsCounterValues','Mcal_Wrapper_Dem_SetEventStatus'
	.calls	'Eth_17_GEthMacV2_lDemReportStatisticsCounterValues','Eth_17_GEthMacV2_lDemReportHalfDuplStatCountValues'
	.calls	'Eth_17_GEthMacV2_lDemReportHalfDuplStatCountValues','Mcal_Wrapper_Dem_SetEventStatus'
	.calls	'Eth_17_GEthMacV2_lDemReportAllErrorPass','Mcal_Wrapper_Dem_SetEventStatus'
	.calls	'Eth_17_GEthMacV2_lDemtimeout','Mcal_Wrapper_Dem_SetEventStatus'
	.calls	'Eth_17_GEthMacV2_lGetCtrlConfigPtr','Mcal_GetCpuIndex'
	.calls	'Eth_17_GEthMacV2_lGetCtrlStatusPtr','Mcal_GetCpuIndex'
	.calls	'Eth_17_GEthMacV2_lTxQFlush','Mcal_DelayTickResolution'
	.calls	'Eth_17_GEthMacV2_lTxQFlush','Mcal_DelayGetTick'
	.calls	'Eth_17_GEthMacV2_lTxQFlush','Eth_17_GEthMacV2_lDemtimeout'
	.calls	'Eth_17_GEthMacV2_Init','',0
	.calls	'Eth_17_GEthMacV2_SetControllerMode','',0
	.calls	'Eth_17_GEthMacV2_ProvideTxBuffer','',8
	.calls	'Eth_17_GEthMacV2_GetControllerMode','',0
	.calls	'Eth_17_GEthMacV2_GetPhysAddr','',0
	.calls	'Eth_17_GEthMacV2_WriteMii','',0
	.calls	'Eth_17_GEthMacV2_ReadMii','',0
	.calls	'Eth_17_GEthMacV2_TxConfirmation','',0
	.calls	'Eth_17_GEthMacV2_Transmit','',8
	.calls	'Eth_17_GEthMacV2_Receive','',0
	.calls	'Eth_17_GEthMacV2_UpdatePhysAddrFilter','',0
	.calls	'Eth_17_GEthMacV2_SetPhysAddr','',0
	.calls	'Eth_17_GEthMacV2_MainFunction','',0
	.calls	'Eth_17_GEthMacV2_TxDmaIrqHdlr','',0
	.calls	'Eth_17_GEthMacV2_RxDmaIrqHdlr','',0
	.calls	'Eth_17_GEthMacV2_lStartTxRx','',0
	.calls	'Eth_17_GEthMacV2_lStopTxRx','',0
	.calls	'Eth_17_GEthMacV2_lCheckForCtrlModeChange','',0
	.calls	'Eth_17_GEthMacV2_lConfirmTxFrames','',16
	.calls	'Eth_17_GEthMacV2_lIntConfirmTxFrames','',8
	.calls	'Eth_17_GEthMacV2_lReceiveFrames','',24
	.calls	'Eth_17_GEthMacV2_lIsNextFrameAvailable','',0
	.calls	'Eth_17_GEthMacV2_lClearAllAddressFilters','',0
	.calls	'Eth_17_GEthMacV2_lAddToFilter','',0
	.calls	'Eth_17_GEthMacV2_lRemoveFromFilter','',0
	.calls	'Eth_17_GEthMacV2_lCheckFilterPresent','',0
	.calls	'Eth_17_GEthMacV2_lDisableGethInterrupt','',0
	.calls	'Eth_17_GEthMacV2_lEnableGethInterrupt','',0
	.calls	'Eth_17_GEthMacV2_lResetGethCore','',0
	.calls	'Eth_17_GEthMacV2_lInitGethController','',0
	.calls	'Eth_17_GEthMacV2_lGethCoreInit','',0
	.calls	'Eth_17_GEthMacV2_lInitGlobalVar','',0
	.calls	'Eth_17_GEthMacV2_lResetDma','',0
	.calls	'Eth_17_GEthMacV2_lMacCoreInit','',0
	.calls	'Eth_17_GEthMacV2_lMtlCoreInit','',0
	.calls	'Eth_17_GEthMacV2_lDmaCoreInit','',0
	.calls	'Eth_17_GEthMacV2_lDmaTxDescriptorInit','',0
	.calls	'Eth_17_GEthMacV2_lDmaRxDescriptorInit','',0
	.calls	'Eth_17_GEthMacV2_lBkToBkRegWrInsrtDly','',0
	.calls	'Eth_17_GEthMacV2_lTransmit','',8
	.calls	'Eth_17_GEthMacV2_lResetTxRxStatus','',0
	.calls	'Eth_17_GEthMacV2_lUpdateEthStatisticsCounterValues','',0
	.calls	'Eth_17_GEthMacV2_lDemReportStatisticsCounterValues','',0
	.calls	'Eth_17_GEthMacV2_lDemReportHalfDuplStatCountValues','',0
	.calls	'Eth_17_GEthMacV2_lDemReportAllErrorPass','',0
	.calls	'Eth_17_GEthMacV2_lDemtimeout','',0
	.calls	'Eth_17_GEthMacV2_lDetCheckMode','',0
	.calls	'Eth_17_GEthMacV2_lGetCtrlConfigPtr','',0
	.calls	'Eth_17_GEthMacV2_lGetCtrlStatusPtr','',0
	.calls	'Eth_17_GEthMacV2_lCfgTxQueue','',0
	.calls	'Eth_17_GEthMacV2_lCfgRxQueue','',0
	.calls	'Eth_17_GEthMacV2_lQEmptySt','',0
	.calls	'Eth_17_GEthMacV2_lAddQElem','',0
	.calls	'Eth_17_GEthMacV2_lReadQElem','',0
	.extern	Mcal_WritePeripEndInitProtReg
	.extern	Mcal_DelayTickResolution
	.extern	Mcal_DelayGetTick
	.extern	Mcal_GetCpuIndex
	.extern	Mcal_Wrapper_Dem_SetEventStatus
	.extern	SchM_Enter_Eth_17_GEthMacV2_TxDescData
	.extern	SchM_Exit_Eth_17_GEthMacV2_TxDescData
	.extern	SchM_Enter_Eth_17_GEthMacV2_TxBufIdx
	.extern	SchM_Exit_Eth_17_GEthMacV2_TxBufIdx
	.extern	SchM_Enter_Eth_17_GEthMacV2_TxDescDataISR
	.extern	SchM_Exit_Eth_17_GEthMacV2_TxDescDataISR
	.extern	EthIf_RxIndication
	.extern	EthIf_TxConfirmation
	.extern	EthIf_CtrlModeIndication
	.extern	EthTrcv_WriteMiiIndication
	.extern	EthTrcv_ReadMiiIndication
	.calls	'Eth_17_GEthMacV2_lTxQFlush','',0
	.sdecl	'.debug_info',debug
	.sect	'.debug_info'
.L411:
	.word	193675
	.half	3
	.word	.L412
	.byte	4
.L410:
	.byte	1
	.byte	'..\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1
	.word	.L413
.L756:
	.byte	2
	.byte	'unsigned char',0,1,8,2
	.byte	'unsigned int',0,4,7,3
	.byte	'OsIntc_InISR2',0,3,1,227,1,31,1,1,4
	.byte	'CoreID',0,1,229,1,16
	.word	183
	.byte	4
	.byte	'ISRID',0,1,230,1,13
	.word	183
	.byte	4
	.byte	'val',0,1,231,1,15
	.word	200
	.byte	4
	.byte	'fcx',0,1,232,1,15
	.word	200
	.byte	5,0
.L768:
	.byte	2
	.byte	'unsigned long int',0,4,7
.L834:
	.byte	2
	.byte	'unsigned short int',0,2,7,6,3,179,3,9,24,7
	.byte	'HiCredit',0
	.word	297
	.byte	4,2,35,0,7
	.byte	'LoCredit',0
	.word	297
	.byte	4,2,35,4,7
	.byte	'NumOfTxBuffers',0
	.word	318
	.byte	2,2,35,8,7
	.byte	'TxBufferSize',0
	.word	318
	.byte	2,2,35,10,7
	.byte	'TxBufferAlignSize',0
	.word	318
	.byte	2,2,35,12,7
	.byte	'IdleSlopeCredit',0
	.word	318
	.byte	2,2,35,14,7
	.byte	'SendSlopeCredit',0
	.word	318
	.byte	2,2,35,16,7
	.byte	'TxFifoIdx',0
	.word	183
	.byte	1,2,35,18,7
	.byte	'TxDmaChnlWght',0
	.word	183
	.byte	1,2,35,19,7
	.byte	'TxQueueMode',0
	.word	183
	.byte	1,2,35,20,7
	.byte	'TxQueueSize',0
	.word	183
	.byte	1,2,35,21,0,8
	.word	340
	.byte	9
	.word	590
	.byte	8
	.word	183
.L1229:
	.byte	9
	.word	600
	.byte	6,3,196,3,9,12,7
	.byte	'NumOfRxBuffers',0
	.word	318
	.byte	2,2,35,0,7
	.byte	'RxBufferSize',0
	.word	318
	.byte	2,2,35,2,7
	.byte	'RxBufferAlignSize',0
	.word	318
	.byte	2,2,35,4,7
	.byte	'RxFifoIdx',0
	.word	183
	.byte	1,2,35,6,7
	.byte	'RxFifoPriority',0
	.word	183
	.byte	1,2,35,7,7
	.byte	'RxQueueSize',0
	.word	183
	.byte	1,2,35,8,0,8
	.word	610
	.byte	9
	.word	754
	.byte	10,6
	.word	183
	.byte	11,5,0,6,3,210,3,9,76,7
	.byte	'EthSkewDelay',0
	.word	297
	.byte	4,2,35,0,7
	.byte	'EthGpctlRegVal',0
	.word	297
	.byte	4,2,35,4,7
	.byte	'EthBkRegWrWaitTime',0
	.word	297
	.byte	4,2,35,8,7
	.byte	'EthTxFifoCfgPtr',0
	.word	595
	.byte	4,2,35,12,7
	.byte	'EthTxFifoChnlMapPtr',0
	.word	605
	.byte	4,2,35,16,7
	.byte	'EthTxChnlFifoMapPtr',0
	.word	605
	.byte	4,2,35,20,7
	.byte	'EthTxPrioFifoMapPtr',0
	.word	605
	.byte	4,2,35,24,7
	.byte	'EthRxFifoCfgPtr',0
	.word	759
	.byte	4,2,35,28,7
	.byte	'EthRxFifoChnlMapPtr',0
	.word	605
	.byte	4,2,35,32,7
	.byte	'EthRxChnlFifoMapPtr',0
	.word	605
	.byte	4,2,35,36,7
	.byte	'EthCtrlProperties',0
	.word	318
	.byte	2,2,35,40,7
	.byte	'EthDemAccess',0
	.word	318
	.byte	2,2,35,42,7
	.byte	'EthDemFramesLost',0
	.word	318
	.byte	2,2,35,44,7
	.byte	'EthDemAlignment',0
	.word	318
	.byte	2,2,35,46,7
	.byte	'EthDemCRC',0
	.word	318
	.byte	2,2,35,48,7
	.byte	'EthDemUndersize',0
	.word	318
	.byte	2,2,35,50,7
	.byte	'EthDemOversize',0
	.word	318
	.byte	2,2,35,52,7
	.byte	'EthDemSingleCollision',0
	.word	318
	.byte	2,2,35,54,7
	.byte	'EthDemMultipleCollision',0
	.word	318
	.byte	2,2,35,56,7
	.byte	'EthDemLateCollision',0
	.word	318
	.byte	2,2,35,58,7
	.byte	'EthMacAddress',0
	.word	764
	.byte	6,2,35,60,7
	.byte	'EthCtrlIdx',0
	.word	183
	.byte	1,2,35,66,7
	.byte	'EthNumTxChnls',0
	.word	183
	.byte	1,2,35,67,7
	.byte	'EthDmaTxArbAlg',0
	.word	183
	.byte	1,2,35,68,7
	.byte	'EthMtlTxSchAlg',0
	.word	183
	.byte	1,2,35,69,7
	.byte	'EthNumRxChnls',0
	.word	183
	.byte	1,2,35,70,7
	.byte	'EthUntagRxQueue',0
	.word	183
	.byte	1,2,35,71,7
	.byte	'EthMdcRegVal',0
	.word	183
	.byte	1,2,35,72,0,8
	.word	773
.L754:
	.byte	9
	.word	1494
	.byte	8
	.word	1499
.L1011:
	.byte	3
	.byte	'Eth_17_GEthMacV2_lPhyIfModeSkewCfg',0,3,2,250,93,19,1,1
.L1013:
	.byte	4
	.byte	'EthCtrlCfgPtr',0,2,251,93,64
	.word	1504
.L1015:
	.byte	5,0,8
	.word	183
	.byte	8
	.word	605
.L927:
	.byte	3
	.byte	'Eth_17_GEthMacV2_lSetPhysAddr',0,3,2,164,82,19,1,1
.L930:
	.byte	4
	.byte	'CtrlIdx',0,2,164,82,61
	.word	1577
.L932:
	.byte	4
	.byte	'MacAddrPtr',0,2,165,82,68
	.word	1582
.L934:
	.byte	5,0,8
	.word	183
.L1157:
	.byte	9
	.word	183
	.byte	8
	.word	1669
.L886:
	.byte	3
	.byte	'Eth_17_GEthMacV2_lGetPhysAddr',0,3,2,215,82,19,1,1
.L888:
	.byte	4
	.byte	'CtrlIdx',0,2,215,82,61
	.word	1664
.L890:
	.byte	4
	.byte	'MacAddrPtr',0,2,216,82,62
	.word	1674
.L892:
	.byte	5,0,8
	.word	605
.L948:
	.byte	12
	.byte	'Eth_17_GEthMacV2_lIsBroadcastAddress',0,3,2,211,83,22
	.word	183
	.byte	1,1
.L951:
	.byte	4
	.byte	'MacAddrPtr',0,2,212,83,65
	.word	1756
.L953:
	.byte	5,0,8
	.word	318
	.byte	8
	.word	318
.L843:
	.byte	12
	.byte	'Eth_17_GEthMacV2_lIncrTxBufIdx',0,3,2,177,83,21
	.word	318
	.byte	1,1
.L846:
	.byte	4
	.byte	'TxBufIdx',0,2,177,83,65
	.word	1832
.L848:
	.byte	4
	.byte	'EthTxBufTotal',0,2,178,83,64
	.word	1837
.L850:
	.byte	5,0,8
	.word	318
	.byte	8
	.word	318
.L1250:
	.byte	12
	.byte	'Eth_17_GEthMacV2_lIncrRxBufIdx',0,3,2,145,83,21
	.word	318
	.byte	1,1
.L1253:
	.byte	4
	.byte	'RxBufIdx',0,2,145,83,66
	.word	1928
.L1255:
	.byte	4
	.byte	'EthRxBufTotal',0,2,146,83,65
	.word	1933
.L1257:
	.byte	5,0,8
	.word	605
.L955:
	.byte	12
	.byte	'Eth_17_GEthMacV2_lIsAllZeroAddress',0,3,2,232,85,22
	.word	183
	.byte	1,1
.L957:
	.byte	4
	.byte	'MacAddrPtr',0,2,233,85,58
	.word	2024
.L959:
	.byte	5,0,13
	.byte	'void',0,14
	.word	2098
	.byte	9
	.word	2104
	.byte	8
	.word	2109
	.byte	8
	.word	297
	.byte	15
	.byte	'Mcal_WritePeripEndInitProtReg',0,4,165,4,13,1,1,1,1,4
	.byte	'RegAddress',0,4,166,4,24
	.word	2114
	.byte	4
	.byte	'DataValue',0,4,166,4,49
	.word	2119
	.byte	0,16
	.byte	'Mcal_DelayTickResolution',0,4,224,5,15
	.word	297
	.byte	1,1,1,1,16
	.byte	'Mcal_DelayGetTick',0,4,156,6,15
	.word	297
	.byte	1,1,1,1,16
	.byte	'Mcal_GetCpuIndex',0,4,183,6,15
	.word	297
	.byte	1,1,1,1,17
	.word	216
	.byte	18
	.word	238
	.byte	18
	.word	254
	.byte	18
	.word	269
	.byte	18
	.word	282
	.byte	5,0,19
	.byte	'Mcal_Wrapper_Dem_SetEventStatus',0,5,75,23
	.word	183
	.byte	1,1,1,1,4
	.byte	'EventId',0,5,75,71
	.word	318
	.byte	4
	.byte	'EventStatus',0,5,76,57
	.word	183
	.byte	0
.L740:
	.byte	8
	.word	183
.L742:
	.byte	8
	.word	183
	.byte	2
	.byte	'int',0,4,5,20
	.byte	'_Ifx_GETH_MAC_CONFIGURATION_Bits',0,6,251,3,16,4,21
	.byte	'RE',0,1
	.word	183
	.byte	1,7,2,35,0,21
	.byte	'TE',0,1
	.word	183
	.byte	1,6,2,35,0,21
	.byte	'PRELEN',0,1
	.word	183
	.byte	2,4,2,35,0,21
	.byte	'DC',0,1
	.word	183
	.byte	1,3,2,35,0,21
	.byte	'BL',0,1
	.word	183
	.byte	2,1,2,35,0,21
	.byte	'reserved_7',0,1
	.word	183
	.byte	1,0,2,35,0,21
	.byte	'DR',0,1
	.word	183
	.byte	1,7,2,35,1,21
	.byte	'DCRS',0,1
	.word	183
	.byte	1,6,2,35,1,21
	.byte	'DO',0,1
	.word	183
	.byte	1,5,2,35,1,21
	.byte	'ECRSFD',0,1
	.word	183
	.byte	1,4,2,35,1,21
	.byte	'LM',0,1
	.word	183
	.byte	1,3,2,35,1,21
	.byte	'DM',0,1
	.word	183
	.byte	1,2,2,35,1,21
	.byte	'FES',0,1
	.word	183
	.byte	1,1,2,35,1,21
	.byte	'PS',0,1
	.word	183
	.byte	1,0,2,35,1,21
	.byte	'JE',0,1
	.word	183
	.byte	1,7,2,35,2,21
	.byte	'JD',0,1
	.word	183
	.byte	1,6,2,35,2,21
	.byte	'BE',0,1
	.word	183
	.byte	1,5,2,35,2,21
	.byte	'WD',0,1
	.word	183
	.byte	1,4,2,35,2,21
	.byte	'ACS',0,1
	.word	183
	.byte	1,3,2,35,2,21
	.byte	'CST',0,1
	.word	183
	.byte	1,2,2,35,2,21
	.byte	'S2KP',0,1
	.word	183
	.byte	1,1,2,35,2,21
	.byte	'GPSLCE',0,1
	.word	183
	.byte	1,0,2,35,2,21
	.byte	'IPG',0,1
	.word	183
	.byte	3,5,2,35,3,21
	.byte	'IPC',0,1
	.word	183
	.byte	1,4,2,35,3,21
	.byte	'SARC',0,1
	.word	183
	.byte	3,1,2,35,3,21
	.byte	'reserved_31',0,1
	.word	183
	.byte	1,0,2,35,3,0,22,6,237,20,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	2427
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_MAC_EXT_CONFIGURATION_Bits',0,6,183,4,16,4,21
	.byte	'GPSL',0,2
	.word	318
	.byte	14,2,2,35,0,21
	.byte	'reserved_14',0,1
	.word	183
	.byte	2,0,2,35,1,21
	.byte	'DCRCC',0,1
	.word	183
	.byte	1,7,2,35,2,21
	.byte	'SPEN',0,1
	.word	183
	.byte	1,6,2,35,2,21
	.byte	'USP',0,1
	.word	183
	.byte	1,5,2,35,2,21
	.byte	'reserved_19',0,1
	.word	183
	.byte	1,4,2,35,2,21
	.byte	'HDSMS',0,1
	.word	183
	.byte	3,1,2,35,2,21
	.byte	'reserved_23',0,1
	.word	183
	.byte	1,0,2,35,2,21
	.byte	'EIPGEN',0,1
	.word	183
	.byte	1,7,2,35,3,21
	.byte	'EIPG',0,1
	.word	183
	.byte	5,2,2,35,3,21
	.byte	'reserved_30',0,1
	.word	183
	.byte	1,1,2,35,3,21
	.byte	'FHE',0,1
	.word	183
	.byte	1,0,2,35,3,0,22,6,141,21,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	2911
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_MAC_PACKET_FILTER_Bits',0,6,135,6,16,4,21
	.byte	'PR',0,1
	.word	183
	.byte	1,7,2,35,0,21
	.byte	'reserved_1',0,1
	.word	183
	.byte	2,5,2,35,0,21
	.byte	'DAIF',0,1
	.word	183
	.byte	1,4,2,35,0,21
	.byte	'PM',0,1
	.word	183
	.byte	1,3,2,35,0,21
	.byte	'DBF',0,1
	.word	183
	.byte	1,2,2,35,0,21
	.byte	'PCF',0,1
	.word	183
	.byte	2,0,2,35,0,21
	.byte	'SAIF',0,1
	.word	183
	.byte	1,7,2,35,1,21
	.byte	'SAF',0,1
	.word	183
	.byte	1,6,2,35,1,21
	.byte	'reserved_10',0,1
	.word	183
	.byte	1,5,2,35,1,21
	.byte	'reserved_11',0,1
	.word	183
	.byte	5,0,2,35,1,21
	.byte	'VTFE',0,1
	.word	183
	.byte	1,7,2,35,2,21
	.byte	'reserved_17',0,1
	.word	183
	.byte	3,4,2,35,2,21
	.byte	'reserved_20',0,1
	.word	183
	.byte	2,2,2,35,2,21
	.byte	'reserved_22',0,2
	.word	318
	.byte	9,1,2,35,2,21
	.byte	'RA',0,1
	.word	183
	.byte	1,0,2,35,3,0,22,6,245,21,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	3217
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_MAC_WATCHDOG_TIMEOUT_Bits',0,6,188,9,16,4,21
	.byte	'WTO',0,1
	.word	183
	.byte	4,4,2,35,0,21
	.byte	'reserved_4',0,1
	.word	183
	.byte	4,0,2,35,0,21
	.byte	'PWE',0,1
	.word	183
	.byte	1,7,2,35,1,21
	.byte	'reserved_9',0,4
	.word	200
	.byte	23,0,2,35,0,0,22,6,181,24,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	3569
	.byte	4,2,35,0,0,10,64
	.word	183
	.byte	11,63,0,20
	.byte	'_Ifx_GETH_MAC_VLAN_TAG_CTRL_Bits',0,6,137,9,16,4,21
	.byte	'OB',0,1
	.word	183
	.byte	1,7,2,35,0,21
	.byte	'CT',0,1
	.word	183
	.byte	1,6,2,35,0,21
	.byte	'OFS',0,1
	.word	183
	.byte	5,1,2,35,0,21
	.byte	'reserved_7',0,4
	.word	200
	.byte	10,15,2,35,0,21
	.byte	'VTIM',0,1
	.word	183
	.byte	1,6,2,35,2,21
	.byte	'ESVL',0,1
	.word	183
	.byte	1,5,2,35,2,21
	.byte	'reserved_19',0,1
	.word	183
	.byte	2,3,2,35,2,21
	.byte	'EVLS',0,1
	.word	183
	.byte	2,1,2,35,2,21
	.byte	'reserved_23',0,1
	.word	183
	.byte	1,0,2,35,2,21
	.byte	'EVLRXS',0,1
	.word	183
	.byte	1,7,2,35,3,21
	.byte	'VTHM',0,1
	.word	183
	.byte	1,6,2,35,3,21
	.byte	'EDVLP',0,1
	.word	183
	.byte	1,5,2,35,3,21
	.byte	'RES_27',0,1
	.word	183
	.byte	1,4,2,35,3,21
	.byte	'EIVLS',0,1
	.word	183
	.byte	2,2,2,35,3,21
	.byte	'reserved_30',0,1
	.word	183
	.byte	1,1,2,35,3,21
	.byte	'EIVLRXS',0,1
	.word	183
	.byte	1,0,2,35,3,0,22,6,157,24,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	3735
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_MAC_VLAN_TAG_DATA_Bits',0,6,158,9,16,4,21
	.byte	'VID',0,2
	.word	318
	.byte	16,0,2,35,0,21
	.byte	'VEN',0,1
	.word	183
	.byte	1,7,2,35,2,21
	.byte	'ETV',0,1
	.word	183
	.byte	1,6,2,35,2,21
	.byte	'DOVLTC',0,1
	.word	183
	.byte	1,5,2,35,2,21
	.byte	'ERSVLM',0,1
	.word	183
	.byte	1,4,2,35,2,21
	.byte	'ERIVLT',0,1
	.word	183
	.byte	1,3,2,35,2,21
	.byte	'reserved_21',0,1
	.word	183
	.byte	3,0,2,35,2,21
	.byte	'DMACHEN',0,1
	.word	183
	.byte	1,7,2,35,3,21
	.byte	'DMACHN',0,1
	.word	183
	.byte	2,5,2,35,3,21
	.byte	'reserved_27',0,1
	.word	183
	.byte	5,0,2,35,3,0,22,6,165,24,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	4102
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_MAC_VLAN_TAG_FILTER_Bits',0,6,173,9,16,4,21
	.byte	'VID',0,2
	.word	318
	.byte	16,0,2,35,0,21
	.byte	'VEN',0,1
	.word	183
	.byte	1,7,2,35,2,21
	.byte	'ETV',0,1
	.word	183
	.byte	1,6,2,35,2,21
	.byte	'DOVLTC',0,1
	.word	183
	.byte	1,5,2,35,2,21
	.byte	'ERSVLM',0,1
	.word	183
	.byte	1,4,2,35,2,21
	.byte	'ERIVLT',0,1
	.word	183
	.byte	1,3,2,35,2,21
	.byte	'reserved_21',0,1
	.word	183
	.byte	3,0,2,35,2,21
	.byte	'DMACHEN',0,1
	.word	183
	.byte	1,7,2,35,3,21
	.byte	'DMACHN',0,1
	.word	183
	.byte	2,5,2,35,3,21
	.byte	'reserved_27',0,1
	.word	183
	.byte	5,0,2,35,3,0,22,6,173,24,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	4364
	.byte	4,2,35,0,0,22,6,228,33,8,4,7
	.byte	'MAC_VLAN_TAG_DATA',0
	.word	4324
	.byte	4,2,35,0,7
	.byte	'MAC_VLAN_TAG_FILTER',0
	.word	4588
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_MAC_VLAN_HASH_TABLE_Bits',0,6,233,8,16,4,21
	.byte	'VLHT',0,2
	.word	318
	.byte	16,0,2,35,0,21
	.byte	'reserved_16',0,2
	.word	318
	.byte	16,0,2,35,2,0,22,6,133,24,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	4691
	.byte	4,2,35,0,0,10,4
	.word	183
	.byte	11,3,0,20
	.byte	'_Ifx_GETH_MAC_VLAN_INCL_Bits',0,6,240,8,16,4,21
	.byte	'VLT',0,2
	.word	318
	.byte	16,0,2,35,0,21
	.byte	'VLC',0,1
	.word	183
	.byte	2,6,2,35,2,21
	.byte	'VLP',0,1
	.word	183
	.byte	1,5,2,35,2,21
	.byte	'CSVL',0,1
	.word	183
	.byte	1,4,2,35,2,21
	.byte	'VLTI',0,1
	.word	183
	.byte	1,3,2,35,2,21
	.byte	'CBTI',0,1
	.word	183
	.byte	1,2,2,35,2,21
	.byte	'reserved_22',0,1
	.word	183
	.byte	2,0,2,35,2,21
	.byte	'ADDR',0,1
	.word	183
	.byte	2,6,2,35,3,21
	.byte	'reserved_26',0,1
	.word	183
	.byte	4,2,2,35,3,21
	.byte	'RDWR',0,1
	.word	183
	.byte	1,1,2,35,3,21
	.byte	'BUSY',0,1
	.word	183
	.byte	1,0,2,35,3,0,22,6,141,24,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	4821
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_MAC_VLAN_INCL_Q_Bits',0,6,128,9,16,4,21
	.byte	'VLT',0,2
	.word	318
	.byte	16,0,2,35,0,21
	.byte	'reserved_16',0,1
	.word	183
	.byte	3,5,2,35,2,21
	.byte	'CSVL',0,1
	.word	183
	.byte	1,4,2,35,2,21
	.byte	'reserved_20',0,2
	.word	318
	.byte	12,0,2,35,2,0,22,6,149,24,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	5084
	.byte	4,2,35,0,0,22,6,235,33,8,4,7
	.byte	'MAC_VLAN_INCL',0
	.word	5044
	.byte	4,2,35,0,7
	.byte	'MAC_VLAN_INCL_Q',0
	.word	5199
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_MAC_INNER_VLAN_INCL_Bits',0,6,152,5,16,4,21
	.byte	'VLT',0,2
	.word	318
	.byte	16,0,2,35,0,21
	.byte	'VLC',0,1
	.word	183
	.byte	2,6,2,35,2,21
	.byte	'VLP',0,1
	.word	183
	.byte	1,5,2,35,2,21
	.byte	'CSVL',0,1
	.word	183
	.byte	1,4,2,35,2,21
	.byte	'VLTI',0,1
	.word	183
	.byte	1,3,2,35,2,21
	.byte	'reserved_21',0,2
	.word	318
	.byte	11,0,2,35,2,0,22,6,181,21,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	5294
	.byte	4,2,35,0,0,10,8
	.word	183
	.byte	11,7,0,20
	.byte	'_Ifx_GETH_MAC_Q0_TX_FLOW_CTRL_Bits',0,6,235,6,16,4,21
	.byte	'FCB_BPA',0,1
	.word	183
	.byte	1,7,2,35,0,21
	.byte	'TFE',0,1
	.word	183
	.byte	1,6,2,35,0,21
	.byte	'reserved_2',0,1
	.word	183
	.byte	2,4,2,35,0,21
	.byte	'PLT',0,1
	.word	183
	.byte	3,1,2,35,0,21
	.byte	'DZPQ',0,1
	.word	183
	.byte	1,0,2,35,0,21
	.byte	'reserved_8',0,1
	.word	183
	.byte	8,0,2,35,1,21
	.byte	'PT',0,2
	.word	318
	.byte	16,0,2,35,2,0,22,6,181,22,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	5485
	.byte	4,2,35,0,0,10,28
	.word	183
	.byte	11,27,0,20
	.byte	'_Ifx_GETH_MAC_RX_FLOW_CTRL_Bits',0,6,178,7,16,4,21
	.byte	'RFE',0,1
	.word	183
	.byte	1,7,2,35,0,21
	.byte	'UP',0,1
	.word	183
	.byte	1,6,2,35,0,21
	.byte	'reserved_2',0,1
	.word	183
	.byte	6,0,2,35,0,21
	.byte	'reserved_8',0,1
	.word	183
	.byte	1,7,2,35,1,21
	.byte	'reserved_9',0,4
	.word	200
	.byte	23,0,2,35,0,0,22,6,229,22,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	5699
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_MAC_RXQ_CTRL4_Bits',0,6,164,7,16,4,21
	.byte	'UFFQE',0,1
	.word	183
	.byte	1,7,2,35,0,21
	.byte	'UFFQ',0,1
	.word	183
	.byte	2,5,2,35,0,21
	.byte	'reserved_3',0,1
	.word	183
	.byte	5,0,2,35,0,21
	.byte	'MFFQE',0,1
	.word	183
	.byte	1,7,2,35,1,21
	.byte	'MFFQ',0,1
	.word	183
	.byte	2,5,2,35,1,21
	.byte	'reserved_11',0,1
	.word	183
	.byte	5,0,2,35,1,21
	.byte	'VFFQE',0,1
	.word	183
	.byte	1,7,2,35,2,21
	.byte	'VFFQ',0,1
	.word	183
	.byte	2,5,2,35,2,21
	.byte	'reserved_19',0,2
	.word	318
	.byte	13,0,2,35,2,0,22,6,221,22,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	5873
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_MAC_RXQ_CTRL0_Bits',0,6,253,6,16,4,21
	.byte	'RXQ0EN',0,1
	.word	183
	.byte	2,6,2,35,0,21
	.byte	'RXQ1EN',0,1
	.word	183
	.byte	2,4,2,35,0,21
	.byte	'RXQ2EN',0,1
	.word	183
	.byte	2,2,2,35,0,21
	.byte	'RXQ3EN',0,1
	.word	183
	.byte	2,0,2,35,0,21
	.byte	'reserved_8',0,1
	.word	183
	.byte	8,0,2,35,1,21
	.byte	'reserved_16',0,2
	.word	318
	.byte	16,0,2,35,2,0,22,6,197,22,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	6116
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_MAC_RXQ_CTRL1_Bits',0,6,136,7,16,4,21
	.byte	'AVCPQ',0,1
	.word	183
	.byte	3,5,2,35,0,21
	.byte	'reserved_3',0,1
	.word	183
	.byte	1,4,2,35,0,21
	.byte	'PTPQ',0,1
	.word	183
	.byte	3,1,2,35,0,21
	.byte	'reserved_7',0,1
	.word	183
	.byte	1,0,2,35,0,21
	.byte	'reserved_8',0,1
	.word	183
	.byte	3,5,2,35,1,21
	.byte	'reserved_11',0,1
	.word	183
	.byte	1,4,2,35,1,21
	.byte	'UPQ',0,1
	.word	183
	.byte	3,1,2,35,1,21
	.byte	'reserved_15',0,1
	.word	183
	.byte	1,0,2,35,1,21
	.byte	'MCBCQ',0,1
	.word	183
	.byte	3,5,2,35,2,21
	.byte	'reserved_19',0,1
	.word	183
	.byte	1,4,2,35,2,21
	.byte	'MCBCQEN',0,1
	.word	183
	.byte	1,3,2,35,2,21
	.byte	'TACPQE',0,1
	.word	183
	.byte	1,2,2,35,2,21
	.byte	'TPQC',0,1
	.word	183
	.byte	2,0,2,35,2,21
	.byte	'reserved_24',0,1
	.word	183
	.byte	8,0,2,35,3,0,22,6,205,22,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	6309
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_MAC_RXQ_CTRL2_Bits',0,6,155,7,16,4,21
	.byte	'PSRQ0',0,1
	.word	183
	.byte	8,0,2,35,0,21
	.byte	'PSRQ1',0,1
	.word	183
	.byte	8,0,2,35,1,21
	.byte	'PSRQ2',0,1
	.word	183
	.byte	8,0,2,35,2,21
	.byte	'PSRQ3',0,1
	.word	183
	.byte	8,0,2,35,3,0,22,6,213,22,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	6661
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_MAC_INTERRUPT_STATUS_Bits',0,6,180,5,16,4,21
	.byte	'RGSMIIIS',0,1
	.word	183
	.byte	1,7,2,35,0,21
	.byte	'reserved_1',0,1
	.word	183
	.byte	2,5,2,35,0,21
	.byte	'PHYIS',0,1
	.word	183
	.byte	1,4,2,35,0,21
	.byte	'PMTIS',0,1
	.word	183
	.byte	1,3,2,35,0,21
	.byte	'LPIIS',0,1
	.word	183
	.byte	1,2,2,35,0,21
	.byte	'reserved_6',0,1
	.word	183
	.byte	2,0,2,35,0,21
	.byte	'MMCIS',0,1
	.word	183
	.byte	1,7,2,35,1,21
	.byte	'MMCRXIS',0,1
	.word	183
	.byte	1,6,2,35,1,21
	.byte	'MMCTXIS',0,1
	.word	183
	.byte	1,5,2,35,1,21
	.byte	'MMCRXIPIS',0,1
	.word	183
	.byte	1,4,2,35,1,21
	.byte	'TSIS',0,1
	.word	183
	.byte	1,3,2,35,1,21
	.byte	'TXSTSIS',0,1
	.word	183
	.byte	1,2,2,35,1,21
	.byte	'RXSTSIS',0,1
	.word	183
	.byte	1,1,2,35,1,21
	.byte	'reserved_15',0,4
	.word	200
	.byte	3,14,2,35,0,21
	.byte	'MDIOIS',0,1
	.word	183
	.byte	1,5,2,35,2,21
	.byte	'reserved_19',0,2
	.word	318
	.byte	13,0,2,35,2,0,22,6,197,21,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	6805
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_MAC_INTERRUPT_ENABLE_Bits',0,6,163,5,16,4,21
	.byte	'RGSMIIIE',0,1
	.word	183
	.byte	1,7,2,35,0,21
	.byte	'reserved_1',0,1
	.word	183
	.byte	2,5,2,35,0,21
	.byte	'PHYIE',0,1
	.word	183
	.byte	1,4,2,35,0,21
	.byte	'PMTIE',0,1
	.word	183
	.byte	1,3,2,35,0,21
	.byte	'LPIIE',0,1
	.word	183
	.byte	1,2,2,35,0,21
	.byte	'reserved_6',0,2
	.word	318
	.byte	6,4,2,35,0,21
	.byte	'TSIE',0,1
	.word	183
	.byte	1,3,2,35,1,21
	.byte	'TXSTSIE',0,1
	.word	183
	.byte	1,2,2,35,1,21
	.byte	'RXSTSIE',0,1
	.word	183
	.byte	1,1,2,35,1,21
	.byte	'reserved_15',0,4
	.word	200
	.byte	3,14,2,35,0,21
	.byte	'MDIOIE',0,1
	.word	183
	.byte	1,5,2,35,2,21
	.byte	'reserved_19',0,2
	.word	318
	.byte	13,0,2,35,2,0,22,6,189,21,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	7197
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_MAC_RX_TX_STATUS_Bits',0,6,188,7,16,4,21
	.byte	'TJT',0,1
	.word	183
	.byte	1,7,2,35,0,21
	.byte	'NCARR',0,1
	.word	183
	.byte	1,6,2,35,0,21
	.byte	'LCARR',0,1
	.word	183
	.byte	1,5,2,35,0,21
	.byte	'EXDEF',0,1
	.word	183
	.byte	1,4,2,35,0,21
	.byte	'LCOL',0,1
	.word	183
	.byte	1,3,2,35,0,21
	.byte	'EXCOL',0,1
	.word	183
	.byte	1,2,2,35,0,21
	.byte	'reserved_6',0,1
	.word	183
	.byte	2,0,2,35,0,21
	.byte	'RWT',0,1
	.word	183
	.byte	1,7,2,35,1,21
	.byte	'reserved_9',0,4
	.word	200
	.byte	23,0,2,35,0,0,22,6,237,22,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	7513
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_MAC_PMT_CONTROL_STATUS_Bits',0,6,171,6,16,4,21
	.byte	'PWRDWN',0,1
	.word	183
	.byte	1,7,2,35,0,21
	.byte	'MGKPKTEN',0,1
	.word	183
	.byte	1,6,2,35,0,21
	.byte	'RWKPKTEN',0,1
	.word	183
	.byte	1,5,2,35,0,21
	.byte	'reserved_3',0,1
	.word	183
	.byte	2,3,2,35,0,21
	.byte	'MGKPRCVD',0,1
	.word	183
	.byte	1,2,2,35,0,21
	.byte	'RWKPRCVD',0,1
	.word	183
	.byte	1,1,2,35,0,21
	.byte	'reserved_7',0,2
	.word	318
	.byte	2,7,2,35,0,21
	.byte	'GLBLUCAST',0,1
	.word	183
	.byte	1,6,2,35,1,21
	.byte	'RWKPFE',0,1
	.word	183
	.byte	1,5,2,35,1,21
	.byte	'reserved_11',0,4
	.word	200
	.byte	13,8,2,35,0,21
	.byte	'RWKPTR',0,1
	.word	183
	.byte	5,3,2,35,3,21
	.byte	'reserved_29',0,1
	.word	183
	.byte	2,1,2,35,3,21
	.byte	'RWKFILTRST',0,1
	.word	183
	.byte	1,0,2,35,3,0,22,6,133,22,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	7750
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_MAC_RWK_PACKET_FILTER_Bits',0,6,247,6,16,4,21
	.byte	'WKUPFRMFTR',0,4
	.word	200
	.byte	32,0,2,35,0,0,22,6,189,22,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	8102
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_RWK_FILTER_COMMAND_0_Bits',0,6,216,13,16,4,21
	.byte	'FILTER0_COMMAND',0,1
	.word	183
	.byte	4,4,2,35,0,21
	.byte	'reserved_4',0,1
	.word	183
	.byte	4,0,2,35,0,21
	.byte	'FILTER1_COMMAND',0,1
	.word	183
	.byte	4,4,2,35,1,21
	.byte	'reserved_12',0,1
	.word	183
	.byte	4,0,2,35,1,21
	.byte	'FILTER2_COMMAND',0,1
	.word	183
	.byte	4,4,2,35,2,21
	.byte	'reserved_20',0,1
	.word	183
	.byte	4,0,2,35,2,21
	.byte	'FILTER3_COMMAND',0,1
	.word	183
	.byte	4,4,2,35,3,21
	.byte	'reserved_28',0,1
	.word	183
	.byte	4,0,2,35,3,0,22,6,213,26,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	8208
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_RWK_FILTER_OFFSET_0_Bits',0,6,236,13,16,4,21
	.byte	'FILTER0_OFFSET',0,1
	.word	183
	.byte	8,0,2,35,0,21
	.byte	'FILTER1_OFFSET',0,1
	.word	183
	.byte	8,0,2,35,1,21
	.byte	'FILTER2_OFFSET',0,1
	.word	183
	.byte	8,0,2,35,2,21
	.byte	'FILTER3_OFFSET',0,1
	.word	183
	.byte	8,0,2,35,3,0,22,6,229,26,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	8490
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_RWK_FILTER_CRC_Bits',0,6,229,13,16,4,21
	.byte	'FILTER0_CRC',0,2
	.word	318
	.byte	16,0,2,35,0,21
	.byte	'FILTER1_CRC',0,2
	.word	318
	.byte	16,0,2,35,2,0,22,6,221,26,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	8676
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_RWK_FILTER_BYTE_MASK_Bits',0,6,210,13,16,4,21
	.byte	'FILTERI_BYTE_MASK',0,4
	.word	200
	.byte	32,0,2,35,0,0,22,6,205,26,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	8799
	.byte	4,2,35,0,0,22,6,128,34,8,4,7
	.byte	'MAC_RWK_PACKET_FILTER',0
	.word	8168
	.byte	4,2,35,0,7
	.byte	'RWK_FILTER_COMMAND_0',0
	.word	8450
	.byte	4,2,35,0,7
	.byte	'RWK_FILTER_OFFSET_0',0
	.word	8636
	.byte	4,2,35,0,7
	.byte	'RWK_FILTER_CRC',0
	.word	8759
	.byte	4,2,35,0,7
	.byte	'RWK_FILTER_BYTE_MASK',0
	.word	8871
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_MAC_LPI_CONTROL_STATUS_Bits',0,6,201,5,16,4,21
	.byte	'TLPIEN',0,1
	.word	183
	.byte	1,7,2,35,0,21
	.byte	'TLPIEX',0,1
	.word	183
	.byte	1,6,2,35,0,21
	.byte	'RLPIEN',0,1
	.word	183
	.byte	1,5,2,35,0,21
	.byte	'RLPIEX',0,1
	.word	183
	.byte	1,4,2,35,0,21
	.byte	'reserved_4',0,1
	.word	183
	.byte	4,0,2,35,0,21
	.byte	'TLPIST',0,1
	.word	183
	.byte	1,7,2,35,1,21
	.byte	'RLPIST',0,1
	.word	183
	.byte	1,6,2,35,1,21
	.byte	'reserved_10',0,1
	.word	183
	.byte	6,0,2,35,1,21
	.byte	'LPIEN',0,1
	.word	183
	.byte	1,7,2,35,2,21
	.byte	'PLS',0,1
	.word	183
	.byte	1,6,2,35,2,21
	.byte	'PLSEN',0,1
	.word	183
	.byte	1,5,2,35,2,21
	.byte	'LPITXA',0,1
	.word	183
	.byte	1,4,2,35,2,21
	.byte	'LPIATE',0,1
	.word	183
	.byte	1,3,2,35,2,21
	.byte	'LPITCSE',0,1
	.word	183
	.byte	1,2,2,35,2,21
	.byte	'reserved_22',0,2
	.word	318
	.byte	10,0,2,35,2,0,22,6,205,21,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	9062
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_MAC_LPI_TIMERS_CONTROL_Bits',0,6,229,5,16,4,21
	.byte	'TWT',0,2
	.word	318
	.byte	16,0,2,35,0,21
	.byte	'LST',0,2
	.word	318
	.byte	10,6,2,35,2,21
	.byte	'reserved_26',0,1
	.word	183
	.byte	6,0,2,35,3,0,22,6,221,21,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	9427
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_MAC_LPI_ENTRY_TIMER_Bits',0,6,221,5,16,4,21
	.byte	'reserved_0',0,1
	.word	183
	.byte	3,5,2,35,0,21
	.byte	'LPIET',0,4
	.word	200
	.byte	17,12,2,35,0,21
	.byte	'reserved_20',0,2
	.word	318
	.byte	12,0,2,35,2,0,22,6,213,21,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	9565
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_MAC_1US_TIC_COUNTER_Bits',0,6,212,3,16,4,21
	.byte	'TIC_1US_CNTR',0,2
	.word	318
	.byte	12,4,2,35,0,21
	.byte	'reserved_12',0,4
	.word	200
	.byte	20,0,2,35,0,0,22,6,197,20,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	9709
	.byte	4,2,35,0,0,10,24
	.word	183
	.byte	11,23,0,20
	.byte	'_Ifx_GETH_MAC_PHYIF_CONTROL_STATUS_Bits',0,6,155,6,16,4,21
	.byte	'TC',0,1
	.word	183
	.byte	1,7,2,35,0,21
	.byte	'LUD',0,1
	.word	183
	.byte	1,6,2,35,0,21
	.byte	'reserved_2',0,1
	.word	183
	.byte	1,5,2,35,0,21
	.byte	'reserved_3',0,1
	.word	183
	.byte	1,4,2,35,0,21
	.byte	'reserved_4',0,1
	.word	183
	.byte	1,3,2,35,0,21
	.byte	'reserved_5',0,2
	.word	318
	.byte	11,0,2,35,0,21
	.byte	'LNKMOD',0,1
	.word	183
	.byte	1,7,2,35,2,21
	.byte	'LNKSPEED',0,1
	.word	183
	.byte	2,5,2,35,2,21
	.byte	'LNKSTS',0,1
	.word	183
	.byte	1,4,2,35,2,21
	.byte	'reserved_20',0,2
	.word	318
	.byte	10,2,2,35,2,21
	.byte	'reserved_30',0,1
	.word	183
	.byte	2,0,2,35,3,0,22,6,253,21,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	9847
	.byte	4,2,35,0,0,10,20
	.word	183
	.byte	11,19,0,20
	.byte	'_Ifx_GETH_MAC_VERSION_Bits',0,6,225,8,16,4,21
	.byte	'SNPSVER',0,1
	.word	183
	.byte	8,0,2,35,0,21
	.byte	'USERVER',0,1
	.word	183
	.byte	8,0,2,35,1,21
	.byte	'reserved_16',0,2
	.word	318
	.byte	16,0,2,35,2,0,22,6,253,23,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	10162
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_MAC_DEBUG_Bits',0,6,163,4,16,4,21
	.byte	'RPESTS',0,1
	.word	183
	.byte	1,7,2,35,0,21
	.byte	'RFCFCSTS',0,1
	.word	183
	.byte	2,5,2,35,0,21
	.byte	'reserved_3',0,2
	.word	318
	.byte	13,0,2,35,0,21
	.byte	'TPESTS',0,1
	.word	183
	.byte	1,7,2,35,2,21
	.byte	'TFCSTS',0,1
	.word	183
	.byte	2,5,2,35,2,21
	.byte	'reserved_19',0,2
	.word	318
	.byte	13,0,2,35,2,0,22,6,253,20,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	10297
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_MAC_HW_FEATURE0_Bits',0,6,200,4,16,4,21
	.byte	'MIISEL',0,1
	.word	183
	.byte	1,7,2,35,0,21
	.byte	'GMIISEL',0,1
	.word	183
	.byte	1,6,2,35,0,21
	.byte	'HDSEL',0,1
	.word	183
	.byte	1,5,2,35,0,21
	.byte	'PCSSEL',0,1
	.word	183
	.byte	1,4,2,35,0,21
	.byte	'VLHASH',0,1
	.word	183
	.byte	1,3,2,35,0,21
	.byte	'SMASEL',0,1
	.word	183
	.byte	1,2,2,35,0,21
	.byte	'RWKSEL',0,1
	.word	183
	.byte	1,1,2,35,0,21
	.byte	'MGKSEL',0,1
	.word	183
	.byte	1,0,2,35,0,21
	.byte	'MMCSEL',0,1
	.word	183
	.byte	1,7,2,35,1,21
	.byte	'ARPOFFSEL',0,1
	.word	183
	.byte	1,6,2,35,1,21
	.byte	'reserved_10',0,1
	.word	183
	.byte	2,4,2,35,1,21
	.byte	'TSSEL',0,1
	.word	183
	.byte	1,3,2,35,1,21
	.byte	'EEESEL',0,1
	.word	183
	.byte	1,2,2,35,1,21
	.byte	'TXCOESEL',0,1
	.word	183
	.byte	1,1,2,35,1,21
	.byte	'reserved_15',0,1
	.word	183
	.byte	1,0,2,35,1,21
	.byte	'RXCOESEL',0,1
	.word	183
	.byte	1,7,2,35,2,21
	.byte	'reserved_17',0,1
	.word	183
	.byte	1,6,2,35,2,21
	.byte	'ADDMACADRSEL',0,1
	.word	183
	.byte	5,1,2,35,2,21
	.byte	'MACADR32SEL',0,1
	.word	183
	.byte	1,0,2,35,2,21
	.byte	'MACADR64SEL',0,1
	.word	183
	.byte	1,7,2,35,3,21
	.byte	'TSSTSSEL',0,1
	.word	183
	.byte	2,5,2,35,3,21
	.byte	'SAVLANINS',0,1
	.word	183
	.byte	1,4,2,35,3,21
	.byte	'ACTPHYSEL',0,1
	.word	183
	.byte	3,1,2,35,3,21
	.byte	'reserved_31',0,1
	.word	183
	.byte	1,0,2,35,3,0,22,6,149,21,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	10488
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_MAC_HW_FEATURE1_Bits',0,6,229,4,16,4,21
	.byte	'RXFIFOSIZE',0,1
	.word	183
	.byte	5,3,2,35,0,21
	.byte	'SPRAM',0,1
	.word	183
	.byte	1,2,2,35,0,21
	.byte	'TXFIFOSIZE',0,2
	.word	318
	.byte	5,5,2,35,0,21
	.byte	'OSTEN',0,1
	.word	183
	.byte	1,4,2,35,1,21
	.byte	'PTOEN',0,1
	.word	183
	.byte	1,3,2,35,1,21
	.byte	'ADVTHWORD',0,1
	.word	183
	.byte	1,2,2,35,1,21
	.byte	'ADDR64',0,1
	.word	183
	.byte	2,0,2,35,1,21
	.byte	'DCBEN',0,1
	.word	183
	.byte	1,7,2,35,2,21
	.byte	'SPHEN',0,1
	.word	183
	.byte	1,6,2,35,2,21
	.byte	'TSOEN',0,1
	.word	183
	.byte	1,5,2,35,2,21
	.byte	'DBGMEMA',0,1
	.word	183
	.byte	1,4,2,35,2,21
	.byte	'AVSEL',0,1
	.word	183
	.byte	1,3,2,35,2,21
	.byte	'RAVSEL',0,1
	.word	183
	.byte	1,2,2,35,2,21
	.byte	'reserved_22',0,1
	.word	183
	.byte	1,1,2,35,2,21
	.byte	'POUOST',0,1
	.word	183
	.byte	1,0,2,35,2,21
	.byte	'HASHTBLSZ',0,1
	.word	183
	.byte	2,6,2,35,3,21
	.byte	'reserved_26',0,1
	.word	183
	.byte	1,5,2,35,3,21
	.byte	'L3L4FNUM',0,1
	.word	183
	.byte	4,1,2,35,3,21
	.byte	'reserved_31',0,1
	.word	183
	.byte	1,0,2,35,3,0,22,6,157,21,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	11048
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_MAC_HW_FEATURE2_Bits',0,6,253,4,16,4,21
	.byte	'RXQCNT',0,1
	.word	183
	.byte	4,4,2,35,0,21
	.byte	'reserved_4',0,1
	.word	183
	.byte	2,2,2,35,0,21
	.byte	'TXQCNT',0,2
	.word	318
	.byte	4,6,2,35,0,21
	.byte	'reserved_10',0,1
	.word	183
	.byte	2,4,2,35,1,21
	.byte	'RXCHCNT',0,1
	.word	183
	.byte	4,0,2,35,1,21
	.byte	'reserved_16',0,1
	.word	183
	.byte	2,6,2,35,2,21
	.byte	'TXCHCNT',0,1
	.word	183
	.byte	4,2,2,35,2,21
	.byte	'reserved_22',0,1
	.word	183
	.byte	2,0,2,35,2,21
	.byte	'PPSOUTNUM',0,1
	.word	183
	.byte	3,5,2,35,3,21
	.byte	'reserved_27',0,1
	.word	183
	.byte	1,4,2,35,3,21
	.byte	'AUXSNAPNUM',0,1
	.word	183
	.byte	3,1,2,35,3,21
	.byte	'reserved_31',0,1
	.word	183
	.byte	1,0,2,35,3,0,22,6,165,21,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	11493
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_MAC_HW_FEATURE3_Bits',0,6,142,5,16,4,21
	.byte	'NRVF',0,1
	.word	183
	.byte	3,5,2,35,0,21
	.byte	'reserved_3',0,1
	.word	183
	.byte	1,4,2,35,0,21
	.byte	'CBTISEL',0,1
	.word	183
	.byte	1,3,2,35,0,21
	.byte	'DVLAN',0,1
	.word	183
	.byte	1,2,2,35,0,21
	.byte	'reserved_6',0,4
	.word	200
	.byte	26,0,2,35,0,0,22,6,173,21,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	11825
	.byte	4,2,35,0,0,10,212,1
	.word	183
	.byte	11,211,1,0,20
	.byte	'_Ifx_GETH_MAC_MDIO_ADDRESS_Bits',0,6,237,5,16,4,21
	.byte	'GB',0,1
	.word	183
	.byte	1,7,2,35,0,21
	.byte	'C45E',0,1
	.word	183
	.byte	1,6,2,35,0,21
	.byte	'GOC_0',0,1
	.word	183
	.byte	1,5,2,35,0,21
	.byte	'GOC_1',0,1
	.word	183
	.byte	1,4,2,35,0,21
	.byte	'SKAP',0,1
	.word	183
	.byte	1,3,2,35,0,21
	.byte	'reserved_5',0,1
	.word	183
	.byte	3,0,2,35,0,21
	.byte	'CR',0,1
	.word	183
	.byte	4,4,2,35,1,21
	.byte	'NTC',0,1
	.word	183
	.byte	3,1,2,35,1,21
	.byte	'reserved_15',0,1
	.word	183
	.byte	1,0,2,35,1,21
	.byte	'RDA',0,1
	.word	183
	.byte	5,3,2,35,2,21
	.byte	'PA',0,2
	.word	318
	.byte	5,6,2,35,2,21
	.byte	'BTB',0,1
	.word	183
	.byte	1,5,2,35,3,21
	.byte	'PSE',0,1
	.word	183
	.byte	1,4,2,35,3,21
	.byte	'reserved_28',0,1
	.word	183
	.byte	4,0,2,35,3,0,22,6,229,21,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	12010
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_MAC_MDIO_DATA_Bits',0,6,128,6,16,4,21
	.byte	'GD',0,2
	.word	318
	.byte	16,0,2,35,0,21
	.byte	'RA',0,2
	.word	318
	.byte	16,0,2,35,2,0,22,6,237,21,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	12325
	.byte	4,2,35,0,0,10,40
	.word	183
	.byte	11,39,0,20
	.byte	'_Ifx_GETH_MAC_CSR_SW_CTRL_Bits',0,6,154,4,16,4,21
	.byte	'RCWE',0,1
	.word	183
	.byte	1,7,2,35,0,21
	.byte	'reserved_1',0,1
	.word	183
	.byte	7,0,2,35,0,21
	.byte	'SEEN',0,1
	.word	183
	.byte	1,7,2,35,1,21
	.byte	'reserved_9',0,4
	.word	200
	.byte	23,0,2,35,0,0,22,6,245,20,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	12438
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_MAC_EXT_CFG1_Bits',0,6,174,4,16,4,21
	.byte	'SPLOFST',0,1
	.word	183
	.byte	7,1,2,35,0,21
	.byte	'reserved_7',0,1
	.word	183
	.byte	1,0,2,35,0,21
	.byte	'SPLM',0,1
	.word	183
	.byte	2,6,2,35,1,21
	.byte	'reserved_10',0,4
	.word	200
	.byte	22,0,2,35,0,0,22,6,133,21,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	12592
	.byte	4,2,35,0,0,10,196,1
	.word	183
	.byte	11,195,1,0,20
	.byte	'_Ifx_GETH_MAC_ADDRESS_HIGH0_Bits',0,6,230,3,16,4,21
	.byte	'ADDRHI',0,2
	.word	318
	.byte	16,0,2,35,0,21
	.byte	'DCS',0,1
	.word	183
	.byte	2,6,2,35,2,21
	.byte	'reserved_18',0,2
	.word	318
	.byte	13,1,2,35,2,21
	.byte	'AE',0,1
	.word	183
	.byte	1,0,2,35,3,0,22,6,213,20,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	12758
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_MAC_ADDRESS_LOW0_Bits',0,6,245,3,16,4,21
	.byte	'ADDRLO',0,4
	.word	200
	.byte	32,0,2,35,0,0,22,6,229,20,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	12908
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_MAC_ADDRESS_HIGH_Bits',0,6,219,3,16,4,21
	.byte	'ADDRHI',0,2
	.word	318
	.byte	16,0,2,35,0,21
	.byte	'DCS',0,1
	.word	183
	.byte	2,6,2,35,2,21
	.byte	'reserved_18',0,1
	.word	183
	.byte	6,0,2,35,2,21
	.byte	'MBC',0,1
	.word	183
	.byte	6,2,2,35,3,21
	.byte	'SA',0,1
	.word	183
	.byte	1,1,2,35,3,21
	.byte	'AE',0,1
	.word	183
	.byte	1,0,2,35,3,0,22,6,205,20,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	13005
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_MAC_ADDRESS_LOW_Bits',0,6,239,3,16,4,21
	.byte	'ADDRLO',0,4
	.word	200
	.byte	32,0,2,35,0,0,22,6,221,20,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	13183
	.byte	4,2,35,0,0,10,128,6
	.word	183
	.byte	11,255,5,0,20
	.byte	'_Ifx_GETH_MMC_CONTROL_Bits',0,6,197,9,16,4,21
	.byte	'CNTRST',0,1
	.word	183
	.byte	1,7,2,35,0,21
	.byte	'CNTSTOPRO',0,1
	.word	183
	.byte	1,6,2,35,0,21
	.byte	'RSTONRD',0,1
	.word	183
	.byte	1,5,2,35,0,21
	.byte	'CNTFREEZ',0,1
	.word	183
	.byte	1,4,2,35,0,21
	.byte	'CNTPRST',0,1
	.word	183
	.byte	1,3,2,35,0,21
	.byte	'CNTPRSTLVL',0,1
	.word	183
	.byte	1,2,2,35,0,21
	.byte	'reserved_6',0,1
	.word	183
	.byte	2,0,2,35,0,21
	.byte	'UCDBC',0,1
	.word	183
	.byte	1,7,2,35,1,21
	.byte	'reserved_9',0,4
	.word	200
	.byte	23,0,2,35,0,0,22,6,189,24,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	13290
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_MMC_RX_INTERRUPT_Bits',0,6,153,10,16,4,21
	.byte	'RXGBPKTIS',0,1
	.word	183
	.byte	1,7,2,35,0,21
	.byte	'RXGBOCTIS',0,1
	.word	183
	.byte	1,6,2,35,0,21
	.byte	'RXGOCTIS',0,1
	.word	183
	.byte	1,5,2,35,0,21
	.byte	'RXBCGPIS',0,1
	.word	183
	.byte	1,4,2,35,0,21
	.byte	'RXMCGPIS',0,1
	.word	183
	.byte	1,3,2,35,0,21
	.byte	'RXCRCERPIS',0,1
	.word	183
	.byte	1,2,2,35,0,21
	.byte	'RXALGNERPIS',0,1
	.word	183
	.byte	1,1,2,35,0,21
	.byte	'RXRUNTPIS',0,1
	.word	183
	.byte	1,0,2,35,0,21
	.byte	'RXJABERPIS',0,1
	.word	183
	.byte	1,7,2,35,1,21
	.byte	'RXUSIZEGPIS',0,1
	.word	183
	.byte	1,6,2,35,1,21
	.byte	'RXOSIZEGPIS',0,1
	.word	183
	.byte	1,5,2,35,1,21
	.byte	'RX64OCTGBPIS',0,1
	.word	183
	.byte	1,4,2,35,1,21
	.byte	'RX65T127OCTGBPIS',0,1
	.word	183
	.byte	1,3,2,35,1,21
	.byte	'RX128T255OCTGBPIS',0,1
	.word	183
	.byte	1,2,2,35,1,21
	.byte	'RX256T511OCTGBPIS',0,1
	.word	183
	.byte	1,1,2,35,1,21
	.byte	'RX512T1023OCTGBPIS',0,1
	.word	183
	.byte	1,0,2,35,1,21
	.byte	'RX1024TMAXOCTGBPIS',0,1
	.word	183
	.byte	1,7,2,35,2,21
	.byte	'RXUCGPIS',0,1
	.word	183
	.byte	1,6,2,35,2,21
	.byte	'RXLENERPIS',0,1
	.word	183
	.byte	1,5,2,35,2,21
	.byte	'RXORANGEPIS',0,1
	.word	183
	.byte	1,4,2,35,2,21
	.byte	'RXPAUSPIS',0,1
	.word	183
	.byte	1,3,2,35,2,21
	.byte	'RXFOVPIS',0,1
	.word	183
	.byte	1,2,2,35,2,21
	.byte	'RXVLANGBPIS',0,1
	.word	183
	.byte	1,1,2,35,2,21
	.byte	'RXWDOGPIS',0,1
	.word	183
	.byte	1,0,2,35,2,21
	.byte	'RXRCVERRPIS',0,1
	.word	183
	.byte	1,7,2,35,3,21
	.byte	'RXCTRLPIS',0,1
	.word	183
	.byte	1,6,2,35,3,21
	.byte	'RXLPIUSCIS',0,1
	.word	183
	.byte	1,5,2,35,3,21
	.byte	'RXLPITRCIS',0,1
	.word	183
	.byte	1,4,2,35,3,21
	.byte	'reserved_28',0,1
	.word	183
	.byte	4,0,2,35,3,0,22,6,213,24,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	13544
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_MMC_TX_INTERRUPT_Bits',0,6,221,10,16,4,21
	.byte	'TXGBOCTIS',0,1
	.word	183
	.byte	1,7,2,35,0,21
	.byte	'TXGBPKTIS',0,1
	.word	183
	.byte	1,6,2,35,0,21
	.byte	'TXBCGPIS',0,1
	.word	183
	.byte	1,5,2,35,0,21
	.byte	'TXMCGPIS',0,1
	.word	183
	.byte	1,4,2,35,0,21
	.byte	'TX64OCTGBPIS',0,1
	.word	183
	.byte	1,3,2,35,0,21
	.byte	'TX65T127OCTGBPIS',0,1
	.word	183
	.byte	1,2,2,35,0,21
	.byte	'TX128T255OCTGBPIS',0,1
	.word	183
	.byte	1,1,2,35,0,21
	.byte	'TX256T511OCTGBPIS',0,1
	.word	183
	.byte	1,0,2,35,0,21
	.byte	'TX512T1023OCTGBPIS',0,1
	.word	183
	.byte	1,7,2,35,1,21
	.byte	'TX1024TMAXOCTGBPIS',0,1
	.word	183
	.byte	1,6,2,35,1,21
	.byte	'TXUCGBPIS',0,1
	.word	183
	.byte	1,5,2,35,1,21
	.byte	'TXMCGBPIS',0,1
	.word	183
	.byte	1,4,2,35,1,21
	.byte	'TXBCGBPIS',0,1
	.word	183
	.byte	1,3,2,35,1,21
	.byte	'TXUFLOWERPIS',0,1
	.word	183
	.byte	1,2,2,35,1,21
	.byte	'TXSCOLGPIS',0,1
	.word	183
	.byte	1,1,2,35,1,21
	.byte	'TXMCOLGPIS',0,1
	.word	183
	.byte	1,0,2,35,1,21
	.byte	'TXDEFPIS',0,1
	.word	183
	.byte	1,7,2,35,2,21
	.byte	'TXLATCOLPIS',0,1
	.word	183
	.byte	1,6,2,35,2,21
	.byte	'TXEXCOLPIS',0,1
	.word	183
	.byte	1,5,2,35,2,21
	.byte	'TXCARERPIS',0,1
	.word	183
	.byte	1,4,2,35,2,21
	.byte	'TXGOCTIS',0,1
	.word	183
	.byte	1,3,2,35,2,21
	.byte	'TXGPKTIS',0,1
	.word	183
	.byte	1,2,2,35,2,21
	.byte	'TXEXDEFPIS',0,1
	.word	183
	.byte	1,1,2,35,2,21
	.byte	'TXPAUSPIS',0,1
	.word	183
	.byte	1,0,2,35,2,21
	.byte	'TXVLANGPIS',0,1
	.word	183
	.byte	1,7,2,35,3,21
	.byte	'TXOSIZEGPIS',0,1
	.word	183
	.byte	1,6,2,35,3,21
	.byte	'TXLPIUSCIS',0,1
	.word	183
	.byte	1,5,2,35,3,21
	.byte	'TXLPITRCIS',0,1
	.word	183
	.byte	1,4,2,35,3,21
	.byte	'reserved_28',0,1
	.word	183
	.byte	4,0,2,35,3,0,22,6,229,24,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	14290
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_MMC_RX_INTERRUPT_MASK_Bits',0,6,187,10,16,4,21
	.byte	'RXGBPKTIM',0,1
	.word	183
	.byte	1,7,2,35,0,21
	.byte	'RXGBOCTIM',0,1
	.word	183
	.byte	1,6,2,35,0,21
	.byte	'RXGOCTIM',0,1
	.word	183
	.byte	1,5,2,35,0,21
	.byte	'RXBCGPIM',0,1
	.word	183
	.byte	1,4,2,35,0,21
	.byte	'RXMCGPIM',0,1
	.word	183
	.byte	1,3,2,35,0,21
	.byte	'RXCRCERPIM',0,1
	.word	183
	.byte	1,2,2,35,0,21
	.byte	'RXALGNERPIM',0,1
	.word	183
	.byte	1,1,2,35,0,21
	.byte	'RXRUNTPIM',0,1
	.word	183
	.byte	1,0,2,35,0,21
	.byte	'RXJABERPIM',0,1
	.word	183
	.byte	1,7,2,35,1,21
	.byte	'RXUSIZEGPIM',0,1
	.word	183
	.byte	1,6,2,35,1,21
	.byte	'RXOSIZEGPIM',0,1
	.word	183
	.byte	1,5,2,35,1,21
	.byte	'RX64OCTGBPIM',0,1
	.word	183
	.byte	1,4,2,35,1,21
	.byte	'RX65T127OCTGBPIM',0,1
	.word	183
	.byte	1,3,2,35,1,21
	.byte	'RX128T255OCTGBPIM',0,1
	.word	183
	.byte	1,2,2,35,1,21
	.byte	'RX256T511OCTGBPIM',0,1
	.word	183
	.byte	1,1,2,35,1,21
	.byte	'RX512T1023OCTGBPIM',0,1
	.word	183
	.byte	1,0,2,35,1,21
	.byte	'RX1024TMAXOCTGBPIM',0,1
	.word	183
	.byte	1,7,2,35,2,21
	.byte	'RXUCGPIM',0,1
	.word	183
	.byte	1,6,2,35,2,21
	.byte	'RXLENERPIM',0,1
	.word	183
	.byte	1,5,2,35,2,21
	.byte	'RXORANGEPIM',0,1
	.word	183
	.byte	1,4,2,35,2,21
	.byte	'RXPAUSPIM',0,1
	.word	183
	.byte	1,3,2,35,2,21
	.byte	'RXFOVPIM',0,1
	.word	183
	.byte	1,2,2,35,2,21
	.byte	'RXVLANGBPIM',0,1
	.word	183
	.byte	1,1,2,35,2,21
	.byte	'RXWDOGPIM',0,1
	.word	183
	.byte	1,0,2,35,2,21
	.byte	'RXRCVERRPIM',0,1
	.word	183
	.byte	1,7,2,35,3,21
	.byte	'RXCTRLPIM',0,1
	.word	183
	.byte	1,6,2,35,3,21
	.byte	'RXLPIUSCIM',0,1
	.word	183
	.byte	1,5,2,35,3,21
	.byte	'RXLPITRCIM',0,1
	.word	183
	.byte	1,4,2,35,3,21
	.byte	'reserved_28',0,1
	.word	183
	.byte	4,0,2,35,3,0,22,6,221,24,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	15034
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_MMC_TX_INTERRUPT_MASK_Bits',0,6,255,10,16,4,21
	.byte	'TXGBOCTIM',0,1
	.word	183
	.byte	1,7,2,35,0,21
	.byte	'TXGBPKTIM',0,1
	.word	183
	.byte	1,6,2,35,0,21
	.byte	'TXBCGPIM',0,1
	.word	183
	.byte	1,5,2,35,0,21
	.byte	'TXMCGPIM',0,1
	.word	183
	.byte	1,4,2,35,0,21
	.byte	'TX64OCTGBPIM',0,1
	.word	183
	.byte	1,3,2,35,0,21
	.byte	'TX65T127OCTGBPIM',0,1
	.word	183
	.byte	1,2,2,35,0,21
	.byte	'TX128T255OCTGBPIM',0,1
	.word	183
	.byte	1,1,2,35,0,21
	.byte	'TX256T511OCTGBPIM',0,1
	.word	183
	.byte	1,0,2,35,0,21
	.byte	'TX512T1023OCTGBPIM',0,1
	.word	183
	.byte	1,7,2,35,1,21
	.byte	'TX1024TMAXOCTGBPIM',0,1
	.word	183
	.byte	1,6,2,35,1,21
	.byte	'TXUCGBPIM',0,1
	.word	183
	.byte	1,5,2,35,1,21
	.byte	'TXMCGBPIM',0,1
	.word	183
	.byte	1,4,2,35,1,21
	.byte	'TXBCGBPIM',0,1
	.word	183
	.byte	1,3,2,35,1,21
	.byte	'TXUFLOWERPIM',0,1
	.word	183
	.byte	1,2,2,35,1,21
	.byte	'TXSCOLGPIM',0,1
	.word	183
	.byte	1,1,2,35,1,21
	.byte	'TXMCOLGPIM',0,1
	.word	183
	.byte	1,0,2,35,1,21
	.byte	'TXDEFPIM',0,1
	.word	183
	.byte	1,7,2,35,2,21
	.byte	'TXLATCOLPIM',0,1
	.word	183
	.byte	1,6,2,35,2,21
	.byte	'TXEXCOLPIM',0,1
	.word	183
	.byte	1,5,2,35,2,21
	.byte	'TXCARERPIM',0,1
	.word	183
	.byte	1,4,2,35,2,21
	.byte	'TXGOCTIM',0,1
	.word	183
	.byte	1,3,2,35,2,21
	.byte	'TXGPKTIM',0,1
	.word	183
	.byte	1,2,2,35,2,21
	.byte	'TXEXDEFPIM',0,1
	.word	183
	.byte	1,1,2,35,2,21
	.byte	'TXPAUSPIM',0,1
	.word	183
	.byte	1,0,2,35,2,21
	.byte	'TXVLANGPIM',0,1
	.word	183
	.byte	1,7,2,35,3,21
	.byte	'TXOSIZEGPIM',0,1
	.word	183
	.byte	1,6,2,35,3,21
	.byte	'TXLPIUSCIM',0,1
	.word	183
	.byte	1,5,2,35,3,21
	.byte	'TXLPITRCIM',0,1
	.word	183
	.byte	1,4,2,35,3,21
	.byte	'reserved_28',0,1
	.word	183
	.byte	4,0,2,35,3,0,22,6,237,24,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	15785
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_TX_OCTET_COUNT_GOOD_BAD_Bits',0,6,250,17,16,4,21
	.byte	'TXOCTGB',0,4
	.word	200
	.byte	32,0,2,35,0,0,22,6,205,31,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	16534
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_TX_PACKET_COUNT_GOOD_BAD_Bits',0,6,142,18,16,4,21
	.byte	'TXPKTGB',0,2
	.word	318
	.byte	16,0,2,35,0,21
	.byte	'reserved_16',0,2
	.word	318
	.byte	16,0,2,35,2,0,22,6,229,31,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	16639
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_TX_BROADCAST_PACKETS_GOOD_Bits',0,6,160,17,16,4,21
	.byte	'TXBCASTG',0,2
	.word	318
	.byte	16,0,2,35,0,21
	.byte	'reserved_16',0,2
	.word	318
	.byte	16,0,2,35,2,0,22,6,229,30,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	16768
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_TX_MULTICAST_PACKETS_GOOD_Bits',0,6,223,17,16,4,21
	.byte	'TXMCASTG',0,2
	.word	318
	.byte	16,0,2,35,0,21
	.byte	'reserved_16',0,2
	.word	318
	.byte	16,0,2,35,2,0,22,6,173,31,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	16899
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_TX_64OCTETS_PACKETS_GOOD_BAD_Bits',0,6,146,17,16,4,21
	.byte	'TX64OCTGB',0,2
	.word	318
	.byte	16,0,2,35,0,21
	.byte	'reserved_16',0,2
	.word	318
	.byte	16,0,2,35,2,0,22,6,213,30,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	17030
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_TX_65TO127OCTETS_PACKETS_GOOD_BAD_Bits',0,6,153,17,16,4,21
	.byte	'TX65_127OCTGB',0,2
	.word	318
	.byte	16,0,2,35,0,21
	.byte	'reserved_16',0,2
	.word	318
	.byte	16,0,2,35,2,0,22,6,221,30,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	17165
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_TX_128TO255OCTETS_PACKETS_GOOD_BAD_Bits',0,6,253,16,16,4,21
	.byte	'TX128_255OCTGB',0,2
	.word	318
	.byte	16,0,2,35,0,21
	.byte	'reserved_16',0,2
	.word	318
	.byte	16,0,2,35,2,0,22,6,189,30,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	17309
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_TX_256TO511OCTETS_PACKETS_GOOD_BAD_Bits',0,6,132,17,16,4,21
	.byte	'TX256_511OCTGB',0,2
	.word	318
	.byte	16,0,2,35,0,21
	.byte	'reserved_16',0,2
	.word	318
	.byte	16,0,2,35,2,0,22,6,197,30,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	17455
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_TX_512TO1023OCTETS_PACKETS_GOOD_BAD_Bits',0,6,139,17,16,4,21
	.byte	'TX512_1023OCTGB',0,2
	.word	318
	.byte	16,0,2,35,0,21
	.byte	'reserved_16',0,2
	.word	318
	.byte	16,0,2,35,2,0,22,6,205,30,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	17601
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_TX_1024TOMAXOCTETS_PACKETS_GOOD_BAD_Bits',0,6,246,16,16,4,21
	.byte	'TX1024_MAXOCTGB',0,2
	.word	318
	.byte	16,0,2,35,0,21
	.byte	'reserved_16',0,2
	.word	318
	.byte	16,0,2,35,2,0,22,6,181,30,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	17749
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_TX_UNICAST_PACKETS_GOOD_BAD_Bits',0,6,170,18,16,4,21
	.byte	'TXUCASTGB',0,2
	.word	318
	.byte	16,0,2,35,0,21
	.byte	'reserved_16',0,2
	.word	318
	.byte	16,0,2,35,2,0,22,6,133,32,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	17897
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_TX_MULTICAST_PACKETS_GOOD_BAD_Bits',0,6,230,17,16,4,21
	.byte	'TXMCASTGB',0,2
	.word	318
	.byte	16,0,2,35,0,21
	.byte	'reserved_16',0,2
	.word	318
	.byte	16,0,2,35,2,0,22,6,181,31,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	18031
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_TX_BROADCAST_PACKETS_GOOD_BAD_Bits',0,6,167,17,16,4,21
	.byte	'TXBCASTGB',0,2
	.word	318
	.byte	16,0,2,35,0,21
	.byte	'reserved_16',0,2
	.word	318
	.byte	16,0,2,35,2,0,22,6,237,30,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	18167
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_TX_UNDERFLOW_ERROR_PACKETS_Bits',0,6,163,18,16,4,21
	.byte	'TXUNDRFLW',0,2
	.word	318
	.byte	16,0,2,35,0,21
	.byte	'reserved_16',0,2
	.word	318
	.byte	16,0,2,35,2,0,22,6,253,31,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	18303
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_TX_SINGLE_COLLISION_GOOD_PACKETS_Bits',0,6,156,18,16,4,21
	.byte	'TXSNGLCOLG',0,2
	.word	318
	.byte	16,0,2,35,0,21
	.byte	'reserved_16',0,2
	.word	318
	.byte	16,0,2,35,2,0,22,6,245,31,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	18436
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_TX_MULTIPLE_COLLISION_GOOD_PACKETS_Bits',0,6,237,17,16,4,21
	.byte	'TXMULTCOLG',0,2
	.word	318
	.byte	16,0,2,35,0,21
	.byte	'reserved_16',0,2
	.word	318
	.byte	16,0,2,35,2,0,22,6,189,31,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	18576
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_TX_DEFERRED_PACKETS_Bits',0,6,181,17,16,4,21
	.byte	'TXDEFRD',0,2
	.word	318
	.byte	16,0,2,35,0,21
	.byte	'reserved_16',0,2
	.word	318
	.byte	16,0,2,35,2,0,22,6,253,30,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	18718
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_TX_LATE_COLLISION_PACKETS_Bits',0,6,202,17,16,4,21
	.byte	'TXLATECOL',0,2
	.word	318
	.byte	16,0,2,35,0,21
	.byte	'reserved_16',0,2
	.word	318
	.byte	16,0,2,35,2,0,22,6,149,31,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	18842
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_TX_EXCESSIVE_COLLISION_PACKETS_Bits',0,6,188,17,16,4,21
	.byte	'TXEXSCOL',0,2
	.word	318
	.byte	16,0,2,35,0,21
	.byte	'reserved_16',0,2
	.word	318
	.byte	16,0,2,35,2,0,22,6,133,31,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	18974
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_TX_CARRIER_ERROR_PACKETS_Bits',0,6,174,17,16,4,21
	.byte	'TXCARR',0,2
	.word	318
	.byte	16,0,2,35,0,21
	.byte	'reserved_16',0,2
	.word	318
	.byte	16,0,2,35,2,0,22,6,245,30,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	19110
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_TX_OCTET_COUNT_GOOD_Bits',0,6,244,17,16,4,21
	.byte	'TXOCTG',0,4
	.word	200
	.byte	32,0,2,35,0,0,22,6,197,31,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	19238
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_TX_PACKET_COUNT_GOOD_Bits',0,6,135,18,16,4,21
	.byte	'TXPKTG',0,2
	.word	318
	.byte	16,0,2,35,0,21
	.byte	'reserved_16',0,2
	.word	318
	.byte	16,0,2,35,2,0,22,6,221,31,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	19338
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_TX_EXCESSIVE_DEFERRAL_ERROR_Bits',0,6,195,17,16,4,21
	.byte	'TXEXSDEF',0,2
	.word	318
	.byte	16,0,2,35,0,21
	.byte	'reserved_16',0,2
	.word	318
	.byte	16,0,2,35,2,0,22,6,141,31,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	19462
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_TX_PAUSE_PACKETS_Bits',0,6,149,18,16,4,21
	.byte	'TXPAUSE',0,2
	.word	318
	.byte	16,0,2,35,0,21
	.byte	'reserved_16',0,2
	.word	318
	.byte	16,0,2,35,2,0,22,6,237,31,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	19595
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_TX_VLAN_PACKETS_GOOD_Bits',0,6,177,18,16,4,21
	.byte	'TXVLANG',0,2
	.word	318
	.byte	16,0,2,35,0,21
	.byte	'reserved_16',0,2
	.word	318
	.byte	16,0,2,35,2,0,22,6,141,32,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	19716
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_TX_OSIZE_PACKETS_GOOD_Bits',0,6,128,18,16,4,21
	.byte	'TXOSIZG',0,2
	.word	318
	.byte	16,0,2,35,0,21
	.byte	'reserved_16',0,2
	.word	318
	.byte	16,0,2,35,2,0,22,6,213,31,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	19841
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_RX_PACKETS_COUNT_GOOD_BAD_Bits',0,6,181,16,16,4,21
	.byte	'RXPKTGB',0,2
	.word	318
	.byte	16,0,2,35,0,21
	.byte	'reserved_16',0,2
	.word	318
	.byte	16,0,2,35,2,0,22,6,237,29,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	19967
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_RX_OCTET_COUNT_GOOD_BAD_Bits',0,6,161,16,16,4,21
	.byte	'RXOCTGB',0,4
	.word	200
	.byte	32,0,2,35,0,0,22,6,213,29,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	20097
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_RX_OCTET_COUNT_GOOD_Bits',0,6,155,16,16,4,21
	.byte	'RXOCTG',0,4
	.word	200
	.byte	32,0,2,35,0,0,22,6,205,29,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	20202
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_RX_BROADCAST_PACKETS_GOOD_Bits',0,6,220,15,16,4,21
	.byte	'RXBCASTG',0,2
	.word	318
	.byte	16,0,2,35,0,21
	.byte	'reserved_16',0,2
	.word	318
	.byte	16,0,2,35,2,0,22,6,133,29,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	20302
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_RX_MULTICAST_PACKETS_GOOD_Bits',0,6,148,16,16,4,21
	.byte	'RXMCASTG',0,2
	.word	318
	.byte	16,0,2,35,0,21
	.byte	'reserved_16',0,2
	.word	318
	.byte	16,0,2,35,2,0,22,6,197,29,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	20433
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_RX_CRC_ERROR_PACKETS_Bits',0,6,234,15,16,4,21
	.byte	'RXCRCERR',0,2
	.word	318
	.byte	16,0,2,35,0,21
	.byte	'reserved_16',0,2
	.word	318
	.byte	16,0,2,35,2,0,22,6,149,29,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	20564
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_RX_ALIGNMENT_ERROR_PACKETS_Bits',0,6,213,15,16,4,21
	.byte	'RXALGNERR',0,2
	.word	318
	.byte	16,0,2,35,0,21
	.byte	'reserved_16',0,2
	.word	318
	.byte	16,0,2,35,2,0,22,6,253,28,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	20690
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_RX_RUNT_ERROR_PACKETS_Bits',0,6,202,16,16,4,21
	.byte	'RXRUNTERR',0,2
	.word	318
	.byte	16,0,2,35,0,21
	.byte	'reserved_16',0,2
	.word	318
	.byte	16,0,2,35,2,0,22,6,133,30,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	20823
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_RX_JABBER_ERROR_PACKETS_Bits',0,6,248,15,16,4,21
	.byte	'RXJABERR',0,2
	.word	318
	.byte	16,0,2,35,0,21
	.byte	'reserved_16',0,2
	.word	318
	.byte	16,0,2,35,2,0,22,6,165,29,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	20951
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_RX_UNDERSIZE_PACKETS_GOOD_Bits',0,6,209,16,16,4,21
	.byte	'RXUNDERSZG',0,2
	.word	318
	.byte	16,0,2,35,0,21
	.byte	'reserved_16',0,2
	.word	318
	.byte	16,0,2,35,2,0,22,6,141,30,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	21080
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_RX_OVERSIZE_PACKETS_GOOD_Bits',0,6,174,16,16,4,21
	.byte	'RXOVERSZG',0,2
	.word	318
	.byte	16,0,2,35,0,21
	.byte	'reserved_16',0,2
	.word	318
	.byte	16,0,2,35,2,0,22,6,229,29,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	21213
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_RX_64OCTETS_PACKETS_GOOD_BAD_Bits',0,6,199,15,16,4,21
	.byte	'RX64OCTGB',0,2
	.word	318
	.byte	16,0,2,35,0,21
	.byte	'reserved_16',0,2
	.word	318
	.byte	16,0,2,35,2,0,22,6,237,28,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	21344
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_RX_65TO127OCTETS_PACKETS_GOOD_BAD_Bits',0,6,206,15,16,4,21
	.byte	'RX65_127OCTGB',0,2
	.word	318
	.byte	16,0,2,35,0,21
	.byte	'reserved_16',0,2
	.word	318
	.byte	16,0,2,35,2,0,22,6,245,28,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	21479
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_RX_128TO255OCTETS_PACKETS_GOOD_BAD_Bits',0,6,178,15,16,4,21
	.byte	'RX128_255OCTGB',0,2
	.word	318
	.byte	16,0,2,35,0,21
	.byte	'reserved_16',0,2
	.word	318
	.byte	16,0,2,35,2,0,22,6,213,28,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	21623
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_RX_256TO511OCTETS_PACKETS_GOOD_BAD_Bits',0,6,185,15,16,4,21
	.byte	'RX256_511OCTGB',0,2
	.word	318
	.byte	16,0,2,35,0,21
	.byte	'reserved_16',0,2
	.word	318
	.byte	16,0,2,35,2,0,22,6,221,28,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	21769
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_RX_512TO1023OCTETS_PACKETS_GOOD_BAD_Bits',0,6,192,15,16,4,21
	.byte	'RX512_1023OCTGB',0,2
	.word	318
	.byte	16,0,2,35,0,21
	.byte	'reserved_16',0,2
	.word	318
	.byte	16,0,2,35,2,0,22,6,229,28,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	21915
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_RX_1024TOMAXOCTETS_PACKETS_GOOD_BAD_Bits',0,6,171,15,16,4,21
	.byte	'RX1024_MAXOCTGB',0,2
	.word	318
	.byte	16,0,2,35,0,21
	.byte	'reserved_16',0,2
	.word	318
	.byte	16,0,2,35,2,0,22,6,205,28,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	22063
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_RX_UNICAST_PACKETS_GOOD_Bits',0,6,216,16,16,4,21
	.byte	'RXUCASTG',0,2
	.word	318
	.byte	16,0,2,35,0,21
	.byte	'reserved_16',0,2
	.word	318
	.byte	16,0,2,35,2,0,22,6,149,30,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	22211
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_RX_LENGTH_ERROR_PACKETS_Bits',0,6,255,15,16,4,21
	.byte	'RXLENERR',0,2
	.word	318
	.byte	16,0,2,35,0,21
	.byte	'reserved_16',0,2
	.word	318
	.byte	16,0,2,35,2,0,22,6,173,29,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	22340
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_RX_OUT_OF_RANGE_TYPE_PACKETS_Bits',0,6,167,16,16,4,21
	.byte	'RXOUTOFRNG',0,2
	.word	318
	.byte	16,0,2,35,0,21
	.byte	'reserved_16',0,2
	.word	318
	.byte	16,0,2,35,2,0,22,6,221,29,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	22469
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_RX_PAUSE_PACKETS_Bits',0,6,188,16,16,4,21
	.byte	'RXPAUSEPKT',0,2
	.word	318
	.byte	16,0,2,35,0,21
	.byte	'reserved_16',0,2
	.word	318
	.byte	16,0,2,35,2,0,22,6,245,29,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	22605
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_RX_FIFO_OVERFLOW_PACKETS_Bits',0,6,241,15,16,4,21
	.byte	'RXFIFOOVFL',0,2
	.word	318
	.byte	16,0,2,35,0,21
	.byte	'reserved_16',0,2
	.word	318
	.byte	16,0,2,35,2,0,22,6,157,29,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	22729
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_RX_VLAN_PACKETS_GOOD_BAD_Bits',0,6,223,16,16,4,21
	.byte	'RXVLANPKTGB',0,2
	.word	318
	.byte	16,0,2,35,0,21
	.byte	'reserved_16',0,2
	.word	318
	.byte	16,0,2,35,2,0,22,6,157,30,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	22861
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_RX_WATCHDOG_ERROR_PACKETS_Bits',0,6,230,16,16,4,21
	.byte	'RXWDGERR',0,2
	.word	318
	.byte	16,0,2,35,0,21
	.byte	'reserved_16',0,2
	.word	318
	.byte	16,0,2,35,2,0,22,6,165,30,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	22994
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_RX_RECEIVE_ERROR_PACKETS_Bits',0,6,195,16,16,4,21
	.byte	'RXRCVERR',0,2
	.word	318
	.byte	16,0,2,35,0,21
	.byte	'reserved_16',0,2
	.word	318
	.byte	16,0,2,35,2,0,22,6,253,29,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	23125
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_RX_CONTROL_PACKETS_GOOD_Bits',0,6,227,15,16,4,21
	.byte	'RXCTRLG',0,2
	.word	318
	.byte	16,0,2,35,0,21
	.byte	'reserved_16',0,2
	.word	318
	.byte	16,0,2,35,2,0,22,6,141,29,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	23255
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_TX_LPI_USEC_CNTR_Bits',0,6,216,17,16,4,21
	.byte	'TXLPIUSC',0,2
	.word	318
	.byte	16,0,2,35,0,21
	.byte	'reserved_16',0,2
	.word	318
	.byte	16,0,2,35,2,0,22,6,165,31,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	23383
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_TX_LPI_TRAN_CNTR_Bits',0,6,209,17,16,4,21
	.byte	'TXLPITRC',0,2
	.word	318
	.byte	16,0,2,35,0,21
	.byte	'reserved_16',0,2
	.word	318
	.byte	16,0,2,35,2,0,22,6,157,31,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	23505
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_RX_LPI_USEC_CNTR_Bits',0,6,141,16,16,4,21
	.byte	'RXLPIUSC',0,2
	.word	318
	.byte	16,0,2,35,0,21
	.byte	'reserved_16',0,2
	.word	318
	.byte	16,0,2,35,2,0,22,6,189,29,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	23627
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_RX_LPI_TRAN_CNTR_Bits',0,6,134,16,16,4,21
	.byte	'RXLPITRC',0,2
	.word	318
	.byte	16,0,2,35,0,21
	.byte	'reserved_16',0,2
	.word	318
	.byte	16,0,2,35,2,0,22,6,181,29,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	23749
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_MMC_IPC_RX_INTERRUPT_MASK_Bits',0,6,246,9,16,4,21
	.byte	'RXIPV4GPIM',0,1
	.word	183
	.byte	1,7,2,35,0,21
	.byte	'RXIPV4HERPIM',0,1
	.word	183
	.byte	1,6,2,35,0,21
	.byte	'RXIPV4NOPAYPIM',0,1
	.word	183
	.byte	1,5,2,35,0,21
	.byte	'RXIPV4FRAGPIM',0,1
	.word	183
	.byte	1,4,2,35,0,21
	.byte	'RXIPV4UDSBLPIM',0,1
	.word	183
	.byte	1,3,2,35,0,21
	.byte	'RXIPV6GPIM',0,1
	.word	183
	.byte	1,2,2,35,0,21
	.byte	'RXIPV6HERPIM',0,1
	.word	183
	.byte	1,1,2,35,0,21
	.byte	'RXIPV6NOPAYPIM',0,1
	.word	183
	.byte	1,0,2,35,0,21
	.byte	'RXUDPGPIM',0,1
	.word	183
	.byte	1,7,2,35,1,21
	.byte	'RXUDPERPIM',0,1
	.word	183
	.byte	1,6,2,35,1,21
	.byte	'RXTCPGPIM',0,1
	.word	183
	.byte	1,5,2,35,1,21
	.byte	'RXTCPERPIM',0,1
	.word	183
	.byte	1,4,2,35,1,21
	.byte	'RXICMPGPIM',0,1
	.word	183
	.byte	1,3,2,35,1,21
	.byte	'RXICMPERPIM',0,1
	.word	183
	.byte	1,2,2,35,1,21
	.byte	'reserved_14',0,1
	.word	183
	.byte	2,0,2,35,1,21
	.byte	'RXIPV4GOIM',0,1
	.word	183
	.byte	1,7,2,35,2,21
	.byte	'RXIPV4HEROIM',0,1
	.word	183
	.byte	1,6,2,35,2,21
	.byte	'RXIPV4NOPAYOIM',0,1
	.word	183
	.byte	1,5,2,35,2,21
	.byte	'RXIPV4FRAGOIM',0,1
	.word	183
	.byte	1,4,2,35,2,21
	.byte	'RXIPV4UDSBLOIM',0,1
	.word	183
	.byte	1,3,2,35,2,21
	.byte	'RXIPV6GOIM',0,1
	.word	183
	.byte	1,2,2,35,2,21
	.byte	'RXIPV6HEROIM',0,1
	.word	183
	.byte	1,1,2,35,2,21
	.byte	'RXIPV6NOPAYOIM',0,1
	.word	183
	.byte	1,0,2,35,2,21
	.byte	'RXUDPGOIM',0,1
	.word	183
	.byte	1,7,2,35,3,21
	.byte	'RXUDPEROIM',0,1
	.word	183
	.byte	1,6,2,35,3,21
	.byte	'RXTCPGOIM',0,1
	.word	183
	.byte	1,5,2,35,3,21
	.byte	'RXTCPEROIM',0,1
	.word	183
	.byte	1,4,2,35,3,21
	.byte	'RXICMPGOIM',0,1
	.word	183
	.byte	1,3,2,35,3,21
	.byte	'RXICMPEROIM',0,1
	.word	183
	.byte	1,2,2,35,3,21
	.byte	'reserved_30',0,1
	.word	183
	.byte	2,0,2,35,3,0,22,6,205,24,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	23871
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_MMC_IPC_RX_INTERRUPT_Bits',0,6,211,9,16,4,21
	.byte	'RXIPV4GPIS',0,1
	.word	183
	.byte	1,7,2,35,0,21
	.byte	'RXIPV4HERPIS',0,1
	.word	183
	.byte	1,6,2,35,0,21
	.byte	'RXIPV4NOPAYPIS',0,1
	.word	183
	.byte	1,5,2,35,0,21
	.byte	'RXIPV4FRAGPIS',0,1
	.word	183
	.byte	1,4,2,35,0,21
	.byte	'RXIPV4UDSBLPIS',0,1
	.word	183
	.byte	1,3,2,35,0,21
	.byte	'RXIPV6GPIS',0,1
	.word	183
	.byte	1,2,2,35,0,21
	.byte	'RXIPV6HERPIS',0,1
	.word	183
	.byte	1,1,2,35,0,21
	.byte	'RXIPV6NOPAYPIS',0,1
	.word	183
	.byte	1,0,2,35,0,21
	.byte	'RXUDPGPIS',0,1
	.word	183
	.byte	1,7,2,35,1,21
	.byte	'RXUDPERPIS',0,1
	.word	183
	.byte	1,6,2,35,1,21
	.byte	'RXTCPGPIS',0,1
	.word	183
	.byte	1,5,2,35,1,21
	.byte	'RXTCPERPIS',0,1
	.word	183
	.byte	1,4,2,35,1,21
	.byte	'RXICMPGPIS',0,1
	.word	183
	.byte	1,3,2,35,1,21
	.byte	'RXICMPERPIS',0,1
	.word	183
	.byte	1,2,2,35,1,21
	.byte	'reserved_14',0,1
	.word	183
	.byte	2,0,2,35,1,21
	.byte	'RXIPV4GOIS',0,1
	.word	183
	.byte	1,7,2,35,2,21
	.byte	'RXIPV4HEROIS',0,1
	.word	183
	.byte	1,6,2,35,2,21
	.byte	'RXIPV4NOPAYOIS',0,1
	.word	183
	.byte	1,5,2,35,2,21
	.byte	'RXIPV4FRAGOIS',0,1
	.word	183
	.byte	1,4,2,35,2,21
	.byte	'RXIPV4UDSBLOIS',0,1
	.word	183
	.byte	1,3,2,35,2,21
	.byte	'RXIPV6GOIS',0,1
	.word	183
	.byte	1,2,2,35,2,21
	.byte	'RXIPV6HEROIS',0,1
	.word	183
	.byte	1,1,2,35,2,21
	.byte	'RXIPV6NOPAYOIS',0,1
	.word	183
	.byte	1,0,2,35,2,21
	.byte	'RXUDPGOIS',0,1
	.word	183
	.byte	1,7,2,35,3,21
	.byte	'RXUDPEROIS',0,1
	.word	183
	.byte	1,6,2,35,3,21
	.byte	'RXTCPGOIS',0,1
	.word	183
	.byte	1,5,2,35,3,21
	.byte	'RXTCPEROIS',0,1
	.word	183
	.byte	1,4,2,35,3,21
	.byte	'RXICMPGOIS',0,1
	.word	183
	.byte	1,3,2,35,3,21
	.byte	'RXICMPEROIS',0,1
	.word	183
	.byte	1,2,2,35,3,21
	.byte	'reserved_30',0,1
	.word	183
	.byte	2,0,2,35,3,0,22,6,197,24,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	24657
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_RXIPV4_GOOD_PACKETS_Bits',0,6,162,14,16,4,21
	.byte	'RXIPV4GDPKT',0,2
	.word	318
	.byte	16,0,2,35,0,21
	.byte	'reserved_16',0,2
	.word	318
	.byte	16,0,2,35,2,0,22,6,165,27,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	25438
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_RXIPV4_HEADER_ERROR_PACKETS_Bits',0,6,175,14,16,4,21
	.byte	'RXIPV4HDRERRPKT',0,2
	.word	318
	.byte	16,0,2,35,0,21
	.byte	'reserved_16',0,2
	.word	318
	.byte	16,0,2,35,2,0,22,6,181,27,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	25566
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_RXIPV4_NO_PAYLOAD_PACKETS_Bits',0,6,188,14,16,4,21
	.byte	'RXIPV4NOPAYPKT',0,2
	.word	318
	.byte	16,0,2,35,0,21
	.byte	'reserved_16',0,2
	.word	318
	.byte	16,0,2,35,2,0,22,6,197,27,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	25706
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_RXIPV4_FRAGMENTED_PACKETS_Bits',0,6,149,14,16,4,21
	.byte	'RXIPV4FRAGPKT',0,2
	.word	318
	.byte	16,0,2,35,0,21
	.byte	'reserved_16',0,2
	.word	318
	.byte	16,0,2,35,2,0,22,6,149,27,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	25843
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_RXIPV4_UDP_CHECKSUM_DISABLED_PACKETS_Bits',0,6,195,14,16,4,21
	.byte	'RXIPV4UDSBLPKT',0,2
	.word	318
	.byte	16,0,2,35,0,21
	.byte	'reserved_16',0,2
	.word	318
	.byte	16,0,2,35,2,0,22,6,205,27,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	25979
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_RXIPV6_GOOD_PACKETS_Bits',0,6,214,14,16,4,21
	.byte	'RXIPV6GDPKT',0,2
	.word	318
	.byte	16,0,2,35,0,21
	.byte	'reserved_16',0,2
	.word	318
	.byte	16,0,2,35,2,0,22,6,229,27,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	26127
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_RXIPV6_HEADER_ERROR_PACKETS_Bits',0,6,227,14,16,4,21
	.byte	'RXIPV6HDRERRPKT',0,2
	.word	318
	.byte	16,0,2,35,0,21
	.byte	'reserved_16',0,2
	.word	318
	.byte	16,0,2,35,2,0,22,6,245,27,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	26255
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_RXIPV6_NO_PAYLOAD_PACKETS_Bits',0,6,240,14,16,4,21
	.byte	'RXIPV6NOPAYPKT',0,2
	.word	318
	.byte	16,0,2,35,0,21
	.byte	'reserved_16',0,2
	.word	318
	.byte	16,0,2,35,2,0,22,6,133,28,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	26395
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_RXUDP_GOOD_PACKETS_Bits',0,6,164,15,16,4,21
	.byte	'RXUDPGDPKT',0,2
	.word	318
	.byte	16,0,2,35,0,21
	.byte	'reserved_16',0,2
	.word	318
	.byte	16,0,2,35,2,0,22,6,197,28,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	26532
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_RXUDP_ERROR_PACKETS_Bits',0,6,151,15,16,4,21
	.byte	'RXUDPERRPKT',0,2
	.word	318
	.byte	16,0,2,35,0,21
	.byte	'reserved_16',0,2
	.word	318
	.byte	16,0,2,35,2,0,22,6,181,28,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	26658
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_RXTCP_GOOD_PACKETS_Bits',0,6,138,15,16,4,21
	.byte	'RXTCPGDPKT',0,2
	.word	318
	.byte	16,0,2,35,0,21
	.byte	'reserved_16',0,2
	.word	318
	.byte	16,0,2,35,2,0,22,6,165,28,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	26786
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_RXTCP_ERROR_PACKETS_Bits',0,6,253,14,16,4,21
	.byte	'RXTCPERRPKT',0,2
	.word	318
	.byte	16,0,2,35,0,21
	.byte	'reserved_16',0,2
	.word	318
	.byte	16,0,2,35,2,0,22,6,149,28,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	26912
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_RXICMP_GOOD_PACKETS_Bits',0,6,136,14,16,4,21
	.byte	'RXICMPGDPKT',0,2
	.word	318
	.byte	16,0,2,35,0,21
	.byte	'reserved_16',0,2
	.word	318
	.byte	16,0,2,35,2,0,22,6,133,27,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	27040
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_RXICMP_ERROR_PACKETS_Bits',0,6,251,13,16,4,21
	.byte	'RXICMPERRPKT',0,2
	.word	318
	.byte	16,0,2,35,0,21
	.byte	'reserved_16',0,2
	.word	318
	.byte	16,0,2,35,2,0,22,6,245,26,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	27168
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_RXIPV4_GOOD_OCTETS_Bits',0,6,156,14,16,4,21
	.byte	'RXIPV4GDOCT',0,4
	.word	200
	.byte	32,0,2,35,0,0,22,6,157,27,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	27298
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_RXIPV4_HEADER_ERROR_OCTETS_Bits',0,6,169,14,16,4,21
	.byte	'RXIPV4HDRERROCT',0,4
	.word	200
	.byte	32,0,2,35,0,0,22,6,173,27,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	27402
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_RXIPV4_NO_PAYLOAD_OCTETS_Bits',0,6,182,14,16,4,21
	.byte	'RXIPV4NOPAYOCT',0,4
	.word	200
	.byte	32,0,2,35,0,0,22,6,189,27,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	27518
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_RXIPV4_FRAGMENTED_OCTETS_Bits',0,6,143,14,16,4,21
	.byte	'RXIPV4FRAGOCT',0,4
	.word	200
	.byte	32,0,2,35,0,0,22,6,141,27,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	27631
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_RXIPV4_UDP_CHECKSUM_DISABLE_OCTETS_Bits',0,6,202,14,16,4,21
	.byte	'RXIPV4UDSBLOCT',0,4
	.word	200
	.byte	32,0,2,35,0,0,22,6,213,27,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	27743
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_RXIPV6_GOOD_OCTETS_Bits',0,6,208,14,16,4,21
	.byte	'RXIPV6GDOCT',0,4
	.word	200
	.byte	32,0,2,35,0,0,22,6,221,27,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	27866
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_RXIPV6_HEADER_ERROR_OCTETS_Bits',0,6,221,14,16,4,21
	.byte	'RXIPV6HDRERROCT',0,4
	.word	200
	.byte	32,0,2,35,0,0,22,6,237,27,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	27970
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_RXIPV6_NO_PAYLOAD_OCTETS_Bits',0,6,234,14,16,4,21
	.byte	'RXIPV6NOPAYOCT',0,4
	.word	200
	.byte	32,0,2,35,0,0,22,6,253,27,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	28086
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_RXUDP_GOOD_OCTETS_Bits',0,6,158,15,16,4,21
	.byte	'RXUDPGDOCT',0,4
	.word	200
	.byte	32,0,2,35,0,0,22,6,189,28,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	28199
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_RXUDP_ERROR_OCTETS_Bits',0,6,145,15,16,4,21
	.byte	'RXUDPERROCT',0,4
	.word	200
	.byte	32,0,2,35,0,0,22,6,173,28,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	28301
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_RXTCP_GOOD_OCTETS_Bits',0,6,132,15,16,4,21
	.byte	'RXTCPGDOCT',0,4
	.word	200
	.byte	32,0,2,35,0,0,22,6,157,28,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	28405
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_RXTCP_ERROR_OCTETS_Bits',0,6,247,14,16,4,21
	.byte	'RXTCPERROCT',0,4
	.word	200
	.byte	32,0,2,35,0,0,22,6,141,28,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	28507
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_RXICMP_GOOD_OCTETS_Bits',0,6,130,14,16,4,21
	.byte	'RXICMPGDOCT',0,4
	.word	200
	.byte	32,0,2,35,0,0,22,6,253,26,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	28611
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_RXICMP_ERROR_OCTETS_Bits',0,6,245,13,16,4,21
	.byte	'RXICMPERROCT',0,4
	.word	200
	.byte	32,0,2,35,0,0,22,6,237,26,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	28715
	.byte	4,2,35,0,0,10,248,4
	.word	183
	.byte	11,247,4,0,20
	.byte	'_Ifx_GETH_MAC_TIMESTAMP_CONTROL_Bits',0,6,250,7,16,4,21
	.byte	'TSENA',0,1
	.word	183
	.byte	1,7,2,35,0,21
	.byte	'TSCFUPDT',0,1
	.word	183
	.byte	1,6,2,35,0,21
	.byte	'TSINIT',0,1
	.word	183
	.byte	1,5,2,35,0,21
	.byte	'TSUPDT',0,1
	.word	183
	.byte	1,4,2,35,0,21
	.byte	'reserved_4',0,1
	.word	183
	.byte	1,3,2,35,0,21
	.byte	'TSADDREG',0,1
	.word	183
	.byte	1,2,2,35,0,21
	.byte	'reserved_6',0,1
	.word	183
	.byte	2,0,2,35,0,21
	.byte	'TSENALL',0,1
	.word	183
	.byte	1,7,2,35,1,21
	.byte	'TSCTRLSSR',0,1
	.word	183
	.byte	1,6,2,35,1,21
	.byte	'TSVER2ENA',0,1
	.word	183
	.byte	1,5,2,35,1,21
	.byte	'TSIPENA',0,1
	.word	183
	.byte	1,4,2,35,1,21
	.byte	'TSIPV6ENA',0,1
	.word	183
	.byte	1,3,2,35,1,21
	.byte	'TSIPV4ENA',0,1
	.word	183
	.byte	1,2,2,35,1,21
	.byte	'TSEVNTENA',0,1
	.word	183
	.byte	1,1,2,35,1,21
	.byte	'TSMSTRENA',0,1
	.word	183
	.byte	1,0,2,35,1,21
	.byte	'SNAPTYPSEL',0,1
	.word	183
	.byte	2,6,2,35,2,21
	.byte	'TSENMACADDR',0,1
	.word	183
	.byte	1,5,2,35,2,21
	.byte	'CSC',0,1
	.word	183
	.byte	1,4,2,35,2,21
	.byte	'reserved_20',0,1
	.word	183
	.byte	1,3,2,35,2,21
	.byte	'reserved_21',0,1
	.word	183
	.byte	3,0,2,35,2,21
	.byte	'TXTSSTSM',0,1
	.word	183
	.byte	1,7,2,35,3,21
	.byte	'reserved_25',0,1
	.word	183
	.byte	3,4,2,35,3,21
	.byte	'AV8021ASMEN',0,1
	.word	183
	.byte	1,3,2,35,3,21
	.byte	'reserved_29',0,1
	.word	183
	.byte	3,0,2,35,3,0,22,6,173,23,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	28832
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_MAC_SUB_SECOND_INCREMENT_Bits',0,6,202,7,16,4,21
	.byte	'reserved_0',0,1
	.word	183
	.byte	8,0,2,35,0,21
	.byte	'SNSINC',0,1
	.word	183
	.byte	8,0,2,35,1,21
	.byte	'SSINC',0,1
	.word	183
	.byte	8,0,2,35,2,21
	.byte	'reserved_24',0,1
	.word	183
	.byte	8,0,2,35,3,0,22,6,245,22,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	29412
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_MAC_SYSTEM_TIME_SECONDS_Bits',0,6,232,7,16,4,21
	.byte	'TSS',0,4
	.word	200
	.byte	32,0,2,35,0,0,22,6,149,23,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	29579
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_MAC_SYSTEM_TIME_NANOSECONDS_Bits',0,6,218,7,16,4,21
	.byte	'TSSS',0,4
	.word	200
	.byte	31,1,2,35,0,21
	.byte	'reserved_31',0,1
	.word	183
	.byte	1,0,2,35,3,0,22,6,133,23,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	29680
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_MAC_SYSTEM_TIME_SECONDS_UPDATE_Bits',0,6,238,7,16,4,21
	.byte	'TSS',0,4
	.word	200
	.byte	32,0,2,35,0,0,22,6,157,23,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	29809
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_MAC_SYSTEM_TIME_NANOSECONDS_UPDATE_Bits',0,6,225,7,16,4,21
	.byte	'TSSS',0,4
	.word	200
	.byte	31,1,2,35,0,21
	.byte	'ADDSUB',0,1
	.word	183
	.byte	1,0,2,35,3,0,22,6,141,23,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	29917
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_MAC_TIMESTAMP_ADDEND_Bits',0,6,244,7,16,4,21
	.byte	'TSAR',0,4
	.word	200
	.byte	32,0,2,35,0,0,22,6,165,23,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	30048
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_MAC_SYSTEM_TIME_HIGHER_WORD_SECONDS_Bits',0,6,211,7,16,4,21
	.byte	'TSHWR',0,2
	.word	318
	.byte	16,0,2,35,0,21
	.byte	'reserved_16',0,2
	.word	318
	.byte	16,0,2,35,2,0,22,6,253,22,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	30147
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_MAC_TIMESTAMP_STATUS_Bits',0,6,191,8,16,4,21
	.byte	'TSSOVF',0,1
	.word	183
	.byte	1,7,2,35,0,21
	.byte	'TSTARGT0',0,1
	.word	183
	.byte	1,6,2,35,0,21
	.byte	'reserved_2',0,1
	.word	183
	.byte	1,5,2,35,0,21
	.byte	'TSTRGTERR0',0,1
	.word	183
	.byte	1,4,2,35,0,21
	.byte	'TSTARGT1',0,1
	.word	183
	.byte	1,3,2,35,0,21
	.byte	'TSTRGTERR1',0,1
	.word	183
	.byte	1,2,2,35,0,21
	.byte	'TSTARGT2',0,1
	.word	183
	.byte	1,1,2,35,0,21
	.byte	'TSTRGTERR2',0,1
	.word	183
	.byte	1,0,2,35,0,21
	.byte	'TSTARGT3',0,1
	.word	183
	.byte	1,7,2,35,1,21
	.byte	'TSTRGTERR3',0,1
	.word	183
	.byte	1,6,2,35,1,21
	.byte	'reserved_10',0,1
	.word	183
	.byte	5,1,2,35,1,21
	.byte	'TXTSSIS',0,1
	.word	183
	.byte	1,0,2,35,1,21
	.byte	'reserved_16',0,1
	.word	183
	.byte	4,4,2,35,2,21
	.byte	'reserved_20',0,1
	.word	183
	.byte	4,0,2,35,2,21
	.byte	'reserved_24',0,1
	.word	183
	.byte	6,2,2,35,3,21
	.byte	'reserved_30',0,1
	.word	183
	.byte	2,0,2,35,3,0,22,6,229,23,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	30285
	.byte	4,2,35,0,0,10,12
	.word	183
	.byte	11,11,0,20
	.byte	'_Ifx_GETH_MAC_TX_TIMESTAMP_STATUS_NANOSECONDS_Bits',0,6,212,8,16,4,21
	.byte	'TXTSSLO',0,4
	.word	200
	.byte	31,1,2,35,0,21
	.byte	'TXTSSMIS',0,1
	.word	183
	.byte	1,0,2,35,3,0,22,6,237,23,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	30719
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_MAC_TX_TIMESTAMP_STATUS_SECONDS_Bits',0,6,219,8,16,4,21
	.byte	'TXTSSHI',0,4
	.word	200
	.byte	32,0,2,35,0,0,22,6,245,23,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	30856
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_MAC_TIMESTAMP_INGRESS_ASYM_CORR_Bits',0,6,171,8,16,4,21
	.byte	'OSTIAC',0,4
	.word	200
	.byte	32,0,2,35,0,0,22,6,205,23,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	30969
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_MAC_TIMESTAMP_EGRESS_ASYM_CORR_Bits',0,6,151,8,16,4,21
	.byte	'OSTEAC',0,4
	.word	200
	.byte	32,0,2,35,0,0,22,6,181,23,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	31081
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_MAC_TIMESTAMP_INGRESS_CORR_NANOSECOND_Bits',0,6,177,8,16,4,21
	.byte	'TSIC',0,4
	.word	200
	.byte	32,0,2,35,0,0,22,6,213,23,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	31192
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_MAC_TIMESTAMP_EGRESS_CORR_NANOSECOND_Bits',0,6,157,8,16,4,21
	.byte	'TSEC',0,4
	.word	200
	.byte	32,0,2,35,0,0,22,6,189,23,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	31308
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_MAC_TIMESTAMP_INGRESS_CORR_SUBNANOSEC_Bits',0,6,183,8,16,4,21
	.byte	'reserved_0',0,1
	.word	183
	.byte	8,0,2,35,0,21
	.byte	'TSICSNS',0,1
	.word	183
	.byte	8,0,2,35,1,21
	.byte	'reserved_16',0,2
	.word	318
	.byte	16,0,2,35,2,0,22,6,221,23,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	31423
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_MAC_TIMESTAMP_EGRESS_CORR_SUBNANOSEC_Bits',0,6,163,8,16,4,21
	.byte	'reserved_0',0,1
	.word	183
	.byte	8,0,2,35,0,21
	.byte	'TSECSNS',0,1
	.word	183
	.byte	8,0,2,35,1,21
	.byte	'reserved_16',0,2
	.word	318
	.byte	16,0,2,35,2,0,22,6,197,23,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	31587
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_MAC_PPS_CONTROL_Bits',0,6,214,6,16,4,21
	.byte	'PPSCTRL_PPSCMD',0,1
	.word	183
	.byte	4,4,2,35,0,21
	.byte	'PPSEN0',0,1
	.word	183
	.byte	1,3,2,35,0,21
	.byte	'TRGTMODSEL0',0,1
	.word	183
	.byte	2,1,2,35,0,21
	.byte	'reserved_7',0,1
	.word	183
	.byte	1,0,2,35,0,21
	.byte	'reserved_8',0,1
	.word	183
	.byte	3,5,2,35,1,21
	.byte	'reserved_11',0,1
	.word	183
	.byte	2,3,2,35,1,21
	.byte	'reserved_13',0,1
	.word	183
	.byte	2,1,2,35,1,21
	.byte	'reserved_15',0,1
	.word	183
	.byte	1,0,2,35,1,21
	.byte	'reserved_16',0,1
	.word	183
	.byte	3,5,2,35,2,21
	.byte	'reserved_19',0,1
	.word	183
	.byte	2,3,2,35,2,21
	.byte	'reserved_21',0,1
	.word	183
	.byte	2,1,2,35,2,21
	.byte	'reserved_23',0,1
	.word	183
	.byte	1,0,2,35,2,21
	.byte	'reserved_24',0,1
	.word	183
	.byte	3,5,2,35,3,21
	.byte	'reserved_27',0,1
	.word	183
	.byte	2,3,2,35,3,21
	.byte	'reserved_29',0,1
	.word	183
	.byte	2,1,2,35,3,21
	.byte	'reserved_31',0,1
	.word	183
	.byte	1,0,2,35,3,0,22,6,173,22,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	31750
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_MAC_PPS0_TARGET_TIME_SECONDS_Bits',0,6,202,6,16,4,21
	.byte	'TSTRH0',0,4
	.word	200
	.byte	32,0,2,35,0,0,22,6,157,22,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	32192
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_MAC_PPS0_TARGET_TIME_NANOSECONDS_Bits',0,6,195,6,16,4,21
	.byte	'TTSL0',0,4
	.word	200
	.byte	31,1,2,35,0,21
	.byte	'TRGTBUSY0',0,1
	.word	183
	.byte	1,0,2,35,3,0,22,6,149,22,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	32301
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_MAC_PPS0_INTERVAL_Bits',0,6,189,6,16,4,21
	.byte	'PPSINT0',0,4
	.word	200
	.byte	32,0,2,35,0,0,22,6,141,22,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	32434
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_MAC_PPS0_WIDTH_Bits',0,6,208,6,16,4,21
	.byte	'PPSWIDTH0',0,4
	.word	200
	.byte	32,0,2,35,0,0,22,6,165,22,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	32533
	.byte	4,2,35,0,0,10,112
	.word	183
	.byte	11,111,0,20
	.byte	'_Ifx_GETH_MTL_OPERATION_MODE_Bits',0,6,174,11,16,4,21
	.byte	'reserved_0',0,1
	.word	183
	.byte	1,7,2,35,0,21
	.byte	'DTXSTS',0,1
	.word	183
	.byte	1,6,2,35,0,21
	.byte	'RAA',0,1
	.word	183
	.byte	1,5,2,35,0,21
	.byte	'reserved_3',0,1
	.word	183
	.byte	2,3,2,35,0,21
	.byte	'SCHALG',0,1
	.word	183
	.byte	2,1,2,35,0,21
	.byte	'reserved_7',0,1
	.word	183
	.byte	1,0,2,35,0,21
	.byte	'CNTPRST',0,1
	.word	183
	.byte	1,7,2,35,1,21
	.byte	'CNTCLR',0,1
	.word	183
	.byte	1,6,2,35,1,21
	.byte	'reserved_10',0,4
	.word	200
	.byte	22,0,2,35,0,0,22,6,253,24,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	32640
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_MTL_INTERRUPT_STATUS_Bits',0,6,161,11,16,4,21
	.byte	'Q0IS',0,1
	.word	183
	.byte	1,7,2,35,0,21
	.byte	'Q1IS',0,1
	.word	183
	.byte	1,6,2,35,0,21
	.byte	'Q2IS',0,1
	.word	183
	.byte	1,5,2,35,0,21
	.byte	'Q3IS',0,1
	.word	183
	.byte	1,4,2,35,0,21
	.byte	'reserved_4',0,1
	.word	183
	.byte	4,0,2,35,0,21
	.byte	'reserved_8',0,1
	.word	183
	.byte	8,0,2,35,1,21
	.byte	'reserved_16',0,1
	.word	183
	.byte	2,6,2,35,2,21
	.byte	'reserved_18',0,2
	.word	318
	.byte	14,0,2,35,2,0,22,6,245,24,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	32898
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_MTL_RXQ_DMA_MAP0_Bits',0,6,159,12,16,4,21
	.byte	'Q0MDMACH',0,1
	.word	183
	.byte	2,6,2,35,0,21
	.byte	'reserved_2',0,1
	.word	183
	.byte	2,4,2,35,0,21
	.byte	'Q0DDMACH',0,1
	.word	183
	.byte	1,3,2,35,0,21
	.byte	'reserved_5',0,1
	.word	183
	.byte	3,0,2,35,0,21
	.byte	'Q1MDMACH',0,1
	.word	183
	.byte	2,6,2,35,1,21
	.byte	'reserved_10',0,1
	.word	183
	.byte	2,4,2,35,1,21
	.byte	'Q1DDMACH',0,1
	.word	183
	.byte	1,3,2,35,1,21
	.byte	'reserved_13',0,1
	.word	183
	.byte	3,0,2,35,1,21
	.byte	'Q2MDMACH',0,1
	.word	183
	.byte	2,6,2,35,2,21
	.byte	'reserved_18',0,1
	.word	183
	.byte	2,4,2,35,2,21
	.byte	'Q2DDMACH',0,1
	.word	183
	.byte	1,3,2,35,2,21
	.byte	'reserved_21',0,1
	.word	183
	.byte	3,0,2,35,2,21
	.byte	'Q3MDMACH',0,1
	.word	183
	.byte	2,6,2,35,3,21
	.byte	'reserved_26',0,1
	.word	183
	.byte	2,4,2,35,3,21
	.byte	'Q3DDMACH',0,1
	.word	183
	.byte	1,3,2,35,3,21
	.byte	'reserved_29',0,1
	.word	183
	.byte	3,0,2,35,3,0,22,6,197,25,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	33135
	.byte	4,2,35,0,0,10,204,1
	.word	183
	.byte	11,203,1,0,20
	.byte	'_Ifx_GETH_MTL_TXQ0_OPERATION_MODE_Bits',0,6,231,12,16,4,21
	.byte	'FTQ',0,1
	.word	183
	.byte	1,7,2,35,0,21
	.byte	'TSF',0,1
	.word	183
	.byte	1,6,2,35,0,21
	.byte	'TXQEN',0,1
	.word	183
	.byte	2,4,2,35,0,21
	.byte	'TTC',0,1
	.word	183
	.byte	3,1,2,35,0,21
	.byte	'reserved_7',0,2
	.word	318
	.byte	9,0,2,35,0,21
	.byte	'TQS',0,1
	.word	183
	.byte	4,4,2,35,2,21
	.byte	'reserved_20',0,2
	.word	318
	.byte	12,0,2,35,2,0,22,6,237,25,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	33567
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_MTL_TXQ0_UNDERFLOW_Bits',0,6,250,12,16,4,21
	.byte	'UFFRMCNT',0,2
	.word	318
	.byte	11,5,2,35,0,21
	.byte	'UFCNTOVF',0,1
	.word	183
	.byte	1,4,2,35,1,21
	.byte	'reserved_12',0,4
	.word	200
	.byte	20,0,2,35,0,0,22,6,253,25,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	33775
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_MTL_TXQ0_DEBUG_Bits',0,6,209,12,16,4,21
	.byte	'TXQPAUSED',0,1
	.word	183
	.byte	1,7,2,35,0,21
	.byte	'TRCSTS',0,1
	.word	183
	.byte	2,5,2,35,0,21
	.byte	'TWCSTS',0,1
	.word	183
	.byte	1,4,2,35,0,21
	.byte	'TXQSTS',0,1
	.word	183
	.byte	1,3,2,35,0,21
	.byte	'TXSTSFSTS',0,1
	.word	183
	.byte	1,2,2,35,0,21
	.byte	'reserved_6',0,2
	.word	318
	.byte	10,0,2,35,0,21
	.byte	'PTXQ',0,1
	.word	183
	.byte	3,5,2,35,2,21
	.byte	'reserved_19',0,1
	.word	183
	.byte	1,4,2,35,2,21
	.byte	'STXSTSF',0,1
	.word	183
	.byte	3,1,2,35,2,21
	.byte	'reserved_23',0,2
	.word	318
	.byte	9,0,2,35,2,0,22,6,221,25,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	33919
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_MTL_TXQ0_ETS_STATUS_Bits',0,6,224,12,16,4,21
	.byte	'ABS',0,4
	.word	200
	.byte	24,8,2,35,0,21
	.byte	'reserved_24',0,1
	.word	183
	.byte	8,0,2,35,3,0,22,6,229,25,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	34195
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_MTL_TXQ0_QUANTUM_WEIGHT_Bits',0,6,243,12,16,4,21
	.byte	'ISCQW',0,4
	.word	200
	.byte	21,11,2,35,0,21
	.byte	'reserved_21',0,2
	.word	318
	.byte	11,0,2,35,2,0,22,6,245,25,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	34315
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_MTL_TXQ0',0,6,158,32,25,28,7
	.byte	'OPERATION_MODE',0
	.word	33735
	.byte	4,2,35,0,7
	.byte	'UNDERFLOW',0
	.word	33879
	.byte	4,2,35,4,7
	.byte	'DEBUG',0
	.word	34155
	.byte	4,2,35,8,7
	.byte	'reserved_C',0
	.word	5476
	.byte	8,2,35,12,7
	.byte	'ETS_STATUS',0
	.word	34275
	.byte	4,2,35,20,7
	.byte	'QUANTUM_WEIGHT',0
	.word	34401
	.byte	4,2,35,24,0,14
	.word	34441
	.byte	10,16
	.word	183
	.byte	11,15,0,20
	.byte	'_Ifx_GETH_MTL_Q0_INTERRUPT_CONTROL_STATUS_Bits',0,6,188,11,16,4,21
	.byte	'TXUNFIS',0,1
	.word	183
	.byte	1,7,2,35,0,21
	.byte	'ABPSIS',0,1
	.word	183
	.byte	1,6,2,35,0,21
	.byte	'reserved_2',0,1
	.word	183
	.byte	6,0,2,35,0,21
	.byte	'TXUIE',0,1
	.word	183
	.byte	1,7,2,35,1,21
	.byte	'ABPSIE',0,1
	.word	183
	.byte	1,6,2,35,1,21
	.byte	'reserved_10',0,1
	.word	183
	.byte	6,0,2,35,1,21
	.byte	'RXOVFIS',0,1
	.word	183
	.byte	1,7,2,35,2,21
	.byte	'reserved_17',0,1
	.word	183
	.byte	7,0,2,35,2,21
	.byte	'RXOIE',0,1
	.word	183
	.byte	1,7,2,35,3,21
	.byte	'reserved_25',0,1
	.word	183
	.byte	7,0,2,35,3,0,22,6,133,25,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	34603
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_MTL_Q0',0,6,181,32,25,4,7
	.byte	'INTERRUPT_CONTROL_STATUS',0
	.word	34856
	.byte	4,2,35,0,0,14
	.word	34896
	.byte	20
	.byte	'_Ifx_GETH_MTL_RXQ0_OPERATION_MODE_Bits',0,6,249,11,16,4,21
	.byte	'RTC',0,1
	.word	183
	.byte	2,6,2,35,0,21
	.byte	'reserved_2',0,1
	.word	183
	.byte	1,5,2,35,0,21
	.byte	'FUP',0,1
	.word	183
	.byte	1,4,2,35,0,21
	.byte	'FEP',0,1
	.word	183
	.byte	1,3,2,35,0,21
	.byte	'RSF',0,1
	.word	183
	.byte	1,2,2,35,0,21
	.byte	'DIS_TCP_EF',0,1
	.word	183
	.byte	1,1,2,35,0,21
	.byte	'EHFC',0,1
	.word	183
	.byte	1,0,2,35,0,21
	.byte	'RFA',0,1
	.word	183
	.byte	4,4,2,35,1,21
	.byte	'reserved_12',0,1
	.word	183
	.byte	2,2,2,35,1,21
	.byte	'RFD',0,4
	.word	200
	.byte	4,14,2,35,0,21
	.byte	'reserved_18',0,1
	.word	183
	.byte	2,4,2,35,2,21
	.byte	'RQS',0,2
	.word	318
	.byte	5,7,2,35,2,21
	.byte	'reserved_25',0,1
	.word	183
	.byte	7,0,2,35,3,0,22,6,173,25,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	34959
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT_Bits',0,6,238,11,16,4,21
	.byte	'OVFPKTCNT',0,2
	.word	318
	.byte	11,5,2,35,0,21
	.byte	'OVFCNTOVF',0,1
	.word	183
	.byte	1,4,2,35,1,21
	.byte	'reserved_12',0,1
	.word	183
	.byte	4,0,2,35,1,21
	.byte	'MISPKTCNT',0,2
	.word	318
	.byte	11,5,2,35,2,21
	.byte	'MISCNTOVF',0,1
	.word	183
	.byte	1,4,2,35,3,21
	.byte	'reserved_28',0,1
	.word	183
	.byte	4,0,2,35,3,0,22,6,165,25,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	35279
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_MTL_RXQ0_DEBUG_Bits',0,6,226,11,16,4,21
	.byte	'RWCSTS',0,1
	.word	183
	.byte	1,7,2,35,0,21
	.byte	'RRCSTS',0,1
	.word	183
	.byte	2,5,2,35,0,21
	.byte	'reserved_3',0,1
	.word	183
	.byte	1,4,2,35,0,21
	.byte	'RXQSTS',0,1
	.word	183
	.byte	2,2,2,35,0,21
	.byte	'reserved_6',0,2
	.word	318
	.byte	10,0,2,35,0,21
	.byte	'PRXQ',0,2
	.word	318
	.byte	14,2,2,35,2,21
	.byte	'reserved_30',0,1
	.word	183
	.byte	2,0,2,35,3,0,22,6,157,25,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	35507
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_MTL_RXQ0_CONTROL_Bits',0,6,218,11,16,4,21
	.byte	'RXQ_WEGT',0,1
	.word	183
	.byte	3,5,2,35,0,21
	.byte	'RXQ_FRM_ARBIT',0,1
	.word	183
	.byte	1,4,2,35,0,21
	.byte	'reserved_4',0,4
	.word	200
	.byte	28,0,2,35,0,0,22,6,149,25,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	35721
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_MTL_RXQ0',0,6,199,32,25,16,7
	.byte	'OPERATION_MODE',0
	.word	35239
	.byte	4,2,35,0,7
	.byte	'MISSED_PACKET_OVERFLOW_CNT',0
	.word	35467
	.byte	4,2,35,4,7
	.byte	'DEBUG',0
	.word	35681
	.byte	4,2,35,8,7
	.byte	'CONTROL',0
	.word	35827
	.byte	4,2,35,12,0,14
	.word	35867
	.byte	20
	.byte	'_Ifx_GETH_MTL_TXQ_OPERATION_MODE_Bits',0,6,176,13,16,4,21
	.byte	'FTQ',0,1
	.word	183
	.byte	1,7,2,35,0,21
	.byte	'TSF',0,1
	.word	183
	.byte	1,6,2,35,0,21
	.byte	'TXQEN',0,1
	.word	183
	.byte	2,4,2,35,0,21
	.byte	'TTC',0,1
	.word	183
	.byte	3,1,2,35,0,21
	.byte	'reserved_7',0,2
	.word	318
	.byte	9,0,2,35,0,21
	.byte	'TQS',0,1
	.word	183
	.byte	4,4,2,35,2,21
	.byte	'reserved_20',0,2
	.word	318
	.byte	12,0,2,35,2,0,22,6,173,26,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	35990
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_MTL_TXQ_UNDERFLOW_Bits',0,6,202,13,16,4,21
	.byte	'UFFRMCNT',0,2
	.word	318
	.byte	11,5,2,35,0,21
	.byte	'UFCNTOVF',0,1
	.word	183
	.byte	1,4,2,35,1,21
	.byte	'reserved_12',0,4
	.word	200
	.byte	20,0,2,35,0,0,22,6,197,26,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	36197
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_MTL_TXQ_DEBUG_Bits',0,6,130,13,16,4,21
	.byte	'TXQPAUSED',0,1
	.word	183
	.byte	1,7,2,35,0,21
	.byte	'TRCSTS',0,1
	.word	183
	.byte	2,5,2,35,0,21
	.byte	'TWCSTS',0,1
	.word	183
	.byte	1,4,2,35,0,21
	.byte	'TXQSTS',0,1
	.word	183
	.byte	1,3,2,35,0,21
	.byte	'TXSTSFSTS',0,1
	.word	183
	.byte	1,2,2,35,0,21
	.byte	'reserved_6',0,2
	.word	318
	.byte	10,0,2,35,0,21
	.byte	'PTXQ',0,1
	.word	183
	.byte	3,5,2,35,2,21
	.byte	'reserved_19',0,1
	.word	183
	.byte	1,4,2,35,2,21
	.byte	'STXSTSF',0,1
	.word	183
	.byte	3,1,2,35,2,21
	.byte	'reserved_23',0,2
	.word	318
	.byte	9,0,2,35,2,0,22,6,133,26,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	36340
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_MTL_TXQ_ETS_CONTROL_Bits',0,6,145,13,16,4,21
	.byte	'reserved_0',0,1
	.word	183
	.byte	2,6,2,35,0,21
	.byte	'AVALG',0,1
	.word	183
	.byte	1,5,2,35,0,21
	.byte	'CC',0,1
	.word	183
	.byte	1,4,2,35,0,21
	.byte	'SLC',0,1
	.word	183
	.byte	3,1,2,35,0,21
	.byte	'reserved_7',0,4
	.word	200
	.byte	25,0,2,35,0,0,22,6,141,26,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	36615
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_MTL_TXQ_ETS_STATUS_Bits',0,6,155,13,16,4,21
	.byte	'ABS',0,4
	.word	200
	.byte	24,8,2,35,0,21
	.byte	'reserved_24',0,1
	.word	183
	.byte	8,0,2,35,3,0,22,6,149,26,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	36787
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_MTL_TXQ_QUANTUM_WEIGHT_Bits',0,6,188,13,16,4,21
	.byte	'ISCQW',0,4
	.word	200
	.byte	21,11,2,35,0,21
	.byte	'reserved_21',0,2
	.word	318
	.byte	11,0,2,35,2,0,22,6,181,26,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	36906
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_MTL_TXQ_SENDSLOPECREDIT_Bits',0,6,195,13,16,4,21
	.byte	'SSC',0,2
	.word	318
	.byte	14,2,2,35,0,21
	.byte	'reserved_14',0,4
	.word	200
	.byte	18,0,2,35,0,0,22,6,189,26,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	37031
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_MTL_TXQ_HICREDIT_Bits',0,6,162,13,16,4,21
	.byte	'HC',0,4
	.word	200
	.byte	29,3,2,35,0,21
	.byte	'reserved_29',0,1
	.word	183
	.byte	3,0,2,35,3,0,22,6,157,26,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	37155
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_MTL_TXQ_LOCREDIT_Bits',0,6,169,13,16,4,21
	.byte	'LC',0,4
	.word	200
	.byte	29,3,2,35,0,21
	.byte	'reserved_29',0,1
	.word	183
	.byte	3,0,2,35,3,0,22,6,165,26,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	37271
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_MTL_TXQ',0,6,220,32,25,40,7
	.byte	'OPERATION_MODE',0
	.word	36157
	.byte	4,2,35,0,7
	.byte	'UNDERFLOW',0
	.word	36300
	.byte	4,2,35,4,7
	.byte	'DEBUG',0
	.word	36575
	.byte	4,2,35,8,7
	.byte	'reserved_C',0
	.word	4812
	.byte	4,2,35,12,7
	.byte	'ETS_CONTROL',0
	.word	36747
	.byte	4,2,35,16,7
	.byte	'ETS_STATUS',0
	.word	36866
	.byte	4,2,35,20,7
	.byte	'QUANTUM_WEIGHT',0
	.word	36991
	.byte	4,2,35,24,7
	.byte	'SENDSLOPECREDIT',0
	.word	37115
	.byte	4,2,35,28,7
	.byte	'HICREDIT',0
	.word	37231
	.byte	4,2,35,32,7
	.byte	'LOCREDIT',0
	.word	37347
	.byte	4,2,35,36,0,14
	.word	37387
	.byte	20
	.byte	'_Ifx_GETH_MTL_Q_INTERRUPT_CONTROL_STATUS_Bits',0,6,203,11,16,4,21
	.byte	'TXUNFIS',0,1
	.word	183
	.byte	1,7,2,35,0,21
	.byte	'ABPSIS',0,1
	.word	183
	.byte	1,6,2,35,0,21
	.byte	'reserved_2',0,1
	.word	183
	.byte	6,0,2,35,0,21
	.byte	'TXUIE',0,1
	.word	183
	.byte	1,7,2,35,1,21
	.byte	'ABPSIE',0,1
	.word	183
	.byte	1,6,2,35,1,21
	.byte	'reserved_10',0,1
	.word	183
	.byte	6,0,2,35,1,21
	.byte	'RXOVFIS',0,1
	.word	183
	.byte	1,7,2,35,2,21
	.byte	'reserved_17',0,1
	.word	183
	.byte	7,0,2,35,2,21
	.byte	'RXOIE',0,1
	.word	183
	.byte	1,7,2,35,3,21
	.byte	'reserved_25',0,1
	.word	183
	.byte	7,0,2,35,3,0,22,6,141,25,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	37621
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_MTL_Q',0,6,247,32,25,4,7
	.byte	'INTERRUPT_CONTROL_STATUS',0
	.word	37873
	.byte	4,2,35,0,0,14
	.word	37913
	.byte	20
	.byte	'_Ifx_GETH_MTL_RXQ_OPERATION_MODE_Bits',0,6,191,12,16,4,21
	.byte	'RTC',0,1
	.word	183
	.byte	2,6,2,35,0,21
	.byte	'reserved_2',0,1
	.word	183
	.byte	1,5,2,35,0,21
	.byte	'FUP',0,1
	.word	183
	.byte	1,4,2,35,0,21
	.byte	'FEP',0,1
	.word	183
	.byte	1,3,2,35,0,21
	.byte	'RSF',0,1
	.word	183
	.byte	1,2,2,35,0,21
	.byte	'DIS_TCP_EF',0,1
	.word	183
	.byte	1,1,2,35,0,21
	.byte	'EHFC',0,1
	.word	183
	.byte	1,0,2,35,0,21
	.byte	'RFA',0,1
	.word	183
	.byte	4,4,2,35,1,21
	.byte	'reserved_12',0,1
	.word	183
	.byte	2,2,2,35,1,21
	.byte	'RFD',0,4
	.word	200
	.byte	4,14,2,35,0,21
	.byte	'reserved_18',0,1
	.word	183
	.byte	2,4,2,35,2,21
	.byte	'RQS',0,2
	.word	318
	.byte	5,7,2,35,2,21
	.byte	'reserved_25',0,1
	.word	183
	.byte	7,0,2,35,3,0,22,6,213,25,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	37975
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_MTL_RXQ_MISSED_PACKET_OVERFLOW_CNT_Bits',0,6,180,12,16,4,21
	.byte	'OVFPKTCNT',0,2
	.word	318
	.byte	11,5,2,35,0,21
	.byte	'OVFCNTOVF',0,1
	.word	183
	.byte	1,4,2,35,1,21
	.byte	'reserved_12',0,1
	.word	183
	.byte	4,0,2,35,1,21
	.byte	'MISPKTCNT',0,2
	.word	318
	.byte	11,5,2,35,2,21
	.byte	'MISCNTOVF',0,1
	.word	183
	.byte	1,4,2,35,3,21
	.byte	'reserved_28',0,1
	.word	183
	.byte	4,0,2,35,3,0,22,6,205,25,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	38294
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_MTL_RXQ_DEBUG_Bits',0,6,147,12,16,4,21
	.byte	'RWCSTS',0,1
	.word	183
	.byte	1,7,2,35,0,21
	.byte	'RRCSTS',0,1
	.word	183
	.byte	2,5,2,35,0,21
	.byte	'reserved_3',0,1
	.word	183
	.byte	1,4,2,35,0,21
	.byte	'RXQSTS',0,1
	.word	183
	.byte	2,2,2,35,0,21
	.byte	'reserved_6',0,2
	.word	318
	.byte	10,0,2,35,0,21
	.byte	'PRXQ',0,2
	.word	318
	.byte	14,2,2,35,2,21
	.byte	'reserved_30',0,1
	.word	183
	.byte	2,0,2,35,3,0,22,6,189,25,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	38521
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_MTL_RXQ_CONTROL_Bits',0,6,139,12,16,4,21
	.byte	'RXQ_WEGT',0,1
	.word	183
	.byte	3,5,2,35,0,21
	.byte	'RXQ_FRM_ARBIT',0,1
	.word	183
	.byte	1,4,2,35,0,21
	.byte	'reserved_4',0,4
	.word	200
	.byte	28,0,2,35,0,0,22,6,181,25,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	38734
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_MTL_RXQ',0,6,137,33,25,16,7
	.byte	'OPERATION_MODE',0
	.word	38254
	.byte	4,2,35,0,7
	.byte	'MISSED_PACKET_OVERFLOW_CNT',0
	.word	38481
	.byte	4,2,35,4,7
	.byte	'DEBUG',0
	.word	38694
	.byte	4,2,35,8,7
	.byte	'CONTROL',0
	.word	38839
	.byte	4,2,35,12,0,14
	.word	38879
	.byte	14
	.word	37387
	.byte	14
	.word	37913
	.byte	14
	.word	38879
	.byte	14
	.word	37387
	.byte	14
	.word	37913
	.byte	14
	.word	38879
	.byte	10,128,4
	.word	183
	.byte	11,255,3,0,20
	.byte	'_Ifx_GETH_DMA_MODE_Bits',0,6,129,3,16,4,21
	.byte	'SWR',0,1
	.word	183
	.byte	1,7,2,35,0,21
	.byte	'DA',0,1
	.word	183
	.byte	1,6,2,35,0,21
	.byte	'TAA',0,1
	.word	183
	.byte	3,3,2,35,0,21
	.byte	'reserved_5',0,2
	.word	318
	.byte	4,7,2,35,0,21
	.byte	'ARBC',0,1
	.word	183
	.byte	1,6,2,35,1,21
	.byte	'reserved_10',0,1
	.word	183
	.byte	1,5,2,35,1,21
	.byte	'TXPR',0,1
	.word	183
	.byte	1,4,2,35,1,21
	.byte	'PR',0,1
	.word	183
	.byte	3,1,2,35,1,21
	.byte	'reserved_15',0,1
	.word	183
	.byte	1,0,2,35,1,21
	.byte	'INTM',0,1
	.word	183
	.byte	2,6,2,35,2,21
	.byte	'reserved_18',0,2
	.word	318
	.byte	14,0,2,35,2,0,22,6,141,20,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	39042
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_DMA_SYSBUS_MODE_Bits',0,6,145,3,16,4,21
	.byte	'FB',0,1
	.word	183
	.byte	1,7,2,35,0,21
	.byte	'reserved_1',0,1
	.word	183
	.byte	7,0,2,35,0,21
	.byte	'reserved_8',0,1
	.word	183
	.byte	2,6,2,35,1,21
	.byte	'reserved_10',0,1
	.word	183
	.byte	2,4,2,35,1,21
	.byte	'AAL',0,1
	.word	183
	.byte	1,3,2,35,1,21
	.byte	'reserved_13',0,1
	.word	183
	.byte	1,2,2,35,1,21
	.byte	'MB',0,1
	.word	183
	.byte	1,1,2,35,1,21
	.byte	'RB',0,1
	.word	183
	.byte	1,0,2,35,1,21
	.byte	'reserved_16',0,1
	.word	183
	.byte	3,5,2,35,2,21
	.byte	'reserved_19',0,1
	.word	183
	.byte	5,0,2,35,2,21
	.byte	'reserved_24',0,1
	.word	183
	.byte	3,5,2,35,3,21
	.byte	'reserved_27',0,1
	.word	183
	.byte	3,2,2,35,3,21
	.byte	'reserved_30',0,1
	.word	183
	.byte	2,0,2,35,3,0,22,6,149,20,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	39310
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_DMA_INTERRUPT_STATUS_Bits',0,6,243,2,16,4,21
	.byte	'DC0IS',0,1
	.word	183
	.byte	1,7,2,35,0,21
	.byte	'DC1IS',0,1
	.word	183
	.byte	1,6,2,35,0,21
	.byte	'DC2IS',0,1
	.word	183
	.byte	1,5,2,35,0,21
	.byte	'DC3IS',0,1
	.word	183
	.byte	1,4,2,35,0,21
	.byte	'reserved_4',0,1
	.word	183
	.byte	4,0,2,35,0,21
	.byte	'reserved_8',0,1
	.word	183
	.byte	8,0,2,35,1,21
	.byte	'MTLIS',0,1
	.word	183
	.byte	1,7,2,35,2,21
	.byte	'MACIS',0,1
	.word	183
	.byte	1,6,2,35,2,21
	.byte	'reserved_18',0,2
	.word	318
	.byte	14,0,2,35,2,0,22,6,133,20,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	39650
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_DMA_DEBUG_STATUS0_Bits',0,6,221,2,16,4,21
	.byte	'AXWHSTS',0,1
	.word	183
	.byte	1,7,2,35,0,21
	.byte	'reserved_1',0,1
	.word	183
	.byte	1,6,2,35,0,21
	.byte	'reserved_2',0,1
	.word	183
	.byte	6,0,2,35,0,21
	.byte	'RPS0',0,1
	.word	183
	.byte	4,4,2,35,1,21
	.byte	'TPS0',0,1
	.word	183
	.byte	4,0,2,35,1,21
	.byte	'RPS1',0,1
	.word	183
	.byte	4,4,2,35,2,21
	.byte	'TPS1',0,1
	.word	183
	.byte	4,0,2,35,2,21
	.byte	'RPS2',0,1
	.word	183
	.byte	4,4,2,35,3,21
	.byte	'TPS2',0,1
	.word	183
	.byte	4,0,2,35,3,0,22,6,245,19,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	39902
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_DMA_DEBUG_STATUS1_Bits',0,6,235,2,16,4,21
	.byte	'RPS3',0,1
	.word	183
	.byte	4,4,2,35,0,21
	.byte	'TPS3',0,1
	.word	183
	.byte	4,0,2,35,0,21
	.byte	'reserved_8',0,4
	.word	200
	.byte	24,0,2,35,0,0,22,6,253,19,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	40141
	.byte	4,2,35,0,0,10,236,1
	.word	183
	.byte	11,235,1,0,20
	.byte	'_Ifx_GETH_DMA_CH_CONTROL_Bits',0,6,169,1,16,4,21
	.byte	'reserved_0',0,2
	.word	318
	.byte	14,2,2,35,0,21
	.byte	'reserved_14',0,1
	.word	183
	.byte	2,0,2,35,1,21
	.byte	'PBLX8',0,1
	.word	183
	.byte	1,7,2,35,2,21
	.byte	'reserved_17',0,1
	.word	183
	.byte	1,6,2,35,2,21
	.byte	'DSL',0,1
	.word	183
	.byte	3,3,2,35,2,21
	.byte	'reserved_21',0,1
	.word	183
	.byte	3,0,2,35,2,21
	.byte	'SPH',0,1
	.word	183
	.byte	1,7,2,35,3,21
	.byte	'reserved_25',0,1
	.word	183
	.byte	7,0,2,35,3,0,22,6,229,18,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	40286
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_DMA_CH_TX_CONTROL_Bits',0,6,205,2,16,4,21
	.byte	'ST',0,1
	.word	183
	.byte	1,7,2,35,0,21
	.byte	'TCW',0,1
	.word	183
	.byte	3,4,2,35,0,21
	.byte	'OSF',0,1
	.word	183
	.byte	1,3,2,35,0,21
	.byte	'reserved_5',0,2
	.word	318
	.byte	7,4,2,35,0,21
	.byte	'reserved_12',0,1
	.word	183
	.byte	1,3,2,35,1,21
	.byte	'reserved_13',0,1
	.word	183
	.byte	2,1,2,35,1,21
	.byte	'reserved_15',0,1
	.word	183
	.byte	1,0,2,35,1,21
	.byte	'TXPBL',0,1
	.word	183
	.byte	6,2,2,35,2,21
	.byte	'reserved_22',0,1
	.word	183
	.byte	2,0,2,35,2,21
	.byte	'reserved_24',0,1
	.word	183
	.byte	4,4,2,35,3,21
	.byte	'reserved_28',0,1
	.word	183
	.byte	4,0,2,35,3,0,22,6,237,19,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	40524
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_DMA_CH_RX_CONTROL_Bits',0,6,128,2,16,4,21
	.byte	'SR',0,1
	.word	183
	.byte	1,7,2,35,0,21
	.byte	'RBSZ_X_0',0,1
	.word	183
	.byte	2,5,2,35,0,21
	.byte	'RBSZ_13_Y',0,2
	.word	318
	.byte	12,1,2,35,0,21
	.byte	'reserved_15',0,1
	.word	183
	.byte	1,0,2,35,1,21
	.byte	'RXPBL',0,1
	.word	183
	.byte	6,2,2,35,2,21
	.byte	'reserved_22',0,1
	.word	183
	.byte	2,0,2,35,2,21
	.byte	'reserved_24',0,1
	.word	183
	.byte	4,4,2,35,3,21
	.byte	'reserved_28',0,1
	.word	183
	.byte	3,1,2,35,3,21
	.byte	'RPF',0,1
	.word	183
	.byte	1,0,2,35,3,0,22,6,181,19,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	40825
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_DMA_CH_TXDESC_LIST_ADDRESS_Bits',0,6,184,2,16,4,21
	.byte	'reserved_0',0,1
	.word	183
	.byte	2,6,2,35,0,21
	.byte	'TDESLA',0,4
	.word	200
	.byte	30,0,2,35,0,0,22,6,213,19,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	41084
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_DMA_CH_RXDESC_LIST_ADDRESS_Bits',0,6,235,1,16,4,21
	.byte	'reserved_0',0,1
	.word	183
	.byte	2,6,2,35,0,21
	.byte	'RDESLA',0,4
	.word	200
	.byte	30,0,2,35,0,0,22,6,157,19,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	41213
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_DMA_CH_TXDESC_TAIL_POINTER_Bits',0,6,198,2,16,4,21
	.byte	'reserved_0',0,1
	.word	183
	.byte	2,6,2,35,0,21
	.byte	'TDTP',0,4
	.word	200
	.byte	30,0,2,35,0,0,22,6,229,19,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	41342
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_DMA_CH_RXDESC_TAIL_POINTER_Bits',0,6,249,1,16,4,21
	.byte	'reserved_0',0,1
	.word	183
	.byte	2,6,2,35,0,21
	.byte	'RDTP',0,4
	.word	200
	.byte	30,0,2,35,0,0,22,6,173,19,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	41469
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_DMA_CH_TXDESC_RING_LENGTH_Bits',0,6,191,2,16,4,21
	.byte	'TDRL',0,2
	.word	318
	.byte	10,6,2,35,0,21
	.byte	'reserved_10',0,4
	.word	200
	.byte	22,0,2,35,0,0,22,6,221,19,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	41596
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_DMA_CH_RXDESC_RING_LENGTH_Bits',0,6,242,1,16,4,21
	.byte	'RDRL',0,2
	.word	318
	.byte	10,6,2,35,0,21
	.byte	'reserved_10',0,4
	.word	200
	.byte	22,0,2,35,0,0,22,6,165,19,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	41723
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_DMA_CH_INTERRUPT_ENABLE_Bits',0,6,206,1,16,4,21
	.byte	'TIE',0,1
	.word	183
	.byte	1,7,2,35,0,21
	.byte	'TXSE',0,1
	.word	183
	.byte	1,6,2,35,0,21
	.byte	'TBUE',0,1
	.word	183
	.byte	1,5,2,35,0,21
	.byte	'reserved_3',0,1
	.word	183
	.byte	3,2,2,35,0,21
	.byte	'RIE',0,1
	.word	183
	.byte	1,1,2,35,0,21
	.byte	'RBUE',0,1
	.word	183
	.byte	1,0,2,35,0,21
	.byte	'RSE',0,1
	.word	183
	.byte	1,7,2,35,1,21
	.byte	'RWTE',0,1
	.word	183
	.byte	1,6,2,35,1,21
	.byte	'ETIE',0,1
	.word	183
	.byte	1,5,2,35,1,21
	.byte	'ERIE',0,1
	.word	183
	.byte	1,4,2,35,1,21
	.byte	'FBEE',0,1
	.word	183
	.byte	1,3,2,35,1,21
	.byte	'CDEE',0,1
	.word	183
	.byte	1,2,2,35,1,21
	.byte	'AIE',0,1
	.word	183
	.byte	1,1,2,35,1,21
	.byte	'NIE',0,1
	.word	183
	.byte	1,0,2,35,1,21
	.byte	'reserved_16',0,2
	.word	318
	.byte	16,0,2,35,2,0,22,6,141,19,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	41850
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_DMA_CH_RX_INTERRUPT_WATCHDOG_TIMER_Bits',0,6,142,2,16,4,21
	.byte	'RWT',0,1
	.word	183
	.byte	8,0,2,35,0,21
	.byte	'reserved_8',0,1
	.word	183
	.byte	8,0,2,35,1,21
	.byte	'RWTU',0,1
	.word	183
	.byte	2,6,2,35,2,21
	.byte	'reserved_18',0,2
	.word	318
	.byte	14,0,2,35,2,0,22,6,189,19,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	42184
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_DMA_CH_SLOT_FUNCTION_CONTROL_STATUS_Bits',0,6,151,2,16,4,21
	.byte	'ESC',0,1
	.word	183
	.byte	1,7,2,35,0,21
	.byte	'ASC',0,1
	.word	183
	.byte	1,6,2,35,0,21
	.byte	'reserved_2',0,1
	.word	183
	.byte	2,4,2,35,0,21
	.byte	'SIV',0,2
	.word	318
	.byte	12,0,2,35,0,21
	.byte	'RSN',0,1
	.word	183
	.byte	4,4,2,35,2,21
	.byte	'reserved_20',0,2
	.word	318
	.byte	12,0,2,35,2,0,22,6,197,19,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	42357
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_DMA_CH_CURRENT_APP_TXDESC_Bits',0,6,200,1,16,4,21
	.byte	'CURTDESAPTR',0,4
	.word	200
	.byte	32,0,2,35,0,0,22,6,133,19,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	42560
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_DMA_CH_CURRENT_APP_RXDESC_Bits',0,6,188,1,16,4,21
	.byte	'CURRDESAPTR',0,4
	.word	200
	.byte	32,0,2,35,0,0,22,6,245,18,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	42671
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_DMA_CH_CURRENT_APP_TXBUFFER_Bits',0,6,194,1,16,4,21
	.byte	'CURTBUFAPTR',0,4
	.word	200
	.byte	32,0,2,35,0,0,22,6,253,18,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	42782
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_DMA_CH_CURRENT_APP_RXBUFFER_Bits',0,6,182,1,16,4,21
	.byte	'CURRBUFAPTR',0,4
	.word	200
	.byte	32,0,2,35,0,0,22,6,237,18,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	42895
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_DMA_CH_STATUS_Bits',0,6,162,2,16,4,21
	.byte	'TI',0,1
	.word	183
	.byte	1,7,2,35,0,21
	.byte	'TPS',0,1
	.word	183
	.byte	1,6,2,35,0,21
	.byte	'TBU',0,1
	.word	183
	.byte	1,5,2,35,0,21
	.byte	'reserved_3',0,1
	.word	183
	.byte	3,2,2,35,0,21
	.byte	'RI',0,1
	.word	183
	.byte	1,1,2,35,0,21
	.byte	'RBU',0,1
	.word	183
	.byte	1,0,2,35,0,21
	.byte	'RPS',0,1
	.word	183
	.byte	1,7,2,35,1,21
	.byte	'RWT',0,1
	.word	183
	.byte	1,6,2,35,1,21
	.byte	'ETI',0,1
	.word	183
	.byte	1,5,2,35,1,21
	.byte	'ERI',0,1
	.word	183
	.byte	1,4,2,35,1,21
	.byte	'FBE',0,1
	.word	183
	.byte	1,3,2,35,1,21
	.byte	'CDE',0,1
	.word	183
	.byte	1,2,2,35,1,21
	.byte	'AIS',0,1
	.word	183
	.byte	1,1,2,35,1,21
	.byte	'NIS',0,1
	.word	183
	.byte	1,0,2,35,1,21
	.byte	'TEB',0,1
	.word	183
	.byte	3,5,2,35,2,21
	.byte	'REB',0,1
	.word	183
	.byte	3,2,2,35,2,21
	.byte	'reserved_22',0,2
	.word	318
	.byte	10,0,2,35,2,0,22,6,205,19,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	43008
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_DMA_CH_MISS_FRAME_CNT_Bits',0,6,226,1,16,4,21
	.byte	'MFC',0,2
	.word	318
	.byte	11,5,2,35,0,21
	.byte	'reserved_11',0,1
	.word	183
	.byte	4,1,2,35,1,21
	.byte	'MFCO',0,1
	.word	183
	.byte	1,0,2,35,1,21
	.byte	'reserved_16',0,2
	.word	318
	.byte	16,0,2,35,2,0,22,6,149,19,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	43352
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_DMA_CH',0,6,158,33,25,128,1,7
	.byte	'CONTROL',0
	.word	40484
	.byte	4,2,35,0,7
	.byte	'TX_CONTROL',0
	.word	40785
	.byte	4,2,35,4,7
	.byte	'RX_CONTROL',0
	.word	41044
	.byte	4,2,35,8,7
	.byte	'reserved_C',0
	.word	5476
	.byte	8,2,35,12,7
	.byte	'TXDESC_LIST_ADDRESS',0
	.word	41173
	.byte	4,2,35,20,7
	.byte	'reserved_18',0
	.word	4812
	.byte	4,2,35,24,7
	.byte	'RXDESC_LIST_ADDRESS',0
	.word	41302
	.byte	4,2,35,28,7
	.byte	'TXDESC_TAIL_POINTER',0
	.word	41429
	.byte	4,2,35,32,7
	.byte	'reserved_24',0
	.word	4812
	.byte	4,2,35,36,7
	.byte	'RXDESC_TAIL_POINTER',0
	.word	41556
	.byte	4,2,35,40,7
	.byte	'TXDESC_RING_LENGTH',0
	.word	41683
	.byte	4,2,35,44,7
	.byte	'RXDESC_RING_LENGTH',0
	.word	41810
	.byte	4,2,35,48,7
	.byte	'INTERRUPT_ENABLE',0
	.word	42144
	.byte	4,2,35,52,7
	.byte	'RX_INTERRUPT_WATCHDOG_TIMER',0
	.word	42317
	.byte	4,2,35,56,7
	.byte	'SLOT_FUNCTION_CONTROL_STATUS',0
	.word	42520
	.byte	4,2,35,60,7
	.byte	'reserved_40',0
	.word	4812
	.byte	4,2,35,64,7
	.byte	'CURRENT_APP_TXDESC',0
	.word	42631
	.byte	4,2,35,68,7
	.byte	'reserved_48',0
	.word	4812
	.byte	4,2,35,72,7
	.byte	'CURRENT_APP_RXDESC',0
	.word	42742
	.byte	4,2,35,76,7
	.byte	'reserved_50',0
	.word	4812
	.byte	4,2,35,80,7
	.byte	'CURRENT_APP_TXBUFFER',0
	.word	42855
	.byte	4,2,35,84,7
	.byte	'reserved_58',0
	.word	4812
	.byte	4,2,35,88,7
	.byte	'CURRENT_APP_RXBUFFER',0
	.word	42968
	.byte	4,2,35,92,7
	.byte	'STATUS',0
	.word	43312
	.byte	4,2,35,96,7
	.byte	'MISS_FRAME_CNT',0
	.word	43473
	.byte	4,2,35,100,7
	.byte	'reserved_68',0
	.word	9838
	.byte	24,2,35,104,0,10,128,4
	.word	43513
	.byte	11,3,0,14
	.word	44191
	.byte	10,128,26
	.word	183
	.byte	11,255,25,0,20
	.byte	'_Ifx_GETH_CLC_Bits',0,6,161,1,16,4,21
	.byte	'DISR',0,1
	.word	183
	.byte	1,7,2,35,0,21
	.byte	'DISS',0,1
	.word	183
	.byte	1,6,2,35,0,21
	.byte	'reserved_2',0,4
	.word	200
	.byte	30,0,2,35,0,0,22,6,221,18,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	44217
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_ID_Bits',0,6,182,3,16,4,21
	.byte	'MODREV',0,1
	.word	183
	.byte	8,0,2,35,0,21
	.byte	'MODTYPE',0,1
	.word	183
	.byte	8,0,2,35,1,21
	.byte	'MODNUM',0,2
	.word	318
	.byte	16,0,2,35,2,0,22,6,165,20,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	44337
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_GPCTL_Bits',0,6,163,3,16,4,21
	.byte	'ALTI0',0,1
	.word	183
	.byte	2,6,2,35,0,21
	.byte	'ALTI1',0,1
	.word	183
	.byte	2,4,2,35,0,21
	.byte	'ALTI2',0,1
	.word	183
	.byte	2,2,2,35,0,21
	.byte	'ALTI3',0,1
	.word	183
	.byte	2,0,2,35,0,21
	.byte	'ALTI4',0,1
	.word	183
	.byte	2,6,2,35,1,21
	.byte	'ALTI5',0,1
	.word	183
	.byte	2,4,2,35,1,21
	.byte	'ALTI6',0,1
	.word	183
	.byte	2,2,2,35,1,21
	.byte	'ALTI7',0,1
	.word	183
	.byte	2,0,2,35,1,21
	.byte	'ALTI8',0,1
	.word	183
	.byte	2,6,2,35,2,21
	.byte	'ALTI9',0,1
	.word	183
	.byte	2,4,2,35,2,21
	.byte	'ALTI10',0,1
	.word	183
	.byte	2,2,2,35,2,21
	.byte	'EPR',0,2
	.word	318
	.byte	3,7,2,35,2,21
	.byte	'reserved_25',0,1
	.word	183
	.byte	6,1,2,35,3,21
	.byte	'reserved_31',0,1
	.word	183
	.byte	1,0,2,35,3,0,22,6,157,20,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	44457
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_ACCEN0_Bits',0,6,75,16,4,21
	.byte	'EN0',0,1
	.word	183
	.byte	1,7,2,35,0,21
	.byte	'EN1',0,1
	.word	183
	.byte	1,6,2,35,0,21
	.byte	'EN2',0,1
	.word	183
	.byte	1,5,2,35,0,21
	.byte	'EN3',0,1
	.word	183
	.byte	1,4,2,35,0,21
	.byte	'EN4',0,1
	.word	183
	.byte	1,3,2,35,0,21
	.byte	'EN5',0,1
	.word	183
	.byte	1,2,2,35,0,21
	.byte	'EN6',0,1
	.word	183
	.byte	1,1,2,35,0,21
	.byte	'EN7',0,1
	.word	183
	.byte	1,0,2,35,0,21
	.byte	'EN8',0,1
	.word	183
	.byte	1,7,2,35,1,21
	.byte	'EN9',0,1
	.word	183
	.byte	1,6,2,35,1,21
	.byte	'EN10',0,1
	.word	183
	.byte	1,5,2,35,1,21
	.byte	'EN11',0,1
	.word	183
	.byte	1,4,2,35,1,21
	.byte	'EN12',0,1
	.word	183
	.byte	1,3,2,35,1,21
	.byte	'EN13',0,1
	.word	183
	.byte	1,2,2,35,1,21
	.byte	'EN14',0,1
	.word	183
	.byte	1,1,2,35,1,21
	.byte	'EN15',0,1
	.word	183
	.byte	1,0,2,35,1,21
	.byte	'EN16',0,1
	.word	183
	.byte	1,7,2,35,2,21
	.byte	'EN17',0,1
	.word	183
	.byte	1,6,2,35,2,21
	.byte	'EN18',0,1
	.word	183
	.byte	1,5,2,35,2,21
	.byte	'EN19',0,1
	.word	183
	.byte	1,4,2,35,2,21
	.byte	'EN20',0,1
	.word	183
	.byte	1,3,2,35,2,21
	.byte	'EN21',0,1
	.word	183
	.byte	1,2,2,35,2,21
	.byte	'EN22',0,1
	.word	183
	.byte	1,1,2,35,2,21
	.byte	'EN23',0,1
	.word	183
	.byte	1,0,2,35,2,21
	.byte	'EN24',0,1
	.word	183
	.byte	1,7,2,35,3,21
	.byte	'EN25',0,1
	.word	183
	.byte	1,6,2,35,3,21
	.byte	'EN26',0,1
	.word	183
	.byte	1,5,2,35,3,21
	.byte	'EN27',0,1
	.word	183
	.byte	1,4,2,35,3,21
	.byte	'EN28',0,1
	.word	183
	.byte	1,3,2,35,3,21
	.byte	'EN29',0,1
	.word	183
	.byte	1,2,2,35,3,21
	.byte	'EN30',0,1
	.word	183
	.byte	1,1,2,35,3,21
	.byte	'EN31',0,1
	.word	183
	.byte	1,0,2,35,3,0,22,6,189,18,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	44774
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_ACCEN1_Bits',0,6,112,16,4,21
	.byte	'reserved_0',0,4
	.word	200
	.byte	32,0,2,35,0,0,22,6,197,18,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	45344
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_KRST0_Bits',0,6,190,3,16,4,21
	.byte	'RST',0,1
	.word	183
	.byte	1,7,2,35,0,21
	.byte	'RSTSTAT',0,1
	.word	183
	.byte	1,6,2,35,0,21
	.byte	'reserved_2',0,4
	.word	200
	.byte	30,0,2,35,0,0,22,6,173,20,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	45434
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_KRST1_Bits',0,6,198,3,16,4,21
	.byte	'RST',0,1
	.word	183
	.byte	1,7,2,35,0,21
	.byte	'reserved_1',0,4
	.word	200
	.byte	31,0,2,35,0,0,22,6,181,20,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	45558
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_KRSTCLR_Bits',0,6,205,3,16,4,21
	.byte	'CLR',0,1
	.word	183
	.byte	1,7,2,35,0,21
	.byte	'reserved_1',0,4
	.word	200
	.byte	31,0,2,35,0,0,22,6,189,20,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	45663
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_ACCEND_ACCEN0D_Bits',0,6,118,16,4,21
	.byte	'EN0',0,1
	.word	183
	.byte	1,7,2,35,0,21
	.byte	'EN1',0,1
	.word	183
	.byte	1,6,2,35,0,21
	.byte	'EN2',0,1
	.word	183
	.byte	1,5,2,35,0,21
	.byte	'EN3',0,1
	.word	183
	.byte	1,4,2,35,0,21
	.byte	'EN4',0,1
	.word	183
	.byte	1,3,2,35,0,21
	.byte	'EN5',0,1
	.word	183
	.byte	1,2,2,35,0,21
	.byte	'EN6',0,1
	.word	183
	.byte	1,1,2,35,0,21
	.byte	'EN7',0,1
	.word	183
	.byte	1,0,2,35,0,21
	.byte	'EN8',0,1
	.word	183
	.byte	1,7,2,35,1,21
	.byte	'EN9',0,1
	.word	183
	.byte	1,6,2,35,1,21
	.byte	'EN10',0,1
	.word	183
	.byte	1,5,2,35,1,21
	.byte	'EN11',0,1
	.word	183
	.byte	1,4,2,35,1,21
	.byte	'EN12',0,1
	.word	183
	.byte	1,3,2,35,1,21
	.byte	'EN13',0,1
	.word	183
	.byte	1,2,2,35,1,21
	.byte	'EN14',0,1
	.word	183
	.byte	1,1,2,35,1,21
	.byte	'EN15',0,1
	.word	183
	.byte	1,0,2,35,1,21
	.byte	'EN16',0,1
	.word	183
	.byte	1,7,2,35,2,21
	.byte	'EN17',0,1
	.word	183
	.byte	1,6,2,35,2,21
	.byte	'EN18',0,1
	.word	183
	.byte	1,5,2,35,2,21
	.byte	'EN19',0,1
	.word	183
	.byte	1,4,2,35,2,21
	.byte	'EN20',0,1
	.word	183
	.byte	1,3,2,35,2,21
	.byte	'EN21',0,1
	.word	183
	.byte	1,2,2,35,2,21
	.byte	'EN22',0,1
	.word	183
	.byte	1,1,2,35,2,21
	.byte	'EN23',0,1
	.word	183
	.byte	1,0,2,35,2,21
	.byte	'EN24',0,1
	.word	183
	.byte	1,7,2,35,3,21
	.byte	'EN25',0,1
	.word	183
	.byte	1,6,2,35,3,21
	.byte	'EN26',0,1
	.word	183
	.byte	1,5,2,35,3,21
	.byte	'EN27',0,1
	.word	183
	.byte	1,4,2,35,3,21
	.byte	'EN28',0,1
	.word	183
	.byte	1,3,2,35,3,21
	.byte	'EN29',0,1
	.word	183
	.byte	1,2,2,35,3,21
	.byte	'EN30',0,1
	.word	183
	.byte	1,1,2,35,3,21
	.byte	'EN31',0,1
	.word	183
	.byte	1,0,2,35,3,0,22,6,205,18,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	45770
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_ACCEND_ACCEN1D_Bits',0,6,155,1,16,4,21
	.byte	'reserved_0',0,4
	.word	200
	.byte	32,0,2,35,0,0,22,6,213,18,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	46348
	.byte	4,2,35,0,0,20
	.byte	'_Ifx_GETH_ACCEND',0,6,201,33,25,8,7
	.byte	'ACCEN0D',0
	.word	46308
	.byte	4,2,35,0,7
	.byte	'ACCEN1D',0
	.word	46407
	.byte	4,2,35,4,0,10,32
	.word	46447
	.byte	11,3,0,14
	.word	46505
	.byte	20
	.byte	'_Ifx_GETH_SKEWCTL_Bits',0,6,237,16,16,4,21
	.byte	'TXCFG',0,1
	.word	183
	.byte	4,4,2,35,0,21
	.byte	'reserved_4',0,1
	.word	183
	.byte	4,0,2,35,0,21
	.byte	'RXCFG',0,1
	.word	183
	.byte	4,4,2,35,1,21
	.byte	'reserved_12',0,4
	.word	200
	.byte	20,0,2,35,0,0,22,6,173,30,9,4,7
	.byte	'U',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'I',0
	.word	2420
	.byte	4,2,35,0,7
	.byte	'B',0
	.word	46519
	.byte	4,2,35,0,0,10,188,1
	.word	183
	.byte	11,187,1,0,20
	.byte	'_Ifx_GETH',0,6,220,33,25,128,66,7
	.byte	'MAC_CONFIGURATION',0
	.word	2871
	.byte	4,2,35,0,7
	.byte	'MAC_EXT_CONFIGURATION',0
	.word	3177
	.byte	4,2,35,4,7
	.byte	'MAC_PACKET_FILTER',0
	.word	3529
	.byte	4,2,35,8,7
	.byte	'MAC_WATCHDOG_TIMEOUT',0
	.word	3686
	.byte	4,2,35,12,7
	.byte	'reserved_10',0
	.word	3726
	.byte	64,2,35,16,7
	.byte	'MAC_VLAN_TAG_CTRL',0
	.word	4062
	.byte	4,2,35,80,23
	.word	4628
	.byte	4,2,35,84,7
	.byte	'MAC_VLAN_HASH_TABLE',0
	.word	4772
	.byte	4,2,35,88,7
	.byte	'reserved_5C',0
	.word	4812
	.byte	4,2,35,92,23
	.word	5239
	.byte	4,2,35,96,7
	.byte	'MAC_INNER_VLAN_INCL',0
	.word	5436
	.byte	4,2,35,100,7
	.byte	'reserved_68',0
	.word	5476
	.byte	8,2,35,104,7
	.byte	'MAC_Q0_TX_FLOW_CTRL',0
	.word	5650
	.byte	4,2,35,112,7
	.byte	'reserved_74',0
	.word	5690
	.byte	28,2,35,116,7
	.byte	'MAC_RX_FLOW_CTRL',0
	.word	5833
	.byte	4,3,35,144,1,7
	.byte	'MAC_RXQ_CTRL4',0
	.word	6076
	.byte	4,3,35,148,1,7
	.byte	'reserved_98',0
	.word	5476
	.byte	8,3,35,152,1,7
	.byte	'MAC_RXQ_CTRL0',0
	.word	6269
	.byte	4,3,35,160,1,7
	.byte	'MAC_RXQ_CTRL1',0
	.word	6621
	.byte	4,3,35,164,1,7
	.byte	'MAC_RXQ_CTRL2',0
	.word	6765
	.byte	4,3,35,168,1,7
	.byte	'reserved_AC',0
	.word	4812
	.byte	4,3,35,172,1,7
	.byte	'MAC_INTERRUPT_STATUS',0
	.word	7157
	.byte	4,3,35,176,1,7
	.byte	'MAC_INTERRUPT_ENABLE',0
	.word	7473
	.byte	4,3,35,180,1,7
	.byte	'MAC_RX_TX_STATUS',0
	.word	7710
	.byte	4,3,35,184,1,7
	.byte	'reserved_BC',0
	.word	4812
	.byte	4,3,35,188,1,7
	.byte	'MAC_PMT_CONTROL_STATUS',0
	.word	8062
	.byte	4,3,35,192,1,23
	.word	8911
	.byte	4,3,35,196,1,7
	.byte	'reserved_C8',0
	.word	5476
	.byte	8,3,35,200,1,7
	.byte	'MAC_LPI_CONTROL_STATUS',0
	.word	9387
	.byte	4,3,35,208,1,7
	.byte	'MAC_LPI_TIMERS_CONTROL',0
	.word	9525
	.byte	4,3,35,212,1,7
	.byte	'MAC_LPI_ENTRY_TIMER',0
	.word	9669
	.byte	4,3,35,216,1,7
	.byte	'MAC_1US_TIC_COUNTER',0
	.word	9798
	.byte	4,3,35,220,1,7
	.byte	'reserved_E0',0
	.word	9838
	.byte	24,3,35,224,1,7
	.byte	'MAC_PHYIF_CONTROL_STATUS',0
	.word	10113
	.byte	4,3,35,248,1,7
	.byte	'reserved_FC',0
	.word	10153
	.byte	20,3,35,252,1,7
	.byte	'MAC_VERSION',0
	.word	10257
	.byte	4,3,35,144,2,7
	.byte	'MAC_DEBUG',0
	.word	10448
	.byte	4,3,35,148,2,7
	.byte	'reserved_118',0
	.word	4812
	.byte	4,3,35,152,2,7
	.byte	'MAC_HW_FEATURE0',0
	.word	11008
	.byte	4,3,35,156,2,7
	.byte	'MAC_HW_FEATURE1',0
	.word	11453
	.byte	4,3,35,160,2,7
	.byte	'MAC_HW_FEATURE2',0
	.word	11785
	.byte	4,3,35,164,2,7
	.byte	'MAC_HW_FEATURE3',0
	.word	11959
	.byte	4,3,35,168,2,7
	.byte	'reserved_12C',0
	.word	11999
	.byte	212,1,3,35,172,2,7
	.byte	'MAC_MDIO_ADDRESS',0
	.word	12285
	.byte	4,3,35,128,4,7
	.byte	'MAC_MDIO_DATA',0
	.word	12389
	.byte	4,3,35,132,4,7
	.byte	'reserved_208',0
	.word	12429
	.byte	40,3,35,136,4,7
	.byte	'MAC_CSR_SW_CTRL',0
	.word	12552
	.byte	4,3,35,176,4,7
	.byte	'reserved_234',0
	.word	4812
	.byte	4,3,35,180,4,7
	.byte	'MAC_EXT_CFG1',0
	.word	12707
	.byte	4,3,35,184,4,7
	.byte	'reserved_23C',0
	.word	12747
	.byte	196,1,3,35,188,4,7
	.byte	'MAC_ADDRESS_HIGH0',0
	.word	12868
	.byte	4,3,35,128,6,7
	.byte	'MAC_ADDRESS_LOW0',0
	.word	12965
	.byte	4,3,35,132,6,7
	.byte	'MAC_ADDRESS_HIGH1',0
	.word	13143
	.byte	4,3,35,136,6,7
	.byte	'MAC_ADDRESS_LOW1',0
	.word	13239
	.byte	4,3,35,140,6,7
	.byte	'MAC_ADDRESS_HIGH2',0
	.word	13143
	.byte	4,3,35,144,6,7
	.byte	'MAC_ADDRESS_LOW2',0
	.word	13239
	.byte	4,3,35,148,6,7
	.byte	'MAC_ADDRESS_HIGH3',0
	.word	13143
	.byte	4,3,35,152,6,7
	.byte	'MAC_ADDRESS_LOW3',0
	.word	13239
	.byte	4,3,35,156,6,7
	.byte	'MAC_ADDRESS_HIGH4',0
	.word	13143
	.byte	4,3,35,160,6,7
	.byte	'MAC_ADDRESS_LOW4',0
	.word	13239
	.byte	4,3,35,164,6,7
	.byte	'MAC_ADDRESS_HIGH5',0
	.word	13143
	.byte	4,3,35,168,6,7
	.byte	'MAC_ADDRESS_LOW5',0
	.word	13239
	.byte	4,3,35,172,6,7
	.byte	'MAC_ADDRESS_HIGH6',0
	.word	13143
	.byte	4,3,35,176,6,7
	.byte	'MAC_ADDRESS_LOW6',0
	.word	13239
	.byte	4,3,35,180,6,7
	.byte	'MAC_ADDRESS_HIGH7',0
	.word	13143
	.byte	4,3,35,184,6,7
	.byte	'MAC_ADDRESS_LOW7',0
	.word	13239
	.byte	4,3,35,188,6,7
	.byte	'MAC_ADDRESS_HIGH8',0
	.word	13143
	.byte	4,3,35,192,6,7
	.byte	'MAC_ADDRESS_LOW8',0
	.word	13239
	.byte	4,3,35,196,6,7
	.byte	'MAC_ADDRESS_HIGH9',0
	.word	13143
	.byte	4,3,35,200,6,7
	.byte	'MAC_ADDRESS_LOW9',0
	.word	13239
	.byte	4,3,35,204,6,7
	.byte	'MAC_ADDRESS_HIGH10',0
	.word	13143
	.byte	4,3,35,208,6,7
	.byte	'MAC_ADDRESS_LOW10',0
	.word	13239
	.byte	4,3,35,212,6,7
	.byte	'MAC_ADDRESS_HIGH11',0
	.word	13143
	.byte	4,3,35,216,6,7
	.byte	'MAC_ADDRESS_LOW11',0
	.word	13239
	.byte	4,3,35,220,6,7
	.byte	'MAC_ADDRESS_HIGH12',0
	.word	13143
	.byte	4,3,35,224,6,7
	.byte	'MAC_ADDRESS_LOW12',0
	.word	13239
	.byte	4,3,35,228,6,7
	.byte	'MAC_ADDRESS_HIGH13',0
	.word	13143
	.byte	4,3,35,232,6,7
	.byte	'MAC_ADDRESS_LOW13',0
	.word	13239
	.byte	4,3,35,236,6,7
	.byte	'MAC_ADDRESS_HIGH14',0
	.word	13143
	.byte	4,3,35,240,6,7
	.byte	'MAC_ADDRESS_LOW14',0
	.word	13239
	.byte	4,3,35,244,6,7
	.byte	'MAC_ADDRESS_HIGH15',0
	.word	13143
	.byte	4,3,35,248,6,7
	.byte	'MAC_ADDRESS_LOW15',0
	.word	13239
	.byte	4,3,35,252,6,7
	.byte	'MAC_ADDRESS_HIGH16',0
	.word	13143
	.byte	4,3,35,128,7,7
	.byte	'MAC_ADDRESS_LOW16',0
	.word	13239
	.byte	4,3,35,132,7,7
	.byte	'MAC_ADDRESS_HIGH17',0
	.word	13143
	.byte	4,3,35,136,7,7
	.byte	'MAC_ADDRESS_LOW17',0
	.word	13239
	.byte	4,3,35,140,7,7
	.byte	'MAC_ADDRESS_HIGH18',0
	.word	13143
	.byte	4,3,35,144,7,7
	.byte	'MAC_ADDRESS_LOW18',0
	.word	13239
	.byte	4,3,35,148,7,7
	.byte	'MAC_ADDRESS_HIGH19',0
	.word	13143
	.byte	4,3,35,152,7,7
	.byte	'MAC_ADDRESS_LOW19',0
	.word	13239
	.byte	4,3,35,156,7,7
	.byte	'MAC_ADDRESS_HIGH20',0
	.word	13143
	.byte	4,3,35,160,7,7
	.byte	'MAC_ADDRESS_LOW20',0
	.word	13239
	.byte	4,3,35,164,7,7
	.byte	'MAC_ADDRESS_HIGH21',0
	.word	13143
	.byte	4,3,35,168,7,7
	.byte	'MAC_ADDRESS_LOW21',0
	.word	13239
	.byte	4,3,35,172,7,7
	.byte	'MAC_ADDRESS_HIGH22',0
	.word	13143
	.byte	4,3,35,176,7,7
	.byte	'MAC_ADDRESS_LOW22',0
	.word	13239
	.byte	4,3,35,180,7,7
	.byte	'MAC_ADDRESS_HIGH23',0
	.word	13143
	.byte	4,3,35,184,7,7
	.byte	'MAC_ADDRESS_LOW23',0
	.word	13239
	.byte	4,3,35,188,7,7
	.byte	'MAC_ADDRESS_HIGH24',0
	.word	13143
	.byte	4,3,35,192,7,7
	.byte	'MAC_ADDRESS_LOW24',0
	.word	13239
	.byte	4,3,35,196,7,7
	.byte	'MAC_ADDRESS_HIGH25',0
	.word	13143
	.byte	4,3,35,200,7,7
	.byte	'MAC_ADDRESS_LOW25',0
	.word	13239
	.byte	4,3,35,204,7,7
	.byte	'MAC_ADDRESS_HIGH26',0
	.word	13143
	.byte	4,3,35,208,7,7
	.byte	'MAC_ADDRESS_LOW26',0
	.word	13239
	.byte	4,3,35,212,7,7
	.byte	'MAC_ADDRESS_HIGH27',0
	.word	13143
	.byte	4,3,35,216,7,7
	.byte	'MAC_ADDRESS_LOW27',0
	.word	13239
	.byte	4,3,35,220,7,7
	.byte	'MAC_ADDRESS_HIGH28',0
	.word	13143
	.byte	4,3,35,224,7,7
	.byte	'MAC_ADDRESS_LOW28',0
	.word	13239
	.byte	4,3,35,228,7,7
	.byte	'MAC_ADDRESS_HIGH29',0
	.word	13143
	.byte	4,3,35,232,7,7
	.byte	'MAC_ADDRESS_LOW29',0
	.word	13239
	.byte	4,3,35,236,7,7
	.byte	'MAC_ADDRESS_HIGH30',0
	.word	13143
	.byte	4,3,35,240,7,7
	.byte	'MAC_ADDRESS_LOW30',0
	.word	13239
	.byte	4,3,35,244,7,7
	.byte	'MAC_ADDRESS_HIGH31',0
	.word	13143
	.byte	4,3,35,248,7,7
	.byte	'MAC_ADDRESS_LOW31',0
	.word	13239
	.byte	4,3,35,252,7,7
	.byte	'reserved_400',0
	.word	13279
	.byte	128,6,3,35,128,8,7
	.byte	'MMC_CONTROL',0
	.word	13504
	.byte	4,3,35,128,14,7
	.byte	'MMC_RX_INTERRUPT',0
	.word	14250
	.byte	4,3,35,132,14,7
	.byte	'MMC_TX_INTERRUPT',0
	.word	14994
	.byte	4,3,35,136,14,7
	.byte	'MMC_RX_INTERRUPT_MASK',0
	.word	15745
	.byte	4,3,35,140,14,7
	.byte	'MMC_TX_INTERRUPT_MASK',0
	.word	16494
	.byte	4,3,35,144,14,7
	.byte	'TX_OCTET_COUNT_GOOD_BAD',0
	.word	16599
	.byte	4,3,35,148,14,7
	.byte	'TX_PACKET_COUNT_GOOD_BAD',0
	.word	16728
	.byte	4,3,35,152,14,7
	.byte	'TX_BROADCAST_PACKETS_GOOD',0
	.word	16859
	.byte	4,3,35,156,14,7
	.byte	'TX_MULTICAST_PACKETS_GOOD',0
	.word	16990
	.byte	4,3,35,160,14,7
	.byte	'TX_64OCTETS_PACKETS_GOOD_BAD',0
	.word	17125
	.byte	4,3,35,164,14,7
	.byte	'TX_65TO127OCTETS_PACKETS_GOOD_BAD',0
	.word	17269
	.byte	4,3,35,168,14,7
	.byte	'TX_128TO255OCTETS_PACKETS_GOOD_BAD',0
	.word	17415
	.byte	4,3,35,172,14,7
	.byte	'TX_256TO511OCTETS_PACKETS_GOOD_BAD',0
	.word	17561
	.byte	4,3,35,176,14,7
	.byte	'TX_512TO1023OCTETS_PACKETS_GOOD_BAD',0
	.word	17709
	.byte	4,3,35,180,14,7
	.byte	'TX_1024TOMAXOCTETS_PACKETS_GOOD_BAD',0
	.word	17857
	.byte	4,3,35,184,14,7
	.byte	'TX_UNICAST_PACKETS_GOOD_BAD',0
	.word	17991
	.byte	4,3,35,188,14,7
	.byte	'TX_MULTICAST_PACKETS_GOOD_BAD',0
	.word	18127
	.byte	4,3,35,192,14,7
	.byte	'TX_BROADCAST_PACKETS_GOOD_BAD',0
	.word	18263
	.byte	4,3,35,196,14,7
	.byte	'TX_UNDERFLOW_ERROR_PACKETS',0
	.word	18396
	.byte	4,3,35,200,14,7
	.byte	'TX_SINGLE_COLLISION_GOOD_PACKETS',0
	.word	18536
	.byte	4,3,35,204,14,7
	.byte	'TX_MULTIPLE_COLLISION_GOOD_PACKETS',0
	.word	18678
	.byte	4,3,35,208,14,7
	.byte	'TX_DEFERRED_PACKETS',0
	.word	18802
	.byte	4,3,35,212,14,7
	.byte	'TX_LATE_COLLISION_PACKETS',0
	.word	18934
	.byte	4,3,35,216,14,7
	.byte	'TX_EXCESSIVE_COLLISION_PACKETS',0
	.word	19070
	.byte	4,3,35,220,14,7
	.byte	'TX_CARRIER_ERROR_PACKETS',0
	.word	19198
	.byte	4,3,35,224,14,7
	.byte	'TX_OCTET_COUNT_GOOD',0
	.word	19298
	.byte	4,3,35,228,14,7
	.byte	'TX_PACKET_COUNT_GOOD',0
	.word	19422
	.byte	4,3,35,232,14,7
	.byte	'TX_EXCESSIVE_DEFERRAL_ERROR',0
	.word	19555
	.byte	4,3,35,236,14,7
	.byte	'TX_PAUSE_PACKETS',0
	.word	19676
	.byte	4,3,35,240,14,7
	.byte	'TX_VLAN_PACKETS_GOOD',0
	.word	19801
	.byte	4,3,35,244,14,7
	.byte	'TX_OSIZE_PACKETS_GOOD',0
	.word	19927
	.byte	4,3,35,248,14,7
	.byte	'reserved_77C',0
	.word	4812
	.byte	4,3,35,252,14,7
	.byte	'RX_PACKETS_COUNT_GOOD_BAD',0
	.word	20057
	.byte	4,3,35,128,15,7
	.byte	'RX_OCTET_COUNT_GOOD_BAD',0
	.word	20162
	.byte	4,3,35,132,15,7
	.byte	'RX_OCTET_COUNT_GOOD',0
	.word	20262
	.byte	4,3,35,136,15,7
	.byte	'RX_BROADCAST_PACKETS_GOOD',0
	.word	20393
	.byte	4,3,35,140,15,7
	.byte	'RX_MULTICAST_PACKETS_GOOD',0
	.word	20524
	.byte	4,3,35,144,15,7
	.byte	'RX_CRC_ERROR_PACKETS',0
	.word	20650
	.byte	4,3,35,148,15,7
	.byte	'RX_ALIGNMENT_ERROR_PACKETS',0
	.word	20783
	.byte	4,3,35,152,15,7
	.byte	'RX_RUNT_ERROR_PACKETS',0
	.word	20911
	.byte	4,3,35,156,15,7
	.byte	'RX_JABBER_ERROR_PACKETS',0
	.word	21040
	.byte	4,3,35,160,15,7
	.byte	'RX_UNDERSIZE_PACKETS_GOOD',0
	.word	21173
	.byte	4,3,35,164,15,7
	.byte	'RX_OVERSIZE_PACKETS_GOOD',0
	.word	21304
	.byte	4,3,35,168,15,7
	.byte	'RX_64OCTETS_PACKETS_GOOD_BAD',0
	.word	21439
	.byte	4,3,35,172,15,7
	.byte	'RX_65TO127OCTETS_PACKETS_GOOD_BAD',0
	.word	21583
	.byte	4,3,35,176,15,7
	.byte	'RX_128TO255OCTETS_PACKETS_GOOD_BAD',0
	.word	21729
	.byte	4,3,35,180,15,7
	.byte	'RX_256TO511OCTETS_PACKETS_GOOD_BAD',0
	.word	21875
	.byte	4,3,35,184,15,7
	.byte	'RX_512TO1023OCTETS_PACKETS_GOOD_BAD',0
	.word	22023
	.byte	4,3,35,188,15,7
	.byte	'RX_1024TOMAXOCTETS_PACKETS_GOOD_BAD',0
	.word	22171
	.byte	4,3,35,192,15,7
	.byte	'RX_UNICAST_PACKETS_GOOD',0
	.word	22300
	.byte	4,3,35,196,15,7
	.byte	'RX_LENGTH_ERROR_PACKETS',0
	.word	22429
	.byte	4,3,35,200,15,7
	.byte	'RX_OUT_OF_RANGE_TYPE_PACKETS',0
	.word	22565
	.byte	4,3,35,204,15,7
	.byte	'RX_PAUSE_PACKETS',0
	.word	22689
	.byte	4,3,35,208,15,7
	.byte	'RX_FIFO_OVERFLOW_PACKETS',0
	.word	22821
	.byte	4,3,35,212,15,7
	.byte	'RX_VLAN_PACKETS_GOOD_BAD',0
	.word	22954
	.byte	4,3,35,216,15,7
	.byte	'RX_WATCHDOG_ERROR_PACKETS',0
	.word	23085
	.byte	4,3,35,220,15,7
	.byte	'RX_RECEIVE_ERROR_PACKETS',0
	.word	23215
	.byte	4,3,35,224,15,7
	.byte	'RX_CONTROL_PACKETS_GOOD',0
	.word	23343
	.byte	4,3,35,228,15,7
	.byte	'reserved_7E8',0
	.word	4812
	.byte	4,3,35,232,15,7
	.byte	'TX_LPI_USEC_CNTR',0
	.word	23465
	.byte	4,3,35,236,15,7
	.byte	'TX_LPI_TRAN_CNTR',0
	.word	23587
	.byte	4,3,35,240,15,7
	.byte	'RX_LPI_USEC_CNTR',0
	.word	23709
	.byte	4,3,35,244,15,7
	.byte	'RX_LPI_TRAN_CNTR',0
	.word	23831
	.byte	4,3,35,248,15,7
	.byte	'reserved_7FC',0
	.word	4812
	.byte	4,3,35,252,15,7
	.byte	'MMC_IPC_RX_INTERRUPT_MASK',0
	.word	24617
	.byte	4,3,35,128,16,7
	.byte	'reserved_804',0
	.word	4812
	.byte	4,3,35,132,16,7
	.byte	'MMC_IPC_RX_INTERRUPT',0
	.word	25398
	.byte	4,3,35,136,16,7
	.byte	'reserved_80C',0
	.word	4812
	.byte	4,3,35,140,16,7
	.byte	'RXIPV4_GOOD_PACKETS',0
	.word	25526
	.byte	4,3,35,144,16,7
	.byte	'RXIPV4_HEADER_ERROR_PACKETS',0
	.word	25666
	.byte	4,3,35,148,16,7
	.byte	'RXIPV4_NO_PAYLOAD_PACKETS',0
	.word	25803
	.byte	4,3,35,152,16,7
	.byte	'RXIPV4_FRAGMENTED_PACKETS',0
	.word	25939
	.byte	4,3,35,156,16,7
	.byte	'RXIPV4_UDP_CHECKSUM_DISABLED_PACKETS',0
	.word	26087
	.byte	4,3,35,160,16,7
	.byte	'RXIPV6_GOOD_PACKETS',0
	.word	26215
	.byte	4,3,35,164,16,7
	.byte	'RXIPV6_HEADER_ERROR_PACKETS',0
	.word	26355
	.byte	4,3,35,168,16,7
	.byte	'RXIPV6_NO_PAYLOAD_PACKETS',0
	.word	26492
	.byte	4,3,35,172,16,7
	.byte	'RXUDP_GOOD_PACKETS',0
	.word	26618
	.byte	4,3,35,176,16,7
	.byte	'RXUDP_ERROR_PACKETS',0
	.word	26746
	.byte	4,3,35,180,16,7
	.byte	'RXTCP_GOOD_PACKETS',0
	.word	26872
	.byte	4,3,35,184,16,7
	.byte	'RXTCP_ERROR_PACKETS',0
	.word	27000
	.byte	4,3,35,188,16,7
	.byte	'RXICMP_GOOD_PACKETS',0
	.word	27128
	.byte	4,3,35,192,16,7
	.byte	'RXICMP_ERROR_PACKETS',0
	.word	27258
	.byte	4,3,35,196,16,7
	.byte	'reserved_848',0
	.word	5476
	.byte	8,3,35,200,16,7
	.byte	'RXIPV4_GOOD_OCTETS',0
	.word	27362
	.byte	4,3,35,208,16,7
	.byte	'RXIPV4_HEADER_ERROR_OCTETS',0
	.word	27478
	.byte	4,3,35,212,16,7
	.byte	'RXIPV4_NO_PAYLOAD_OCTETS',0
	.word	27591
	.byte	4,3,35,216,16,7
	.byte	'RXIPV4_FRAGMENTED_OCTETS',0
	.word	27703
	.byte	4,3,35,220,16,7
	.byte	'RXIPV4_UDP_CHECKSUM_DISABLE_OCTETS',0
	.word	27826
	.byte	4,3,35,224,16,7
	.byte	'RXIPV6_GOOD_OCTETS',0
	.word	27930
	.byte	4,3,35,228,16,7
	.byte	'RXIPV6_HEADER_ERROR_OCTETS',0
	.word	28046
	.byte	4,3,35,232,16,7
	.byte	'RXIPV6_NO_PAYLOAD_OCTETS',0
	.word	28159
	.byte	4,3,35,236,16,7
	.byte	'RXUDP_GOOD_OCTETS',0
	.word	28261
	.byte	4,3,35,240,16,7
	.byte	'RXUDP_ERROR_OCTETS',0
	.word	28365
	.byte	4,3,35,244,16,7
	.byte	'RXTCP_GOOD_OCTETS',0
	.word	28467
	.byte	4,3,35,248,16,7
	.byte	'RXTCP_ERROR_OCTETS',0
	.word	28571
	.byte	4,3,35,252,16,7
	.byte	'RXICMP_GOOD_OCTETS',0
	.word	28675
	.byte	4,3,35,128,17,7
	.byte	'RXICMP_ERROR_OCTETS',0
	.word	28781
	.byte	4,3,35,132,17,7
	.byte	'reserved_888',0
	.word	28821
	.byte	248,4,3,35,136,17,7
	.byte	'MAC_TIMESTAMP_CONTROL',0
	.word	29372
	.byte	4,3,35,128,22,7
	.byte	'MAC_SUB_SECOND_INCREMENT',0
	.word	29539
	.byte	4,3,35,132,22,7
	.byte	'MAC_SYSTEM_TIME_SECONDS',0
	.word	29640
	.byte	4,3,35,136,22,7
	.byte	'MAC_SYSTEM_TIME_NANOSECONDS',0
	.word	29769
	.byte	4,3,35,140,22,7
	.byte	'MAC_SYSTEM_TIME_SECONDS_UPDATE',0
	.word	29877
	.byte	4,3,35,144,22,7
	.byte	'MAC_SYSTEM_TIME_NANOSECONDS_UPDATE',0
	.word	30008
	.byte	4,3,35,148,22,7
	.byte	'MAC_TIMESTAMP_ADDEND',0
	.word	30107
	.byte	4,3,35,152,22,7
	.byte	'MAC_SYSTEM_TIME_HIGHER_WORD_SECONDS',0
	.word	30245
	.byte	4,3,35,156,22,7
	.byte	'MAC_TIMESTAMP_STATUS',0
	.word	30670
	.byte	4,3,35,160,22,7
	.byte	'reserved_B24',0
	.word	30710
	.byte	12,3,35,164,22,7
	.byte	'MAC_TX_TIMESTAMP_STATUS_NANOSECONDS',0
	.word	30816
	.byte	4,3,35,176,22,7
	.byte	'MAC_TX_TIMESTAMP_STATUS_SECONDS',0
	.word	30929
	.byte	4,3,35,180,22,7
	.byte	'reserved_B38',0
	.word	9838
	.byte	24,3,35,184,22,7
	.byte	'MAC_TIMESTAMP_INGRESS_ASYM_CORR',0
	.word	31041
	.byte	4,3,35,208,22,7
	.byte	'MAC_TIMESTAMP_EGRESS_ASYM_CORR',0
	.word	31152
	.byte	4,3,35,212,22,7
	.byte	'MAC_TIMESTAMP_INGRESS_CORR_NANOSECOND',0
	.word	31268
	.byte	4,3,35,216,22,7
	.byte	'MAC_TIMESTAMP_EGRESS_CORR_NANOSECOND',0
	.word	31383
	.byte	4,3,35,220,22,7
	.byte	'MAC_TIMESTAMP_INGRESS_CORR_SUBNANOSEC',0
	.word	31547
	.byte	4,3,35,224,22,7
	.byte	'MAC_TIMESTAMP_EGRESS_CORR_SUBNANOSEC',0
	.word	31710
	.byte	4,3,35,228,22,7
	.byte	'reserved_B68',0
	.word	5476
	.byte	8,3,35,232,22,7
	.byte	'MAC_PPS_CONTROL',0
	.word	32152
	.byte	4,3,35,240,22,7
	.byte	'reserved_B74',0
	.word	30710
	.byte	12,3,35,244,22,7
	.byte	'MAC_PPS0_TARGET_TIME_SECONDS',0
	.word	32261
	.byte	4,3,35,128,23,7
	.byte	'MAC_PPS0_TARGET_TIME_NANOSECONDS',0
	.word	32394
	.byte	4,3,35,132,23,7
	.byte	'MAC_PPS0_INTERVAL',0
	.word	32493
	.byte	4,3,35,136,23,7
	.byte	'MAC_PPS0_WIDTH',0
	.word	32591
	.byte	4,3,35,140,23,7
	.byte	'reserved_B90',0
	.word	32631
	.byte	112,3,35,144,23,7
	.byte	'MTL_OPERATION_MODE',0
	.word	32858
	.byte	4,3,35,128,24,7
	.byte	'reserved_C04',0
	.word	5690
	.byte	28,3,35,132,24,7
	.byte	'MTL_INTERRUPT_STATUS',0
	.word	33095
	.byte	4,3,35,160,24,7
	.byte	'reserved_C24',0
	.word	30710
	.byte	12,3,35,164,24,7
	.byte	'MTL_RXQ_DMA_MAP0',0
	.word	33516
	.byte	4,3,35,176,24,7
	.byte	'reserved_C34',0
	.word	33556
	.byte	204,1,3,35,180,24,7
	.byte	'MTL_TXQ0',0
	.word	34589
	.byte	28,3,35,128,26,7
	.byte	'reserved_D1C',0
	.word	34594
	.byte	16,3,35,156,26,7
	.byte	'MTL_Q0',0
	.word	34954
	.byte	4,3,35,172,26,7
	.byte	'MTL_RXQ0',0
	.word	35985
	.byte	16,3,35,176,26,7
	.byte	'MTL_TXQ1',0
	.word	37616
	.byte	40,3,35,192,26,7
	.byte	'reserved_D68',0
	.word	4812
	.byte	4,3,35,232,26,7
	.byte	'MTL_Q1',0
	.word	37970
	.byte	4,3,35,236,26,7
	.byte	'MTL_RXQ1',0
	.word	38996
	.byte	16,3,35,240,26,7
	.byte	'MTL_TXQ2',0
	.word	39001
	.byte	40,3,35,128,27,7
	.byte	'reserved_DA8',0
	.word	4812
	.byte	4,3,35,168,27,7
	.byte	'MTL_Q2',0
	.word	39006
	.byte	4,3,35,172,27,7
	.byte	'MTL_RXQ2',0
	.word	39011
	.byte	16,3,35,176,27,7
	.byte	'MTL_TXQ3',0
	.word	39016
	.byte	40,3,35,192,27,7
	.byte	'reserved_DE8',0
	.word	4812
	.byte	4,3,35,232,27,7
	.byte	'MTL_Q3',0
	.word	39021
	.byte	4,3,35,236,27,7
	.byte	'MTL_RXQ3',0
	.word	39026
	.byte	16,3,35,240,27,7
	.byte	'reserved_E00',0
	.word	39031
	.byte	128,4,3,35,128,28,7
	.byte	'DMA_MODE',0
	.word	39270
	.byte	4,3,35,128,32,7
	.byte	'DMA_SYSBUS_MODE',0
	.word	39610
	.byte	4,3,35,132,32,7
	.byte	'DMA_INTERRUPT_STATUS',0
	.word	39862
	.byte	4,3,35,136,32,7
	.byte	'DMA_DEBUG_STATUS0',0
	.word	40101
	.byte	4,3,35,140,32,7
	.byte	'DMA_DEBUG_STATUS1',0
	.word	40235
	.byte	4,3,35,144,32,7
	.byte	'reserved_1014',0
	.word	40275
	.byte	236,1,3,35,148,32,7
	.byte	'DMA_CH',0
	.word	44201
	.byte	128,4,3,35,128,34,7
	.byte	'reserved_1300',0
	.word	44206
	.byte	128,26,3,35,128,38,7
	.byte	'CLC',0
	.word	44297
	.byte	4,3,35,128,64,7
	.byte	'ID',0
	.word	44417
	.byte	4,3,35,132,64,7
	.byte	'GPCTL',0
	.word	44734
	.byte	4,3,35,136,64,7
	.byte	'ACCEN0',0
	.word	45304
	.byte	4,3,35,140,64,7
	.byte	'ACCEN1',0
	.word	45394
	.byte	4,3,35,144,64,7
	.byte	'KRST0',0
	.word	45518
	.byte	4,3,35,148,64,7
	.byte	'KRST1',0
	.word	45623
	.byte	4,3,35,152,64,7
	.byte	'KRSTCLR',0
	.word	45730
	.byte	4,3,35,156,64,7
	.byte	'ACCEND',0
	.word	46514
	.byte	32,3,35,160,64,7
	.byte	'SKEWCTL',0
	.word	46628
	.byte	4,3,35,192,64,7
	.byte	'reserved_2044',0
	.word	46668
	.byte	188,1,3,35,196,64,0,14
	.word	46679
.L744:
	.byte	9
	.word	54950
.L747:
	.byte	8
	.word	183
.L749:
	.byte	8
	.word	183
.L906:
	.byte	24,7,62,9,1,25
	.byte	'ETH_MODE_DOWN',0,0,25
	.byte	'ETH_MODE_ACTIVE',0,1,0,24,2,212,3,9,1,25
	.byte	'ETH_17_GETHMACV2_CTRL_NOT_INITIALIZED',0,0,25
	.byte	'ETH_17_GETHMACV2_CTRL_INITIALIZED',0,1,0,6,2,171,4,9,12,7
	.byte	'EthControllerMode',0
	.word	54970
	.byte	1,2,35,0,7
	.byte	'PrevEthControllerMode',0
	.word	54970
	.byte	1,2,35,1,7
	.byte	'CtrlConfigStatus',0
	.word	55010
	.byte	1,2,35,2,7
	.byte	'EthUnicastMacAddress',0
	.word	764
	.byte	6,2,35,3,7
	.byte	'AddressFilterOpenStat',0
	.word	183
	.byte	1,2,35,9,0,6,2,248,4,9,8,7
	.byte	'Count',0
	.word	297
	.byte	4,2,35,0,7
	.byte	'DemReportedCount',0
	.word	297
	.byte	4,2,35,4,0,6,2,130,5,9,64,7
	.byte	'RxFramesLostCounter',0
	.word	55245
	.byte	8,2,35,0,7
	.byte	'CRCErrorFrameCounter',0
	.word	55245
	.byte	8,2,35,8,7
	.byte	'UnderSizeFrameCounter',0
	.word	55245
	.byte	8,2,35,16,7
	.byte	'OverSizeFrameCounter',0
	.word	55245
	.byte	8,2,35,24,7
	.byte	'AlignmentErrorFrameCounter',0
	.word	55245
	.byte	8,2,35,32,7
	.byte	'SingleCollisionCounter',0
	.word	55245
	.byte	8,2,35,40,7
	.byte	'MultipleCollisionCounter',0
	.word	55245
	.byte	8,2,35,48,7
	.byte	'LateCollisionCounter',0
	.word	55245
	.byte	8,2,35,56,0,6,2,222,3,9,4,7
	.byte	'BuffLengthReqstd',0
	.word	318
	.byte	2,2,35,0,7
	.byte	'BuffStatus',0
	.word	183
	.byte	1,2,35,2,0
.L823:
	.byte	9
	.word	55552
	.byte	9
	.word	55605
	.byte	6,2,251,3,18,16,7
	.byte	'TDES0',0
	.word	297
	.byte	4,2,35,0,7
	.byte	'TDES1',0
	.word	297
	.byte	4,2,35,4,7
	.byte	'TDES2',0
	.word	297
	.byte	4,2,35,8,7
	.byte	'TDES3',0
	.word	297
	.byte	4,2,35,12,0,14
	.word	55615
.L1107:
	.byte	9
	.word	55682
	.byte	9
	.word	55687
	.byte	6,2,151,4,18,16,7
	.byte	'RDES0',0
	.word	297
	.byte	4,2,35,0,7
	.byte	'RDES1',0
	.word	297
	.byte	4,2,35,4,7
	.byte	'RDES2',0
	.word	297
	.byte	4,2,35,8,7
	.byte	'RDES3',0
	.word	297
	.byte	4,2,35,12,0,14
	.word	55697
.L1122:
	.byte	9
	.word	55764
	.byte	9
	.word	55769
	.byte	6,2,193,4,9,8,7
	.byte	'CurrTxDmaDescIdx',0
	.word	318
	.byte	2,2,35,0,7
	.byte	'CnfrmTxDmaDescIdx',0
	.word	318
	.byte	2,2,35,2,7
	.byte	'CurrQFront',0
	.word	318
	.byte	2,2,35,4,7
	.byte	'CurrQRear',0
	.word	318
	.byte	2,2,35,6,0,9
	.word	55779
	.byte	6,2,212,4,9,2,7
	.byte	'CurrRxDmaDescIdx',0
	.word	318
	.byte	2,2,35,0,0,9
	.word	55883
	.byte	6,2,235,4,9,4,7
	.byte	'TxDescBufMapIdx',0
	.word	318
	.byte	2,2,35,0,7
	.byte	'FrameTxInitiated',0
	.word	183
	.byte	1,2,35,2,7
	.byte	'TxConfirmReq',0
	.word	183
	.byte	1,2,35,3,0
.L825:
	.byte	9
	.word	55921
	.byte	9
	.word	56001
	.byte	9
	.word	318
	.byte	9
	.word	56011
	.byte	14
	.word	183
	.byte	9
	.word	56021
	.byte	9
	.word	56026
.L1417:
	.byte	6,2,144,5,9,36,7
	.byte	'EthTxBuffTablePtr',0
	.word	55610
	.byte	4,2,35,0,7
	.byte	'EthDmaTxDescPtr',0
	.word	55692
	.byte	4,2,35,4,7
	.byte	'EthDmaRxDescPtr',0
	.word	55774
	.byte	4,2,35,8,7
	.byte	'EthRunTmTxChnlDataPtr',0
	.word	55878
	.byte	4,2,35,12,7
	.byte	'EthRunTmRxChnlDataPtr',0
	.word	55916
	.byte	4,2,35,16,7
	.byte	'EthTxDescBufMapStPtr',0
	.word	56006
	.byte	4,2,35,20,7
	.byte	'EthTxBuffQueuePtr',0
	.word	56016
	.byte	4,2,35,24,7
	.byte	'EthRxBufferPtr',0
	.word	56031
	.byte	4,2,35,28,7
	.byte	'EthTxBufferPtr',0
	.word	56031
	.byte	4,2,35,32,0,9
	.word	56036
	.byte	6,2,168,5,9,80,7
	.byte	'EthRunTimeOpertnData',0
	.word	55093
	.byte	12,2,35,0,7
	.byte	'EthStatisticsCounters',0
	.word	55293
	.byte	64,2,35,12,7
	.byte	'EthBuffDescPtr',0
	.word	56287
	.byte	4,2,35,76,0,8
	.word	56292
.L752:
	.byte	9
	.word	56384
.L759:
	.byte	8
	.word	183
.L761:
	.byte	8
	.word	183
.L763:
	.byte	8
	.word	183
.L765:
	.byte	8
	.word	56011
.L779:
	.byte	8
	.word	183
.L781:
	.byte	8
	.word	183
.L783:
	.byte	8
	.word	183
.L785:
	.byte	8
	.word	318
.L1338:
	.byte	9
	.word	773
	.byte	6,3,168,4,9,8,7
	.byte	'EthCoreCtrlPtr',0
	.word	56434
	.byte	4,2,35,0,7
	.byte	'EthMaxControllers',0
	.word	183
	.byte	1,2,35,4,0,9
	.word	56439
	.byte	10,24
	.word	56497
	.byte	11,5,0,6,3,180,4,9,28,7
	.byte	'EthCoreAdd',0
	.word	56502
	.byte	24,2,35,0,7
	.byte	'EthNodeIdxMapPtr',0
	.word	1669
	.byte	4,2,35,24,0,8
	.word	56511
.L1418:
	.byte	9
	.word	56564
.L798:
	.byte	8
	.word	56569
	.byte	8
	.word	56439
.L802:
	.byte	9
	.word	56579
.L805:
	.byte	9
	.word	56292
.L810:
	.byte	24,8,101,9,1,25
	.byte	'BUFREQ_OK',0,0,25
	.byte	'BUFREQ_E_NOT_OK',0,1,25
	.byte	'BUFREQ_E_BUSY',0,2,25
	.byte	'BUFREQ_E_OVFL',0,3,0
.L812:
	.byte	8
	.word	183
.L814:
	.byte	8
	.word	183
	.byte	9
	.word	297
.L816:
	.byte	8
	.word	56672
	.byte	9
	.word	1669
.L818:
	.byte	8
	.word	56682
.L820:
	.byte	8
	.word	56011
	.byte	8
	.word	56036
.L830:
	.byte	9
	.word	56697
	.byte	14
	.word	183
	.byte	8
	.word	56707
.L832:
	.byte	9
	.word	56712
.L852:
	.byte	8
	.word	183
.L854:
	.byte	8
	.word	297
.L856:
	.byte	8
	.word	318
.L858:
	.byte	8
	.word	183
.L860:
	.byte	8
	.word	318
.L862:
	.byte	8
	.word	605
.L868:
	.byte	8
	.word	183
.L870:
	.byte	8
	.word	183
	.byte	24,7,70,9,1,25
	.byte	'ETH_RECEIVED',0,0,25
	.byte	'ETH_NOT_RECEIVED',0,1,25
	.byte	'ETH_RECEIVED_MORE_DATA_AVAILABLE',0,2,0,9
	.word	56762
.L872:
	.byte	8
	.word	56837
.L882:
	.byte	8
	.word	183
.L884:
	.byte	8
	.word	1669
	.byte	14
	.word	46679
	.byte	8
	.word	56857
.L894:
	.byte	9
	.word	56862
.L897:
	.byte	8
	.word	183
.L902:
	.byte	8
	.word	183
.L904:
	.byte	8
	.word	54970
.L914:
	.byte	8
	.word	183
	.byte	9
	.word	54970
.L916:
	.byte	8
	.word	56892
.L921:
	.byte	8
	.word	183
.L923:
	.byte	8
	.word	605
.L938:
	.byte	8
	.word	183
.L940:
	.byte	8
	.word	605
	.byte	24,7,79,9,1,25
	.byte	'ETH_ADD_TO_FILTER',0,0,25
	.byte	'ETH_REMOVE_FROM_FILTER',0,1,0
.L942:
	.byte	8
	.word	56922
	.byte	26
	.byte	'SchM_Enter_Eth_17_GEthMacV2_TxDescData',0,9,78,13,1,1,1,1,26
	.byte	'SchM_Exit_Eth_17_GEthMacV2_TxDescData',0,9,98,13,1,1,1,1,26
	.byte	'SchM_Enter_Eth_17_GEthMacV2_TxBufIdx',0,9,118,13,1,1,1,1,26
	.byte	'SchM_Exit_Eth_17_GEthMacV2_TxBufIdx',0,9,138,1,13,1,1,1,1,26
	.byte	'SchM_Enter_Eth_17_GEthMacV2_TxDescDataISR',0,9,160,1,13,1,1,1,1,26
	.byte	'SchM_Exit_Eth_17_GEthMacV2_TxDescDataISR',0,9,182,1,13,1,1,1,1,9
	.word	183
	.byte	15
	.byte	'EthIf_RxIndication',0,10,47,31,1,1,1,1,4
	.byte	'CtrlIdx',0,10,49,11
	.word	183
	.byte	4
	.byte	'FrameType',0,10,50,19
	.word	318
	.byte	4
	.byte	'IsBroadcast',0,10,51,13
	.word	183
	.byte	4
	.byte	'PhysAddrPtr',0,10,52,48
	.word	605
	.byte	4
	.byte	'DataPtr',0,10,53,53
	.word	57262
	.byte	4
	.byte	'LenByte',0,10,54,12
	.word	318
	.byte	0,15
	.byte	'EthIf_TxConfirmation',0,10,58,31,1,1,1,1,4
	.byte	'CtrlIdx',0,10,60,11
	.word	183
	.byte	4
	.byte	'BufIdx',0,10,61,11
	.word	183
	.byte	4
	.byte	'ret',0,10,62,17
	.word	183
	.byte	0,15
	.byte	'EthIf_CtrlModeIndication',0,10,66,31,1,1,1,1,4
	.byte	'CtrlIdx',0,10,68,12
	.word	183
	.byte	4
	.byte	'CtrlMode',0,10,69,18
	.word	54970
	.byte	0,15
	.byte	'EthTrcv_WriteMiiIndication',0,11,39,13,1,1,1,1,4
	.byte	'CtrlIdx',0,11,39,47
	.word	183
	.byte	4
	.byte	'TrcvIdx',0,11,39,62
	.word	183
	.byte	4
	.byte	'RegIdx',0,11,39,77
	.word	183
	.byte	0,15
	.byte	'EthTrcv_ReadMiiIndication',0,11,40,13,1,1,1,1,4
	.byte	'CtrlIdx',0,11,40,46
	.word	183
	.byte	4
	.byte	'TrcvIdx',0,11,40,61
	.word	183
	.byte	4
	.byte	'RegIdx',0,11,40,76
	.word	183
	.byte	4
	.byte	'RegVal',0,11,40,90
	.word	183
	.byte	0
.L970:
	.byte	8
	.word	183
.L972:
	.byte	8
	.word	56389
.L977:
	.byte	8
	.word	183
.L979:
	.byte	8
	.word	318
.L989:
	.byte	8
	.word	1499
.L991:
	.byte	8
	.word	56589
.L1002:
	.byte	8
	.word	1499
.L1005:
	.byte	8
	.word	1499
.L1019:
	.byte	8
	.word	1499
.L1030:
	.byte	8
	.word	1499
.L1037:
	.byte	8
	.word	1499
.L1046:
	.byte	8
	.word	1499
.L1050:
	.byte	8
	.word	56589
	.byte	17
	.word	1509
	.byte	18
	.word	1552
	.byte	5,0
.L1054:
	.byte	8
	.word	183
.L1067:
	.byte	8
	.word	1499
.L1070:
	.byte	8
	.word	1499
.L1084:
	.byte	8
	.word	183
	.byte	6,2,162,4,18,8,7
	.byte	'AddrHigh',0
	.word	13143
	.byte	4,2,35,0,7
	.byte	'AddrLow',0
	.word	13239
	.byte	4,2,35,4,0,14
	.word	57818
.L1089:
	.byte	9
	.word	57860
.L1092:
	.byte	8
	.word	1499
.L1096:
	.byte	8
	.word	1499
.L1102:
	.byte	8
	.word	1499
.L1118:
	.byte	8
	.word	1499
.L1132:
	.byte	8
	.word	1499
.L1138:
	.byte	8
	.word	1499
.L1145:
	.byte	8
	.word	183
.L1147:
	.byte	8
	.word	297
.L1149:
	.byte	8
	.word	318
.L1151:
	.byte	8
	.word	183
.L1153:
	.byte	8
	.word	318
.L1155:
	.byte	8
	.word	605
.L1181:
	.byte	8
	.word	183
.L1200:
	.byte	8
	.word	183
.L1202:
	.byte	8
	.word	183
.L1220:
	.byte	8
	.word	183
.L1222:
	.byte	8
	.word	183
	.byte	17
	.word	1587
	.byte	18
	.word	1625
	.byte	18
	.word	1642
	.byte	5,0,17
	.word	1679
	.byte	18
	.word	1717
	.byte	18
	.word	1734
	.byte	5,0,17
	.word	1761
	.byte	18
	.word	1810
	.byte	5,0,17
	.word	1842
	.byte	18
	.word	1885
	.byte	18
	.word	1903
	.byte	5,0,17
	.word	1938
	.byte	18
	.word	1981
	.byte	18
	.word	1999
	.byte	5,0
.L1261:
	.byte	8
	.word	183
.L1263:
	.byte	8
	.word	56589
	.byte	17
	.word	2029
	.byte	18
	.word	2076
	.byte	5,0
.L1266:
	.byte	8
	.word	183
.L1268:
	.byte	8
	.word	605
.L1278:
	.byte	8
	.word	183
.L1280:
	.byte	8
	.word	605
.L1287:
	.byte	8
	.word	183
.L1289:
	.byte	8
	.word	605
	.byte	14
	.word	57818
	.byte	8
	.word	58087
.L1291:
	.byte	9
	.word	58092
.L1303:
	.byte	8
	.word	297
.L1311:
	.byte	8
	.word	183
.L1313:
	.byte	8
	.word	183
.L1333:
	.byte	8
	.word	183
.L1340:
	.byte	8
	.word	183
.L1347:
	.byte	8
	.word	1499
.L1354:
	.byte	8
	.word	1499
	.byte	8
	.word	318
	.byte	9
	.word	58137
.L1364:
	.byte	8
	.word	58142
.L1366:
	.byte	8
	.word	56011
.L1368:
	.byte	8
	.word	56011
.L1370:
	.byte	8
	.word	318
.L1374:
	.byte	8
	.word	318
.L1376:
	.byte	8
	.word	56011
.L1378:
	.byte	8
	.word	56011
.L1380:
	.byte	8
	.word	56011
.L1382:
	.byte	8
	.word	318
.L1385:
	.byte	8
	.word	318
.L1389:
	.byte	8
	.word	1499
	.byte	27,1,9
	.word	58202
	.byte	28
	.byte	'__codeptr',0,2,1,1
	.word	58204
	.byte	28
	.byte	'boolean',0,12,102,29
	.word	183
	.byte	28
	.byte	'uint8',0,12,106,29
	.word	183
	.byte	28
	.byte	'uint16',0,12,110,29
	.word	318
	.byte	28
	.byte	'uint32',0,12,114,29
	.word	297
	.byte	2
	.byte	'unsigned long long int',0,8,7,28
	.byte	'uint64',0,12,119,29
	.word	58287
	.byte	2
	.byte	'char',0,1,6,28
	.byte	'sint8',0,12,123,29
	.word	58328
	.byte	2
	.byte	'short int',0,2,5,28
	.byte	'sint16',0,12,127,29
	.word	58350
	.byte	2
	.byte	'long int',0,4,5,28
	.byte	'sint32',0,12,132,1,29
	.word	58378
	.byte	2
	.byte	'long long int',0,8,5,28
	.byte	'sint64',0,12,139,1,29
	.word	58406
	.byte	2
	.byte	'float',0,4,4,28
	.byte	'float32',0,12,168,1,29
	.word	58439
	.byte	28
	.byte	'StatusType',0,13,70,25
	.word	183
	.byte	28
	.byte	'Std_ReturnType',0,13,109,16
	.word	183
	.byte	28
	.byte	'PduIdType',0,14,37,21
	.word	183
	.byte	28
	.byte	'PduLengthType',0,14,41,22
	.word	318
	.byte	28
	.byte	'BufReq_ReturnType',0,8,107,3
	.word	56594
	.byte	28
	.byte	'SduDataPtrType',0,8,189,1,40
	.word	1669
	.byte	24,8,204,1,9,1,25
	.byte	'TP_DATACONF',0,0,25
	.byte	'TP_DATARETRY',0,1,25
	.byte	'TP_CONFPENDING',0,2,0,28
	.byte	'TpDataStateType',0,8,216,1,3
	.word	58597
	.byte	28
	.byte	'Eth_FrameType',0,7,54,16
	.word	318
	.byte	28
	.byte	'Eth_DataType',0,7,58,15
	.word	183
	.byte	28
	.byte	'Eth_ModeType',0,7,66,2
	.word	54970
	.byte	28
	.byte	'Eth_RxStatusType',0,7,75,3
	.word	56762
	.byte	28
	.byte	'Eth_FilterActionType',0,7,83,3
	.word	56922
	.byte	28
	.byte	'Eth_BufIdxType',0,7,105,16
	.word	297
	.byte	28
	.byte	'Dcm_SecLevelType',0,15,45,15
	.word	183
	.byte	28
	.byte	'Dcm_SesCtrlType',0,15,50,15
	.word	183
	.byte	28
	.byte	'Dcm_ProtocolType',0,15,54,15
	.word	183
	.byte	28
	.byte	'Dem_EventIdType',0,15,175,1,16
	.word	318
	.byte	28
	.byte	'Dem_EventStatusType',0,15,178,1,15
	.word	183
	.byte	28
	.byte	'Dem_UdsStatusByteType',0,15,202,1,15
	.word	183
	.byte	28
	.byte	'Dem_IndicatorStatusType',0,15,216,1,15
	.word	183
	.byte	28
	.byte	'ABSActive_IDT',0,15,151,3,15
	.word	183
	.byte	28
	.byte	'ABSFailed_IDT',0,15,152,3,15
	.word	183
	.byte	28
	.byte	'ABS_EBDFailed_IDT',0,15,153,3,15
	.word	183
	.byte	28
	.byte	'ABS_FLWheelDirection_IDT',0,15,154,3,15
	.word	183
	.byte	28
	.byte	'ABS_FLWheelSpeedInvalid_IDT',0,15,155,3,15
	.word	183
	.byte	28
	.byte	'ABS_FLWheelSpeedKPH_IDT',0,15,156,3,16
	.word	318
	.byte	28
	.byte	'ABS_FLWheelSpeedRCSts_IDT',0,15,157,3,15
	.word	183
	.byte	28
	.byte	'ABS_FLWheelSpeedRC_IDT',0,15,158,3,16
	.word	318
	.byte	28
	.byte	'ABS_FRWheelDirection_IDT',0,15,159,3,15
	.word	183
	.byte	28
	.byte	'ABS_FRWheelSpeedInvalid_IDT',0,15,160,3,15
	.word	183
	.byte	28
	.byte	'ABS_FRWheelSpeedKPH_IDT',0,15,161,3,16
	.word	318
	.byte	28
	.byte	'ABS_FRWheelSpeedRCSts_IDT',0,15,162,3,15
	.word	183
	.byte	28
	.byte	'ABS_FRWheelSpeedRC_IDT',0,15,163,3,16
	.word	318
	.byte	28
	.byte	'ABS_FWSpeMCUKPH_AliveCounter_IDT',0,15,164,3,15
	.word	183
	.byte	28
	.byte	'ABS_FWSpeMCUKPH_CheckSum_IDT',0,15,165,3,15
	.word	183
	.byte	28
	.byte	'ABS_HAZActive_IDT',0,15,166,3,15
	.word	183
	.byte	28
	.byte	'ABS_LowBrakeFluid_IDT',0,15,167,3,15
	.word	183
	.byte	28
	.byte	'ABS_RLWheelDirection_IDT',0,15,168,3,15
	.word	183
	.byte	28
	.byte	'ABS_RLWheelSpeedInvalid_IDT',0,15,169,3,15
	.word	183
	.byte	28
	.byte	'ABS_RLWheelSpeedKPH_IDT',0,15,170,3,16
	.word	318
	.byte	28
	.byte	'ABS_RLWheelSpeedRCSts_IDT',0,15,171,3,15
	.word	183
	.byte	28
	.byte	'ABS_RLWheelSpeedRC_IDT',0,15,172,3,16
	.word	318
	.byte	28
	.byte	'ABS_RRWheelDirection_IDT',0,15,173,3,15
	.word	183
	.byte	28
	.byte	'ABS_RRWheelSpeedInvalid_IDT',0,15,174,3,15
	.word	183
	.byte	28
	.byte	'ABS_RRWheelSpeedKPH_IDT',0,15,175,3,16
	.word	318
	.byte	28
	.byte	'ABS_RRWheelSpeedRCSts_IDT',0,15,176,3,15
	.word	183
	.byte	28
	.byte	'ABS_RRWheelSpeedRC_IDT',0,15,177,3,16
	.word	318
	.byte	28
	.byte	'ABS_RWSpeMCUKPH_AliveCounter_IDT',0,15,178,3,15
	.word	183
	.byte	28
	.byte	'ABS_RWSpeMCUKPH_CheckSum_IDT',0,15,179,3,15
	.word	183
	.byte	28
	.byte	'ABS_Status_AliveCounter_IDT',0,15,180,3,15
	.word	183
	.byte	28
	.byte	'ABS_Status_CheckSum_IDT',0,15,181,3,15
	.word	183
	.byte	28
	.byte	'ABS_VehicleSpeedInvalid_IDT',0,15,182,3,15
	.word	183
	.byte	28
	.byte	'ABS_VehicleSpeed_IDT',0,15,183,3,16
	.word	318
	.byte	28
	.byte	'ABS_WheelSpeMCURC_AliveCounter_IDT',0,15,184,3,15
	.word	183
	.byte	28
	.byte	'ABS_WheelSpeMCURC_CheckSum_IDT',0,15,185,3,15
	.word	183
	.byte	28
	.byte	'ACC_ObjDispSts_IDT',0,15,197,3,15
	.word	183
	.byte	6,15,198,3,9,36,7
	.byte	'ADAS_ACC_SpdUnit',0
	.word	183
	.byte	1,2,35,0,7
	.byte	'ADAS_ACC_TargetSpeed',0
	.word	183
	.byte	1,2,35,1,7
	.byte	'ADAS_ACC_OperatingSts',0
	.word	183
	.byte	1,2,35,2,7
	.byte	'ADAS_ACC_TimeGapLevel',0
	.word	183
	.byte	1,2,35,3,7
	.byte	'ADAS_ACC_DistanceLevel',0
	.word	183
	.byte	1,2,35,4,7
	.byte	'ADAS_ACC_ObjDispSts',0
	.word	183
	.byte	1,2,35,5,7
	.byte	'ADAS_ACC_TakeOverReq',0
	.word	183
	.byte	1,2,35,6,7
	.byte	'ADAS_AccelerationReq',0
	.word	58439
	.byte	4,2,35,8,7
	.byte	'ADAS_MaxSoftAcceleration',0
	.word	58439
	.byte	4,2,35,12,7
	.byte	'ADAS_MinSoftAcceleration',0
	.word	58439
	.byte	4,2,35,16,7
	.byte	'ADAS_IBS_StopReq',0
	.word	183
	.byte	1,2,35,20,7
	.byte	'ADAS_IBS_CarStarting',0
	.word	183
	.byte	1,2,35,21,7
	.byte	'ADAS_ACC_BrakePreferred',0
	.word	183
	.byte	1,2,35,22,7
	.byte	'ADAS_IBS_MinBreakReq',0
	.word	183
	.byte	1,2,35,23,7
	.byte	'ADAS_VLCShutDownReq',0
	.word	183
	.byte	1,2,35,24,7
	.byte	'ADAS_VLCModeReq',0
	.word	183
	.byte	1,2,35,25,7
	.byte	'ACC_AdtUpperJerkLimit',0
	.word	58439
	.byte	4,2,35,26,7
	.byte	'ACC_AdtLowerJerkLimit',0
	.word	58439
	.byte	4,2,35,30,7
	.byte	'ACC_TxtInfoForDriver',0
	.word	183
	.byte	1,2,35,34,7
	.byte	'ACC_DriveoffReq',0
	.word	183
	.byte	1,2,35,35,0,28
	.byte	'ACC_Output',0,15,220,3,3
	.word	60232
	.byte	28
	.byte	'ACC_TakeOverReq_IDT',0,15,222,3,15
	.word	183
	.byte	28
	.byte	'ACU_AirbagWarningStatus_IDT',0,15,224,3,15
	.word	183
	.byte	28
	.byte	'ACU_AliveCounter_IDT',0,15,225,3,15
	.word	183
	.byte	28
	.byte	'ACU_CheckSum_IDT',0,15,226,3,15
	.word	183
	.byte	28
	.byte	'ACU_CoDAirbagStatus_IDT',0,15,227,3,15
	.word	183
	.byte	28
	.byte	'ACU_CoDSeatOccupSensorStat_IDT',0,15,228,3,15
	.word	183
	.byte	28
	.byte	'ACU_CoDSeatbeltBucklestatus_IDT',0,15,229,3,15
	.word	183
	.byte	28
	.byte	'ACU_CoDSeatbletPTighten_IDT',0,15,230,3,15
	.word	183
	.byte	28
	.byte	'ACU_CrashFrontOutputSts_IDT',0,15,231,3,15
	.word	183
	.byte	28
	.byte	'ACU_CrashLeftOutputSts_IDT',0,15,232,3,15
	.word	183
	.byte	28
	.byte	'ACU_CrashRearOutputSts_IDT',0,15,233,3,15
	.word	183
	.byte	28
	.byte	'ACU_CrashRightOutputSts_IDT',0,15,234,3,15
	.word	183
	.byte	28
	.byte	'ACU_CrashSts_IDT',0,15,235,3,15
	.word	183
	.byte	28
	.byte	'ACU_DAirbagStatus_IDT',0,15,236,3,15
	.word	183
	.byte	28
	.byte	'ACU_DSeatOccupSensorStat_IDT',0,15,237,3,15
	.word	183
	.byte	28
	.byte	'ACU_DSeatbeltBucklestatus_IDT',0,15,238,3,15
	.word	183
	.byte	28
	.byte	'ACU_DSeatbletPTighten_IDT',0,15,239,3,15
	.word	183
	.byte	28
	.byte	'ACU_LCABsts_IDT',0,15,240,3,15
	.word	183
	.byte	28
	.byte	'ACU_LPSeatOccupSensorStat_IDT',0,15,241,3,15
	.word	183
	.byte	28
	.byte	'ACU_LPSeatbeltBucklestatus_IDT',0,15,242,3,15
	.word	183
	.byte	28
	.byte	'ACU_LSABsts_IDT',0,15,243,3,15
	.word	183
	.byte	28
	.byte	'ACU_MPSeatOccupSensorStat_IDT',0,15,244,3,15
	.word	183
	.byte	28
	.byte	'ACU_MPSeatbeltBucklestatus_IDT',0,15,245,3,15
	.word	183
	.byte	28
	.byte	'ACU_RCABsts_IDT',0,15,246,3,15
	.word	183
	.byte	28
	.byte	'ACU_RPSeatOccupSensorStat_IDT',0,15,247,3,15
	.word	183
	.byte	28
	.byte	'ACU_RPSeatbeltBucklestatus_IDT',0,15,248,3,15
	.word	183
	.byte	28
	.byte	'ACU_RSABsts_IDT',0,15,249,3,15
	.word	183
	.byte	28
	.byte	'ADAS_01_Checksum_IDT',0,15,250,3,15
	.word	183
	.byte	28
	.byte	'ADAS_01_RollingCounter_IDT',0,15,251,3,15
	.word	183
	.byte	28
	.byte	'ADAS_02_Checksum_IDT',0,15,252,3,15
	.word	183
	.byte	28
	.byte	'ADAS_02_RollingCounter_IDT',0,15,253,3,15
	.word	183
	.byte	28
	.byte	'ADAS_03_Checksum_IDT',0,15,254,3,15
	.word	183
	.byte	28
	.byte	'ADAS_03_RollingCounter_IDT',0,15,255,3,15
	.word	183
	.byte	28
	.byte	'ADAS_ACC_DistanceLevel_IDT',0,15,129,4,15
	.word	183
	.byte	28
	.byte	'ADAS_ACC_OperatingSts_IDT',0,15,131,4,15
	.word	183
	.byte	28
	.byte	'ADAS_ACC_SpdUnit_IDT',0,15,132,4,15
	.word	183
	.byte	28
	.byte	'ADAS_ACC_TargetSpeed_IDT',0,15,134,4,15
	.word	183
	.byte	28
	.byte	'ADAS_ACC_TimeGapLevel_IDT',0,15,135,4,15
	.word	183
	.byte	28
	.byte	'ADAS_AEB_TgtDecel_ReqValue_IDT',0,15,139,4,16
	.word	318
	.byte	28
	.byte	'ADAS_AccelerationReq_IDT',0,15,159,4,16
	.word	318
	.byte	6,15,160,4,9,20,7
	.byte	'ADAS_AEB_TgtDecel_ReqValue',0
	.word	58439
	.byte	4,2,35,0,7
	.byte	'ADAS_AEB_AbpReq',0
	.word	183
	.byte	1,2,35,4,7
	.byte	'ADAS_IBS_EBAReq',0
	.word	183
	.byte	1,2,35,5,7
	.byte	'AEB_AWB_Level',0
	.word	183
	.byte	1,2,35,6,7
	.byte	'AEB_ABA_Req',0
	.word	183
	.byte	1,2,35,7,7
	.byte	'AEB_VehHldReq',0
	.word	183
	.byte	1,2,35,8,7
	.byte	'AEB_TgtDecel_Req',0
	.word	183
	.byte	1,2,35,9,7
	.byte	'AEB_AWB_Req',0
	.word	183
	.byte	1,2,35,10,7
	.byte	'ADAS_AEB_AbaLevel',0
	.word	183
	.byte	1,2,35,11,7
	.byte	'ADAS_AEB_FuncSWResp',0
	.word	183
	.byte	1,2,35,12,7
	.byte	'AEB_FuncSts',0
	.word	183
	.byte	1,2,35,13,7
	.byte	'AEB_VehActive',0
	.word	183
	.byte	1,2,35,14,7
	.byte	'AEB_VRUActive',0
	.word	183
	.byte	1,2,35,15,7
	.byte	'AEB_ErrorSts',0
	.word	183
	.byte	1,2,35,16,7
	.byte	'AEB_FCW_SnvtyResp',0
	.word	183
	.byte	1,2,35,17,7
	.byte	'AEB_FCW_Warning',0
	.word	183
	.byte	1,2,35,18,0,28
	.byte	'AEB_OutPut',0,15,178,4,3
	.word	62223
	.byte	6,15,180,4,9,24,7
	.byte	'ADAS_LSS_AssidFormResp',0
	.word	183
	.byte	1,2,35,0,7
	.byte	'ADAS_LSS_AngCmdReqPortnValue',0
	.word	58439
	.byte	4,2,35,2,7
	.byte	'ADAS_EPS_TargetSteeringAngle',0
	.word	58439
	.byte	4,2,35,6,7
	.byte	'ADAS_EPS_Vibration_Req',0
	.word	183
	.byte	1,2,35,10,7
	.byte	'ADAS_LSS_VoiceWarn',0
	.word	183
	.byte	1,2,35,11,7
	.byte	'ADAS_LSS_HandsoffWarn',0
	.word	183
	.byte	1,2,35,12,7
	.byte	'ADAS_LSS_FuncResp',0
	.word	183
	.byte	1,2,35,13,7
	.byte	'ADAS_EPS_AngReqSts',0
	.word	183
	.byte	1,2,35,14,7
	.byte	'ADAS_LSS_LeLineTrackingSts',0
	.word	183
	.byte	1,2,35,15,7
	.byte	'ADAS_LSS_RiLineTrackingSts',0
	.word	183
	.byte	1,2,35,16,7
	.byte	'ADAS_LSS_Available',0
	.word	183
	.byte	1,2,35,17,7
	.byte	'ADAS_LSS_FunSts',0
	.word	183
	.byte	1,2,35,18,7
	.byte	'ADAS_LSS_ErrSts',0
	.word	183
	.byte	1,2,35,19,7
	.byte	'ADAS_LSS_WarnFromResp',0
	.word	183
	.byte	1,2,35,20,7
	.byte	'FC_CalibrationSts',0
	.word	183
	.byte	1,2,35,21,7
	.byte	'FC_BlockageSts',0
	.word	183
	.byte	1,2,35,22,0,28
	.byte	'LSS_Output',0,15,198,4,3
	.word	62647
	.byte	6,15,200,4,9,12,7
	.byte	'ADAS_TSR_SWSts',0
	.word	183
	.byte	1,2,35,0,7
	.byte	'TSR_SLWSwtResp',0
	.word	183
	.byte	1,2,35,1,7
	.byte	'ADAS_TSR_OperationSts',0
	.word	183
	.byte	1,2,35,2,7
	.byte	'ADAS_TSR_SpeedLimit',0
	.word	183
	.byte	1,2,35,3,7
	.byte	'TSR_TrafSign',0
	.word	183
	.byte	1,2,35,4,7
	.byte	'TSR_SpdAssistInfoDisp',0
	.word	183
	.byte	1,2,35,5,7
	.byte	'TSR_Warning_offset',0
	.word	183
	.byte	1,2,35,6,7
	.byte	'TSR_SLWVisualWarn',0
	.word	183
	.byte	1,2,35,7,7
	.byte	'TSR_SLWVoiceWarn',0
	.word	183
	.byte	1,2,35,8,0,28
	.byte	'TSR_Output',0,15,211,4,3
	.word	63160
	.byte	28
	.byte	'ADAS_EPS_AngReqSts_IDT',0,15,223,4,15
	.word	183
	.byte	28
	.byte	'ADAS_EPS_TargetSteeringAngle_IDT',0,15,224,4,16
	.word	318
	.byte	28
	.byte	'ADAS_EPS_Vibration_Req_IDT',0,15,225,4,15
	.word	183
	.byte	28
	.byte	'ADAS_LSS_AngCmdReqPortnValue_IDT',0,15,235,4,16
	.word	318
	.byte	28
	.byte	'ADAS_LSS_AssidFormResp_IDT',0,15,236,4,15
	.word	183
	.byte	28
	.byte	'ADAS_LSS_FuncResp_IDT',0,15,240,4,15
	.word	183
	.byte	28
	.byte	'ADAS_LSS_HandsoffWarn_IDT',0,15,241,4,15
	.word	183
	.byte	28
	.byte	'ADAS_LSS_LeLineTrackingSts_IDT',0,15,242,4,15
	.word	183
	.byte	28
	.byte	'ADAS_LSS_RiLineTrackingSts_IDT',0,15,243,4,15
	.word	183
	.byte	28
	.byte	'ADAS_LSS_VoiceWarn_IDT',0,15,244,4,15
	.word	183
	.byte	28
	.byte	'ADAS_MaxSoftAcceleration_IDT',0,15,247,4,16
	.word	318
	.byte	28
	.byte	'ADAS_MinSoftAcceleration_IDT',0,15,248,4,16
	.word	318
	.byte	10,16
	.word	183
	.byte	11,15,0,28
	.byte	'serial_number_16',0,15,170,5,15
	.word	63871
	.byte	6,15,171,5,9,84,7
	.byte	'time_stamp',0
	.word	58287
	.byte	8,2,35,0,7
	.byte	'frame_index',0
	.word	297
	.byte	4,2,35,8,7
	.byte	'p0_x',0
	.word	58439
	.byte	4,2,35,12,7
	.byte	'p0_y',0
	.word	58439
	.byte	4,2,35,16,7
	.byte	'p1_x',0
	.word	58439
	.byte	4,2,35,20,7
	.byte	'p1_y',0
	.word	58439
	.byte	4,2,35,24,7
	.byte	'p2_x',0
	.word	58439
	.byte	4,2,35,28,7
	.byte	'p2_y',0
	.word	58439
	.byte	4,2,35,32,7
	.byte	'p3_x',0
	.word	58439
	.byte	4,2,35,36,7
	.byte	'p3_y',0
	.word	58439
	.byte	4,2,35,40,7
	.byte	'width',0
	.word	58439
	.byte	4,2,35,44,7
	.byte	'depth',0
	.word	58439
	.byte	4,2,35,48,7
	.byte	'direction',0
	.word	183
	.byte	1,2,35,52,7
	.byte	'slot_type',0
	.word	183
	.byte	1,2,35,53,7
	.byte	'slot_status',0
	.word	183
	.byte	1,2,35,54,7
	.byte	'slot_detection_type',0
	.word	183
	.byte	1,2,35,55,7
	.byte	'slot_occupied',0
	.word	183
	.byte	1,2,35,56,7
	.byte	'quality',0
	.word	183
	.byte	1,2,35,57,7
	.byte	'angle',0
	.word	58439
	.byte	4,2,35,58,7
	.byte	'lane_width',0
	.word	58439
	.byte	4,2,35,62,7
	.byte	'tracking_id',0
	.word	183
	.byte	1,2,35,66,7
	.byte	'serial_number',0
	.word	63880
	.byte	16,2,35,67,0,28
	.byte	'ParkingSlot',0,15,195,5,3
	.word	63906
	.byte	10,16
	.word	183
	.byte	11,15,0,6,15,197,5,9,88,7
	.byte	'replan_counter',0
	.word	183
	.byte	1,2,35,0,7
	.byte	'planning_slot',0
	.word	63906
	.byte	84,2,35,4,0,28
	.byte	'PlanningSlotLocked',0,15,201,5,3
	.word	64333
	.byte	6,15,203,5,9,40,7
	.byte	'x',0
	.word	58439
	.byte	4,2,35,0,7
	.byte	'y',0
	.word	58439
	.byte	4,2,35,4,7
	.byte	'heading',0
	.word	58439
	.byte	4,2,35,8,7
	.byte	'arc_length_to_end',0
	.word	58439
	.byte	4,2,35,12,7
	.byte	'curve',0
	.word	58439
	.byte	4,2,35,16,7
	.byte	'steering_angle',0
	.word	58439
	.byte	4,2,35,20,7
	.byte	'maxvel',0
	.word	58439
	.byte	4,2,35,24,7
	.byte	'acc',0
	.word	58439
	.byte	4,2,35,28,7
	.byte	'speed',0
	.word	58439
	.byte	4,2,35,32,7
	.byte	'time_to_end',0
	.word	58439
	.byte	4,2,35,36,0,28
	.byte	'TrajectoryPoint',0,15,215,5,3
	.word	64415
	.byte	6,15,217,5,9,112,7
	.byte	'replan_counter',0
	.word	183
	.byte	1,2,35,0,7
	.byte	'trajectory_id',0
	.word	183
	.byte	1,2,35,1,7
	.byte	'trajectory_point_id',0
	.word	297
	.byte	4,2,35,2,7
	.byte	'cur_vehicle_brake',0
	.word	58439
	.byte	4,2,35,6,7
	.byte	'exp_vehicle_brake',0
	.word	58439
	.byte	4,2,35,10,7
	.byte	'cur_vehicle_throttle',0
	.word	58439
	.byte	4,2,35,14,7
	.byte	'exp_vehicle_throttle',0
	.word	58439
	.byte	4,2,35,18,7
	.byte	'cur_vehicle_lon_acc',0
	.word	58439
	.byte	4,2,35,22,7
	.byte	'exp_vehicle_lon_acc',0
	.word	58439
	.byte	4,2,35,26,7
	.byte	'cur_vehicle_gear',0
	.word	183
	.byte	1,2,35,30,7
	.byte	'exp_vehicle_gear',0
	.word	183
	.byte	1,2,35,31,7
	.byte	'exp_point',0
	.word	64415
	.byte	40,2,35,32,7
	.byte	'cur_point',0
	.word	64415
	.byte	40,2,35,72,0,28
	.byte	'TrackingPointsDebug',0,15,232,5,3
	.word	64617
	.byte	6,15,234,5,9,4,7
	.byte	'tracking_error_status',0
	.word	183
	.byte	1,2,35,0,7
	.byte	'cur_trajectory_finish',0
	.word	183
	.byte	1,2,35,1,7
	.byte	'points_to_end',0
	.word	183
	.byte	1,2,35,2,0,28
	.byte	'TrackingState',0,15,239,5,3
	.word	64991
	.byte	10,240,7
	.word	63906
	.byte	11,11,0,28
	.byte	'slot_set_12',0,15,241,5,21
	.word	65106
	.byte	6,15,242,5,9,136,8,7
	.byte	'time_stamp',0
	.word	58287
	.byte	8,2,35,0,7
	.byte	'time_stamp_slot',0
	.word	58287
	.byte	8,2,35,8,7
	.byte	'frame_index',0
	.word	297
	.byte	4,2,35,16,7
	.byte	'slot_cnt',0
	.word	183
	.byte	1,2,35,20,7
	.byte	'slot_set',0
	.word	65116
	.byte	240,7,2,35,24,0,28
	.byte	'ParkingSlotSet',0,15,249,5,3
	.word	65137
	.byte	10,240,7
	.word	63906
	.byte	11,11,0,28
	.byte	'APA_EPS_TargetSteeringAngle_IDT',0,15,136,6,16
	.word	318
	.byte	28
	.byte	'APA_WCB_BrakeControlReq_IDT',0,15,154,6,15
	.word	183
	.byte	28
	.byte	'ARS_CFGSTATE_CRC16_Checksum_IDT',0,15,147,7,16
	.word	318
	.byte	28
	.byte	'ARS_CFGSTATE_Mode_IDT',0,15,148,7,15
	.word	183
	.byte	28
	.byte	'ARS_CFGSTATE_MsgCounter_IDT',0,15,149,7,15
	.word	183
	.byte	28
	.byte	'ARS_CFGSTATE_SensorID_CFGflag_IDT',0,15,150,7,15
	.word	183
	.byte	28
	.byte	'ARS_CFGSTATE_SensorID_IDT',0,15,151,7,15
	.word	183
	.byte	28
	.byte	'ARS_CFGSTATE_VehParCoverDamping_IDT',0,15,152,7,16
	.word	318
	.byte	28
	.byte	'ARS_CFGSTATE_VehParLatPos_IDT',0,15,153,7,16
	.word	318
	.byte	28
	.byte	'ARS_CFGSTATE_VehParLongPos_IDT',0,15,154,7,16
	.word	318
	.byte	28
	.byte	'ARS_CFGSTATE_VehParSteeringRatio_IDT',0,15,155,7,16
	.word	318
	.byte	28
	.byte	'ARS_CFGSTATE_VehParVertPos_IDT',0,15,156,7,16
	.word	318
	.byte	28
	.byte	'ARS_CFGSTATE_VehParWheelBase_IDT',0,15,157,7,16
	.word	318
	.byte	28
	.byte	'ARS_CFGSTATE_VehParYawAngle_IDT',0,15,158,7,16
	.word	318
	.byte	28
	.byte	'ARS_CFGST_TmeSynEnFl_IDT',0,15,159,7,15
	.word	183
	.byte	28
	.byte	'ARS_CFGST_VehParStrRatio_CFGfl_IDT',0,15,160,7,15
	.word	183
	.byte	28
	.byte	'ARS_CFGST_VehPrAxLdDistr0_IDT',0,15,161,7,16
	.word	318
	.byte	28
	.byte	'ARS_CFGST_VehPrAxLdDstr_CFGfl_IDT',0,15,162,7,15
	.word	183
	.byte	28
	.byte	'ARS_CFGST_VehPrCntrGrvHght_CFGfl_IDT',0,15,163,7,15
	.word	183
	.byte	28
	.byte	'ARS_CFGST_VehPrCntrOfGrvHght_IDT',0,15,164,7,16
	.word	318
	.byte	28
	.byte	'ARS_CFGST_VehPrCvrDmp_CFGfl_IDT',0,15,165,7,15
	.word	183
	.byte	28
	.byte	'ARS_CFGST_VehPrLatPos_CFGfl_IDT',0,15,166,7,15
	.word	183
	.byte	28
	.byte	'ARS_CFGST_VehPrLngPosCoG_CFGfl_IDT',0,15,167,7,15
	.word	183
	.byte	28
	.byte	'ARS_CFGST_VehPrLngPosCoG_IDT',0,15,168,7,16
	.word	318
	.byte	28
	.byte	'ARS_CFGST_VehPrLngPos_CFGfl_IDT',0,15,169,7,15
	.word	183
	.byte	28
	.byte	'ARS_CFGST_VehPrSnsrOri_CFGfl_IDT',0,15,170,7,15
	.word	183
	.byte	28
	.byte	'ARS_CFGST_VehPrSnsrOri_IDT',0,15,171,7,15
	.word	183
	.byte	28
	.byte	'ARS_CFGST_VehPrTrWdFrnt_CFGfl_IDT',0,15,172,7,15
	.word	183
	.byte	28
	.byte	'ARS_CFGST_VehPrTrWdRear_CFGfl_IDT',0,15,173,7,15
	.word	183
	.byte	28
	.byte	'ARS_CFGST_VehPrTrkWdthFrnt_IDT',0,15,174,7,16
	.word	318
	.byte	28
	.byte	'ARS_CFGST_VehPrTrkWdthRear_IDT',0,15,175,7,16
	.word	318
	.byte	28
	.byte	'ARS_CFGST_VehPrVehWght_CFGfl_IDT',0,15,176,7,15
	.word	183
	.byte	28
	.byte	'ARS_CFGST_VehPrVehWght_IDT',0,15,177,7,16
	.word	318
	.byte	28
	.byte	'ARS_CFGST_VehPrVrtPos_CFGfl_IDT',0,15,178,7,15
	.word	183
	.byte	28
	.byte	'ARS_CFGST_VehPrWhlBs_CFGfl_IDT',0,15,179,7,15
	.word	183
	.byte	28
	.byte	'ARS_CFGST_VehPrYwAng_CFGfl_IDT',0,15,180,7,15
	.word	183
	.byte	28
	.byte	'ARS_CFG_ProtoclFlag_P_IDT',0,15,181,7,15
	.word	183
	.byte	28
	.byte	'ARS_CFG_VParPitchAngle_CFGflag_IDT',0,15,182,7,15
	.word	183
	.byte	28
	.byte	'ARS_CFG_VParPitchAngle_IDT',0,15,183,7,16
	.word	318
	.byte	28
	.byte	'ARS_OD_AabsXStd_Obj_00_IDT',0,15,184,7,15
	.word	183
	.byte	28
	.byte	'ARS_OD_AabsXStd_Obj_01_IDT',0,15,185,7,15
	.word	183
	.byte	28
	.byte	'ARS_OD_AabsXStd_Obj_02_IDT',0,15,186,7,15
	.word	183
	.byte	28
	.byte	'ARS_OD_AabsXStd_Obj_03_IDT',0,15,187,7,15
	.word	183
	.byte	28
	.byte	'ARS_OD_AabsXStd_Obj_04_IDT',0,15,188,7,15
	.word	183
	.byte	28
	.byte	'ARS_OD_AabsXStd_Obj_05_IDT',0,15,189,7,15
	.word	183
	.byte	28
	.byte	'ARS_OD_AabsXStd_Obj_06_IDT',0,15,190,7,15
	.word	183
	.byte	28
	.byte	'ARS_OD_AabsXStd_Obj_07_IDT',0,15,191,7,15
	.word	183
	.byte	28
	.byte	'ARS_OD_AabsXStd_Obj_08_IDT',0,15,192,7,15
	.word	183
	.byte	28
	.byte	'ARS_OD_AabsXStd_Obj_09_IDT',0,15,193,7,15
	.word	183
	.byte	28
	.byte	'ARS_OD_AabsXStd_Obj_10_IDT',0,15,194,7,15
	.word	183
	.byte	28
	.byte	'ARS_OD_AabsXStd_Obj_11_IDT',0,15,195,7,15
	.word	183
	.byte	28
	.byte	'ARS_OD_AabsXStd_Obj_12_IDT',0,15,196,7,15
	.word	183
	.byte	28
	.byte	'ARS_OD_AabsXStd_Obj_13_IDT',0,15,197,7,15
	.word	183
	.byte	28
	.byte	'ARS_OD_AabsXStd_Obj_14_IDT',0,15,198,7,15
	.word	183
	.byte	28
	.byte	'ARS_OD_AabsXStd_Obj_15_IDT',0,15,199,7,15
	.word	183
	.byte	28
	.byte	'ARS_OD_AabsXStd_Obj_16_IDT',0,15,200,7,15
	.word	183
	.byte	28
	.byte	'ARS_OD_AabsXStd_Obj_17_IDT',0,15,201,7,15
	.word	183
	.byte	28
	.byte	'ARS_OD_AabsXStd_Obj_18_IDT',0,15,202,7,15
	.word	183
	.byte	28
	.byte	'ARS_OD_AabsXStd_Obj_19_IDT',0,15,203,7,15
	.word	183
	.byte	28
	.byte	'ARS_OD_AabsXStd_Obj_20_IDT',0,15,204,7,15
	.word	183
	.byte	28
	.byte	'ARS_OD_AabsXStd_Obj_21_IDT',0,15,205,7,15
	.word	183
	.byte	28
	.byte	'ARS_OD_AabsXStd_Obj_22_IDT',0,15,206,7,15
	.word	183
	.byte	28
	.byte	'ARS_OD_AabsXStd_Obj_23_IDT',0,15,207,7,15
	.word	183
	.byte	28
	.byte	'ARS_OD_AabsXStd_Obj_24_IDT',0,15,208,7,15
	.word	183
	.byte	28
	.byte	'ARS_OD_AabsXStd_Obj_25_IDT',0,15,209,7,15
	.word	183
	.byte	28
	.byte	'ARS_OD_AabsXStd_Obj_26_IDT',0,15,210,7,15
	.word	183
	.byte	28
	.byte	'ARS_OD_AabsXStd_Obj_27_IDT',0,15,211,7,15
	.word	183
	.byte	28
	.byte	'ARS_OD_AabsXStd_Obj_28_IDT',0,15,212,7,15
	.word	183
	.byte	28
	.byte	'ARS_OD_AabsXStd_Obj_29_IDT',0,15,213,7,15
	.word	183
	.byte	28
	.byte	'ARS_OD_AabsXStd_Obj_30_IDT',0,15,214,7,15
	.word	183
	.byte	28
	.byte	'ARS_OD_AabsXStd_Obj_31_IDT',0,15,215,7,15
	.word	183
	.byte	28
	.byte	'ARS_OD_AabsXStd_Obj_32_IDT',0,15,216,7,15
	.word	183
	.byte	28
	.byte	'ARS_OD_AabsXStd_Obj_33_IDT',0,15,217,7,15
	.word	183
	.byte	28
	.byte	'ARS_OD_AabsXStd_Obj_34_IDT',0,15,218,7,15
	.word	183
	.byte	28
	.byte	'ARS_OD_AabsXStd_Obj_35_IDT',0,15,219,7,15
	.word	183
	.byte	28
	.byte	'ARS_OD_AabsXStd_Obj_36_IDT',0,15,220,7,15
	.word	183
	.byte	28
	.byte	'ARS_OD_AabsXStd_Obj_37_IDT',0,15,221,7,15
	.word	183
	.byte	28
	.byte	'ARS_OD_AabsXStd_Obj_38_IDT',0,15,222,7,15
	.word	183
	.byte	28
	.byte	'ARS_OD_AabsXStd_Obj_39_IDT',0,15,223,7,15
	.word	183
	.byte	28
	.byte	'ARS_OD_AabsXStd_Obj_40_IDT',0,15,224,7,15
	.word	183
	.byte	28
	.byte	'ARS_OD_AabsXStd_Obj_41_IDT',0,15,225,7,15
	.word	183
	.byte	28
	.byte	'ARS_OD_AabsXStd_Obj_42_IDT',0,15,226,7,15
	.word	183
	.byte	28
	.byte	'ARS_OD_AabsXStd_Obj_43_IDT',0,15,227,7,15
	.word	183
	.byte	28
	.byte	'ARS_OD_AabsXStd_Obj_44_IDT',0,15,228,7,15
	.word	183
	.byte	28
	.byte	'ARS_OD_AabsXStd_Obj_45_IDT',0,15,229,7,15
	.word	183
	.byte	28
	.byte	'ARS_OD_AabsXStd_Obj_46_IDT',0,15,230,7,15
	.word	183
	.byte	28
	.byte	'ARS_OD_AabsXStd_Obj_47_IDT',0,15,231,7,15
	.word	183
	.byte	28
	.byte	'ARS_OD_AabsXStd_Obj_48_IDT',0,15,232,7,15
	.word	183
	.byte	28
	.byte	'ARS_OD_AabsXStd_Obj_49_IDT',0,15,233,7,15
	.word	183
	.byte	28
	.byte	'ARS_OD_AabsXStd_Obj_50_IDT',0,15,234,7,15
	.word	183
	.byte	28
	.byte	'ARS_OD_AabsXStd_Obj_51_IDT',0,15,235,7,15
	.word	183
	.byte	28
	.byte	'ARS_OD_AabsXStd_Obj_52_IDT',0,15,236,7,15
	.word	183
	.byte	28
	.byte	'ARS_OD_AabsXStd_Obj_53_IDT',0,15,237,7,15
	.word	183
	.byte	28
	.byte	'ARS_OD_AabsXStd_Obj_54_IDT',0,15,238,7,15
	.word	183
	.byte	28
	.byte	'ARS_OD_AabsXStd_Obj_55_IDT',0,15,239,7,15
	.word	183
	.byte	28
	.byte	'ARS_OD_AabsXStd_Obj_56_IDT',0,15,240,7,15
	.word	183
	.byte	28
	.byte	'ARS_OD_AabsXStd_Obj_57_IDT',0,15,241,7,15
	.word	183
	.byte	28
	.byte	'ARS_OD_AabsXStd_Obj_58_IDT',0,15,242,7,15
	.word	183
	.byte	28
	.byte	'ARS_OD_AabsXStd_Obj_59_IDT',0,15,243,7,15
	.word	183
	.byte	28
	.byte	'ARS_OD_AabsX_Obj_00_IDT',0,15,244,7,16
	.word	318
	.byte	28
	.byte	'ARS_OD_AabsX_Obj_01_IDT',0,15,245,7,16
	.word	318
	.byte	28
	.byte	'ARS_OD_AabsX_Obj_02_IDT',0,15,246,7,16
	.word	318
	.byte	28
	.byte	'ARS_OD_AabsX_Obj_03_IDT',0,15,247,7,16
	.word	318
	.byte	28
	.byte	'ARS_OD_AabsX_Obj_04_IDT',0,15,248,7,16
	.word	318
	.byte	28
	.byte	'ARS_OD_AabsX_Obj_05_IDT',0,15,249,7,16
	.word	318
	.byte	28
	.byte	'ARS_OD_AabsX_Obj_06_IDT',0,15,250,7,16
	.word	318
	.byte	28
	.byte	'ARS_OD_AabsX_Obj_07_IDT',0,15,251,7,16
	.word	318
	.byte	28
	.byte	'ARS_OD_AabsX_Obj_08_IDT',0,15,252,7,16
	.word	318
	.byte	28
	.byte	'ARS_OD_AabsX_Obj_09_IDT',0,15,253,7,16
	.word	318
	.byte	28
	.byte	'ARS_OD_AabsX_Obj_10_IDT',0,15,254,7,16
	.word	318
	.byte	28
	.byte	'ARS_OD_AabsX_Obj_11_IDT',0,15,255,7,16
	.word	318
	.byte	28
	.byte	'ARS_OD_AabsX_Obj_12_IDT',0,15,128,8,16
	.word	318
	.byte	28
	.byte	'ARS_OD_AabsX_Obj_13_IDT',0,15,129,8,16
	.word	318
	.byte	28
	.byte	'ARS_OD_AabsX_Obj_14_IDT',0,15,130,8,16
	.word	318
	.byte	28
	.byte	'ARS_OD_AabsX_Obj_15_IDT',0,15,131,8,16
	.word	318
	.byte	28
	.byte	'ARS_OD_AabsX_Obj_16_IDT',0,15,132,8,16
	.word	318
	.byte	28
	.byte	'ARS_OD_AabsX_Obj_17_IDT',0,15,133,8,16
	.word	318
	.byte	28
	.byte	'ARS_OD_AabsX_Obj_18_IDT',0,15,134,8,16
	.word	318
	.byte	28
	.byte	'ARS_OD_AabsX_Obj_19_IDT',0,15,135,8,16
	.word	318
	.byte	28
	.byte	'ARS_OD_AabsX_Obj_20_IDT',0,15,136,8,16
	.word	318
	.byte	28
	.byte	'ARS_OD_AabsX_Obj_21_IDT',0,15,137,8,16
	.word	318
	.byte	28
	.byte	'ARS_OD_AabsX_Obj_22_IDT',0,15,138,8,16
	.word	318
	.byte	28
	.byte	'ARS_OD_AabsX_Obj_23_IDT',0,15,139,8,16
	.word	318
	.byte	28
	.byte	'ARS_OD_AabsX_Obj_24_IDT',0,15,140,8,16
	.word	318
	.byte	28
	.byte	'ARS_OD_AabsX_Obj_25_IDT',0,15,141,8,16
	.word	318
	.byte	28
	.byte	'ARS_OD_AabsX_Obj_26_IDT',0,15,142,8,16
	.word	318
	.byte	28
	.byte	'ARS_OD_AabsX_Obj_27_IDT',0,15,143,8,16
	.word	318
	.byte	28
	.byte	'ARS_OD_AabsX_Obj_28_IDT',0,15,144,8,16
	.word	318
	.byte	28
	.byte	'ARS_OD_AabsX_Obj_29_IDT',0,15,145,8,16
	.word	318
	.byte	28
	.byte	'ARS_OD_AabsX_Obj_30_IDT',0,15,146,8,16
	.word	318
	.byte	28
	.byte	'ARS_OD_AabsX_Obj_31_IDT',0,15,147,8,16
	.word	318
	.byte	28
	.byte	'ARS_OD_AabsX_Obj_32_IDT',0,15,148,8,16
	.word	318
	.byte	28
	.byte	'ARS_OD_AabsX_Obj_33_IDT',0,15,149,8,16
	.word	318
	.byte	28
	.byte	'ARS_OD_AabsX_Obj_34_IDT',0,15,150,8,16
	.word	318
	.byte	28
	.byte	'ARS_OD_AabsX_Obj_35_IDT',0,15,151,8,16
	.word	318
	.byte	28
	.byte	'ARS_OD_AabsX_Obj_36_IDT',0,15,152,8,16
	.word	318
	.byte	28
	.byte	'ARS_OD_AabsX_Obj_37_IDT',0,15,153,8,16
	.word	318
	.byte	28
	.byte	'ARS_OD_AabsX_Obj_38_IDT',0,15,154,8,16
	.word	318
	.byte	28
	.byte	'ARS_OD_AabsX_Obj_39_IDT',0,15,155,8,16
	.word	318
	.byte	28
	.byte	'ARS_OD_AabsX_Obj_40_IDT',0,15,156,8,16
	.word	318
	.byte	28
	.byte	'ARS_OD_AabsX_Obj_41_IDT',0,15,157,8,16
	.word	318
	.byte	28
	.byte	'ARS_OD_AabsX_Obj_42_IDT',0,15,158,8,16
	.word	318
	.byte	28
	.byte	'ARS_OD_AabsX_Obj_43_IDT',0,15,159,8,16
	.word	318
	.byte	28
	.byte	'ARS_OD_AabsX_Obj_44_IDT',0,15,160,8,16
	.word	318
	.byte	28
	.byte	'ARS_OD_AabsX_Obj_45_IDT',0,15,161,8,16
	.word	318
	.byte	28
	.byte	'ARS_OD_AabsX_Obj_46_IDT',0,15,162,8,16
	.word	318
	.byte	28
	.byte	'ARS_OD_AabsX_Obj_47_IDT',0,15,163,8,16
	.word	318
	.byte	28
	.byte	'ARS_OD_AabsX_Obj_48_IDT',0,15,164,8,16
	.word	318
	.byte	28
	.byte	'ARS_OD_AabsX_Obj_49_IDT',0,15,165,8,16
	.word	318
	.byte	28
	.byte	'ARS_OD_AabsX_Obj_50_IDT',0,15,166,8,16
	.word	318
	.byte	28
	.byte	'ARS_OD_AabsX_Obj_51_IDT',0,15,167,8,16
	.word	318
	.byte	28
	.byte	'ARS_OD_AabsX_Obj_52_IDT',0,15,168,8,16
	.word	318
	.byte	28
	.byte	'ARS_OD_AabsX_Obj_53_IDT',0,15,169,8,16
	.word	318
	.byte	28
	.byte	'ARS_OD_AabsX_Obj_54_IDT',0,15,170,8,16
	.word	318
	.byte	28
	.byte	'ARS_OD_AabsX_Obj_55_IDT',0,15,171,8,16
	.word	318
	.byte	28
	.byte	'ARS_OD_AabsX_Obj_56_IDT',0,15,172,8,16
	.word	318
	.byte	28
	.byte	'ARS_OD_AabsX_Obj_57_IDT',0,15,173,8,16
	.word	318
	.byte	28
	.byte	'ARS_OD_AabsX_Obj_58_IDT',0,15,174,8,16
	.word	318
	.byte	28
	.byte	'ARS_OD_AabsX_Obj_59_IDT',0,15,175,8,16
	.word	318
	.byte	28
	.byte	'ARS_OD_AabsYStd_Obj_00_IDT',0,15,176,8,15
	.word	183
	.byte	28
	.byte	'ARS_OD_AabsYStd_Obj_01_IDT',0,15,177,8,15
	.word	183
	.byte	28
	.byte	'ARS_OD_AabsYStd_Obj_02_IDT',0,15,178,8,15
	.word	183
	.byte	28
	.byte	'ARS_OD_AabsYStd_Obj_03_IDT',0,15,179,8,15
	.word	183
	.byte	28
	.byte	'ARS_OD_AabsYStd_Obj_04_IDT',0,15,180,8,15
	.word	183
	.byte	28
	.byte	'ARS_OD_AabsYStd_Obj_05_IDT',0,15,181,8,15
	.word	183
	.byte	28
	.byte	'ARS_OD_AabsYStd_Obj_06_IDT',0,15,182,8,15
	.word	183
	.byte	28
	.byte	'ARS_OD_AabsYStd_Obj_07_IDT',0,15,183,8,15
	.word	183
	.byte	28
	.byte	'ARS_OD_AabsYStd_Obj_08_IDT',0,15,184,8,15
	.word	183
	.byte	28
	.byte	'ARS_OD_AabsYStd_Obj_09_IDT',0,15,185,8,15
	.word	183
	.byte	28
	.byte	'ARS_OD_AabsYStd_Obj_10_IDT',0,15,186,8,15
	.word	183
	.byte	28
	.byte	'ARS_OD_AabsYStd_Obj_11_IDT',0,15,187,8,15
	.word	183
	.byte	28
	.byte	'ARS_OD_AabsYStd_Obj_12_IDT',0,15,188,8,15
	.word	183
	.byte	28
	.byte	'ARS_OD_AabsYStd_Obj_13_IDT',0,15,189,8,15
	.word	183
	.byte	28
	.byte	'ARS_OD_AabsYStd_Obj_14_IDT',0,15,190,8,15
	.word	183
	.byte	28
	.byte	'ARS_OD_AabsYStd_Obj_15_IDT',0,15,191,8,15
	.word	183
	.byte	28
	.byte	'ARS_OD_AabsYStd_Obj_16_IDT',0,15,192,8,15
	.word	183
	.byte	28
	.byte	'ARS_OD_AabsYStd_Obj_17_IDT',0,15,193,8,15
	.word	183
	.byte	28
	.byte	'ARS_OD_AabsYStd_Obj_18_IDT',0,15,194,8,15
	.word	183
	.byte	28
	.byte	'ARS_OD_AabsYStd_Obj_19_IDT',0,15,195,8,15
	.word	183
	.byte	28
	.byte	'ARS_OD_AabsYStd_Obj_20_IDT',0,15,196,8,15
	.word	183
	.byte	28
	.byte	'ARS_OD_AabsYStd_Obj_21_IDT',0,15,197,8,15
	.word	183
	.byte	28
	.byte	'ARS_OD_AabsYStd_Obj_22_IDT',0,15,198,8,15
	.word	183
	.byte	28
	.byte	'ARS_OD_AabsYStd_Obj_23_IDT',0,15,199,8,15
	.word	183
	.byte	28
	.byte	'ARS_OD_AabsYStd_Obj_24_IDT',0,15,200,8,15
	.word	183
	.byte	28
	.byte	'ARS_OD_AabsYStd_Obj_25_IDT',0,15,201,8,15
	.word	183
	.byte	28
	.byte	'ARS_OD_AabsYStd_Obj_26_IDT',0,15,202,8,15
	.word	183
	.byte	28
	.byte	'ARS_OD_AabsYStd_Obj_27_IDT',0,15,203,8,15
	.word	183
	.byte	28
	.byte	'ARS_OD_AabsYStd_Obj_28_IDT',0,15,204,8,15
	.word	183
	.byte	28
	.byte	'ARS_OD_AabsYStd_Obj_29_IDT',0,15,205,8,15
	.word	183
	.byte	28
	.byte	'ARS_OD_AabsYStd_Obj_30_IDT',0,15,206,8,15
	.word	183
	.byte	28
	.byte	'ARS_OD_AabsYStd_Obj_31_IDT',0,15,207,8,15
	.word	183
	.byte	28
	.byte	'ARS_OD_AabsYStd_Obj_32_IDT',0,15,208,8,15
	.word	183
	.byte	28
	.byte	'ARS_OD_AabsYStd_Obj_33_IDT',0,15,209,8,15
	.word	183
	.byte	28
	.byte	'ARS_OD_AabsYStd_Obj_34_IDT',0,15,210,8,15
	.word	183
	.byte	28
	.byte	'ARS_OD_AabsYStd_Obj_35_IDT',0,15,211,8,15
	.word	183
	.byte	28
	.byte	'ARS_OD_AabsYStd_Obj_36_IDT',0,15,212,8,15
	.word	183
	.byte	28
	.byte	'ARS_OD_AabsYStd_Obj_37_IDT',0,15,213,8,15
	.word	183
	.byte	28
	.byte	'ARS_OD_AabsYStd_Obj_38_IDT',0,15,214,8,15
	.word	183
	.byte	28
	.byte	'ARS_OD_AabsYStd_Obj_39_IDT',0,15,215,8,15
	.word	183
	.byte	28
	.byte	'ARS_OD_AabsYStd_Obj_40_IDT',0,15,216,8,15
	.word	183
	.byte	28
	.byte	'ARS_OD_AabsYStd_Obj_41_IDT',0,15,217,8,15
	.word	183
	.byte	28
	.byte	'ARS_OD_AabsYStd_Obj_42_IDT',0,15,218,8,15
	.word	183
	.byte	28
	.byte	'ARS_OD_AabsYStd_Obj_43_IDT',0,15,219,8,15
	.word	183
	.byte	28
	.byte	'ARS_OD_AabsYStd_Obj_44_IDT',0,15,220,8,15
	.word	183
	.byte	28
	.byte	'ARS_OD_AabsYStd_Obj_45_IDT',0,15,221,8,15
	.word	183
	.byte	28
	.byte	'ARS_OD_AabsYStd_Obj_46_IDT',0,15,222,8,15
	.word	183
	.byte	28
	.byte	'ARS_OD_AabsYStd_Obj_47_IDT',0,15,223,8,15
	.word	183
	.byte	28
	.byte	'ARS_OD_AabsYStd_Obj_48_IDT',0,15,224,8,15
	.word	183
	.byte	28
	.byte	'ARS_OD_AabsYStd_Obj_49_IDT',0,15,225,8,15
	.word	183
	.byte	28
	.byte	'ARS_OD_AabsYStd_Obj_50_IDT',0,15,226,8,15
	.word	183
	.byte	28
	.byte	'ARS_OD_AabsYStd_Obj_51_IDT',0,15,227,8,15
	.word	183
	.byte	28
	.byte	'ARS_OD_AabsYStd_Obj_52_IDT',0,15,228,8,15
	.word	183
	.byte	28
	.byte	'ARS_OD_AabsYStd_Obj_53_IDT',0,15,229,8,15
	.word	183
	.byte	28
	.byte	'ARS_OD_AabsYStd_Obj_54_IDT',0,15,230,8,15
	.word	183
	.byte	28
	.byte	'ARS_OD_AabsYStd_Obj_55_IDT',0,15,231,8,15
	.word	183
	.byte	28
	.byte	'ARS_OD_AabsYStd_Obj_56_IDT',0,15,232,8,15
	.word	183
	.byte	28
	.byte	'ARS_OD_AabsYStd_Obj_57_IDT',0,15,233,8,15
	.word	183
	.byte	28
	.byte	'ARS_OD_AabsYStd_Obj_58_IDT',0,15,234,8,15
	.word	183
	.byte	28
	.byte	'ARS_OD_AabsYStd_Obj_59_IDT',0,15,235,8,15
	.word	183
	.byte	28
	.byte	'ARS_OD_AabsY_Obj_00_IDT',0,15,236,8,16
	.word	318
	.byte	28
	.byte	'ARS_OD_AabsY_Obj_01_IDT',0,15,237,8,16
	.word	318
	.byte	28
	.byte	'ARS_OD_AabsY_Obj_02_IDT',0,15,238,8,16
	.word	318
	.byte	28
	.byte	'ARS_OD_AabsY_Obj_03_IDT',0,15,239,8,16
	.word	318
	.byte	28
	.byte	'ARS_OD_AabsY_Obj_04_IDT',0,15,240,8,16
	.word	318
	.byte	28
	.byte	'ARS_OD_AabsY_Obj_05_IDT',0,15,241,8,16
	.word	318
	.byte	28
	.byte	'ARS_OD_AabsY_Obj_06_IDT',0,15,242,8,16
	.word	318
	.byte	28
	.byte	'ARS_OD_AabsY_Obj_07_IDT',0,15,243,8,16
	.word	318
	.byte	28
	.byte	'ARS_OD_AabsY_Obj_08_IDT',0,15,244,8,16
	.word	318
	.byte	28
	.byte	'ARS_OD_AabsY_Obj_09_IDT',0,15,245,8,16
	.word	318
	.byte	28
	.byte	'ARS_OD_AabsY_Obj_10_IDT',0,15,246,8,16
	.word	318
	.byte	28
	.byte	'ARS_OD_AabsY_Obj_11_IDT',0,15,247,8,16
	.word	318
	.byte	28
	.byte	'ARS_OD_AabsY_Obj_12_IDT',0,15,248,8,16
	.word	318
	.byte	28
	.byte	'ARS_OD_AabsY_Obj_13_IDT',0,15,249,8,16
	.word	318
	.byte	28
	.byte	'ARS_OD_AabsY_Obj_14_IDT',0,15,250,8,16
	.word	318
	.byte	28
	.byte	'ARS_OD_AabsY_Obj_15_IDT',0,15,251,8,16
	.word	318
	.byte	28
	.byte	'ARS_OD_AabsY_Obj_16_IDT',0,15,252,8,16
	.word	318
	.byte	28
	.byte	'ARS_OD_AabsY_Obj_17_IDT',0,15,253,8,16
	.word	318
	.byte	28
	.byte	'ARS_OD_AabsY_Obj_18_IDT',0,15,254,8,16
	.word	318
	.byte	28
	.byte	'ARS_OD_AabsY_Obj_19_IDT',0,15,255,8,16
	.word	318
	.byte	28
	.byte	'ARS_OD_AabsY_Obj_20_IDT',0,15,128,9,16
	.word	318
	.byte	28
	.byte	'ARS_OD_AabsY_Obj_21_IDT',0,15,129,9,16
	.word	318
	.byte	28
	.byte	'ARS_OD_AabsY_Obj_22_IDT',0,15,130,9,16
	.word	318
	.byte	28
	.byte	'ARS_OD_AabsY_Obj_23_IDT',0,15,131,9,16
	.word	318
	.byte	28
	.byte	'ARS_OD_AabsY_Obj_24_IDT',0,15,132,9,16
	.word	318
	.byte	28
	.byte	'ARS_OD_AabsY_Obj_25_IDT',0,15,133,9,16
	.word	318
	.byte	28
	.byte	'ARS_OD_AabsY_Obj_26_IDT',0,15,134,9,16
	.word	318
	.byte	28
	.byte	'ARS_OD_AabsY_Obj_27_IDT',0,15,135,9,16
	.word	318
	.byte	28
	.byte	'ARS_OD_AabsY_Obj_28_IDT',0,15,136,9,16
	.word	318
	.byte	28
	.byte	'ARS_OD_AabsY_Obj_29_IDT',0,15,137,9,16
	.word	318
	.byte	28
	.byte	'ARS_OD_AabsY_Obj_30_IDT',0,15,138,9,16
	.word	318
	.byte	28
	.byte	'ARS_OD_AabsY_Obj_31_IDT',0,15,139,9,16
	.word	318
	.byte	28
	.byte	'ARS_OD_AabsY_Obj_32_IDT',0,15,140,9,16
	.word	318
	.byte	28
	.byte	'ARS_OD_AabsY_Obj_33_IDT',0,15,141,9,16
	.word	318
	.byte	28
	.byte	'ARS_OD_AabsY_Obj_34_IDT',0,15,142,9,16
	.word	318
	.byte	28
	.byte	'ARS_OD_AabsY_Obj_35_IDT',0,15,143,9,16
	.word	318
	.byte	28
	.byte	'ARS_OD_AabsY_Obj_36_IDT',0,15,144,9,16
	.word	318
	.byte	28
	.byte	'ARS_OD_AabsY_Obj_37_IDT',0,15,145,9,16
	.word	318
	.byte	28
	.byte	'ARS_OD_AabsY_Obj_38_IDT',0,15,146,9,16
	.word	318
	.byte	28
	.byte	'ARS_OD_AabsY_Obj_39_IDT',0,15,147,9,16
	.word	318
	.byte	28
	.byte	'ARS_OD_AabsY_Obj_40_IDT',0,15,148,9,16
	.word	318
	.byte	28
	.byte	'ARS_OD_AabsY_Obj_41_IDT',0,15,149,9,16
	.word	318
	.byte	28
	.byte	'ARS_OD_AabsY_Obj_42_IDT',0,15,150,9,16
	.word	318
	.byte	28
	.byte	'ARS_OD_AabsY_Obj_43_IDT',0,15,151,9,16
	.word	318
	.byte	28
	.byte	'ARS_OD_AabsY_Obj_44_IDT',0,15,152,9,16
	.word	318
	.byte	28
	.byte	'ARS_OD_AabsY_Obj_45_IDT',0,15,153,9,16
	.word	318
	.byte	28
	.byte	'ARS_OD_AabsY_Obj_46_IDT',0,15,154,9,16
	.word	318
	.byte	28
	.byte	'ARS_OD_AabsY_Obj_47_IDT',0,15,155,9,16
	.word	318
	.byte	28
	.byte	'ARS_OD_AabsY_Obj_48_IDT',0,15,156,9,16
	.word	318
	.byte	28
	.byte	'ARS_OD_AabsY_Obj_49_IDT',0,15,157,9,16
	.word	318
	.byte	28
	.byte	'ARS_OD_AabsY_Obj_50_IDT',0,15,158,9,16
	.word	318
	.byte	28
	.byte	'ARS_OD_AabsY_Obj_51_IDT',0,15,159,9,16
	.word	318
	.byte	28
	.byte	'ARS_OD_AabsY_Obj_52_IDT',0,15,160,9,16
	.word	318
	.byte	28
	.byte	'ARS_OD_AabsY_Obj_53_IDT',0,15,161,9,16
	.word	318
	.byte	28
	.byte	'ARS_OD_AabsY_Obj_54_IDT',0,15,162,9,16
	.word	318
	.byte	28
	.byte	'ARS_OD_AabsY_Obj_55_IDT',0,15,163,9,16
	.word	318
	.byte	28
	.byte	'ARS_OD_AabsY_Obj_56_IDT',0,15,164,9,16
	.word	318
	.byte	28
	.byte	'ARS_OD_AabsY_Obj_57_IDT',0,15,165,9,16
	.word	318
	.byte	28
	.byte	'ARS_OD_AabsY_Obj_58_IDT',0,15,166,9,16
	.word	318
	.byte	28
	.byte	'ARS_OD_AabsY_Obj_59_IDT',0,15,167,9,16
	.word	318
	.byte	28
	.byte	'ARS_OD_CRC16_Checksum_Header_IDT',0,15,168,9,16
	.word	318
	.byte	28
	.byte	'ARS_OD_CRC16_Checksum_Obj_00_01_IDT',0,15,169,9,16
	.word	318
	.byte	28
	.byte	'ARS_OD_CRC16_Checksum_Obj_02_03_IDT',0,15,170,9,16
	.word	318
	.byte	28
	.byte	'ARS_OD_CRC16_Checksum_Obj_04_05_IDT',0,15,171,9,16
	.word	318
	.byte	28
	.byte	'ARS_OD_CRC16_Checksum_Obj_06_07_IDT',0,15,172,9,16
	.word	318
	.byte	28
	.byte	'ARS_OD_CRC16_Checksum_Obj_08_09_IDT',0,15,173,9,16
	.word	318
	.byte	28
	.byte	'ARS_OD_CRC16_Checksum_Obj_10_11_IDT',0,15,174,9,16
	.word	318
	.byte	28
	.byte	'ARS_OD_CRC16_Checksum_Obj_12_13_IDT',0,15,175,9,16
	.word	318
	.byte	28
	.byte	'ARS_OD_CRC16_Checksum_Obj_14_15_IDT',0,15,176,9,16
	.word	318
	.byte	28
	.byte	'ARS_OD_CRC16_Checksum_Obj_16_17_IDT',0,15,177,9,16
	.word	318
	.byte	28
	.byte	'ARS_OD_CRC16_Checksum_Obj_18_19_IDT',0,15,178,9,16
	.word	318
	.byte	28
	.byte	'ARS_OD_CRC16_Checksum_Obj_20_21_IDT',0,15,179,9,16
	.word	318
	.byte	28
	.byte	'ARS_OD_CRC16_Checksum_Obj_22_23_IDT',0,15,180,9,16
	.word	318
	.byte	28
	.byte	'ARS_OD_CRC16_Checksum_Obj_24_25_IDT',0,15,181,9,16
	.word	318
	.byte	28
	.byte	'ARS_OD_CRC16_Checksum_Obj_26_27_IDT',0,15,182,9,16
	.word	318
	.byte	28
	.byte	'ARS_OD_CRC16_Checksum_Obj_28_29_IDT',0,15,183,9,16
	.word	318
	.byte	28
	.byte	'ARS_OD_CRC16_Checksum_Obj_30_31_IDT',0,15,184,9,16
	.word	318
	.byte	28
	.byte	'ARS_OD_CRC16_Checksum_Obj_32_33_IDT',0,15,185,9,16
	.word	318
	.byte	28
	.byte	'ARS_OD_CRC16_Checksum_Obj_34_35_IDT',0,15,186,9,16
	.word	318
	.byte	28
	.byte	'ARS_OD_CRC16_Checksum_Obj_36_37_IDT',0,15,187,9,16
	.word	318
	.byte	28
	.byte	'ARS_OD_CRC16_Checksum_Obj_38_39_IDT',0,15,188,9,16
	.word	318
	.byte	28
	.byte	'ARS_OD_CRC16_Checksum_Obj_40_41_IDT',0,15,189,9,16
	.word	318
	.byte	28
	.byte	'ARS_OD_CRC16_Checksum_Obj_42_43_IDT',0,15,190,9,16
	.word	318
	.byte	28
	.byte	'ARS_OD_CRC16_Checksum_Obj_44_45_IDT',0,15,191,9,16
	.word	318
	.byte	28
	.byte	'ARS_OD_CRC16_Checksum_Obj_46_47_IDT',0,15,192,9,16
	.word	318
	.byte	28
	.byte	'ARS_OD_CRC16_Checksum_Obj_48_49_IDT',0,15,193,9,16
	.word	318
	.byte	28
	.byte	'ARS_OD_CRC16_Checksum_Obj_50_51_IDT',0,15,194,9,16
	.word	318
	.byte	28
	.byte	'ARS_OD_CRC16_Checksum_Obj_52_53_IDT',0,15,195,9,16
	.word	318
	.byte	28
	.byte	'ARS_OD_CRC16_Checksum_Obj_54_55_IDT',0,15,196,9,16
	.word	318
	.byte	28
	.byte	'ARS_OD_CRC16_Checksum_Obj_56_57_IDT',0,15,197,9,16
	.word	318
	.byte	28
	.byte	'ARS_OD_CRC16_Checksum_Obj_58_59_IDT',0,15,198,9,16
	.word	318
	.byte	28
	.byte	'ARS_OD_ClassConf_Obj_00_IDT',0,15,199,9,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ClassConf_Obj_01_IDT',0,15,200,9,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ClassConf_Obj_02_IDT',0,15,201,9,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ClassConf_Obj_03_IDT',0,15,202,9,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ClassConf_Obj_04_IDT',0,15,203,9,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ClassConf_Obj_05_IDT',0,15,204,9,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ClassConf_Obj_06_IDT',0,15,205,9,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ClassConf_Obj_07_IDT',0,15,206,9,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ClassConf_Obj_08_IDT',0,15,207,9,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ClassConf_Obj_09_IDT',0,15,208,9,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ClassConf_Obj_10_IDT',0,15,209,9,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ClassConf_Obj_11_IDT',0,15,210,9,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ClassConf_Obj_12_IDT',0,15,211,9,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ClassConf_Obj_13_IDT',0,15,212,9,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ClassConf_Obj_14_IDT',0,15,213,9,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ClassConf_Obj_15_IDT',0,15,214,9,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ClassConf_Obj_16_IDT',0,15,215,9,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ClassConf_Obj_17_IDT',0,15,216,9,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ClassConf_Obj_18_IDT',0,15,217,9,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ClassConf_Obj_19_IDT',0,15,218,9,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ClassConf_Obj_20_IDT',0,15,219,9,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ClassConf_Obj_21_IDT',0,15,220,9,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ClassConf_Obj_22_IDT',0,15,221,9,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ClassConf_Obj_23_IDT',0,15,222,9,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ClassConf_Obj_24_IDT',0,15,223,9,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ClassConf_Obj_25_IDT',0,15,224,9,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ClassConf_Obj_26_IDT',0,15,225,9,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ClassConf_Obj_27_IDT',0,15,226,9,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ClassConf_Obj_28_IDT',0,15,227,9,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ClassConf_Obj_29_IDT',0,15,228,9,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ClassConf_Obj_30_IDT',0,15,229,9,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ClassConf_Obj_31_IDT',0,15,230,9,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ClassConf_Obj_32_IDT',0,15,231,9,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ClassConf_Obj_33_IDT',0,15,232,9,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ClassConf_Obj_34_IDT',0,15,233,9,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ClassConf_Obj_35_IDT',0,15,234,9,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ClassConf_Obj_36_IDT',0,15,235,9,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ClassConf_Obj_37_IDT',0,15,236,9,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ClassConf_Obj_38_IDT',0,15,237,9,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ClassConf_Obj_39_IDT',0,15,238,9,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ClassConf_Obj_40_IDT',0,15,239,9,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ClassConf_Obj_41_IDT',0,15,240,9,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ClassConf_Obj_42_IDT',0,15,241,9,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ClassConf_Obj_43_IDT',0,15,242,9,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ClassConf_Obj_44_IDT',0,15,243,9,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ClassConf_Obj_45_IDT',0,15,244,9,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ClassConf_Obj_46_IDT',0,15,245,9,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ClassConf_Obj_47_IDT',0,15,246,9,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ClassConf_Obj_48_IDT',0,15,247,9,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ClassConf_Obj_49_IDT',0,15,248,9,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ClassConf_Obj_50_IDT',0,15,249,9,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ClassConf_Obj_51_IDT',0,15,250,9,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ClassConf_Obj_52_IDT',0,15,251,9,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ClassConf_Obj_53_IDT',0,15,252,9,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ClassConf_Obj_54_IDT',0,15,253,9,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ClassConf_Obj_55_IDT',0,15,254,9,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ClassConf_Obj_56_IDT',0,15,255,9,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ClassConf_Obj_57_IDT',0,15,128,10,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ClassConf_Obj_58_IDT',0,15,129,10,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ClassConf_Obj_59_IDT',0,15,130,10,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Classification_Obj_00_IDT',0,15,131,10,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Classification_Obj_01_IDT',0,15,132,10,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Classification_Obj_02_IDT',0,15,133,10,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Classification_Obj_03_IDT',0,15,134,10,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Classification_Obj_04_IDT',0,15,135,10,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Classification_Obj_05_IDT',0,15,136,10,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Classification_Obj_06_IDT',0,15,137,10,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Classification_Obj_07_IDT',0,15,138,10,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Classification_Obj_08_IDT',0,15,139,10,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Classification_Obj_09_IDT',0,15,140,10,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Classification_Obj_10_IDT',0,15,141,10,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Classification_Obj_11_IDT',0,15,142,10,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Classification_Obj_12_IDT',0,15,143,10,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Classification_Obj_13_IDT',0,15,144,10,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Classification_Obj_14_IDT',0,15,145,10,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Classification_Obj_15_IDT',0,15,146,10,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Classification_Obj_16_IDT',0,15,147,10,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Classification_Obj_17_IDT',0,15,148,10,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Classification_Obj_18_IDT',0,15,149,10,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Classification_Obj_19_IDT',0,15,150,10,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Classification_Obj_20_IDT',0,15,151,10,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Classification_Obj_21_IDT',0,15,152,10,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Classification_Obj_22_IDT',0,15,153,10,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Classification_Obj_23_IDT',0,15,154,10,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Classification_Obj_24_IDT',0,15,155,10,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Classification_Obj_25_IDT',0,15,156,10,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Classification_Obj_26_IDT',0,15,157,10,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Classification_Obj_27_IDT',0,15,158,10,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Classification_Obj_28_IDT',0,15,159,10,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Classification_Obj_29_IDT',0,15,160,10,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Classification_Obj_30_IDT',0,15,161,10,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Classification_Obj_31_IDT',0,15,162,10,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Classification_Obj_32_IDT',0,15,163,10,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Classification_Obj_33_IDT',0,15,164,10,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Classification_Obj_34_IDT',0,15,165,10,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Classification_Obj_35_IDT',0,15,166,10,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Classification_Obj_36_IDT',0,15,167,10,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Classification_Obj_37_IDT',0,15,168,10,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Classification_Obj_38_IDT',0,15,169,10,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Classification_Obj_39_IDT',0,15,170,10,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Classification_Obj_40_IDT',0,15,171,10,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Classification_Obj_41_IDT',0,15,172,10,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Classification_Obj_42_IDT',0,15,173,10,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Classification_Obj_43_IDT',0,15,174,10,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Classification_Obj_44_IDT',0,15,175,10,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Classification_Obj_45_IDT',0,15,176,10,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Classification_Obj_46_IDT',0,15,177,10,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Classification_Obj_47_IDT',0,15,178,10,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Classification_Obj_48_IDT',0,15,179,10,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Classification_Obj_49_IDT',0,15,180,10,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Classification_Obj_50_IDT',0,15,181,10,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Classification_Obj_51_IDT',0,15,182,10,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Classification_Obj_52_IDT',0,15,183,10,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Classification_Obj_53_IDT',0,15,184,10,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Classification_Obj_54_IDT',0,15,185,10,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Classification_Obj_55_IDT',0,15,186,10,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Classification_Obj_56_IDT',0,15,187,10,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Classification_Obj_57_IDT',0,15,188,10,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Classification_Obj_58_IDT',0,15,189,10,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Classification_Obj_59_IDT',0,15,190,10,15
	.word	183
	.byte	28
	.byte	'ARS_OD_CycleCounter_IDT',0,15,191,10,16
	.word	318
	.byte	28
	.byte	'ARS_OD_DistXStd_Obj_00_IDT',0,15,192,10,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DistXStd_Obj_01_IDT',0,15,193,10,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DistXStd_Obj_02_IDT',0,15,194,10,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DistXStd_Obj_03_IDT',0,15,195,10,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DistXStd_Obj_04_IDT',0,15,196,10,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DistXStd_Obj_05_IDT',0,15,197,10,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DistXStd_Obj_06_IDT',0,15,198,10,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DistXStd_Obj_07_IDT',0,15,199,10,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DistXStd_Obj_08_IDT',0,15,200,10,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DistXStd_Obj_09_IDT',0,15,201,10,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DistXStd_Obj_10_IDT',0,15,202,10,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DistXStd_Obj_11_IDT',0,15,203,10,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DistXStd_Obj_12_IDT',0,15,204,10,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DistXStd_Obj_13_IDT',0,15,205,10,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DistXStd_Obj_14_IDT',0,15,206,10,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DistXStd_Obj_15_IDT',0,15,207,10,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DistXStd_Obj_16_IDT',0,15,208,10,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DistXStd_Obj_17_IDT',0,15,209,10,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DistXStd_Obj_18_IDT',0,15,210,10,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DistXStd_Obj_19_IDT',0,15,211,10,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DistXStd_Obj_20_IDT',0,15,212,10,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DistXStd_Obj_21_IDT',0,15,213,10,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DistXStd_Obj_22_IDT',0,15,214,10,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DistXStd_Obj_23_IDT',0,15,215,10,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DistXStd_Obj_24_IDT',0,15,216,10,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DistXStd_Obj_25_IDT',0,15,217,10,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DistXStd_Obj_26_IDT',0,15,218,10,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DistXStd_Obj_27_IDT',0,15,219,10,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DistXStd_Obj_28_IDT',0,15,220,10,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DistXStd_Obj_29_IDT',0,15,221,10,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DistXStd_Obj_30_IDT',0,15,222,10,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DistXStd_Obj_31_IDT',0,15,223,10,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DistXStd_Obj_32_IDT',0,15,224,10,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DistXStd_Obj_33_IDT',0,15,225,10,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DistXStd_Obj_34_IDT',0,15,226,10,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DistXStd_Obj_35_IDT',0,15,227,10,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DistXStd_Obj_36_IDT',0,15,228,10,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DistXStd_Obj_37_IDT',0,15,229,10,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DistXStd_Obj_38_IDT',0,15,230,10,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DistXStd_Obj_39_IDT',0,15,231,10,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DistXStd_Obj_40_IDT',0,15,232,10,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DistXStd_Obj_41_IDT',0,15,233,10,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DistXStd_Obj_42_IDT',0,15,234,10,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DistXStd_Obj_43_IDT',0,15,235,10,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DistXStd_Obj_44_IDT',0,15,236,10,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DistXStd_Obj_45_IDT',0,15,237,10,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DistXStd_Obj_46_IDT',0,15,238,10,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DistXStd_Obj_47_IDT',0,15,239,10,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DistXStd_Obj_48_IDT',0,15,240,10,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DistXStd_Obj_49_IDT',0,15,241,10,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DistXStd_Obj_50_IDT',0,15,242,10,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DistXStd_Obj_51_IDT',0,15,243,10,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DistXStd_Obj_52_IDT',0,15,244,10,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DistXStd_Obj_53_IDT',0,15,245,10,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DistXStd_Obj_54_IDT',0,15,246,10,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DistXStd_Obj_55_IDT',0,15,247,10,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DistXStd_Obj_56_IDT',0,15,248,10,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DistXStd_Obj_57_IDT',0,15,249,10,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DistXStd_Obj_58_IDT',0,15,250,10,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DistXStd_Obj_59_IDT',0,15,251,10,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DistX_Obj_00_IDT',0,15,252,10,16
	.word	318
	.byte	28
	.byte	'ARS_OD_DistX_Obj_01_IDT',0,15,253,10,16
	.word	318
	.byte	28
	.byte	'ARS_OD_DistX_Obj_02_IDT',0,15,254,10,16
	.word	318
	.byte	28
	.byte	'ARS_OD_DistX_Obj_03_IDT',0,15,255,10,16
	.word	318
	.byte	28
	.byte	'ARS_OD_DistX_Obj_04_IDT',0,15,128,11,16
	.word	318
	.byte	28
	.byte	'ARS_OD_DistX_Obj_05_IDT',0,15,129,11,16
	.word	318
	.byte	28
	.byte	'ARS_OD_DistX_Obj_06_IDT',0,15,130,11,16
	.word	318
	.byte	28
	.byte	'ARS_OD_DistX_Obj_07_IDT',0,15,131,11,16
	.word	318
	.byte	28
	.byte	'ARS_OD_DistX_Obj_08_IDT',0,15,132,11,16
	.word	318
	.byte	28
	.byte	'ARS_OD_DistX_Obj_09_IDT',0,15,133,11,16
	.word	318
	.byte	28
	.byte	'ARS_OD_DistX_Obj_10_IDT',0,15,134,11,16
	.word	318
	.byte	28
	.byte	'ARS_OD_DistX_Obj_11_IDT',0,15,135,11,16
	.word	318
	.byte	28
	.byte	'ARS_OD_DistX_Obj_12_IDT',0,15,136,11,16
	.word	318
	.byte	28
	.byte	'ARS_OD_DistX_Obj_13_IDT',0,15,137,11,16
	.word	318
	.byte	28
	.byte	'ARS_OD_DistX_Obj_14_IDT',0,15,138,11,16
	.word	318
	.byte	28
	.byte	'ARS_OD_DistX_Obj_15_IDT',0,15,139,11,16
	.word	318
	.byte	28
	.byte	'ARS_OD_DistX_Obj_16_IDT',0,15,140,11,16
	.word	318
	.byte	28
	.byte	'ARS_OD_DistX_Obj_17_IDT',0,15,141,11,16
	.word	318
	.byte	28
	.byte	'ARS_OD_DistX_Obj_18_IDT',0,15,142,11,16
	.word	318
	.byte	28
	.byte	'ARS_OD_DistX_Obj_19_IDT',0,15,143,11,16
	.word	318
	.byte	28
	.byte	'ARS_OD_DistX_Obj_20_IDT',0,15,144,11,16
	.word	318
	.byte	28
	.byte	'ARS_OD_DistX_Obj_21_IDT',0,15,145,11,16
	.word	318
	.byte	28
	.byte	'ARS_OD_DistX_Obj_22_IDT',0,15,146,11,16
	.word	318
	.byte	28
	.byte	'ARS_OD_DistX_Obj_23_IDT',0,15,147,11,16
	.word	318
	.byte	28
	.byte	'ARS_OD_DistX_Obj_24_IDT',0,15,148,11,16
	.word	318
	.byte	28
	.byte	'ARS_OD_DistX_Obj_25_IDT',0,15,149,11,16
	.word	318
	.byte	28
	.byte	'ARS_OD_DistX_Obj_26_IDT',0,15,150,11,16
	.word	318
	.byte	28
	.byte	'ARS_OD_DistX_Obj_27_IDT',0,15,151,11,16
	.word	318
	.byte	28
	.byte	'ARS_OD_DistX_Obj_28_IDT',0,15,152,11,16
	.word	318
	.byte	28
	.byte	'ARS_OD_DistX_Obj_29_IDT',0,15,153,11,16
	.word	318
	.byte	28
	.byte	'ARS_OD_DistX_Obj_30_IDT',0,15,154,11,16
	.word	318
	.byte	28
	.byte	'ARS_OD_DistX_Obj_31_IDT',0,15,155,11,16
	.word	318
	.byte	28
	.byte	'ARS_OD_DistX_Obj_32_IDT',0,15,156,11,16
	.word	318
	.byte	28
	.byte	'ARS_OD_DistX_Obj_33_IDT',0,15,157,11,16
	.word	318
	.byte	28
	.byte	'ARS_OD_DistX_Obj_34_IDT',0,15,158,11,16
	.word	318
	.byte	28
	.byte	'ARS_OD_DistX_Obj_35_IDT',0,15,159,11,16
	.word	318
	.byte	28
	.byte	'ARS_OD_DistX_Obj_36_IDT',0,15,160,11,16
	.word	318
	.byte	28
	.byte	'ARS_OD_DistX_Obj_37_IDT',0,15,161,11,16
	.word	318
	.byte	28
	.byte	'ARS_OD_DistX_Obj_38_IDT',0,15,162,11,16
	.word	318
	.byte	28
	.byte	'ARS_OD_DistX_Obj_39_IDT',0,15,163,11,16
	.word	318
	.byte	28
	.byte	'ARS_OD_DistX_Obj_40_IDT',0,15,164,11,16
	.word	318
	.byte	28
	.byte	'ARS_OD_DistX_Obj_41_IDT',0,15,165,11,16
	.word	318
	.byte	28
	.byte	'ARS_OD_DistX_Obj_42_IDT',0,15,166,11,16
	.word	318
	.byte	28
	.byte	'ARS_OD_DistX_Obj_43_IDT',0,15,167,11,16
	.word	318
	.byte	28
	.byte	'ARS_OD_DistX_Obj_44_IDT',0,15,168,11,16
	.word	318
	.byte	28
	.byte	'ARS_OD_DistX_Obj_45_IDT',0,15,169,11,16
	.word	318
	.byte	28
	.byte	'ARS_OD_DistX_Obj_46_IDT',0,15,170,11,16
	.word	318
	.byte	28
	.byte	'ARS_OD_DistX_Obj_47_IDT',0,15,171,11,16
	.word	318
	.byte	28
	.byte	'ARS_OD_DistX_Obj_48_IDT',0,15,172,11,16
	.word	318
	.byte	28
	.byte	'ARS_OD_DistX_Obj_49_IDT',0,15,173,11,16
	.word	318
	.byte	28
	.byte	'ARS_OD_DistX_Obj_50_IDT',0,15,174,11,16
	.word	318
	.byte	28
	.byte	'ARS_OD_DistX_Obj_51_IDT',0,15,175,11,16
	.word	318
	.byte	28
	.byte	'ARS_OD_DistX_Obj_52_IDT',0,15,176,11,16
	.word	318
	.byte	28
	.byte	'ARS_OD_DistX_Obj_53_IDT',0,15,177,11,16
	.word	318
	.byte	28
	.byte	'ARS_OD_DistX_Obj_54_IDT',0,15,178,11,16
	.word	318
	.byte	28
	.byte	'ARS_OD_DistX_Obj_55_IDT',0,15,179,11,16
	.word	318
	.byte	28
	.byte	'ARS_OD_DistX_Obj_56_IDT',0,15,180,11,16
	.word	318
	.byte	28
	.byte	'ARS_OD_DistX_Obj_57_IDT',0,15,181,11,16
	.word	318
	.byte	28
	.byte	'ARS_OD_DistX_Obj_58_IDT',0,15,182,11,16
	.word	318
	.byte	28
	.byte	'ARS_OD_DistX_Obj_59_IDT',0,15,183,11,16
	.word	318
	.byte	28
	.byte	'ARS_OD_DistYStd_Obj_00_IDT',0,15,184,11,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DistYStd_Obj_01_IDT',0,15,185,11,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DistYStd_Obj_02_IDT',0,15,186,11,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DistYStd_Obj_03_IDT',0,15,187,11,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DistYStd_Obj_04_IDT',0,15,188,11,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DistYStd_Obj_05_IDT',0,15,189,11,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DistYStd_Obj_06_IDT',0,15,190,11,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DistYStd_Obj_07_IDT',0,15,191,11,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DistYStd_Obj_08_IDT',0,15,192,11,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DistYStd_Obj_09_IDT',0,15,193,11,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DistYStd_Obj_10_IDT',0,15,194,11,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DistYStd_Obj_11_IDT',0,15,195,11,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DistYStd_Obj_12_IDT',0,15,196,11,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DistYStd_Obj_13_IDT',0,15,197,11,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DistYStd_Obj_14_IDT',0,15,198,11,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DistYStd_Obj_15_IDT',0,15,199,11,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DistYStd_Obj_16_IDT',0,15,200,11,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DistYStd_Obj_17_IDT',0,15,201,11,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DistYStd_Obj_18_IDT',0,15,202,11,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DistYStd_Obj_19_IDT',0,15,203,11,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DistYStd_Obj_20_IDT',0,15,204,11,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DistYStd_Obj_21_IDT',0,15,205,11,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DistYStd_Obj_22_IDT',0,15,206,11,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DistYStd_Obj_23_IDT',0,15,207,11,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DistYStd_Obj_24_IDT',0,15,208,11,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DistYStd_Obj_25_IDT',0,15,209,11,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DistYStd_Obj_26_IDT',0,15,210,11,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DistYStd_Obj_27_IDT',0,15,211,11,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DistYStd_Obj_28_IDT',0,15,212,11,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DistYStd_Obj_29_IDT',0,15,213,11,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DistYStd_Obj_30_IDT',0,15,214,11,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DistYStd_Obj_31_IDT',0,15,215,11,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DistYStd_Obj_32_IDT',0,15,216,11,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DistYStd_Obj_33_IDT',0,15,217,11,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DistYStd_Obj_34_IDT',0,15,218,11,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DistYStd_Obj_35_IDT',0,15,219,11,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DistYStd_Obj_36_IDT',0,15,220,11,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DistYStd_Obj_37_IDT',0,15,221,11,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DistYStd_Obj_38_IDT',0,15,222,11,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DistYStd_Obj_39_IDT',0,15,223,11,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DistYStd_Obj_40_IDT',0,15,224,11,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DistYStd_Obj_41_IDT',0,15,225,11,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DistYStd_Obj_42_IDT',0,15,226,11,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DistYStd_Obj_43_IDT',0,15,227,11,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DistYStd_Obj_44_IDT',0,15,228,11,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DistYStd_Obj_45_IDT',0,15,229,11,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DistYStd_Obj_46_IDT',0,15,230,11,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DistYStd_Obj_47_IDT',0,15,231,11,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DistYStd_Obj_48_IDT',0,15,232,11,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DistYStd_Obj_49_IDT',0,15,233,11,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DistYStd_Obj_50_IDT',0,15,234,11,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DistYStd_Obj_51_IDT',0,15,235,11,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DistYStd_Obj_52_IDT',0,15,236,11,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DistYStd_Obj_53_IDT',0,15,237,11,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DistYStd_Obj_54_IDT',0,15,238,11,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DistYStd_Obj_55_IDT',0,15,239,11,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DistYStd_Obj_56_IDT',0,15,240,11,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DistYStd_Obj_57_IDT',0,15,241,11,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DistYStd_Obj_58_IDT',0,15,242,11,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DistYStd_Obj_59_IDT',0,15,243,11,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DistY_Obj_00_IDT',0,15,244,11,16
	.word	318
	.byte	28
	.byte	'ARS_OD_DistY_Obj_01_IDT',0,15,245,11,16
	.word	318
	.byte	28
	.byte	'ARS_OD_DistY_Obj_02_IDT',0,15,246,11,16
	.word	318
	.byte	28
	.byte	'ARS_OD_DistY_Obj_03_IDT',0,15,247,11,16
	.word	318
	.byte	28
	.byte	'ARS_OD_DistY_Obj_04_IDT',0,15,248,11,16
	.word	318
	.byte	28
	.byte	'ARS_OD_DistY_Obj_05_IDT',0,15,249,11,16
	.word	318
	.byte	28
	.byte	'ARS_OD_DistY_Obj_06_IDT',0,15,250,11,16
	.word	318
	.byte	28
	.byte	'ARS_OD_DistY_Obj_07_IDT',0,15,251,11,16
	.word	318
	.byte	28
	.byte	'ARS_OD_DistY_Obj_08_IDT',0,15,252,11,16
	.word	318
	.byte	28
	.byte	'ARS_OD_DistY_Obj_09_IDT',0,15,253,11,16
	.word	318
	.byte	28
	.byte	'ARS_OD_DistY_Obj_10_IDT',0,15,254,11,16
	.word	318
	.byte	28
	.byte	'ARS_OD_DistY_Obj_11_IDT',0,15,255,11,16
	.word	318
	.byte	28
	.byte	'ARS_OD_DistY_Obj_12_IDT',0,15,128,12,16
	.word	318
	.byte	28
	.byte	'ARS_OD_DistY_Obj_13_IDT',0,15,129,12,16
	.word	318
	.byte	28
	.byte	'ARS_OD_DistY_Obj_14_IDT',0,15,130,12,16
	.word	318
	.byte	28
	.byte	'ARS_OD_DistY_Obj_15_IDT',0,15,131,12,16
	.word	318
	.byte	28
	.byte	'ARS_OD_DistY_Obj_16_IDT',0,15,132,12,16
	.word	318
	.byte	28
	.byte	'ARS_OD_DistY_Obj_17_IDT',0,15,133,12,16
	.word	318
	.byte	28
	.byte	'ARS_OD_DistY_Obj_18_IDT',0,15,134,12,16
	.word	318
	.byte	28
	.byte	'ARS_OD_DistY_Obj_19_IDT',0,15,135,12,16
	.word	318
	.byte	28
	.byte	'ARS_OD_DistY_Obj_20_IDT',0,15,136,12,16
	.word	318
	.byte	28
	.byte	'ARS_OD_DistY_Obj_21_IDT',0,15,137,12,16
	.word	318
	.byte	28
	.byte	'ARS_OD_DistY_Obj_22_IDT',0,15,138,12,16
	.word	318
	.byte	28
	.byte	'ARS_OD_DistY_Obj_23_IDT',0,15,139,12,16
	.word	318
	.byte	28
	.byte	'ARS_OD_DistY_Obj_24_IDT',0,15,140,12,16
	.word	318
	.byte	28
	.byte	'ARS_OD_DistY_Obj_25_IDT',0,15,141,12,16
	.word	318
	.byte	28
	.byte	'ARS_OD_DistY_Obj_26_IDT',0,15,142,12,16
	.word	318
	.byte	28
	.byte	'ARS_OD_DistY_Obj_27_IDT',0,15,143,12,16
	.word	318
	.byte	28
	.byte	'ARS_OD_DistY_Obj_28_IDT',0,15,144,12,16
	.word	318
	.byte	28
	.byte	'ARS_OD_DistY_Obj_29_IDT',0,15,145,12,16
	.word	318
	.byte	28
	.byte	'ARS_OD_DistY_Obj_30_IDT',0,15,146,12,16
	.word	318
	.byte	28
	.byte	'ARS_OD_DistY_Obj_31_IDT',0,15,147,12,16
	.word	318
	.byte	28
	.byte	'ARS_OD_DistY_Obj_32_IDT',0,15,148,12,16
	.word	318
	.byte	28
	.byte	'ARS_OD_DistY_Obj_33_IDT',0,15,149,12,16
	.word	318
	.byte	28
	.byte	'ARS_OD_DistY_Obj_34_IDT',0,15,150,12,16
	.word	318
	.byte	28
	.byte	'ARS_OD_DistY_Obj_35_IDT',0,15,151,12,16
	.word	318
	.byte	28
	.byte	'ARS_OD_DistY_Obj_36_IDT',0,15,152,12,16
	.word	318
	.byte	28
	.byte	'ARS_OD_DistY_Obj_37_IDT',0,15,153,12,16
	.word	318
	.byte	28
	.byte	'ARS_OD_DistY_Obj_38_IDT',0,15,154,12,16
	.word	318
	.byte	28
	.byte	'ARS_OD_DistY_Obj_39_IDT',0,15,155,12,16
	.word	318
	.byte	28
	.byte	'ARS_OD_DistY_Obj_40_IDT',0,15,156,12,16
	.word	318
	.byte	28
	.byte	'ARS_OD_DistY_Obj_41_IDT',0,15,157,12,16
	.word	318
	.byte	28
	.byte	'ARS_OD_DistY_Obj_42_IDT',0,15,158,12,16
	.word	318
	.byte	28
	.byte	'ARS_OD_DistY_Obj_43_IDT',0,15,159,12,16
	.word	318
	.byte	28
	.byte	'ARS_OD_DistY_Obj_44_IDT',0,15,160,12,16
	.word	318
	.byte	28
	.byte	'ARS_OD_DistY_Obj_45_IDT',0,15,161,12,16
	.word	318
	.byte	28
	.byte	'ARS_OD_DistY_Obj_46_IDT',0,15,162,12,16
	.word	318
	.byte	28
	.byte	'ARS_OD_DistY_Obj_47_IDT',0,15,163,12,16
	.word	318
	.byte	28
	.byte	'ARS_OD_DistY_Obj_48_IDT',0,15,164,12,16
	.word	318
	.byte	28
	.byte	'ARS_OD_DistY_Obj_49_IDT',0,15,165,12,16
	.word	318
	.byte	28
	.byte	'ARS_OD_DistY_Obj_50_IDT',0,15,166,12,16
	.word	318
	.byte	28
	.byte	'ARS_OD_DistY_Obj_51_IDT',0,15,167,12,16
	.word	318
	.byte	28
	.byte	'ARS_OD_DistY_Obj_52_IDT',0,15,168,12,16
	.word	318
	.byte	28
	.byte	'ARS_OD_DistY_Obj_53_IDT',0,15,169,12,16
	.word	318
	.byte	28
	.byte	'ARS_OD_DistY_Obj_54_IDT',0,15,170,12,16
	.word	318
	.byte	28
	.byte	'ARS_OD_DistY_Obj_55_IDT',0,15,171,12,16
	.word	318
	.byte	28
	.byte	'ARS_OD_DistY_Obj_56_IDT',0,15,172,12,16
	.word	318
	.byte	28
	.byte	'ARS_OD_DistY_Obj_57_IDT',0,15,173,12,16
	.word	318
	.byte	28
	.byte	'ARS_OD_DistY_Obj_58_IDT',0,15,174,12,16
	.word	318
	.byte	28
	.byte	'ARS_OD_DistY_Obj_59_IDT',0,15,175,12,16
	.word	318
	.byte	28
	.byte	'ARS_OD_DynConf_Obj_00_IDT',0,15,176,12,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DynConf_Obj_01_IDT',0,15,177,12,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DynConf_Obj_02_IDT',0,15,178,12,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DynConf_Obj_03_IDT',0,15,179,12,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DynConf_Obj_04_IDT',0,15,180,12,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DynConf_Obj_05_IDT',0,15,181,12,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DynConf_Obj_06_IDT',0,15,182,12,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DynConf_Obj_07_IDT',0,15,183,12,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DynConf_Obj_08_IDT',0,15,184,12,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DynConf_Obj_09_IDT',0,15,185,12,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DynConf_Obj_10_IDT',0,15,186,12,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DynConf_Obj_11_IDT',0,15,187,12,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DynConf_Obj_12_IDT',0,15,188,12,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DynConf_Obj_13_IDT',0,15,189,12,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DynConf_Obj_14_IDT',0,15,190,12,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DynConf_Obj_15_IDT',0,15,191,12,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DynConf_Obj_16_IDT',0,15,192,12,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DynConf_Obj_17_IDT',0,15,193,12,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DynConf_Obj_18_IDT',0,15,194,12,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DynConf_Obj_19_IDT',0,15,195,12,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DynConf_Obj_20_IDT',0,15,196,12,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DynConf_Obj_21_IDT',0,15,197,12,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DynConf_Obj_22_IDT',0,15,198,12,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DynConf_Obj_23_IDT',0,15,199,12,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DynConf_Obj_24_IDT',0,15,200,12,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DynConf_Obj_25_IDT',0,15,201,12,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DynConf_Obj_26_IDT',0,15,202,12,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DynConf_Obj_27_IDT',0,15,203,12,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DynConf_Obj_28_IDT',0,15,204,12,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DynConf_Obj_29_IDT',0,15,205,12,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DynConf_Obj_30_IDT',0,15,206,12,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DynConf_Obj_31_IDT',0,15,207,12,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DynConf_Obj_32_IDT',0,15,208,12,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DynConf_Obj_33_IDT',0,15,209,12,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DynConf_Obj_34_IDT',0,15,210,12,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DynConf_Obj_35_IDT',0,15,211,12,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DynConf_Obj_36_IDT',0,15,212,12,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DynConf_Obj_37_IDT',0,15,213,12,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DynConf_Obj_38_IDT',0,15,214,12,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DynConf_Obj_39_IDT',0,15,215,12,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DynConf_Obj_40_IDT',0,15,216,12,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DynConf_Obj_41_IDT',0,15,217,12,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DynConf_Obj_42_IDT',0,15,218,12,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DynConf_Obj_43_IDT',0,15,219,12,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DynConf_Obj_44_IDT',0,15,220,12,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DynConf_Obj_45_IDT',0,15,221,12,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DynConf_Obj_46_IDT',0,15,222,12,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DynConf_Obj_47_IDT',0,15,223,12,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DynConf_Obj_48_IDT',0,15,224,12,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DynConf_Obj_49_IDT',0,15,225,12,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DynConf_Obj_50_IDT',0,15,226,12,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DynConf_Obj_51_IDT',0,15,227,12,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DynConf_Obj_52_IDT',0,15,228,12,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DynConf_Obj_53_IDT',0,15,229,12,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DynConf_Obj_54_IDT',0,15,230,12,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DynConf_Obj_55_IDT',0,15,231,12,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DynConf_Obj_56_IDT',0,15,232,12,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DynConf_Obj_57_IDT',0,15,233,12,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DynConf_Obj_58_IDT',0,15,234,12,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DynConf_Obj_59_IDT',0,15,235,12,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DynProp_Obj_00_IDT',0,15,236,12,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DynProp_Obj_01_IDT',0,15,237,12,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DynProp_Obj_02_IDT',0,15,238,12,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DynProp_Obj_03_IDT',0,15,239,12,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DynProp_Obj_04_IDT',0,15,240,12,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DynProp_Obj_05_IDT',0,15,241,12,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DynProp_Obj_06_IDT',0,15,242,12,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DynProp_Obj_07_IDT',0,15,243,12,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DynProp_Obj_08_IDT',0,15,244,12,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DynProp_Obj_09_IDT',0,15,245,12,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DynProp_Obj_10_IDT',0,15,246,12,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DynProp_Obj_11_IDT',0,15,247,12,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DynProp_Obj_12_IDT',0,15,248,12,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DynProp_Obj_13_IDT',0,15,249,12,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DynProp_Obj_14_IDT',0,15,250,12,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DynProp_Obj_15_IDT',0,15,251,12,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DynProp_Obj_16_IDT',0,15,252,12,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DynProp_Obj_17_IDT',0,15,253,12,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DynProp_Obj_18_IDT',0,15,254,12,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DynProp_Obj_19_IDT',0,15,255,12,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DynProp_Obj_20_IDT',0,15,128,13,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DynProp_Obj_21_IDT',0,15,129,13,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DynProp_Obj_22_IDT',0,15,130,13,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DynProp_Obj_23_IDT',0,15,131,13,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DynProp_Obj_24_IDT',0,15,132,13,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DynProp_Obj_25_IDT',0,15,133,13,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DynProp_Obj_26_IDT',0,15,134,13,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DynProp_Obj_27_IDT',0,15,135,13,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DynProp_Obj_28_IDT',0,15,136,13,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DynProp_Obj_29_IDT',0,15,137,13,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DynProp_Obj_30_IDT',0,15,138,13,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DynProp_Obj_31_IDT',0,15,139,13,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DynProp_Obj_32_IDT',0,15,140,13,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DynProp_Obj_33_IDT',0,15,141,13,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DynProp_Obj_34_IDT',0,15,142,13,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DynProp_Obj_35_IDT',0,15,143,13,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DynProp_Obj_36_IDT',0,15,144,13,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DynProp_Obj_37_IDT',0,15,145,13,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DynProp_Obj_38_IDT',0,15,146,13,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DynProp_Obj_39_IDT',0,15,147,13,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DynProp_Obj_40_IDT',0,15,148,13,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DynProp_Obj_41_IDT',0,15,149,13,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DynProp_Obj_42_IDT',0,15,150,13,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DynProp_Obj_43_IDT',0,15,151,13,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DynProp_Obj_44_IDT',0,15,152,13,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DynProp_Obj_45_IDT',0,15,153,13,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DynProp_Obj_46_IDT',0,15,154,13,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DynProp_Obj_47_IDT',0,15,155,13,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DynProp_Obj_48_IDT',0,15,156,13,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DynProp_Obj_49_IDT',0,15,157,13,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DynProp_Obj_50_IDT',0,15,158,13,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DynProp_Obj_51_IDT',0,15,159,13,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DynProp_Obj_52_IDT',0,15,160,13,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DynProp_Obj_53_IDT',0,15,161,13,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DynProp_Obj_54_IDT',0,15,162,13,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DynProp_Obj_55_IDT',0,15,163,13,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DynProp_Obj_56_IDT',0,15,164,13,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DynProp_Obj_57_IDT',0,15,165,13,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DynProp_Obj_58_IDT',0,15,166,13,15
	.word	183
	.byte	28
	.byte	'ARS_OD_DynProp_Obj_59_IDT',0,15,167,13,15
	.word	183
	.byte	28
	.byte	'ARS_OD_EgoAcceleration_IDT',0,15,168,13,16
	.word	318
	.byte	28
	.byte	'ARS_OD_EgoCurvature_IDT',0,15,169,13,15
	.word	183
	.byte	28
	.byte	'ARS_OD_EgoVelocityStd_IDT',0,15,170,13,15
	.word	183
	.byte	28
	.byte	'ARS_OD_EgoVelocity_IDT',0,15,171,13,16
	.word	318
	.byte	28
	.byte	'ARS_OD_EgoYawRate_IDT',0,15,172,13,16
	.word	318
	.byte	28
	.byte	'ARS_OD_ExtendedCycleFlag_IDT',0,15,173,13,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ID_00_IDT',0,15,174,13,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ID_01_IDT',0,15,175,13,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ID_02_IDT',0,15,176,13,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ID_03_IDT',0,15,177,13,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ID_04_IDT',0,15,178,13,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ID_05_IDT',0,15,179,13,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ID_06_IDT',0,15,180,13,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ID_07_IDT',0,15,181,13,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ID_08_IDT',0,15,182,13,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ID_09_IDT',0,15,183,13,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ID_10_IDT',0,15,184,13,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ID_11_IDT',0,15,185,13,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ID_12_IDT',0,15,186,13,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ID_13_IDT',0,15,187,13,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ID_14_IDT',0,15,188,13,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ID_15_IDT',0,15,189,13,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ID_16_IDT',0,15,190,13,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ID_17_IDT',0,15,191,13,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ID_18_IDT',0,15,192,13,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ID_19_IDT',0,15,193,13,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ID_20_IDT',0,15,194,13,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ID_21_IDT',0,15,195,13,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ID_22_IDT',0,15,196,13,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ID_23_IDT',0,15,197,13,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ID_24_IDT',0,15,198,13,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ID_25_IDT',0,15,199,13,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ID_26_IDT',0,15,200,13,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ID_27_IDT',0,15,201,13,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ID_28_IDT',0,15,202,13,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ID_29_IDT',0,15,203,13,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ID_30_IDT',0,15,204,13,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ID_31_IDT',0,15,205,13,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ID_32_IDT',0,15,206,13,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ID_33_IDT',0,15,207,13,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ID_34_IDT',0,15,208,13,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ID_35_IDT',0,15,209,13,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ID_36_IDT',0,15,210,13,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ID_37_IDT',0,15,211,13,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ID_38_IDT',0,15,212,13,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ID_39_IDT',0,15,213,13,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ID_40_IDT',0,15,214,13,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ID_41_IDT',0,15,215,13,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ID_42_IDT',0,15,216,13,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ID_43_IDT',0,15,217,13,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ID_44_IDT',0,15,218,13,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ID_45_IDT',0,15,219,13,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ID_46_IDT',0,15,220,13,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ID_47_IDT',0,15,221,13,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ID_48_IDT',0,15,222,13,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ID_49_IDT',0,15,223,13,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ID_50_IDT',0,15,224,13,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ID_51_IDT',0,15,225,13,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ID_52_IDT',0,15,226,13,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ID_53_IDT',0,15,227,13,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ID_54_IDT',0,15,228,13,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ID_55_IDT',0,15,229,13,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ID_56_IDT',0,15,230,13,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ID_57_IDT',0,15,231,13,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ID_58_IDT',0,15,232,13,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ID_59_IDT',0,15,233,13,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Latency_IDT',0,15,234,13,16
	.word	318
	.byte	28
	.byte	'ARS_OD_Length_Obj_00_IDT',0,15,235,13,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Length_Obj_01_IDT',0,15,236,13,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Length_Obj_02_IDT',0,15,237,13,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Length_Obj_03_IDT',0,15,238,13,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Length_Obj_04_IDT',0,15,239,13,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Length_Obj_05_IDT',0,15,240,13,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Length_Obj_06_IDT',0,15,241,13,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Length_Obj_07_IDT',0,15,242,13,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Length_Obj_08_IDT',0,15,243,13,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Length_Obj_09_IDT',0,15,244,13,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Length_Obj_10_IDT',0,15,245,13,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Length_Obj_11_IDT',0,15,246,13,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Length_Obj_12_IDT',0,15,247,13,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Length_Obj_13_IDT',0,15,248,13,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Length_Obj_14_IDT',0,15,249,13,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Length_Obj_15_IDT',0,15,250,13,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Length_Obj_16_IDT',0,15,251,13,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Length_Obj_17_IDT',0,15,252,13,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Length_Obj_18_IDT',0,15,253,13,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Length_Obj_19_IDT',0,15,254,13,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Length_Obj_20_IDT',0,15,255,13,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Length_Obj_21_IDT',0,15,128,14,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Length_Obj_22_IDT',0,15,129,14,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Length_Obj_23_IDT',0,15,130,14,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Length_Obj_24_IDT',0,15,131,14,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Length_Obj_25_IDT',0,15,132,14,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Length_Obj_26_IDT',0,15,133,14,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Length_Obj_27_IDT',0,15,134,14,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Length_Obj_28_IDT',0,15,135,14,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Length_Obj_29_IDT',0,15,136,14,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Length_Obj_30_IDT',0,15,137,14,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Length_Obj_31_IDT',0,15,138,14,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Length_Obj_32_IDT',0,15,139,14,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Length_Obj_33_IDT',0,15,140,14,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Length_Obj_34_IDT',0,15,141,14,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Length_Obj_35_IDT',0,15,142,14,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Length_Obj_36_IDT',0,15,143,14,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Length_Obj_37_IDT',0,15,144,14,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Length_Obj_38_IDT',0,15,145,14,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Length_Obj_39_IDT',0,15,146,14,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Length_Obj_40_IDT',0,15,147,14,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Length_Obj_41_IDT',0,15,148,14,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Length_Obj_42_IDT',0,15,149,14,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Length_Obj_43_IDT',0,15,150,14,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Length_Obj_44_IDT',0,15,151,14,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Length_Obj_45_IDT',0,15,152,14,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Length_Obj_46_IDT',0,15,153,14,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Length_Obj_47_IDT',0,15,154,14,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Length_Obj_48_IDT',0,15,155,14,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Length_Obj_49_IDT',0,15,156,14,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Length_Obj_50_IDT',0,15,157,14,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Length_Obj_51_IDT',0,15,158,14,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Length_Obj_52_IDT',0,15,159,14,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Length_Obj_53_IDT',0,15,160,14,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Length_Obj_54_IDT',0,15,161,14,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Length_Obj_55_IDT',0,15,162,14,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Length_Obj_56_IDT',0,15,163,14,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Length_Obj_57_IDT',0,15,164,14,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Length_Obj_58_IDT',0,15,165,14,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Length_Obj_59_IDT',0,15,166,14,15
	.word	183
	.byte	28
	.byte	'ARS_OD_LifeCycle_Obj_00_IDT',0,15,167,14,16
	.word	318
	.byte	28
	.byte	'ARS_OD_LifeCycle_Obj_01_IDT',0,15,168,14,16
	.word	318
	.byte	28
	.byte	'ARS_OD_LifeCycle_Obj_02_IDT',0,15,169,14,16
	.word	318
	.byte	28
	.byte	'ARS_OD_LifeCycle_Obj_03_IDT',0,15,170,14,16
	.word	318
	.byte	28
	.byte	'ARS_OD_LifeCycle_Obj_04_IDT',0,15,171,14,16
	.word	318
	.byte	28
	.byte	'ARS_OD_LifeCycle_Obj_05_IDT',0,15,172,14,16
	.word	318
	.byte	28
	.byte	'ARS_OD_LifeCycle_Obj_06_IDT',0,15,173,14,16
	.word	318
	.byte	28
	.byte	'ARS_OD_LifeCycle_Obj_07_IDT',0,15,174,14,16
	.word	318
	.byte	28
	.byte	'ARS_OD_LifeCycle_Obj_08_IDT',0,15,175,14,16
	.word	318
	.byte	28
	.byte	'ARS_OD_LifeCycle_Obj_09_IDT',0,15,176,14,16
	.word	318
	.byte	28
	.byte	'ARS_OD_LifeCycle_Obj_10_IDT',0,15,177,14,16
	.word	318
	.byte	28
	.byte	'ARS_OD_LifeCycle_Obj_11_IDT',0,15,178,14,16
	.word	318
	.byte	28
	.byte	'ARS_OD_LifeCycle_Obj_12_IDT',0,15,179,14,16
	.word	318
	.byte	28
	.byte	'ARS_OD_LifeCycle_Obj_13_IDT',0,15,180,14,16
	.word	318
	.byte	28
	.byte	'ARS_OD_LifeCycle_Obj_14_IDT',0,15,181,14,16
	.word	318
	.byte	28
	.byte	'ARS_OD_LifeCycle_Obj_15_IDT',0,15,182,14,16
	.word	318
	.byte	28
	.byte	'ARS_OD_LifeCycle_Obj_16_IDT',0,15,183,14,16
	.word	318
	.byte	28
	.byte	'ARS_OD_LifeCycle_Obj_17_IDT',0,15,184,14,16
	.word	318
	.byte	28
	.byte	'ARS_OD_LifeCycle_Obj_18_IDT',0,15,185,14,16
	.word	318
	.byte	28
	.byte	'ARS_OD_LifeCycle_Obj_19_IDT',0,15,186,14,16
	.word	318
	.byte	28
	.byte	'ARS_OD_LifeCycle_Obj_20_IDT',0,15,187,14,16
	.word	318
	.byte	28
	.byte	'ARS_OD_LifeCycle_Obj_21_IDT',0,15,188,14,16
	.word	318
	.byte	28
	.byte	'ARS_OD_LifeCycle_Obj_22_IDT',0,15,189,14,16
	.word	318
	.byte	28
	.byte	'ARS_OD_LifeCycle_Obj_23_IDT',0,15,190,14,16
	.word	318
	.byte	28
	.byte	'ARS_OD_LifeCycle_Obj_24_IDT',0,15,191,14,16
	.word	318
	.byte	28
	.byte	'ARS_OD_LifeCycle_Obj_25_IDT',0,15,192,14,16
	.word	318
	.byte	28
	.byte	'ARS_OD_LifeCycle_Obj_26_IDT',0,15,193,14,16
	.word	318
	.byte	28
	.byte	'ARS_OD_LifeCycle_Obj_27_IDT',0,15,194,14,16
	.word	318
	.byte	28
	.byte	'ARS_OD_LifeCycle_Obj_28_IDT',0,15,195,14,16
	.word	318
	.byte	28
	.byte	'ARS_OD_LifeCycle_Obj_29_IDT',0,15,196,14,16
	.word	318
	.byte	28
	.byte	'ARS_OD_LifeCycle_Obj_30_IDT',0,15,197,14,16
	.word	318
	.byte	28
	.byte	'ARS_OD_LifeCycle_Obj_31_IDT',0,15,198,14,16
	.word	318
	.byte	28
	.byte	'ARS_OD_LifeCycle_Obj_32_IDT',0,15,199,14,16
	.word	318
	.byte	28
	.byte	'ARS_OD_LifeCycle_Obj_33_IDT',0,15,200,14,16
	.word	318
	.byte	28
	.byte	'ARS_OD_LifeCycle_Obj_34_IDT',0,15,201,14,16
	.word	318
	.byte	28
	.byte	'ARS_OD_LifeCycle_Obj_35_IDT',0,15,202,14,16
	.word	318
	.byte	28
	.byte	'ARS_OD_LifeCycle_Obj_36_IDT',0,15,203,14,16
	.word	318
	.byte	28
	.byte	'ARS_OD_LifeCycle_Obj_37_IDT',0,15,204,14,16
	.word	318
	.byte	28
	.byte	'ARS_OD_LifeCycle_Obj_38_IDT',0,15,205,14,16
	.word	318
	.byte	28
	.byte	'ARS_OD_LifeCycle_Obj_39_IDT',0,15,206,14,16
	.word	318
	.byte	28
	.byte	'ARS_OD_LifeCycle_Obj_40_IDT',0,15,207,14,16
	.word	318
	.byte	28
	.byte	'ARS_OD_LifeCycle_Obj_41_IDT',0,15,208,14,16
	.word	318
	.byte	28
	.byte	'ARS_OD_LifeCycle_Obj_42_IDT',0,15,209,14,16
	.word	318
	.byte	28
	.byte	'ARS_OD_LifeCycle_Obj_43_IDT',0,15,210,14,16
	.word	318
	.byte	28
	.byte	'ARS_OD_LifeCycle_Obj_44_IDT',0,15,211,14,16
	.word	318
	.byte	28
	.byte	'ARS_OD_LifeCycle_Obj_45_IDT',0,15,212,14,16
	.word	318
	.byte	28
	.byte	'ARS_OD_LifeCycle_Obj_46_IDT',0,15,213,14,16
	.word	318
	.byte	28
	.byte	'ARS_OD_LifeCycle_Obj_47_IDT',0,15,214,14,16
	.word	318
	.byte	28
	.byte	'ARS_OD_LifeCycle_Obj_48_IDT',0,15,215,14,16
	.word	318
	.byte	28
	.byte	'ARS_OD_LifeCycle_Obj_49_IDT',0,15,216,14,16
	.word	318
	.byte	28
	.byte	'ARS_OD_LifeCycle_Obj_50_IDT',0,15,217,14,16
	.word	318
	.byte	28
	.byte	'ARS_OD_LifeCycle_Obj_51_IDT',0,15,218,14,16
	.word	318
	.byte	28
	.byte	'ARS_OD_LifeCycle_Obj_52_IDT',0,15,219,14,16
	.word	318
	.byte	28
	.byte	'ARS_OD_LifeCycle_Obj_53_IDT',0,15,220,14,16
	.word	318
	.byte	28
	.byte	'ARS_OD_LifeCycle_Obj_54_IDT',0,15,221,14,16
	.word	318
	.byte	28
	.byte	'ARS_OD_LifeCycle_Obj_55_IDT',0,15,222,14,16
	.word	318
	.byte	28
	.byte	'ARS_OD_LifeCycle_Obj_56_IDT',0,15,223,14,16
	.word	318
	.byte	28
	.byte	'ARS_OD_LifeCycle_Obj_57_IDT',0,15,224,14,16
	.word	318
	.byte	28
	.byte	'ARS_OD_LifeCycle_Obj_58_IDT',0,15,225,14,16
	.word	318
	.byte	28
	.byte	'ARS_OD_LifeCycle_Obj_59_IDT',0,15,226,14,16
	.word	318
	.byte	28
	.byte	'ARS_OD_MaintenanceState_Obj_00_IDT',0,15,227,14,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MaintenanceState_Obj_01_IDT',0,15,228,14,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MaintenanceState_Obj_02_IDT',0,15,229,14,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MaintenanceState_Obj_03_IDT',0,15,230,14,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MaintenanceState_Obj_04_IDT',0,15,231,14,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MaintenanceState_Obj_05_IDT',0,15,232,14,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MaintenanceState_Obj_06_IDT',0,15,233,14,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MaintenanceState_Obj_07_IDT',0,15,234,14,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MaintenanceState_Obj_08_IDT',0,15,235,14,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MaintenanceState_Obj_09_IDT',0,15,236,14,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MaintenanceState_Obj_10_IDT',0,15,237,14,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MaintenanceState_Obj_11_IDT',0,15,238,14,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MaintenanceState_Obj_12_IDT',0,15,239,14,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MaintenanceState_Obj_13_IDT',0,15,240,14,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MaintenanceState_Obj_14_IDT',0,15,241,14,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MaintenanceState_Obj_15_IDT',0,15,242,14,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MaintenanceState_Obj_16_IDT',0,15,243,14,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MaintenanceState_Obj_17_IDT',0,15,244,14,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MaintenanceState_Obj_18_IDT',0,15,245,14,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MaintenanceState_Obj_19_IDT',0,15,246,14,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MaintenanceState_Obj_20_IDT',0,15,247,14,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MaintenanceState_Obj_21_IDT',0,15,248,14,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MaintenanceState_Obj_22_IDT',0,15,249,14,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MaintenanceState_Obj_23_IDT',0,15,250,14,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MaintenanceState_Obj_24_IDT',0,15,251,14,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MaintenanceState_Obj_25_IDT',0,15,252,14,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MaintenanceState_Obj_26_IDT',0,15,253,14,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MaintenanceState_Obj_27_IDT',0,15,254,14,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MaintenanceState_Obj_28_IDT',0,15,255,14,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MaintenanceState_Obj_29_IDT',0,15,128,15,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MaintenanceState_Obj_30_IDT',0,15,129,15,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MaintenanceState_Obj_31_IDT',0,15,130,15,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MaintenanceState_Obj_32_IDT',0,15,131,15,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MaintenanceState_Obj_33_IDT',0,15,132,15,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MaintenanceState_Obj_34_IDT',0,15,133,15,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MaintenanceState_Obj_35_IDT',0,15,134,15,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MaintenanceState_Obj_36_IDT',0,15,135,15,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MaintenanceState_Obj_37_IDT',0,15,136,15,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MaintenanceState_Obj_38_IDT',0,15,137,15,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MaintenanceState_Obj_39_IDT',0,15,138,15,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MaintenanceState_Obj_40_IDT',0,15,139,15,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MaintenanceState_Obj_41_IDT',0,15,140,15,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MaintenanceState_Obj_42_IDT',0,15,141,15,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MaintenanceState_Obj_43_IDT',0,15,142,15,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MaintenanceState_Obj_44_IDT',0,15,143,15,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MaintenanceState_Obj_45_IDT',0,15,144,15,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MaintenanceState_Obj_46_IDT',0,15,145,15,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MaintenanceState_Obj_47_IDT',0,15,146,15,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MaintenanceState_Obj_48_IDT',0,15,147,15,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MaintenanceState_Obj_49_IDT',0,15,148,15,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MaintenanceState_Obj_50_IDT',0,15,149,15,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MaintenanceState_Obj_51_IDT',0,15,150,15,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MaintenanceState_Obj_52_IDT',0,15,151,15,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MaintenanceState_Obj_53_IDT',0,15,152,15,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MaintenanceState_Obj_54_IDT',0,15,153,15,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MaintenanceState_Obj_55_IDT',0,15,154,15,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MaintenanceState_Obj_56_IDT',0,15,155,15,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MaintenanceState_Obj_57_IDT',0,15,156,15,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MaintenanceState_Obj_58_IDT',0,15,157,15,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MaintenanceState_Obj_59_IDT',0,15,158,15,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MeasCounter_IDT',0,15,159,15,16
	.word	318
	.byte	28
	.byte	'ARS_OD_MicroDopplerFlag_00_IDT',0,15,160,15,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MicroDopplerFlag_01_IDT',0,15,161,15,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MicroDopplerFlag_02_IDT',0,15,162,15,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MicroDopplerFlag_03_IDT',0,15,163,15,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MicroDopplerFlag_04_IDT',0,15,164,15,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MicroDopplerFlag_05_IDT',0,15,165,15,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MicroDopplerFlag_06_IDT',0,15,166,15,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MicroDopplerFlag_07_IDT',0,15,167,15,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MicroDopplerFlag_08_IDT',0,15,168,15,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MicroDopplerFlag_09_IDT',0,15,169,15,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MicroDopplerFlag_10_IDT',0,15,170,15,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MicroDopplerFlag_11_IDT',0,15,171,15,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MicroDopplerFlag_12_IDT',0,15,172,15,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MicroDopplerFlag_13_IDT',0,15,173,15,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MicroDopplerFlag_14_IDT',0,15,174,15,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MicroDopplerFlag_15_IDT',0,15,175,15,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MicroDopplerFlag_16_IDT',0,15,176,15,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MicroDopplerFlag_17_IDT',0,15,177,15,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MicroDopplerFlag_18_IDT',0,15,178,15,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MicroDopplerFlag_19_IDT',0,15,179,15,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MicroDopplerFlag_20_IDT',0,15,180,15,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MicroDopplerFlag_21_IDT',0,15,181,15,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MicroDopplerFlag_22_IDT',0,15,182,15,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MicroDopplerFlag_23_IDT',0,15,183,15,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MicroDopplerFlag_24_IDT',0,15,184,15,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MicroDopplerFlag_25_IDT',0,15,185,15,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MicroDopplerFlag_26_IDT',0,15,186,15,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MicroDopplerFlag_27_IDT',0,15,187,15,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MicroDopplerFlag_28_IDT',0,15,188,15,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MicroDopplerFlag_29_IDT',0,15,189,15,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MicroDopplerFlag_30_IDT',0,15,190,15,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MicroDopplerFlag_31_IDT',0,15,191,15,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MicroDopplerFlag_32_IDT',0,15,192,15,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MicroDopplerFlag_33_IDT',0,15,193,15,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MicroDopplerFlag_34_IDT',0,15,194,15,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MicroDopplerFlag_35_IDT',0,15,195,15,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MicroDopplerFlag_36_IDT',0,15,196,15,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MicroDopplerFlag_37_IDT',0,15,197,15,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MicroDopplerFlag_38_IDT',0,15,198,15,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MicroDopplerFlag_39_IDT',0,15,199,15,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MicroDopplerFlag_40_IDT',0,15,200,15,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MicroDopplerFlag_41_IDT',0,15,201,15,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MicroDopplerFlag_42_IDT',0,15,202,15,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MicroDopplerFlag_43_IDT',0,15,203,15,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MicroDopplerFlag_44_IDT',0,15,204,15,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MicroDopplerFlag_45_IDT',0,15,205,15,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MicroDopplerFlag_46_IDT',0,15,206,15,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MicroDopplerFlag_47_IDT',0,15,207,15,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MicroDopplerFlag_48_IDT',0,15,208,15,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MicroDopplerFlag_49_IDT',0,15,209,15,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MicroDopplerFlag_50_IDT',0,15,210,15,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MicroDopplerFlag_51_IDT',0,15,211,15,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MicroDopplerFlag_52_IDT',0,15,212,15,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MicroDopplerFlag_53_IDT',0,15,213,15,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MicroDopplerFlag_54_IDT',0,15,214,15,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MicroDopplerFlag_55_IDT',0,15,215,15,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MicroDopplerFlag_56_IDT',0,15,216,15,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MicroDopplerFlag_57_IDT',0,15,217,15,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MicroDopplerFlag_58_IDT',0,15,218,15,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MicroDopplerFlag_59_IDT',0,15,219,15,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MirrorProb_Obj_00_IDT',0,15,220,15,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MirrorProb_Obj_01_IDT',0,15,221,15,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MirrorProb_Obj_02_IDT',0,15,222,15,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MirrorProb_Obj_03_IDT',0,15,223,15,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MirrorProb_Obj_04_IDT',0,15,224,15,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MirrorProb_Obj_05_IDT',0,15,225,15,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MirrorProb_Obj_06_IDT',0,15,226,15,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MirrorProb_Obj_07_IDT',0,15,227,15,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MirrorProb_Obj_08_IDT',0,15,228,15,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MirrorProb_Obj_09_IDT',0,15,229,15,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MirrorProb_Obj_10_IDT',0,15,230,15,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MirrorProb_Obj_11_IDT',0,15,231,15,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MirrorProb_Obj_12_IDT',0,15,232,15,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MirrorProb_Obj_13_IDT',0,15,233,15,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MirrorProb_Obj_14_IDT',0,15,234,15,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MirrorProb_Obj_15_IDT',0,15,235,15,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MirrorProb_Obj_16_IDT',0,15,236,15,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MirrorProb_Obj_17_IDT',0,15,237,15,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MirrorProb_Obj_18_IDT',0,15,238,15,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MirrorProb_Obj_19_IDT',0,15,239,15,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MirrorProb_Obj_20_IDT',0,15,240,15,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MirrorProb_Obj_21_IDT',0,15,241,15,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MirrorProb_Obj_22_IDT',0,15,242,15,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MirrorProb_Obj_23_IDT',0,15,243,15,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MirrorProb_Obj_24_IDT',0,15,244,15,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MirrorProb_Obj_25_IDT',0,15,245,15,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MirrorProb_Obj_26_IDT',0,15,246,15,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MirrorProb_Obj_27_IDT',0,15,247,15,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MirrorProb_Obj_28_IDT',0,15,248,15,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MirrorProb_Obj_29_IDT',0,15,249,15,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MirrorProb_Obj_30_IDT',0,15,250,15,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MirrorProb_Obj_31_IDT',0,15,251,15,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MirrorProb_Obj_32_IDT',0,15,252,15,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MirrorProb_Obj_33_IDT',0,15,253,15,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MirrorProb_Obj_34_IDT',0,15,254,15,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MirrorProb_Obj_35_IDT',0,15,255,15,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MirrorProb_Obj_36_IDT',0,15,128,16,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MirrorProb_Obj_37_IDT',0,15,129,16,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MirrorProb_Obj_38_IDT',0,15,130,16,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MirrorProb_Obj_39_IDT',0,15,131,16,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MirrorProb_Obj_40_IDT',0,15,132,16,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MirrorProb_Obj_41_IDT',0,15,133,16,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MirrorProb_Obj_42_IDT',0,15,134,16,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MirrorProb_Obj_43_IDT',0,15,135,16,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MirrorProb_Obj_44_IDT',0,15,136,16,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MirrorProb_Obj_45_IDT',0,15,137,16,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MirrorProb_Obj_46_IDT',0,15,138,16,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MirrorProb_Obj_47_IDT',0,15,139,16,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MirrorProb_Obj_48_IDT',0,15,140,16,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MirrorProb_Obj_49_IDT',0,15,141,16,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MirrorProb_Obj_50_IDT',0,15,142,16,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MirrorProb_Obj_51_IDT',0,15,143,16,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MirrorProb_Obj_52_IDT',0,15,144,16,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MirrorProb_Obj_53_IDT',0,15,145,16,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MirrorProb_Obj_54_IDT',0,15,146,16,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MirrorProb_Obj_55_IDT',0,15,147,16,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MirrorProb_Obj_56_IDT',0,15,148,16,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MirrorProb_Obj_57_IDT',0,15,149,16,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MirrorProb_Obj_58_IDT',0,15,150,16,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MirrorProb_Obj_59_IDT',0,15,151,16,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MsgCounter_Header_IDT',0,15,152,16,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MsgCounter_Obj_00_01_IDT',0,15,153,16,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MsgCounter_Obj_02_03_IDT',0,15,154,16,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MsgCounter_Obj_04_05_IDT',0,15,155,16,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MsgCounter_Obj_06_07_IDT',0,15,156,16,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MsgCounter_Obj_08_09_IDT',0,15,157,16,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MsgCounter_Obj_10_11_IDT',0,15,158,16,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MsgCounter_Obj_12_13_IDT',0,15,159,16,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MsgCounter_Obj_14_15_IDT',0,15,160,16,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MsgCounter_Obj_16_17_IDT',0,15,161,16,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MsgCounter_Obj_18_19_IDT',0,15,162,16,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MsgCounter_Obj_20_21_IDT',0,15,163,16,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MsgCounter_Obj_22_23_IDT',0,15,164,16,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MsgCounter_Obj_24_25_IDT',0,15,165,16,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MsgCounter_Obj_26_27_IDT',0,15,166,16,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MsgCounter_Obj_28_29_IDT',0,15,167,16,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MsgCounter_Obj_30_31_IDT',0,15,168,16,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MsgCounter_Obj_32_33_IDT',0,15,169,16,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MsgCounter_Obj_34_35_IDT',0,15,170,16,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MsgCounter_Obj_36_37_IDT',0,15,171,16,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MsgCounter_Obj_38_39_IDT',0,15,172,16,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MsgCounter_Obj_40_41_IDT',0,15,173,16,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MsgCounter_Obj_42_43_IDT',0,15,174,16,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MsgCounter_Obj_44_45_IDT',0,15,175,16,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MsgCounter_Obj_46_47_IDT',0,15,176,16,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MsgCounter_Obj_48_49_IDT',0,15,177,16,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MsgCounter_Obj_50_51_IDT',0,15,178,16,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MsgCounter_Obj_52_53_IDT',0,15,179,16,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MsgCounter_Obj_54_55_IDT',0,15,180,16,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MsgCounter_Obj_56_57_IDT',0,15,181,16,15
	.word	183
	.byte	28
	.byte	'ARS_OD_MsgCounter_Obj_58_59_IDT',0,15,182,16,15
	.word	183
	.byte	28
	.byte	'ARS_OD_NumOfObjects_IDT',0,15,183,16,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ObstacleProb_Obj_00_IDT',0,15,184,16,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ObstacleProb_Obj_01_IDT',0,15,185,16,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ObstacleProb_Obj_02_IDT',0,15,186,16,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ObstacleProb_Obj_03_IDT',0,15,187,16,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ObstacleProb_Obj_04_IDT',0,15,188,16,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ObstacleProb_Obj_05_IDT',0,15,189,16,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ObstacleProb_Obj_06_IDT',0,15,190,16,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ObstacleProb_Obj_07_IDT',0,15,191,16,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ObstacleProb_Obj_08_IDT',0,15,192,16,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ObstacleProb_Obj_09_IDT',0,15,193,16,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ObstacleProb_Obj_10_IDT',0,15,194,16,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ObstacleProb_Obj_11_IDT',0,15,195,16,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ObstacleProb_Obj_12_IDT',0,15,196,16,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ObstacleProb_Obj_13_IDT',0,15,197,16,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ObstacleProb_Obj_14_IDT',0,15,198,16,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ObstacleProb_Obj_15_IDT',0,15,199,16,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ObstacleProb_Obj_16_IDT',0,15,200,16,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ObstacleProb_Obj_17_IDT',0,15,201,16,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ObstacleProb_Obj_18_IDT',0,15,202,16,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ObstacleProb_Obj_19_IDT',0,15,203,16,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ObstacleProb_Obj_20_IDT',0,15,204,16,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ObstacleProb_Obj_21_IDT',0,15,205,16,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ObstacleProb_Obj_22_IDT',0,15,206,16,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ObstacleProb_Obj_23_IDT',0,15,207,16,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ObstacleProb_Obj_24_IDT',0,15,208,16,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ObstacleProb_Obj_25_IDT',0,15,209,16,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ObstacleProb_Obj_26_IDT',0,15,210,16,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ObstacleProb_Obj_27_IDT',0,15,211,16,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ObstacleProb_Obj_28_IDT',0,15,212,16,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ObstacleProb_Obj_29_IDT',0,15,213,16,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ObstacleProb_Obj_30_IDT',0,15,214,16,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ObstacleProb_Obj_31_IDT',0,15,215,16,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ObstacleProb_Obj_32_IDT',0,15,216,16,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ObstacleProb_Obj_33_IDT',0,15,217,16,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ObstacleProb_Obj_34_IDT',0,15,218,16,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ObstacleProb_Obj_35_IDT',0,15,219,16,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ObstacleProb_Obj_36_IDT',0,15,220,16,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ObstacleProb_Obj_37_IDT',0,15,221,16,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ObstacleProb_Obj_38_IDT',0,15,222,16,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ObstacleProb_Obj_39_IDT',0,15,223,16,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ObstacleProb_Obj_40_IDT',0,15,224,16,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ObstacleProb_Obj_41_IDT',0,15,225,16,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ObstacleProb_Obj_42_IDT',0,15,226,16,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ObstacleProb_Obj_43_IDT',0,15,227,16,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ObstacleProb_Obj_44_IDT',0,15,228,16,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ObstacleProb_Obj_45_IDT',0,15,229,16,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ObstacleProb_Obj_46_IDT',0,15,230,16,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ObstacleProb_Obj_47_IDT',0,15,231,16,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ObstacleProb_Obj_48_IDT',0,15,232,16,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ObstacleProb_Obj_49_IDT',0,15,233,16,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ObstacleProb_Obj_50_IDT',0,15,234,16,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ObstacleProb_Obj_51_IDT',0,15,235,16,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ObstacleProb_Obj_52_IDT',0,15,236,16,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ObstacleProb_Obj_53_IDT',0,15,237,16,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ObstacleProb_Obj_54_IDT',0,15,238,16,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ObstacleProb_Obj_55_IDT',0,15,239,16,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ObstacleProb_Obj_56_IDT',0,15,240,16,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ObstacleProb_Obj_57_IDT',0,15,241,16,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ObstacleProb_Obj_58_IDT',0,15,242,16,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ObstacleProb_Obj_59_IDT',0,15,243,16,15
	.word	183
	.byte	28
	.byte	'ARS_OD_OrientationStd_Obj_00_IDT',0,15,244,16,15
	.word	183
	.byte	28
	.byte	'ARS_OD_OrientationStd_Obj_01_IDT',0,15,245,16,15
	.word	183
	.byte	28
	.byte	'ARS_OD_OrientationStd_Obj_02_IDT',0,15,246,16,15
	.word	183
	.byte	28
	.byte	'ARS_OD_OrientationStd_Obj_03_IDT',0,15,247,16,15
	.word	183
	.byte	28
	.byte	'ARS_OD_OrientationStd_Obj_04_IDT',0,15,248,16,15
	.word	183
	.byte	28
	.byte	'ARS_OD_OrientationStd_Obj_05_IDT',0,15,249,16,15
	.word	183
	.byte	28
	.byte	'ARS_OD_OrientationStd_Obj_06_IDT',0,15,250,16,15
	.word	183
	.byte	28
	.byte	'ARS_OD_OrientationStd_Obj_07_IDT',0,15,251,16,15
	.word	183
	.byte	28
	.byte	'ARS_OD_OrientationStd_Obj_08_IDT',0,15,252,16,15
	.word	183
	.byte	28
	.byte	'ARS_OD_OrientationStd_Obj_09_IDT',0,15,253,16,15
	.word	183
	.byte	28
	.byte	'ARS_OD_OrientationStd_Obj_10_IDT',0,15,254,16,15
	.word	183
	.byte	28
	.byte	'ARS_OD_OrientationStd_Obj_11_IDT',0,15,255,16,15
	.word	183
	.byte	28
	.byte	'ARS_OD_OrientationStd_Obj_12_IDT',0,15,128,17,15
	.word	183
	.byte	28
	.byte	'ARS_OD_OrientationStd_Obj_13_IDT',0,15,129,17,15
	.word	183
	.byte	28
	.byte	'ARS_OD_OrientationStd_Obj_14_IDT',0,15,130,17,15
	.word	183
	.byte	28
	.byte	'ARS_OD_OrientationStd_Obj_15_IDT',0,15,131,17,15
	.word	183
	.byte	28
	.byte	'ARS_OD_OrientationStd_Obj_16_IDT',0,15,132,17,15
	.word	183
	.byte	28
	.byte	'ARS_OD_OrientationStd_Obj_17_IDT',0,15,133,17,15
	.word	183
	.byte	28
	.byte	'ARS_OD_OrientationStd_Obj_18_IDT',0,15,134,17,15
	.word	183
	.byte	28
	.byte	'ARS_OD_OrientationStd_Obj_19_IDT',0,15,135,17,15
	.word	183
	.byte	28
	.byte	'ARS_OD_OrientationStd_Obj_20_IDT',0,15,136,17,15
	.word	183
	.byte	28
	.byte	'ARS_OD_OrientationStd_Obj_21_IDT',0,15,137,17,15
	.word	183
	.byte	28
	.byte	'ARS_OD_OrientationStd_Obj_22_IDT',0,15,138,17,15
	.word	183
	.byte	28
	.byte	'ARS_OD_OrientationStd_Obj_23_IDT',0,15,139,17,15
	.word	183
	.byte	28
	.byte	'ARS_OD_OrientationStd_Obj_24_IDT',0,15,140,17,15
	.word	183
	.byte	28
	.byte	'ARS_OD_OrientationStd_Obj_25_IDT',0,15,141,17,15
	.word	183
	.byte	28
	.byte	'ARS_OD_OrientationStd_Obj_26_IDT',0,15,142,17,15
	.word	183
	.byte	28
	.byte	'ARS_OD_OrientationStd_Obj_27_IDT',0,15,143,17,15
	.word	183
	.byte	28
	.byte	'ARS_OD_OrientationStd_Obj_28_IDT',0,15,144,17,15
	.word	183
	.byte	28
	.byte	'ARS_OD_OrientationStd_Obj_29_IDT',0,15,145,17,15
	.word	183
	.byte	28
	.byte	'ARS_OD_OrientationStd_Obj_30_IDT',0,15,146,17,15
	.word	183
	.byte	28
	.byte	'ARS_OD_OrientationStd_Obj_31_IDT',0,15,147,17,15
	.word	183
	.byte	28
	.byte	'ARS_OD_OrientationStd_Obj_32_IDT',0,15,148,17,15
	.word	183
	.byte	28
	.byte	'ARS_OD_OrientationStd_Obj_33_IDT',0,15,149,17,15
	.word	183
	.byte	28
	.byte	'ARS_OD_OrientationStd_Obj_34_IDT',0,15,150,17,15
	.word	183
	.byte	28
	.byte	'ARS_OD_OrientationStd_Obj_35_IDT',0,15,151,17,15
	.word	183
	.byte	28
	.byte	'ARS_OD_OrientationStd_Obj_36_IDT',0,15,152,17,15
	.word	183
	.byte	28
	.byte	'ARS_OD_OrientationStd_Obj_37_IDT',0,15,153,17,15
	.word	183
	.byte	28
	.byte	'ARS_OD_OrientationStd_Obj_38_IDT',0,15,154,17,15
	.word	183
	.byte	28
	.byte	'ARS_OD_OrientationStd_Obj_39_IDT',0,15,155,17,15
	.word	183
	.byte	28
	.byte	'ARS_OD_OrientationStd_Obj_40_IDT',0,15,156,17,15
	.word	183
	.byte	28
	.byte	'ARS_OD_OrientationStd_Obj_41_IDT',0,15,157,17,15
	.word	183
	.byte	28
	.byte	'ARS_OD_OrientationStd_Obj_42_IDT',0,15,158,17,15
	.word	183
	.byte	28
	.byte	'ARS_OD_OrientationStd_Obj_43_IDT',0,15,159,17,15
	.word	183
	.byte	28
	.byte	'ARS_OD_OrientationStd_Obj_44_IDT',0,15,160,17,15
	.word	183
	.byte	28
	.byte	'ARS_OD_OrientationStd_Obj_45_IDT',0,15,161,17,15
	.word	183
	.byte	28
	.byte	'ARS_OD_OrientationStd_Obj_46_IDT',0,15,162,17,15
	.word	183
	.byte	28
	.byte	'ARS_OD_OrientationStd_Obj_47_IDT',0,15,163,17,15
	.word	183
	.byte	28
	.byte	'ARS_OD_OrientationStd_Obj_48_IDT',0,15,164,17,15
	.word	183
	.byte	28
	.byte	'ARS_OD_OrientationStd_Obj_49_IDT',0,15,165,17,15
	.word	183
	.byte	28
	.byte	'ARS_OD_OrientationStd_Obj_50_IDT',0,15,166,17,15
	.word	183
	.byte	28
	.byte	'ARS_OD_OrientationStd_Obj_51_IDT',0,15,167,17,15
	.word	183
	.byte	28
	.byte	'ARS_OD_OrientationStd_Obj_52_IDT',0,15,168,17,15
	.word	183
	.byte	28
	.byte	'ARS_OD_OrientationStd_Obj_53_IDT',0,15,169,17,15
	.word	183
	.byte	28
	.byte	'ARS_OD_OrientationStd_Obj_54_IDT',0,15,170,17,15
	.word	183
	.byte	28
	.byte	'ARS_OD_OrientationStd_Obj_55_IDT',0,15,171,17,15
	.word	183
	.byte	28
	.byte	'ARS_OD_OrientationStd_Obj_56_IDT',0,15,172,17,15
	.word	183
	.byte	28
	.byte	'ARS_OD_OrientationStd_Obj_57_IDT',0,15,173,17,15
	.word	183
	.byte	28
	.byte	'ARS_OD_OrientationStd_Obj_58_IDT',0,15,174,17,15
	.word	183
	.byte	28
	.byte	'ARS_OD_OrientationStd_Obj_59_IDT',0,15,175,17,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Orientation_Obj_00_IDT',0,15,176,17,16
	.word	318
	.byte	28
	.byte	'ARS_OD_Orientation_Obj_01_IDT',0,15,177,17,16
	.word	318
	.byte	28
	.byte	'ARS_OD_Orientation_Obj_02_IDT',0,15,178,17,16
	.word	318
	.byte	28
	.byte	'ARS_OD_Orientation_Obj_03_IDT',0,15,179,17,16
	.word	318
	.byte	28
	.byte	'ARS_OD_Orientation_Obj_04_IDT',0,15,180,17,16
	.word	318
	.byte	28
	.byte	'ARS_OD_Orientation_Obj_05_IDT',0,15,181,17,16
	.word	318
	.byte	28
	.byte	'ARS_OD_Orientation_Obj_06_IDT',0,15,182,17,16
	.word	318
	.byte	28
	.byte	'ARS_OD_Orientation_Obj_07_IDT',0,15,183,17,16
	.word	318
	.byte	28
	.byte	'ARS_OD_Orientation_Obj_08_IDT',0,15,184,17,16
	.word	318
	.byte	28
	.byte	'ARS_OD_Orientation_Obj_09_IDT',0,15,185,17,16
	.word	318
	.byte	28
	.byte	'ARS_OD_Orientation_Obj_10_IDT',0,15,186,17,16
	.word	318
	.byte	28
	.byte	'ARS_OD_Orientation_Obj_11_IDT',0,15,187,17,16
	.word	318
	.byte	28
	.byte	'ARS_OD_Orientation_Obj_12_IDT',0,15,188,17,16
	.word	318
	.byte	28
	.byte	'ARS_OD_Orientation_Obj_13_IDT',0,15,189,17,16
	.word	318
	.byte	28
	.byte	'ARS_OD_Orientation_Obj_14_IDT',0,15,190,17,16
	.word	318
	.byte	28
	.byte	'ARS_OD_Orientation_Obj_15_IDT',0,15,191,17,16
	.word	318
	.byte	28
	.byte	'ARS_OD_Orientation_Obj_16_IDT',0,15,192,17,16
	.word	318
	.byte	28
	.byte	'ARS_OD_Orientation_Obj_17_IDT',0,15,193,17,16
	.word	318
	.byte	28
	.byte	'ARS_OD_Orientation_Obj_18_IDT',0,15,194,17,16
	.word	318
	.byte	28
	.byte	'ARS_OD_Orientation_Obj_19_IDT',0,15,195,17,16
	.word	318
	.byte	28
	.byte	'ARS_OD_Orientation_Obj_20_IDT',0,15,196,17,16
	.word	318
	.byte	28
	.byte	'ARS_OD_Orientation_Obj_21_IDT',0,15,197,17,16
	.word	318
	.byte	28
	.byte	'ARS_OD_Orientation_Obj_22_IDT',0,15,198,17,16
	.word	318
	.byte	28
	.byte	'ARS_OD_Orientation_Obj_23_IDT',0,15,199,17,16
	.word	318
	.byte	28
	.byte	'ARS_OD_Orientation_Obj_24_IDT',0,15,200,17,16
	.word	318
	.byte	28
	.byte	'ARS_OD_Orientation_Obj_25_IDT',0,15,201,17,16
	.word	318
	.byte	28
	.byte	'ARS_OD_Orientation_Obj_26_IDT',0,15,202,17,16
	.word	318
	.byte	28
	.byte	'ARS_OD_Orientation_Obj_27_IDT',0,15,203,17,16
	.word	318
	.byte	28
	.byte	'ARS_OD_Orientation_Obj_28_IDT',0,15,204,17,16
	.word	318
	.byte	28
	.byte	'ARS_OD_Orientation_Obj_29_IDT',0,15,205,17,16
	.word	318
	.byte	28
	.byte	'ARS_OD_Orientation_Obj_30_IDT',0,15,206,17,16
	.word	318
	.byte	28
	.byte	'ARS_OD_Orientation_Obj_31_IDT',0,15,207,17,16
	.word	318
	.byte	28
	.byte	'ARS_OD_Orientation_Obj_32_IDT',0,15,208,17,16
	.word	318
	.byte	28
	.byte	'ARS_OD_Orientation_Obj_33_IDT',0,15,209,17,16
	.word	318
	.byte	28
	.byte	'ARS_OD_Orientation_Obj_34_IDT',0,15,210,17,16
	.word	318
	.byte	28
	.byte	'ARS_OD_Orientation_Obj_35_IDT',0,15,211,17,16
	.word	318
	.byte	28
	.byte	'ARS_OD_Orientation_Obj_36_IDT',0,15,212,17,16
	.word	318
	.byte	28
	.byte	'ARS_OD_Orientation_Obj_37_IDT',0,15,213,17,16
	.word	318
	.byte	28
	.byte	'ARS_OD_Orientation_Obj_38_IDT',0,15,214,17,16
	.word	318
	.byte	28
	.byte	'ARS_OD_Orientation_Obj_39_IDT',0,15,215,17,16
	.word	318
	.byte	28
	.byte	'ARS_OD_Orientation_Obj_40_IDT',0,15,216,17,16
	.word	318
	.byte	28
	.byte	'ARS_OD_Orientation_Obj_41_IDT',0,15,217,17,16
	.word	318
	.byte	28
	.byte	'ARS_OD_Orientation_Obj_42_IDT',0,15,218,17,16
	.word	318
	.byte	28
	.byte	'ARS_OD_Orientation_Obj_43_IDT',0,15,219,17,16
	.word	318
	.byte	28
	.byte	'ARS_OD_Orientation_Obj_44_IDT',0,15,220,17,16
	.word	318
	.byte	28
	.byte	'ARS_OD_Orientation_Obj_45_IDT',0,15,221,17,16
	.word	318
	.byte	28
	.byte	'ARS_OD_Orientation_Obj_46_IDT',0,15,222,17,16
	.word	318
	.byte	28
	.byte	'ARS_OD_Orientation_Obj_47_IDT',0,15,223,17,16
	.word	318
	.byte	28
	.byte	'ARS_OD_Orientation_Obj_48_IDT',0,15,224,17,16
	.word	318
	.byte	28
	.byte	'ARS_OD_Orientation_Obj_49_IDT',0,15,225,17,16
	.word	318
	.byte	28
	.byte	'ARS_OD_Orientation_Obj_50_IDT',0,15,226,17,16
	.word	318
	.byte	28
	.byte	'ARS_OD_Orientation_Obj_51_IDT',0,15,227,17,16
	.word	318
	.byte	28
	.byte	'ARS_OD_Orientation_Obj_52_IDT',0,15,228,17,16
	.word	318
	.byte	28
	.byte	'ARS_OD_Orientation_Obj_53_IDT',0,15,229,17,16
	.word	318
	.byte	28
	.byte	'ARS_OD_Orientation_Obj_54_IDT',0,15,230,17,16
	.word	318
	.byte	28
	.byte	'ARS_OD_Orientation_Obj_55_IDT',0,15,231,17,16
	.word	318
	.byte	28
	.byte	'ARS_OD_Orientation_Obj_56_IDT',0,15,232,17,16
	.word	318
	.byte	28
	.byte	'ARS_OD_Orientation_Obj_57_IDT',0,15,233,17,16
	.word	318
	.byte	28
	.byte	'ARS_OD_Orientation_Obj_58_IDT',0,15,234,17,16
	.word	318
	.byte	28
	.byte	'ARS_OD_Orientation_Obj_59_IDT',0,15,235,17,16
	.word	318
	.byte	28
	.byte	'ARS_OD_ProbOfExist_Obj_00_IDT',0,15,236,17,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ProbOfExist_Obj_01_IDT',0,15,237,17,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ProbOfExist_Obj_02_IDT',0,15,238,17,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ProbOfExist_Obj_03_IDT',0,15,239,17,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ProbOfExist_Obj_04_IDT',0,15,240,17,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ProbOfExist_Obj_05_IDT',0,15,241,17,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ProbOfExist_Obj_06_IDT',0,15,242,17,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ProbOfExist_Obj_07_IDT',0,15,243,17,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ProbOfExist_Obj_08_IDT',0,15,244,17,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ProbOfExist_Obj_09_IDT',0,15,245,17,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ProbOfExist_Obj_10_IDT',0,15,246,17,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ProbOfExist_Obj_11_IDT',0,15,247,17,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ProbOfExist_Obj_12_IDT',0,15,248,17,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ProbOfExist_Obj_13_IDT',0,15,249,17,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ProbOfExist_Obj_14_IDT',0,15,250,17,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ProbOfExist_Obj_15_IDT',0,15,251,17,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ProbOfExist_Obj_16_IDT',0,15,252,17,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ProbOfExist_Obj_17_IDT',0,15,253,17,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ProbOfExist_Obj_18_IDT',0,15,254,17,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ProbOfExist_Obj_19_IDT',0,15,255,17,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ProbOfExist_Obj_20_IDT',0,15,128,18,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ProbOfExist_Obj_21_IDT',0,15,129,18,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ProbOfExist_Obj_22_IDT',0,15,130,18,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ProbOfExist_Obj_23_IDT',0,15,131,18,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ProbOfExist_Obj_24_IDT',0,15,132,18,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ProbOfExist_Obj_25_IDT',0,15,133,18,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ProbOfExist_Obj_26_IDT',0,15,134,18,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ProbOfExist_Obj_27_IDT',0,15,135,18,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ProbOfExist_Obj_28_IDT',0,15,136,18,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ProbOfExist_Obj_29_IDT',0,15,137,18,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ProbOfExist_Obj_30_IDT',0,15,138,18,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ProbOfExist_Obj_31_IDT',0,15,139,18,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ProbOfExist_Obj_32_IDT',0,15,140,18,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ProbOfExist_Obj_33_IDT',0,15,141,18,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ProbOfExist_Obj_34_IDT',0,15,142,18,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ProbOfExist_Obj_35_IDT',0,15,143,18,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ProbOfExist_Obj_36_IDT',0,15,144,18,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ProbOfExist_Obj_37_IDT',0,15,145,18,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ProbOfExist_Obj_38_IDT',0,15,146,18,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ProbOfExist_Obj_39_IDT',0,15,147,18,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ProbOfExist_Obj_40_IDT',0,15,148,18,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ProbOfExist_Obj_41_IDT',0,15,149,18,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ProbOfExist_Obj_42_IDT',0,15,150,18,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ProbOfExist_Obj_43_IDT',0,15,151,18,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ProbOfExist_Obj_44_IDT',0,15,152,18,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ProbOfExist_Obj_45_IDT',0,15,153,18,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ProbOfExist_Obj_46_IDT',0,15,154,18,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ProbOfExist_Obj_47_IDT',0,15,155,18,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ProbOfExist_Obj_48_IDT',0,15,156,18,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ProbOfExist_Obj_49_IDT',0,15,157,18,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ProbOfExist_Obj_50_IDT',0,15,158,18,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ProbOfExist_Obj_51_IDT',0,15,159,18,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ProbOfExist_Obj_52_IDT',0,15,160,18,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ProbOfExist_Obj_53_IDT',0,15,161,18,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ProbOfExist_Obj_54_IDT',0,15,162,18,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ProbOfExist_Obj_55_IDT',0,15,163,18,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ProbOfExist_Obj_56_IDT',0,15,164,18,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ProbOfExist_Obj_57_IDT',0,15,165,18,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ProbOfExist_Obj_58_IDT',0,15,166,18,15
	.word	183
	.byte	28
	.byte	'ARS_OD_ProbOfExist_Obj_59_IDT',0,15,167,18,15
	.word	183
	.byte	28
	.byte	'ARS_OD_RCS_Obj_00_IDT',0,15,168,18,16
	.word	318
	.byte	28
	.byte	'ARS_OD_RCS_Obj_01_IDT',0,15,169,18,16
	.word	318
	.byte	28
	.byte	'ARS_OD_RCS_Obj_02_IDT',0,15,170,18,16
	.word	318
	.byte	28
	.byte	'ARS_OD_RCS_Obj_03_IDT',0,15,171,18,16
	.word	318
	.byte	28
	.byte	'ARS_OD_RCS_Obj_04_IDT',0,15,172,18,16
	.word	318
	.byte	28
	.byte	'ARS_OD_RCS_Obj_05_IDT',0,15,173,18,16
	.word	318
	.byte	28
	.byte	'ARS_OD_RCS_Obj_06_IDT',0,15,174,18,16
	.word	318
	.byte	28
	.byte	'ARS_OD_RCS_Obj_07_IDT',0,15,175,18,16
	.word	318
	.byte	28
	.byte	'ARS_OD_RCS_Obj_08_IDT',0,15,176,18,16
	.word	318
	.byte	28
	.byte	'ARS_OD_RCS_Obj_09_IDT',0,15,177,18,16
	.word	318
	.byte	28
	.byte	'ARS_OD_RCS_Obj_10_IDT',0,15,178,18,16
	.word	318
	.byte	28
	.byte	'ARS_OD_RCS_Obj_11_IDT',0,15,179,18,16
	.word	318
	.byte	28
	.byte	'ARS_OD_RCS_Obj_12_IDT',0,15,180,18,16
	.word	318
	.byte	28
	.byte	'ARS_OD_RCS_Obj_13_IDT',0,15,181,18,16
	.word	318
	.byte	28
	.byte	'ARS_OD_RCS_Obj_14_IDT',0,15,182,18,16
	.word	318
	.byte	28
	.byte	'ARS_OD_RCS_Obj_15_IDT',0,15,183,18,16
	.word	318
	.byte	28
	.byte	'ARS_OD_RCS_Obj_16_IDT',0,15,184,18,16
	.word	318
	.byte	28
	.byte	'ARS_OD_RCS_Obj_17_IDT',0,15,185,18,16
	.word	318
	.byte	28
	.byte	'ARS_OD_RCS_Obj_18_IDT',0,15,186,18,16
	.word	318
	.byte	28
	.byte	'ARS_OD_RCS_Obj_19_IDT',0,15,187,18,16
	.word	318
	.byte	28
	.byte	'ARS_OD_RCS_Obj_20_IDT',0,15,188,18,16
	.word	318
	.byte	28
	.byte	'ARS_OD_RCS_Obj_21_IDT',0,15,189,18,16
	.word	318
	.byte	28
	.byte	'ARS_OD_RCS_Obj_22_IDT',0,15,190,18,16
	.word	318
	.byte	28
	.byte	'ARS_OD_RCS_Obj_23_IDT',0,15,191,18,16
	.word	318
	.byte	28
	.byte	'ARS_OD_RCS_Obj_24_IDT',0,15,192,18,16
	.word	318
	.byte	28
	.byte	'ARS_OD_RCS_Obj_25_IDT',0,15,193,18,16
	.word	318
	.byte	28
	.byte	'ARS_OD_RCS_Obj_26_IDT',0,15,194,18,16
	.word	318
	.byte	28
	.byte	'ARS_OD_RCS_Obj_27_IDT',0,15,195,18,16
	.word	318
	.byte	28
	.byte	'ARS_OD_RCS_Obj_28_IDT',0,15,196,18,16
	.word	318
	.byte	28
	.byte	'ARS_OD_RCS_Obj_29_IDT',0,15,197,18,16
	.word	318
	.byte	28
	.byte	'ARS_OD_RCS_Obj_30_IDT',0,15,198,18,16
	.word	318
	.byte	28
	.byte	'ARS_OD_RCS_Obj_31_IDT',0,15,199,18,16
	.word	318
	.byte	28
	.byte	'ARS_OD_RCS_Obj_32_IDT',0,15,200,18,16
	.word	318
	.byte	28
	.byte	'ARS_OD_RCS_Obj_33_IDT',0,15,201,18,16
	.word	318
	.byte	28
	.byte	'ARS_OD_RCS_Obj_34_IDT',0,15,202,18,16
	.word	318
	.byte	28
	.byte	'ARS_OD_RCS_Obj_35_IDT',0,15,203,18,16
	.word	318
	.byte	28
	.byte	'ARS_OD_RCS_Obj_36_IDT',0,15,204,18,16
	.word	318
	.byte	28
	.byte	'ARS_OD_RCS_Obj_37_IDT',0,15,205,18,16
	.word	318
	.byte	28
	.byte	'ARS_OD_RCS_Obj_38_IDT',0,15,206,18,16
	.word	318
	.byte	28
	.byte	'ARS_OD_RCS_Obj_39_IDT',0,15,207,18,16
	.word	318
	.byte	28
	.byte	'ARS_OD_RCS_Obj_40_IDT',0,15,208,18,16
	.word	318
	.byte	28
	.byte	'ARS_OD_RCS_Obj_41_IDT',0,15,209,18,16
	.word	318
	.byte	28
	.byte	'ARS_OD_RCS_Obj_42_IDT',0,15,210,18,16
	.word	318
	.byte	28
	.byte	'ARS_OD_RCS_Obj_43_IDT',0,15,211,18,16
	.word	318
	.byte	28
	.byte	'ARS_OD_RCS_Obj_44_IDT',0,15,212,18,16
	.word	318
	.byte	28
	.byte	'ARS_OD_RCS_Obj_45_IDT',0,15,213,18,16
	.word	318
	.byte	28
	.byte	'ARS_OD_RCS_Obj_46_IDT',0,15,214,18,16
	.word	318
	.byte	28
	.byte	'ARS_OD_RCS_Obj_47_IDT',0,15,215,18,16
	.word	318
	.byte	28
	.byte	'ARS_OD_RCS_Obj_48_IDT',0,15,216,18,16
	.word	318
	.byte	28
	.byte	'ARS_OD_RCS_Obj_49_IDT',0,15,217,18,16
	.word	318
	.byte	28
	.byte	'ARS_OD_RCS_Obj_50_IDT',0,15,218,18,16
	.word	318
	.byte	28
	.byte	'ARS_OD_RCS_Obj_51_IDT',0,15,219,18,16
	.word	318
	.byte	28
	.byte	'ARS_OD_RCS_Obj_52_IDT',0,15,220,18,16
	.word	318
	.byte	28
	.byte	'ARS_OD_RCS_Obj_53_IDT',0,15,221,18,16
	.word	318
	.byte	28
	.byte	'ARS_OD_RCS_Obj_54_IDT',0,15,222,18,16
	.word	318
	.byte	28
	.byte	'ARS_OD_RCS_Obj_55_IDT',0,15,223,18,16
	.word	318
	.byte	28
	.byte	'ARS_OD_RCS_Obj_56_IDT',0,15,224,18,16
	.word	318
	.byte	28
	.byte	'ARS_OD_RCS_Obj_57_IDT',0,15,225,18,16
	.word	318
	.byte	28
	.byte	'ARS_OD_RCS_Obj_58_IDT',0,15,226,18,16
	.word	318
	.byte	28
	.byte	'ARS_OD_RCS_Obj_59_IDT',0,15,227,18,16
	.word	318
	.byte	28
	.byte	'ARS_OD_RefPoint_Obj_00_IDT',0,15,228,18,15
	.word	183
	.byte	28
	.byte	'ARS_OD_RefPoint_Obj_01_IDT',0,15,229,18,15
	.word	183
	.byte	28
	.byte	'ARS_OD_RefPoint_Obj_02_IDT',0,15,230,18,15
	.word	183
	.byte	28
	.byte	'ARS_OD_RefPoint_Obj_03_IDT',0,15,231,18,15
	.word	183
	.byte	28
	.byte	'ARS_OD_RefPoint_Obj_04_IDT',0,15,232,18,15
	.word	183
	.byte	28
	.byte	'ARS_OD_RefPoint_Obj_05_IDT',0,15,233,18,15
	.word	183
	.byte	28
	.byte	'ARS_OD_RefPoint_Obj_06_IDT',0,15,234,18,15
	.word	183
	.byte	28
	.byte	'ARS_OD_RefPoint_Obj_07_IDT',0,15,235,18,15
	.word	183
	.byte	28
	.byte	'ARS_OD_RefPoint_Obj_08_IDT',0,15,236,18,15
	.word	183
	.byte	28
	.byte	'ARS_OD_RefPoint_Obj_09_IDT',0,15,237,18,15
	.word	183
	.byte	28
	.byte	'ARS_OD_RefPoint_Obj_10_IDT',0,15,238,18,15
	.word	183
	.byte	28
	.byte	'ARS_OD_RefPoint_Obj_11_IDT',0,15,239,18,15
	.word	183
	.byte	28
	.byte	'ARS_OD_RefPoint_Obj_12_IDT',0,15,240,18,15
	.word	183
	.byte	28
	.byte	'ARS_OD_RefPoint_Obj_13_IDT',0,15,241,18,15
	.word	183
	.byte	28
	.byte	'ARS_OD_RefPoint_Obj_14_IDT',0,15,242,18,15
	.word	183
	.byte	28
	.byte	'ARS_OD_RefPoint_Obj_15_IDT',0,15,243,18,15
	.word	183
	.byte	28
	.byte	'ARS_OD_RefPoint_Obj_16_IDT',0,15,244,18,15
	.word	183
	.byte	28
	.byte	'ARS_OD_RefPoint_Obj_17_IDT',0,15,245,18,15
	.word	183
	.byte	28
	.byte	'ARS_OD_RefPoint_Obj_18_IDT',0,15,246,18,15
	.word	183
	.byte	28
	.byte	'ARS_OD_RefPoint_Obj_19_IDT',0,15,247,18,15
	.word	183
	.byte	28
	.byte	'ARS_OD_RefPoint_Obj_20_IDT',0,15,248,18,15
	.word	183
	.byte	28
	.byte	'ARS_OD_RefPoint_Obj_21_IDT',0,15,249,18,15
	.word	183
	.byte	28
	.byte	'ARS_OD_RefPoint_Obj_22_IDT',0,15,250,18,15
	.word	183
	.byte	28
	.byte	'ARS_OD_RefPoint_Obj_23_IDT',0,15,251,18,15
	.word	183
	.byte	28
	.byte	'ARS_OD_RefPoint_Obj_24_IDT',0,15,252,18,15
	.word	183
	.byte	28
	.byte	'ARS_OD_RefPoint_Obj_25_IDT',0,15,253,18,15
	.word	183
	.byte	28
	.byte	'ARS_OD_RefPoint_Obj_26_IDT',0,15,254,18,15
	.word	183
	.byte	28
	.byte	'ARS_OD_RefPoint_Obj_27_IDT',0,15,255,18,15
	.word	183
	.byte	28
	.byte	'ARS_OD_RefPoint_Obj_28_IDT',0,15,128,19,15
	.word	183
	.byte	28
	.byte	'ARS_OD_RefPoint_Obj_29_IDT',0,15,129,19,15
	.word	183
	.byte	28
	.byte	'ARS_OD_RefPoint_Obj_30_IDT',0,15,130,19,15
	.word	183
	.byte	28
	.byte	'ARS_OD_RefPoint_Obj_31_IDT',0,15,131,19,15
	.word	183
	.byte	28
	.byte	'ARS_OD_RefPoint_Obj_32_IDT',0,15,132,19,15
	.word	183
	.byte	28
	.byte	'ARS_OD_RefPoint_Obj_33_IDT',0,15,133,19,15
	.word	183
	.byte	28
	.byte	'ARS_OD_RefPoint_Obj_34_IDT',0,15,134,19,15
	.word	183
	.byte	28
	.byte	'ARS_OD_RefPoint_Obj_35_IDT',0,15,135,19,15
	.word	183
	.byte	28
	.byte	'ARS_OD_RefPoint_Obj_36_IDT',0,15,136,19,15
	.word	183
	.byte	28
	.byte	'ARS_OD_RefPoint_Obj_37_IDT',0,15,137,19,15
	.word	183
	.byte	28
	.byte	'ARS_OD_RefPoint_Obj_38_IDT',0,15,138,19,15
	.word	183
	.byte	28
	.byte	'ARS_OD_RefPoint_Obj_39_IDT',0,15,139,19,15
	.word	183
	.byte	28
	.byte	'ARS_OD_RefPoint_Obj_40_IDT',0,15,140,19,15
	.word	183
	.byte	28
	.byte	'ARS_OD_RefPoint_Obj_41_IDT',0,15,141,19,15
	.word	183
	.byte	28
	.byte	'ARS_OD_RefPoint_Obj_42_IDT',0,15,142,19,15
	.word	183
	.byte	28
	.byte	'ARS_OD_RefPoint_Obj_43_IDT',0,15,143,19,15
	.word	183
	.byte	28
	.byte	'ARS_OD_RefPoint_Obj_44_IDT',0,15,144,19,15
	.word	183
	.byte	28
	.byte	'ARS_OD_RefPoint_Obj_45_IDT',0,15,145,19,15
	.word	183
	.byte	28
	.byte	'ARS_OD_RefPoint_Obj_46_IDT',0,15,146,19,15
	.word	183
	.byte	28
	.byte	'ARS_OD_RefPoint_Obj_47_IDT',0,15,147,19,15
	.word	183
	.byte	28
	.byte	'ARS_OD_RefPoint_Obj_48_IDT',0,15,148,19,15
	.word	183
	.byte	28
	.byte	'ARS_OD_RefPoint_Obj_49_IDT',0,15,149,19,15
	.word	183
	.byte	28
	.byte	'ARS_OD_RefPoint_Obj_50_IDT',0,15,150,19,15
	.word	183
	.byte	28
	.byte	'ARS_OD_RefPoint_Obj_51_IDT',0,15,151,19,15
	.word	183
	.byte	28
	.byte	'ARS_OD_RefPoint_Obj_52_IDT',0,15,152,19,15
	.word	183
	.byte	28
	.byte	'ARS_OD_RefPoint_Obj_53_IDT',0,15,153,19,15
	.word	183
	.byte	28
	.byte	'ARS_OD_RefPoint_Obj_54_IDT',0,15,154,19,15
	.word	183
	.byte	28
	.byte	'ARS_OD_RefPoint_Obj_55_IDT',0,15,155,19,15
	.word	183
	.byte	28
	.byte	'ARS_OD_RefPoint_Obj_56_IDT',0,15,156,19,15
	.word	183
	.byte	28
	.byte	'ARS_OD_RefPoint_Obj_57_IDT',0,15,157,19,15
	.word	183
	.byte	28
	.byte	'ARS_OD_RefPoint_Obj_58_IDT',0,15,158,19,15
	.word	183
	.byte	28
	.byte	'ARS_OD_RefPoint_Obj_59_IDT',0,15,159,19,15
	.word	183
	.byte	28
	.byte	'ARS_OD_TaskValidFlag_IDT',0,15,160,19,15
	.word	183
	.byte	28
	.byte	'ARS_OD_TimeStampGlobNanoSec_IDT',0,15,161,19,16
	.word	297
	.byte	28
	.byte	'ARS_OD_TimeStampGlobSec_IDT',0,15,162,19,16
	.word	297
	.byte	28
	.byte	'ARS_OD_TimeStampLocal_IDT',0,15,163,19,16
	.word	297
	.byte	28
	.byte	'ARS_OD_VabsXStd_Obj_00_IDT',0,15,164,19,15
	.word	183
	.byte	28
	.byte	'ARS_OD_VabsXStd_Obj_01_IDT',0,15,165,19,15
	.word	183
	.byte	28
	.byte	'ARS_OD_VabsXStd_Obj_02_IDT',0,15,166,19,15
	.word	183
	.byte	28
	.byte	'ARS_OD_VabsXStd_Obj_03_IDT',0,15,167,19,15
	.word	183
	.byte	28
	.byte	'ARS_OD_VabsXStd_Obj_04_IDT',0,15,168,19,15
	.word	183
	.byte	28
	.byte	'ARS_OD_VabsXStd_Obj_05_IDT',0,15,169,19,15
	.word	183
	.byte	28
	.byte	'ARS_OD_VabsXStd_Obj_06_IDT',0,15,170,19,15
	.word	183
	.byte	28
	.byte	'ARS_OD_VabsXStd_Obj_07_IDT',0,15,171,19,15
	.word	183
	.byte	28
	.byte	'ARS_OD_VabsXStd_Obj_08_IDT',0,15,172,19,15
	.word	183
	.byte	28
	.byte	'ARS_OD_VabsXStd_Obj_09_IDT',0,15,173,19,15
	.word	183
	.byte	28
	.byte	'ARS_OD_VabsXStd_Obj_10_IDT',0,15,174,19,15
	.word	183
	.byte	28
	.byte	'ARS_OD_VabsXStd_Obj_11_IDT',0,15,175,19,15
	.word	183
	.byte	28
	.byte	'ARS_OD_VabsXStd_Obj_12_IDT',0,15,176,19,15
	.word	183
	.byte	28
	.byte	'ARS_OD_VabsXStd_Obj_13_IDT',0,15,177,19,15
	.word	183
	.byte	28
	.byte	'ARS_OD_VabsXStd_Obj_14_IDT',0,15,178,19,15
	.word	183
	.byte	28
	.byte	'ARS_OD_VabsXStd_Obj_15_IDT',0,15,179,19,15
	.word	183
	.byte	28
	.byte	'ARS_OD_VabsXStd_Obj_16_IDT',0,15,180,19,15
	.word	183
	.byte	28
	.byte	'ARS_OD_VabsXStd_Obj_17_IDT',0,15,181,19,15
	.word	183
	.byte	28
	.byte	'ARS_OD_VabsXStd_Obj_18_IDT',0,15,182,19,15
	.word	183
	.byte	28
	.byte	'ARS_OD_VabsXStd_Obj_19_IDT',0,15,183,19,15
	.word	183
	.byte	28
	.byte	'ARS_OD_VabsXStd_Obj_20_IDT',0,15,184,19,15
	.word	183
	.byte	28
	.byte	'ARS_OD_VabsXStd_Obj_21_IDT',0,15,185,19,15
	.word	183
	.byte	28
	.byte	'ARS_OD_VabsXStd_Obj_22_IDT',0,15,186,19,15
	.word	183
	.byte	28
	.byte	'ARS_OD_VabsXStd_Obj_23_IDT',0,15,187,19,15
	.word	183
	.byte	28
	.byte	'ARS_OD_VabsXStd_Obj_24_IDT',0,15,188,19,15
	.word	183
	.byte	28
	.byte	'ARS_OD_VabsXStd_Obj_25_IDT',0,15,189,19,15
	.word	183
	.byte	28
	.byte	'ARS_OD_VabsXStd_Obj_26_IDT',0,15,190,19,15
	.word	183
	.byte	28
	.byte	'ARS_OD_VabsXStd_Obj_27_IDT',0,15,191,19,15
	.word	183
	.byte	28
	.byte	'ARS_OD_VabsXStd_Obj_28_IDT',0,15,192,19,15
	.word	183
	.byte	28
	.byte	'ARS_OD_VabsXStd_Obj_29_IDT',0,15,193,19,15
	.word	183
	.byte	28
	.byte	'ARS_OD_VabsXStd_Obj_30_IDT',0,15,194,19,15
	.word	183
	.byte	28
	.byte	'ARS_OD_VabsXStd_Obj_31_IDT',0,15,195,19,15
	.word	183
	.byte	28
	.byte	'ARS_OD_VabsXStd_Obj_32_IDT',0,15,196,19,15
	.word	183
	.byte	28
	.byte	'ARS_OD_VabsXStd_Obj_33_IDT',0,15,197,19,15
	.word	183
	.byte	28
	.byte	'ARS_OD_VabsXStd_Obj_34_IDT',0,15,198,19,15
	.word	183
	.byte	28
	.byte	'ARS_OD_VabsXStd_Obj_35_IDT',0,15,199,19,15
	.word	183
	.byte	28
	.byte	'ARS_OD_VabsXStd_Obj_36_IDT',0,15,200,19,15
	.word	183
	.byte	28
	.byte	'ARS_OD_VabsXStd_Obj_37_IDT',0,15,201,19,15
	.word	183
	.byte	28
	.byte	'ARS_OD_VabsXStd_Obj_38_IDT',0,15,202,19,15
	.word	183
	.byte	28
	.byte	'ARS_OD_VabsXStd_Obj_39_IDT',0,15,203,19,15
	.word	183
	.byte	28
	.byte	'ARS_OD_VabsXStd_Obj_40_IDT',0,15,204,19,15
	.word	183
	.byte	28
	.byte	'ARS_OD_VabsXStd_Obj_41_IDT',0,15,205,19,15
	.word	183
	.byte	28
	.byte	'ARS_OD_VabsXStd_Obj_42_IDT',0,15,206,19,15
	.word	183
	.byte	28
	.byte	'ARS_OD_VabsXStd_Obj_43_IDT',0,15,207,19,15
	.word	183
	.byte	28
	.byte	'ARS_OD_VabsXStd_Obj_44_IDT',0,15,208,19,15
	.word	183
	.byte	28
	.byte	'ARS_OD_VabsXStd_Obj_45_IDT',0,15,209,19,15
	.word	183
	.byte	28
	.byte	'ARS_OD_VabsXStd_Obj_46_IDT',0,15,210,19,15
	.word	183
	.byte	28
	.byte	'ARS_OD_VabsXStd_Obj_47_IDT',0,15,211,19,15
	.word	183
	.byte	28
	.byte	'ARS_OD_VabsXStd_Obj_48_IDT',0,15,212,19,15
	.word	183
	.byte	28
	.byte	'ARS_OD_VabsXStd_Obj_49_IDT',0,15,213,19,15
	.word	183
	.byte	28
	.byte	'ARS_OD_VabsXStd_Obj_50_IDT',0,15,214,19,15
	.word	183
	.byte	28
	.byte	'ARS_OD_VabsXStd_Obj_51_IDT',0,15,215,19,15
	.word	183
	.byte	28
	.byte	'ARS_OD_VabsXStd_Obj_52_IDT',0,15,216,19,15
	.word	183
	.byte	28
	.byte	'ARS_OD_VabsXStd_Obj_53_IDT',0,15,217,19,15
	.word	183
	.byte	28
	.byte	'ARS_OD_VabsXStd_Obj_54_IDT',0,15,218,19,15
	.word	183
	.byte	28
	.byte	'ARS_OD_VabsXStd_Obj_55_IDT',0,15,219,19,15
	.word	183
	.byte	28
	.byte	'ARS_OD_VabsXStd_Obj_56_IDT',0,15,220,19,15
	.word	183
	.byte	28
	.byte	'ARS_OD_VabsXStd_Obj_57_IDT',0,15,221,19,15
	.word	183
	.byte	28
	.byte	'ARS_OD_VabsXStd_Obj_58_IDT',0,15,222,19,15
	.word	183
	.byte	28
	.byte	'ARS_OD_VabsXStd_Obj_59_IDT',0,15,223,19,15
	.word	183
	.byte	28
	.byte	'ARS_OD_VabsX_Obj_00_IDT',0,15,224,19,16
	.word	318
	.byte	28
	.byte	'ARS_OD_VabsX_Obj_01_IDT',0,15,225,19,16
	.word	318
	.byte	28
	.byte	'ARS_OD_VabsX_Obj_02_IDT',0,15,226,19,16
	.word	318
	.byte	28
	.byte	'ARS_OD_VabsX_Obj_03_IDT',0,15,227,19,16
	.word	318
	.byte	28
	.byte	'ARS_OD_VabsX_Obj_04_IDT',0,15,228,19,16
	.word	318
	.byte	28
	.byte	'ARS_OD_VabsX_Obj_05_IDT',0,15,229,19,16
	.word	318
	.byte	28
	.byte	'ARS_OD_VabsX_Obj_06_IDT',0,15,230,19,16
	.word	318
	.byte	28
	.byte	'ARS_OD_VabsX_Obj_07_IDT',0,15,231,19,16
	.word	318
	.byte	28
	.byte	'ARS_OD_VabsX_Obj_08_IDT',0,15,232,19,16
	.word	318
	.byte	28
	.byte	'ARS_OD_VabsX_Obj_09_IDT',0,15,233,19,16
	.word	318
	.byte	28
	.byte	'ARS_OD_VabsX_Obj_10_IDT',0,15,234,19,16
	.word	318
	.byte	28
	.byte	'ARS_OD_VabsX_Obj_11_IDT',0,15,235,19,16
	.word	318
	.byte	28
	.byte	'ARS_OD_VabsX_Obj_12_IDT',0,15,236,19,16
	.word	318
	.byte	28
	.byte	'ARS_OD_VabsX_Obj_13_IDT',0,15,237,19,16
	.word	318
	.byte	28
	.byte	'ARS_OD_VabsX_Obj_14_IDT',0,15,238,19,16
	.word	318
	.byte	28
	.byte	'ARS_OD_VabsX_Obj_15_IDT',0,15,239,19,16
	.word	318
	.byte	28
	.byte	'ARS_OD_VabsX_Obj_16_IDT',0,15,240,19,16
	.word	318
	.byte	28
	.byte	'ARS_OD_VabsX_Obj_17_IDT',0,15,241,19,16
	.word	318
	.byte	28
	.byte	'ARS_OD_VabsX_Obj_18_IDT',0,15,242,19,16
	.word	318
	.byte	28
	.byte	'ARS_OD_VabsX_Obj_19_IDT',0,15,243,19,16
	.word	318
	.byte	28
	.byte	'ARS_OD_VabsX_Obj_20_IDT',0,15,244,19,16
	.word	318
	.byte	28
	.byte	'ARS_OD_VabsX_Obj_21_IDT',0,15,245,19,16
	.word	318
	.byte	28
	.byte	'ARS_OD_VabsX_Obj_22_IDT',0,15,246,19,16
	.word	318
	.byte	28
	.byte	'ARS_OD_VabsX_Obj_23_IDT',0,15,247,19,16
	.word	318
	.byte	28
	.byte	'ARS_OD_VabsX_Obj_24_IDT',0,15,248,19,16
	.word	318
	.byte	28
	.byte	'ARS_OD_VabsX_Obj_25_IDT',0,15,249,19,16
	.word	318
	.byte	28
	.byte	'ARS_OD_VabsX_Obj_26_IDT',0,15,250,19,16
	.word	318
	.byte	28
	.byte	'ARS_OD_VabsX_Obj_27_IDT',0,15,251,19,16
	.word	318
	.byte	28
	.byte	'ARS_OD_VabsX_Obj_28_IDT',0,15,252,19,16
	.word	318
	.byte	28
	.byte	'ARS_OD_VabsX_Obj_29_IDT',0,15,253,19,16
	.word	318
	.byte	28
	.byte	'ARS_OD_VabsX_Obj_30_IDT',0,15,254,19,16
	.word	318
	.byte	28
	.byte	'ARS_OD_VabsX_Obj_31_IDT',0,15,255,19,16
	.word	318
	.byte	28
	.byte	'ARS_OD_VabsX_Obj_32_IDT',0,15,128,20,16
	.word	318
	.byte	28
	.byte	'ARS_OD_VabsX_Obj_33_IDT',0,15,129,20,16
	.word	318
	.byte	28
	.byte	'ARS_OD_VabsX_Obj_34_IDT',0,15,130,20,16
	.word	318
	.byte	28
	.byte	'ARS_OD_VabsX_Obj_35_IDT',0,15,131,20,16
	.word	318
	.byte	28
	.byte	'ARS_OD_VabsX_Obj_36_IDT',0,15,132,20,16
	.word	318
	.byte	28
	.byte	'ARS_OD_VabsX_Obj_37_IDT',0,15,133,20,16
	.word	318
	.byte	28
	.byte	'ARS_OD_VabsX_Obj_38_IDT',0,15,134,20,16
	.word	318
	.byte	28
	.byte	'ARS_OD_VabsX_Obj_39_IDT',0,15,135,20,16
	.word	318
	.byte	28
	.byte	'ARS_OD_VabsX_Obj_40_IDT',0,15,136,20,16
	.word	318
	.byte	28
	.byte	'ARS_OD_VabsX_Obj_41_IDT',0,15,137,20,16
	.word	318
	.byte	28
	.byte	'ARS_OD_VabsX_Obj_42_IDT',0,15,138,20,16
	.word	318
	.byte	28
	.byte	'ARS_OD_VabsX_Obj_43_IDT',0,15,139,20,16
	.word	318
	.byte	28
	.byte	'ARS_OD_VabsX_Obj_44_IDT',0,15,140,20,16
	.word	318
	.byte	28
	.byte	'ARS_OD_VabsX_Obj_45_IDT',0,15,141,20,16
	.word	318
	.byte	28
	.byte	'ARS_OD_VabsX_Obj_46_IDT',0,15,142,20,16
	.word	318
	.byte	28
	.byte	'ARS_OD_VabsX_Obj_47_IDT',0,15,143,20,16
	.word	318
	.byte	28
	.byte	'ARS_OD_VabsX_Obj_48_IDT',0,15,144,20,16
	.word	318
	.byte	28
	.byte	'ARS_OD_VabsX_Obj_49_IDT',0,15,145,20,16
	.word	318
	.byte	28
	.byte	'ARS_OD_VabsX_Obj_50_IDT',0,15,146,20,16
	.word	318
	.byte	28
	.byte	'ARS_OD_VabsX_Obj_51_IDT',0,15,147,20,16
	.word	318
	.byte	28
	.byte	'ARS_OD_VabsX_Obj_52_IDT',0,15,148,20,16
	.word	318
	.byte	28
	.byte	'ARS_OD_VabsX_Obj_53_IDT',0,15,149,20,16
	.word	318
	.byte	28
	.byte	'ARS_OD_VabsX_Obj_54_IDT',0,15,150,20,16
	.word	318
	.byte	28
	.byte	'ARS_OD_VabsX_Obj_55_IDT',0,15,151,20,16
	.word	318
	.byte	28
	.byte	'ARS_OD_VabsX_Obj_56_IDT',0,15,152,20,16
	.word	318
	.byte	28
	.byte	'ARS_OD_VabsX_Obj_57_IDT',0,15,153,20,16
	.word	318
	.byte	28
	.byte	'ARS_OD_VabsX_Obj_58_IDT',0,15,154,20,16
	.word	318
	.byte	28
	.byte	'ARS_OD_VabsX_Obj_59_IDT',0,15,155,20,16
	.word	318
	.byte	28
	.byte	'ARS_OD_VabsYStd_Obj_00_IDT',0,15,156,20,15
	.word	183
	.byte	28
	.byte	'ARS_OD_VabsYStd_Obj_01_IDT',0,15,157,20,15
	.word	183
	.byte	28
	.byte	'ARS_OD_VabsYStd_Obj_02_IDT',0,15,158,20,15
	.word	183
	.byte	28
	.byte	'ARS_OD_VabsYStd_Obj_03_IDT',0,15,159,20,15
	.word	183
	.byte	28
	.byte	'ARS_OD_VabsYStd_Obj_04_IDT',0,15,160,20,15
	.word	183
	.byte	28
	.byte	'ARS_OD_VabsYStd_Obj_05_IDT',0,15,161,20,15
	.word	183
	.byte	28
	.byte	'ARS_OD_VabsYStd_Obj_06_IDT',0,15,162,20,15
	.word	183
	.byte	28
	.byte	'ARS_OD_VabsYStd_Obj_07_IDT',0,15,163,20,15
	.word	183
	.byte	28
	.byte	'ARS_OD_VabsYStd_Obj_08_IDT',0,15,164,20,15
	.word	183
	.byte	28
	.byte	'ARS_OD_VabsYStd_Obj_09_IDT',0,15,165,20,15
	.word	183
	.byte	28
	.byte	'ARS_OD_VabsYStd_Obj_10_IDT',0,15,166,20,15
	.word	183
	.byte	28
	.byte	'ARS_OD_VabsYStd_Obj_11_IDT',0,15,167,20,15
	.word	183
	.byte	28
	.byte	'ARS_OD_VabsYStd_Obj_12_IDT',0,15,168,20,15
	.word	183
	.byte	28
	.byte	'ARS_OD_VabsYStd_Obj_13_IDT',0,15,169,20,15
	.word	183
	.byte	28
	.byte	'ARS_OD_VabsYStd_Obj_14_IDT',0,15,170,20,15
	.word	183
	.byte	28
	.byte	'ARS_OD_VabsYStd_Obj_15_IDT',0,15,171,20,15
	.word	183
	.byte	28
	.byte	'ARS_OD_VabsYStd_Obj_16_IDT',0,15,172,20,15
	.word	183
	.byte	28
	.byte	'ARS_OD_VabsYStd_Obj_17_IDT',0,15,173,20,15
	.word	183
	.byte	28
	.byte	'ARS_OD_VabsYStd_Obj_18_IDT',0,15,174,20,15
	.word	183
	.byte	28
	.byte	'ARS_OD_VabsYStd_Obj_19_IDT',0,15,175,20,15
	.word	183
	.byte	28
	.byte	'ARS_OD_VabsYStd_Obj_20_IDT',0,15,176,20,15
	.word	183
	.byte	28
	.byte	'ARS_OD_VabsYStd_Obj_21_IDT',0,15,177,20,15
	.word	183
	.byte	28
	.byte	'ARS_OD_VabsYStd_Obj_22_IDT',0,15,178,20,15
	.word	183
	.byte	28
	.byte	'ARS_OD_VabsYStd_Obj_23_IDT',0,15,179,20,15
	.word	183
	.byte	28
	.byte	'ARS_OD_VabsYStd_Obj_24_IDT',0,15,180,20,15
	.word	183
	.byte	28
	.byte	'ARS_OD_VabsYStd_Obj_25_IDT',0,15,181,20,15
	.word	183
	.byte	28
	.byte	'ARS_OD_VabsYStd_Obj_26_IDT',0,15,182,20,15
	.word	183
	.byte	28
	.byte	'ARS_OD_VabsYStd_Obj_27_IDT',0,15,183,20,15
	.word	183
	.byte	28
	.byte	'ARS_OD_VabsYStd_Obj_28_IDT',0,15,184,20,15
	.word	183
	.byte	28
	.byte	'ARS_OD_VabsYStd_Obj_29_IDT',0,15,185,20,15
	.word	183
	.byte	28
	.byte	'ARS_OD_VabsYStd_Obj_30_IDT',0,15,186,20,15
	.word	183
	.byte	28
	.byte	'ARS_OD_VabsYStd_Obj_31_IDT',0,15,187,20,15
	.word	183
	.byte	28
	.byte	'ARS_OD_VabsYStd_Obj_32_IDT',0,15,188,20,15
	.word	183
	.byte	28
	.byte	'ARS_OD_VabsYStd_Obj_33_IDT',0,15,189,20,15
	.word	183
	.byte	28
	.byte	'ARS_OD_VabsYStd_Obj_34_IDT',0,15,190,20,15
	.word	183
	.byte	28
	.byte	'ARS_OD_VabsYStd_Obj_35_IDT',0,15,191,20,15
	.word	183
	.byte	28
	.byte	'ARS_OD_VabsYStd_Obj_36_IDT',0,15,192,20,15
	.word	183
	.byte	28
	.byte	'ARS_OD_VabsYStd_Obj_37_IDT',0,15,193,20,15
	.word	183
	.byte	28
	.byte	'ARS_OD_VabsYStd_Obj_38_IDT',0,15,194,20,15
	.word	183
	.byte	28
	.byte	'ARS_OD_VabsYStd_Obj_39_IDT',0,15,195,20,15
	.word	183
	.byte	28
	.byte	'ARS_OD_VabsYStd_Obj_40_IDT',0,15,196,20,15
	.word	183
	.byte	28
	.byte	'ARS_OD_VabsYStd_Obj_41_IDT',0,15,197,20,15
	.word	183
	.byte	28
	.byte	'ARS_OD_VabsYStd_Obj_42_IDT',0,15,198,20,15
	.word	183
	.byte	28
	.byte	'ARS_OD_VabsYStd_Obj_43_IDT',0,15,199,20,15
	.word	183
	.byte	28
	.byte	'ARS_OD_VabsYStd_Obj_44_IDT',0,15,200,20,15
	.word	183
	.byte	28
	.byte	'ARS_OD_VabsYStd_Obj_45_IDT',0,15,201,20,15
	.word	183
	.byte	28
	.byte	'ARS_OD_VabsYStd_Obj_46_IDT',0,15,202,20,15
	.word	183
	.byte	28
	.byte	'ARS_OD_VabsYStd_Obj_47_IDT',0,15,203,20,15
	.word	183
	.byte	28
	.byte	'ARS_OD_VabsYStd_Obj_48_IDT',0,15,204,20,15
	.word	183
	.byte	28
	.byte	'ARS_OD_VabsYStd_Obj_49_IDT',0,15,205,20,15
	.word	183
	.byte	28
	.byte	'ARS_OD_VabsYStd_Obj_50_IDT',0,15,206,20,15
	.word	183
	.byte	28
	.byte	'ARS_OD_VabsYStd_Obj_51_IDT',0,15,207,20,15
	.word	183
	.byte	28
	.byte	'ARS_OD_VabsYStd_Obj_52_IDT',0,15,208,20,15
	.word	183
	.byte	28
	.byte	'ARS_OD_VabsYStd_Obj_53_IDT',0,15,209,20,15
	.word	183
	.byte	28
	.byte	'ARS_OD_VabsYStd_Obj_54_IDT',0,15,210,20,15
	.word	183
	.byte	28
	.byte	'ARS_OD_VabsYStd_Obj_55_IDT',0,15,211,20,15
	.word	183
	.byte	28
	.byte	'ARS_OD_VabsYStd_Obj_56_IDT',0,15,212,20,15
	.word	183
	.byte	28
	.byte	'ARS_OD_VabsYStd_Obj_57_IDT',0,15,213,20,15
	.word	183
	.byte	28
	.byte	'ARS_OD_VabsYStd_Obj_58_IDT',0,15,214,20,15
	.word	183
	.byte	28
	.byte	'ARS_OD_VabsYStd_Obj_59_IDT',0,15,215,20,15
	.word	183
	.byte	28
	.byte	'ARS_OD_VabsY_Obj_00_IDT',0,15,216,20,16
	.word	318
	.byte	28
	.byte	'ARS_OD_VabsY_Obj_01_IDT',0,15,217,20,16
	.word	318
	.byte	28
	.byte	'ARS_OD_VabsY_Obj_02_IDT',0,15,218,20,16
	.word	318
	.byte	28
	.byte	'ARS_OD_VabsY_Obj_03_IDT',0,15,219,20,16
	.word	318
	.byte	28
	.byte	'ARS_OD_VabsY_Obj_04_IDT',0,15,220,20,16
	.word	318
	.byte	28
	.byte	'ARS_OD_VabsY_Obj_05_IDT',0,15,221,20,16
	.word	318
	.byte	28
	.byte	'ARS_OD_VabsY_Obj_06_IDT',0,15,222,20,16
	.word	318
	.byte	28
	.byte	'ARS_OD_VabsY_Obj_07_IDT',0,15,223,20,16
	.word	318
	.byte	28
	.byte	'ARS_OD_VabsY_Obj_08_IDT',0,15,224,20,16
	.word	318
	.byte	28
	.byte	'ARS_OD_VabsY_Obj_09_IDT',0,15,225,20,16
	.word	318
	.byte	28
	.byte	'ARS_OD_VabsY_Obj_10_IDT',0,15,226,20,16
	.word	318
	.byte	28
	.byte	'ARS_OD_VabsY_Obj_11_IDT',0,15,227,20,16
	.word	318
	.byte	28
	.byte	'ARS_OD_VabsY_Obj_12_IDT',0,15,228,20,16
	.word	318
	.byte	28
	.byte	'ARS_OD_VabsY_Obj_13_IDT',0,15,229,20,16
	.word	318
	.byte	28
	.byte	'ARS_OD_VabsY_Obj_14_IDT',0,15,230,20,16
	.word	318
	.byte	28
	.byte	'ARS_OD_VabsY_Obj_15_IDT',0,15,231,20,16
	.word	318
	.byte	28
	.byte	'ARS_OD_VabsY_Obj_16_IDT',0,15,232,20,16
	.word	318
	.byte	28
	.byte	'ARS_OD_VabsY_Obj_17_IDT',0,15,233,20,16
	.word	318
	.byte	28
	.byte	'ARS_OD_VabsY_Obj_18_IDT',0,15,234,20,16
	.word	318
	.byte	28
	.byte	'ARS_OD_VabsY_Obj_19_IDT',0,15,235,20,16
	.word	318
	.byte	28
	.byte	'ARS_OD_VabsY_Obj_20_IDT',0,15,236,20,16
	.word	318
	.byte	28
	.byte	'ARS_OD_VabsY_Obj_21_IDT',0,15,237,20,16
	.word	318
	.byte	28
	.byte	'ARS_OD_VabsY_Obj_22_IDT',0,15,238,20,16
	.word	318
	.byte	28
	.byte	'ARS_OD_VabsY_Obj_23_IDT',0,15,239,20,16
	.word	318
	.byte	28
	.byte	'ARS_OD_VabsY_Obj_24_IDT',0,15,240,20,16
	.word	318
	.byte	28
	.byte	'ARS_OD_VabsY_Obj_25_IDT',0,15,241,20,16
	.word	318
	.byte	28
	.byte	'ARS_OD_VabsY_Obj_26_IDT',0,15,242,20,16
	.word	318
	.byte	28
	.byte	'ARS_OD_VabsY_Obj_27_IDT',0,15,243,20,16
	.word	318
	.byte	28
	.byte	'ARS_OD_VabsY_Obj_28_IDT',0,15,244,20,16
	.word	318
	.byte	28
	.byte	'ARS_OD_VabsY_Obj_29_IDT',0,15,245,20,16
	.word	318
	.byte	28
	.byte	'ARS_OD_VabsY_Obj_30_IDT',0,15,246,20,16
	.word	318
	.byte	28
	.byte	'ARS_OD_VabsY_Obj_31_IDT',0,15,247,20,16
	.word	318
	.byte	28
	.byte	'ARS_OD_VabsY_Obj_32_IDT',0,15,248,20,16
	.word	318
	.byte	28
	.byte	'ARS_OD_VabsY_Obj_33_IDT',0,15,249,20,16
	.word	318
	.byte	28
	.byte	'ARS_OD_VabsY_Obj_34_IDT',0,15,250,20,16
	.word	318
	.byte	28
	.byte	'ARS_OD_VabsY_Obj_35_IDT',0,15,251,20,16
	.word	318
	.byte	28
	.byte	'ARS_OD_VabsY_Obj_36_IDT',0,15,252,20,16
	.word	318
	.byte	28
	.byte	'ARS_OD_VabsY_Obj_37_IDT',0,15,253,20,16
	.word	318
	.byte	28
	.byte	'ARS_OD_VabsY_Obj_38_IDT',0,15,254,20,16
	.word	318
	.byte	28
	.byte	'ARS_OD_VabsY_Obj_39_IDT',0,15,255,20,16
	.word	318
	.byte	28
	.byte	'ARS_OD_VabsY_Obj_40_IDT',0,15,128,21,16
	.word	318
	.byte	28
	.byte	'ARS_OD_VabsY_Obj_41_IDT',0,15,129,21,16
	.word	318
	.byte	28
	.byte	'ARS_OD_VabsY_Obj_42_IDT',0,15,130,21,16
	.word	318
	.byte	28
	.byte	'ARS_OD_VabsY_Obj_43_IDT',0,15,131,21,16
	.word	318
	.byte	28
	.byte	'ARS_OD_VabsY_Obj_44_IDT',0,15,132,21,16
	.word	318
	.byte	28
	.byte	'ARS_OD_VabsY_Obj_45_IDT',0,15,133,21,16
	.word	318
	.byte	28
	.byte	'ARS_OD_VabsY_Obj_46_IDT',0,15,134,21,16
	.word	318
	.byte	28
	.byte	'ARS_OD_VabsY_Obj_47_IDT',0,15,135,21,16
	.word	318
	.byte	28
	.byte	'ARS_OD_VabsY_Obj_48_IDT',0,15,136,21,16
	.word	318
	.byte	28
	.byte	'ARS_OD_VabsY_Obj_49_IDT',0,15,137,21,16
	.word	318
	.byte	28
	.byte	'ARS_OD_VabsY_Obj_50_IDT',0,15,138,21,16
	.word	318
	.byte	28
	.byte	'ARS_OD_VabsY_Obj_51_IDT',0,15,139,21,16
	.word	318
	.byte	28
	.byte	'ARS_OD_VabsY_Obj_52_IDT',0,15,140,21,16
	.word	318
	.byte	28
	.byte	'ARS_OD_VabsY_Obj_53_IDT',0,15,141,21,16
	.word	318
	.byte	28
	.byte	'ARS_OD_VabsY_Obj_54_IDT',0,15,142,21,16
	.word	318
	.byte	28
	.byte	'ARS_OD_VabsY_Obj_55_IDT',0,15,143,21,16
	.word	318
	.byte	28
	.byte	'ARS_OD_VabsY_Obj_56_IDT',0,15,144,21,16
	.word	318
	.byte	28
	.byte	'ARS_OD_VabsY_Obj_57_IDT',0,15,145,21,16
	.word	318
	.byte	28
	.byte	'ARS_OD_VabsY_Obj_58_IDT',0,15,146,21,16
	.word	318
	.byte	28
	.byte	'ARS_OD_VabsY_Obj_59_IDT',0,15,147,21,16
	.word	318
	.byte	28
	.byte	'ARS_OD_Width_Obj_00_IDT',0,15,148,21,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Width_Obj_01_IDT',0,15,149,21,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Width_Obj_02_IDT',0,15,150,21,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Width_Obj_03_IDT',0,15,151,21,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Width_Obj_04_IDT',0,15,152,21,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Width_Obj_05_IDT',0,15,153,21,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Width_Obj_06_IDT',0,15,154,21,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Width_Obj_07_IDT',0,15,155,21,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Width_Obj_08_IDT',0,15,156,21,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Width_Obj_09_IDT',0,15,157,21,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Width_Obj_10_IDT',0,15,158,21,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Width_Obj_11_IDT',0,15,159,21,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Width_Obj_12_IDT',0,15,160,21,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Width_Obj_13_IDT',0,15,161,21,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Width_Obj_14_IDT',0,15,162,21,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Width_Obj_15_IDT',0,15,163,21,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Width_Obj_16_IDT',0,15,164,21,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Width_Obj_17_IDT',0,15,165,21,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Width_Obj_18_IDT',0,15,166,21,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Width_Obj_19_IDT',0,15,167,21,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Width_Obj_20_IDT',0,15,168,21,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Width_Obj_21_IDT',0,15,169,21,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Width_Obj_22_IDT',0,15,170,21,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Width_Obj_23_IDT',0,15,171,21,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Width_Obj_24_IDT',0,15,172,21,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Width_Obj_25_IDT',0,15,173,21,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Width_Obj_26_IDT',0,15,174,21,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Width_Obj_27_IDT',0,15,175,21,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Width_Obj_28_IDT',0,15,176,21,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Width_Obj_29_IDT',0,15,177,21,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Width_Obj_30_IDT',0,15,178,21,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Width_Obj_31_IDT',0,15,179,21,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Width_Obj_32_IDT',0,15,180,21,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Width_Obj_33_IDT',0,15,181,21,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Width_Obj_34_IDT',0,15,182,21,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Width_Obj_35_IDT',0,15,183,21,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Width_Obj_36_IDT',0,15,184,21,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Width_Obj_37_IDT',0,15,185,21,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Width_Obj_38_IDT',0,15,186,21,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Width_Obj_39_IDT',0,15,187,21,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Width_Obj_40_IDT',0,15,188,21,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Width_Obj_41_IDT',0,15,189,21,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Width_Obj_42_IDT',0,15,190,21,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Width_Obj_43_IDT',0,15,191,21,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Width_Obj_44_IDT',0,15,192,21,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Width_Obj_45_IDT',0,15,193,21,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Width_Obj_46_IDT',0,15,194,21,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Width_Obj_47_IDT',0,15,195,21,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Width_Obj_48_IDT',0,15,196,21,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Width_Obj_49_IDT',0,15,197,21,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Width_Obj_50_IDT',0,15,198,21,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Width_Obj_51_IDT',0,15,199,21,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Width_Obj_52_IDT',0,15,200,21,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Width_Obj_53_IDT',0,15,201,21,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Width_Obj_54_IDT',0,15,202,21,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Width_Obj_55_IDT',0,15,203,21,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Width_Obj_56_IDT',0,15,204,21,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Width_Obj_57_IDT',0,15,205,21,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Width_Obj_58_IDT',0,15,206,21,15
	.word	183
	.byte	28
	.byte	'ARS_OD_Width_Obj_59_IDT',0,15,207,21,15
	.word	183
	.byte	28
	.byte	'ARS_OD_YawRateAbsStd_Obj_00_IDT',0,15,208,21,16
	.word	318
	.byte	28
	.byte	'ARS_OD_YawRateAbsStd_Obj_01_IDT',0,15,209,21,16
	.word	318
	.byte	28
	.byte	'ARS_OD_YawRateAbsStd_Obj_02_IDT',0,15,210,21,16
	.word	318
	.byte	28
	.byte	'ARS_OD_YawRateAbsStd_Obj_03_IDT',0,15,211,21,16
	.word	318
	.byte	28
	.byte	'ARS_OD_YawRateAbsStd_Obj_04_IDT',0,15,212,21,16
	.word	318
	.byte	28
	.byte	'ARS_OD_YawRateAbsStd_Obj_05_IDT',0,15,213,21,16
	.word	318
	.byte	28
	.byte	'ARS_OD_YawRateAbsStd_Obj_06_IDT',0,15,214,21,16
	.word	318
	.byte	28
	.byte	'ARS_OD_YawRateAbsStd_Obj_07_IDT',0,15,215,21,16
	.word	318
	.byte	28
	.byte	'ARS_OD_YawRateAbsStd_Obj_08_IDT',0,15,216,21,16
	.word	318
	.byte	28
	.byte	'ARS_OD_YawRateAbsStd_Obj_09_IDT',0,15,217,21,16
	.word	318
	.byte	28
	.byte	'ARS_OD_YawRateAbsStd_Obj_10_IDT',0,15,218,21,16
	.word	318
	.byte	28
	.byte	'ARS_OD_YawRateAbsStd_Obj_11_IDT',0,15,219,21,16
	.word	318
	.byte	28
	.byte	'ARS_OD_YawRateAbsStd_Obj_12_IDT',0,15,220,21,16
	.word	318
	.byte	28
	.byte	'ARS_OD_YawRateAbsStd_Obj_13_IDT',0,15,221,21,16
	.word	318
	.byte	28
	.byte	'ARS_OD_YawRateAbsStd_Obj_14_IDT',0,15,222,21,16
	.word	318
	.byte	28
	.byte	'ARS_OD_YawRateAbsStd_Obj_15_IDT',0,15,223,21,16
	.word	318
	.byte	28
	.byte	'ARS_OD_YawRateAbsStd_Obj_16_IDT',0,15,224,21,16
	.word	318
	.byte	28
	.byte	'ARS_OD_YawRateAbsStd_Obj_17_IDT',0,15,225,21,16
	.word	318
	.byte	28
	.byte	'ARS_OD_YawRateAbsStd_Obj_18_IDT',0,15,226,21,16
	.word	318
	.byte	28
	.byte	'ARS_OD_YawRateAbsStd_Obj_19_IDT',0,15,227,21,16
	.word	318
	.byte	28
	.byte	'ARS_OD_YawRateAbsStd_Obj_20_IDT',0,15,228,21,16
	.word	318
	.byte	28
	.byte	'ARS_OD_YawRateAbsStd_Obj_21_IDT',0,15,229,21,16
	.word	318
	.byte	28
	.byte	'ARS_OD_YawRateAbsStd_Obj_22_IDT',0,15,230,21,16
	.word	318
	.byte	28
	.byte	'ARS_OD_YawRateAbsStd_Obj_23_IDT',0,15,231,21,16
	.word	318
	.byte	28
	.byte	'ARS_OD_YawRateAbsStd_Obj_24_IDT',0,15,232,21,16
	.word	318
	.byte	28
	.byte	'ARS_OD_YawRateAbsStd_Obj_25_IDT',0,15,233,21,16
	.word	318
	.byte	28
	.byte	'ARS_OD_YawRateAbsStd_Obj_26_IDT',0,15,234,21,16
	.word	318
	.byte	28
	.byte	'ARS_OD_YawRateAbsStd_Obj_27_IDT',0,15,235,21,16
	.word	318
	.byte	28
	.byte	'ARS_OD_YawRateAbsStd_Obj_28_IDT',0,15,236,21,16
	.word	318
	.byte	28
	.byte	'ARS_OD_YawRateAbsStd_Obj_29_IDT',0,15,237,21,16
	.word	318
	.byte	28
	.byte	'ARS_OD_YawRateAbsStd_Obj_30_IDT',0,15,238,21,16
	.word	318
	.byte	28
	.byte	'ARS_OD_YawRateAbsStd_Obj_31_IDT',0,15,239,21,16
	.word	318
	.byte	28
	.byte	'ARS_OD_YawRateAbsStd_Obj_32_IDT',0,15,240,21,16
	.word	318
	.byte	28
	.byte	'ARS_OD_YawRateAbsStd_Obj_33_IDT',0,15,241,21,16
	.word	318
	.byte	28
	.byte	'ARS_OD_YawRateAbsStd_Obj_34_IDT',0,15,242,21,16
	.word	318
	.byte	28
	.byte	'ARS_OD_YawRateAbsStd_Obj_35_IDT',0,15,243,21,16
	.word	318
	.byte	28
	.byte	'ARS_OD_YawRateAbsStd_Obj_36_IDT',0,15,244,21,16
	.word	318
	.byte	28
	.byte	'ARS_OD_YawRateAbsStd_Obj_37_IDT',0,15,245,21,16
	.word	318
	.byte	28
	.byte	'ARS_OD_YawRateAbsStd_Obj_38_IDT',0,15,246,21,16
	.word	318
	.byte	28
	.byte	'ARS_OD_YawRateAbsStd_Obj_39_IDT',0,15,247,21,16
	.word	318
	.byte	28
	.byte	'ARS_OD_YawRateAbsStd_Obj_40_IDT',0,15,248,21,16
	.word	318
	.byte	28
	.byte	'ARS_OD_YawRateAbsStd_Obj_41_IDT',0,15,249,21,16
	.word	318
	.byte	28
	.byte	'ARS_OD_YawRateAbsStd_Obj_42_IDT',0,15,250,21,16
	.word	318
	.byte	28
	.byte	'ARS_OD_YawRateAbsStd_Obj_43_IDT',0,15,251,21,16
	.word	318
	.byte	28
	.byte	'ARS_OD_YawRateAbsStd_Obj_44_IDT',0,15,252,21,16
	.word	318
	.byte	28
	.byte	'ARS_OD_YawRateAbsStd_Obj_45_IDT',0,15,253,21,16
	.word	318
	.byte	28
	.byte	'ARS_OD_YawRateAbsStd_Obj_46_IDT',0,15,254,21,16
	.word	318
	.byte	28
	.byte	'ARS_OD_YawRateAbsStd_Obj_47_IDT',0,15,255,21,16
	.word	318
	.byte	28
	.byte	'ARS_OD_YawRateAbsStd_Obj_48_IDT',0,15,128,22,16
	.word	318
	.byte	28
	.byte	'ARS_OD_YawRateAbsStd_Obj_49_IDT',0,15,129,22,16
	.word	318
	.byte	28
	.byte	'ARS_OD_YawRateAbsStd_Obj_50_IDT',0,15,130,22,16
	.word	318
	.byte	28
	.byte	'ARS_OD_YawRateAbsStd_Obj_51_IDT',0,15,131,22,16
	.word	318
	.byte	28
	.byte	'ARS_OD_YawRateAbsStd_Obj_52_IDT',0,15,132,22,16
	.word	318
	.byte	28
	.byte	'ARS_OD_YawRateAbsStd_Obj_53_IDT',0,15,133,22,16
	.word	318
	.byte	28
	.byte	'ARS_OD_YawRateAbsStd_Obj_54_IDT',0,15,134,22,16
	.word	318
	.byte	28
	.byte	'ARS_OD_YawRateAbsStd_Obj_55_IDT',0,15,135,22,16
	.word	318
	.byte	28
	.byte	'ARS_OD_YawRateAbsStd_Obj_56_IDT',0,15,136,22,16
	.word	318
	.byte	28
	.byte	'ARS_OD_YawRateAbsStd_Obj_57_IDT',0,15,137,22,16
	.word	318
	.byte	28
	.byte	'ARS_OD_YawRateAbsStd_Obj_58_IDT',0,15,138,22,16
	.word	318
	.byte	28
	.byte	'ARS_OD_YawRateAbsStd_Obj_59_IDT',0,15,139,22,16
	.word	318
	.byte	28
	.byte	'ARS_OD_YawRateAbs_Obj_00_IDT',0,15,140,22,16
	.word	318
	.byte	28
	.byte	'ARS_OD_YawRateAbs_Obj_01_IDT',0,15,141,22,16
	.word	318
	.byte	28
	.byte	'ARS_OD_YawRateAbs_Obj_02_IDT',0,15,142,22,16
	.word	318
	.byte	28
	.byte	'ARS_OD_YawRateAbs_Obj_03_IDT',0,15,143,22,16
	.word	318
	.byte	28
	.byte	'ARS_OD_YawRateAbs_Obj_04_IDT',0,15,144,22,16
	.word	318
	.byte	28
	.byte	'ARS_OD_YawRateAbs_Obj_05_IDT',0,15,145,22,16
	.word	318
	.byte	28
	.byte	'ARS_OD_YawRateAbs_Obj_06_IDT',0,15,146,22,16
	.word	318
	.byte	28
	.byte	'ARS_OD_YawRateAbs_Obj_07_IDT',0,15,147,22,16
	.word	318
	.byte	28
	.byte	'ARS_OD_YawRateAbs_Obj_08_IDT',0,15,148,22,16
	.word	318
	.byte	28
	.byte	'ARS_OD_YawRateAbs_Obj_09_IDT',0,15,149,22,16
	.word	318
	.byte	28
	.byte	'ARS_OD_YawRateAbs_Obj_10_IDT',0,15,150,22,16
	.word	318
	.byte	28
	.byte	'ARS_OD_YawRateAbs_Obj_11_IDT',0,15,151,22,16
	.word	318
	.byte	28
	.byte	'ARS_OD_YawRateAbs_Obj_12_IDT',0,15,152,22,16
	.word	318
	.byte	28
	.byte	'ARS_OD_YawRateAbs_Obj_13_IDT',0,15,153,22,16
	.word	318
	.byte	28
	.byte	'ARS_OD_YawRateAbs_Obj_14_IDT',0,15,154,22,16
	.word	318
	.byte	28
	.byte	'ARS_OD_YawRateAbs_Obj_15_IDT',0,15,155,22,16
	.word	318
	.byte	28
	.byte	'ARS_OD_YawRateAbs_Obj_16_IDT',0,15,156,22,16
	.word	318
	.byte	28
	.byte	'ARS_OD_YawRateAbs_Obj_17_IDT',0,15,157,22,16
	.word	318
	.byte	28
	.byte	'ARS_OD_YawRateAbs_Obj_18_IDT',0,15,158,22,16
	.word	318
	.byte	28
	.byte	'ARS_OD_YawRateAbs_Obj_19_IDT',0,15,159,22,16
	.word	318
	.byte	28
	.byte	'ARS_OD_YawRateAbs_Obj_20_IDT',0,15,160,22,16
	.word	318
	.byte	28
	.byte	'ARS_OD_YawRateAbs_Obj_21_IDT',0,15,161,22,16
	.word	318
	.byte	28
	.byte	'ARS_OD_YawRateAbs_Obj_22_IDT',0,15,162,22,16
	.word	318
	.byte	28
	.byte	'ARS_OD_YawRateAbs_Obj_23_IDT',0,15,163,22,16
	.word	318
	.byte	28
	.byte	'ARS_OD_YawRateAbs_Obj_24_IDT',0,15,164,22,16
	.word	318
	.byte	28
	.byte	'ARS_OD_YawRateAbs_Obj_25_IDT',0,15,165,22,16
	.word	318
	.byte	28
	.byte	'ARS_OD_YawRateAbs_Obj_26_IDT',0,15,166,22,16
	.word	318
	.byte	28
	.byte	'ARS_OD_YawRateAbs_Obj_27_IDT',0,15,167,22,16
	.word	318
	.byte	28
	.byte	'ARS_OD_YawRateAbs_Obj_28_IDT',0,15,168,22,16
	.word	318
	.byte	28
	.byte	'ARS_OD_YawRateAbs_Obj_29_IDT',0,15,169,22,16
	.word	318
	.byte	28
	.byte	'ARS_OD_YawRateAbs_Obj_30_IDT',0,15,170,22,16
	.word	318
	.byte	28
	.byte	'ARS_OD_YawRateAbs_Obj_31_IDT',0,15,171,22,16
	.word	318
	.byte	28
	.byte	'ARS_OD_YawRateAbs_Obj_32_IDT',0,15,172,22,16
	.word	318
	.byte	28
	.byte	'ARS_OD_YawRateAbs_Obj_33_IDT',0,15,173,22,16
	.word	318
	.byte	28
	.byte	'ARS_OD_YawRateAbs_Obj_34_IDT',0,15,174,22,16
	.word	318
	.byte	28
	.byte	'ARS_OD_YawRateAbs_Obj_35_IDT',0,15,175,22,16
	.word	318
	.byte	28
	.byte	'ARS_OD_YawRateAbs_Obj_36_IDT',0,15,176,22,16
	.word	318
	.byte	28
	.byte	'ARS_OD_YawRateAbs_Obj_37_IDT',0,15,177,22,16
	.word	318
	.byte	28
	.byte	'ARS_OD_YawRateAbs_Obj_38_IDT',0,15,178,22,16
	.word	318
	.byte	28
	.byte	'ARS_OD_YawRateAbs_Obj_39_IDT',0,15,179,22,16
	.word	318
	.byte	28
	.byte	'ARS_OD_YawRateAbs_Obj_40_IDT',0,15,180,22,16
	.word	318
	.byte	28
	.byte	'ARS_OD_YawRateAbs_Obj_41_IDT',0,15,181,22,16
	.word	318
	.byte	28
	.byte	'ARS_OD_YawRateAbs_Obj_42_IDT',0,15,182,22,16
	.word	318
	.byte	28
	.byte	'ARS_OD_YawRateAbs_Obj_43_IDT',0,15,183,22,16
	.word	318
	.byte	28
	.byte	'ARS_OD_YawRateAbs_Obj_44_IDT',0,15,184,22,16
	.word	318
	.byte	28
	.byte	'ARS_OD_YawRateAbs_Obj_45_IDT',0,15,185,22,16
	.word	318
	.byte	28
	.byte	'ARS_OD_YawRateAbs_Obj_46_IDT',0,15,186,22,16
	.word	318
	.byte	28
	.byte	'ARS_OD_YawRateAbs_Obj_47_IDT',0,15,187,22,16
	.word	318
	.byte	28
	.byte	'ARS_OD_YawRateAbs_Obj_48_IDT',0,15,188,22,16
	.word	318
	.byte	28
	.byte	'ARS_OD_YawRateAbs_Obj_49_IDT',0,15,189,22,16
	.word	318
	.byte	28
	.byte	'ARS_OD_YawRateAbs_Obj_50_IDT',0,15,190,22,16
	.word	318
	.byte	28
	.byte	'ARS_OD_YawRateAbs_Obj_51_IDT',0,15,191,22,16
	.word	318
	.byte	28
	.byte	'ARS_OD_YawRateAbs_Obj_52_IDT',0,15,192,22,16
	.word	318
	.byte	28
	.byte	'ARS_OD_YawRateAbs_Obj_53_IDT',0,15,193,22,16
	.word	318
	.byte	28
	.byte	'ARS_OD_YawRateAbs_Obj_54_IDT',0,15,194,22,16
	.word	318
	.byte	28
	.byte	'ARS_OD_YawRateAbs_Obj_55_IDT',0,15,195,22,16
	.word	318
	.byte	28
	.byte	'ARS_OD_YawRateAbs_Obj_56_IDT',0,15,196,22,16
	.word	318
	.byte	28
	.byte	'ARS_OD_YawRateAbs_Obj_57_IDT',0,15,197,22,16
	.word	318
	.byte	28
	.byte	'ARS_OD_YawRateAbs_Obj_58_IDT',0,15,198,22,16
	.word	318
	.byte	28
	.byte	'ARS_OD_YawRateAbs_Obj_59_IDT',0,15,199,22,16
	.word	318
	.byte	28
	.byte	'ARS_SP_CRC16_Checksum_IDT',0,15,201,22,16
	.word	318
	.byte	28
	.byte	'ARS_SP_ErrStateGroup_1_IDT',0,15,204,22,15
	.word	183
	.byte	28
	.byte	'ARS_SP_ErrStateGroup_2_IDT',0,15,205,22,15
	.word	183
	.byte	28
	.byte	'ARS_SP_ErrStateGroup_3_IDT',0,15,206,22,15
	.word	183
	.byte	28
	.byte	'ARS_SP_MsgCounter_IDT',0,15,208,22,15
	.word	183
	.byte	28
	.byte	'ARS_TSYNC_CRC16_Checksum_IDT',0,15,213,22,16
	.word	318
	.byte	28
	.byte	'ARS_TSYNC_LastTimeLeap_IDT',0,15,214,22,16
	.word	318
	.byte	28
	.byte	'ARS_TSYNC_MaxTimeLeap_IDT',0,15,215,22,16
	.word	318
	.byte	28
	.byte	'ARS_TSYNC_MsgCounter_IDT',0,15,216,22,15
	.word	183
	.byte	28
	.byte	'ARS_TSYNC_TimeStampGlobNSec_IDT',0,15,217,22,16
	.word	297
	.byte	28
	.byte	'ARS_TSYNC_TimeStampGlobSec_IDT',0,15,218,22,16
	.word	297
	.byte	6,15,219,22,9,20,7
	.byte	'distance',0
	.word	318
	.byte	2,2,35,0,7
	.byte	'type',0
	.word	183
	.byte	1,2,35,2,7
	.byte	'width',0
	.word	318
	.byte	2,2,35,4,7
	.byte	'peak',0
	.word	183
	.byte	1,2,35,6,7
	.byte	'counter',0
	.word	183
	.byte	1,2,35,7,7
	.byte	'time_stamp',0
	.word	58287
	.byte	8,2,35,8,7
	.byte	'reserve',0
	.word	183
	.byte	1,2,35,16,0,28
	.byte	'ApaDistT',0,15,228,22,3
	.word	137647
	.byte	6,15,230,22,9,80,7
	.byte	'ARS_OD_ID',0
	.word	183
	.byte	1,2,35,0,7
	.byte	'ARS_OD_DistX_Obj',0
	.word	58439
	.byte	4,2,35,2,7
	.byte	'ARS_OD_DistY_Obj',0
	.word	58439
	.byte	4,2,35,6,7
	.byte	'ARS_OD_VabsX_Obj',0
	.word	58439
	.byte	4,2,35,10,7
	.byte	'ARS_OD_VabsY_Obj',0
	.word	58439
	.byte	4,2,35,14,7
	.byte	'ARS_OD_AabsX_Obj',0
	.word	58439
	.byte	4,2,35,18,7
	.byte	'ARS_OD_AabsY_Obj',0
	.word	58439
	.byte	4,2,35,22,7
	.byte	'ARS_OD_DistXStd_Obj',0
	.word	183
	.byte	1,2,35,26,7
	.byte	'ARS_OD_DistYStd_Obj',0
	.word	183
	.byte	1,2,35,27,7
	.byte	'ARS_OD_VabsXStd_Obj',0
	.word	183
	.byte	1,2,35,28,7
	.byte	'ARS_OD_VabsYStd_Obj',0
	.word	183
	.byte	1,2,35,29,7
	.byte	'ARS_OD_AabsXStd_Obj',0
	.word	183
	.byte	1,2,35,30,7
	.byte	'ARS_OD_AabsYStd_Obj',0
	.word	183
	.byte	1,2,35,31,7
	.byte	'ARS_OD_RCS_Obj',0
	.word	58439
	.byte	4,2,35,32,7
	.byte	'ARS_OD_Length_Obj',0
	.word	58439
	.byte	4,2,35,36,7
	.byte	'ARS_OD_Width_Obj',0
	.word	58439
	.byte	4,2,35,40,7
	.byte	'ARS_OD_Orientation_Obj',0
	.word	58439
	.byte	4,2,35,44,7
	.byte	'ARS_OD_OrientationStd_Obj',0
	.word	58439
	.byte	4,2,35,48,7
	.byte	'ARS_OD_YawRateAbs_Obj',0
	.word	58439
	.byte	4,2,35,52,7
	.byte	'ARS_OD_YawRateAbsStd_Obj',0
	.word	58439
	.byte	4,2,35,56,7
	.byte	'ARS_OD_RefPoint',0
	.word	183
	.byte	1,2,35,60,7
	.byte	'ARS_OD_Classification_Obj',0
	.word	183
	.byte	1,2,35,61,7
	.byte	'ARS_OD_ClassConf_Obj',0
	.word	183
	.byte	1,2,35,62,7
	.byte	'ARS_OD_DynProp_Obj',0
	.word	183
	.byte	1,2,35,63,7
	.byte	'ARS_OD_DynConf_Obj',0
	.word	183
	.byte	1,2,35,64,7
	.byte	'ARS_OD_ProbOfExist_Obj',0
	.word	183
	.byte	1,2,35,65,7
	.byte	'ARS_OD_MirrorProb_Obj',0
	.word	183
	.byte	1,2,35,66,7
	.byte	'ARS_OD_ObstacleProb_Obj',0
	.word	183
	.byte	1,2,35,67,7
	.byte	'ARS_OD_MaintenanceState_Obj',0
	.word	183
	.byte	1,2,35,68,7
	.byte	'ARS_OD_LifeCycle_Obj',0
	.word	318
	.byte	2,2,35,70,7
	.byte	'ARS_OD_MicroDopplerFlag',0
	.word	183
	.byte	1,2,35,72,7
	.byte	'DistHeight_Obj',0
	.word	58439
	.byte	4,2,35,74,0,28
	.byte	'ArsObjectInfo',0,15,136,23,3
	.word	137787
	.byte	10,192,37
	.word	137787
	.byte	11,59,0,28
	.byte	'ArsObjectInfo_60',0,15,138,23,23
	.word	138741
	.byte	6,15,139,23,9,20,7
	.byte	'gear_status',0
	.word	183
	.byte	1,2,35,0,7
	.byte	'gear_enable',0
	.word	183
	.byte	1,2,35,1,7
	.byte	'driver_override',0
	.word	183
	.byte	1,2,35,2,7
	.byte	'can_time',0
	.word	58287
	.byte	8,2,35,4,7
	.byte	'system_time',0
	.word	58287
	.byte	8,2,35,12,0,28
	.byte	'AutoGearInfo',0,15,146,23,3
	.word	138777
	.byte	28
	.byte	'BAS_CtrlActv_IDT',0,15,148,23,15
	.word	183
	.byte	28
	.byte	'BAS_FlgFlt_IDT',0,15,149,23,15
	.word	183
	.byte	28
	.byte	'BCM_AmbeLightZone1Sts_IDT',0,15,151,23,15
	.word	183
	.byte	28
	.byte	'BCM_AmbeLightZone2Sts_IDT',0,15,152,23,15
	.word	183
	.byte	28
	.byte	'BCM_BrakeLightSts_IDT',0,15,154,23,15
	.word	183
	.byte	28
	.byte	'BCM_DayRunningLampSts_IDT',0,15,157,23,15
	.word	183
	.byte	28
	.byte	'BCM_FFogLampSWSts_IDT',0,15,163,23,15
	.word	183
	.byte	28
	.byte	'BCM_Fr_domelampSts_IDT',0,15,168,23,15
	.word	183
	.byte	28
	.byte	'BCM_FrontFogLampLightSts_IDT',0,15,169,23,15
	.word	183
	.byte	28
	.byte	'BCM_HeadLight_adjustSts_IDT',0,15,174,23,15
	.word	183
	.byte	28
	.byte	'BCM_HighBeamSWSts_IDT',0,15,175,23,15
	.word	183
	.byte	28
	.byte	'BCM_HighBeamSts_IDT',0,15,176,23,15
	.word	183
	.byte	28
	.byte	'BCM_LicensePlateLightSts_IDT',0,15,177,23,15
	.word	183
	.byte	28
	.byte	'BCM_LowBeamSWSts_IDT',0,15,178,23,15
	.word	183
	.byte	28
	.byte	'BCM_LowBeamSts_IDT',0,15,179,23,15
	.word	183
	.byte	28
	.byte	'BCM_PosLmpSts_IDT',0,15,180,23,15
	.word	183
	.byte	28
	.byte	'BCM_RFogLampSWSts_IDT',0,15,181,23,15
	.word	183
	.byte	28
	.byte	'BCM_RMarkerLightSts_IDT',0,15,184,23,15
	.word	183
	.byte	28
	.byte	'BCM_RearFogLampLightSts_IDT',0,15,187,23,15
	.word	183
	.byte	28
	.byte	'BCM_ReverseLightSts_IDT',0,15,194,23,15
	.word	183
	.byte	28
	.byte	'BCM_Rr_domelampSts_IDT',0,15,195,23,15
	.word	183
	.byte	28
	.byte	'BCM_STAT_HazardWarn_IDT',0,15,196,23,15
	.word	183
	.byte	28
	.byte	'BCM_STAT_Horn_IDT',0,15,197,23,15
	.word	183
	.byte	28
	.byte	'BCM_STAT_InteriorLight_IDT',0,15,198,23,15
	.word	183
	.byte	28
	.byte	'BCM_STAT_SwLightBrightness_IDT',0,15,199,23,15
	.word	183
	.byte	28
	.byte	'BCM_Tail_MicroSW_IDT',0,15,201,23,15
	.word	183
	.byte	28
	.byte	'BCM_TurnIndicatorSts_IDT',0,15,203,23,15
	.word	183
	.byte	28
	.byte	'BCM_TurnLightSWSts_IDT',0,15,204,23,15
	.word	183
	.byte	28
	.byte	'BCM_TurnLight_FaultSts_IDT',0,15,205,23,15
	.word	183
	.byte	28
	.byte	'BCM_WPC_Off_Req_IDT',0,15,206,23,15
	.word	183
	.byte	6,15,213,23,9,36,7
	.byte	'turn_light_status',0
	.word	183
	.byte	1,2,35,0,7
	.byte	'brake_light_status',0
	.word	183
	.byte	1,2,35,1,7
	.byte	'high_beam',0
	.word	183
	.byte	1,2,35,2,7
	.byte	'low_beam',0
	.word	183
	.byte	1,2,35,3,7
	.byte	'wiper',0
	.word	183
	.byte	1,2,35,4,7
	.byte	'door_driver',0
	.word	183
	.byte	1,2,35,5,7
	.byte	'door_passenger',0
	.word	183
	.byte	1,2,35,6,7
	.byte	'door_left_rear',0
	.word	183
	.byte	1,2,35,7,7
	.byte	'door_right_rear',0
	.word	183
	.byte	1,2,35,8,7
	.byte	'hood',0
	.word	183
	.byte	1,2,35,9,7
	.byte	'trunk',0
	.word	183
	.byte	1,2,35,10,7
	.byte	'passenger_detect',0
	.word	183
	.byte	1,2,35,11,7
	.byte	'driver_seat_belt',0
	.word	183
	.byte	1,2,35,12,7
	.byte	'passenger_seat_belt',0
	.word	183
	.byte	1,2,35,13,7
	.byte	'temperature',0
	.word	58439
	.byte	4,2,35,14,7
	.byte	'can_time',0
	.word	58287
	.byte	8,2,35,20,7
	.byte	'system_time',0
	.word	58287
	.byte	8,2,35,28,0,28
	.byte	'BodyInfo',0,15,232,23,3
	.word	139882
	.byte	6,15,234,23,9,16,7
	.byte	'x',0
	.word	58439
	.byte	4,2,35,0,7
	.byte	'y',0
	.word	58439
	.byte	4,2,35,4,7
	.byte	'width',0
	.word	58439
	.byte	4,2,35,8,7
	.byte	'height',0
	.word	58439
	.byte	4,2,35,12,0,28
	.byte	'BoxRect',0,15,240,23,3
	.word	140278
	.byte	6,15,242,23,9,12,7
	.byte	'brake_enable',0
	.word	183
	.byte	1,2,35,0,7
	.byte	'brake_prefill',0
	.word	183
	.byte	1,2,35,1,7
	.byte	'brake_system_mode',0
	.word	183
	.byte	1,2,35,2,7
	.byte	'brake_command',0
	.word	58439
	.byte	4,2,35,4,7
	.byte	'dec_to_stop_flag',0
	.word	183
	.byte	1,2,35,8,7
	.byte	'brake_control_mode',0
	.word	183
	.byte	1,2,35,9,0,28
	.byte	'BrakeCommand',0,15,250,23,3
	.word	140355
	.byte	6,15,252,23,9,32,7
	.byte	'braking_status',0
	.word	183
	.byte	1,2,35,0,7
	.byte	'brake_pedal_output',0
	.word	58439
	.byte	4,2,35,2,7
	.byte	'master_cylinder_pressure',0
	.word	58439
	.byte	4,2,35,6,7
	.byte	'brake_control_available',0
	.word	183
	.byte	1,2,35,10,7
	.byte	'brake_error',0
	.word	183
	.byte	1,2,35,11,7
	.byte	'brake_enable',0
	.word	183
	.byte	1,2,35,12,7
	.byte	'driver_override',0
	.word	183
	.byte	1,2,35,13,7
	.byte	'abs_enable',0
	.word	183
	.byte	1,2,35,14,7
	.byte	'abs_active',0
	.word	183
	.byte	1,2,35,15,7
	.byte	'can_time',0
	.word	58287
	.byte	8,2,35,16,7
	.byte	'system_time',0
	.word	58287
	.byte	8,2,35,24,0,28
	.byte	'BrakeInfo',0,15,137,24,3
	.word	140533
	.byte	6,15,155,24,9,28,7
	.byte	'calib_status',0
	.word	183
	.byte	1,2,35,0,7
	.byte	'yaw',0
	.word	58439
	.byte	4,2,35,2,7
	.byte	'pitch',0
	.word	58439
	.byte	4,2,35,6,7
	.byte	'roll',0
	.word	58439
	.byte	4,2,35,10,7
	.byte	'camera_x',0
	.word	58439
	.byte	4,2,35,14,7
	.byte	'camera_y',0
	.word	58439
	.byte	4,2,35,18,7
	.byte	'camera_z',0
	.word	58439
	.byte	4,2,35,22,0,28
	.byte	'Camera_Calib_Results',0,15,164,24,3
	.word	140825
	.byte	6,15,166,24,9,4,7
	.byte	'sensor_ID',0
	.word	297
	.byte	4,2,35,0,0,28
	.byte	'Camera_Intrinsic_Params',0,15,169,24,3
	.word	140980
	.byte	6,15,171,24,9,12,7
	.byte	'steer_enable',0
	.word	183
	.byte	1,2,35,0,7
	.byte	'steer_system_mode',0
	.word	183
	.byte	1,2,35,1,7
	.byte	'steer_clear',0
	.word	183
	.byte	1,2,35,2,7
	.byte	'steering_command',0
	.word	58439
	.byte	4,2,35,4,7
	.byte	'steering_speed_command',0
	.word	58439
	.byte	4,2,35,8,0,28
	.byte	'SteerCommand',0,15,178,24,3
	.word	141039
	.byte	6,15,180,24,9,12,7
	.byte	'throttle_enable',0
	.word	183
	.byte	1,2,35,0,7
	.byte	'throttle_ignore',0
	.word	183
	.byte	1,2,35,1,7
	.byte	'throttle_system_mode',0
	.word	183
	.byte	1,2,35,2,7
	.byte	'throttle_command',0
	.word	58439
	.byte	4,2,35,4,7
	.byte	'target_acce',0
	.word	58439
	.byte	4,2,35,8,0,28
	.byte	'ThrottleCommand',0,15,187,24,3
	.word	141196
	.byte	6,15,189,24,9,4,7
	.byte	'gear_enable',0
	.word	183
	.byte	1,2,35,0,7
	.byte	'gear_ignore',0
	.word	183
	.byte	1,2,35,1,7
	.byte	'gear_clear',0
	.word	183
	.byte	1,2,35,2,7
	.byte	'gear_command',0
	.word	183
	.byte	1,2,35,3,0,28
	.byte	'GearCommand',0,15,195,24,3
	.word	141355
	.byte	6,15,197,24,9,2,7
	.byte	'epb_enable',0
	.word	183
	.byte	1,2,35,0,7
	.byte	'epb_command',0
	.word	183
	.byte	1,2,35,1,0,28
	.byte	'EPBCommand',0,15,201,24,3
	.word	141467
	.byte	6,15,231,24,9,32,7
	.byte	'steering_angle',0
	.word	58439
	.byte	4,2,35,0,7
	.byte	'steering_enable',0
	.word	183
	.byte	1,2,35,4,7
	.byte	'steering_column_torque',0
	.word	58439
	.byte	4,2,35,6,7
	.byte	'driver_override',0
	.word	183
	.byte	1,2,35,10,7
	.byte	'steering_control_available',0
	.word	183
	.byte	1,2,35,11,7
	.byte	'steering_angle_speed',0
	.word	58439
	.byte	4,2,35,12,7
	.byte	'can_time',0
	.word	58287
	.byte	8,2,35,16,7
	.byte	'system_time',0
	.word	58287
	.byte	8,2,35,24,0,28
	.byte	'SteeringInfo',0,15,241,24,3
	.word	141535
	.byte	6,15,243,24,9,72,7
	.byte	'wheel_speed_rear_right',0
	.word	58439
	.byte	4,2,35,0,7
	.byte	'wheel_speed_rear_left',0
	.word	58439
	.byte	4,2,35,4,7
	.byte	'wheel_speed_front_right',0
	.word	58439
	.byte	4,2,35,8,7
	.byte	'wheel_speed_front_left',0
	.word	58439
	.byte	4,2,35,12,7
	.byte	'wheel_speed_rear_right_dir',0
	.word	183
	.byte	1,2,35,16,7
	.byte	'wheel_speed_rear_left_dir',0
	.word	183
	.byte	1,2,35,17,7
	.byte	'wheel_speed_front_right_dir',0
	.word	183
	.byte	1,2,35,18,7
	.byte	'wheel_speed_front_left_dir',0
	.word	183
	.byte	1,2,35,19,7
	.byte	'wheel_position_rear_right',0
	.word	58350
	.byte	2,2,35,20,7
	.byte	'wheel_position_rear_left',0
	.word	58350
	.byte	2,2,35,22,7
	.byte	'wheel_position_front_right',0
	.word	58350
	.byte	2,2,35,24,7
	.byte	'wheel_position_front_left',0
	.word	58350
	.byte	2,2,35,26,7
	.byte	'vehicle_speed',0
	.word	58439
	.byte	4,2,35,28,7
	.byte	'vehicle_stand_still',0
	.word	183
	.byte	1,2,35,32,7
	.byte	'longitude_acce',0
	.word	58439
	.byte	4,2,35,34,7
	.byte	'longitude_acce_valid',0
	.word	183
	.byte	1,2,35,38,7
	.byte	'lateral_acce',0
	.word	58439
	.byte	4,2,35,40,7
	.byte	'lateral_acce_valid',0
	.word	183
	.byte	1,2,35,44,7
	.byte	'roll_rate',0
	.word	58439
	.byte	4,2,35,46,7
	.byte	'yaw_rate',0
	.word	58439
	.byte	4,2,35,50,7
	.byte	'can_time',0
	.word	58287
	.byte	8,2,35,56,7
	.byte	'system_time',0
	.word	58287
	.byte	8,2,35,64,0,28
	.byte	'VehicleSpeedInfo',0,15,139,25,3
	.word	141775
	.byte	6,15,141,25,9,32,7
	.byte	'throttle_pedal_output',0
	.word	58439
	.byte	4,2,35,0,7
	.byte	'torque_output_fr',0
	.word	58439
	.byte	4,2,35,4,7
	.byte	'torque_output_rr',0
	.word	58439
	.byte	4,2,35,8,7
	.byte	'throttle_enable',0
	.word	183
	.byte	1,2,35,12,7
	.byte	'driver_override',0
	.word	183
	.byte	1,2,35,13,7
	.byte	'throttle_error',0
	.word	183
	.byte	1,2,35,14,7
	.byte	'throttle_control_available',0
	.word	183
	.byte	1,2,35,15,7
	.byte	'can_time',0
	.word	58287
	.byte	8,2,35,16,7
	.byte	'system_time',0
	.word	58287
	.byte	8,2,35,24,0,28
	.byte	'ThrottleInfo',0,15,152,25,3
	.word	142452
	.byte	6,15,154,25,9,20,7
	.byte	'epb_status',0
	.word	183
	.byte	1,2,35,0,7
	.byte	'driver_override',0
	.word	183
	.byte	1,2,35,1,7
	.byte	'epb_enable',0
	.word	183
	.byte	1,2,35,2,7
	.byte	'can_time',0
	.word	58287
	.byte	8,2,35,4,7
	.byte	'system_time',0
	.word	58287
	.byte	8,2,35,12,0,28
	.byte	'EPBInfo',0,15,161,25,3
	.word	142713
	.byte	6,15,175,25,9,12,7
	.byte	'front_left_pressure',0
	.word	318
	.byte	2,2,35,0,7
	.byte	'front_right_pressure',0
	.word	318
	.byte	2,2,35,2,7
	.byte	'rear_left_pressure',0
	.word	318
	.byte	2,2,35,4,7
	.byte	'rear_right_pressure',0
	.word	318
	.byte	2,2,35,6,7
	.byte	'front_left_pressure_alarm',0
	.word	183
	.byte	1,2,35,8,7
	.byte	'front_right_pressure_alarm',0
	.word	183
	.byte	1,2,35,9,7
	.byte	'rear_left_pressure_alarm',0
	.word	183
	.byte	1,2,35,10,7
	.byte	'rear_right_pressure_alarm',0
	.word	183
	.byte	1,2,35,11,0,28
	.byte	'TirePressureInfo',0,15,185,25,3
	.word	142841
	.byte	6,15,195,25,9,24,7
	.byte	'x',0
	.word	58439
	.byte	4,2,35,0,7
	.byte	'y',0
	.word	58439
	.byte	4,2,35,4,7
	.byte	'class_type',0
	.word	183
	.byte	1,2,35,8,7
	.byte	'edge',0
	.word	183
	.byte	1,2,35,9,7
	.byte	'id',0
	.word	318
	.byte	2,2,35,10,7
	.byte	'vehicle_x',0
	.word	58439
	.byte	4,2,35,12,7
	.byte	'vehicle_y',0
	.word	58439
	.byte	4,2,35,16,7
	.byte	'vehicle_heading',0
	.word	58439
	.byte	4,2,35,20,0,28
	.byte	'Cc_Point2f',0,15,205,25,3
	.word	143130
	.byte	28
	.byte	'CheckSum_0x106_IDT',0,15,207,25,15
	.word	183
	.byte	28
	.byte	'CheckSum_0x109_IDT',0,15,208,25,15
	.word	183
	.byte	28
	.byte	'CheckSum_0x17F_IDT',0,15,209,25,15
	.word	183
	.byte	28
	.byte	'CheckSum_0x3F1_IDT',0,15,210,25,15
	.word	183
	.byte	28
	.byte	'CheckSum_0x3F5_IDT',0,15,211,25,15
	.word	183
	.byte	28
	.byte	'CheckSum_0x3F7_IDT',0,15,212,25,15
	.word	183
	.byte	28
	.byte	'CheckSum_1F8_IDT',0,15,213,25,15
	.word	183
	.byte	28
	.byte	'Checksum_0x132_IDT',0,15,214,25,15
	.word	183
	.byte	28
	.byte	'Checksum_0x17E_IDT',0,15,215,25,15
	.word	183
	.byte	28
	.byte	'Checksum_230_IDT',0,15,217,25,15
	.word	183
	.byte	6,15,237,25,9,20,7
	.byte	'time_stamp',0
	.word	58287
	.byte	8,2,35,0,7
	.byte	'x',0
	.word	58439
	.byte	4,2,35,8,7
	.byte	'y',0
	.word	58439
	.byte	4,2,35,12,7
	.byte	'heading',0
	.word	58439
	.byte	4,2,35,16,0,28
	.byte	'LocationPoint',0,15,243,25,3
	.word	143564
	.byte	10,160,6
	.word	58439
	.byte	11,199,1,0,28
	.byte	'rt_Array_float32_200',0,15,245,25,17
	.word	143653
	.byte	6,15,246,25,9,196,37,7
	.byte	'x',0
	.word	143664
	.byte	160,6,2,35,0,7
	.byte	'y',0
	.word	143664
	.byte	160,6,3,35,160,6,7
	.byte	'heading',0
	.word	143664
	.byte	160,6,3,35,192,12,7
	.byte	'curve',0
	.word	143664
	.byte	160,6,3,35,224,18,7
	.byte	'acc',0
	.word	143664
	.byte	160,6,3,35,128,25,7
	.byte	'speed',0
	.word	143664
	.byte	160,6,3,35,160,31,7
	.byte	'gear',0
	.word	183
	.byte	1,3,35,192,37,7
	.byte	'points_cnt',0
	.word	183
	.byte	1,3,35,193,37,0,28
	.byte	'Trajectory',0,15,128,26,3
	.word	143694
	.byte	10,160,6
	.word	58439
	.byte	11,199,1,0,28
	.byte	'DistHeight_Obj_00_IDT',0,15,142,26,15
	.word	183
	.byte	28
	.byte	'DistHeight_Obj_01_IDT',0,15,143,26,15
	.word	183
	.byte	28
	.byte	'DistHeight_Obj_02_IDT',0,15,144,26,15
	.word	183
	.byte	28
	.byte	'DistHeight_Obj_03_IDT',0,15,145,26,15
	.word	183
	.byte	28
	.byte	'DistHeight_Obj_04_IDT',0,15,146,26,15
	.word	183
	.byte	28
	.byte	'DistHeight_Obj_05_IDT',0,15,147,26,15
	.word	183
	.byte	28
	.byte	'DistHeight_Obj_06_IDT',0,15,148,26,15
	.word	183
	.byte	28
	.byte	'DistHeight_Obj_07_IDT',0,15,149,26,15
	.word	183
	.byte	28
	.byte	'DistHeight_Obj_08_IDT',0,15,150,26,15
	.word	183
	.byte	28
	.byte	'DistHeight_Obj_09_IDT',0,15,151,26,15
	.word	183
	.byte	28
	.byte	'DistHeight_Obj_10_IDT',0,15,152,26,15
	.word	183
	.byte	28
	.byte	'DistHeight_Obj_11_IDT',0,15,153,26,15
	.word	183
	.byte	28
	.byte	'DistHeight_Obj_12_IDT',0,15,154,26,15
	.word	183
	.byte	28
	.byte	'DistHeight_Obj_13_IDT',0,15,155,26,15
	.word	183
	.byte	28
	.byte	'DistHeight_Obj_14_IDT',0,15,156,26,15
	.word	183
	.byte	28
	.byte	'DistHeight_Obj_15_IDT',0,15,157,26,15
	.word	183
	.byte	28
	.byte	'DistHeight_Obj_16_IDT',0,15,158,26,15
	.word	183
	.byte	28
	.byte	'DistHeight_Obj_17_IDT',0,15,159,26,15
	.word	183
	.byte	28
	.byte	'DistHeight_Obj_18_IDT',0,15,160,26,15
	.word	183
	.byte	28
	.byte	'DistHeight_Obj_19_IDT',0,15,161,26,15
	.word	183
	.byte	28
	.byte	'DistHeight_Obj_20_IDT',0,15,162,26,15
	.word	183
	.byte	28
	.byte	'DistHeight_Obj_21_IDT',0,15,163,26,15
	.word	183
	.byte	28
	.byte	'DistHeight_Obj_22_IDT',0,15,164,26,15
	.word	183
	.byte	28
	.byte	'DistHeight_Obj_23_IDT',0,15,165,26,15
	.word	183
	.byte	28
	.byte	'DistHeight_Obj_24_IDT',0,15,166,26,15
	.word	183
	.byte	28
	.byte	'DistHeight_Obj_25_IDT',0,15,167,26,15
	.word	183
	.byte	28
	.byte	'DistHeight_Obj_26_IDT',0,15,168,26,15
	.word	183
	.byte	28
	.byte	'DistHeight_Obj_27_IDT',0,15,169,26,15
	.word	183
	.byte	28
	.byte	'DistHeight_Obj_28_IDT',0,15,170,26,15
	.word	183
	.byte	28
	.byte	'DistHeight_Obj_29_IDT',0,15,171,26,15
	.word	183
	.byte	28
	.byte	'DistHeight_Obj_30_IDT',0,15,172,26,15
	.word	183
	.byte	28
	.byte	'DistHeight_Obj_31_IDT',0,15,173,26,15
	.word	183
	.byte	28
	.byte	'DistHeight_Obj_32_IDT',0,15,174,26,15
	.word	183
	.byte	28
	.byte	'DistHeight_Obj_33_IDT',0,15,175,26,15
	.word	183
	.byte	28
	.byte	'DistHeight_Obj_34_IDT',0,15,176,26,15
	.word	183
	.byte	28
	.byte	'DistHeight_Obj_35_IDT',0,15,177,26,15
	.word	183
	.byte	28
	.byte	'DistHeight_Obj_36_IDT',0,15,178,26,15
	.word	183
	.byte	28
	.byte	'DistHeight_Obj_37_IDT',0,15,179,26,15
	.word	183
	.byte	28
	.byte	'DistHeight_Obj_38_IDT',0,15,180,26,15
	.word	183
	.byte	28
	.byte	'DistHeight_Obj_39_IDT',0,15,181,26,15
	.word	183
	.byte	28
	.byte	'DistHeight_Obj_40_IDT',0,15,182,26,15
	.word	183
	.byte	28
	.byte	'DistHeight_Obj_41_IDT',0,15,183,26,15
	.word	183
	.byte	28
	.byte	'EPB_AVHFeedbackSts_IDT',0,15,188,26,15
	.word	183
	.byte	28
	.byte	'EPB_AVHStatIndReqV_IDT',0,15,189,26,15
	.word	183
	.byte	28
	.byte	'EPB_AVHStatIndReq_IDT',0,15,190,26,15
	.word	183
	.byte	28
	.byte	'EPB_AVHWrnIndReqV_IDT',0,15,191,26,15
	.word	183
	.byte	28
	.byte	'EPB_AVHWrnIndReq_IDT',0,15,192,26,15
	.word	183
	.byte	28
	.byte	'EPB_Sts_IDT',0,15,193,26,15
	.word	183
	.byte	28
	.byte	'EPB_SysBrkLtsReq_IDT',0,15,194,26,15
	.word	183
	.byte	28
	.byte	'EPB_SysDspMsgReqV_IDT',0,15,195,26,15
	.word	183
	.byte	28
	.byte	'EPB_SysDspMsgReq_IDT',0,15,196,26,15
	.word	183
	.byte	28
	.byte	'EPB_SysStatIndReqV_IDT',0,15,197,26,15
	.word	183
	.byte	28
	.byte	'EPB_SysStatIndReq_IDT',0,15,198,26,15
	.word	183
	.byte	28
	.byte	'EPB_SysWrnIndReqV_IDT',0,15,199,26,15
	.word	183
	.byte	28
	.byte	'EPB_SysWrnIndReq_IDT',0,15,200,26,15
	.word	183
	.byte	28
	.byte	'EPS_ADAS_CtrlAbortFeedback_IDT',0,15,201,26,15
	.word	183
	.byte	28
	.byte	'EPS_ADAS_ModActv_IDT',0,15,202,26,15
	.word	183
	.byte	28
	.byte	'EPS_ADAS_ModAvail_IDT',0,15,203,26,15
	.word	183
	.byte	28
	.byte	'EPS_DrStrTorqV_IDT',0,15,207,26,15
	.word	183
	.byte	28
	.byte	'EPS_DrStrTorqVal_IDT',0,15,208,26,15
	.word	183
	.byte	28
	.byte	'EPS_LKARespTorq_IDT',0,15,209,26,16
	.word	318
	.byte	28
	.byte	'EPS_SterFltMod_IDT',0,15,212,26,15
	.word	183
	.byte	28
	.byte	'EPS_SterModV_IDT',0,15,213,26,15
	.word	183
	.byte	28
	.byte	'EPS_SterMod_IDT',0,15,214,26,15
	.word	183
	.byte	28
	.byte	'ESC_EscCtrlActv_IDT',0,15,215,26,15
	.word	183
	.byte	28
	.byte	'ESC_EscDisableSts_IDT',0,15,216,26,15
	.word	183
	.byte	28
	.byte	'ESC_EscFlgFlt_IDT',0,15,217,26,15
	.word	183
	.byte	28
	.byte	'ESC_HBAFlgFlt_IDT',0,15,218,26,15
	.word	183
	.byte	28
	.byte	'ESC_HSA_Control_Status_IDT',0,15,219,26,15
	.word	183
	.byte	28
	.byte	'ESC_HSA_Status_Fault_IDT',0,15,220,26,15
	.word	183
	.byte	28
	.byte	'ESC_HbaCtrlActv_IDT',0,15,221,26,15
	.word	183
	.byte	28
	.byte	'ESC_MasterCylinderPressureV_IDT',0,15,226,26,15
	.word	183
	.byte	28
	.byte	'ESC_MasterCylinderPressure_IDT',0,15,227,26,16
	.word	318
	.byte	28
	.byte	'ESC_SlopeGradeAngle_IDT',0,15,228,26,15
	.word	183
	.byte	28
	.byte	'ESC_TcsCtrlActv_IDT',0,15,229,26,15
	.word	183
	.byte	28
	.byte	'ESC_TcsDisableSts_IDT',0,15,230,26,15
	.word	183
	.byte	28
	.byte	'ESC_TcsFlgFlt_IDT',0,15,231,26,15
	.word	183
	.byte	28
	.byte	'Float',0,15,242,26,17
	.word	58439
	.byte	10,128,75
	.word	143130
	.byte	11,143,3,0,28
	.byte	'vehicle_points_400',0,15,243,26,20
	.word	146252
	.byte	6,15,244,26,9,136,75,7
	.byte	'point_num',0
	.word	318
	.byte	2,2,35,0,7
	.byte	'closed_contour',0
	.word	183
	.byte	1,2,35,2,7
	.byte	'vehicle_points',0
	.word	146263
	.byte	128,75,2,35,4,7
	.byte	'color_type',0
	.word	183
	.byte	1,3,35,132,75,7
	.byte	'class_type',0
	.word	183
	.byte	1,3,35,133,75,0,28
	.byte	'FreespaceInfo',0,15,251,26,3
	.word	146291
	.byte	10,128,75
	.word	143130
	.byte	11,143,3,0,6,15,134,27,9,36,7
	.byte	'ARS_OD_TimeStampGlobSec',0
	.word	58287
	.byte	8,2,35,0,7
	.byte	'ARS_OD_TimeStampGlobNanoSec',0
	.word	58287
	.byte	8,2,35,8,7
	.byte	'ARS_OD_TimeStampLocal',0
	.word	58287
	.byte	8,2,35,16,7
	.byte	'ARS_OD_Latency',0
	.word	318
	.byte	2,2,35,24,7
	.byte	'ARS_OD_MeasCounter',0
	.word	318
	.byte	2,2,35,26,7
	.byte	'ARS_OD_CycleCounter',0
	.word	183
	.byte	1,2,35,28,7
	.byte	'ARS_OD_NumOfObjects',0
	.word	183
	.byte	1,2,35,29,7
	.byte	'ARS_OD_TaskValidFlag',0
	.word	183
	.byte	1,2,35,30,7
	.byte	'ARS_OD_ExtendedCycleFlag',0
	.word	183
	.byte	1,2,35,31,7
	.byte	'ARS_OD_MsgCounter_Header',0
	.word	183
	.byte	1,2,35,32,7
	.byte	'ARS_OD_CRC16_Checksum_Header',0
	.word	318
	.byte	2,2,35,34,0,28
	.byte	'RadarHeader',0,15,147,27,3
	.word	146443
	.byte	6,15,142,28,9,40,7
	.byte	'time_stamp',0
	.word	58287
	.byte	8,2,35,0,7
	.byte	'time_stamp_can',0
	.word	58287
	.byte	8,2,35,8,7
	.byte	'x',0
	.word	58439
	.byte	4,2,35,16,7
	.byte	'y',0
	.word	58439
	.byte	4,2,35,20,7
	.byte	'z',0
	.word	58439
	.byte	4,2,35,24,7
	.byte	'heading',0
	.word	58439
	.byte	4,2,35,28,7
	.byte	'pitch',0
	.word	58439
	.byte	4,2,35,32,7
	.byte	'roll',0
	.word	58439
	.byte	4,2,35,36,0,28
	.byte	'GlobalPoseEstimation',0,15,152,28,3
	.word	146818
	.byte	10,224,3
	.word	146818
	.byte	11,11,0,28
	.byte	'global_pose_10',0,15,154,28,30
	.word	146978
	.byte	28
	.byte	'IBS_ESCOFF_StsFB_IDT',0,15,174,28,15
	.word	183
	.byte	28
	.byte	'IPC_IPCTotalOdometerV_IDT',0,15,192,28,15
	.word	183
	.byte	28
	.byte	'IPC_IPCTotalOdometer_IDT',0,15,193,28,16
	.word	297
	.byte	28
	.byte	'IPC_Remain_Maintenance_IDT',0,15,194,28,16
	.word	318
	.byte	28
	.byte	'MFS_ACC_CruiseCancel_IDT',0,15,196,28,15
	.word	183
	.byte	28
	.byte	'MFS_ACC_CruiseGapSet_IDT',0,15,197,28,15
	.word	183
	.byte	28
	.byte	'MFS_ACC_CruiseOn_Off_IDT',0,15,198,28,15
	.word	183
	.byte	28
	.byte	'MFS_ACC_CruiseSpdDecrease_IDT',0,15,199,28,15
	.word	183
	.byte	28
	.byte	'MFS_ACC_CruiseSpdIncrease_IDT',0,15,200,28,15
	.word	183
	.byte	28
	.byte	'MFS_L1_Central_Control_IDT',0,15,201,28,15
	.word	183
	.byte	28
	.byte	'MFS_L1_DownControl_IDT',0,15,202,28,15
	.word	183
	.byte	28
	.byte	'MFS_L1_Failure_IDT',0,15,203,28,15
	.word	183
	.byte	28
	.byte	'MFS_L1_LeftControl_IDT',0,15,204,28,15
	.word	183
	.byte	28
	.byte	'MFS_L1_RightControl_IDT',0,15,205,28,15
	.word	183
	.byte	28
	.byte	'MFS_L1_UpControl_IDT',0,15,206,28,15
	.word	183
	.byte	28
	.byte	'MFS_L2_Failure_IDT',0,15,207,28,15
	.word	183
	.byte	6,15,239,28,9,52,7
	.byte	'distance_x',0
	.word	58439
	.byte	4,2,35,0,7
	.byte	'distance_y',0
	.word	58439
	.byte	4,2,35,4,7
	.byte	'tracking_id',0
	.word	318
	.byte	2,2,35,8,7
	.byte	'class_id',0
	.word	183
	.byte	1,2,35,10,7
	.byte	'angle_view',0
	.word	183
	.byte	1,2,35,11,7
	.byte	'confidence',0
	.word	183
	.byte	1,2,35,12,7
	.byte	'width',0
	.word	58439
	.byte	4,2,35,14,7
	.byte	'height',0
	.word	58439
	.byte	4,2,35,18,7
	.byte	'length',0
	.word	58439
	.byte	4,2,35,22,7
	.byte	'yaw',0
	.word	58439
	.byte	4,2,35,26,7
	.byte	'relative_velocity_x',0
	.word	58439
	.byte	4,2,35,30,7
	.byte	'relative_velocity_y',0
	.word	58439
	.byte	4,2,35,34,7
	.byte	'relative_acceleration_x',0
	.word	58439
	.byte	4,2,35,38,7
	.byte	'relative_acceleration_y',0
	.word	58439
	.byte	4,2,35,42,7
	.byte	'motion_status',0
	.word	183
	.byte	1,2,35,46,7
	.byte	'valid_status',0
	.word	318
	.byte	2,2,35,48,7
	.byte	'target_source',0
	.word	183
	.byte	1,2,35,50,0,28
	.byte	'ObjectInfo',0,15,130,29,3
	.word	147546
	.byte	10,128,26
	.word	147546
	.byte	11,63,0,28
	.byte	'object_set_64',0,15,132,29,20
	.word	147944
	.byte	28
	.byte	'PEPS_IGN1RelaySts_IDT',0,15,142,29,15
	.word	183
	.byte	28
	.byte	'PEPS_IGN1RelayValidity_IDT',0,15,143,29,15
	.word	183
	.byte	28
	.byte	'PEPS_Learning_Status_IDT',0,15,144,29,15
	.word	183
	.byte	28
	.byte	'PEPS_Message_Sts_AliveCounter_IDT',0,15,145,29,15
	.word	183
	.byte	28
	.byte	'PEPS_Message_Sts_CheckSum_IDT',0,15,146,29,15
	.word	183
	.byte	28
	.byte	'PEPS_PowerModeValidity_IDT',0,15,147,29,15
	.word	183
	.byte	28
	.byte	'PEPS_PowerMode_IDT',0,15,148,29,15
	.word	183
	.byte	28
	.byte	'PEPS_RemoteControlSt_IDT',0,15,149,29,15
	.word	183
	.byte	6,15,157,29,9,12,7
	.byte	'flc_info',0
	.word	183
	.byte	1,2,35,0,7
	.byte	'flm_info',0
	.word	183
	.byte	1,2,35,1,7
	.byte	'frm_info',0
	.word	183
	.byte	1,2,35,2,7
	.byte	'frc_info',0
	.word	183
	.byte	1,2,35,3,7
	.byte	'rlc_info',0
	.word	183
	.byte	1,2,35,4,7
	.byte	'rlm_info',0
	.word	183
	.byte	1,2,35,5,7
	.byte	'rrm_info',0
	.word	183
	.byte	1,2,35,6,7
	.byte	'rrc_info',0
	.word	183
	.byte	1,2,35,7,7
	.byte	'fls_info',0
	.word	183
	.byte	1,2,35,8,7
	.byte	'frs_info',0
	.word	183
	.byte	1,2,35,9,7
	.byte	'rls_info',0
	.word	183
	.byte	1,2,35,10,7
	.byte	'rrs_info',0
	.word	183
	.byte	1,2,35,11,0,28
	.byte	'PdcAlertInfo',0,15,171,29,3
	.word	148258
	.byte	6,15,173,29,9,24,7
	.byte	'flc_distance',0
	.word	318
	.byte	2,2,35,0,7
	.byte	'flm_distance',0
	.word	318
	.byte	2,2,35,2,7
	.byte	'frm_distance',0
	.word	318
	.byte	2,2,35,4,7
	.byte	'frc_distance',0
	.word	318
	.byte	2,2,35,6,7
	.byte	'rlc_distance',0
	.word	318
	.byte	2,2,35,8,7
	.byte	'rlm_distance',0
	.word	318
	.byte	2,2,35,10,7
	.byte	'rrm_distance',0
	.word	318
	.byte	2,2,35,12,7
	.byte	'rrc_distance',0
	.word	318
	.byte	2,2,35,14,7
	.byte	'fls_distance',0
	.word	318
	.byte	2,2,35,16,7
	.byte	'frs_distance',0
	.word	318
	.byte	2,2,35,18,7
	.byte	'rls_distance',0
	.word	318
	.byte	2,2,35,20,7
	.byte	'rrs_distance',0
	.word	318
	.byte	2,2,35,22,0,28
	.byte	'PdcDistInfo',0,15,187,29,3
	.word	148503
	.byte	6,15,189,29,9,40,7
	.byte	'flc_distance_left',0
	.word	318
	.byte	2,2,35,0,7
	.byte	'flc_distance_right',0
	.word	318
	.byte	2,2,35,2,7
	.byte	'flm_distance_left',0
	.word	318
	.byte	2,2,35,4,7
	.byte	'flm_distance_right',0
	.word	318
	.byte	2,2,35,6,7
	.byte	'frm_distance_left',0
	.word	318
	.byte	2,2,35,8,7
	.byte	'frm_distance_right',0
	.word	318
	.byte	2,2,35,10,7
	.byte	'frc_distance_left',0
	.word	318
	.byte	2,2,35,12,7
	.byte	'frc_distance_right',0
	.word	318
	.byte	2,2,35,14,7
	.byte	'rlc_distance_left',0
	.word	318
	.byte	2,2,35,16,7
	.byte	'rlc_distance_right',0
	.word	318
	.byte	2,2,35,18,7
	.byte	'rlm_distance_left',0
	.word	318
	.byte	2,2,35,20,7
	.byte	'rlm_distance_right',0
	.word	318
	.byte	2,2,35,22,7
	.byte	'rrm_distance_left',0
	.word	318
	.byte	2,2,35,24,7
	.byte	'rrm_distance_right',0
	.word	318
	.byte	2,2,35,26,7
	.byte	'rrc_distance_left',0
	.word	318
	.byte	2,2,35,28,7
	.byte	'rrc_distance_right',0
	.word	318
	.byte	2,2,35,30,7
	.byte	'fls_distance',0
	.word	318
	.byte	2,2,35,32,7
	.byte	'frs_distance',0
	.word	318
	.byte	2,2,35,34,7
	.byte	'rls_distance',0
	.word	318
	.byte	2,2,35,36,7
	.byte	'rrs_distance',0
	.word	318
	.byte	2,2,35,38,0,28
	.byte	'PdcDistInfoAvm',0,15,211,29,3
	.word	148795
	.byte	6,15,213,29,9,4,7
	.byte	'ls_info',0
	.word	183
	.byte	1,2,35,0,7
	.byte	'rs_info',0
	.word	183
	.byte	1,2,35,1,7
	.byte	'ls_distance',0
	.word	183
	.byte	1,2,35,2,7
	.byte	'rs_distance',0
	.word	183
	.byte	1,2,35,3,0,28
	.byte	'PdcSideInfo',0,15,219,29,3
	.word	149354
	.byte	10,12
	.word	149354
	.byte	11,2,0,28
	.byte	'PdcSideInfo_3',0,15,221,29,21
	.word	149458
	.byte	6,15,235,29,9,24,7
	.byte	'camera_position',0
	.word	58378
	.byte	4,2,35,0,7
	.byte	'timestamp',0
	.word	58406
	.byte	8,2,35,4,7
	.byte	'blockage_status',0
	.word	58328
	.byte	1,2,35,12,7
	.byte	'weather_status',0
	.word	58328
	.byte	1,2,35,13,7
	.byte	'illumination_status',0
	.word	58328
	.byte	1,2,35,14,7
	.byte	'image_limited_status',0
	.word	58328
	.byte	1,2,35,15,7
	.byte	'out_of_focus',0
	.word	183
	.byte	1,2,35,16,7
	.byte	'impacted_technologies',0
	.word	58378
	.byte	4,2,35,18,0,28
	.byte	'PerceptionFailsafe',0,15,245,29,3
	.word	149490
	.byte	10,160,2
	.word	149490
	.byte	11,11,0,28
	.byte	'PerceptionFailsafe_12',0,15,247,29,28
	.word	149730
	.byte	6,15,248,29,9,84,7
	.byte	'track_id',0
	.word	58378
	.byte	4,2,35,0,7
	.byte	'age',0
	.word	58378
	.byte	4,2,35,4,7
	.byte	'exist_probability',0
	.word	58439
	.byte	4,2,35,8,7
	.byte	'quality',0
	.word	183
	.byte	1,2,35,12,7
	.byte	'prediction_type',0
	.word	58406
	.byte	8,2,35,16,7
	.byte	'prediction_source',0
	.word	58406
	.byte	8,2,35,24,7
	.byte	'color',0
	.word	183
	.byte	1,2,35,32,7
	.byte	'color_confidence',0
	.word	58439
	.byte	4,2,35,34,7
	.byte	'lanemark_type',0
	.word	183
	.byte	1,2,35,38,7
	.byte	'lanemark_type_confidence',0
	.word	58439
	.byte	4,2,35,40,7
	.byte	'dlm_type',0
	.word	183
	.byte	1,2,35,44,7
	.byte	'role',0
	.word	183
	.byte	1,2,35,45,7
	.byte	'marker_width',0
	.word	58439
	.byte	4,2,35,46,7
	.byte	'marker_width_std',0
	.word	58439
	.byte	4,2,35,50,7
	.byte	'line_c3',0
	.word	58439
	.byte	4,2,35,54,7
	.byte	'line_c2',0
	.word	58439
	.byte	4,2,35,58,7
	.byte	'line_c1',0
	.word	58439
	.byte	4,2,35,62,7
	.byte	'line_c0',0
	.word	58439
	.byte	4,2,35,66,7
	.byte	'view_range_start',0
	.word	58439
	.byte	4,2,35,70,7
	.byte	'view_range_end',0
	.word	58439
	.byte	4,2,35,74,7
	.byte	'measured_view_range_end',0
	.word	58439
	.byte	4,2,35,78,7
	.byte	'camera_position',0
	.word	183
	.byte	1,2,35,82,7
	.byte	'is_valid',0
	.word	183
	.byte	1,2,35,83,0,28
	.byte	'PerceptionLaneAdjacent',0,15,145,30,3
	.word	149771
	.byte	10,208,2
	.word	149771
	.byte	11,3,0,28
	.byte	'PerceptionLaneAdjacent_4',0,15,147,30,32
	.word	150309
	.byte	6,15,148,30,9,132,1,7
	.byte	'timestamp',0
	.word	58406
	.byte	8,2,35,0,7
	.byte	'track_id',0
	.word	58378
	.byte	4,2,35,8,7
	.byte	'age',0
	.word	58378
	.byte	4,2,35,12,7
	.byte	'exist_probability',0
	.word	58439
	.byte	4,2,35,16,7
	.byte	'quality',0
	.word	183
	.byte	1,2,35,20,7
	.byte	'prediction_source',0
	.word	58406
	.byte	8,2,35,24,7
	.byte	'prediction_type',0
	.word	58406
	.byte	8,2,35,32,7
	.byte	'color',0
	.word	183
	.byte	1,2,35,40,7
	.byte	'color_confidence',0
	.word	58439
	.byte	4,2,35,42,7
	.byte	'lanemark_type',0
	.word	183
	.byte	1,2,35,46,7
	.byte	'lanemark_type_confidence',0
	.word	58439
	.byte	4,2,35,48,7
	.byte	'dlm_type',0
	.word	183
	.byte	1,2,35,52,7
	.byte	'decel_type',0
	.word	183
	.byte	1,2,35,53,7
	.byte	'side',0
	.word	183
	.byte	1,2,35,54,7
	.byte	'crossing',0
	.word	183
	.byte	1,2,35,55,7
	.byte	'marker_width',0
	.word	58439
	.byte	4,2,35,56,7
	.byte	'marker_width_std',0
	.word	58439
	.byte	4,2,35,60,7
	.byte	'dash_average_length',0
	.word	58439
	.byte	4,2,35,64,7
	.byte	'dash_average_gap',0
	.word	58439
	.byte	4,2,35,68,7
	.byte	'is_multi_clothoid',0
	.word	183
	.byte	1,2,35,72,7
	.byte	'first_line_c0',0
	.word	58439
	.byte	4,2,35,74,7
	.byte	'first_line_c1',0
	.word	58439
	.byte	4,2,35,78,7
	.byte	'first_line_c2',0
	.word	58439
	.byte	4,2,35,82,7
	.byte	'first_line_c3',0
	.word	58439
	.byte	4,2,35,86,7
	.byte	'first_view_range_start',0
	.word	58439
	.byte	4,2,35,90,7
	.byte	'first_view_range_end',0
	.word	58439
	.byte	4,2,35,94,7
	.byte	'first_measured_view_range_end',0
	.word	58439
	.byte	4,2,35,98,7
	.byte	'second_line_c0',0
	.word	58439
	.byte	4,2,35,102,7
	.byte	'second_line_c1',0
	.word	58439
	.byte	4,2,35,106,7
	.byte	'second_line_c2',0
	.word	58439
	.byte	4,2,35,110,7
	.byte	'second_line_c3',0
	.word	58439
	.byte	4,2,35,114,7
	.byte	'second_view_range_start',0
	.word	58439
	.byte	4,2,35,118,7
	.byte	'second_view_range_end',0
	.word	58439
	.byte	4,2,35,122,7
	.byte	'second_measured_view_range_end',0
	.word	58439
	.byte	4,2,35,126,7
	.byte	'camera_position',0
	.word	183
	.byte	1,3,35,130,1,7
	.byte	'is_valid',0
	.word	183
	.byte	1,3,35,131,1,0,28
	.byte	'PerceptionLaneHost',0,15,186,30,3
	.word	150353
	.byte	10,136,2
	.word	150353
	.byte	11,1,0,28
	.byte	'PerceptionLaneHost_2',0,15,188,30,28
	.word	151271
	.byte	6,15,189,30,9,216,1,7
	.byte	'timestamp',0
	.word	58287
	.byte	8,2,35,0,7
	.byte	'frame_index',0
	.word	58287
	.byte	8,2,35,8,7
	.byte	'camera_position',0
	.word	58328
	.byte	1,2,35,16,7
	.byte	'id',0
	.word	183
	.byte	1,2,35,17,7
	.byte	'class',0
	.word	58328
	.byte	1,2,35,18,7
	.byte	'subclass',0
	.word	58328
	.byte	1,2,35,19,7
	.byte	'confidence',0
	.word	58439
	.byte	4,2,35,20,7
	.byte	'bbox',0
	.word	140278
	.byte	16,2,35,24,7
	.byte	'length',0
	.word	58439
	.byte	4,2,35,40,7
	.byte	'length_std',0
	.word	58439
	.byte	4,2,35,44,7
	.byte	'width',0
	.word	58439
	.byte	4,2,35,48,7
	.byte	'width_std',0
	.word	58439
	.byte	4,2,35,52,7
	.byte	'height',0
	.word	58439
	.byte	4,2,35,56,7
	.byte	'height_std',0
	.word	58439
	.byte	4,2,35,60,7
	.byte	'age_count',0
	.word	58328
	.byte	1,2,35,64,7
	.byte	'age_seconds',0
	.word	58439
	.byte	4,2,35,66,7
	.byte	'visibility_side',0
	.word	58328
	.byte	1,2,35,70,7
	.byte	'heading',0
	.word	58439
	.byte	4,2,35,72,7
	.byte	'heading_std',0
	.word	58439
	.byte	4,2,35,76,7
	.byte	'inverse_ttc',0
	.word	58439
	.byte	4,2,35,80,7
	.byte	'inverse_ttc_std',0
	.word	58439
	.byte	4,2,35,84,7
	.byte	'angle_left',0
	.word	58439
	.byte	4,2,35,88,7
	.byte	'angle_right',0
	.word	58439
	.byte	4,2,35,92,7
	.byte	'angle_side',0
	.word	58439
	.byte	4,2,35,96,7
	.byte	'angle_rate',0
	.word	58439
	.byte	4,2,35,100,7
	.byte	'top_out_of_image',0
	.word	58328
	.byte	1,2,35,104,7
	.byte	'bottom_out_of_image',0
	.word	58328
	.byte	1,2,35,105,7
	.byte	'left_out_of_image',0
	.word	58328
	.byte	1,2,35,106,7
	.byte	'right_out_of_image',0
	.word	58328
	.byte	1,2,35,107,7
	.byte	'brake_light',0
	.word	58328
	.byte	1,2,35,108,7
	.byte	'turn_indicator_left',0
	.word	58328
	.byte	1,2,35,109,7
	.byte	'turn_indicator_right',0
	.word	58328
	.byte	1,2,35,110,7
	.byte	'measuring_status_0',0
	.word	58328
	.byte	1,2,35,111,7
	.byte	'measuring_status_1',0
	.word	58328
	.byte	1,2,35,112,7
	.byte	'measuring_status_2',0
	.word	58328
	.byte	1,2,35,113,7
	.byte	'motion_orientation',0
	.word	58328
	.byte	1,2,35,114,7
	.byte	'motion_category',0
	.word	58328
	.byte	1,2,35,115,7
	.byte	'motion_status',0
	.word	58328
	.byte	1,2,35,116,7
	.byte	'cutin_cutout',0
	.word	58328
	.byte	1,2,35,117,7
	.byte	'lat_distance',0
	.word	58439
	.byte	4,2,35,118,7
	.byte	'lat_distance_std',0
	.word	58439
	.byte	4,2,35,122,7
	.byte	'long_distance',0
	.word	58439
	.byte	4,2,35,126,7
	.byte	'long_distance_std',0
	.word	58439
	.byte	4,3,35,130,1,7
	.byte	'relative_lat_velocity',0
	.word	58439
	.byte	4,3,35,134,1,7
	.byte	'relative_lat_velocity_std',0
	.word	58439
	.byte	4,3,35,138,1,7
	.byte	'relative_long_velocity',0
	.word	58439
	.byte	4,3,35,142,1,7
	.byte	'relative_long_velocity_std',0
	.word	58439
	.byte	4,3,35,146,1,7
	.byte	'abs_lat_velocity',0
	.word	58439
	.byte	4,3,35,150,1,7
	.byte	'abs_lat_velocity_std',0
	.word	58439
	.byte	4,3,35,154,1,7
	.byte	'abs_long_velocity',0
	.word	58439
	.byte	4,3,35,158,1,7
	.byte	'abs_long_velocity_std',0
	.word	58439
	.byte	4,3,35,162,1,7
	.byte	'relative_lat_acc',0
	.word	58439
	.byte	4,3,35,166,1,7
	.byte	'relative_lat_acc_std',0
	.word	58439
	.byte	4,3,35,170,1,7
	.byte	'relative_long_acc',0
	.word	58439
	.byte	4,3,35,174,1,7
	.byte	'relative_long_acc_std',0
	.word	58439
	.byte	4,3,35,178,1,7
	.byte	'abs_lat_acc',0
	.word	58439
	.byte	4,3,35,182,1,7
	.byte	'abs_lat_acc_std',0
	.word	58439
	.byte	4,3,35,186,1,7
	.byte	'abs_long_acc',0
	.word	58439
	.byte	4,3,35,190,1,7
	.byte	'abs_long_acc_std',0
	.word	58439
	.byte	4,3,35,194,1,7
	.byte	'abs_speed',0
	.word	58439
	.byte	4,3,35,198,1,7
	.byte	'abs_speed_std',0
	.word	58439
	.byte	4,3,35,202,1,7
	.byte	'abs_acceleration',0
	.word	58439
	.byte	4,3,35,206,1,7
	.byte	'abs_acceleration_std',0
	.word	58439
	.byte	4,3,35,210,1,0,28
	.byte	'PerceptionOutObject',0,15,254,30,3
	.word	151311
	.byte	10,128,54
	.word	151311
	.byte	11,31,0,28
	.byte	'PerceptionOutObject_32',0,15,128,31,29
	.word	152873
	.byte	6,15,129,31,9,44,7
	.byte	'exist_probability',0
	.word	58439
	.byte	4,2,35,0,7
	.byte	'height',0
	.word	58439
	.byte	4,2,35,4,7
	.byte	'height_std',0
	.word	58439
	.byte	4,2,35,8,7
	.byte	'line_c3',0
	.word	58439
	.byte	4,2,35,12,7
	.byte	'line_c2',0
	.word	58439
	.byte	4,2,35,16,7
	.byte	'line_c1',0
	.word	58439
	.byte	4,2,35,20,7
	.byte	'line_c0',0
	.word	58439
	.byte	4,2,35,24,7
	.byte	'view_range_start',0
	.word	58439
	.byte	4,2,35,28,7
	.byte	'view_range_end',0
	.word	58439
	.byte	4,2,35,32,7
	.byte	'measured_view_range_end',0
	.word	58439
	.byte	4,2,35,36,7
	.byte	'camera_position',0
	.word	183
	.byte	1,2,35,40,0,28
	.byte	'PerceptionRoadEdge',0,15,142,31,3
	.word	152915
	.byte	10,88
	.word	152915
	.byte	11,1,0,28
	.byte	'PerceptionRoadEdge_2',0,15,144,31,28
	.word	153189
	.byte	6,15,145,31,9,44,7
	.byte	'bbox',0
	.word	140278
	.byte	16,2,35,0,7
	.byte	'height',0
	.word	58439
	.byte	4,2,35,16,7
	.byte	'width',0
	.word	58439
	.byte	4,2,35,20,7
	.byte	'lat_distance',0
	.word	58439
	.byte	4,2,35,24,7
	.byte	'lat_distance_std',0
	.word	58439
	.byte	4,2,35,28,7
	.byte	'long_distance',0
	.word	58439
	.byte	4,2,35,32,7
	.byte	'long_distance_std',0
	.word	58439
	.byte	4,2,35,36,7
	.byte	'relevance',0
	.word	183
	.byte	1,2,35,40,0,28
	.byte	'PerceptionTrafficSign',0,15,155,31,3
	.word	153228
	.byte	6,15,157,31,9,6,7
	.byte	'sign',0
	.word	58378
	.byte	4,2,35,0,7
	.byte	'type',0
	.word	183
	.byte	1,2,35,4,0,28
	.byte	'TrafficSignType',0,15,161,31,3
	.word	153428
	.byte	10,144,1
	.word	153428
	.byte	11,23,0,28
	.byte	'TrafficSignType_24',0,15,163,31,25
	.word	153488
	.byte	6,15,164,31,9,200,1,7
	.byte	'sign',0
	.word	153428
	.byte	6,2,35,0,7
	.byte	'derived_signs',0
	.word	153498
	.byte	144,1,2,35,6,7
	.byte	'bbox',0
	.word	140278
	.byte	16,3,35,152,1,7
	.byte	'lat_distance',0
	.word	58439
	.byte	4,3,35,168,1,7
	.byte	'long_distance',0
	.word	58439
	.byte	4,3,35,172,1,7
	.byte	'panel_width',0
	.word	58439
	.byte	4,3,35,176,1,7
	.byte	'panel_height',0
	.word	58439
	.byte	4,3,35,180,1,7
	.byte	'height',0
	.word	58439
	.byte	4,3,35,184,1,7
	.byte	'speed_limit',0
	.word	58439
	.byte	4,3,35,188,1,7
	.byte	'height_limit',0
	.word	58439
	.byte	4,3,35,192,1,7
	.byte	'weight_limit',0
	.word	58439
	.byte	4,3,35,196,1,0,28
	.byte	'PerceptionTrafficSignStatus',0,15,177,31,3
	.word	153526
	.byte	10,144,1
	.word	153428
	.byte	11,23,0,10,128,25
	.word	153526
	.byte	11,15,0,28
	.byte	'PerceptionTrafficSignStatus_16',0,15,179,31,37
	.word	153811
	.byte	10,192,5
	.word	153228
	.byte	11,15,0,28
	.byte	'PerceptionTrafficSign_16',0,15,180,31,31
	.word	153861
	.byte	28
	.byte	'RollingCounter_0x106_IDT',0,15,206,31,15
	.word	183
	.byte	28
	.byte	'RollingCounter_0x109_IDT',0,15,207,31,15
	.word	183
	.byte	28
	.byte	'RollingCounter_0x132_IDT',0,15,208,31,15
	.word	183
	.byte	28
	.byte	'RollingCounter_0x17F_IDT',0,15,209,31,15
	.word	183
	.byte	28
	.byte	'RollingCounter_0x3F1_IDT',0,15,211,31,15
	.word	183
	.byte	28
	.byte	'RollingCounter_0x3F5_IDT',0,15,212,31,15
	.word	183
	.byte	28
	.byte	'RollingCounter_0x3F7_IDT',0,15,213,31,15
	.word	183
	.byte	28
	.byte	'RollingCounter_1F8_IDT',0,15,214,31,15
	.word	183
	.byte	28
	.byte	'RollingCounter_230_IDT',0,15,215,31,15
	.word	183
	.byte	28
	.byte	'Rolling_counter_0x17E_IDT',0,15,216,31,15
	.word	183
	.byte	28
	.byte	'SAS_Calibrated_IDT',0,15,217,31,15
	.word	183
	.byte	28
	.byte	'SAS_SASFailure_IDT',0,15,218,31,15
	.word	183
	.byte	28
	.byte	'SAS_SASStsSnsr_IDT',0,15,219,31,15
	.word	183
	.byte	28
	.byte	'SAS_SteerWheelAngle_IDT',0,15,221,31,16
	.word	318
	.byte	28
	.byte	'SAS_SteerWhlRotSpdStatus_IDT',0,15,223,31,15
	.word	183
	.byte	28
	.byte	'SAS_SteerWhlRotSpd_IDT',0,15,224,31,16
	.word	318
	.byte	28
	.byte	'SAS_SteeringAngleValid_IDT',0,15,225,31,15
	.word	183
	.byte	28
	.byte	'STAT_Central_LockSts_IDT',0,15,226,31,15
	.word	183
	.byte	28
	.byte	'WCBS_Trailermode_Feedback_IDT',0,15,167,33,15
	.word	183
	.byte	28
	.byte	'VCU_ModeGearSts_IDT',0,15,128,34,15
	.word	183
	.byte	28
	.byte	'VCU_Warning_IMMO_Fail_IDT',0,15,129,34,15
	.word	183
	.byte	28
	.byte	'VCU_Ready_IDT',0,15,130,34,15
	.word	183
	.byte	28
	.byte	'VCU_RegencyLevInd_IDT',0,15,131,34,15
	.word	183
	.byte	28
	.byte	'VCU_Ctrl_AliveCounter_IDT',0,15,132,34,15
	.word	183
	.byte	28
	.byte	'VCU_LimpHomeSts_IDT',0,15,133,34,15
	.word	183
	.byte	28
	.byte	'VCU_Ctrl_CheckSum_IDT',0,15,134,34,15
	.word	183
	.byte	28
	.byte	'VCU_StsAccPedalFault_IDT',0,15,146,34,15
	.word	183
	.byte	28
	.byte	'VCU_StsSysFault_IDT',0,15,147,34,15
	.word	183
	.byte	28
	.byte	'VCU_AccPedalPosition_IDT',0,15,148,34,15
	.word	183
	.byte	28
	.byte	'VCU_AccPedal_Active_IDT',0,15,149,34,15
	.word	183
	.byte	28
	.byte	'VCU_StsEpt_AliveCounter_IDT',0,15,150,34,15
	.word	183
	.byte	28
	.byte	'VCU_StsEpt_CheckSum_IDT',0,15,151,34,15
	.word	183
	.byte	10,24
	.word	318
	.byte	11,11,0,28
	.byte	'distance_12',0,15,221,51,16
	.word	154951
	.byte	6,15,222,51,9,32,7
	.byte	'distance',0
	.word	154960
	.byte	24,2,35,0,7
	.byte	'time_stamp',0
	.word	58287
	.byte	8,2,35,24,0,28
	.byte	'UpaDistT',0,15,226,51,3
	.word	154981
	.byte	10,24
	.word	318
	.byte	11,11,0,10,24
	.word	58378
	.byte	11,5,0,28
	.byte	'x_6',0,15,228,51,16
	.word	155053
	.byte	28
	.byte	'y_6',0,15,229,51,16
	.word	155053
	.byte	28
	.byte	'type_6',0,15,230,51,15
	.word	764
	.byte	6,15,231,51,9,64,7
	.byte	'x',0
	.word	155062
	.byte	24,2,35,0,7
	.byte	'y',0
	.word	155075
	.byte	24,2,35,24,7
	.byte	'type',0
	.word	155088
	.byte	6,2,35,48,7
	.byte	'time_stamp',0
	.word	58287
	.byte	8,2,35,56,0,28
	.byte	'UpaObjectInfo',0,15,237,51,3
	.word	155104
	.byte	10,24
	.word	58378
	.byte	11,5,0,10,24
	.word	58378
	.byte	11,5,0,10,6
	.word	183
	.byte	11,5,0,10,192,1
	.word	155104
	.byte	11,2,0,28
	.byte	'upa_object_3',0,15,239,51,23
	.word	155217
	.byte	6,15,240,51,9,192,1,7
	.byte	'upa_object',0
	.word	155227
	.byte	192,1,2,35,0,0,28
	.byte	'UpaObjsT',0,15,243,51,3
	.word	155249
	.byte	10,192,1
	.word	155104
	.byte	11,2,0,10,80
	.word	137647
	.byte	11,3,0,28
	.byte	'apa_dist_info_4',0,15,251,51,18
	.word	155306
	.byte	10,128,3
	.word	155249
	.byte	11,1,0,28
	.byte	'upa_objs_2',0,15,252,51,18
	.word	155340
	.byte	10,64
	.word	154981
	.byte	11,1,0,28
	.byte	'upa_dist_2',0,15,253,51,18
	.word	155370
	.byte	28
	.byte	'min_distance_12',0,15,254,51,16
	.word	154951
	.byte	28
	.byte	'ring_time_uint16_array_12',0,15,136,52,16
	.word	154951
	.byte	10,56
	.word	183
	.byte	11,55,0,28
	.byte	'reserved_data_uint8_array_56',0,15,137,52,15
	.word	155459
	.byte	10,20
	.word	318
	.byte	11,9,0,28
	.byte	'distance_10',0,15,164,52,16
	.word	155506
	.byte	28
	.byte	'width_10',0,15,165,52,16
	.word	155506
	.byte	10,10
	.word	183
	.byte	11,9,0,28
	.byte	'peak_10',0,15,166,52,15
	.word	155554
	.byte	6,15,167,52,9,68,7
	.byte	'echo_num',0
	.word	183
	.byte	1,2,35,0,7
	.byte	'distance',0
	.word	155515
	.byte	20,2,35,2,7
	.byte	'width',0
	.word	155536
	.byte	20,2,35,22,7
	.byte	'peak',0
	.word	155563
	.byte	10,2,35,42,7
	.byte	'ring_time',0
	.word	318
	.byte	2,2,35,52,7
	.byte	'valid_fram',0
	.word	183
	.byte	1,2,35,54,7
	.byte	'confidence',0
	.word	183
	.byte	1,2,35,55,7
	.byte	'status_work',0
	.word	183
	.byte	1,2,35,56,7
	.byte	'counter',0
	.word	183
	.byte	1,2,35,57,7
	.byte	'system_time',0
	.word	58287
	.byte	8,2,35,60,0,28
	.byte	'UssRawData',0,15,179,52,3
	.word	155580
	.byte	10,20
	.word	318
	.byte	11,9,0,10,20
	.word	318
	.byte	11,9,0,10,10
	.word	183
	.byte	11,9,0,10,176,6
	.word	155580
	.byte	11,11,0,28
	.byte	'sensor_info_12',0,15,181,52,20
	.word	155817
	.byte	6,15,189,52,9,12,7
	.byte	'diagnosis_info',0
	.word	318
	.byte	2,2,35,0,7
	.byte	'remind_info',0
	.word	183
	.byte	1,2,35,2,7
	.byte	'counter',0
	.word	183
	.byte	1,2,35,3,7
	.byte	'system_time',0
	.word	58287
	.byte	8,2,35,4,0,28
	.byte	'UssStatus',0,15,195,52,3
	.word	155851
	.byte	10,144,1
	.word	155851
	.byte	11,11,0,28
	.byte	'sensor_status_12',0,15,197,52,19
	.word	155960
	.byte	28
	.byte	'Os_uint8',0,16,45,29
	.word	183
	.byte	28
	.byte	'Os_uint16',0,16,46,29
	.word	318
	.byte	28
	.byte	'Os_uint32',0,16,47,29
	.word	200
	.byte	28
	.byte	'Os_boolean',0,16,55,29
	.word	183
	.byte	28
	.byte	'Os_AddrType',0,16,60,20
	.word	200
	.byte	28
	.byte	'Os_TpTickType',0,17,40,19
	.word	200
	.byte	28
	.byte	'Os_SysTickType',0,17,41,19
	.word	200
	.byte	28
	.byte	'Os_Pl_SpinlockType',0,17,44,19
	.word	200
	.byte	24,17,47,9,1,25
	.byte	'ACCESSMODE_USER_0',0,0,25
	.byte	'ACCESSMODE_USER_1',0,1,25
	.byte	'ACCESSMODE_PRIVILEGED',0,2,0,28
	.byte	'Os_Pl_AccessModeType',0,17,52,3
	.word	156160
	.byte	28
	.byte	'ApplicationType',0,18,49,18
	.word	183
	.byte	24,18,53,9,1,25
	.byte	'APPLICATION_ACCESSIBLE',0,0,25
	.byte	'APPLICATION_RESTARTING',0,1,25
	.byte	'APPLICATION_TERMINATED',0,2,0,28
	.byte	'ApplicationStateType',0,18,58,3
	.word	156283
	.byte	28
	.byte	'ISRType',0,18,108,18
	.word	183
	.byte	24,18,136,1,9,1,25
	.byte	'SCHEDULETABLE_STOPPED',0,0,25
	.byte	'SCHEDULETABLE_NEXT',0,1,25
	.byte	'SCHEDULETABLE_WAITING',0,2,25
	.byte	'SCHEDULETABLE_RUNNING',0,3,25
	.byte	'SCHEDULETABLE_RUNNING_AND_SYNCHRONOUS',0,4,0,28
	.byte	'ScheduleTableStatusType',0,18,143,1,3
	.word	156409
	.byte	28
	.byte	'CounterType',0,18,152,1,19
	.word	183
	.byte	28
	.byte	'CoreIdType',0,18,179,1,18
	.word	183
	.byte	28
	.byte	'TaskType',0,19,55,18
	.word	183
	.byte	24,19,72,9,1,25
	.byte	'OS_TASK_SUSPENDED',0,0,25
	.byte	'OS_TASK_NEW',0,1,25
	.byte	'OS_TASK_READY',0,2,25
	.byte	'OS_TASK_RUNNING',0,3,25
	.byte	'OS_TASK_WAITING',0,4,25
	.byte	'OS_TASK_WAITING_TO_READY',0,5,0,28
	.byte	'TaskStateType',0,19,80,3
	.word	156640
	.byte	28
	.byte	'TickType',0,19,87,19
	.word	200
	.byte	6,19,89,9,12,7
	.byte	'maxallowedvalue',0
	.word	200
	.byte	4,2,35,0,7
	.byte	'ticksperbase',0
	.word	200
	.byte	4,2,35,4,7
	.byte	'mincycle',0
	.word	200
	.byte	4,2,35,8,0,28
	.byte	'AlarmBaseType',0,19,94,3
	.word	156798
	.byte	28
	.byte	'AlarmType',0,19,97,18
	.word	183
	.byte	28
	.byte	'EventMaskType',0,19,112,19
	.word	200
	.byte	28
	.byte	'OSServiceIdType',0,19,120,19
	.word	318
	.byte	28
	.byte	'ResourceType',0,19,126,18
	.word	183
	.byte	20
	.byte	'_Os_SRC_SRCR_Bits',0,20,151,1,16,4,21
	.byte	'SRPN',0,1
	.word	183
	.byte	8,0,2,35,0,21
	.byte	'reserved_8',0,1
	.word	183
	.byte	2,6,2,35,1,21
	.byte	'SRE',0,1
	.word	183
	.byte	1,5,2,35,1,21
	.byte	'TOS',0,1
	.word	183
	.byte	3,2,2,35,1,21
	.byte	'reserved_14',0,1
	.word	183
	.byte	2,0,2,35,1,21
	.byte	'ECC',0,1
	.word	183
	.byte	5,3,2,35,2,21
	.byte	'reserved_21',0,1
	.word	183
	.byte	3,0,2,35,2,21
	.byte	'SRR',0,1
	.word	183
	.byte	1,7,2,35,3,21
	.byte	'CLRR',0,1
	.word	183
	.byte	1,6,2,35,3,21
	.byte	'SETR',0,1
	.word	183
	.byte	1,5,2,35,3,21
	.byte	'IOV',0,1
	.word	183
	.byte	1,4,2,35,3,21
	.byte	'IOVCLR',0,1
	.word	183
	.byte	1,3,2,35,3,21
	.byte	'SWS',0,1
	.word	183
	.byte	1,2,2,35,3,21
	.byte	'SWSCLR',0,1
	.word	183
	.byte	1,1,2,35,3,21
	.byte	'reserved_31',0,1
	.word	183
	.byte	1,0,2,35,3,0,28
	.byte	'Os_SRC_SRCR_Bits',0,20,172,1,3
	.word	156976
	.byte	28
	.byte	'Os_PrioType',0,21,178,1,19
	.word	318
	.byte	24,21,241,1,9,1,25
	.byte	'OS_ISR_SUSPENDED',0,0,25
	.byte	'OS_ISR_READY',0,1,25
	.byte	'OS_ISR_RUNNING',0,2,0,28
	.byte	'ISRStateType',0,21,246,1,3
	.word	157313
	.byte	6,21,166,2,9,4,7
	.byte	'Os_Q_front',0
	.word	318
	.byte	2,2,35,0,7
	.byte	'Os_Q_rear',0
	.word	318
	.byte	2,2,35,2,0,28
	.byte	'Os_TaskQueueCtlType',0,21,170,2,3
	.word	157393
	.byte	28
	.byte	'Os_ApplicationMaskType',0,21,208,2,19
	.word	200
	.byte	24,21,245,2,9,1,25
	.byte	'OS_TP_NONE',0,0,25
	.byte	'OS_TP_EXECBUDGET',0,1,25
	.byte	'OS_TP_RESOURCELOCK',0,2,25
	.byte	'OS_TP_ISRLOCK',0,3,25
	.byte	'OS_TP_FRAMECHECK',0,4,0,28
	.byte	'Os_TpMonitorType',0,21,252,2,3
	.word	157500
	.byte	29,1,1,9
	.word	157621
	.byte	28
	.byte	'Os_TaskFuncType',0,21,136,3,16
	.word	157624
	.byte	9
	.word	157393
	.byte	8
	.word	157654
	.byte	9
	.word	183
	.byte	8
	.word	157664
	.byte	6,21,200,3,9,12,7
	.byte	'Q_Ctl_Ptr',0
	.word	157659
	.byte	4,2,35,0,7
	.byte	'Q_Size',0
	.word	318
	.byte	2,2,35,4,7
	.byte	'Q_Buf',0
	.word	157669
	.byte	4,2,35,8,0,28
	.byte	'Os_TaskQueCfgType',0,21,210,3,3
	.word	157674
	.byte	9
	.word	200
	.byte	8
	.word	157758
	.byte	8
	.word	157758
	.byte	6,21,216,3,9,12,7
	.byte	'p_table_line',0
	.word	157763
	.byte	4,2,35,0,7
	.byte	'p_table',0
	.word	157768
	.byte	4,2,35,4,7
	.byte	'p_table_size',0
	.word	183
	.byte	1,2,35,8,0,28
	.byte	'Os_TaskPriReadyTblCfgType',0,21,221,3,3
	.word	157773
	.byte	9
	.word	2098
	.byte	30,1,1,31
	.word	157876
	.byte	0,9
	.word	157881
	.byte	28
	.byte	'Os_TrustedFunctionPtrType',0,21,210,4,16
	.word	157890
	.byte	6,21,221,4,9,4,7
	.byte	'ObjId',0
	.word	200
	.byte	4,2,35,0,0,28
	.byte	'Os_CounterTreeQueEleType',0,21,228,4,3
	.word	157930
	.byte	24,21,252,4,9,1,25
	.byte	'OS_ALARM_TASK',0,0,25
	.byte	'OS_ALARM_EVENT',0,1,25
	.byte	'OS_ALARM_CALLBACK',0,2,25
	.byte	'OS_ALARM_INCREMENTCOUNTER',0,3,0,28
	.byte	'Os_AlarmActionType',0,21,130,5,3
	.word	157986
	.byte	24,21,239,5,9,1,25
	.byte	'OS_RES_TASK_ONLY',0,0,25
	.byte	'OS_RES_ISR_ONLY',0,1,25
	.byte	'OS_RES_SHARE',0,2,0,28
	.byte	'Os_ResAccessype',0,21,244,5,3
	.word	158102
	.byte	24,21,139,6,9,1,25
	.byte	'OS_LOCK_NOTHING',0,0,25
	.byte	'OS_LOCK_ALL_INTERRUPTS',0,1,25
	.byte	'OS_LOCK_CAT2_INTERRUPTS',0,2,25
	.byte	'OS_LOCK_WITH_RES_SCHEDULER',0,3,0,28
	.byte	'Os_SpinlockMethodType',0,21,145,6,3
	.word	158186
	.byte	28
	.byte	'NvM_RequestResultType',0,22,153,1,16
	.word	183
	.byte	28
	.byte	'NvM_BlockIdType',0,22,155,1,16
	.word	318
	.byte	24,22,158,1,9,1,25
	.byte	'NVM_BLOCK_NATIVE',0,0,25
	.byte	'NVM_BLOCK_REDUNDANT',0,1,25
	.byte	'NVM_BLOCK_DATASET',0,2,0,28
	.byte	'NvM_BlockManagementType',0,22,163,1,3
	.word	158378
	.byte	6,22,204,2,9,1,21
	.byte	'NvValid',0,1
	.word	183
	.byte	1,7,2,35,0,21
	.byte	'NvChanged',0,1
	.word	183
	.byte	1,6,2,35,0,21
	.byte	'res1',0,1
	.word	183
	.byte	1,5,2,35,0,21
	.byte	'res2',0,1
	.word	183
	.byte	1,4,2,35,0,21
	.byte	'lossRedundant',0,1
	.word	183
	.byte	1,3,2,35,0,21
	.byte	'unused',0,1
	.word	183
	.byte	3,0,2,35,0,0,28
	.byte	'NvM_AttriStruct_Type',0,22,226,2,3
	.word	158479
	.byte	22,22,229,2,9,1,7
	.byte	'AttriByte',0
	.word	183
	.byte	1,2,35,0,7
	.byte	'A',0
	.word	158479
	.byte	1,2,35,0,0,28
	.byte	'NvM_Attri_Type',0,22,233,2,3
	.word	158631
	.byte	28
	.byte	'Dem_DTCSeverityType',0,23,80,15
	.word	183
	.byte	28
	.byte	'Dem_EventMemoryEntryStorageTriggerType',0,23,158,3,15
	.word	183
	.byte	28
	.byte	'Dem_OperationCycleType',0,23,207,3,15
	.word	183
	.byte	6,23,246,3,9,8,7
	.byte	'Number',0
	.word	183
	.byte	1,2,35,0,7
	.byte	'DemEnableConditionRef',0
	.word	605
	.byte	4,2,35,4,0,28
	.byte	'Dem_EnableConditionGroupType',0,23,251,3,3
	.word	158800
	.byte	28
	.byte	'Dem_UdsDTCType',0,23,200,4,16
	.word	297
	.byte	24,23,160,6,9,1,25
	.byte	'DEM_EVENT_SIGNIFICANCE_OCCURRENCE',0,0,25
	.byte	'DEM_EVENT_SIGNIFICANCE_FAULT',0,1,0,28
	.byte	'Dem_DTCSignificanceType',0,23,164,6,3
	.word	158916
	.byte	24,23,167,6,9,1,25
	.byte	'DEM_AGINGCTR_DOWNCNT',0,0,25
	.byte	'DEM_AGINGCTR_UPCNT',0,1,25
	.byte	'DEM_CURRENT_FDC',0,2,25
	.byte	'DEM_CYCLES_SINCE_FIRST_FAILED',0,3,25
	.byte	'DEM_CYCLES_SINCE_LAST_FAILED',0,4,25
	.byte	'DEM_FAILED_CYCLES',0,5,25
	.byte	'DEM_MAX_FDC_DURING_CURRENT_CYCLE',0,6,25
	.byte	'DEM_MAX_FDC_SINCE_LAST_CLEAR',0,7,25
	.byte	'DEM_OCCCTR',0,8,25
	.byte	'DEM_OVFLIND',0,9,25
	.byte	'DEM_SIGNIFICANCE',0,10,25
	.byte	'DEM_OBD_PASSED_CYCLES_SINCE_LAST_FAILED',0,14,25
	.byte	'DEM_AGED_COUNTER',0,15,0,28
	.byte	'Dem_InternalDataElementType',0,23,187,6,3
	.word	159023
	.byte	9
	.word	183
	.byte	32
	.word	183
	.byte	1,1,31
	.word	159385
	.byte	0,9
	.word	159390
	.byte	28
	.byte	'Dem_DataElementReadFncType',0,23,190,6,9
	.word	159403
	.byte	6,23,196,6,9,2,7
	.byte	'DemDataElementDataSize',0
	.word	183
	.byte	1,2,35,0,7
	.byte	'DemInternalDataElement',0
	.word	159023
	.byte	1,2,35,1,0,28
	.byte	'Dem_InternalDataElementClassType',0,23,202,6,3
	.word	159444
	.byte	6,23,205,6,9,12,7
	.byte	'DemDataElementDataSize',0
	.word	183
	.byte	1,2,35,0,7
	.byte	'DemDataElementReadFnc',0
	.word	159408
	.byte	4,2,35,4,7
	.byte	'DemDataElementUsePort',0
	.word	183
	.byte	1,2,35,8,0,28
	.byte	'Dem_ExternalCSDataElementClassType',0,23,213,6,3
	.word	159557
	.byte	9
	.word	159390
	.byte	8
	.word	159444
	.byte	9
	.word	159707
	.byte	8
	.word	159557
	.byte	9
	.word	159717
	.byte	6,23,217,6,9,8,7
	.byte	'DemInternalDataElementClass',0
	.word	159712
	.byte	4,2,35,0,7
	.byte	'DemExternalCSDataElementClass',0
	.word	159722
	.byte	4,2,35,4,0,28
	.byte	'Dem_DataElementClassType',0,23,223,6,3
	.word	159727
	.byte	6,23,250,6,9,8,7
	.byte	'Number',0
	.word	183
	.byte	1,2,35,0,7
	.byte	'DemJ1939NmNodeRef',0
	.word	605
	.byte	4,2,35,4,0,28
	.byte	'Dem_J1939NodeType',0,23,255,6,3
	.word	159844
	.byte	28
	.byte	'Dem_PriorityType',0,23,130,7,16
	.word	318
	.byte	24,23,183,7,9,1,25
	.byte	'DEM_EVENT_KIND_BSW',0,0,25
	.byte	'DEM_EVENT_KIND_SWC',0,1,0,28
	.byte	'Dem_EventKindType',0,23,187,7,3
	.word	159947
	.byte	24,23,189,7,9,1,25
	.byte	'DEM_REPORT_AFTER_INIT',0,1,25
	.byte	'DEM_REPORT_BEFORE_INIT',0,2,0,28
	.byte	'Dem_ReportBehaviorType',0,23,193,7,3
	.word	160023
	.byte	24,23,195,7,9,1,25
	.byte	'DEM_DEBOUNCE_FREEZE',0,0,25
	.byte	'DEM_DEBOUNCE_RESET',0,1,0,28
	.byte	'Dem_DebounceBehaviorType',0,23,199,7,3
	.word	160111
	.byte	6,23,204,7,9,20,7
	.byte	'DemDebounceBehavior',0
	.word	160111
	.byte	1,2,35,0,7
	.byte	'DemDebounceCounterDecrementStepSize',0
	.word	318
	.byte	2,2,35,2,7
	.byte	'DemDebounceCounterIncrementStepSize',0
	.word	318
	.byte	2,2,35,4,7
	.byte	'DemDebounceCounterPassedThreshold',0
	.word	58350
	.byte	2,2,35,6,7
	.byte	'DemDebounceCounterFailedThreshold',0
	.word	58350
	.byte	2,2,35,8,7
	.byte	'DemDebounceCounterJumpDown',0
	.word	183
	.byte	1,2,35,10,7
	.byte	'DemDebounceCounterJumpUp',0
	.word	183
	.byte	1,2,35,11,7
	.byte	'DemDebounceCounterJumpDownValue',0
	.word	58350
	.byte	2,2,35,12,7
	.byte	'DemDebounceCounterJumpUpValue',0
	.word	58350
	.byte	2,2,35,14,7
	.byte	'DemDebounceCounterStorage',0
	.word	183
	.byte	1,2,35,16,0,28
	.byte	'Dem_DebounceCounterBasedClassType',0,23,226,7,3
	.word	160195
	.byte	6,23,232,7,9,12,7
	.byte	'DemDebounceBehavior',0
	.word	160111
	.byte	1,2,35,0,7
	.byte	'DemDebounceTimePassedThreshold',0
	.word	297
	.byte	4,2,35,2,7
	.byte	'DemDebounceTimeFailedThreshold',0
	.word	297
	.byte	4,2,35,6,0,28
	.byte	'Dem_DebounceTimeBaseClassType',0,23,240,7,3
	.word	160635
	.byte	9
	.word	58328
	.byte	32
	.word	183
	.byte	1,1,31
	.word	160790
	.byte	0,9
	.word	160795
	.byte	28
	.byte	'Dem_CallbackGetFDCFncType',0,23,243,7,9
	.word	160808
	.byte	8
	.word	160195
	.byte	9
	.word	160848
	.byte	8
	.word	160635
	.byte	9
	.word	160858
	.byte	8
	.word	160813
	.byte	6,23,250,7,9,12,7
	.byte	'DemDebounceCounterBasedClassRef',0
	.word	160853
	.byte	4,2,35,0,7
	.byte	'DemDebounceTimeBaseRef',0
	.word	160863
	.byte	4,2,35,4,7
	.byte	'DemCallbackGetFDCFnc',0
	.word	160868
	.byte	4,2,35,8,0,28
	.byte	'Dem_DebounceAlgorithmClassType',0,23,135,8,3
	.word	160873
	.byte	9
	.word	160795
	.byte	28
	.byte	'Dem_CallbackClearEventAllowedFncType',0,23,138,8,9
	.word	159403
	.byte	24,23,143,8,9,1,25
	.byte	'DEM_NO_STATUS_BYTE_CHANGE',0,0,25
	.byte	'DEM_ONLY_THIS_CYCLE_AND_READINESS',0,1,0,28
	.byte	'Dem_ClearEventAllowedBehaviorType',0,23,147,8,3
	.word	161074
	.byte	6,23,149,8,9,8,7
	.byte	'DemCallbackClearEventAllowedFnc',0
	.word	161028
	.byte	4,2,35,0,7
	.byte	'DemClearEventAllowedBehavior',0
	.word	161074
	.byte	1,2,35,4,0,28
	.byte	'Dem_CallbackClearEventAllowedType',0,23,155,8,3
	.word	161188
	.byte	9
	.word	159390
	.byte	33
	.word	183
	.byte	1,1,9
	.word	161322
	.byte	28
	.byte	'Dem_CallbackEventDataChangedFncType',0,23,158,8,9
	.word	161329
	.byte	32
	.word	183
	.byte	1,1,31
	.word	183
	.byte	31
	.word	183
	.byte	0,9
	.word	161379
	.byte	28
	.byte	'Dem_CallbackEventStatusChangedFncType',0,23,164,8,9
	.word	161397
	.byte	32
	.word	183
	.byte	1,1,31
	.word	183
	.byte	0,9
	.word	161449
	.byte	28
	.byte	'Dem_DemCallbackInitMForEFncType',0,23,171,8,9
	.word	161462
	.byte	24,23,154,9,9,1,25
	.byte	'DEM_UPDATE_RECORD_NO',0,0,25
	.byte	'DEM_UPDATE_RECORD_YES',0,1,0,28
	.byte	'Dem_RecordUpdateType',0,23,158,9,3
	.word	161508
	.byte	6,23,216,9,9,8,7
	.byte	'FirstFailedEvent',0
	.word	318
	.byte	2,2,35,0,7
	.byte	'FirstConfirmedEvent',0
	.word	318
	.byte	2,2,35,2,7
	.byte	'MostRecentFailedEvent',0
	.word	318
	.byte	2,2,35,4,7
	.byte	'MostRecentConfirmedEvent',0
	.word	318
	.byte	2,2,35,6,0,28
	.byte	'Dem_EventHeadType',0,23,226,9,3
	.word	161592
	.byte	6,23,228,9,9,16,7
	.byte	'EventFaultConfCnt',0
	.word	183
	.byte	1,2,35,0,7
	.byte	'EventOccurrence',0
	.word	183
	.byte	1,2,35,1,7
	.byte	'EventDebounceCnt',0
	.word	58350
	.byte	2,2,35,2,7
	.byte	'EventDebounceTimer',0
	.word	297
	.byte	4,2,35,4,7
	.byte	'TimerDirection',0
	.word	183
	.byte	1,2,35,8,7
	.byte	'EventMaxFdcDuringCurrentCycle',0
	.word	58328
	.byte	1,2,35,9,7
	.byte	'EventMaxFdcSinceLastClear',0
	.word	58328
	.byte	1,2,35,10,7
	.byte	'EventCyclesSinceLastFailed',0
	.word	183
	.byte	1,2,35,11,7
	.byte	'EventCyclesSinceFirstFailed',0
	.word	183
	.byte	1,2,35,12,7
	.byte	'EventFailedCyclesSinceLastCleared',0
	.word	183
	.byte	1,2,35,13,0,28
	.byte	'Dem_EventEntryType',0,23,148,10,3
	.word	161746
	.byte	6,23,150,10,9,6,7
	.byte	'DtcStatus',0
	.word	183
	.byte	1,2,35,0,7
	.byte	'DtcLastStatus',0
	.word	183
	.byte	1,2,35,1,7
	.byte	'DtcAgingCounter',0
	.word	183
	.byte	1,2,35,2,7
	.byte	'DtcAgedCounter',0
	.word	183
	.byte	1,2,35,3,7
	.byte	'DataEntryRef',0
	.word	318
	.byte	2,2,35,4,0,28
	.byte	'Dem_DTCEntryType',0,23,164,10,3
	.word	162101
	.byte	10,46
	.word	183
	.byte	11,45,0,10,8
	.word	183
	.byte	11,7,0,6,23,166,10,9,56,7
	.byte	'Used',0
	.word	183
	.byte	1,2,35,0,7
	.byte	'FreezeFrameData',0
	.word	162247
	.byte	46,2,35,1,7
	.byte	'ExtendedData',0
	.word	162256
	.byte	8,2,35,47,0,28
	.byte	'Dem_DTCDataEntryType',0,23,182,10,3
	.word	162265
	.byte	28
	.byte	'Dcm_SecRefType',0,24,67,16
	.word	318
	.byte	28
	.byte	'Dcm_SesRefType',0,24,68,16
	.word	318
	.byte	24,24,142,1,9,1,25
	.byte	'DCM_USE_BLOCK_ID',0,0,25
	.byte	'DCM_USE_DATA_ASYNCH_CLIENT_SERVER',0,1,25
	.byte	'DCM_USE_DATA_ASYNCH_CLIENT_SERVER_ERROR',0,2,25
	.byte	'DCM_USE_DATA_ASYNCH_FNC',0,3,25
	.byte	'DCM_USE_DATA_ASYNCH_FNC_ERROR',0,4,25
	.byte	'DCM_USE_DATA_SENDER_RECEIVER',0,5,25
	.byte	'DCM_USE_DATA_SENDER_RECEIVER_AS_SERVICE',0,6,25
	.byte	'DCM_USE_DATA_SYNCH_CLIENT_SERVER',0,7,25
	.byte	'DCM_USE_DATA_SYNCH_FNC',0,8,25
	.byte	'DCM_USE_ECU_SIGNAL',0,9,0,28
	.byte	'Dcm_DspDataUsePortType',0,24,154,1,3
	.word	162409
	.byte	28
	.byte	'Dcm_MsgItemType',0,24,192,1,15
	.word	183
	.byte	9
	.word	183
	.byte	28
	.byte	'Dcm_MsgType',0,24,194,1,57
	.word	162782
	.byte	28
	.byte	'Dcm_MsgLenType',0,24,196,1,16
	.word	297
	.byte	28
	.byte	'Dcm_BitType',0,24,200,1,15
	.word	183
	.byte	6,24,201,1,9,1,21
	.byte	'reqType',0,1
	.word	183
	.byte	1,7,2,35,0,21
	.byte	'suppressPosResponse',0,1
	.word	183
	.byte	1,6,2,35,0,0,28
	.byte	'Dcm_MsgAddInfoType',0,24,209,1,3
	.word	162853
	.byte	24,24,212,1,9,1,25
	.byte	'DCM_PHYSICAL_TYPE',0,0,25
	.byte	'DCM_FUNCTIONAL_TYPE',0,1,0,28
	.byte	'Dcm_RequestAddrseeType',0,24,216,1,3
	.word	162938
	.byte	28
	.byte	'Dcm_IdContextType',0,24,224,1,15
	.word	183
	.byte	6,24,226,1,9,28,7
	.byte	'reqData',0
	.word	162787
	.byte	4,2,35,0,7
	.byte	'reqDataLen',0
	.word	297
	.byte	4,2,35,4,7
	.byte	'resData',0
	.word	162787
	.byte	4,2,35,8,7
	.byte	'resDataLen',0
	.word	297
	.byte	4,2,35,12,7
	.byte	'CopyDataIndex',0
	.word	297
	.byte	4,2,35,16,7
	.byte	'msgAddInfo',0
	.word	162853
	.byte	1,2,35,20,7
	.byte	'resMaxDataLen',0
	.word	297
	.byte	4,2,35,22,7
	.byte	'idContext',0
	.word	183
	.byte	1,2,35,26,7
	.byte	'RxPduId',0
	.word	183
	.byte	1,2,35,27,0,9
	.word	163046
	.byte	32
	.word	183
	.byte	1,1,31
	.word	183
	.byte	31
	.word	163229
	.byte	31
	.word	159385
	.byte	0,9
	.word	163234
	.byte	28
	.byte	'EcucFunctionServiceFncDef',0,24,248,1,9
	.word	163257
	.byte	9
	.word	183
	.byte	6,24,128,2,9,12,7
	.byte	'DcmDsdSubServiceId',0
	.word	183
	.byte	1,2,35,0,7
	.byte	'DcmDsdSubServiceUsed',0
	.word	183
	.byte	1,2,35,1,7
	.byte	'DcmDsdSubServiceSupportAddress',0
	.word	183
	.byte	1,2,35,2,7
	.byte	'DcmDsdSubServiceSecurityLevelRef',0
	.word	318
	.byte	2,2,35,4,7
	.byte	'DcmDsdSubServiceSessionLevelRef',0
	.word	318
	.byte	2,2,35,6,7
	.byte	'DcmDsdSubServiceFnc',0
	.word	163262
	.byte	4,2,35,8,0,28
	.byte	'Dcm_DsdSubServiceType',0,24,145,2,3
	.word	163302
	.byte	9
	.word	163234
	.byte	8
	.word	163302
	.byte	9
	.word	163555
	.byte	6,24,148,2,9,24,7
	.byte	'DcmDsdSidTabServiceId',0
	.word	183
	.byte	1,2,35,0,7
	.byte	'DcmDsdServiceUsed',0
	.word	183
	.byte	1,2,35,1,7
	.byte	'DcmDsdServiceSupportAddress',0
	.word	183
	.byte	1,2,35,2,7
	.byte	'DcmDsdServiceMinLength',0
	.word	318
	.byte	2,2,35,4,7
	.byte	'DcmDsdSidTabFnc',0
	.word	163262
	.byte	4,2,35,8,7
	.byte	'DcmDsdSidTabSubfuncAvail',0
	.word	183
	.byte	1,2,35,12,7
	.byte	'DcmDsdSidTabSecurityLevelRef',0
	.word	318
	.byte	2,2,35,14,7
	.byte	'DcmDsdSidTabSessionLevelRef',0
	.word	318
	.byte	2,2,35,16,7
	.byte	'NumOfSubService',0
	.word	183
	.byte	1,2,35,18,7
	.byte	'DcmDsdSubService',0
	.word	163560
	.byte	4,2,35,20,0,28
	.byte	'Dcm_DsdServiceType',0,24,173,2,3
	.word	163565
	.byte	8
	.word	163565
	.byte	9
	.word	163912
	.byte	6,24,176,2,9,8,7
	.byte	'DcmDsdSidTabId',0
	.word	183
	.byte	1,2,35,0,7
	.byte	'NumOfService',0
	.word	183
	.byte	1,2,35,1,7
	.byte	'DcmDsdService',0
	.word	163917
	.byte	4,2,35,4,0,28
	.byte	'Dcm_DsdServiceTableType',0,24,183,2,3
	.word	163922
	.byte	6,24,192,2,9,8,7
	.byte	'DcmDslBufferSize',0
	.word	297
	.byte	4,2,35,0,7
	.byte	'DataPtr',0
	.word	1669
	.byte	4,2,35,4,0,28
	.byte	'Dcm_DslBufferType',0,24,197,2,3
	.word	164031
	.byte	24,24,209,2,9,1,25
	.byte	'DCM_TYPE1',0,0,25
	.byte	'DCM_TYPE2',0,1,0,28
	.byte	'Dcm_DslProtocolTransType',0,24,213,2,3
	.word	164108
	.byte	6,24,217,2,9,6,7
	.byte	'DcmDslProtocolRxAddrType',0
	.word	162938
	.byte	1,2,35,0,7
	.byte	'DcmDslProtocolRxPduId',0
	.word	318
	.byte	2,2,35,2,7
	.byte	'DcmDslProtocolRxPduRef',0
	.word	183
	.byte	1,2,35,4,0,28
	.byte	'Dcm_DslProtocolRxType',0,24,225,2,3
	.word	164173
	.byte	6,24,228,2,9,4,7
	.byte	'DcmDslTxConfirmationPduId',0
	.word	318
	.byte	2,2,35,0,7
	.byte	'DcmDslProtocolTxPduRef',0
	.word	183
	.byte	1,2,35,2,0,28
	.byte	'Dcm_DslProtocolTxType',0,24,234,2,3
	.word	164308
	.byte	6,24,238,2,9,4,7
	.byte	'DcmDslPeriodicTxConfirmationPduId',0
	.word	318
	.byte	2,2,35,0,7
	.byte	'DcmDslPeriodicTxPduRef',0
	.word	183
	.byte	1,2,35,2,0,28
	.byte	'Dcm_DslPeriodicConnectionType',0,24,244,2,3
	.word	164413
	.byte	8
	.word	164413
	.byte	9
	.word	164534
	.byte	6,24,248,2,9,8,7
	.byte	'NumOfPeriodicConnection',0
	.word	318
	.byte	2,2,35,0,7
	.byte	'DcmDslPeriodicConnection',0
	.word	164539
	.byte	4,2,35,4,0,28
	.byte	'Dcm_DslPeriodicTransmissionType',0,24,252,2,3
	.word	164544
	.byte	8
	.word	164173
	.byte	9
	.word	164659
	.byte	8
	.word	164308
	.byte	9
	.word	164669
	.byte	6,24,255,2,9,16,7
	.byte	'DcmDslProtocolRxTesterSourceAddr',0
	.word	318
	.byte	2,2,35,0,7
	.byte	'DcmDslProtocolComMChannelRef',0
	.word	183
	.byte	1,2,35,2,7
	.byte	'NumOfRxPdu',0
	.word	318
	.byte	2,2,35,4,7
	.byte	'DcmDslProtocolRx',0
	.word	164664
	.byte	4,2,35,8,7
	.byte	'DcmDslProtocolTx',0
	.word	164674
	.byte	4,2,35,12,0,28
	.byte	'Dcm_DslMainConnectionType',0,24,140,3,3
	.word	164679
	.byte	8
	.word	164679
	.byte	9
	.word	164873
	.byte	8
	.word	164544
	.byte	9
	.word	164883
	.byte	6,24,143,3,9,8,7
	.byte	'DcmDslMainConnection',0
	.word	164878
	.byte	4,2,35,0,7
	.byte	'DcmDslPeriodicTransmission',0
	.word	164888
	.byte	4,2,35,4,0,28
	.byte	'Dcm_DslConnectionType',0,24,148,3,3
	.word	164893
	.byte	24,24,187,3,9,1,25
	.byte	'DCM_OPAQUE',0,0,25
	.byte	'DCM_BIG_ENDIAN',0,1,25
	.byte	'DCM_LITTLE_ENDIAN',0,2,0,28
	.byte	'Dcm_DataEndiannessType',0,24,192,3,3
	.word	164997
	.byte	24,24,194,3,9,1,25
	.byte	'DCM_BOOLEAN',0,0,25
	.byte	'DCM_SINT16',0,1,25
	.byte	'DCM_SINT16_N',0,2,25
	.byte	'DCM_SINT32',0,3,25
	.byte	'DCM_SINT32_N',0,4,25
	.byte	'DCM_SINT8',0,5,25
	.byte	'DCM_SINT8_N',0,6,25
	.byte	'DCM_UINT16',0,7,25
	.byte	'DCM_UINT16_N',0,8,25
	.byte	'DCM_UINT32',0,9,25
	.byte	'DCM_UINT32_N',0,10,25
	.byte	'DCM_UINT8',0,11,25
	.byte	'DCM_UINT8_DYN',0,12,25
	.byte	'DCM_UINT8_N',0,13,25
	.byte	'DCM_VARIABLE_LENGTH',0,14,0,28
	.byte	'Dcm_DataType',0,24,211,3,3
	.word	165086
	.byte	24,24,251,3,9,1,25
	.byte	'DCM_NO_BOOT',0,0,25
	.byte	'DCM_OEM_BOOT',0,1,25
	.byte	'DCM_OEM_BOOT_RESPAPP',0,2,25
	.byte	'DCM_SYS_BOOT',0,3,25
	.byte	'DCM_SYS_BOOT_RESPAPP',0,4,0,28
	.byte	'Dcm_DspSessionForBootType',0,24,130,4,3
	.word	165331
	.byte	6,24,133,4,9,8,7
	.byte	'DcmDspSessionBoot',0
	.word	165331
	.byte	1,2,35,0,7
	.byte	'DcmDspSessionLevel',0
	.word	183
	.byte	1,2,35,1,7
	.byte	'DcmDspSessionMask',0
	.word	318
	.byte	2,2,35,2,7
	.byte	'DcmDspSessionP2ServerMax',0
	.word	318
	.byte	2,2,35,4,7
	.byte	'DcmDspSessionP2StarServerMax',0
	.word	318
	.byte	2,2,35,6,0,28
	.byte	'Dcm_DspSessionRowType',0,24,144,4,3
	.word	165463
	.byte	24,24,165,5,9,1,25
	.byte	'DCM_USE_ASYNCH_CLIENT_SERVER',0,0,25
	.byte	'DCM_USE_ASYNCH_FNC',0,1,0,28
	.byte	'Dcm_DspSecurityUsePortType',0,24,169,5,3
	.word	165655
	.byte	8
	.word	183
	.byte	9
	.word	165750
	.byte	32
	.word	183
	.byte	1,1,31
	.word	165755
	.byte	31
	.word	183
	.byte	31
	.word	159385
	.byte	31
	.word	159385
	.byte	0,9
	.word	165760
	.byte	28
	.byte	'EcucFncGetSeedDefA',0,24,174,5,9
	.word	165788
	.byte	32
	.word	183
	.byte	1,1,31
	.word	183
	.byte	31
	.word	159385
	.byte	31
	.word	159385
	.byte	0,9
	.word	165821
	.byte	28
	.byte	'EcucFncGetSeedDefB',0,24,182,5,9
	.word	165844
	.byte	32
	.word	183
	.byte	1,1,31
	.word	159385
	.byte	31
	.word	183
	.byte	31
	.word	159385
	.byte	0,9
	.word	165877
	.byte	28
	.byte	'EcucFncCompareKeyDef',0,24,189,5,9
	.word	165900
	.byte	32
	.word	183
	.byte	1,1,31
	.word	183
	.byte	31
	.word	159385
	.byte	0,9
	.word	165935
	.byte	28
	.byte	'EcucFncGetAttemptCounterDef',0,24,197,5,9
	.word	165953
	.byte	28
	.byte	'EcucFncSetAttemptCounterDef',0,24,203,5,9
	.word	161397
	.byte	6,24,209,5,9,44,7
	.byte	'DcmDspSecurityADRSize',0
	.word	297
	.byte	4,2,35,0,7
	.byte	'DcmDspSecurityAttemptCounterEnabled',0
	.word	183
	.byte	1,2,35,4,7
	.byte	'DcmDspSecurityCompareKeyFnc',0
	.word	165905
	.byte	4,2,35,8,7
	.byte	'DcmDspSecurityDelayTime',0
	.word	297
	.byte	4,2,35,12,7
	.byte	'DcmDspSecurityDelayTimeOnBoot',0
	.word	297
	.byte	4,2,35,16,7
	.byte	'DcmDspSecurityGetAttemptCounterFnc',0
	.word	165958
	.byte	4,2,35,20,7
	.byte	'DcmDspSecurityGetSeedFncIndex',0
	.word	183
	.byte	1,2,35,24,7
	.byte	'DcmDspSecurityKeySize',0
	.word	297
	.byte	4,2,35,26,7
	.byte	'DcmDspSecurityLevel',0
	.word	183
	.byte	1,2,35,30,7
	.byte	'DcmDspSecurityNumAttDelay',0
	.word	183
	.byte	1,2,35,31,7
	.byte	'DcmDspSecuritySeedSize',0
	.word	297
	.byte	4,2,35,32,7
	.byte	'DcmDspSecuritySetAttemptCounterFnc',0
	.word	165995
	.byte	4,2,35,36,7
	.byte	'DcmDspSecurityUsePort',0
	.word	165655
	.byte	1,2,35,40,7
	.byte	'DcmDspSecurityMask',0
	.word	318
	.byte	2,2,35,42,0,28
	.byte	'Dcm_DspSecurityRowType',0,24,239,5,3
	.word	166032
	.byte	9
	.word	165877
	.byte	9
	.word	165935
	.byte	9
	.word	161379
	.byte	28
	.byte	'EcucSwitchFncCommunicationControl',0,24,152,6,9
	.word	161462
	.byte	6,24,157,6,9,8,7
	.byte	'DcmDspComControlAllChannelUsed',0
	.word	183
	.byte	1,2,35,0,7
	.byte	'DcmDspAllComMChannelRef',0
	.word	183
	.byte	1,2,35,1,7
	.byte	'SwitchCommunicationControlAllChannelFnc',0
	.word	166584
	.byte	4,2,35,4,0,28
	.byte	'Dcm_DspComControlAllChannelType',0,24,164,6,3
	.word	166627
	.byte	9
	.word	161449
	.byte	6,24,174,6,9,8,7
	.byte	'DcmDspComControlSpecificChannelUsed',0
	.word	183
	.byte	1,2,35,0,7
	.byte	'DcmDspSubnetNumber',0
	.word	183
	.byte	1,2,35,1,7
	.byte	'DcmDspComMChannelRef',0
	.word	183
	.byte	1,2,35,2,7
	.byte	'SwitchCommunicationControlSpecificChannelFnc',0
	.word	166584
	.byte	4,2,35,4,0,28
	.byte	'Dcm_DspComControlSpecificChannelType',0,24,183,6,3
	.word	166802
	.byte	6,24,186,6,9,8,7
	.byte	'DcmDspComControlSubNodeId',0
	.word	318
	.byte	2,2,35,0,7
	.byte	'DcmDspComControlSubNodeUsed',0
	.word	183
	.byte	1,2,35,2,7
	.byte	'DcmDspComControlSubNodeComMChannelRef',0
	.word	183
	.byte	1,2,35,3,7
	.byte	'SwitchCommunicationControlSubNodeFnc',0
	.word	166584
	.byte	4,2,35,4,0,28
	.byte	'Dcm_DspComControlSubNodeType',0,24,195,6,3
	.word	167012
	.byte	28
	.byte	'EcucFncRoutineRequestResultDefA',0,24,167,7,9
	.word	165844
	.byte	9
	.word	318
	.byte	32
	.word	183
	.byte	1,1,31
	.word	183
	.byte	31
	.word	159385
	.byte	31
	.word	167263
	.byte	31
	.word	159385
	.byte	0,9
	.word	167268
	.byte	28
	.byte	'EcucFncRoutineRequestResultDefB',0,24,174,7,9
	.word	167296
	.byte	32
	.word	183
	.byte	1,1,31
	.word	159385
	.byte	31
	.word	183
	.byte	31
	.word	159385
	.byte	31
	.word	159385
	.byte	0,9
	.word	167342
	.byte	28
	.byte	'EcucFncRoutineStartStopDefA',0,24,184,7,9
	.word	167370
	.byte	32
	.word	183
	.byte	1,1,31
	.word	159385
	.byte	31
	.word	183
	.byte	31
	.word	159385
	.byte	31
	.word	167263
	.byte	31
	.word	159385
	.byte	0,9
	.word	167412
	.byte	28
	.byte	'EcucFncRoutineStartStopDefB',0,24,193,7,9
	.word	167445
	.byte	32
	.word	183
	.byte	1,1,31
	.word	159385
	.byte	31
	.word	183
	.byte	31
	.word	159385
	.byte	31
	.word	318
	.byte	31
	.word	159385
	.byte	0,9
	.word	167487
	.byte	28
	.byte	'EcucFncRoutineStartStopDefC',0,24,203,7,9
	.word	167520
	.byte	28
	.byte	'EcucFncRoutineStartStopDefD',0,24,213,7,9
	.word	167445
	.byte	6,24,222,7,9,12,7
	.byte	'DcmDspRoutineSignalEndianness',0
	.word	164997
	.byte	1,2,35,0,7
	.byte	'DcmDspRoutineSignalLength',0
	.word	297
	.byte	4,2,35,2,7
	.byte	'DcmDspRoutineSignalPos',0
	.word	297
	.byte	4,2,35,6,7
	.byte	'DcmDspRoutineSignalType',0
	.word	165086
	.byte	1,2,35,10,0,28
	.byte	'Dcm_DspRoutineSignalType',0,24,240,7,3
	.word	167599
	.byte	6,24,243,7,9,6,7
	.byte	'DcmDspCommonAuthorizationSupportAddress',0
	.word	183
	.byte	1,2,35,0,7
	.byte	'DcmDspCommonAuthorizationSecurityLevelRef',0
	.word	318
	.byte	2,2,35,2,7
	.byte	'DcmDspCommonAuthorizationSessionRef',0
	.word	318
	.byte	2,2,35,4,0,28
	.byte	'Dcm_DspCommonAuthorizationType',0,24,254,7,3
	.word	167779
	.byte	8
	.word	167779
	.byte	9
	.word	167971
	.byte	6,24,129,8,9,20,7
	.byte	'DcmDspRequestRoutineResultsFncIndex',0
	.word	318
	.byte	2,2,35,0,7
	.byte	'DcmDspRequestRoutineResultsCommonAuthorizationRef',0
	.word	167976
	.byte	4,2,35,4,7
	.byte	'DcmDspRequestRoutineResultsOut',0
	.word	167599
	.byte	12,2,35,8,0,28
	.byte	'Dcm_DspRequestRoutineResultsType',0,24,141,8,3
	.word	167981
	.byte	6,24,144,8,9,32,7
	.byte	'DcmDspStopRoutineFncIndex',0
	.word	318
	.byte	2,2,35,0,7
	.byte	'DcmDspStopRoutineCommonAuthorizationRef',0
	.word	167976
	.byte	4,2,35,4,7
	.byte	'DcmDspStopRoutineIn',0
	.word	167599
	.byte	12,2,35,8,7
	.byte	'DcmDspStopRoutineOut',0
	.word	167599
	.byte	12,2,35,20,0,28
	.byte	'Dcm_DspStopRoutineType',0,24,157,8,3
	.word	168174
	.byte	6,24,160,8,9,32,7
	.byte	'DcmDspStartRoutineFncIndex',0
	.word	318
	.byte	2,2,35,0,7
	.byte	'DcmDspStartRoutineCommonAuthorizationRef',0
	.word	167976
	.byte	4,2,35,4,7
	.byte	'DcmDspStartRoutineIn',0
	.word	167599
	.byte	12,2,35,8,7
	.byte	'DcmDspStartRoutineOut',0
	.word	167599
	.byte	12,2,35,20,0,28
	.byte	'Dcm_DspStartRoutineType',0,24,173,8,3
	.word	168356
	.byte	8
	.word	168356
	.byte	9
	.word	168543
	.byte	8
	.word	168174
	.byte	9
	.word	168553
	.byte	8
	.word	167981
	.byte	9
	.word	168563
	.byte	6,24,175,8,9,16,7
	.byte	'DcmDspRoutineIdentifier',0
	.word	318
	.byte	2,2,35,0,7
	.byte	'DcmDspRoutineUsePort',0
	.word	183
	.byte	1,2,35,2,7
	.byte	'DcmDspRoutineUsed',0
	.word	183
	.byte	1,2,35,3,7
	.byte	'DcmDspStartRoutine',0
	.word	168548
	.byte	4,2,35,4,7
	.byte	'DcmDspStopRoutine',0
	.word	168558
	.byte	4,2,35,8,7
	.byte	'DcmDspRequestRoutineResults',0
	.word	168568
	.byte	4,2,35,12,0,28
	.byte	'Dcm_DspRoutineIdInfoType',0,24,188,8,3
	.word	168573
	.byte	24,24,238,8,9,1,25
	.byte	'DCM_CONTROLMASK_EXTERNAL',0,0,25
	.byte	'DCM_CONTROLMASK_INTERNAL',0,1,25
	.byte	'DCM_CONTROLMASK_NO',0,2,0,28
	.byte	'Dcm_DspDidControlMaskType',0,24,243,8,3
	.word	168796
	.byte	6,24,246,8,9,1,7
	.byte	'DcmDspDidControlMaskBitPosition',0
	.word	183
	.byte	1,2,35,0,0,28
	.byte	'Dcm_DspDidControlEnableMaskType',0,24,250,8,3
	.word	168913
	.byte	6,24,153,9,9,6,7
	.byte	'DcmDspDidReadSupportAddress',0
	.word	183
	.byte	1,2,35,0,7
	.byte	'DcmDspDidReadSecurityLevelRef',0
	.word	318
	.byte	2,2,35,2,7
	.byte	'DcmDspDidReadSessionRef',0
	.word	318
	.byte	2,2,35,4,0,28
	.byte	'Dcm_DspDidReadType',0,24,164,9,3
	.word	169002
	.byte	6,24,167,9,9,6,7
	.byte	'DcmDspDidWriteSupportAddress',0
	.word	183
	.byte	1,2,35,0,7
	.byte	'DcmDspDidWriteSecurityLevelRef',0
	.word	318
	.byte	2,2,35,2,7
	.byte	'DcmDspDidWriteSessionRef',0
	.word	318
	.byte	2,2,35,4,0,28
	.byte	'Dcm_DspDidWriteType',0,24,178,9,3
	.word	169146
	.byte	8
	.word	169002
	.byte	9
	.word	169294
	.byte	8
	.word	169146
	.byte	9
	.word	169304
	.byte	6,24,184,9,9,8,7
	.byte	'DcmDspDidRead',0
	.word	169299
	.byte	4,2,35,0,7
	.byte	'DcmDspDidWrite',0
	.word	169309
	.byte	4,2,35,4,0,28
	.byte	'Dcm_DspDidInfoType',0,24,203,9,3
	.word	169314
	.byte	28
	.byte	'EcucFncDataServicesConditionCheckReadDefA',0,24,216,9,9
	.word	165953
	.byte	28
	.byte	'EcucFncDataServicesConditionCheckReadDefB',0,24,222,9,9
	.word	159403
	.byte	28
	.byte	'EcucFncDataServicesReadDataDefA',0,24,240,9,9
	.word	165953
	.byte	28
	.byte	'EcucFncDataServicesReadDataDefB',0,24,246,9,9
	.word	165844
	.byte	28
	.byte	'EcucFncDataServicesReadDataDefC',0,24,253,9,9
	.word	159403
	.byte	32
	.word	183
	.byte	1,1,31
	.word	183
	.byte	31
	.word	167263
	.byte	0,9
	.word	169621
	.byte	28
	.byte	'EcucFncDataServicesReadDataLengthDefA',0,24,133,10,9
	.word	169639
	.byte	32
	.word	183
	.byte	1,1,31
	.word	167263
	.byte	0,9
	.word	169691
	.byte	28
	.byte	'EcucFncDataServicesReadDataLengthDefB',0,24,140,10,9
	.word	169704
	.byte	28
	.byte	'EcucFncDataServicesWriteDataDefA',0,24,148,10,9
	.word	165900
	.byte	32
	.word	183
	.byte	1,1,31
	.word	159385
	.byte	31
	.word	318
	.byte	31
	.word	183
	.byte	31
	.word	159385
	.byte	0,9
	.word	169798
	.byte	28
	.byte	'EcucFncDataServicesWriteDataDefB',0,24,157,10,9
	.word	169826
	.byte	32
	.word	183
	.byte	1,1,31
	.word	159385
	.byte	31
	.word	159385
	.byte	0,9
	.word	169873
	.byte	28
	.byte	'EcucFncDataServicesWriteDataDefC',0,24,166,10,9
	.word	169891
	.byte	32
	.word	183
	.byte	1,1,31
	.word	159385
	.byte	31
	.word	318
	.byte	31
	.word	159385
	.byte	0,9
	.word	169938
	.byte	28
	.byte	'EcucFncDataServicesWriteDataDefD',0,24,173,10,9
	.word	169961
	.byte	6,24,165,11,9,20,7
	.byte	'DcmDspDataEndianness',0
	.word	164997
	.byte	1,2,35,0,7
	.byte	'DcmDspDataConditionCheckReadFncIndex',0
	.word	318
	.byte	2,2,35,2,7
	.byte	'DcmDspDataConditionCheckReadFncUsed',0
	.word	183
	.byte	1,2,35,4,7
	.byte	'DcmDspDataReadDataLengthFncIndex',0
	.word	318
	.byte	2,2,35,6,7
	.byte	'DcmDspDataReadFncIndex',0
	.word	318
	.byte	2,2,35,8,7
	.byte	'DcmDspDataSize',0
	.word	318
	.byte	2,2,35,10,7
	.byte	'DcmDspDataType',0
	.word	165086
	.byte	1,2,35,12,7
	.byte	'DcmDspDataUsePort',0
	.word	162409
	.byte	1,2,35,13,7
	.byte	'DcmDspDataWriteFncIndex',0
	.word	318
	.byte	2,2,35,14,7
	.byte	'DcmDspDataBlockIdRef',0
	.word	318
	.byte	2,2,35,16,0,28
	.byte	'Dcm_DspDataTableType',0,24,220,11,3
	.word	170008
	.byte	6,24,139,12,9,4,7
	.byte	'DcmDspDidDataPos',0
	.word	318
	.byte	2,2,35,0,7
	.byte	'DcmDspDidDataRef',0
	.word	318
	.byte	2,2,35,2,0,28
	.byte	'Dcm_DspDidSignalType',0,24,145,12,3
	.word	170378
	.byte	8
	.word	170378
	.byte	9
	.word	170467
	.byte	6,24,149,12,9,20,7
	.byte	'DcmDspDidIdentifier',0
	.word	318
	.byte	2,2,35,0,7
	.byte	'DcmDspDidUsed',0
	.word	183
	.byte	1,2,35,2,7
	.byte	'DcmDspDidInfoRef',0
	.word	169314
	.byte	8,2,35,4,7
	.byte	'NumOfDidSignal',0
	.word	318
	.byte	2,2,35,12,7
	.byte	'DcmDspDidSignal',0
	.word	170472
	.byte	4,2,35,16,0,28
	.byte	'Dcm_DspDidTableType',0,24,168,12,3
	.word	170477
	.byte	28
	.byte	'Eth_17_GEthMacV2_TxFifoCfgType',0,3,192,3,2
	.word	340
	.byte	28
	.byte	'Eth_17_GEthMacV2_RxFifoCfgType',0,3,204,3,2
	.word	610
	.byte	28
	.byte	'Eth_17_GEthMacV2_CoreCtrlConfigType',0,3,162,4,2
	.word	773
	.byte	28
	.byte	'Eth_17_GEthMacV2_CoreConfigType',0,3,175,4,2
	.word	56439
	.byte	28
	.byte	'Eth_17_GEthMacV2_ConfigType',0,3,187,4,2
	.word	56511
	.byte	28
	.byte	'Ifx_UReg_8Bit',0,25,79,24
	.word	183
	.byte	28
	.byte	'Ifx_UReg_32Bit',0,25,81,24
	.word	200
	.byte	28
	.byte	'Ifx_SReg_32Bit',0,25,84,24
	.word	2420
	.byte	28
	.byte	'Ifx_GETH_ACCEN0_Bits',0,6,109,3
	.word	44774
	.byte	28
	.byte	'Ifx_GETH_ACCEN1_Bits',0,6,115,3
	.word	45344
	.byte	28
	.byte	'Ifx_GETH_ACCEND_ACCEN0D_Bits',0,6,152,1,3
	.word	45770
	.byte	28
	.byte	'Ifx_GETH_ACCEND_ACCEN1D_Bits',0,6,158,1,3
	.word	46348
	.byte	28
	.byte	'Ifx_GETH_CLC_Bits',0,6,166,1,3
	.word	44217
	.byte	28
	.byte	'Ifx_GETH_DMA_CH_CONTROL_Bits',0,6,179,1,3
	.word	40286
	.byte	28
	.byte	'Ifx_GETH_DMA_CH_CURRENT_APP_RXBUFFER_Bits',0,6,185,1,3
	.word	42895
	.byte	28
	.byte	'Ifx_GETH_DMA_CH_CURRENT_APP_RXDESC_Bits',0,6,191,1,3
	.word	42671
	.byte	28
	.byte	'Ifx_GETH_DMA_CH_CURRENT_APP_TXBUFFER_Bits',0,6,197,1,3
	.word	42782
	.byte	28
	.byte	'Ifx_GETH_DMA_CH_CURRENT_APP_TXDESC_Bits',0,6,203,1,3
	.word	42560
	.byte	28
	.byte	'Ifx_GETH_DMA_CH_INTERRUPT_ENABLE_Bits',0,6,223,1,3
	.word	41850
	.byte	28
	.byte	'Ifx_GETH_DMA_CH_MISS_FRAME_CNT_Bits',0,6,232,1,3
	.word	43352
	.byte	28
	.byte	'Ifx_GETH_DMA_CH_RXDESC_LIST_ADDRESS_Bits',0,6,239,1,3
	.word	41213
	.byte	28
	.byte	'Ifx_GETH_DMA_CH_RXDESC_RING_LENGTH_Bits',0,6,246,1,3
	.word	41723
	.byte	28
	.byte	'Ifx_GETH_DMA_CH_RXDESC_TAIL_POINTER_Bits',0,6,253,1,3
	.word	41469
	.byte	28
	.byte	'Ifx_GETH_DMA_CH_RX_CONTROL_Bits',0,6,139,2,3
	.word	40825
	.byte	28
	.byte	'Ifx_GETH_DMA_CH_RX_INTERRUPT_WATCHDOG_TIMER_Bits',0,6,148,2,3
	.word	42184
	.byte	28
	.byte	'Ifx_GETH_DMA_CH_SLOT_FUNCTION_CONTROL_STATUS_Bits',0,6,159,2,3
	.word	42357
	.byte	28
	.byte	'Ifx_GETH_DMA_CH_STATUS_Bits',0,6,181,2,3
	.word	43008
	.byte	28
	.byte	'Ifx_GETH_DMA_CH_TXDESC_LIST_ADDRESS_Bits',0,6,188,2,3
	.word	41084
	.byte	28
	.byte	'Ifx_GETH_DMA_CH_TXDESC_RING_LENGTH_Bits',0,6,195,2,3
	.word	41596
	.byte	28
	.byte	'Ifx_GETH_DMA_CH_TXDESC_TAIL_POINTER_Bits',0,6,202,2,3
	.word	41342
	.byte	28
	.byte	'Ifx_GETH_DMA_CH_TX_CONTROL_Bits',0,6,218,2,3
	.word	40524
	.byte	28
	.byte	'Ifx_GETH_DMA_DEBUG_STATUS0_Bits',0,6,232,2,3
	.word	39902
	.byte	28
	.byte	'Ifx_GETH_DMA_DEBUG_STATUS1_Bits',0,6,240,2,3
	.word	40141
	.byte	28
	.byte	'Ifx_GETH_DMA_INTERRUPT_STATUS_Bits',0,6,254,2,3
	.word	39650
	.byte	28
	.byte	'Ifx_GETH_DMA_MODE_Bits',0,6,142,3,3
	.word	39042
	.byte	28
	.byte	'Ifx_GETH_DMA_SYSBUS_MODE_Bits',0,6,160,3,3
	.word	39310
	.byte	28
	.byte	'Ifx_GETH_GPCTL_Bits',0,6,179,3,3
	.word	44457
	.byte	28
	.byte	'Ifx_GETH_ID_Bits',0,6,187,3,3
	.word	44337
	.byte	28
	.byte	'Ifx_GETH_KRST0_Bits',0,6,195,3,3
	.word	45434
	.byte	28
	.byte	'Ifx_GETH_KRST1_Bits',0,6,202,3,3
	.word	45558
	.byte	28
	.byte	'Ifx_GETH_KRSTCLR_Bits',0,6,209,3,3
	.word	45663
	.byte	28
	.byte	'Ifx_GETH_MAC_1US_TIC_COUNTER_Bits',0,6,216,3,3
	.word	9709
	.byte	28
	.byte	'Ifx_GETH_MAC_ADDRESS_HIGH_Bits',0,6,227,3,3
	.word	13005
	.byte	28
	.byte	'Ifx_GETH_MAC_ADDRESS_HIGH0_Bits',0,6,236,3,3
	.word	12758
	.byte	28
	.byte	'Ifx_GETH_MAC_ADDRESS_LOW_Bits',0,6,242,3,3
	.word	13183
	.byte	28
	.byte	'Ifx_GETH_MAC_ADDRESS_LOW0_Bits',0,6,248,3,3
	.word	12908
	.byte	28
	.byte	'Ifx_GETH_MAC_CONFIGURATION_Bits',0,6,151,4,3
	.word	2427
	.byte	28
	.byte	'Ifx_GETH_MAC_CSR_SW_CTRL_Bits',0,6,160,4,3
	.word	12438
	.byte	28
	.byte	'Ifx_GETH_MAC_DEBUG_Bits',0,6,171,4,3
	.word	10297
	.byte	28
	.byte	'Ifx_GETH_MAC_EXT_CFG1_Bits',0,6,180,4,3
	.word	12592
	.byte	28
	.byte	'Ifx_GETH_MAC_EXT_CONFIGURATION_Bits',0,6,197,4,3
	.word	2911
	.byte	28
	.byte	'Ifx_GETH_MAC_HW_FEATURE0_Bits',0,6,226,4,3
	.word	10488
	.byte	28
	.byte	'Ifx_GETH_MAC_HW_FEATURE1_Bits',0,6,250,4,3
	.word	11048
	.byte	28
	.byte	'Ifx_GETH_MAC_HW_FEATURE2_Bits',0,6,139,5,3
	.word	11493
	.byte	28
	.byte	'Ifx_GETH_MAC_HW_FEATURE3_Bits',0,6,149,5,3
	.word	11825
	.byte	28
	.byte	'Ifx_GETH_MAC_INNER_VLAN_INCL_Bits',0,6,160,5,3
	.word	5294
	.byte	28
	.byte	'Ifx_GETH_MAC_INTERRUPT_ENABLE_Bits',0,6,177,5,3
	.word	7197
	.byte	28
	.byte	'Ifx_GETH_MAC_INTERRUPT_STATUS_Bits',0,6,198,5,3
	.word	6805
	.byte	28
	.byte	'Ifx_GETH_MAC_LPI_CONTROL_STATUS_Bits',0,6,218,5,3
	.word	9062
	.byte	28
	.byte	'Ifx_GETH_MAC_LPI_ENTRY_TIMER_Bits',0,6,226,5,3
	.word	9565
	.byte	28
	.byte	'Ifx_GETH_MAC_LPI_TIMERS_CONTROL_Bits',0,6,234,5,3
	.word	9427
	.byte	28
	.byte	'Ifx_GETH_MAC_MDIO_ADDRESS_Bits',0,6,253,5,3
	.word	12010
	.byte	28
	.byte	'Ifx_GETH_MAC_MDIO_DATA_Bits',0,6,132,6,3
	.word	12325
	.byte	28
	.byte	'Ifx_GETH_MAC_PACKET_FILTER_Bits',0,6,152,6,3
	.word	3217
	.byte	28
	.byte	'Ifx_GETH_MAC_PHYIF_CONTROL_STATUS_Bits',0,6,168,6,3
	.word	9847
	.byte	28
	.byte	'Ifx_GETH_MAC_PMT_CONTROL_STATUS_Bits',0,6,186,6,3
	.word	7750
	.byte	28
	.byte	'Ifx_GETH_MAC_PPS0_INTERVAL_Bits',0,6,192,6,3
	.word	32434
	.byte	28
	.byte	'Ifx_GETH_MAC_PPS0_TARGET_TIME_NANOSECONDS_Bits',0,6,199,6,3
	.word	32301
	.byte	28
	.byte	'Ifx_GETH_MAC_PPS0_TARGET_TIME_SECONDS_Bits',0,6,205,6,3
	.word	32192
	.byte	28
	.byte	'Ifx_GETH_MAC_PPS0_WIDTH_Bits',0,6,211,6,3
	.word	32533
	.byte	28
	.byte	'Ifx_GETH_MAC_PPS_CONTROL_Bits',0,6,232,6,3
	.word	31750
	.byte	28
	.byte	'Ifx_GETH_MAC_Q0_TX_FLOW_CTRL_Bits',0,6,244,6,3
	.word	5485
	.byte	28
	.byte	'Ifx_GETH_MAC_RWK_PACKET_FILTER_Bits',0,6,250,6,3
	.word	8102
	.byte	28
	.byte	'Ifx_GETH_MAC_RXQ_CTRL0_Bits',0,6,133,7,3
	.word	6116
	.byte	28
	.byte	'Ifx_GETH_MAC_RXQ_CTRL1_Bits',0,6,152,7,3
	.word	6309
	.byte	28
	.byte	'Ifx_GETH_MAC_RXQ_CTRL2_Bits',0,6,161,7,3
	.word	6661
	.byte	28
	.byte	'Ifx_GETH_MAC_RXQ_CTRL4_Bits',0,6,175,7,3
	.word	5873
	.byte	28
	.byte	'Ifx_GETH_MAC_RX_FLOW_CTRL_Bits',0,6,185,7,3
	.word	5699
	.byte	28
	.byte	'Ifx_GETH_MAC_RX_TX_STATUS_Bits',0,6,199,7,3
	.word	7513
	.byte	28
	.byte	'Ifx_GETH_MAC_SUB_SECOND_INCREMENT_Bits',0,6,208,7,3
	.word	29412
	.byte	28
	.byte	'Ifx_GETH_MAC_SYSTEM_TIME_HIGHER_WORD_SECONDS_Bits',0,6,215,7,3
	.word	30147
	.byte	28
	.byte	'Ifx_GETH_MAC_SYSTEM_TIME_NANOSECONDS_Bits',0,6,222,7,3
	.word	29680
	.byte	28
	.byte	'Ifx_GETH_MAC_SYSTEM_TIME_NANOSECONDS_UPDATE_Bits',0,6,229,7,3
	.word	29917
	.byte	28
	.byte	'Ifx_GETH_MAC_SYSTEM_TIME_SECONDS_Bits',0,6,235,7,3
	.word	29579
	.byte	28
	.byte	'Ifx_GETH_MAC_SYSTEM_TIME_SECONDS_UPDATE_Bits',0,6,241,7,3
	.word	29809
	.byte	28
	.byte	'Ifx_GETH_MAC_TIMESTAMP_ADDEND_Bits',0,6,247,7,3
	.word	30048
	.byte	28
	.byte	'Ifx_GETH_MAC_TIMESTAMP_CONTROL_Bits',0,6,148,8,3
	.word	28832
	.byte	28
	.byte	'Ifx_GETH_MAC_TIMESTAMP_EGRESS_ASYM_CORR_Bits',0,6,154,8,3
	.word	31081
	.byte	28
	.byte	'Ifx_GETH_MAC_TIMESTAMP_EGRESS_CORR_NANOSECOND_Bits',0,6,160,8,3
	.word	31308
	.byte	28
	.byte	'Ifx_GETH_MAC_TIMESTAMP_EGRESS_CORR_SUBNANOSEC_Bits',0,6,168,8,3
	.word	31587
	.byte	28
	.byte	'Ifx_GETH_MAC_TIMESTAMP_INGRESS_ASYM_CORR_Bits',0,6,174,8,3
	.word	30969
	.byte	28
	.byte	'Ifx_GETH_MAC_TIMESTAMP_INGRESS_CORR_NANOSECOND_Bits',0,6,180,8,3
	.word	31192
	.byte	28
	.byte	'Ifx_GETH_MAC_TIMESTAMP_INGRESS_CORR_SUBNANOSEC_Bits',0,6,188,8,3
	.word	31423
	.byte	28
	.byte	'Ifx_GETH_MAC_TIMESTAMP_STATUS_Bits',0,6,209,8,3
	.word	30285
	.byte	28
	.byte	'Ifx_GETH_MAC_TX_TIMESTAMP_STATUS_NANOSECONDS_Bits',0,6,216,8,3
	.word	30719
	.byte	28
	.byte	'Ifx_GETH_MAC_TX_TIMESTAMP_STATUS_SECONDS_Bits',0,6,222,8,3
	.word	30856
	.byte	28
	.byte	'Ifx_GETH_MAC_VERSION_Bits',0,6,230,8,3
	.word	10162
	.byte	28
	.byte	'Ifx_GETH_MAC_VLAN_HASH_TABLE_Bits',0,6,237,8,3
	.word	4691
	.byte	28
	.byte	'Ifx_GETH_MAC_VLAN_INCL_Bits',0,6,253,8,3
	.word	4821
	.byte	28
	.byte	'Ifx_GETH_MAC_VLAN_INCL_Q_Bits',0,6,134,9,3
	.word	5084
	.byte	28
	.byte	'Ifx_GETH_MAC_VLAN_TAG_CTRL_Bits',0,6,155,9,3
	.word	3735
	.byte	28
	.byte	'Ifx_GETH_MAC_VLAN_TAG_DATA_Bits',0,6,170,9,3
	.word	4102
	.byte	28
	.byte	'Ifx_GETH_MAC_VLAN_TAG_FILTER_Bits',0,6,185,9,3
	.word	4364
	.byte	28
	.byte	'Ifx_GETH_MAC_WATCHDOG_TIMEOUT_Bits',0,6,194,9,3
	.word	3569
	.byte	28
	.byte	'Ifx_GETH_MMC_CONTROL_Bits',0,6,208,9,3
	.word	13290
	.byte	28
	.byte	'Ifx_GETH_MMC_IPC_RX_INTERRUPT_Bits',0,6,243,9,3
	.word	24657
	.byte	28
	.byte	'Ifx_GETH_MMC_IPC_RX_INTERRUPT_MASK_Bits',0,6,150,10,3
	.word	23871
	.byte	28
	.byte	'Ifx_GETH_MMC_RX_INTERRUPT_Bits',0,6,184,10,3
	.word	13544
	.byte	28
	.byte	'Ifx_GETH_MMC_RX_INTERRUPT_MASK_Bits',0,6,218,10,3
	.word	15034
	.byte	28
	.byte	'Ifx_GETH_MMC_TX_INTERRUPT_Bits',0,6,252,10,3
	.word	14290
	.byte	28
	.byte	'Ifx_GETH_MMC_TX_INTERRUPT_MASK_Bits',0,6,158,11,3
	.word	15785
	.byte	28
	.byte	'Ifx_GETH_MTL_INTERRUPT_STATUS_Bits',0,6,171,11,3
	.word	32898
	.byte	28
	.byte	'Ifx_GETH_MTL_OPERATION_MODE_Bits',0,6,185,11,3
	.word	32640
	.byte	28
	.byte	'Ifx_GETH_MTL_Q0_INTERRUPT_CONTROL_STATUS_Bits',0,6,200,11,3
	.word	34603
	.byte	28
	.byte	'Ifx_GETH_MTL_Q_INTERRUPT_CONTROL_STATUS_Bits',0,6,215,11,3
	.word	37621
	.byte	28
	.byte	'Ifx_GETH_MTL_RXQ0_CONTROL_Bits',0,6,223,11,3
	.word	35721
	.byte	28
	.byte	'Ifx_GETH_MTL_RXQ0_DEBUG_Bits',0,6,235,11,3
	.word	35507
	.byte	28
	.byte	'Ifx_GETH_MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT_Bits',0,6,246,11,3
	.word	35279
	.byte	28
	.byte	'Ifx_GETH_MTL_RXQ0_OPERATION_MODE_Bits',0,6,136,12,3
	.word	34959
	.byte	28
	.byte	'Ifx_GETH_MTL_RXQ_CONTROL_Bits',0,6,144,12,3
	.word	38734
	.byte	28
	.byte	'Ifx_GETH_MTL_RXQ_DEBUG_Bits',0,6,156,12,3
	.word	38521
	.byte	28
	.byte	'Ifx_GETH_MTL_RXQ_DMA_MAP0_Bits',0,6,177,12,3
	.word	33135
	.byte	28
	.byte	'Ifx_GETH_MTL_RXQ_MISSED_PACKET_OVERFLOW_CNT_Bits',0,6,188,12,3
	.word	38294
	.byte	28
	.byte	'Ifx_GETH_MTL_RXQ_OPERATION_MODE_Bits',0,6,206,12,3
	.word	37975
	.byte	28
	.byte	'Ifx_GETH_MTL_TXQ0_DEBUG_Bits',0,6,221,12,3
	.word	33919
	.byte	28
	.byte	'Ifx_GETH_MTL_TXQ0_ETS_STATUS_Bits',0,6,228,12,3
	.word	34195
	.byte	28
	.byte	'Ifx_GETH_MTL_TXQ0_OPERATION_MODE_Bits',0,6,240,12,3
	.word	33567
	.byte	28
	.byte	'Ifx_GETH_MTL_TXQ0_QUANTUM_WEIGHT_Bits',0,6,247,12,3
	.word	34315
	.byte	28
	.byte	'Ifx_GETH_MTL_TXQ0_UNDERFLOW_Bits',0,6,255,12,3
	.word	33775
	.byte	28
	.byte	'Ifx_GETH_MTL_TXQ_DEBUG_Bits',0,6,142,13,3
	.word	36340
	.byte	28
	.byte	'Ifx_GETH_MTL_TXQ_ETS_CONTROL_Bits',0,6,152,13,3
	.word	36615
	.byte	28
	.byte	'Ifx_GETH_MTL_TXQ_ETS_STATUS_Bits',0,6,159,13,3
	.word	36787
	.byte	28
	.byte	'Ifx_GETH_MTL_TXQ_HICREDIT_Bits',0,6,166,13,3
	.word	37155
	.byte	28
	.byte	'Ifx_GETH_MTL_TXQ_LOCREDIT_Bits',0,6,173,13,3
	.word	37271
	.byte	28
	.byte	'Ifx_GETH_MTL_TXQ_OPERATION_MODE_Bits',0,6,185,13,3
	.word	35990
	.byte	28
	.byte	'Ifx_GETH_MTL_TXQ_QUANTUM_WEIGHT_Bits',0,6,192,13,3
	.word	36906
	.byte	28
	.byte	'Ifx_GETH_MTL_TXQ_SENDSLOPECREDIT_Bits',0,6,199,13,3
	.word	37031
	.byte	28
	.byte	'Ifx_GETH_MTL_TXQ_UNDERFLOW_Bits',0,6,207,13,3
	.word	36197
	.byte	28
	.byte	'Ifx_GETH_RWK_FILTER_BYTE_MASK_Bits',0,6,213,13,3
	.word	8799
	.byte	28
	.byte	'Ifx_GETH_RWK_FILTER_COMMAND_0_Bits',0,6,226,13,3
	.word	8208
	.byte	28
	.byte	'Ifx_GETH_RWK_FILTER_CRC_Bits',0,6,233,13,3
	.word	8676
	.byte	28
	.byte	'Ifx_GETH_RWK_FILTER_OFFSET_0_Bits',0,6,242,13,3
	.word	8490
	.byte	28
	.byte	'Ifx_GETH_RXICMP_ERROR_OCTETS_Bits',0,6,248,13,3
	.word	28715
	.byte	28
	.byte	'Ifx_GETH_RXICMP_ERROR_PACKETS_Bits',0,6,255,13,3
	.word	27168
	.byte	28
	.byte	'Ifx_GETH_RXICMP_GOOD_OCTETS_Bits',0,6,133,14,3
	.word	28611
	.byte	28
	.byte	'Ifx_GETH_RXICMP_GOOD_PACKETS_Bits',0,6,140,14,3
	.word	27040
	.byte	28
	.byte	'Ifx_GETH_RXIPV4_FRAGMENTED_OCTETS_Bits',0,6,146,14,3
	.word	27631
	.byte	28
	.byte	'Ifx_GETH_RXIPV4_FRAGMENTED_PACKETS_Bits',0,6,153,14,3
	.word	25843
	.byte	28
	.byte	'Ifx_GETH_RXIPV4_GOOD_OCTETS_Bits',0,6,159,14,3
	.word	27298
	.byte	28
	.byte	'Ifx_GETH_RXIPV4_GOOD_PACKETS_Bits',0,6,166,14,3
	.word	25438
	.byte	28
	.byte	'Ifx_GETH_RXIPV4_HEADER_ERROR_OCTETS_Bits',0,6,172,14,3
	.word	27402
	.byte	28
	.byte	'Ifx_GETH_RXIPV4_HEADER_ERROR_PACKETS_Bits',0,6,179,14,3
	.word	25566
	.byte	28
	.byte	'Ifx_GETH_RXIPV4_NO_PAYLOAD_OCTETS_Bits',0,6,185,14,3
	.word	27518
	.byte	28
	.byte	'Ifx_GETH_RXIPV4_NO_PAYLOAD_PACKETS_Bits',0,6,192,14,3
	.word	25706
	.byte	28
	.byte	'Ifx_GETH_RXIPV4_UDP_CHECKSUM_DISABLED_PACKETS_Bits',0,6,199,14,3
	.word	25979
	.byte	28
	.byte	'Ifx_GETH_RXIPV4_UDP_CHECKSUM_DISABLE_OCTETS_Bits',0,6,205,14,3
	.word	27743
	.byte	28
	.byte	'Ifx_GETH_RXIPV6_GOOD_OCTETS_Bits',0,6,211,14,3
	.word	27866
	.byte	28
	.byte	'Ifx_GETH_RXIPV6_GOOD_PACKETS_Bits',0,6,218,14,3
	.word	26127
	.byte	28
	.byte	'Ifx_GETH_RXIPV6_HEADER_ERROR_OCTETS_Bits',0,6,224,14,3
	.word	27970
	.byte	28
	.byte	'Ifx_GETH_RXIPV6_HEADER_ERROR_PACKETS_Bits',0,6,231,14,3
	.word	26255
	.byte	28
	.byte	'Ifx_GETH_RXIPV6_NO_PAYLOAD_OCTETS_Bits',0,6,237,14,3
	.word	28086
	.byte	28
	.byte	'Ifx_GETH_RXIPV6_NO_PAYLOAD_PACKETS_Bits',0,6,244,14,3
	.word	26395
	.byte	28
	.byte	'Ifx_GETH_RXTCP_ERROR_OCTETS_Bits',0,6,250,14,3
	.word	28507
	.byte	28
	.byte	'Ifx_GETH_RXTCP_ERROR_PACKETS_Bits',0,6,129,15,3
	.word	26912
	.byte	28
	.byte	'Ifx_GETH_RXTCP_GOOD_OCTETS_Bits',0,6,135,15,3
	.word	28405
	.byte	28
	.byte	'Ifx_GETH_RXTCP_GOOD_PACKETS_Bits',0,6,142,15,3
	.word	26786
	.byte	28
	.byte	'Ifx_GETH_RXUDP_ERROR_OCTETS_Bits',0,6,148,15,3
	.word	28301
	.byte	28
	.byte	'Ifx_GETH_RXUDP_ERROR_PACKETS_Bits',0,6,155,15,3
	.word	26658
	.byte	28
	.byte	'Ifx_GETH_RXUDP_GOOD_OCTETS_Bits',0,6,161,15,3
	.word	28199
	.byte	28
	.byte	'Ifx_GETH_RXUDP_GOOD_PACKETS_Bits',0,6,168,15,3
	.word	26532
	.byte	28
	.byte	'Ifx_GETH_RX_1024TOMAXOCTETS_PACKETS_GOOD_BAD_Bits',0,6,175,15,3
	.word	22063
	.byte	28
	.byte	'Ifx_GETH_RX_128TO255OCTETS_PACKETS_GOOD_BAD_Bits',0,6,182,15,3
	.word	21623
	.byte	28
	.byte	'Ifx_GETH_RX_256TO511OCTETS_PACKETS_GOOD_BAD_Bits',0,6,189,15,3
	.word	21769
	.byte	28
	.byte	'Ifx_GETH_RX_512TO1023OCTETS_PACKETS_GOOD_BAD_Bits',0,6,196,15,3
	.word	21915
	.byte	28
	.byte	'Ifx_GETH_RX_64OCTETS_PACKETS_GOOD_BAD_Bits',0,6,203,15,3
	.word	21344
	.byte	28
	.byte	'Ifx_GETH_RX_65TO127OCTETS_PACKETS_GOOD_BAD_Bits',0,6,210,15,3
	.word	21479
	.byte	28
	.byte	'Ifx_GETH_RX_ALIGNMENT_ERROR_PACKETS_Bits',0,6,217,15,3
	.word	20690
	.byte	28
	.byte	'Ifx_GETH_RX_BROADCAST_PACKETS_GOOD_Bits',0,6,224,15,3
	.word	20302
	.byte	28
	.byte	'Ifx_GETH_RX_CONTROL_PACKETS_GOOD_Bits',0,6,231,15,3
	.word	23255
	.byte	28
	.byte	'Ifx_GETH_RX_CRC_ERROR_PACKETS_Bits',0,6,238,15,3
	.word	20564
	.byte	28
	.byte	'Ifx_GETH_RX_FIFO_OVERFLOW_PACKETS_Bits',0,6,245,15,3
	.word	22729
	.byte	28
	.byte	'Ifx_GETH_RX_JABBER_ERROR_PACKETS_Bits',0,6,252,15,3
	.word	20951
	.byte	28
	.byte	'Ifx_GETH_RX_LENGTH_ERROR_PACKETS_Bits',0,6,131,16,3
	.word	22340
	.byte	28
	.byte	'Ifx_GETH_RX_LPI_TRAN_CNTR_Bits',0,6,138,16,3
	.word	23749
	.byte	28
	.byte	'Ifx_GETH_RX_LPI_USEC_CNTR_Bits',0,6,145,16,3
	.word	23627
	.byte	28
	.byte	'Ifx_GETH_RX_MULTICAST_PACKETS_GOOD_Bits',0,6,152,16,3
	.word	20433
	.byte	28
	.byte	'Ifx_GETH_RX_OCTET_COUNT_GOOD_Bits',0,6,158,16,3
	.word	20202
	.byte	28
	.byte	'Ifx_GETH_RX_OCTET_COUNT_GOOD_BAD_Bits',0,6,164,16,3
	.word	20097
	.byte	28
	.byte	'Ifx_GETH_RX_OUT_OF_RANGE_TYPE_PACKETS_Bits',0,6,171,16,3
	.word	22469
	.byte	28
	.byte	'Ifx_GETH_RX_OVERSIZE_PACKETS_GOOD_Bits',0,6,178,16,3
	.word	21213
	.byte	28
	.byte	'Ifx_GETH_RX_PACKETS_COUNT_GOOD_BAD_Bits',0,6,185,16,3
	.word	19967
	.byte	28
	.byte	'Ifx_GETH_RX_PAUSE_PACKETS_Bits',0,6,192,16,3
	.word	22605
	.byte	28
	.byte	'Ifx_GETH_RX_RECEIVE_ERROR_PACKETS_Bits',0,6,199,16,3
	.word	23125
	.byte	28
	.byte	'Ifx_GETH_RX_RUNT_ERROR_PACKETS_Bits',0,6,206,16,3
	.word	20823
	.byte	28
	.byte	'Ifx_GETH_RX_UNDERSIZE_PACKETS_GOOD_Bits',0,6,213,16,3
	.word	21080
	.byte	28
	.byte	'Ifx_GETH_RX_UNICAST_PACKETS_GOOD_Bits',0,6,220,16,3
	.word	22211
	.byte	28
	.byte	'Ifx_GETH_RX_VLAN_PACKETS_GOOD_BAD_Bits',0,6,227,16,3
	.word	22861
	.byte	28
	.byte	'Ifx_GETH_RX_WATCHDOG_ERROR_PACKETS_Bits',0,6,234,16,3
	.word	22994
	.byte	28
	.byte	'Ifx_GETH_SKEWCTL_Bits',0,6,243,16,3
	.word	46519
	.byte	28
	.byte	'Ifx_GETH_TX_1024TOMAXOCTETS_PACKETS_GOOD_BAD_Bits',0,6,250,16,3
	.word	17749
	.byte	28
	.byte	'Ifx_GETH_TX_128TO255OCTETS_PACKETS_GOOD_BAD_Bits',0,6,129,17,3
	.word	17309
	.byte	28
	.byte	'Ifx_GETH_TX_256TO511OCTETS_PACKETS_GOOD_BAD_Bits',0,6,136,17,3
	.word	17455
	.byte	28
	.byte	'Ifx_GETH_TX_512TO1023OCTETS_PACKETS_GOOD_BAD_Bits',0,6,143,17,3
	.word	17601
	.byte	28
	.byte	'Ifx_GETH_TX_64OCTETS_PACKETS_GOOD_BAD_Bits',0,6,150,17,3
	.word	17030
	.byte	28
	.byte	'Ifx_GETH_TX_65TO127OCTETS_PACKETS_GOOD_BAD_Bits',0,6,157,17,3
	.word	17165
	.byte	28
	.byte	'Ifx_GETH_TX_BROADCAST_PACKETS_GOOD_Bits',0,6,164,17,3
	.word	16768
	.byte	28
	.byte	'Ifx_GETH_TX_BROADCAST_PACKETS_GOOD_BAD_Bits',0,6,171,17,3
	.word	18167
	.byte	28
	.byte	'Ifx_GETH_TX_CARRIER_ERROR_PACKETS_Bits',0,6,178,17,3
	.word	19110
	.byte	28
	.byte	'Ifx_GETH_TX_DEFERRED_PACKETS_Bits',0,6,185,17,3
	.word	18718
	.byte	28
	.byte	'Ifx_GETH_TX_EXCESSIVE_COLLISION_PACKETS_Bits',0,6,192,17,3
	.word	18974
	.byte	28
	.byte	'Ifx_GETH_TX_EXCESSIVE_DEFERRAL_ERROR_Bits',0,6,199,17,3
	.word	19462
	.byte	28
	.byte	'Ifx_GETH_TX_LATE_COLLISION_PACKETS_Bits',0,6,206,17,3
	.word	18842
	.byte	28
	.byte	'Ifx_GETH_TX_LPI_TRAN_CNTR_Bits',0,6,213,17,3
	.word	23505
	.byte	28
	.byte	'Ifx_GETH_TX_LPI_USEC_CNTR_Bits',0,6,220,17,3
	.word	23383
	.byte	28
	.byte	'Ifx_GETH_TX_MULTICAST_PACKETS_GOOD_Bits',0,6,227,17,3
	.word	16899
	.byte	28
	.byte	'Ifx_GETH_TX_MULTICAST_PACKETS_GOOD_BAD_Bits',0,6,234,17,3
	.word	18031
	.byte	28
	.byte	'Ifx_GETH_TX_MULTIPLE_COLLISION_GOOD_PACKETS_Bits',0,6,241,17,3
	.word	18576
	.byte	28
	.byte	'Ifx_GETH_TX_OCTET_COUNT_GOOD_Bits',0,6,247,17,3
	.word	19238
	.byte	28
	.byte	'Ifx_GETH_TX_OCTET_COUNT_GOOD_BAD_Bits',0,6,253,17,3
	.word	16534
	.byte	28
	.byte	'Ifx_GETH_TX_OSIZE_PACKETS_GOOD_Bits',0,6,132,18,3
	.word	19841
	.byte	28
	.byte	'Ifx_GETH_TX_PACKET_COUNT_GOOD_Bits',0,6,139,18,3
	.word	19338
	.byte	28
	.byte	'Ifx_GETH_TX_PACKET_COUNT_GOOD_BAD_Bits',0,6,146,18,3
	.word	16639
	.byte	28
	.byte	'Ifx_GETH_TX_PAUSE_PACKETS_Bits',0,6,153,18,3
	.word	19595
	.byte	28
	.byte	'Ifx_GETH_TX_SINGLE_COLLISION_GOOD_PACKETS_Bits',0,6,160,18,3
	.word	18436
	.byte	28
	.byte	'Ifx_GETH_TX_UNDERFLOW_ERROR_PACKETS_Bits',0,6,167,18,3
	.word	18303
	.byte	28
	.byte	'Ifx_GETH_TX_UNICAST_PACKETS_GOOD_BAD_Bits',0,6,174,18,3
	.word	17897
	.byte	28
	.byte	'Ifx_GETH_TX_VLAN_PACKETS_GOOD_Bits',0,6,181,18,3
	.word	19716
	.byte	28
	.byte	'Ifx_GETH_ACCEN0',0,6,194,18,3
	.word	45304
	.byte	28
	.byte	'Ifx_GETH_ACCEN1',0,6,202,18,3
	.word	45394
	.byte	28
	.byte	'Ifx_GETH_ACCEND_ACCEN0D',0,6,210,18,3
	.word	46308
	.byte	28
	.byte	'Ifx_GETH_ACCEND_ACCEN1D',0,6,218,18,3
	.word	46407
	.byte	28
	.byte	'Ifx_GETH_CLC',0,6,226,18,3
	.word	44297
	.byte	28
	.byte	'Ifx_GETH_DMA_CH_CONTROL',0,6,234,18,3
	.word	40484
	.byte	28
	.byte	'Ifx_GETH_DMA_CH_CURRENT_APP_RXBUFFER',0,6,242,18,3
	.word	42968
	.byte	28
	.byte	'Ifx_GETH_DMA_CH_CURRENT_APP_RXDESC',0,6,250,18,3
	.word	42742
	.byte	28
	.byte	'Ifx_GETH_DMA_CH_CURRENT_APP_TXBUFFER',0,6,130,19,3
	.word	42855
	.byte	28
	.byte	'Ifx_GETH_DMA_CH_CURRENT_APP_TXDESC',0,6,138,19,3
	.word	42631
	.byte	28
	.byte	'Ifx_GETH_DMA_CH_INTERRUPT_ENABLE',0,6,146,19,3
	.word	42144
	.byte	28
	.byte	'Ifx_GETH_DMA_CH_MISS_FRAME_CNT',0,6,154,19,3
	.word	43473
	.byte	28
	.byte	'Ifx_GETH_DMA_CH_RXDESC_LIST_ADDRESS',0,6,162,19,3
	.word	41302
	.byte	28
	.byte	'Ifx_GETH_DMA_CH_RXDESC_RING_LENGTH',0,6,170,19,3
	.word	41810
	.byte	28
	.byte	'Ifx_GETH_DMA_CH_RXDESC_TAIL_POINTER',0,6,178,19,3
	.word	41556
	.byte	28
	.byte	'Ifx_GETH_DMA_CH_RX_CONTROL',0,6,186,19,3
	.word	41044
	.byte	28
	.byte	'Ifx_GETH_DMA_CH_RX_INTERRUPT_WATCHDOG_TIMER',0,6,194,19,3
	.word	42317
	.byte	28
	.byte	'Ifx_GETH_DMA_CH_SLOT_FUNCTION_CONTROL_STATUS',0,6,202,19,3
	.word	42520
	.byte	28
	.byte	'Ifx_GETH_DMA_CH_STATUS',0,6,210,19,3
	.word	43312
	.byte	28
	.byte	'Ifx_GETH_DMA_CH_TXDESC_LIST_ADDRESS',0,6,218,19,3
	.word	41173
	.byte	28
	.byte	'Ifx_GETH_DMA_CH_TXDESC_RING_LENGTH',0,6,226,19,3
	.word	41683
	.byte	28
	.byte	'Ifx_GETH_DMA_CH_TXDESC_TAIL_POINTER',0,6,234,19,3
	.word	41429
	.byte	28
	.byte	'Ifx_GETH_DMA_CH_TX_CONTROL',0,6,242,19,3
	.word	40785
	.byte	28
	.byte	'Ifx_GETH_DMA_DEBUG_STATUS0',0,6,250,19,3
	.word	40101
	.byte	28
	.byte	'Ifx_GETH_DMA_DEBUG_STATUS1',0,6,130,20,3
	.word	40235
	.byte	28
	.byte	'Ifx_GETH_DMA_INTERRUPT_STATUS',0,6,138,20,3
	.word	39862
	.byte	28
	.byte	'Ifx_GETH_DMA_MODE',0,6,146,20,3
	.word	39270
	.byte	28
	.byte	'Ifx_GETH_DMA_SYSBUS_MODE',0,6,154,20,3
	.word	39610
	.byte	28
	.byte	'Ifx_GETH_GPCTL',0,6,162,20,3
	.word	44734
	.byte	28
	.byte	'Ifx_GETH_ID',0,6,170,20,3
	.word	44417
	.byte	28
	.byte	'Ifx_GETH_KRST0',0,6,178,20,3
	.word	45518
	.byte	28
	.byte	'Ifx_GETH_KRST1',0,6,186,20,3
	.word	45623
	.byte	28
	.byte	'Ifx_GETH_KRSTCLR',0,6,194,20,3
	.word	45730
	.byte	28
	.byte	'Ifx_GETH_MAC_1US_TIC_COUNTER',0,6,202,20,3
	.word	9798
	.byte	28
	.byte	'Ifx_GETH_MAC_ADDRESS_HIGH',0,6,210,20,3
	.word	13143
	.byte	28
	.byte	'Ifx_GETH_MAC_ADDRESS_HIGH0',0,6,218,20,3
	.word	12868
	.byte	28
	.byte	'Ifx_GETH_MAC_ADDRESS_LOW',0,6,226,20,3
	.word	13239
	.byte	28
	.byte	'Ifx_GETH_MAC_ADDRESS_LOW0',0,6,234,20,3
	.word	12965
	.byte	28
	.byte	'Ifx_GETH_MAC_CONFIGURATION',0,6,242,20,3
	.word	2871
	.byte	28
	.byte	'Ifx_GETH_MAC_CSR_SW_CTRL',0,6,250,20,3
	.word	12552
	.byte	28
	.byte	'Ifx_GETH_MAC_DEBUG',0,6,130,21,3
	.word	10448
	.byte	28
	.byte	'Ifx_GETH_MAC_EXT_CFG1',0,6,138,21,3
	.word	12707
	.byte	28
	.byte	'Ifx_GETH_MAC_EXT_CONFIGURATION',0,6,146,21,3
	.word	3177
	.byte	28
	.byte	'Ifx_GETH_MAC_HW_FEATURE0',0,6,154,21,3
	.word	11008
	.byte	28
	.byte	'Ifx_GETH_MAC_HW_FEATURE1',0,6,162,21,3
	.word	11453
	.byte	28
	.byte	'Ifx_GETH_MAC_HW_FEATURE2',0,6,170,21,3
	.word	11785
	.byte	28
	.byte	'Ifx_GETH_MAC_HW_FEATURE3',0,6,178,21,3
	.word	11959
	.byte	28
	.byte	'Ifx_GETH_MAC_INNER_VLAN_INCL',0,6,186,21,3
	.word	5436
	.byte	28
	.byte	'Ifx_GETH_MAC_INTERRUPT_ENABLE',0,6,194,21,3
	.word	7473
	.byte	28
	.byte	'Ifx_GETH_MAC_INTERRUPT_STATUS',0,6,202,21,3
	.word	7157
	.byte	28
	.byte	'Ifx_GETH_MAC_LPI_CONTROL_STATUS',0,6,210,21,3
	.word	9387
	.byte	28
	.byte	'Ifx_GETH_MAC_LPI_ENTRY_TIMER',0,6,218,21,3
	.word	9669
	.byte	28
	.byte	'Ifx_GETH_MAC_LPI_TIMERS_CONTROL',0,6,226,21,3
	.word	9525
	.byte	28
	.byte	'Ifx_GETH_MAC_MDIO_ADDRESS',0,6,234,21,3
	.word	12285
	.byte	28
	.byte	'Ifx_GETH_MAC_MDIO_DATA',0,6,242,21,3
	.word	12389
	.byte	28
	.byte	'Ifx_GETH_MAC_PACKET_FILTER',0,6,250,21,3
	.word	3529
	.byte	28
	.byte	'Ifx_GETH_MAC_PHYIF_CONTROL_STATUS',0,6,130,22,3
	.word	10113
	.byte	28
	.byte	'Ifx_GETH_MAC_PMT_CONTROL_STATUS',0,6,138,22,3
	.word	8062
	.byte	28
	.byte	'Ifx_GETH_MAC_PPS0_INTERVAL',0,6,146,22,3
	.word	32493
	.byte	28
	.byte	'Ifx_GETH_MAC_PPS0_TARGET_TIME_NANOSECONDS',0,6,154,22,3
	.word	32394
	.byte	28
	.byte	'Ifx_GETH_MAC_PPS0_TARGET_TIME_SECONDS',0,6,162,22,3
	.word	32261
	.byte	28
	.byte	'Ifx_GETH_MAC_PPS0_WIDTH',0,6,170,22,3
	.word	32591
	.byte	28
	.byte	'Ifx_GETH_MAC_PPS_CONTROL',0,6,178,22,3
	.word	32152
	.byte	28
	.byte	'Ifx_GETH_MAC_Q0_TX_FLOW_CTRL',0,6,186,22,3
	.word	5650
	.byte	28
	.byte	'Ifx_GETH_MAC_RWK_PACKET_FILTER',0,6,194,22,3
	.word	8168
	.byte	28
	.byte	'Ifx_GETH_MAC_RXQ_CTRL0',0,6,202,22,3
	.word	6269
	.byte	28
	.byte	'Ifx_GETH_MAC_RXQ_CTRL1',0,6,210,22,3
	.word	6621
	.byte	28
	.byte	'Ifx_GETH_MAC_RXQ_CTRL2',0,6,218,22,3
	.word	6765
	.byte	28
	.byte	'Ifx_GETH_MAC_RXQ_CTRL4',0,6,226,22,3
	.word	6076
	.byte	28
	.byte	'Ifx_GETH_MAC_RX_FLOW_CTRL',0,6,234,22,3
	.word	5833
	.byte	28
	.byte	'Ifx_GETH_MAC_RX_TX_STATUS',0,6,242,22,3
	.word	7710
	.byte	28
	.byte	'Ifx_GETH_MAC_SUB_SECOND_INCREMENT',0,6,250,22,3
	.word	29539
	.byte	28
	.byte	'Ifx_GETH_MAC_SYSTEM_TIME_HIGHER_WORD_SECONDS',0,6,130,23,3
	.word	30245
	.byte	28
	.byte	'Ifx_GETH_MAC_SYSTEM_TIME_NANOSECONDS',0,6,138,23,3
	.word	29769
	.byte	28
	.byte	'Ifx_GETH_MAC_SYSTEM_TIME_NANOSECONDS_UPDATE',0,6,146,23,3
	.word	30008
	.byte	28
	.byte	'Ifx_GETH_MAC_SYSTEM_TIME_SECONDS',0,6,154,23,3
	.word	29640
	.byte	28
	.byte	'Ifx_GETH_MAC_SYSTEM_TIME_SECONDS_UPDATE',0,6,162,23,3
	.word	29877
	.byte	28
	.byte	'Ifx_GETH_MAC_TIMESTAMP_ADDEND',0,6,170,23,3
	.word	30107
	.byte	28
	.byte	'Ifx_GETH_MAC_TIMESTAMP_CONTROL',0,6,178,23,3
	.word	29372
	.byte	28
	.byte	'Ifx_GETH_MAC_TIMESTAMP_EGRESS_ASYM_CORR',0,6,186,23,3
	.word	31152
	.byte	28
	.byte	'Ifx_GETH_MAC_TIMESTAMP_EGRESS_CORR_NANOSECOND',0,6,194,23,3
	.word	31383
	.byte	28
	.byte	'Ifx_GETH_MAC_TIMESTAMP_EGRESS_CORR_SUBNANOSEC',0,6,202,23,3
	.word	31710
	.byte	28
	.byte	'Ifx_GETH_MAC_TIMESTAMP_INGRESS_ASYM_CORR',0,6,210,23,3
	.word	31041
	.byte	28
	.byte	'Ifx_GETH_MAC_TIMESTAMP_INGRESS_CORR_NANOSECOND',0,6,218,23,3
	.word	31268
	.byte	28
	.byte	'Ifx_GETH_MAC_TIMESTAMP_INGRESS_CORR_SUBNANOSEC',0,6,226,23,3
	.word	31547
	.byte	28
	.byte	'Ifx_GETH_MAC_TIMESTAMP_STATUS',0,6,234,23,3
	.word	30670
	.byte	28
	.byte	'Ifx_GETH_MAC_TX_TIMESTAMP_STATUS_NANOSECONDS',0,6,242,23,3
	.word	30816
	.byte	28
	.byte	'Ifx_GETH_MAC_TX_TIMESTAMP_STATUS_SECONDS',0,6,250,23,3
	.word	30929
	.byte	28
	.byte	'Ifx_GETH_MAC_VERSION',0,6,130,24,3
	.word	10257
	.byte	28
	.byte	'Ifx_GETH_MAC_VLAN_HASH_TABLE',0,6,138,24,3
	.word	4772
	.byte	28
	.byte	'Ifx_GETH_MAC_VLAN_INCL',0,6,146,24,3
	.word	5044
	.byte	28
	.byte	'Ifx_GETH_MAC_VLAN_INCL_Q',0,6,154,24,3
	.word	5199
	.byte	28
	.byte	'Ifx_GETH_MAC_VLAN_TAG_CTRL',0,6,162,24,3
	.word	4062
	.byte	28
	.byte	'Ifx_GETH_MAC_VLAN_TAG_DATA',0,6,170,24,3
	.word	4324
	.byte	28
	.byte	'Ifx_GETH_MAC_VLAN_TAG_FILTER',0,6,178,24,3
	.word	4588
	.byte	28
	.byte	'Ifx_GETH_MAC_WATCHDOG_TIMEOUT',0,6,186,24,3
	.word	3686
	.byte	28
	.byte	'Ifx_GETH_MMC_CONTROL',0,6,194,24,3
	.word	13504
	.byte	28
	.byte	'Ifx_GETH_MMC_IPC_RX_INTERRUPT',0,6,202,24,3
	.word	25398
	.byte	28
	.byte	'Ifx_GETH_MMC_IPC_RX_INTERRUPT_MASK',0,6,210,24,3
	.word	24617
	.byte	28
	.byte	'Ifx_GETH_MMC_RX_INTERRUPT',0,6,218,24,3
	.word	14250
	.byte	28
	.byte	'Ifx_GETH_MMC_RX_INTERRUPT_MASK',0,6,226,24,3
	.word	15745
	.byte	28
	.byte	'Ifx_GETH_MMC_TX_INTERRUPT',0,6,234,24,3
	.word	14994
	.byte	28
	.byte	'Ifx_GETH_MMC_TX_INTERRUPT_MASK',0,6,242,24,3
	.word	16494
	.byte	28
	.byte	'Ifx_GETH_MTL_INTERRUPT_STATUS',0,6,250,24,3
	.word	33095
	.byte	28
	.byte	'Ifx_GETH_MTL_OPERATION_MODE',0,6,130,25,3
	.word	32858
	.byte	28
	.byte	'Ifx_GETH_MTL_Q0_INTERRUPT_CONTROL_STATUS',0,6,138,25,3
	.word	34856
	.byte	28
	.byte	'Ifx_GETH_MTL_Q_INTERRUPT_CONTROL_STATUS',0,6,146,25,3
	.word	37873
	.byte	28
	.byte	'Ifx_GETH_MTL_RXQ0_CONTROL',0,6,154,25,3
	.word	35827
	.byte	28
	.byte	'Ifx_GETH_MTL_RXQ0_DEBUG',0,6,162,25,3
	.word	35681
	.byte	28
	.byte	'Ifx_GETH_MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT',0,6,170,25,3
	.word	35467
	.byte	28
	.byte	'Ifx_GETH_MTL_RXQ0_OPERATION_MODE',0,6,178,25,3
	.word	35239
	.byte	28
	.byte	'Ifx_GETH_MTL_RXQ_CONTROL',0,6,186,25,3
	.word	38839
	.byte	28
	.byte	'Ifx_GETH_MTL_RXQ_DEBUG',0,6,194,25,3
	.word	38694
	.byte	28
	.byte	'Ifx_GETH_MTL_RXQ_DMA_MAP0',0,6,202,25,3
	.word	33516
	.byte	28
	.byte	'Ifx_GETH_MTL_RXQ_MISSED_PACKET_OVERFLOW_CNT',0,6,210,25,3
	.word	38481
	.byte	28
	.byte	'Ifx_GETH_MTL_RXQ_OPERATION_MODE',0,6,218,25,3
	.word	38254
	.byte	28
	.byte	'Ifx_GETH_MTL_TXQ0_DEBUG',0,6,226,25,3
	.word	34155
	.byte	28
	.byte	'Ifx_GETH_MTL_TXQ0_ETS_STATUS',0,6,234,25,3
	.word	34275
	.byte	28
	.byte	'Ifx_GETH_MTL_TXQ0_OPERATION_MODE',0,6,242,25,3
	.word	33735
	.byte	28
	.byte	'Ifx_GETH_MTL_TXQ0_QUANTUM_WEIGHT',0,6,250,25,3
	.word	34401
	.byte	28
	.byte	'Ifx_GETH_MTL_TXQ0_UNDERFLOW',0,6,130,26,3
	.word	33879
	.byte	28
	.byte	'Ifx_GETH_MTL_TXQ_DEBUG',0,6,138,26,3
	.word	36575
	.byte	28
	.byte	'Ifx_GETH_MTL_TXQ_ETS_CONTROL',0,6,146,26,3
	.word	36747
	.byte	28
	.byte	'Ifx_GETH_MTL_TXQ_ETS_STATUS',0,6,154,26,3
	.word	36866
	.byte	28
	.byte	'Ifx_GETH_MTL_TXQ_HICREDIT',0,6,162,26,3
	.word	37231
	.byte	28
	.byte	'Ifx_GETH_MTL_TXQ_LOCREDIT',0,6,170,26,3
	.word	37347
	.byte	28
	.byte	'Ifx_GETH_MTL_TXQ_OPERATION_MODE',0,6,178,26,3
	.word	36157
	.byte	28
	.byte	'Ifx_GETH_MTL_TXQ_QUANTUM_WEIGHT',0,6,186,26,3
	.word	36991
	.byte	28
	.byte	'Ifx_GETH_MTL_TXQ_SENDSLOPECREDIT',0,6,194,26,3
	.word	37115
	.byte	28
	.byte	'Ifx_GETH_MTL_TXQ_UNDERFLOW',0,6,202,26,3
	.word	36300
	.byte	28
	.byte	'Ifx_GETH_RWK_FILTER_BYTE_MASK',0,6,210,26,3
	.word	8871
	.byte	28
	.byte	'Ifx_GETH_RWK_FILTER_COMMAND_0',0,6,218,26,3
	.word	8450
	.byte	28
	.byte	'Ifx_GETH_RWK_FILTER_CRC',0,6,226,26,3
	.word	8759
	.byte	28
	.byte	'Ifx_GETH_RWK_FILTER_OFFSET_0',0,6,234,26,3
	.word	8636
	.byte	28
	.byte	'Ifx_GETH_RXICMP_ERROR_OCTETS',0,6,242,26,3
	.word	28781
	.byte	28
	.byte	'Ifx_GETH_RXICMP_ERROR_PACKETS',0,6,250,26,3
	.word	27258
	.byte	28
	.byte	'Ifx_GETH_RXICMP_GOOD_OCTETS',0,6,130,27,3
	.word	28675
	.byte	28
	.byte	'Ifx_GETH_RXICMP_GOOD_PACKETS',0,6,138,27,3
	.word	27128
	.byte	28
	.byte	'Ifx_GETH_RXIPV4_FRAGMENTED_OCTETS',0,6,146,27,3
	.word	27703
	.byte	28
	.byte	'Ifx_GETH_RXIPV4_FRAGMENTED_PACKETS',0,6,154,27,3
	.word	25939
	.byte	28
	.byte	'Ifx_GETH_RXIPV4_GOOD_OCTETS',0,6,162,27,3
	.word	27362
	.byte	28
	.byte	'Ifx_GETH_RXIPV4_GOOD_PACKETS',0,6,170,27,3
	.word	25526
	.byte	28
	.byte	'Ifx_GETH_RXIPV4_HEADER_ERROR_OCTETS',0,6,178,27,3
	.word	27478
	.byte	28
	.byte	'Ifx_GETH_RXIPV4_HEADER_ERROR_PACKETS',0,6,186,27,3
	.word	25666
	.byte	28
	.byte	'Ifx_GETH_RXIPV4_NO_PAYLOAD_OCTETS',0,6,194,27,3
	.word	27591
	.byte	28
	.byte	'Ifx_GETH_RXIPV4_NO_PAYLOAD_PACKETS',0,6,202,27,3
	.word	25803
	.byte	28
	.byte	'Ifx_GETH_RXIPV4_UDP_CHECKSUM_DISABLED_PACKETS',0,6,210,27,3
	.word	26087
	.byte	28
	.byte	'Ifx_GETH_RXIPV4_UDP_CHECKSUM_DISABLE_OCTETS',0,6,218,27,3
	.word	27826
	.byte	28
	.byte	'Ifx_GETH_RXIPV6_GOOD_OCTETS',0,6,226,27,3
	.word	27930
	.byte	28
	.byte	'Ifx_GETH_RXIPV6_GOOD_PACKETS',0,6,234,27,3
	.word	26215
	.byte	28
	.byte	'Ifx_GETH_RXIPV6_HEADER_ERROR_OCTETS',0,6,242,27,3
	.word	28046
	.byte	28
	.byte	'Ifx_GETH_RXIPV6_HEADER_ERROR_PACKETS',0,6,250,27,3
	.word	26355
	.byte	28
	.byte	'Ifx_GETH_RXIPV6_NO_PAYLOAD_OCTETS',0,6,130,28,3
	.word	28159
	.byte	28
	.byte	'Ifx_GETH_RXIPV6_NO_PAYLOAD_PACKETS',0,6,138,28,3
	.word	26492
	.byte	28
	.byte	'Ifx_GETH_RXTCP_ERROR_OCTETS',0,6,146,28,3
	.word	28571
	.byte	28
	.byte	'Ifx_GETH_RXTCP_ERROR_PACKETS',0,6,154,28,3
	.word	27000
	.byte	28
	.byte	'Ifx_GETH_RXTCP_GOOD_OCTETS',0,6,162,28,3
	.word	28467
	.byte	28
	.byte	'Ifx_GETH_RXTCP_GOOD_PACKETS',0,6,170,28,3
	.word	26872
	.byte	28
	.byte	'Ifx_GETH_RXUDP_ERROR_OCTETS',0,6,178,28,3
	.word	28365
	.byte	28
	.byte	'Ifx_GETH_RXUDP_ERROR_PACKETS',0,6,186,28,3
	.word	26746
	.byte	28
	.byte	'Ifx_GETH_RXUDP_GOOD_OCTETS',0,6,194,28,3
	.word	28261
	.byte	28
	.byte	'Ifx_GETH_RXUDP_GOOD_PACKETS',0,6,202,28,3
	.word	26618
	.byte	28
	.byte	'Ifx_GETH_RX_1024TOMAXOCTETS_PACKETS_GOOD_BAD',0,6,210,28,3
	.word	22171
	.byte	28
	.byte	'Ifx_GETH_RX_128TO255OCTETS_PACKETS_GOOD_BAD',0,6,218,28,3
	.word	21729
	.byte	28
	.byte	'Ifx_GETH_RX_256TO511OCTETS_PACKETS_GOOD_BAD',0,6,226,28,3
	.word	21875
	.byte	28
	.byte	'Ifx_GETH_RX_512TO1023OCTETS_PACKETS_GOOD_BAD',0,6,234,28,3
	.word	22023
	.byte	28
	.byte	'Ifx_GETH_RX_64OCTETS_PACKETS_GOOD_BAD',0,6,242,28,3
	.word	21439
	.byte	28
	.byte	'Ifx_GETH_RX_65TO127OCTETS_PACKETS_GOOD_BAD',0,6,250,28,3
	.word	21583
	.byte	28
	.byte	'Ifx_GETH_RX_ALIGNMENT_ERROR_PACKETS',0,6,130,29,3
	.word	20783
	.byte	28
	.byte	'Ifx_GETH_RX_BROADCAST_PACKETS_GOOD',0,6,138,29,3
	.word	20393
	.byte	28
	.byte	'Ifx_GETH_RX_CONTROL_PACKETS_GOOD',0,6,146,29,3
	.word	23343
	.byte	28
	.byte	'Ifx_GETH_RX_CRC_ERROR_PACKETS',0,6,154,29,3
	.word	20650
	.byte	28
	.byte	'Ifx_GETH_RX_FIFO_OVERFLOW_PACKETS',0,6,162,29,3
	.word	22821
	.byte	28
	.byte	'Ifx_GETH_RX_JABBER_ERROR_PACKETS',0,6,170,29,3
	.word	21040
	.byte	28
	.byte	'Ifx_GETH_RX_LENGTH_ERROR_PACKETS',0,6,178,29,3
	.word	22429
	.byte	28
	.byte	'Ifx_GETH_RX_LPI_TRAN_CNTR',0,6,186,29,3
	.word	23831
	.byte	28
	.byte	'Ifx_GETH_RX_LPI_USEC_CNTR',0,6,194,29,3
	.word	23709
	.byte	28
	.byte	'Ifx_GETH_RX_MULTICAST_PACKETS_GOOD',0,6,202,29,3
	.word	20524
	.byte	28
	.byte	'Ifx_GETH_RX_OCTET_COUNT_GOOD',0,6,210,29,3
	.word	20262
	.byte	28
	.byte	'Ifx_GETH_RX_OCTET_COUNT_GOOD_BAD',0,6,218,29,3
	.word	20162
	.byte	28
	.byte	'Ifx_GETH_RX_OUT_OF_RANGE_TYPE_PACKETS',0,6,226,29,3
	.word	22565
	.byte	28
	.byte	'Ifx_GETH_RX_OVERSIZE_PACKETS_GOOD',0,6,234,29,3
	.word	21304
	.byte	28
	.byte	'Ifx_GETH_RX_PACKETS_COUNT_GOOD_BAD',0,6,242,29,3
	.word	20057
	.byte	28
	.byte	'Ifx_GETH_RX_PAUSE_PACKETS',0,6,250,29,3
	.word	22689
	.byte	28
	.byte	'Ifx_GETH_RX_RECEIVE_ERROR_PACKETS',0,6,130,30,3
	.word	23215
	.byte	28
	.byte	'Ifx_GETH_RX_RUNT_ERROR_PACKETS',0,6,138,30,3
	.word	20911
	.byte	28
	.byte	'Ifx_GETH_RX_UNDERSIZE_PACKETS_GOOD',0,6,146,30,3
	.word	21173
	.byte	28
	.byte	'Ifx_GETH_RX_UNICAST_PACKETS_GOOD',0,6,154,30,3
	.word	22300
	.byte	28
	.byte	'Ifx_GETH_RX_VLAN_PACKETS_GOOD_BAD',0,6,162,30,3
	.word	22954
	.byte	28
	.byte	'Ifx_GETH_RX_WATCHDOG_ERROR_PACKETS',0,6,170,30,3
	.word	23085
	.byte	28
	.byte	'Ifx_GETH_SKEWCTL',0,6,178,30,3
	.word	46628
	.byte	28
	.byte	'Ifx_GETH_TX_1024TOMAXOCTETS_PACKETS_GOOD_BAD',0,6,186,30,3
	.word	17857
	.byte	28
	.byte	'Ifx_GETH_TX_128TO255OCTETS_PACKETS_GOOD_BAD',0,6,194,30,3
	.word	17415
	.byte	28
	.byte	'Ifx_GETH_TX_256TO511OCTETS_PACKETS_GOOD_BAD',0,6,202,30,3
	.word	17561
	.byte	28
	.byte	'Ifx_GETH_TX_512TO1023OCTETS_PACKETS_GOOD_BAD',0,6,210,30,3
	.word	17709
	.byte	28
	.byte	'Ifx_GETH_TX_64OCTETS_PACKETS_GOOD_BAD',0,6,218,30,3
	.word	17125
	.byte	28
	.byte	'Ifx_GETH_TX_65TO127OCTETS_PACKETS_GOOD_BAD',0,6,226,30,3
	.word	17269
	.byte	28
	.byte	'Ifx_GETH_TX_BROADCAST_PACKETS_GOOD',0,6,234,30,3
	.word	16859
	.byte	28
	.byte	'Ifx_GETH_TX_BROADCAST_PACKETS_GOOD_BAD',0,6,242,30,3
	.word	18263
	.byte	28
	.byte	'Ifx_GETH_TX_CARRIER_ERROR_PACKETS',0,6,250,30,3
	.word	19198
	.byte	28
	.byte	'Ifx_GETH_TX_DEFERRED_PACKETS',0,6,130,31,3
	.word	18802
	.byte	28
	.byte	'Ifx_GETH_TX_EXCESSIVE_COLLISION_PACKETS',0,6,138,31,3
	.word	19070
	.byte	28
	.byte	'Ifx_GETH_TX_EXCESSIVE_DEFERRAL_ERROR',0,6,146,31,3
	.word	19555
	.byte	28
	.byte	'Ifx_GETH_TX_LATE_COLLISION_PACKETS',0,6,154,31,3
	.word	18934
	.byte	28
	.byte	'Ifx_GETH_TX_LPI_TRAN_CNTR',0,6,162,31,3
	.word	23587
	.byte	28
	.byte	'Ifx_GETH_TX_LPI_USEC_CNTR',0,6,170,31,3
	.word	23465
	.byte	28
	.byte	'Ifx_GETH_TX_MULTICAST_PACKETS_GOOD',0,6,178,31,3
	.word	16990
	.byte	28
	.byte	'Ifx_GETH_TX_MULTICAST_PACKETS_GOOD_BAD',0,6,186,31,3
	.word	18127
	.byte	28
	.byte	'Ifx_GETH_TX_MULTIPLE_COLLISION_GOOD_PACKETS',0,6,194,31,3
	.word	18678
	.byte	28
	.byte	'Ifx_GETH_TX_OCTET_COUNT_GOOD',0,6,202,31,3
	.word	19298
	.byte	28
	.byte	'Ifx_GETH_TX_OCTET_COUNT_GOOD_BAD',0,6,210,31,3
	.word	16599
	.byte	28
	.byte	'Ifx_GETH_TX_OSIZE_PACKETS_GOOD',0,6,218,31,3
	.word	19927
	.byte	28
	.byte	'Ifx_GETH_TX_PACKET_COUNT_GOOD',0,6,226,31,3
	.word	19422
	.byte	28
	.byte	'Ifx_GETH_TX_PACKET_COUNT_GOOD_BAD',0,6,234,31,3
	.word	16728
	.byte	28
	.byte	'Ifx_GETH_TX_PAUSE_PACKETS',0,6,242,31,3
	.word	19676
	.byte	28
	.byte	'Ifx_GETH_TX_SINGLE_COLLISION_GOOD_PACKETS',0,6,250,31,3
	.word	18536
	.byte	28
	.byte	'Ifx_GETH_TX_UNDERFLOW_ERROR_PACKETS',0,6,130,32,3
	.word	18396
	.byte	28
	.byte	'Ifx_GETH_TX_UNICAST_PACKETS_GOOD_BAD',0,6,138,32,3
	.word	17991
	.byte	28
	.byte	'Ifx_GETH_TX_VLAN_PACKETS_GOOD',0,6,146,32,3
	.word	19801
	.byte	14
	.word	34441
	.byte	28
	.byte	'Ifx_GETH_MTL_TXQ0',0,6,166,32,3
	.word	189676
	.byte	14
	.word	34896
	.byte	28
	.byte	'Ifx_GETH_MTL_Q0',0,6,184,32,3
	.word	189708
	.byte	14
	.word	35867
	.byte	28
	.byte	'Ifx_GETH_MTL_RXQ0',0,6,205,32,3
	.word	189738
	.byte	14
	.word	37387
	.byte	28
	.byte	'Ifx_GETH_MTL_TXQ',0,6,232,32,3
	.word	189770
	.byte	14
	.word	37913
	.byte	28
	.byte	'Ifx_GETH_MTL_Q',0,6,250,32,3
	.word	189801
	.byte	14
	.word	38879
	.byte	28
	.byte	'Ifx_GETH_MTL_RXQ',0,6,143,33,3
	.word	189830
	.byte	14
	.word	43513
	.byte	28
	.byte	'Ifx_GETH_DMA_CH',0,6,186,33,3
	.word	189861
	.byte	14
	.word	46447
	.byte	28
	.byte	'Ifx_GETH_ACCEND',0,6,205,33,3
	.word	189891
	.byte	14
	.word	46679
	.byte	28
	.byte	'Ifx_GETH',0,6,135,36,3
	.word	189921
	.byte	24,26,15,9,1,25
	.byte	'ETHTRCV_MODE_DOWN',0,0,25
	.byte	'ETHTRCV_MODE_ACTIVE',0,1,0,28
	.byte	'EthTrcv_ModeType',0,26,19,3
	.word	189944
	.byte	24,26,51,9,1,25
	.byte	'ETHTRCV_LINK_STATE_DOWN',0,0,25
	.byte	'ETHTRCV_LINK_STATE_ACTIVE',0,1,0,28
	.byte	'EthTrcv_LinkStateType',0,26,55,3
	.word	190017
	.byte	28
	.byte	'EthIf_TxBufOwnerType',0,27,53,15
	.word	183
	.byte	6,27,60,9,4,7
	.byte	'CtrlMode',0
	.word	54970
	.byte	1,2,35,0,7
	.byte	'TrcvMode',0
	.word	189944
	.byte	1,2,35,1,7
	.byte	'LinkState',0
	.word	190017
	.byte	1,2,35,2,0,28
	.byte	'EthIf_CtrlType',0,27,64,2
	.word	190136
	.byte	30,1,1,31
	.word	183
	.byte	31
	.word	318
	.byte	31
	.word	183
	.byte	31
	.word	165755
	.byte	31
	.word	159385
	.byte	31
	.word	318
	.byte	0,9
	.word	190220
	.byte	28
	.byte	'EthIf_RxIndicationFctPtr',0,27,66,9
	.word	190254
	.byte	30,1,1,31
	.word	183
	.byte	31
	.word	183
	.byte	0,9
	.word	190292
	.byte	28
	.byte	'EthIf_TxConfirmationFctPtr',0,27,74,9
	.word	190306
	.byte	30,1,1,31
	.word	183
	.byte	31
	.word	190017
	.byte	0,9
	.word	190346
	.byte	28
	.byte	'EthIf_TrcvLinkStateChgFctPtr',0,27,78,9
	.word	190360
	.byte	32
	.word	183
	.byte	1,1,31
	.word	183
	.byte	31
	.word	54970
	.byte	0,9
	.word	190402
	.byte	28
	.byte	'EthIf_EthSetControllerModeType',0,27,81,9
	.word	190420
	.byte	9
	.word	54970
	.byte	32
	.word	183
	.byte	1,1,31
	.word	183
	.byte	31
	.word	190464
	.byte	0,9
	.word	190469
	.byte	28
	.byte	'EthIf_EthGetControllerModeType',0,27,83,9
	.word	190487
	.byte	30,1,1,31
	.word	183
	.byte	31
	.word	159385
	.byte	0,9
	.word	190531
	.byte	28
	.byte	'EthIf_EthGetPhysAddrType',0,27,85,9
	.word	190545
	.byte	30,1,1,31
	.word	183
	.byte	31
	.word	165755
	.byte	0,9
	.word	190583
	.byte	28
	.byte	'EthIf_EthSetPhysAddrType',0,27,87,9
	.word	190597
	.byte	32
	.word	183
	.byte	1,1,31
	.word	183
	.byte	31
	.word	159385
	.byte	31
	.word	56922
	.byte	0,9
	.word	190635
	.byte	28
	.byte	'EthIf_EthUpdatePhysAddrFilterType',0,27,89,9
	.word	190658
	.byte	9
	.word	297
	.byte	9
	.word	159385
	.byte	32
	.word	56594
	.byte	1,1,31
	.word	183
	.byte	31
	.word	183
	.byte	31
	.word	190705
	.byte	31
	.word	190710
	.byte	31
	.word	167263
	.byte	0,9
	.word	190715
	.byte	28
	.byte	'EthIf_EthProvideTxBufferType',0,27,93,9
	.word	190748
	.byte	32
	.word	183
	.byte	1,1,31
	.word	183
	.byte	31
	.word	183
	.byte	31
	.word	318
	.byte	31
	.word	183
	.byte	31
	.word	318
	.byte	31
	.word	165755
	.byte	0,9
	.word	190790
	.byte	28
	.byte	'EthIf_EthTransmitType',0,27,96,9
	.word	190828
	.byte	9
	.word	56762
	.byte	30,1,1,31
	.word	183
	.byte	31
	.word	190863
	.byte	0,9
	.word	190868
	.byte	28
	.byte	'EthIf_EthReceiveType',0,27,99,9
	.word	190882
	.byte	30,1,1,31
	.word	183
	.byte	0,9
	.word	190916
	.byte	28
	.byte	'EthIf_EthTxConfirmationType',0,27,101,9
	.word	190925
	.byte	32
	.word	183
	.byte	1,1,31
	.word	183
	.byte	31
	.word	189944
	.byte	0,9
	.word	190966
	.byte	28
	.byte	'EthIf_EthTrcvSetTransceiverModeType',0,27,103,9
	.word	190984
	.byte	9
	.word	189944
	.byte	32
	.word	183
	.byte	1,1,31
	.word	183
	.byte	31
	.word	191033
	.byte	0,9
	.word	191038
	.byte	28
	.byte	'EthIf_EthTrcvGetTransceiverModeType',0,27,105,9
	.word	191056
	.byte	9
	.word	190017
	.byte	32
	.word	183
	.byte	1,1,31
	.word	183
	.byte	31
	.word	191105
	.byte	0,9
	.word	191110
	.byte	28
	.byte	'EthIf_EthTrcvGetLinkStateType',0,27,115,9
	.word	191128
	.byte	32
	.word	183
	.byte	1,1,31
	.word	183
	.byte	31
	.word	183
	.byte	31
	.word	189944
	.byte	0,9
	.word	191171
	.byte	28
	.byte	'EthIf_SetSwtPortModeType',0,27,118,9
	.word	191194
	.byte	32
	.word	183
	.byte	1,1,31
	.word	183
	.byte	31
	.word	183
	.byte	31
	.word	191033
	.byte	0,9
	.word	191232
	.byte	28
	.byte	'EthIf_GetSwtPortModeType',0,27,120,9
	.word	191255
	.byte	32
	.word	183
	.byte	1,1,31
	.word	183
	.byte	31
	.word	183
	.byte	31
	.word	191105
	.byte	0,9
	.word	191293
	.byte	28
	.byte	'EthIf_GetSwtLinkStateType',0,27,123,9
	.word	191316
	.byte	32
	.word	183
	.byte	1,1,31
	.word	165755
	.byte	31
	.word	159385
	.byte	31
	.word	159385
	.byte	0,9
	.word	191355
	.byte	28
	.byte	'EthIf_GetPortMacAddrType',0,27,126,9
	.word	191378
	.byte	32
	.word	183
	.byte	1,1,31
	.word	183
	.byte	31
	.word	190705
	.byte	0,9
	.word	191416
	.byte	28
	.byte	'EthIf_GetBufferLevelType',0,27,129,1,9
	.word	191434
	.byte	28
	.byte	'EthIf_StoreConfigurationType',0,27,132,1,9
	.word	161462
	.byte	28
	.byte	'EthIf_ResetConfigurationType',0,27,134,1,9
	.word	161462
	.byte	6,27,136,1,9,36,7
	.byte	'SetCtrlMode',0
	.word	190425
	.byte	4,2,35,0,7
	.byte	'GetCtrlMode',0
	.word	190492
	.byte	4,2,35,4,7
	.byte	'GetPhyAddr',0
	.word	190550
	.byte	4,2,35,8,7
	.byte	'SetPhyAddr',0
	.word	190602
	.byte	4,2,35,12,7
	.byte	'UpdatePhyAddrFilter',0
	.word	190663
	.byte	4,2,35,16,7
	.byte	'ProvideTxBuffer',0
	.word	190753
	.byte	4,2,35,20,7
	.byte	'Transmit',0
	.word	190833
	.byte	4,2,35,24,7
	.byte	'Receive',0
	.word	190887
	.byte	4,2,35,28,7
	.byte	'TxConfirmation',0
	.word	190930
	.byte	4,2,35,32,0,28
	.byte	'EthIf_CtrlApisType',0,27,146,1,2
	.word	191549
	.byte	9
	.word	190402
	.byte	9
	.word	190469
	.byte	9
	.word	190531
	.byte	9
	.word	190583
	.byte	9
	.word	190635
	.byte	9
	.word	190715
	.byte	9
	.word	190790
	.byte	9
	.word	190868
	.byte	9
	.word	190916
	.byte	6,27,148,1,9,12,7
	.byte	'SetTrcvMode',0
	.word	190989
	.byte	4,2,35,0,7
	.byte	'GetTrcvMode',0
	.word	191061
	.byte	4,2,35,4,7
	.byte	'GetLinkState',0
	.word	191133
	.byte	4,2,35,8,0,28
	.byte	'EthIf_TrcvApisType',0,27,159,1,2
	.word	191824
	.byte	9
	.word	190966
	.byte	9
	.word	191038
	.byte	9
	.word	191110
	.byte	6,27,161,1,9,28,7
	.byte	'SetSwtPortMode',0
	.word	191199
	.byte	4,2,35,0,7
	.byte	'GetSwtPortMode',0
	.word	191260
	.byte	4,2,35,4,7
	.byte	'GetSwtLinkState',0
	.word	191321
	.byte	4,2,35,8,7
	.byte	'GetPortMacAddr',0
	.word	191383
	.byte	4,2,35,12,7
	.byte	'GetBufferLevel',0
	.word	191439
	.byte	4,2,35,16,7
	.byte	'StoreConfiguration',0
	.word	191473
	.byte	4,2,35,20,7
	.byte	'ResetConfiguration',0
	.word	191511
	.byte	4,2,35,24,0,28
	.byte	'EthIf_SwtApisType',0,27,169,1,2
	.word	191938
	.byte	9
	.word	191171
	.byte	9
	.word	191232
	.byte	9
	.word	191293
	.byte	9
	.word	191355
	.byte	9
	.word	191416
	.byte	9
	.word	161449
	.byte	9
	.word	161449
	.byte	8
	.word	191824
	.byte	9
	.word	192184
	.byte	6,27,171,1,9,12,7
	.byte	'TrcvIdx',0
	.word	183
	.byte	1,2,35,0,7
	.byte	'HwStatePtr',0
	.word	56892
	.byte	4,2,35,4,7
	.byte	'TrcvApis',0
	.word	192189
	.byte	4,2,35,8,0,28
	.byte	'EthIf_TrcvType',0,27,175,1,2
	.word	192194
	.byte	9
	.word	190017
	.byte	6,27,182,1,9,12,7
	.byte	'SwtIdx',0
	.word	183
	.byte	1,2,35,0,7
	.byte	'PortIdx',0
	.word	183
	.byte	1,2,35,1,7
	.byte	'HwStatePtr',0
	.word	1669
	.byte	4,2,35,4,7
	.byte	'StatePtr',0
	.word	192280
	.byte	4,2,35,8,0,28
	.byte	'EthIf_SwtPortType',0,27,187,1,2
	.word	192285
	.byte	6,27,190,1,9,2,7
	.byte	'PortNum',0
	.word	183
	.byte	1,2,35,0,7
	.byte	'PortIdx',0
	.word	183
	.byte	1,2,35,1,0,28
	.byte	'EthIf_SwtPortGroupType',0,27,193,1,2
	.word	192390
	.byte	24,27,195,1,9,1,25
	.byte	'ETHIF_NONE',0,0,25
	.byte	'ETHIF_TRCV',0,1,25
	.byte	'ETHIF_SWTPORT_GROUP',0,2,0,28
	.byte	'EthIf_PhyType',0,27,199,1,2
	.word	192463
	.byte	9
	.word	190136
	.byte	8
	.word	191549
	.byte	9
	.word	192546
	.byte	6,27,201,1,9,20,7
	.byte	'CtrlIdx',0
	.word	183
	.byte	1,2,35,0,7
	.byte	'PhyType',0
	.word	192463
	.byte	1,2,35,1,7
	.byte	'PhyIdx',0
	.word	183
	.byte	1,2,35,2,7
	.byte	'TxBufNum',0
	.word	183
	.byte	1,2,35,3,7
	.byte	'VlanId',0
	.word	318
	.byte	2,2,35,4,7
	.byte	'CtrlMtu',0
	.word	318
	.byte	2,2,35,6,7
	.byte	'HwStatePtr',0
	.word	1669
	.byte	4,2,35,8,7
	.byte	'StatePtr',0
	.word	192541
	.byte	4,2,35,12,7
	.byte	'EthApis',0
	.word	192551
	.byte	4,2,35,16,0,28
	.byte	'EthIf_ControllerType',0,27,211,1,2
	.word	192556
	.byte	8
	.word	191938
	.byte	9
	.word	192749
	.byte	6,27,213,1,9,8,7
	.byte	'SwitchIdx',0
	.word	183
	.byte	1,2,35,0,7
	.byte	'SwtApis',0
	.word	192754
	.byte	4,2,35,4,0,28
	.byte	'EthIf_SwitchType',0,27,216,1,2
	.word	192759
	.byte	6,27,218,1,9,4,7
	.byte	'FrameType',0
	.word	318
	.byte	2,2,35,0,7
	.byte	'Owner',0
	.word	183
	.byte	1,2,35,2,0,28
	.byte	'EthIf_FrameOwnerType',0,27,221,1,3
	.word	192828
	.byte	28
	.byte	'Eth_17_GEthMacV2_CtrlConfigStatusType',0,2,216,3,2
	.word	55010
	.byte	28
	.byte	'Eth_17_GEthMacV2_TxBuffTableType',0,2,235,3,2
	.word	55552
	.byte	14
	.word	55615
	.byte	28
	.byte	'Eth_17_GEthMacV2_DmaTxDescType',0,2,129,4,2
	.word	192988
	.byte	14
	.word	55697
	.byte	28
	.byte	'Eth_17_GEthMacV2_DmaRxDescType',0,2,157,4,2
	.word	193033
	.byte	28
	.byte	'Eth_17_GEthMacV2_RunTimeOpertnDataType',0,2,188,4,2
	.word	55093
	.byte	28
	.byte	'Eth_17_GEthMacV2_RunTmTxChnlDataType',0,2,207,4,2
	.word	55779
	.byte	28
	.byte	'Eth_17_GEthMacV2_RunTmRxChnlDataType',0,2,230,4,2
	.word	55883
	.byte	28
	.byte	'Eth_17_GEthMacV2_TxDescBufMapStType',0,2,243,4,2
	.word	55921
	.byte	28
	.byte	'Eth_17_GEthMacV2_StatsCntrDemReportStatType',0,2,252,4,2
	.word	55245
	.byte	28
	.byte	'Eth_17_GEthMacV2_StatsCntrType',0,2,140,5,2
	.word	55293
	.byte	28
	.byte	'Eth_17_GEthMacV2_BuffDescType',0,2,164,5,2
	.word	56036
	.byte	28
	.byte	'Eth_17_GEthMacV2_CtrlStatusType',0,2,176,5,2
	.word	56292
.L1401:
	.byte	10,80
	.word	56292
	.byte	11,0,0
.L1402:
	.byte	10,16
	.word	55552
	.byte	11,3,0
.L1403:
	.byte	10,16
	.word	55921
	.byte	11,3,0,10,224,47
	.word	183
	.byte	11,223,47,0
.L1404:
	.byte	14
	.word	193463
	.byte	10,64
	.word	55615
	.byte	11,3,0
.L1405:
	.byte	14
	.word	193479
.L1406:
	.byte	10,8
	.word	318
	.byte	11,3,0
.L1407:
	.byte	10,8
	.word	55779
	.byte	11,0,0
.L1408:
	.byte	10,16
	.word	55605
	.byte	11,3,0
.L1409:
	.byte	10,16
	.word	55687
	.byte	11,3,0
.L1410:
	.byte	10,16
	.word	56026
	.byte	11,3,0
.L1411:
	.byte	10,16
	.word	56001
	.byte	11,3,0
.L1412:
	.byte	10,16
	.word	56011
	.byte	11,3,0
.L1413:
	.byte	10,2
	.word	55883
	.byte	11,0,0
.L1414:
	.byte	14
	.word	193463
	.byte	10,64
	.word	55697
	.byte	11,3,0
.L1415:
	.byte	14
	.word	193570
.L1416:
	.byte	10,16
	.word	55769
	.byte	11,3,0,9
	.word	297
	.byte	10,24
	.word	193593
	.byte	11,5,0
.L1419:
	.byte	8
	.word	193598
	.byte	10,24
	.word	56589
	.byte	11,5,0
.L1420:
	.byte	8
	.word	193612
	.byte	10,4
	.word	54955
	.byte	11,0,0
.L1421:
	.byte	8
	.word	193626
	.byte	10,4
	.word	56287
	.byte	11,0,0
.L1422:
	.byte	8
	.word	193640
	.byte	14
	.word	13143
	.byte	9
	.word	193654
	.byte	10,4
	.word	193659
	.byte	11,0,0
.L1423:
	.byte	8
	.word	193664
	.byte	0
	.sdecl	'.debug_abbrev',debug
	.sect	'.debug_abbrev'
.L412:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,16,6,0,0,2,36,0,3,8,11,15,62,15,0,0,3,46,1,3,8,32,13,58,15,59,15
	.byte	57,15,54,15,39,12,0,0,4,5,0,3,8,58,15,59,15,57,15,73,19,0,0,5,11,0,0,0,6,19,1,58,15,59,15,57,15,11,15
	.byte	0,0,7,13,0,3,8,73,19,11,15,56,9,0,0,8,38,0,73,19,0,0,9,15,0,73,19,0,0,10,1,1,11,15,73,19,0,0,11,33,0,47
	.byte	15,0,0,12,46,1,3,8,32,13,58,15,59,15,57,15,73,19,54,15,39,12,0,0,13,59,0,3,8,0,0,14,53,0,73,19,0,0,15
	.byte	46,1,3,8,58,15,59,15,57,15,54,15,39,12,63,12,60,12,0,0,16,46,0,3,8,58,15,59,15,57,15,73,19,54,15,39,12
	.byte	63,12,60,12,0,0,17,46,1,49,19,0,0,18,5,0,49,19,0,0,19,46,1,3,8,58,15,59,15,57,15,73,19,54,15,39,12,63
	.byte	12,60,12,0,0,20,19,1,3,8,58,15,59,15,57,15,11,15,0,0,21,13,0,3,8,11,15,73,19,13,15,12,15,56,9,0,0,22,23
	.byte	1,58,15,59,15,57,15,11,15,0,0,23,13,0,73,19,11,15,56,9,0,0,24,4,1,58,15,59,15,57,15,11,15,0,0,25,40,0
	.byte	3,8,28,13,0,0,26,46,0,3,8,58,15,59,15,57,15,54,15,39,12,63,12,60,12,0,0,27,21,0,54,15,0,0,28,22,0,3,8
	.byte	58,15,59,15,57,15,73,19,0,0,29,21,0,54,15,39,12,0,0,30,21,1,54,15,39,12,0,0,31,5,0,73,19,0,0,32,21,1,73
	.byte	19,54,15,39,12,0,0,33,21,0,73,19,54,15,39,12,0,0,0
	.sdecl	'.debug_line',debug
	.sect	'.debug_line'
.L413:
	.word	.L2212-.L2211
.L2211:
	.half	3
	.word	.L2214-.L2213
.L2213:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\OS\\Portable',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\inc',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Tricore\\McalLib\\ssc\\inc',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Infra_Prod\\Autosar_Srv',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Infra_Prod\\Sfr\\TC39xB\\_Reg',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Infra_Prod\\Platform\\AS440',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Infra_Prod\\Integration',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\EthIf',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Infra_Prod\\Autosar_Srv\\AS440',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Mcal\\Infra_Prod\\Platform',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\Config',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\Callout',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\OS\\Kernel',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\NvM',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\Dem',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\Dcm',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\EAS\\BSW\\EthTrcv',0,0
	.byte	'Os_Pl_Inl.h',0,1,0,0
	.byte	'..\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.c',0,0,0,0
	.byte	'Eth_17_GEthMacV2.h',0,2,0,0
	.byte	'McalLib.h',0,3,0,0
	.byte	'Mcal_Wrapper.h',0,4,0,0
	.byte	'IfxGeth_regdef.h',0,5,0,0
	.byte	'Eth_GeneralTypes.h',0,6,0,0
	.byte	'ComStack_Types.h',0,4,0,0
	.byte	'SchM_Eth_17_GEthMacV2.h',0,7,0,0
	.byte	'EthIf_Cbk.h',0,8,0,0
	.byte	'EthTrcv.h',0,9,0,0
	.byte	'Platform_Types.h',0,10,0,0
	.byte	'Std_Types.h',0,10,0,0
	.byte	'ComStack_Types_Cfg.h',0,11,0,0
	.byte	'Rte_Type.h',0,12,0,0
	.byte	'Os_BasicTypes.h',0,1,0,0
	.byte	'Os_Pl_Types.h',0,1,0,0
	.byte	'Os_AsrTypes.h',0,13,0,0
	.byte	'Os_OsekTypes.h',0,13,0,0
	.byte	'Os_Pl_HwDef.h',0,1,0,0
	.byte	'Os_Types.h',0,13,0,0
	.byte	'NvM_Types.h',0,14,0,0
	.byte	'Dem_Types.h',0,15,0,0
	.byte	'Dcm_Types.h',0,16,0,0
	.byte	'Ifx_TypesReg.h',0,5,0,0
	.byte	'EthTrcv_GeneralTypes.h',0,17,0,0
	.byte	'EthIf_Types.h',0,8,0,0,0
.L2214:
.L2212:
	.sdecl	'.debug_info',debug,cluster('Eth_17_GEthMacV2_TxDmaIrqHdlr')
	.sect	'.debug_info'
.L414:
	.word	322
	.half	3
	.word	.L415
	.byte	4,1
	.byte	'..\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1
	.word	.L417,.L416
	.byte	2
	.word	.L410
	.byte	3
	.byte	'Eth_17_GEthMacV2_TxDmaIrqHdlr',0,1,138,72,6,1,1,1
	.word	.L327,.L739,.L326
	.byte	4
	.byte	'CtrlIdx',0,1,138,72,48
	.word	.L740,.L741
	.byte	4
	.byte	'DmaChnlIdx',0,1,138,72,69
	.word	.L742,.L743
	.byte	5
	.word	.L327,.L739
	.byte	6
	.byte	'EthCtrlAddPtr',0,1,140,72,13
	.word	.L744,.L745
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('Eth_17_GEthMacV2_TxDmaIrqHdlr')
	.sect	'.debug_abbrev'
.L415:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('Eth_17_GEthMacV2_TxDmaIrqHdlr')
	.sect	'.debug_line'
.L416:
	.word	.L2216-.L2215
.L2215:
	.half	3
	.word	.L2218-.L2217
.L2217:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.c',0,0,0,0,0
.L2218:
	.byte	5,23,7,0,5,2
	.word	.L327
	.byte	3,204,200,0,1,5,55,9
	.half	.L2219-.L327
	.byte	1,5,33,9
	.half	.L1652-.L2219
	.byte	3,8,1,5,32,9
	.half	.L2220-.L1652
	.byte	1,5,53,9
	.half	.L1653-.L2220
	.byte	1,5,7,9
	.half	.L2221-.L1653
	.byte	1,5,73,7,9
	.half	.L2222-.L2221
	.byte	3,7,1,5,52,9
	.half	.L2223-.L2222
	.byte	3,127,1,5,55,9
	.half	.L2224-.L2223
	.byte	3,8,1,5,1,7,9
	.half	.L83-.L2224
	.byte	3,6,1,7,9
	.half	.L418-.L83
	.byte	0,1,1
.L2216:
	.sdecl	'.debug_ranges',debug,cluster('Eth_17_GEthMacV2_TxDmaIrqHdlr')
	.sect	'.debug_ranges'
.L417:
	.word	-1,.L327,0,.L418-.L327,0,0
	.sdecl	'.debug_info',debug,cluster('Eth_17_GEthMacV2_RxDmaIrqHdlr')
	.sect	'.debug_info'
.L419:
	.word	410
	.half	3
	.word	.L420
	.byte	4,1
	.byte	'..\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1
	.word	.L422,.L421
	.byte	2
	.word	.L410
	.byte	3
	.byte	'Eth_17_GEthMacV2_RxDmaIrqHdlr',0,1,136,73,6,1,1,1
	.word	.L329,.L746,.L328
	.byte	4
	.byte	'CtrlIdx',0,1,136,73,48
	.word	.L747,.L748
	.byte	4
	.byte	'DmaChnlIdx',0,1,136,73,69
	.word	.L749,.L750
	.byte	5
	.word	.L329,.L746
	.byte	6
	.byte	'EthCtrlAddPtr',0,1,138,73,13
	.word	.L744,.L751
	.byte	6
	.byte	'EthLocalCoreStatusPtr',0,1,139,73,42
	.word	.L752,.L753
	.byte	6
	.byte	'EthLocalCtrlCfgPtr',0,1,140,73,46
	.word	.L754,.L755
	.byte	6
	.byte	'FifoIdx',0,1,141,73,9
	.word	.L756,.L757
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('Eth_17_GEthMacV2_RxDmaIrqHdlr')
	.sect	'.debug_abbrev'
.L420:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('Eth_17_GEthMacV2_RxDmaIrqHdlr')
	.sect	'.debug_line'
.L421:
	.word	.L2226-.L2225
.L2225:
	.half	3
	.word	.L2228-.L2227
.L2227:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.c',0,0,0,0,0
.L2228:
	.byte	5,6,7,0,5,2
	.word	.L329
	.byte	3,135,201,0,1,5,23,9
	.half	.L2229-.L329
	.byte	3,200,0,1,5,55,9
	.half	.L1655-.L2229
	.byte	1,5,66,9
	.half	.L1657-.L1655
	.byte	3,3,1,5,29,9
	.half	.L1654-.L1657
	.byte	1,5,63,9
	.half	.L1659-.L1654
	.byte	3,3,1,5,26,9
	.half	.L1658-.L1659
	.byte	1,5,35,9
	.half	.L1662-.L1658
	.byte	3,2,1,5,56,9
	.half	.L1661-.L1662
	.byte	1,5,34,9
	.half	.L1665-.L1661
	.byte	3,13,1,5,33,9
	.half	.L1666-.L1665
	.byte	1,5,54,9
	.half	.L2230-.L1666
	.byte	1,5,11,9
	.half	.L2231-.L2230
	.byte	1,5,42,7,9
	.half	.L2232-.L2231
	.byte	3,2,1,5,47,9
	.half	.L2233-.L2232
	.byte	1,5,31,7,9
	.half	.L84-.L2233
	.byte	3,5,1,5,30,9
	.half	.L1667-.L84
	.byte	1,5,69,9
	.half	.L2234-.L1667
	.byte	3,2,1,5,52,9
	.half	.L2235-.L2234
	.byte	3,126,1,5,56,9
	.half	.L1668-.L2235
	.byte	3,9,1,5,31,9
	.half	.L2236-.L1668
	.byte	3,13,1,5,30,9
	.half	.L2237-.L2236
	.byte	1,5,41,9
	.half	.L2238-.L2237
	.byte	3,1,1,5,57,9
	.half	.L2239-.L2238
	.byte	1,5,27,9
	.half	.L2240-.L2239
	.byte	3,1,1,5,49,9
	.half	.L2241-.L2240
	.byte	3,1,1,5,32,9
	.half	.L2242-.L2241
	.byte	1,5,49,9
	.half	.L1663-.L2242
	.byte	1,5,58,9
	.half	.L2243-.L1663
	.byte	1,5,13,9
	.half	.L2244-.L2243
	.byte	1,5,65,9
	.half	.L2245-.L2244
	.byte	3,125,1,5,1,9
	.half	.L85-.L2245
	.byte	3,9,1,7,9
	.half	.L423-.L85
	.byte	0,1,1
.L2226:
	.sdecl	'.debug_ranges',debug,cluster('Eth_17_GEthMacV2_RxDmaIrqHdlr')
	.sect	'.debug_ranges'
.L422:
	.word	-1,.L329,0,.L423-.L329,0,0
	.sdecl	'.debug_info',debug,cluster('Eth_17_GEthMacV2_ReadMii')
	.sect	'.debug_info'
.L424:
	.word	614
	.half	3
	.word	.L425
	.byte	4,1
	.byte	'..\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1
	.word	.L427,.L426
	.byte	2
	.word	.L410
	.byte	3
	.byte	'Eth_17_GEthMacV2_ReadMii',0,1,156,51,16
	.word	.L756
	.byte	1,1,1
	.word	.L313,.L758,.L312
	.byte	4
	.byte	'CtrlIdx',0,1,156,51,53
	.word	.L759,.L760
	.byte	4
	.byte	'TrcvIdx',0,1,157,51,53
	.word	.L761,.L762
	.byte	4
	.byte	'RegIdx',0,1,158,51,53
	.word	.L763,.L764
	.byte	4
	.byte	'RegValPtr',0,1,159,51,55
	.word	.L765,.L766
	.byte	5
	.word	.L313,.L758
	.byte	6
	.byte	'EthLocalCtrlCfgPtr',0,1,161,51,46
	.word	.L754,.L767
	.byte	6
	.byte	'AddressRegVal',0,1,162,51,10
	.word	.L768,.L769
	.byte	6
	.byte	'GmiiBusyBitVal',0,1,163,51,10
	.word	.L768,.L770
	.byte	6
	.byte	'GmiiBusyBitWaitTicks',0,1,164,51,10
	.word	.L768,.L771
	.byte	6
	.byte	'BaseSTMTick',0,1,165,51,10
	.word	.L768,.L772
	.byte	6
	.byte	'CurrSTMTick',0,1,166,51,10
	.word	.L768,.L773
	.byte	6
	.byte	'DelayTickResolution',0,1,167,51,10
	.word	.L768,.L774
	.byte	6
	.byte	'EthCtrlAddPtr',0,1,168,51,13
	.word	.L744,.L775
	.byte	6
	.byte	'RetValue',0,1,169,51,18
	.word	.L756,.L776
	.byte	6
	.byte	'IsTimeExpired',0,1,173,51,11
	.word	.L756,.L777
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('Eth_17_GEthMacV2_ReadMii')
	.sect	'.debug_abbrev'
.L425:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6
	.byte	52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('Eth_17_GEthMacV2_ReadMii')
	.sect	'.debug_line'
.L426:
	.word	.L2247-.L2246
.L2246:
	.half	3
	.word	.L2249-.L2248
.L2248:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.c',0,0,0,0,0
.L2249:
	.byte	5,16,7,0,5,2
	.word	.L313
	.byte	3,155,51,1,5,12,9
	.half	.L1541-.L313
	.byte	3,21,1,5,21,9
	.half	.L1542-.L1541
	.byte	3,43,1,5,53,9
	.half	.L1543-.L1542
	.byte	1,5,61,9
	.half	.L1545-.L1543
	.byte	3,3,1,5,26,9
	.half	.L1539-.L1545
	.byte	3,4,1,5,70,9
	.half	.L1547-.L1539
	.byte	1,5,24,9
	.half	.L2250-.L1547
	.byte	3,2,1,5,69,9
	.half	.L2251-.L2250
	.byte	1,5,74,9
	.half	.L2252-.L2251
	.byte	3,127,1,5,44,9
	.half	.L2253-.L2252
	.byte	3,3,1,5,60,9
	.half	.L2254-.L2253
	.byte	1,5,75,9
	.half	.L2255-.L2254
	.byte	3,127,1,5,39,9
	.half	.L1548-.L2255
	.byte	3,6,1,5,51,9
	.half	.L2256-.L1548
	.byte	3,7,1,5,21,9
	.half	.L1546-.L2256
	.byte	3,2,1,5,55,9
	.half	.L2257-.L1546
	.byte	1,5,29,9
	.half	.L1551-.L2257
	.byte	3,3,1,5,27,9
	.half	.L2258-.L1551
	.byte	3,2,1,5,36,9
	.half	.L1552-.L2258
	.byte	3,4,1,5,17,9
	.half	.L1550-.L1552
	.byte	3,1,1,5,19,9
	.half	.L1554-.L1550
	.byte	3,1,1,5,65,9
	.half	.L40-.L1554
	.byte	3,4,1,5,34,9
	.half	.L2259-.L40
	.byte	3,3,1,5,10,9
	.half	.L1553-.L2259
	.byte	1,5,26,7,9
	.half	.L2260-.L1553
	.byte	3,2,1,5,23,7,9
	.half	.L2261-.L2260
	.byte	3,3,1,5,38,9
	.half	.L41-.L2261
	.byte	3,4,1,5,12,9
	.half	.L1557-.L41
	.byte	3,2,1,5,27,7,9
	.half	.L2262-.L1557
	.byte	3,1,1,5,5,7,9
	.half	.L43-.L2262
	.byte	3,6,1,5,59,7,9
	.half	.L2263-.L43
	.byte	3,8,1,5,18,9
	.half	.L1556-.L2263
	.byte	1,5,57,9
	.half	.L2264-.L1556
	.byte	3,5,1,5,16,9
	.half	.L1558-.L2264
	.byte	3,4,1,5,3,9
	.half	.L44-.L1558
	.byte	3,3,1,5,1,9
	.half	.L1562-.L44
	.byte	3,1,1,7,9
	.half	.L428-.L1562
	.byte	0,1,1
.L2247:
	.sdecl	'.debug_ranges',debug,cluster('Eth_17_GEthMacV2_ReadMii')
	.sect	'.debug_ranges'
.L427:
	.word	-1,.L313,0,.L428-.L313,0,0
	.sdecl	'.debug_info',debug,cluster('Eth_17_GEthMacV2_WriteMii')
	.sect	'.debug_info'
.L429:
	.word	612
	.half	3
	.word	.L430
	.byte	4,1
	.byte	'..\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1
	.word	.L432,.L431
	.byte	2
	.word	.L410
	.byte	3
	.byte	'Eth_17_GEthMacV2_WriteMii',0,1,252,49,16
	.word	.L756
	.byte	1,1,1
	.word	.L311,.L778,.L310
	.byte	4
	.byte	'CtrlIdx',0,1,252,49,54
	.word	.L779,.L780
	.byte	4
	.byte	'TrcvIdx',0,1,253,49,29
	.word	.L781,.L782
	.byte	4
	.byte	'RegIdx',0,1,253,49,50
	.word	.L783,.L784
	.byte	4
	.byte	'RegVal',0,1,253,49,71
	.word	.L785,.L786
	.byte	5
	.word	.L311,.L778
	.byte	6
	.byte	'EthLocalCtrlCfgPtr',0,1,255,49,46
	.word	.L754,.L787
	.byte	6
	.byte	'AddressRegVal',0,1,128,50,10
	.word	.L768,.L788
	.byte	6
	.byte	'GmiiBusyBitVal',0,1,129,50,10
	.word	.L768,.L789
	.byte	6
	.byte	'GmiiBusyBitWaitTicks',0,1,130,50,10
	.word	.L768,.L790
	.byte	6
	.byte	'BaseSTMTick',0,1,131,50,10
	.word	.L768,.L791
	.byte	6
	.byte	'CurrSTMTick',0,1,132,50,10
	.word	.L768,.L792
	.byte	6
	.byte	'DelayTickResolution',0,1,133,50,10
	.word	.L768,.L793
	.byte	6
	.byte	'EthCtrlAddPtr',0,1,134,50,13
	.word	.L744,.L794
	.byte	6
	.byte	'RetValue',0,1,135,50,18
	.word	.L756,.L795
	.byte	6
	.byte	'IsTimeExpired',0,1,139,50,11
	.word	.L756,.L796
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('Eth_17_GEthMacV2_WriteMii')
	.sect	'.debug_abbrev'
.L430:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6
	.byte	52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('Eth_17_GEthMacV2_WriteMii')
	.sect	'.debug_line'
.L431:
	.word	.L2266-.L2265
.L2265:
	.half	3
	.word	.L2268-.L2267
.L2267:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.c',0,0,0,0,0
.L2268:
	.byte	5,16,7,0,5,2
	.word	.L311
	.byte	3,251,49,1,5,12,9
	.half	.L1517-.L311
	.byte	3,19,1,5,21,9
	.half	.L1519-.L1517
	.byte	3,31,1,5,53,9
	.half	.L2269-.L1519
	.byte	1,5,61,9
	.half	.L1520-.L2269
	.byte	3,3,1,5,36,9
	.half	.L1515-.L1520
	.byte	3,4,1,5,25,9
	.half	.L1522-.L1515
	.byte	3,7,1,5,69,9
	.half	.L1523-.L1522
	.byte	1,5,23,9
	.half	.L1524-.L1523
	.byte	3,2,1,5,68,9
	.half	.L1525-.L1524
	.byte	1,5,74,9
	.half	.L2270-.L1525
	.byte	3,127,1,5,43,9
	.half	.L2271-.L2270
	.byte	3,3,1,5,59,9
	.half	.L2272-.L2271
	.byte	1,5,73,9
	.half	.L2273-.L2272
	.byte	3,127,1,5,39,9
	.half	.L1526-.L2273
	.byte	3,6,1,5,51,9
	.half	.L2274-.L1526
	.byte	3,4,1,5,23,9
	.half	.L1521-.L2274
	.byte	3,3,1,5,57,9
	.half	.L2275-.L1521
	.byte	1,5,29,9
	.half	.L1529-.L2275
	.byte	3,3,1,5,27,9
	.half	.L2276-.L1529
	.byte	3,2,1,5,36,9
	.half	.L1518-.L2276
	.byte	3,4,1,5,17,9
	.half	.L1528-.L1518
	.byte	3,1,1,5,19,9
	.half	.L1531-.L1528
	.byte	3,1,1,5,65,9
	.half	.L34-.L1531
	.byte	3,4,1,5,34,9
	.half	.L2277-.L34
	.byte	3,3,1,5,10,9
	.half	.L1530-.L2277
	.byte	1,5,28,7,9
	.half	.L2278-.L1530
	.byte	3,2,1,5,23,7,9
	.half	.L2279-.L2278
	.byte	3,3,1,5,38,9
	.half	.L35-.L2279
	.byte	3,4,1,5,12,9
	.half	.L1533-.L35
	.byte	3,2,1,5,27,7,9
	.half	.L2280-.L1533
	.byte	3,1,1,5,5,7,9
	.half	.L37-.L2280
	.byte	3,6,1,5,52,7,9
	.half	.L1535-.L37
	.byte	3,5,1,5,16,9
	.half	.L1534-.L1535
	.byte	3,4,1,5,3,9
	.half	.L38-.L1534
	.byte	3,4,1,5,1,9
	.half	.L1538-.L38
	.byte	3,1,1,7,9
	.half	.L433-.L1538
	.byte	0,1,1
.L2266:
	.sdecl	'.debug_ranges',debug,cluster('Eth_17_GEthMacV2_WriteMii')
	.sect	'.debug_ranges'
.L432:
	.word	-1,.L311,0,.L433-.L311,0,0
	.sdecl	'.debug_info',debug,cluster('Eth_17_GEthMacV2_Init')
	.sect	'.debug_info'
.L434:
	.word	477
	.half	3
	.word	.L435
	.byte	4,1
	.byte	'..\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1
	.word	.L437,.L436
	.byte	2
	.word	.L410
	.byte	3
	.byte	'Eth_17_GEthMacV2_Init',0,1,175,42,6,1,1,1
	.word	.L301,.L797,.L300
	.byte	4
	.byte	'CfgPtr',0,1,175,42,69
	.word	.L798,.L799
	.byte	5
	.word	.L301,.L797
	.byte	6
	.byte	'RegVal',0,1,177,42,10
	.word	.L768,.L800
	.byte	6
	.byte	'CoreId',0,1,178,42,10
	.word	.L768,.L801
	.byte	6
	.byte	'EthLocalCoreCfgPtr',0,1,179,42,42
	.word	.L802,.L803
	.byte	6
	.byte	'EthLocalCtrlCfgPtr',0,1,180,42,46
	.word	.L754,.L804
	.byte	6
	.byte	'EthLocalCoreStatusPtr',0,1,181,42,36
	.word	.L805,.L806
	.byte	6
	.byte	'EthCtrlAddPtr',0,1,182,42,13
	.word	.L744,.L807
	.byte	6
	.byte	'RetValue',0,1,183,42,18
	.word	.L756,.L808
	.byte	6
	.byte	'ControllerIdx',0,1,187,42,9
	.word	.L756,.L809
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('Eth_17_GEthMacV2_Init')
	.sect	'.debug_abbrev'
.L435:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('Eth_17_GEthMacV2_Init')
	.sect	'.debug_line'
.L436:
	.word	.L2282-.L2281
.L2281:
	.half	3
	.word	.L2284-.L2283
.L2283:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.c',0,0,0,0,0
.L2284:
	.byte	5,6,7,0,5,2
	.word	.L301
	.byte	3,174,42,1,5,28,9
	.half	.L1425-.L301
	.byte	3,14,1,5,10,9
	.half	.L1424-.L1425
	.byte	1,5,12,9
	.half	.L1427-.L1424
	.byte	3,1,1,5,5,9
	.half	.L1428-.L1427
	.byte	3,19,1,5,32,9
	.half	.L2285-.L1428
	.byte	1,5,64,9
	.half	.L2286-.L2285
	.byte	3,3,1,5,44,9
	.half	.L1429-.L2286
	.byte	3,3,1,5,29,9
	.half	.L1431-.L1429
	.byte	3,3,1,5,59,9
	.half	.L2287-.L1431
	.byte	1,5,7,9
	.half	.L1432-.L2287
	.byte	3,3,1,5,41,9
	.half	.L2288-.L1432
	.byte	1,5,39,9
	.half	.L2289-.L2288
	.byte	3,1,1,5,51,9
	.half	.L1433-.L2289
	.byte	3,127,1,5,23,9
	.half	.L2290-.L1433
	.byte	3,4,1,5,53,9
	.half	.L1434-.L2290
	.byte	3,1,1,5,64,9
	.half	.L3-.L1434
	.byte	3,4,1,5,47,9
	.half	.L2291-.L3
	.byte	3,127,1,5,45,9
	.half	.L2292-.L2291
	.byte	3,1,1,9
	.half	.L2293-.L2292
	.byte	3,127,1,5,39,9
	.half	.L2294-.L2293
	.byte	3,4,1,5,74,9
	.half	.L1437-.L2294
	.byte	3,3,1,5,23,9
	.half	.L2295-.L1437
	.byte	1,5,55,9
	.half	.L2296-.L2295
	.byte	1,5,7,9
	.half	.L1438-.L2296
	.byte	3,7,1,5,44,9
	.half	.L2297-.L1438
	.byte	3,3,1,5,7,9
	.half	.L2298-.L2297
	.byte	3,6,1,5,30,7,9
	.half	.L2299-.L2298
	.byte	3,5,1,5,9,9
	.half	.L2300-.L2299
	.byte	1,5,51,7,9
	.half	.L2301-.L2300
	.byte	3,10,1,5,18,9
	.half	.L5-.L2301
	.byte	3,3,1,5,9,9
	.half	.L2302-.L5
	.byte	3,1,1,9
	.half	.L4-.L2302
	.byte	3,8,1,5,30,9
	.half	.L2303-.L4
	.byte	3,12,1,5,9,9
	.half	.L2304-.L2303
	.byte	1,5,51,7,9
	.half	.L2305-.L2304
	.byte	3,8,1,5,25,9
	.half	.L7-.L2305
	.byte	3,4,1,5,28,9
	.half	.L2306-.L7
	.byte	3,1,1,5,68,9
	.half	.L2307-.L2306
	.byte	3,178,127,1,5,63,9
	.half	.L2-.L2307
	.byte	3,127,1,5,53,9
	.half	.L2308-.L2
	.byte	3,1,1,5,5,7,9
	.half	.L6-.L2308
	.byte	3,213,0,1,5,9,7,9
	.half	.L2309-.L6
	.byte	3,5,1,5,43,9
	.half	.L2310-.L2309
	.byte	1,5,39,9
	.half	.L2311-.L2310
	.byte	3,1,1,5,53,9
	.half	.L2312-.L2311
	.byte	3,127,1,5,1,9
	.half	.L8-.L2312
	.byte	3,4,1,7,9
	.half	.L438-.L8
	.byte	0,1,1
.L2282:
	.sdecl	'.debug_ranges',debug,cluster('Eth_17_GEthMacV2_Init')
	.sect	'.debug_ranges'
.L437:
	.word	-1,.L301,0,.L438-.L301,0,0
	.sdecl	'.debug_info',debug,cluster('Eth_17_GEthMacV2_ProvideTxBuffer')
	.sect	'.debug_info'
.L439:
	.word	860
	.half	3
	.word	.L440
	.byte	4,1
	.byte	'..\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1
	.word	.L442,.L441
	.byte	2
	.word	.L410
	.byte	3
	.byte	'Eth_17_GEthMacV2_ProvideTxBuffer',0,1,232,45,19
	.word	.L810
	.byte	1,1,1
	.word	.L305,.L811,.L304
	.byte	4
	.byte	'CtrlIdx',0,1,232,45,64
	.word	.L812,.L813
	.byte	4
	.byte	'Priority',0,1,233,45,58
	.word	.L814,.L815
	.byte	4
	.byte	'BufIdxPtr',0,1,234,45,68
	.word	.L816,.L817
	.byte	4
	.byte	'BufPtr',0,1,235,45,60
	.word	.L818,.L819
	.byte	4
	.byte	'LenBytePtr',0,1,236,45,60
	.word	.L820,.L821
	.byte	5
	.word	.L305,.L811
	.byte	6
	.byte	'BufferStatus',0,1,241,45,21
	.word	.L810,.L822
	.byte	6
	.byte	'TxBuffTablePtr',0,1,242,45,37
	.word	.L823,.L824
	.byte	6
	.byte	'CnfrmTxDescTablePtr',0,1,243,45,40
	.word	.L825,.L826
	.byte	6
	.byte	'DescStatus',0,1,244,45,10
	.word	.L768,.L827
	.byte	6
	.byte	'EthLocalCtrlCfgPtr',0,1,245,45,46
	.word	.L754,.L828
	.byte	6
	.byte	'EthLocalCoreStatusPtr',0,1,246,45,42
	.word	.L752,.L829
	.byte	6
	.byte	'EthLocalBuffDescPtr',0,1,247,45,40
	.word	.L830,.L831
	.byte	6
	.byte	'TxBuffBasePtr',0,1,249,45,25
	.word	.L832,.L833
	.byte	6
	.byte	'TxBufLengthAligned',0,1,250,45,10
	.word	.L834,.L835
	.byte	6
	.byte	'CurrTxBufferIdx',0,1,251,45,10
	.word	.L834,.L836
	.byte	6
	.byte	'TxBufLengthConfig',0,1,253,45,10
	.word	.L834,.L837
	.byte	6
	.byte	'TxDescCnfrmIdx',0,1,254,45,10
	.word	.L834,.L838
	.byte	6
	.byte	'BufMapIdx',0,1,255,45,10
	.word	.L834,.L839
	.byte	6
	.byte	'PrioMapIdx',0,1,128,46,9
	.word	.L756,.L840
	.byte	6
	.byte	'FifoIdx',0,1,129,46,9
	.word	.L756,.L841
	.byte	6
	.byte	'EmptyQSt',0,1,130,46,11
	.word	.L756,.L842
	.byte	7
	.word	.L843,.L844,.L845
	.byte	8
	.word	.L846,.L847
	.byte	8
	.word	.L848,.L849
	.byte	9
	.word	.L850,.L844,.L845
	.byte	0,0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('Eth_17_GEthMacV2_ProvideTxBuffer')
	.sect	'.debug_abbrev'
.L440:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6
	.byte	52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,7,29,1,49,16,17,1,18,1,0,0,8,5,0,49,16,2,6,0,0,9,11,0,49,16,17
	.byte	1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('Eth_17_GEthMacV2_ProvideTxBuffer')
	.sect	'.debug_line'
.L441:
	.word	.L2314-.L2313
.L2313:
	.half	3
	.word	.L2316-.L2315
.L2315:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.c',0,0,0,0,0
.L2316:
	.byte	5,19,7,0,5,2
	.word	.L305
	.byte	3,231,45,1,5,34,9
	.half	.L1475-.L305
	.byte	3,9,1,5,64,9
	.half	.L1476-.L1475
	.byte	3,44,1,5,48,9
	.half	.L1468-.L1476
	.byte	3,2,1,5,61,9
	.half	.L1479-.L1468
	.byte	3,3,1,5,24,9
	.half	.L1478-.L1479
	.byte	1,5,36,9
	.half	.L1482-.L1478
	.byte	3,3,1,5,57,9
	.half	.L1481-.L1482
	.byte	1,5,50,9
	.half	.L1470-.L1481
	.byte	3,2,1,5,33,9
	.half	.L1472-.L1470
	.byte	1,5,50,9
	.half	.L2317-.L1472
	.byte	1,5,62,9
	.half	.L2318-.L2317
	.byte	1,5,43,9
	.half	.L1483-.L2318
	.byte	3,9,1,5,41,9
	.half	.L2319-.L1483
	.byte	3,2,1,5,44,9
	.half	.L2320-.L2319
	.byte	3,1,1,5,53,9
	.half	.L2321-.L2320
	.byte	1,5,47,9
	.half	.L1485-.L2321
	.byte	3,2,1,5,69,9
	.half	.L2322-.L1485
	.byte	1,5,59,9
	.half	.L2323-.L2322
	.byte	3,1,1,5,29,9
	.half	.L1487-.L2323
	.byte	3,6,1,5,9,9
	.half	.L2324-.L1487
	.byte	1,5,29,7,9
	.half	.L2325-.L2324
	.byte	3,1,1,5,48,9
	.half	.L2326-.L2325
	.byte	1,5,53,7,9
	.half	.L2327-.L2326
	.byte	3,3,1,5,45,9
	.half	.L1489-.L2327
	.byte	3,3,1,5,48,9
	.half	.L2328-.L1489
	.byte	3,1,1,5,57,9
	.half	.L2329-.L2328
	.byte	1,5,24,9
	.half	.L1491-.L2329
	.byte	3,5,1,5,7,9
	.half	.L2330-.L1491
	.byte	1,5,41,7,9
	.half	.L2331-.L2330
	.byte	3,2,1,5,58,9
	.half	.L2332-.L2331
	.byte	1,5,46,9
	.half	.L2333-.L2332
	.byte	3,1,1,5,45,9
	.half	.L1486-.L2333
	.byte	1,5,61,9
	.half	.L2334-.L1486
	.byte	1,5,9,9
	.half	.L1492-.L2334
	.byte	3,5,1,5,51,7,9
	.half	.L2335-.L1492
	.byte	3,8,1,5,49,9
	.half	.L1493-.L2335
	.byte	1,5,38,9
	.half	.L2336-.L1493
	.byte	3,2,1,5,68,9
	.half	.L2337-.L2336
	.byte	3,9,1,5,30,9
	.half	.L2338-.L2337
	.byte	3,1,1,5,62,9
	.half	.L2339-.L2338
	.byte	1,5,34,9
	.half	.L2340-.L2339
	.byte	3,1,1,5,43,9
	.half	.L1488-.L2340
	.byte	1,5,34,9
	.half	.L2341-.L1488
	.byte	3,1,1,5,43,9
	.half	.L2342-.L2341
	.byte	1,5,28,9
	.half	.L2343-.L2342
	.byte	3,1,1,5,74,9
	.half	.L2344-.L2343
	.byte	3,127,1,5,28,9
	.half	.L2345-.L2344
	.byte	3,1,1,5,40,9
	.half	.L2346-.L2345
	.byte	1,5,65,9
	.half	.L1490-.L2346
	.byte	3,7,1,5,36,9
	.half	.L2347-.L1490
	.byte	3,1,1,5,45,9
	.half	.L2348-.L2347
	.byte	1,5,50,9
	.half	.L2349-.L2348
	.byte	3,1,1,5,33,9
	.half	.L2350-.L2349
	.byte	1,5,50,9
	.half	.L2351-.L2350
	.byte	1,5,62,9
	.half	.L2352-.L2351
	.byte	1,5,20,9
	.half	.L844-.L2352
	.byte	3,195,36,1,5,25,9
	.half	.L2353-.L844
	.byte	1,5,43,9
	.half	.L845-.L2353
	.byte	3,186,91,1,5,42,9
	.half	.L24-.L845
	.byte	3,11,1,5,41,9
	.half	.L2354-.L24
	.byte	3,4,1,5,43,9
	.half	.L2355-.L2354
	.byte	3,127,1,5,41,9
	.half	.L2356-.L2355
	.byte	3,1,1,5,53,9
	.half	.L2357-.L2356
	.byte	1,5,18,9
	.half	.L1494-.L2357
	.byte	3,10,1,5,52,9
	.half	.L2358-.L1494
	.byte	1,5,5,9
	.half	.L1495-.L2358
	.byte	1,5,19,7,9
	.half	.L2359-.L1495
	.byte	3,8,1,5,20,9
	.half	.L2360-.L2359
	.byte	3,8,1,5,62,9
	.half	.L2361-.L2360
	.byte	3,122,1,5,43,9
	.half	.L28-.L2361
	.byte	3,17,1,5,64,9
	.half	.L2362-.L28
	.byte	3,5,1,5,48,9
	.half	.L2363-.L2362
	.byte	3,1,1,5,57,9
	.half	.L2364-.L2363
	.byte	1,5,7,9
	.half	.L1496-.L2364
	.byte	3,2,1,5,74,7,9
	.half	.L2365-.L1496
	.byte	3,21,1,5,30,9
	.half	.L2366-.L2365
	.byte	3,1,1,5,61,9
	.half	.L2367-.L2366
	.byte	1,5,34,9
	.half	.L2368-.L2367
	.byte	3,1,1,5,43,9
	.half	.L2369-.L2368
	.byte	1,5,34,9
	.half	.L2370-.L2369
	.byte	3,1,1,5,43,9
	.half	.L2371-.L2370
	.byte	1,5,32,9
	.half	.L2372-.L2371
	.byte	3,1,1,5,73,9
	.half	.L2373-.L2372
	.byte	3,127,1,5,32,9
	.half	.L2374-.L2373
	.byte	3,1,1,5,44,9
	.half	.L2375-.L2374
	.byte	1,5,25,9
	.half	.L1497-.L2375
	.byte	3,124,1,5,44,9
	.half	.L1477-.L1497
	.byte	3,9,1,5,42,9
	.half	.L1498-.L1477
	.byte	3,4,1,5,75,9
	.half	.L2376-.L1498
	.byte	1,5,20,9
	.half	.L2377-.L2376
	.byte	1,5,46,9
	.half	.L2378-.L2377
	.byte	3,9,1,5,65,9
	.half	.L1501-.L2378
	.byte	1,5,59,9
	.half	.L2379-.L1501
	.byte	3,1,1,5,44,9
	.half	.L1502-.L2379
	.byte	3,6,1,5,42,9
	.half	.L2380-.L1502
	.byte	1,5,46,9
	.half	.L2381-.L2380
	.byte	3,2,1,5,62,9
	.half	.L2382-.L2381
	.byte	1,5,48,9
	.half	.L1503-.L2382
	.byte	3,3,1,9
	.half	.L1484-.L1503
	.byte	3,127,1,9
	.half	.L2383-.L1484
	.byte	3,1,1,5,60,9
	.half	.L2384-.L2383
	.byte	1,5,36,9
	.half	.L1505-.L2384
	.byte	3,24,1,5,50,9
	.half	.L1506-.L1505
	.byte	1,5,27,9
	.half	.L1507-.L1506
	.byte	3,2,1,5,17,9
	.half	.L2385-.L1507
	.byte	3,126,1,5,38,9
	.half	.L2386-.L2385
	.byte	3,4,1,5,36,9
	.half	.L2387-.L2386
	.byte	1,5,22,9
	.half	.L2388-.L2387
	.byte	3,5,1,5,60,9
	.half	.L1499-.L2388
	.byte	3,65,1,5,44,9
	.half	.L30-.L1499
	.byte	3,197,0,1,5,3,9
	.half	.L29-.L30
	.byte	3,5,1,5,1,9
	.half	.L1508-.L29
	.byte	3,1,1,7,9
	.half	.L443-.L1508
	.byte	0,1,1
.L2314:
	.sdecl	'.debug_ranges',debug,cluster('Eth_17_GEthMacV2_ProvideTxBuffer')
	.sect	'.debug_ranges'
.L442:
	.word	-1,.L305,0,.L443-.L305,0,0
	.sdecl	'.debug_info',debug,cluster('Eth_17_GEthMacV2_Transmit')
	.sect	'.debug_info'
.L444:
	.word	465
	.half	3
	.word	.L445
	.byte	4,1
	.byte	'..\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1
	.word	.L447,.L446
	.byte	2
	.word	.L410
	.byte	3
	.byte	'Eth_17_GEthMacV2_Transmit',0,1,201,53,16
	.word	.L756
	.byte	1,1,1
	.word	.L317,.L851,.L316
	.byte	4
	.byte	'CtrlIdx',0,1,202,53,26
	.word	.L852,.L853
	.byte	4
	.byte	'BufIdx',0,1,202,53,56
	.word	.L854,.L855
	.byte	4
	.byte	'FrameType',0,1,203,53,34
	.word	.L856,.L857
	.byte	4
	.byte	'TxConfirmation',0,1,203,53,59
	.word	.L858,.L859
	.byte	4
	.byte	'LenByte',0,1,204,53,27
	.word	.L860,.L861
	.byte	4
	.byte	'PhysAddrPtr',0,1,204,53,55
	.word	.L862,.L863
	.byte	5
	.word	.L317,.L851
	.byte	6
	.byte	'EthLocalCoreStatusPtr',0,1,206,53,42
	.word	.L752,.L864
	.byte	6
	.byte	'DevError',0,1,214,53,9
	.word	.L756,.L865
	.byte	6
	.byte	'RetVal',0,1,215,53,18
	.word	.L756,.L866
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('Eth_17_GEthMacV2_Transmit')
	.sect	'.debug_abbrev'
.L445:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6
	.byte	52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('Eth_17_GEthMacV2_Transmit')
	.sect	'.debug_line'
.L446:
	.word	.L2390-.L2389
.L2389:
	.half	3
	.word	.L2392-.L2391
.L2391:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.c',0,0,0,0,0
.L2392:
	.byte	5,16,7,0,5,2
	.word	.L317
	.byte	3,200,53,1,5,64,9
	.half	.L1572-.L317
	.byte	3,153,1,1,5,47,9
	.half	.L1568-.L1572
	.byte	3,5,1,9
	.half	.L2393-.L1568
	.byte	3,1,1,5,3,9
	.half	.L1573-.L2393
	.byte	3,5,1,5,51,7,9
	.half	.L2394-.L1573
	.byte	3,8,1,5,60,9
	.half	.L1576-.L2394
	.byte	1,5,12,9
	.half	.L47-.L1576
	.byte	3,6,1,5,1,9
	.half	.L1575-.L47
	.byte	3,4,1,7,9
	.half	.L448-.L1575
	.byte	0,1,1
.L2390:
	.sdecl	'.debug_ranges',debug,cluster('Eth_17_GEthMacV2_Transmit')
	.sect	'.debug_ranges'
.L447:
	.word	-1,.L317,0,.L448-.L317,0,0
	.sdecl	'.debug_info',debug,cluster('Eth_17_GEthMacV2_Receive')
	.sect	'.debug_info'
.L449:
	.word	507
	.half	3
	.word	.L450
	.byte	4,1
	.byte	'..\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1
	.word	.L452,.L451
	.byte	2
	.word	.L410
	.byte	3
	.byte	'Eth_17_GEthMacV2_Receive',0,1,165,55,6,1,1,1
	.word	.L319,.L867,.L318
	.byte	4
	.byte	'CtrlIdx',0,1,165,55,43
	.word	.L868,.L869
	.byte	4
	.byte	'FifoIdx',0,1,166,55,43
	.word	.L870,.L871
	.byte	4
	.byte	'RxStatusPtr',0,1,167,55,55
	.word	.L872,.L873
	.byte	5
	.word	.L319,.L867
	.byte	6
	.byte	'EthLocalCtrlCfgPtr',0,1,169,55,46
	.word	.L754,.L874
	.byte	6
	.byte	'EthLocalCoreStatusPtr',0,1,170,55,42
	.word	.L752,.L875
	.byte	6
	.byte	'EthCtrlAddPtr',0,1,171,55,13
	.word	.L744,.L876
	.byte	6
	.byte	'FrameNofityStatus',0,1,172,55,9
	.word	.L756,.L877
	.byte	6
	.byte	'IntEnabled',0,1,173,55,9
	.word	.L756,.L878
	.byte	6
	.byte	'ChnlIdx',0,1,174,55,9
	.word	.L756,.L879
	.byte	6
	.byte	'NxtFrmAvlbl',0,1,175,55,11
	.word	.L756,.L880
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('Eth_17_GEthMacV2_Receive')
	.sect	'.debug_abbrev'
.L450:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('Eth_17_GEthMacV2_Receive')
	.sect	'.debug_line'
.L451:
	.word	.L2396-.L2395
.L2395:
	.half	3
	.word	.L2398-.L2397
.L2397:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.c',0,0,0,0,0
.L2398:
	.byte	5,6,7,0,5,2
	.word	.L319
	.byte	3,164,55,1,5,20,9
	.half	.L1581-.L319
	.byte	3,231,0,1,5,18,9
	.half	.L2399-.L1581
	.byte	1,5,61,9
	.half	.L2400-.L2399
	.byte	3,3,1,5,24,9
	.half	.L1580-.L2400
	.byte	1,5,64,9
	.half	.L1583-.L1580
	.byte	3,3,1,5,27,9
	.half	.L1582-.L1583
	.byte	1,5,21,9
	.half	.L1587-.L1582
	.byte	3,3,1,5,53,9
	.half	.L1588-.L1587
	.byte	1,5,33,9
	.half	.L1590-.L1588
	.byte	3,2,1,5,54,9
	.half	.L1591-.L1590
	.byte	1,5,45,9
	.half	.L1593-.L1591
	.byte	3,2,1,5,65,9
	.half	.L2401-.L1593
	.byte	1,5,49,9
	.half	.L2402-.L2401
	.byte	3,1,1,5,5,9
	.half	.L1595-.L2402
	.byte	3,6,1,5,68,7,9
	.half	.L1597-.L1595
	.byte	3,5,1,5,7,9
	.half	.L1599-.L1597
	.byte	3,5,1,5,71,7,9
	.half	.L1601-.L1599
	.byte	3,8,1,5,9,9
	.half	.L1600-.L1601
	.byte	3,2,1,5,26,7,9
	.half	.L2403-.L1600
	.byte	3,5,1,5,24,9
	.half	.L2404-.L2403
	.byte	1,5,58,9
	.half	.L2405-.L2404
	.byte	1,5,26,9
	.half	.L52-.L2405
	.byte	3,8,1,5,24,9
	.half	.L2406-.L52
	.byte	1,5,9,9
	.half	.L2407-.L2406
	.byte	3,122,1,5,24,9
	.half	.L51-.L2407
	.byte	3,14,1,5,22,9
	.half	.L1596-.L51
	.byte	1,5,29,9
	.half	.L53-.L1596
	.byte	3,14,1,5,28,9
	.half	.L1594-.L53
	.byte	1,5,40,9
	.half	.L2408-.L1594
	.byte	3,1,1,5,56,9
	.half	.L2409-.L2408
	.byte	1,5,8,9
	.half	.L1603-.L2409
	.byte	3,1,1,5,53,9
	.half	.L1605-.L1603
	.byte	1,5,36,9
	.half	.L1606-.L1605
	.byte	1,5,53,9
	.half	.L1585-.L1606
	.byte	1,5,62,9
	.half	.L2410-.L1585
	.byte	1,5,17,9
	.half	.L2411-.L2410
	.byte	1,5,60,9
	.half	.L2412-.L2411
	.byte	3,126,1,5,1,9
	.half	.L50-.L2412
	.byte	3,5,1,7,9
	.half	.L453-.L50
	.byte	0,1,1
.L2396:
	.sdecl	'.debug_ranges',debug,cluster('Eth_17_GEthMacV2_Receive')
	.sect	'.debug_ranges'
.L452:
	.word	-1,.L319,0,.L453-.L319,0,0
	.sdecl	'.debug_info',debug,cluster('Eth_17_GEthMacV2_GetPhysAddr')
	.sect	'.debug_info'
.L454:
	.word	389
	.half	3
	.word	.L455
	.byte	4,1
	.byte	'..\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1
	.word	.L457,.L456
	.byte	2
	.word	.L410
	.byte	3
	.byte	'Eth_17_GEthMacV2_GetPhysAddr',0,1,154,49,6,1,1,1
	.word	.L309,.L881,.L308
	.byte	4
	.byte	'CtrlIdx',0,1,154,49,47
	.word	.L882,.L883
	.byte	4
	.byte	'PhysAddrPtr',0,1,154,49,69
	.word	.L884,.L885
	.byte	5
	.word	.L309,.L881
	.byte	6
	.word	.L886,.L309,.L887
	.byte	7
	.word	.L888,.L889
	.byte	7
	.word	.L890,.L891
	.byte	8
	.word	.L892,.L309,.L887
	.byte	9
	.byte	'DataVal',0,1,218,82,10
	.word	.L768,.L893
	.byte	9
	.byte	'EthCtrlAddPtr',0,1,219,82,19
	.word	.L894,.L895
	.byte	0,0,0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('Eth_17_GEthMacV2_GetPhysAddr')
	.sect	'.debug_abbrev'
.L455:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,29,1,49
	.byte	16,17,1,18,1,0,0,7,5,0,49,16,2,6,0,0,8,11,1,49,16,17,1,18,1,0,0,9,52,0,3,8,58,15,59,15,57,15,73,16,2,6
	.byte	0,0,0
	.sdecl	'.debug_line',debug,cluster('Eth_17_GEthMacV2_GetPhysAddr')
	.sect	'.debug_line'
.L456:
	.word	.L2414-.L2413
.L2413:
	.half	3
	.word	.L2416-.L2415
.L2415:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.c',0,0,0,0,0
.L2416:
	.byte	5,19,7,0,5,2
	.word	.L309
	.byte	3,221,210,0,1,5,51,9
	.half	.L2417-.L309
	.byte	1,5,54,9
	.half	.L1512-.L2417
	.byte	3,6,1,5,36,9
	.half	.L1513-.L1512
	.byte	3,3,1,5,17,9
	.half	.L2418-.L1513
	.byte	1,9
	.half	.L2419-.L2418
	.byte	3,2,1,5,53,9
	.half	.L2420-.L2419
	.byte	3,3,1,5,35,9
	.half	.L1514-.L2420
	.byte	3,2,1,5,17,9
	.half	.L2421-.L1514
	.byte	1,5,35,9
	.half	.L2422-.L2421
	.byte	3,2,1,5,17,9
	.half	.L2423-.L2422
	.byte	1,5,35,9
	.half	.L2424-.L2423
	.byte	3,2,1,5,17,9
	.half	.L2425-.L2424
	.byte	1,9
	.half	.L2426-.L2425
	.byte	3,2,1,5,1,9
	.half	.L887-.L2426
	.byte	3,230,94,1,7,9
	.half	.L458-.L887
	.byte	0,1,1
.L2414:
	.sdecl	'.debug_ranges',debug,cluster('Eth_17_GEthMacV2_GetPhysAddr')
	.sect	'.debug_ranges'
.L457:
	.word	-1,.L309,0,.L458-.L309,0,0
	.sdecl	'.debug_info',debug,cluster('Eth_17_GEthMacV2_TxConfirmation')
	.sect	'.debug_info'
.L459:
	.word	329
	.half	3
	.word	.L460
	.byte	4,1
	.byte	'..\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1
	.word	.L462,.L461
	.byte	2
	.word	.L410
	.byte	3
	.byte	'Eth_17_GEthMacV2_TxConfirmation',0,1,202,52,6,1,1,1
	.word	.L315,.L896,.L314
	.byte	4
	.byte	'CtrlIdx',0,1,202,52,50
	.word	.L897,.L898
	.byte	5
	.word	.L315,.L896
	.byte	6
	.byte	'EthLocalCtrlCfgPtr',0,1,204,52,46
	.word	.L754,.L899
	.byte	6
	.byte	'IntEnabled',0,1,209,52,9
	.word	.L756,.L900
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('Eth_17_GEthMacV2_TxConfirmation')
	.sect	'.debug_abbrev'
.L460:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('Eth_17_GEthMacV2_TxConfirmation')
	.sect	'.debug_line'
.L461:
	.word	.L2428-.L2427
.L2427:
	.half	3
	.word	.L2430-.L2429
.L2429:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.c',0,0,0,0,0
.L2430:
	.byte	5,6,7,0,5,2
	.word	.L315
	.byte	3,201,52,1,5,61,9
	.half	.L1564-.L315
	.byte	3,195,0,1,5,45,9
	.half	.L1563-.L1564
	.byte	3,3,1,5,65,9
	.half	.L2431-.L1563
	.byte	1,5,39,9
	.half	.L1565-.L2431
	.byte	3,1,1,5,5,9
	.half	.L2432-.L1565
	.byte	3,5,1,5,41,7,9
	.half	.L2433-.L2432
	.byte	3,5,1,5,1,9
	.half	.L46-.L2433
	.byte	3,3,1,7,9
	.half	.L463-.L46
	.byte	0,1,1
.L2428:
	.sdecl	'.debug_ranges',debug,cluster('Eth_17_GEthMacV2_TxConfirmation')
	.sect	'.debug_ranges'
.L462:
	.word	-1,.L315,0,.L463-.L315,0,0
	.sdecl	'.debug_info',debug,cluster('Eth_17_GEthMacV2_SetControllerMode')
	.sect	'.debug_info'
.L464:
	.word	463
	.half	3
	.word	.L465
	.byte	4,1
	.byte	'..\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1
	.word	.L467,.L466
	.byte	2
	.word	.L410
	.byte	3
	.byte	'Eth_17_GEthMacV2_SetControllerMode',0,1,220,43,16
	.word	.L756
	.byte	1,1,1
	.word	.L303,.L901,.L302
	.byte	4
	.byte	'CtrlIdx',0,1,220,43,63
	.word	.L902,.L903
	.byte	4
	.byte	'CtrlMode',0,1,221,43,70
	.word	.L904,.L905
	.byte	5
	.word	.L303,.L901
	.byte	6
	.byte	'CurrentMode',0,1,223,43,16
	.word	.L906,.L907
	.byte	6
	.byte	'RegVal',0,1,224,43,10
	.word	.L768,.L908
	.byte	6
	.byte	'EthLocalCtrlCfgPtr',0,1,225,43,46
	.word	.L754,.L909
	.byte	6
	.byte	'EthLocalCoreStatusPtr',0,1,226,43,36
	.word	.L805,.L910
	.byte	6
	.byte	'EthCtrlAddPtr',0,1,227,43,19
	.word	.L894,.L911
	.byte	6
	.byte	'RetValue',0,1,228,43,18
	.word	.L756,.L912
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('Eth_17_GEthMacV2_SetControllerMode')
	.sect	'.debug_abbrev'
.L465:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6
	.byte	52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('Eth_17_GEthMacV2_SetControllerMode')
	.sect	'.debug_line'
.L466:
	.word	.L2435-.L2434
.L2434:
	.half	3
	.word	.L2437-.L2436
.L2436:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.c',0,0,0,0,0
.L2437:
	.byte	5,16,7,0,5,2
	.word	.L303
	.byte	3,219,43,1,5,61,9
	.half	.L2438-.L303
	.byte	3,34,1,5,24,9
	.half	.L1439-.L2438
	.byte	1,5,64,9
	.half	.L1441-.L1439
	.byte	3,3,1,5,27,9
	.half	.L1440-.L1441
	.byte	1,5,72,9
	.half	.L1444-.L1440
	.byte	3,3,1,5,21,9
	.half	.L2439-.L1444
	.byte	1,5,53,9
	.half	.L2440-.L2439
	.byte	1,5,43,9
	.half	.L1445-.L2440
	.byte	3,4,1,5,5,9
	.half	.L2441-.L1445
	.byte	3,6,1,5,28,7,9
	.half	.L2442-.L2441
	.byte	3,6,1,5,7,9
	.half	.L2443-.L2442
	.byte	1,5,39,7,9
	.half	.L2444-.L2443
	.byte	3,8,1,5,26,9
	.half	.L1446-.L2444
	.byte	3,2,1,5,53,9
	.half	.L9-.L1446
	.byte	3,8,1,5,7,9
	.half	.L2445-.L9
	.byte	1,5,46,7,9
	.half	.L2446-.L2445
	.byte	3,11,1,5,53,9
	.half	.L12-.L2446
	.byte	3,7,1,5,7,9
	.half	.L2447-.L12
	.byte	1,5,9,7,9
	.half	.L1448-.L2447
	.byte	3,7,1,5,47,7,9
	.half	.L1449-.L1448
	.byte	3,4,1,5,11,9
	.half	.L1450-.L1449
	.byte	3,6,1,5,51,7,9
	.half	.L2448-.L1450
	.byte	3,3,1,5,41,9
	.half	.L1453-.L2448
	.byte	3,5,1,5,64,9
	.half	.L1455-.L1453
	.byte	3,3,1,5,75,9
	.half	.L1451-.L1455
	.byte	3,127,1,5,35,9
	.half	.L15-.L1451
	.byte	3,25,1,5,13,9
	.half	.L2449-.L15
	.byte	1,5,51,7,9
	.half	.L2450-.L2449
	.byte	3,10,1,5,22,9
	.half	.L16-.L2450
	.byte	3,5,1,5,11,9
	.half	.L1456-.L16
	.byte	3,110,1,5,14,9
	.half	.L14-.L1456
	.byte	3,21,1,5,49,7,9
	.half	.L1457-.L14
	.byte	3,6,1,5,20,9
	.half	.L1459-.L1457
	.byte	1,5,11,9
	.half	.L1461-.L1459
	.byte	3,5,1,5,65,7,9
	.half	.L2451-.L1461
	.byte	3,7,1,5,75,9
	.half	.L2452-.L2451
	.byte	3,127,1,5,47,9
	.half	.L2453-.L2452
	.byte	3,7,1,5,34,9
	.half	.L1460-.L2453
	.byte	3,6,1,5,13,9
	.half	.L2454-.L1460
	.byte	1,5,52,7,9
	.half	.L2455-.L2454
	.byte	3,8,1,5,50,9
	.half	.L17-.L2455
	.byte	3,19,1,5,72,9
	.half	.L1464-.L17
	.byte	1,5,18,9
	.half	.L10-.L1464
	.byte	3,7,1,5,3,9
	.half	.L22-.L10
	.byte	3,4,1,5,1,9
	.half	.L1466-.L22
	.byte	3,1,1,7,9
	.half	.L468-.L1466
	.byte	0,1,1
.L2435:
	.sdecl	'.debug_ranges',debug,cluster('Eth_17_GEthMacV2_SetControllerMode')
	.sect	'.debug_ranges'
.L467:
	.word	-1,.L303,0,.L468-.L303,0,0
	.sdecl	'.debug_info',debug,cluster('Eth_17_GEthMacV2_GetControllerMode')
	.sect	'.debug_info'
.L469:
	.word	362
	.half	3
	.word	.L470
	.byte	4,1
	.byte	'..\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1
	.word	.L472,.L471
	.byte	2
	.word	.L410
	.byte	3
	.byte	'Eth_17_GEthMacV2_GetControllerMode',0,1,168,48,16
	.word	.L756
	.byte	1,1,1
	.word	.L307,.L913,.L306
	.byte	4
	.byte	'CtrlIdx',0,1,168,48,63
	.word	.L914,.L915
	.byte	4
	.byte	'CtrlModePtr',0,1,169,48,68
	.word	.L916,.L917
	.byte	5
	.word	.L307,.L913
	.byte	6
	.byte	'EthLocalCoreStatusPtr',0,1,171,48,42
	.word	.L752,.L918
	.byte	6
	.byte	'RetValue',0,1,172,48,18
	.word	.L756,.L919
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('Eth_17_GEthMacV2_GetControllerMode')
	.sect	'.debug_abbrev'
.L470:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6
	.byte	52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('Eth_17_GEthMacV2_GetControllerMode')
	.sect	'.debug_line'
.L471:
	.word	.L2457-.L2456
.L2456:
	.half	3
	.word	.L2459-.L2458
.L2458:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.c',0,0,0,0,0
.L2459:
	.byte	5,16,7,0,5,2
	.word	.L307
	.byte	3,167,48,1,5,64,9
	.half	.L1510-.L307
	.byte	3,199,0,1,5,45,9
	.half	.L1509-.L1510
	.byte	3,7,1,5,18,9
	.half	.L2460-.L1509
	.byte	3,127,1,5,14,9
	.half	.L2461-.L2460
	.byte	3,6,1,5,1,9
	.half	.L1511-.L2461
	.byte	3,4,1,7,9
	.half	.L473-.L1511
	.byte	0,1,1
.L2457:
	.sdecl	'.debug_ranges',debug,cluster('Eth_17_GEthMacV2_GetControllerMode')
	.sect	'.debug_ranges'
.L472:
	.word	-1,.L307,0,.L473-.L307,0,0
	.sdecl	'.debug_info',debug,cluster('Eth_17_GEthMacV2_SetPhysAddr')
	.sect	'.debug_info'
.L474:
	.word	447
	.half	3
	.word	.L475
	.byte	4,1
	.byte	'..\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1
	.word	.L477,.L476
	.byte	2
	.word	.L410
	.byte	3
	.byte	'Eth_17_GEthMacV2_SetPhysAddr',0,1,228,58,6,1,1,1
	.word	.L323,.L920,.L322
	.byte	4
	.byte	'CtrlIdx',0,1,228,58,47
	.word	.L921,.L922
	.byte	4
	.byte	'PhysAddrPtr',0,1,229,58,54
	.word	.L923,.L924
	.byte	5
	.word	.L323,.L920
	.byte	6
	.byte	'EthLocalCoreStatusPtr',0,1,231,58,36
	.word	.L805,.L925
	.byte	6
	.byte	'LoopCount',0,1,232,58,9
	.word	.L756,.L926
	.byte	7
	.word	.L927,.L928,.L929
	.byte	8
	.word	.L930,.L931
	.byte	8
	.word	.L932,.L933
	.byte	9
	.word	.L934,.L928,.L929
	.byte	6
	.byte	'DataVal',0,1,167,82,10
	.word	.L768,.L935
	.byte	6
	.byte	'EthCtrlAddPtr',0,1,168,82,13
	.word	.L744,.L936
	.byte	0,0,0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('Eth_17_GEthMacV2_SetPhysAddr')
	.sect	'.debug_abbrev'
.L475:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,7,29,1,49,16,17,1,18,1,0,0,8,5,0,49,16,2,6,0,0,9,11,1,49,16,17,1,18
	.byte	1,0,0,0
	.sdecl	'.debug_line',debug,cluster('Eth_17_GEthMacV2_SetPhysAddr')
	.sect	'.debug_line'
.L476:
	.word	.L2463-.L2462
.L2462:
	.half	3
	.word	.L2465-.L2464
.L2464:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.c',0,0,0,0,0
.L2465:
	.byte	5,6,7,0,5,2
	.word	.L323
	.byte	3,227,58,1,5,64,9
	.half	.L1642-.L323
	.byte	3,192,0,1,5,19,9
	.half	.L1640-.L1642
	.byte	3,5,1,5,68,9
	.half	.L1644-.L1640
	.byte	1,5,43,9
	.half	.L81-.L1644
	.byte	3,4,1,5,68,9
	.half	.L2466-.L81
	.byte	1,5,55,9
	.half	.L2467-.L2466
	.byte	1,5,68,9
	.half	.L2468-.L2467
	.byte	3,125,1,9
	.half	.L80-.L2468
	.byte	3,127,1,5,19,7,9
	.half	.L928-.L80
	.byte	3,130,23,1,5,51,9
	.half	.L2469-.L928
	.byte	1,5,34,9
	.half	.L1646-.L2469
	.byte	3,3,1,5,38,9
	.half	.L1645-.L1646
	.byte	1,5,33,9
	.half	.L2470-.L1645
	.byte	3,1,1,5,69,9
	.half	.L2471-.L2470
	.byte	3,127,1,5,38,9
	.half	.L2472-.L2471
	.byte	3,1,1,9
	.half	.L1647-.L2472
	.byte	3,3,1,5,42,9
	.half	.L2473-.L1647
	.byte	3,3,1,5,47,9
	.half	.L1648-.L2473
	.byte	1,5,42,9
	.half	.L2474-.L1648
	.byte	3,1,1,5,47,9
	.half	.L2475-.L2474
	.byte	1,5,80,9
	.half	.L2476-.L2475
	.byte	3,127,1,5,42,9
	.half	.L2477-.L2476
	.byte	3,2,1,5,47,9
	.half	.L2478-.L2477
	.byte	1,5,80,9
	.half	.L2479-.L2478
	.byte	3,127,1,5,34,9
	.half	.L2480-.L2479
	.byte	3,2,1,5,80,9
	.half	.L1649-.L2480
	.byte	3,127,1,5,37,9
	.half	.L2481-.L1649
	.byte	3,4,1,5,1,9
	.half	.L929-.L2481
	.byte	3,249,104,1,7,9
	.half	.L478-.L929
	.byte	0,1,1
.L2463:
	.sdecl	'.debug_ranges',debug,cluster('Eth_17_GEthMacV2_SetPhysAddr')
	.sect	'.debug_ranges'
.L477:
	.word	-1,.L323,0,.L478-.L323,0,0
	.sdecl	'.debug_info',debug,cluster('Eth_17_GEthMacV2_UpdatePhysAddrFilter')
	.sect	'.debug_info'
.L479:
	.word	650
	.half	3
	.word	.L480
	.byte	4,1
	.byte	'..\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1
	.word	.L482,.L481
	.byte	2
	.word	.L410
	.byte	3
	.byte	'Eth_17_GEthMacV2_UpdatePhysAddrFilter',0,1,250,56,16
	.word	.L756
	.byte	1,1,1
	.word	.L321,.L937,.L320
	.byte	4
	.byte	'CtrlIdx',0,1,250,56,66
	.word	.L938,.L939
	.byte	4
	.byte	'PhysAddrPtr',0,1,251,56,49
	.word	.L940,.L941
	.byte	4
	.byte	'Action',0,1,252,56,57
	.word	.L942,.L943
	.byte	5
	.word	.L321,.L937
	.byte	6
	.byte	'EthCtrlAddPtr',0,1,254,56,13
	.word	.L744,.L944
	.byte	6
	.byte	'EthLocalCtrlCfgPtr',0,1,255,56,46
	.word	.L754,.L945
	.byte	6
	.byte	'EthLocalCoreStatusPtr',0,1,128,57,36
	.word	.L805,.L946
	.byte	6
	.byte	'RetVal',0,1,129,57,18
	.word	.L756,.L947
	.byte	7
	.word	.L948,.L949,.L950
	.byte	8
	.word	.L951,.L952
	.byte	9
	.word	.L953,.L949,.L950
	.byte	6
	.byte	'RetVal',0,1,214,83,11
	.word	.L756,.L954
	.byte	0,0,7
	.word	.L955,.L62,.L956
	.byte	8
	.word	.L957,.L958
	.byte	9
	.word	.L959,.L62,.L956
	.byte	6
	.byte	'RetVal',0,1,235,85,11
	.word	.L756,.L960
	.byte	0,0,7
	.word	.L927,.L961,.L962
	.byte	8
	.word	.L930,.L963
	.byte	8
	.word	.L932,.L964
	.byte	9
	.word	.L934,.L961,.L962
	.byte	6
	.byte	'DataVal',0,1,167,82,10
	.word	.L768,.L965
	.byte	6
	.byte	'EthCtrlAddPtr',0,1,168,82,13
	.word	.L744,.L966
	.byte	0,0,0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('Eth_17_GEthMacV2_UpdatePhysAddrFilter')
	.sect	'.debug_abbrev'
.L480:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6
	.byte	52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,7,29,1,49,16,17,1,18,1,0,0,8,5,0,49,16,2,6,0,0,9,11,1,49,16,17
	.byte	1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('Eth_17_GEthMacV2_UpdatePhysAddrFilter')
	.sect	'.debug_line'
.L481:
	.word	.L2483-.L2482
.L2482:
	.half	3
	.word	.L2485-.L2484
.L2484:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.c',0,0,0,0,0
.L2485:
	.byte	5,16,7,0,5,2
	.word	.L321
	.byte	3,249,56,1,5,10,9
	.half	.L1610-.L321
	.byte	3,12,1,5,61,9
	.half	.L1611-.L1610
	.byte	3,209,0,1,5,24,9
	.half	.L1607-.L1611
	.byte	1,5,64,9
	.half	.L1614-.L1607
	.byte	3,3,1,5,27,9
	.half	.L1613-.L1614
	.byte	1,5,72,9
	.half	.L1617-.L1613
	.byte	3,3,1,5,21,9
	.half	.L2486-.L1617
	.byte	1,5,53,9
	.half	.L2487-.L2486
	.byte	1,5,17,9
	.half	.L949-.L2487
	.byte	3,251,25,1,5,24,9
	.half	.L2488-.L949
	.byte	1,5,6,9
	.half	.L2489-.L2488
	.byte	1,5,45,7,9
	.half	.L2490-.L2489
	.byte	1,5,49,9
	.half	.L2491-.L2490
	.byte	1,5,17,7,9
	.half	.L2492-.L2491
	.byte	3,1,1,5,21,9
	.half	.L2493-.L2492
	.byte	1,5,45,7,9
	.half	.L2494-.L2493
	.byte	1,5,49,9
	.half	.L2495-.L2494
	.byte	1,5,17,7,9
	.half	.L2496-.L2495
	.byte	3,1,1,5,21,9
	.half	.L2497-.L2496
	.byte	1,5,45,7,9
	.half	.L2498-.L2497
	.byte	1,5,49,9
	.half	.L2499-.L2498
	.byte	1,5,12,7,9
	.half	.L2500-.L2499
	.byte	3,3,1,5,18,9
	.half	.L1618-.L2500
	.byte	1,5,12,9
	.half	.L55-.L1618
	.byte	3,5,1,5,5,9
	.half	.L61-.L55
	.byte	3,132,102,1,5,35,7,9
	.half	.L950-.L61
	.byte	3,6,1,5,42,9
	.half	.L2501-.L950
	.byte	3,127,1,5,48,9
	.half	.L2502-.L2501
	.byte	3,3,1,5,75,9
	.half	.L1621-.L2502
	.byte	3,3,1,5,73,9
	.half	.L2503-.L1621
	.byte	1,5,71,9
	.half	.L2504-.L2503
	.byte	3,123,1,5,17,9
	.half	.L62-.L2504
	.byte	3,129,28,1,5,6,9
	.half	.L1622-.L62
	.byte	1,5,42,7,9
	.half	.L2505-.L1622
	.byte	1,5,46,9
	.half	.L2506-.L2505
	.byte	1,5,67,7,9
	.half	.L2507-.L2506
	.byte	1,5,71,9
	.half	.L2508-.L2507
	.byte	1,5,17,7,9
	.half	.L2509-.L2508
	.byte	3,1,1,5,21,9
	.half	.L2510-.L2509
	.byte	1,5,42,7,9
	.half	.L2511-.L2510
	.byte	1,5,46,9
	.half	.L2512-.L2511
	.byte	1,5,67,7,9
	.half	.L2513-.L2512
	.byte	1,5,71,9
	.half	.L2514-.L2513
	.byte	1,5,12,7,9
	.half	.L2515-.L2514
	.byte	3,3,1,5,18,9
	.half	.L1623-.L2515
	.byte	1,5,12,9
	.half	.L64-.L1623
	.byte	3,4,1,5,10,9
	.half	.L70-.L64
	.byte	3,132,100,1,5,35,7,9
	.half	.L956-.L70
	.byte	3,7,1,5,42,9
	.half	.L1624-.L956
	.byte	3,127,1,5,48,9
	.half	.L2516-.L1624
	.byte	3,3,1,5,55,9
	.half	.L1626-.L2516
	.byte	3,4,1,9
	.half	.L2517-.L1626
	.byte	3,3,1,5,53,9
	.half	.L2518-.L2517
	.byte	3,2,1,5,19,9
	.half	.L961-.L2518
	.byte	3,160,24,1,5,51,9
	.half	.L2519-.L961
	.byte	1,5,34,9
	.half	.L1627-.L2519
	.byte	3,3,1,5,38,9
	.half	.L2520-.L1627
	.byte	1,5,33,9
	.half	.L2521-.L2520
	.byte	3,1,1,5,69,9
	.half	.L2522-.L2521
	.byte	3,127,1,5,38,9
	.half	.L2523-.L2522
	.byte	3,1,1,9
	.half	.L1628-.L2523
	.byte	3,3,1,5,42,9
	.half	.L2524-.L1628
	.byte	3,3,1,5,47,9
	.half	.L1629-.L2524
	.byte	1,5,42,9
	.half	.L2525-.L1629
	.byte	3,1,1,5,47,9
	.half	.L2526-.L2525
	.byte	1,5,80,9
	.half	.L2527-.L2526
	.byte	3,127,1,5,42,9
	.half	.L2528-.L2527
	.byte	3,2,1,5,47,9
	.half	.L2529-.L2528
	.byte	1,5,80,9
	.half	.L2530-.L2529
	.byte	3,127,1,5,34,9
	.half	.L2531-.L2530
	.byte	3,2,1,5,80,9
	.half	.L1630-.L2531
	.byte	3,127,1,5,37,9
	.half	.L2532-.L1630
	.byte	3,4,1,5,71,9
	.half	.L962-.L2532
	.byte	3,212,103,1,5,73,9
	.half	.L2533-.L962
	.byte	3,127,1,5,70,9
	.half	.L2534-.L2533
	.byte	3,114,1,5,56,9
	.half	.L71-.L2534
	.byte	3,20,1,5,10,9
	.half	.L1631-.L71
	.byte	1,7,9
	.half	.L2535-.L1631
	.byte	3,11,1,5,55,7,9
	.half	.L2536-.L2535
	.byte	3,5,1,5,14,9
	.half	.L1612-.L2536
	.byte	1,5,7,9
	.half	.L1634-.L1612
	.byte	3,4,1,5,36,7,9
	.half	.L2537-.L1634
	.byte	3,7,1,5,44,9
	.half	.L2538-.L2537
	.byte	3,127,1,5,7,9
	.half	.L2539-.L2538
	.byte	3,122,1,5,10,9
	.half	.L74-.L2539
	.byte	3,13,1,5,60,7,9
	.half	.L2540-.L74
	.byte	3,5,1,5,14,9
	.half	.L1635-.L2540
	.byte	1,5,72,9
	.half	.L1638-.L1635
	.byte	1,5,14,9
	.half	.L73-.L1638
	.byte	3,8,1,5,3,9
	.half	.L63-.L73
	.byte	3,5,1,5,1,9
	.half	.L1639-.L63
	.byte	3,1,1,7,9
	.half	.L483-.L1639
	.byte	0,1,1
.L2483:
	.sdecl	'.debug_ranges',debug,cluster('Eth_17_GEthMacV2_UpdatePhysAddrFilter')
	.sect	'.debug_ranges'
.L482:
	.word	-1,.L321,0,.L483-.L321,0,0
	.sdecl	'.debug_info',debug,cluster('Eth_17_GEthMacV2_MainFunction')
	.sect	'.debug_info'
.L484:
	.word	270
	.half	3
	.word	.L485
	.byte	4,1
	.byte	'..\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1
	.word	.L487,.L486
	.byte	2
	.word	.L410
	.byte	3
	.byte	'Eth_17_GEthMacV2_MainFunction',0,1,152,71,6,1,1,1
	.word	.L325,.L967,.L324
	.byte	4
	.word	.L325,.L967
	.byte	5
	.byte	'CoreId',0,1,154,71,10
	.word	.L768,.L968
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('Eth_17_GEthMacV2_MainFunction')
	.sect	'.debug_abbrev'
.L485:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,11,1,17,1,18,1,0,0,5,52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('Eth_17_GEthMacV2_MainFunction')
	.sect	'.debug_line'
.L486:
	.word	.L2542-.L2541
.L2541:
	.half	3
	.word	.L2544-.L2543
.L2543:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.c',0,0,0,0,0
.L2544:
	.byte	5,28,7,0,5,2
	.word	.L325
	.byte	3,154,199,0,1,5,8,9
	.half	.L1650-.L325
	.byte	3,10,1,5,42,9
	.half	.L2545-.L1650
	.byte	1,5,6,9
	.half	.L2546-.L2545
	.byte	1,5,3,9
	.half	.L2547-.L2546
	.byte	1,5,55,7,9
	.half	.L2548-.L2547
	.byte	3,6,1,9
	.half	.L1651-.L2548
	.byte	3,5,1,5,1,7,9
	.half	.L82-.L1651
	.byte	3,2,1,7,9
	.half	.L488-.L82
	.byte	0,1,1
.L2542:
	.sdecl	'.debug_ranges',debug,cluster('Eth_17_GEthMacV2_MainFunction')
	.sect	'.debug_ranges'
.L487:
	.word	-1,.L325,0,.L488-.L325,0,0
	.sdecl	'.debug_info',debug,cluster('Eth_17_GEthMacV2_lDetCheckMode')
	.sect	'.debug_info'
.L489:
	.word	351
	.half	3
	.word	.L490
	.byte	4,1
	.byte	'..\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1
	.word	.L492,.L491
	.byte	2
	.word	.L410
	.byte	3
	.byte	'Eth_17_GEthMacV2_lDetCheckMode',0,1,147,118,14
	.word	.L756
	.byte	1,1
	.word	.L393,.L969,.L392
	.byte	4
	.byte	'ServiceId',0,1,147,118,57
	.word	.L970,.L971
	.byte	4
	.byte	'EthCoreStatusPtr',0,1,148,118,60
	.word	.L972,.L973
	.byte	5
	.word	.L393,.L969
	.byte	6
	.byte	'CtrlMode',0,1,150,118,16
	.word	.L906,.L974
	.byte	6
	.byte	'DevError',0,1,151,118,9
	.word	.L756,.L975
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('Eth_17_GEthMacV2_lDetCheckMode')
	.sect	'.debug_abbrev'
.L490:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('Eth_17_GEthMacV2_lDetCheckMode')
	.sect	'.debug_line'
.L491:
	.word	.L2550-.L2549
.L2549:
	.half	3
	.word	.L2552-.L2551
.L2551:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.c',0,0,0,0,0
.L2552:
	.byte	5,12,7,0,5,2
	.word	.L393
	.byte	3,152,246,0,1,5,52,9
	.half	.L2152-.L393
	.byte	3,3,1,5,3,9
	.half	.L2153-.L2152
	.byte	3,5,1,5,14,7,9
	.half	.L2553-.L2153
	.byte	3,2,1,5,1,9
	.half	.L274-.L2553
	.byte	3,18,1,7,9
	.half	.L493-.L274
	.byte	0,1,1
.L2550:
	.sdecl	'.debug_ranges',debug,cluster('Eth_17_GEthMacV2_lDetCheckMode')
	.sect	'.debug_ranges'
.L492:
	.word	-1,.L393,0,.L493-.L393,0,0
	.sdecl	'.debug_info',debug,cluster('Eth_17_GEthMacV2_lDemtimeout')
	.sect	'.debug_info'
.L494:
	.word	294
	.half	3
	.word	.L495
	.byte	4,1
	.byte	'..\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1
	.word	.L497,.L496
	.byte	2
	.word	.L410
	.byte	3
	.byte	'Eth_17_GEthMacV2_lDemtimeout',0,1,223,112,13,1,1
	.word	.L391,.L976,.L390
	.byte	4
	.byte	'Timeout',0,1,223,112,56
	.word	.L977,.L978
	.byte	4
	.byte	'EthDemAccess',0,1,224,112,61
	.word	.L979,.L980
	.byte	5
	.word	.L391,.L976
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('Eth_17_GEthMacV2_lDemtimeout')
	.sect	'.debug_abbrev'
.L495:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('Eth_17_GEthMacV2_lDemtimeout')
	.sect	'.debug_line'
.L496:
	.word	.L2555-.L2554
.L2554:
	.half	3
	.word	.L2557-.L2556
.L2556:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.c',0,0,0,0,0
.L2557:
	.byte	5,3,7,0,5,2
	.word	.L391
	.byte	3,228,240,0,1,5,5,7,9
	.half	.L2558-.L391
	.byte	3,3,1,5,13,7,9
	.half	.L2559-.L2558
	.byte	3,6,1,5,1,9
	.half	.L272-.L2559
	.byte	3,3,1,7,9
	.half	.L498-.L272
	.byte	0,1,1
.L2555:
	.sdecl	'.debug_ranges',debug,cluster('Eth_17_GEthMacV2_lDemtimeout')
	.sect	'.debug_ranges'
.L497:
	.word	-1,.L391,0,.L498-.L391,0,0
	.sdecl	'.debug_info',debug,cluster('Eth_17_GEthMacV2_lDemReportStatisticsCounterValues')
	.sect	'.debug_info'
.L499:
	.word	439
	.half	3
	.word	.L500
	.byte	4,1
	.byte	'..\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1
	.word	.L502,.L501
	.byte	2
	.word	.L410
	.byte	3
	.byte	'Eth_17_GEthMacV2_lDemReportStatisticsCounterValues',0,1,229,109,13,1,1
	.word	.L385,.L981,.L384
	.byte	4
	.word	.L385,.L981
	.byte	5
	.byte	'EthLocalCoreStatusPtr',0,1,231,109,36
	.word	.L805,.L982
	.byte	5
	.byte	'EthLocalCoreCfgPtr',0,1,232,109,42
	.word	.L802,.L983
	.byte	5
	.byte	'EthLocalCtrlCfgPtr',0,1,233,109,46
	.word	.L754,.L984
	.byte	5
	.byte	'CoreId',0,1,234,109,10
	.word	.L768,.L985
	.byte	5
	.byte	'ControllerIdx',0,1,235,109,9
	.word	.L756,.L986
	.byte	5
	.byte	'EthOpMode',0,1,236,109,9
	.word	.L756,.L987
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('Eth_17_GEthMacV2_lDemReportStatisticsCounterValues')
	.sect	'.debug_abbrev'
.L500:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,17,1,18,1,64,6,0,0,4,11,1,17,1,18,1,0,0,5,52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('Eth_17_GEthMacV2_lDemReportStatisticsCounterValues')
	.sect	'.debug_line'
.L501:
	.word	.L2561-.L2560
.L2560:
	.half	3
	.word	.L2563-.L2562
.L2562:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.c',0,0,0,0,0
.L2563:
	.byte	5,28,7,0,5,2
	.word	.L385
	.byte	3,237,237,0,1,5,24,9
	.half	.L2137-.L385
	.byte	3,2,1,5,62,9
	.half	.L2564-.L2137
	.byte	1,5,42,9
	.half	.L2138-.L2564
	.byte	3,1,1,5,27,9
	.half	.L2139-.L2138
	.byte	3,1,1,5,57,9
	.half	.L2565-.L2139
	.byte	1,5,21,9
	.half	.L2140-.L2565
	.byte	3,5,1,5,79,9
	.half	.L2141-.L2140
	.byte	1,5,44,9
	.half	.L246-.L2141
	.byte	3,3,1,5,65,9
	.half	.L2566-.L246
	.byte	1,5,50,9
	.half	.L2567-.L2566
	.byte	3,1,1,5,72,9
	.half	.L2143-.L2567
	.byte	3,5,1,5,5,9
	.half	.L2568-.L2143
	.byte	1,5,28,7,9
	.half	.L2569-.L2568
	.byte	3,3,1,5,7,9
	.half	.L2570-.L2569
	.byte	1,5,52,7,9
	.half	.L2571-.L2570
	.byte	3,7,1,5,30,9
	.half	.L2572-.L2571
	.byte	3,4,1,9
	.half	.L2573-.L2572
	.byte	3,2,1,5,48,9
	.half	.L2574-.L2573
	.byte	3,126,1,5,28,9
	.half	.L2575-.L2574
	.byte	3,127,1,5,47,9
	.half	.L247-.L2575
	.byte	3,11,1,5,5,9
	.half	.L2576-.L247
	.byte	3,127,1,5,28,7,9
	.half	.L2577-.L2576
	.byte	3,3,1,5,7,9
	.half	.L2578-.L2577
	.byte	1,5,44,7,9
	.half	.L2579-.L2578
	.byte	3,6,1,5,31,9
	.half	.L2580-.L2579
	.byte	3,4,1,9
	.half	.L2581-.L2580
	.byte	3,2,1,5,49,9
	.half	.L2582-.L2581
	.byte	3,126,1,5,28,9
	.half	.L2583-.L2582
	.byte	3,127,1,5,47,9
	.half	.L249-.L2583
	.byte	3,12,1,5,5,9
	.half	.L2584-.L249
	.byte	3,127,1,5,28,7,9
	.half	.L2585-.L2584
	.byte	3,3,1,5,7,9
	.half	.L2586-.L2585
	.byte	1,5,52,7,9
	.half	.L2587-.L2586
	.byte	3,7,1,5,32,9
	.half	.L2588-.L2587
	.byte	3,4,1,5,54,9
	.half	.L2589-.L2588
	.byte	3,1,1,5,50,9
	.half	.L2590-.L2589
	.byte	3,127,1,5,28,9
	.half	.L2591-.L2590
	.byte	3,127,1,5,73,9
	.half	.L251-.L2591
	.byte	3,10,1,5,5,9
	.half	.L2592-.L251
	.byte	1,5,28,7,9
	.half	.L2593-.L2592
	.byte	3,3,1,5,7,9
	.half	.L2594-.L2593
	.byte	1,5,51,7,9
	.half	.L2595-.L2594
	.byte	3,7,1,5,31,9
	.half	.L2596-.L2595
	.byte	3,4,1,5,53,9
	.half	.L2597-.L2596
	.byte	3,1,1,5,49,9
	.half	.L2598-.L2597
	.byte	3,127,1,5,28,9
	.half	.L2599-.L2598
	.byte	3,127,1,5,46,9
	.half	.L253-.L2599
	.byte	3,11,1,5,5,9
	.half	.L2600-.L253
	.byte	3,127,1,5,28,7,9
	.half	.L2601-.L2600
	.byte	3,3,1,5,7,9
	.half	.L2602-.L2601
	.byte	1,5,52,7,9
	.half	.L2603-.L2602
	.byte	3,7,1,5,59,9
	.half	.L2604-.L2603
	.byte	3,4,1,5,37,9
	.half	.L2605-.L2604
	.byte	3,2,1,5,77,9
	.half	.L2606-.L2605
	.byte	3,126,1,5,55,9
	.half	.L2607-.L2606
	.byte	3,127,1,5,5,9
	.half	.L255-.L2607
	.byte	3,10,1,5,57,7,9
	.half	.L2608-.L255
	.byte	3,5,1,5,23,9
	.half	.L257-.L2608
	.byte	3,3,1,5,26,9
	.half	.L2609-.L257
	.byte	3,1,1,5,77,9
	.half	.L2610-.L2609
	.byte	3,252,126,1,5,60,9
	.half	.L245-.L2610
	.byte	3,127,1,5,79,9
	.half	.L2611-.L245
	.byte	1,5,1,7,9
	.half	.L2612-.L2611
	.byte	3,135,1,1,7,9
	.half	.L503-.L2612
	.byte	0,1,1
.L2561:
	.sdecl	'.debug_ranges',debug,cluster('Eth_17_GEthMacV2_lDemReportStatisticsCounterValues')
	.sect	'.debug_ranges'
.L502:
	.word	-1,.L385,0,.L503-.L385,0,0
	.sdecl	'.debug_info',debug,cluster('Eth_17_GEthMacV2_lDemReportHalfDuplStatCountValues')
	.sect	'.debug_info'
.L504:
	.word	331
	.half	3
	.word	.L505
	.byte	4,1
	.byte	'..\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1
	.word	.L507,.L506
	.byte	2
	.word	.L410
	.byte	3
	.byte	'Eth_17_GEthMacV2_lDemReportHalfDuplStatCountValues',0,1,158,111,13,1,1
	.word	.L387,.L988,.L386
	.byte	4
	.byte	'EthCtrlCfgPtr',0,1,159,111,61
	.word	.L989,.L990
	.byte	4
	.byte	'EthLocalCoreStatusPtr',0,1,160,111,57
	.word	.L991,.L992
	.byte	5
	.word	.L387,.L988
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('Eth_17_GEthMacV2_lDemReportHalfDuplStatCountValues')
	.sect	'.debug_abbrev'
.L505:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('Eth_17_GEthMacV2_lDemReportHalfDuplStatCountValues')
	.sect	'.debug_line'
.L506:
	.word	.L2614-.L2613
.L2613:
	.half	3
	.word	.L2616-.L2615
.L2615:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.c',0,0,0,0,0
.L2616:
	.byte	5,13,7,0,5,2
	.word	.L387
	.byte	3,157,239,0,1,5,73,9
	.half	.L2148-.L387
	.byte	3,7,1,5,3,9
	.half	.L2617-.L2148
	.byte	1,5,21,7,9
	.half	.L2618-.L2617
	.byte	3,3,1,5,5,9
	.half	.L2619-.L2618
	.byte	1,5,51,7,9
	.half	.L2620-.L2619
	.byte	3,7,1,5,29,9
	.half	.L2146-.L2620
	.byte	3,4,1,9
	.half	.L2621-.L2146
	.byte	3,2,1,5,47,9
	.half	.L2622-.L2621
	.byte	3,126,1,5,24,9
	.half	.L2623-.L2622
	.byte	3,127,1,5,46,9
	.half	.L258-.L2623
	.byte	3,11,1,5,3,9
	.half	.L2624-.L258
	.byte	3,127,1,5,21,7,9
	.half	.L2625-.L2624
	.byte	3,3,1,5,5,9
	.half	.L2626-.L2625
	.byte	1,5,51,7,9
	.half	.L2627-.L2626
	.byte	3,7,1,5,78,9
	.half	.L2628-.L2627
	.byte	3,4,1,5,33,9
	.half	.L2629-.L2628
	.byte	3,2,1,5,26,9
	.half	.L2630-.L2629
	.byte	3,127,1,5,51,9
	.half	.L2631-.L2630
	.byte	3,126,1,5,71,9
	.half	.L260-.L2631
	.byte	3,10,1,5,3,9
	.half	.L2632-.L260
	.byte	1,5,21,7,9
	.half	.L2633-.L2632
	.byte	3,3,1,5,5,9
	.half	.L2634-.L2633
	.byte	1,5,45,7,9
	.half	.L2635-.L2634
	.byte	3,7,1,5,29,9
	.half	.L2636-.L2635
	.byte	3,4,1,5,51,9
	.half	.L2637-.L2636
	.byte	3,1,1,5,47,9
	.half	.L2638-.L2637
	.byte	3,127,1,5,26,9
	.half	.L2639-.L2638
	.byte	3,127,1,5,1,9
	.half	.L262-.L2639
	.byte	3,5,1,7,9
	.half	.L508-.L262
	.byte	0,1,1
.L2614:
	.sdecl	'.debug_ranges',debug,cluster('Eth_17_GEthMacV2_lDemReportHalfDuplStatCountValues')
	.sect	'.debug_ranges'
.L507:
	.word	-1,.L387,0,.L508-.L387,0,0
	.sdecl	'.debug_info',debug,cluster('Eth_17_GEthMacV2_lUpdateEthStatisticsCounterValues')
	.sect	'.debug_info'
.L509:
	.word	466
	.half	3
	.word	.L510
	.byte	4,1
	.byte	'..\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1
	.word	.L512,.L511
	.byte	2
	.word	.L410
	.byte	3
	.byte	'Eth_17_GEthMacV2_lUpdateEthStatisticsCounterValues',0,1,173,108,13,1,1
	.word	.L383,.L993,.L382
	.byte	4
	.word	.L383,.L993
	.byte	5
	.byte	'EthCtrlAddPtr',0,1,175,108,19
	.word	.L894,.L994
	.byte	5
	.byte	'EthLocalCoreStatusPtr',0,1,176,108,36
	.word	.L805,.L995
	.byte	5
	.byte	'EthLocalCoreCfgPtr',0,1,177,108,42
	.word	.L802,.L996
	.byte	5
	.byte	'EthLocalCtrlCfgPtr',0,1,178,108,46
	.word	.L754,.L997
	.byte	5
	.byte	'CoreId',0,1,179,108,10
	.word	.L768,.L998
	.byte	5
	.byte	'ControllerIdx',0,1,180,108,9
	.word	.L756,.L999
	.byte	5
	.byte	'EthOpMode',0,1,181,108,9
	.word	.L756,.L1000
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('Eth_17_GEthMacV2_lUpdateEthStatisticsCounterValues')
	.sect	'.debug_abbrev'
.L510:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,17,1,18,1,64,6,0,0,4,11,1,17,1,18,1,0,0,5,52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('Eth_17_GEthMacV2_lUpdateEthStatisticsCounterValues')
	.sect	'.debug_line'
.L511:
	.word	.L2641-.L2640
.L2640:
	.half	3
	.word	.L2643-.L2642
.L2642:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.c',0,0,0,0,0
.L2643:
	.byte	5,28,7,0,5,2
	.word	.L383
	.byte	3,182,236,0,1,5,24,9
	.half	.L2129-.L383
	.byte	3,2,1,5,62,9
	.half	.L2644-.L2129
	.byte	1,5,42,9
	.half	.L2130-.L2644
	.byte	3,1,1,5,27,9
	.half	.L2131-.L2130
	.byte	3,1,1,5,57,9
	.half	.L2645-.L2131
	.byte	1,5,21,9
	.half	.L2132-.L2645
	.byte	3,5,1,5,79,9
	.half	.L2133-.L2132
	.byte	1,5,72,9
	.half	.L235-.L2133
	.byte	3,4,1,5,21,9
	.half	.L2646-.L235
	.byte	1,5,53,9
	.half	.L2647-.L2646
	.byte	1,5,44,9
	.half	.L2135-.L2647
	.byte	3,3,1,5,65,9
	.half	.L2648-.L2135
	.byte	1,5,50,9
	.half	.L2649-.L2648
	.byte	3,1,1,5,53,9
	.half	.L2136-.L2649
	.byte	3,6,1,5,5,9
	.half	.L2650-.L2136
	.byte	1,5,62,7,9
	.half	.L2651-.L2650
	.byte	3,4,1,5,74,9
	.half	.L2652-.L2651
	.byte	3,1,1,5,72,9
	.half	.L2653-.L2652
	.byte	3,127,1,5,15,9
	.half	.L2654-.L2653
	.byte	1,5,58,9
	.half	.L236-.L2654
	.byte	3,10,1,5,5,9
	.half	.L2655-.L236
	.byte	1,5,67,7,9
	.half	.L2656-.L2655
	.byte	3,4,1,5,75,9
	.half	.L2657-.L2656
	.byte	3,1,1,5,79,9
	.half	.L2658-.L2657
	.byte	3,127,1,5,15,9
	.half	.L2659-.L2658
	.byte	1,5,58,9
	.half	.L237-.L2659
	.byte	3,10,1,5,6,9
	.half	.L2660-.L237
	.byte	1,5,60,7,9
	.half	.L2661-.L2660
	.byte	3,4,1,5,74,9
	.half	.L2662-.L2661
	.byte	3,1,1,5,71,9
	.half	.L2663-.L2662
	.byte	3,127,1,5,9,9
	.half	.L2664-.L2663
	.byte	1,5,59,9
	.half	.L238-.L2664
	.byte	3,11,1,5,5,9
	.half	.L2665-.L238
	.byte	1,5,68,7,9
	.half	.L2666-.L2665
	.byte	3,4,1,5,80,9
	.half	.L2667-.L2666
	.byte	3,1,1,5,79,9
	.half	.L2668-.L2667
	.byte	3,127,1,5,15,9
	.half	.L2669-.L2668
	.byte	1,5,57,9
	.half	.L239-.L2669
	.byte	3,9,1,5,5,9
	.half	.L2670-.L239
	.byte	1,5,66,7,9
	.half	.L2671-.L2670
	.byte	3,4,1,5,73,9
	.half	.L2672-.L2671
	.byte	3,1,1,5,78,9
	.half	.L2673-.L2672
	.byte	3,127,1,5,15,9
	.half	.L2674-.L2673
	.byte	1,5,5,9
	.half	.L240-.L2674
	.byte	3,8,1,5,67,7,9
	.half	.L2675-.L240
	.byte	3,7,1,5,7,9
	.half	.L2676-.L2675
	.byte	1,5,76,7,9
	.half	.L2677-.L2676
	.byte	3,5,1,5,33,9
	.half	.L2678-.L2677
	.byte	3,2,1,5,22,9
	.half	.L2679-.L2678
	.byte	3,127,1,5,17,9
	.half	.L2680-.L2679
	.byte	3,127,1,5,69,9
	.half	.L242-.L2680
	.byte	3,10,1,5,7,9
	.half	.L2681-.L242
	.byte	1,5,78,7,9
	.half	.L2682-.L2681
	.byte	3,5,1,5,35,9
	.half	.L2683-.L2682
	.byte	3,2,1,5,22,9
	.half	.L2684-.L2683
	.byte	3,127,1,5,17,9
	.half	.L2685-.L2684
	.byte	3,127,1,5,60,9
	.half	.L243-.L2685
	.byte	3,10,1,5,7,9
	.half	.L2686-.L243
	.byte	1,5,69,7,9
	.half	.L2687-.L2686
	.byte	3,4,1,5,76,9
	.half	.L2688-.L2687
	.byte	3,1,1,5,80,9
	.half	.L2689-.L2688
	.byte	3,127,1,5,17,9
	.half	.L2690-.L2689
	.byte	1,5,23,9
	.half	.L241-.L2690
	.byte	3,8,1,5,26,9
	.half	.L2691-.L241
	.byte	3,1,1,5,77,9
	.half	.L2692-.L2691
	.byte	3,253,126,1,5,60,9
	.half	.L234-.L2692
	.byte	3,127,1,5,79,9
	.half	.L2693-.L234
	.byte	1,5,1,7,9
	.half	.L2694-.L2693
	.byte	3,134,1,1,7,9
	.half	.L513-.L2694
	.byte	0,1,1
.L2641:
	.sdecl	'.debug_ranges',debug,cluster('Eth_17_GEthMacV2_lUpdateEthStatisticsCounterValues')
	.sect	'.debug_ranges'
.L512:
	.word	-1,.L383,0,.L513-.L383,0,0
	.sdecl	'.debug_info',debug,cluster('Eth_17_GEthMacV2_lDemReportAllErrorPass')
	.sect	'.debug_info'
.L514:
	.word	285
	.half	3
	.word	.L515
	.byte	4,1
	.byte	'..\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1
	.word	.L517,.L516
	.byte	2
	.word	.L410
	.byte	3
	.byte	'Eth_17_GEthMacV2_lDemReportAllErrorPass',0,1,129,112,13,1,1
	.word	.L389,.L1001,.L388
	.byte	4
	.byte	'EthCtrlCfgPtr',0,1,130,112,64
	.word	.L1002,.L1003
	.byte	5
	.word	.L389,.L1001
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('Eth_17_GEthMacV2_lDemReportAllErrorPass')
	.sect	'.debug_abbrev'
.L515:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('Eth_17_GEthMacV2_lDemReportAllErrorPass')
	.sect	'.debug_line'
.L516:
	.word	.L2696-.L2695
.L2695:
	.half	3
	.word	.L2698-.L2697
.L2697:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.c',0,0,0,0,0
.L2698:
	.byte	5,13,7,0,5,2
	.word	.L389
	.byte	3,128,240,0,1,5,19,9
	.half	.L2149-.L389
	.byte	3,10,1,5,3,9
	.half	.L2699-.L2149
	.byte	1,5,46,7,9
	.half	.L2700-.L2699
	.byte	3,3,1,5,19,9
	.half	.L264-.L2700
	.byte	3,3,1,5,3,9
	.half	.L2701-.L264
	.byte	1,5,45,7,9
	.half	.L2702-.L2701
	.byte	3,3,1,5,19,9
	.half	.L265-.L2702
	.byte	3,3,1,5,3,9
	.half	.L2703-.L265
	.byte	1,5,45,7,9
	.half	.L2704-.L2703
	.byte	3,3,1,5,19,9
	.half	.L266-.L2704
	.byte	3,3,1,5,3,9
	.half	.L2705-.L266
	.byte	1,5,44,7,9
	.half	.L2706-.L2705
	.byte	3,3,1,5,19,9
	.half	.L267-.L2706
	.byte	3,3,1,5,3,9
	.half	.L2707-.L267
	.byte	1,5,42,7,9
	.half	.L2708-.L2707
	.byte	3,3,1,5,19,9
	.half	.L268-.L2708
	.byte	3,8,1,5,3,9
	.half	.L2709-.L268
	.byte	1,5,49,7,9
	.half	.L2710-.L2709
	.byte	3,4,1,5,19,9
	.half	.L269-.L2710
	.byte	3,3,1,5,3,9
	.half	.L2711-.L269
	.byte	1,5,51,7,9
	.half	.L2712-.L2711
	.byte	3,4,1,5,19,9
	.half	.L270-.L2712
	.byte	3,3,1,5,3,9
	.half	.L2713-.L270
	.byte	1,5,11,7,9
	.half	.L2714-.L2713
	.byte	3,4,1,5,1,9
	.half	.L271-.L2714
	.byte	3,2,1,7,9
	.half	.L518-.L271
	.byte	0,1,1
.L2696:
	.sdecl	'.debug_ranges',debug,cluster('Eth_17_GEthMacV2_lDemReportAllErrorPass')
	.sect	'.debug_ranges'
.L517:
	.word	-1,.L389,0,.L518-.L389,0,0
	.sdecl	'.debug_info',debug,cluster('Eth_17_GEthMacV2_lInitGethController')
	.sect	'.debug_info'
.L519:
	.word	468
	.half	3
	.word	.L520
	.byte	4,1
	.byte	'..\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1
	.word	.L522,.L521
	.byte	2
	.word	.L410
	.byte	3
	.byte	'Eth_17_GEthMacV2_lInitGethController',0,1,198,91,13,1,1
	.word	.L359,.L1004,.L358
	.byte	4
	.byte	'EthCtrlCfgPtr',0,1,199,91,64
	.word	.L1005,.L1006
	.byte	5
	.word	.L359,.L1004
	.byte	6
	.byte	'EthCtrlAddPtr',0,1,201,91,13
	.word	.L744,.L1007
	.byte	6
	.byte	'RetValue',0,1,202,91,18
	.word	.L756,.L1008
	.byte	6
	.byte	'LoopCount',0,1,203,91,9
	.word	.L756,.L1009
	.byte	6
	.byte	'RxChnlsUsed',0,1,204,91,9
	.word	.L756,.L1010
	.byte	7
	.word	.L1011,.L1012,.L196
	.byte	8
	.word	.L1013,.L1014
	.byte	9
	.word	.L1015,.L1012,.L196
	.byte	6
	.byte	'EthCtrlAddPtr',0,1,253,93,13
	.word	.L744,.L1016
	.byte	6
	.byte	'GptclValue',0,1,254,93,10
	.word	.L768,.L1017
	.byte	0,0,0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('Eth_17_GEthMacV2_lInitGethController')
	.sect	'.debug_abbrev'
.L520:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3,8,58
	.byte	15,59,15,57,15,73,16,2,6,0,0,7,29,1,49,16,17,1,18,1,0,0,8,5,0,49,16,2,6,0,0,9,11,1,49,16,17,1,18,1,0,0
	.byte	0
	.sdecl	'.debug_line',debug,cluster('Eth_17_GEthMacV2_lInitGethController')
	.sect	'.debug_line'
.L521:
	.word	.L2716-.L2715
.L2715:
	.half	3
	.word	.L2718-.L2717
.L2717:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.c',0,0,0,0,0
.L2718:
	.byte	5,13,7,0,5,2
	.word	.L359
	.byte	3,197,219,0,1,5,65,9
	.half	.L1929-.L359
	.byte	3,9,1,5,19,9
	.half	.L2719-.L1929
	.byte	1,5,51,9
	.half	.L2720-.L2719
	.byte	1,5,41,9
	.half	.L1930-.L2720
	.byte	3,5,1,5,3,9
	.half	.L1928-.L1930
	.byte	3,8,1,5,32,7,9
	.half	.L2721-.L1928
	.byte	3,3,1,5,19,9
	.half	.L1932-.L2721
	.byte	3,5,1,5,48,9
	.half	.L1933-.L1932
	.byte	1,5,29,9
	.half	.L193-.L1933
	.byte	3,2,1,5,28,9
	.half	.L2722-.L193
	.byte	1,5,52,9
	.half	.L2723-.L2722
	.byte	1,5,57,9
	.half	.L2724-.L2723
	.byte	1,5,59,9
	.half	.L2725-.L2724
	.byte	3,126,1,5,48,9
	.half	.L192-.L2725
	.byte	1,5,44,7,9
	.half	.L2726-.L192
	.byte	3,6,1,5,24,9
	.half	.L1931-.L2726
	.byte	3,5,1,5,43,9
	.half	.L2727-.L1931
	.byte	1,5,21,9
	.half	.L2728-.L2727
	.byte	3,1,1,5,5,9
	.half	.L2729-.L2728
	.byte	3,127,1,5,7,7,9
	.half	.L2730-.L2729
	.byte	3,7,1,9
	.half	.L2731-.L2730
	.byte	3,4,1,5,48,9
	.half	.L194-.L2731
	.byte	3,6,1,5,5,9
	.half	.L1937-.L194
	.byte	3,8,1,5,65,7,9
	.half	.L1012-.L1937
	.byte	3,250,1,1,5,19,9
	.half	.L2732-.L1012
	.byte	1,5,51,9
	.half	.L2733-.L2732
	.byte	1,5,41,9
	.half	.L1938-.L2733
	.byte	3,5,1,5,66,9
	.half	.L2734-.L1938
	.byte	3,1,1,5,45,9
	.half	.L2735-.L2734
	.byte	3,1,1,5,29,9
	.half	.L2736-.L2735
	.byte	3,2,1,5,47,9
	.half	.L1940-.L2736
	.byte	3,127,1,5,3,9
	.half	.L2737-.L1940
	.byte	3,3,1,5,21,9
	.half	.L2738-.L2737
	.byte	3,6,1,5,41,9
	.half	.L2739-.L2738
	.byte	1,5,74,9
	.half	.L2740-.L2739
	.byte	1,5,3,9
	.half	.L2741-.L2740
	.byte	1,5,5,7,9
	.half	.L2742-.L2741
	.byte	3,6,1,5,58,9
	.half	.L196-.L2742
	.byte	3,254,125,1,5,7,9
	.half	.L1939-.L196
	.byte	3,8,1,5,40,7,9
	.half	.L2743-.L1939
	.byte	3,5,1,5,1,9
	.half	.L191-.L2743
	.byte	3,9,1,7,9
	.half	.L523-.L191
	.byte	0,1,1
.L2716:
	.sdecl	'.debug_ranges',debug,cluster('Eth_17_GEthMacV2_lInitGethController')
	.sect	'.debug_ranges'
.L522:
	.word	-1,.L359,0,.L523-.L359,0,0
	.sdecl	'.debug_info',debug,cluster('Eth_17_GEthMacV2_lResetGethCore')
	.sect	'.debug_info'
.L524:
	.word	495
	.half	3
	.word	.L525
	.byte	4,1
	.byte	'..\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1
	.word	.L527,.L526
	.byte	2
	.word	.L410
	.byte	3
	.byte	'Eth_17_GEthMacV2_lResetGethCore',0,1,161,90,23
	.word	.L756
	.byte	1,1
	.word	.L357,.L1018,.L356
	.byte	4
	.byte	'EthCtrlCfgPtr',0,1,162,90,64
	.word	.L1019,.L1020
	.byte	5
	.word	.L357,.L1018
	.byte	6
	.byte	'ResetStatus',0,1,164,90,10
	.word	.L768,.L1021
	.byte	6
	.byte	'NumberWaitTicks',0,1,165,90,10
	.word	.L768,.L1022
	.byte	6
	.byte	'BaseSTMTick',0,1,166,90,10
	.word	.L768,.L1023
	.byte	6
	.byte	'CurrSTMTick',0,1,167,90,10
	.word	.L768,.L1024
	.byte	6
	.byte	'DelayTickResolution',0,1,168,90,10
	.word	.L768,.L1025
	.byte	6
	.byte	'EthCtrlAddPtr',0,1,169,90,13
	.word	.L744,.L1026
	.byte	6
	.byte	'RetValue',0,1,170,90,18
	.word	.L756,.L1027
	.byte	6
	.byte	'IsTimeExpired',0,1,171,90,11
	.word	.L756,.L1028
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('Eth_17_GEthMacV2_lResetGethCore')
	.sect	'.debug_abbrev'
.L525:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('Eth_17_GEthMacV2_lResetGethCore')
	.sect	'.debug_line'
.L526:
	.word	.L2745-.L2744
.L2744:
	.half	3
	.word	.L2747-.L2746
.L2746:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.c',0,0,0,0,0
.L2747:
	.byte	5,23,7,0,5,2
	.word	.L357
	.byte	3,160,218,0,1,5,65,9
	.half	.L1906-.L357
	.byte	3,13,1,5,19,9
	.half	.L2748-.L1906
	.byte	1,5,51,9
	.half	.L2749-.L2748
	.byte	1,5,3,9
	.half	.L1907-.L2749
	.byte	3,4,1,9
	.half	.L2750-.L1907
	.byte	3,3,1,5,49,9
	.half	.L2751-.L2750
	.byte	3,5,1,5,23,9
	.half	.L1908-.L2751
	.byte	1,9
	.half	.L1909-.L1908
	.byte	3,1,1,5,57,9
	.half	.L2752-.L1909
	.byte	1,5,22,9
	.half	.L1910-.L2752
	.byte	3,5,1,5,20,9
	.half	.L2753-.L1910
	.byte	3,5,1,5,36,9
	.half	.L1911-.L2753
	.byte	3,4,1,5,17,9
	.half	.L1912-.L1911
	.byte	3,1,1,9
	.half	.L1914-.L1912
	.byte	3,1,1,5,49,9
	.half	.L180-.L1914
	.byte	3,7,1,5,32,9
	.half	.L1915-.L180
	.byte	3,3,1,5,8,9
	.half	.L1913-.L1915
	.byte	1,5,44,7,9
	.half	.L2754-.L1913
	.byte	3,2,1,5,21,7,9
	.half	.L2755-.L2754
	.byte	3,3,1,5,36,9
	.half	.L181-.L2755
	.byte	3,4,1,5,10,9
	.half	.L1917-.L181
	.byte	3,1,1,5,50,7,9
	.half	.L2756-.L1917
	.byte	3,1,1,5,60,7,9
	.half	.L183-.L2756
	.byte	3,6,1,5,3,9
	.half	.L1918-.L183
	.byte	3,5,1,5,23,7,9
	.half	.L2757-.L1918
	.byte	3,5,1,5,43,9
	.half	.L1916-.L2757
	.byte	1,5,21,9
	.half	.L2758-.L1916
	.byte	3,1,1,5,5,9
	.half	.L2759-.L2758
	.byte	3,127,1,5,26,7,9
	.half	.L2760-.L2759
	.byte	3,4,1,5,77,9
	.half	.L2761-.L2760
	.byte	3,1,1,5,26,9
	.half	.L185-.L2761
	.byte	3,5,1,5,62,9
	.half	.L186-.L185
	.byte	1,5,25,9
	.half	.L1920-.L186
	.byte	3,5,1,5,22,9
	.half	.L2762-.L1920
	.byte	3,3,1,5,38,9
	.half	.L1921-.L2762
	.byte	3,4,1,5,19,9
	.half	.L1922-.L1921
	.byte	3,1,1,9
	.half	.L2763-.L1922
	.byte	3,1,1,5,33,9
	.half	.L187-.L2763
	.byte	3,6,1,5,7,9
	.half	.L1923-.L187
	.byte	1,5,23,7,9
	.half	.L2764-.L1923
	.byte	3,4,1,5,38,9
	.half	.L188-.L2764
	.byte	3,4,1,5,35,9
	.half	.L1924-.L188
	.byte	3,1,1,5,5,7,9
	.half	.L2765-.L1924
	.byte	3,5,1,5,14,9
	.half	.L1925-.L2765
	.byte	3,3,1,5,1,9
	.half	.L1926-.L1925
	.byte	3,11,1,5,15,7,9
	.half	.L184-.L1926
	.byte	3,124,1,5,1,9
	.half	.L1927-.L184
	.byte	3,4,1,7,9
	.half	.L528-.L1927
	.byte	0,1,1
.L2745:
	.sdecl	'.debug_ranges',debug,cluster('Eth_17_GEthMacV2_lResetGethCore')
	.sect	'.debug_ranges'
.L527:
	.word	-1,.L357,0,.L528-.L357,0,0
	.sdecl	'.debug_info',debug,cluster('Eth_17_GEthMacV2_lDisableGethInterrupt')
	.sect	'.debug_info'
.L529:
	.word	388
	.half	3
	.word	.L530
	.byte	4,1
	.byte	'..\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1
	.word	.L532,.L531
	.byte	2
	.word	.L410
	.byte	3
	.byte	'Eth_17_GEthMacV2_lDisableGethInterrupt',0,1,184,88,13,1,1
	.word	.L353,.L1029,.L352
	.byte	4
	.byte	'EthCtrlCfgPtr',0,1,185,88,64
	.word	.L1030,.L1031
	.byte	5
	.word	.L353,.L1029
	.byte	6
	.byte	'EthCtrlAddPtr',0,1,187,88,13
	.word	.L744,.L1032
	.byte	6
	.byte	'IntEnabled',0,1,188,88,9
	.word	.L756,.L1033
	.byte	6
	.byte	'LoopCount',0,1,189,88,9
	.word	.L756,.L1034
	.byte	6
	.byte	'MaxUsedChannels',0,1,190,88,9
	.word	.L756,.L1035
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('Eth_17_GEthMacV2_lDisableGethInterrupt')
	.sect	'.debug_abbrev'
.L530:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3,8,58
	.byte	15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('Eth_17_GEthMacV2_lDisableGethInterrupt')
	.sect	'.debug_line'
.L531:
	.word	.L2767-.L2766
.L2766:
	.half	3
	.word	.L2769-.L2768
.L2768:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.c',0,0,0,0,0
.L2769:
	.byte	5,65,7,0,5,2
	.word	.L353
	.byte	3,192,216,0,1,5,19,9
	.half	.L2770-.L353
	.byte	1,5,51,9
	.half	.L2771-.L2770
	.byte	1,5,41,9
	.half	.L1882-.L2771
	.byte	3,4,1,5,42,9
	.half	.L2772-.L1882
	.byte	3,127,1,9
	.half	.L2773-.L2772
	.byte	3,3,1,5,37,9
	.half	.L2774-.L2773
	.byte	3,4,1,5,46,9
	.half	.L2775-.L2774
	.byte	3,127,1,5,38,9
	.half	.L2776-.L2775
	.byte	3,5,1,5,58,9
	.half	.L2777-.L2776
	.byte	1,5,47,9
	.half	.L1883-.L2777
	.byte	3,1,1,5,20,9
	.half	.L2778-.L1883
	.byte	3,5,1,5,52,9
	.half	.L2779-.L2778
	.byte	1,5,36,9
	.half	.L2780-.L2779
	.byte	1,5,3,9
	.half	.L1884-.L2780
	.byte	3,12,1,5,20,7,9
	.half	.L2781-.L1884
	.byte	3,2,1,5,39,9
	.half	.L1885-.L2781
	.byte	3,6,1,5,46,9
	.half	.L2782-.L1885
	.byte	3,6,1,5,52,9
	.half	.L1887-.L2782
	.byte	3,116,1,5,29,9
	.half	.L163-.L1887
	.byte	3,5,1,5,28,9
	.half	.L2783-.L163
	.byte	1,5,49,9
	.half	.L2784-.L2783
	.byte	1,5,59,9
	.half	.L1888-.L2784
	.byte	3,6,1,5,63,9
	.half	.L1889-.L1888
	.byte	3,117,1,5,52,9
	.half	.L162-.L1889
	.byte	1,5,1,7,9
	.half	.L2785-.L162
	.byte	3,26,1,5,20,7,9
	.half	.L161-.L2785
	.byte	3,119,1,5,40,9
	.half	.L1890-.L161
	.byte	3,6,1,5,52,9
	.half	.L2786-.L1890
	.byte	3,122,1,5,29,9
	.half	.L166-.L2786
	.byte	3,5,1,5,28,9
	.half	.L2787-.L166
	.byte	1,5,49,9
	.half	.L2788-.L2787
	.byte	1,5,63,9
	.half	.L2789-.L2788
	.byte	3,123,1,5,52,9
	.half	.L165-.L2789
	.byte	1,5,1,7,9
	.half	.L2790-.L165
	.byte	3,9,1,7,9
	.half	.L533-.L2790
	.byte	0,1,1
.L2767:
	.sdecl	'.debug_ranges',debug,cluster('Eth_17_GEthMacV2_lDisableGethInterrupt')
	.sect	'.debug_ranges'
.L532:
	.word	-1,.L353,0,.L533-.L353,0,0
	.sdecl	'.debug_info',debug,cluster('Eth_17_GEthMacV2_lEnableGethInterrupt')
	.sect	'.debug_info'
.L534:
	.word	429
	.half	3
	.word	.L535
	.byte	4,1
	.byte	'..\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1
	.word	.L537,.L536
	.byte	2
	.word	.L410
	.byte	3
	.byte	'Eth_17_GEthMacV2_lEnableGethInterrupt',0,1,153,89,13,1,1
	.word	.L355,.L1036,.L354
	.byte	4
	.byte	'EthCtrlCfgPtr',0,1,154,89,64
	.word	.L1037,.L1038
	.byte	5
	.word	.L355,.L1036
	.byte	6
	.byte	'EthCtrlAddPtr',0,1,156,89,13
	.word	.L744,.L1039
	.byte	6
	.byte	'IntEnabled',0,1,157,89,9
	.word	.L756,.L1040
	.byte	6
	.byte	'ChnlCnt',0,1,158,89,9
	.word	.L756,.L1041
	.byte	6
	.byte	'MaxChnlsUsd',0,1,159,89,9
	.word	.L756,.L1042
	.byte	6
	.byte	'TxChnlsUsd',0,1,160,89,9
	.word	.L756,.L1043
	.byte	6
	.byte	'RxChnlsUsd',0,1,161,89,9
	.word	.L756,.L1044
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('Eth_17_GEthMacV2_lEnableGethInterrupt')
	.sect	'.debug_abbrev'
.L535:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3,8,58
	.byte	15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('Eth_17_GEthMacV2_lEnableGethInterrupt')
	.sect	'.debug_line'
.L536:
	.word	.L2792-.L2791
.L2791:
	.half	3
	.word	.L2794-.L2793
.L2793:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.c',0,0,0,0,0
.L2794:
	.byte	5,65,7,0,5,2
	.word	.L355
	.byte	3,163,217,0,1,5,19,9
	.half	.L2795-.L355
	.byte	1,5,51,9
	.half	.L2796-.L2795
	.byte	1,5,38,9
	.half	.L1892-.L2796
	.byte	3,2,1,5,58,9
	.half	.L2797-.L1892
	.byte	1,5,47,9
	.half	.L2798-.L2797
	.byte	3,1,1,5,29,9
	.half	.L1893-.L2798
	.byte	3,3,1,9
	.half	.L1895-.L1893
	.byte	3,3,1,5,15,9
	.half	.L1897-.L1895
	.byte	3,3,1,5,3,9
	.half	.L1898-.L1897
	.byte	3,5,1,5,17,7,9
	.half	.L2799-.L1898
	.byte	3,2,1,5,3,9
	.half	.L167-.L2799
	.byte	3,6,1,5,18,7,9
	.half	.L2800-.L167
	.byte	3,5,1,5,33,9
	.half	.L1899-.L2800
	.byte	3,4,1,5,45,9
	.half	.L2801-.L1899
	.byte	3,124,1,5,29,9
	.half	.L170-.L2801
	.byte	3,3,1,5,28,9
	.half	.L2802-.L170
	.byte	1,5,47,9
	.half	.L2803-.L2802
	.byte	1,5,56,9
	.half	.L2804-.L2803
	.byte	3,3,1,5,61,9
	.half	.L2805-.L2804
	.byte	1,5,54,9
	.half	.L2806-.L2805
	.byte	3,122,1,5,45,9
	.half	.L169-.L2806
	.byte	1,5,5,7,9
	.half	.L2807-.L169
	.byte	3,13,1,5,20,7,9
	.half	.L2808-.L2807
	.byte	3,6,1,5,46,9
	.half	.L2809-.L2808
	.byte	1,5,31,9
	.half	.L173-.L2809
	.byte	3,5,1,5,30,9
	.half	.L2810-.L173
	.byte	1,5,58,9
	.half	.L2811-.L2810
	.byte	1,5,63,9
	.half	.L2812-.L2811
	.byte	1,5,55,9
	.half	.L2813-.L2812
	.byte	3,123,1,5,46,9
	.half	.L172-.L2813
	.byte	1,5,5,7,9
	.half	.L171-.L172
	.byte	3,13,1,5,20,7,9
	.half	.L2814-.L171
	.byte	3,6,1,5,46,9
	.half	.L1894-.L2814
	.byte	1,5,31,9
	.half	.L176-.L1894
	.byte	3,7,1,5,30,9
	.half	.L2815-.L176
	.byte	1,5,58,9
	.half	.L2816-.L2815
	.byte	1,5,63,9
	.half	.L2817-.L2816
	.byte	1,5,58,9
	.half	.L2818-.L2817
	.byte	3,2,1,5,64,9
	.half	.L2819-.L2818
	.byte	1,5,58,9
	.half	.L2820-.L2819
	.byte	3,2,1,5,63,9
	.half	.L2821-.L2820
	.byte	1,5,55,9
	.half	.L2822-.L2821
	.byte	3,117,1,5,46,9
	.half	.L175-.L2822
	.byte	1,5,1,7,9
	.half	.L174-.L175
	.byte	3,28,1,5,40,7,9
	.half	.L168-.L174
	.byte	3,125,1,5,45,9
	.half	.L1896-.L168
	.byte	3,125,1,5,29,9
	.half	.L179-.L1896
	.byte	3,2,1,5,28,9
	.half	.L1903-.L179
	.byte	1,5,47,9
	.half	.L2823-.L1903
	.byte	1,5,54,9
	.half	.L2824-.L2823
	.byte	3,126,1,5,45,9
	.half	.L178-.L2824
	.byte	1,5,1,7,9
	.half	.L1904-.L178
	.byte	3,6,1,7,9
	.half	.L538-.L1904
	.byte	0,1,1
.L2792:
	.sdecl	'.debug_ranges',debug,cluster('Eth_17_GEthMacV2_lEnableGethInterrupt')
	.sect	'.debug_ranges'
.L537:
	.word	-1,.L355,0,.L538-.L355,0,0
	.sdecl	'.debug_info',debug,cluster('Eth_17_GEthMacV2_lGethCoreInit')
	.sect	'.debug_info'
.L539:
	.word	312
	.half	3
	.word	.L540
	.byte	4,1
	.byte	'..\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1
	.word	.L542,.L541
	.byte	2
	.word	.L410
	.byte	3
	.byte	'Eth_17_GEthMacV2_lGethCoreInit',0,1,202,92,13,1,1
	.word	.L361,.L1045,.L360
	.byte	4
	.byte	'EthCtrlCfgPtr',0,1,203,92,64
	.word	.L1046,.L1047
	.byte	5
	.word	.L361,.L1045
	.byte	6
	.byte	'EthLocalCoreStatusPtr',0,1,208,92,36
	.word	.L805,.L1048
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('Eth_17_GEthMacV2_lGethCoreInit')
	.sect	'.debug_abbrev'
.L540:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3,8,58
	.byte	15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('Eth_17_GEthMacV2_lGethCoreInit')
	.sect	'.debug_line'
.L541:
	.word	.L2826-.L2825
.L2825:
	.half	3
	.word	.L2828-.L2827
.L2827:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.c',0,0,0,0,0
.L2828:
	.byte	5,13,7,0,5,2
	.word	.L361
	.byte	3,201,220,0,1,5,53,9
	.half	.L1944-.L361
	.byte	3,10,1,5,25,9
	.half	.L1943-.L1944
	.byte	3,127,1,5,19,9
	.half	.L1946-.L1943
	.byte	3,5,1,5,3,9
	.half	.L2829-.L1946
	.byte	3,127,1,5,5,9
	.half	.L2830-.L2829
	.byte	3,1,1,5,14,9
	.half	.L2831-.L2830
	.byte	3,1,1,5,15,9
	.half	.L2832-.L2831
	.byte	3,1,1,5,61,9
	.half	.L2833-.L2832
	.byte	1,5,25,9
	.half	.L2834-.L2833
	.byte	3,1,1,5,54,9
	.half	.L2835-.L2834
	.byte	3,125,1,5,33,9
	.half	.L2836-.L2835
	.byte	3,6,1,9
	.half	.L1948-.L2836
	.byte	3,3,1,9
	.half	.L1950-.L1948
	.byte	3,3,1,5,43,9
	.half	.L1952-.L1950
	.byte	3,21,1,5,66,9
	.half	.L2837-.L1952
	.byte	3,127,1,5,45,9
	.half	.L2838-.L2837
	.byte	3,9,1,5,1,9
	.half	.L543-.L2838
	.byte	3,2,0,1,1
.L2826:
	.sdecl	'.debug_ranges',debug,cluster('Eth_17_GEthMacV2_lGethCoreInit')
	.sect	'.debug_ranges'
.L542:
	.word	-1,.L361,0,.L543-.L361,0,0
	.sdecl	'.debug_info',debug,cluster('Eth_17_GEthMacV2_lInitGlobalVar')
	.sect	'.debug_info'
.L544:
	.word	304
	.half	3
	.word	.L545
	.byte	4,1
	.byte	'..\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1
	.word	.L547,.L546
	.byte	2
	.word	.L410
	.byte	3
	.byte	'Eth_17_GEthMacV2_lInitGlobalVar',0,1,158,93,13,1,1
	.word	.L363,.L1049,.L362
	.byte	4
	.byte	'EthCoreStatusPtr',0,1,159,93,60
	.word	.L1050,.L1051
	.byte	5
	.word	.L363,.L1049
	.byte	6
	.byte	'LoopCount',0,1,161,93,9
	.word	.L756,.L1052
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('Eth_17_GEthMacV2_lInitGlobalVar')
	.sect	'.debug_abbrev'
.L545:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3,8,58
	.byte	15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('Eth_17_GEthMacV2_lInitGlobalVar')
	.sect	'.debug_line'
.L546:
	.word	.L2840-.L2839
.L2839:
	.half	3
	.word	.L2842-.L2841
.L2841:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.c',0,0,0,0,0
.L2842:
	.byte	5,72,7,0,5,2
	.word	.L363
	.byte	3,163,221,0,1,5,70,9
	.half	.L1954-.L363
	.byte	1,5,71,9
	.half	.L2843-.L1954
	.byte	3,1,1,5,70,9
	.half	.L2844-.L2843
	.byte	3,1,1,5,76,9
	.half	.L2845-.L2844
	.byte	3,1,1,5,69,9
	.half	.L2846-.L2845
	.byte	3,1,1,5,53,9
	.half	.L2847-.L2846
	.byte	3,3,1,9
	.half	.L2848-.L2847
	.byte	3,2,1,9
	.half	.L2849-.L2848
	.byte	3,2,1,9
	.half	.L2850-.L2849
	.byte	3,2,1,9
	.half	.L2851-.L2850
	.byte	3,2,1,5,72,9
	.half	.L2852-.L2851
	.byte	3,2,1,5,74,9
	.half	.L2853-.L2852
	.byte	3,1,1,5,70,9
	.half	.L2854-.L2853
	.byte	3,1,1,5,49,9
	.half	.L2855-.L2854
	.byte	3,3,1,9
	.half	.L2856-.L2855
	.byte	3,2,1,9
	.half	.L2857-.L2856
	.byte	3,2,1,5,78,9
	.half	.L2858-.L2857
	.byte	3,5,1,5,66,9
	.half	.L1956-.L2858
	.byte	3,126,1,5,64,9
	.half	.L199-.L1956
	.byte	3,2,1,5,76,9
	.half	.L1957-.L199
	.byte	1,5,77,9
	.half	.L1958-.L1957
	.byte	3,126,1,5,66,9
	.half	.L198-.L1958
	.byte	1,5,62,7,9
	.half	.L2859-.L198
	.byte	3,6,1,5,60,9
	.half	.L1955-.L2859
	.byte	1,5,64,9
	.half	.L2860-.L1955
	.byte	3,3,1,5,59,9
	.half	.L2861-.L2860
	.byte	3,3,1,5,64,9
	.half	.L2862-.L2861
	.byte	3,4,1,5,1,9
	.half	.L2863-.L2862
	.byte	3,11,1,7,9
	.half	.L548-.L2863
	.byte	0,1,1
.L2840:
	.sdecl	'.debug_ranges',debug,cluster('Eth_17_GEthMacV2_lInitGlobalVar')
	.sect	'.debug_ranges'
.L547:
	.word	-1,.L363,0,.L548-.L363,0,0
	.sdecl	'.debug_info',debug,cluster('Eth_17_GEthMacV2_lResetDma')
	.sect	'.debug_info'
.L549:
	.word	556
	.half	3
	.word	.L550
	.byte	4,1
	.byte	'..\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1
	.word	.L552,.L551
	.byte	2
	.word	.L410
	.byte	3
	.byte	'Eth_17_GEthMacV2_lResetDma',0,1,187,94,23
	.word	.L756
	.byte	1,1
	.word	.L365,.L1053,.L364
	.byte	4
	.byte	'CtrlIdx',0,1,187,94,62
	.word	.L1054,.L1055
	.byte	5
	.word	.L365,.L1053
	.byte	6
	.byte	'NoOfSpbCyclesToWait',0,1,189,94,10
	.word	.L768,.L1056
	.byte	6
	.byte	'DmaResetFinished',0,1,190,94,10
	.word	.L768,.L1057
	.byte	6
	.byte	'DmaResetWaitTicks',0,1,191,94,10
	.word	.L768,.L1058
	.byte	6
	.byte	'BaseSTMTick',0,1,192,94,10
	.word	.L768,.L1059
	.byte	6
	.byte	'CurrSTMTick',0,1,193,94,10
	.word	.L768,.L1060
	.byte	6
	.byte	'DelayTickResolution',0,1,194,94,10
	.word	.L768,.L1061
	.byte	6
	.byte	'EthCtrlAddPtr',0,1,195,94,13
	.word	.L744,.L1062
	.byte	6
	.byte	'EthLocalCtrlCfgPtr',0,1,196,94,46
	.word	.L754,.L1063
	.byte	6
	.byte	'RetValue',0,1,197,94,18
	.word	.L756,.L1064
	.byte	6
	.byte	'IsTimeExpired',0,1,198,94,11
	.word	.L756,.L1065
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('Eth_17_GEthMacV2_lResetDma')
	.sect	'.debug_abbrev'
.L550:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('Eth_17_GEthMacV2_lResetDma')
	.sect	'.debug_line'
.L551:
	.word	.L2865-.L2864
.L2864:
	.half	3
	.word	.L2867-.L2866
.L2866:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.c',0,0,0,0,0
.L2867:
	.byte	5,19,7,0,5,2
	.word	.L365
	.byte	3,199,222,0,1,5,51,9
	.half	.L2868-.L365
	.byte	1,5,59,9
	.half	.L1960-.L2868
	.byte	3,1,1,5,22,9
	.half	.L1959-.L1960
	.byte	1,5,12,9
	.half	.L1962-.L1959
	.byte	3,5,1,5,49,9
	.half	.L1963-.L1962
	.byte	3,7,1,5,23,9
	.half	.L1961-.L1963
	.byte	1,9
	.half	.L1965-.L1961
	.byte	3,3,1,5,44,9
	.half	.L1967-.L1965
	.byte	3,4,1,5,24,9
	.half	.L1969-.L1967
	.byte	3,6,1,5,22,9
	.half	.L1968-.L1969
	.byte	3,5,1,5,28,9
	.half	.L1970-.L1968
	.byte	3,6,1,5,33,9
	.half	.L2869-.L1970
	.byte	1,5,36,9
	.half	.L2870-.L2869
	.byte	3,3,1,5,17,9
	.half	.L1964-.L2870
	.byte	3,1,1,9
	.half	.L1972-.L1964
	.byte	3,1,1,5,31,9
	.half	.L200-.L1972
	.byte	3,9,1,5,5,9
	.half	.L1971-.L200
	.byte	1,5,21,7,9
	.half	.L2871-.L1971
	.byte	3,4,1,5,36,9
	.half	.L201-.L2871
	.byte	3,3,1,5,33,9
	.half	.L1974-.L201
	.byte	3,1,1,5,25,7,9
	.half	.L2872-.L1974
	.byte	3,3,1,5,59,9
	.half	.L2873-.L2872
	.byte	1,5,24,9
	.half	.L1976-.L2873
	.byte	3,3,1,5,22,9
	.half	.L2874-.L1976
	.byte	3,3,1,5,36,9
	.half	.L1977-.L2874
	.byte	3,4,1,5,17,9
	.half	.L2875-.L1977
	.byte	3,1,1,9
	.half	.L1966-.L2875
	.byte	3,1,1,5,58,9
	.half	.L202-.L1966
	.byte	3,9,1,5,32,9
	.half	.L2876-.L202
	.byte	3,3,1,5,8,9
	.half	.L1975-.L2876
	.byte	1,5,36,7,9
	.half	.L2877-.L1975
	.byte	3,2,1,5,21,7,9
	.half	.L2878-.L2877
	.byte	3,3,1,5,36,9
	.half	.L203-.L2878
	.byte	3,3,1,5,10,9
	.half	.L1979-.L203
	.byte	3,1,1,5,51,7,9
	.half	.L2879-.L1979
	.byte	3,1,1,5,64,7,9
	.half	.L205-.L2879
	.byte	3,6,1,5,3,9
	.half	.L1980-.L205
	.byte	3,5,1,5,14,7,9
	.half	.L2880-.L1980
	.byte	3,5,1,5,3,9
	.half	.L206-.L2880
	.byte	3,3,1,5,1,9
	.half	.L1982-.L206
	.byte	3,1,1,7,9
	.half	.L553-.L1982
	.byte	0,1,1
.L2865:
	.sdecl	'.debug_ranges',debug,cluster('Eth_17_GEthMacV2_lResetDma')
	.sect	'.debug_ranges'
.L552:
	.word	-1,.L365,0,.L553-.L365,0,0
	.sdecl	'.debug_info',debug,cluster('Eth_17_GEthMacV2_lResetTxRxStatus')
	.sect	'.debug_info'
.L554:
	.word	279
	.half	3
	.word	.L555
	.byte	4,1
	.byte	'..\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1
	.word	.L557,.L556
	.byte	2
	.word	.L410
	.byte	3
	.byte	'Eth_17_GEthMacV2_lResetTxRxStatus',0,1,208,107,13,1,1
	.word	.L381,.L1066,.L380
	.byte	4
	.byte	'EthCtrlCfgPtr',0,1,209,107,64
	.word	.L1067,.L1068
	.byte	5
	.word	.L381,.L1066
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('Eth_17_GEthMacV2_lResetTxRxStatus')
	.sect	'.debug_abbrev'
.L555:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('Eth_17_GEthMacV2_lResetTxRxStatus')
	.sect	'.debug_line'
.L556:
	.word	.L2882-.L2881
.L2881:
	.half	3
	.word	.L2884-.L2883
.L2883:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.c',0,0,0,0,0
.L2884:
	.byte	5,13,7,0,5,2
	.word	.L381
	.byte	3,207,235,0,1,5,42,9
	.half	.L2125-.L381
	.byte	3,5,1,5,41,9
	.half	.L2124-.L2125
	.byte	3,3,1,9
	.half	.L2127-.L2124
	.byte	3,3,1,5,1,9
	.half	.L558-.L2127
	.byte	3,1,0,1,1
.L2882:
	.sdecl	'.debug_ranges',debug,cluster('Eth_17_GEthMacV2_lResetTxRxStatus')
	.sect	'.debug_ranges'
.L557:
	.word	-1,.L381,0,.L558-.L381,0,0
	.sdecl	'.debug_info',debug,cluster('Eth_17_GEthMacV2_lMacCoreInit')
	.sect	'.debug_info'
.L559:
	.word	504
	.half	3
	.word	.L560
	.byte	4,1
	.byte	'..\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1
	.word	.L562,.L561
	.byte	2
	.word	.L410
	.byte	3
	.byte	'Eth_17_GEthMacV2_lMacCoreInit',0,1,215,95,13,1,1
	.word	.L367,.L1069,.L366
	.byte	4
	.byte	'EthCtrlCfgPtr',0,1,216,95,64
	.word	.L1070,.L1071
	.byte	5
	.word	.L367,.L1069
	.byte	6
	.byte	'EthCtrlAddPtr',0,1,218,95,13
	.word	.L744,.L1072
	.byte	6
	.byte	'EthLocalCoreStatusPtr',0,1,219,95,36
	.word	.L805,.L1073
	.byte	6
	.byte	'MacConfigVal',0,1,220,95,10
	.word	.L768,.L1074
	.byte	6
	.byte	'LoopCount',0,1,221,95,9
	.word	.L756,.L1075
	.byte	6
	.byte	'EthOpMode',0,1,222,95,9
	.word	.L756,.L1076
	.byte	7
	.word	.L927,.L1077,.L1078
	.byte	8
	.word	.L930,.L1079
	.byte	8
	.word	.L932,.L1080
	.byte	9
	.word	.L934,.L1077,.L1078
	.byte	6
	.byte	'DataVal',0,1,167,82,10
	.word	.L768,.L1081
	.byte	6
	.byte	'EthCtrlAddPtr',0,1,168,82,13
	.word	.L744,.L1082
	.byte	0,0,0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('Eth_17_GEthMacV2_lMacCoreInit')
	.sect	'.debug_abbrev'
.L560:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3,8,58
	.byte	15,59,15,57,15,73,16,2,6,0,0,7,29,1,49,16,17,1,18,1,0,0,8,5,0,49,16,2,6,0,0,9,11,1,49,16,17,1,18,1,0,0
	.byte	0
	.sdecl	'.debug_line',debug,cluster('Eth_17_GEthMacV2_lMacCoreInit')
	.sect	'.debug_line'
.L561:
	.word	.L2886-.L2885
.L2885:
	.half	3
	.word	.L2888-.L2887
.L2887:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.c',0,0,0,0,0
.L2888:
	.byte	5,13,7,0,5,2
	.word	.L367
	.byte	3,214,223,0,1,5,55,9
	.half	.L1984-.L367
	.byte	3,11,1,5,25,9
	.half	.L1983-.L1984
	.byte	3,127,1,5,65,9
	.half	.L1986-.L1983
	.byte	3,3,1,5,19,9
	.half	.L2889-.L1986
	.byte	1,5,51,9
	.half	.L2890-.L2889
	.byte	1,5,40,9
	.half	.L1987-.L2890
	.byte	3,5,1,5,60,9
	.half	.L2891-.L1987
	.byte	1,5,46,9
	.half	.L2892-.L2891
	.byte	3,1,1,5,45,9
	.half	.L2893-.L2892
	.byte	3,3,1,5,73,9
	.half	.L2894-.L2893
	.byte	1,5,16,9
	.half	.L1988-.L2894
	.byte	3,127,1,5,58,9
	.half	.L2895-.L1988
	.byte	3,3,1,5,50,9
	.half	.L2896-.L2895
	.byte	3,1,1,5,3,9
	.half	.L1990-.L2896
	.byte	3,6,1,5,21,7,9
	.half	.L2897-.L1990
	.byte	3,5,1,5,65,9
	.half	.L1991-.L2897
	.byte	1,5,21,9
	.half	.L208-.L1991
	.byte	3,7,1,5,18,9
	.half	.L2898-.L208
	.byte	1,5,40,9
	.half	.L1989-.L2898
	.byte	3,6,1,5,38,9
	.half	.L2899-.L1989
	.byte	1,5,57,9
	.half	.L2900-.L2899
	.byte	3,3,1,5,46,9
	.half	.L1985-.L2900
	.byte	3,5,1,5,19,9
	.half	.L1077-.L1985
	.byte	3,155,114,1,5,51,9
	.half	.L2901-.L1077
	.byte	1,5,34,9
	.half	.L1992-.L2901
	.byte	3,3,1,5,38,9
	.half	.L2902-.L1992
	.byte	1,5,33,9
	.half	.L2903-.L2902
	.byte	3,1,1,5,69,9
	.half	.L2904-.L2903
	.byte	3,127,1,5,38,9
	.half	.L2905-.L2904
	.byte	3,1,1,9
	.half	.L1993-.L2905
	.byte	3,3,1,5,42,9
	.half	.L2906-.L1993
	.byte	3,3,1,5,47,9
	.half	.L1994-.L2906
	.byte	1,5,42,9
	.half	.L2907-.L1994
	.byte	3,1,1,5,47,9
	.half	.L2908-.L2907
	.byte	1,5,80,9
	.half	.L2909-.L2908
	.byte	3,127,1,5,42,9
	.half	.L2910-.L2909
	.byte	3,2,1,5,47,9
	.half	.L2911-.L2910
	.byte	1,5,80,9
	.half	.L2912-.L2911
	.byte	3,127,1,5,34,9
	.half	.L2913-.L2912
	.byte	3,2,1,5,80,9
	.half	.L1995-.L2913
	.byte	3,127,1,5,37,9
	.half	.L2914-.L1995
	.byte	3,4,1,5,17,9
	.half	.L1078-.L2914
	.byte	3,222,13,1,5,50,9
	.half	.L1996-.L1078
	.byte	3,1,1,5,25,9
	.half	.L211-.L1996
	.byte	3,3,1,5,67,9
	.half	.L2915-.L211
	.byte	1,5,37,9
	.half	.L2916-.L2915
	.byte	1,5,61,9
	.half	.L2917-.L2916
	.byte	3,125,1,5,50,9
	.half	.L210-.L2917
	.byte	1,5,38,7,9
	.half	.L2918-.L210
	.byte	3,21,1,5,1,9
	.half	.L2919-.L2918
	.byte	3,1,1,7,9
	.half	.L563-.L2919
	.byte	0,1,1
.L2886:
	.sdecl	'.debug_ranges',debug,cluster('Eth_17_GEthMacV2_lMacCoreInit')
	.sect	'.debug_ranges'
.L562:
	.word	-1,.L367,0,.L563-.L367,0,0
	.sdecl	'.debug_info',debug,cluster('Eth_17_GEthMacV2_lClearAllAddressFilters')
	.sect	'.debug_info'
.L564:
	.word	388
	.half	3
	.word	.L565
	.byte	4,1
	.byte	'..\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1
	.word	.L567,.L566
	.byte	2
	.word	.L410
	.byte	3
	.byte	'Eth_17_GEthMacV2_lClearAllAddressFilters',0,1,163,85,13,1,1
	.word	.L345,.L1083,.L344
	.byte	4
	.byte	'CtrlIdx',0,1,163,85,66
	.word	.L1084,.L1085
	.byte	5
	.word	.L345,.L1083
	.byte	6
	.byte	'Count',0,1,165,85,10
	.word	.L768,.L1086
	.byte	6
	.byte	'NumberOfFilters',0,1,166,85,10
	.word	.L768,.L1087
	.byte	6
	.byte	'EthCtrlAddPtr',0,1,167,85,13
	.word	.L744,.L1088
	.byte	6
	.byte	'EthMacFilterAddPtr',0,1,168,85,38
	.word	.L1089,.L1090
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('Eth_17_GEthMacV2_lClearAllAddressFilters')
	.sect	'.debug_abbrev'
.L565:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3,8,58
	.byte	15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('Eth_17_GEthMacV2_lClearAllAddressFilters')
	.sect	'.debug_line'
.L566:
	.word	.L2921-.L2920
.L2920:
	.half	3
	.word	.L2923-.L2922
.L2922:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.c',0,0,0,0,0
.L2923:
	.byte	5,19,7,0,5,2
	.word	.L345
	.byte	3,169,213,0,1,5,51,9
	.half	.L2924-.L345
	.byte	1,5,29,9
	.half	.L1844-.L2924
	.byte	3,8,1,5,61,9
	.half	.L2925-.L1844
	.byte	1,5,40,9
	.half	.L1845-.L2925
	.byte	3,7,1,5,38,9
	.half	.L2926-.L1845
	.byte	1,5,39,9
	.half	.L2927-.L2926
	.byte	3,1,1,5,37,9
	.half	.L2928-.L2927
	.byte	1,5,19,9
	.half	.L2929-.L2928
	.byte	3,4,1,5,13,9
	.half	.L1846-.L2929
	.byte	3,5,1,5,35,9
	.half	.L1847-.L1846
	.byte	3,3,1,9
	.half	.L2930-.L1847
	.byte	3,3,1,5,42,9
	.half	.L2931-.L2930
	.byte	3,122,1,5,23,9
	.half	.L146-.L2931
	.byte	3,2,1,5,42,9
	.half	.L2932-.L146
	.byte	1,5,41,9
	.half	.L2933-.L2932
	.byte	3,3,1,5,49,9
	.half	.L2934-.L2933
	.byte	3,123,1,5,42,9
	.half	.L145-.L2934
	.byte	1,5,1,7,9
	.half	.L2935-.L145
	.byte	3,8,1,7,9
	.half	.L568-.L2935
	.byte	0,1,1
.L2921:
	.sdecl	'.debug_ranges',debug,cluster('Eth_17_GEthMacV2_lClearAllAddressFilters')
	.sect	'.debug_ranges'
.L567:
	.word	-1,.L345,0,.L568-.L345,0,0
	.sdecl	'.debug_info',debug,cluster('Eth_17_GEthMacV2_lMtlCoreInit')
	.sect	'.debug_info'
.L569:
	.word	303
	.half	3
	.word	.L570
	.byte	4,1
	.byte	'..\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1
	.word	.L572,.L571
	.byte	2
	.word	.L410
	.byte	3
	.byte	'Eth_17_GEthMacV2_lMtlCoreInit',0,1,203,96,13,1,1
	.word	.L369,.L1091,.L368
	.byte	4
	.byte	'EthCtrlCfgPtr',0,1,204,96,60
	.word	.L1092,.L1093
	.byte	5
	.word	.L369,.L1091
	.byte	6
	.byte	'EthCtrlAddPtr',0,1,206,96,13
	.word	.L744,.L1094
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('Eth_17_GEthMacV2_lMtlCoreInit')
	.sect	'.debug_abbrev'
.L570:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3,8,58
	.byte	15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('Eth_17_GEthMacV2_lMtlCoreInit')
	.sect	'.debug_line'
.L571:
	.word	.L2937-.L2936
.L2936:
	.half	3
	.word	.L2939-.L2938
.L2938:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.c',0,0,0,0,0
.L2939:
	.byte	5,13,7,0,5,2
	.word	.L369
	.byte	3,202,224,0,1,5,65,9
	.half	.L1998-.L369
	.byte	3,5,1,5,19,9
	.half	.L2940-.L1998
	.byte	1,5,51,9
	.half	.L2941-.L2940
	.byte	1,5,30,9
	.half	.L1999-.L2941
	.byte	3,7,1,5,47,9
	.half	.L2942-.L1999
	.byte	1,5,39,9
	.half	.L2943-.L2942
	.byte	3,127,1,5,32,9
	.half	.L2944-.L2943
	.byte	3,7,1,9
	.half	.L1997-.L2944
	.byte	3,5,1,5,1,9
	.half	.L573-.L1997
	.byte	3,1,0,1,1
.L2937:
	.sdecl	'.debug_ranges',debug,cluster('Eth_17_GEthMacV2_lMtlCoreInit')
	.sect	'.debug_ranges'
.L572:
	.word	-1,.L369,0,.L573-.L369,0,0
	.sdecl	'.debug_info',debug,cluster('Eth_17_GEthMacV2_lDmaCoreInit')
	.sect	'.debug_info'
.L574:
	.word	355
	.half	3
	.word	.L575
	.byte	4,1
	.byte	'..\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1
	.word	.L577,.L576
	.byte	2
	.word	.L410
	.byte	3
	.byte	'Eth_17_GEthMacV2_lDmaCoreInit',0,1,254,96,13,1,1
	.word	.L371,.L1095,.L370
	.byte	4
	.byte	'EthCtrlCfgPtr',0,1,255,96,65
	.word	.L1096,.L1097
	.byte	5
	.word	.L371,.L1095
	.byte	6
	.byte	'EthCtrlAddPtr',0,1,129,97,13
	.word	.L744,.L1098
	.byte	6
	.byte	'LoopCount',0,1,130,97,9
	.word	.L756,.L1099
	.byte	6
	.byte	'MaxChannelsCfgd',0,1,131,97,9
	.word	.L756,.L1100
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('Eth_17_GEthMacV2_lDmaCoreInit')
	.sect	'.debug_abbrev'
.L575:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3,8,58
	.byte	15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('Eth_17_GEthMacV2_lDmaCoreInit')
	.sect	'.debug_line'
.L576:
	.word	.L2946-.L2945
.L2945:
	.half	3
	.word	.L2948-.L2947
.L2947:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.c',0,0,0,0,0
.L2948:
	.byte	5,13,7,0,5,2
	.word	.L371
	.byte	3,253,224,0,1,5,65,9
	.half	.L2001-.L371
	.byte	3,8,1,5,19,9
	.half	.L2949-.L2001
	.byte	1,5,51,9
	.half	.L2950-.L2949
	.byte	1,5,34,9
	.half	.L2002-.L2950
	.byte	3,2,1,5,26,9
	.half	.L2004-.L2002
	.byte	3,6,1,5,43,9
	.half	.L2951-.L2004
	.byte	1,5,31,9
	.half	.L2952-.L2951
	.byte	3,127,1,5,71,9
	.half	.L2953-.L2952
	.byte	1,5,29,9
	.half	.L2954-.L2953
	.byte	1,5,38,9
	.half	.L2955-.L2954
	.byte	3,4,1,5,36,9
	.half	.L2006-.L2955
	.byte	1,5,64,9
	.half	.L2956-.L2006
	.byte	3,6,1,5,27,9
	.half	.L213-.L2956
	.byte	3,3,1,5,26,9
	.half	.L2957-.L213
	.byte	1,5,62,9
	.half	.L2958-.L2957
	.byte	3,2,1,5,37,9
	.half	.L2959-.L2958
	.byte	3,1,1,5,48,9
	.half	.L2960-.L2959
	.byte	3,127,1,5,31,9
	.half	.L2961-.L2960
	.byte	1,5,48,9
	.half	.L2962-.L2961
	.byte	1,5,49,9
	.half	.L2963-.L2962
	.byte	3,1,1,5,64,9
	.half	.L2964-.L2963
	.byte	1,5,10,9
	.half	.L2965-.L2964
	.byte	3,126,1,5,64,9
	.half	.L2966-.L2965
	.byte	3,2,1,5,51,9
	.half	.L2967-.L2966
	.byte	3,125,1,5,75,9
	.half	.L2968-.L2967
	.byte	3,125,1,5,49,9
	.half	.L212-.L2968
	.byte	1,5,64,9
	.half	.L2969-.L212
	.byte	1,5,18,7,9
	.half	.L2970-.L2969
	.byte	3,10,1,5,37,9
	.half	.L2971-.L2970
	.byte	3,4,1,5,64,9
	.half	.L2972-.L2971
	.byte	3,124,1,5,27,9
	.half	.L215-.L2972
	.byte	3,3,1,5,26,9
	.half	.L2973-.L215
	.byte	1,5,50,9
	.half	.L2974-.L2973
	.byte	1,5,57,9
	.half	.L2975-.L2974
	.byte	1,5,75,9
	.half	.L2976-.L2975
	.byte	3,125,1,5,49,9
	.half	.L214-.L2976
	.byte	1,5,64,9
	.half	.L2977-.L214
	.byte	1,5,20,7,9
	.half	.L2978-.L2977
	.byte	3,8,1,5,3,9
	.half	.L2005-.L2978
	.byte	1,5,36,7,9
	.half	.L2979-.L2005
	.byte	3,2,1,5,18,9
	.half	.L216-.L2979
	.byte	3,3,1,5,51,9
	.half	.L2009-.L216
	.byte	1,5,27,9
	.half	.L218-.L2009
	.byte	3,3,1,5,26,9
	.half	.L2980-.L218
	.byte	1,5,47,9
	.half	.L2981-.L2980
	.byte	1,5,54,9
	.half	.L2982-.L2981
	.byte	1,5,62,9
	.half	.L2983-.L2982
	.byte	3,125,1,5,51,9
	.half	.L217-.L2983
	.byte	1,5,41,7,9
	.half	.L2011-.L217
	.byte	3,8,1,9
	.half	.L2003-.L2011
	.byte	3,3,1,9
	.half	.L2014-.L2003
	.byte	3,5,1,5,1,9
	.half	.L578-.L2014
	.byte	3,1,0,1,1
.L2946:
	.sdecl	'.debug_ranges',debug,cluster('Eth_17_GEthMacV2_lDmaCoreInit')
	.sect	'.debug_ranges'
.L577:
	.word	-1,.L371,0,.L578-.L371,0,0
	.sdecl	'.debug_info',debug,cluster('Eth_17_GEthMacV2_lDmaTxDescriptorInit')
	.sect	'.debug_info'
.L579:
	.word	613
	.half	3
	.word	.L580
	.byte	4,1
	.byte	'..\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1
	.word	.L582,.L581
	.byte	2
	.word	.L410
	.byte	3
	.byte	'Eth_17_GEthMacV2_lDmaTxDescriptorInit',0,1,218,97,13,1,1
	.word	.L373,.L1101,.L372
	.byte	4
	.byte	'EthCtrlCfgPtr',0,1,219,97,64
	.word	.L1102,.L1103
	.byte	5
	.word	.L373,.L1101
	.byte	6
	.byte	'EthLocalCoreStatusPtr',0,1,221,97,42
	.word	.L752,.L1104
	.byte	6
	.byte	'EthLocalTxBuffTablePtr',0,1,222,97,37
	.word	.L823,.L1105
	.byte	6
	.byte	'EthLocalTxDescTablePtr',0,1,223,97,40
	.word	.L825,.L1106
	.byte	6
	.byte	'EthLocalDmaTxDescPtr',0,1,224,97,35
	.word	.L1107,.L1108
	.byte	6
	.byte	'EthCtrlAddPtr',0,1,225,97,13
	.word	.L744,.L1109
	.byte	6
	.byte	'QElemLpCnt',0,1,226,97,10
	.word	.L834,.L1110
	.byte	6
	.byte	'TxBufPerChnl',0,1,227,97,10
	.word	.L834,.L1111
	.byte	6
	.byte	'TxChnlsUsd',0,1,228,97,9
	.word	.L756,.L1112
	.byte	6
	.byte	'ChnlMap',0,1,229,97,9
	.word	.L756,.L1113
	.byte	6
	.byte	'FifoIdx',0,1,230,97,9
	.word	.L756,.L1114
	.byte	6
	.byte	'FifoLpCnt',0,1,231,97,9
	.word	.L756,.L1115
	.byte	6
	.byte	'BufLpCnt',0,1,232,97,9
	.word	.L756,.L1116
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('Eth_17_GEthMacV2_lDmaTxDescriptorInit')
	.sect	'.debug_abbrev'
.L580:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3,8,58
	.byte	15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('Eth_17_GEthMacV2_lDmaTxDescriptorInit')
	.sect	'.debug_line'
.L581:
	.word	.L2985-.L2984
.L2984:
	.half	3
	.word	.L2987-.L2986
.L2986:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.c',0,0,0,0,0
.L2987:
	.byte	5,13,7,0,5,2
	.word	.L373
	.byte	3,217,225,0,1,5,53,9
	.half	.L2017-.L373
	.byte	3,18,1,5,25,9
	.half	.L2016-.L2017
	.byte	3,127,1,5,65,9
	.half	.L2019-.L2016
	.byte	3,4,1,5,19,9
	.half	.L2988-.L2019
	.byte	1,5,51,9
	.half	.L2989-.L2988
	.byte	1,5,29,9
	.half	.L2020-.L2989
	.byte	3,3,1,5,18,9
	.half	.L2021-.L2020
	.byte	3,6,1,5,43,9
	.half	.L2022-.L2021
	.byte	3,27,1,5,35,9
	.half	.L2024-.L2022
	.byte	3,21,1,5,46,9
	.half	.L2990-.L2024
	.byte	3,80,1,5,50,9
	.half	.L220-.L2990
	.byte	3,3,1,5,33,9
	.half	.L2991-.L220
	.byte	1,5,50,9
	.half	.L2992-.L2991
	.byte	1,5,61,9
	.half	.L2993-.L2992
	.byte	1,5,28,9
	.half	.L2025-.L2993
	.byte	3,3,1,5,49,9
	.half	.L2994-.L2025
	.byte	1,5,56,9
	.half	.L2026-.L2994
	.byte	3,3,1,5,51,9
	.half	.L2028-.L2026
	.byte	3,2,1,5,41,9
	.half	.L2995-.L2028
	.byte	3,1,1,5,60,9
	.half	.L2996-.L2995
	.byte	1,5,65,9
	.half	.L2029-.L2996
	.byte	3,2,1,5,59,9
	.half	.L2997-.L2029
	.byte	3,1,1,5,41,9
	.half	.L2030-.L2997
	.byte	3,3,1,5,63,9
	.half	.L2998-.L2030
	.byte	1,5,19,9
	.half	.L2031-.L2998
	.byte	3,5,1,5,48,9
	.half	.L2032-.L2031
	.byte	1,5,29,9
	.half	.L222-.L2032
	.byte	3,3,1,5,51,9
	.half	.L2034-.L222
	.byte	1,5,29,9
	.half	.L2035-.L2034
	.byte	3,8,1,5,53,9
	.half	.L2036-.L2035
	.byte	1,5,57,9
	.half	.L2999-.L2036
	.byte	3,2,1,5,56,9
	.half	.L3000-.L2999
	.byte	3,3,1,5,28,9
	.half	.L2037-.L3000
	.byte	3,4,1,5,27,9
	.half	.L3001-.L2037
	.byte	1,5,44,9
	.half	.L2038-.L3001
	.byte	1,9
	.half	.L2039-.L2038
	.byte	3,4,1,5,58,9
	.half	.L3002-.L2039
	.byte	3,104,1,5,48,9
	.half	.L221-.L3002
	.byte	1,5,27,7,9
	.half	.L3003-.L221
	.byte	3,39,1,5,26,9
	.half	.L2027-.L3003
	.byte	1,5,39,9
	.half	.L3004-.L2027
	.byte	3,1,1,5,58,9
	.half	.L2041-.L3004
	.byte	3,127,1,9
	.half	.L3005-.L2041
	.byte	3,13,1,5,46,9
	.half	.L3006-.L3005
	.byte	3,6,1,5,57,9
	.half	.L2042-.L3006
	.byte	3,127,1,5,26,9
	.half	.L3007-.L2042
	.byte	3,3,1,5,42,9
	.half	.L3008-.L3007
	.byte	1,5,28,9
	.half	.L3009-.L3008
	.byte	3,1,1,5,57,9
	.half	.L3010-.L3009
	.byte	1,5,55,9
	.half	.L2040-.L3010
	.byte	1,5,26,9
	.half	.L3011-.L2040
	.byte	3,2,1,5,42,9
	.half	.L3012-.L3011
	.byte	1,5,28,9
	.half	.L3013-.L3012
	.byte	3,1,1,5,56,9
	.half	.L3014-.L3013
	.byte	1,5,26,9
	.half	.L3015-.L3014
	.byte	3,7,1,5,42,9
	.half	.L3016-.L3015
	.byte	1,5,28,9
	.half	.L3017-.L3016
	.byte	3,1,1,5,49,9
	.half	.L3018-.L3017
	.byte	1,5,26,9
	.half	.L3019-.L3018
	.byte	3,2,1,5,42,9
	.half	.L3020-.L3019
	.byte	1,5,28,9
	.half	.L3021-.L3020
	.byte	3,1,1,5,48,9
	.half	.L3022-.L3021
	.byte	1,5,52,9
	.half	.L3023-.L3022
	.byte	3,3,1,5,28,9
	.half	.L224-.L3023
	.byte	3,2,1,5,44,9
	.half	.L3024-.L224
	.byte	1,5,63,9
	.half	.L3025-.L3024
	.byte	1,5,31,9
	.half	.L3026-.L3025
	.byte	3,1,1,5,44,9
	.half	.L3027-.L3026
	.byte	1,5,64,9
	.half	.L3028-.L3027
	.byte	3,125,1,5,52,9
	.half	.L223-.L3028
	.byte	1,5,57,7,9
	.half	.L3029-.L223
	.byte	3,155,127,1,5,46,9
	.half	.L219-.L3029
	.byte	1,5,1,7,9
	.half	.L3030-.L219
	.byte	3,235,0,1,7,9
	.half	.L583-.L3030
	.byte	0,1,1
.L2985:
	.sdecl	'.debug_ranges',debug,cluster('Eth_17_GEthMacV2_lDmaTxDescriptorInit')
	.sect	'.debug_ranges'
.L582:
	.word	-1,.L373,0,.L583-.L373,0,0
	.sdecl	'.debug_info',debug,cluster('Eth_17_GEthMacV2_lDmaRxDescriptorInit')
	.sect	'.debug_info'
.L584:
	.word	554
	.half	3
	.word	.L585
	.byte	4,1
	.byte	'..\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1
	.word	.L587,.L586
	.byte	2
	.word	.L410
	.byte	3
	.byte	'Eth_17_GEthMacV2_lDmaRxDescriptorInit',0,1,254,98,13,1,1
	.word	.L375,.L1117,.L374
	.byte	4
	.byte	'EthCtrlCfgPtr',0,1,255,98,64
	.word	.L1118,.L1119
	.byte	5
	.word	.L375,.L1117
	.byte	6
	.byte	'LoopCount',0,1,129,99,10
	.word	.L768,.L1120
	.byte	6
	.byte	'EthLocalCoreStatusPtr',0,1,130,99,42
	.word	.L752,.L1121
	.byte	6
	.byte	'EthLocalDmaRxDescPtr',0,1,131,99,35
	.word	.L1122,.L1123
	.byte	6
	.byte	'EthCtrlAddPtr',0,1,132,99,13
	.word	.L744,.L1124
	.byte	6
	.byte	'RxBuffBasePtr',0,1,133,99,25
	.word	.L832,.L1125
	.byte	6
	.byte	'RxBufLengthAligned',0,1,134,99,10
	.word	.L834,.L1126
	.byte	6
	.byte	'RxBufPerChnl',0,1,135,99,10
	.word	.L834,.L1127
	.byte	6
	.byte	'ChnlCnt',0,1,136,99,10
	.word	.L834,.L1128
	.byte	6
	.byte	'RxChnlsUsd',0,1,137,99,9
	.word	.L756,.L1129
	.byte	6
	.byte	'ChnlMap',0,1,138,99,9
	.word	.L756,.L1130
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('Eth_17_GEthMacV2_lDmaRxDescriptorInit')
	.sect	'.debug_abbrev'
.L585:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3,8,58
	.byte	15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('Eth_17_GEthMacV2_lDmaRxDescriptorInit')
	.sect	'.debug_line'
.L586:
	.word	.L3032-.L3031
.L3031:
	.half	3
	.word	.L3034-.L3033
.L3033:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.c',0,0,0,0,0
.L3034:
	.byte	5,13,7,0,5,2
	.word	.L375
	.byte	3,253,226,0,1,5,56,9
	.half	.L2045-.L375
	.byte	3,16,1,5,25,9
	.half	.L2044-.L2045
	.byte	3,127,1,5,65,9
	.half	.L2047-.L2044
	.byte	3,4,1,5,19,9
	.half	.L3035-.L2047
	.byte	1,5,51,9
	.half	.L3036-.L3035
	.byte	1,5,29,9
	.half	.L2048-.L3036
	.byte	3,3,1,5,18,9
	.half	.L2049-.L2048
	.byte	3,6,1,5,45,9
	.half	.L2050-.L2049
	.byte	3,41,1,5,37,9
	.half	.L2051-.L2050
	.byte	3,4,1,5,59,9
	.half	.L3037-.L2051
	.byte	3,39,1,5,46,9
	.half	.L2052-.L3037
	.byte	3,172,127,1,5,50,9
	.half	.L226-.L2052
	.byte	3,3,1,5,33,9
	.half	.L3038-.L226
	.byte	1,5,50,9
	.half	.L3039-.L3038
	.byte	1,5,61,9
	.half	.L3040-.L3039
	.byte	1,5,43,9
	.half	.L2053-.L3040
	.byte	3,4,1,5,28,9
	.half	.L2055-.L2053
	.byte	3,3,1,5,49,9
	.half	.L3041-.L2055
	.byte	1,5,42,9
	.half	.L2057-.L3041
	.byte	3,3,1,5,58,9
	.half	.L3042-.L2057
	.byte	1,5,54,9
	.half	.L3043-.L3042
	.byte	3,1,1,5,65,9
	.half	.L2059-.L3043
	.byte	3,3,1,5,57,9
	.half	.L3044-.L2059
	.byte	3,1,1,5,18,9
	.half	.L2061-.L3044
	.byte	3,5,1,5,54,9
	.half	.L2062-.L2061
	.byte	3,14,1,5,46,9
	.half	.L2064-.L2062
	.byte	3,114,1,5,28,9
	.half	.L228-.L2064
	.byte	3,14,1,5,27,9
	.half	.L3045-.L228
	.byte	1,5,68,9
	.half	.L3046-.L3045
	.byte	1,5,43,9
	.half	.L3047-.L3046
	.byte	1,9
	.half	.L2065-.L3047
	.byte	3,4,1,9
	.half	.L2066-.L2065
	.byte	3,3,1,5,55,9
	.half	.L3048-.L2066
	.byte	3,107,1,5,46,9
	.half	.L227-.L3048
	.byte	1,5,27,7,9
	.half	.L3049-.L227
	.byte	3,26,1,5,26,9
	.half	.L2058-.L3049
	.byte	1,5,48,9
	.half	.L3050-.L2058
	.byte	1,5,46,9
	.half	.L3051-.L3050
	.byte	3,1,1,5,59,9
	.half	.L2056-.L3051
	.byte	3,127,1,5,39,9
	.half	.L3052-.L2056
	.byte	3,14,1,5,58,9
	.half	.L2067-.L3052
	.byte	3,127,1,5,60,9
	.half	.L3053-.L2067
	.byte	3,14,1,5,59,9
	.half	.L2068-.L3053
	.byte	1,5,58,9
	.half	.L3054-.L2068
	.byte	3,127,1,5,48,9
	.half	.L3055-.L3054
	.byte	3,6,1,5,57,9
	.half	.L2054-.L3055
	.byte	3,127,1,5,26,9
	.half	.L3056-.L2054
	.byte	3,3,1,5,42,9
	.half	.L3057-.L3056
	.byte	1,5,28,9
	.half	.L3058-.L3057
	.byte	3,1,1,5,57,9
	.half	.L2069-.L3058
	.byte	1,9
	.half	.L2070-.L2069
	.byte	3,172,127,1,5,46,9
	.half	.L225-.L2070
	.byte	1,5,1,7,9
	.half	.L3059-.L225
	.byte	3,220,0,1,7,9
	.half	.L588-.L3059
	.byte	0,1,1
.L3032:
	.sdecl	'.debug_ranges',debug,cluster('Eth_17_GEthMacV2_lDmaRxDescriptorInit')
	.sect	'.debug_ranges'
.L587:
	.word	-1,.L375,0,.L588-.L375,0,0
	.sdecl	'.debug_info',debug,cluster('Eth_17_GEthMacV2_lStartTxRx')
	.sect	'.debug_info'
.L589:
	.word	345
	.half	3
	.word	.L590
	.byte	4,1
	.byte	'..\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1
	.word	.L592,.L591
	.byte	2
	.word	.L410
	.byte	3
	.byte	'Eth_17_GEthMacV2_lStartTxRx',0,1,171,74,13,1,1
	.word	.L331,.L1131,.L330
	.byte	4
	.byte	'EthCtrlCfgPtr',0,1,172,74,65
	.word	.L1132,.L1133
	.byte	5
	.word	.L331,.L1131
	.byte	6
	.byte	'EthCtrlAddPtr',0,1,174,74,13
	.word	.L744,.L1134
	.byte	6
	.byte	'ChnlsUsed',0,1,175,74,9
	.word	.L756,.L1135
	.byte	6
	.byte	'LoopCnt',0,1,176,74,9
	.word	.L756,.L1136
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('Eth_17_GEthMacV2_lStartTxRx')
	.sect	'.debug_abbrev'
.L590:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3,8,58
	.byte	15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('Eth_17_GEthMacV2_lStartTxRx')
	.sect	'.debug_line'
.L591:
	.word	.L3061-.L3060
.L3060:
	.half	3
	.word	.L3063-.L3062
.L3062:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.c',0,0,0,0,0
.L3063:
	.byte	5,13,7,0,5,2
	.word	.L331
	.byte	3,170,202,0,1,5,65,9
	.half	.L1670-.L331
	.byte	3,7,1,5,19,9
	.half	.L3064-.L1670
	.byte	1,5,51,9
	.half	.L3065-.L3064
	.byte	1,5,28,9
	.half	.L1671-.L3065
	.byte	3,2,1,5,16,9
	.half	.L1672-.L1671
	.byte	3,6,1,5,40,9
	.half	.L1674-.L1672
	.byte	1,5,27,9
	.half	.L87-.L1674
	.byte	3,5,1,5,26,9
	.half	.L3066-.L87
	.byte	1,5,48,9
	.half	.L3067-.L3066
	.byte	1,5,52,9
	.half	.L3068-.L3067
	.byte	1,5,56,9
	.half	.L3069-.L3068
	.byte	3,3,1,5,27,9
	.half	.L3070-.L3069
	.byte	3,5,1,5,26,9
	.half	.L3071-.L3070
	.byte	1,5,48,9
	.half	.L3072-.L3071
	.byte	1,5,53,9
	.half	.L3073-.L3072
	.byte	1,5,49,9
	.half	.L3074-.L3073
	.byte	3,115,1,5,40,9
	.half	.L86-.L3074
	.byte	1,5,28,7,9
	.half	.L3075-.L86
	.byte	3,16,1,5,16,9
	.half	.L1673-.L3075
	.byte	3,6,1,5,40,9
	.half	.L1676-.L1673
	.byte	1,5,27,9
	.half	.L89-.L1676
	.byte	3,5,1,5,26,9
	.half	.L3076-.L89
	.byte	1,5,48,9
	.half	.L3077-.L3076
	.byte	1,5,52,9
	.half	.L3078-.L3077
	.byte	1,5,49,9
	.half	.L3079-.L3078
	.byte	3,123,1,5,40,9
	.half	.L88-.L3079
	.byte	1,5,73,7,9
	.half	.L3080-.L88
	.byte	3,11,1,5,76,9
	.half	.L3081-.L3080
	.byte	1,5,38,9
	.half	.L3082-.L3081
	.byte	1,5,1,9
	.half	.L3083-.L3082
	.byte	3,2,1,7,9
	.half	.L593-.L3083
	.byte	0,1,1
.L3061:
	.sdecl	'.debug_ranges',debug,cluster('Eth_17_GEthMacV2_lStartTxRx')
	.sect	'.debug_ranges'
.L592:
	.word	-1,.L331,0,.L593-.L331,0,0
	.sdecl	'.debug_info',debug,cluster('Eth_17_GEthMacV2_lStopTxRx')
	.sect	'.debug_info'
.L594:
	.word	367
	.half	3
	.word	.L595
	.byte	4,1
	.byte	'..\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1
	.word	.L597,.L596
	.byte	2
	.word	.L410
	.byte	3
	.byte	'Eth_17_GEthMacV2_lStopTxRx',0,1,250,74,23
	.word	.L756
	.byte	1,1
	.word	.L333,.L1137,.L332
	.byte	4
	.byte	'EthCtrlCfgPtr',0,1,251,74,59
	.word	.L1138,.L1139
	.byte	5
	.word	.L333,.L1137
	.byte	6
	.byte	'EthCtrlAddPtr',0,1,253,74,13
	.word	.L744,.L1140
	.byte	6
	.byte	'RetVal',0,1,254,74,18
	.word	.L756,.L1141
	.byte	6
	.byte	'ChnlsUsd',0,1,255,74,9
	.word	.L756,.L1142
	.byte	6
	.byte	'LoopCnt',0,1,128,75,9
	.word	.L756,.L1143
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('Eth_17_GEthMacV2_lStopTxRx')
	.sect	'.debug_abbrev'
.L595:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('Eth_17_GEthMacV2_lStopTxRx')
	.sect	'.debug_line'
.L596:
	.word	.L3085-.L3084
.L3084:
	.half	3
	.word	.L3087-.L3086
.L3086:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.c',0,0,0,0,0
.L3087:
	.byte	5,23,7,0,5,2
	.word	.L333
	.byte	3,249,202,0,1,5,65,9
	.half	.L1679-.L333
	.byte	3,8,1,5,19,9
	.half	.L3088-.L1679
	.byte	1,5,51,9
	.half	.L3089-.L3088
	.byte	1,5,27,9
	.half	.L1680-.L3089
	.byte	3,2,1,5,16,9
	.half	.L1681-.L1680
	.byte	3,6,1,5,39,9
	.half	.L1682-.L1681
	.byte	1,5,27,9
	.half	.L91-.L1682
	.byte	3,5,1,5,26,9
	.half	.L3090-.L91
	.byte	1,5,48,9
	.half	.L3091-.L3090
	.byte	1,5,52,9
	.half	.L3092-.L3091
	.byte	1,5,48,9
	.half	.L3093-.L3092
	.byte	3,123,1,5,39,9
	.half	.L90-.L3093
	.byte	1,7,9
	.half	.L3094-.L90
	.byte	3,11,1,5,10,9
	.half	.L1678-.L3094
	.byte	1,5,3,9
	.half	.L1684-.L1678
	.byte	3,5,1,5,75,7,9
	.half	.L3095-.L1684
	.byte	3,5,1,5,78,9
	.half	.L3096-.L3095
	.byte	1,5,40,9
	.half	.L3097-.L3096
	.byte	1,5,29,9
	.half	.L3098-.L3097
	.byte	3,3,1,5,18,9
	.half	.L1685-.L3098
	.byte	3,6,1,5,41,9
	.half	.L1686-.L1685
	.byte	1,5,29,9
	.half	.L94-.L1686
	.byte	3,9,1,5,28,9
	.half	.L3099-.L94
	.byte	1,5,50,9
	.half	.L3100-.L3099
	.byte	1,5,55,9
	.half	.L3101-.L3100
	.byte	1,5,58,9
	.half	.L3102-.L3101
	.byte	3,3,1,5,29,9
	.half	.L3103-.L3102
	.byte	3,5,1,5,28,9
	.half	.L3104-.L3103
	.byte	1,5,50,9
	.half	.L3105-.L3104
	.byte	1,5,54,9
	.half	.L3106-.L3105
	.byte	1,5,50,9
	.half	.L3107-.L3106
	.byte	3,111,1,5,41,9
	.half	.L93-.L3107
	.byte	1,5,3,7,9
	.half	.L92-.L93
	.byte	3,21,1,5,1,9
	.half	.L1688-.L92
	.byte	3,1,1,7,9
	.half	.L598-.L1688
	.byte	0,1,1
.L3085:
	.sdecl	'.debug_ranges',debug,cluster('Eth_17_GEthMacV2_lStopTxRx')
	.sect	'.debug_ranges'
.L597:
	.word	-1,.L333,0,.L598-.L333,0,0
	.sdecl	'.debug_info',debug,cluster('Eth_17_GEthMacV2_lTransmit')
	.sect	'.debug_info'
.L599:
	.word	832
	.half	3
	.word	.L600
	.byte	4,1
	.byte	'..\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1
	.word	.L602,.L601
	.byte	2
	.word	.L410
	.byte	3
	.byte	'Eth_17_GEthMacV2_lTransmit',0,1,199,104,23
	.word	.L756
	.byte	1,1
	.word	.L379,.L1144,.L378
	.byte	4
	.byte	'CtrlIdx',0,1,200,104,26
	.word	.L1145,.L1146
	.byte	4
	.byte	'BufIdx',0,1,201,104,35
	.word	.L1147,.L1148
	.byte	4
	.byte	'FrameType',0,1,201,104,63
	.word	.L1149,.L1150
	.byte	4
	.byte	'TxConfirmation',0,1,202,104,28
	.word	.L1151,.L1152
	.byte	4
	.byte	'LenByte',0,1,202,104,57
	.word	.L1153,.L1154
	.byte	4
	.byte	'PhysAddrPtr',0,1,203,104,33
	.word	.L1155,.L1156
	.byte	5
	.word	.L379,.L1144
	.byte	6
	.byte	'TxBufAddrPtr',0,1,205,104,10
	.word	.L1157,.L1158
	.byte	6
	.byte	'TxLength',0,1,206,104,10
	.word	.L768,.L1159
	.byte	6
	.byte	'LoopCount',0,1,207,104,10
	.word	.L768,.L1160
	.byte	6
	.byte	'EthLocalCoreStatusPtr',0,1,208,104,42
	.word	.L752,.L1161
	.byte	6
	.byte	'EthLocalCtrlCfgPtr',0,1,209,104,46
	.word	.L754,.L1162
	.byte	6
	.byte	'EthCtrlAddPtr',0,1,210,104,13
	.word	.L744,.L1163
	.byte	6
	.byte	'TxBufLengthAligned',0,1,216,104,10
	.word	.L834,.L1164
	.byte	6
	.byte	'BufferIdx',0,1,217,104,10
	.word	.L834,.L1165
	.byte	6
	.byte	'FifoIdx',0,1,218,104,10
	.word	.L834,.L1166
	.byte	6
	.byte	'TxDescIdx',0,1,219,104,10
	.word	.L834,.L1167
	.byte	6
	.byte	'PrioVal',0,1,220,104,9
	.word	.L756,.L1168
	.byte	6
	.byte	'RetVal',0,1,221,104,18
	.word	.L756,.L1169
	.byte	7
	.word	.L886,.L1170,.L1171
	.byte	8
	.word	.L888,.L1172
	.byte	8
	.word	.L890,.L1173
	.byte	9
	.word	.L892,.L1170,.L1171
	.byte	6
	.byte	'DataVal',0,1,218,82,10
	.word	.L768,.L1174
	.byte	6
	.byte	'EthCtrlAddPtr',0,1,219,82,19
	.word	.L894,.L1175
	.byte	0,0,7
	.word	.L843,.L1176,.L1177
	.byte	8
	.word	.L846,.L1178
	.byte	8
	.word	.L848,.L1179
	.byte	10
	.word	.L850,.L1176,.L1177
	.byte	0,0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('Eth_17_GEthMacV2_lTransmit')
	.sect	'.debug_abbrev'
.L600:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,7,29,1,49,16,17,1,18,1,0,0,8,5,0,49,16,2,6,0,0,9,11,1,49,16,17,1,18
	.byte	1,0,0,10,11,0,49,16,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('Eth_17_GEthMacV2_lTransmit')
	.sect	'.debug_line'
.L601:
	.word	.L3109-.L3108
.L3108:
	.half	3
	.word	.L3111-.L3110
.L3110:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.c',0,0,0,0,0
.L3111:
	.byte	5,23,7,0,5,2
	.word	.L379
	.byte	3,198,232,0,1,5,62,9
	.half	.L2083-.L379
	.byte	3,28,1,5,25,9
	.half	.L2081-.L2083
	.byte	1,5,19,9
	.half	.L2085-.L2081
	.byte	3,3,1,5,51,9
	.half	.L2086-.L2085
	.byte	1,5,59,9
	.half	.L2088-.L2086
	.byte	3,3,1,5,22,9
	.half	.L2084-.L2088
	.byte	1,5,31,9
	.half	.L2091-.L2084
	.byte	3,3,1,5,73,9
	.half	.L2093-.L2091
	.byte	3,2,1,5,29,9
	.half	.L2092-.L2093
	.byte	1,5,48,9
	.half	.L2094-.L2092
	.byte	3,3,1,5,31,9
	.half	.L3112-.L2094
	.byte	1,5,48,9
	.half	.L3113-.L3112
	.byte	1,5,57,9
	.half	.L3114-.L3113
	.byte	1,5,51,9
	.half	.L2095-.L3114
	.byte	3,3,1,5,59,9
	.half	.L2098-.L2095
	.byte	3,15,1,5,75,9
	.half	.L3115-.L2098
	.byte	1,5,36,9
	.half	.L3116-.L3115
	.byte	3,1,1,5,52,9
	.half	.L3117-.L3116
	.byte	1,5,16,9
	.half	.L2097-.L3117
	.byte	3,127,1,5,17,9
	.half	.L2090-.L2097
	.byte	3,7,1,5,58,9
	.half	.L2099-.L2090
	.byte	3,1,1,5,17,9
	.half	.L232-.L2099
	.byte	3,2,1,5,49,9
	.half	.L3118-.L232
	.byte	1,5,29,9
	.half	.L3119-.L3118
	.byte	1,5,69,9
	.half	.L3120-.L3119
	.byte	3,126,1,5,58,9
	.half	.L231-.L3120
	.byte	1,5,60,7,9
	.half	.L3121-.L231
	.byte	3,20,1,5,73,9
	.half	.L2101-.L3121
	.byte	1,5,42,9
	.half	.L2102-.L2101
	.byte	1,5,19,9
	.half	.L1170-.L2102
	.byte	3,191,105,1,5,51,9
	.half	.L2103-.L1170
	.byte	1,5,54,9
	.half	.L2105-.L2103
	.byte	3,6,1,5,36,9
	.half	.L2106-.L2105
	.byte	3,3,1,5,17,9
	.half	.L3122-.L2106
	.byte	1,9
	.half	.L3123-.L3122
	.byte	3,2,1,5,53,9
	.half	.L3124-.L3123
	.byte	3,3,1,5,35,9
	.half	.L3125-.L3124
	.byte	3,2,1,5,17,9
	.half	.L3126-.L3125
	.byte	1,5,35,9
	.half	.L3127-.L3126
	.byte	3,2,1,5,17,9
	.half	.L3128-.L3127
	.byte	1,5,35,9
	.half	.L3129-.L3128
	.byte	3,2,1,5,17,9
	.half	.L3130-.L3129
	.byte	1,9
	.half	.L3131-.L3130
	.byte	3,2,1,5,74,9
	.half	.L1171-.L3131
	.byte	3,247,22,1,5,53,9
	.half	.L2107-.L1171
	.byte	1,9
	.half	.L2108-.L2107
	.byte	3,3,1,5,40,9
	.half	.L2109-.L2108
	.byte	3,15,1,5,79,9
	.half	.L3132-.L2109
	.byte	1,5,41,9
	.half	.L2110-.L3132
	.byte	3,21,1,5,36,9
	.half	.L2100-.L2110
	.byte	3,2,1,5,52,9
	.half	.L3133-.L2100
	.byte	1,5,42,9
	.half	.L3134-.L3133
	.byte	3,1,1,5,51,9
	.half	.L3135-.L3134
	.byte	1,5,42,9
	.half	.L2112-.L3135
	.byte	3,11,1,5,13,9
	.half	.L3136-.L2112
	.byte	3,1,1,5,22,9
	.half	.L3137-.L3136
	.byte	1,5,21,9
	.half	.L2114-.L3137
	.byte	3,121,1,5,47,9
	.half	.L2115-.L2114
	.byte	3,7,1,5,24,9
	.half	.L3138-.L2115
	.byte	3,23,1,5,40,9
	.half	.L3139-.L3138
	.byte	1,5,57,9
	.half	.L3140-.L3139
	.byte	1,5,28,9
	.half	.L3141-.L3140
	.byte	3,1,1,5,27,9
	.half	.L3142-.L3141
	.byte	1,5,48,9
	.half	.L3143-.L3142
	.byte	3,1,1,5,64,9
	.half	.L3144-.L3143
	.byte	1,5,35,9
	.half	.L3145-.L3144
	.byte	3,1,1,5,45,9
	.half	.L3146-.L3145
	.byte	3,126,1,5,24,9
	.half	.L3147-.L3146
	.byte	3,32,1,5,40,9
	.half	.L3148-.L3147
	.byte	1,5,57,9
	.half	.L3149-.L3148
	.byte	1,5,39,9
	.half	.L3150-.L3149
	.byte	3,1,1,5,57,9
	.half	.L3151-.L3150
	.byte	1,5,24,9
	.half	.L3152-.L3151
	.byte	3,23,1,5,40,9
	.half	.L3153-.L3152
	.byte	1,5,57,9
	.half	.L3154-.L3153
	.byte	1,5,66,9
	.half	.L3155-.L3154
	.byte	1,5,77,9
	.half	.L3156-.L3155
	.byte	1,5,25,9
	.half	.L3157-.L3156
	.byte	3,1,1,5,24,9
	.half	.L3158-.L3157
	.byte	3,6,1,5,40,9
	.half	.L3159-.L3158
	.byte	1,5,57,9
	.half	.L3160-.L3159
	.byte	1,5,66,9
	.half	.L3161-.L3160
	.byte	1,5,26,9
	.half	.L3162-.L3161
	.byte	3,2,1,5,33,9
	.half	.L3163-.L3162
	.byte	1,5,56,9
	.half	.L3164-.L3163
	.byte	3,1,1,5,11,9
	.half	.L2111-.L3164
	.byte	3,126,1,5,24,9
	.half	.L3165-.L2111
	.byte	3,5,1,5,40,9
	.half	.L3166-.L3165
	.byte	1,5,57,9
	.half	.L3167-.L3166
	.byte	1,5,66,9
	.half	.L3168-.L3167
	.byte	1,5,77,9
	.half	.L3169-.L3168
	.byte	1,5,12,9
	.half	.L3170-.L3169
	.byte	3,1,1,5,24,9
	.half	.L3171-.L3170
	.byte	3,3,1,5,40,9
	.half	.L3172-.L3171
	.byte	1,5,20,9
	.half	.L3173-.L3172
	.byte	3,1,1,5,29,9
	.half	.L3174-.L3173
	.byte	1,5,57,9
	.half	.L3175-.L3174
	.byte	1,5,24,9
	.half	.L3176-.L3175
	.byte	3,3,1,5,40,9
	.half	.L3177-.L3176
	.byte	1,5,17,9
	.half	.L3178-.L3177
	.byte	3,1,1,5,26,9
	.half	.L3179-.L3178
	.byte	1,5,57,9
	.half	.L3180-.L3179
	.byte	1,5,55,9
	.half	.L3181-.L3180
	.byte	1,5,24,9
	.half	.L3182-.L3181
	.byte	3,2,1,5,40,9
	.half	.L3183-.L3182
	.byte	1,5,59,9
	.half	.L3184-.L3183
	.byte	1,5,68,9
	.half	.L3185-.L3184
	.byte	1,5,38,9
	.half	.L3186-.L3185
	.byte	3,1,1,5,36,9
	.half	.L3187-.L3186
	.byte	1,5,24,9
	.half	.L3188-.L3187
	.byte	3,3,1,5,40,9
	.half	.L3189-.L3188
	.byte	1,5,57,9
	.half	.L3190-.L3189
	.byte	1,5,66,9
	.half	.L3191-.L3190
	.byte	1,5,77,9
	.half	.L3192-.L3191
	.byte	1,5,12,9
	.half	.L3193-.L3192
	.byte	3,1,1,5,55,9
	.half	.L3194-.L3193
	.byte	3,5,1,5,71,9
	.half	.L3195-.L3194
	.byte	1,5,32,9
	.half	.L3196-.L3195
	.byte	3,1,1,5,41,9
	.half	.L3197-.L3196
	.byte	1,5,48,9
	.half	.L3198-.L3197
	.byte	3,1,1,5,31,9
	.half	.L3199-.L3198
	.byte	1,5,48,9
	.half	.L2118-.L3199
	.byte	1,5,57,9
	.half	.L3200-.L2118
	.byte	1,5,20,9
	.half	.L1176-.L3200
	.byte	3,159,104,1,5,25,9
	.half	.L3201-.L1176
	.byte	1,5,55,9
	.half	.L1177-.L3201
	.byte	3,222,23,1,5,43,9
	.half	.L3202-.L1177
	.byte	3,17,1,5,64,9
	.half	.L2120-.L3202
	.byte	1,5,24,9
	.half	.L3203-.L2120
	.byte	1,5,36,9
	.half	.L3204-.L3203
	.byte	3,2,1,5,52,9
	.half	.L3205-.L3204
	.byte	1,5,69,9
	.half	.L3206-.L3205
	.byte	1,5,31,9
	.half	.L3207-.L3206
	.byte	3,1,1,5,48,9
	.half	.L2122-.L3207
	.byte	1,5,57,9
	.half	.L3208-.L2122
	.byte	1,5,12,9
	.half	.L3209-.L3208
	.byte	1,5,36,9
	.half	.L3210-.L3209
	.byte	3,126,1,5,40,9
	.half	.L3211-.L3210
	.byte	3,7,1,5,10,9
	.half	.L2113-.L3211
	.byte	3,181,125,1,5,1,9
	.half	.L2123-.L2113
	.byte	3,214,2,1,7,9
	.half	.L603-.L2123
	.byte	0,1,1
.L3109:
	.sdecl	'.debug_ranges',debug,cluster('Eth_17_GEthMacV2_lTransmit')
	.sect	'.debug_ranges'
.L602:
	.word	-1,.L379,0,.L603-.L379,0,0
	.sdecl	'.debug_info',debug,cluster('Eth_17_GEthMacV2_lConfirmTxFrames')
	.sect	'.debug_info'
.L604:
	.word	623
	.half	3
	.word	.L605
	.byte	4,1
	.byte	'..\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1
	.word	.L607,.L606
	.byte	2
	.word	.L410
	.byte	3
	.byte	'Eth_17_GEthMacV2_lConfirmTxFrames',0,1,137,76,13,1,1
	.word	.L337,.L1180,.L336
	.byte	4
	.byte	'CtrlIdx',0,1,137,76,59
	.word	.L1181,.L1182
	.byte	5
	.word	.L337,.L1180
	.byte	6
	.byte	'TxBuffTablePtr',0,1,139,76,37
	.word	.L823,.L1183
	.byte	6
	.byte	'TxDescTablePtr',0,1,140,76,40
	.word	.L825,.L1184
	.byte	6
	.byte	'EthLocalCtrlCfgPtr',0,1,141,76,46
	.word	.L754,.L1185
	.byte	6
	.byte	'EthLocalCoreStatusPtr',0,1,142,76,42
	.word	.L752,.L1186
	.byte	6
	.byte	'DescStatus',0,1,143,76,10
	.word	.L768,.L1187
	.byte	6
	.byte	'TxBufTotal',0,1,144,76,10
	.word	.L834,.L1188
	.byte	6
	.byte	'Count',0,1,145,76,10
	.word	.L834,.L1189
	.byte	6
	.byte	'TxBufIdx',0,1,146,76,10
	.word	.L834,.L1190
	.byte	6
	.byte	'TxDescCnfrmIdx',0,1,147,76,10
	.word	.L834,.L1191
	.byte	6
	.byte	'LoopCnt',0,1,148,76,9
	.word	.L756,.L1192
	.byte	6
	.byte	'FifoIdx',0,1,149,76,9
	.word	.L756,.L1193
	.byte	6
	.byte	'ChnlsUsd',0,1,150,76,9
	.word	.L756,.L1194
	.byte	7
	.word	.L843,.L1195,.L1196
	.byte	8
	.word	.L846,.L1197
	.byte	8
	.word	.L848,.L1198
	.byte	9
	.word	.L850,.L1195,.L1196
	.byte	0,0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('Eth_17_GEthMacV2_lConfirmTxFrames')
	.sect	'.debug_abbrev'
.L605:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3,8,58
	.byte	15,59,15,57,15,73,16,2,6,0,0,7,29,1,49,16,17,1,18,1,0,0,8,5,0,49,16,2,6,0,0,9,11,0,49,16,17,1,18,1,0,0
	.byte	0
	.sdecl	'.debug_line',debug,cluster('Eth_17_GEthMacV2_lConfirmTxFrames')
	.sect	'.debug_line'
.L606:
	.word	.L3213-.L3212
.L3212:
	.half	3
	.word	.L3215-.L3214
.L3214:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.c',0,0,0,0,0
.L3215:
	.byte	5,13,7,0,5,2
	.word	.L337
	.byte	3,136,204,0,1,5,59,9
	.half	.L1693-.L337
	.byte	3,16,1,5,22,9
	.half	.L1692-.L1693
	.byte	1,5,62,9
	.half	.L1695-.L1692
	.byte	3,3,1,5,25,9
	.half	.L1694-.L1695
	.byte	1,5,32,9
	.half	.L1697-.L1694
	.byte	3,3,1,5,16,9
	.half	.L1700-.L1697
	.byte	3,5,1,5,29,9
	.half	.L1699-.L1700
	.byte	3,59,1,5,42,9
	.half	.L3216-.L1699
	.byte	3,23,1,5,40,9
	.half	.L3217-.L3216
	.byte	3,174,127,1,5,53,9
	.half	.L98-.L3217
	.byte	3,2,1,5,36,9
	.half	.L1701-.L98
	.byte	1,5,53,9
	.half	.L3218-.L1701
	.byte	1,5,62,9
	.half	.L3219-.L3218
	.byte	1,5,59,9
	.half	.L1702-.L3219
	.byte	3,2,1,5,16,9
	.half	.L1703-.L1702
	.byte	3,5,1,5,26,9
	.half	.L1704-.L1703
	.byte	3,233,0,1,5,40,9
	.half	.L3220-.L1704
	.byte	3,151,127,1,5,45,9
	.half	.L100-.L3220
	.byte	3,9,1,9
	.half	.L3221-.L100
	.byte	3,2,1,5,61,9
	.half	.L3222-.L3221
	.byte	1,5,48,9
	.half	.L3223-.L3222
	.byte	3,1,1,5,57,9
	.half	.L3224-.L3223
	.byte	1,5,63,9
	.half	.L1706-.L3224
	.byte	3,2,1,5,49,9
	.half	.L3225-.L1706
	.byte	3,1,1,5,58,9
	.half	.L3226-.L3225
	.byte	1,5,57,9
	.half	.L1708-.L3226
	.byte	3,2,1,5,21,9
	.half	.L3227-.L1708
	.byte	3,1,1,5,31,9
	.half	.L3228-.L3227
	.byte	1,5,30,9
	.half	.L1707-.L3228
	.byte	1,5,46,9
	.half	.L3229-.L1707
	.byte	1,5,32,9
	.half	.L1709-.L3229
	.byte	3,2,1,5,63,9
	.half	.L1711-.L1709
	.byte	3,2,1,5,47,9
	.half	.L3230-.L1711
	.byte	3,1,1,5,56,9
	.half	.L3231-.L3230
	.byte	1,5,25,9
	.half	.L1712-.L3231
	.byte	3,6,1,5,10,9
	.half	.L3232-.L1712
	.byte	1,5,25,7,9
	.half	.L3233-.L3232
	.byte	3,2,1,5,44,9
	.half	.L3234-.L3233
	.byte	1,5,71,7,9
	.half	.L3235-.L3234
	.byte	3,1,1,5,27,7,9
	.half	.L3236-.L3235
	.byte	3,7,1,5,9,9
	.half	.L3237-.L3236
	.byte	1,5,27,7,9
	.half	.L3238-.L3237
	.byte	3,11,1,5,11,9
	.half	.L1710-.L3238
	.byte	1,5,68,7,9
	.half	.L3239-.L1710
	.byte	3,9,1,5,73,9
	.half	.L3240-.L3239
	.byte	1,5,68,9
	.half	.L105-.L3240
	.byte	3,10,1,5,57,9
	.half	.L106-.L105
	.byte	1,5,68,9
	.half	.L3241-.L106
	.byte	1,5,40,9
	.half	.L1715-.L3241
	.byte	3,4,1,5,42,9
	.half	.L104-.L1715
	.byte	3,14,1,5,36,9
	.half	.L3242-.L104
	.byte	3,3,1,5,67,9
	.half	.L3243-.L3242
	.byte	3,10,1,5,25,9
	.half	.L1713-.L3243
	.byte	3,1,1,5,44,9
	.half	.L3244-.L1713
	.byte	1,5,25,9
	.half	.L3245-.L3244
	.byte	3,1,1,5,48,9
	.half	.L3246-.L3245
	.byte	1,5,57,9
	.half	.L3247-.L3246
	.byte	1,5,32,9
	.half	.L3248-.L3247
	.byte	3,2,1,5,41,9
	.half	.L3249-.L3248
	.byte	1,5,72,9
	.half	.L3250-.L3249
	.byte	1,5,26,9
	.half	.L3251-.L3250
	.byte	3,1,1,5,35,9
	.half	.L3252-.L3251
	.byte	1,5,61,9
	.half	.L1717-.L3252
	.byte	3,5,1,5,77,9
	.half	.L3253-.L1717
	.byte	1,5,38,9
	.half	.L3254-.L3253
	.byte	3,1,1,5,47,9
	.half	.L3255-.L3254
	.byte	1,5,20,9
	.half	.L1195-.L3255
	.byte	3,152,6,1,5,25,9
	.half	.L3256-.L1195
	.byte	1,5,62,9
	.half	.L1196-.L3256
	.byte	3,230,121,1,5,46,9
	.half	.L3257-.L1196
	.byte	3,7,1,5,47,9
	.half	.L3258-.L3257
	.byte	3,140,127,1,5,68,9
	.half	.L1718-.L3258
	.byte	3,215,0,1,5,46,9
	.half	.L101-.L1718
	.byte	3,36,1,5,9,9
	.half	.L1719-.L101
	.byte	3,3,1,5,40,9
	.half	.L99-.L1719
	.byte	3,130,127,1,5,49,7,9
	.half	.L108-.L99
	.byte	3,119,1,5,40,9
	.half	.L1722-.L108
	.byte	1,5,1,9
	.half	.L3259-.L1722
	.byte	3,139,1,1,7,9
	.half	.L608-.L3259
	.byte	0,1,1
.L3213:
	.sdecl	'.debug_ranges',debug,cluster('Eth_17_GEthMacV2_lConfirmTxFrames')
	.sect	'.debug_ranges'
.L607:
	.word	-1,.L337,0,.L608-.L337,0,0
	.sdecl	'.debug_info',debug,cluster('Eth_17_GEthMacV2_lIntConfirmTxFrames')
	.sect	'.debug_info'
.L609:
	.word	628
	.half	3
	.word	.L610
	.byte	4,1
	.byte	'..\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1
	.word	.L612,.L611
	.byte	2
	.word	.L410
	.byte	3
	.byte	'Eth_17_GEthMacV2_lIntConfirmTxFrames',0,1,205,77,13,1,1
	.word	.L339,.L1199,.L338
	.byte	4
	.byte	'CtrlIdx',0,1,205,77,62
	.word	.L1200,.L1201
	.byte	4
	.byte	'Channel',0,1,206,77,62
	.word	.L1202,.L1203
	.byte	5
	.word	.L339,.L1199
	.byte	6
	.byte	'TxBuffTablePtr',0,1,208,77,37
	.word	.L823,.L1204
	.byte	6
	.byte	'TxDescTablePtr',0,1,209,77,40
	.word	.L825,.L1205
	.byte	6
	.byte	'EthLocalCtrlCfgPtr',0,1,210,77,46
	.word	.L754,.L1206
	.byte	6
	.byte	'EthLocalCoreStatusPtr',0,1,211,77,42
	.word	.L752,.L1207
	.byte	6
	.byte	'DescStatus',0,1,212,77,10
	.word	.L768,.L1208
	.byte	6
	.byte	'Count',0,1,213,77,10
	.word	.L834,.L1209
	.byte	6
	.byte	'TxBufTotal',0,1,214,77,10
	.word	.L834,.L1210
	.byte	6
	.byte	'TxBufIdx',0,1,215,77,10
	.word	.L834,.L1211
	.byte	6
	.byte	'TxDescCnfrmIdx',0,1,216,77,10
	.word	.L834,.L1212
	.byte	6
	.byte	'FifoIdx',0,1,217,77,9
	.word	.L756,.L1213
	.byte	6
	.byte	'PrioMapIdx',0,1,218,77,9
	.word	.L756,.L1214
	.byte	7
	.word	.L843,.L1215,.L1216
	.byte	8
	.word	.L846,.L1217
	.byte	8
	.word	.L848,.L1218
	.byte	9
	.word	.L850,.L1215,.L1216
	.byte	0,0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('Eth_17_GEthMacV2_lIntConfirmTxFrames')
	.sect	'.debug_abbrev'
.L610:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3,8,58
	.byte	15,59,15,57,15,73,16,2,6,0,0,7,29,1,49,16,17,1,18,1,0,0,8,5,0,49,16,2,6,0,0,9,11,0,49,16,17,1,18,1,0,0
	.byte	0
	.sdecl	'.debug_line',debug,cluster('Eth_17_GEthMacV2_lIntConfirmTxFrames')
	.sect	'.debug_line'
.L611:
	.word	.L3261-.L3260
.L3260:
	.half	3
	.word	.L3263-.L3262
.L3262:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.c',0,0,0,0,0
.L3263:
	.byte	5,13,7,0,5,2
	.word	.L339
	.byte	3,204,205,0,1,5,59,9
	.half	.L1728-.L339
	.byte	3,16,1,5,22,9
	.half	.L1726-.L1728
	.byte	1,5,62,9
	.half	.L1731-.L1726
	.byte	3,3,1,5,25,9
	.half	.L1730-.L1731
	.byte	1,5,34,9
	.half	.L1734-.L1730
	.byte	3,2,1,5,55,9
	.half	.L1733-.L1734
	.byte	1,5,36,9
	.half	.L1735-.L1733
	.byte	3,3,1,5,34,9
	.half	.L1729-.L1735
	.byte	3,127,1,5,36,9
	.half	.L3264-.L1729
	.byte	3,1,1,5,48,9
	.half	.L3265-.L3264
	.byte	1,5,60,9
	.half	.L1736-.L3265
	.byte	3,2,1,5,14,9
	.half	.L1737-.L1736
	.byte	3,5,1,5,27,9
	.half	.L1738-.L1737
	.byte	3,50,1,5,42,9
	.half	.L3266-.L1738
	.byte	3,37,1,5,24,9
	.half	.L1740-.L3266
	.byte	3,20,1,5,38,9
	.half	.L3267-.L1740
	.byte	3,149,127,1,5,46,9
	.half	.L110-.L3267
	.byte	3,9,1,5,43,9
	.half	.L3268-.L110
	.byte	3,2,1,5,59,9
	.half	.L3269-.L3268
	.byte	1,5,44,9
	.half	.L3270-.L3269
	.byte	3,1,1,5,53,9
	.half	.L3271-.L3270
	.byte	1,5,61,9
	.half	.L1741-.L3271
	.byte	3,2,1,5,49,9
	.half	.L3272-.L1741
	.byte	3,1,1,5,58,9
	.half	.L3273-.L3272
	.byte	1,5,55,9
	.half	.L1743-.L3273
	.byte	3,2,1,5,20,9
	.half	.L3274-.L1743
	.byte	3,1,1,5,30,9
	.half	.L3275-.L3274
	.byte	1,5,29,9
	.half	.L1742-.L3275
	.byte	1,5,45,9
	.half	.L3276-.L1742
	.byte	1,5,30,9
	.half	.L1744-.L3276
	.byte	3,2,1,5,61,9
	.half	.L1748-.L1744
	.byte	3,2,1,5,46,9
	.half	.L3277-.L1748
	.byte	3,1,1,5,55,9
	.half	.L3278-.L3277
	.byte	1,5,23,9
	.half	.L1749-.L3278
	.byte	3,6,1,5,8,9
	.half	.L1747-.L1749
	.byte	1,5,23,7,9
	.half	.L3279-.L1747
	.byte	3,2,1,5,42,9
	.half	.L3280-.L3279
	.byte	1,5,69,7,9
	.half	.L3281-.L3280
	.byte	3,1,1,5,25,7,9
	.half	.L3282-.L3281
	.byte	3,7,1,5,7,9
	.half	.L3283-.L3282
	.byte	1,5,25,7,9
	.half	.L3284-.L3283
	.byte	3,11,1,5,9,9
	.half	.L1745-.L3284
	.byte	1,5,66,7,9
	.half	.L3285-.L1745
	.byte	3,9,1,5,71,9
	.half	.L3286-.L3285
	.byte	1,5,66,9
	.half	.L115-.L3286
	.byte	3,10,1,5,55,9
	.half	.L116-.L115
	.byte	1,5,66,9
	.half	.L3287-.L116
	.byte	1,5,40,9
	.half	.L1752-.L3287
	.byte	3,4,1,5,38,9
	.half	.L3288-.L1752
	.byte	1,5,40,9
	.half	.L114-.L3288
	.byte	3,14,1,5,34,9
	.half	.L3289-.L114
	.byte	3,3,1,5,65,9
	.half	.L1753-.L3289
	.byte	3,12,1,5,23,9
	.half	.L1750-.L1753
	.byte	3,1,1,5,42,9
	.half	.L3290-.L1750
	.byte	1,5,23,9
	.half	.L3291-.L3290
	.byte	3,1,1,5,46,9
	.half	.L3292-.L3291
	.byte	1,5,55,9
	.half	.L3293-.L3292
	.byte	1,5,30,9
	.half	.L3294-.L3293
	.byte	3,2,1,5,39,9
	.half	.L3295-.L3294
	.byte	1,5,70,9
	.half	.L3296-.L3295
	.byte	1,5,24,9
	.half	.L3297-.L3296
	.byte	3,1,1,5,36,9
	.half	.L3298-.L3297
	.byte	1,5,61,9
	.half	.L1755-.L3298
	.byte	3,4,1,5,77,9
	.half	.L3299-.L1755
	.byte	1,5,36,9
	.half	.L3300-.L3299
	.byte	3,1,1,5,45,9
	.half	.L3301-.L3300
	.byte	1,5,20,9
	.half	.L1215-.L3301
	.byte	3,216,4,1,5,25,9
	.half	.L3302-.L1215
	.byte	1,5,60,9
	.half	.L1216-.L3302
	.byte	3,166,123,1,5,45,9
	.half	.L3303-.L1216
	.byte	3,146,127,1,5,66,9
	.half	.L1756-.L3303
	.byte	3,215,0,1,5,47,9
	.half	.L111-.L1756
	.byte	3,37,1,5,38,7,9
	.half	.L109-.L111
	.byte	3,132,127,1,5,1,7,9
	.half	.L3304-.L109
	.byte	3,130,1,1,7,9
	.half	.L613-.L3304
	.byte	0,1,1
.L3261:
	.sdecl	'.debug_ranges',debug,cluster('Eth_17_GEthMacV2_lIntConfirmTxFrames')
	.sect	'.debug_ranges'
.L612:
	.word	-1,.L339,0,.L613-.L339,0,0
	.sdecl	'.debug_info',debug,cluster('Eth_17_GEthMacV2_lReceiveFrames')
	.sect	'.debug_info'
.L614:
	.word	990
	.half	3
	.word	.L615
	.byte	4,1
	.byte	'..\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1
	.word	.L617,.L616
	.byte	2
	.word	.L410
	.byte	3
	.byte	'Eth_17_GEthMacV2_lReceiveFrames',0,1,142,79,14
	.word	.L756
	.byte	1,1
	.word	.L341,.L1219,.L340
	.byte	4
	.byte	'CtrlIdx',0,1,142,79,58
	.word	.L1220,.L1221
	.byte	4
	.byte	'FifoIdx',0,1,143,79,58
	.word	.L1222,.L1223
	.byte	5
	.word	.L341,.L1219
	.byte	6
	.byte	'EthLocalCtrlCfgPtr',0,1,145,79,46
	.word	.L754,.L1224
	.byte	6
	.byte	'EthLocalCoreStatusPtr',0,1,149,79,42
	.word	.L752,.L1225
	.byte	6
	.byte	'EthLocalDmaRxDescPtr',0,1,151,79,35
	.word	.L1122,.L1226
	.byte	6
	.byte	'RxBuffBasePtr',0,1,152,79,25
	.word	.L832,.L1227
	.byte	6
	.byte	'CurrentBufferPtr',0,1,153,79,10
	.word	.L1157,.L1228
	.byte	6
	.byte	'EthSourceAddr',0,1,154,79,16
	.word	.L1229,.L1230
	.byte	6
	.byte	'DescStatRDES3',0,1,160,79,10
	.word	.L768,.L1231
	.byte	6
	.byte	'RxLength',0,1,161,79,10
	.word	.L834,.L1232
	.byte	6
	.byte	'FrameType',0,1,162,79,10
	.word	.L834,.L1233
	.byte	6
	.byte	'RxBufLengthAligned',0,1,163,79,10
	.word	.L834,.L1234
	.byte	6
	.byte	'RxBufTotal',0,1,164,79,10
	.word	.L834,.L1235
	.byte	6
	.byte	'RxBufClrStrtIdx',0,1,165,79,10
	.word	.L834,.L1236
	.byte	6
	.byte	'BufferCount',0,1,166,79,10
	.word	.L834,.L1237
	.byte	6
	.byte	'TempVar',0,1,167,79,9
	.word	.L756,.L1238
	.byte	6
	.byte	'IntEnabled',0,1,171,79,9
	.word	.L756,.L1239
	.byte	6
	.byte	'CrcStripEnabled',0,1,172,79,9
	.word	.L756,.L1240
	.byte	6
	.byte	'BufferClearCount',0,1,173,79,9
	.word	.L756,.L1241
	.byte	6
	.byte	'ApplIndication',0,1,174,79,9
	.word	.L756,.L1242
	.byte	6
	.byte	'BroadcastState',0,1,175,79,11
	.word	.L756,.L1243
	.byte	7
	.word	.L948,.L1244,.L1245
	.byte	8
	.word	.L951,.L1246
	.byte	9
	.word	.L953,.L1247
	.byte	6
	.byte	'RetVal',0,1,214,83,11
	.word	.L756,.L1249
	.byte	0,0,7
	.word	.L948,.L1248,.L132
	.byte	8
	.word	.L951,.L1246
	.byte	0,7
	.word	.L1250,.L1251,.L1252
	.byte	8
	.word	.L1253,.L1254
	.byte	8
	.word	.L1255,.L1256
	.byte	10
	.word	.L1257,.L1251,.L1252
	.byte	0,7
	.word	.L1250,.L1258,.L1259
	.byte	8
	.word	.L1253,.L1254
	.byte	8
	.word	.L1255,.L1256
	.byte	10
	.word	.L1257,.L1258,.L1259
	.byte	0,0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('Eth_17_GEthMacV2_lReceiveFrames')
	.sect	'.debug_abbrev'
.L615:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,7,29,1,49,16,17,1,18,1,0,0,8,5,0,49,16,2,6,0,0,9,11,1,49,16,85,6,0,0
	.byte	10,11,0,49,16,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('Eth_17_GEthMacV2_lReceiveFrames')
	.sect	'.debug_line'
.L616:
	.word	.L3306-.L3305
.L3305:
	.half	3
	.word	.L3308-.L3307
.L3307:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.c',0,0,0,0,0
.L3308:
	.byte	5,14,7,0,5,2
	.word	.L341
	.byte	3,141,207,0,1,5,18,9
	.half	.L1760-.L341
	.byte	3,36,1,5,59,9
	.half	.L1763-.L1760
	.byte	3,3,1,5,22,9
	.half	.L1758-.L1763
	.byte	1,5,62,9
	.half	.L1765-.L1758
	.byte	3,3,1,5,25,9
	.half	.L1764-.L1765
	.byte	1,5,47,9
	.half	.L1768-.L1764
	.byte	3,2,1,5,63,9
	.half	.L3309-.L1768
	.byte	1,5,64,9
	.half	.L1767-.L3309
	.byte	3,1,1,5,51,9
	.half	.L1770-.L1767
	.byte	3,3,1,5,34,9
	.half	.L1769-.L1770
	.byte	1,5,51,9
	.half	.L3310-.L1769
	.byte	1,5,60,9
	.half	.L3311-.L3310
	.byte	1,5,43,9
	.half	.L1771-.L3311
	.byte	3,2,1,5,63,9
	.half	.L3312-.L1771
	.byte	1,5,49,9
	.half	.L1772-.L3312
	.byte	3,1,1,5,68,9
	.half	.L1774-.L1772
	.byte	3,2,1,5,58,9
	.half	.L1776-.L1774
	.byte	3,3,1,5,37,9
	.half	.L3313-.L1776
	.byte	3,1,1,5,19,9
	.half	.L1777-.L3313
	.byte	3,12,1,5,24,9
	.half	.L1244-.L1777
	.byte	3,133,4,1,5,20,9
	.half	.L1245-.L1244
	.byte	3,142,126,1,5,55,9
	.half	.L1778-.L1245
	.byte	3,3,1,5,75,9
	.half	.L1779-.L1778
	.byte	3,8,1,5,49,9
	.half	.L3314-.L1779
	.byte	3,226,125,1,5,63,9
	.half	.L120-.L3314
	.byte	3,3,1,5,79,9
	.half	.L3315-.L120
	.byte	1,5,35,9
	.half	.L3316-.L3315
	.byte	3,1,1,5,44,9
	.half	.L3317-.L3316
	.byte	1,5,41,9
	.half	.L3318-.L3317
	.byte	3,127,1,5,62,9
	.half	.L3319-.L3318
	.byte	3,1,1,5,9,9
	.half	.L1782-.L3319
	.byte	3,16,1,5,13,7,9
	.half	.L3320-.L1782
	.byte	3,2,1,5,27,9
	.half	.L3321-.L3320
	.byte	3,1,1,5,23,9
	.half	.L122-.L3321
	.byte	3,1,1,5,46,9
	.half	.L123-.L122
	.byte	3,5,1,5,62,9
	.half	.L3322-.L123
	.byte	1,5,36,9
	.half	.L3323-.L3322
	.byte	3,1,1,5,45,9
	.half	.L3324-.L3323
	.byte	1,5,29,9
	.half	.L1789-.L3324
	.byte	3,6,1,5,27,9
	.half	.L1788-.L1789
	.byte	1,5,7,9
	.half	.L3325-.L1788
	.byte	1,5,43,7,9
	.half	.L3326-.L3325
	.byte	3,6,1,5,57,9
	.half	.L1783-.L3326
	.byte	3,16,1,5,56,9
	.half	.L3327-.L1783
	.byte	1,5,73,9
	.half	.L3328-.L3327
	.byte	1,5,26,9
	.half	.L1792-.L3328
	.byte	1,5,17,9
	.half	.L1248-.L1792
	.byte	3,203,3,1,5,6,9
	.half	.L1793-.L1248
	.byte	1,5,45,7,9
	.half	.L3329-.L1793
	.byte	1,5,49,9
	.half	.L3330-.L3329
	.byte	1,5,17,7,9
	.half	.L3331-.L3330
	.byte	3,1,1,5,21,9
	.half	.L3332-.L3331
	.byte	1,5,45,7,9
	.half	.L3333-.L3332
	.byte	1,5,49,9
	.half	.L3334-.L3333
	.byte	1,5,17,7,9
	.half	.L3335-.L3334
	.byte	3,1,1,5,21,9
	.half	.L3336-.L3335
	.byte	1,5,45,7,9
	.half	.L3337-.L3336
	.byte	1,5,49,9
	.half	.L3338-.L3337
	.byte	1,5,12,7,9
	.half	.L3339-.L3338
	.byte	3,3,1,5,18,9
	.half	.L1794-.L3339
	.byte	1,5,12,9
	.half	.L126-.L1794
	.byte	3,5,1,5,44,9
	.half	.L132-.L126
	.byte	3,179,124,1,5,26,9
	.half	.L1795-.L132
	.byte	3,208,0,1,5,54,9
	.half	.L3340-.L1795
	.byte	3,62,1,5,74,9
	.half	.L1797-.L3340
	.byte	1,5,50,9
	.half	.L1798-.L1797
	.byte	3,1,1,5,28,9
	.half	.L3341-.L1798
	.byte	3,8,1,5,20,9
	.half	.L3342-.L3341
	.byte	3,123,1,5,29,9
	.half	.L3343-.L3342
	.byte	1,5,10,9
	.half	.L1800-.L3343
	.byte	3,15,1,5,49,9
	.half	.L3344-.L1800
	.byte	1,5,39,9
	.half	.L3345-.L3344
	.byte	3,1,1,5,12,9
	.half	.L1801-.L3345
	.byte	1,5,26,9
	.half	.L3346-.L1801
	.byte	3,7,1,5,65,9
	.half	.L3347-.L3346
	.byte	1,5,19,9
	.half	.L125-.L3347
	.byte	3,29,1,5,51,9
	.half	.L1803-.L125
	.byte	1,5,30,9
	.half	.L134-.L1803
	.byte	3,10,1,5,29,9
	.half	.L3348-.L134
	.byte	1,5,34,9
	.half	.L3349-.L3348
	.byte	3,1,1,5,53,9
	.half	.L1806-.L3349
	.byte	3,127,1,9
	.half	.L1807-.L1806
	.byte	3,4,1,9
	.half	.L3350-.L1807
	.byte	3,3,1,9
	.half	.L1808-.L3350
	.byte	3,3,1,5,20,9
	.half	.L1251-.L1808
	.byte	3,165,1,1,5,25,9
	.half	.L1790-.L1251
	.byte	1,5,60,9
	.half	.L1252-.L1790
	.byte	3,199,126,1,5,51,9
	.half	.L133-.L1252
	.byte	1,5,62,7,9
	.half	.L3351-.L133
	.byte	3,32,1,5,78,9
	.half	.L3352-.L3351
	.byte	1,5,38,9
	.half	.L3353-.L3352
	.byte	3,1,1,5,47,9
	.half	.L3354-.L3353
	.byte	1,5,20,9
	.half	.L1258-.L3354
	.byte	3,152,1,1,5,25,9
	.half	.L3355-.L1258
	.byte	1,5,66,9
	.half	.L1259-.L3355
	.byte	3,230,126,1,5,62,9
	.half	.L3356-.L1259
	.byte	3,217,125,1,5,49,9
	.half	.L1812-.L3356
	.byte	1,5,3,7,9
	.half	.L121-.L1812
	.byte	3,181,2,1,5,1,9
	.half	.L1813-.L121
	.byte	3,1,1,7,9
	.half	.L618-.L1813
	.byte	0,1,1
.L3306:
	.sdecl	'.debug_ranges',debug,cluster('Eth_17_GEthMacV2_lReceiveFrames')
	.sect	'.debug_ranges'
.L617:
	.word	-1,.L341,0,.L618-.L341,0,0
.L1247:
	.word	-1,.L341,.L1244-.L341,.L1245-.L341,.L1248-.L341,.L132-.L341,0,0
	.sdecl	'.debug_info',debug,cluster('Eth_17_GEthMacV2_lCheckForCtrlModeChange')
	.sect	'.debug_info'
.L619:
	.word	315
	.half	3
	.word	.L620
	.byte	4,1
	.byte	'..\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1
	.word	.L622,.L621
	.byte	2
	.word	.L410
	.byte	3
	.byte	'Eth_17_GEthMacV2_lCheckForCtrlModeChange',0,1,220,75,13,1,1
	.word	.L335,.L1260,.L334
	.byte	4
	.byte	'CtrlIdx',0,1,220,75,66
	.word	.L1261,.L1262
	.byte	4
	.byte	'EthLocalCoreStatusPtr',0,1,221,75,54
	.word	.L1263,.L1264
	.byte	5
	.word	.L335,.L1260
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('Eth_17_GEthMacV2_lCheckForCtrlModeChange')
	.sect	'.debug_abbrev'
.L620:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('Eth_17_GEthMacV2_lCheckForCtrlModeChange')
	.sect	'.debug_line'
.L621:
	.word	.L3358-.L3357
.L3357:
	.half	3
	.word	.L3360-.L3359
.L3359:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.c',0,0,0,0,0
.L3360:
	.byte	5,13,7,0,5,2
	.word	.L335
	.byte	3,219,203,0,1,5,50,9
	.half	.L1690-.L335
	.byte	3,6,1,9
	.half	.L3361-.L1690
	.byte	3,1,1,5,3,9
	.half	.L3362-.L3361
	.byte	3,127,1,5,59,7,9
	.half	.L3363-.L3362
	.byte	3,7,1,5,52,9
	.half	.L1689-.L3363
	.byte	3,3,1,5,71,9
	.half	.L3364-.L1689
	.byte	3,127,1,5,1,9
	.half	.L96-.L3364
	.byte	3,3,1,7,9
	.half	.L623-.L96
	.byte	0,1,1
.L3358:
	.sdecl	'.debug_ranges',debug,cluster('Eth_17_GEthMacV2_lCheckForCtrlModeChange')
	.sect	'.debug_ranges'
.L622:
	.word	-1,.L335,0,.L623-.L335,0,0
	.sdecl	'.debug_info',debug,cluster('Eth_17_GEthMacV2_lAddToFilter')
	.sect	'.debug_info'
.L624:
	.word	492
	.half	3
	.word	.L625
	.byte	4,1
	.byte	'..\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1
	.word	.L627,.L626
	.byte	2
	.word	.L410
	.byte	3
	.byte	'Eth_17_GEthMacV2_lAddToFilter',0,1,149,86,23
	.word	.L756
	.byte	1,1
	.word	.L347,.L1265,.L346
	.byte	4
	.byte	'CtrlIdx',0,1,149,86,65
	.word	.L1266,.L1267
	.byte	4
	.byte	'MacAddrPtr',0,1,150,86,59
	.word	.L1268,.L1269
	.byte	5
	.word	.L347,.L1265
	.byte	6
	.byte	'EthMacFilterAddPtr',0,1,152,86,38
	.word	.L1089,.L1270
	.byte	6
	.byte	'MacAdrressLow',0,1,153,86,10
	.word	.L768,.L1271
	.byte	6
	.byte	'MacAddressHigh',0,1,154,86,10
	.word	.L768,.L1272
	.byte	6
	.byte	'FilterPresenceStatus',0,1,155,86,10
	.word	.L834,.L1273
	.byte	6
	.byte	'IsAddPresent',0,1,156,86,9
	.word	.L756,.L1274
	.byte	6
	.byte	'FreeFilterIdx',0,1,157,86,9
	.word	.L756,.L1275
	.byte	6
	.byte	'RetVal',0,1,158,86,18
	.word	.L756,.L1276
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('Eth_17_GEthMacV2_lAddToFilter')
	.sect	'.debug_abbrev'
.L625:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('Eth_17_GEthMacV2_lAddToFilter')
	.sect	'.debug_line'
.L626:
	.word	.L3366-.L3365
.L3365:
	.half	3
	.word	.L3368-.L3367
.L3367:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.c',0,0,0,0,0
.L3368:
	.byte	5,23,7,0,5,2
	.word	.L347
	.byte	3,148,214,0,1,5,10,9
	.half	.L1849-.L347
	.byte	3,11,1,5,25,9
	.half	.L1851-.L1849
	.byte	3,8,1,5,57,9
	.half	.L3369-.L1851
	.byte	1,5,63,9
	.half	.L1852-.L3369
	.byte	3,4,1,5,18,9
	.half	.L1848-.L1852
	.byte	3,2,1,5,22,9
	.half	.L1854-.L1848
	.byte	3,7,1,5,3,9
	.half	.L3370-.L1854
	.byte	1,5,50,7,9
	.half	.L1856-.L3370
	.byte	3,3,1,5,5,9
	.half	.L1853-.L1856
	.byte	3,8,1,5,41,7,9
	.half	.L3371-.L1853
	.byte	3,3,1,5,46,9
	.half	.L3372-.L3371
	.byte	1,5,41,9
	.half	.L1855-.L3372
	.byte	3,1,1,5,46,9
	.half	.L3373-.L1855
	.byte	1,5,79,9
	.half	.L3374-.L3373
	.byte	3,127,1,5,41,9
	.half	.L3375-.L3374
	.byte	3,2,1,5,46,9
	.half	.L3376-.L3375
	.byte	1,5,79,9
	.half	.L3377-.L3376
	.byte	3,127,1,5,41,9
	.half	.L3378-.L3377
	.byte	3,2,1,5,79,9
	.half	.L1857-.L3378
	.byte	3,127,1,5,52,9
	.half	.L3379-.L1857
	.byte	3,3,1,5,56,9
	.half	.L3380-.L3379
	.byte	1,5,74,9
	.half	.L3381-.L3380
	.byte	3,1,1,5,54,9
	.half	.L1858-.L3381
	.byte	1,5,25,9
	.half	.L3382-.L1858
	.byte	3,5,1,5,38,9
	.half	.L1850-.L3382
	.byte	3,1,1,5,52,9
	.half	.L3383-.L1850
	.byte	3,127,1,5,51,9
	.half	.L3384-.L3383
	.byte	3,3,1,5,14,9
	.half	.L3385-.L3384
	.byte	3,2,1,5,3,9
	.half	.L147-.L3385
	.byte	3,4,1,5,1,9
	.half	.L1859-.L147
	.byte	3,1,1,7,9
	.half	.L628-.L1859
	.byte	0,1,1
.L3366:
	.sdecl	'.debug_ranges',debug,cluster('Eth_17_GEthMacV2_lAddToFilter')
	.sect	'.debug_ranges'
.L627:
	.word	-1,.L347,0,.L628-.L347,0,0
	.sdecl	'.debug_info',debug,cluster('Eth_17_GEthMacV2_lRemoveFromFilter')
	.sect	'.debug_info'
.L629:
	.word	419
	.half	3
	.word	.L630
	.byte	4,1
	.byte	'..\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1
	.word	.L632,.L631
	.byte	2
	.word	.L410
	.byte	3
	.byte	'Eth_17_GEthMacV2_lRemoveFromFilter',0,1,244,86,23
	.word	.L756
	.byte	1,1
	.word	.L349,.L1277,.L348
	.byte	4
	.byte	'CtrlIdx',0,1,244,86,70
	.word	.L1278,.L1279
	.byte	4
	.byte	'MacAddrPtr',0,1,245,86,64
	.word	.L1280,.L1281
	.byte	5
	.word	.L349,.L1277
	.byte	6
	.byte	'EthMacFilterAddPtr',0,1,247,86,38
	.word	.L1089,.L1282
	.byte	6
	.byte	'FilterPresenceStatus',0,1,248,86,10
	.word	.L834,.L1283
	.byte	6
	.byte	'FilterPresentIdx',0,1,249,86,9
	.word	.L756,.L1284
	.byte	6
	.byte	'RetVal',0,1,250,86,18
	.word	.L756,.L1285
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('Eth_17_GEthMacV2_lRemoveFromFilter')
	.sect	'.debug_abbrev'
.L630:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('Eth_17_GEthMacV2_lRemoveFromFilter')
	.sect	'.debug_line'
.L631:
	.word	.L3387-.L3386
.L3386:
	.half	3
	.word	.L3389-.L3388
.L3388:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.c',0,0,0,0,0
.L3389:
	.byte	5,25,7,0,5,2
	.word	.L349
	.byte	3,129,215,0,1,5,57,9
	.half	.L3390-.L349
	.byte	1,5,63,9
	.half	.L1861-.L3390
	.byte	3,8,1,5,22,9
	.half	.L1860-.L1861
	.byte	3,2,1,5,26,9
	.half	.L1864-.L1860
	.byte	3,8,1,5,3,9
	.half	.L3391-.L1864
	.byte	1,5,23,7,9
	.half	.L3392-.L3391
	.byte	3,6,1,5,33,9
	.half	.L1862-.L3392
	.byte	3,1,1,5,53,9
	.half	.L1865-.L1862
	.byte	3,127,1,5,33,9
	.half	.L3393-.L1865
	.byte	3,4,1,5,52,9
	.half	.L3394-.L3393
	.byte	3,127,1,5,12,9
	.half	.L3395-.L3394
	.byte	3,2,1,5,1,9
	.half	.L1863-.L3395
	.byte	3,9,1,5,12,7,9
	.half	.L150-.L1863
	.byte	3,124,1,5,1,9
	.half	.L1866-.L150
	.byte	3,4,1,7,9
	.half	.L633-.L1866
	.byte	0,1,1
.L3387:
	.sdecl	'.debug_ranges',debug,cluster('Eth_17_GEthMacV2_lRemoveFromFilter')
	.sect	'.debug_ranges'
.L632:
	.word	-1,.L349,0,.L633-.L349,0,0
	.sdecl	'.debug_info',debug,cluster('Eth_17_GEthMacV2_lCheckFilterPresent')
	.sect	'.debug_info'
.L634:
	.word	562
	.half	3
	.word	.L635
	.byte	4,1
	.byte	'..\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1
	.word	.L637,.L636
	.byte	2
	.word	.L410
	.byte	3
	.byte	'Eth_17_GEthMacV2_lCheckFilterPresent',0,1,203,87,15
	.word	.L834
	.byte	1,1
	.word	.L351,.L1286,.L350
	.byte	4
	.byte	'CtrlIdx',0,1,203,87,64
	.word	.L1287,.L1288
	.byte	4
	.byte	'MacAddrPtr',0,1,204,87,58
	.word	.L1289,.L1290
	.byte	5
	.word	.L351,.L1286
	.byte	6
	.byte	'EthMacFilterAddPtr',0,1,206,87,44
	.word	.L1291,.L1292
	.byte	6
	.byte	'DataValHigh',0,1,207,87,10
	.word	.L768,.L1293
	.byte	6
	.byte	'DataValLow',0,1,208,87,10
	.word	.L768,.L1294
	.byte	6
	.byte	'DataValLowReg',0,1,209,87,10
	.word	.L768,.L1295
	.byte	6
	.byte	'DataValHighReg',0,1,210,87,10
	.word	.L768,.L1296
	.byte	6
	.byte	'RetVal',0,1,211,87,10
	.word	.L834,.L1297
	.byte	6
	.byte	'Count',0,1,212,87,9
	.word	.L756,.L1298
	.byte	6
	.byte	'FreeFilterIdx',0,1,213,87,9
	.word	.L756,.L1299
	.byte	6
	.byte	'IsAddPresent',0,1,214,87,9
	.word	.L756,.L1300
	.byte	6
	.byte	'NumberOfFilters',0,1,215,87,9
	.word	.L756,.L1301
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('Eth_17_GEthMacV2_lCheckFilterPresent')
	.sect	'.debug_abbrev'
.L635:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('Eth_17_GEthMacV2_lCheckFilterPresent')
	.sect	'.debug_line'
.L636:
	.word	.L3397-.L3396
.L3396:
	.half	3
	.word	.L3399-.L3398
.L3398:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.c',0,0,0,0,0
.L3399:
	.byte	5,15,7,0,5,2
	.word	.L351
	.byte	3,202,215,0,1,5,17,9
	.half	.L1868-.L351
	.byte	3,14,1,5,16,9
	.half	.L1867-.L1868
	.byte	3,1,1,5,25,9
	.half	.L1870-.L1867
	.byte	3,8,1,5,57,9
	.half	.L3400-.L1870
	.byte	1,5,19,9
	.half	.L1872-.L3400
	.byte	3,3,1,5,42,9
	.half	.L1873-.L1872
	.byte	3,3,1,5,46,9
	.half	.L1869-.L1873
	.byte	1,5,62,9
	.half	.L3401-.L1869
	.byte	3,127,1,5,42,9
	.half	.L3402-.L3401
	.byte	3,2,1,5,78,9
	.half	.L1874-.L3402
	.byte	3,127,1,5,37,9
	.half	.L3403-.L1874
	.byte	3,3,1,5,42,9
	.half	.L3404-.L3403
	.byte	1,5,37,9
	.half	.L3405-.L3404
	.byte	3,1,1,5,42,9
	.half	.L3406-.L3405
	.byte	1,5,75,9
	.half	.L3407-.L3406
	.byte	3,127,1,5,37,9
	.half	.L3408-.L3407
	.byte	3,2,1,5,42,9
	.half	.L3409-.L3408
	.byte	1,5,75,9
	.half	.L3410-.L3409
	.byte	3,127,1,5,35,9
	.half	.L3411-.L3410
	.byte	3,2,1,5,75,9
	.half	.L1875-.L3411
	.byte	3,127,1,5,13,9
	.half	.L3412-.L1875
	.byte	3,7,1,5,27,9
	.half	.L1876-.L3412
	.byte	3,28,1,5,42,9
	.half	.L1877-.L1876
	.byte	3,100,1,5,27,9
	.half	.L154-.L1877
	.byte	3,5,1,5,45,9
	.half	.L3413-.L154
	.byte	1,5,5,9
	.half	.L3414-.L3413
	.byte	1,5,66,7,9
	.half	.L3415-.L3414
	.byte	3,6,1,5,64,9
	.half	.L1878-.L3415
	.byte	3,2,1,5,10,9
	.half	.L1879-.L1878
	.byte	3,2,1,5,60,7,9
	.half	.L3416-.L1879
	.byte	1,5,22,7,9
	.half	.L3417-.L3416
	.byte	3,3,1,5,9,9
	.half	.L3418-.L3417
	.byte	3,1,1,5,7,9
	.half	.L155-.L3418
	.byte	3,9,1,5,23,7,9
	.half	.L1880-.L155
	.byte	3,2,1,5,49,9
	.half	.L156-.L1880
	.byte	3,98,1,5,42,9
	.half	.L153-.L156
	.byte	1,5,43,7,9
	.half	.L158-.L153
	.byte	3,35,1,5,10,9
	.half	.L1881-.L158
	.byte	3,1,1,5,1,9
	.half	.L1871-.L1881
	.byte	3,3,1,7,9
	.half	.L638-.L1871
	.byte	0,1,1
.L3397:
	.sdecl	'.debug_ranges',debug,cluster('Eth_17_GEthMacV2_lCheckFilterPresent')
	.sect	'.debug_ranges'
.L637:
	.word	-1,.L351,0,.L638-.L351,0,0
	.sdecl	'.debug_info',debug,cluster('Eth_17_GEthMacV2_lBkToBkRegWrInsrtDly')
	.sect	'.debug_info'
.L639:
	.word	426
	.half	3
	.word	.L640
	.byte	4,1
	.byte	'..\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1
	.word	.L642,.L641
	.byte	2
	.word	.L410
	.byte	3
	.byte	'Eth_17_GEthMacV2_lBkToBkRegWrInsrtDly',0,1,238,103,13,1,1
	.word	.L377,.L1302,.L376
	.byte	4
	.byte	'EthDelayWaitTime',0,1,238,103,64
	.word	.L1303,.L1304
	.byte	5
	.word	.L377,.L1302
	.byte	6
	.byte	'NumberWaitTicks',0,1,240,103,10
	.word	.L768,.L1305
	.byte	6
	.byte	'BaseSTMTick',0,1,241,103,10
	.word	.L768,.L1306
	.byte	6
	.byte	'CurrSTMTick',0,1,242,103,10
	.word	.L768,.L1307
	.byte	6
	.byte	'DelayTickResolution',0,1,243,103,10
	.word	.L768,.L1308
	.byte	6
	.byte	'IsTimeExpired',0,1,244,103,11
	.word	.L756,.L1309
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('Eth_17_GEthMacV2_lBkToBkRegWrInsrtDly')
	.sect	'.debug_abbrev'
.L640:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3,8,58
	.byte	15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('Eth_17_GEthMacV2_lBkToBkRegWrInsrtDly')
	.sect	'.debug_line'
.L641:
	.word	.L3420-.L3419
.L3419:
	.half	3
	.word	.L3422-.L3421
.L3421:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.c',0,0,0,0,0
.L3422:
	.byte	5,13,7,0,5,2
	.word	.L377
	.byte	3,237,231,0,1,5,49,9
	.half	.L2072-.L377
	.byte	3,9,1,5,39,9
	.half	.L2071-.L2072
	.byte	3,2,1,5,22,9
	.half	.L2075-.L2071
	.byte	3,6,1,5,20,9
	.half	.L2073-.L2075
	.byte	3,3,1,5,34,9
	.half	.L2076-.L2073
	.byte	3,4,1,5,15,9
	.half	.L2074-.L2076
	.byte	3,1,1,5,17,9
	.half	.L2078-.L2074
	.byte	3,1,1,5,31,9
	.half	.L229-.L2078
	.byte	3,9,1,5,5,9
	.half	.L2077-.L229
	.byte	1,5,21,7,9
	.half	.L3423-.L2077
	.byte	3,4,1,5,36,9
	.half	.L230-.L3423
	.byte	3,4,1,5,33,9
	.half	.L2079-.L230
	.byte	3,1,1,5,1,7,9
	.half	.L3424-.L2079
	.byte	3,1,1,7,9
	.half	.L643-.L3424
	.byte	0,1,1
.L3420:
	.sdecl	'.debug_ranges',debug,cluster('Eth_17_GEthMacV2_lBkToBkRegWrInsrtDly')
	.sect	'.debug_ranges'
.L642:
	.word	-1,.L377,0,.L643-.L377,0,0
	.sdecl	'.debug_info',debug,cluster('Eth_17_GEthMacV2_lIsNextFrameAvailable')
	.sect	'.debug_info'
.L644:
	.word	723
	.half	3
	.word	.L645
	.byte	4,1
	.byte	'..\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1
	.word	.L647,.L646
	.byte	2
	.word	.L410
	.byte	3
	.byte	'Eth_17_GEthMacV2_lIsNextFrameAvailable',0,1,132,84,16
	.word	.L756
	.byte	1,1
	.word	.L343,.L1310,.L342
	.byte	4
	.byte	'CtrlIdx',0,1,132,84,67
	.word	.L1311,.L1312
	.byte	4
	.byte	'FifoIdx',0,1,133,84,67
	.word	.L1313,.L1314
	.byte	5
	.word	.L343,.L1310
	.byte	6
	.byte	'EthLocalCtrlCfgPtr',0,1,135,84,46
	.word	.L754,.L1315
	.byte	6
	.byte	'EthLocalCoreStatusPtr',0,1,136,84,42
	.word	.L752,.L1316
	.byte	6
	.byte	'EthLocalDmaRxDescPtr',0,1,137,84,35
	.word	.L1122,.L1317
	.byte	6
	.byte	'RxBuffBasePtr',0,1,138,84,25
	.word	.L832,.L1318
	.byte	6
	.byte	'DescStatRDES3',0,1,139,84,10
	.word	.L768,.L1319
	.byte	6
	.byte	'RxBufLengthAligned',0,1,140,84,10
	.word	.L834,.L1320
	.byte	6
	.byte	'RxBufTotal',0,1,141,84,10
	.word	.L834,.L1321
	.byte	6
	.byte	'RxBufferClearStartIdx',0,1,142,84,10
	.word	.L834,.L1322
	.byte	6
	.byte	'BufferCount',0,1,143,84,10
	.word	.L834,.L1323
	.byte	6
	.byte	'BufferClearCount',0,1,144,84,10
	.word	.L834,.L1324
	.byte	6
	.byte	'NextFrameAvlbl',0,1,145,84,11
	.word	.L756,.L1325
	.byte	7
	.word	.L1250,.L1326,.L1327
	.byte	8
	.word	.L1253,.L1328
	.byte	8
	.word	.L1255,.L1329
	.byte	9
	.word	.L1257,.L1326,.L1327
	.byte	0,7
	.word	.L1250,.L1330,.L1331
	.byte	8
	.word	.L1253,.L1328
	.byte	8
	.word	.L1255,.L1329
	.byte	9
	.word	.L1257,.L1330,.L1331
	.byte	0,0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('Eth_17_GEthMacV2_lIsNextFrameAvailable')
	.sect	'.debug_abbrev'
.L645:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,7,29,1,49,16,17,1,18,1,0,0,8,5,0,49,16,2,6,0,0,9,11,0,49,16,17,1,18
	.byte	1,0,0,0
	.sdecl	'.debug_line',debug,cluster('Eth_17_GEthMacV2_lIsNextFrameAvailable')
	.sect	'.debug_line'
.L646:
	.word	.L3426-.L3425
.L3425:
	.half	3
	.word	.L3428-.L3427
.L3427:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.c',0,0,0,0,0
.L3428:
	.byte	5,16,7,0,5,2
	.word	.L343
	.byte	3,131,212,0,1,5,18,9
	.half	.L1817-.L343
	.byte	3,15,1,5,59,9
	.half	.L1818-.L1817
	.byte	3,3,1,5,22,9
	.half	.L1814-.L1818
	.byte	1,5,62,9
	.half	.L1820-.L1814
	.byte	3,3,1,5,25,9
	.half	.L1819-.L1820
	.byte	1,5,47,9
	.half	.L1823-.L1819
	.byte	3,2,1,5,63,9
	.half	.L3429-.L1823
	.byte	1,5,64,9
	.half	.L1822-.L3429
	.byte	3,1,1,5,51,9
	.half	.L1824-.L1822
	.byte	3,3,1,5,34,9
	.half	.L3430-.L1824
	.byte	1,5,51,9
	.half	.L3431-.L3430
	.byte	1,5,60,9
	.half	.L3432-.L3431
	.byte	1,5,68,9
	.half	.L1825-.L3432
	.byte	3,2,1,5,58,9
	.half	.L1826-.L1825
	.byte	3,3,1,5,61,9
	.half	.L3433-.L1826
	.byte	3,1,1,5,20,9
	.half	.L1827-.L3433
	.byte	3,6,1,5,64,9
	.half	.L1828-.L1827
	.byte	3,2,1,5,32,9
	.half	.L3434-.L1828
	.byte	3,1,1,5,41,9
	.half	.L3435-.L3434
	.byte	1,5,19,9
	.half	.L1830-.L3435
	.byte	3,10,1,5,29,9
	.half	.L1832-.L1830
	.byte	3,16,1,5,49,9
	.half	.L3436-.L1832
	.byte	3,112,1,5,63,9
	.half	.L137-.L3436
	.byte	3,3,1,5,79,9
	.half	.L3437-.L137
	.byte	1,5,35,9
	.half	.L3438-.L3437
	.byte	3,1,1,5,44,9
	.half	.L3439-.L3438
	.byte	1,5,41,9
	.half	.L3440-.L3439
	.byte	3,127,1,5,62,9
	.half	.L3441-.L3440
	.byte	3,1,1,5,9,9
	.half	.L1834-.L3441
	.byte	3,5,1,5,59,7,9
	.half	.L3442-.L1834
	.byte	3,1,1,5,27,7,9
	.half	.L3443-.L3442
	.byte	3,6,1,5,7,9
	.half	.L1835-.L3443
	.byte	1,5,24,7,9
	.half	.L3444-.L1835
	.byte	3,6,1,5,30,9
	.half	.L3445-.L3444
	.byte	1,5,25,9
	.half	.L140-.L3445
	.byte	3,5,1,5,61,9
	.half	.L1836-.L140
	.byte	3,5,1,5,77,9
	.half	.L3446-.L1836
	.byte	1,5,38,9
	.half	.L3447-.L3446
	.byte	3,1,1,5,47,9
	.half	.L3448-.L3447
	.byte	1,5,20,9
	.half	.L1326-.L3448
	.byte	3,187,126,1,5,25,9
	.half	.L3449-.L1326
	.byte	1,5,68,9
	.half	.L1327-.L3449
	.byte	3,195,1,1,5,62,9
	.half	.L141-.L1327
	.byte	3,97,1,5,49,9
	.half	.L136-.L141
	.byte	1,5,20,7,9
	.half	.L138-.L136
	.byte	3,50,1,5,24,9
	.half	.L1837-.L138
	.byte	3,11,1,5,57,9
	.half	.L1839-.L1837
	.byte	3,3,1,5,69,9
	.half	.L1840-.L1839
	.byte	3,8,1,5,56,9
	.half	.L1816-.L1840
	.byte	3,106,1,5,26,9
	.half	.L143-.L1816
	.byte	3,10,1,5,25,9
	.half	.L3450-.L143
	.byte	1,5,38,9
	.half	.L3451-.L3450
	.byte	3,1,1,5,55,9
	.half	.L3452-.L3451
	.byte	3,127,1,9
	.half	.L1841-.L3452
	.byte	3,4,1,9
	.half	.L3453-.L1841
	.byte	3,3,1,9
	.half	.L1842-.L3453
	.byte	3,3,1,5,20,9
	.half	.L1330-.L1842
	.byte	3,150,126,1,5,25,9
	.half	.L1831-.L1330
	.byte	1,5,69,9
	.half	.L1331-.L1831
	.byte	3,214,1,1,5,56,9
	.half	.L142-.L1331
	.byte	1,5,3,7,9
	.half	.L3454-.L142
	.byte	3,29,1,5,1,9
	.half	.L1843-.L3454
	.byte	3,1,1,7,9
	.half	.L648-.L1843
	.byte	0,1,1
.L3426:
	.sdecl	'.debug_ranges',debug,cluster('Eth_17_GEthMacV2_lIsNextFrameAvailable')
	.sect	'.debug_ranges'
.L647:
	.word	-1,.L343,0,.L648-.L343,0,0
	.sdecl	'.debug_info',debug,cluster('Eth_17_GEthMacV2_lGetCtrlStatusPtr')
	.sect	'.debug_info'
.L649:
	.word	359
	.half	3
	.word	.L650
	.byte	4,1
	.byte	'..\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1
	.word	.L652,.L651
	.byte	2
	.word	.L410
	.byte	3
	.byte	'Eth_17_GEthMacV2_lGetCtrlStatusPtr',0,1,255,118,41
	.word	.L805
	.byte	1,1
	.word	.L397,.L1332,.L396
	.byte	4
	.byte	'CtrlIdx',0,1,128,119,71
	.word	.L1333,.L1334
	.byte	5
	.word	.L397,.L1332
	.byte	6
	.byte	'CoreId',0,1,130,119,10
	.word	.L768,.L1335
	.byte	6
	.byte	'EthLocalCoreStatusPtr',0,1,131,119,36
	.word	.L805,.L1336
	.byte	6
	.byte	'CoreCtrlIdx',0,1,132,119,9
	.word	.L756,.L1337
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('Eth_17_GEthMacV2_lGetCtrlStatusPtr')
	.sect	'.debug_abbrev'
.L650:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('Eth_17_GEthMacV2_lGetCtrlStatusPtr')
	.sect	'.debug_line'
.L651:
	.word	.L3456-.L3455
.L3455:
	.half	3
	.word	.L3458-.L3457
.L3457:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.c',0,0,0,0,0
.L3458:
	.byte	5,41,7,0,5,2
	.word	.L397
	.byte	3,254,246,0,1,5,28,9
	.half	.L2161-.L397
	.byte	3,8,1,5,17,9
	.half	.L2160-.L2161
	.byte	3,2,1,5,43,9
	.half	.L3459-.L2160
	.byte	1,5,61,9
	.half	.L3460-.L3459
	.byte	1,5,50,9
	.half	.L2162-.L3460
	.byte	3,4,1,5,27,9
	.half	.L2163-.L2162
	.byte	3,127,1,5,57,9
	.half	.L3461-.L2163
	.byte	1,5,50,9
	.half	.L3462-.L3461
	.byte	3,1,1,5,1,9
	.half	.L2164-.L3462
	.byte	3,3,1,7,9
	.half	.L653-.L2164
	.byte	0,1,1
.L3456:
	.sdecl	'.debug_ranges',debug,cluster('Eth_17_GEthMacV2_lGetCtrlStatusPtr')
	.sect	'.debug_ranges'
.L652:
	.word	-1,.L397,0,.L653-.L397,0,0
	.sdecl	'.debug_info',debug,cluster('Eth_17_GEthMacV2_lGetCtrlConfigPtr')
	.sect	'.debug_info'
.L654:
	.word	388
	.half	3
	.word	.L655
	.byte	4,1
	.byte	'..\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1
	.word	.L657,.L656
	.byte	2
	.word	.L410
	.byte	3
	.byte	'Eth_17_GEthMacV2_lGetCtrlConfigPtr',0,1,208,118,45
	.word	.L1338
	.byte	1,1
	.word	.L395,.L1339,.L394
	.byte	4
	.byte	'CtrlIdx',0,1,209,118,71
	.word	.L1340,.L1341
	.byte	5
	.word	.L395,.L1339
	.byte	6
	.byte	'CoreId',0,1,211,118,10
	.word	.L768,.L1342
	.byte	6
	.byte	'EthLocalCoreCfgPtr',0,1,212,118,42
	.word	.L802,.L1343
	.byte	6
	.byte	'EthLocalCtrlCfgPtr',0,1,213,118,40
	.word	.L1338,.L1344
	.byte	6
	.byte	'CoreCtrlIdx',0,1,214,118,9
	.word	.L756,.L1345
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('Eth_17_GEthMacV2_lGetCtrlConfigPtr')
	.sect	'.debug_abbrev'
.L655:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('Eth_17_GEthMacV2_lGetCtrlConfigPtr')
	.sect	'.debug_line'
.L656:
	.word	.L3464-.L3463
.L3463:
	.half	3
	.word	.L3466-.L3465
.L3465:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.c',0,0,0,0,0
.L3466:
	.byte	5,45,7,0,5,2
	.word	.L395
	.byte	3,207,246,0,1,5,28,9
	.half	.L2155-.L395
	.byte	3,9,1,5,24,9
	.half	.L2154-.L2155
	.byte	3,2,1,5,62,9
	.half	.L3467-.L2154
	.byte	1,5,43,9
	.half	.L2157-.L3467
	.byte	3,1,1,5,61,9
	.half	.L3468-.L2157
	.byte	1,5,44,9
	.half	.L2156-.L3468
	.byte	3,4,1,5,42,9
	.half	.L2159-.L2156
	.byte	3,127,1,5,44,9
	.half	.L3469-.L2159
	.byte	3,1,1,5,1,9
	.half	.L2158-.L3469
	.byte	3,3,1,7,9
	.half	.L658-.L2158
	.byte	0,1,1
.L3464:
	.sdecl	'.debug_ranges',debug,cluster('Eth_17_GEthMacV2_lGetCtrlConfigPtr')
	.sect	'.debug_ranges'
.L657:
	.word	-1,.L395,0,.L658-.L395,0,0
	.sdecl	'.debug_info',debug,cluster('Eth_17_GEthMacV2_lCfgTxQueue')
	.sect	'.debug_info'
.L659:
	.word	371
	.half	3
	.word	.L660
	.byte	4,1
	.byte	'..\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1
	.word	.L662,.L661
	.byte	2
	.word	.L410
	.byte	3
	.byte	'Eth_17_GEthMacV2_lCfgTxQueue',0,1,172,119,13,1,1
	.word	.L399,.L1346,.L398
	.byte	4
	.byte	'EthCtrlCfgPtr',0,1,173,119,62
	.word	.L1347,.L1348
	.byte	5
	.word	.L399,.L1346
	.byte	6
	.byte	'EthCtrlAddPtr',0,1,175,119,13
	.word	.L744,.L1349
	.byte	6
	.byte	'FifoMapIdx',0,1,176,119,9
	.word	.L756,.L1350
	.byte	6
	.byte	'TxChnlsUsd',0,1,177,119,9
	.word	.L756,.L1351
	.byte	6
	.byte	'ChnlCnt',0,1,178,119,9
	.word	.L756,.L1352
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('Eth_17_GEthMacV2_lCfgTxQueue')
	.sect	'.debug_abbrev'
.L660:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3,8,58
	.byte	15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('Eth_17_GEthMacV2_lCfgTxQueue')
	.sect	'.debug_line'
.L661:
	.word	.L3471-.L3470
.L3470:
	.half	3
	.word	.L3473-.L3472
.L3472:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.c',0,0,0,0,0
.L3473:
	.byte	5,13,7,0,5,2
	.word	.L399
	.byte	3,171,247,0,1,5,65,9
	.half	.L2166-.L399
	.byte	3,8,1,5,19,9
	.half	.L3474-.L2166
	.byte	1,5,51,9
	.half	.L3475-.L3474
	.byte	1,5,29,9
	.half	.L2165-.L3475
	.byte	3,3,1,5,3,9
	.half	.L2167-.L2165
	.byte	3,5,1,5,31,7,9
	.half	.L3476-.L2167
	.byte	3,4,1,5,52,9
	.half	.L3477-.L3476
	.byte	1,5,46,9
	.half	.L2168-.L3477
	.byte	3,9,1,5,29,9
	.half	.L2169-.L2168
	.byte	1,5,46,9
	.half	.L3478-.L2169
	.byte	1,5,58,9
	.half	.L3479-.L3478
	.byte	1,5,71,9
	.half	.L3480-.L3479
	.byte	1,5,46,9
	.half	.L3481-.L3480
	.byte	3,126,1,5,61,9
	.half	.L3482-.L3481
	.byte	3,5,1,5,30,9
	.half	.L3483-.L3482
	.byte	3,1,1,5,42,9
	.half	.L3484-.L3483
	.byte	1,5,46,9
	.half	.L3485-.L3484
	.byte	3,127,1,5,17,9
	.half	.L3486-.L3485
	.byte	3,6,1,5,29,9
	.half	.L2170-.L3486
	.byte	3,32,1,5,43,9
	.half	.L3487-.L2170
	.byte	3,96,1,5,33,9
	.half	.L280-.L3487
	.byte	3,2,1,5,54,9
	.half	.L3488-.L280
	.byte	1,5,58,9
	.half	.L2172-.L3488
	.byte	3,7,1,5,48,9
	.half	.L3489-.L2172
	.byte	1,5,47,9
	.half	.L3490-.L3489
	.byte	3,3,1,5,30,9
	.half	.L3491-.L3490
	.byte	1,5,47,9
	.half	.L3492-.L3491
	.byte	1,5,59,9
	.half	.L3493-.L3492
	.byte	1,5,72,9
	.half	.L2173-.L3493
	.byte	1,5,59,9
	.half	.L3494-.L2173
	.byte	3,1,1,5,72,9
	.half	.L3495-.L3494
	.byte	1,5,79,9
	.half	.L3496-.L3495
	.byte	3,127,1,5,52,9
	.half	.L3497-.L3496
	.byte	3,126,1,5,67,9
	.half	.L3498-.L3497
	.byte	3,7,1,5,32,9
	.half	.L3499-.L3498
	.byte	3,1,1,5,44,9
	.half	.L3500-.L3499
	.byte	1,5,52,9
	.half	.L3501-.L3500
	.byte	3,127,1,5,24,9
	.half	.L3502-.L3501
	.byte	3,6,1,5,41,9
	.half	.L3503-.L3502
	.byte	1,5,53,9
	.half	.L3504-.L3503
	.byte	1,5,7,9
	.half	.L3505-.L3504
	.byte	1,5,52,7,9
	.half	.L3506-.L3505
	.byte	3,8,1,5,28,9
	.half	.L3507-.L3506
	.byte	3,5,1,5,45,9
	.half	.L3508-.L3507
	.byte	1,5,57,9
	.half	.L3509-.L3508
	.byte	1,5,67,9
	.half	.L3510-.L3509
	.byte	3,127,1,9
	.half	.L3511-.L3510
	.byte	3,4,1,5,36,9
	.half	.L3512-.L3511
	.byte	3,1,1,5,48,9
	.half	.L3513-.L3512
	.byte	1,5,52,9
	.half	.L3514-.L3513
	.byte	3,127,1,5,67,9
	.half	.L3515-.L3514
	.byte	3,4,1,5,36,9
	.half	.L3516-.L3515
	.byte	3,1,1,5,48,9
	.half	.L3517-.L3516
	.byte	1,5,52,9
	.half	.L3518-.L3517
	.byte	3,127,1,9
	.half	.L281-.L3518
	.byte	3,85,1,5,43,9
	.half	.L279-.L281
	.byte	1,5,1,7,9
	.half	.L278-.L279
	.byte	3,48,1,7,9
	.half	.L663-.L278
	.byte	0,1,1
.L3471:
	.sdecl	'.debug_ranges',debug,cluster('Eth_17_GEthMacV2_lCfgTxQueue')
	.sect	'.debug_ranges'
.L662:
	.word	-1,.L399,0,.L663-.L399,0,0
	.sdecl	'.debug_info',debug,cluster('Eth_17_GEthMacV2_lCfgRxQueue')
	.sect	'.debug_info'
.L664:
	.word	446
	.half	3
	.word	.L665
	.byte	4,1
	.byte	'..\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1
	.word	.L667,.L666
	.byte	2
	.word	.L410
	.byte	3
	.byte	'Eth_17_GEthMacV2_lCfgRxQueue',0,1,158,120,13,1,1
	.word	.L401,.L1353,.L400
	.byte	4
	.byte	'EthCtrlCfgPtr',0,1,159,120,62
	.word	.L1354,.L1355
	.byte	5
	.word	.L401,.L1353
	.byte	6
	.byte	'EthCtrlAddPtr',0,1,161,120,13
	.word	.L744,.L1356
	.byte	6
	.byte	'QueueOpVal',0,1,162,120,10
	.word	.L768,.L1357
	.byte	6
	.byte	'QueuePrioVal',0,1,163,120,10
	.word	.L768,.L1358
	.byte	6
	.byte	'QueueDmaMap',0,1,164,120,10
	.word	.L768,.L1359
	.byte	6
	.byte	'RxChnlsUsd',0,1,165,120,9
	.word	.L756,.L1360
	.byte	6
	.byte	'FifoMapIdx',0,1,166,120,9
	.word	.L756,.L1361
	.byte	6
	.byte	'ChnlCnt',0,1,167,120,9
	.word	.L756,.L1362
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('Eth_17_GEthMacV2_lCfgRxQueue')
	.sect	'.debug_abbrev'
.L665:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3,8,58
	.byte	15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('Eth_17_GEthMacV2_lCfgRxQueue')
	.sect	'.debug_line'
.L666:
	.word	.L3520-.L3519
.L3519:
	.half	3
	.word	.L3522-.L3521
.L3521:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.c',0,0,0,0,0
.L3522:
	.byte	5,65,7,0,5,2
	.word	.L401
	.byte	3,168,248,0,1,5,19,9
	.half	.L3523-.L401
	.byte	1,5,51,9
	.half	.L3524-.L3523
	.byte	1,5,29,9
	.half	.L2174-.L3524
	.byte	3,3,1,5,15,9
	.half	.L2175-.L2174
	.byte	3,2,1,5,14,9
	.half	.L2176-.L2175
	.byte	3,1,1,5,16,9
	.half	.L2177-.L2176
	.byte	3,1,1,5,19,9
	.half	.L3525-.L2177
	.byte	3,18,1,5,41,9
	.half	.L3526-.L3525
	.byte	3,115,1,5,31,9
	.half	.L283-.L3526
	.byte	3,2,1,5,52,9
	.half	.L2178-.L283
	.byte	1,5,47,9
	.half	.L2180-.L2178
	.byte	3,3,1,5,46,9
	.half	.L2181-.L2180
	.byte	1,9
	.half	.L3527-.L2181
	.byte	3,3,1,5,29,9
	.half	.L2182-.L3527
	.byte	1,5,46,9
	.half	.L3528-.L2182
	.byte	1,5,58,9
	.half	.L3529-.L3528
	.byte	1,5,71,9
	.half	.L3530-.L3529
	.byte	1,5,52,9
	.half	.L3531-.L3530
	.byte	3,126,1,5,40,9
	.half	.L2183-.L3531
	.byte	3,5,1,5,36,9
	.half	.L3532-.L2183
	.byte	1,5,17,9
	.half	.L2184-.L3532
	.byte	1,5,63,9
	.half	.L2185-.L2184
	.byte	3,2,1,5,59,9
	.half	.L2186-.L2185
	.byte	1,5,16,9
	.half	.L3533-.L2186
	.byte	1,5,42,9
	.half	.L3534-.L3533
	.byte	3,2,1,5,59,9
	.half	.L3535-.L3534
	.byte	1,5,71,9
	.half	.L3536-.L3535
	.byte	1,5,47,9
	.half	.L3537-.L3536
	.byte	3,1,1,5,18,9
	.half	.L2187-.L3537
	.byte	3,127,1,5,50,9
	.half	.L3538-.L2187
	.byte	3,113,1,5,41,9
	.half	.L282-.L3538
	.byte	1,5,3,7,9
	.half	.L2188-.L282
	.byte	3,19,1,5,39,7,9
	.half	.L3539-.L2188
	.byte	3,3,1,5,36,9
	.half	.L2189-.L3539
	.byte	3,3,1,5,60,9
	.half	.L2190-.L2189
	.byte	3,5,1,5,47,9
	.half	.L3540-.L2190
	.byte	3,1,1,5,79,9
	.half	.L3541-.L3540
	.byte	3,127,1,5,47,9
	.half	.L3542-.L3541
	.byte	3,2,1,5,79,9
	.half	.L3543-.L3542
	.byte	3,127,1,5,36,9
	.half	.L3544-.L3543
	.byte	3,127,1,9
	.half	.L3545-.L3544
	.byte	3,7,1,5,1,9
	.half	.L284-.L3545
	.byte	3,2,1,7,9
	.half	.L668-.L284
	.byte	0,1,1
.L3520:
	.sdecl	'.debug_ranges',debug,cluster('Eth_17_GEthMacV2_lCfgRxQueue')
	.sect	'.debug_ranges'
.L667:
	.word	-1,.L401,0,.L668-.L401,0,0
	.sdecl	'.debug_info',debug,cluster('Eth_17_GEthMacV2_lReadQElem')
	.sect	'.debug_info'
.L669:
	.word	362
	.half	3
	.word	.L670
	.byte	4,1
	.byte	'..\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1
	.word	.L672,.L671
	.byte	2
	.word	.L410
	.byte	3
	.byte	'Eth_17_GEthMacV2_lReadQElem',0,1,226,121,15
	.word	.L834
	.byte	1,1
	.word	.L407,.L1363,.L406
	.byte	4
	.byte	'QueuePtr',0,1,226,121,63
	.word	.L1364,.L1365
	.byte	4
	.byte	'QFrontPtr',0,1,227,121,23
	.word	.L1366,.L1367
	.byte	4
	.byte	'QRearPtr',0,1,227,121,48
	.word	.L1368,.L1369
	.byte	4
	.byte	'QueueSize',0,1,227,121,71
	.word	.L1370,.L1371
	.byte	5
	.word	.L407,.L1363
	.byte	6
	.byte	'Element',0,1,229,121,10
	.word	.L834,.L1372
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('Eth_17_GEthMacV2_lReadQElem')
	.sect	'.debug_abbrev'
.L670:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('Eth_17_GEthMacV2_lReadQElem')
	.sect	'.debug_line'
.L671:
	.word	.L3547-.L3546
.L3546:
	.half	3
	.word	.L3549-.L3548
.L3548:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.c',0,0,0,0,0
.L3549:
	.byte	5,22,7,0,5,2
	.word	.L407
	.byte	3,233,249,0,1,5,21,9
	.half	.L3550-.L407
	.byte	1,9
	.half	.L2192-.L3550
	.byte	3,6,1,5,3,9
	.half	.L3551-.L2192
	.byte	1,5,18,7,9
	.half	.L3552-.L3551
	.byte	3,2,1,5,16,9
	.half	.L3553-.L3552
	.byte	1,5,15,9
	.half	.L3554-.L3553
	.byte	3,1,1,5,1,9
	.half	.L3555-.L3554
	.byte	3,8,1,5,19,7,9
	.half	.L288-.L3555
	.byte	3,124,1,5,30,9
	.half	.L3556-.L288
	.byte	1,5,36,9
	.half	.L3557-.L3556
	.byte	1,5,16,9
	.half	.L3558-.L3557
	.byte	1,5,1,9
	.half	.L3559-.L3558
	.byte	3,4,1,7,9
	.half	.L673-.L3559
	.byte	0,1,1
.L3547:
	.sdecl	'.debug_ranges',debug,cluster('Eth_17_GEthMacV2_lReadQElem')
	.sect	'.debug_ranges'
.L672:
	.word	-1,.L407,0,.L673-.L407,0,0
	.sdecl	'.debug_info',debug,cluster('Eth_17_GEthMacV2_lAddQElem')
	.sect	'.debug_info'
.L674:
	.word	356
	.half	3
	.word	.L675
	.byte	4,1
	.byte	'..\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1
	.word	.L677,.L676
	.byte	2
	.word	.L410
	.byte	3
	.byte	'Eth_17_GEthMacV2_lAddQElem',0,1,172,121,13,1,1
	.word	.L405,.L1373,.L404
	.byte	4
	.byte	'Element',0,1,172,121,53
	.word	.L1374,.L1375
	.byte	4
	.byte	'QueuePtr',0,1,173,121,45
	.word	.L1376,.L1377
	.byte	4
	.byte	'QFrontPtr',0,1,173,121,70
	.word	.L1378,.L1379
	.byte	4
	.byte	'QRearPtr',0,1,174,121,45
	.word	.L1380,.L1381
	.byte	4
	.byte	'QueueSize',0,1,174,121,68
	.word	.L1382,.L1383
	.byte	5
	.word	.L405,.L1373
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('Eth_17_GEthMacV2_lAddQElem')
	.sect	'.debug_abbrev'
.L675:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('Eth_17_GEthMacV2_lAddQElem')
	.sect	'.debug_line'
.L676:
	.word	.L3561-.L3560
.L3560:
	.half	3
	.word	.L3563-.L3562
.L3562:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.c',0,0,0,0,0
.L3563:
	.byte	5,7,7,0,5,2
	.word	.L405
	.byte	3,178,249,0,1,5,21,9
	.half	.L3564-.L405
	.byte	1,5,3,9
	.half	.L3565-.L3564
	.byte	1,5,18,7,9
	.half	.L3566-.L3565
	.byte	3,2,1,5,16,9
	.half	.L3567-.L3566
	.byte	1,5,15,9
	.half	.L3568-.L3567
	.byte	3,1,1,5,20,9
	.half	.L3569-.L3568
	.byte	3,127,1,5,18,9
	.half	.L286-.L3569
	.byte	3,5,1,5,28,9
	.half	.L3570-.L286
	.byte	1,5,34,9
	.half	.L3571-.L3570
	.byte	1,5,15,9
	.half	.L3572-.L3571
	.byte	1,5,12,9
	.half	.L287-.L3572
	.byte	3,3,1,5,11,9
	.half	.L3573-.L287
	.byte	1,5,23,9
	.half	.L3574-.L3573
	.byte	1,5,1,9
	.half	.L3575-.L3574
	.byte	3,1,1,7,9
	.half	.L678-.L3575
	.byte	0,1,1
.L3561:
	.sdecl	'.debug_ranges',debug,cluster('Eth_17_GEthMacV2_lAddQElem')
	.sect	'.debug_ranges'
.L677:
	.word	-1,.L405,0,.L678-.L405,0,0
	.sdecl	'.debug_info',debug,cluster('Eth_17_GEthMacV2_lQEmptySt')
	.sect	'.debug_info'
.L679:
	.word	291
	.half	3
	.word	.L680
	.byte	4,1
	.byte	'..\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1
	.word	.L682,.L681
	.byte	2
	.word	.L410
	.byte	3
	.byte	'Eth_17_GEthMacV2_lQEmptySt',0,1,248,120,16
	.word	.L756
	.byte	1,1
	.word	.L403,.L1384,.L402
	.byte	4
	.byte	'QFront',0,1,248,120,56
	.word	.L1385,.L1386
	.byte	5
	.word	.L403,.L1384
	.byte	6
	.byte	'QStatus',0,1,250,120,11
	.word	.L756,.L1387
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('Eth_17_GEthMacV2_lQEmptySt')
	.sect	'.debug_abbrev'
.L680:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('Eth_17_GEthMacV2_lQEmptySt')
	.sect	'.debug_line'
.L681:
	.word	.L3577-.L3576
.L3576:
	.half	3
	.word	.L3579-.L3578
.L3578:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.c',0,0,0,0,0
.L3579:
	.byte	5,17,7,0,5,2
	.word	.L403
	.byte	3,128,249,0,1,5,14,9
	.half	.L3580-.L403
	.byte	1,5,1,9
	.half	.L2191-.L3580
	.byte	3,6,1,7,9
	.half	.L683-.L2191
	.byte	0,1,1
.L3577:
	.sdecl	'.debug_ranges',debug,cluster('Eth_17_GEthMacV2_lQEmptySt')
	.sect	'.debug_ranges'
.L682:
	.word	-1,.L403,0,.L683-.L403,0,0
	.sdecl	'.debug_info',debug,cluster('Eth_17_GEthMacV2_lTxQFlush')
	.sect	'.debug_info'
.L684:
	.word	529
	.half	3
	.word	.L685
	.byte	4,1
	.byte	'..\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1
	.word	.L687,.L686
	.byte	2
	.word	.L410
	.byte	3
	.byte	'Eth_17_GEthMacV2_lTxQFlush',0,1,253,124,23
	.word	.L756
	.byte	1,1
	.word	.L409,.L1388,.L408
	.byte	4
	.byte	'EthCtrlCfgPtr',0,1,254,124,59
	.word	.L1389,.L1390
	.byte	5
	.word	.L409,.L1388
	.byte	6
	.byte	'EthCtrlAddPtr',0,1,128,125,13
	.word	.L744,.L1391
	.byte	6
	.byte	'DelayTickResolution',0,1,129,125,10
	.word	.L768,.L1392
	.byte	6
	.byte	'NumberWaitTicks',0,1,130,125,10
	.word	.L768,.L1393
	.byte	6
	.byte	'BaseSTMTick',0,1,131,125,10
	.word	.L768,.L1394
	.byte	6
	.byte	'CurrSTMTick',0,1,132,125,10
	.word	.L768,.L1395
	.byte	6
	.byte	'TxFlushSt',0,1,133,125,10
	.word	.L768,.L1396
	.byte	6
	.byte	'ChnlsUsd',0,1,134,125,9
	.word	.L756,.L1397
	.byte	6
	.byte	'LoopCnt',0,1,135,125,9
	.word	.L756,.L1398
	.byte	6
	.byte	'RetVal',0,1,136,125,18
	.word	.L756,.L1399
	.byte	6
	.byte	'IsTimeExpired',0,1,137,125,11
	.word	.L756,.L1400
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('Eth_17_GEthMacV2_lTxQFlush')
	.sect	'.debug_abbrev'
.L685:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('Eth_17_GEthMacV2_lTxQFlush')
	.sect	'.debug_line'
.L686:
	.word	.L3582-.L3581
.L3581:
	.half	3
	.word	.L3584-.L3583
.L3583:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.c',0,0,0,0,0
.L3584:
	.byte	5,23,7,0,5,2
	.word	.L409
	.byte	3,252,252,0,1,5,10,9
	.half	.L2194-.L409
	.byte	3,14,1,5,65,9
	.half	.L2195-.L2194
	.byte	3,2,1,5,19,9
	.half	.L3585-.L2195
	.byte	1,5,51,9
	.half	.L3586-.L3585
	.byte	1,5,49,9
	.half	.L2196-.L3586
	.byte	3,4,1,5,23,9
	.half	.L2193-.L2196
	.byte	3,1,1,5,57,9
	.half	.L3587-.L2193
	.byte	1,5,22,9
	.half	.L2197-.L3587
	.byte	3,3,1,5,20,9
	.half	.L3588-.L2197
	.byte	3,3,1,5,27,9
	.half	.L2198-.L3588
	.byte	3,3,1,5,16,9
	.half	.L2199-.L2198
	.byte	3,3,1,5,39,9
	.half	.L2200-.L2199
	.byte	1,5,47,9
	.half	.L292-.L2200
	.byte	3,5,1,5,46,9
	.half	.L3589-.L292
	.byte	1,5,65,9
	.half	.L3590-.L3589
	.byte	3,1,1,5,70,9
	.half	.L3591-.L3590
	.byte	1,5,38,9
	.half	.L3592-.L3591
	.byte	3,5,1,5,19,9
	.half	.L2202-.L3592
	.byte	3,1,1,9
	.half	.L2204-.L2202
	.byte	3,1,1,5,61,9
	.half	.L2205-.L2204
	.byte	3,5,1,5,60,9
	.half	.L293-.L2205
	.byte	1,5,65,9
	.half	.L3593-.L293
	.byte	3,1,1,5,34,9
	.half	.L3594-.L3593
	.byte	3,3,1,5,10,9
	.half	.L2203-.L3594
	.byte	1,5,42,7,9
	.half	.L3595-.L2203
	.byte	3,2,1,5,23,7,9
	.half	.L3596-.L3595
	.byte	3,3,1,5,38,9
	.half	.L294-.L3596
	.byte	3,4,1,5,12,9
	.half	.L2207-.L294
	.byte	3,1,1,5,52,7,9
	.half	.L3597-.L2207
	.byte	3,1,1,5,5,7,9
	.half	.L296-.L3597
	.byte	3,5,1,5,64,7,9
	.half	.L3598-.L296
	.byte	3,5,1,5,14,9
	.half	.L2208-.L3598
	.byte	3,2,1,5,7,9
	.half	.L3599-.L2208
	.byte	3,3,1,5,48,9
	.half	.L297-.L3599
	.byte	3,80,1,5,39,9
	.half	.L291-.L297
	.byte	1,5,3,7,9
	.half	.L298-.L291
	.byte	3,52,1,5,1,9
	.half	.L2210-.L298
	.byte	3,1,1,7,9
	.half	.L688-.L2210
	.byte	0,1,1
.L3582:
	.sdecl	'.debug_ranges',debug,cluster('Eth_17_GEthMacV2_lTxQFlush')
	.sect	'.debug_ranges'
.L687:
	.word	-1,.L409,0,.L688-.L409,0,0
	.sdecl	'.debug_info',debug,cluster('Eth_17_GEthMacV2_CtrlStCore0')
	.sect	'.debug_info'
.L689:
	.word	225
	.half	3
	.word	.L690
	.byte	4,1
	.byte	'..\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1,2
	.word	.L410
	.byte	3
	.byte	'Eth_17_GEthMacV2_CtrlStCore0',0,2,201,5,11
	.word	.L1401
	.byte	5,3
	.word	Eth_17_GEthMacV2_CtrlStCore0
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('Eth_17_GEthMacV2_CtrlStCore0')
	.sect	'.debug_abbrev'
.L690:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,2,9,0,0,0
	.sdecl	'.debug_info',debug,cluster('Eth_17_GEthMacV2_InitStCore0')
	.sect	'.debug_info'
.L691:
	.word	225
	.half	3
	.word	.L692
	.byte	4,1
	.byte	'..\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1,2
	.word	.L410
	.byte	3
	.byte	'Eth_17_GEthMacV2_InitStCore0',0,2,234,5,15
	.word	.L768
	.byte	5,3
	.word	Eth_17_GEthMacV2_InitStCore0
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('Eth_17_GEthMacV2_InitStCore0')
	.sect	'.debug_abbrev'
.L692:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,2,9,0,0,0
	.sdecl	'.debug_info',debug,cluster('Eth_17_GEthMacV2_TxBufTblFifo0Ctrl0')
	.sect	'.debug_info'
.L693:
	.word	232
	.half	3
	.word	.L694
	.byte	4,1
	.byte	'..\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1,2
	.word	.L410
	.byte	3
	.byte	'Eth_17_GEthMacV2_TxBufTblFifo0Ctrl0',0,2,169,9,41
	.word	.L1402
	.byte	5,3
	.word	Eth_17_GEthMacV2_TxBufTblFifo0Ctrl0
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('Eth_17_GEthMacV2_TxBufTblFifo0Ctrl0')
	.sect	'.debug_abbrev'
.L694:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,2,9,0,0,0
	.sdecl	'.debug_info',debug,cluster('Eth_17_GEthMacV2_TxMapStFifo0Ctrl0')
	.sect	'.debug_info'
.L695:
	.word	231
	.half	3
	.word	.L696
	.byte	4,1
	.byte	'..\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1,2
	.word	.L410
	.byte	3
	.byte	'Eth_17_GEthMacV2_TxMapStFifo0Ctrl0',0,2,174,9,33
	.word	.L1403
	.byte	5,3
	.word	Eth_17_GEthMacV2_TxMapStFifo0Ctrl0
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('Eth_17_GEthMacV2_TxMapStFifo0Ctrl0')
	.sect	'.debug_abbrev'
.L696:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,2,9,0,0,0
	.sdecl	'.debug_info',debug,cluster('Eth_17_GEthMacV2_TxBufFifo0Ctrl0')
	.sect	'.debug_info'
.L697:
	.word	229
	.half	3
	.word	.L698
	.byte	4,1
	.byte	'..\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1,2
	.word	.L410
	.byte	3
	.byte	'Eth_17_GEthMacV2_TxBufFifo0Ctrl0',0,2,222,10,23
	.word	.L1404
	.byte	5,3
	.word	Eth_17_GEthMacV2_TxBufFifo0Ctrl0
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('Eth_17_GEthMacV2_TxBufFifo0Ctrl0')
	.sect	'.debug_abbrev'
.L698:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,2,9,0,0,0
	.sdecl	'.debug_info',debug,cluster('Eth_17_GEthMacV2_DmaTxDescFifo0Ctrl0')
	.sect	'.debug_info'
.L699:
	.word	233
	.half	3
	.word	.L700
	.byte	4,1
	.byte	'..\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1,2
	.word	.L410
	.byte	3
	.byte	'Eth_17_GEthMacV2_DmaTxDescFifo0Ctrl0',0,2,130,12,39
	.word	.L1405
	.byte	5,3
	.word	Eth_17_GEthMacV2_DmaTxDescFifo0Ctrl0
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('Eth_17_GEthMacV2_DmaTxDescFifo0Ctrl0')
	.sect	'.debug_abbrev'
.L700:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,2,9,0,0,0
	.sdecl	'.debug_info',debug,cluster('Eth_17_GEthMacV2_TxQBufFifo0Ctrl0')
	.sect	'.debug_info'
.L701:
	.word	230
	.half	3
	.word	.L702
	.byte	4,1
	.byte	'..\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1,2
	.word	.L410
	.byte	3
	.byte	'Eth_17_GEthMacV2_TxQBufFifo0Ctrl0',0,2,159,13,15
	.word	.L1406
	.byte	5,3
	.word	Eth_17_GEthMacV2_TxQBufFifo0Ctrl0
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('Eth_17_GEthMacV2_TxQBufFifo0Ctrl0')
	.sect	'.debug_abbrev'
.L702:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,2,9,0,0,0
	.sdecl	'.debug_info',debug,cluster('Eth_17_GEthMacV2_TxChnlDataCtrl0')
	.sect	'.debug_info'
.L703:
	.word	229
	.half	3
	.word	.L704
	.byte	4,1
	.byte	'..\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1,2
	.word	.L410
	.byte	3
	.byte	'Eth_17_GEthMacV2_TxChnlDataCtrl0',0,2,184,13,7
	.word	.L1407
	.byte	5,3
	.word	Eth_17_GEthMacV2_TxChnlDataCtrl0
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('Eth_17_GEthMacV2_TxChnlDataCtrl0')
	.sect	'.debug_abbrev'
.L704:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,2,9,0,0,0
	.sdecl	'.debug_info',debug,cluster('Eth_17_GEthMacV2_TxBufTblCtrl0Ptr')
	.sect	'.debug_info'
.L705:
	.word	230
	.half	3
	.word	.L706
	.byte	4,1
	.byte	'..\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1,2
	.word	.L410
	.byte	3
	.byte	'Eth_17_GEthMacV2_TxBufTblCtrl0Ptr',0,2,194,14,42
	.word	.L1408
	.byte	5,3
	.word	Eth_17_GEthMacV2_TxBufTblCtrl0Ptr
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('Eth_17_GEthMacV2_TxBufTblCtrl0Ptr')
	.sect	'.debug_abbrev'
.L706:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,2,9,0,0,0
	.sdecl	'.debug_info',debug,cluster('Eth_17_GEthMacV2_DmaTxDescCtrl0Ptr')
	.sect	'.debug_info'
.L707:
	.word	231
	.half	3
	.word	.L708
	.byte	4,1
	.byte	'..\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1,2
	.word	.L410
	.byte	3
	.byte	'Eth_17_GEthMacV2_DmaTxDescCtrl0Ptr',0,2,220,14,40
	.word	.L1409
	.byte	5,3
	.word	Eth_17_GEthMacV2_DmaTxDescCtrl0Ptr
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('Eth_17_GEthMacV2_DmaTxDescCtrl0Ptr')
	.sect	'.debug_abbrev'
.L708:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,2,9,0,0,0
	.sdecl	'.debug_info',debug,cluster('Eth_17_GEthMacV2_TxBufCtrl0Ptr')
	.sect	'.debug_info'
.L709:
	.word	227
	.half	3
	.word	.L710
	.byte	4,1
	.byte	'..\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1,2
	.word	.L410
	.byte	3
	.byte	'Eth_17_GEthMacV2_TxBufCtrl0Ptr',0,2,246,14,24
	.word	.L1410
	.byte	5,3
	.word	Eth_17_GEthMacV2_TxBufCtrl0Ptr
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('Eth_17_GEthMacV2_TxBufCtrl0Ptr')
	.sect	'.debug_abbrev'
.L710:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,2,9,0,0,0
	.sdecl	'.debug_info',debug,cluster('Eth_17_GEthMacV2_TxMapStCtrl0Ptr')
	.sect	'.debug_info'
.L711:
	.word	229
	.half	3
	.word	.L712
	.byte	4,1
	.byte	'..\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1,2
	.word	.L410
	.byte	3
	.byte	'Eth_17_GEthMacV2_TxMapStCtrl0Ptr',0,2,144,15,45
	.word	.L1411
	.byte	5,3
	.word	Eth_17_GEthMacV2_TxMapStCtrl0Ptr
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('Eth_17_GEthMacV2_TxMapStCtrl0Ptr')
	.sect	'.debug_abbrev'
.L712:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,2,9,0,0,0
	.sdecl	'.debug_info',debug,cluster('Eth_17_GEthMacV2_TxQBufCtrl0Ptr')
	.sect	'.debug_info'
.L713:
	.word	228
	.half	3
	.word	.L714
	.byte	4,1
	.byte	'..\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1,2
	.word	.L410
	.byte	3
	.byte	'Eth_17_GEthMacV2_TxQBufCtrl0Ptr',0,2,169,15,16
	.word	.L1412
	.byte	5,3
	.word	Eth_17_GEthMacV2_TxQBufCtrl0Ptr
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('Eth_17_GEthMacV2_TxQBufCtrl0Ptr')
	.sect	'.debug_abbrev'
.L714:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,2,9,0,0,0
	.sdecl	'.debug_info',debug,cluster('Eth_17_GEthMacV2_RxChnlDataCtrl0')
	.sect	'.debug_info'
.L715:
	.word	229
	.half	3
	.word	.L716
	.byte	4,1
	.byte	'..\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1,2
	.word	.L410
	.byte	3
	.byte	'Eth_17_GEthMacV2_RxChnlDataCtrl0',0,2,204,16,7
	.word	.L1413
	.byte	5,3
	.word	Eth_17_GEthMacV2_RxChnlDataCtrl0
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('Eth_17_GEthMacV2_RxChnlDataCtrl0')
	.sect	'.debug_abbrev'
.L716:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,2,9,0,0,0
	.sdecl	'.debug_info',debug,cluster('Eth_17_GEthMacV2_RxBufFifo0Ctrl0')
	.sect	'.debug_info'
.L717:
	.word	229
	.half	3
	.word	.L718
	.byte	4,1
	.byte	'..\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1,2
	.word	.L410
	.byte	3
	.byte	'Eth_17_GEthMacV2_RxBufFifo0Ctrl0',0,2,217,17,23
	.word	.L1414
	.byte	5,3
	.word	Eth_17_GEthMacV2_RxBufFifo0Ctrl0
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('Eth_17_GEthMacV2_RxBufFifo0Ctrl0')
	.sect	'.debug_abbrev'
.L718:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,2,9,0,0,0
	.sdecl	'.debug_info',debug,cluster('Eth_17_GEthMacV2_DmaRxDescFifo0Ctrl0')
	.sect	'.debug_info'
.L719:
	.word	233
	.half	3
	.word	.L720
	.byte	4,1
	.byte	'..\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1,2
	.word	.L410
	.byte	3
	.byte	'Eth_17_GEthMacV2_DmaRxDescFifo0Ctrl0',0,2,250,18,39
	.word	.L1415
	.byte	5,3
	.word	Eth_17_GEthMacV2_DmaRxDescFifo0Ctrl0
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('Eth_17_GEthMacV2_DmaRxDescFifo0Ctrl0')
	.sect	'.debug_abbrev'
.L720:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,2,9,0,0,0
	.sdecl	'.debug_info',debug,cluster('Eth_17_GEthMacV2_DmaRxDescCtrl0Ptr')
	.sect	'.debug_info'
.L721:
	.word	231
	.half	3
	.word	.L722
	.byte	4,1
	.byte	'..\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1,2
	.word	.L410
	.byte	3
	.byte	'Eth_17_GEthMacV2_DmaRxDescCtrl0Ptr',0,2,154,20,40
	.word	.L1416
	.byte	5,3
	.word	Eth_17_GEthMacV2_DmaRxDescCtrl0Ptr
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('Eth_17_GEthMacV2_DmaRxDescCtrl0Ptr')
	.sect	'.debug_abbrev'
.L722:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,2,9,0,0,0
	.sdecl	'.debug_info',debug,cluster('Eth_17_GEthMacV2_RxBufCtrl0Ptr')
	.sect	'.debug_info'
.L723:
	.word	227
	.half	3
	.word	.L724
	.byte	4,1
	.byte	'..\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1,2
	.word	.L410
	.byte	3
	.byte	'Eth_17_GEthMacV2_RxBufCtrl0Ptr',0,2,182,20,24
	.word	.L1410
	.byte	5,3
	.word	Eth_17_GEthMacV2_RxBufCtrl0Ptr
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('Eth_17_GEthMacV2_RxBufCtrl0Ptr')
	.sect	'.debug_abbrev'
.L724:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,2,9,0,0,0
	.sdecl	'.debug_info',debug,cluster('Eth_17_GEthMacV2_BuffDescCtrl0')
	.sect	'.debug_info'
.L725:
	.word	227
	.half	3
	.word	.L726
	.byte	4,1
	.byte	'..\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1,2
	.word	.L410
	.byte	3
	.byte	'Eth_17_GEthMacV2_BuffDescCtrl0',0,2,216,21,38
	.word	.L1417
	.byte	5,3
	.word	Eth_17_GEthMacV2_BuffDescCtrl0
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('Eth_17_GEthMacV2_BuffDescCtrl0')
	.sect	'.debug_abbrev'
.L726:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,2,9,0,0,0
	.sdecl	'.debug_info',debug,cluster('Eth_17_GEthMacV2_ConfigPtr')
	.sect	'.debug_info'
.L727:
	.word	223
	.half	3
	.word	.L728
	.byte	4,1
	.byte	'..\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1,2
	.word	.L410
	.byte	3
	.byte	'Eth_17_GEthMacV2_ConfigPtr',0,2,235,38,43
	.word	.L1418
	.byte	5,3
	.word	Eth_17_GEthMacV2_ConfigPtr
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('Eth_17_GEthMacV2_ConfigPtr')
	.sect	'.debug_abbrev'
.L728:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,2,9,0,0,0
	.sdecl	'.debug_info',debug,cluster('Eth_17_GEthMacV2_CoreInitStatusPtr')
	.sect	'.debug_info'
.L729:
	.word	231
	.half	3
	.word	.L730
	.byte	4,1
	.byte	'..\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1,2
	.word	.L410
	.byte	3
	.byte	'Eth_17_GEthMacV2_CoreInitStatusPtr',0,2,137,39,22
	.word	.L1419
	.byte	5,3
	.word	Eth_17_GEthMacV2_CoreInitStatusPtr
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('Eth_17_GEthMacV2_CoreInitStatusPtr')
	.sect	'.debug_abbrev'
.L730:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,2,9,0,0,0
	.sdecl	'.debug_info',debug,cluster('Eth_17_GEthMacV2_CtrlStatusPtr')
	.sect	'.debug_info'
.L731:
	.word	227
	.half	3
	.word	.L732
	.byte	4,1
	.byte	'..\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1,2
	.word	.L410
	.byte	3
	.byte	'Eth_17_GEthMacV2_CtrlStatusPtr',0,2,186,39,19
	.word	.L1420
	.byte	5,3
	.word	Eth_17_GEthMacV2_CtrlStatusPtr
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('Eth_17_GEthMacV2_CtrlStatusPtr')
	.sect	'.debug_abbrev'
.L732:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,2,9,0,0,0
	.sdecl	'.debug_info',debug,cluster('Eth_17_GEthMacV2_CtrlBaseAddrPtr')
	.sect	'.debug_info'
.L733:
	.word	229
	.half	3
	.word	.L734
	.byte	4,1
	.byte	'..\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1,2
	.word	.L410
	.byte	3
	.byte	'Eth_17_GEthMacV2_CtrlBaseAddrPtr',0,2,232,39,24
	.word	.L1421
	.byte	5,3
	.word	Eth_17_GEthMacV2_CtrlBaseAddrPtr
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('Eth_17_GEthMacV2_CtrlBaseAddrPtr')
	.sect	'.debug_abbrev'
.L734:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,2,9,0,0,0
	.sdecl	'.debug_info',debug,cluster('Eth_17_GEthMacV2_BuffDescAddrPtr')
	.sect	'.debug_info'
.L735:
	.word	229
	.half	3
	.word	.L736
	.byte	4,1
	.byte	'..\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1,2
	.word	.L410
	.byte	3
	.byte	'Eth_17_GEthMacV2_BuffDescAddrPtr',0,2,247,39,9
	.word	.L1422
	.byte	5,3
	.word	Eth_17_GEthMacV2_BuffDescAddrPtr
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('Eth_17_GEthMacV2_BuffDescAddrPtr')
	.sect	'.debug_abbrev'
.L736:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,2,9,0,0,0
	.sdecl	'.debug_info',debug,cluster('Eth_17_GEthMacV2_HighBaseAddrPtr')
	.sect	'.debug_info'
.L737:
	.word	229
	.half	3
	.word	.L738
	.byte	4,1
	.byte	'..\\Mcal\\Tricore\\Eth_17_GEthMacV2\\ssc\\src\\Eth_17_GEthMacV2.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'F:\\LC_SWC_Projiectend\\TC397_PROJECT_NEW\\TC397_DemoProj\\Debug\\',0,12,1,2
	.word	.L410
	.byte	3
	.byte	'Eth_17_GEthMacV2_HighBaseAddrPtr',0,2,137,40,11
	.word	.L1423
	.byte	5,3
	.word	Eth_17_GEthMacV2_HighBaseAddrPtr
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('Eth_17_GEthMacV2_HighBaseAddrPtr')
	.sect	'.debug_abbrev'
.L738:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,2,9,0,0,0
	.sdecl	'.debug_loc',debug,cluster('Eth_17_GEthMacV2_GetControllerMode')
	.sect	'.debug_loc'
.L915:
	.word	-1,.L307,0,.L1509-.L307
	.half	1
	.byte	84
	.word	0,0
.L917:
	.word	-1,.L307,0,.L1509-.L307
	.half	1
	.byte	100
	.word	.L1510-.L307,.L913-.L307
	.half	1
	.byte	111
	.word	0,0
.L918:
	.word	-1,.L307,.L1509-.L307,.L913-.L307
	.half	1
	.byte	98
	.word	0,0
.L306:
	.word	-1,.L307,0,.L913-.L307
	.half	2
	.byte	138,0
	.word	0,0
.L919:
	.word	-1,.L307,.L1511-.L307,.L913-.L307
	.half	1
	.byte	82
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Eth_17_GEthMacV2_GetPhysAddr')
	.sect	'.debug_loc'
.L883:
	.word	-1,.L309,0,.L881-.L309
	.half	1
	.byte	84
	.word	0,0
.L889:
	.word	0,0
.L893:
	.word	-1,.L309,.L1513-.L309,.L1514-.L309
	.half	1
	.byte	95
	.word	.L1514-.L309,.L881-.L309
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L895:
	.word	-1,.L309,.L1512-.L309,.L881-.L309
	.half	1
	.byte	111
	.word	0,0
.L308:
	.word	-1,.L309,0,.L881-.L309
	.half	2
	.byte	138,0
	.word	0,0
.L891:
	.word	0,0
.L885:
	.word	-1,.L309,0,.L881-.L309
	.half	1
	.byte	100
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Eth_17_GEthMacV2_Init')
	.sect	'.debug_loc'
.L799:
	.word	-1,.L301,0,.L1424-.L301
	.half	1
	.byte	100
	.word	.L1425-.L301,.L1426-.L301
	.half	1
	.byte	111
	.word	0,0
.L809:
	.word	-1,.L301,.L1434-.L301,.L1435-.L301
	.half	1
	.byte	90
	.word	.L2-.L301,.L797-.L301
	.half	1
	.byte	90
	.word	0,0
.L801:
	.word	-1,.L301,.L1424-.L301,.L3-.L301
	.half	1
	.byte	82
	.word	.L1427-.L301,.L797-.L301
	.half	1
	.byte	89
	.word	0,0
.L807:
	.word	-1,.L301,.L1438-.L301,.L2-.L301
	.half	1
	.byte	110
	.word	0,0
.L803:
	.word	-1,.L301,.L1429-.L301,.L1430-.L301
	.half	1
	.byte	111
	.word	0,0
.L806:
	.word	-1,.L301,.L1432-.L301,.L797-.L301
	.half	1
	.byte	109
	.word	.L1436-.L301,.L1437-.L301
	.half	1
	.byte	100
	.word	0,0
.L804:
	.word	-1,.L301,.L1431-.L301,.L797-.L301
	.half	1
	.byte	108
	.word	0,0
.L300:
	.word	-1,.L301,0,.L797-.L301
	.half	2
	.byte	138,0
	.word	0,0
.L800:
	.word	0,0
.L808:
	.word	-1,.L301,.L1428-.L301,.L797-.L301
	.half	1
	.byte	88
	.word	.L1433-.L301,.L3-.L301
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Eth_17_GEthMacV2_MainFunction')
	.sect	'.debug_loc'
.L968:
	.word	-1,.L325,.L1650-.L325,.L1651-.L325
	.half	1
	.byte	82
	.word	.L82-.L325,.L967-.L325
	.half	1
	.byte	82
	.word	0,0
.L324:
	.word	-1,.L325,0,.L967-.L325
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Eth_17_GEthMacV2_ProvideTxBuffer')
	.sect	'.debug_loc'
.L817:
	.word	-1,.L305,0,.L1468-.L305
	.half	1
	.byte	100
	.word	.L1473-.L305,.L811-.L305
	.half	2
	.byte	145,120
	.word	.L1500-.L305,.L1501-.L305
	.half	1
	.byte	111
	.word	0,0
.L839:
	.word	-1,.L305,.L1489-.L305,.L1490-.L305
	.half	1
	.byte	84
	.word	0,0
.L819:
	.word	-1,.L305,0,.L1468-.L305
	.half	1
	.byte	101
	.word	.L1474-.L305,.L811-.L305
	.half	2
	.byte	145,124
	.word	.L1504-.L305,.L30-.L305
	.half	1
	.byte	111
	.word	0,0
.L822:
	.word	-1,.L305,.L1476-.L305,.L1477-.L305
	.half	1
	.byte	89
	.word	.L1499-.L305,.L811-.L305
	.half	1
	.byte	89
	.word	.L1508-.L305,.L811-.L305
	.half	1
	.byte	82
	.word	0,0
.L826:
	.word	-1,.L305,.L1487-.L305,.L1488-.L305
	.half	1
	.byte	101
	.word	0,0
.L813:
	.word	-1,.L305,0,.L1468-.L305
	.half	1
	.byte	84
	.word	.L1469-.L305,.L1470-.L305
	.half	1
	.byte	88
	.word	.L1480-.L305,.L1478-.L305
	.half	1
	.byte	84
	.word	0,0
.L836:
	.word	-1,.L305,.L1497-.L305,.L1498-.L305
	.half	1
	.byte	82
	.word	.L1477-.L305,.L1499-.L305
	.half	1
	.byte	89
	.word	0,0
.L827:
	.word	-1,.L305,.L1492-.L305,.L1493-.L305
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L842:
	.word	-1,.L305,.L1496-.L305,.L1497-.L305
	.half	1
	.byte	82
	.word	.L30-.L305,.L29-.L305
	.half	1
	.byte	82
	.word	0,0
.L831:
	.word	-1,.L305,.L1479-.L305,.L811-.L305
	.half	1
	.byte	109
	.word	0,0
.L829:
	.word	-1,.L305,.L1468-.L305,.L1478-.L305
	.half	1
	.byte	98
	.word	0,0
.L828:
	.word	-1,.L305,.L1478-.L305,.L1481-.L305
	.half	1
	.byte	98
	.word	.L1482-.L305,.L811-.L305
	.half	1
	.byte	110
	.word	0,0
.L849:
	.word	0,0
.L304:
	.word	-1,.L305,0,.L1467-.L305
	.half	2
	.byte	138,0
	.word	.L1467-.L305,.L811-.L305
	.half	2
	.byte	138,8
	.word	.L811-.L305,.L811-.L305
	.half	2
	.byte	138,0
	.word	0,0
.L841:
	.word	-1,.L305,.L1483-.L305,.L1484-.L305
	.half	1
	.byte	95
	.word	.L30-.L305,.L29-.L305
	.half	1
	.byte	95
	.word	0,0
.L821:
	.word	-1,.L305,0,.L1468-.L305
	.half	1
	.byte	102
	.word	.L1475-.L305,.L811-.L305
	.half	1
	.byte	108
	.word	0,0
.L840:
	.word	-1,.L305,.L1470-.L305,.L811-.L305
	.half	1
	.byte	88
	.word	0,0
.L815:
	.word	-1,.L305,0,.L1468-.L305
	.half	1
	.byte	85
	.word	.L1471-.L305,.L1472-.L305
	.half	1
	.byte	95
	.word	0,0
.L847:
	.word	0,0
.L835:
	.word	-1,.L305,.L1505-.L305,.L30-.L305
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L837:
	.word	-1,.L305,.L1494-.L305,.L1495-.L305
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L833:
	.word	-1,.L305,.L1503-.L305,.L1504-.L305
	.half	1
	.byte	111
	.word	.L1506-.L305,.L1507-.L305
	.half	1
	.byte	95
	.word	0,0
.L824:
	.word	-1,.L305,.L1491-.L305,.L1490-.L305
	.half	1
	.byte	98
	.word	.L1502-.L305,.L30-.L305
	.half	1
	.byte	98
	.word	0,0
.L838:
	.word	-1,.L305,.L1485-.L305,.L1486-.L305
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Eth_17_GEthMacV2_ReadMii')
	.sect	'.debug_loc'
.L769:
	.word	-1,.L313,.L1548-.L313,.L1549-.L313
	.half	1
	.byte	95
	.word	0,0
.L772:
	.word	-1,.L313,.L1554-.L313,.L758-.L313
	.half	1
	.byte	93
	.word	0,0
.L760:
	.word	-1,.L313,0,.L1539-.L313
	.half	1
	.byte	84
	.word	.L1543-.L313,.L1544-.L313
	.half	1
	.byte	88
	.word	.L1559-.L313,.L1560-.L313
	.half	1
	.byte	88
	.word	0,0
.L773:
	.word	-1,.L313,.L1550-.L313,.L1553-.L313
	.half	1
	.byte	82
	.word	.L1557-.L313,.L1558-.L313
	.half	1
	.byte	82
	.word	0,0
.L774:
	.word	-1,.L313,.L1546-.L313,.L1550-.L313
	.half	1
	.byte	82
	.word	0,0
.L775:
	.word	-1,.L313,.L1545-.L313,.L758-.L313
	.half	1
	.byte	108
	.word	0,0
.L767:
	.word	-1,.L313,.L1539-.L313,.L1546-.L313
	.half	1
	.byte	98
	.word	0,0
.L312:
	.word	-1,.L313,0,.L758-.L313
	.half	2
	.byte	138,0
	.word	0,0
.L770:
	.word	-1,.L313,.L1555-.L313,.L1556-.L313
	.half	1
	.byte	95
	.word	0,0
.L771:
	.word	-1,.L313,.L1551-.L313,.L1552-.L313
	.half	5
	.byte	144,32,157,32,0
	.word	.L1552-.L313,.L758-.L313
	.half	1
	.byte	92
	.word	0,0
.L777:
	.word	-1,.L313,.L40-.L313,.L758-.L313
	.half	1
	.byte	94
	.word	0,0
.L764:
	.word	-1,.L313,0,.L1539-.L313
	.half	1
	.byte	86
	.word	.L1540-.L313,.L758-.L313
	.half	1
	.byte	90
	.word	.L1561-.L313,.L1558-.L313
	.half	1
	.byte	86
	.word	0,0
.L766:
	.word	-1,.L313,0,.L1539-.L313
	.half	1
	.byte	100
	.word	.L1541-.L313,.L758-.L313
	.half	1
	.byte	111
	.word	0,0
.L776:
	.word	-1,.L313,.L1542-.L313,.L758-.L313
	.half	1
	.byte	91
	.word	.L1562-.L313,.L758-.L313
	.half	1
	.byte	82
	.word	0,0
.L762:
	.word	-1,.L313,0,.L1539-.L313
	.half	1
	.byte	85
	.word	.L1539-.L313,.L1547-.L313
	.half	1
	.byte	89
	.word	.L1559-.L313,.L1560-.L313
	.half	1
	.byte	89
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Eth_17_GEthMacV2_Receive')
	.sect	'.debug_loc'
.L879:
	.word	-1,.L319,.L1593-.L319,.L1594-.L319
	.half	1
	.byte	90
	.word	0,0
.L869:
	.word	-1,.L319,0,.L1580-.L319
	.half	1
	.byte	84
	.word	.L1583-.L319,.L1584-.L319
	.half	1
	.byte	88
	.word	.L1584-.L319,.L1582-.L319
	.half	1
	.byte	84
	.word	.L1588-.L319,.L1589-.L319
	.half	1
	.byte	88
	.word	.L1597-.L319,.L1598-.L319
	.half	1
	.byte	88
	.word	.L1601-.L319,.L1602-.L319
	.half	1
	.byte	88
	.word	0,0
.L876:
	.word	-1,.L319,.L1590-.L319,.L867-.L319
	.half	1
	.byte	110
	.word	0,0
.L875:
	.word	-1,.L319,.L1582-.L319,.L1586-.L319
	.half	1
	.byte	98
	.word	.L1587-.L319,.L867-.L319
	.half	1
	.byte	109
	.word	0,0
.L874:
	.word	-1,.L319,.L1580-.L319,.L1582-.L319
	.half	1
	.byte	98
	.word	.L1583-.L319,.L1585-.L319
	.half	1
	.byte	111
	.word	0,0
.L318:
	.word	-1,.L319,0,.L867-.L319
	.half	2
	.byte	138,0
	.word	0,0
.L871:
	.word	-1,.L319,0,.L1580-.L319
	.half	1
	.byte	85
	.word	.L1591-.L319,.L1592-.L319
	.half	1
	.byte	89
	.word	.L1597-.L319,.L1598-.L319
	.half	1
	.byte	89
	.word	.L1601-.L319,.L1602-.L319
	.half	1
	.byte	89
	.word	.L1603-.L319,.L1604-.L319
	.half	1
	.byte	89
	.word	.L1605-.L319,.L1606-.L319
	.half	1
	.byte	89
	.word	0,0
.L877:
	.word	-1,.L319,.L1599-.L319,.L1600-.L319
	.half	1
	.byte	82
	.word	.L51-.L319,.L53-.L319
	.half	1
	.byte	82
	.word	0,0
.L878:
	.word	-1,.L319,.L1595-.L319,.L1596-.L319
	.half	1
	.byte	95
	.word	0,0
.L880:
	.word	-1,.L319,.L1600-.L319,.L51-.L319
	.half	1
	.byte	82
	.word	0,0
.L873:
	.word	-1,.L319,0,.L1580-.L319
	.half	1
	.byte	100
	.word	.L1581-.L319,.L867-.L319
	.half	1
	.byte	108
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Eth_17_GEthMacV2_RxDmaIrqHdlr')
	.sect	'.debug_loc'
.L748:
	.word	-1,.L329,0,.L1654-.L329
	.half	1
	.byte	84
	.word	.L1655-.L329,.L1656-.L329
	.half	1
	.byte	88
	.word	.L1659-.L329,.L1660-.L329
	.half	1
	.byte	88
	.word	.L1660-.L329,.L1658-.L329
	.half	1
	.byte	84
	.word	.L1668-.L329,.L1669-.L329
	.half	1
	.byte	88
	.word	0,0
.L750:
	.word	-1,.L329,0,.L1654-.L329
	.half	1
	.byte	85
	.word	.L1661-.L329,.L1664-.L329
	.half	1
	.byte	89
	.word	.L1665-.L329,.L1666-.L329
	.half	1
	.byte	89
	.word	.L84-.L329,.L1667-.L329
	.half	1
	.byte	89
	.word	0,0
.L751:
	.word	-1,.L329,.L1657-.L329,.L746-.L329
	.half	1
	.byte	108
	.word	0,0
.L753:
	.word	-1,.L329,.L1654-.L329,.L1658-.L329
	.half	1
	.byte	98
	.word	.L1659-.L329,.L746-.L329
	.half	1
	.byte	109
	.word	0,0
.L755:
	.word	-1,.L329,.L1658-.L329,.L1661-.L329
	.half	1
	.byte	98
	.word	.L1662-.L329,.L1663-.L329
	.half	1
	.byte	111
	.word	0,0
.L328:
	.word	-1,.L329,0,.L746-.L329
	.half	2
	.byte	138,0
	.word	0,0
.L757:
	.word	-1,.L329,.L1665-.L329,.L746-.L329
	.half	1
	.byte	90
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Eth_17_GEthMacV2_SetControllerMode')
	.sect	'.debug_loc'
.L903:
	.word	-1,.L303,0,.L1439-.L303
	.half	1
	.byte	84
	.word	.L1441-.L303,.L1442-.L303
	.half	1
	.byte	89
	.word	.L1442-.L303,.L1440-.L303
	.half	1
	.byte	84
	.word	.L17-.L303,.L1463-.L303
	.half	1
	.byte	89
	.word	.L1463-.L303,.L1464-.L303
	.half	1
	.byte	84
	.word	0,0
.L905:
	.word	-1,.L303,0,.L1439-.L303
	.half	1
	.byte	85
	.word	.L1448-.L303,.L1449-.L303
	.half	1
	.byte	88
	.word	.L14-.L303,.L1457-.L303
	.half	1
	.byte	88
	.word	0,0
.L907:
	.word	-1,.L303,.L1450-.L303,.L1451-.L303
	.half	1
	.byte	95
	.word	0,0
.L911:
	.word	-1,.L303,.L1445-.L303,.L1446-.L303
	.half	1
	.byte	98
	.word	.L9-.L303,.L12-.L303
	.half	1
	.byte	98
	.word	0,0
.L910:
	.word	-1,.L303,.L1440-.L303,.L1443-.L303
	.half	1
	.byte	98
	.word	.L1444-.L303,.L901-.L303
	.half	1
	.byte	111
	.word	.L1465-.L303,.L1464-.L303
	.half	1
	.byte	100
	.word	0,0
.L909:
	.word	-1,.L303,.L1439-.L303,.L1440-.L303
	.half	1
	.byte	98
	.word	.L1441-.L303,.L901-.L303
	.half	1
	.byte	108
	.word	.L1447-.L303,.L12-.L303
	.half	1
	.byte	100
	.word	.L1452-.L303,.L1453-.L303
	.half	1
	.byte	100
	.word	.L1454-.L303,.L1455-.L303
	.half	1
	.byte	100
	.word	.L1458-.L303,.L1459-.L303
	.half	1
	.byte	100
	.word	.L1462-.L303,.L1460-.L303
	.half	1
	.byte	100
	.word	0,0
.L302:
	.word	-1,.L303,0,.L901-.L303
	.half	2
	.byte	138,0
	.word	0,0
.L908:
	.word	0,0
.L912:
	.word	-1,.L303,.L1456-.L303,.L14-.L303
	.half	1
	.byte	95
	.word	.L1459-.L303,.L1460-.L303
	.half	1
	.byte	82
	.word	.L1461-.L303,.L17-.L303
	.half	1
	.byte	95
	.word	.L22-.L303,.L1466-.L303
	.half	1
	.byte	95
	.word	.L1466-.L303,.L901-.L303
	.half	1
	.byte	82
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Eth_17_GEthMacV2_SetPhysAddr')
	.sect	'.debug_loc'
.L922:
	.word	-1,.L323,0,.L1640-.L323
	.half	1
	.byte	84
	.word	.L1641-.L323,.L920-.L323
	.half	1
	.byte	88
	.word	0,0
.L931:
	.word	0,0
.L935:
	.word	-1,.L323,.L1647-.L323,.L1648-.L323
	.half	1
	.byte	95
	.word	.L1649-.L323,.L920-.L323
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L936:
	.word	-1,.L323,.L1646-.L323,.L920-.L323
	.half	1
	.byte	98
	.word	0,0
.L925:
	.word	-1,.L323,.L1640-.L323,.L1643-.L323
	.half	1
	.byte	98
	.word	0,0
.L322:
	.word	-1,.L323,0,.L920-.L323
	.half	2
	.byte	138,0
	.word	0,0
.L926:
	.word	-1,.L323,.L1644-.L323,.L1645-.L323
	.half	1
	.byte	95
	.word	0,0
.L933:
	.word	0,0
.L924:
	.word	-1,.L323,0,.L1640-.L323
	.half	1
	.byte	100
	.word	.L1642-.L323,.L920-.L323
	.half	1
	.byte	111
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Eth_17_GEthMacV2_Transmit')
	.sect	'.debug_loc'
.L855:
	.word	-1,.L317,0,.L1568-.L317
	.half	1
	.byte	85
	.word	.L1576-.L317,.L1577-.L317
	.half	1
	.byte	88
	.word	0,0
.L853:
	.word	-1,.L317,0,.L1568-.L317
	.half	1
	.byte	84
	.word	.L1569-.L317,.L851-.L317
	.half	1
	.byte	95
	.word	0,0
.L865:
	.word	-1,.L317,.L1573-.L317,.L1575-.L317
	.half	1
	.byte	82
	.word	0,0
.L864:
	.word	-1,.L317,.L1568-.L317,.L1573-.L317
	.half	1
	.byte	98
	.word	.L1574-.L317,.L1573-.L317
	.half	1
	.byte	100
	.word	0,0
.L316:
	.word	-1,.L317,0,.L1567-.L317
	.half	2
	.byte	138,0
	.word	.L1567-.L317,.L47-.L317
	.half	2
	.byte	138,8
	.word	.L47-.L317,.L47-.L317
	.half	2
	.byte	138,0
	.word	.L47-.L317,.L851-.L317
	.half	2
	.byte	138,8
	.word	.L851-.L317,.L851-.L317
	.half	2
	.byte	138,0
	.word	0,0
.L857:
	.word	-1,.L317,0,.L1568-.L317
	.half	1
	.byte	86
	.word	.L1577-.L317,.L1578-.L317
	.half	1
	.byte	89
	.word	0,0
.L861:
	.word	-1,.L317,0,.L851-.L317
	.half	2
	.byte	145,0
	.word	.L1571-.L317,.L851-.L317
	.half	1
	.byte	91
	.word	0,0
.L863:
	.word	-1,.L317,0,.L1568-.L317
	.half	1
	.byte	100
	.word	.L1572-.L317,.L851-.L317
	.half	1
	.byte	111
	.word	.L1579-.L317,.L47-.L317
	.half	1
	.byte	100
	.word	0,0
.L866:
	.word	-1,.L317,.L1575-.L317,.L851-.L317
	.half	1
	.byte	82
	.word	0,0
.L859:
	.word	-1,.L317,0,.L1568-.L317
	.half	1
	.byte	87
	.word	.L1570-.L317,.L851-.L317
	.half	1
	.byte	90
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Eth_17_GEthMacV2_TxConfirmation')
	.sect	'.debug_loc'
.L898:
	.word	-1,.L315,0,.L1563-.L315
	.half	1
	.byte	84
	.word	.L1564-.L315,.L896-.L315
	.half	1
	.byte	88
	.word	.L1566-.L315,.L46-.L315
	.half	1
	.byte	84
	.word	0,0
.L899:
	.word	-1,.L315,.L1563-.L315,.L896-.L315
	.half	1
	.byte	98
	.word	0,0
.L314:
	.word	-1,.L315,0,.L896-.L315
	.half	2
	.byte	138,0
	.word	0,0
.L900:
	.word	-1,.L315,.L1565-.L315,.L896-.L315
	.half	1
	.byte	95
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Eth_17_GEthMacV2_TxDmaIrqHdlr')
	.sect	'.debug_loc'
.L741:
	.word	-1,.L327,0,.L739-.L327
	.half	1
	.byte	84
	.word	0,0
.L743:
	.word	-1,.L327,0,.L739-.L327
	.half	1
	.byte	85
	.word	0,0
.L745:
	.word	-1,.L327,.L1652-.L327,.L1653-.L327
	.half	1
	.byte	111
	.word	0,0
.L326:
	.word	-1,.L327,0,.L739-.L327
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Eth_17_GEthMacV2_UpdatePhysAddrFilter')
	.sect	'.debug_loc'
.L943:
	.word	-1,.L321,0,.L1607-.L321
	.half	1
	.byte	85
	.word	.L1610-.L321,.L937-.L321
	.half	1
	.byte	89
	.word	0,0
.L939:
	.word	-1,.L321,0,.L1607-.L321
	.half	1
	.byte	84
	.word	.L1608-.L321,.L937-.L321
	.half	1
	.byte	88
	.word	.L1615-.L321,.L1613-.L321
	.half	1
	.byte	84
	.word	.L1620-.L321,.L1621-.L321
	.half	1
	.byte	84
	.word	.L1625-.L321,.L1626-.L321
	.half	1
	.byte	84
	.word	.L1632-.L321,.L1612-.L321
	.half	1
	.byte	84
	.word	.L1636-.L321,.L1635-.L321
	.half	1
	.byte	84
	.word	0,0
.L963:
	.word	0,0
.L965:
	.word	-1,.L321,.L1628-.L321,.L1629-.L321
	.half	1
	.byte	95
	.word	.L1630-.L321,.L71-.L321
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L944:
	.word	-1,.L321,.L949-.L321,.L937-.L321
	.half	1
	.byte	110
	.word	0,0
.L966:
	.word	-1,.L321,.L1627-.L321,.L71-.L321
	.half	1
	.byte	98
	.word	0,0
.L946:
	.word	-1,.L321,.L1613-.L321,.L1616-.L321
	.half	1
	.byte	98
	.word	.L1617-.L321,.L937-.L321
	.half	1
	.byte	109
	.word	0,0
.L945:
	.word	-1,.L321,.L1607-.L321,.L1613-.L321
	.half	1
	.byte	98
	.word	.L1614-.L321,.L937-.L321
	.half	1
	.byte	108
	.word	0,0
.L320:
	.word	-1,.L321,0,.L937-.L321
	.half	2
	.byte	138,0
	.word	0,0
.L964:
	.word	0,0
.L952:
	.word	0,0
.L958:
	.word	0,0
.L941:
	.word	-1,.L321,0,.L1607-.L321
	.half	1
	.byte	100
	.word	.L1609-.L321,.L961-.L321
	.half	1
	.byte	111
	.word	.L71-.L321,.L63-.L321
	.half	1
	.byte	111
	.word	.L1633-.L321,.L1612-.L321
	.half	1
	.byte	100
	.word	.L1637-.L321,.L1635-.L321
	.half	1
	.byte	100
	.word	0,0
.L947:
	.word	-1,.L321,.L1611-.L321,.L1612-.L321
	.half	1
	.byte	90
	.word	.L1612-.L321,.L74-.L321
	.half	1
	.byte	82
	.word	.L1634-.L321,.L1635-.L321
	.half	1
	.byte	90
	.word	.L1635-.L321,.L73-.L321
	.half	1
	.byte	82
	.word	.L1638-.L321,.L937-.L321
	.half	1
	.byte	90
	.word	.L1639-.L321,.L937-.L321
	.half	1
	.byte	82
	.word	0,0
.L954:
	.word	-1,.L321,.L1618-.L321,.L55-.L321
	.half	1
	.byte	95
	.word	.L61-.L321,.L1619-.L321
	.half	1
	.byte	95
	.word	.L62-.L321,.L1622-.L321
	.half	1
	.byte	95
	.word	0,0
.L960:
	.word	-1,.L321,.L1623-.L321,.L64-.L321
	.half	1
	.byte	95
	.word	.L70-.L321,.L1624-.L321
	.half	1
	.byte	95
	.word	.L71-.L321,.L1631-.L321
	.half	1
	.byte	95
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Eth_17_GEthMacV2_WriteMii')
	.sect	'.debug_loc'
.L788:
	.word	-1,.L311,.L1526-.L311,.L1527-.L311
	.half	1
	.byte	95
	.word	0,0
.L791:
	.word	-1,.L311,.L1531-.L311,.L778-.L311
	.half	1
	.byte	93
	.word	0,0
.L780:
	.word	-1,.L311,0,.L1515-.L311
	.half	1
	.byte	84
	.word	.L1516-.L311,.L778-.L311
	.half	1
	.byte	89
	.word	0,0
.L792:
	.word	-1,.L311,.L1528-.L311,.L1530-.L311
	.half	1
	.byte	82
	.word	.L1533-.L311,.L1534-.L311
	.half	1
	.byte	82
	.word	0,0
.L793:
	.word	-1,.L311,.L1521-.L311,.L1528-.L311
	.half	1
	.byte	82
	.word	0,0
.L794:
	.word	-1,.L311,.L1520-.L311,.L778-.L311
	.half	1
	.byte	111
	.word	0,0
.L787:
	.word	-1,.L311,.L1515-.L311,.L1521-.L311
	.half	1
	.byte	98
	.word	0,0
.L310:
	.word	-1,.L311,0,.L778-.L311
	.half	2
	.byte	138,0
	.word	0,0
.L789:
	.word	-1,.L311,.L1532-.L311,.L778-.L311
	.half	1
	.byte	95
	.word	0,0
.L790:
	.word	-1,.L311,.L1529-.L311,.L1518-.L311
	.half	5
	.byte	144,32,157,32,0
	.word	.L1518-.L311,.L778-.L311
	.half	1
	.byte	88
	.word	0,0
.L796:
	.word	-1,.L311,.L34-.L311,.L778-.L311
	.half	1
	.byte	94
	.word	0,0
.L784:
	.word	-1,.L311,0,.L1515-.L311
	.half	1
	.byte	86
	.word	.L1524-.L311,.L1525-.L311
	.half	1
	.byte	91
	.word	.L1536-.L311,.L1537-.L311
	.half	1
	.byte	91
	.word	.L1537-.L311,.L1534-.L311
	.half	1
	.byte	86
	.word	0,0
.L786:
	.word	-1,.L311,0,.L1515-.L311
	.half	1
	.byte	87
	.word	.L1517-.L311,.L1518-.L311
	.half	1
	.byte	88
	.word	0,0
.L795:
	.word	-1,.L311,.L1519-.L311,.L778-.L311
	.half	1
	.byte	92
	.word	.L1538-.L311,.L778-.L311
	.half	1
	.byte	82
	.word	0,0
.L782:
	.word	-1,.L311,0,.L1515-.L311
	.half	1
	.byte	85
	.word	.L1522-.L311,.L1523-.L311
	.half	1
	.byte	90
	.word	.L1535-.L311,.L1536-.L311
	.half	1
	.byte	90
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Eth_17_GEthMacV2_lAddQElem')
	.sect	'.debug_loc'
.L1375:
	.word	-1,.L405,0,.L1373-.L405
	.half	1
	.byte	84
	.word	0,0
.L404:
	.word	-1,.L405,0,.L1373-.L405
	.half	2
	.byte	138,0
	.word	0,0
.L1379:
	.word	-1,.L405,0,.L1373-.L405
	.half	1
	.byte	101
	.word	0,0
.L1381:
	.word	-1,.L405,0,.L1373-.L405
	.half	1
	.byte	102
	.word	0,0
.L1377:
	.word	-1,.L405,0,.L1373-.L405
	.half	1
	.byte	100
	.word	0,0
.L1383:
	.word	-1,.L405,0,.L1373-.L405
	.half	1
	.byte	85
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Eth_17_GEthMacV2_lAddToFilter')
	.sect	'.debug_loc'
.L1267:
	.word	-1,.L347,0,.L1848-.L347
	.half	1
	.byte	84
	.word	0,0
.L1270:
	.word	-1,.L347,.L1852-.L347,.L1265-.L347
	.half	1
	.byte	108
	.word	0,0
.L346:
	.word	-1,.L347,0,.L1265-.L347
	.half	2
	.byte	138,0
	.word	0,0
.L1273:
	.word	-1,.L347,.L1848-.L347,.L1853-.L347
	.half	1
	.byte	82
	.word	0,0
.L1275:
	.word	-1,.L347,.L1856-.L347,.L147-.L347
	.half	1
	.byte	82
	.word	0,0
.L1274:
	.word	-1,.L347,.L1854-.L347,.L1855-.L347
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L1269:
	.word	-1,.L347,0,.L1848-.L347
	.half	1
	.byte	100
	.word	.L1849-.L347,.L1850-.L347
	.half	1
	.byte	111
	.word	0,0
.L1272:
	.word	-1,.L347,.L1858-.L347,.L147-.L347
	.half	1
	.byte	81
	.word	0,0
.L1271:
	.word	-1,.L347,.L1857-.L347,.L147-.L347
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L1276:
	.word	-1,.L347,.L1851-.L347,.L1265-.L347
	.half	1
	.byte	88
	.word	.L1859-.L347,.L1265-.L347
	.half	1
	.byte	82
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Eth_17_GEthMacV2_lBkToBkRegWrInsrtDly')
	.sect	'.debug_loc'
.L1306:
	.word	-1,.L377,.L2078-.L377,.L1302-.L377
	.half	1
	.byte	89
	.word	0,0
.L1307:
	.word	-1,.L377,.L2074-.L377,.L2077-.L377
	.half	1
	.byte	82
	.word	.L2079-.L377,.L1302-.L377
	.half	1
	.byte	82
	.word	0,0
.L1308:
	.word	-1,.L377,.L2071-.L377,.L2074-.L377
	.half	1
	.byte	82
	.word	0,0
.L1304:
	.word	-1,.L377,0,.L2071-.L377
	.half	1
	.byte	84
	.word	.L2072-.L377,.L2073-.L377
	.half	1
	.byte	95
	.word	0,0
.L376:
	.word	-1,.L377,0,.L1302-.L377
	.half	2
	.byte	138,0
	.word	0,0
.L1309:
	.word	-1,.L377,.L229-.L377,.L1302-.L377
	.half	1
	.byte	95
	.word	0,0
.L1305:
	.word	-1,.L377,.L2075-.L377,.L2076-.L377
	.half	5
	.byte	144,32,157,32,0
	.word	.L2076-.L377,.L1302-.L377
	.half	1
	.byte	88
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Eth_17_GEthMacV2_lCfgRxQueue')
	.sect	'.debug_loc'
.L1362:
	.word	-1,.L401,.L2178-.L401,.L2179-.L401
	.half	1
	.byte	87
	.word	.L2180-.L401,.L2181-.L401
	.half	1
	.byte	87
	.word	.L2183-.L401,.L2184-.L401
	.half	1
	.byte	87
	.word	.L2185-.L401,.L2186-.L401
	.half	1
	.byte	87
	.word	.L282-.L401,.L2188-.L401
	.half	1
	.byte	87
	.word	0,0
.L1356:
	.word	-1,.L401,.L2174-.L401,.L1353-.L401
	.half	1
	.byte	98
	.word	0,0
.L1355:
	.word	-1,.L401,0,.L1353-.L401
	.half	1
	.byte	100
	.word	0,0
.L400:
	.word	-1,.L401,0,.L1353-.L401
	.half	2
	.byte	138,0
	.word	0,0
.L1361:
	.word	-1,.L401,.L2180-.L401,.L2182-.L401
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L1359:
	.word	-1,.L401,.L2176-.L401,.L1353-.L401
	.half	1
	.byte	84
	.word	0,0
.L1357:
	.word	-1,.L401,.L2177-.L401,.L1353-.L401
	.half	1
	.byte	85
	.word	0,0
.L1358:
	.word	-1,.L401,.L2187-.L401,.L282-.L401
	.half	1
	.byte	86
	.word	.L2189-.L401,.L2190-.L401
	.half	1
	.byte	86
	.word	0,0
.L1360:
	.word	-1,.L401,.L2175-.L401,.L1353-.L401
	.half	1
	.byte	83
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Eth_17_GEthMacV2_lCfgTxQueue')
	.sect	'.debug_loc'
.L1352:
	.word	-1,.L399,.L2170-.L399,.L2171-.L399
	.half	1
	.byte	83
	.word	.L279-.L399,.L278-.L399
	.half	1
	.byte	83
	.word	0,0
.L1349:
	.word	-1,.L399,.L2165-.L399,.L1346-.L399
	.half	1
	.byte	100
	.word	0,0
.L1348:
	.word	-1,.L399,0,.L2165-.L399
	.half	1
	.byte	100
	.word	.L2166-.L399,.L1346-.L399
	.half	1
	.byte	111
	.word	0,0
.L398:
	.word	-1,.L399,0,.L1346-.L399
	.half	2
	.byte	138,0
	.word	0,0
.L1350:
	.word	-1,.L399,.L2168-.L399,.L2169-.L399
	.half	5
	.byte	144,32,157,32,0
	.word	.L2172-.L399,.L2173-.L399
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L1351:
	.word	-1,.L399,.L2167-.L399,.L1346-.L399
	.half	1
	.byte	82
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Eth_17_GEthMacV2_lCheckFilterPresent')
	.sect	'.debug_loc'
.L1298:
	.word	-1,.L351,.L1876-.L351,.L1286-.L351
	.half	1
	.byte	83
	.word	0,0
.L1288:
	.word	-1,.L351,0,.L1867-.L351
	.half	1
	.byte	84
	.word	.L1868-.L351,.L1869-.L351
	.half	1
	.byte	95
	.word	0,0
.L1293:
	.word	-1,.L351,.L1874-.L351,.L1286-.L351
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L1296:
	.word	-1,.L351,.L1878-.L351,.L155-.L351
	.half	1
	.byte	87
	.word	0,0
.L1294:
	.word	-1,.L351,.L1875-.L351,.L1286-.L351
	.half	1
	.byte	81
	.word	0,0
.L1295:
	.word	-1,.L351,.L1879-.L351,.L155-.L351
	.half	1
	.byte	95
	.word	0,0
.L1292:
	.word	-1,.L351,.L1872-.L351,.L1286-.L351
	.half	1
	.byte	98
	.word	0,0
.L350:
	.word	-1,.L351,0,.L1286-.L351
	.half	2
	.byte	138,0
	.word	0,0
.L1299:
	.word	-1,.L351,.L1867-.L351,.L1286-.L351
	.half	1
	.byte	84
	.word	.L1877-.L351,.L154-.L351
	.half	1
	.byte	86
	.word	.L155-.L351,.L1880-.L351
	.half	1
	.byte	86
	.word	0,0
.L1300:
	.word	-1,.L351,.L1870-.L351,.L1871-.L351
	.half	1
	.byte	82
	.word	0,0
.L1290:
	.word	-1,.L351,0,.L1286-.L351
	.half	1
	.byte	100
	.word	0,0
.L1301:
	.word	-1,.L351,.L1873-.L351,.L1286-.L351
	.half	1
	.byte	85
	.word	0,0
.L1297:
	.word	-1,.L351,.L1881-.L351,.L1286-.L351
	.half	1
	.byte	82
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Eth_17_GEthMacV2_lCheckForCtrlModeChange')
	.sect	'.debug_loc'
.L1262:
	.word	-1,.L335,0,.L1689-.L335
	.half	1
	.byte	84
	.word	0,0
.L1264:
	.word	-1,.L335,0,.L1689-.L335
	.half	1
	.byte	100
	.word	.L1690-.L335,.L1260-.L335
	.half	1
	.byte	111
	.word	0,0
.L334:
	.word	-1,.L335,0,.L1260-.L335
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Eth_17_GEthMacV2_lClearAllAddressFilters')
	.sect	'.debug_loc'
.L1086:
	.word	-1,.L345,.L1847-.L345,.L1083-.L345
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L1085:
	.word	-1,.L345,0,.L1083-.L345
	.half	1
	.byte	84
	.word	0,0
.L1088:
	.word	-1,.L345,.L1844-.L345,.L146-.L345
	.half	1
	.byte	111
	.word	0,0
.L1090:
	.word	-1,.L345,.L1845-.L345,.L1083-.L345
	.half	1
	.byte	98
	.word	0,0
.L344:
	.word	-1,.L345,0,.L1083-.L345
	.half	2
	.byte	138,0
	.word	0,0
.L1087:
	.word	-1,.L345,.L1846-.L345,.L1083-.L345
	.half	1
	.byte	95
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Eth_17_GEthMacV2_lConfirmTxFrames')
	.sect	'.debug_loc'
.L1194:
	.word	-1,.L337,.L1698-.L337,.L1699-.L337
	.half	1
	.byte	95
	.word	.L1700-.L337,.L1180-.L337
	.half	2
	.byte	145,120
	.word	.L98-.L337,.L1701-.L337
	.half	1
	.byte	95
	.word	.L1723-.L337,.L1180-.L337
	.half	1
	.byte	95
	.word	0,0
.L1189:
	.word	-1,.L337,.L1704-.L337,.L1705-.L337
	.half	1
	.byte	93
	.word	.L1718-.L337,.L97-.L337
	.half	1
	.byte	93
	.word	0,0
.L1182:
	.word	-1,.L337,0,.L1692-.L337
	.half	1
	.byte	84
	.word	.L1693-.L337,.L1180-.L337
	.half	2
	.byte	145,116
	.word	.L1696-.L337,.L1694-.L337
	.half	1
	.byte	84
	.word	.L1714-.L337,.L1715-.L337
	.half	1
	.byte	84
	.word	0,0
.L1187:
	.word	-1,.L337,.L1709-.L337,.L1710-.L337
	.half	1
	.byte	81
	.word	.L101-.L337,.L1719-.L337
	.half	1
	.byte	81
	.word	0,0
.L1186:
	.word	-1,.L337,.L1694-.L337,.L98-.L337
	.half	1
	.byte	98
	.word	.L1697-.L337,.L1180-.L337
	.half	1
	.byte	109
	.word	0,0
.L1185:
	.word	-1,.L337,.L1692-.L337,.L1694-.L337
	.half	1
	.byte	98
	.word	.L1695-.L337,.L1180-.L337
	.half	1
	.byte	108
	.word	0,0
.L1198:
	.word	0,0
.L336:
	.word	-1,.L337,0,.L1691-.L337
	.half	2
	.byte	138,0
	.word	.L1691-.L337,.L1180-.L337
	.half	2
	.byte	138,16
	.word	.L1180-.L337,.L1180-.L337
	.half	2
	.byte	138,0
	.word	0,0
.L1193:
	.word	-1,.L337,.L1703-.L337,.L97-.L337
	.half	1
	.byte	92
	.word	0,0
.L1192:
	.word	-1,.L337,.L1699-.L337,.L98-.L337
	.half	1
	.byte	95
	.word	.L98-.L337,.L100-.L337
	.half	5
	.byte	144,32,157,32,0
	.word	.L98-.L337,.L97-.L337
	.half	2
	.byte	145,112
	.word	.L1720-.L337,.L1721-.L337
	.half	1
	.byte	95
	.word	.L97-.L337,.L1722-.L337
	.half	1
	.byte	95
	.word	.L1722-.L337,.L1180-.L337
	.half	2
	.byte	145,112
	.word	.L1724-.L337,.L1180-.L337
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L1190:
	.word	-1,.L337,.L1711-.L337,.L1195-.L337
	.half	1
	.byte	95
	.word	.L1716-.L337,.L1717-.L337
	.half	1
	.byte	84
	.word	.L101-.L337,.L99-.L337
	.half	1
	.byte	95
	.word	0,0
.L1197:
	.word	0,0
.L1188:
	.word	-1,.L337,.L1702-.L337,.L97-.L337
	.half	1
	.byte	88
	.word	0,0
.L1183:
	.word	-1,.L337,.L1712-.L337,.L1713-.L337
	.half	1
	.byte	111
	.word	.L101-.L337,.L99-.L337
	.half	1
	.byte	111
	.word	0,0
.L1191:
	.word	-1,.L337,.L1706-.L337,.L1707-.L337
	.half	1
	.byte	95
	.word	0,0
.L1184:
	.word	-1,.L337,.L1708-.L337,.L99-.L337
	.half	1
	.byte	110
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Eth_17_GEthMacV2_lDemReportAllErrorPass')
	.sect	'.debug_loc'
.L1003:
	.word	-1,.L389,0,.L264-.L389
	.half	1
	.byte	100
	.word	.L2149-.L389,.L1001-.L389
	.half	1
	.byte	111
	.word	0,0
.L388:
	.word	-1,.L389,0,.L1001-.L389
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Eth_17_GEthMacV2_lDemReportHalfDuplStatCountValues')
	.sect	'.debug_loc'
.L990:
	.word	-1,.L387,0,.L2146-.L387
	.half	1
	.byte	100
	.word	.L2147-.L387,.L988-.L387
	.half	1
	.byte	108
	.word	0,0
.L992:
	.word	-1,.L387,0,.L2146-.L387
	.half	1
	.byte	101
	.word	.L2148-.L387,.L988-.L387
	.half	1
	.byte	111
	.word	0,0
.L386:
	.word	-1,.L387,0,.L988-.L387
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Eth_17_GEthMacV2_lDemReportStatisticsCounterValues')
	.sect	'.debug_loc'
.L986:
	.word	-1,.L385,.L2141-.L385,.L2142-.L385
	.half	1
	.byte	88
	.word	.L245-.L385,.L981-.L385
	.half	1
	.byte	88
	.word	0,0
.L985:
	.word	-1,.L385,.L2137-.L385,.L246-.L385
	.half	1
	.byte	82
	.word	0,0
.L983:
	.word	-1,.L385,.L2138-.L385,.L981-.L385
	.half	1
	.byte	108
	.word	0,0
.L982:
	.word	-1,.L385,.L2140-.L385,.L981-.L385
	.half	1
	.byte	111
	.word	.L2145-.L385,.L257-.L385
	.half	1
	.byte	101
	.word	0,0
.L984:
	.word	-1,.L385,.L2139-.L385,.L981-.L385
	.half	1
	.byte	109
	.word	.L2144-.L385,.L257-.L385
	.half	1
	.byte	100
	.word	0,0
.L987:
	.word	-1,.L385,.L2143-.L385,.L245-.L385
	.half	1
	.byte	89
	.word	0,0
.L384:
	.word	-1,.L385,0,.L981-.L385
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Eth_17_GEthMacV2_lDemtimeout')
	.sect	'.debug_loc'
.L980:
	.word	-1,.L391,0,.L2150-.L391
	.half	1
	.byte	85
	.word	.L2151-.L391,.L272-.L391
	.half	1
	.byte	84
	.word	.L272-.L391,.L976-.L391
	.half	1
	.byte	85
	.word	0,0
.L390:
	.word	-1,.L391,0,.L976-.L391
	.half	2
	.byte	138,0
	.word	0,0
.L978:
	.word	-1,.L391,0,.L2151-.L391
	.half	1
	.byte	84
	.word	.L272-.L391,.L976-.L391
	.half	1
	.byte	84
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Eth_17_GEthMacV2_lDetCheckMode')
	.sect	'.debug_loc'
.L974:
	.word	-1,.L393,.L2153-.L393,.L969-.L393
	.half	1
	.byte	95
	.word	0,0
.L975:
	.word	-1,.L393,.L2152-.L393,.L969-.L393
	.half	1
	.byte	82
	.word	0,0
.L973:
	.word	-1,.L393,0,.L969-.L393
	.half	1
	.byte	100
	.word	0,0
.L392:
	.word	-1,.L393,0,.L969-.L393
	.half	2
	.byte	138,0
	.word	0,0
.L971:
	.word	-1,.L393,0,.L969-.L393
	.half	1
	.byte	84
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Eth_17_GEthMacV2_lDisableGethInterrupt')
	.sect	'.debug_loc'
.L1032:
	.word	-1,.L353,.L1882-.L353,.L1029-.L353
	.half	1
	.byte	111
	.word	0,0
.L1031:
	.word	-1,.L353,0,.L1029-.L353
	.half	1
	.byte	100
	.word	0,0
.L352:
	.word	-1,.L353,0,.L1029-.L353
	.half	2
	.byte	138,0
	.word	0,0
.L1033:
	.word	-1,.L353,.L1883-.L353,.L163-.L353
	.half	1
	.byte	95
	.word	.L161-.L353,.L166-.L353
	.half	1
	.byte	95
	.word	0,0
.L1034:
	.word	-1,.L353,.L1885-.L353,.L1886-.L353
	.half	5
	.byte	144,32,157,32,0
	.word	.L1887-.L353,.L163-.L353
	.half	1
	.byte	83
	.word	.L1888-.L353,.L1889-.L353
	.half	1
	.byte	83
	.word	.L162-.L353,.L161-.L353
	.half	5
	.byte	144,32,157,32,0
	.word	.L1890-.L353,.L1891-.L353
	.half	5
	.byte	144,32,157,32,0
	.word	.L165-.L353,.L1029-.L353
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L1035:
	.word	-1,.L353,.L1884-.L353,.L1029-.L353
	.half	1
	.byte	81
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Eth_17_GEthMacV2_lDmaCoreInit')
	.sect	'.debug_loc'
.L1098:
	.word	-1,.L371,.L2002-.L371,.L2003-.L371
	.half	1
	.byte	98
	.word	0,0
.L1097:
	.word	-1,.L371,0,.L213-.L371
	.half	1
	.byte	100
	.word	.L2001-.L371,.L1095-.L371
	.half	1
	.byte	111
	.word	.L2012-.L371,.L2003-.L371
	.half	1
	.byte	100
	.word	.L2013-.L371,.L2014-.L371
	.half	1
	.byte	100
	.word	.L2015-.L371,.L1095-.L371
	.half	1
	.byte	100
	.word	0,0
.L370:
	.word	-1,.L371,0,.L1095-.L371
	.half	2
	.byte	138,0
	.word	0,0
.L1099:
	.word	-1,.L371,.L2006-.L371,.L2007-.L371
	.half	5
	.byte	144,32,157,32,0
	.word	.L212-.L371,.L2008-.L371
	.half	5
	.byte	144,32,157,32,0
	.word	.L214-.L371,.L2005-.L371
	.half	5
	.byte	144,32,157,32,0
	.word	.L2009-.L371,.L2010-.L371
	.half	5
	.byte	144,32,157,32,0
	.word	.L217-.L371,.L2003-.L371
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L1100:
	.word	-1,.L371,.L2004-.L371,.L2005-.L371
	.half	1
	.byte	82
	.word	.L2005-.L371,.L2009-.L371
	.half	5
	.byte	144,32,157,32,0
	.word	.L217-.L371,.L2011-.L371
	.half	1
	.byte	82
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Eth_17_GEthMacV2_lDmaRxDescriptorInit')
	.sect	'.debug_loc'
.L1128:
	.word	-1,.L375,.L2062-.L375,.L2063-.L375
	.half	1
	.byte	82
	.word	.L227-.L375,.L225-.L375
	.half	1
	.byte	82
	.word	0,0
.L1130:
	.word	-1,.L375,.L2057-.L375,.L2058-.L375
	.half	1
	.byte	81
	.word	0,0
.L1124:
	.word	-1,.L375,.L2048-.L375,.L1117-.L375
	.half	1
	.byte	101
	.word	0,0
.L1119:
	.word	-1,.L375,0,.L2044-.L375
	.half	1
	.byte	100
	.word	.L2045-.L375,.L1117-.L375
	.half	1
	.byte	108
	.word	0,0
.L1121:
	.word	-1,.L375,.L2044-.L375,.L2046-.L375
	.half	1
	.byte	98
	.word	.L2047-.L375,.L1117-.L375
	.half	1
	.byte	100
	.word	0,0
.L1123:
	.word	-1,.L375,.L2061-.L375,.L225-.L375
	.half	1
	.byte	102
	.word	.L2067-.L375,.L2068-.L375
	.half	1
	.byte	95
	.word	0,0
.L374:
	.word	-1,.L375,0,.L1117-.L375
	.half	2
	.byte	138,0
	.word	0,0
.L1120:
	.word	-1,.L375,.L2050-.L375,.L1117-.L375
	.half	1
	.byte	86
	.word	.L2051-.L375,.L2052-.L375
	.half	1
	.byte	87
	.word	.L2052-.L375,.L226-.L375
	.half	1
	.byte	90
	.word	.L2065-.L375,.L2066-.L375
	.half	1
	.byte	87
	.word	.L2069-.L375,.L2070-.L375
	.half	1
	.byte	90
	.word	0,0
.L1126:
	.word	-1,.L375,.L2055-.L375,.L2056-.L375
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L1127:
	.word	-1,.L375,.L2053-.L375,.L2054-.L375
	.half	1
	.byte	89
	.word	0,0
.L1125:
	.word	-1,.L375,.L2059-.L375,.L2060-.L375
	.half	1
	.byte	98
	.word	.L2064-.L375,.L225-.L375
	.half	1
	.byte	83
	.word	0,0
.L1129:
	.word	-1,.L375,.L2049-.L375,.L1117-.L375
	.half	1
	.byte	85
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Eth_17_GEthMacV2_lDmaTxDescriptorInit')
	.sect	'.debug_loc'
.L1116:
	.word	-1,.L373,.L2032-.L373,.L2033-.L373
	.half	1
	.byte	83
	.word	.L221-.L373,.L2040-.L373
	.half	1
	.byte	83
	.word	0,0
.L1113:
	.word	-1,.L373,.L2026-.L373,.L2027-.L373
	.half	1
	.byte	82
	.word	0,0
.L1109:
	.word	-1,.L373,.L2020-.L373,.L1101-.L373
	.half	1
	.byte	101
	.word	0,0
.L1103:
	.word	-1,.L373,0,.L2016-.L373
	.half	1
	.byte	100
	.word	.L2017-.L373,.L1101-.L373
	.half	1
	.byte	108
	.word	0,0
.L1104:
	.word	-1,.L373,.L2016-.L373,.L2018-.L373
	.half	1
	.byte	98
	.word	.L2019-.L373,.L1101-.L373
	.half	1
	.byte	100
	.word	0,0
.L1108:
	.word	-1,.L373,.L2030-.L373,.L219-.L373
	.half	1
	.byte	103
	.word	.L2041-.L373,.L2042-.L373
	.half	1
	.byte	82
	.word	0,0
.L1105:
	.word	-1,.L373,.L2029-.L373,.L219-.L373
	.half	1
	.byte	102
	.word	0,0
.L1106:
	.word	-1,.L373,.L2031-.L373,.L219-.L373
	.half	1
	.byte	98
	.word	0,0
.L372:
	.word	-1,.L373,0,.L1101-.L373
	.half	2
	.byte	138,0
	.word	0,0
.L1114:
	.word	-1,.L373,.L2028-.L373,.L219-.L373
	.half	1
	.byte	95
	.word	0,0
.L1115:
	.word	-1,.L373,.L2022-.L373,.L2023-.L373
	.half	5
	.byte	144,32,157,32,0
	.word	.L2024-.L373,.L220-.L373
	.half	1
	.byte	86
	.word	.L2034-.L373,.L2035-.L373
	.half	1
	.byte	86
	.word	.L2036-.L373,.L2037-.L373
	.half	1
	.byte	86
	.word	.L2038-.L373,.L2039-.L373
	.half	1
	.byte	86
	.word	.L219-.L373,.L1101-.L373
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L1110:
	.word	-1,.L373,.L2040-.L373,.L2043-.L373
	.half	1
	.byte	83
	.word	.L223-.L373,.L219-.L373
	.half	1
	.byte	83
	.word	0,0
.L1111:
	.word	-1,.L373,.L2025-.L373,.L219-.L373
	.half	1
	.byte	81
	.word	0,0
.L1112:
	.word	-1,.L373,.L2021-.L373,.L1101-.L373
	.half	1
	.byte	85
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Eth_17_GEthMacV2_lEnableGethInterrupt')
	.sect	'.debug_loc'
.L1041:
	.word	-1,.L355,.L1899-.L355,.L1900-.L355
	.half	1
	.byte	82
	.word	.L169-.L355,.L1901-.L355
	.half	1
	.byte	82
	.word	.L172-.L355,.L171-.L355
	.half	1
	.byte	82
	.word	.L1894-.L355,.L1902-.L355
	.half	5
	.byte	144,32,157,32,0
	.word	.L175-.L355,.L174-.L355
	.half	5
	.byte	144,32,157,32,0
	.word	.L179-.L355,.L1903-.L355
	.half	5
	.byte	144,32,157,32,0
	.word	.L178-.L355,.L1904-.L355
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L1039:
	.word	-1,.L355,.L1892-.L355,.L1036-.L355
	.half	1
	.byte	111
	.word	0,0
.L1038:
	.word	-1,.L355,0,.L1036-.L355
	.half	1
	.byte	100
	.word	0,0
.L354:
	.word	-1,.L355,0,.L1036-.L355
	.half	2
	.byte	138,0
	.word	0,0
.L1040:
	.word	-1,.L355,.L1893-.L355,.L1894-.L355
	.half	5
	.byte	144,32,157,32,0
	.word	.L168-.L355,.L179-.L355
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L1042:
	.word	-1,.L355,.L1898-.L355,.L1036-.L355
	.half	1
	.byte	83
	.word	0,0
.L1044:
	.word	-1,.L355,.L1897-.L355,.L1036-.L355
	.half	1
	.byte	85
	.word	0,0
.L1043:
	.word	-1,.L355,.L1895-.L355,.L1896-.L355
	.half	1
	.byte	81
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Eth_17_GEthMacV2_lGetCtrlConfigPtr')
	.sect	'.debug_loc'
.L1345:
	.word	-1,.L395,.L2156-.L395,.L2159-.L395
	.half	1
	.byte	95
	.word	0,0
.L1342:
	.word	-1,.L395,.L2154-.L395,.L1339-.L395
	.half	1
	.byte	82
	.word	0,0
.L1341:
	.word	-1,.L395,0,.L2154-.L395
	.half	1
	.byte	84
	.word	.L2155-.L395,.L2156-.L395
	.half	1
	.byte	95
	.word	0,0
.L1343:
	.word	-1,.L395,.L2157-.L395,.L2158-.L395
	.half	1
	.byte	98
	.word	0,0
.L1344:
	.word	-1,.L395,.L2158-.L395,.L1339-.L395
	.half	1
	.byte	98
	.word	0,0
.L394:
	.word	-1,.L395,0,.L1339-.L395
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Eth_17_GEthMacV2_lGetCtrlStatusPtr')
	.sect	'.debug_loc'
.L1337:
	.word	-1,.L397,.L2162-.L397,.L2163-.L397
	.half	1
	.byte	95
	.word	0,0
.L1335:
	.word	-1,.L397,.L2160-.L397,.L1332-.L397
	.half	1
	.byte	82
	.word	0,0
.L1334:
	.word	-1,.L397,0,.L2160-.L397
	.half	1
	.byte	84
	.word	.L2161-.L397,.L2162-.L397
	.half	1
	.byte	95
	.word	0,0
.L1336:
	.word	-1,.L397,.L2164-.L397,.L1332-.L397
	.half	1
	.byte	98
	.word	0,0
.L396:
	.word	-1,.L397,0,.L1332-.L397
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Eth_17_GEthMacV2_lGethCoreInit')
	.sect	'.debug_loc'
.L1047:
	.word	-1,.L361,0,.L1943-.L361
	.half	1
	.byte	100
	.word	.L1944-.L361,.L1045-.L361
	.half	1
	.byte	108
	.word	.L1947-.L361,.L1948-.L361
	.half	1
	.byte	100
	.word	.L1949-.L361,.L1950-.L361
	.half	1
	.byte	100
	.word	.L1951-.L361,.L1952-.L361
	.half	1
	.byte	100
	.word	.L1953-.L361,.L1045-.L361
	.half	1
	.byte	100
	.word	0,0
.L1048:
	.word	-1,.L361,.L1943-.L361,.L1945-.L361
	.half	1
	.byte	98
	.word	.L1946-.L361,.L1045-.L361
	.half	1
	.byte	111
	.word	0,0
.L360:
	.word	-1,.L361,0,.L1045-.L361
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Eth_17_GEthMacV2_lInitGethController')
	.sect	'.debug_loc'
.L1007:
	.word	-1,.L359,.L1930-.L359,.L1004-.L359
	.half	1
	.byte	108
	.word	0,0
.L1016:
	.word	-1,.L359,.L1938-.L359,.L1939-.L359
	.half	1
	.byte	98
	.word	0,0
.L1006:
	.word	-1,.L359,0,.L1928-.L359
	.half	1
	.byte	100
	.word	.L1929-.L359,.L1004-.L359
	.half	1
	.byte	111
	.word	.L1935-.L359,.L1931-.L359
	.half	1
	.byte	100
	.word	.L1936-.L359,.L1937-.L359
	.half	1
	.byte	100
	.word	.L1942-.L359,.L191-.L359
	.half	1
	.byte	100
	.word	0,0
.L1014:
	.word	0,0
.L358:
	.word	-1,.L359,0,.L1004-.L359
	.half	2
	.byte	138,0
	.word	0,0
.L1017:
	.word	-1,.L359,.L1940-.L359,.L1941-.L359
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L1009:
	.word	-1,.L359,.L1933-.L359,.L1934-.L359
	.half	5
	.byte	144,32,157,32,0
	.word	.L192-.L359,.L1931-.L359
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L1008:
	.word	-1,.L359,.L1928-.L359,.L1931-.L359
	.half	1
	.byte	82
	.word	.L1937-.L359,.L191-.L359
	.half	1
	.byte	82
	.word	0,0
.L1010:
	.word	-1,.L359,.L1932-.L359,.L1931-.L359
	.half	1
	.byte	81
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Eth_17_GEthMacV2_lInitGlobalVar')
	.sect	'.debug_loc'
.L1051:
	.word	-1,.L363,0,.L1049-.L363
	.half	1
	.byte	100
	.word	0,0
.L362:
	.word	-1,.L363,0,.L1049-.L363
	.half	2
	.byte	138,0
	.word	0,0
.L1052:
	.word	-1,.L363,.L1954-.L363,.L1955-.L363
	.half	1
	.byte	95
	.word	.L1956-.L363,.L199-.L363
	.half	5
	.byte	144,32,157,32,0
	.word	.L1957-.L363,.L1958-.L363
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Eth_17_GEthMacV2_lIntConfirmTxFrames')
	.sect	'.debug_loc'
.L1203:
	.word	-1,.L339,0,.L1726-.L339
	.half	1
	.byte	85
	.word	.L1728-.L339,.L1729-.L339
	.half	1
	.byte	95
	.word	0,0
.L1209:
	.word	-1,.L339,.L1738-.L339,.L1739-.L339
	.half	1
	.byte	90
	.word	.L1740-.L339,.L110-.L339
	.half	1
	.byte	93
	.word	.L114-.L339,.L1753-.L339
	.half	1
	.byte	93
	.word	.L1756-.L339,.L1199-.L339
	.half	1
	.byte	90
	.word	0,0
.L1201:
	.word	-1,.L339,0,.L1726-.L339
	.half	1
	.byte	84
	.word	.L1727-.L339,.L1199-.L339
	.half	1
	.byte	91
	.word	.L1732-.L339,.L1730-.L339
	.half	1
	.byte	84
	.word	.L1751-.L339,.L1752-.L339
	.half	1
	.byte	84
	.word	0,0
.L1208:
	.word	-1,.L339,.L1744-.L339,.L1745-.L339
	.half	5
	.byte	144,32,157,32,0
	.word	.L111-.L339,.L109-.L339
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L1207:
	.word	-1,.L339,.L1730-.L339,.L1733-.L339
	.half	1
	.byte	98
	.word	.L1734-.L339,.L1199-.L339
	.half	1
	.byte	109
	.word	0,0
.L1206:
	.word	-1,.L339,.L1726-.L339,.L1730-.L339
	.half	1
	.byte	98
	.word	.L1731-.L339,.L1199-.L339
	.half	1
	.byte	108
	.word	0,0
.L1218:
	.word	0,0
.L338:
	.word	-1,.L339,0,.L1725-.L339
	.half	2
	.byte	138,0
	.word	.L1725-.L339,.L117-.L339
	.half	2
	.byte	138,8
	.word	.L117-.L339,.L117-.L339
	.half	2
	.byte	138,0
	.word	.L117-.L339,.L1199-.L339
	.half	2
	.byte	138,8
	.word	.L1199-.L339,.L1199-.L339
	.half	2
	.byte	138,0
	.word	0,0
.L1213:
	.word	-1,.L339,.L1737-.L339,.L1199-.L339
	.half	1
	.byte	89
	.word	0,0
.L1214:
	.word	-1,.L339,.L1735-.L339,.L110-.L339
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L1211:
	.word	-1,.L339,.L1746-.L339,.L1747-.L339
	.half	1
	.byte	95
	.word	.L1748-.L339,.L109-.L339
	.half	2
	.byte	145,120
	.word	.L1754-.L339,.L1755-.L339
	.half	1
	.byte	84
	.word	0,0
.L1217:
	.word	0,0
.L1210:
	.word	-1,.L339,.L1736-.L339,.L1199-.L339
	.half	1
	.byte	88
	.word	0,0
.L1204:
	.word	-1,.L339,.L1749-.L339,.L1750-.L339
	.half	1
	.byte	111
	.word	.L111-.L339,.L109-.L339
	.half	1
	.byte	111
	.word	0,0
.L1212:
	.word	-1,.L339,.L1741-.L339,.L1742-.L339
	.half	1
	.byte	95
	.word	0,0
.L1205:
	.word	-1,.L339,.L1743-.L339,.L109-.L339
	.half	1
	.byte	110
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Eth_17_GEthMacV2_lIsNextFrameAvailable')
	.sect	'.debug_loc'
.L1324:
	.word	-1,.L343,.L1828-.L343,.L1829-.L343
	.half	1
	.byte	81
	.word	.L1836-.L343,.L1310-.L343
	.half	1
	.byte	81
	.word	0,0
.L1323:
	.word	-1,.L343,.L1832-.L343,.L1833-.L343
	.half	1
	.byte	87
	.word	.L136-.L343,.L1837-.L343
	.half	1
	.byte	87
	.word	.L1837-.L343,.L1838-.L343
	.half	5
	.byte	144,32,157,32,0
	.word	.L1840-.L343,.L143-.L343
	.half	1
	.byte	87
	.word	.L1841-.L343,.L1842-.L343
	.half	1
	.byte	87
	.word	.L142-.L343,.L1310-.L343
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L1312:
	.word	-1,.L343,0,.L1814-.L343
	.half	1
	.byte	84
	.word	.L1815-.L343,.L1816-.L343
	.half	1
	.byte	88
	.word	.L1821-.L343,.L1819-.L343
	.half	1
	.byte	84
	.word	0,0
.L1319:
	.word	-1,.L343,.L1834-.L343,.L1835-.L343
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L1316:
	.word	-1,.L343,.L1819-.L343,.L1822-.L343
	.half	1
	.byte	98
	.word	.L1823-.L343,.L1310-.L343
	.half	1
	.byte	100
	.word	0,0
.L1315:
	.word	-1,.L343,.L1814-.L343,.L1819-.L343
	.half	1
	.byte	98
	.word	.L1820-.L343,.L1310-.L343
	.half	1
	.byte	108
	.word	0,0
.L1317:
	.word	-1,.L343,.L1824-.L343,.L1310-.L343
	.half	1
	.byte	101
	.word	0,0
.L1329:
	.word	0,0
.L342:
	.word	-1,.L343,0,.L1310-.L343
	.half	2
	.byte	138,0
	.word	0,0
.L1314:
	.word	-1,.L343,0,.L1814-.L343
	.half	1
	.byte	85
	.word	.L1817-.L343,.L143-.L343
	.half	1
	.byte	95
	.word	0,0
.L1325:
	.word	-1,.L343,.L1818-.L343,.L1310-.L343
	.half	1
	.byte	89
	.word	.L1843-.L343,.L1310-.L343
	.half	1
	.byte	82
	.word	0,0
.L1328:
	.word	0,0
.L1320:
	.word	-1,.L343,.L1826-.L343,.L1310-.L343
	.half	1
	.byte	86
	.word	0,0
.L1321:
	.word	-1,.L343,.L1825-.L343,.L1310-.L343
	.half	1
	.byte	85
	.word	0,0
.L1318:
	.word	-1,.L343,.L1827-.L343,.L1310-.L343
	.half	1
	.byte	98
	.word	.L1839-.L343,.L1310-.L343
	.half	1
	.byte	84
	.word	0,0
.L1322:
	.word	-1,.L343,.L1830-.L343,.L1831-.L343
	.half	1
	.byte	83
	.word	.L1331-.L343,.L1310-.L343
	.half	1
	.byte	83
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Eth_17_GEthMacV2_lMacCoreInit')
	.sect	'.debug_loc'
.L1079:
	.word	0,0
.L1081:
	.word	-1,.L367,.L1993-.L367,.L1994-.L367
	.half	1
	.byte	95
	.word	.L1995-.L367,.L1996-.L367
	.half	1
	.byte	95
	.word	0,0
.L1082:
	.word	-1,.L367,.L1992-.L367,.L211-.L367
	.half	1
	.byte	111
	.word	0,0
.L1072:
	.word	-1,.L367,.L1987-.L367,.L1069-.L367
	.half	1
	.byte	110
	.word	0,0
.L1071:
	.word	-1,.L367,0,.L1983-.L367
	.half	1
	.byte	100
	.word	.L1984-.L367,.L1069-.L367
	.half	1
	.byte	108
	.word	0,0
.L1073:
	.word	-1,.L367,.L1983-.L367,.L1985-.L367
	.half	1
	.byte	98
	.word	.L1986-.L367,.L1069-.L367
	.half	1
	.byte	109
	.word	0,0
.L1076:
	.word	-1,.L367,.L1990-.L367,.L1991-.L367
	.half	1
	.byte	95
	.word	.L208-.L367,.L209-.L367
	.half	1
	.byte	95
	.word	0,0
.L366:
	.word	-1,.L367,0,.L1069-.L367
	.half	2
	.byte	138,0
	.word	0,0
.L1075:
	.word	-1,.L367,.L1996-.L367,.L1069-.L367
	.half	1
	.byte	95
	.word	0,0
.L1080:
	.word	0,0
.L1074:
	.word	-1,.L367,.L1988-.L367,.L1989-.L367
	.half	1
	.byte	81
	.word	.L1989-.L367,.L1069-.L367
	.half	1
	.byte	88
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Eth_17_GEthMacV2_lMtlCoreInit')
	.sect	'.debug_loc'
.L1094:
	.word	-1,.L369,.L1999-.L369,.L1997-.L369
	.half	1
	.byte	98
	.word	0,0
.L1093:
	.word	-1,.L369,0,.L1997-.L369
	.half	1
	.byte	100
	.word	.L1998-.L369,.L1091-.L369
	.half	1
	.byte	111
	.word	.L2000-.L369,.L1091-.L369
	.half	1
	.byte	100
	.word	0,0
.L368:
	.word	-1,.L369,0,.L1091-.L369
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Eth_17_GEthMacV2_lQEmptySt')
	.sect	'.debug_loc'
.L402:
	.word	-1,.L403,0,.L1384-.L403
	.half	2
	.byte	138,0
	.word	0,0
.L1386:
	.word	-1,.L403,0,.L1384-.L403
	.half	1
	.byte	84
	.word	0,0
.L1387:
	.word	-1,.L403,.L2191-.L403,.L1384-.L403
	.half	1
	.byte	82
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Eth_17_GEthMacV2_lReadQElem')
	.sect	'.debug_loc'
.L1372:
	.word	-1,.L407,.L2192-.L407,.L1363-.L407
	.half	1
	.byte	82
	.word	0,0
.L406:
	.word	-1,.L407,0,.L1363-.L407
	.half	2
	.byte	138,0
	.word	0,0
.L1367:
	.word	-1,.L407,0,.L1363-.L407
	.half	1
	.byte	101
	.word	0,0
.L1369:
	.word	-1,.L407,0,.L1363-.L407
	.half	1
	.byte	102
	.word	0,0
.L1365:
	.word	-1,.L407,0,.L1363-.L407
	.half	1
	.byte	100
	.word	0,0
.L1371:
	.word	-1,.L407,0,.L1363-.L407
	.half	1
	.byte	84
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Eth_17_GEthMacV2_lReceiveFrames')
	.sect	'.debug_loc'
.L1242:
	.word	-1,.L341,.L1761-.L341,.L1762-.L341
	.half	1
	.byte	95
	.word	.L1763-.L341,.L1219-.L341
	.half	2
	.byte	145,116
	.word	.L1785-.L341,.L122-.L341
	.half	1
	.byte	95
	.word	.L1796-.L341,.L1797-.L341
	.half	1
	.byte	95
	.word	.L1813-.L341,.L1219-.L341
	.half	1
	.byte	82
	.word	0,0
.L1243:
	.word	0,0
.L1241:
	.word	0,0
.L1237:
	.word	-1,.L341,.L1244-.L341,.L120-.L341
	.half	1
	.byte	95
	.word	.L1779-.L341,.L120-.L341
	.half	1
	.byte	91
	.word	.L120-.L341,.L119-.L341
	.half	2
	.byte	145,104
	.word	.L1807-.L341,.L1808-.L341
	.half	1
	.byte	91
	.word	.L1810-.L341,.L1811-.L341
	.half	1
	.byte	95
	.word	.L119-.L341,.L121-.L341
	.half	1
	.byte	95
	.word	.L1812-.L341,.L1219-.L341
	.half	2
	.byte	145,104
	.word	0,0
.L1240:
	.word	-1,.L341,.L1798-.L341,.L1799-.L341
	.half	1
	.byte	95
	.word	0,0
.L1221:
	.word	-1,.L341,0,.L1758-.L341
	.half	1
	.byte	84
	.word	.L1759-.L341,.L1219-.L341
	.half	2
	.byte	145,124
	.word	.L1766-.L341,.L1764-.L341
	.half	1
	.byte	84
	.word	.L1802-.L341,.L125-.L341
	.half	1
	.byte	84
	.word	0,0
.L1228:
	.word	-1,.L341,.L1792-.L341,.L1793-.L341
	.half	1
	.byte	95
	.word	.L1248-.L341,.L125-.L341
	.half	1
	.byte	111
	.word	0,0
.L1231:
	.word	-1,.L341,.L1782-.L341,.L1783-.L341
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L1225:
	.word	-1,.L341,.L1764-.L341,.L1767-.L341
	.half	1
	.byte	98
	.word	.L1768-.L341,.L1219-.L341
	.half	1
	.byte	109
	.word	0,0
.L1224:
	.word	-1,.L341,.L1758-.L341,.L1764-.L341
	.half	1
	.byte	98
	.word	.L1765-.L341,.L1219-.L341
	.half	1
	.byte	108
	.word	0,0
.L1226:
	.word	-1,.L341,.L1770-.L341,.L1219-.L341
	.half	1
	.byte	110
	.word	0,0
.L1256:
	.word	0,0
.L1230:
	.word	-1,.L341,.L1795-.L341,.L125-.L341
	.half	1
	.byte	100
	.word	0,0
.L340:
	.word	-1,.L341,0,.L1757-.L341
	.half	2
	.byte	138,0
	.word	.L1757-.L341,.L1219-.L341
	.half	2
	.byte	138,24
	.word	.L1219-.L341,.L1219-.L341
	.half	2
	.byte	138,0
	.word	0,0
.L1223:
	.word	-1,.L341,0,.L1758-.L341
	.half	1
	.byte	85
	.word	.L1760-.L341,.L1219-.L341
	.half	2
	.byte	145,112
	.word	.L1762-.L341,.L1769-.L341
	.half	1
	.byte	95
	.word	.L1775-.L341,.L1244-.L341
	.half	1
	.byte	95
	.word	.L1780-.L341,.L1781-.L341
	.half	1
	.byte	95
	.word	.L1787-.L341,.L1788-.L341
	.half	1
	.byte	95
	.word	.L1809-.L341,.L1258-.L341
	.half	1
	.byte	95
	.word	0,0
.L1233:
	.word	-1,.L341,.L1801-.L341,.L125-.L341
	.half	1
	.byte	85
	.word	0,0
.L1239:
	.word	-1,.L341,.L1772-.L341,.L1773-.L341
	.half	1
	.byte	95
	.word	.L1774-.L341,.L1219-.L341
	.half	2
	.byte	145,120
	.word	.L1784-.L341,.L1785-.L341
	.half	1
	.byte	95
	.word	.L1786-.L341,.L123-.L341
	.half	1
	.byte	95
	.word	0,0
.L1246:
	.word	0,0
.L1249:
	.word	-1,.L341,.L1794-.L341,.L126-.L341
	.half	1
	.byte	86
	.word	.L132-.L341,.L125-.L341
	.half	1
	.byte	86
	.word	0,0
.L1236:
	.word	-1,.L341,.L1789-.L341,.L1790-.L341
	.half	1
	.byte	93
	.word	.L1252-.L341,.L119-.L341
	.half	1
	.byte	93
	.word	0,0
.L1254:
	.word	0,0
.L1234:
	.word	-1,.L341,.L1773-.L341,.L1775-.L341
	.half	1
	.byte	95
	.word	.L1776-.L341,.L1219-.L341
	.half	2
	.byte	145,108
	.word	.L1805-.L341,.L1806-.L341
	.half	1
	.byte	95
	.word	0,0
.L1235:
	.word	-1,.L341,.L1771-.L341,.L1219-.L341
	.half	1
	.byte	88
	.word	0,0
.L1227:
	.word	-1,.L341,.L1777-.L341,.L120-.L341
	.half	1
	.byte	111
	.word	.L1778-.L341,.L1219-.L341
	.half	1
	.byte	90
	.word	0,0
.L1232:
	.word	-1,.L341,.L1783-.L341,.L1791-.L341
	.half	5
	.byte	144,32,157,32,0
	.word	.L1800-.L341,.L125-.L341
	.half	1
	.byte	87
	.word	0,0
.L1238:
	.word	-1,.L341,.L1803-.L341,.L1804-.L341
	.half	5
	.byte	144,32,157,32,0
	.word	.L133-.L341,.L1259-.L341
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Eth_17_GEthMacV2_lRemoveFromFilter')
	.sect	'.debug_loc'
.L1279:
	.word	-1,.L349,0,.L1860-.L349
	.half	1
	.byte	84
	.word	0,0
.L1282:
	.word	-1,.L349,.L1861-.L349,.L1862-.L349
	.half	1
	.byte	111
	.word	.L150-.L349,.L1277-.L349
	.half	1
	.byte	111
	.word	0,0
.L348:
	.word	-1,.L349,0,.L1277-.L349
	.half	2
	.byte	138,0
	.word	0,0
.L1283:
	.word	-1,.L349,.L1860-.L349,.L1863-.L349
	.half	1
	.byte	82
	.word	.L150-.L349,.L1866-.L349
	.half	1
	.byte	82
	.word	0,0
.L1284:
	.word	-1,.L349,.L1864-.L349,.L1865-.L349
	.half	1
	.byte	95
	.word	.L150-.L349,.L1277-.L349
	.half	1
	.byte	95
	.word	0,0
.L1281:
	.word	-1,.L349,0,.L1860-.L349
	.half	1
	.byte	100
	.word	0,0
.L1285:
	.word	-1,.L349,.L1863-.L349,.L150-.L349
	.half	1
	.byte	82
	.word	.L1866-.L349,.L1277-.L349
	.half	1
	.byte	82
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Eth_17_GEthMacV2_lResetDma')
	.sect	'.debug_loc'
.L1059:
	.word	-1,.L365,.L1972-.L365,.L1966-.L365
	.half	1
	.byte	91
	.word	.L1966-.L365,.L1053-.L365
	.half	1
	.byte	90
	.word	0,0
.L1055:
	.word	-1,.L365,0,.L1959-.L365
	.half	1
	.byte	84
	.word	0,0
.L1060:
	.word	-1,.L365,.L1964-.L365,.L1971-.L365
	.half	1
	.byte	82
	.word	.L1974-.L365,.L1975-.L365
	.half	1
	.byte	82
	.word	.L1979-.L365,.L1980-.L365
	.half	1
	.byte	82
	.word	0,0
.L1061:
	.word	-1,.L365,.L1961-.L365,.L1964-.L365
	.half	1
	.byte	82
	.word	.L1965-.L365,.L1966-.L365
	.half	1
	.byte	90
	.word	0,0
.L1057:
	.word	-1,.L365,.L1978-.L365,.L1053-.L365
	.half	1
	.byte	95
	.word	0,0
.L1058:
	.word	-1,.L365,.L1969-.L365,.L1970-.L365
	.half	5
	.byte	144,32,157,32,0
	.word	.L1970-.L365,.L1053-.L365
	.half	1
	.byte	88
	.word	.L1976-.L365,.L1977-.L365
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L1062:
	.word	-1,.L365,.L1960-.L365,.L1053-.L365
	.half	1
	.byte	111
	.word	0,0
.L1063:
	.word	-1,.L365,.L1959-.L365,.L1961-.L365
	.half	1
	.byte	98
	.word	.L1962-.L365,.L1053-.L365
	.half	1
	.byte	108
	.word	0,0
.L364:
	.word	-1,.L365,0,.L1053-.L365
	.half	2
	.byte	138,0
	.word	0,0
.L1065:
	.word	-1,.L365,.L200-.L365,.L1973-.L365
	.half	1
	.byte	95
	.word	.L202-.L365,.L1053-.L365
	.half	1
	.byte	91
	.word	.L1981-.L365,.L1980-.L365
	.half	1
	.byte	84
	.word	0,0
.L1056:
	.word	-1,.L365,.L1967-.L365,.L1968-.L365
	.half	1
	.byte	95
	.word	0,0
.L1064:
	.word	-1,.L365,.L1963-.L365,.L1053-.L365
	.half	1
	.byte	89
	.word	.L1982-.L365,.L1053-.L365
	.half	1
	.byte	82
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Eth_17_GEthMacV2_lResetGethCore')
	.sect	'.debug_loc'
.L1023:
	.word	-1,.L357,.L1914-.L357,.L1018-.L357
	.half	1
	.byte	89
	.word	0,0
.L1024:
	.word	-1,.L357,.L1912-.L357,.L1913-.L357
	.half	1
	.byte	82
	.word	.L1917-.L357,.L1918-.L357
	.half	1
	.byte	82
	.word	.L1922-.L357,.L1923-.L357
	.half	1
	.byte	82
	.word	.L1924-.L357,.L1925-.L357
	.half	1
	.byte	82
	.word	0,0
.L1025:
	.word	-1,.L357,.L1908-.L357,.L1909-.L357
	.half	1
	.byte	82
	.word	.L1909-.L357,.L1018-.L357
	.half	1
	.byte	91
	.word	0,0
.L1026:
	.word	-1,.L357,.L1907-.L357,.L1018-.L357
	.half	1
	.byte	108
	.word	0,0
.L1020:
	.word	-1,.L357,0,.L1905-.L357
	.half	1
	.byte	100
	.word	.L1906-.L357,.L1018-.L357
	.half	1
	.byte	111
	.word	0,0
.L356:
	.word	-1,.L357,0,.L1018-.L357
	.half	2
	.byte	138,0
	.word	0,0
.L1028:
	.word	-1,.L357,.L180-.L357,.L187-.L357
	.half	1
	.byte	90
	.word	.L1919-.L357,.L1918-.L357
	.half	1
	.byte	84
	.word	.L187-.L357,.L184-.L357
	.half	1
	.byte	95
	.word	.L184-.L357,.L1018-.L357
	.half	1
	.byte	90
	.word	0,0
.L1022:
	.word	-1,.L357,.L1910-.L357,.L1911-.L357
	.half	5
	.byte	144,32,157,32,0
	.word	.L1911-.L357,.L1018-.L357
	.half	1
	.byte	88
	.word	.L1920-.L357,.L1921-.L357
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L1021:
	.word	-1,.L357,.L1915-.L357,.L1916-.L357
	.half	1
	.byte	95
	.word	.L184-.L357,.L1018-.L357
	.half	1
	.byte	95
	.word	0,0
.L1027:
	.word	-1,.L357,.L1926-.L357,.L184-.L357
	.half	1
	.byte	82
	.word	.L1927-.L357,.L1018-.L357
	.half	1
	.byte	82
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Eth_17_GEthMacV2_lResetTxRxStatus')
	.sect	'.debug_loc'
.L1068:
	.word	-1,.L381,0,.L2124-.L381
	.half	1
	.byte	100
	.word	.L2125-.L381,.L1066-.L381
	.half	1
	.byte	111
	.word	.L2126-.L381,.L2127-.L381
	.half	1
	.byte	100
	.word	.L2128-.L381,.L1066-.L381
	.half	1
	.byte	100
	.word	0,0
.L380:
	.word	-1,.L381,0,.L1066-.L381
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Eth_17_GEthMacV2_lStartTxRx')
	.sect	'.debug_loc'
.L1135:
	.word	-1,.L331,.L1672-.L331,.L1673-.L331
	.half	1
	.byte	89
	.word	.L1673-.L331,.L1131-.L331
	.half	1
	.byte	81
	.word	0,0
.L1134:
	.word	-1,.L331,.L1671-.L331,.L1131-.L331
	.half	1
	.byte	108
	.word	0,0
.L1133:
	.word	-1,.L331,0,.L87-.L331
	.half	1
	.byte	100
	.word	.L1670-.L331,.L89-.L331
	.half	1
	.byte	111
	.word	0,0
.L330:
	.word	-1,.L331,0,.L1131-.L331
	.half	2
	.byte	138,0
	.word	0,0
.L1136:
	.word	-1,.L331,.L1674-.L331,.L1675-.L331
	.half	1
	.byte	88
	.word	.L86-.L331,.L1676-.L331
	.half	1
	.byte	88
	.word	.L1676-.L331,.L1677-.L331
	.half	5
	.byte	144,32,157,32,0
	.word	.L88-.L331,.L1131-.L331
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Eth_17_GEthMacV2_lStopTxRx')
	.sect	'.debug_loc'
.L1142:
	.word	-1,.L333,.L1681-.L333,.L1678-.L333
	.half	1
	.byte	81
	.word	.L1685-.L333,.L92-.L333
	.half	1
	.byte	90
	.word	0,0
.L1140:
	.word	-1,.L333,.L1680-.L333,.L1137-.L333
	.half	1
	.byte	108
	.word	0,0
.L1139:
	.word	-1,.L333,0,.L1678-.L333
	.half	1
	.byte	100
	.word	.L1679-.L333,.L1137-.L333
	.half	1
	.byte	111
	.word	0,0
.L332:
	.word	-1,.L333,0,.L1137-.L333
	.half	2
	.byte	138,0
	.word	0,0
.L1143:
	.word	-1,.L333,.L1682-.L333,.L1683-.L333
	.half	5
	.byte	144,32,157,32,0
	.word	.L90-.L333,.L1678-.L333
	.half	5
	.byte	144,32,157,32,0
	.word	.L1686-.L333,.L1687-.L333
	.half	1
	.byte	89
	.word	.L93-.L333,.L92-.L333
	.half	1
	.byte	89
	.word	0,0
.L1141:
	.word	-1,.L333,.L1678-.L333,.L94-.L333
	.half	1
	.byte	82
	.word	.L1684-.L333,.L1137-.L333
	.half	1
	.byte	88
	.word	.L1688-.L333,.L1137-.L333
	.half	1
	.byte	82
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Eth_17_GEthMacV2_lTransmit')
	.sect	'.debug_loc'
.L1148:
	.word	-1,.L379,0,.L2081-.L379
	.half	1
	.byte	85
	.word	.L2091-.L379,.L2092-.L379
	.half	1
	.byte	88
	.word	0,0
.L1165:
	.word	-1,.L379,.L2093-.L379,.L1144-.L379
	.half	1
	.byte	93
	.word	0,0
.L1172:
	.word	0,0
.L1146:
	.word	-1,.L379,0,.L2081-.L379
	.half	1
	.byte	84
	.word	.L2086-.L379,.L2087-.L379
	.half	1
	.byte	89
	.word	.L2088-.L379,.L2089-.L379
	.half	1
	.byte	89
	.word	.L2089-.L379,.L2084-.L379
	.half	1
	.byte	84
	.word	.L2103-.L379,.L2104-.L379
	.half	1
	.byte	89
	.word	0,0
.L1174:
	.word	-1,.L379,.L2106-.L379,.L2100-.L379
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L1175:
	.word	-1,.L379,.L2105-.L379,.L2100-.L379
	.half	1
	.byte	100
	.word	0,0
.L1163:
	.word	-1,.L379,.L2088-.L379,.L1144-.L379
	.half	1
	.byte	110
	.word	0,0
.L1161:
	.word	-1,.L379,.L2081-.L379,.L2084-.L379
	.half	1
	.byte	98
	.word	.L2085-.L379,.L1144-.L379
	.half	1
	.byte	109
	.word	0,0
.L1162:
	.word	-1,.L379,.L2084-.L379,.L2090-.L379
	.half	1
	.byte	98
	.word	.L2091-.L379,.L1144-.L379
	.half	2
	.byte	145,120
	.word	.L2117-.L379,.L2118-.L379
	.half	1
	.byte	111
	.word	.L2119-.L379,.L2120-.L379
	.half	1
	.byte	111
	.word	.L2121-.L379,.L2122-.L379
	.half	1
	.byte	111
	.word	0,0
.L1179:
	.word	0,0
.L378:
	.word	-1,.L379,0,.L2080-.L379
	.half	2
	.byte	138,0
	.word	.L2080-.L379,.L1144-.L379
	.half	2
	.byte	138,8
	.word	.L1144-.L379,.L1144-.L379
	.half	2
	.byte	138,0
	.word	0,0
.L1166:
	.word	-1,.L379,.L2095-.L379,.L1144-.L379
	.half	1
	.byte	94
	.word	0,0
.L1150:
	.word	-1,.L379,0,.L2081-.L379
	.half	1
	.byte	86
	.word	.L1171-.L379,.L2107-.L379
	.half	1
	.byte	90
	.word	.L2108-.L379,.L2109-.L379
	.half	1
	.byte	90
	.word	0,0
.L1154:
	.word	-1,.L379,0,.L1144-.L379
	.half	2
	.byte	145,0
	.word	.L2082-.L379,.L1144-.L379
	.half	1
	.byte	92
	.word	0,0
.L1160:
	.word	-1,.L379,.L2099-.L379,.L2101-.L379
	.half	1
	.byte	95
	.word	0,0
.L1173:
	.word	0,0
.L1156:
	.word	-1,.L379,0,.L2081-.L379
	.half	1
	.byte	100
	.word	.L2083-.L379,.L1144-.L379
	.half	1
	.byte	108
	.word	0,0
.L1168:
	.word	-1,.L379,.L2094-.L379,.L1144-.L379
	.half	1
	.byte	88
	.word	0,0
.L1169:
	.word	-1,.L379,.L2123-.L379,.L1144-.L379
	.half	1
	.byte	82
	.word	0,0
.L1158:
	.word	-1,.L379,.L2097-.L379,.L2099-.L379
	.half	1
	.byte	95
	.word	.L2090-.L379,.L2100-.L379
	.half	1
	.byte	98
	.word	.L2101-.L379,.L2102-.L379
	.half	1
	.byte	95
	.word	0,0
.L1178:
	.word	0,0
.L1164:
	.word	-1,.L379,.L2096-.L379,.L2097-.L379
	.half	1
	.byte	95
	.word	.L2098-.L379,.L1144-.L379
	.half	2
	.byte	145,124
	.word	.L2116-.L379,.L1176-.L379
	.half	1
	.byte	81
	.word	0,0
.L1152:
	.word	-1,.L379,0,.L2081-.L379
	.half	1
	.byte	87
	.word	.L2114-.L379,.L2115-.L379
	.half	1
	.byte	91
	.word	0,0
.L1167:
	.word	-1,.L379,.L2112-.L379,.L2113-.L379
	.half	1
	.byte	82
	.word	0,0
.L1159:
	.word	-1,.L379,.L2110-.L379,.L2111-.L379
	.half	1
	.byte	89
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Eth_17_GEthMacV2_lTxQFlush')
	.sect	'.debug_loc'
.L1394:
	.word	-1,.L409,.L2204-.L409,.L291-.L409
	.half	1
	.byte	92
	.word	0,0
.L1397:
	.word	-1,.L409,.L2199-.L409,.L1388-.L409
	.half	1
	.byte	91
	.word	0,0
.L1395:
	.word	-1,.L409,.L2202-.L409,.L2203-.L409
	.half	1
	.byte	82
	.word	.L2207-.L409,.L2208-.L409
	.half	1
	.byte	82
	.word	.L297-.L409,.L291-.L409
	.half	1
	.byte	82
	.word	0,0
.L1392:
	.word	-1,.L409,.L2193-.L409,.L292-.L409
	.half	1
	.byte	82
	.word	0,0
.L1391:
	.word	-1,.L409,.L2196-.L409,.L1388-.L409
	.half	1
	.byte	111
	.word	0,0
.L1390:
	.word	-1,.L409,0,.L2193-.L409
	.half	1
	.byte	100
	.word	.L2194-.L409,.L1388-.L409
	.half	1
	.byte	108
	.word	0,0
.L408:
	.word	-1,.L409,0,.L1388-.L409
	.half	2
	.byte	138,0
	.word	0,0
.L1400:
	.word	-1,.L409,.L2205-.L409,.L291-.L409
	.half	1
	.byte	93
	.word	.L2209-.L409,.L2208-.L409
	.half	1
	.byte	84
	.word	0,0
.L1398:
	.word	-1,.L409,.L2200-.L409,.L2201-.L409
	.half	1
	.byte	90
	.word	.L291-.L409,.L1388-.L409
	.half	1
	.byte	90
	.word	0,0
.L1393:
	.word	-1,.L409,.L2197-.L409,.L2198-.L409
	.half	5
	.byte	144,32,157,32,0
	.word	.L2198-.L409,.L1388-.L409
	.half	1
	.byte	88
	.word	0,0
.L1399:
	.word	-1,.L409,.L2195-.L409,.L1388-.L409
	.half	1
	.byte	89
	.word	.L2210-.L409,.L1388-.L409
	.half	1
	.byte	82
	.word	0,0
.L1396:
	.word	-1,.L409,.L2206-.L409,.L291-.L409
	.half	1
	.byte	95
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Eth_17_GEthMacV2_lUpdateEthStatisticsCounterValues')
	.sect	'.debug_loc'
.L999:
	.word	-1,.L383,.L2133-.L383,.L2134-.L383
	.half	1
	.byte	81
	.word	.L234-.L383,.L993-.L383
	.half	1
	.byte	81
	.word	0,0
.L998:
	.word	-1,.L383,.L2129-.L383,.L235-.L383
	.half	1
	.byte	82
	.word	0,0
.L994:
	.word	-1,.L383,.L2135-.L383,.L234-.L383
	.half	1
	.byte	101
	.word	0,0
.L996:
	.word	-1,.L383,.L2130-.L383,.L993-.L383
	.half	1
	.byte	98
	.word	0,0
.L995:
	.word	-1,.L383,.L2132-.L383,.L993-.L383
	.half	1
	.byte	111
	.word	0,0
.L997:
	.word	-1,.L383,.L2131-.L383,.L993-.L383
	.half	1
	.byte	100
	.word	0,0
.L1000:
	.word	-1,.L383,.L2136-.L383,.L234-.L383
	.half	1
	.byte	82
	.word	0,0
.L382:
	.word	-1,.L383,0,.L993-.L383
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_frame',debug
	.sect	'.debug_frame'
.L3600:
	.word	48
	.word	-1
	.byte	3,0,2,1,27,12,26,0,8,27,8,26,8,28,8,29,8,30,8,31,8,34,8,35,8,32,8,33,8,16,8,17,8,24,8,25,8,36,8,37,8,38
	.byte	8,39
	.sdecl	'.debug_frame',debug,cluster('Eth_17_GEthMacV2_Init')
	.sect	'.debug_frame'
	.word	12
	.word	.L3600,.L301,.L797-.L301
	.sdecl	'.debug_frame',debug,cluster('Eth_17_GEthMacV2_SetControllerMode')
	.sect	'.debug_frame'
	.word	12
	.word	.L3600,.L303,.L901-.L303
	.sdecl	'.debug_frame',debug,cluster('Eth_17_GEthMacV2_ProvideTxBuffer')
	.sect	'.debug_frame'
	.word	36
	.word	.L3600,.L305,.L811-.L305
	.byte	4
	.word	(.L1467-.L305)/2
	.byte	19,8,22,26,3,19,138,8,4
	.word	(.L811-.L1467)/2
	.byte	19,0,8,26,0,0
	.sdecl	'.debug_frame',debug,cluster('Eth_17_GEthMacV2_GetControllerMode')
	.sect	'.debug_frame'
	.word	12
	.word	.L3600,.L307,.L913-.L307
	.sdecl	'.debug_frame',debug,cluster('Eth_17_GEthMacV2_GetPhysAddr')
	.sect	'.debug_frame'
	.word	24
	.word	.L3600,.L309,.L881-.L309
	.byte	8,18,8,19,8,21,8,22,8,23,0,0
	.sdecl	'.debug_frame',debug,cluster('Eth_17_GEthMacV2_WriteMii')
	.sect	'.debug_frame'
	.word	12
	.word	.L3600,.L311,.L778-.L311
	.sdecl	'.debug_frame',debug,cluster('Eth_17_GEthMacV2_ReadMii')
	.sect	'.debug_frame'
	.word	12
	.word	.L3600,.L313,.L758-.L313
	.sdecl	'.debug_frame',debug,cluster('Eth_17_GEthMacV2_TxConfirmation')
	.sect	'.debug_frame'
	.word	12
	.word	.L3600,.L315,.L896-.L315
	.sdecl	'.debug_frame',debug,cluster('Eth_17_GEthMacV2_Transmit')
	.sect	'.debug_frame'
	.word	52
	.word	.L3600,.L317,.L851-.L317
	.byte	4
	.word	(.L1567-.L317)/2
	.byte	19,8,22,26,3,19,138,8,4
	.word	(.L47-.L1567)/2
	.byte	19,0,8,26,19,8,22,26,3,19,138,8,4
	.word	(.L851-.L47)/2
	.byte	19,0,8,26,0
	.sdecl	'.debug_frame',debug,cluster('Eth_17_GEthMacV2_Receive')
	.sect	'.debug_frame'
	.word	12
	.word	.L3600,.L319,.L867-.L319
	.sdecl	'.debug_frame',debug,cluster('Eth_17_GEthMacV2_UpdatePhysAddrFilter')
	.sect	'.debug_frame'
	.word	12
	.word	.L3600,.L321,.L937-.L321
	.sdecl	'.debug_frame',debug,cluster('Eth_17_GEthMacV2_SetPhysAddr')
	.sect	'.debug_frame'
	.word	12
	.word	.L3600,.L323,.L920-.L323
	.sdecl	'.debug_frame',debug,cluster('Eth_17_GEthMacV2_MainFunction')
	.sect	'.debug_frame'
	.word	12
	.word	.L3600,.L325,.L967-.L325
	.sdecl	'.debug_frame',debug,cluster('Eth_17_GEthMacV2_TxDmaIrqHdlr')
	.sect	'.debug_frame'
	.word	12
	.word	.L3600,.L327,.L739-.L327
	.sdecl	'.debug_frame',debug,cluster('Eth_17_GEthMacV2_RxDmaIrqHdlr')
	.sect	'.debug_frame'
	.word	12
	.word	.L3600,.L329,.L746-.L329
	.sdecl	'.debug_frame',debug,cluster('Eth_17_GEthMacV2_lStartTxRx')
	.sect	'.debug_frame'
	.word	12
	.word	.L3600,.L331,.L1131-.L331
	.sdecl	'.debug_frame',debug,cluster('Eth_17_GEthMacV2_lStopTxRx')
	.sect	'.debug_frame'
	.word	12
	.word	.L3600,.L333,.L1137-.L333
	.sdecl	'.debug_frame',debug,cluster('Eth_17_GEthMacV2_lCheckForCtrlModeChange')
	.sect	'.debug_frame'
	.word	12
	.word	.L3600,.L335,.L1260-.L335
	.sdecl	'.debug_frame',debug,cluster('Eth_17_GEthMacV2_lConfirmTxFrames')
	.sect	'.debug_frame'
	.word	36
	.word	.L3600,.L337,.L1180-.L337
	.byte	4
	.word	(.L1691-.L337)/2
	.byte	19,16,22,26,3,19,138,16,4
	.word	(.L1180-.L1691)/2
	.byte	19,0,8,26,0,0
	.sdecl	'.debug_frame',debug,cluster('Eth_17_GEthMacV2_lIntConfirmTxFrames')
	.sect	'.debug_frame'
	.word	52
	.word	.L3600,.L339,.L1199-.L339
	.byte	4
	.word	(.L1725-.L339)/2
	.byte	19,8,22,26,3,19,138,8,4
	.word	(.L117-.L1725)/2
	.byte	19,0,8,26,19,8,22,26,3,19,138,8,4
	.word	(.L1199-.L117)/2
	.byte	19,0,8,26,0
	.sdecl	'.debug_frame',debug,cluster('Eth_17_GEthMacV2_lReceiveFrames')
	.sect	'.debug_frame'
	.word	36
	.word	.L3600,.L341,.L1219-.L341
	.byte	4
	.word	(.L1757-.L341)/2
	.byte	19,24,22,26,3,19,138,24,4
	.word	(.L1219-.L1757)/2
	.byte	19,0,8,26,0,0
	.sdecl	'.debug_frame',debug,cluster('Eth_17_GEthMacV2_lIsNextFrameAvailable')
	.sect	'.debug_frame'
	.word	12
	.word	.L3600,.L343,.L1310-.L343
	.sdecl	'.debug_frame',debug,cluster('Eth_17_GEthMacV2_lClearAllAddressFilters')
	.sect	'.debug_frame'
	.word	24
	.word	.L3600,.L345,.L1083-.L345
	.byte	8,19,8,20,8,21,8,22,8,23,0,0
	.sdecl	'.debug_frame',debug,cluster('Eth_17_GEthMacV2_lAddToFilter')
	.sect	'.debug_frame'
	.word	12
	.word	.L3600,.L347,.L1265-.L347
	.sdecl	'.debug_frame',debug,cluster('Eth_17_GEthMacV2_lRemoveFromFilter')
	.sect	'.debug_frame'
	.word	12
	.word	.L3600,.L349,.L1277-.L349
	.sdecl	'.debug_frame',debug,cluster('Eth_17_GEthMacV2_lCheckFilterPresent')
	.sect	'.debug_frame'
	.word	20
	.word	.L3600,.L351,.L1286-.L351
	.byte	8,19,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('Eth_17_GEthMacV2_lDisableGethInterrupt')
	.sect	'.debug_frame'
	.word	20
	.word	.L3600,.L353,.L1029-.L353
	.byte	8,19,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('Eth_17_GEthMacV2_lEnableGethInterrupt')
	.sect	'.debug_frame'
	.word	20
	.word	.L3600,.L355,.L1036-.L355
	.byte	8,19,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('Eth_17_GEthMacV2_lResetGethCore')
	.sect	'.debug_frame'
	.word	12
	.word	.L3600,.L357,.L1018-.L357
	.sdecl	'.debug_frame',debug,cluster('Eth_17_GEthMacV2_lInitGethController')
	.sect	'.debug_frame'
	.word	12
	.word	.L3600,.L359,.L1004-.L359
	.sdecl	'.debug_frame',debug,cluster('Eth_17_GEthMacV2_lGethCoreInit')
	.sect	'.debug_frame'
	.word	12
	.word	.L3600,.L361,.L1045-.L361
	.sdecl	'.debug_frame',debug,cluster('Eth_17_GEthMacV2_lInitGlobalVar')
	.sect	'.debug_frame'
	.word	24
	.word	.L3600,.L363,.L1049-.L363
	.byte	8,18,8,19,8,21,8,22,8,23,0,0
	.sdecl	'.debug_frame',debug,cluster('Eth_17_GEthMacV2_lResetDma')
	.sect	'.debug_frame'
	.word	12
	.word	.L3600,.L365,.L1053-.L365
	.sdecl	'.debug_frame',debug,cluster('Eth_17_GEthMacV2_lMacCoreInit')
	.sect	'.debug_frame'
	.word	12
	.word	.L3600,.L367,.L1069-.L367
	.sdecl	'.debug_frame',debug,cluster('Eth_17_GEthMacV2_lMtlCoreInit')
	.sect	'.debug_frame'
	.word	12
	.word	.L3600,.L369,.L1091-.L369
	.sdecl	'.debug_frame',debug,cluster('Eth_17_GEthMacV2_lDmaCoreInit')
	.sect	'.debug_frame'
	.word	12
	.word	.L3600,.L371,.L1095-.L371
	.sdecl	'.debug_frame',debug,cluster('Eth_17_GEthMacV2_lDmaTxDescriptorInit')
	.sect	'.debug_frame'
	.word	12
	.word	.L3600,.L373,.L1101-.L373
	.sdecl	'.debug_frame',debug,cluster('Eth_17_GEthMacV2_lDmaRxDescriptorInit')
	.sect	'.debug_frame'
	.word	12
	.word	.L3600,.L375,.L1117-.L375
	.sdecl	'.debug_frame',debug,cluster('Eth_17_GEthMacV2_lBkToBkRegWrInsrtDly')
	.sect	'.debug_frame'
	.word	12
	.word	.L3600,.L377,.L1302-.L377
	.sdecl	'.debug_frame',debug,cluster('Eth_17_GEthMacV2_lTransmit')
	.sect	'.debug_frame'
	.word	36
	.word	.L3600,.L379,.L1144-.L379
	.byte	4
	.word	(.L2080-.L379)/2
	.byte	19,8,22,26,3,19,138,8,4
	.word	(.L1144-.L2080)/2
	.byte	19,0,8,26,0,0
	.sdecl	'.debug_frame',debug,cluster('Eth_17_GEthMacV2_lResetTxRxStatus')
	.sect	'.debug_frame'
	.word	12
	.word	.L3600,.L381,.L1066-.L381
	.sdecl	'.debug_frame',debug,cluster('Eth_17_GEthMacV2_lUpdateEthStatisticsCounterValues')
	.sect	'.debug_frame'
	.word	12
	.word	.L3600,.L383,.L993-.L383
	.sdecl	'.debug_frame',debug,cluster('Eth_17_GEthMacV2_lDemReportStatisticsCounterValues')
	.sect	'.debug_frame'
	.word	12
	.word	.L3600,.L385,.L981-.L385
	.sdecl	'.debug_frame',debug,cluster('Eth_17_GEthMacV2_lDemReportHalfDuplStatCountValues')
	.sect	'.debug_frame'
	.word	12
	.word	.L3600,.L387,.L988-.L387
	.sdecl	'.debug_frame',debug,cluster('Eth_17_GEthMacV2_lDemReportAllErrorPass')
	.sect	'.debug_frame'
	.word	12
	.word	.L3600,.L389,.L1001-.L389
	.sdecl	'.debug_frame',debug,cluster('Eth_17_GEthMacV2_lDemtimeout')
	.sect	'.debug_frame'
	.word	12
	.word	.L3600,.L391,.L976-.L391
	.sdecl	'.debug_frame',debug,cluster('Eth_17_GEthMacV2_lDetCheckMode')
	.sect	'.debug_frame'
	.word	24
	.word	.L3600,.L393,.L969-.L393
	.byte	8,18,8,19,8,21,8,22,8,23,0,0
	.sdecl	'.debug_frame',debug,cluster('Eth_17_GEthMacV2_lGetCtrlConfigPtr')
	.sect	'.debug_frame'
	.word	12
	.word	.L3600,.L395,.L1339-.L395
	.sdecl	'.debug_frame',debug,cluster('Eth_17_GEthMacV2_lGetCtrlStatusPtr')
	.sect	'.debug_frame'
	.word	12
	.word	.L3600,.L397,.L1332-.L397
	.sdecl	'.debug_frame',debug,cluster('Eth_17_GEthMacV2_lCfgTxQueue')
	.sect	'.debug_frame'
	.word	20
	.word	.L3600,.L399,.L1346-.L399
	.byte	8,19,8,22,8,23,0,0
	.sdecl	'.debug_frame',debug,cluster('Eth_17_GEthMacV2_lCfgRxQueue')
	.sect	'.debug_frame'
	.word	20
	.word	.L3600,.L401,.L1353-.L401
	.byte	8,19,8,22,8,23,0,0
	.sdecl	'.debug_frame',debug,cluster('Eth_17_GEthMacV2_lQEmptySt')
	.sect	'.debug_frame'
	.word	24
	.word	.L3600,.L403,.L1384-.L403
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('Eth_17_GEthMacV2_lAddQElem')
	.sect	'.debug_frame'
	.word	20
	.word	.L3600,.L405,.L1373-.L405
	.byte	8,18,8,19,8,23,0,0
	.sdecl	'.debug_frame',debug,cluster('Eth_17_GEthMacV2_lReadQElem')
	.sect	'.debug_frame'
	.word	20
	.word	.L3600,.L407,.L1363-.L407
	.byte	8,18,8,19,8,23,0,0
	.sdecl	'.debug_frame',debug,cluster('Eth_17_GEthMacV2_lTxQFlush')
	.sect	'.debug_frame'
	.word	12
	.word	.L3600,.L409,.L1388-.L409

; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 16084  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 16085  #define ETH_17_GETHMACV2_STOP_SEC_CODE_QM_GLOBAL
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 16086   /* MISRA2012_RULE_20_1_JUSTIFICATION: Memmap header usage as per Autosar
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 16087    guideline. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 16088  /* MISRA2012_RULE_4_10_JUSTIFICATION: Memmap header is repeatedly included
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 16089     without safegaurd. It complies to Autosar guidelines. */
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 16090  #include "Eth_17_GEthMacV2_MemMap.h"
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 16091  
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 16092  /*******************************************************************************
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 16093  **                               End of File                                  **
; ..\Mcal\Tricore\Eth_17_GEthMacV2\ssc\src\Eth_17_GEthMacV2.c	 16094  *******************************************************************************/

	; Module end
