\hypertarget{struct_i_t_m___type}{}\section{I\+T\+M\+\_\+\+Type Struct Reference}
\label{struct_i_t_m___type}\index{ITM\_Type@{ITM\_Type}}


Structure type to access the Instrumentation Trace Macrocell Register (I\+TM).  




{\ttfamily \#include $<$core\+\_\+armv81mml.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\_\_OM uint8\_t \mbox{\hyperlink{struct_i_t_m___type_a4c0550e859d614c607bd4b575f05425c}{u8}}\\
\>\_\_OM uint16\_t \mbox{\hyperlink{struct_i_t_m___type_ae93660eefe2482a8564fae9a1ca39739}{u16}}\\
\>\_\_OM uint32\_t \mbox{\hyperlink{struct_i_t_m___type_ae89dd50f788f12863c681fba1a5b60d1}{u32}}\\
\} \mbox{\hyperlink{struct_i_t_m___type_a7203b1351025cde3c54dd83fdc6b7aab}{PORT}} \mbox{[}32U\mbox{]}\\

\end{tabbing}\item 
\mbox{\Hypertarget{struct_i_t_m___type_abbf2da13b6377b5a759cca640bd0e552}\label{struct_i_t_m___type_abbf2da13b6377b5a759cca640bd0e552}} 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D0} \mbox{[}864\+U\mbox{]}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{struct_i_t_m___type_aa6530efad3a727fb3cc8f509403b9948}{T\+ER}}
\item 
\mbox{\Hypertarget{struct_i_t_m___type_a8800cb3dfa65c86b1808c4bd27f99900}\label{struct_i_t_m___type_a8800cb3dfa65c86b1808c4bd27f99900}} 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D1} \mbox{[}15\+U\mbox{]}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{struct_i_t_m___type_afe5e266862734ca1082ceddff7180688}{T\+PR}}
\item 
\mbox{\Hypertarget{struct_i_t_m___type_a801095aba8ccf34540292b96b047981f}\label{struct_i_t_m___type_a801095aba8ccf34540292b96b047981f}} 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D2} \mbox{[}15\+U\mbox{]}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{struct_i_t_m___type_a4111c001c1e56fd3f51d27c5a63b04e6}{T\+CR}}
\item 
\mbox{\Hypertarget{struct_i_t_m___type_aaa35c79a89060533b3acce35a0cc63ec}\label{struct_i_t_m___type_aaa35c79a89060533b3acce35a0cc63ec}} 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D3} \mbox{[}29\+U\mbox{]}
\item 
\+\_\+\+\_\+\+OM uint32\+\_\+t \mbox{\hyperlink{struct_i_t_m___type_a68e56eb5e16d2aa293b0bec5c99e50fe}{I\+WR}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_i_t_m___type_ae300b6ee4d883ceec8f3572fc0fc3d69}{I\+RR}}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{struct_i_t_m___type_af0446ee5dcb6082dc8bba9adcc8ec812}{I\+M\+CR}}
\item 
\mbox{\Hypertarget{struct_i_t_m___type_a36fbed6985e5cd320e8eecfc73eb2846}\label{struct_i_t_m___type_a36fbed6985e5cd320e8eecfc73eb2846}} 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D4} \mbox{[}43\+U\mbox{]}
\item 
\+\_\+\+\_\+\+OM uint32\+\_\+t \mbox{\hyperlink{struct_i_t_m___type_acc9e51f871c357a9094105435b150d13}{L\+AR}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_i_t_m___type_a7219432d03f6cd1d220f4fe10aef4880}{L\+SR}}
\item 
\mbox{\Hypertarget{struct_i_t_m___type_a171526446695fcdbfaf7992e567f881d}\label{struct_i_t_m___type_a171526446695fcdbfaf7992e567f881d}} 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D5} \mbox{[}1\+U\mbox{]}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_i_t_m___type_ae370aa5dc47fe03310e1d847333030e7}{D\+E\+V\+A\+R\+CH}}
\item 
\mbox{\Hypertarget{struct_i_t_m___type_a8841a7f9533f78764cfcbf4cda67dfc7}\label{struct_i_t_m___type_a8841a7f9533f78764cfcbf4cda67dfc7}} 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D6} \mbox{[}4\+U\mbox{]}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_i_t_m___type_a4c002e97cda2375d7421ad6415b6a02f}{P\+I\+D4}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_i_t_m___type_ac085b26f43fefeef9a4cf5c2af5e4a38}{P\+I\+D5}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_i_t_m___type_a83ac5d00dee24cc7f805b5c147625593}{P\+I\+D6}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_i_t_m___type_af8aa73aeaf37bdf7dfd9f6c437ff2d2f}{P\+I\+D7}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_i_t_m___type_a6e3343cc3c4a8a5a6f14937882e9202a}{P\+I\+D0}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_i_t_m___type_afa06959344f4991b00e6c545dd2fa30b}{P\+I\+D1}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_i_t_m___type_a63db39f871596d28e69c283288ea2eba}{P\+I\+D2}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_i_t_m___type_ac2d006eed52ba550a309e5f61ed9c401}{P\+I\+D3}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_i_t_m___type_a26bbad5d9e0f1d302611d52373aef839}{C\+I\+D0}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_i_t_m___type_a4e60a608afd6433ecd943d95e417b80b}{C\+I\+D1}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_i_t_m___type_ad98950702e55d1851e91b22de07b11aa}{C\+I\+D2}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_i_t_m___type_ab9af64f413bf6f67e2a8044481292f67}{C\+I\+D3}}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\_\_OM uint8\_t \mbox{\hyperlink{struct_i_t_m___type_a4c0550e859d614c607bd4b575f05425c}{u8}}\\
\>\_\_OM uint16\_t \mbox{\hyperlink{struct_i_t_m___type_ae93660eefe2482a8564fae9a1ca39739}{u16}}\\
\>\_\_OM uint32\_t \mbox{\hyperlink{struct_i_t_m___type_ae89dd50f788f12863c681fba1a5b60d1}{u32}}\\
\} \mbox{\hyperlink{struct_i_t_m___type_a41f63a3ff33f1644c1f5e2fc1d48181c}{PORT}} \mbox{[}32U\mbox{]}\\

\end{tabbing}\end{DoxyCompactItemize}


\subsection{Detailed Description}
Structure type to access the Instrumentation Trace Macrocell Register (I\+TM). 

\subsection{Field Documentation}
\mbox{\Hypertarget{struct_i_t_m___type_a26bbad5d9e0f1d302611d52373aef839}\label{struct_i_t_m___type_a26bbad5d9e0f1d302611d52373aef839}} 
\index{ITM\_Type@{ITM\_Type}!CID0@{CID0}}
\index{CID0@{CID0}!ITM\_Type@{ITM\_Type}}
\subsubsection{\texorpdfstring{CID0}{CID0}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IM uint32\+\_\+t C\+I\+D0}

Offset\+: 0x\+F\+F0 (R/ ) I\+TM Component Identification Register \#0 \mbox{\Hypertarget{struct_i_t_m___type_a4e60a608afd6433ecd943d95e417b80b}\label{struct_i_t_m___type_a4e60a608afd6433ecd943d95e417b80b}} 
\index{ITM\_Type@{ITM\_Type}!CID1@{CID1}}
\index{CID1@{CID1}!ITM\_Type@{ITM\_Type}}
\subsubsection{\texorpdfstring{CID1}{CID1}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IM uint32\+\_\+t C\+I\+D1}

Offset\+: 0x\+F\+F4 (R/ ) I\+TM Component Identification Register \#1 \mbox{\Hypertarget{struct_i_t_m___type_ad98950702e55d1851e91b22de07b11aa}\label{struct_i_t_m___type_ad98950702e55d1851e91b22de07b11aa}} 
\index{ITM\_Type@{ITM\_Type}!CID2@{CID2}}
\index{CID2@{CID2}!ITM\_Type@{ITM\_Type}}
\subsubsection{\texorpdfstring{CID2}{CID2}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IM uint32\+\_\+t C\+I\+D2}

Offset\+: 0x\+F\+F8 (R/ ) I\+TM Component Identification Register \#2 \mbox{\Hypertarget{struct_i_t_m___type_ab9af64f413bf6f67e2a8044481292f67}\label{struct_i_t_m___type_ab9af64f413bf6f67e2a8044481292f67}} 
\index{ITM\_Type@{ITM\_Type}!CID3@{CID3}}
\index{CID3@{CID3}!ITM\_Type@{ITM\_Type}}
\subsubsection{\texorpdfstring{CID3}{CID3}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IM uint32\+\_\+t C\+I\+D3}

Offset\+: 0x\+F\+FC (R/ ) I\+TM Component Identification Register \#3 \mbox{\Hypertarget{struct_i_t_m___type_ae370aa5dc47fe03310e1d847333030e7}\label{struct_i_t_m___type_ae370aa5dc47fe03310e1d847333030e7}} 
\index{ITM\_Type@{ITM\_Type}!DEVARCH@{DEVARCH}}
\index{DEVARCH@{DEVARCH}!ITM\_Type@{ITM\_Type}}
\subsubsection{\texorpdfstring{DEVARCH}{DEVARCH}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IM uint32\+\_\+t D\+E\+V\+A\+R\+CH}

Offset\+: 0x\+F\+BC (R/ ) I\+TM Device Architecture Register \mbox{\Hypertarget{struct_i_t_m___type_af0446ee5dcb6082dc8bba9adcc8ec812}\label{struct_i_t_m___type_af0446ee5dcb6082dc8bba9adcc8ec812}} 
\index{ITM\_Type@{ITM\_Type}!IMCR@{IMCR}}
\index{IMCR@{IMCR}!ITM\_Type@{ITM\_Type}}
\subsubsection{\texorpdfstring{IMCR}{IMCR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint32\+\_\+t I\+M\+CR}

Offset\+: 0x\+F00 (R/W) I\+TM Integration Mode Control Register \mbox{\Hypertarget{struct_i_t_m___type_ae300b6ee4d883ceec8f3572fc0fc3d69}\label{struct_i_t_m___type_ae300b6ee4d883ceec8f3572fc0fc3d69}} 
\index{ITM\_Type@{ITM\_Type}!IRR@{IRR}}
\index{IRR@{IRR}!ITM\_Type@{ITM\_Type}}
\subsubsection{\texorpdfstring{IRR}{IRR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IM uint32\+\_\+t I\+RR}

Offset\+: 0x\+E\+FC (R/ ) I\+TM Integration Read Register \mbox{\Hypertarget{struct_i_t_m___type_a68e56eb5e16d2aa293b0bec5c99e50fe}\label{struct_i_t_m___type_a68e56eb5e16d2aa293b0bec5c99e50fe}} 
\index{ITM\_Type@{ITM\_Type}!IWR@{IWR}}
\index{IWR@{IWR}!ITM\_Type@{ITM\_Type}}
\subsubsection{\texorpdfstring{IWR}{IWR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+OM uint32\+\_\+t I\+WR}

Offset\+: 0x\+E\+F8 ( /W) I\+TM Integration Write Register \mbox{\Hypertarget{struct_i_t_m___type_acc9e51f871c357a9094105435b150d13}\label{struct_i_t_m___type_acc9e51f871c357a9094105435b150d13}} 
\index{ITM\_Type@{ITM\_Type}!LAR@{LAR}}
\index{LAR@{LAR}!ITM\_Type@{ITM\_Type}}
\subsubsection{\texorpdfstring{LAR}{LAR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+OM uint32\+\_\+t L\+AR}

Offset\+: 0x\+F\+B0 ( /W) I\+TM Lock Access Register \mbox{\Hypertarget{struct_i_t_m___type_a7219432d03f6cd1d220f4fe10aef4880}\label{struct_i_t_m___type_a7219432d03f6cd1d220f4fe10aef4880}} 
\index{ITM\_Type@{ITM\_Type}!LSR@{LSR}}
\index{LSR@{LSR}!ITM\_Type@{ITM\_Type}}
\subsubsection{\texorpdfstring{LSR}{LSR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IM uint32\+\_\+t L\+SR}

Offset\+: 0x\+F\+B4 (R/ ) I\+TM Lock Status Register \mbox{\Hypertarget{struct_i_t_m___type_a6e3343cc3c4a8a5a6f14937882e9202a}\label{struct_i_t_m___type_a6e3343cc3c4a8a5a6f14937882e9202a}} 
\index{ITM\_Type@{ITM\_Type}!PID0@{PID0}}
\index{PID0@{PID0}!ITM\_Type@{ITM\_Type}}
\subsubsection{\texorpdfstring{PID0}{PID0}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IM uint32\+\_\+t P\+I\+D0}

Offset\+: 0x\+F\+E0 (R/ ) I\+TM Peripheral Identification Register \#0 \mbox{\Hypertarget{struct_i_t_m___type_afa06959344f4991b00e6c545dd2fa30b}\label{struct_i_t_m___type_afa06959344f4991b00e6c545dd2fa30b}} 
\index{ITM\_Type@{ITM\_Type}!PID1@{PID1}}
\index{PID1@{PID1}!ITM\_Type@{ITM\_Type}}
\subsubsection{\texorpdfstring{PID1}{PID1}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IM uint32\+\_\+t P\+I\+D1}

Offset\+: 0x\+F\+E4 (R/ ) I\+TM Peripheral Identification Register \#1 \mbox{\Hypertarget{struct_i_t_m___type_a63db39f871596d28e69c283288ea2eba}\label{struct_i_t_m___type_a63db39f871596d28e69c283288ea2eba}} 
\index{ITM\_Type@{ITM\_Type}!PID2@{PID2}}
\index{PID2@{PID2}!ITM\_Type@{ITM\_Type}}
\subsubsection{\texorpdfstring{PID2}{PID2}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IM uint32\+\_\+t P\+I\+D2}

Offset\+: 0x\+F\+E8 (R/ ) I\+TM Peripheral Identification Register \#2 \mbox{\Hypertarget{struct_i_t_m___type_ac2d006eed52ba550a309e5f61ed9c401}\label{struct_i_t_m___type_ac2d006eed52ba550a309e5f61ed9c401}} 
\index{ITM\_Type@{ITM\_Type}!PID3@{PID3}}
\index{PID3@{PID3}!ITM\_Type@{ITM\_Type}}
\subsubsection{\texorpdfstring{PID3}{PID3}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IM uint32\+\_\+t P\+I\+D3}

Offset\+: 0x\+F\+EC (R/ ) I\+TM Peripheral Identification Register \#3 \mbox{\Hypertarget{struct_i_t_m___type_a4c002e97cda2375d7421ad6415b6a02f}\label{struct_i_t_m___type_a4c002e97cda2375d7421ad6415b6a02f}} 
\index{ITM\_Type@{ITM\_Type}!PID4@{PID4}}
\index{PID4@{PID4}!ITM\_Type@{ITM\_Type}}
\subsubsection{\texorpdfstring{PID4}{PID4}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IM uint32\+\_\+t P\+I\+D4}

Offset\+: 0x\+F\+D0 (R/ ) I\+TM Peripheral Identification Register \#4 \mbox{\Hypertarget{struct_i_t_m___type_ac085b26f43fefeef9a4cf5c2af5e4a38}\label{struct_i_t_m___type_ac085b26f43fefeef9a4cf5c2af5e4a38}} 
\index{ITM\_Type@{ITM\_Type}!PID5@{PID5}}
\index{PID5@{PID5}!ITM\_Type@{ITM\_Type}}
\subsubsection{\texorpdfstring{PID5}{PID5}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IM uint32\+\_\+t P\+I\+D5}

Offset\+: 0x\+F\+D4 (R/ ) I\+TM Peripheral Identification Register \#5 \mbox{\Hypertarget{struct_i_t_m___type_a83ac5d00dee24cc7f805b5c147625593}\label{struct_i_t_m___type_a83ac5d00dee24cc7f805b5c147625593}} 
\index{ITM\_Type@{ITM\_Type}!PID6@{PID6}}
\index{PID6@{PID6}!ITM\_Type@{ITM\_Type}}
\subsubsection{\texorpdfstring{PID6}{PID6}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IM uint32\+\_\+t P\+I\+D6}

Offset\+: 0x\+F\+D8 (R/ ) I\+TM Peripheral Identification Register \#6 \mbox{\Hypertarget{struct_i_t_m___type_af8aa73aeaf37bdf7dfd9f6c437ff2d2f}\label{struct_i_t_m___type_af8aa73aeaf37bdf7dfd9f6c437ff2d2f}} 
\index{ITM\_Type@{ITM\_Type}!PID7@{PID7}}
\index{PID7@{PID7}!ITM\_Type@{ITM\_Type}}
\subsubsection{\texorpdfstring{PID7}{PID7}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IM uint32\+\_\+t P\+I\+D7}

Offset\+: 0x\+F\+DC (R/ ) I\+TM Peripheral Identification Register \#7 \mbox{\Hypertarget{struct_i_t_m___type_a41f63a3ff33f1644c1f5e2fc1d48181c}\label{struct_i_t_m___type_a41f63a3ff33f1644c1f5e2fc1d48181c}} 
\index{ITM\_Type@{ITM\_Type}!PORT@{PORT}}
\index{PORT@{PORT}!ITM\_Type@{ITM\_Type}}
\subsubsection{\texorpdfstring{PORT}{PORT}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+OM \{ ... \}    P\+O\+RT\mbox{[}32\+U\mbox{]}}

Offset\+: 0x000 ( /W) I\+TM Stimulus Port Registers \mbox{\Hypertarget{struct_i_t_m___type_a7203b1351025cde3c54dd83fdc6b7aab}\label{struct_i_t_m___type_a7203b1351025cde3c54dd83fdc6b7aab}} 
\index{ITM\_Type@{ITM\_Type}!PORT@{PORT}}
\index{PORT@{PORT}!ITM\_Type@{ITM\_Type}}
\subsubsection{\texorpdfstring{PORT}{PORT}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+OM \{ ... \}    P\+O\+RT\mbox{[}32\+U\mbox{]}}

Offset\+: 0x000 ( /W) I\+TM Stimulus Port Registers \mbox{\Hypertarget{struct_i_t_m___type_a4111c001c1e56fd3f51d27c5a63b04e6}\label{struct_i_t_m___type_a4111c001c1e56fd3f51d27c5a63b04e6}} 
\index{ITM\_Type@{ITM\_Type}!TCR@{TCR}}
\index{TCR@{TCR}!ITM\_Type@{ITM\_Type}}
\subsubsection{\texorpdfstring{TCR}{TCR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint32\+\_\+t T\+CR}

Offset\+: 0x\+E80 (R/W) I\+TM Trace Control Register \mbox{\Hypertarget{struct_i_t_m___type_aa6530efad3a727fb3cc8f509403b9948}\label{struct_i_t_m___type_aa6530efad3a727fb3cc8f509403b9948}} 
\index{ITM\_Type@{ITM\_Type}!TER@{TER}}
\index{TER@{TER}!ITM\_Type@{ITM\_Type}}
\subsubsection{\texorpdfstring{TER}{TER}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint32\+\_\+t T\+ER}

Offset\+: 0x\+E00 (R/W) I\+TM Trace Enable Register \mbox{\Hypertarget{struct_i_t_m___type_afe5e266862734ca1082ceddff7180688}\label{struct_i_t_m___type_afe5e266862734ca1082ceddff7180688}} 
\index{ITM\_Type@{ITM\_Type}!TPR@{TPR}}
\index{TPR@{TPR}!ITM\_Type@{ITM\_Type}}
\subsubsection{\texorpdfstring{TPR}{TPR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint32\+\_\+t T\+PR}

Offset\+: 0x\+E40 (R/W) I\+TM Trace Privilege Register \mbox{\Hypertarget{struct_i_t_m___type_ae93660eefe2482a8564fae9a1ca39739}\label{struct_i_t_m___type_ae93660eefe2482a8564fae9a1ca39739}} 
\index{ITM\_Type@{ITM\_Type}!u16@{u16}}
\index{u16@{u16}!ITM\_Type@{ITM\_Type}}
\subsubsection{\texorpdfstring{u16}{u16}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+OM uint16\+\_\+t u16}

Offset\+: 0x000 ( /W) I\+TM Stimulus Port 16-\/bit \mbox{\Hypertarget{struct_i_t_m___type_ae89dd50f788f12863c681fba1a5b60d1}\label{struct_i_t_m___type_ae89dd50f788f12863c681fba1a5b60d1}} 
\index{ITM\_Type@{ITM\_Type}!u32@{u32}}
\index{u32@{u32}!ITM\_Type@{ITM\_Type}}
\subsubsection{\texorpdfstring{u32}{u32}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+OM uint32\+\_\+t u32}

Offset\+: 0x000 ( /W) I\+TM Stimulus Port 32-\/bit \mbox{\Hypertarget{struct_i_t_m___type_a4c0550e859d614c607bd4b575f05425c}\label{struct_i_t_m___type_a4c0550e859d614c607bd4b575f05425c}} 
\index{ITM\_Type@{ITM\_Type}!u8@{u8}}
\index{u8@{u8}!ITM\_Type@{ITM\_Type}}
\subsubsection{\texorpdfstring{u8}{u8}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+OM uint8\+\_\+t u8}

Offset\+: 0x000 ( /W) I\+TM Stimulus Port 8-\/bit 

The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
C\+M\+S\+I\+S/\mbox{\hyperlink{core__armv81mml_8h}{core\+\_\+armv81mml.\+h}}\item 
C\+M\+S\+I\+S/\mbox{\hyperlink{core__armv8mml_8h}{core\+\_\+armv8mml.\+h}}\end{DoxyCompactItemize}
