

================================================================
== Vitis HLS Report for 'stencil'
================================================================
* Date:           Sat Apr  5 07:27:11 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        hls_prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.441 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    39070|    39070|  0.195 ms|  0.195 ms|  39071|  39071|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------+------------------------------------------------+---------+---------+----------+----------+-------+-------+---------+
        |                                                           |                                                |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
        |                          Instance                         |                     Module                     |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
        +-----------------------------------------------------------+------------------------------------------------+---------+---------+----------+----------+-------+-------+---------+
        |grp_stencil_Pipeline_stencil_label1_stencil_label2_fu_132  |stencil_Pipeline_stencil_label1_stencil_label2  |    39064|    39064|  0.195 ms|  0.195 ms|  39064|  39064|       no|
        +-----------------------------------------------------------+------------------------------------------------+---------+---------+----------+----------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        -|        -|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    27|      537|      878|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      100|    -|
|Register             |        -|     -|      296|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|    27|      833|      978|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------+------------------------------------------------+---------+----+-----+-----+-----+
    |                          Instance                         |                     Module                     | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------------------------------+------------------------------------------------+---------+----+-----+-----+-----+
    |grp_stencil_Pipeline_stencil_label1_stencil_label2_fu_132  |stencil_Pipeline_stencil_label1_stencil_label2  |        0|  27|  537|  878|    0|
    +-----------------------------------------------------------+------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                      |                                                |        0|  27|  537|  878|    0|
    +-----------------------------------------------------------+------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |ap_NS_fsm        |  43|          8|    1|          8|
    |filter_address0  |  31|          6|    4|         24|
    |filter_address1  |  26|          5|    4|         20|
    +-----------------+----+-----------+-----+-----------+
    |Total            | 100|         19|    9|         52|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------+----+----+-----+-----------+
    |                                  Name                                  | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                               |   7|   0|    7|          0|
    |filter_load_1_reg_171                                                   |  32|   0|   32|          0|
    |filter_load_2_reg_176                                                   |  32|   0|   32|          0|
    |filter_load_3_reg_191                                                   |  32|   0|   32|          0|
    |filter_load_4_reg_196                                                   |  32|   0|   32|          0|
    |filter_load_5_reg_211                                                   |  32|   0|   32|          0|
    |filter_load_6_reg_216                                                   |  32|   0|   32|          0|
    |filter_load_7_reg_231                                                   |  32|   0|   32|          0|
    |filter_load_8_reg_236                                                   |  32|   0|   32|          0|
    |filter_load_reg_156                                                     |  32|   0|   32|          0|
    |grp_stencil_Pipeline_stencil_label1_stencil_label2_fu_132_ap_start_reg  |   1|   0|    1|          0|
    +------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                   | 296|   0|  296|          0|
    +------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|       stencil|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|       stencil|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|       stencil|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|       stencil|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|       stencil|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|       stencil|  return value|
|orig_address0    |  out|   13|   ap_memory|          orig|         array|
|orig_ce0         |  out|    1|   ap_memory|          orig|         array|
|orig_q0          |   in|   32|   ap_memory|          orig|         array|
|orig_address1    |  out|   13|   ap_memory|          orig|         array|
|orig_ce1         |  out|    1|   ap_memory|          orig|         array|
|orig_q1          |   in|   32|   ap_memory|          orig|         array|
|sol_address0     |  out|   13|   ap_memory|           sol|         array|
|sol_ce0          |  out|    1|   ap_memory|           sol|         array|
|sol_we0          |  out|    1|   ap_memory|           sol|         array|
|sol_d0           |  out|   32|   ap_memory|           sol|         array|
|filter_address0  |  out|    4|   ap_memory|        filter|         array|
|filter_ce0       |  out|    1|   ap_memory|        filter|         array|
|filter_q0        |   in|   32|   ap_memory|        filter|         array|
|filter_address1  |  out|    4|   ap_memory|        filter|         array|
|filter_ce1       |  out|    1|   ap_memory|        filter|         array|
|filter_q1        |   in|   32|   ap_memory|        filter|         array|
+-----------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.69>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%filter_addr = getelementptr i32 %filter, i64 0, i64 0" [stencil.c:12]   --->   Operation 8 'getelementptr' 'filter_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [2/2] (0.69ns)   --->   "%filter_load = load i4 %filter_addr" [stencil.c:12]   --->   Operation 9 'load' 'filter_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 2 <SV = 1> <Delay = 0.69>
ST_2 : Operation 10 [1/2] (0.69ns)   --->   "%filter_load = load i4 %filter_addr" [stencil.c:12]   --->   Operation 10 'load' 'filter_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%filter_addr_1 = getelementptr i32 %filter, i64 0, i64 1" [stencil.c:12]   --->   Operation 11 'getelementptr' 'filter_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [2/2] (0.69ns)   --->   "%filter_load_1 = load i4 %filter_addr_1" [stencil.c:12]   --->   Operation 12 'load' 'filter_load_1' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%filter_addr_2 = getelementptr i32 %filter, i64 0, i64 2" [stencil.c:12]   --->   Operation 13 'getelementptr' 'filter_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [2/2] (0.69ns)   --->   "%filter_load_2 = load i4 %filter_addr_2" [stencil.c:12]   --->   Operation 14 'load' 'filter_load_2' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 3 <SV = 2> <Delay = 0.69>
ST_3 : Operation 15 [1/2] (0.69ns)   --->   "%filter_load_1 = load i4 %filter_addr_1" [stencil.c:12]   --->   Operation 15 'load' 'filter_load_1' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 16 [1/2] (0.69ns)   --->   "%filter_load_2 = load i4 %filter_addr_2" [stencil.c:12]   --->   Operation 16 'load' 'filter_load_2' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%filter_addr_3 = getelementptr i32 %filter, i64 0, i64 3" [stencil.c:12]   --->   Operation 17 'getelementptr' 'filter_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [2/2] (0.69ns)   --->   "%filter_load_3 = load i4 %filter_addr_3" [stencil.c:12]   --->   Operation 18 'load' 'filter_load_3' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%filter_addr_4 = getelementptr i32 %filter, i64 0, i64 4" [stencil.c:12]   --->   Operation 19 'getelementptr' 'filter_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [2/2] (0.69ns)   --->   "%filter_load_4 = load i4 %filter_addr_4" [stencil.c:12]   --->   Operation 20 'load' 'filter_load_4' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 4 <SV = 3> <Delay = 0.69>
ST_4 : Operation 21 [1/2] (0.69ns)   --->   "%filter_load_3 = load i4 %filter_addr_3" [stencil.c:12]   --->   Operation 21 'load' 'filter_load_3' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 22 [1/2] (0.69ns)   --->   "%filter_load_4 = load i4 %filter_addr_4" [stencil.c:12]   --->   Operation 22 'load' 'filter_load_4' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%filter_addr_5 = getelementptr i32 %filter, i64 0, i64 5" [stencil.c:12]   --->   Operation 23 'getelementptr' 'filter_addr_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 24 [2/2] (0.69ns)   --->   "%filter_load_5 = load i4 %filter_addr_5" [stencil.c:12]   --->   Operation 24 'load' 'filter_load_5' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%filter_addr_6 = getelementptr i32 %filter, i64 0, i64 6" [stencil.c:12]   --->   Operation 25 'getelementptr' 'filter_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [2/2] (0.69ns)   --->   "%filter_load_6 = load i4 %filter_addr_6" [stencil.c:12]   --->   Operation 26 'load' 'filter_load_6' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 5 <SV = 4> <Delay = 0.69>
ST_5 : Operation 27 [1/2] (0.69ns)   --->   "%filter_load_5 = load i4 %filter_addr_5" [stencil.c:12]   --->   Operation 27 'load' 'filter_load_5' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 28 [1/2] (0.69ns)   --->   "%filter_load_6 = load i4 %filter_addr_6" [stencil.c:12]   --->   Operation 28 'load' 'filter_load_6' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%filter_addr_7 = getelementptr i32 %filter, i64 0, i64 7" [stencil.c:12]   --->   Operation 29 'getelementptr' 'filter_addr_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 30 [2/2] (0.69ns)   --->   "%filter_load_7 = load i4 %filter_addr_7" [stencil.c:12]   --->   Operation 30 'load' 'filter_load_7' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%filter_addr_8 = getelementptr i32 %filter, i64 0, i64 8" [stencil.c:12]   --->   Operation 31 'getelementptr' 'filter_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 32 [2/2] (0.69ns)   --->   "%filter_load_8 = load i4 %filter_addr_8" [stencil.c:12]   --->   Operation 32 'load' 'filter_load_8' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 6 <SV = 5> <Delay = 0.69>
ST_6 : Operation 33 [1/2] (0.69ns)   --->   "%filter_load_7 = load i4 %filter_addr_7" [stencil.c:12]   --->   Operation 33 'load' 'filter_load_7' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_6 : Operation 34 [1/2] (0.69ns)   --->   "%filter_load_8 = load i4 %filter_addr_8" [stencil.c:12]   --->   Operation 34 'load' 'filter_load_8' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_6 : Operation 35 [2/2] (0.00ns)   --->   "%call_ln12 = call void @stencil_Pipeline_stencil_label1_stencil_label2, i32 %orig, i32 %filter_load, i32 %filter_load_1, i32 %filter_load_2, i32 %filter_load_3, i32 %filter_load_4, i32 %filter_load_5, i32 %filter_load_6, i32 %filter_load_7, i32 %filter_load_8, i32 %sol" [stencil.c:12]   --->   Operation 35 'call' 'call_ln12' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 36 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [stencil.c:3]   --->   Operation 36 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %orig, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %orig"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sol, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %sol"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %filter, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %filter"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 43 [1/2] (0.00ns)   --->   "%call_ln12 = call void @stencil_Pipeline_stencil_label1_stencil_label2, i32 %orig, i32 %filter_load, i32 %filter_load_1, i32 %filter_load_2, i32 %filter_load_3, i32 %filter_load_4, i32 %filter_load_5, i32 %filter_load_6, i32 %filter_load_7, i32 %filter_load_8, i32 %sol" [stencil.c:12]   --->   Operation 43 'call' 'call_ln12' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 44 [1/1] (0.00ns)   --->   "%ret_ln19 = ret" [stencil.c:19]   --->   Operation 44 'ret' 'ret_ln19' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ orig]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ sol]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ filter]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
filter_addr       (getelementptr) [ 00100000]
filter_load       (load         ) [ 00011111]
filter_addr_1     (getelementptr) [ 00010000]
filter_addr_2     (getelementptr) [ 00010000]
filter_load_1     (load         ) [ 00001111]
filter_load_2     (load         ) [ 00001111]
filter_addr_3     (getelementptr) [ 00001000]
filter_addr_4     (getelementptr) [ 00001000]
filter_load_3     (load         ) [ 00000111]
filter_load_4     (load         ) [ 00000111]
filter_addr_5     (getelementptr) [ 00000100]
filter_addr_6     (getelementptr) [ 00000100]
filter_load_5     (load         ) [ 00000011]
filter_load_6     (load         ) [ 00000011]
filter_addr_7     (getelementptr) [ 00000010]
filter_addr_8     (getelementptr) [ 00000010]
filter_load_7     (load         ) [ 00000001]
filter_load_8     (load         ) [ 00000001]
spectopmodule_ln3 (spectopmodule) [ 00000000]
specinterface_ln0 (specinterface) [ 00000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000]
specinterface_ln0 (specinterface) [ 00000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000]
specinterface_ln0 (specinterface) [ 00000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000]
call_ln12         (call         ) [ 00000000]
ret_ln19          (ret          ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="orig">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="orig"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sol">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sol"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="filter">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filter"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stencil_Pipeline_stencil_label1_stencil_label2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="filter_addr_gep_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="32" slack="0"/>
<pin id="44" dir="0" index="1" bw="1" slack="0"/>
<pin id="45" dir="0" index="2" bw="1" slack="0"/>
<pin id="46" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filter_addr/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="grp_access_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="4" slack="0"/>
<pin id="52" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="53" dir="0" index="2" bw="0" slack="0"/>
<pin id="64" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="65" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="66" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="54" dir="1" index="3" bw="32" slack="0"/>
<pin id="67" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="filter_load/1 filter_load_1/2 filter_load_2/2 filter_load_3/3 filter_load_4/3 filter_load_5/4 filter_load_6/4 filter_load_7/5 filter_load_8/5 "/>
</bind>
</comp>

<comp id="56" class="1004" name="filter_addr_1_gep_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="1" slack="0"/>
<pin id="59" dir="0" index="2" bw="1" slack="0"/>
<pin id="60" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filter_addr_1/2 "/>
</bind>
</comp>

<comp id="69" class="1004" name="filter_addr_2_gep_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="32" slack="0"/>
<pin id="71" dir="0" index="1" bw="1" slack="0"/>
<pin id="72" dir="0" index="2" bw="3" slack="0"/>
<pin id="73" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filter_addr_2/2 "/>
</bind>
</comp>

<comp id="78" class="1004" name="filter_addr_3_gep_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="3" slack="0"/>
<pin id="82" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filter_addr_3/3 "/>
</bind>
</comp>

<comp id="87" class="1004" name="filter_addr_4_gep_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="32" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="0" index="2" bw="4" slack="0"/>
<pin id="91" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filter_addr_4/3 "/>
</bind>
</comp>

<comp id="96" class="1004" name="filter_addr_5_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="4" slack="0"/>
<pin id="100" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filter_addr_5/4 "/>
</bind>
</comp>

<comp id="105" class="1004" name="filter_addr_6_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="4" slack="0"/>
<pin id="109" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filter_addr_6/4 "/>
</bind>
</comp>

<comp id="114" class="1004" name="filter_addr_7_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="4" slack="0"/>
<pin id="118" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filter_addr_7/5 "/>
</bind>
</comp>

<comp id="123" class="1004" name="filter_addr_8_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="5" slack="0"/>
<pin id="127" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filter_addr_8/5 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_stencil_Pipeline_stencil_label1_stencil_label2_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="0" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="0" index="2" bw="32" slack="4"/>
<pin id="136" dir="0" index="3" bw="32" slack="3"/>
<pin id="137" dir="0" index="4" bw="32" slack="3"/>
<pin id="138" dir="0" index="5" bw="32" slack="2"/>
<pin id="139" dir="0" index="6" bw="32" slack="2"/>
<pin id="140" dir="0" index="7" bw="32" slack="1"/>
<pin id="141" dir="0" index="8" bw="32" slack="1"/>
<pin id="142" dir="0" index="9" bw="32" slack="0"/>
<pin id="143" dir="0" index="10" bw="32" slack="0"/>
<pin id="144" dir="0" index="11" bw="32" slack="0"/>
<pin id="145" dir="1" index="12" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln12/6 "/>
</bind>
</comp>

<comp id="151" class="1005" name="filter_addr_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="4" slack="1"/>
<pin id="153" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="filter_addr "/>
</bind>
</comp>

<comp id="156" class="1005" name="filter_load_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="4"/>
<pin id="158" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="filter_load "/>
</bind>
</comp>

<comp id="161" class="1005" name="filter_addr_1_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="4" slack="1"/>
<pin id="163" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="filter_addr_1 "/>
</bind>
</comp>

<comp id="166" class="1005" name="filter_addr_2_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="4" slack="1"/>
<pin id="168" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="filter_addr_2 "/>
</bind>
</comp>

<comp id="171" class="1005" name="filter_load_1_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="3"/>
<pin id="173" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="filter_load_1 "/>
</bind>
</comp>

<comp id="176" class="1005" name="filter_load_2_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="3"/>
<pin id="178" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="filter_load_2 "/>
</bind>
</comp>

<comp id="181" class="1005" name="filter_addr_3_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="4" slack="1"/>
<pin id="183" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="filter_addr_3 "/>
</bind>
</comp>

<comp id="186" class="1005" name="filter_addr_4_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="4" slack="1"/>
<pin id="188" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="filter_addr_4 "/>
</bind>
</comp>

<comp id="191" class="1005" name="filter_load_3_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="2"/>
<pin id="193" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="filter_load_3 "/>
</bind>
</comp>

<comp id="196" class="1005" name="filter_load_4_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="2"/>
<pin id="198" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="filter_load_4 "/>
</bind>
</comp>

<comp id="201" class="1005" name="filter_addr_5_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="4" slack="1"/>
<pin id="203" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="filter_addr_5 "/>
</bind>
</comp>

<comp id="206" class="1005" name="filter_addr_6_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="4" slack="1"/>
<pin id="208" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="filter_addr_6 "/>
</bind>
</comp>

<comp id="211" class="1005" name="filter_load_5_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="1"/>
<pin id="213" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="filter_load_5 "/>
</bind>
</comp>

<comp id="216" class="1005" name="filter_load_6_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="1"/>
<pin id="218" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="filter_load_6 "/>
</bind>
</comp>

<comp id="221" class="1005" name="filter_addr_7_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="4" slack="1"/>
<pin id="223" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="filter_addr_7 "/>
</bind>
</comp>

<comp id="226" class="1005" name="filter_addr_8_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="4" slack="1"/>
<pin id="228" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="filter_addr_8 "/>
</bind>
</comp>

<comp id="231" class="1005" name="filter_load_7_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="1"/>
<pin id="233" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="filter_load_7 "/>
</bind>
</comp>

<comp id="236" class="1005" name="filter_load_8_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="1"/>
<pin id="238" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="filter_load_8 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="4" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="48"><net_src comp="6" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="49"><net_src comp="6" pin="0"/><net_sink comp="42" pin=2"/></net>

<net id="55"><net_src comp="42" pin="3"/><net_sink comp="50" pin=0"/></net>

<net id="61"><net_src comp="4" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="6" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="63"><net_src comp="8" pin="0"/><net_sink comp="56" pin=2"/></net>

<net id="68"><net_src comp="56" pin="3"/><net_sink comp="50" pin=2"/></net>

<net id="74"><net_src comp="4" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="75"><net_src comp="6" pin="0"/><net_sink comp="69" pin=1"/></net>

<net id="76"><net_src comp="10" pin="0"/><net_sink comp="69" pin=2"/></net>

<net id="77"><net_src comp="69" pin="3"/><net_sink comp="50" pin=0"/></net>

<net id="83"><net_src comp="4" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="6" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="85"><net_src comp="12" pin="0"/><net_sink comp="78" pin=2"/></net>

<net id="86"><net_src comp="78" pin="3"/><net_sink comp="50" pin=0"/></net>

<net id="92"><net_src comp="4" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="6" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="94"><net_src comp="14" pin="0"/><net_sink comp="87" pin=2"/></net>

<net id="95"><net_src comp="87" pin="3"/><net_sink comp="50" pin=2"/></net>

<net id="101"><net_src comp="4" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="6" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="103"><net_src comp="16" pin="0"/><net_sink comp="96" pin=2"/></net>

<net id="104"><net_src comp="96" pin="3"/><net_sink comp="50" pin=0"/></net>

<net id="110"><net_src comp="4" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="6" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="112"><net_src comp="18" pin="0"/><net_sink comp="105" pin=2"/></net>

<net id="113"><net_src comp="105" pin="3"/><net_sink comp="50" pin=2"/></net>

<net id="119"><net_src comp="4" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="6" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="121"><net_src comp="20" pin="0"/><net_sink comp="114" pin=2"/></net>

<net id="122"><net_src comp="114" pin="3"/><net_sink comp="50" pin=0"/></net>

<net id="128"><net_src comp="4" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="6" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="130"><net_src comp="22" pin="0"/><net_sink comp="123" pin=2"/></net>

<net id="131"><net_src comp="123" pin="3"/><net_sink comp="50" pin=2"/></net>

<net id="146"><net_src comp="24" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="147"><net_src comp="0" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="148"><net_src comp="50" pin="3"/><net_sink comp="132" pin=9"/></net>

<net id="149"><net_src comp="50" pin="7"/><net_sink comp="132" pin=10"/></net>

<net id="150"><net_src comp="2" pin="0"/><net_sink comp="132" pin=11"/></net>

<net id="154"><net_src comp="42" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="155"><net_src comp="151" pin="1"/><net_sink comp="50" pin=0"/></net>

<net id="159"><net_src comp="50" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="160"><net_src comp="156" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="164"><net_src comp="56" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="165"><net_src comp="161" pin="1"/><net_sink comp="50" pin=2"/></net>

<net id="169"><net_src comp="69" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="170"><net_src comp="166" pin="1"/><net_sink comp="50" pin=0"/></net>

<net id="174"><net_src comp="50" pin="7"/><net_sink comp="171" pin=0"/></net>

<net id="175"><net_src comp="171" pin="1"/><net_sink comp="132" pin=3"/></net>

<net id="179"><net_src comp="50" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="180"><net_src comp="176" pin="1"/><net_sink comp="132" pin=4"/></net>

<net id="184"><net_src comp="78" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="185"><net_src comp="181" pin="1"/><net_sink comp="50" pin=0"/></net>

<net id="189"><net_src comp="87" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="50" pin=2"/></net>

<net id="194"><net_src comp="50" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="195"><net_src comp="191" pin="1"/><net_sink comp="132" pin=5"/></net>

<net id="199"><net_src comp="50" pin="7"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="132" pin=6"/></net>

<net id="204"><net_src comp="96" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="50" pin=0"/></net>

<net id="209"><net_src comp="105" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="50" pin=2"/></net>

<net id="214"><net_src comp="50" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="132" pin=7"/></net>

<net id="219"><net_src comp="50" pin="7"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="132" pin=8"/></net>

<net id="224"><net_src comp="114" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="50" pin=0"/></net>

<net id="229"><net_src comp="123" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="50" pin=2"/></net>

<net id="234"><net_src comp="50" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="132" pin=9"/></net>

<net id="239"><net_src comp="50" pin="7"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="132" pin=10"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: sol | {6 7 }
 - Input state : 
	Port: stencil : orig | {6 7 }
	Port: stencil : filter | {1 2 3 4 5 6 }
  - Chain level:
	State 1
		filter_load : 1
	State 2
		filter_load_1 : 1
		filter_load_2 : 1
	State 3
		filter_load_3 : 1
		filter_load_4 : 1
	State 4
		filter_load_5 : 1
		filter_load_6 : 1
	State 5
		filter_load_7 : 1
		filter_load_8 : 1
	State 6
		call_ln12 : 1
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------------------|---------|---------|---------|---------|
| Operation|                      Functional Unit                      |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_stencil_Pipeline_stencil_label1_stencil_label2_fu_132 |    27   | 1.58848 |   972   |   800   |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                           |    27   | 1.58848 |   972   |   800   |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|filter_addr_1_reg_161|    4   |
|filter_addr_2_reg_166|    4   |
|filter_addr_3_reg_181|    4   |
|filter_addr_4_reg_186|    4   |
|filter_addr_5_reg_201|    4   |
|filter_addr_6_reg_206|    4   |
|filter_addr_7_reg_221|    4   |
|filter_addr_8_reg_226|    4   |
| filter_addr_reg_151 |    4   |
|filter_load_1_reg_171|   32   |
|filter_load_2_reg_176|   32   |
|filter_load_3_reg_191|   32   |
|filter_load_4_reg_196|   32   |
|filter_load_5_reg_211|   32   |
|filter_load_6_reg_216|   32   |
|filter_load_7_reg_231|   32   |
|filter_load_8_reg_236|   32   |
| filter_load_reg_156 |   32   |
+---------------------+--------+
|        Total        |   324  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------------------------------------|------|------|------|--------||---------||---------|
|                            Comp                           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------------------------------------|------|------|------|--------||---------||---------|
|                      grp_access_fu_50                     |  p0  |  10  |   4  |   40   ||    54   |
|                      grp_access_fu_50                     |  p2  |   8  |   0  |    0   ||    43   |
| grp_stencil_Pipeline_stencil_label1_stencil_label2_fu_132 |  p9  |   2  |  32  |   64   ||    9    |
| grp_stencil_Pipeline_stencil_label1_stencil_label2_fu_132 |  p10 |   2  |  32  |   64   ||    9    |
|-----------------------------------------------------------|------|------|------|--------||---------||---------|
|                           Total                           |      |      |      |   168  || 1.97548 ||   115   |
|-----------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   27   |    1   |   972  |   800  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   115  |
|  Register |    -   |    -   |   324  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   27   |    3   |  1296  |   915  |
+-----------+--------+--------+--------+--------+
