#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue Jan  9 17:45:02 2024
# Process ID: 15604
# Current directory: C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15476 C:\Users\catia\Rui\MSc_Dissertation\SoC\RVfpgaXilinxIntercon\RVfpga_test\RVfpga_test.xpr
# Log file: C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/vivado.log
# Journal file: C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test\vivado.jou
# Running On: DESKTOP-8GAVNOH, OS: Windows, CPU Frequency: 2419 MHz, CPU Physical cores: 4, Host memory: 16705 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.xpr
reset_run synth_1
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
open_bd_design {C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/interconnect/interconnect.bd}
launch_simulation
source testbench.tcl
run all
close_sim
launch_simulation
launch_simulation
source testbench.tcl
run all
add_bp {C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv} 123
run all
add_bp {C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv} 132
run all
relaunch_sim
add_bp {C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv} 125
run all
add_bp {C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv} 127
run all
add_bp {C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv} 129
run all
run all
add_bp {C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv} 134
run all
remove_bps -file {C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv} -line 132
remove_bps -file {C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv} -line 123
remove_bps -file {C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv} -line 125
remove_bps -file {C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv} -line 127
remove_bps -file {C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv} -line 129
add_bp {C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv} 127
add_bp {C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv} 140
run all
restart
run all
add_bp {C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv} 129
run all
run all
step
relaunch_sim
run all
step
run all
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
add_bp {C:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_pkg.sv} 1693
run all
step
step
step
add_bp {C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv} 135
run all
remove_bps -file {C:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_pkg.sv} -line 1693
run all
restart
run all
run all
run all
open_bd_design {C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/interconnect/interconnect.bd}
relaunch_sim
step
run all
run all
open_run synth_1 -name synth_1
close_sim
launch_simulation
source testbench.tcl
run all
run all
relaunch_sim
run all
run all
run all
run all
current_wave_config {Untitled 3}
add_wave {{/testbench/UUT/swervolf/intercon/interconnect_i/axi_vip_0/M_AXI}} 
run all
remove_bps -file {C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv} -line 127
remove_bps -file {C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv} -line 129
remove_bps -file {C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv} -line 134
remove_bps -file {C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv} -line 135
remove_bps -file {C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv} -line 140
relaunch_sim
run all
open_bd_design {C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/interconnect/interconnect.bd}
startgroup
set_property CONFIG.PROTOCOL {AXI4} [get_bd_cells axi_vip_0]
endgroup
reset_run interconnect_axi_vip_0_0_synth_1
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_sim
launch_simulation
set_property CONFIG.FREQ_HZ 50000000 [get_bd_ports clk]
generate_target all [get_files  C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/interconnect/interconnect.bd]
catch { config_ip_cache -export [get_ips -all interconnect_xbar_0] }
catch { config_ip_cache -export [get_ips -all interconnect_axi_vip_0_0] }
catch { config_ip_cache -export [get_ips -all interconnect_s00_data_fifo_0] }
catch { config_ip_cache -export [get_ips -all interconnect_s01_data_fifo_0] }
catch { config_ip_cache -export [get_ips -all interconnect_s02_data_fifo_0] }
catch { config_ip_cache -export [get_ips -all interconnect_s03_data_fifo_0] }
catch { config_ip_cache -export [get_ips -all interconnect_s04_data_fifo_0] }
export_ip_user_files -of_objects [get_files C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/interconnect/interconnect.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/interconnect/interconnect.bd]
launch_runs interconnect_xbar_0_synth_1 interconnect_axi_vip_0_0_synth_1 interconnect_s00_data_fifo_0_synth_1 interconnect_s01_data_fifo_0_synth_1 interconnect_s02_data_fifo_0_synth_1 interconnect_s03_data_fifo_0_synth_1 interconnect_s04_data_fifo_0_synth_1 -jobs 4
wait_on_run interconnect_xbar_0_synth_1
wait_on_run interconnect_axi_vip_0_0_synth_1
wait_on_run interconnect_s00_data_fifo_0_synth_1
wait_on_run interconnect_s01_data_fifo_0_synth_1
wait_on_run interconnect_s02_data_fifo_0_synth_1
wait_on_run interconnect_s03_data_fifo_0_synth_1
wait_on_run interconnect_s04_data_fifo_0_synth_1
export_simulation -of_objects [get_files C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/interconnect/interconnect.bd] -directory C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files -ipstatic_source_dir C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/compile_simlib/modelsim} {questa=C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/compile_simlib/questa} {riviera=C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/compile_simlib/riviera} {activehdl=C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
open_bd_design {C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/accel/accel.bd}
set_property CONFIG.FREQ_HZ 50000000 [get_bd_ports clk]
set_property -dict [list CONFIG.ADDR_WIDTH 7] [get_bd_intf_ports accel_ctrl]
generate_target all [get_files  C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/accel/accel.bd]
export_ip_user_files -of_objects [get_files C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/accel/accel.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/accel/accel.bd]
export_simulation -of_objects [get_files C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/accel/accel.bd] -directory C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files -ipstatic_source_dir C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/compile_simlib/modelsim} {questa=C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/compile_simlib/questa} {riviera=C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/compile_simlib/riviera} {activehdl=C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:ahblite_axi_bridge:3.0 ahblite_axi_bridge_0
endgroup
delete_bd_objs [get_bd_cells ahblite_axi_bridge_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0
endgroup
set_property CONFIG.NUM_MI {1} [get_bd_cells axi_interconnect_0]
delete_bd_objs [get_bd_cells axi_interconnect_0]
generate_target all [get_files  C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/accel/accel.bd]
export_ip_user_files -of_objects [get_files C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/accel/accel.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/accel/accel.bd]
export_simulation -of_objects [get_files C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/accel/accel.bd] -directory C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files -ipstatic_source_dir C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/compile_simlib/modelsim} {questa=C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/compile_simlib/questa} {riviera=C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/compile_simlib/riviera} {activehdl=C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
regenerate_bd_layout
current_bd_design [get_bd_designs interconnect]
set_property -dict [list CONFIG.ADDR_WIDTH 7 CONFIG.DATA_WIDTH 32 CONFIG.NUM_READ_OUTSTANDING 1 CONFIG.NUM_WRITE_OUTSTANDING 1 CONFIG.PROTOCOL AXI4LITE] [get_bd_intf_ports accel_ctrl]
current_bd_design [get_bd_designs accel]
current_bd_design [get_bd_designs interconnect]
regenerate_bd_layout
generate_target all [get_files  C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/interconnect/interconnect.bd]
catch { config_ip_cache -export [get_ips -all interconnect_s00_data_fifo_0] }
catch { config_ip_cache -export [get_ips -all interconnect_s01_data_fifo_0] }
catch { config_ip_cache -export [get_ips -all interconnect_s02_data_fifo_0] }
catch { config_ip_cache -export [get_ips -all interconnect_s03_data_fifo_0] }
catch { config_ip_cache -export [get_ips -all interconnect_s04_data_fifo_0] }
catch { config_ip_cache -export [get_ips -all interconnect_auto_ds_0] }
catch { config_ip_cache -export [get_ips -all interconnect_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/interconnect/interconnect.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/interconnect/interconnect.bd]
launch_runs interconnect_auto_ds_0_synth_1 interconnect_auto_pc_0_synth_1 -jobs 4
wait_on_run interconnect_auto_ds_0_synth_1
wait_on_run interconnect_auto_pc_0_synth_1
export_simulation -of_objects [get_files C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/interconnect/interconnect.bd] -directory C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files -ipstatic_source_dir C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/compile_simlib/modelsim} {questa=C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/compile_simlib/questa} {riviera=C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/compile_simlib/riviera} {activehdl=C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.ADDR_WIDTH 7] [get_bd_intf_ports accel_ctrl]
generate_target all [get_files  C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/interconnect/interconnect.bd]
catch { config_ip_cache -export [get_ips -all interconnect_s00_data_fifo_0] }
catch { config_ip_cache -export [get_ips -all interconnect_s01_data_fifo_0] }
catch { config_ip_cache -export [get_ips -all interconnect_s02_data_fifo_0] }
catch { config_ip_cache -export [get_ips -all interconnect_s03_data_fifo_0] }
catch { config_ip_cache -export [get_ips -all interconnect_s04_data_fifo_0] }
catch { config_ip_cache -export [get_ips -all interconnect_auto_ds_0] }
catch { config_ip_cache -export [get_ips -all interconnect_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/interconnect/interconnect.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/interconnect/interconnect.bd]
launch_runs interconnect_auto_ds_0_synth_1 -jobs 4
wait_on_run interconnect_auto_ds_0_synth_1
export_simulation -of_objects [get_files C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/interconnect/interconnect.bd] -directory C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files -ipstatic_source_dir C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/compile_simlib/modelsim} {questa=C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/compile_simlib/questa} {riviera=C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/compile_simlib/riviera} {activehdl=C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
startgroup
endgroup
set_property -dict [list CONFIG.ADDR_WIDTH 32] [get_bd_intf_ports accel_ctrl]
set_property range 128 [get_bd_addr_segs {axi_vip_0/Master_AXI/SEG_accel_ctrl_Reg}]
set_property range 128 [get_bd_addr_segs {accel_mem/SEG_accel_ctrl_Reg}]
set_property range 128 [get_bd_addr_segs {ifu/SEG_accel_ctrl_Reg}]
set_property range 128 [get_bd_addr_segs {lsu/SEG_accel_ctrl_Reg}]
set_property range 128 [get_bd_addr_segs {sb/SEG_accel_ctrl_Reg}]
set_property -dict [list CONFIG.ADDR_WIDTH 7] [get_bd_intf_ports accel_ctrl]
generate_target all [get_files  C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/interconnect/interconnect.bd]
set_property -dict [list CONFIG.ADDR_WIDTH 32] [get_bd_intf_ports accel_ctrl]
generate_target all [get_files  C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/interconnect/interconnect.bd]
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
generate_target all [get_files  C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/interconnect/interconnect.bd]
set_property range 4K [get_bd_addr_segs {axi_vip_0/Master_AXI/SEG_accel_ctrl_Reg}]
set_property range 4K [get_bd_addr_segs {accel_mem/SEG_accel_ctrl_Reg}]
set_property range 4K [get_bd_addr_segs {ifu/SEG_accel_ctrl_Reg}]
set_property range 4K [get_bd_addr_segs {lsu/SEG_accel_ctrl_Reg}]
set_property range 4K [get_bd_addr_segs {sb/SEG_accel_ctrl_Reg}]
generate_target all [get_files  C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/interconnect/interconnect.bd]
catch { config_ip_cache -export [get_ips -all interconnect_xbar_0] }
catch { config_ip_cache -export [get_ips -all interconnect_s00_data_fifo_0] }
catch { config_ip_cache -export [get_ips -all interconnect_s01_data_fifo_0] }
catch { config_ip_cache -export [get_ips -all interconnect_s02_data_fifo_0] }
catch { config_ip_cache -export [get_ips -all interconnect_s03_data_fifo_0] }
catch { config_ip_cache -export [get_ips -all interconnect_s04_data_fifo_0] }
catch { config_ip_cache -export [get_ips -all interconnect_auto_ds_0] }
catch { config_ip_cache -export [get_ips -all interconnect_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/interconnect/interconnect.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/interconnect/interconnect.bd]
launch_runs interconnect_xbar_0_synth_1 interconnect_auto_ds_0_synth_1 interconnect_auto_pc_0_synth_1 -jobs 4
wait_on_run interconnect_xbar_0_synth_1
wait_on_run interconnect_auto_ds_0_synth_1
wait_on_run interconnect_auto_pc_0_synth_1
export_simulation -of_objects [get_files C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/interconnect/interconnect.bd] -directory C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files -ipstatic_source_dir C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/compile_simlib/modelsim} {questa=C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/compile_simlib/questa} {riviera=C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/compile_simlib/riviera} {activehdl=C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target all [get_files  C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/interconnect/interconnect.bd]
export_ip_user_files -of_objects [get_files C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/interconnect/interconnect.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/interconnect/interconnect.bd]
export_simulation -of_objects [get_files C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/interconnect/interconnect.bd] -directory C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files -ipstatic_source_dir C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/compile_simlib/modelsim} {questa=C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/compile_simlib/questa} {riviera=C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/compile_simlib/riviera} {activehdl=C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
open_bd_design {C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/interconnect/interconnect.bd}
make_wrapper -files [get_files C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/interconnect/interconnect.bd] -top
add_files -norecurse c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/interconnect/hdl/interconnect_wrapper.v
update_compile_order -fileset sources_1
make_wrapper -files [get_files C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/accel/accel.bd] -top
add_files -norecurse c:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.gen/sources_1/bd/accel/hdl/accel_wrapper.v
update_compile_order -fileset sources_1
current_bd_design [get_bd_designs accel]
current_bd_design [get_bd_designs interconnect]
set_property -dict [list CONFIG.HAS_PROT 0] [get_bd_intf_ports accel_ctrl]
make_wrapper -files [get_files C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/interconnect/interconnect.bd] -top
generate_target all [get_files  C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/interconnect/interconnect.bd]
catch { config_ip_cache -export [get_ips -all interconnect_s00_data_fifo_0] }
catch { config_ip_cache -export [get_ips -all interconnect_s01_data_fifo_0] }
catch { config_ip_cache -export [get_ips -all interconnect_s02_data_fifo_0] }
catch { config_ip_cache -export [get_ips -all interconnect_s03_data_fifo_0] }
catch { config_ip_cache -export [get_ips -all interconnect_s04_data_fifo_0] }
catch { config_ip_cache -export [get_ips -all interconnect_auto_ds_0] }
catch { config_ip_cache -export [get_ips -all interconnect_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/interconnect/interconnect.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/interconnect/interconnect.bd]
export_simulation -of_objects [get_files C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/interconnect/interconnect.bd] -directory C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files -ipstatic_source_dir C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/compile_simlib/modelsim} {questa=C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/compile_simlib/questa} {riviera=C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/compile_simlib/riviera} {activehdl=C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/interconnect/interconnect.bd] -top
generate_target all [get_files  C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/interconnect/interconnect.bd]
export_ip_user_files -of_objects [get_files C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/interconnect/interconnect.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/interconnect/interconnect.bd]
export_simulation -of_objects [get_files C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/interconnect/interconnect.bd] -directory C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files -ipstatic_source_dir C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/compile_simlib/modelsim} {questa=C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/compile_simlib/questa} {riviera=C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/compile_simlib/riviera} {activehdl=C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/interconnect/interconnect.bd] -top
current_bd_design [get_bd_designs accel]
current_bd_design [get_bd_designs interconnect]
current_bd_design [get_bd_designs accel]
set_property -dict [list CONFIG.HAS_REGION 0] [get_bd_intf_ports accel_mem]
current_bd_design [get_bd_designs interconnect]
generate_target all [get_files  C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/accel/accel.bd]
current_bd_design [get_bd_designs accel]
export_ip_user_files -of_objects [get_files C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/accel/accel.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/accel/accel.bd]
export_simulation -of_objects [get_files C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/accel/accel.bd] -directory C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files -ipstatic_source_dir C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/compile_simlib/modelsim} {questa=C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/compile_simlib/questa} {riviera=C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/compile_simlib/riviera} {activehdl=C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/accel/accel.bd] -top
make_wrapper -files [get_files C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/accel/accel.bd] -top
set_property -dict [list CONFIG.HAS_REGION 1] [get_bd_intf_ports accel_mem]
current_bd_design [get_bd_designs interconnect]
current_bd_design [get_bd_designs accel]
set_property -dict [list CONFIG.NUM_READ_OUTSTANDING 2 CONFIG.NUM_WRITE_OUTSTANDING 2] [get_bd_intf_ports accel_mem]
set_property -dict [list CONFIG.ADDR_WIDTH 32] [get_bd_intf_ports accel_mem]
generate_target all [get_files  C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/accel/accel.bd]
export_ip_user_files -of_objects [get_files C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/accel/accel.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/accel/accel.bd]
export_simulation -of_objects [get_files C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/accel/accel.bd] -directory C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files -ipstatic_source_dir C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/compile_simlib/modelsim} {questa=C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/compile_simlib/questa} {riviera=C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/compile_simlib/riviera} {activehdl=C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
current_bd_design [get_bd_designs interconnect]
current_bd_design [get_bd_designs accel]
make_wrapper -files [get_files C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/accel/accel.bd] -top
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_simulation
current_bd_design [get_bd_designs interconnect]
open_example_project -dir C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon [get_ips  interconnect_axi_vip_0_0]
make_wrapper -files [get_files C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/interconnect/interconnect.bd] -top
make_wrapper -files [get_files C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/interconnect/interconnect.bd] -top
reset_run synth_1
export_ip_user_files -of_objects  [get_files C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/interconnect_wrapper.v] -no_script -reset -force -quiet
remove_files  C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/imports/interconnect_wrapper.v
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_simulation
launch_simulation
launch_simulation
launch_simulation
source testbench.tcl
run all
current_wave_config {Untitled 4}
add_wave {{/testbench/UUT/swervolf/intercon/interconnect_i/axi_vip_0/M_AXI}} 
current_wave_config {Untitled 4}
add_wave {{/testbench/UUT/swervolf/intercon/interconnect_i/axi_interconnect_0/S04_AXI}} 
current_wave_config {Untitled 4}
add_wave {{/testbench/UUT/swervolf/intercon/interconnect_i/axi_interconnect_0/M02_AXI}} 
current_wave_config {Untitled 4}
add_wave {{/testbench/UUT/swervolf/accelerator/accel_i/matprod_0/s_axi_BUS1}} 
relaunch_sim
run all
current_wave_config {Untitled 4}
add_wave {{/testbench/UUT/swervolf/accelerator/accel_i/matprod_0/m_axi_gmem}} 
current_wave_config {Untitled 4}
add_wave {{/testbench/UUT/swervolf/intercon/interconnect_i/axi_interconnect_0/S03_AXI}} 
current_wave_config {Untitled 4}
add_wave {{/testbench/UUT/swervolf/intercon/interconnect_i/axi_interconnect_0/M00_AXI}} 
open_bd_design {C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/interconnect/interconnect.bd}
current_wave_config {Untitled 4}
add_wave {{/testbench/UUT/swervolf/intercon/interconnect_i/axi_interconnect_0/M01_AXI}} 
close_sim
launch_simulation
source testbench.tcl
run all
current_wave_config {Untitled 5}
add_wave {{/testbench/UUT/swervolf/intercon/interconnect_i/axi_vip_0/M_AXI}} 
current_wave_config {Untitled 5}
add_wave {{/testbench/UUT/swervolf/intercon/interconnect_i/axi_interconnect_0/M01_AXI}} 
open_bd_design {C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/interconnect/interconnect.bd}
delete_bd_objs [get_bd_intf_nets axi_interconnect_0_M01_AXI] [get_bd_intf_ports ram]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_0
endgroup
set_property location {3.5 1077 257} [get_bd_cells axi_bram_ctrl_0]
set_property CONFIG.DATA_WIDTH {64} [get_bd_cells axi_bram_ctrl_0]
set_property CONFIG.SINGLE_PORT_BRAM {1} [get_bd_cells axi_bram_ctrl_0]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "Auto" }  [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M01_AXI] [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
startgroup
make_bd_pins_external  [get_bd_pins axi_bram_ctrl_0_bram/rsta_busy]
endgroup
set_property name rsta_busy [get_bd_ports rsta_busy_0]
startgroup
connect_bd_net [get_bd_ports clk] [get_bd_pins axi_bram_ctrl_0/s_axi_aclk]
endgroup
connect_bd_net [get_bd_ports rst] [get_bd_pins axi_bram_ctrl_0/s_axi_aresetn]
assign_bd_address
set_property offset 0x00000000 [get_bd_addr_segs {axi_vip_0/Master_AXI/SEG_axi_bram_ctrl_0_Mem0}]
set_property range 128M [get_bd_addr_segs {axi_vip_0/Master_AXI/SEG_axi_bram_ctrl_0_Mem0}]
delete_bd_objs [get_bd_addr_segs accel_mem/SEG_accel_ctrl_Reg]
assign_bd_address -target_address_space /accel_mem [get_bd_addr_segs accel_ctrl/Reg] -force
set_property offset 0xC0000000 [get_bd_addr_segs {lsu/SEG_axi_bram_ctrl_0_Mem0}]
set_property offset 0x00000000 [get_bd_addr_segs {accel_mem/SEG_axi_bram_ctrl_0_Mem0}]
set_property range 128M [get_bd_addr_segs {accel_mem/SEG_axi_bram_ctrl_0_Mem0}]
set_property offset 0x00000000 [get_bd_addr_segs {ifu/SEG_axi_bram_ctrl_0_Mem0}]
set_property range 64M [get_bd_addr_segs {ifu/SEG_axi_bram_ctrl_0_Mem0}]
set_property range 128M [get_bd_addr_segs {ifu/SEG_axi_bram_ctrl_0_Mem0}]
set_property offset 0x00000000 [get_bd_addr_segs {lsu/SEG_axi_bram_ctrl_0_Mem0}]
set_property range 128M [get_bd_addr_segs {lsu/SEG_axi_bram_ctrl_0_Mem0}]
set_property offset 0x00000000 [get_bd_addr_segs {sb/SEG_axi_bram_ctrl_0_Mem0}]
set_property range 128M [get_bd_addr_segs {sb/SEG_axi_bram_ctrl_0_Mem0}]
regenerate_bd_layout
generate_target all [get_files  C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/interconnect/interconnect.bd]
regenerate_bd_layout
validate_bd_design
set_property range 8K [get_bd_addr_segs {axi_vip_0/Master_AXI/SEG_axi_bram_ctrl_0_Mem0}]
set_property range 8K [get_bd_addr_segs {accel_mem/SEG_axi_bram_ctrl_0_Mem0}]
set_property range 8K [get_bd_addr_segs {ifu/SEG_axi_bram_ctrl_0_Mem0}]
set_property range 8K [get_bd_addr_segs {lsu/SEG_axi_bram_ctrl_0_Mem0}]
set_property range 8K [get_bd_addr_segs {sb/SEG_axi_bram_ctrl_0_Mem0}]
validate_bd_design
generate_target all [get_files  C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/interconnect/interconnect.bd]
catch { config_ip_cache -export [get_ips -all interconnect_xbar_0] }
catch { config_ip_cache -export [get_ips -all interconnect_s00_data_fifo_0] }
catch { config_ip_cache -export [get_ips -all interconnect_s01_data_fifo_0] }
catch { config_ip_cache -export [get_ips -all interconnect_s02_data_fifo_0] }
catch { config_ip_cache -export [get_ips -all interconnect_s03_data_fifo_0] }
catch { config_ip_cache -export [get_ips -all interconnect_s04_data_fifo_0] }
catch { config_ip_cache -export [get_ips -all interconnect_auto_ds_0] }
catch { config_ip_cache -export [get_ips -all interconnect_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all interconnect_axi_bram_ctrl_0_0] }
catch { config_ip_cache -export [get_ips -all interconnect_axi_bram_ctrl_0_bram_0] }
export_ip_user_files -of_objects [get_files C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/interconnect/interconnect.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/interconnect/interconnect.bd]
launch_runs interconnect_xbar_0_synth_1 interconnect_axi_bram_ctrl_0_0_synth_1 interconnect_axi_bram_ctrl_0_bram_0_synth_1 -jobs 4
wait_on_run interconnect_xbar_0_synth_1
wait_on_run interconnect_axi_bram_ctrl_0_0_synth_1
wait_on_run interconnect_axi_bram_ctrl_0_bram_0_synth_1
export_simulation -of_objects [get_files C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/interconnect/interconnect.bd] -directory C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files -ipstatic_source_dir C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/compile_simlib/modelsim} {questa=C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/compile_simlib/questa} {riviera=C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/compile_simlib/riviera} {activehdl=C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
open_bd_design {C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/accel/accel.bd}
close_sim
launch_simulation
source testbench.tcl
current_wave_config {Untitled 6}
add_wave {{/testbench/UUT/swervolf/intercon/interconnect_i/axi_bram_ctrl_0/S_AXI}} 
current_wave_config {Untitled 6}
add_wave {{/testbench/UUT/swervolf/intercon/interconnect_i/axi_vip_0/M_AXI}} 
add_bp {C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv} 145
run all
add_bp {C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sim_1/new/testbench.sv} 191
run all
current_wave_config {Untitled 6}
add_wave {{/testbench/UUT/swervolf/accelerator/accel_i/matprod_0/s_axi_BUS1}} 
current_wave_config {Untitled 6}
add_wave {{/testbench/UUT/swervolf/accelerator/accel_i/matprod_0/m_axi_gmem}} 
run all
current_wave_config {Untitled 6}
add_wave {{/testbench/UUT/swervolf/intercon/interconnect_i/axi_interconnect_0/M01_AXI}} 
run all
open_bd_design {C:/Users/catia/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/RVfpga_test/RVfpga_test.srcs/sources_1/bd/interconnect/interconnect.bd}
startgroup
set_property -dict [list \
  CONFIG.ENABLE_ADVANCED_OPTIONS {1} \
  CONFIG.XBAR_DATA_WIDTH {64} \
] [get_bd_cells axi_interconnect_0]
endgroup
startgroup
endgroup
save_bd_design
close_sim
