DSCH 2.6h
VERSION 3/8/2003 10:32:15 PM
BB(152,15,445,290)
SYM  #nmos
BB(380,220,400,240)
TITLE 392 222  #N2b
MODEL 901
PROP   1.0u 1u                                                                                                                                                                                                        
REC(380,225,19,15,r)
VIS 4
PIN(380,240,0.000,0.000)s
PIN(400,230,0.000,0.000)g
PIN(380,220,0.030,0.420)d
LIG(390,230,400,230)
LIG(390,236,390,224)
LIG(388,236,388,224)
LIG(380,224,388,224)
LIG(380,220,380,224)
LIG(380,236,388,236)
LIG(380,240,380,236)
VLG    nmos nmos(drain,source,gate);
FSYM
SYM  #nmos
BB(260,220,280,240)
TITLE 275 230  #N1b
MODEL 901
PROP   1.0u 1u                                                                                                                                                                                                        
REC(261,225,19,15,r)
VIS 4
PIN(280,240,0.000,0.000)s
PIN(260,230,0.000,0.000)g
PIN(280,220,0.030,0.350)d
LIG(270,230,260,230)
LIG(270,236,270,224)
LIG(272,236,272,224)
LIG(280,224,272,224)
LIG(280,220,280,224)
LIG(280,236,272,236)
LIG(280,240,280,236)
VLG    nmos nmos(drain,source,gate);
FSYM
SYM  #vdd
BB(375,190,385,200)
TITLE 378 196  #vdd
MODEL 1
PROP                                                                                                                                                                                                            
REC(350,180,0,0,)
VIS 0
PIN(380,200,0.000,0.000)vdd
LIG(380,200,380,195)
LIG(380,195,375,195)
LIG(375,195,380,190)
LIG(380,190,385,195)
LIG(385,195,380,195)
FSYM
SYM  #pmos
BB(360,200,380,220)
TITLE 380 210  #P2b
MODEL 902
PROP   2.0u 0.12u                                                                                                                                                                                                        
REC(361,205,19,15,r)
VIS 4
PIN(380,200,0.000,0.000)s
PIN(360,210,0.000,0.000)g
PIN(380,220,0.030,0.420)d
LIG(360,210,366,210)
LIG(368,210,368,210)
LIG(370,216,370,204)
LIG(372,216,372,204)
LIG(380,204,372,204)
LIG(380,200,380,204)
LIG(380,216,372,216)
LIG(380,220,380,216)
VLG    pmos pmos(drain,source,gate);
FSYM
SYM  #button1cc
BB(271,246,280,254)
TITLE 275 250  #button
MODEL 59
PROP                                                                                                                                                                                                            
REC(272,247,6,6,r)
VIS 1
PIN(280,250,0.000,0.000)Eval
LIG(279,250,280,250)
LIG(271,254,271,246)
LIG(279,254,271,254)
LIG(279,246,279,254)
LIG(271,246,279,246)
LIG(272,253,272,247)
LIG(278,253,272,253)
LIG(278,247,278,253)
LIG(272,247,278,247)
FSYM
SYM  #vdd
BB(275,190,285,200)
TITLE 278 196  #vdd
MODEL 1
PROP                                                                                                                                                                                                            
REC(250,180,0,0,)
VIS 0
PIN(280,200,0.000,0.000)vdd
LIG(280,200,280,195)
LIG(280,195,275,195)
LIG(275,195,280,190)
LIG(280,190,285,195)
LIG(285,195,280,195)
FSYM
SYM  #vdd
BB(355,190,365,200)
TITLE 358 196  #vdd
MODEL 1
PROP                                                                                                                                                                                                            
REC(330,180,0,0,)
VIS 0
PIN(360,200,0.000,0.000)vdd
LIG(360,200,360,195)
LIG(360,195,355,195)
LIG(355,195,360,190)
LIG(360,190,365,195)
LIG(365,195,360,195)
FSYM
SYM  #Arrow
BB(222,155,228,165)
TITLE 230 158  #BitLine
MODEL 935
PROP                                                                                                                                                                                                            
REC(260,-140,0,0,)
VIS 4
PIN(225,155,0.000,0.000)in
LIG(225,155,225,165)
LIG(227,163,225,165)
LIG(223,163,225,165)
FSYM
SYM  #nmos
BB(300,240,320,260)
TITLE 315 255  #nmos
MODEL 901
PROP   1.0u 1u                                                                                                                                                                                                        
REC(301,245,19,15,r)
VIS 0
PIN(320,260,0.000,0.000)s
PIN(300,250,0.000,0.000)g
PIN(320,240,0.030,0.140)d
LIG(310,250,300,250)
LIG(310,256,310,244)
LIG(312,256,312,244)
LIG(320,244,312,244)
LIG(320,240,320,244)
LIG(320,256,312,256)
LIG(320,260,320,256)
VLG      nmos nmos(drain,source,gate);
FSYM
SYM  #pmos
BB(340,200,360,220)
TITLE 355 210  #P2a
MODEL 902
PROP   2.0u 0.12u                                                                                                                                                                                                        
REC(341,205,19,15,r)
VIS 4
PIN(360,200,0.000,0.000)s
PIN(340,210,0.000,0.000)g
PIN(360,220,0.030,0.420)d
LIG(340,210,346,210)
LIG(348,210,348,210)
LIG(350,216,350,204)
LIG(352,216,352,204)
LIG(360,204,352,204)
LIG(360,200,360,204)
LIG(360,216,352,216)
LIG(360,220,360,216)
VLG    pmos pmos(drain,source,gate);
FSYM
SYM  #nmos
BB(360,220,380,240)
TITLE 372 222  #N2a
MODEL 901
PROP   1.0u 1u                                                                                                                                                                                                        
REC(360,225,19,15,r)
VIS 4
PIN(360,240,0.000,0.000)s
PIN(380,230,0.000,0.000)g
PIN(360,220,0.030,0.420)d
LIG(370,230,380,230)
LIG(370,236,370,224)
LIG(368,236,368,224)
LIG(360,224,368,224)
LIG(360,220,360,224)
LIG(360,236,368,236)
LIG(360,240,360,236)
VLG    nmos nmos(drain,source,gate);
FSYM
SYM  #vss
BB(315,262,325,270)
TITLE 319 267  #vss
MODEL 0
PROP                                                                                                                                                                                                            
REC(315,260,0,0,b)
VIS 0
PIN(320,260,0.000,0.000)vss
LIG(320,260,320,265)
LIG(315,265,325,265)
LIG(315,268,317,265)
LIG(317,268,319,265)
LIG(319,268,321,265)
LIG(321,268,323,265)
FSYM
SYM  #Arrow
BB(275,77,285,83)
TITLE 278 85  #DataOut
MODEL 935
PROP                                                                                                                                                                                                            
REC(0,0,0,0,)
VIS 4
PIN(275,80,0.000,0.000)in
LIG(275,80,285,80)
LIG(283,78,285,80)
LIG(283,82,285,80)
FSYM
SYM  #Arrow
BB(152,15,158,25)
TITLE 160 18  #BitLine
MODEL 935
PROP                                                                                                                                                                                                            
REC(190,-280,0,0,)
VIS 4
PIN(155,15,0.000,0.000)in
LIG(155,15,155,25)
LIG(157,23,155,25)
LIG(153,23,155,25)
FSYM
SYM  #button1
BB(171,106,180,114)
TITLE 175 110  #button
MODEL 59
PROP                                                                                                                                                                                                            
REC(172,107,6,6,r)
VIS 1
PIN(180,110,0.000,0.000)Eval
LIG(179,110,180,110)
LIG(171,114,171,106)
LIG(179,114,171,114)
LIG(179,106,179,114)
LIG(171,106,179,106)
LIG(172,113,172,107)
LIG(178,113,172,113)
LIG(178,107,178,113)
LIG(172,107,178,107)
FSYM
SYM  #Arrow
BB(262,15,268,25)
TITLE 270 18  #~BitLine
MODEL 935
PROP                                                                                                                                                                                                            
REC(300,-280,0,0,)
VIS 4
PIN(265,15,0.000,0.000)in
LIG(265,15,265,25)
LIG(267,23,265,25)
LIG(263,23,265,25)
FSYM
SYM  #nmos
BB(230,80,250,100)
TITLE 242 82  #N2
MODEL 901
PROP   1.0u 1u                                                                                                                                                                                                        
REC(230,85,19,15,r)
VIS 4
PIN(230,100,0.000,0.000)s
PIN(250,90,0.000,0.000)g
PIN(230,80,0.030,0.140)d
LIG(240,90,250,90)
LIG(240,96,240,84)
LIG(238,96,238,84)
LIG(230,84,238,84)
LIG(230,80,230,84)
LIG(230,96,238,96)
LIG(230,100,230,96)
VLG    nmos nmos(drain,source,gate);
FSYM
SYM  #vss
BB(210,122,220,130)
TITLE 214 127  #vss
MODEL 0
PROP                                                                                                                                                                                                            
REC(210,120,0,0,b)
VIS 0
PIN(215,120,0.000,0.000)vss
LIG(215,120,215,125)
LIG(210,125,220,125)
LIG(210,128,212,125)
LIG(212,128,214,125)
LIG(214,128,216,125)
LIG(216,128,218,125)
FSYM
SYM  #vdd
BB(185,50,195,60)
TITLE 188 56  #vdd
MODEL 1
PROP                                                                                                                                                                                                            
REC(160,40,0,0,)
VIS 0
PIN(190,60,0.000,0.000)vdd
LIG(190,60,190,55)
LIG(190,55,185,55)
LIG(185,55,190,50)
LIG(190,50,195,55)
LIG(195,55,190,55)
FSYM
SYM  #pmos
BB(190,60,210,80)
TITLE 170 70  #P1
MODEL 902
PROP   2.0u 0.12u                                                                                                                                                                                                        
REC(190,65,19,15,r)
VIS 4
PIN(190,60,0.000,0.000)s
PIN(210,70,0.000,0.000)g
PIN(190,80,0.030,0.210)d
LIG(210,70,204,70)
LIG(202,70,202,70)
LIG(200,76,200,64)
LIG(198,76,198,64)
LIG(190,64,198,64)
LIG(190,60,190,64)
LIG(190,76,198,76)
LIG(190,80,190,76)
VLG    pmos pmos(drain,source,gate);
FSYM
SYM  #vdd
BB(225,50,235,60)
TITLE 228 56  #vdd
MODEL 1
PROP                                                                                                                                                                                                            
REC(200,40,0,0,)
VIS 0
PIN(230,60,0.000,0.000)vdd
LIG(230,60,230,55)
LIG(230,55,225,55)
LIG(225,55,230,50)
LIG(230,50,235,55)
LIG(235,55,230,55)
FSYM
SYM  #pmos
BB(210,60,230,80)
TITLE 230 70  #P2
MODEL 902
PROP   2.0u 0.12u                                                                                                                                                                                                        
REC(211,65,19,15,r)
VIS 4
PIN(230,60,0.000,0.000)s
PIN(210,70,0.000,0.000)g
PIN(230,80,0.030,0.140)d
LIG(210,70,216,70)
LIG(218,70,218,70)
LIG(220,76,220,64)
LIG(222,76,222,64)
LIG(230,64,222,64)
LIG(230,60,230,64)
LIG(230,76,222,76)
LIG(230,80,230,76)
VLG     pmos pmos(drain,source,gate);
FSYM
SYM  #nmos
BB(195,100,215,120)
TITLE 210 115  #nmos
MODEL 901
PROP   1.0u 1u                                                                                                                                                                                                        
REC(196,105,19,15,r)
VIS 0
PIN(215,120,0.000,0.000)s
PIN(195,110,0.000,0.000)g
PIN(215,100,0.030,0.140)d
LIG(205,110,195,110)
LIG(205,116,205,104)
LIG(207,116,207,104)
LIG(215,104,207,104)
LIG(215,100,215,104)
LIG(215,116,207,116)
LIG(215,120,215,116)
VLG      nmos nmos(drain,source,gate);
FSYM
SYM  #nmos
BB(170,80,190,100)
TITLE 185 90  #N1
MODEL 901
PROP   1.0u 1u                                                                                                                                                                                                        
REC(171,85,19,15,r)
VIS 4
PIN(190,100,0.000,0.000)s
PIN(170,90,0.000,0.000)g
PIN(190,80,0.030,0.210)d
LIG(180,90,170,90)
LIG(180,96,180,84)
LIG(182,96,182,84)
LIG(190,84,182,84)
LIG(190,80,190,84)
LIG(190,96,182,96)
LIG(190,100,190,96)
VLG    nmos nmos(drain,source,gate);
FSYM
SYM  #Arrow
BB(435,77,445,83)
TITLE 438 85  #DataOut
MODEL 935
PROP                                                                                                                                                                                                            
REC(160,0,0,0,)
VIS 4
PIN(435,80,0.000,0.000)in
LIG(435,80,445,80)
LIG(443,78,445,80)
LIG(443,82,445,80)
FSYM
SYM  #Arrow
BB(312,15,318,25)
TITLE 320 18  #BitLine
MODEL 935
PROP                                                                                                                                                                                                            
REC(350,-280,0,0,)
VIS 4
PIN(315,15,0.000,0.000)in
LIG(315,15,315,25)
LIG(317,23,315,25)
LIG(313,23,315,25)
FSYM
SYM  #button1c
BB(331,106,340,114)
TITLE 335 110  #button
MODEL 59
PROP                                                                                                                                                                                                            
REC(332,107,6,6,r)
VIS 1
PIN(340,110,0.000,0.000)Eval
LIG(339,110,340,110)
LIG(331,114,331,106)
LIG(339,114,331,114)
LIG(339,106,339,114)
LIG(331,106,339,106)
LIG(332,113,332,107)
LIG(338,113,332,113)
LIG(338,107,338,113)
LIG(332,107,338,107)
FSYM
SYM  #Arrow
BB(422,15,428,25)
TITLE 430 18  #~BitLine
MODEL 935
PROP                                                                                                                                                                                                            
REC(460,-280,0,0,)
VIS 4
PIN(425,15,0.000,0.000)in
LIG(425,15,425,25)
LIG(427,23,425,25)
LIG(423,23,425,25)
FSYM
SYM  #nmos
BB(400,80,420,100)
TITLE 412 82  #N2
MODEL 901
PROP   1.0u 1u                                                                                                                                                                                                        
REC(400,85,19,15,r)
VIS 4
PIN(400,100,0.000,0.000)s
PIN(420,90,0.000,0.000)g
PIN(400,80,0.030,0.210)d
LIG(410,90,420,90)
LIG(410,96,410,84)
LIG(408,96,408,84)
LIG(400,84,408,84)
LIG(400,80,400,84)
LIG(400,96,408,96)
LIG(400,100,400,96)
VLG    nmos nmos(drain,source,gate);
FSYM
SYM  #vss
BB(375,122,385,130)
TITLE 379 127  #vss
MODEL 0
PROP                                                                                                                                                                                                            
REC(375,120,0,0,b)
VIS 0
PIN(380,120,0.000,0.000)vss
LIG(380,120,380,125)
LIG(375,125,385,125)
LIG(375,128,377,125)
LIG(377,128,379,125)
LIG(379,128,381,125)
LIG(381,128,383,125)
FSYM
SYM  #vdd
BB(345,50,355,60)
TITLE 348 56  #vdd
MODEL 1
PROP                                                                                                                                                                                                            
REC(320,40,0,0,)
VIS 0
PIN(350,60,0.000,0.000)vdd
LIG(350,60,350,55)
LIG(350,55,345,55)
LIG(345,55,350,50)
LIG(350,50,355,55)
LIG(355,55,350,55)
FSYM
SYM  #pmos
BB(350,60,370,80)
TITLE 330 70  #P1
MODEL 902
PROP   2.0u 0.12u                                                                                                                                                                                                        
REC(350,65,19,15,r)
VIS 4
PIN(350,60,0.000,0.000)s
PIN(370,70,0.000,0.000)g
PIN(350,80,0.030,0.140)d
LIG(370,70,364,70)
LIG(362,70,362,70)
LIG(360,76,360,64)
LIG(358,76,358,64)
LIG(350,64,358,64)
LIG(350,60,350,64)
LIG(350,76,358,76)
LIG(350,80,350,76)
VLG    pmos pmos(drain,source,gate);
FSYM
SYM  #vdd
BB(395,50,405,60)
TITLE 398 56  #vdd
MODEL 1
PROP                                                                                                                                                                                                            
REC(370,40,0,0,)
VIS 0
PIN(400,60,0.000,0.000)vdd
LIG(400,60,400,55)
LIG(400,55,395,55)
LIG(395,55,400,50)
LIG(400,50,405,55)
LIG(405,55,400,55)
FSYM
SYM  #pmos
BB(380,60,400,80)
TITLE 400 70  #P2
MODEL 902
PROP   2.0u 0.12u                                                                                                                                                                                                        
REC(381,65,19,15,r)
VIS 4
PIN(400,60,0.000,0.000)s
PIN(380,70,0.000,0.000)g
PIN(400,80,0.030,0.210)d
LIG(380,70,386,70)
LIG(388,70,388,70)
LIG(390,76,390,64)
LIG(392,76,392,64)
LIG(400,64,392,64)
LIG(400,60,400,64)
LIG(400,76,392,76)
LIG(400,80,400,76)
VLG     pmos pmos(drain,source,gate);
FSYM
SYM  #nmos
BB(360,100,380,120)
TITLE 375 115  #nmos
MODEL 901
PROP   1.0u 1u                                                                                                                                                                                                        
REC(361,105,19,15,r)
VIS 0
PIN(380,120,0.000,0.000)s
PIN(360,110,0.000,0.000)g
PIN(380,100,0.030,0.140)d
LIG(370,110,360,110)
LIG(370,116,370,104)
LIG(372,116,372,104)
LIG(380,104,372,104)
LIG(380,100,380,104)
LIG(380,116,372,116)
LIG(380,120,380,116)
VLG      nmos nmos(drain,source,gate);
FSYM
SYM  #nmos
BB(330,80,350,100)
TITLE 345 90  #N1
MODEL 901
PROP   1.0u 1u                                                                                                                                                                                                        
REC(331,85,19,15,r)
VIS 4
PIN(350,100,0.000,0.000)s
PIN(330,90,0.000,0.000)g
PIN(350,80,0.030,0.140)d
LIG(340,90,330,90)
LIG(340,96,340,84)
LIG(342,96,342,84)
LIG(350,84,342,84)
LIG(350,80,350,84)
LIG(350,96,342,96)
LIG(350,100,350,96)
VLG    nmos nmos(drain,source,gate);
FSYM
SYM  #pmos
BB(280,200,300,220)
TITLE 260 210  #P1
MODEL 902
PROP   2.0u 0.12u                                                                                                                                                                                                        
REC(280,205,19,15,r)
VIS 4
PIN(280,200,0.000,0.000)s
PIN(300,210,0.000,0.000)g
PIN(280,220,0.030,0.350)d
LIG(300,210,294,210)
LIG(292,210,292,210)
LIG(290,216,290,204)
LIG(288,216,288,204)
LIG(280,204,288,204)
LIG(280,200,280,204)
LIG(280,216,288,216)
LIG(280,220,280,216)
VLG    pmos pmos(drain,source,gate);
FSYM
SYM  #pmos
BB(260,200,280,220)
TITLE 240 210  #P1
MODEL 902
PROP   2.0u 0.12u                                                                                                                                                                                                        
REC(260,205,19,15,r)
VIS 4
PIN(260,200,0.000,0.000)s
PIN(280,210,0.000,0.000)g
PIN(260,220,0.030,0.350)d
LIG(280,210,274,210)
LIG(272,210,272,210)
LIG(270,216,270,204)
LIG(268,216,268,204)
LIG(260,204,268,204)
LIG(260,200,260,204)
LIG(260,216,268,216)
LIG(260,220,260,216)
VLG    pmos pmos(drain,source,gate);
FSYM
SYM  #Arrow
BB(402,155,408,165)
TITLE 410 158  #~BitLine
MODEL 935
PROP                                                                                                                                                                                                            
REC(440,-140,0,0,)
VIS 4
PIN(405,155,0.000,0.000)in
LIG(405,155,405,165)
LIG(407,163,405,165)
LIG(403,163,405,165)
FSYM
SYM  #Arrow
BB(415,217,425,223)
TITLE 418 225  #DataOut
MODEL 935
PROP                                                                                                                                                                                                            
REC(140,140,0,0,)
VIS 4
PIN(415,220,0.000,0.000)in
LIG(415,220,425,220)
LIG(423,218,425,220)
LIG(423,222,425,220)
FSYM
SYM  #vdd
BB(255,190,265,200)
TITLE 258 196  #vdd
MODEL 1
PROP                                                                                                                                                                                                            
REC(230,180,0,0,)
VIS 0
PIN(260,200,0.000,0.000)vdd
LIG(260,200,260,195)
LIG(260,195,255,195)
LIG(255,195,260,190)
LIG(260,190,265,195)
LIG(265,195,260,195)
FSYM
SYM  #nmos
BB(240,220,260,240)
TITLE 255 230  #N1a
MODEL 901
PROP   1.0u 1u                                                                                                                                                                                                        
REC(241,225,19,15,r)
VIS 4
PIN(260,240,0.000,0.000)s
PIN(240,230,0.000,0.000)g
PIN(260,220,0.030,0.350)d
LIG(250,230,240,230)
LIG(250,236,250,224)
LIG(252,236,252,224)
LIG(260,224,252,224)
LIG(260,220,260,224)
LIG(260,236,252,236)
LIG(260,240,260,236)
VLG    nmos nmos(drain,source,gate);
FSYM
LIG(400,230,405,230)
LIG(240,230,225,230)
LIG(325,210,360,210)
LIG(260,220,315,220)
LIG(225,155,225,230)
LIG(325,220,415,220)
LIG(405,155,405,230)
LIG(245,230,260,230)
LIG(250,90,265,90)
LIG(265,15,265,90)
LIG(170,90,155,90)
LIG(180,110,195,110)
LIG(190,80,210,80)
LIG(230,80,275,80)
LIG(190,100,230,100)
LIG(210,70,210,80)
LIG(155,15,155,90)
LIG(280,250,300,250)
LIG(280,210,315,210)
LIG(315,15,315,90)
LIG(420,90,425,90)
LIG(425,15,425,90)
LIG(330,90,315,90)
LIG(340,110,360,110)
LIG(350,80,370,80)
LIG(380,80,435,80)
LIG(350,100,400,100)
LIG(370,70,380,80)
LIG(380,70,370,80)
LIG(380,230,390,230)
LIG(260,240,380,240)
LIG(325,210,315,220)
LIG(315,210,325,220)
TEXT 154 130  #Basic sense amplifier
TEXT 274 280  #Reducing the amplifier offset
TEXT 309 135  #Feedback sense amplifier
FFIG C:\Documents and Settings\Administrator\My Documents\Dsch2\Book on CMOS\RamSenseAmpli.sch
