library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

ENTITY inputPort IS 
	PORT
		( 
			IN_OUTEN    : IN STD_LOGIC;
			Input        : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
			IN_OUT      : OUT STD_LOGIC_VECTOR(7 DOWNTO 0)
		);
	END inputPort0;
	
	
	ARCHITECTURE STR OF inputPort0 IS 
	
	SIGNAL Data : STD_LOGIC_VECTOR(7 DOWNTO 0);
	
	BEGIN
	

		IN_OUT <= Input WHEN IN0_OUTEN = '1' ELSE "ZZZZZZZZ";
		
			
	END STR;