<h1 id="dffr_sync-parameters">parameters</h1><p><br/></p><pre class="page view">{<br/>  &quot;width&quot; : any positive integer, // width of in_data and out_data<br/>  &quot;depth&quot; : any positive integer 2 or greater, // default value = 2, Number of registers daisy chained to reduce metastability. <br/>  &quot;toClk&quot; : string, // A string related to the name of the clock being used in synchronizer <br/>  &quot;fromClk&quot; : string , // A string related to the name of the clock the in_data is coming from <br/>  &quot;jitterOn&quot; : boolean // defaults false. Used only for simulation. Creates jitter on output to model sampling jitter.<br/>}</pre><h1 class="page view" id="dffr_sync-I/O">I/O</h1><pre class="code highlight" lang="plaintext"><span class="line" lang="plaintext">u.port('input',  'clk',      1);</span>
<span class="line" lang="plaintext">u.port('input',  'reset_n',  1);</span>
<span class="line" lang="plaintext">u.port('input',  'in_data',  width);    </span>
<span class="line" lang="plaintext">u.port('output', 'out_data', width);</span>
</pre><h1 class="page view" id="dffr_sync-Description">Description</h1><p class="page view">The creates a block of logic that customer is to edit and swap out the registers instanced with the appropriate cell from the standard cell library they are using to implement the synchronizing registers used Â to reduce metastability.</p>