INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wilso/OneDrive/桌面/清華大學/清大課程/大三上/硬體設計與實驗/Lab_3/Advanced/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wilso/OneDrive/桌面/清華大學/清大課程/大三上/硬體設計與實驗/Lab_3/Advanced/test_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_diviver_test
