[
    {
        "key": "Disable ARM CA7 CPU boot (TXD5)",
        "type": "reg_protect",
        "scu_mapping": {
            "scu": "500",
            "bit_offset": 0
        }
    },
    {
        "key": "Reserved0",
        "type": "reg_protect",
        "scu_mapping": {
            "scu": "500",
            "bit_offset": 1,
            "bit_length": 2
        }
    },
    {
        "key": "Enable secure boot",
        "type": "boolean",
        "bit_offset": 0,
        "info": [
            "Disable Secure Boot",
            "Enable Secure Boot"
        ]
    },
    {
        "key": "OTPSTRAP[2:1] Reserved",
        "type": "reserved",
        "bit_offset": 1,
        "bit_length": 2
    },
    {
        "key": "Address offset of single chip ABR mode",
        "type": "string",
        "value": [
            {
                "value": "1/2",
                "bit": 0
            },
            {
                "value": "1/3",
                "bit": 1
            }
        ],
        "bit_offset": 3,
        "bit_length": 1,
        "info": "Address offset of single chip ABR mode : {}",
        "scu_mapping": {
            "scu": "500",
            "bit_offset": 3
        }
    },
    {
        "key": "OTPSTRAP[16:4] Reserved",
        "type": "reserved",
        "bit_offset": 4,
        "bit_length": 13,
        "scu_mapping": {
            "scu": "500",
            "bit_offset": 4,
            "bit_length": 13
        }
    },
    {
        "key": "Disable ARM JTAG debug",
        "type": "boolean",
        "bit_offset": 16,
        "info": [
            "Enable ARM JTAG debug",
            "Disable ARM JTAG debug"
        ],
        "scu_mapping": {
            "scu": "500",
            "bit_offset": 17
        }
    },
    {
        "key": "OTPSTRAP[31:18] Reserved",
        "type": "reserved",
        "bit_offset": 18,
        "bit_length": 14,
        "scu_mapping": {
            "scu": "500",
            "bit_offset": 18,
            "bit_length": 14
        }
    },
    {
        "key": "OTPSTRAP[35:32] Reserved",
        "type": "reserved",
        "bit_offset": 32,
        "bit_length": 4,
        "scu_mapping": {
            "scu": "510",
            "bit_offset": 0,
            "bit_length": 4
        }
    },
    {
        "key": "Disable debug interfaces",
        "type": "boolean",
        "bit_offset": 36,
        "info": [
            "Enable debug interfaces",
            "Disable debug interfaces"
        ],
        "scu_mapping": {
            "scu": "510",
            "bit_offset": 4
        }
    },
    {
        "key": "OTPSTRAP[39:37] Reserved",
        "type": "reserved",
        "bit_offset": 37,
        "bit_length": 3,
        "scu_mapping": {
            "scu": "510",
            "bit_offset": 5,
            "bit_length": 3
        }
    },
    {
        "key": "Enable boot from uart5",
        "type": "boolean",
        "bit_offset": 40,
        "info": [
            "Disable boot from uart5",
            "Enable boot from uart5"
        ],
        "scu_mapping": {
            "scu": "510",
            "bit_offset": 8
        }
    },
    {
        "key": "OTPSTRAP[42:41] Reserved",
        "type": "reserved",
        "bit_offset": 41,
        "bit_length": 2,
        "scu_mapping": {
            "scu": "510",
            "bit_offset": 9,
            "bit_length": 2
        }
    },
    {
        "key": "Enable boot SPI ABR",
        "type": "boolean",
        "bit_offset": 43,
        "info": [
            "Disable boot SPI ABR",
            "Enable boot SPI ABR"
        ],
        "scu_mapping": {
            "scu": "510",
            "bit_offset": 11
        }
    },
    {
        "key": "Boot SPI ABR Mode",
        "type": "string",
        "value": [
            {
                "value": "dual",
                "bit": 0
            },
            {
                "value": "single",
                "bit": 1
            }
        ],
        "bit_offset": 44,
        "bit_length": 1,
        "info": "Boot SPI ABR Mode : {}",
        "scu_mapping": {
            "scu": "510",
            "bit_offset": 12
        }
    },
    {
        "key": "Boot SPI flash size",
        "type": "string",
        "value": [
            {
                "value": "0",
                "bit": 0
            },
            {
                "value": "2",
                "bit": 1
            },
            {
                "value": "4",
                "bit": 2
            },
            {
                "value": "8",
                "bit": 3
            },
            {
                "value": "16",
                "bit": 4
            },
            {
                "value": "32",
                "bit": 5
            },
            {
                "value": "64",
                "bit": 6
            },
            {
                "value": "128",
                "bit": 7
            }
        ],
        "bit_offset": 45,
        "bit_length": 3,
        "info": "Boot SPI flash size : {}MB",
        "scu_mapping": {
            "scu": "510",
            "bit_offset": 13,
            "bit_length": 3
        }
    },
    {
        "key": "OTPSTRAP[53:48] Reserved",
        "type": "reserved",
        "bit_offset": 48,
        "bit_length": 6,
        "scu_mapping": {
            "scu": "510",
            "bit_offset": 16,
            "bit_length": 6
        }
    },
    {
        "key": "Enable boot SPI auxiliary control pins",
        "type": "boolean",
        "bit_offset": 54,
        "info": [
            "Disable boot SPI auxiliary control pins",
            "Enable boot SPI auxiliary control pins"
        ],
        "scu_mapping": {
            "scu": "510",
            "bit_offset": 22
        }
    },
    {
        "key": "OTPSTRAP[61:55] Reserved",
        "type": "reserved",
        "bit_offset": 57,
        "bit_length": 7,
        "scu_mapping": {
            "scu": "510",
            "bit_offset": 23,
            "bit_length": 7
        }
    },
    {
        "key": "Enable Dedicate GPIO Strap Pins",
        "type": "boolean",
        "bit_offset": 62,
        "info": [
            "Disable dedicate GPIO strap pins",
            "Enable dedicate GPIO strap pins"
        ],
        "scu_mapping": {
            "scu": "510",
            "bit_offset": 30
        }
    },
    {
        "key": "OTPSTRAP[63] Reserved",
        "type": "reserved",
        "bit_offset": 63,
        "bit_length": 1
    },
    {
        "key": "Enable Secure Boot by Pin Strap (FWSPIMOSI)",
        "type": "reg_protect",
        "scu_mapping": {
            "scu": "510",
            "bit_offset": 31
        }
    }
]