git clone --depth 1 --no-tags https://github.com/stream3715/nyusitsu_fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/377491542
git clone --depth 1 --no-tags https://github.com/bhaveshbareja/Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/377384264
git clone --depth 1 --no-tags https://github.com/ISHKAFEL09/fpga_prj.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/377521263
git clone --depth 1 --no-tags https://github.com/alexzhang/hdl-modules.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/380615189
git clone --depth 1 --no-tags https://github.com/hiep2910/Trapezoidal-Filter---Verilog-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/380661536
git clone --depth 1 --no-tags https://github.com/maho0705/arch21.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/381523635
git clone --depth 1 --no-tags https://github.com/linuxjbl/Altera_Nios.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/381804789
git clone --depth 1 --no-tags https://github.com/JeterHwang/109-2-Digital-System-Design-Final-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/380971845
git clone --depth 1 --no-tags https://github.com/pasxn/rtl-design-and-verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/376127953
git clone --depth 1 --no-tags https://github.com/ToruNiina/brainfxck-circuit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/376882588
git clone --depth 1 --no-tags https://github.com/adelmaek/Verilog-Testbenches.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/377303198
git clone --depth 1 --no-tags https://github.com/siddhantv10/karatsuba.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/380263054
git clone --depth 1 --no-tags https://github.com/amirshmul/Round_Rubin_Arbiter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/378893373
git clone --depth 1 --no-tags https://github.com/gorv02/des-project-ECN104.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/378934628
git clone --depth 1 --no-tags https://github.com/Cris-GY/ADC0809-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/384178214
git clone --depth 1 --no-tags https://github.com/Sheelu-98/RISC-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/384924657
git clone --depth 1 --no-tags https://github.com/hn957/ALU-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/384365437
git clone --depth 1 --no-tags https://github.com/WeLoveCAD/Tic-Tac-Toe.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/384943333
git clone --depth 1 --no-tags https://github.com/andrab0/CN1-Carry_Look_Ahead_Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/382109788
git clone --depth 1 --no-tags https://github.com/1brahimsaid/eggtimer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/384251868
git clone --depth 1 --no-tags https://github.com/lakshita14/Shortest-Path-Algorithm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/383064650
git clone --depth 1 --no-tags https://github.com/Sakshith-1913/Voting-Machine-using-zynq.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/383148983
git clone --depth 1 --no-tags https://github.com/johnMamish/verilog-common.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/383319002
git clone --depth 1 --no-tags https://github.com/hao310rui140326/nvdla_hw.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/383644247
git clone --depth 1 --no-tags https://github.com/mohammadmusawer/dedicated-microprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/382636358
git clone --depth 1 --no-tags https://github.com/We-Union/NUAA-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/374670455
git clone --depth 1 --no-tags https://github.com/jhs951101/CAaL4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/381024451
git clone --depth 1 --no-tags https://github.com/angithub34530/AN_Scripts.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/381057236
git clone --depth 1 --no-tags https://github.com/wbbbbbb123/Asynchronous-fifo-ping-pong-operation-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/374856295
git clone --depth 1 --no-tags https://github.com/jiru1997/Design-of-multi-channel-data-formater.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/378774285
git clone --depth 1 --no-tags https://github.com/zulaalal/DonanimTanimlama.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/380502271
git clone --depth 1 --no-tags https://github.com/buddhiheshan/single-cycle-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/380112375
git clone --depth 1 --no-tags https://github.com/ChealyKim-Engr/XADC-Pot-IP-Code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/379465899
git clone --depth 1 --no-tags https://github.com/vaksick/langtons_ant.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/381395254
git clone --depth 1 --no-tags https://github.com/igoxy/PBL3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/379089930
git clone --depth 1 --no-tags https://github.com/AnjaliRana20/Computer-Hardware-and-Organization-CS220.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/378992347
git clone --depth 1 --no-tags https://github.com/santaboi/sequence_detector-FSM-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/378965118
git clone --depth 1 --no-tags https://github.com/aurthurtang/debounce_digital_circuit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/381856024
git clone --depth 1 --no-tags https://github.com/iitkgpshubham/HDL_Modelling_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/381236897
git clone --depth 1 --no-tags https://github.com/egegonul/traffic-light-control.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/383452143
git clone --depth 1 --no-tags https://github.com/LoeWHJ/uart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/383428842
git clone --depth 1 --no-tags https://github.com/hn957/Vending-Machine-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/384364447
git clone --depth 1 --no-tags https://github.com/tishi43/div.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/381882801
git clone --depth 1 --no-tags https://github.com/ErickHDdS/Processador-LAOC-II.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/382124695
git clone --depth 1 --no-tags https://github.com/Leejunhee17/EE303.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/383377686
git clone --depth 1 --no-tags https://github.com/aking-1708/Udp_stack.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/378145466
git clone --depth 1 --no-tags https://github.com/pranjal-mittal0/NoC_Router.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/378636779
git clone --depth 1 --no-tags https://github.com/microSharjeel/Timer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/377276262
git clone --depth 1 --no-tags https://github.com/unal-edigital1-lab/wp01-entregafinal-grupo-06.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/375432660
git clone --depth 1 --no-tags https://github.com/MarianaVargas12/Proyectotaller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/377595999
git clone --depth 1 --no-tags https://github.com/ogozcelik/ALU-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/377978580
git clone --depth 1 --no-tags https://github.com/JosePablo-CamachoCerdas/Proyecto2-Microelectronica.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/378477362
git clone --depth 1 --no-tags https://github.com/vn218/image_processing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/378503945
git clone --depth 1 --no-tags https://github.com/hoenza/CALab-Final-Exam.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/376548851
git clone --depth 1 --no-tags https://github.com/Anubhav3084/KRSSG-FPGA-work.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/376521158
git clone --depth 1 --no-tags https://github.com/IamDestruction/I2C_Master_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/380064057
git clone --depth 1 --no-tags https://github.com/deepanshu761999/traffic-cntlr.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/380107521
git clone --depth 1 --no-tags https://github.com/jstraughan21/university-projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/374862271
git clone --depth 1 --no-tags https://github.com/justahumanBox/ISE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/379488481
git clone --depth 1 --no-tags https://github.com/lidongzegit/elevator_2floor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/379891681
git clone --depth 1 --no-tags https://github.com/keshan99/Design-of-a-single-cycle-MIPS-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/378558819
git clone --depth 1 --no-tags https://github.com/KWC1/RTLs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/378325310
git clone --depth 1 --no-tags https://github.com/jhs951101/CAaL5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/381038026
git clone --depth 1 --no-tags https://github.com/santi-jose/LogicDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/380865975
git clone --depth 1 --no-tags https://github.com/jhs951101/CAaL7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/381024515
git clone --depth 1 --no-tags https://github.com/Fisher-Wang/Digital-Logical-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/378831355
git clone --depth 1 --no-tags https://github.com/dominic-meads/Emoji_Animation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/378725829
git clone --depth 1 --no-tags https://github.com/frankyfrank666/Fpga-graphical-game-EE2026-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/383496030
git clone --depth 1 --no-tags https://github.com/infini8-13/verilog-onestop.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/383693877
git clone --depth 1 --no-tags https://github.com/Sivaluxan1997/Multicoreprocessor_MatrixMultiplication.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/384610604
git clone --depth 1 --no-tags https://github.com/linux1299/cpu_core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/384314848
git clone --depth 1 --no-tags https://github.com/RodrigoSantosB/Projeto-SD-2020.2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/384590272
git clone --depth 1 --no-tags https://github.com/Vuong-Van-Phuc/RISC-V-pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/382050027
git clone --depth 1 --no-tags https://github.com/chernheng/MIPS_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/382068492
git clone --depth 1 --no-tags https://github.com/andrab0/CN1-half_adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/382091666
git clone --depth 1 --no-tags https://github.com/ralfgad/alimentos_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/381606072
git clone --depth 1 --no-tags https://github.com/Jason0322/CA_Project2_2021-Pipelined-CPU-with-cache-in-verilog-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/383349158
git clone --depth 1 --no-tags https://github.com/JaCMxO/MIPS-Pipeline-Sources.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/382487749
git clone --depth 1 --no-tags https://github.com/samlam723/QPSK.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/382567935
git clone --depth 1 --no-tags https://github.com/egegonul/temperature-control-system.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/383449600
git clone --depth 1 --no-tags https://github.com/MBY381/VelrilogFirstTry.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/380649385
git clone --depth 1 --no-tags https://github.com/tarun2001sharma/Motion-Estimation-using-Phase-Correlation-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/383942419
git clone --depth 1 --no-tags https://github.com/aw13422/Parking-lot-occupancy-counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/375895797
git clone --depth 1 --no-tags https://github.com/aw13422/Stopwatch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/375896677
git clone --depth 1 --no-tags https://github.com/bobcheng15/mjpeg-encoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/377694478
git clone --depth 1 --no-tags https://github.com/VarshithaMaddineni/Verilog-Nbit-Adders.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/374607195
git clone --depth 1 --no-tags https://github.com/RichardPar/Verilog_MAX7219.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/378229016
git clone --depth 1 --no-tags https://github.com/Abhilashok/RISC_V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/377984102
git clone --depth 1 --no-tags https://github.com/ChengCivi/spi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/378551419
git clone --depth 1 --no-tags https://github.com/kymmt80/MIPS_Pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/380470940
git clone --depth 1 --no-tags https://github.com/ahmadrmirzaei/ARM32-FORWARD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/379651929
git clone --depth 1 --no-tags https://github.com/benjaminhsu2114/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/379934607
git clone --depth 1 --no-tags https://github.com/tzhang1996/hello.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/379462163
git clone --depth 1 --no-tags https://github.com/KUAN-HSUN-LI/CA_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/380496206
git clone --depth 1 --no-tags https://github.com/syhien/Nanjing-University-Digital-Circuits-Experiment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/378910499
git clone --depth 1 --no-tags https://github.com/ChealyKim-Engr/XADC-VGA-IP-Code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/379466369
