

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:16,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
fa24d9d62d9e9d43df0eb292e3b27e2e  /home/scratch/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=bfs.cu
self exe links to: /home/scratch/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS
Running md5sum using "md5sum /home/scratch/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/scratch/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS > _cuobjdump_complete_output_FgRV5t"
Parsing file _cuobjdump_complete_output_FgRV5t
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: bfs.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: bfs.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S1_S2_i : hostFun 0x0x404fc4, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S1_S2_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x030 (_1.ptx:72) @%p1 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x068 (_1.ptx:79) @%p2 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0e0 (_1.ptx:97) @%p3 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x138 (_1.ptx:111) @%p4 bra $Lt_0_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c8 (_1.ptx:134) add.s32 %r11, %r11, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e0 (_1.ptx:137) @%p5 bra $Lt_0_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_TeQ1MM"
Running: cat _ptx_TeQ1MM | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_oKGru5
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_oKGru5 --output-file  /dev/null 2> _ptx_TeQ1MMinfo"
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' : regs=18, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_TeQ1MM _ptx2_oKGru5 _ptx_TeQ1MMinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
Reading File
Input file: ./data/graph65536.txt
Read File
Copied Everything to GPU memory

GPGPU-Sim PTX: cudaLaunch for 0x0x404fc4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(52,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 92000 (ipc=184.0) sim_rate=46000 (inst/sec) elapsed = 0:0:00:02 / Tue Apr 16 16:53:34 2019
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(56,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 1000  inst.: 239393 (ipc=239.4) sim_rate=79797 (inst/sec) elapsed = 0:0:00:03 / Tue Apr 16 16:53:35 2019
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(44,0,0) tid=(253,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1267,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1268,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1279,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1279,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1280,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(1281,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1285,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1285,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1285,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1285,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1285,0), 1 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1286,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1287,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1287,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1287,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1287,0), 3 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1288,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1288,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1289,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1289,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1290,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1290,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1291,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1291,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1291,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1291,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1292,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1293,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1294,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1295,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1297,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1297,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1297,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1297,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1298,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1299,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1299,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1300,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1300,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(1301,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1303,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1303,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1303,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1303,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1304,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1305,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1305,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1306,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1306,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(1307,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1308,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1309,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1309,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1309,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1310,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1310,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1311,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1311,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1315,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1315,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1315,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1315,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1316,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1316,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1316,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1317,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1317,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1318,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1318,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1319,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1321,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(1322,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1322,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1322,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1323,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1323,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1324,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1324,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1328,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1328,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1329,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1329,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1329,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1329,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1329,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1330,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1330,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1331,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1332,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1333,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1333,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1333,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1333,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1333,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1334,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1334,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1334,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1335,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1335,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1335,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1335,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1335,0), 3 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1336,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1336,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1336,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1337,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(1337,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1338,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1339,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1339,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1339,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1339,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1340,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1341,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1342,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1343,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1343,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(1344,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1345,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1345,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1345,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1345,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1346,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1347,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1348,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1348,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1348,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1349,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1349,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1350,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1351,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1351,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1351,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1351,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1351,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1351,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1352,0)
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1352,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1353,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1353,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1354,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(1355,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1357,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1357,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1357,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1357,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1358,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1358,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1358,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1359,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1359,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1360,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1360,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(1361,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1363,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1363,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1364,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(1365,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1370,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1370,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(1371,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1372,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1372,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1372,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1373,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(1374,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1376,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1376,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1377,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1378,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1379,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1379,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1380,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1381,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1382,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1382,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1383,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1384,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(159,0,0) tid=(182,0,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(114,0,0) tid=(85,0,0)
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 459048 (ipc=306.0) sim_rate=91809 (inst/sec) elapsed = 0:0:00:05 / Tue Apr 16 16:53:37 2019
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(175,0,0) tid=(245,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1763,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1764,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1769,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1770,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1778,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1779,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1788,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1789,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1792,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1793,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1801,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1801,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1802,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1802,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1802,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1803,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1803,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1803,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1807,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1808,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1811,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1812,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1812,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1813,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1818,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1818,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1819,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1820,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1829,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1830,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1833,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1834,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1836,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1837,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1844,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1845,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1846,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1847,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1848,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1849,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1852,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1853,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1860,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1861,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1863,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(1864,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1864,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1865,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1868,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1869,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1870,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1871,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1871,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1872,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1872,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1873,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1873,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1873,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1874,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1875,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1875,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1876,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1876,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1876,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(1877,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(1877,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1881,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(1882,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1882,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1883,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1885,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1886,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1888,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1889,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1895,0), 5 CTAs running
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(197,0,0) tid=(109,0,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1896,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1898,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1898,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1899,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1899,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1899,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1899,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1899,0), 3 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1900,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1900,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1900,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1901,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1902,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1909,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1910,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1912,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1912,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1913,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1914,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1932,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1932,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1932,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1933,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(1933,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1934,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1934,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1935,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1939,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1939,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1940,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1940,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1940,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(1941,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1944,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1945,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1948,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(1949,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1949,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1950,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1951,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1952,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1959,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1959,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1960,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1961,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1967,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1967,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1968,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(1969,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1972,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1973,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1982,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1983,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1983,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1983,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1984,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1984,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1984,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1984,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1984,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1985,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1985,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1986,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1987,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1988,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1993,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1994,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1995,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1996,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1996,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1997,0)
GPGPU-Sim uArch: cycles simulated: 2000  inst.: 725041 (ipc=362.5) sim_rate=80560 (inst/sec) elapsed = 0:0:00:09 / Tue Apr 16 16:53:41 2019
GPGPU-Sim uArch: Shader 5 finished CTA #3 (2004,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2004,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(2005,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (2005,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(2006,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(2006,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (2006,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(2007,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (2008,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (2015,0), 5 CTAs running
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(195,0,0) tid=(75,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (2018,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (2020,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (2027,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (2027,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (2034,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (2039,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (2048,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (2050,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (2053,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (2076,0), 5 CTAs running
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(248,0,0) tid=(43,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (2185,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2205,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2245,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2246,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2247,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2254,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2259,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2262,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2263,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2305,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2308,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2310,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2312,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2313,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2316,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2316,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2317,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2322,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2326,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (2338,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (2341,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2356,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (2358,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2358,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2369,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (2373,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (2377,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2382,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (2383,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2383,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2386,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2387,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2390,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2391,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2400,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (2402,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2404,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (2406,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (2406,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2406,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2407,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2409,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2417,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2418,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2419,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (2423,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2429,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (2429,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #5 (2431,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (2436,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (2439,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2443,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2443,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (2448,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (2449,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (2451,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2453,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (2455,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2459,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (2460,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2461,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (2462,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #5 (2467,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2470,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (2471,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (2471,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (2473,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (2477,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (2481,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (2482,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (2484,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #4 (2485,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (2491,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2498,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 2500  inst.: 916693 (ipc=366.7) sim_rate=83335 (inst/sec) elapsed = 0:0:00:11 / Tue Apr 16 16:53:43 2019
GPGPU-Sim uArch: Shader 10 finished CTA #3 (2505,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (2507,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (2521,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (5947,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 1.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 5948
gpu_sim_insn = 917736
gpu_ipc =     154.2932
gpu_tot_sim_cycle = 5948
gpu_tot_sim_insn = 917736
gpu_tot_ipc =     154.2932
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 291
gpu_stall_icnt2sh    = 207
gpu_total_sim_rate=83430

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 19521
	L1I_total_cache_misses = 962
	L1I_total_cache_miss_rate = 0.0493
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6682
L1D_cache:
	L1D_cache_core[0]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[1]: Access = 196, Miss = 68, Miss_rate = 0.347, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[2]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[3]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[4]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[5]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[6]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[7]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[8]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[9]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[10]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[11]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[12]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[13]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[14]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_total_cache_accesses = 2116
	L1D_total_cache_misses = 548
	L1D_total_cache_miss_rate = 0.2590
	L1D_total_cache_pending_hits = 1536
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 4115
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1166
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3635
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 25
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 18559
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 962
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6682
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 
gpgpu_n_tot_thrd_icount = 990816
gpgpu_n_tot_w_icount = 30963
gpgpu_n_stall_shd_mem = 3411
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 523
gpgpu_n_mem_write_global = 26
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 65578
gpgpu_n_store_insn = 26
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 131091
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7237	W0_Idle:18628	W0_Scoreboard:24374	W1:243	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:30720
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4184 {8:523,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1040 {40:26,}
traffic_breakdown_coretomem[INST_ACC_R] = 256 {8:32,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 71128 {136:523,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 208 {8:26,}
traffic_breakdown_memtocore[INST_ACC_R] = 4352 {136:32,}
maxmrqlatency = 29 
maxdqlatency = 0 
maxmflatency = 316 
averagemflatency = 264 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 5947 
mrq_lat_table:365 	38 	63 	61 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	29 	535 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	585 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	339 	187 	12 	0 	0 	0 	0 	2 	9 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	5 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0        22        22         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1584         0      5929         0         0         0         0         0         0         0       954       915      1787      1779         0         0 
dram[1]:      1197         0         0         0         0         0         0         0         0         0       959       916      1797      1766         0      3990 
dram[2]:         0         0         0      3113         0      1632         0         0         0      4325       947       925      1787      1569         0         0 
dram[3]:         0         0         0      5122         0      4724         0         0         0         0       963       938      1800      1774         0         0 
dram[4]:         0      3916         0         0         0      5522         0         0         0         0      1272      2575      1763      1785      3182         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0       919       944      1772      1797      5594         0 
average row accesses per activate:
dram[0]:  1.000000      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 22.000000 22.000000      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 24.000000 22.000000      -nan  3.000000 
dram[2]:      -nan      -nan      -nan  2.000000      -nan  1.000000      -nan      -nan      -nan  2.000000 20.000000 22.000000 22.000000 22.000000      -nan      -nan 
dram[3]:      -nan      -nan      -nan  2.000000      -nan  2.000000      -nan      -nan      -nan      -nan 20.000000 22.000000 22.000000 20.000000      -nan      -nan 
dram[4]:      -nan  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan  8.333333 12.000000 22.000000 20.000000  2.000000      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 22.000000 20.000000  1.000000      -nan 
average row locality = 548/43 = 12.744186
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         0         1         0         0         0         0         0         0         0        20        22        22        22         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0        20        22        24        22         0         3 
dram[2]:         0         0         0         1         0         1         0         0         0         1        20        22        22        21         0         0 
dram[3]:         0         0         0         1         0         1         0         0         0         0        20        22        22        20         0         0 
dram[4]:         0         1         0         0         0         1         0         0         0         0        24        23        22        20         2         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        22        22        22        20         1         0 
total reads: 538
min_bank_accesses = 0!
chip skew: 93/86 = 1.08
number of total write accesses:
dram[0]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         1         0         0         0         0         0         1         0         0         0         1         0         0 
dram[3]:         0         0         0         1         0         1         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         1         0         0         0         1         0         0         0         0         1         1         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 10
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1055    none         125    none      none      none      none      none      none      none         267       270       275       268    none      none  
dram[1]:          0    none      none      none      none      none      none      none      none      none         273       270       269       270    none         262
dram[2]:     none      none      none         126    none         268    none      none      none         126       268       266       266       252    none      none  
dram[3]:     none      none      none         126    none         126    none      none      none      none         274       284       277       271    none      none  
dram[4]:     none         126    none      none      none         126    none      none      none      none         297       256       267       274       263    none  
dram[5]:     none      none      none      none      none      none      none      none      none      none         264       269       267       273       268    none  
maximum mf latency per bank:
dram[0]:        283         0       251         0         0         0         0         0         0         0       283       287       281       291         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0       287       292       305       316         0       268
dram[2]:          0         0         0       252         0       268         0         0         0       252       288       278       291       276         0         0
dram[3]:          0         0         0       252         0       252         0         0         0         0       277       301       284       308         0         0
dram[4]:          0       252         0         0         0       252         0         0         0         0       277       286       279       301       268         0
dram[5]:          0         0         0         0         0         0         0         0         0         0       277       284       296       302       268         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents
MSHR: tag=0x80234400, atomic=0 1 entries : 0x7f356ba85c90 :  mf: uid= 35855, sid01:w00, part=0, addr=0x80234440, load , size=32, unknown  status = IN_PARTITION_DRAM (5945), 

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7851 n_nop=7656 n_act=9 n_pre=3 n_req=92 n_rd=182 n_write=1 bw_util=0.04662
n_activity=971 dram_eff=0.3769
bk0: 8a 7750i bk1: 0a 7847i bk2: 2a 7827i bk3: 0a 7848i bk4: 0a 7849i bk5: 0a 7850i bk6: 0a 7852i bk7: 0a 7852i bk8: 0a 7853i bk9: 0a 7853i bk10: 40a 7736i bk11: 44a 7671i bk12: 44a 7734i bk13: 44a 7674i bk14: 0a 7849i bk15: 0a 7850i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0412686
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7851 n_nop=7659 n_act=6 n_pre=0 n_req=93 n_rd=186 n_write=0 bw_util=0.04738
n_activity=876 dram_eff=0.4247
bk0: 4a 7827i bk1: 0a 7847i bk2: 0a 7849i bk3: 0a 7849i bk4: 0a 7850i bk5: 0a 7850i bk6: 0a 7850i bk7: 0a 7852i bk8: 0a 7854i bk9: 0a 7854i bk10: 40a 7714i bk11: 44a 7672i bk12: 48a 7705i bk13: 44a 7652i bk14: 0a 7850i bk15: 6a 7825i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.041396
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7851 n_nop=7665 n_act=7 n_pre=0 n_req=91 n_rd=176 n_write=3 bw_util=0.0456
n_activity=884 dram_eff=0.405
bk0: 0a 7850i bk1: 0a 7851i bk2: 0a 7852i bk3: 2a 7829i bk4: 0a 7850i bk5: 2a 7834i bk6: 0a 7850i bk7: 0a 7852i bk8: 0a 7855i bk9: 2a 7832i bk10: 40a 7740i bk11: 44a 7700i bk12: 44a 7721i bk13: 42a 7702i bk14: 0a 7848i bk15: 0a 7848i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.0175774
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7851 n_nop=7671 n_act=6 n_pre=0 n_req=88 n_rd=172 n_write=2 bw_util=0.04433
n_activity=769 dram_eff=0.4525
bk0: 0a 7850i bk1: 0a 7851i bk2: 0a 7851i bk3: 2a 7830i bk4: 0a 7851i bk5: 2a 7828i bk6: 0a 7850i bk7: 0a 7852i bk8: 0a 7853i bk9: 0a 7854i bk10: 40a 7724i bk11: 44a 7628i bk12: 44a 7720i bk13: 40a 7667i bk14: 0a 7847i bk15: 0a 7847i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.042415
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7851 n_nop=7648 n_act=10 n_pre=3 n_req=97 n_rd=186 n_write=4 bw_util=0.0484
n_activity=934 dram_eff=0.4069
bk0: 0a 7846i bk1: 2a 7827i bk2: 0a 7850i bk3: 0a 7850i bk4: 0a 7851i bk5: 2a 7831i bk6: 0a 7853i bk7: 0a 7854i bk8: 0a 7856i bk9: 0a 7856i bk10: 48a 7668i bk11: 46a 7634i bk12: 44a 7711i bk13: 40a 7630i bk14: 4a 7826i bk15: 0a 7845i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0531143
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7851 n_nop=7672 n_act=5 n_pre=0 n_req=87 n_rd=174 n_write=0 bw_util=0.04433
n_activity=744 dram_eff=0.4677
bk0: 0a 7847i bk1: 0a 7849i bk2: 0a 7849i bk3: 0a 7850i bk4: 0a 7850i bk5: 0a 7851i bk6: 0a 7851i bk7: 0a 7854i bk8: 0a 7854i bk9: 0a 7854i bk10: 44a 7723i bk11: 44a 7646i bk12: 44a 7720i bk13: 40a 7699i bk14: 2a 7832i bk15: 0a 7847i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.043434

========= L2 cache stats =========
L2_cache_bank[0]: Access = 77, Miss = 47, Miss_rate = 0.610, Pending_hits = 6, Reservation_fails = 227
L2_cache_bank[1]: Access = 44, Miss = 44, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 61, Miss = 46, Miss_rate = 0.754, Pending_hits = 3, Reservation_fails = 115
L2_cache_bank[3]: Access = 47, Miss = 47, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 42, Miss = 42, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 46, Miss = 46, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 45, Miss = 42, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 46, Miss = 44, Miss_rate = 0.957, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 56, Miss = 48, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 45, Miss = 45, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 45, Miss = 45, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 42, Miss = 42, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 596
L2_total_cache_misses = 538
L2_total_cache_miss_rate = 0.9027
L2_total_cache_pending_hits = 9
L2_total_cache_reservation_fails = 342
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 231
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.030

icnt_total_pkts_mem_to_simt=2846
icnt_total_pkts_simt_to_mem=622
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.1846
	minimum = 6
	maximum = 37
Network latency average = 9.63926
	minimum = 6
	maximum = 37
Slowest packet = 763
Flit latency average = 8.42013
	minimum = 6
	maximum = 34
Slowest flit = 14
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00742235
	minimum = 0.00588433 (at node 12)
	maximum = 0.0129455 (at node 15)
Accepted packet rate average = 0.00742235
	minimum = 0.00588433 (at node 12)
	maximum = 0.0129455 (at node 15)
Injected flit rate average = 0.0215946
	minimum = 0.00588433 (at node 12)
	maximum = 0.0576664 (at node 15)
Accepted flit rate average= 0.0215946
	minimum = 0.0070612 (at node 19)
	maximum = 0.0443847 (at node 1)
Injected packet length average = 2.9094
Accepted packet length average = 2.9094
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.1846 (1 samples)
	minimum = 6 (1 samples)
	maximum = 37 (1 samples)
Network latency average = 9.63926 (1 samples)
	minimum = 6 (1 samples)
	maximum = 37 (1 samples)
Flit latency average = 8.42013 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00742235 (1 samples)
	minimum = 0.00588433 (1 samples)
	maximum = 0.0129455 (1 samples)
Accepted packet rate average = 0.00742235 (1 samples)
	minimum = 0.00588433 (1 samples)
	maximum = 0.0129455 (1 samples)
Injected flit rate average = 0.0215946 (1 samples)
	minimum = 0.00588433 (1 samples)
	maximum = 0.0576664 (1 samples)
Accepted flit rate average = 0.0215946 (1 samples)
	minimum = 0.0070612 (1 samples)
	maximum = 0.0443847 (1 samples)
Injected packet size average = 2.9094 (1 samples)
Accepted packet size average = 2.9094 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 11 sec (11 sec)
gpgpu_simulation_rate = 83430 (inst/sec)
gpgpu_simulation_rate = 540 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x404fc4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,5948)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(40,0,0) tid=(140,0,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(25,0,0) tid=(204,0,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(53,0,0) tid=(172,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (367,5948), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(368,5948)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (372,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (372,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (372,5948), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(373,5948)
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(373,5948)
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(373,5948)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (376,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (376,5948), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(377,5948)
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(377,5948)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (378,5948), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(379,5948)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (385,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (385,5948), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(386,5948)
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(386,5948)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (387,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (387,5948), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(388,5948)
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(388,5948)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (390,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (390,5948), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(391,5948)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(391,5948)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (391,5948), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(392,5948)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (393,5948), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(394,5948)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (394,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (394,5948), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(395,5948)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(395,5948)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (396,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (396,5948), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(397,5948)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (397,5948), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(398,5948)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(398,5948)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (400,5948), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(401,5948)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(45,0,0) tid=(204,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (405,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (405,5948), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(406,5948)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(407,5948)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (411,5948), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(412,5948)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (417,5948), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(418,5948)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (423,5948), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(424,5948)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (424,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (424,5948), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(425,5948)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(426,5948)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (429,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (429,5948), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(430,5948)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(431,5948)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (435,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (435,5948), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(436,5948)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(437,5948)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (437,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (437,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (437,5948), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(438,5948)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(438,5948)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(438,5948)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (443,5948), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(444,5948)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (450,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (450,5948), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(451,5948)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(451,5948)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (451,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (451,5948), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(452,5948)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (452,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (452,5948), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(453,5948)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(453,5948)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(454,5948)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (455,5948), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(456,5948)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (457,5948), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(458,5948)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (461,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (461,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (461,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (461,5948), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(462,5948)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(462,5948)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(463,5948)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(463,5948)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (463,5948), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(464,5948)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (465,5948), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(466,5948)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (470,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (470,5948), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(471,5948)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (471,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (471,5948), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(472,5948)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(472,5948)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(472,5948)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (481,5948), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(482,5948)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (486,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (486,5948), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(487,5948)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(487,5948)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (490,5948), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(491,5948)
GPGPU-Sim uArch: cycles simulated: 6448  inst.: 1279913 (ipc=724.4) sim_rate=91422 (inst/sec) elapsed = 0:0:00:14 / Tue Apr 16 16:53:46 2019
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(119,0,0) tid=(6,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (536,5948), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(537,5948)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (539,5948), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(540,5948)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (544,5948), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(545,5948)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (546,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (546,5948), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(547,5948)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(547,5948)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (555,5948), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(556,5948)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (571,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (571,5948), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(572,5948)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(573,5948)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (573,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (573,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (573,5948), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(574,5948)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(574,5948)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(575,5948)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (576,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (576,5948), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(577,5948)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (577,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (577,5948), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(578,5948)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(578,5948)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (578,5948), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(579,5948)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(579,5948)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (579,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (579,5948), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(580,5948)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (580,5948), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(581,5948)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(581,5948)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (584,5948), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(585,5948)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (588,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (588,5948), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(589,5948)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(590,5948)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (591,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (591,5948), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(592,5948)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(592,5948)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (594,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (594,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (594,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (594,5948), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(595,5948)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(595,5948)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(596,5948)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(596,5948)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (598,5948), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(599,5948)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(165,0,0) tid=(254,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (726,5948), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(727,5948)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (748,5948), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(749,5948)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (758,5948), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(759,5948)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (767,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (767,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (767,5948), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(768,5948)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(768,5948)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(769,5948)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (770,5948), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(771,5948)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (773,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (773,5948), 5 CTAs running
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(177,0,0) tid=(46,0,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(774,5948)
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(774,5948)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (776,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (776,5948), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(777,5948)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(778,5948)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (781,5948), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(782,5948)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (782,5948), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(783,5948)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (785,5948), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(786,5948)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (788,5948), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(789,5948)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (790,5948), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(791,5948)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (795,5948), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(796,5948)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (796,5948), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(797,5948)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (804,5948), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(805,5948)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (809,5948), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(810,5948)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (810,5948), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(811,5948)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (819,5948), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(820,5948)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (822,5948), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(823,5948)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (828,5948), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(829,5948)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (830,5948), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(831,5948)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (836,5948), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(837,5948)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (844,5948), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(845,5948)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (847,5948), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(848,5948)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (854,5948), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(855,5948)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (857,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (857,5948), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(858,5948)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(858,5948)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (863,5948), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(864,5948)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (865,5948), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(866,5948)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (869,5948), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(870,5948)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (880,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (880,5948), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(881,5948)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(881,5948)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (884,5948), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(885,5948)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (899,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (899,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (899,5948), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(900,5948)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(900,5948)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(900,5948)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(192,0,0) tid=(40,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (905,5948), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(906,5948)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (909,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (909,5948), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(910,5948)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(910,5948)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (910,5948), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(911,5948)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (911,5948), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(912,5948)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (912,5948), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(913,5948)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (917,5948), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(918,5948)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (919,5948), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(920,5948)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (922,5948), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(923,5948)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (928,5948), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(929,5948)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (929,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (929,5948), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(930,5948)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(930,5948)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (931,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (931,5948), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(932,5948)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(932,5948)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (932,5948), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(933,5948)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (935,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (935,5948), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(936,5948)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(937,5948)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (938,5948), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(939,5948)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (954,5948), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(955,5948)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (960,5948), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(961,5948)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (961,5948), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(962,5948)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (966,5948), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(967,5948)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (974,5948), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(975,5948)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (978,5948), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(979,5948)
GPGPU-Sim uArch: cycles simulated: 6948  inst.: 1648787 (ipc=731.1) sim_rate=96987 (inst/sec) elapsed = 0:0:00:17 / Tue Apr 16 16:53:49 2019
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1004,5948), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1005,5948)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1013,5948), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1014,5948)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1014,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1014,5948), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1015,5948)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(1016,5948)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1018,5948), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1019,5948)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1021,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1021,5948), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1022,5948)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(1023,5948)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1023,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1023,5948), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1024,5948)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1024,5948)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(228,0,0) tid=(180,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1031,5948), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1032,5948)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1034,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1034,5948), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1035,5948)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(1036,5948)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1040,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1040,5948), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1041,5948)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(1042,5948)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1048,5948), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1049,5948)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1053,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1053,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1055,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1058,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1071,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1073,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1075,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1094,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1107,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1128,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1129,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1133,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1141,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1141,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1147,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1149,5948), 4 CTAs running
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(253,0,0) tid=(184,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1157,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1167,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1170,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1172,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1175,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1178,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1184,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1185,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1190,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1195,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1202,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1202,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1206,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1208,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1213,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1216,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1217,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1217,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1219,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1224,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1224,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1226,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1228,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1230,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1237,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1240,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1240,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1243,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1246,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1261,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1269,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1269,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1275,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1275,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1280,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1280,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1284,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1286,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1292,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1293,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1294,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1300,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1305,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1307,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1308,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1313,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1315,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1315,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1316,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1323,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1324,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1332,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1338,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1338,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1350,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1351,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1354,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1354,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1364,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1387,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1400,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1407,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1413,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1423,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1425,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1429,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 7448  inst.: 1835095 (ipc=611.6) sim_rate=101949 (inst/sec) elapsed = 0:0:00:18 / Tue Apr 16 16:53:50 2019
GPGPU-Sim uArch: cycles simulated: 8448  inst.: 1835357 (ipc=367.0) sim_rate=96597 (inst/sec) elapsed = 0:0:00:19 / Tue Apr 16 16:53:51 2019
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3181,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (3827,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #2 (4365,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (4438,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (4925,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 10948  inst.: 1836547 (ipc=183.8) sim_rate=91827 (inst/sec) elapsed = 0:0:00:20 / Tue Apr 16 16:53:52 2019
GPGPU-Sim uArch: Shader 0 finished CTA #4 (5247,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #5 (5934,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #5 (6017,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 2.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 6018
gpu_sim_insn = 919016
gpu_ipc =     152.7112
gpu_tot_sim_cycle = 11966
gpu_tot_sim_insn = 1836752
gpu_tot_ipc =     153.4976
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 291
gpu_stall_icnt2sh    = 454
gpu_total_sim_rate=91837

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 38803
	L1I_total_cache_misses = 978
	L1I_total_cache_miss_rate = 0.0252
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6682
L1D_cache:
	L1D_cache_core[0]: Access = 334, Miss = 95, Miss_rate = 0.284, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[1]: Access = 332, Miss = 100, Miss_rate = 0.301, Pending_hits = 192, Reservation_fails = 0
	L1D_cache_core[2]: Access = 358, Miss = 108, Miss_rate = 0.302, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[3]: Access = 302, Miss = 84, Miss_rate = 0.278, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[4]: Access = 326, Miss = 96, Miss_rate = 0.294, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[5]: Access = 280, Miss = 70, Miss_rate = 0.250, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[6]: Access = 272, Miss = 64, Miss_rate = 0.235, Pending_hits = 192, Reservation_fails = 0
	L1D_cache_core[7]: Access = 318, Miss = 93, Miss_rate = 0.292, Pending_hits = 192, Reservation_fails = 0
	L1D_cache_core[8]: Access = 280, Miss = 68, Miss_rate = 0.243, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[9]: Access = 280, Miss = 70, Miss_rate = 0.250, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[10]: Access = 326, Miss = 94, Miss_rate = 0.288, Pending_hits = 192, Reservation_fails = 0
	L1D_cache_core[11]: Access = 280, Miss = 70, Miss_rate = 0.250, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[12]: Access = 264, Miss = 66, Miss_rate = 0.250, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[13]: Access = 302, Miss = 87, Miss_rate = 0.288, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[14]: Access = 342, Miss = 95, Miss_rate = 0.278, Pending_hits = 186, Reservation_fails = 0
	L1D_total_cache_accesses = 4596
	L1D_total_cache_misses = 1260
	L1D_total_cache_miss_rate = 0.2742
	L1D_total_cache_pending_hits = 2988
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 8331
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0576
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 332
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2988
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1090
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7851
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 170
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 37825
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 978
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6682
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 288, 90, 90, 75, 75, 75, 75, 75, 75, 75, 75, 
gpgpu_n_tot_thrd_icount = 2024544
gpgpu_n_tot_w_icount = 63267
gpgpu_n_stall_shd_mem = 3411
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1090
gpgpu_n_mem_write_global = 186
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 131386
gpgpu_n_store_insn = 186
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 262283
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8120	W0_Idle:49147	W0_Scoreboard:55890	W1:1827	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:61440
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8720 {8:1090,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7440 {40:186,}
traffic_breakdown_coretomem[INST_ACC_R] = 384 {8:48,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 148240 {136:1090,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1488 {8:186,}
traffic_breakdown_memtocore[INST_ACC_R] = 6528 {136:48,}
maxmrqlatency = 29 
maxdqlatency = 0 
maxmflatency = 316 
averagemflatency = 207 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 11965 
mrq_lat_table:488 	38 	84 	72 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	682 	609 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1328 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	748 	344 	13 	0 	0 	0 	0 	2 	9 	35 	140 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	18 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         1         0        20        22         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         2         0         0        20         0         0         0         0         0 
dram[2]:         0         0         0         0         0         1         0         0         0         2         0         0        22        22         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0        20         0         0        20         0         0 
dram[4]:         0         0         0         0         0         0         0         0         1         0        22        22         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        22         0         0         0         1         0 
maximum service time to same row:
dram[0]:      1584      3651      5929      4069         0         0         0      4832      2619      3626      2475      3189      1787      1779      1763      3372 
dram[1]:      1197         0         0         0      4207      3007         0      2332       925         0      1653       916      1797      1766      2541      3990 
dram[2]:         0      4903      4026      3113         0      2645         0      5229         0      4325       947       925      1787      2109      2132      3872 
dram[3]:      1385      3299      2313      5122         0      4724      2624      3254      4504      4328       963       938      1800      1893      2382      2494 
dram[4]:      3407      3916         0         0         0      5522      2829         0      4978      2854      1272      2575      1763      1785      3182      2519 
dram[5]:      1374      2422      2246      1710      2718      1471      3707      1454      3829      3516       919       944      1772      1797      5594      2144 
average row accesses per activate:
dram[0]:  1.000000  2.000000  4.000000  2.000000      -nan      -nan      -nan  2.000000  1.500000  4.000000 11.000000 12.000000 23.000000 22.000000  3.000000  2.000000 
dram[1]:  2.000000      -nan      -nan      -nan  2.000000  2.000000      -nan  1.333333  1.000000      -nan 11.000000 22.000000 25.000000 23.000000  1.000000  5.000000 
dram[2]:      -nan  2.000000  2.000000  4.000000      -nan  1.500000      -nan  2.000000      -nan  3.666667 20.000000 22.000000 11.500000  8.000000  1.000000  1.000000 
dram[3]:  1.000000  2.000000  4.000000  4.000000      -nan  2.000000  2.000000  4.000000  2.000000  1.000000 10.500000 22.000000 23.000000  7.333333  4.000000  5.000000 
dram[4]:  2.000000  2.000000      -nan      -nan      -nan  4.000000  4.000000      -nan  1.500000  2.000000  6.500000 13.000000 22.000000 23.000000  8.000000  3.000000 
dram[5]:  1.000000  6.000000  2.000000  1.000000  4.000000  1.000000  2.000000  1.000000  2.000000  2.000000 11.500000 22.000000 22.000000 21.000000  1.333333  4.000000 
average row locality = 703/105 = 6.695238
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         1         2         1         0         0         0         1         2         2        21        23        23        22         3         2 
dram[1]:         2         0         0         0         1         1         0         3         1         0        21        22        25        23         1         5 
dram[2]:         0         1         1         2         0         2         0         1         0         6        20        22        23        23         1         1 
dram[3]:         1         1         2         2         0         1         1         2         1         1        21        22        23        22         4         5 
dram[4]:         1         1         0         0         0         2         2         0         2         1        25        24        22        23         8         3 
dram[5]:         1         3         1         1         2         1         1         1         1         1        23        22        22        21         4         4 
total reads: 647
min_bank_accesses = 0!
chip skew: 114/103 = 1.11
number of total write accesses:
dram[0]:         0         1         2         1         0         0         0         1         1         2         1         1         0         0         0         0 
dram[1]:         0         0         0         0         1         1         0         1         0         0         1         0         0         0         0         0 
dram[2]:         0         1         1         2         0         1         0         1         0         5         0         0         0         1         0         0 
dram[3]:         0         1         2         2         0         1         1         2         1         0         0         0         0         0         0         0 
dram[4]:         1         1         0         0         0         2         2         0         1         1         1         2         0         0         0         0 
dram[5]:         0         3         1         0         2         0         1         0         1         1         0         0         0         0         0         0 
total reads: 56
min_bank_accesses = 0!
chip skew: 12/4 = 3.00
average mf latency per bank:
dram[0]:       1055       125       160       126    none      none      none         126       176       124       387       421       430       424       262       263
dram[1]:          0    none      none      none         126       125    none         201       268    none         423       404       383       419       268       373
dram[2]:     none         126       126       164    none         176    none         126    none         152       420       439       417       428       411       268
dram[3]:        268       132       124       160    none         197       126       124       132       268       431       460       434       390       261       260
dram[4]:        126       199    none      none      none         160       124    none         176       125       695       367       398       404       295       309
dram[5]:        268       147       126       268       124       268       127       271       126       126       424       431       437       429       305       261
maximum mf latency per bank:
dram[0]:        283       251       251       252         0         0         0       252       268       251       283       287       281       291       268       268
dram[1]:          0         0         0         0       252       251         0       277       268         0       287       292       305       316       268       268
dram[2]:          0       252       252       264         0       268         0       252         0       277       288       278       291       282       268       268
dram[3]:        268       264       252       252         0       252       252       252       264       268       277       301       284       308       268       268
dram[4]:        252       252         0         0         0       252       251         0       268       251       277       286       279       301       268       268
dram[5]:        268       252       252       268       252       268       255       271       252       252       277       284       296       302       277       268

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15794 n_nop=15545 n_act=19 n_pre=6 n_req=117 n_rd=214 n_write=10 bw_util=0.02837
n_activity=1510 dram_eff=0.2967
bk0: 8a 15689i bk1: 2a 15766i bk2: 4a 15753i bk3: 2a 15768i bk4: 0a 15793i bk5: 0a 15796i bk6: 0a 15799i bk7: 2a 15777i bk8: 4a 15748i bk9: 4a 15759i bk10: 42a 15643i bk11: 46a 15576i bk12: 46a 15671i bk13: 44a 15616i bk14: 6a 15766i bk15: 4a 15769i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0256426
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15794 n_nop=15563 n_act=14 n_pre=3 n_req=109 n_rd=210 n_write=4 bw_util=0.0271
n_activity=1282 dram_eff=0.3339
bk0: 4a 15769i bk1: 0a 15791i bk2: 0a 15793i bk3: 0a 15794i bk4: 2a 15772i bk5: 2a 15773i bk6: 0a 15795i bk7: 6a 15717i bk8: 2a 15777i bk9: 0a 15795i bk10: 42a 15621i bk11: 44a 15613i bk12: 50a 15642i bk13: 46a 15589i bk14: 2a 15776i bk15: 10a 15759i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0237432
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15794 n_nop=15552 n_act=18 n_pre=6 n_req=115 n_rd=206 n_write=12 bw_util=0.02761
n_activity=1486 dram_eff=0.2934
bk0: 0a 15792i bk1: 2a 15771i bk2: 2a 15771i bk3: 4a 15742i bk4: 0a 15794i bk5: 4a 15744i bk6: 0a 15794i bk7: 2a 15774i bk8: 0a 15798i bk9: 12a 15667i bk10: 40a 15681i bk11: 44a 15643i bk12: 46a 15638i bk13: 46a 15588i bk14: 2a 15772i bk15: 2a 15772i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.0133595
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15794 n_nop=15545 n_act=18 n_pre=3 n_req=119 n_rd=218 n_write=10 bw_util=0.02887
n_activity=1425 dram_eff=0.32
bk0: 2a 15776i bk1: 2a 15759i bk2: 4a 15755i bk3: 4a 15755i bk4: 0a 15793i bk5: 2a 15771i bk6: 2a 15771i bk7: 4a 15758i bk8: 2a 15762i bk9: 2a 15779i bk10: 42a 15639i bk11: 44a 15571i bk12: 46a 15661i bk13: 44a 15557i bk14: 8a 15761i bk15: 10a 15757i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0246929
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0x80240280, atomic=0 1 entries : 0x7f35644fbef0 :  mf: uid= 61879, sid02:w40, part=4, addr=0x802402e0, load , size=32, unknown  status = IN_PARTITION_DRAM (11963), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15794 n_nop=15533 n_act=17 n_pre=5 n_req=125 n_rd=228 n_write=11 bw_util=0.03026
n_activity=1466 dram_eff=0.3261
bk0: 2a 15765i bk1: 2a 15768i bk2: 0a 15792i bk3: 0a 15792i bk4: 0a 15796i bk5: 4a 15762i bk6: 4a 15761i bk7: 0a 15798i bk8: 4a 15749i bk9: 2a 15775i bk10: 50a 15580i bk11: 48a 15560i bk12: 44a 15653i bk13: 46a 15561i bk14: 16a 15746i bk15: 6a 15764i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0287451
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15794 n_nop=15545 n_act=19 n_pre=3 n_req=118 n_rd=218 n_write=9 bw_util=0.02875
n_activity=1464 dram_eff=0.3101
bk0: 2a 15774i bk1: 6a 15741i bk2: 2a 15770i bk3: 2a 15776i bk4: 4a 15754i bk5: 2a 15777i bk6: 2a 15771i bk7: 2a 15780i bk8: 2a 15774i bk9: 2a 15775i bk10: 46a 15636i bk11: 44a 15586i bk12: 44a 15663i bk13: 42a 15639i bk14: 8a 15715i bk15: 8a 15761i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0242497

========= L2 cache stats =========
L2_cache_bank[0]: Access = 138, Miss = 55, Miss_rate = 0.399, Pending_hits = 6, Reservation_fails = 227
L2_cache_bank[1]: Access = 102, Miss = 52, Miss_rate = 0.510, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 118, Miss = 51, Miss_rate = 0.432, Pending_hits = 3, Reservation_fails = 115
L2_cache_bank[3]: Access = 101, Miss = 54, Miss_rate = 0.535, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 90, Miss = 45, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 114, Miss = 58, Miss_rate = 0.509, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 103, Miss = 53, Miss_rate = 0.515, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 104, Miss = 56, Miss_rate = 0.538, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 162, Miss = 60, Miss_rate = 0.370, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 99, Miss = 54, Miss_rate = 0.545, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 106, Miss = 55, Miss_rate = 0.519, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 102, Miss = 54, Miss_rate = 0.529, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1339
L2_total_cache_misses = 647
L2_total_cache_miss_rate = 0.4832
L2_total_cache_pending_hits = 9
L2_total_cache_reservation_fails = 342
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 504
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 586
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 130
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 56
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 38
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 231
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.018

icnt_total_pkts_mem_to_simt=5921
icnt_total_pkts_simt_to_mem=1525
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.82032
	minimum = 6
	maximum = 32
Network latency average = 8.39233
	minimum = 6
	maximum = 21
Slowest packet = 1397
Flit latency average = 7.1541
	minimum = 6
	maximum = 17
Slowest flit = 3963
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0091454
	minimum = 0.00498504 (at node 6)
	maximum = 0.0176138 (at node 23)
Accepted packet rate average = 0.0091454
	minimum = 0.00498504 (at node 6)
	maximum = 0.0176138 (at node 23)
Injected flit rate average = 0.0244821
	minimum = 0.00498504 (at node 6)
	maximum = 0.0508475 (at node 23)
Accepted flit rate average= 0.0244821
	minimum = 0.00847458 (at node 19)
	maximum = 0.0435361 (at node 2)
Injected packet length average = 2.67699
Accepted packet length average = 2.67699
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.50244 (2 samples)
	minimum = 6 (2 samples)
	maximum = 34.5 (2 samples)
Network latency average = 9.0158 (2 samples)
	minimum = 6 (2 samples)
	maximum = 29 (2 samples)
Flit latency average = 7.78711 (2 samples)
	minimum = 6 (2 samples)
	maximum = 25.5 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.00828388 (2 samples)
	minimum = 0.00543469 (2 samples)
	maximum = 0.0152797 (2 samples)
Accepted packet rate average = 0.00828388 (2 samples)
	minimum = 0.00543469 (2 samples)
	maximum = 0.0152797 (2 samples)
Injected flit rate average = 0.0230383 (2 samples)
	minimum = 0.00543469 (2 samples)
	maximum = 0.054257 (2 samples)
Accepted flit rate average = 0.0230383 (2 samples)
	minimum = 0.00776789 (2 samples)
	maximum = 0.0439604 (2 samples)
Injected packet size average = 2.78111 (2 samples)
Accepted packet size average = 2.78111 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 20 sec (20 sec)
gpgpu_simulation_rate = 91837 (inst/sec)
gpgpu_simulation_rate = 598 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x404fc4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,11966)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(85,0,0) tid=(28,0,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(47,0,0) tid=(60,0,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(47,0,0) tid=(124,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (350,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (350,11966), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(351,11966)
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(351,11966)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (358,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (358,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (358,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (358,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (358,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (358,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (358,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (358,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (358,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (358,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (358,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (358,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (358,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (358,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (358,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (358,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (358,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (358,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (358,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (358,11966), 3 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(359,11966)
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(359,11966)
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(359,11966)
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(359,11966)
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(359,11966)
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(359,11966)
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(359,11966)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (359,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (359,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (359,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (359,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (359,11966), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(360,11966)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(360,11966)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(360,11966)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(360,11966)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(360,11966)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(360,11966)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(360,11966)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(360,11966)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(360,11966)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (360,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (360,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (360,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (360,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (360,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (360,11966), 3 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(361,11966)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(361,11966)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(361,11966)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(361,11966)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(361,11966)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(361,11966)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(361,11966)
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(361,11966)
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(361,11966)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(361,11966)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(362,11966)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(362,11966)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(362,11966)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(363,11966)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(363,11966)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (365,11966), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(366,11966)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (366,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (366,11966), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(367,11966)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(368,11966)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (396,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (396,11966), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(397,11966)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(398,11966)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(90,0,0) tid=(62,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (415,11966), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(416,11966)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (428,11966), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(429,11966)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (431,11966), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(432,11966)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (435,11966), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(436,11966)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (440,11966), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(441,11966)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (441,11966), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(442,11966)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (444,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (444,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (444,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (444,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (444,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (444,11966), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(445,11966)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(445,11966)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(445,11966)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(445,11966)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(445,11966)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(445,11966)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (445,11966), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(446,11966)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (446,11966), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(447,11966)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (495,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (495,11966), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(496,11966)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(497,11966)
GPGPU-Sim uArch: cycles simulated: 12466  inst.: 2216024 (ipc=758.5) sim_rate=100728 (inst/sec) elapsed = 0:0:00:22 / Tue Apr 16 16:53:54 2019
GPGPU-Sim uArch: Shader 3 finished CTA #4 (515,11966), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(516,11966)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (517,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (517,11966), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(518,11966)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(519,11966)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(113,0,0) tid=(117,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (539,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (539,11966), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(540,11966)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(541,11966)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (541,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (541,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (541,11966), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(542,11966)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(542,11966)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(543,11966)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (549,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (549,11966), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(550,11966)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(550,11966)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (576,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (576,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (576,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (576,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (576,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (576,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (576,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (576,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (576,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (576,11966), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(577,11966)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(577,11966)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(577,11966)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(577,11966)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(577,11966)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(577,11966)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(577,11966)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (577,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (577,11966), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(578,11966)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(578,11966)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(578,11966)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(578,11966)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(579,11966)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (629,11966), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(630,11966)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(90,0,0) tid=(70,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (687,11966), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(688,11966)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (705,11966), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(706,11966)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (706,11966), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(707,11966)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (724,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (724,11966), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(725,11966)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(725,11966)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (735,11966), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(736,11966)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (744,11966), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(745,11966)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (755,11966), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(756,11966)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (756,11966), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(757,11966)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (761,11966), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(762,11966)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (766,11966), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(767,11966)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (772,11966), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(773,11966)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (774,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (774,11966), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(775,11966)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(775,11966)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (780,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (780,11966), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(781,11966)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(782,11966)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (787,11966), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(788,11966)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (791,11966), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(792,11966)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (792,11966), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(793,11966)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(179,0,0) tid=(194,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (801,11966), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(802,11966)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (804,11966), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(805,11966)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (806,11966), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(807,11966)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (810,11966), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(811,11966)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (813,11966), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(814,11966)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (819,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (819,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (819,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (819,11966), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(820,11966)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(820,11966)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(821,11966)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(822,11966)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (824,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (824,11966), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(825,11966)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(826,11966)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (826,11966), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(827,11966)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (827,11966), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(828,11966)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (831,11966), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(832,11966)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (832,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (832,11966), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(833,11966)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(834,11966)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (839,11966), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(840,11966)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (841,11966), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(842,11966)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (845,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (845,11966), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(846,11966)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(847,11966)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (851,11966), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(852,11966)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (865,11966), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(866,11966)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (872,11966), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(873,11966)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (874,11966), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(875,11966)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (877,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (877,11966), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(878,11966)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(878,11966)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (881,11966), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(882,11966)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (885,11966), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(886,11966)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (887,11966), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(888,11966)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (892,11966), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(893,11966)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (896,11966), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(897,11966)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (901,11966), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(902,11966)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (909,11966), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(910,11966)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (911,11966), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(912,11966)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (920,11966), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(921,11966)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(187,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (934,11966), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(935,11966)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (957,11966), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(958,11966)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (959,11966), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(960,11966)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (960,11966), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(961,11966)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (961,11966), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(962,11966)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (966,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (966,11966), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(967,11966)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(967,11966)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (978,11966), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(979,11966)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (995,11966), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(996,11966)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (997,11966), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(998,11966)
GPGPU-Sim uArch: cycles simulated: 12966  inst.: 2563865 (ipc=727.1) sim_rate=102554 (inst/sec) elapsed = 0:0:00:25 / Tue Apr 16 16:53:57 2019
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1003,11966), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1004,11966)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1019,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1019,11966), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(1020,11966)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1020,11966)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1037,11966), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1038,11966)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1038,11966), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1039,11966)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1039,11966), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1040,11966)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1048,11966), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1049,11966)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(235,0,0) tid=(27,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1059,11966), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1060,11966)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1063,11966), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1064,11966)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1070,11966), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1071,11966)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1071,11966), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1072,11966)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1085,11966), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1086,11966)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1095,11966), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1096,11966)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1112,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1112,11966), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1113,11966)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1113,11966)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1119,11966), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1120,11966)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1120,11966), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1121,11966)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1123,11966), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1124,11966)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1128,11966), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1129,11966)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1129,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1129,11966), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1130,11966)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1130,11966)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1132,11966), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1133,11966)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1141,11966), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1142,11966)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1162,11966), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1163,11966)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1164,11966), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1165,11966)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1165,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1165,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1166,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1171,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1184,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1184,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1194,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1197,11966), 5 CTAs running
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(210,0,0) tid=(43,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1202,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1202,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1204,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1206,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1209,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1210,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1212,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1212,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1214,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1222,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1226,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1233,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1242,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1243,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1245,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1251,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1257,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1262,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1277,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1299,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1301,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1307,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1313,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1313,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1326,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1330,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1330,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1337,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1340,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1350,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1353,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1358,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1361,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1390,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1392,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1396,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1402,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1406,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1448,11966), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 13466  inst.: 2753568 (ipc=611.2) sim_rate=105906 (inst/sec) elapsed = 0:0:00:26 / Tue Apr 16 16:53:58 2019
GPGPU-Sim uArch: cycles simulated: 13966  inst.: 2754428 (ipc=458.8) sim_rate=102015 (inst/sec) elapsed = 0:0:00:27 / Tue Apr 16 16:53:59 2019
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2607,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2781,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (2905,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (3029,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (3070,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (3213,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (3278,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3292,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (3458,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (3476,11966), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 15466  inst.: 2759173 (ipc=263.5) sim_rate=98541 (inst/sec) elapsed = 0:0:00:28 / Tue Apr 16 16:54:00 2019
GPGPU-Sim uArch: Shader 12 finished CTA #4 (3647,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (3785,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (3848,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (3948,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (4008,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (4082,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (4085,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (4213,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (4316,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #4 (4326,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (4419,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (4434,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4439,11966), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 16466  inst.: 2761630 (ipc=205.5) sim_rate=92054 (inst/sec) elapsed = 0:0:00:30 / Tue Apr 16 16:54:02 2019
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4596,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (4795,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (4813,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (4815,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (4859,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (4906,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (4969,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #4 (5184,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (5234,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #4 (5465,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 17466  inst.: 2762964 (ipc=168.4) sim_rate=89127 (inst/sec) elapsed = 0:0:00:31 / Tue Apr 16 16:54:03 2019
GPGPU-Sim uArch: Shader 14 finished CTA #4 (5506,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (5687,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (5698,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #1 (5765,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #1 (5934,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (6010,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #5 (6019,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (6084,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (6524,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (6729,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 5.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 6730
gpu_sim_insn = 926846
gpu_ipc =     137.7186
gpu_tot_sim_cycle = 18696
gpu_tot_sim_insn = 2763598
gpu_tot_ipc =     147.8176
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 291
gpu_stall_icnt2sh    = 527
gpu_total_sim_rate=89148

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 62289
	L1I_total_cache_misses = 992
	L1I_total_cache_miss_rate = 0.0159
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6682
L1D_cache:
	L1D_cache_core[0]: Access = 696, Miss = 234, Miss_rate = 0.336, Pending_hits = 258, Reservation_fails = 0
	L1D_cache_core[1]: Access = 692, Miss = 236, Miss_rate = 0.341, Pending_hits = 252, Reservation_fails = 0
	L1D_cache_core[2]: Access = 648, Miss = 205, Miss_rate = 0.316, Pending_hits = 261, Reservation_fails = 0
	L1D_cache_core[3]: Access = 650, Miss = 204, Miss_rate = 0.314, Pending_hits = 255, Reservation_fails = 0
	L1D_cache_core[4]: Access = 568, Miss = 174, Miss_rate = 0.306, Pending_hits = 258, Reservation_fails = 0
	L1D_cache_core[5]: Access = 618, Miss = 192, Miss_rate = 0.311, Pending_hits = 270, Reservation_fails = 0
	L1D_cache_core[6]: Access = 562, Miss = 161, Miss_rate = 0.286, Pending_hits = 258, Reservation_fails = 0
	L1D_cache_core[7]: Access = 726, Miss = 251, Miss_rate = 0.346, Pending_hits = 249, Reservation_fails = 0
	L1D_cache_core[8]: Access = 608, Miss = 188, Miss_rate = 0.309, Pending_hits = 264, Reservation_fails = 0
	L1D_cache_core[9]: Access = 564, Miss = 166, Miss_rate = 0.294, Pending_hits = 276, Reservation_fails = 0
	L1D_cache_core[10]: Access = 530, Miss = 141, Miss_rate = 0.266, Pending_hits = 246, Reservation_fails = 0
	L1D_cache_core[11]: Access = 548, Miss = 157, Miss_rate = 0.286, Pending_hits = 276, Reservation_fails = 0
	L1D_cache_core[12]: Access = 484, Miss = 131, Miss_rate = 0.271, Pending_hits = 252, Reservation_fails = 0
	L1D_cache_core[13]: Access = 676, Miss = 226, Miss_rate = 0.334, Pending_hits = 252, Reservation_fails = 0
	L1D_cache_core[14]: Access = 726, Miss = 244, Miss_rate = 0.336, Pending_hits = 241, Reservation_fails = 0
	L1D_total_cache_accesses = 9296
	L1D_total_cache_misses = 2910
	L1D_total_cache_miss_rate = 0.3130
	L1D_total_cache_pending_hits = 3868
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 13151
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0365
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2408
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3868
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1853
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 12671
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 110
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1057
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 61297
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 992
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6682
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
120, 120, 346, 120, 120, 120, 120, 120, 135, 135, 135, 135, 135, 135, 473, 135, 150, 150, 150, 150, 150, 150, 150, 150, 135, 135, 135, 135, 135, 135, 135, 135, 105, 105, 387, 105, 105, 303, 105, 105, 120, 120, 120, 120, 120, 120, 120, 120, 
gpgpu_n_tot_thrd_icount = 3313920
gpgpu_n_tot_w_icount = 103560
gpgpu_n_stall_shd_mem = 3445
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1853
gpgpu_n_mem_write_global = 1167
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 198604
gpgpu_n_store_insn = 1176
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 394095
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 34
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:9032	W0_Idle:88104	W0_Scoreboard:135168	W1:11189	W2:211	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:92160
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 14824 {8:1853,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46680 {40:1167,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 252008 {136:1853,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9336 {8:1167,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 36 
maxdqlatency = 0 
maxmflatency = 316 
averagemflatency = 192 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 18695 
mrq_lat_table:1190 	52 	104 	128 	52 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2050 	985 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3064 	28 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1398 	452 	18 	0 	0 	0 	0 	2 	9 	35 	924 	197 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	32 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         2         4         4         0         0         1         2         1         4        20        22         0         0         0         2 
dram[1]:         2         0         1         0         0         0         0        12         3         0        20        22        25        23         0         6 
dram[2]:         1         0         2         4         1         2         0         2         0         8        20        22        22        22         0         0 
dram[3]:         6         0         4         4         1         2         0         4         2         1        20        22         0        20         0         0 
dram[4]:         0         4         0         1         1         4         0         1         2         0        22        22        22        23         9         3 
dram[5]:         2         6         2         2         4         1         0         1         0         2        22         0        25        21         1         4 
maximum service time to same row:
dram[0]:      1584      3651      5929      4069      2107      2857      1547      4832      2619      3626      2475      3189      1787      1779      1763      3372 
dram[1]:      2119      2922      1466      3497      4207      3007      2185      2332      1029      3007      1653      2256      1797      1766      2541      3990 
dram[2]:      1004      4903      4026      3113      2423      2645      2549      5229      2413      4325      2646       925      2077      2109      2132      3872 
dram[3]:      2340      3299      2313      5122      2205      4724      2624      3254      4504      4328      2149       938      1800      1893      2382      2494 
dram[4]:      3407      3916      3119      1643       957      5522      2829      1368      4978      2854      1272      4409      1763      1785      3182      2519 
dram[5]:      1374      2422      2246      1710      2718      1471      3707      1511      3829      3516      1241       944      1772      1797      5594      2144 
average row accesses per activate:
dram[0]:  3.500000  4.333333  2.800000  2.000000 12.000000 10.000000  4.500000  2.666667  6.500000  3.666667 13.000000  6.400000 27.000000 24.000000 17.000000  6.666667 
dram[1]:  2.333333  6.000000  5.000000  2.000000 16.000000 10.000000 10.000000  2.666667  5.333333 14.000000  7.250000  6.500000 10.666667  9.333333 13.000000  4.666667 
dram[2]:  3.500000  9.000000  4.333333  4.666667  1.500000  2.750000  6.000000  2.600000 13.000000  3.857143 12.000000 11.500000  7.000000  8.666667 14.000000 16.000000 
dram[3]:  2.000000  8.000000  3.000000  3.000000  2.500000  1.666667  8.000000  3.666667  3.200000  9.500000  6.500000  6.250000 27.000000  5.000000 15.000000 12.000000 
dram[4]: 14.000000  2.000000  4.000000  4.666667  3.750000  4.500000 10.000000  6.500000  2.250000 10.000000  5.400000  7.250000  4.833333  9.000000  6.666667  6.333333 
dram[5]:  5.000000  4.500000  4.250000  2.500000  3.500000  4.500000 10.000000  5.333333 14.000000  3.000000  9.333333 22.000000 13.000000  8.333333  5.666667  6.333333 
average row locality = 1531/263 = 5.821293
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         9         7         8         5         6         5         5         5         7         6        23        28        27        24        17        20 
dram[1]:         5         3         5         1         7         5         5        16        10         7        25        25        32        28        13        14 
dram[2]:         4         4         7         8         2         7         3         8         6        16        22        23        28        25        14        16 
dram[3]:         8         4         5         5         3         3         4         6        10        10        25        25        27        30        15        12 
dram[4]:         7         6         2         8         9        10         5         7         6         5        26        26        29        27        20        19 
dram[5]:         6        10        10         7         8         5         5         9         7         5        25        22        26        25        17        19 
total reads: 1206
bank skew: 32/1 = 32.00
chip skew: 212/192 = 1.10
number of total write accesses:
dram[0]:         5         6         6         3         6         5         4         3         6         5         3         4         0         0         0         0 
dram[1]:         2         3         5         1         9         5         5         8         6         7         4         1         0         0         0         0 
dram[2]:         3         5         6         6         1         4         3         5         7        11         2         0         0         1         0         0 
dram[3]:         4         4         4         4         2         2         4         5         6         9         1         0         0         0         0         0 
dram[4]:         7         4         2         6         6         8         5         6         3         5         1         3         0         0         0         0 
dram[5]:         4         8         7         3         6         4         5         7         7         4         3         0         0         0         0         0 
total reads: 325
min_bank_accesses = 0!
chip skew: 58/45 = 1.29
average mf latency per bank:
dram[0]:        409       147       168       182       124       140       158       184       157       177       434       479       636       631       352       326
dram[1]:        112       124       155       126       158       138       125       192       190       123       441       478       586       576       329       478
dram[2]:        146       154       149       177       176       178       125       173       134       190       450       575       626       592       310       340
dram[3]:        188       143       174       175       185       186       142       191       173       132       474       547       607       518       365       331
dram[4]:        144       191       126       158       155       165       153       137       192       152      2338       437       537       606       433       352
dram[5]:        153       197       168       185       177       142       166       144       134       175       491       548       544       609       417       315
maximum mf latency per bank:
dram[0]:        283       277       278       282       253       273       268       286       268       277       283       287       281       291       270       278
dram[1]:        277       252       268       253       257       251       259       289       285       255       287       292       305       316       270       277
dram[2]:        269       259       280       277       269       277       253       281       257       290       288       279       291       282       268       268
dram[3]:        279       264       281       277       273       277       252       278       286       268       277       301       284       308       268       271
dram[4]:        256       283       257       282       277       277       254       276       277       251       277       286       294       301       279       278
dram[5]:        268       279       278       280       277       268       255       277       255       277       277       284       296       302       277       285

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24677 n_nop=24151 n_act=41 n_pre=25 n_req=258 n_rd=404 n_write=56 bw_util=0.03728
n_activity=3797 dram_eff=0.2423
bk0: 18a 24487i bk1: 14a 24531i bk2: 16a 24474i bk3: 10a 24535i bk4: 12a 24564i bk5: 10a 24567i bk6: 10a 24563i bk7: 10a 24564i bk8: 14a 24553i bk9: 12a 24546i bk10: 46a 24495i bk11: 56a 24317i bk12: 54a 24536i bk13: 48a 24472i bk14: 34a 24593i bk15: 40a 24520i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.029258
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24677 n_nop=24153 n_act=41 n_pre=25 n_req=257 n_rd=402 n_write=56 bw_util=0.03712
n_activity=3493 dram_eff=0.2622
bk0: 10a 24573i bk1: 6a 24616i bk2: 10a 24544i bk3: 2a 24652i bk4: 14a 24508i bk5: 10a 24595i bk6: 10a 24566i bk7: 32a 24245i bk8: 20a 24491i bk9: 14a 24529i bk10: 50a 24402i bk11: 50a 24378i bk12: 64a 24419i bk13: 56a 24382i bk14: 26a 24567i bk15: 28a 24545i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0414151
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents
MSHR: tag=0x80246c80, atomic=0 1 entries : 0x7f356b0f0c00 :  mf: uid= 95154, sid05:w25, part=2, addr=0x80246cc0, load , size=32, unknown  status = IN_PARTITION_DRAM (18693), 

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24677 n_nop=24169 n_act=42 n_pre=26 n_req=247 n_rd=386 n_write=54 bw_util=0.03566
n_activity=3622 dram_eff=0.243
bk0: 8a 24580i bk1: 8a 24602i bk2: 14a 24500i bk3: 16a 24484i bk4: 4a 24620i bk5: 14a 24531i bk6: 6a 24616i bk7: 16a 24461i bk8: 12a 24538i bk9: 32a 24324i bk10: 44a 24503i bk11: 46a 24496i bk12: 56a 24449i bk13: 50a 24462i bk14: 28a 24605i bk15: 32a 24598i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0183572
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24677 n_nop=24172 n_act=46 n_pre=30 n_req=237 n_rd=384 n_write=45 bw_util=0.03477
n_activity=3641 dram_eff=0.2356
bk0: 16a 24471i bk1: 8a 24596i bk2: 10a 24560i bk3: 10a 24543i bk4: 6a 24598i bk5: 6a 24589i bk6: 8a 24612i bk7: 12a 24552i bk8: 20a 24456i bk9: 20a 24483i bk10: 50a 24449i bk11: 50a 24357i bk12: 54a 24521i bk13: 60a 24332i bk14: 30a 24597i bk15: 24a 24595i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0261377
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24677 n_nop=24113 n_act=50 n_pre=34 n_req=268 n_rd=424 n_write=56 bw_util=0.0389
n_activity=3906 dram_eff=0.2458
bk0: 14a 24542i bk1: 12a 24473i bk2: 4a 24631i bk3: 16a 24484i bk4: 18a 24478i bk5: 20a 24471i bk6: 10a 24585i bk7: 14a 24510i bk8: 12a 24542i bk9: 10a 24596i bk10: 52a 24435i bk11: 52a 24382i bk12: 58a 24387i bk13: 54a 24376i bk14: 40a 24519i bk15: 38a 24503i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0325404
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24677 n_nop=24137 n_act=43 n_pre=27 n_req=264 n_rd=412 n_write=58 bw_util=0.03809
n_activity=3819 dram_eff=0.2461
bk0: 12a 24568i bk1: 20a 24466i bk2: 20a 24466i bk3: 14a 24527i bk4: 16a 24493i bk5: 10a 24556i bk6: 10a 24578i bk7: 18a 24482i bk8: 14a 24543i bk9: 10a 24558i bk10: 50a 24436i bk11: 44a 24471i bk12: 52a 24507i bk13: 50a 24458i bk14: 34a 24546i bk15: 38a 24523i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0281639

========= L2 cache stats =========
L2_cache_bank[0]: Access = 268, Miss = 102, Miss_rate = 0.381, Pending_hits = 6, Reservation_fails = 227
L2_cache_bank[1]: Access = 230, Miss = 100, Miss_rate = 0.435, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 256, Miss = 102, Miss_rate = 0.398, Pending_hits = 8, Reservation_fails = 115
L2_cache_bank[3]: Access = 221, Miss = 99, Miss_rate = 0.448, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 196, Miss = 86, Miss_rate = 0.439, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 239, Miss = 107, Miss_rate = 0.448, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 216, Miss = 97, Miss_rate = 0.449, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 208, Miss = 95, Miss_rate = 0.457, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 584, Miss = 104, Miss_rate = 0.178, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 230, Miss = 108, Miss_rate = 0.470, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 228, Miss = 104, Miss_rate = 0.456, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 219, Miss = 102, Miss_rate = 0.466, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 3095
L2_total_cache_misses = 1206
L2_total_cache_miss_rate = 0.3897
L2_total_cache_pending_hits = 20
L2_total_cache_reservation_fails = 342
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 966
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 883
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 842
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 231
L2_cache_data_port_util = 0.022
L2_cache_fill_port_util = 0.021

icnt_total_pkts_mem_to_simt=10777
icnt_total_pkts_simt_to_mem=4262
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.74886
	minimum = 6
	maximum = 43
Network latency average = 7.60478
	minimum = 6
	maximum = 33
Slowest packet = 2933
Flit latency average = 6.63914
	minimum = 6
	maximum = 29
Slowest flit = 7996
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0193275
	minimum = 0.00757801 (at node 10)
	maximum = 0.0627043 (at node 23)
Accepted packet rate average = 0.0193275
	minimum = 0.00757801 (at node 10)
	maximum = 0.0627043 (at node 23)
Injected flit rate average = 0.0417864
	minimum = 0.0105498 (at node 10)
	maximum = 0.104903 (at node 23)
Accepted flit rate average= 0.0417864
	minimum = 0.0231798 (at node 22)
	maximum = 0.114859 (at node 23)
Injected packet length average = 2.16202
Accepted packet length average = 2.16202
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.91792 (3 samples)
	minimum = 6 (3 samples)
	maximum = 37.3333 (3 samples)
Network latency average = 8.54546 (3 samples)
	minimum = 6 (3 samples)
	maximum = 30.3333 (3 samples)
Flit latency average = 7.40446 (3 samples)
	minimum = 6 (3 samples)
	maximum = 26.6667 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.0119651 (3 samples)
	minimum = 0.00614913 (3 samples)
	maximum = 0.0310879 (3 samples)
Accepted packet rate average = 0.0119651 (3 samples)
	minimum = 0.00614913 (3 samples)
	maximum = 0.0310879 (3 samples)
Injected flit rate average = 0.0292877 (3 samples)
	minimum = 0.00713972 (3 samples)
	maximum = 0.0711391 (3 samples)
Accepted flit rate average = 0.0292877 (3 samples)
	minimum = 0.0129052 (3 samples)
	maximum = 0.0675932 (3 samples)
Injected packet size average = 2.44776 (3 samples)
Accepted packet size average = 2.44776 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 31 sec (31 sec)
gpgpu_simulation_rate = 89148 (inst/sec)
gpgpu_simulation_rate = 603 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x404fc4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,18696)
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,18696)
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,18696)
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,18696)
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,18696)
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,18696)
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,18696)
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,18696)
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,18696)
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,18696)
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,18696)
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,18696)
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,18696)
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,18696)
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,18696)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,18696)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,18696)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,18696)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,18696)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,18696)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,18696)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,18696)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,18696)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,18696)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,18696)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,18696)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,18696)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,18696)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,18696)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,18696)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,18696)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,18696)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,18696)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,18696)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,18696)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,18696)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,18696)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,18696)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,18696)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,18696)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,18696)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,18696)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,18696)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,18696)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,18696)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,18696)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,18696)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,18696)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,18696)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,18696)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,18696)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,18696)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,18696)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,18696)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,18696)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,18696)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,18696)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,18696)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,18696)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,18696)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,18696)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,18696)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,18696)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,18696)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,18696)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,18696)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,18696)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,18696)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,18696)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,18696)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,18696)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,18696)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,18696)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,18696)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,18696)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,18696)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,18696)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,18696)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,18696)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,18696)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,18696)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,18696)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,18696)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,18696)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,18696)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,18696)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,18696)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,18696)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,18696)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,18696)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(12,0,0) tid=(68,0,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(4,0,0) tid=(36,0,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(60,0,0) tid=(164,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (376,18696), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(377,18696)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (378,18696), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(379,18696)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (385,18696), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(386,18696)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (395,18696), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(396,18696)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (401,18696), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(402,18696)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (416,18696), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(417,18696)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (419,18696), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(420,18696)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (420,18696), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(421,18696)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (423,18696), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(424,18696)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (424,18696), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(425,18696)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (434,18696), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(435,18696)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (438,18696), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(439,18696)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (439,18696), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(440,18696)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (441,18696), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(442,18696)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (442,18696), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(443,18696)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (447,18696), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(448,18696)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (451,18696), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(452,18696)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(63,0,0) tid=(17,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (457,18696), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(458,18696)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (461,18696), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(462,18696)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (486,18696), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(487,18696)
GPGPU-Sim uArch: cycles simulated: 19196  inst.: 3104071 (ipc=680.9) sim_rate=91296 (inst/sec) elapsed = 0:0:00:34 / Tue Apr 16 16:54:06 2019
GPGPU-Sim uArch: Shader 10 finished CTA #4 (507,18696), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(508,18696)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (513,18696), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(514,18696)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (516,18696), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(517,18696)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (521,18696), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (521,18696), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(522,18696)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(522,18696)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (527,18696), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(528,18696)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (529,18696), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(530,18696)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (532,18696), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(533,18696)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (542,18696), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(543,18696)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (545,18696), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(546,18696)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (549,18696), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (549,18696), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(550,18696)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(550,18696)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(110,0,0) tid=(227,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (666,18696), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(667,18696)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (689,18696), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(690,18696)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (696,18696), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(697,18696)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (709,18696), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(710,18696)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (755,18696), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(756,18696)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (777,18696), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(778,18696)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (787,18696), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (787,18696), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(788,18696)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(788,18696)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (816,18696), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(817,18696)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (836,18696), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(837,18696)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (857,18696), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(858,18696)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (875,18696), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(876,18696)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (898,18696), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(899,18696)
GPGPU-Sim uArch: cycles simulated: 19696  inst.: 3237207 (ipc=473.6) sim_rate=92491 (inst/sec) elapsed = 0:0:00:35 / Tue Apr 16 16:54:07 2019
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1004,18696), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1005,18696)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1024,18696), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(1025,18696)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1118,18696), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1119,18696)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1125,18696), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1126,18696)
GPGPU-Sim uArch: cycles simulated: 20196  inst.: 3261463 (ipc=331.9) sim_rate=90596 (inst/sec) elapsed = 0:0:00:36 / Tue Apr 16 16:54:08 2019
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(109,0,0) tid=(81,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2163,18696), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2164,18696)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2424,18696), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2425,18696)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2493,18696), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(2494,18696)
GPGPU-Sim uArch: cycles simulated: 21196  inst.: 3275417 (ipc=204.7) sim_rate=88524 (inst/sec) elapsed = 0:0:00:37 / Tue Apr 16 16:54:09 2019
GPGPU-Sim uArch: Shader 14 finished CTA #3 (2559,18696), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(2560,18696)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2743,18696), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(2744,18696)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (2875,18696), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(2876,18696)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2887,18696), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(2888,18696)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2889,18696), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(2890,18696)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2970,18696), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(2971,18696)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (3008,18696), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3009,18696)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (3049,18696), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(3050,18696)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (3100,18696), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(3101,18696)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (3135,18696), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(3136,18696)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (3144,18696), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(3145,18696)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (3248,18696), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3249,18696)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3345,18696), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(3346,18696)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3383,18696), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(3384,18696)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (3413,18696), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(3414,18696)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (3433,18696), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(3434,18696)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (3478,18696), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(3479,18696)
GPGPU-Sim uArch: cycles simulated: 22196  inst.: 3339240 (ipc=164.5) sim_rate=87874 (inst/sec) elapsed = 0:0:00:38 / Tue Apr 16 16:54:10 2019
GPGPU-Sim uArch: Shader 0 finished CTA #3 (3563,18696), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(3564,18696)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (3573,18696), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(3574,18696)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (3614,18696), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(3615,18696)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (3632,18696), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(3633,18696)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(158,0,0) tid=(119,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (3812,18696), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(3813,18696)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (3860,18696), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(3861,18696)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (3957,18696), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(3958,18696)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (3990,18696), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(3991,18696)
GPGPU-Sim uArch: cycles simulated: 22696  inst.: 3372934 (ipc=152.3) sim_rate=86485 (inst/sec) elapsed = 0:0:00:39 / Tue Apr 16 16:54:11 2019
GPGPU-Sim uArch: Shader 2 finished CTA #1 (4054,18696), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(4055,18696)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (4107,18696), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(4108,18696)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (4115,18696), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(4116,18696)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (4195,18696), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(4196,18696)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (4242,18696), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(4243,18696)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (4266,18696), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(4267,18696)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (4278,18696), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(4279,18696)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (4310,18696), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(4311,18696)
GPGPU-Sim uArch: cycles simulated: 23196  inst.: 3407357 (ipc=143.1) sim_rate=85183 (inst/sec) elapsed = 0:0:00:40 / Tue Apr 16 16:54:12 2019
GPGPU-Sim uArch: Shader 4 finished CTA #4 (4513,18696), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(4514,18696)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (4519,18696), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(4520,18696)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (4566,18696), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(4567,18696)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (4615,18696), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4616,18696)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (4650,18696), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(4651,18696)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (4685,18696), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(4686,18696)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (4711,18696), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4712,18696)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (4803,18696), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(4804,18696)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (4815,18696), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(4816,18696)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (4857,18696), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(4858,18696)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (4875,18696), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(4876,18696)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (4905,18696), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(4906,18696)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4966,18696), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(4967,18696)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(187,0,0) tid=(106,0,0)
GPGPU-Sim uArch: cycles simulated: 23696  inst.: 3454278 (ipc=138.1) sim_rate=84250 (inst/sec) elapsed = 0:0:00:41 / Tue Apr 16 16:54:13 2019
GPGPU-Sim uArch: Shader 2 finished CTA #5 (5124,18696), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(5125,18696)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (5126,18696), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(5127,18696)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (5144,18696), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(5145,18696)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (5219,18696), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(5220,18696)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (5244,18696), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(5245,18696)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (5259,18696), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(5260,18696)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (5283,18696), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(5284,18696)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (5324,18696), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(5325,18696)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (5390,18696), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(5391,18696)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (5399,18696), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(5400,18696)
GPGPU-Sim uArch: cycles simulated: 24196  inst.: 3496161 (ipc=133.2) sim_rate=83241 (inst/sec) elapsed = 0:0:00:42 / Tue Apr 16 16:54:14 2019
GPGPU-Sim uArch: Shader 9 finished CTA #3 (5548,18696), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(5549,18696)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (5617,18696), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(5618,18696)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (5627,18696), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(5628,18696)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (5669,18696), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(5670,18696)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (5685,18696), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5686,18696)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (5702,18696), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5703,18696)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (5814,18696), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(5815,18696)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (5816,18696), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(5817,18696)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (5820,18696), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5821,18696)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (5834,18696), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(5835,18696)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (5840,18696), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(5841,18696)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (5862,18696), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(5863,18696)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (5869,18696), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(5870,18696)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (5942,18696), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(5943,18696)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (5948,18696), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5949,18696)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (5957,18696), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(5958,18696)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(208,0,0) tid=(96,0,0)
GPGPU-Sim uArch: cycles simulated: 24696  inst.: 3543372 (ipc=130.0) sim_rate=80531 (inst/sec) elapsed = 0:0:00:44 / Tue Apr 16 16:54:16 2019
GPGPU-Sim uArch: Shader 14 finished CTA #2 (6071,18696), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(6072,18696)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (6078,18696), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6079,18696)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (6115,18696), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(6116,18696)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (6238,18696), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6239,18696)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (6298,18696), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(6299,18696)
GPGPU-Sim uArch: cycles simulated: 25196  inst.: 3578058 (ipc=125.3) sim_rate=77783 (inst/sec) elapsed = 0:0:00:46 / Tue Apr 16 16:54:18 2019
GPGPU-Sim uArch: Shader 13 finished CTA #4 (6505,18696), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(6506,18696)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (6529,18696), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(6530,18696)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (6599,18696), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(6600,18696)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (6677,18696), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(6678,18696)
GPGPU-Sim uArch: cycles simulated: 25696  inst.: 3598594 (ipc=119.3) sim_rate=76565 (inst/sec) elapsed = 0:0:00:47 / Tue Apr 16 16:54:19 2019
GPGPU-Sim uArch: Shader 12 finished CTA #0 (7034,18696), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(7035,18696)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (7075,18696), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(7076,18696)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (7252,18696), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(7253,18696)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (7456,18696), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(7457,18696)
GPGPU-Sim uArch: cycles simulated: 26196  inst.: 3613023 (ipc=113.3) sim_rate=75271 (inst/sec) elapsed = 0:0:00:48 / Tue Apr 16 16:54:20 2019
GPGPU-Sim uArch: Shader 13 finished CTA #1 (7573,18696), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(7574,18696)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (7694,18696), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(7695,18696)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (7704,18696), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(7705,18696)
GPGPU-Sim uArch: cycles simulated: 26696  inst.: 3630221 (ipc=108.3) sim_rate=74086 (inst/sec) elapsed = 0:0:00:49 / Tue Apr 16 16:54:21 2019
GPGPU-Sim uArch: Shader 0 finished CTA #2 (8139,18696), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(8140,18696)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (8293,18696), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(8294,18696)
GPGPU-Sim uArch: cycles simulated: 27196  inst.: 3639733 (ipc=103.1) sim_rate=72794 (inst/sec) elapsed = 0:0:00:50 / Tue Apr 16 16:54:22 2019
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(231,0,0) tid=(12,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (8605,18696), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(8606,18696)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (8722,18696), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(8723,18696)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (8855,18696), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(8856,18696)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (8926,18696), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(8927,18696)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (8935,18696), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(8936,18696)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (8982,18696), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(8983,18696)
GPGPU-Sim uArch: cycles simulated: 27696  inst.: 3657038 (ipc=99.3) sim_rate=71706 (inst/sec) elapsed = 0:0:00:51 / Tue Apr 16 16:54:23 2019
GPGPU-Sim uArch: Shader 9 finished CTA #4 (9344,18696), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(9345,18696)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (9423,18696), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(9424,18696)
GPGPU-Sim uArch: cycles simulated: 28196  inst.: 3674408 (ipc=95.9) sim_rate=70661 (inst/sec) elapsed = 0:0:00:52 / Tue Apr 16 16:54:24 2019
GPGPU-Sim uArch: Shader 7 finished CTA #3 (9817,18696), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(9818,18696)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (9939,18696), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(9940,18696)
GPGPU-Sim uArch: cycles simulated: 28696  inst.: 3685730 (ipc=92.2) sim_rate=69542 (inst/sec) elapsed = 0:0:00:53 / Tue Apr 16 16:54:25 2019
GPGPU-Sim uArch: Shader 1 finished CTA #1 (10053,18696), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(10054,18696)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (10280,18696), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(10281,18696)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (10405,18696), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(10406,18696)
GPGPU-Sim uArch: cycles simulated: 29196  inst.: 3696962 (ipc=88.9) sim_rate=68462 (inst/sec) elapsed = 0:0:00:54 / Tue Apr 16 16:54:26 2019
GPGPU-Sim uArch: Shader 9 finished CTA #5 (10603,18696), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(10604,18696)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (10777,18696), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(10778,18696)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (10971,18696), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(10972,18696)
GPGPU-Sim uArch: cycles simulated: 29696  inst.: 3710463 (ipc=86.1) sim_rate=67462 (inst/sec) elapsed = 0:0:00:55 / Tue Apr 16 16:54:27 2019
GPGPU-Sim uArch: Shader 4 finished CTA #3 (11167,18696), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(11168,18696)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (11318,18696), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(11319,18696)
GPGPU-Sim uArch: cycles simulated: 30196  inst.: 3726842 (ipc=83.8) sim_rate=66550 (inst/sec) elapsed = 0:0:00:56 / Tue Apr 16 16:54:28 2019
GPGPU-Sim uArch: Shader 4 finished CTA #0 (11537,18696), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(11538,18696)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (11586,18696), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(11587,18696)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(251,0,0) tid=(87,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (11874,18696), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(11875,18696)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (12018,18696), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(12019,18696)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (12023,18696), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(12024,18696)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (12176,18696), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(12177,18696)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (12270,18696), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (12348,18696), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (12434,18696), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 31196  inst.: 3758122 (ipc=79.6) sim_rate=65931 (inst/sec) elapsed = 0:0:00:57 / Tue Apr 16 16:54:29 2019
GPGPU-Sim uArch: Shader 2 finished CTA #2 (12631,18696), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (12738,18696), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (12823,18696), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (12839,18696), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (12957,18696), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (12997,18696), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 31696  inst.: 3767461 (ipc=77.2) sim_rate=64956 (inst/sec) elapsed = 0:0:00:58 / Tue Apr 16 16:54:30 2019
GPGPU-Sim uArch: Shader 3 finished CTA #1 (13038,18696), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (13040,18696), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (13063,18696), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (13189,18696), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (13380,18696), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (13417,18696), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (13531,18696), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (13574,18696), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (13584,18696), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (13641,18696), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (13807,18696), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (13938,18696), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (13967,18696), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 32696  inst.: 3781844 (ipc=72.7) sim_rate=64099 (inst/sec) elapsed = 0:0:00:59 / Tue Apr 16 16:54:31 2019
GPGPU-Sim uArch: Shader 11 finished CTA #1 (14057,18696), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (14178,18696), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (14360,18696), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (14368,18696), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (14484,18696), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 33196  inst.: 3788223 (ipc=70.7) sim_rate=63137 (inst/sec) elapsed = 0:0:01:00 / Tue Apr 16 16:54:32 2019
GPGPU-Sim uArch: Shader 4 finished CTA #5 (14567,18696), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (14649,18696), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (14740,18696), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (14792,18696), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 33696  inst.: 3794266 (ipc=68.7) sim_rate=62201 (inst/sec) elapsed = 0:0:01:01 / Tue Apr 16 16:54:33 2019
GPGPU-Sim uArch: Shader 7 finished CTA #2 (15010,18696), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (15037,18696), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (15120,18696), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (15227,18696), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (15404,18696), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (15454,18696), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 34196  inst.: 3799975 (ipc=66.9) sim_rate=61289 (inst/sec) elapsed = 0:0:01:02 / Tue Apr 16 16:54:34 2019
GPGPU-Sim uArch: Shader 1 finished CTA #2 (15661,18696), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (15673,18696), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (16025,18696), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (16038,18696), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (16065,18696), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (16144,18696), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (16157,18696), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (16236,18696), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 35196  inst.: 3809722 (ipc=63.4) sim_rate=60471 (inst/sec) elapsed = 0:0:01:03 / Tue Apr 16 16:54:35 2019
GPGPU-Sim uArch: Shader 5 finished CTA #3 (16680,18696), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (16792,18696), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (16834,18696), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (16868,18696), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 35696  inst.: 3814667 (ipc=61.8) sim_rate=58687 (inst/sec) elapsed = 0:0:01:05 / Tue Apr 16 16:54:37 2019
GPGPU-Sim uArch: Shader 11 finished CTA #2 (17031,18696), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (17051,18696), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (17059,18696), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (17071,18696), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (17078,18696), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (17120,18696), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (17197,18696), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (17444,18696), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 36196  inst.: 3820636 (ipc=60.4) sim_rate=57888 (inst/sec) elapsed = 0:0:01:06 / Tue Apr 16 16:54:38 2019
GPGPU-Sim uArch: Shader 13 finished CTA #0 (17547,18696), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (17556,18696), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (17603,18696), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (17607,18696), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (17964,18696), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 36696  inst.: 3826094 (ipc=59.0) sim_rate=57105 (inst/sec) elapsed = 0:0:01:07 / Tue Apr 16 16:54:39 2019
GPGPU-Sim uArch: Shader 11 finished CTA #3 (18216,18696), 2 CTAs running
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(243,0,0) tid=(240,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (18427,18696), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (18473,18696), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (18492,18696), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (18502,18696), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (18583,18696), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (18633,18696), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (18650,18696), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (18862,18696), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (18964,18696), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 37696  inst.: 3835722 (ipc=56.4) sim_rate=56407 (inst/sec) elapsed = 0:0:01:08 / Tue Apr 16 16:54:40 2019
GPGPU-Sim uArch: Shader 12 finished CTA #5 (19033,18696), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #4 (19099,18696), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #5 (19111,18696), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #4 (19478,18696), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (19539,18696), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (19821,18696), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (19826,18696), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (19834,18696), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #5 (19972,18696), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (19977,18696), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (20012,18696), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (20052,18696), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (20133,18696), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (20435,18696), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (20444,18696), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #4 (20959,18696), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (21406,18696), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (21433,18696), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 4.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 21434
gpu_sim_insn = 1079318
gpu_ipc =      50.3554
gpu_tot_sim_cycle = 40130
gpu_tot_sim_insn = 3842916
gpu_tot_ipc =      95.7617
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 2988
gpu_stall_icnt2sh    = 10140
gpu_total_sim_rate=56513

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 150510
	L1I_total_cache_misses = 992
	L1I_total_cache_miss_rate = 0.0066
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6682
L1D_cache:
	L1D_cache_core[0]: Access = 3516, Miss = 1579, Miss_rate = 0.449, Pending_hits = 351, Reservation_fails = 6834
	L1D_cache_core[1]: Access = 3430, Miss = 1564, Miss_rate = 0.456, Pending_hits = 334, Reservation_fails = 7567
	L1D_cache_core[2]: Access = 3675, Miss = 1660, Miss_rate = 0.452, Pending_hits = 332, Reservation_fails = 7569
	L1D_cache_core[3]: Access = 2995, Miss = 1338, Miss_rate = 0.447, Pending_hits = 346, Reservation_fails = 7094
	L1D_cache_core[4]: Access = 4135, Miss = 1871, Miss_rate = 0.452, Pending_hits = 404, Reservation_fails = 8871
	L1D_cache_core[5]: Access = 3840, Miss = 1733, Miss_rate = 0.451, Pending_hits = 384, Reservation_fails = 8582
	L1D_cache_core[6]: Access = 3366, Miss = 1508, Miss_rate = 0.448, Pending_hits = 356, Reservation_fails = 8007
	L1D_cache_core[7]: Access = 3507, Miss = 1615, Miss_rate = 0.461, Pending_hits = 335, Reservation_fails = 8716
	L1D_cache_core[8]: Access = 3153, Miss = 1421, Miss_rate = 0.451, Pending_hits = 365, Reservation_fails = 5338
	L1D_cache_core[9]: Access = 3752, Miss = 1692, Miss_rate = 0.451, Pending_hits = 372, Reservation_fails = 9299
	L1D_cache_core[10]: Access = 4294, Miss = 1962, Miss_rate = 0.457, Pending_hits = 358, Reservation_fails = 9537
	L1D_cache_core[11]: Access = 3472, Miss = 1559, Miss_rate = 0.449, Pending_hits = 387, Reservation_fails = 8009
	L1D_cache_core[12]: Access = 3227, Miss = 1449, Miss_rate = 0.449, Pending_hits = 357, Reservation_fails = 7022
	L1D_cache_core[13]: Access = 3857, Miss = 1753, Miss_rate = 0.454, Pending_hits = 324, Reservation_fails = 8045
	L1D_cache_core[14]: Access = 3246, Miss = 1463, Miss_rate = 0.451, Pending_hits = 336, Reservation_fails = 4933
	L1D_total_cache_accesses = 53465
	L1D_total_cache_misses = 24167
	L1D_total_cache_miss_rate = 0.4520
	L1D_total_cache_pending_hits = 5341
	L1D_total_cache_reservation_fails = 115423
	L1D_cache_data_port_util = 0.052
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 27308
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0176
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 22824
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5332
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8555
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 53989
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 26828
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1133
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 9
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 15612
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 61434
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 149518
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 992
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6682
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
279, 335, 645, 673, 363, 363, 165, 464, 195, 195, 195, 195, 488, 692, 776, 195, 195, 393, 337, 608, 195, 449, 686, 195, 335, 165, 447, 307, 363, 615, 165, 165, 322, 135, 417, 135, 305, 727, 333, 135, 165, 419, 673, 531, 374, 600, 165, 533, 
gpgpu_n_tot_thrd_icount = 8540864
gpgpu_n_tot_w_icount = 266902
gpgpu_n_stall_shd_mem = 124567
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8555
gpgpu_n_mem_write_global = 16754
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 293255
gpgpu_n_store_insn = 18255
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 537968
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 121156
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:199032	W0_Idle:111649	W0_Scoreboard:346093	W1:114413	W2:23796	W3:4477	W4:1114	W5:125	W6:97	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:122880
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 68440 {8:8555,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 670256 {40:16753,136:1,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1163480 {136:8555,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 134032 {8:16754,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 58 
maxdqlatency = 0 
maxmflatency = 754 
averagemflatency = 305 
max_icnt2mem_latency = 522 
max_icnt2sh_latency = 40102 
mrq_lat_table:5072 	154 	269 	612 	447 	77 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8291 	15761 	1272 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	6297 	941 	1396 	3372 	9564 	3813 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	4697 	3115 	739 	19 	0 	0 	0 	2 	9 	35 	924 	10548 	5236 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	45 	35 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        17        10        18        16        26        18        23        28        28        27        20        22        27        24        17        17 
dram[1]:        12        10        25        20        22        16        23        18        18        20        20        22        25        23        16        11 
dram[2]:        12        24        24        16        20        18        22        16        22        18        20        22        22        22        14        16 
dram[3]:        18        10        16        18        18        22        24        17        26        18        20        22        27        20        15        12 
dram[4]:        14        16        14        18        16        16        19        15        24        26        22        22        22        23        12        15 
dram[5]:         8        10        12        20        20        22        23        18        18        16        22        22        25        21        16        14 
maximum service time to same row:
dram[0]:      2156      3651      5929      4069      3434      3559      3499      5061      6217      4052      4407      5893      4450      4320      2490      5361 
dram[1]:      2751      3280      4616      3575      4207      4003      4033      3722      3948      3932      4820      3110      2626      5428      5463      4895 
dram[2]:      2164      7660      4026      3113      4317      4947      3994      5229      3883      4325      3746      3331      3499      3507      2934      5357 
dram[3]:      2340      3299      4188      5122      3164      4724      4513      5793      4504      4328      4581      6044      3293      1893      2466      2712 
dram[4]:      3407      5684      3119      3183      3469      5522      3348      3894      4978      3728      4093      4409      2691      2849      3278      2844 
dram[5]:      2985      2483      3723      3738      3127      3322      3707      4290      4271      3516      3962      4440      2963      1868      5858      3422 
average row accesses per activate:
dram[0]:  6.090909  4.600000  4.647059  3.148148  4.157895  3.818182  3.695652  4.095238  4.368421  3.772727  4.272727  3.277778  6.285714  4.888889  3.545455  4.181818 
dram[1]:  4.437500  4.187500  9.250000  4.812500  5.000000  4.368421  4.421052  3.640000  3.481482  3.608696  3.812500  3.333333  5.428571  5.285714  6.142857  3.833333 
dram[2]:  4.647059  5.230769  3.800000  3.500000  3.304348  3.727273  3.230769  3.307692  4.181818  3.750000  5.272727  3.600000  3.461539  4.363636  5.375000  6.000000 
dram[3]:  3.900000  4.666667  3.652174  3.818182  8.625000  3.440000  5.714286  3.333333  3.916667  3.535714  3.875000  3.928571  5.285714  3.142857  4.500000  5.857143 
dram[4]:  5.285714  3.541667  5.384615  3.240000  3.583333  3.894737  4.238095  4.588235  3.166667  4.842105  4.400000  4.230769  3.214286  2.933333  4.555555  4.500000 
dram[5]:  4.529412  3.789474  3.583333  4.157895  3.571429  4.300000  3.840000  3.625000  3.840000  2.400000  4.500000  6.000000  4.333333  3.818182  5.375000  3.142857 
average row locality = 6631/1646 = 4.028554
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        39        39        48        55        50        54        54        57        55        53        38        51        44        44        39        46 
dram[1]:        41        39        43        47        57        53        51        61        62        55        49        50        38        37        43        46 
dram[2]:        46        37        48        53        46        53        51        57        58        59        46        47        45        47        43        42 
dram[3]:        46        40        53        53        38        54        51        57        63        67        51        46        37        44        45        41 
dram[4]:        43        54        40        52        56        46        59        47        64        61        55        45        45        44        41        36 
dram[5]:        46        46        53        50        46        54        65        56        64        56        52        41        39        42        43        44 
total reads: 4687
bank skew: 67/36 = 1.86
chip skew: 797/766 = 1.04
number of total write accesses:
dram[0]:        28        30        31        30        29        30        31        29        28        30         9         8         0         0         0         0 
dram[1]:        30        28        31        30        33        30        33        30        32        28        12        10         0         0         0         0 
dram[2]:        33        31        28        31        30        29        33        29        34        31        12         7         0         1         0         0 
dram[3]:        32        30        31        31        31        32        29        33        31        32        11         9         0         0         0         0 
dram[4]:        31        31        30        29        30        28        30        31        31        31        11        10         0         0         0         0 
dram[5]:        31        26        33        29        29        32        31        31        32        28        11         7         0         0         0         0 
total reads: 1944
min_bank_accesses = 0!
chip skew: 332/313 = 1.06
average mf latency per bank:
dram[0]:        485       431       470       460       502       470       439       493       567       562      1726      1747      2722      2821      2574      2041
dram[1]:        434       423       464       413       443       423       475       426       509       543      1479      1623      3685      3252      2123      2187
dram[2]:        509       483       499       445       415       421       506       461       520       511      1653      1651      2750      2828      2070      2477
dram[3]:        441       435       490       431       405       442       477       448       526       497      1381      1777      3268      2586      2188      2142
dram[4]:        566       438       536       495       536       453       559       495       586       508     25202      1677      3309      2618      2881      2695
dram[5]:        424       428       420       437       447       412       602       485       535       510      1481      1934      2890      3075      2411      2182
maximum mf latency per bank:
dram[0]:        584       602       707       607       710       629       645       617       578       643       567       613       651       567       564       608
dram[1]:        668       631       687       603       699       675       680       701       727       609       611       552       602       577       619       689
dram[2]:        663       703       583       602       606       662       656       754       664       628       538       599       639       639       609       671
dram[3]:        585       597       592       707       667       661       719       653       698       648       623       586       582       594       654       636
dram[4]:        663       612       745       635       715       616       704       685       714       652       700       621       733       551       644       574
dram[5]:        669       617       568       654       675       619       712       680       653       709       600       584       618       609       646       669

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=52969 n_nop=50614 n_act=263 n_pre=247 n_req=1079 n_rd=1532 n_write=313 bw_util=0.06966
n_activity=15802 dram_eff=0.2335
bk0: 78a 52143i bk1: 78a 52051i bk2: 96a 51932i bk3: 110a 51597i bk4: 100a 51687i bk5: 108a 51588i bk6: 108a 51639i bk7: 114a 51731i bk8: 110a 51793i bk9: 106a 51742i bk10: 76a 52257i bk11: 102a 52059i bk12: 88a 52541i bk13: 88a 52440i bk14: 78a 52508i bk15: 92a 52427i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0908645
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=52969 n_nop=50606 n_act=254 n_pre=238 n_req=1099 n_rd=1544 n_write=327 bw_util=0.07065
n_activity=15533 dram_eff=0.2409
bk0: 82a 51999i bk1: 78a 52006i bk2: 86a 52079i bk3: 94a 51953i bk4: 114a 51807i bk5: 106a 51729i bk6: 102a 51801i bk7: 122a 51448i bk8: 124a 51481i bk9: 110a 51692i bk10: 98a 52090i bk11: 100a 52020i bk12: 76a 52560i bk13: 74a 52515i bk14: 86a 52579i bk15: 92a 52426i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0850309
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=52969 n_nop=50536 n_act=282 n_pre=266 n_req=1107 n_rd=1556 n_write=329 bw_util=0.07117
n_activity=16180 dram_eff=0.233
bk0: 92a 51881i bk1: 74a 52141i bk2: 96a 51808i bk3: 106a 51611i bk4: 92a 51524i bk5: 106a 51649i bk6: 102a 51605i bk7: 114a 51564i bk8: 116a 51526i bk9: 118a 51634i bk10: 92a 52217i bk11: 94a 52257i bk12: 90a 52416i bk13: 94a 52383i bk14: 86a 52528i bk15: 84a 52651i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0823878
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=52969 n_nop=50533 n_act=274 n_pre=258 n_req=1118 n_rd=1572 n_write=332 bw_util=0.07189
n_activity=16362 dram_eff=0.2327
bk0: 92a 51771i bk1: 80a 52046i bk2: 106a 51653i bk3: 106a 51644i bk4: 76a 51948i bk5: 108a 51558i bk6: 102a 51893i bk7: 114a 51498i bk8: 126a 51545i bk9: 134a 51423i bk10: 102a 52102i bk11: 92a 52124i bk12: 74a 52531i bk13: 88a 52327i bk14: 90a 52478i bk15: 82a 52600i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0991146
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=52969 n_nop=50526 n_act=280 n_pre=264 n_req=1111 n_rd=1576 n_write=323 bw_util=0.0717
n_activity=16658 dram_eff=0.228
bk0: 86a 52048i bk1: 108a 51746i bk2: 80a 52036i bk3: 104a 51586i bk4: 112a 51587i bk5: 92a 51861i bk6: 118a 51715i bk7: 94a 51900i bk8: 128a 51508i bk9: 122a 51686i bk10: 110a 52126i bk11: 90a 52218i bk12: 90a 52369i bk13: 88a 52267i bk14: 82a 52567i bk15: 72a 52584i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0755914
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=52969 n_nop=50485 n_act=293 n_pre=277 n_req=1117 n_rd=1594 n_write=320 bw_util=0.07227
n_activity=16323 dram_eff=0.2345
bk0: 92a 51967i bk1: 92a 51873i bk2: 106a 51715i bk3: 100a 51798i bk4: 92a 51821i bk5: 108a 51675i bk6: 130a 51505i bk7: 112a 51628i bk8: 128a 51589i bk9: 112a 51437i bk10: 104a 52117i bk11: 82a 52339i bk12: 78a 52493i bk13: 84a 52408i bk14: 86a 52556i bk15: 88a 52399i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0973022

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1741, Miss = 367, Miss_rate = 0.211, Pending_hits = 9, Reservation_fails = 227
L2_cache_bank[1]: Access = 1792, Miss = 399, Miss_rate = 0.223, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[2]: Access = 1777, Miss = 384, Miss_rate = 0.216, Pending_hits = 13, Reservation_fails = 115
L2_cache_bank[3]: Access = 1694, Miss = 388, Miss_rate = 0.229, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[4]: Access = 1736, Miss = 383, Miss_rate = 0.221, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[5]: Access = 1768, Miss = 395, Miss_rate = 0.223, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 1702, Miss = 384, Miss_rate = 0.226, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[7]: Access = 1685, Miss = 402, Miss_rate = 0.239, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 6253, Miss = 403, Miss_rate = 0.064, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 1736, Miss = 385, Miss_rate = 0.222, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[10]: Access = 1778, Miss = 408, Miss_rate = 0.229, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[11]: Access = 1722, Miss = 389, Miss_rate = 0.226, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 25384
L2_total_cache_misses = 4687
L2_total_cache_miss_rate = 0.1846
L2_total_cache_pending_hits = 63
L2_total_cache_reservation_fails = 342
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5763
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2776
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 14810
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 38
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1906
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 231
L2_cache_data_port_util = 0.079
L2_cache_fill_port_util = 0.039

icnt_total_pkts_mem_to_simt=59874
icnt_total_pkts_simt_to_mem=42141
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 55.7326
	minimum = 6
	maximum = 415
Network latency average = 32.1269
	minimum = 6
	maximum = 332
Slowest packet = 10122
Flit latency average = 27.851
	minimum = 6
	maximum = 331
Slowest flit = 44597
Fragmentation average = 0.00951142
	minimum = 0
	maximum = 130
Injected packet rate average = 0.0770289
	minimum = 0.0554726 (at node 3)
	maximum = 0.264486 (at node 23)
Accepted packet rate average = 0.0770289
	minimum = 0.0554726 (at node 3)
	maximum = 0.264486 (at node 23)
Injected flit rate average = 0.150291
	minimum = 0.0938696 (at node 3)
	maximum = 0.36806 (at node 23)
Accepted flit rate average= 0.150291
	minimum = 0.111412 (at node 18)
	maximum = 0.503079 (at node 23)
Injected packet length average = 1.9511
Accepted packet length average = 1.9511
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.6216 (4 samples)
	minimum = 6 (4 samples)
	maximum = 131.75 (4 samples)
Network latency average = 14.4408 (4 samples)
	minimum = 6 (4 samples)
	maximum = 105.75 (4 samples)
Flit latency average = 12.5161 (4 samples)
	minimum = 6 (4 samples)
	maximum = 102.75 (4 samples)
Fragmentation average = 0.00237785 (4 samples)
	minimum = 0 (4 samples)
	maximum = 32.5 (4 samples)
Injected packet rate average = 0.028231 (4 samples)
	minimum = 0.01848 (4 samples)
	maximum = 0.0894375 (4 samples)
Accepted packet rate average = 0.028231 (4 samples)
	minimum = 0.01848 (4 samples)
	maximum = 0.0894375 (4 samples)
Injected flit rate average = 0.0595385 (4 samples)
	minimum = 0.0288222 (4 samples)
	maximum = 0.145369 (4 samples)
Accepted flit rate average = 0.0595385 (4 samples)
	minimum = 0.0375318 (4 samples)
	maximum = 0.176465 (4 samples)
Injected packet size average = 2.10897 (4 samples)
Accepted packet size average = 2.10897 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 8 sec (68 sec)
gpgpu_simulation_rate = 56513 (inst/sec)
gpgpu_simulation_rate = 590 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x404fc4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,40130)
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,40130)
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,40130)
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,40130)
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,40130)
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,40130)
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,40130)
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,40130)
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,40130)
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,40130)
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,40130)
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,40130)
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,40130)
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,40130)
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,40130)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,40130)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,40130)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,40130)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,40130)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,40130)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,40130)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,40130)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,40130)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,40130)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,40130)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,40130)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,40130)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,40130)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,40130)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,40130)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,40130)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,40130)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,40130)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,40130)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,40130)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,40130)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,40130)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,40130)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,40130)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,40130)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,40130)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,40130)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,40130)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,40130)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,40130)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,40130)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,40130)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,40130)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,40130)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,40130)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,40130)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,40130)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,40130)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,40130)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,40130)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,40130)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,40130)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,40130)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,40130)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,40130)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,40130)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,40130)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,40130)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,40130)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,40130)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,40130)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,40130)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,40130)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,40130)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,40130)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,40130)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,40130)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,40130)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,40130)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,40130)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,40130)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,40130)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,40130)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,40130)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,40130)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,40130)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,40130)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,40130)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,40130)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,40130)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,40130)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,40130)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,40130)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,40130)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,40130)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(26,0,0) tid=(116,0,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(30,0,0) tid=(148,0,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(71,0,0) tid=(238,0,0)
GPGPU-Sim uArch: cycles simulated: 40630  inst.: 4129003 (ipc=572.2) sim_rate=58154 (inst/sec) elapsed = 0:0:01:11 / Tue Apr 16 16:54:43 2019
GPGPU-Sim uArch: cycles simulated: 41130  inst.: 4143618 (ipc=300.7) sim_rate=57550 (inst/sec) elapsed = 0:0:01:12 / Tue Apr 16 16:54:44 2019
GPGPU-Sim uArch: cycles simulated: 41630  inst.: 4152229 (ipc=206.2) sim_rate=56879 (inst/sec) elapsed = 0:0:01:13 / Tue Apr 16 16:54:45 2019
GPGPU-Sim uArch: cycles simulated: 42130  inst.: 4157823 (ipc=157.5) sim_rate=56186 (inst/sec) elapsed = 0:0:01:14 / Tue Apr 16 16:54:46 2019
GPGPU-Sim uArch: cycles simulated: 42630  inst.: 4165284 (ipc=128.9) sim_rate=55537 (inst/sec) elapsed = 0:0:01:15 / Tue Apr 16 16:54:47 2019
GPGPU-Sim uArch: cycles simulated: 43130  inst.: 4170289 (ipc=109.1) sim_rate=54872 (inst/sec) elapsed = 0:0:01:16 / Tue Apr 16 16:54:48 2019
GPGPU-Sim uArch: cycles simulated: 43630  inst.: 4176261 (ipc=95.2) sim_rate=54237 (inst/sec) elapsed = 0:0:01:17 / Tue Apr 16 16:54:49 2019
GPGPU-Sim uArch: cycles simulated: 44130  inst.: 4182551 (ipc=84.9) sim_rate=52943 (inst/sec) elapsed = 0:0:01:19 / Tue Apr 16 16:54:51 2019
GPGPU-Sim uArch: cycles simulated: 44630  inst.: 4189347 (ipc=77.0) sim_rate=51720 (inst/sec) elapsed = 0:0:01:21 / Tue Apr 16 16:54:53 2019
GPGPU-Sim uArch: cycles simulated: 45130  inst.: 4195451 (ipc=70.5) sim_rate=51164 (inst/sec) elapsed = 0:0:01:22 / Tue Apr 16 16:54:54 2019
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(39,0,0) tid=(28,0,0)
GPGPU-Sim uArch: cycles simulated: 45630  inst.: 4202561 (ipc=65.4) sim_rate=50633 (inst/sec) elapsed = 0:0:01:23 / Tue Apr 16 16:54:55 2019
GPGPU-Sim uArch: cycles simulated: 46130  inst.: 4210307 (ipc=61.2) sim_rate=50122 (inst/sec) elapsed = 0:0:01:24 / Tue Apr 16 16:54:56 2019
GPGPU-Sim uArch: cycles simulated: 46630  inst.: 4217075 (ipc=57.6) sim_rate=49612 (inst/sec) elapsed = 0:0:01:25 / Tue Apr 16 16:54:57 2019
GPGPU-Sim uArch: cycles simulated: 47130  inst.: 4224306 (ipc=54.5) sim_rate=49119 (inst/sec) elapsed = 0:0:01:26 / Tue Apr 16 16:54:58 2019
GPGPU-Sim uArch: cycles simulated: 47630  inst.: 4230530 (ipc=51.7) sim_rate=48626 (inst/sec) elapsed = 0:0:01:27 / Tue Apr 16 16:54:59 2019
GPGPU-Sim uArch: cycles simulated: 48130  inst.: 4237793 (ipc=49.4) sim_rate=48156 (inst/sec) elapsed = 0:0:01:28 / Tue Apr 16 16:55:00 2019
GPGPU-Sim uArch: cycles simulated: 48630  inst.: 4244084 (ipc=47.2) sim_rate=47686 (inst/sec) elapsed = 0:0:01:29 / Tue Apr 16 16:55:01 2019
GPGPU-Sim uArch: cycles simulated: 49130  inst.: 4251090 (ipc=45.4) sim_rate=46715 (inst/sec) elapsed = 0:0:01:31 / Tue Apr 16 16:55:03 2019
GPGPU-Sim uArch: cycles simulated: 49630  inst.: 4256783 (ipc=43.6) sim_rate=45771 (inst/sec) elapsed = 0:0:01:33 / Tue Apr 16 16:55:05 2019
GPGPU-Sim uArch: cycles simulated: 50130  inst.: 4263849 (ipc=42.1) sim_rate=45360 (inst/sec) elapsed = 0:0:01:34 / Tue Apr 16 16:55:06 2019
GPGPU-Sim uArch: cycles simulated: 50630  inst.: 4270685 (ipc=40.7) sim_rate=44954 (inst/sec) elapsed = 0:0:01:35 / Tue Apr 16 16:55:07 2019
GPGPU-Sim uArch: Shader 10 finished CTA #0 (10964,40130), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(10965,40130)
GPGPU-Sim uArch: cycles simulated: 51130  inst.: 4277876 (ipc=39.5) sim_rate=44561 (inst/sec) elapsed = 0:0:01:36 / Tue Apr 16 16:55:08 2019
GPGPU-Sim uArch: Shader 6 finished CTA #1 (11286,40130), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(11287,40130)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (11491,40130), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(11492,40130)
GPGPU-Sim uArch: cycles simulated: 51630  inst.: 4286397 (ipc=38.6) sim_rate=44189 (inst/sec) elapsed = 0:0:01:37 / Tue Apr 16 16:55:09 2019
GPGPU-Sim uArch: Shader 2 finished CTA #0 (12011,40130), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(12012,40130)
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(24,0,0) tid=(241,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (12377,40130), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(12378,40130)
GPGPU-Sim uArch: cycles simulated: 52630  inst.: 4303157 (ipc=36.8) sim_rate=43909 (inst/sec) elapsed = 0:0:01:38 / Tue Apr 16 16:55:10 2019
GPGPU-Sim uArch: Shader 0 finished CTA #0 (12563,40130), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(12564,40130)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (12696,40130), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(12697,40130)
GPGPU-Sim uArch: cycles simulated: 53130  inst.: 4313188 (ipc=36.2) sim_rate=43131 (inst/sec) elapsed = 0:0:01:40 / Tue Apr 16 16:55:12 2019
GPGPU-Sim uArch: Shader 8 finished CTA #0 (13496,40130), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(13497,40130)
GPGPU-Sim uArch: cycles simulated: 53630  inst.: 4323173 (ipc=35.6) sim_rate=42803 (inst/sec) elapsed = 0:0:01:41 / Tue Apr 16 16:55:13 2019
GPGPU-Sim uArch: Shader 5 finished CTA #1 (13678,40130), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(13679,40130)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (13722,40130), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(13723,40130)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (13740,40130), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(13741,40130)
GPGPU-Sim uArch: cycles simulated: 54130  inst.: 4334613 (ipc=35.1) sim_rate=42496 (inst/sec) elapsed = 0:0:01:42 / Tue Apr 16 16:55:14 2019
GPGPU-Sim uArch: cycles simulated: 54630  inst.: 4342346 (ipc=34.4) sim_rate=42158 (inst/sec) elapsed = 0:0:01:43 / Tue Apr 16 16:55:15 2019
GPGPU-Sim uArch: Shader 5 finished CTA #0 (14733,40130), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(14734,40130)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (14803,40130), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(14804,40130)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (14814,40130), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(14815,40130)
GPGPU-Sim uArch: cycles simulated: 55130  inst.: 4355248 (ipc=34.2) sim_rate=41877 (inst/sec) elapsed = 0:0:01:44 / Tue Apr 16 16:55:16 2019
GPGPU-Sim uArch: Shader 4 finished CTA #0 (15397,40130), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(15398,40130)
GPGPU-Sim uArch: cycles simulated: 55630  inst.: 4364859 (ipc=33.7) sim_rate=41570 (inst/sec) elapsed = 0:0:01:45 / Tue Apr 16 16:55:17 2019
GPGPU-Sim uArch: cycles simulated: 56130  inst.: 4377670 (ipc=33.4) sim_rate=41298 (inst/sec) elapsed = 0:0:01:46 / Tue Apr 16 16:55:18 2019
GPGPU-Sim uArch: Shader 2 finished CTA #1 (16432,40130), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(16433,40130)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(61,0,0) tid=(174,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (16780,40130), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(16781,40130)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (16913,40130), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(16914,40130)
GPGPU-Sim uArch: cycles simulated: 57130  inst.: 4399148 (ipc=32.7) sim_rate=41113 (inst/sec) elapsed = 0:0:01:47 / Tue Apr 16 16:55:19 2019
GPGPU-Sim uArch: Shader 12 finished CTA #0 (17137,40130), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(17138,40130)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (17203,40130), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(17204,40130)
GPGPU-Sim uArch: cycles simulated: 57630  inst.: 4410153 (ipc=32.4) sim_rate=40834 (inst/sec) elapsed = 0:0:01:48 / Tue Apr 16 16:55:20 2019
GPGPU-Sim uArch: Shader 12 finished CTA #2 (17640,40130), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(17641,40130)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (17672,40130), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(17673,40130)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (17704,40130), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(17705,40130)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (17926,40130), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(17927,40130)
GPGPU-Sim uArch: cycles simulated: 58130  inst.: 4422697 (ipc=32.2) sim_rate=39844 (inst/sec) elapsed = 0:0:01:51 / Tue Apr 16 16:55:23 2019
GPGPU-Sim uArch: Shader 4 finished CTA #1 (18143,40130), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(18144,40130)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (18183,40130), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(18184,40130)
GPGPU-Sim uArch: cycles simulated: 58630  inst.: 4440238 (ipc=32.3) sim_rate=39644 (inst/sec) elapsed = 0:0:01:52 / Tue Apr 16 16:55:24 2019
GPGPU-Sim uArch: Shader 8 finished CTA #1 (18674,40130), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(18675,40130)
GPGPU-Sim uArch: cycles simulated: 59130  inst.: 4448584 (ipc=31.9) sim_rate=39368 (inst/sec) elapsed = 0:0:01:53 / Tue Apr 16 16:55:25 2019
GPGPU-Sim uArch: Shader 10 finished CTA #1 (19333,40130), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(19334,40130)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (19594,40130), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(19595,40130)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (19769,40130), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(19770,40130)
GPGPU-Sim uArch: cycles simulated: 60130  inst.: 4469279 (ipc=31.3) sim_rate=39204 (inst/sec) elapsed = 0:0:01:54 / Tue Apr 16 16:55:26 2019
GPGPU-Sim uArch: Shader 7 finished CTA #1 (20039,40130), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(20040,40130)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (20485,40130), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(20486,40130)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (20497,40130), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(20498,40130)
GPGPU-Sim uArch: cycles simulated: 60630  inst.: 4481427 (ipc=31.1) sim_rate=38968 (inst/sec) elapsed = 0:0:01:55 / Tue Apr 16 16:55:27 2019
GPGPU-Sim uArch: Shader 8 finished CTA #2 (20587,40130), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(20588,40130)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(120,0,0) tid=(23,0,0)
GPGPU-Sim uArch: cycles simulated: 61130  inst.: 4493394 (ipc=31.0) sim_rate=38736 (inst/sec) elapsed = 0:0:01:56 / Tue Apr 16 16:55:28 2019
GPGPU-Sim uArch: Shader 13 finished CTA #2 (21196,40130), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(21197,40130)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (21616,40130), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(21617,40130)
GPGPU-Sim uArch: cycles simulated: 62130  inst.: 4514853 (ipc=30.5) sim_rate=38588 (inst/sec) elapsed = 0:0:01:57 / Tue Apr 16 16:55:29 2019
GPGPU-Sim uArch: cycles simulated: 62630  inst.: 4524697 (ipc=30.3) sim_rate=38344 (inst/sec) elapsed = 0:0:01:58 / Tue Apr 16 16:55:30 2019
GPGPU-Sim uArch: cycles simulated: 63130  inst.: 4534465 (ipc=30.1) sim_rate=38104 (inst/sec) elapsed = 0:0:01:59 / Tue Apr 16 16:55:31 2019
GPGPU-Sim uArch: Shader 0 finished CTA #2 (23416,40130), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(23417,40130)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (23749,40130), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(23750,40130)
GPGPU-Sim uArch: cycles simulated: 64130  inst.: 4552642 (ipc=29.6) sim_rate=37938 (inst/sec) elapsed = 0:0:02:00 / Tue Apr 16 16:55:32 2019
GPGPU-Sim uArch: cycles simulated: 64630  inst.: 4560505 (ipc=29.3) sim_rate=37690 (inst/sec) elapsed = 0:0:02:01 / Tue Apr 16 16:55:33 2019
GPGPU-Sim uArch: Shader 12 finished CTA #3 (24659,40130), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(24660,40130)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (24965,40130), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(24966,40130)
GPGPU-Sim uArch: cycles simulated: 65130  inst.: 4572779 (ipc=29.2) sim_rate=37481 (inst/sec) elapsed = 0:0:02:02 / Tue Apr 16 16:55:34 2019
GPGPU-Sim uArch: Shader 6 finished CTA #2 (25295,40130), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(25296,40130)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(108,0,0) tid=(198,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (25345,40130), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(25346,40130)
GPGPU-Sim uArch: cycles simulated: 65630  inst.: 4586998 (ipc=29.2) sim_rate=37292 (inst/sec) elapsed = 0:0:02:03 / Tue Apr 16 16:55:35 2019
GPGPU-Sim uArch: Shader 5 finished CTA #3 (25716,40130), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(25717,40130)
GPGPU-Sim uArch: cycles simulated: 66630  inst.: 4614601 (ipc=29.1) sim_rate=37214 (inst/sec) elapsed = 0:0:02:04 / Tue Apr 16 16:55:36 2019
GPGPU-Sim uArch: cycles simulated: 67130  inst.: 4622047 (ipc=28.9) sim_rate=36976 (inst/sec) elapsed = 0:0:02:05 / Tue Apr 16 16:55:37 2019
GPGPU-Sim uArch: Shader 1 finished CTA #2 (27056,40130), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(27057,40130)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (27218,40130), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(27219,40130)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (27410,40130), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(27411,40130)
GPGPU-Sim uArch: cycles simulated: 67630  inst.: 4635683 (ipc=28.8) sim_rate=36791 (inst/sec) elapsed = 0:0:02:06 / Tue Apr 16 16:55:38 2019
GPGPU-Sim uArch: Shader 1 finished CTA #3 (27567,40130), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(27568,40130)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (27786,40130), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(27787,40130)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (27812,40130), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(27813,40130)
GPGPU-Sim uArch: cycles simulated: 68130  inst.: 4652571 (ipc=28.9) sim_rate=36634 (inst/sec) elapsed = 0:0:02:07 / Tue Apr 16 16:55:39 2019
GPGPU-Sim uArch: Shader 2 finished CTA #3 (28049,40130), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(28050,40130)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (28290,40130), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(28291,40130)
GPGPU-Sim uArch: cycles simulated: 68630  inst.: 4669011 (ipc=29.0) sim_rate=35915 (inst/sec) elapsed = 0:0:02:10 / Tue Apr 16 16:55:42 2019
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(131,0,0) tid=(66,0,0)
GPGPU-Sim uArch: cycles simulated: 69130  inst.: 4680640 (ipc=28.9) sim_rate=35730 (inst/sec) elapsed = 0:0:02:11 / Tue Apr 16 16:55:43 2019
GPGPU-Sim uArch: Shader 8 finished CTA #3 (29191,40130), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(29192,40130)
GPGPU-Sim uArch: cycles simulated: 69630  inst.: 4692679 (ipc=28.8) sim_rate=35550 (inst/sec) elapsed = 0:0:02:12 / Tue Apr 16 16:55:44 2019
GPGPU-Sim uArch: cycles simulated: 70130  inst.: 4700662 (ipc=28.6) sim_rate=35343 (inst/sec) elapsed = 0:0:02:13 / Tue Apr 16 16:55:45 2019
GPGPU-Sim uArch: Shader 12 finished CTA #4 (30178,40130), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(30179,40130)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (30921,40130), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(30922,40130)
GPGPU-Sim uArch: cycles simulated: 71130  inst.: 4722746 (ipc=28.4) sim_rate=35244 (inst/sec) elapsed = 0:0:02:14 / Tue Apr 16 16:55:46 2019
GPGPU-Sim uArch: Shader 10 finished CTA #3 (31368,40130), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(31369,40130)
GPGPU-Sim uArch: cycles simulated: 71630  inst.: 4736362 (ipc=28.4) sim_rate=34826 (inst/sec) elapsed = 0:0:02:16 / Tue Apr 16 16:55:48 2019
GPGPU-Sim uArch: Shader 14 finished CTA #3 (31537,40130), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(31538,40130)
GPGPU-Sim uArch: cycles simulated: 72130  inst.: 4747444 (ipc=28.3) sim_rate=34652 (inst/sec) elapsed = 0:0:02:17 / Tue Apr 16 16:55:49 2019
GPGPU-Sim uArch: cycles simulated: 73130  inst.: 4769816 (ipc=28.1) sim_rate=34563 (inst/sec) elapsed = 0:0:02:18 / Tue Apr 16 16:55:50 2019
GPGPU-Sim uArch: Shader 4 finished CTA #3 (33127,40130), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(33128,40130)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(127,0,0) tid=(130,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (33237,40130), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(33238,40130)
GPGPU-Sim uArch: cycles simulated: 73630  inst.: 4783977 (ipc=28.1) sim_rate=34417 (inst/sec) elapsed = 0:0:02:19 / Tue Apr 16 16:55:51 2019
GPGPU-Sim uArch: cycles simulated: 74130  inst.: 4793152 (ipc=27.9) sim_rate=34236 (inst/sec) elapsed = 0:0:02:20 / Tue Apr 16 16:55:52 2019
GPGPU-Sim uArch: Shader 4 finished CTA #2 (34337,40130), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(34338,40130)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (34468,40130), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(34469,40130)
GPGPU-Sim uArch: cycles simulated: 74630  inst.: 4806967 (ipc=27.9) sim_rate=34091 (inst/sec) elapsed = 0:0:02:21 / Tue Apr 16 16:55:53 2019
GPGPU-Sim uArch: cycles simulated: 75130  inst.: 4817790 (ipc=27.9) sim_rate=33456 (inst/sec) elapsed = 0:0:02:24 / Tue Apr 16 16:55:56 2019
GPGPU-Sim uArch: cycles simulated: 75630  inst.: 4829609 (ipc=27.8) sim_rate=33307 (inst/sec) elapsed = 0:0:02:25 / Tue Apr 16 16:55:57 2019
GPGPU-Sim uArch: Shader 13 finished CTA #4 (35604,40130), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(35605,40130)
GPGPU-Sim uArch: cycles simulated: 76130  inst.: 4842586 (ipc=27.8) sim_rate=33168 (inst/sec) elapsed = 0:0:02:26 / Tue Apr 16 16:55:58 2019
GPGPU-Sim uArch: Shader 9 finished CTA #4 (36055,40130), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(36056,40130)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (36232,40130), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(36233,40130)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (36353,40130), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(36354,40130)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (36527,40130), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(36528,40130)
GPGPU-Sim uArch: cycles simulated: 77130  inst.: 4865135 (ipc=27.6) sim_rate=33096 (inst/sec) elapsed = 0:0:02:27 / Tue Apr 16 16:55:59 2019
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(134,0,0) tid=(12,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (37426,40130), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(37427,40130)
GPGPU-Sim uArch: cycles simulated: 77630  inst.: 4880017 (ipc=27.7) sim_rate=32973 (inst/sec) elapsed = 0:0:02:28 / Tue Apr 16 16:56:00 2019
GPGPU-Sim uArch: Shader 11 finished CTA #4 (37683,40130), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(37684,40130)
GPGPU-Sim uArch: cycles simulated: 78130  inst.: 4890709 (ipc=27.6) sim_rate=32823 (inst/sec) elapsed = 0:0:02:29 / Tue Apr 16 16:56:01 2019
GPGPU-Sim uArch: cycles simulated: 78630  inst.: 4904882 (ipc=27.6) sim_rate=32699 (inst/sec) elapsed = 0:0:02:30 / Tue Apr 16 16:56:02 2019
GPGPU-Sim uArch: cycles simulated: 79130  inst.: 4914525 (ipc=27.5) sim_rate=32546 (inst/sec) elapsed = 0:0:02:31 / Tue Apr 16 16:56:03 2019
GPGPU-Sim uArch: cycles simulated: 79630  inst.: 4925483 (ipc=27.4) sim_rate=32404 (inst/sec) elapsed = 0:0:02:32 / Tue Apr 16 16:56:04 2019
GPGPU-Sim uArch: cycles simulated: 80130  inst.: 4936096 (ipc=27.3) sim_rate=32262 (inst/sec) elapsed = 0:0:02:33 / Tue Apr 16 16:56:05 2019
GPGPU-Sim uArch: Shader 4 finished CTA #4 (40870,40130), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(40871,40130)
GPGPU-Sim uArch: cycles simulated: 81130  inst.: 4957427 (ipc=27.2) sim_rate=32191 (inst/sec) elapsed = 0:0:02:34 / Tue Apr 16 16:56:06 2019
GPGPU-Sim uArch: Shader 1 finished CTA #4 (41108,40130), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(41109,40130)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(120,0,0) tid=(48,0,0)
GPGPU-Sim uArch: cycles simulated: 81630  inst.: 4968351 (ipc=27.1) sim_rate=32053 (inst/sec) elapsed = 0:0:02:35 / Tue Apr 16 16:56:07 2019
GPGPU-Sim uArch: Shader 0 finished CTA #4 (41571,40130), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(41572,40130)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (41607,40130), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(41608,40130)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (41776,40130), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(41777,40130)
GPGPU-Sim uArch: cycles simulated: 82130  inst.: 4987893 (ipc=27.3) sim_rate=31973 (inst/sec) elapsed = 0:0:02:36 / Tue Apr 16 16:56:08 2019
GPGPU-Sim uArch: Shader 3 finished CTA #4 (42247,40130), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(42248,40130)
GPGPU-Sim uArch: cycles simulated: 82630  inst.: 5003633 (ipc=27.3) sim_rate=31469 (inst/sec) elapsed = 0:0:02:39 / Tue Apr 16 16:56:11 2019
GPGPU-Sim uArch: cycles simulated: 83130  inst.: 5014508 (ipc=27.2) sim_rate=31340 (inst/sec) elapsed = 0:0:02:40 / Tue Apr 16 16:56:12 2019
GPGPU-Sim uArch: cycles simulated: 84130  inst.: 5039346 (ipc=27.2) sim_rate=31300 (inst/sec) elapsed = 0:0:02:41 / Tue Apr 16 16:56:13 2019
GPGPU-Sim uArch: cycles simulated: 84630  inst.: 5050773 (ipc=27.1) sim_rate=31177 (inst/sec) elapsed = 0:0:02:42 / Tue Apr 16 16:56:14 2019
GPGPU-Sim uArch: Shader 13 finished CTA #5 (44583,40130), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(44584,40130)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (44649,40130), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(44650,40130)
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(142,0,0) tid=(16,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (44796,40130), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(44797,40130)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (44851,40130), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(44852,40130)
GPGPU-Sim uArch: cycles simulated: 85130  inst.: 5068477 (ipc=27.2) sim_rate=31094 (inst/sec) elapsed = 0:0:02:43 / Tue Apr 16 16:56:15 2019
GPGPU-Sim uArch: Shader 14 finished CTA #4 (45324,40130), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(45325,40130)
GPGPU-Sim uArch: cycles simulated: 85630  inst.: 5083551 (ipc=27.3) sim_rate=30997 (inst/sec) elapsed = 0:0:02:44 / Tue Apr 16 16:56:16 2019
GPGPU-Sim uArch: Shader 12 finished CTA #5 (45890,40130), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(45891,40130)
GPGPU-Sim uArch: cycles simulated: 86630  inst.: 5110525 (ipc=27.3) sim_rate=30972 (inst/sec) elapsed = 0:0:02:45 / Tue Apr 16 16:56:17 2019
GPGPU-Sim uArch: cycles simulated: 87130  inst.: 5120651 (ipc=27.2) sim_rate=30847 (inst/sec) elapsed = 0:0:02:46 / Tue Apr 16 16:56:18 2019
GPGPU-Sim uArch: cycles simulated: 87630  inst.: 5130673 (ipc=27.1) sim_rate=30722 (inst/sec) elapsed = 0:0:02:47 / Tue Apr 16 16:56:19 2019
GPGPU-Sim uArch: Shader 11 finished CTA #5 (47780,40130), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(47781,40130)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (47960,40130), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(47961,40130)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (47977,40130), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(47978,40130)
GPGPU-Sim uArch: cycles simulated: 88130  inst.: 5142465 (ipc=27.1) sim_rate=30609 (inst/sec) elapsed = 0:0:02:48 / Tue Apr 16 16:56:20 2019
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(157,0,0) tid=(198,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (48589,40130), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(48590,40130)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (48815,40130), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(48816,40130)
GPGPU-Sim uArch: cycles simulated: 89130  inst.: 5176975 (ipc=27.2) sim_rate=30452 (inst/sec) elapsed = 0:0:02:50 / Tue Apr 16 16:56:22 2019
GPGPU-Sim uArch: Shader 1 finished CTA #5 (49112,40130), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(49113,40130)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (49201,40130), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(49202,40130)
GPGPU-Sim uArch: cycles simulated: 89630  inst.: 5194188 (ipc=27.3) sim_rate=30198 (inst/sec) elapsed = 0:0:02:52 / Tue Apr 16 16:56:24 2019
GPGPU-Sim uArch: cycles simulated: 90130  inst.: 5203896 (ipc=27.2) sim_rate=30080 (inst/sec) elapsed = 0:0:02:53 / Tue Apr 16 16:56:25 2019
GPGPU-Sim uArch: Shader 2 finished CTA #5 (50022,40130), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(50023,40130)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (50026,40130), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(50027,40130)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (50861,40130), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(50862,40130)
GPGPU-Sim uArch: cycles simulated: 91130  inst.: 5229609 (ipc=27.2) sim_rate=30055 (inst/sec) elapsed = 0:0:02:54 / Tue Apr 16 16:56:26 2019
GPGPU-Sim uArch: Shader 9 finished CTA #5 (51477,40130), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(51478,40130)
GPGPU-Sim uArch: cycles simulated: 91630  inst.: 5244457 (ipc=27.2) sim_rate=29968 (inst/sec) elapsed = 0:0:02:55 / Tue Apr 16 16:56:27 2019
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(179,0,0) tid=(117,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (52346,40130), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(52347,40130)
GPGPU-Sim uArch: cycles simulated: 92630  inst.: 5267998 (ipc=27.1) sim_rate=29762 (inst/sec) elapsed = 0:0:02:57 / Tue Apr 16 16:56:29 2019
GPGPU-Sim uArch: cycles simulated: 93130  inst.: 5279450 (ipc=27.1) sim_rate=29659 (inst/sec) elapsed = 0:0:02:58 / Tue Apr 16 16:56:30 2019
GPGPU-Sim uArch: cycles simulated: 93630  inst.: 5288635 (ipc=27.0) sim_rate=29545 (inst/sec) elapsed = 0:0:02:59 / Tue Apr 16 16:56:31 2019
GPGPU-Sim uArch: Shader 10 finished CTA #0 (53891,40130), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(53892,40130)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (54409,40130), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(54410,40130)
GPGPU-Sim uArch: cycles simulated: 94630  inst.: 5314586 (ipc=27.0) sim_rate=29525 (inst/sec) elapsed = 0:0:03:00 / Tue Apr 16 16:56:32 2019
GPGPU-Sim uArch: cycles simulated: 95130  inst.: 5325766 (ipc=27.0) sim_rate=29424 (inst/sec) elapsed = 0:0:03:01 / Tue Apr 16 16:56:33 2019
GPGPU-Sim uArch: cycles simulated: 95630  inst.: 5337741 (ipc=26.9) sim_rate=29328 (inst/sec) elapsed = 0:0:03:02 / Tue Apr 16 16:56:34 2019
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(164,0,0) tid=(203,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (55756,40130), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(55757,40130)
GPGPU-Sim uArch: cycles simulated: 96130  inst.: 5350727 (ipc=26.9) sim_rate=29238 (inst/sec) elapsed = 0:0:03:03 / Tue Apr 16 16:56:35 2019
GPGPU-Sim uArch: cycles simulated: 96630  inst.: 5365780 (ipc=27.0) sim_rate=29161 (inst/sec) elapsed = 0:0:03:04 / Tue Apr 16 16:56:36 2019
GPGPU-Sim uArch: Shader 5 finished CTA #1 (57152,40130), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(57153,40130)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (57204,40130), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(57205,40130)
GPGPU-Sim uArch: cycles simulated: 97630  inst.: 5391403 (ipc=26.9) sim_rate=29142 (inst/sec) elapsed = 0:0:03:05 / Tue Apr 16 16:56:37 2019
GPGPU-Sim uArch: cycles simulated: 98130  inst.: 5402800 (ipc=26.9) sim_rate=29047 (inst/sec) elapsed = 0:0:03:06 / Tue Apr 16 16:56:38 2019
GPGPU-Sim uArch: cycles simulated: 98630  inst.: 5414494 (ipc=26.9) sim_rate=28954 (inst/sec) elapsed = 0:0:03:07 / Tue Apr 16 16:56:39 2019
GPGPU-Sim uArch: Shader 8 finished CTA #0 (58688,40130), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(58689,40130)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (58968,40130), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(58969,40130)
GPGPU-Sim uArch: cycles simulated: 99130  inst.: 5426921 (ipc=26.8) sim_rate=28866 (inst/sec) elapsed = 0:0:03:08 / Tue Apr 16 16:56:40 2019
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(167,0,0) tid=(19,0,0)
GPGPU-Sim uArch: cycles simulated: 99630  inst.: 5439924 (ipc=26.8) sim_rate=28782 (inst/sec) elapsed = 0:0:03:09 / Tue Apr 16 16:56:41 2019
GPGPU-Sim uArch: cycles simulated: 100630  inst.: 5463835 (ipc=26.8) sim_rate=28757 (inst/sec) elapsed = 0:0:03:10 / Tue Apr 16 16:56:42 2019
GPGPU-Sim uArch: Shader 4 finished CTA #0 (60743,40130), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(60744,40130)
GPGPU-Sim uArch: cycles simulated: 101130  inst.: 5473595 (ipc=26.7) sim_rate=28508 (inst/sec) elapsed = 0:0:03:12 / Tue Apr 16 16:56:44 2019
GPGPU-Sim uArch: Shader 2 finished CTA #0 (61111,40130), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(61112,40130)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (61128,40130), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(61129,40130)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (61367,40130), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(61368,40130)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (61485,40130), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(61486,40130)
GPGPU-Sim uArch: cycles simulated: 101630  inst.: 5488349 (ipc=26.8) sim_rate=28437 (inst/sec) elapsed = 0:0:03:13 / Tue Apr 16 16:56:45 2019
GPGPU-Sim uArch: cycles simulated: 102130  inst.: 5504145 (ipc=26.8) sim_rate=28371 (inst/sec) elapsed = 0:0:03:14 / Tue Apr 16 16:56:46 2019
GPGPU-Sim uArch: cycles simulated: 102630  inst.: 5515790 (ipc=26.8) sim_rate=28286 (inst/sec) elapsed = 0:0:03:15 / Tue Apr 16 16:56:47 2019
GPGPU-Sim uArch: Shader 7 finished CTA #0 (62530,40130), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(62531,40130)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (62894,40130), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(62895,40130)
GPGPU-Sim uArch: cycles simulated: 103130  inst.: 5528868 (ipc=26.8) sim_rate=28208 (inst/sec) elapsed = 0:0:03:16 / Tue Apr 16 16:56:48 2019
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(171,0,0) tid=(148,0,0)
GPGPU-Sim uArch: cycles simulated: 103630  inst.: 5543017 (ipc=26.8) sim_rate=28137 (inst/sec) elapsed = 0:0:03:17 / Tue Apr 16 16:56:49 2019
GPGPU-Sim uArch: cycles simulated: 104130  inst.: 5556035 (ipc=26.8) sim_rate=28060 (inst/sec) elapsed = 0:0:03:18 / Tue Apr 16 16:56:50 2019
GPGPU-Sim uArch: Shader 13 finished CTA #1 (64335,40130), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(64336,40130)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (64409,40130), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(64410,40130)
GPGPU-Sim uArch: cycles simulated: 104630  inst.: 5569087 (ipc=26.8) sim_rate=27985 (inst/sec) elapsed = 0:0:03:19 / Tue Apr 16 16:56:51 2019
GPGPU-Sim uArch: cycles simulated: 105130  inst.: 5583156 (ipc=26.8) sim_rate=27915 (inst/sec) elapsed = 0:0:03:20 / Tue Apr 16 16:56:52 2019
GPGPU-Sim uArch: cycles simulated: 106130  inst.: 5605954 (ipc=26.7) sim_rate=27890 (inst/sec) elapsed = 0:0:03:21 / Tue Apr 16 16:56:53 2019
GPGPU-Sim uArch: cycles simulated: 106630  inst.: 5617591 (ipc=26.7) sim_rate=27809 (inst/sec) elapsed = 0:0:03:22 / Tue Apr 16 16:56:54 2019
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(191,0,0) tid=(9,0,0)
GPGPU-Sim uArch: cycles simulated: 107130  inst.: 5628332 (ipc=26.6) sim_rate=27725 (inst/sec) elapsed = 0:0:03:23 / Tue Apr 16 16:56:55 2019
GPGPU-Sim uArch: cycles simulated: 108130  inst.: 5651415 (ipc=26.6) sim_rate=27703 (inst/sec) elapsed = 0:0:03:24 / Tue Apr 16 16:56:56 2019
GPGPU-Sim uArch: Shader 0 finished CTA #1 (68220,40130), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(68221,40130)
GPGPU-Sim uArch: cycles simulated: 108630  inst.: 5666369 (ipc=26.6) sim_rate=27640 (inst/sec) elapsed = 0:0:03:25 / Tue Apr 16 16:56:57 2019
GPGPU-Sim uArch: cycles simulated: 109130  inst.: 5676923 (ipc=26.6) sim_rate=27557 (inst/sec) elapsed = 0:0:03:26 / Tue Apr 16 16:56:58 2019
GPGPU-Sim uArch: cycles simulated: 109630  inst.: 5693228 (ipc=26.6) sim_rate=27503 (inst/sec) elapsed = 0:0:03:27 / Tue Apr 16 16:56:59 2019
GPGPU-Sim uArch: cycles simulated: 110130  inst.: 5705873 (ipc=26.6) sim_rate=27432 (inst/sec) elapsed = 0:0:03:28 / Tue Apr 16 16:57:00 2019
GPGPU-Sim uArch: Shader 9 finished CTA #1 (70177,40130), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(70178,40130)
GPGPU-Sim uArch: cycles simulated: 110630  inst.: 5719302 (ipc=26.6) sim_rate=27365 (inst/sec) elapsed = 0:0:03:29 / Tue Apr 16 16:57:01 2019
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(186,0,0) tid=(74,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (70639,40130), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(70640,40130)
GPGPU-Sim uArch: cycles simulated: 111130  inst.: 5732234 (ipc=26.6) sim_rate=27296 (inst/sec) elapsed = 0:0:03:30 / Tue Apr 16 16:57:02 2019
GPGPU-Sim uArch: Shader 6 finished CTA #0 (71089,40130), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(71090,40130)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (71161,40130), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(71162,40130)
GPGPU-Sim uArch: cycles simulated: 111630  inst.: 5749421 (ipc=26.7) sim_rate=27119 (inst/sec) elapsed = 0:0:03:32 / Tue Apr 16 16:57:04 2019
GPGPU-Sim uArch: Shader 10 finished CTA #1 (71964,40130), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(71965,40130)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (72186,40130), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(72187,40130)
GPGPU-Sim uArch: cycles simulated: 112630  inst.: 5780300 (ipc=26.7) sim_rate=27137 (inst/sec) elapsed = 0:0:03:33 / Tue Apr 16 16:57:05 2019
GPGPU-Sim uArch: cycles simulated: 113130  inst.: 5793160 (ipc=26.7) sim_rate=27070 (inst/sec) elapsed = 0:0:03:34 / Tue Apr 16 16:57:06 2019
GPGPU-Sim uArch: Shader 12 finished CTA #2 (73215,40130), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(73216,40130)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (73417,40130), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(73418,40130)
GPGPU-Sim uArch: cycles simulated: 113630  inst.: 5809409 (ipc=26.8) sim_rate=27020 (inst/sec) elapsed = 0:0:03:35 / Tue Apr 16 16:57:07 2019
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(160,0,0) tid=(249,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (73941,40130), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(73942,40130)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (74030,40130), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(74031,40130)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (74489,40130), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(74490,40130)
GPGPU-Sim uArch: cycles simulated: 114630  inst.: 5838842 (ipc=26.8) sim_rate=27031 (inst/sec) elapsed = 0:0:03:36 / Tue Apr 16 16:57:08 2019
GPGPU-Sim uArch: cycles simulated: 115130  inst.: 5859258 (ipc=26.9) sim_rate=26877 (inst/sec) elapsed = 0:0:03:38 / Tue Apr 16 16:57:10 2019
GPGPU-Sim uArch: Shader 8 finished CTA #1 (75158,40130), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(75159,40130)
GPGPU-Sim uArch: cycles simulated: 116130  inst.: 5887995 (ipc=26.9) sim_rate=26885 (inst/sec) elapsed = 0:0:03:39 / Tue Apr 16 16:57:11 2019
GPGPU-Sim uArch: cycles simulated: 116630  inst.: 5898322 (ipc=26.9) sim_rate=26810 (inst/sec) elapsed = 0:0:03:40 / Tue Apr 16 16:57:12 2019
GPGPU-Sim uArch: Shader 14 finished CTA #1 (76831,40130), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(76832,40130)
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(207,0,0) tid=(129,0,0)
GPGPU-Sim uArch: cycles simulated: 117130  inst.: 5913803 (ipc=26.9) sim_rate=26759 (inst/sec) elapsed = 0:0:03:41 / Tue Apr 16 16:57:13 2019
GPGPU-Sim uArch: cycles simulated: 117630  inst.: 5928423 (ipc=26.9) sim_rate=26704 (inst/sec) elapsed = 0:0:03:42 / Tue Apr 16 16:57:14 2019
GPGPU-Sim uArch: cycles simulated: 118130  inst.: 5937764 (ipc=26.9) sim_rate=26626 (inst/sec) elapsed = 0:0:03:43 / Tue Apr 16 16:57:15 2019
GPGPU-Sim uArch: cycles simulated: 118630  inst.: 5949777 (ipc=26.8) sim_rate=26561 (inst/sec) elapsed = 0:0:03:44 / Tue Apr 16 16:57:16 2019
GPGPU-Sim uArch: Shader 6 finished CTA #2 (78841,40130), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(78842,40130)
GPGPU-Sim uArch: cycles simulated: 119130  inst.: 5965040 (ipc=26.9) sim_rate=26393 (inst/sec) elapsed = 0:0:03:46 / Tue Apr 16 16:57:18 2019
GPGPU-Sim uArch: cycles simulated: 119630  inst.: 5977887 (ipc=26.9) sim_rate=26334 (inst/sec) elapsed = 0:0:03:47 / Tue Apr 16 16:57:19 2019
GPGPU-Sim uArch: cycles simulated: 120130  inst.: 5989975 (ipc=26.8) sim_rate=26271 (inst/sec) elapsed = 0:0:03:48 / Tue Apr 16 16:57:20 2019
GPGPU-Sim uArch: Shader 13 finished CTA #3 (80394,40130), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(80395,40130)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (80568,40130), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(80569,40130)
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(213,0,0) tid=(107,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (80881,40130), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(80882,40130)
GPGPU-Sim uArch: cycles simulated: 121130  inst.: 6021630 (ipc=26.9) sim_rate=26295 (inst/sec) elapsed = 0:0:03:49 / Tue Apr 16 16:57:21 2019
GPGPU-Sim uArch: Shader 8 finished CTA #2 (81164,40130), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(81165,40130)
GPGPU-Sim uArch: cycles simulated: 121630  inst.: 6036856 (ipc=26.9) sim_rate=26247 (inst/sec) elapsed = 0:0:03:50 / Tue Apr 16 16:57:22 2019
GPGPU-Sim uArch: Shader 10 finished CTA #2 (81991,40130), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(81992,40130)
GPGPU-Sim uArch: cycles simulated: 122630  inst.: 6060719 (ipc=26.9) sim_rate=26236 (inst/sec) elapsed = 0:0:03:51 / Tue Apr 16 16:57:23 2019
GPGPU-Sim uArch: Shader 11 finished CTA #2 (82816,40130), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(82817,40130)
GPGPU-Sim uArch: cycles simulated: 123130  inst.: 6072831 (ipc=26.9) sim_rate=26175 (inst/sec) elapsed = 0:0:03:52 / Tue Apr 16 16:57:24 2019
GPGPU-Sim uArch: Shader 0 finished CTA #2 (83469,40130), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(83470,40130)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (83477,40130), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(83478,40130)
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(218,0,0) tid=(214,0,0)
GPGPU-Sim uArch: cycles simulated: 124130  inst.: 6106509 (ipc=26.9) sim_rate=26208 (inst/sec) elapsed = 0:0:03:53 / Tue Apr 16 16:57:25 2019
GPGPU-Sim uArch: cycles simulated: 124630  inst.: 6119251 (ipc=26.9) sim_rate=26150 (inst/sec) elapsed = 0:0:03:54 / Tue Apr 16 16:57:26 2019
GPGPU-Sim uArch: cycles simulated: 125130  inst.: 6131931 (ipc=26.9) sim_rate=26093 (inst/sec) elapsed = 0:0:03:55 / Tue Apr 16 16:57:27 2019
GPGPU-Sim uArch: Shader 12 finished CTA #1 (85485,40130), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(85486,40130)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (85784,40130), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(85785,40130)
GPGPU-Sim uArch: cycles simulated: 126130  inst.: 6162199 (ipc=27.0) sim_rate=26111 (inst/sec) elapsed = 0:0:03:56 / Tue Apr 16 16:57:28 2019
GPGPU-Sim uArch: cycles simulated: 126630  inst.: 6173701 (ipc=26.9) sim_rate=26049 (inst/sec) elapsed = 0:0:03:57 / Tue Apr 16 16:57:29 2019
GPGPU-Sim uArch: Shader 4 finished CTA #3 (86515,40130), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(86516,40130)
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(149,0,0) tid=(180,0,0)
GPGPU-Sim uArch: cycles simulated: 127630  inst.: 6198183 (ipc=26.9) sim_rate=25825 (inst/sec) elapsed = 0:0:04:00 / Tue Apr 16 16:57:32 2019
GPGPU-Sim uArch: Shader 2 finished CTA #2 (87967,40130), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(87968,40130)
GPGPU-Sim uArch: cycles simulated: 128130  inst.: 6211926 (ipc=26.9) sim_rate=25775 (inst/sec) elapsed = 0:0:04:01 / Tue Apr 16 16:57:33 2019
GPGPU-Sim uArch: cycles simulated: 128630  inst.: 6225793 (ipc=26.9) sim_rate=25726 (inst/sec) elapsed = 0:0:04:02 / Tue Apr 16 16:57:34 2019
GPGPU-Sim uArch: Shader 5 finished CTA #2 (88658,40130), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(88659,40130)
GPGPU-Sim uArch: cycles simulated: 129130  inst.: 6240391 (ipc=26.9) sim_rate=25680 (inst/sec) elapsed = 0:0:04:03 / Tue Apr 16 16:57:35 2019
GPGPU-Sim uArch: cycles simulated: 129630  inst.: 6255129 (ipc=27.0) sim_rate=25635 (inst/sec) elapsed = 0:0:04:04 / Tue Apr 16 16:57:36 2019
GPGPU-Sim uArch: cycles simulated: 130130  inst.: 6267242 (ipc=26.9) sim_rate=25580 (inst/sec) elapsed = 0:0:04:05 / Tue Apr 16 16:57:37 2019
GPGPU-Sim uArch: cycles simulated: 130630  inst.: 6278609 (ipc=26.9) sim_rate=25522 (inst/sec) elapsed = 0:0:04:06 / Tue Apr 16 16:57:38 2019
GPGPU-Sim uArch: Shader 7 finished CTA #2 (90833,40130), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(90834,40130)
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(212,0,0) tid=(208,0,0)
GPGPU-Sim uArch: cycles simulated: 131130  inst.: 6292515 (ipc=26.9) sim_rate=25475 (inst/sec) elapsed = 0:0:04:07 / Tue Apr 16 16:57:39 2019
GPGPU-Sim uArch: cycles simulated: 131630  inst.: 6305297 (ipc=26.9) sim_rate=25424 (inst/sec) elapsed = 0:0:04:08 / Tue Apr 16 16:57:40 2019
GPGPU-Sim uArch: cycles simulated: 132130  inst.: 6321605 (ipc=26.9) sim_rate=25387 (inst/sec) elapsed = 0:0:04:09 / Tue Apr 16 16:57:41 2019
GPGPU-Sim uArch: cycles simulated: 132630  inst.: 6336119 (ipc=27.0) sim_rate=25344 (inst/sec) elapsed = 0:0:04:10 / Tue Apr 16 16:57:42 2019
GPGPU-Sim uArch: cycles simulated: 133130  inst.: 6348109 (ipc=26.9) sim_rate=25291 (inst/sec) elapsed = 0:0:04:11 / Tue Apr 16 16:57:43 2019
GPGPU-Sim uArch: cycles simulated: 133630  inst.: 6360389 (ipc=26.9) sim_rate=25239 (inst/sec) elapsed = 0:0:04:12 / Tue Apr 16 16:57:44 2019
GPGPU-Sim uArch: Shader 6 finished CTA #3 (93620,40130), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(93621,40130)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (93855,40130), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(93856,40130)
GPGPU-Sim uArch: cycles simulated: 134130  inst.: 6376447 (ipc=27.0) sim_rate=25203 (inst/sec) elapsed = 0:0:04:13 / Tue Apr 16 16:57:45 2019
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(227,0,0) tid=(200,0,0)
GPGPU-Sim uArch: cycles simulated: 134630  inst.: 6390149 (ipc=27.0) sim_rate=25158 (inst/sec) elapsed = 0:0:04:14 / Tue Apr 16 16:57:46 2019
GPGPU-Sim uArch: cycles simulated: 135130  inst.: 6406169 (ipc=27.0) sim_rate=25122 (inst/sec) elapsed = 0:0:04:15 / Tue Apr 16 16:57:47 2019
GPGPU-Sim uArch: cycles simulated: 136130  inst.: 6431949 (ipc=27.0) sim_rate=25124 (inst/sec) elapsed = 0:0:04:16 / Tue Apr 16 16:57:48 2019
GPGPU-Sim uArch: Shader 11 finished CTA #3 (96326,40130), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(96327,40130)
GPGPU-Sim uArch: cycles simulated: 136630  inst.: 6444982 (ipc=27.0) sim_rate=25077 (inst/sec) elapsed = 0:0:04:17 / Tue Apr 16 16:57:49 2019
GPGPU-Sim uArch: cycles simulated: 137130  inst.: 6458029 (ipc=27.0) sim_rate=25031 (inst/sec) elapsed = 0:0:04:18 / Tue Apr 16 16:57:50 2019
GPGPU-Sim uArch: Shader 1 finished CTA #3 (97207,40130), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(97208,40130)
GPGPU-Sim uArch: cycles simulated: 137630  inst.: 6472573 (ipc=27.0) sim_rate=24990 (inst/sec) elapsed = 0:0:04:19 / Tue Apr 16 16:57:51 2019
GPGPU-Sim uArch: Shader 8 finished CTA #3 (97759,40130), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(97760,40130)
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(230,0,0) tid=(182,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (97916,40130), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(97917,40130)
GPGPU-Sim uArch: cycles simulated: 138130  inst.: 6494058 (ipc=27.1) sim_rate=24977 (inst/sec) elapsed = 0:0:04:20 / Tue Apr 16 16:57:52 2019
GPGPU-Sim uArch: Shader 7 finished CTA #3 (98747,40130), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(98748,40130)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (98763,40130), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(98764,40130)
GPGPU-Sim uArch: cycles simulated: 139130  inst.: 6523923 (ipc=27.1) sim_rate=24995 (inst/sec) elapsed = 0:0:04:21 / Tue Apr 16 16:57:53 2019
GPGPU-Sim uArch: Shader 2 finished CTA #3 (99287,40130), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(99288,40130)
GPGPU-Sim uArch: cycles simulated: 139630  inst.: 6543699 (ipc=27.1) sim_rate=24975 (inst/sec) elapsed = 0:0:04:22 / Tue Apr 16 16:57:54 2019
GPGPU-Sim uArch: cycles simulated: 140130  inst.: 6556037 (ipc=27.1) sim_rate=24927 (inst/sec) elapsed = 0:0:04:23 / Tue Apr 16 16:57:55 2019
GPGPU-Sim uArch: Shader 5 finished CTA #4 (100056,40130), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(100057,40130)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (100465,40130), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(100466,40130)
GPGPU-Sim uArch: cycles simulated: 140630  inst.: 6570501 (ipc=27.1) sim_rate=24888 (inst/sec) elapsed = 0:0:04:24 / Tue Apr 16 16:57:56 2019
GPGPU-Sim uArch: Shader 12 finished CTA #3 (100604,40130), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(100605,40130)
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(228,0,0) tid=(23,0,0)
GPGPU-Sim uArch: cycles simulated: 141130  inst.: 6586867 (ipc=27.2) sim_rate=24856 (inst/sec) elapsed = 0:0:04:25 / Tue Apr 16 16:57:57 2019
GPGPU-Sim uArch: cycles simulated: 141630  inst.: 6603278 (ipc=27.2) sim_rate=24824 (inst/sec) elapsed = 0:0:04:26 / Tue Apr 16 16:57:58 2019
GPGPU-Sim uArch: Shader 13 finished CTA #4 (102459,40130), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(102460,40130)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (102477,40130), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(102478,40130)
GPGPU-Sim uArch: cycles simulated: 142630  inst.: 6638224 (ipc=27.3) sim_rate=24769 (inst/sec) elapsed = 0:0:04:28 / Tue Apr 16 16:58:00 2019
GPGPU-Sim uArch: cycles simulated: 143130  inst.: 6652779 (ipc=27.3) sim_rate=24731 (inst/sec) elapsed = 0:0:04:29 / Tue Apr 16 16:58:01 2019
GPGPU-Sim uArch: cycles simulated: 143630  inst.: 6664731 (ipc=27.3) sim_rate=24684 (inst/sec) elapsed = 0:0:04:30 / Tue Apr 16 16:58:02 2019
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(184,0,0) tid=(248,0,0)
GPGPU-Sim uArch: cycles simulated: 144130  inst.: 6678764 (ipc=27.3) sim_rate=24644 (inst/sec) elapsed = 0:0:04:31 / Tue Apr 16 16:58:03 2019
GPGPU-Sim uArch: cycles simulated: 144630  inst.: 6691183 (ipc=27.3) sim_rate=24599 (inst/sec) elapsed = 0:0:04:32 / Tue Apr 16 16:58:04 2019
GPGPU-Sim uArch: Shader 14 finished CTA #3 (104626,40130), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(104627,40130)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (104632,40130), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(104633,40130)
GPGPU-Sim uArch: cycles simulated: 145630  inst.: 6723830 (ipc=27.3) sim_rate=24629 (inst/sec) elapsed = 0:0:04:33 / Tue Apr 16 16:58:05 2019
GPGPU-Sim uArch: Shader 3 finished CTA #3 (105693,40130), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(105694,40130)
GPGPU-Sim uArch: cycles simulated: 146130  inst.: 6737981 (ipc=27.3) sim_rate=24591 (inst/sec) elapsed = 0:0:04:34 / Tue Apr 16 16:58:06 2019
GPGPU-Sim uArch: Shader 0 finished CTA #4 (106661,40130), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(106662,40130)
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(242,0,0) tid=(82,0,0)
GPGPU-Sim uArch: cycles simulated: 147130  inst.: 6768588 (ipc=27.3) sim_rate=24613 (inst/sec) elapsed = 0:0:04:35 / Tue Apr 16 16:58:07 2019
GPGPU-Sim uArch: Shader 6 finished CTA #4 (107972,40130), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(107973,40130)
GPGPU-Sim uArch: cycles simulated: 148130  inst.: 6797887 (ipc=27.4) sim_rate=24630 (inst/sec) elapsed = 0:0:04:36 / Tue Apr 16 16:58:08 2019
GPGPU-Sim uArch: Shader 10 finished CTA #4 (108256,40130), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(108257,40130)
GPGPU-Sim uArch: cycles simulated: 148630  inst.: 6812555 (ipc=27.4) sim_rate=24594 (inst/sec) elapsed = 0:0:04:37 / Tue Apr 16 16:58:09 2019
GPGPU-Sim uArch: Shader 11 finished CTA #4 (108824,40130), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(108825,40130)
GPGPU-Sim uArch: cycles simulated: 149130  inst.: 6830235 (ipc=27.4) sim_rate=24393 (inst/sec) elapsed = 0:0:04:40 / Tue Apr 16 16:58:12 2019
GPGPU-Sim uArch: cycles simulated: 149630  inst.: 6847487 (ipc=27.4) sim_rate=24368 (inst/sec) elapsed = 0:0:04:41 / Tue Apr 16 16:58:13 2019
GPGPU-Sim uArch: Shader 9 finished CTA #3 (109757,40130), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(109758,40130)
GPGPU-Sim uArch: cycles simulated: 150130  inst.: 6861549 (ipc=27.4) sim_rate=24331 (inst/sec) elapsed = 0:0:04:42 / Tue Apr 16 16:58:14 2019
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(228,0,0) tid=(94,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (110102,40130), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(110103,40130)
GPGPU-Sim uArch: cycles simulated: 150630  inst.: 6876839 (ipc=27.5) sim_rate=24299 (inst/sec) elapsed = 0:0:04:43 / Tue Apr 16 16:58:15 2019
GPGPU-Sim uArch: cycles simulated: 151630  inst.: 6905741 (ipc=27.5) sim_rate=24315 (inst/sec) elapsed = 0:0:04:44 / Tue Apr 16 16:58:16 2019
GPGPU-Sim uArch: cycles simulated: 152130  inst.: 6918202 (ipc=27.5) sim_rate=24274 (inst/sec) elapsed = 0:0:04:45 / Tue Apr 16 16:58:17 2019
GPGPU-Sim uArch: cycles simulated: 152630  inst.: 6932007 (ipc=27.5) sim_rate=24237 (inst/sec) elapsed = 0:0:04:46 / Tue Apr 16 16:58:18 2019
GPGPU-Sim uArch: Shader 8 finished CTA #4 (112733,40130), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(112734,40130)
GPGPU-Sim uArch: cycles simulated: 153130  inst.: 6944876 (ipc=27.5) sim_rate=24198 (inst/sec) elapsed = 0:0:04:47 / Tue Apr 16 16:58:19 2019
GPGPU-Sim uArch: cycles simulated: 153630  inst.: 6957280 (ipc=27.4) sim_rate=24157 (inst/sec) elapsed = 0:0:04:48 / Tue Apr 16 16:58:20 2019
GPGPU-Sim uArch: Shader 13 finished CTA #5 (113509,40130), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(113510,40130)
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(171,0,0) tid=(115,0,0)
GPGPU-Sim uArch: cycles simulated: 154130  inst.: 6970661 (ipc=27.4) sim_rate=24119 (inst/sec) elapsed = 0:0:04:49 / Tue Apr 16 16:58:21 2019
GPGPU-Sim uArch: Shader 12 finished CTA #4 (114632,40130), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(114633,40130)
GPGPU-Sim uArch: cycles simulated: 155130  inst.: 7002968 (ipc=27.5) sim_rate=24148 (inst/sec) elapsed = 0:0:04:50 / Tue Apr 16 16:58:22 2019
GPGPU-Sim uArch: cycles simulated: 155630  inst.: 7015761 (ipc=27.5) sim_rate=24109 (inst/sec) elapsed = 0:0:04:51 / Tue Apr 16 16:58:23 2019
GPGPU-Sim uArch: Shader 2 finished CTA #4 (115873,40130), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(115874,40130)
GPGPU-Sim uArch: cycles simulated: 156630  inst.: 7047058 (ipc=27.5) sim_rate=24133 (inst/sec) elapsed = 0:0:04:52 / Tue Apr 16 16:58:24 2019
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(244,0,0) tid=(211,0,0)
GPGPU-Sim uArch: cycles simulated: 157130  inst.: 7060951 (ipc=27.5) sim_rate=24098 (inst/sec) elapsed = 0:0:04:53 / Tue Apr 16 16:58:25 2019
GPGPU-Sim uArch: cycles simulated: 157630  inst.: 7075774 (ipc=27.5) sim_rate=23985 (inst/sec) elapsed = 0:0:04:55 / Tue Apr 16 16:58:27 2019
GPGPU-Sim uArch: Shader 5 finished CTA #5 (117594,40130), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(117595,40130)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (117734,40130), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(117735,40130)
GPGPU-Sim uArch: cycles simulated: 158130  inst.: 7091082 (ipc=27.5) sim_rate=23956 (inst/sec) elapsed = 0:0:04:56 / Tue Apr 16 16:58:28 2019
GPGPU-Sim uArch: cycles simulated: 158630  inst.: 7105700 (ipc=27.5) sim_rate=23924 (inst/sec) elapsed = 0:0:04:57 / Tue Apr 16 16:58:29 2019
GPGPU-Sim uArch: Shader 10 finished CTA #5 (118510,40130), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(118511,40130)
GPGPU-Sim uArch: cycles simulated: 159130  inst.: 7118616 (ipc=27.5) sim_rate=23887 (inst/sec) elapsed = 0:0:04:58 / Tue Apr 16 16:58:30 2019
GPGPU-Sim uArch: cycles simulated: 159630  inst.: 7133503 (ipc=27.5) sim_rate=23857 (inst/sec) elapsed = 0:0:04:59 / Tue Apr 16 16:58:31 2019
GPGPU-Sim uArch: cycles simulated: 160130  inst.: 7145263 (ipc=27.5) sim_rate=23817 (inst/sec) elapsed = 0:0:05:00 / Tue Apr 16 16:58:32 2019
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(192,0,0) tid=(116,0,0)
GPGPU-Sim uArch: cycles simulated: 160630  inst.: 7161271 (ipc=27.5) sim_rate=23791 (inst/sec) elapsed = 0:0:05:01 / Tue Apr 16 16:58:33 2019
GPGPU-Sim uArch: Shader 1 finished CTA #5 (121255,40130), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 161630  inst.: 7187865 (ipc=27.5) sim_rate=23800 (inst/sec) elapsed = 0:0:05:02 / Tue Apr 16 16:58:34 2019
GPGPU-Sim uArch: Shader 14 finished CTA #4 (121852,40130), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 162130  inst.: 7203904 (ipc=27.5) sim_rate=23775 (inst/sec) elapsed = 0:0:05:03 / Tue Apr 16 16:58:35 2019
GPGPU-Sim uArch: cycles simulated: 162630  inst.: 7220028 (ipc=27.6) sim_rate=23750 (inst/sec) elapsed = 0:0:05:04 / Tue Apr 16 16:58:36 2019
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(254,0,0) tid=(134,0,0)
GPGPU-Sim uArch: cycles simulated: 163630  inst.: 7246717 (ipc=27.6) sim_rate=23682 (inst/sec) elapsed = 0:0:05:06 / Tue Apr 16 16:58:38 2019
GPGPU-Sim uArch: cycles simulated: 164130  inst.: 7261602 (ipc=27.6) sim_rate=23576 (inst/sec) elapsed = 0:0:05:08 / Tue Apr 16 16:58:40 2019
GPGPU-Sim uArch: Shader 5 finished CTA #1 (124012,40130), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (124277,40130), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 164630  inst.: 7277922 (ipc=27.6) sim_rate=23553 (inst/sec) elapsed = 0:0:05:09 / Tue Apr 16 16:58:41 2019
GPGPU-Sim uArch: Shader 6 finished CTA #5 (124591,40130), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (124605,40130), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (124638,40130), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (124651,40130), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (125393,40130), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 165630  inst.: 7306756 (ipc=27.6) sim_rate=23570 (inst/sec) elapsed = 0:0:05:10 / Tue Apr 16 16:58:42 2019
GPGPU-Sim uArch: Shader 12 finished CTA #5 (125582,40130), 5 CTAs running
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(191,0,0) tid=(178,0,0)
GPGPU-Sim uArch: cycles simulated: 166630  inst.: 7341032 (ipc=27.7) sim_rate=23604 (inst/sec) elapsed = 0:0:05:11 / Tue Apr 16 16:58:43 2019
GPGPU-Sim uArch: Shader 2 finished CTA #5 (126509,40130), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 167130  inst.: 7356588 (ipc=27.7) sim_rate=23578 (inst/sec) elapsed = 0:0:05:12 / Tue Apr 16 16:58:44 2019
GPGPU-Sim uArch: Shader 0 finished CTA #5 (127011,40130), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (127353,40130), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 168130  inst.: 7386051 (ipc=27.7) sim_rate=23597 (inst/sec) elapsed = 0:0:05:13 / Tue Apr 16 16:58:45 2019
GPGPU-Sim uArch: cycles simulated: 168630  inst.: 7397932 (ipc=27.7) sim_rate=23560 (inst/sec) elapsed = 0:0:05:14 / Tue Apr 16 16:58:46 2019
GPGPU-Sim uArch: Shader 7 finished CTA #4 (128619,40130), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 169130  inst.: 7417439 (ipc=27.7) sim_rate=23547 (inst/sec) elapsed = 0:0:05:15 / Tue Apr 16 16:58:47 2019
GPGPU-Sim uArch: cycles simulated: 169630  inst.: 7429667 (ipc=27.7) sim_rate=23511 (inst/sec) elapsed = 0:0:05:16 / Tue Apr 16 16:58:48 2019
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(220,0,0) tid=(38,0,0)
GPGPU-Sim uArch: cycles simulated: 170130  inst.: 7446070 (ipc=27.7) sim_rate=23489 (inst/sec) elapsed = 0:0:05:17 / Tue Apr 16 16:58:49 2019
GPGPU-Sim uArch: Shader 13 finished CTA #0 (130247,40130), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 170630  inst.: 7462363 (ipc=27.7) sim_rate=23466 (inst/sec) elapsed = 0:0:05:18 / Tue Apr 16 16:58:50 2019
GPGPU-Sim uArch: Shader 6 finished CTA #1 (130981,40130), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 171130  inst.: 7476875 (ipc=27.7) sim_rate=23438 (inst/sec) elapsed = 0:0:05:19 / Tue Apr 16 16:58:51 2019
GPGPU-Sim uArch: Shader 14 finished CTA #5 (131406,40130), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 171630  inst.: 7488564 (ipc=27.7) sim_rate=23401 (inst/sec) elapsed = 0:0:05:20 / Tue Apr 16 16:58:52 2019
GPGPU-Sim uArch: Shader 8 finished CTA #0 (131619,40130), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 172130  inst.: 7504956 (ipc=27.7) sim_rate=23379 (inst/sec) elapsed = 0:0:05:21 / Tue Apr 16 16:58:53 2019
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(220,0,0) tid=(171,0,0)
GPGPU-Sim uArch: cycles simulated: 173130  inst.: 7533545 (ipc=27.7) sim_rate=23396 (inst/sec) elapsed = 0:0:05:22 / Tue Apr 16 16:58:54 2019
GPGPU-Sim uArch: Shader 11 finished CTA #0 (133157,40130), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 173630  inst.: 7546910 (ipc=27.7) sim_rate=23221 (inst/sec) elapsed = 0:0:05:25 / Tue Apr 16 16:58:57 2019
GPGPU-Sim uArch: Shader 5 finished CTA #0 (134179,40130), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 174630  inst.: 7578629 (ipc=27.8) sim_rate=23247 (inst/sec) elapsed = 0:0:05:26 / Tue Apr 16 16:58:58 2019
GPGPU-Sim uArch: Shader 9 finished CTA #0 (134601,40130), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (134704,40130), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (135441,40130), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 175630  inst.: 7610835 (ipc=27.8) sim_rate=23274 (inst/sec) elapsed = 0:0:05:27 / Tue Apr 16 16:58:59 2019
GPGPU-Sim uArch: Shader 10 finished CTA #0 (135613,40130), 5 CTAs running
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(241,0,0) tid=(239,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (136101,40130), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 176630  inst.: 7635397 (ipc=27.8) sim_rate=23278 (inst/sec) elapsed = 0:0:05:28 / Tue Apr 16 16:59:00 2019
GPGPU-Sim uArch: cycles simulated: 177130  inst.: 7652206 (ipc=27.8) sim_rate=23258 (inst/sec) elapsed = 0:0:05:29 / Tue Apr 16 16:59:01 2019
GPGPU-Sim uArch: Shader 0 finished CTA #0 (137892,40130), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 178130  inst.: 7682596 (ipc=27.8) sim_rate=23280 (inst/sec) elapsed = 0:0:05:30 / Tue Apr 16 16:59:02 2019
GPGPU-Sim uArch: Shader 3 finished CTA #0 (138272,40130), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 178630  inst.: 7695286 (ipc=27.8) sim_rate=23248 (inst/sec) elapsed = 0:0:05:31 / Tue Apr 16 16:59:03 2019
GPGPU-Sim uArch: cycles simulated: 179130  inst.: 7709781 (ipc=27.8) sim_rate=23222 (inst/sec) elapsed = 0:0:05:32 / Tue Apr 16 16:59:04 2019
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(218,0,0) tid=(237,0,0)
GPGPU-Sim uArch: cycles simulated: 179630  inst.: 7721412 (ipc=27.8) sim_rate=23187 (inst/sec) elapsed = 0:0:05:33 / Tue Apr 16 16:59:05 2019
GPGPU-Sim uArch: Shader 12 finished CTA #0 (140162,40130), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (140304,40130), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (140444,40130), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 180630  inst.: 7750201 (ipc=27.8) sim_rate=23204 (inst/sec) elapsed = 0:0:05:34 / Tue Apr 16 16:59:06 2019
GPGPU-Sim uArch: cycles simulated: 181130  inst.: 7767135 (ipc=27.8) sim_rate=23116 (inst/sec) elapsed = 0:0:05:36 / Tue Apr 16 16:59:08 2019
GPGPU-Sim uArch: Shader 2 finished CTA #0 (141070,40130), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (141411,40130), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 181630  inst.: 7783960 (ipc=27.9) sim_rate=23097 (inst/sec) elapsed = 0:0:05:37 / Tue Apr 16 16:59:09 2019
GPGPU-Sim uArch: Shader 6 finished CTA #0 (141808,40130), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 182130  inst.: 7795127 (ipc=27.8) sim_rate=23062 (inst/sec) elapsed = 0:0:05:38 / Tue Apr 16 16:59:10 2019
GPGPU-Sim uArch: cycles simulated: 182630  inst.: 7812171 (ipc=27.9) sim_rate=23044 (inst/sec) elapsed = 0:0:05:39 / Tue Apr 16 16:59:11 2019
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(243,0,0) tid=(162,0,0)
GPGPU-Sim uArch: cycles simulated: 183130  inst.: 7826920 (ipc=27.9) sim_rate=23020 (inst/sec) elapsed = 0:0:05:40 / Tue Apr 16 16:59:12 2019
GPGPU-Sim uArch: Shader 9 finished CTA #1 (143645,40130), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (143858,40130), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 184130  inst.: 7853384 (ipc=27.9) sim_rate=23030 (inst/sec) elapsed = 0:0:05:41 / Tue Apr 16 16:59:13 2019
GPGPU-Sim uArch: Shader 0 finished CTA #1 (144172,40130), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (144272,40130), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (144980,40130), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 185130  inst.: 7880224 (ipc=27.8) sim_rate=23041 (inst/sec) elapsed = 0:0:05:42 / Tue Apr 16 16:59:14 2019
GPGPU-Sim uArch: Shader 3 finished CTA #2 (145109,40130), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 185630  inst.: 7895259 (ipc=27.9) sim_rate=23018 (inst/sec) elapsed = 0:0:05:43 / Tue Apr 16 16:59:15 2019
GPGPU-Sim uArch: Shader 11 finished CTA #1 (145939,40130), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 186130  inst.: 7908781 (ipc=27.8) sim_rate=22990 (inst/sec) elapsed = 0:0:05:44 / Tue Apr 16 16:59:16 2019
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(225,0,0) tid=(230,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (146330,40130), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (146480,40130), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (146745,40130), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 187130  inst.: 7939152 (ipc=27.9) sim_rate=23012 (inst/sec) elapsed = 0:0:05:45 / Tue Apr 16 16:59:17 2019
GPGPU-Sim uArch: Shader 6 finished CTA #2 (147302,40130), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 188130  inst.: 7966192 (ipc=27.9) sim_rate=23023 (inst/sec) elapsed = 0:0:05:46 / Tue Apr 16 16:59:18 2019
GPGPU-Sim uArch: cycles simulated: 188630  inst.: 7978080 (ipc=27.8) sim_rate=22991 (inst/sec) elapsed = 0:0:05:47 / Tue Apr 16 16:59:19 2019
GPGPU-Sim uArch: Shader 13 finished CTA #2 (148612,40130), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (148794,40130), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (148871,40130), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (148927,40130), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 189130  inst.: 7990627 (ipc=27.8) sim_rate=22961 (inst/sec) elapsed = 0:0:05:48 / Tue Apr 16 16:59:20 2019
GPGPU-Sim uArch: cycles simulated: 189630  inst.: 8005352 (ipc=27.8) sim_rate=22872 (inst/sec) elapsed = 0:0:05:50 / Tue Apr 16 16:59:22 2019
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(232,0,0) tid=(172,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (149922,40130), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 190630  inst.: 8032716 (ipc=27.8) sim_rate=22885 (inst/sec) elapsed = 0:0:05:51 / Tue Apr 16 16:59:23 2019
GPGPU-Sim uArch: Shader 8 finished CTA #2 (150520,40130), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (150783,40130), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (150788,40130), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (150874,40130), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 191130  inst.: 8045147 (ipc=27.8) sim_rate=22855 (inst/sec) elapsed = 0:0:05:52 / Tue Apr 16 16:59:24 2019
GPGPU-Sim uArch: Shader 4 finished CTA #3 (151277,40130), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 192130  inst.: 8072129 (ipc=27.8) sim_rate=22867 (inst/sec) elapsed = 0:0:05:53 / Tue Apr 16 16:59:25 2019
GPGPU-Sim uArch: Shader 12 finished CTA #1 (152071,40130), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (152183,40130), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (152188,40130), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (152367,40130), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (152428,40130), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 193130  inst.: 8101874 (ipc=27.8) sim_rate=22886 (inst/sec) elapsed = 0:0:05:54 / Tue Apr 16 16:59:26 2019
GPGPU-Sim uArch: Shader 0 finished CTA #2 (153013,40130), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (153049,40130), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (153117,40130), 3 CTAs running
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(241,0,0) tid=(173,0,0)
GPGPU-Sim uArch: cycles simulated: 194130  inst.: 8123336 (ipc=27.8) sim_rate=22882 (inst/sec) elapsed = 0:0:05:55 / Tue Apr 16 16:59:27 2019
GPGPU-Sim uArch: Shader 14 finished CTA #2 (154003,40130), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (154171,40130), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (154199,40130), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (154977,40130), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (154985,40130), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (154990,40130), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (154998,40130), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (155245,40130), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 195630  inst.: 8157242 (ipc=27.7) sim_rate=22913 (inst/sec) elapsed = 0:0:05:56 / Tue Apr 16 16:59:28 2019
GPGPU-Sim uArch: Shader 0 finished CTA #3 (155892,40130), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (156111,40130), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (156424,40130), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (156464,40130), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 196630  inst.: 8178746 (ipc=27.7) sim_rate=22909 (inst/sec) elapsed = 0:0:05:57 / Tue Apr 16 16:59:29 2019
GPGPU-Sim uArch: Shader 1 finished CTA #4 (156509,40130), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (156662,40130), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (156877,40130), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #4 (157093,40130), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (157132,40130), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 197630  inst.: 8193543 (ipc=27.6) sim_rate=22886 (inst/sec) elapsed = 0:0:05:58 / Tue Apr 16 16:59:30 2019
GPGPU-Sim uArch: Shader 10 finished CTA #3 (157639,40130), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (157879,40130), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (157919,40130), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #4 (158047,40130), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (158194,40130), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(252,0,0) tid=(228,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (158641,40130), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #5 (159198,40130), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #5 (159464,40130), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 200130  inst.: 8210066 (ipc=27.3) sim_rate=22869 (inst/sec) elapsed = 0:0:05:59 / Tue Apr 16 16:59:31 2019
GPGPU-Sim uArch: Shader 2 finished CTA #4 (160049,40130), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #4 (160592,40130), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (162595,40130), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 10.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 162596
gpu_sim_insn = 4370634
gpu_ipc =      26.8803
gpu_tot_sim_cycle = 202726
gpu_tot_sim_insn = 8213550
gpu_tot_ipc =      40.5155
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 79249
gpu_stall_icnt2sh    = 330362
gpu_total_sim_rate=22878

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 483010
	L1I_total_cache_misses = 992
	L1I_total_cache_miss_rate = 0.0021
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6682
L1D_cache:
	L1D_cache_core[0]: Access = 39021, Miss = 20432, Miss_rate = 0.524, Pending_hits = 576, Reservation_fails = 122374
	L1D_cache_core[1]: Access = 37529, Miss = 19682, Miss_rate = 0.524, Pending_hits = 539, Reservation_fails = 122003
	L1D_cache_core[2]: Access = 39880, Miss = 21149, Miss_rate = 0.530, Pending_hits = 543, Reservation_fails = 123990
	L1D_cache_core[3]: Access = 38621, Miss = 20279, Miss_rate = 0.525, Pending_hits = 567, Reservation_fails = 122822
	L1D_cache_core[4]: Access = 39668, Miss = 20647, Miss_rate = 0.520, Pending_hits = 625, Reservation_fails = 124155
	L1D_cache_core[5]: Access = 39622, Miss = 20642, Miss_rate = 0.521, Pending_hits = 627, Reservation_fails = 123610
	L1D_cache_core[6]: Access = 37837, Miss = 19902, Miss_rate = 0.526, Pending_hits = 552, Reservation_fails = 120370
	L1D_cache_core[7]: Access = 36476, Miss = 19291, Miss_rate = 0.529, Pending_hits = 545, Reservation_fails = 118348
	L1D_cache_core[8]: Access = 37788, Miss = 19623, Miss_rate = 0.519, Pending_hits = 540, Reservation_fails = 118692
	L1D_cache_core[9]: Access = 38515, Miss = 20123, Miss_rate = 0.522, Pending_hits = 586, Reservation_fails = 122307
	L1D_cache_core[10]: Access = 42282, Miss = 22265, Miss_rate = 0.527, Pending_hits = 590, Reservation_fails = 126525
	L1D_cache_core[11]: Access = 38727, Miss = 20331, Miss_rate = 0.525, Pending_hits = 586, Reservation_fails = 122274
	L1D_cache_core[12]: Access = 38307, Miss = 20031, Miss_rate = 0.523, Pending_hits = 547, Reservation_fails = 123523
	L1D_cache_core[13]: Access = 39923, Miss = 20983, Miss_rate = 0.526, Pending_hits = 540, Reservation_fails = 123942
	L1D_cache_core[14]: Access = 37106, Miss = 19587, Miss_rate = 0.528, Pending_hits = 499, Reservation_fails = 119773
	L1D_total_cache_accesses = 581302
	L1D_total_cache_misses = 304967
	L1D_total_cache_miss_rate = 0.5246
	L1D_total_cache_pending_hits = 8462
	L1D_total_cache_reservation_fails = 1834708
	L1D_cache_data_port_util = 0.095
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 76353
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0063
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 264400
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8374
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 68741
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 513041
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 75873
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3473
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 88
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 236226
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1321667
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 482018
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 992
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6682
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1109, 1006, 1542, 1525, 1243, 1215, 1157, 1383, 1249, 1243, 1052, 1159, 1396, 1667, 1419, 1008, 1019, 1452, 1329, 1432, 1333, 1475, 1471, 1047, 1277, 1157, 1316, 1226, 1118, 1286, 1185, 1157, 1107, 1127, 1627, 1200, 1594, 1904, 1179, 1189, 793, 1198, 1228, 1215, 1142, 1228, 720, 1217, 
gpgpu_n_tot_thrd_icount = 28586240
gpgpu_n_tot_w_icount = 893320
gpgpu_n_stall_shd_mem = 2203531
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 68741
gpgpu_n_mem_write_global = 239787
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 976731
gpgpu_n_store_insn = 359943
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 931647
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2200120
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3588636	W0_Idle:508799	W0_Scoreboard:648335	W1:249642	W2:110188	W3:66717	W4:44405	W5:33434	W6:28318	W7:25928	W8:21968	W9:21200	W10:17739	W11:17138	W12:14849	W13:13873	W14:12746	W15:10545	W16:8442	W17:7618	W18:6841	W19:5899	W20:4492	W21:3968	W22:3622	W23:3068	W24:2769	W25:1563	W26:1090	W27:922	W28:457	W29:249	W30:30	W31:0	W32:153600
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 549928 {8:68741,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9602360 {40:239651,72:34,136:102,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 9348776 {136:68741,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1918296 {8:239787,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 167 
maxdqlatency = 0 
maxmflatency = 851 
averagemflatency = 308 
max_icnt2mem_latency = 602 
max_icnt2sh_latency = 202725 
mrq_lat_table:15547 	1632 	519 	1060 	1500 	227 	68 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	105396 	194121 	9026 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	8617 	2636 	17438 	151900 	89346 	38638 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	17108 	27461 	22438 	1738 	11 	0 	0 	2 	9 	35 	924 	10548 	30724 	90074 	107471 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	67 	339 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        30        28        24        31        32        26        28        28        27        30        24        27        30        23        27 
dram[1]:        28        32        25        20        22        16        28        30        30        30        30        29        25        23        18        21 
dram[2]:        23        24        30        17        30        20        32        32        22        23        26        22        26        22        28        21 
dram[3]:        24        24        18        18        33        25        30        30        26        22        29        22        27        23        23        21 
dram[4]:        32        29        24        21        26        32        24        20        24        32        26        25        25        23        27        25 
dram[5]:        35        20        16        20        26        24        23        35        31        25        31        31        25        21        22        22 
maximum service time to same row:
dram[0]:     30704     40550     19339     26210     28256     29317     19190     19633     30697     31854     48811     40497     30621     43543     37940     41850 
dram[1]:     29569     35928     16169     19465     28812     30700     32174     52036     31041     70761     44683     55080     33512     29028     26686     29828 
dram[2]:     43257     31296     28760     33287     35348     21394     27919     23419     33196     25233     47419     42592     39862     39902     45251     43746 
dram[3]:     22269     27609     24918     13194     41515     28192     39350     47797     28131     63413     23316     49444     38686     21948     36988     21764 
dram[4]:     30665     30100     44922     30313     29853     29197     22077     28771     35230     26741     36195     36600     41422     26079     41157     24443 
dram[5]:     27007     26594     26438     41863     30925     30365     39997     64053     53400     34880     41416     57055     24753     22828     37450     48706 
average row accesses per activate:
dram[0]:  4.040816  4.833333  4.537037  3.628572  6.432433  5.558139  6.947369  5.145833  4.062500  4.525424  5.083333  4.159091  4.666667  4.823529  5.448276  6.192307 
dram[1]:  5.916667  6.470588  4.259259  4.207547  5.040816  4.370370  6.657895  5.911111  5.160000  4.727273  4.125000  4.090909  4.184210  4.571429  6.629630  5.866667 
dram[2]:  5.435897  5.093023  4.240741  4.113207  5.674418  4.705883  5.132075  5.574468  4.500000  4.028572  5.078948  4.363636  4.771429  5.655172  6.846154  6.916667 
dram[3]:  5.628572  5.882353  4.744681  4.687500  6.709677  4.509804  7.083333  5.456522  4.750000  5.078432  3.960784  4.148936  5.571429  5.000000  6.222222  5.714286 
dram[4]:  6.935484  5.833333  6.228571  3.963636  5.431818  7.666667  5.230769  6.722222  5.280000  6.390244  5.852941  5.903226  5.000000  4.138889  6.880000  6.375000 
dram[5]:  4.571429  4.340000  4.129630  3.945455  4.959184  5.125000  6.170732  6.093023  5.283019  4.109375  4.590909  4.547619  4.500000  4.818182  5.129032  4.024390 
average row locality = 20567/4073 = 5.049595
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       165       169       198       203       202       196       227       210       216       221       171       171       154       162       158       160 
dram[1]:       174       181       184       185       208       200       217       227       224       223       181       168       159       160       179       176 
dram[2]:       179       181       189       176       200       202       219       222       221       235       181       182       167       163       177       166 
dram[3]:       163       168       187       191       173       190       216       212       231       227       190       185       156       155       168       160 
dram[4]:       177       178       182       185       201       195       227       203       226       223       186       171       150       149       172       153 
dram[5]:       187       179       189       184       199       208       216       223       238       229       189       179       162       159       158       165 
total reads: 18103
bank skew: 238/149 = 1.60
chip skew: 3064/2972 = 1.03
number of total write accesses:
dram[0]:        33        34        47        51        36        43        37        37        44        46        12        12         0         2         0         1 
dram[1]:        39        39        46        38        39        36        36        39        34        37        17        12         0         0         0         0 
dram[2]:        33        38        40        42        44        38        53        40        40        47        12        10         0         1         1         0 
dram[3]:        34        32        36        34        35        40        39        39        35        32        12        10         0         0         0         0 
dram[4]:        38        32        36        33        38        35        45        39        38        39        13        12         0         0         0         0 
dram[5]:        37        38        34        33        44        38        37        39        42        34        13        12         0         0         1         0 
total reads: 2464
min_bank_accesses = 0!
chip skew: 439/378 = 1.16
average mf latency per bank:
dram[0]:       3105      2977      2587      2377      2434      2269      1992      2160      2028      2023      8490      8879     10152      9751      6103      5941
dram[1]:       2807      2815      2607      2768      2266      2486      2139      2094      2108      2116      7776      9207      9896      9904      5395      5499
dram[2]:       2909      2894      2617      2801      2348      2356      1903      2054      2114      1975      7998      8740      9427      9474      5394      5989
dram[3]:       3002      2967      2801      2817      2599      2440      2138      2114      2133      2137      7769      8429     10192      9803      5869      6022
dram[4]:       3477      2883      3531      2787      2990      2472      2530      2193      2562      2034     55209      9041     13529     10445      7181      6342
dram[5]:       2692      2810      2807      2819      2295      2280      2070      1998      1957      2110      8198      8685      9928      9683      6091      5791
maximum mf latency per bank:
dram[0]:        640       682       707       698       711       777       731       667       735       708       769       706       675       771       657       702
dram[1]:        761       719       687       648       708       725       751       717       727       708       794       750       662       748       664       689
dram[2]:        718       703       718       651       731       789       752       754       715       651       825       816       833       775       741       685
dram[3]:        715       655       684       707       690       661       719       735       704       658       752       720       770       628       736       666
dram[4]:        754       661       788       699       764       761       743       782       714       652       851       706       804       721       822       722
dram[5]:        682       765       704       802       785       735       712       703       681       775       723       794       705       751       686       670

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=267595 n_nop=259756 n_act=706 n_pre=690 n_req=3418 n_rd=5966 n_write=477 bw_util=0.04815
n_activity=50566 dram_eff=0.2548
bk0: 330a 265130i bk1: 338a 265264i bk2: 396a 264583i bk3: 406a 264076i bk4: 404a 264874i bk5: 392a 264803i bk6: 454a 264828i bk7: 420a 264543i bk8: 432a 264348i bk9: 442a 264335i bk10: 342a 265471i bk11: 342a 265247i bk12: 308a 265783i bk13: 324a 265523i bk14: 316a 265916i bk15: 320a 265757i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0562567
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=267595 n_nop=259701 n_act=690 n_pre=674 n_req=3458 n_rd=6092 n_write=438 bw_util=0.04881
n_activity=50310 dram_eff=0.2596
bk0: 348a 265406i bk1: 362a 265308i bk2: 368a 264602i bk3: 370a 264742i bk4: 416a 264771i bk5: 400a 264524i bk6: 434a 264962i bk7: 454a 264413i bk8: 448a 264706i bk9: 446a 264516i bk10: 362a 265098i bk11: 336a 265243i bk12: 318a 265740i bk13: 320a 265695i bk14: 358a 265875i bk15: 352a 265914i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0475719
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=267595 n_nop=259600 n_act=707 n_pre=691 n_req=3499 n_rd=6120 n_write=477 bw_util=0.04931
n_activity=50581 dram_eff=0.2608
bk0: 358a 265283i bk1: 362a 265303i bk2: 378a 264712i bk3: 352a 264617i bk4: 400a 264563i bk5: 404a 264606i bk6: 438a 264050i bk7: 444a 264349i bk8: 442a 264334i bk9: 470a 263700i bk10: 362a 265270i bk11: 364a 265214i bk12: 334a 265670i bk13: 326a 265795i bk14: 354a 265835i bk15: 332a 266000i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0751247
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=267595 n_nop=259982 n_act=647 n_pre=631 n_req=3350 n_rd=5944 n_write=391 bw_util=0.04735
n_activity=49974 dram_eff=0.2535
bk0: 326a 265459i bk1: 336a 265557i bk2: 374a 264995i bk3: 382a 264881i bk4: 346a 265286i bk5: 380a 264744i bk6: 432a 265048i bk7: 424a 264794i bk8: 462a 264486i bk9: 454a 264686i bk10: 380a 265154i bk11: 370a 265182i bk12: 312a 265935i bk13: 310a 265874i bk14: 336a 266022i bk15: 320a 266138i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0448364
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=267595 n_nop=260055 n_act=590 n_pre=574 n_req=3376 n_rd=5956 n_write=420 bw_util=0.04765
n_activity=49291 dram_eff=0.2587
bk0: 354a 265530i bk1: 356a 265452i bk2: 364a 265409i bk3: 370a 264735i bk4: 402a 264921i bk5: 390a 265377i bk6: 454a 264244i bk7: 406a 264998i bk8: 452a 264768i bk9: 446a 264747i bk10: 372a 265412i bk11: 342a 265505i bk12: 300a 265948i bk13: 298a 265680i bk14: 344a 265876i bk15: 306a 265967i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0509501
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=267595 n_nop=259590 n_act=733 n_pre=717 n_req=3466 n_rd=6128 n_write=427 bw_util=0.04899
n_activity=51919 dram_eff=0.2525
bk0: 374a 264953i bk1: 358a 264977i bk2: 378a 264876i bk3: 368a 264754i bk4: 398a 264747i bk5: 416a 264683i bk6: 432a 264808i bk7: 446a 264829i bk8: 476a 264532i bk9: 458a 264464i bk10: 378a 265266i bk11: 358a 265348i bk12: 324a 265657i bk13: 318a 265758i bk14: 316a 265933i bk15: 330a 265608i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0455763

========= L2 cache stats =========
L2_cache_bank[0]: Access = 23532, Miss = 1491, Miss_rate = 0.063, Pending_hits = 9, Reservation_fails = 227
L2_cache_bank[1]: Access = 23871, Miss = 1492, Miss_rate = 0.063, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 23436, Miss = 1526, Miss_rate = 0.065, Pending_hits = 13, Reservation_fails = 115
L2_cache_bank[3]: Access = 24017, Miss = 1520, Miss_rate = 0.063, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 23461, Miss = 1533, Miss_rate = 0.065, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[5]: Access = 23789, Miss = 1527, Miss_rate = 0.064, Pending_hits = 5, Reservation_fails = 215
L2_cache_bank[6]: Access = 23718, Miss = 1484, Miss_rate = 0.063, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[7]: Access = 23753, Miss = 1488, Miss_rate = 0.063, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 47676, Miss = 1521, Miss_rate = 0.032, Pending_hits = 3, Reservation_fails = 9
L2_cache_bank[9]: Access = 23752, Miss = 1457, Miss_rate = 0.061, Pending_hits = 5, Reservation_fails = 88
L2_cache_bank[10]: Access = 23948, Miss = 1538, Miss_rate = 0.064, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[11]: Access = 23650, Miss = 1526, Miss_rate = 0.065, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 308603
L2_total_cache_misses = 18103
L2_total_cache_miss_rate = 0.0587
L2_total_cache_pending_hits = 73
L2_total_cache_reservation_fails = 654
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 52877
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 15847
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 312
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 237489
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 47
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2251
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 231
L2_cache_data_port_util = 0.185
L2_cache_fill_port_util = 0.030

icnt_total_pkts_mem_to_simt=583837
icnt_total_pkts_simt_to_mem=548730
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 51.0311
	minimum = 6
	maximum = 495
Network latency average = 28.9532
	minimum = 6
	maximum = 444
Slowest packet = 57702
Flit latency average = 27.0388
	minimum = 6
	maximum = 444
Slowest flit = 118681
Fragmentation average = 0.0299821
	minimum = 0
	maximum = 317
Injected packet rate average = 0.129026
	minimum = 0.109591 (at node 7)
	maximum = 0.25476 (at node 23)
Accepted packet rate average = 0.129026
	minimum = 0.109591 (at node 7)
	maximum = 0.25476 (at node 23)
Injected flit rate average = 0.234745
	minimum = 0.195681 (at node 7)
	maximum = 0.37587 (at node 23)
Accepted flit rate average= 0.234745
	minimum = 0.203935 (at node 7)
	maximum = 0.479458 (at node 23)
Injected packet length average = 1.81936
Accepted packet length average = 1.81936
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 26.7035 (5 samples)
	minimum = 6 (5 samples)
	maximum = 204.4 (5 samples)
Network latency average = 17.3433 (5 samples)
	minimum = 6 (5 samples)
	maximum = 173.4 (5 samples)
Flit latency average = 15.4206 (5 samples)
	minimum = 6 (5 samples)
	maximum = 171 (5 samples)
Fragmentation average = 0.0078987 (5 samples)
	minimum = 0 (5 samples)
	maximum = 89.4 (5 samples)
Injected packet rate average = 0.0483901 (5 samples)
	minimum = 0.0367021 (5 samples)
	maximum = 0.122502 (5 samples)
Accepted packet rate average = 0.0483901 (5 samples)
	minimum = 0.0367021 (5 samples)
	maximum = 0.122502 (5 samples)
Injected flit rate average = 0.0945798 (5 samples)
	minimum = 0.062194 (5 samples)
	maximum = 0.19147 (5 samples)
Accepted flit rate average = 0.0945798 (5 samples)
	minimum = 0.0708124 (5 samples)
	maximum = 0.237063 (5 samples)
Injected packet size average = 1.95453 (5 samples)
Accepted packet size average = 1.95453 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 59 sec (359 sec)
gpgpu_simulation_rate = 22878 (inst/sec)
gpgpu_simulation_rate = 564 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x404fc4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,202726)
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,202726)
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,202726)
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,202726)
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,202726)
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,202726)
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,202726)
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,202726)
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,202726)
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,202726)
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,202726)
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,202726)
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,202726)
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,202726)
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,202726)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,202726)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,202726)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,202726)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,202726)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,202726)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,202726)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,202726)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,202726)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,202726)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,202726)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,202726)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,202726)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,202726)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,202726)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,202726)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,202726)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,202726)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,202726)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,202726)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,202726)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,202726)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,202726)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,202726)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,202726)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,202726)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,202726)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,202726)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,202726)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,202726)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,202726)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,202726)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,202726)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,202726)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,202726)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,202726)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,202726)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,202726)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,202726)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,202726)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,202726)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,202726)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,202726)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,202726)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,202726)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,202726)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,202726)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,202726)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,202726)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,202726)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,202726)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,202726)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,202726)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,202726)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,202726)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,202726)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,202726)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,202726)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,202726)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,202726)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,202726)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,202726)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,202726)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,202726)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,202726)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,202726)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,202726)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,202726)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,202726)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,202726)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,202726)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,202726)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,202726)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,202726)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,202726)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,202726)
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(35,0,0) tid=(29,0,0)
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(38,0,0) tid=(157,0,0)
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(2,0,0) tid=(32,0,0)
GPGPU-Sim uArch: cycles simulated: 203226  inst.: 8551060 (ipc=675.0) sim_rate=23491 (inst/sec) elapsed = 0:0:06:04 / Tue Apr 16 16:59:36 2019
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(44,0,0) tid=(72,0,0)
GPGPU-Sim uArch: cycles simulated: 203726  inst.: 8607617 (ipc=394.1) sim_rate=23582 (inst/sec) elapsed = 0:0:06:05 / Tue Apr 16 16:59:37 2019
GPGPU-Sim uArch: cycles simulated: 204226  inst.: 8644326 (ipc=287.2) sim_rate=23554 (inst/sec) elapsed = 0:0:06:07 / Tue Apr 16 16:59:39 2019
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(2,0,0) tid=(236,0,0)
GPGPU-Sim uArch: cycles simulated: 204726  inst.: 8663785 (ipc=225.1) sim_rate=23542 (inst/sec) elapsed = 0:0:06:08 / Tue Apr 16 16:59:40 2019
GPGPU-Sim uArch: cycles simulated: 205726  inst.: 8684465 (ipc=157.0) sim_rate=23535 (inst/sec) elapsed = 0:0:06:09 / Tue Apr 16 16:59:41 2019
GPGPU-Sim uArch: cycles simulated: 206226  inst.: 8695408 (ipc=137.7) sim_rate=23501 (inst/sec) elapsed = 0:0:06:10 / Tue Apr 16 16:59:42 2019
GPGPU-Sim uArch: cycles simulated: 206726  inst.: 8708279 (ipc=123.7) sim_rate=23472 (inst/sec) elapsed = 0:0:06:11 / Tue Apr 16 16:59:43 2019
GPGPU-Sim uArch: cycles simulated: 207226  inst.: 8717938 (ipc=112.1) sim_rate=23435 (inst/sec) elapsed = 0:0:06:12 / Tue Apr 16 16:59:44 2019
GPGPU-Sim uArch: cycles simulated: 207726  inst.: 8728165 (ipc=102.9) sim_rate=23399 (inst/sec) elapsed = 0:0:06:13 / Tue Apr 16 16:59:45 2019
GPGPU-Sim uArch: cycles simulated: 208226  inst.: 8739044 (ipc=95.5) sim_rate=23366 (inst/sec) elapsed = 0:0:06:14 / Tue Apr 16 16:59:46 2019
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(48,0,0) tid=(9,0,0)
GPGPU-Sim uArch: cycles simulated: 208726  inst.: 8752147 (ipc=89.8) sim_rate=23339 (inst/sec) elapsed = 0:0:06:15 / Tue Apr 16 16:59:47 2019
GPGPU-Sim uArch: cycles simulated: 209226  inst.: 8761703 (ipc=84.3) sim_rate=23240 (inst/sec) elapsed = 0:0:06:17 / Tue Apr 16 16:59:49 2019
GPGPU-Sim uArch: cycles simulated: 209726  inst.: 8775318 (ipc=80.3) sim_rate=23215 (inst/sec) elapsed = 0:0:06:18 / Tue Apr 16 16:59:50 2019
GPGPU-Sim uArch: cycles simulated: 210726  inst.: 8804454 (ipc=73.9) sim_rate=23230 (inst/sec) elapsed = 0:0:06:19 / Tue Apr 16 16:59:51 2019
GPGPU-Sim uArch: cycles simulated: 211226  inst.: 8818926 (ipc=71.2) sim_rate=23207 (inst/sec) elapsed = 0:0:06:20 / Tue Apr 16 16:59:52 2019
GPGPU-Sim uArch: cycles simulated: 211726  inst.: 8831065 (ipc=68.6) sim_rate=23178 (inst/sec) elapsed = 0:0:06:21 / Tue Apr 16 16:59:53 2019
GPGPU-Sim uArch: cycles simulated: 212226  inst.: 8844327 (ipc=66.4) sim_rate=23152 (inst/sec) elapsed = 0:0:06:22 / Tue Apr 16 16:59:54 2019
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(9,0,0) tid=(35,0,0)
GPGPU-Sim uArch: cycles simulated: 212726  inst.: 8856599 (ipc=64.3) sim_rate=23124 (inst/sec) elapsed = 0:0:06:23 / Tue Apr 16 16:59:55 2019
GPGPU-Sim uArch: cycles simulated: 213226  inst.: 8872719 (ipc=62.8) sim_rate=23106 (inst/sec) elapsed = 0:0:06:24 / Tue Apr 16 16:59:56 2019
GPGPU-Sim uArch: cycles simulated: 213726  inst.: 8886152 (ipc=61.1) sim_rate=23080 (inst/sec) elapsed = 0:0:06:25 / Tue Apr 16 16:59:57 2019
GPGPU-Sim uArch: cycles simulated: 214726  inst.: 8921044 (ipc=59.0) sim_rate=23111 (inst/sec) elapsed = 0:0:06:26 / Tue Apr 16 16:59:58 2019
GPGPU-Sim uArch: cycles simulated: 215226  inst.: 8934748 (ipc=57.7) sim_rate=23087 (inst/sec) elapsed = 0:0:06:27 / Tue Apr 16 16:59:59 2019
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(20,0,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 215726  inst.: 8946191 (ipc=56.4) sim_rate=23057 (inst/sec) elapsed = 0:0:06:28 / Tue Apr 16 17:00:00 2019
GPGPU-Sim uArch: cycles simulated: 216226  inst.: 8960596 (ipc=55.3) sim_rate=22975 (inst/sec) elapsed = 0:0:06:30 / Tue Apr 16 17:00:02 2019
GPGPU-Sim uArch: cycles simulated: 217226  inst.: 8990805 (ipc=53.6) sim_rate=22994 (inst/sec) elapsed = 0:0:06:31 / Tue Apr 16 17:00:03 2019
GPGPU-Sim uArch: cycles simulated: 218226  inst.: 9022071 (ipc=52.2) sim_rate=23015 (inst/sec) elapsed = 0:0:06:32 / Tue Apr 16 17:00:04 2019
GPGPU-Sim uArch: cycles simulated: 218726  inst.: 9034922 (ipc=51.3) sim_rate=22989 (inst/sec) elapsed = 0:0:06:33 / Tue Apr 16 17:00:05 2019
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(26,0,0) tid=(10,0,0)
GPGPU-Sim uArch: cycles simulated: 219726  inst.: 9063934 (ipc=50.0) sim_rate=23004 (inst/sec) elapsed = 0:0:06:34 / Tue Apr 16 17:00:06 2019
GPGPU-Sim uArch: cycles simulated: 220726  inst.: 9090676 (ipc=48.7) sim_rate=23014 (inst/sec) elapsed = 0:0:06:35 / Tue Apr 16 17:00:07 2019
GPGPU-Sim uArch: cycles simulated: 221226  inst.: 9102875 (ipc=48.1) sim_rate=22987 (inst/sec) elapsed = 0:0:06:36 / Tue Apr 16 17:00:08 2019
GPGPU-Sim uArch: cycles simulated: 222226  inst.: 9126588 (ipc=46.8) sim_rate=22988 (inst/sec) elapsed = 0:0:06:37 / Tue Apr 16 17:00:09 2019
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(19,0,0) tid=(91,0,0)
GPGPU-Sim uArch: cycles simulated: 223226  inst.: 9154870 (ipc=45.9) sim_rate=23002 (inst/sec) elapsed = 0:0:06:38 / Tue Apr 16 17:00:10 2019
GPGPU-Sim uArch: cycles simulated: 224226  inst.: 9179315 (ipc=44.9) sim_rate=23005 (inst/sec) elapsed = 0:0:06:39 / Tue Apr 16 17:00:11 2019
GPGPU-Sim uArch: cycles simulated: 224726  inst.: 9192301 (ipc=44.5) sim_rate=22980 (inst/sec) elapsed = 0:0:06:40 / Tue Apr 16 17:00:12 2019
GPGPU-Sim uArch: cycles simulated: 225226  inst.: 9203184 (ipc=44.0) sim_rate=22950 (inst/sec) elapsed = 0:0:06:41 / Tue Apr 16 17:00:13 2019
GPGPU-Sim uArch: cycles simulated: 226226  inst.: 9224936 (ipc=43.0) sim_rate=22890 (inst/sec) elapsed = 0:0:06:43 / Tue Apr 16 17:00:15 2019
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(23,0,0) tid=(140,0,0)
GPGPU-Sim uArch: cycles simulated: 226726  inst.: 9235812 (ipc=42.6) sim_rate=22804 (inst/sec) elapsed = 0:0:06:45 / Tue Apr 16 17:00:17 2019
GPGPU-Sim uArch: cycles simulated: 227726  inst.: 9259581 (ipc=41.8) sim_rate=22806 (inst/sec) elapsed = 0:0:06:46 / Tue Apr 16 17:00:18 2019
GPGPU-Sim uArch: cycles simulated: 228226  inst.: 9273420 (ipc=41.6) sim_rate=22784 (inst/sec) elapsed = 0:0:06:47 / Tue Apr 16 17:00:19 2019
GPGPU-Sim uArch: cycles simulated: 228726  inst.: 9285028 (ipc=41.2) sim_rate=22757 (inst/sec) elapsed = 0:0:06:48 / Tue Apr 16 17:00:20 2019
GPGPU-Sim uArch: cycles simulated: 229226  inst.: 9296947 (ipc=40.9) sim_rate=22730 (inst/sec) elapsed = 0:0:06:49 / Tue Apr 16 17:00:21 2019
GPGPU-Sim uArch: cycles simulated: 230226  inst.: 9321358 (ipc=40.3) sim_rate=22735 (inst/sec) elapsed = 0:0:06:50 / Tue Apr 16 17:00:22 2019
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(29,0,0) tid=(61,0,0)
GPGPU-Sim uArch: cycles simulated: 230726  inst.: 9335672 (ipc=40.1) sim_rate=22714 (inst/sec) elapsed = 0:0:06:51 / Tue Apr 16 17:00:23 2019
GPGPU-Sim uArch: cycles simulated: 231226  inst.: 9346587 (ipc=39.8) sim_rate=22685 (inst/sec) elapsed = 0:0:06:52 / Tue Apr 16 17:00:24 2019
GPGPU-Sim uArch: cycles simulated: 231726  inst.: 9358793 (ipc=39.5) sim_rate=22660 (inst/sec) elapsed = 0:0:06:53 / Tue Apr 16 17:00:25 2019
GPGPU-Sim uArch: cycles simulated: 232226  inst.: 9369908 (ipc=39.2) sim_rate=22578 (inst/sec) elapsed = 0:0:06:55 / Tue Apr 16 17:00:27 2019
GPGPU-Sim uArch: cycles simulated: 232726  inst.: 9383544 (ipc=39.0) sim_rate=22556 (inst/sec) elapsed = 0:0:06:56 / Tue Apr 16 17:00:28 2019
GPGPU-Sim uArch: cycles simulated: 233226  inst.: 9395596 (ipc=38.8) sim_rate=22531 (inst/sec) elapsed = 0:0:06:57 / Tue Apr 16 17:00:29 2019
GPGPU-Sim uArch: cycles simulated: 234226  inst.: 9423205 (ipc=38.4) sim_rate=22543 (inst/sec) elapsed = 0:0:06:58 / Tue Apr 16 17:00:30 2019
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(60,0,0) tid=(26,0,0)
GPGPU-Sim uArch: cycles simulated: 234726  inst.: 9435835 (ipc=38.2) sim_rate=22519 (inst/sec) elapsed = 0:0:06:59 / Tue Apr 16 17:00:31 2019
GPGPU-Sim uArch: cycles simulated: 235226  inst.: 9448378 (ipc=38.0) sim_rate=22496 (inst/sec) elapsed = 0:0:07:00 / Tue Apr 16 17:00:32 2019
GPGPU-Sim uArch: cycles simulated: 235726  inst.: 9461784 (ipc=37.8) sim_rate=22474 (inst/sec) elapsed = 0:0:07:01 / Tue Apr 16 17:00:33 2019
GPGPU-Sim uArch: cycles simulated: 236226  inst.: 9472199 (ipc=37.6) sim_rate=22445 (inst/sec) elapsed = 0:0:07:02 / Tue Apr 16 17:00:34 2019
GPGPU-Sim uArch: cycles simulated: 236726  inst.: 9484207 (ipc=37.4) sim_rate=22421 (inst/sec) elapsed = 0:0:07:03 / Tue Apr 16 17:00:35 2019
GPGPU-Sim uArch: cycles simulated: 237226  inst.: 9496526 (ipc=37.2) sim_rate=22397 (inst/sec) elapsed = 0:0:07:04 / Tue Apr 16 17:00:36 2019
GPGPU-Sim uArch: cycles simulated: 237726  inst.: 9508717 (ipc=37.0) sim_rate=22373 (inst/sec) elapsed = 0:0:07:05 / Tue Apr 16 17:00:37 2019
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(58,0,0) tid=(91,0,0)
GPGPU-Sim uArch: cycles simulated: 238226  inst.: 9522471 (ipc=36.9) sim_rate=22353 (inst/sec) elapsed = 0:0:07:06 / Tue Apr 16 17:00:38 2019
GPGPU-Sim uArch: cycles simulated: 238726  inst.: 9535758 (ipc=36.7) sim_rate=22331 (inst/sec) elapsed = 0:0:07:07 / Tue Apr 16 17:00:39 2019
GPGPU-Sim uArch: cycles simulated: 239226  inst.: 9548371 (ipc=36.6) sim_rate=22309 (inst/sec) elapsed = 0:0:07:08 / Tue Apr 16 17:00:40 2019
GPGPU-Sim uArch: cycles simulated: 239726  inst.: 9560709 (ipc=36.4) sim_rate=22234 (inst/sec) elapsed = 0:0:07:10 / Tue Apr 16 17:00:42 2019
GPGPU-Sim uArch: cycles simulated: 240226  inst.: 9570256 (ipc=36.2) sim_rate=22204 (inst/sec) elapsed = 0:0:07:11 / Tue Apr 16 17:00:43 2019
GPGPU-Sim uArch: Shader 5 finished CTA #0 (37734,202726), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(37735,202726)
GPGPU-Sim uArch: cycles simulated: 240726  inst.: 9585480 (ipc=36.1) sim_rate=22188 (inst/sec) elapsed = 0:0:07:12 / Tue Apr 16 17:00:44 2019
GPGPU-Sim uArch: cycles simulated: 241226  inst.: 9600077 (ipc=36.0) sim_rate=22171 (inst/sec) elapsed = 0:0:07:13 / Tue Apr 16 17:00:45 2019
GPGPU-Sim uArch: Shader 8 finished CTA #0 (38769,202726), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(38770,202726)
GPGPU-Sim uArch: cycles simulated: 241726  inst.: 9615136 (ipc=35.9) sim_rate=22154 (inst/sec) elapsed = 0:0:07:14 / Tue Apr 16 17:00:46 2019
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(61,0,0) tid=(94,0,0)
GPGPU-Sim uArch: cycles simulated: 242226  inst.: 9628829 (ipc=35.8) sim_rate=22135 (inst/sec) elapsed = 0:0:07:15 / Tue Apr 16 17:00:47 2019
GPGPU-Sim uArch: cycles simulated: 242726  inst.: 9642466 (ipc=35.7) sim_rate=22115 (inst/sec) elapsed = 0:0:07:16 / Tue Apr 16 17:00:48 2019
GPGPU-Sim uArch: cycles simulated: 243726  inst.: 9668405 (ipc=35.5) sim_rate=22124 (inst/sec) elapsed = 0:0:07:17 / Tue Apr 16 17:00:49 2019
GPGPU-Sim uArch: Shader 7 finished CTA #0 (41000,202726), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(41001,202726)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (41074,202726), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(41075,202726)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (41106,202726), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(41107,202726)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (41338,202726), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(41339,202726)
GPGPU-Sim uArch: cycles simulated: 244226  inst.: 9684160 (ipc=35.4) sim_rate=22109 (inst/sec) elapsed = 0:0:07:18 / Tue Apr 16 17:00:50 2019
GPGPU-Sim uArch: cycles simulated: 244726  inst.: 9698310 (ipc=35.4) sim_rate=22091 (inst/sec) elapsed = 0:0:07:19 / Tue Apr 16 17:00:51 2019
GPGPU-Sim uArch: Shader 9 finished CTA #0 (42143,202726), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(42144,202726)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (42157,202726), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(42158,202726)
GPGPU-Sim uArch: cycles simulated: 245226  inst.: 9710436 (ipc=35.2) sim_rate=22069 (inst/sec) elapsed = 0:0:07:20 / Tue Apr 16 17:00:52 2019
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(36,0,0) tid=(111,0,0)
GPGPU-Sim uArch: cycles simulated: 245726  inst.: 9722181 (ipc=35.1) sim_rate=22045 (inst/sec) elapsed = 0:0:07:21 / Tue Apr 16 17:00:53 2019
GPGPU-Sim uArch: Shader 11 finished CTA #0 (43211,202726), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(43212,202726)
GPGPU-Sim uArch: cycles simulated: 246226  inst.: 9734122 (ipc=35.0) sim_rate=22022 (inst/sec) elapsed = 0:0:07:22 / Tue Apr 16 17:00:54 2019
GPGPU-Sim uArch: Shader 4 finished CTA #0 (43983,202726), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(43984,202726)
GPGPU-Sim uArch: cycles simulated: 246726  inst.: 9745362 (ipc=34.8) sim_rate=21949 (inst/sec) elapsed = 0:0:07:24 / Tue Apr 16 17:00:56 2019
GPGPU-Sim uArch: Shader 14 finished CTA #0 (44213,202726), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(44214,202726)
GPGPU-Sim uArch: cycles simulated: 247226  inst.: 9760589 (ipc=34.8) sim_rate=21933 (inst/sec) elapsed = 0:0:07:25 / Tue Apr 16 17:00:57 2019
GPGPU-Sim uArch: Shader 3 finished CTA #0 (44847,202726), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(44848,202726)
GPGPU-Sim uArch: cycles simulated: 247726  inst.: 9780282 (ipc=34.8) sim_rate=21928 (inst/sec) elapsed = 0:0:07:26 / Tue Apr 16 17:00:58 2019
GPGPU-Sim uArch: Shader 1 finished CTA #0 (45485,202726), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(45486,202726)
GPGPU-Sim uArch: cycles simulated: 248226  inst.: 9789616 (ipc=34.6) sim_rate=21851 (inst/sec) elapsed = 0:0:07:28 / Tue Apr 16 17:01:00 2019
GPGPU-Sim uArch: Shader 6 finished CTA #0 (45770,202726), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(45771,202726)
GPGPU-Sim uArch: cycles simulated: 248726  inst.: 9804557 (ipc=34.6) sim_rate=21836 (inst/sec) elapsed = 0:0:07:29 / Tue Apr 16 17:01:01 2019
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(103,0,0) tid=(206,0,0)
GPGPU-Sim uArch: cycles simulated: 249226  inst.: 9817310 (ipc=34.5) sim_rate=21816 (inst/sec) elapsed = 0:0:07:30 / Tue Apr 16 17:01:02 2019
GPGPU-Sim uArch: cycles simulated: 249726  inst.: 9832298 (ipc=34.4) sim_rate=21801 (inst/sec) elapsed = 0:0:07:31 / Tue Apr 16 17:01:03 2019
GPGPU-Sim uArch: cycles simulated: 250226  inst.: 9843614 (ipc=34.3) sim_rate=21777 (inst/sec) elapsed = 0:0:07:32 / Tue Apr 16 17:01:04 2019
GPGPU-Sim uArch: Shader 12 finished CTA #0 (47548,202726), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(47549,202726)
GPGPU-Sim uArch: cycles simulated: 250726  inst.: 9857929 (ipc=34.3) sim_rate=21761 (inst/sec) elapsed = 0:0:07:33 / Tue Apr 16 17:01:05 2019
GPGPU-Sim uArch: cycles simulated: 251226  inst.: 9875129 (ipc=34.3) sim_rate=21751 (inst/sec) elapsed = 0:0:07:34 / Tue Apr 16 17:01:06 2019
GPGPU-Sim uArch: cycles simulated: 251726  inst.: 9888087 (ipc=34.2) sim_rate=21732 (inst/sec) elapsed = 0:0:07:35 / Tue Apr 16 17:01:07 2019
GPGPU-Sim uArch: cycles simulated: 252226  inst.: 9900747 (ipc=34.1) sim_rate=21712 (inst/sec) elapsed = 0:0:07:36 / Tue Apr 16 17:01:08 2019
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(60,0,0) tid=(81,0,0)
GPGPU-Sim uArch: cycles simulated: 253226  inst.: 9928397 (ipc=34.0) sim_rate=21725 (inst/sec) elapsed = 0:0:07:37 / Tue Apr 16 17:01:09 2019
GPGPU-Sim uArch: cycles simulated: 253726  inst.: 9943459 (ipc=33.9) sim_rate=21710 (inst/sec) elapsed = 0:0:07:38 / Tue Apr 16 17:01:10 2019
GPGPU-Sim uArch: cycles simulated: 254226  inst.: 9956482 (ipc=33.8) sim_rate=21691 (inst/sec) elapsed = 0:0:07:39 / Tue Apr 16 17:01:11 2019
GPGPU-Sim uArch: cycles simulated: 254726  inst.: 9968227 (ipc=33.7) sim_rate=21670 (inst/sec) elapsed = 0:0:07:40 / Tue Apr 16 17:01:12 2019
GPGPU-Sim uArch: cycles simulated: 255726  inst.: 9995861 (ipc=33.6) sim_rate=21636 (inst/sec) elapsed = 0:0:07:42 / Tue Apr 16 17:01:14 2019
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(102,0,0) tid=(221,0,0)
GPGPU-Sim uArch: cycles simulated: 256226  inst.: 10010321 (ipc=33.6) sim_rate=21620 (inst/sec) elapsed = 0:0:07:43 / Tue Apr 16 17:01:15 2019
GPGPU-Sim uArch: cycles simulated: 256726  inst.: 10024864 (ipc=33.5) sim_rate=21605 (inst/sec) elapsed = 0:0:07:44 / Tue Apr 16 17:01:16 2019
GPGPU-Sim uArch: cycles simulated: 257226  inst.: 10040637 (ipc=33.5) sim_rate=21592 (inst/sec) elapsed = 0:0:07:45 / Tue Apr 16 17:01:17 2019
GPGPU-Sim uArch: cycles simulated: 257726  inst.: 10055956 (ipc=33.5) sim_rate=21579 (inst/sec) elapsed = 0:0:07:46 / Tue Apr 16 17:01:18 2019
GPGPU-Sim uArch: cycles simulated: 258226  inst.: 10071530 (ipc=33.5) sim_rate=21566 (inst/sec) elapsed = 0:0:07:47 / Tue Apr 16 17:01:19 2019
GPGPU-Sim uArch: cycles simulated: 258726  inst.: 10083772 (ipc=33.4) sim_rate=21546 (inst/sec) elapsed = 0:0:07:48 / Tue Apr 16 17:01:20 2019
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(74,0,0) tid=(214,0,0)
GPGPU-Sim uArch: cycles simulated: 259726  inst.: 10110799 (ipc=33.3) sim_rate=21558 (inst/sec) elapsed = 0:0:07:49 / Tue Apr 16 17:01:21 2019
GPGPU-Sim uArch: cycles simulated: 260226  inst.: 10123465 (ipc=33.2) sim_rate=21539 (inst/sec) elapsed = 0:0:07:50 / Tue Apr 16 17:01:22 2019
GPGPU-Sim uArch: cycles simulated: 260726  inst.: 10136167 (ipc=33.1) sim_rate=21520 (inst/sec) elapsed = 0:0:07:51 / Tue Apr 16 17:01:23 2019
GPGPU-Sim uArch: cycles simulated: 261726  inst.: 10163428 (ipc=33.0) sim_rate=21532 (inst/sec) elapsed = 0:0:07:52 / Tue Apr 16 17:01:24 2019
GPGPU-Sim uArch: cycles simulated: 262226  inst.: 10177514 (ipc=33.0) sim_rate=21516 (inst/sec) elapsed = 0:0:07:53 / Tue Apr 16 17:01:25 2019
GPGPU-Sim uArch: cycles simulated: 262726  inst.: 10189445 (ipc=32.9) sim_rate=21496 (inst/sec) elapsed = 0:0:07:54 / Tue Apr 16 17:01:26 2019
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(100,0,0) tid=(65,0,0)
GPGPU-Sim uArch: cycles simulated: 263726  inst.: 10215408 (ipc=32.8) sim_rate=21506 (inst/sec) elapsed = 0:0:07:55 / Tue Apr 16 17:01:27 2019
GPGPU-Sim uArch: cycles simulated: 264226  inst.: 10230700 (ipc=32.8) sim_rate=21448 (inst/sec) elapsed = 0:0:07:57 / Tue Apr 16 17:01:29 2019
GPGPU-Sim uArch: cycles simulated: 264726  inst.: 10244381 (ipc=32.8) sim_rate=21431 (inst/sec) elapsed = 0:0:07:58 / Tue Apr 16 17:01:30 2019
GPGPU-Sim uArch: Shader 11 finished CTA #1 (62459,202726), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(62460,202726)
GPGPU-Sim uArch: cycles simulated: 265226  inst.: 10258528 (ipc=32.7) sim_rate=21416 (inst/sec) elapsed = 0:0:07:59 / Tue Apr 16 17:01:31 2019
GPGPU-Sim uArch: Shader 2 finished CTA #1 (62817,202726), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(62818,202726)
GPGPU-Sim uArch: cycles simulated: 265726  inst.: 10271638 (ipc=32.7) sim_rate=21399 (inst/sec) elapsed = 0:0:08:00 / Tue Apr 16 17:01:32 2019
GPGPU-Sim uArch: cycles simulated: 266226  inst.: 10285892 (ipc=32.6) sim_rate=21384 (inst/sec) elapsed = 0:0:08:01 / Tue Apr 16 17:01:33 2019
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(89,0,0) tid=(66,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (63940,202726), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(63941,202726)
GPGPU-Sim uArch: cycles simulated: 267226  inst.: 10314167 (ipc=32.6) sim_rate=21398 (inst/sec) elapsed = 0:0:08:02 / Tue Apr 16 17:01:34 2019
GPGPU-Sim uArch: Shader 4 finished CTA #1 (64520,202726), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(64521,202726)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (64877,202726), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(64878,202726)
GPGPU-Sim uArch: cycles simulated: 267726  inst.: 10331789 (ipc=32.6) sim_rate=21390 (inst/sec) elapsed = 0:0:08:03 / Tue Apr 16 17:01:35 2019
GPGPU-Sim uArch: cycles simulated: 268226  inst.: 10346290 (ipc=32.6) sim_rate=21376 (inst/sec) elapsed = 0:0:08:04 / Tue Apr 16 17:01:36 2019
GPGPU-Sim uArch: cycles simulated: 268726  inst.: 10360686 (ipc=32.5) sim_rate=21362 (inst/sec) elapsed = 0:0:08:05 / Tue Apr 16 17:01:37 2019
GPGPU-Sim uArch: Shader 0 finished CTA #1 (66412,202726), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(66413,202726)
GPGPU-Sim uArch: cycles simulated: 269226  inst.: 10376425 (ipc=32.5) sim_rate=21350 (inst/sec) elapsed = 0:0:08:06 / Tue Apr 16 17:01:38 2019
GPGPU-Sim uArch: Shader 6 finished CTA #1 (66629,202726), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(66630,202726)
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(35,0,0) tid=(252,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (66976,202726), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(66977,202726)
GPGPU-Sim uArch: cycles simulated: 269726  inst.: 10392627 (ipc=32.5) sim_rate=21340 (inst/sec) elapsed = 0:0:08:07 / Tue Apr 16 17:01:39 2019
GPGPU-Sim uArch: Shader 1 finished CTA #1 (67128,202726), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(67129,202726)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (67496,202726), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(67497,202726)
GPGPU-Sim uArch: cycles simulated: 270726  inst.: 10427709 (ipc=32.6) sim_rate=21368 (inst/sec) elapsed = 0:0:08:08 / Tue Apr 16 17:01:40 2019
GPGPU-Sim uArch: Shader 10 finished CTA #1 (68078,202726), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(68079,202726)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (68206,202726), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(68207,202726)
GPGPU-Sim uArch: cycles simulated: 271226  inst.: 10447479 (ipc=32.6) sim_rate=21364 (inst/sec) elapsed = 0:0:08:09 / Tue Apr 16 17:01:41 2019
GPGPU-Sim uArch: cycles simulated: 271726  inst.: 10460127 (ipc=32.6) sim_rate=21260 (inst/sec) elapsed = 0:0:08:12 / Tue Apr 16 17:01:44 2019
GPGPU-Sim uArch: Shader 13 finished CTA #1 (69259,202726), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(69260,202726)
GPGPU-Sim uArch: cycles simulated: 272226  inst.: 10476053 (ipc=32.6) sim_rate=21249 (inst/sec) elapsed = 0:0:08:13 / Tue Apr 16 17:01:45 2019
GPGPU-Sim uArch: Shader 14 finished CTA #1 (69567,202726), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(69568,202726)
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(100,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 272726  inst.: 10492802 (ipc=32.6) sim_rate=21240 (inst/sec) elapsed = 0:0:08:14 / Tue Apr 16 17:01:46 2019
GPGPU-Sim uArch: cycles simulated: 273226  inst.: 10511664 (ipc=32.6) sim_rate=21235 (inst/sec) elapsed = 0:0:08:15 / Tue Apr 16 17:01:47 2019
GPGPU-Sim uArch: cycles simulated: 273726  inst.: 10524881 (ipc=32.6) sim_rate=21219 (inst/sec) elapsed = 0:0:08:16 / Tue Apr 16 17:01:48 2019
GPGPU-Sim uArch: cycles simulated: 274226  inst.: 10535264 (ipc=32.5) sim_rate=21197 (inst/sec) elapsed = 0:0:08:17 / Tue Apr 16 17:01:49 2019
GPGPU-Sim uArch: cycles simulated: 274726  inst.: 10546862 (ipc=32.4) sim_rate=21178 (inst/sec) elapsed = 0:0:08:18 / Tue Apr 16 17:01:50 2019
GPGPU-Sim uArch: cycles simulated: 275226  inst.: 10561680 (ipc=32.4) sim_rate=21165 (inst/sec) elapsed = 0:0:08:19 / Tue Apr 16 17:01:51 2019
GPGPU-Sim uArch: cycles simulated: 275726  inst.: 10576628 (ipc=32.4) sim_rate=21153 (inst/sec) elapsed = 0:0:08:20 / Tue Apr 16 17:01:52 2019
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(91,0,0) tid=(64,0,0)
GPGPU-Sim uArch: cycles simulated: 276226  inst.: 10589139 (ipc=32.3) sim_rate=21136 (inst/sec) elapsed = 0:0:08:21 / Tue Apr 16 17:01:53 2019
GPGPU-Sim uArch: Shader 3 finished CTA #1 (74469,202726), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(74470,202726)
GPGPU-Sim uArch: cycles simulated: 277226  inst.: 10615018 (ipc=32.2) sim_rate=21145 (inst/sec) elapsed = 0:0:08:22 / Tue Apr 16 17:01:54 2019
GPGPU-Sim uArch: cycles simulated: 277726  inst.: 10630363 (ipc=32.2) sim_rate=21133 (inst/sec) elapsed = 0:0:08:23 / Tue Apr 16 17:01:55 2019
GPGPU-Sim uArch: cycles simulated: 278226  inst.: 10645690 (ipc=32.2) sim_rate=21122 (inst/sec) elapsed = 0:0:08:24 / Tue Apr 16 17:01:56 2019
GPGPU-Sim uArch: cycles simulated: 278726  inst.: 10659618 (ipc=32.2) sim_rate=21108 (inst/sec) elapsed = 0:0:08:25 / Tue Apr 16 17:01:57 2019
GPGPU-Sim uArch: cycles simulated: 279226  inst.: 10669492 (ipc=32.1) sim_rate=21085 (inst/sec) elapsed = 0:0:08:26 / Tue Apr 16 17:01:58 2019
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(106,0,0) tid=(138,0,0)
GPGPU-Sim uArch: cycles simulated: 279726  inst.: 10683302 (ipc=32.1) sim_rate=21030 (inst/sec) elapsed = 0:0:08:28 / Tue Apr 16 17:02:00 2019
GPGPU-Sim uArch: cycles simulated: 280226  inst.: 10695645 (ipc=32.0) sim_rate=21013 (inst/sec) elapsed = 0:0:08:29 / Tue Apr 16 17:02:01 2019
GPGPU-Sim uArch: cycles simulated: 280726  inst.: 10706288 (ipc=32.0) sim_rate=20992 (inst/sec) elapsed = 0:0:08:30 / Tue Apr 16 17:02:02 2019
GPGPU-Sim uArch: cycles simulated: 281726  inst.: 10729122 (ipc=31.8) sim_rate=20996 (inst/sec) elapsed = 0:0:08:31 / Tue Apr 16 17:02:03 2019
GPGPU-Sim uArch: cycles simulated: 282226  inst.: 10744434 (ipc=31.8) sim_rate=20985 (inst/sec) elapsed = 0:0:08:32 / Tue Apr 16 17:02:04 2019
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(51,0,0) tid=(176,0,0)
GPGPU-Sim uArch: cycles simulated: 283226  inst.: 10775550 (ipc=31.8) sim_rate=21004 (inst/sec) elapsed = 0:0:08:33 / Tue Apr 16 17:02:05 2019
GPGPU-Sim uArch: cycles simulated: 283726  inst.: 10790727 (ipc=31.8) sim_rate=20993 (inst/sec) elapsed = 0:0:08:34 / Tue Apr 16 17:02:06 2019
GPGPU-Sim uArch: cycles simulated: 284726  inst.: 10816060 (ipc=31.7) sim_rate=21002 (inst/sec) elapsed = 0:0:08:35 / Tue Apr 16 17:02:07 2019
GPGPU-Sim uArch: cycles simulated: 285226  inst.: 10831635 (ipc=31.7) sim_rate=20991 (inst/sec) elapsed = 0:0:08:36 / Tue Apr 16 17:02:08 2019
GPGPU-Sim uArch: cycles simulated: 285726  inst.: 10848049 (ipc=31.7) sim_rate=20982 (inst/sec) elapsed = 0:0:08:37 / Tue Apr 16 17:02:09 2019
GPGPU-Sim uArch: Shader 14 finished CTA #2 (83272,202726), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(83273,202726)
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(117,0,0) tid=(153,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (83643,202726), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(83644,202726)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (83785,202726), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(83786,202726)
GPGPU-Sim uArch: cycles simulated: 286726  inst.: 10885609 (ipc=31.8) sim_rate=21014 (inst/sec) elapsed = 0:0:08:38 / Tue Apr 16 17:02:10 2019
GPGPU-Sim uArch: Shader 2 finished CTA #2 (84102,202726), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(84103,202726)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (84176,202726), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(84177,202726)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (84274,202726), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(84275,202726)
GPGPU-Sim uArch: cycles simulated: 287226  inst.: 10906567 (ipc=31.9) sim_rate=21014 (inst/sec) elapsed = 0:0:08:39 / Tue Apr 16 17:02:11 2019
GPGPU-Sim uArch: Shader 11 finished CTA #2 (85450,202726), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(85451,202726)
GPGPU-Sim uArch: cycles simulated: 288226  inst.: 10937634 (ipc=31.9) sim_rate=21033 (inst/sec) elapsed = 0:0:08:40 / Tue Apr 16 17:02:12 2019
GPGPU-Sim uArch: Shader 12 finished CTA #2 (85866,202726), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(85867,202726)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (85914,202726), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(85915,202726)
GPGPU-Sim uArch: cycles simulated: 288726  inst.: 10954410 (ipc=31.9) sim_rate=21025 (inst/sec) elapsed = 0:0:08:41 / Tue Apr 16 17:02:13 2019
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(54,0,0) tid=(101,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (86455,202726), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(86456,202726)
GPGPU-Sim uArch: cycles simulated: 289226  inst.: 10972544 (ipc=31.9) sim_rate=21020 (inst/sec) elapsed = 0:0:08:42 / Tue Apr 16 17:02:14 2019
GPGPU-Sim uArch: cycles simulated: 289726  inst.: 10991965 (ipc=31.9) sim_rate=20977 (inst/sec) elapsed = 0:0:08:44 / Tue Apr 16 17:02:16 2019
GPGPU-Sim uArch: Shader 7 finished CTA #2 (87050,202726), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(87051,202726)
GPGPU-Sim uArch: cycles simulated: 290226  inst.: 11008030 (ipc=31.9) sim_rate=20967 (inst/sec) elapsed = 0:0:08:45 / Tue Apr 16 17:02:17 2019
GPGPU-Sim uArch: Shader 13 finished CTA #2 (87660,202726), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(87661,202726)
GPGPU-Sim uArch: cycles simulated: 290726  inst.: 11023837 (ipc=31.9) sim_rate=20957 (inst/sec) elapsed = 0:0:08:46 / Tue Apr 16 17:02:18 2019
GPGPU-Sim uArch: cycles simulated: 291226  inst.: 11038448 (ipc=31.9) sim_rate=20945 (inst/sec) elapsed = 0:0:08:47 / Tue Apr 16 17:02:19 2019
GPGPU-Sim uArch: Shader 3 finished CTA #2 (88845,202726), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(88846,202726)
GPGPU-Sim uArch: cycles simulated: 291726  inst.: 11056009 (ipc=31.9) sim_rate=20939 (inst/sec) elapsed = 0:0:08:48 / Tue Apr 16 17:02:20 2019
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(120,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 292226  inst.: 11071780 (ipc=31.9) sim_rate=20929 (inst/sec) elapsed = 0:0:08:49 / Tue Apr 16 17:02:21 2019
GPGPU-Sim uArch: Shader 10 finished CTA #2 (90495,202726), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(90496,202726)
GPGPU-Sim uArch: cycles simulated: 293226  inst.: 11100090 (ipc=31.9) sim_rate=20943 (inst/sec) elapsed = 0:0:08:50 / Tue Apr 16 17:02:22 2019
GPGPU-Sim uArch: cycles simulated: 293726  inst.: 11114355 (ipc=31.9) sim_rate=20930 (inst/sec) elapsed = 0:0:08:51 / Tue Apr 16 17:02:23 2019
GPGPU-Sim uArch: Shader 6 finished CTA #2 (91442,202726), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(91443,202726)
GPGPU-Sim uArch: cycles simulated: 294226  inst.: 11127396 (ipc=31.8) sim_rate=20916 (inst/sec) elapsed = 0:0:08:52 / Tue Apr 16 17:02:24 2019
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(66,0,0) tid=(186,0,0)
GPGPU-Sim uArch: cycles simulated: 295226  inst.: 11154462 (ipc=31.8) sim_rate=20927 (inst/sec) elapsed = 0:0:08:53 / Tue Apr 16 17:02:25 2019
GPGPU-Sim uArch: cycles simulated: 295726  inst.: 11170923 (ipc=31.8) sim_rate=20919 (inst/sec) elapsed = 0:0:08:54 / Tue Apr 16 17:02:26 2019
GPGPU-Sim uArch: Shader 12 finished CTA #3 (93573,202726), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(93574,202726)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (93950,202726), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(93951,202726)
GPGPU-Sim uArch: cycles simulated: 296726  inst.: 11200760 (ipc=31.8) sim_rate=20896 (inst/sec) elapsed = 0:0:08:56 / Tue Apr 16 17:02:28 2019
GPGPU-Sim uArch: Shader 13 finished CTA #3 (94039,202726), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(94040,202726)
GPGPU-Sim uArch: cycles simulated: 297226  inst.: 11219832 (ipc=31.8) sim_rate=20854 (inst/sec) elapsed = 0:0:08:58 / Tue Apr 16 17:02:30 2019
GPGPU-Sim uArch: cycles simulated: 297726  inst.: 11238488 (ipc=31.8) sim_rate=20850 (inst/sec) elapsed = 0:0:08:59 / Tue Apr 16 17:02:31 2019
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(126,0,0) tid=(137,0,0)
GPGPU-Sim uArch: cycles simulated: 298226  inst.: 11255812 (ipc=31.9) sim_rate=20844 (inst/sec) elapsed = 0:0:09:00 / Tue Apr 16 17:02:32 2019
GPGPU-Sim uArch: Shader 9 finished CTA #3 (95608,202726), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(95609,202726)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (95742,202726), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(95743,202726)
GPGPU-Sim uArch: cycles simulated: 298726  inst.: 11273593 (ipc=31.9) sim_rate=20838 (inst/sec) elapsed = 0:0:09:01 / Tue Apr 16 17:02:33 2019
GPGPU-Sim uArch: cycles simulated: 299226  inst.: 11288394 (ipc=31.9) sim_rate=20827 (inst/sec) elapsed = 0:0:09:02 / Tue Apr 16 17:02:34 2019
GPGPU-Sim uArch: cycles simulated: 299726  inst.: 11304966 (ipc=31.9) sim_rate=20819 (inst/sec) elapsed = 0:0:09:03 / Tue Apr 16 17:02:35 2019
GPGPU-Sim uArch: cycles simulated: 300226  inst.: 11317851 (ipc=31.8) sim_rate=20804 (inst/sec) elapsed = 0:0:09:04 / Tue Apr 16 17:02:36 2019
GPGPU-Sim uArch: Shader 1 finished CTA #3 (98053,202726), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(98054,202726)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (98257,202726), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(98258,202726)
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(134,0,0) tid=(140,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (98476,202726), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(98477,202726)
GPGPU-Sim uArch: cycles simulated: 301226  inst.: 11356289 (ipc=31.9) sim_rate=20837 (inst/sec) elapsed = 0:0:09:05 / Tue Apr 16 17:02:37 2019
GPGPU-Sim uArch: cycles simulated: 301726  inst.: 11372483 (ipc=31.9) sim_rate=20828 (inst/sec) elapsed = 0:0:09:06 / Tue Apr 16 17:02:38 2019
GPGPU-Sim uArch: Shader 10 finished CTA #3 (99112,202726), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(99113,202726)
GPGPU-Sim uArch: cycles simulated: 302226  inst.: 11387367 (ipc=31.9) sim_rate=20817 (inst/sec) elapsed = 0:0:09:07 / Tue Apr 16 17:02:39 2019
GPGPU-Sim uArch: Shader 2 finished CTA #3 (99566,202726), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(99567,202726)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (99778,202726), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(99779,202726)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (100265,202726), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(100266,202726)
GPGPU-Sim uArch: cycles simulated: 303226  inst.: 11422800 (ipc=31.9) sim_rate=20844 (inst/sec) elapsed = 0:0:09:08 / Tue Apr 16 17:02:40 2019
GPGPU-Sim uArch: Shader 3 finished CTA #3 (100591,202726), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(100592,202726)
GPGPU-Sim uArch: cycles simulated: 303726  inst.: 11437118 (ipc=31.9) sim_rate=20832 (inst/sec) elapsed = 0:0:09:09 / Tue Apr 16 17:02:41 2019
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(104,0,0) tid=(38,0,0)
GPGPU-Sim uArch: cycles simulated: 304226  inst.: 11452377 (ipc=31.9) sim_rate=20784 (inst/sec) elapsed = 0:0:09:11 / Tue Apr 16 17:02:43 2019
GPGPU-Sim uArch: Shader 6 finished CTA #3 (101713,202726), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(101714,202726)
GPGPU-Sim uArch: cycles simulated: 304726  inst.: 11470129 (ipc=31.9) sim_rate=20741 (inst/sec) elapsed = 0:0:09:13 / Tue Apr 16 17:02:45 2019
GPGPU-Sim uArch: cycles simulated: 305226  inst.: 11486162 (ipc=31.9) sim_rate=20733 (inst/sec) elapsed = 0:0:09:14 / Tue Apr 16 17:02:46 2019
GPGPU-Sim uArch: Shader 7 finished CTA #3 (102684,202726), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(102685,202726)
GPGPU-Sim uArch: cycles simulated: 306226  inst.: 11515575 (ipc=31.9) sim_rate=20748 (inst/sec) elapsed = 0:0:09:15 / Tue Apr 16 17:02:47 2019
GPGPU-Sim uArch: Shader 2 finished CTA #4 (103991,202726), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(103992,202726)
GPGPU-Sim uArch: cycles simulated: 306726  inst.: 11527477 (ipc=31.9) sim_rate=20732 (inst/sec) elapsed = 0:0:09:16 / Tue Apr 16 17:02:48 2019
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(144,0,0) tid=(12,0,0)
GPGPU-Sim uArch: cycles simulated: 307226  inst.: 11545364 (ipc=31.9) sim_rate=20727 (inst/sec) elapsed = 0:0:09:17 / Tue Apr 16 17:02:49 2019
GPGPU-Sim uArch: cycles simulated: 308226  inst.: 11573440 (ipc=31.8) sim_rate=20703 (inst/sec) elapsed = 0:0:09:19 / Tue Apr 16 17:02:51 2019
GPGPU-Sim uArch: cycles simulated: 308726  inst.: 11589248 (ipc=31.8) sim_rate=20695 (inst/sec) elapsed = 0:0:09:20 / Tue Apr 16 17:02:52 2019
GPGPU-Sim uArch: Shader 4 finished CTA #4 (106000,202726), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(106001,202726)
GPGPU-Sim uArch: cycles simulated: 309226  inst.: 11606279 (ipc=31.9) sim_rate=20688 (inst/sec) elapsed = 0:0:09:21 / Tue Apr 16 17:02:53 2019
GPGPU-Sim uArch: Shader 6 finished CTA #4 (106540,202726), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(106541,202726)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (106604,202726), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(106605,202726)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (106915,202726), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(106916,202726)
GPGPU-Sim uArch: cycles simulated: 309726  inst.: 11625937 (ipc=31.9) sim_rate=20686 (inst/sec) elapsed = 0:0:09:22 / Tue Apr 16 17:02:54 2019
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(85,0,0) tid=(45,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (107891,202726), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(107892,202726)
GPGPU-Sim uArch: cycles simulated: 310726  inst.: 11656049 (ipc=31.9) sim_rate=20703 (inst/sec) elapsed = 0:0:09:23 / Tue Apr 16 17:02:55 2019
GPGPU-Sim uArch: Shader 5 finished CTA #4 (108414,202726), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(108415,202726)
GPGPU-Sim uArch: cycles simulated: 311226  inst.: 11675686 (ipc=31.9) sim_rate=20701 (inst/sec) elapsed = 0:0:09:24 / Tue Apr 16 17:02:56 2019
GPGPU-Sim uArch: cycles simulated: 311726  inst.: 11691837 (ipc=31.9) sim_rate=20693 (inst/sec) elapsed = 0:0:09:25 / Tue Apr 16 17:02:57 2019
GPGPU-Sim uArch: Shader 14 finished CTA #4 (109118,202726), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(109119,202726)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (109284,202726), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(109285,202726)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (109317,202726), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(109318,202726)
GPGPU-Sim uArch: cycles simulated: 312226  inst.: 11712587 (ipc=32.0) sim_rate=20657 (inst/sec) elapsed = 0:0:09:27 / Tue Apr 16 17:02:59 2019
GPGPU-Sim uArch: Shader 13 finished CTA #4 (109516,202726), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(109517,202726)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (109807,202726), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(109808,202726)
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(156,0,0) tid=(149,0,0)
GPGPU-Sim uArch: cycles simulated: 312726  inst.: 11730195 (ipc=32.0) sim_rate=20615 (inst/sec) elapsed = 0:0:09:29 / Tue Apr 16 17:03:01 2019
GPGPU-Sim uArch: cycles simulated: 313226  inst.: 11743824 (ipc=31.9) sim_rate=20603 (inst/sec) elapsed = 0:0:09:30 / Tue Apr 16 17:03:02 2019
GPGPU-Sim uArch: Shader 7 finished CTA #4 (110544,202726), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(110545,202726)
GPGPU-Sim uArch: cycles simulated: 313726  inst.: 11761076 (ipc=32.0) sim_rate=20597 (inst/sec) elapsed = 0:0:09:31 / Tue Apr 16 17:03:03 2019
GPGPU-Sim uArch: cycles simulated: 314226  inst.: 11778331 (ipc=32.0) sim_rate=20591 (inst/sec) elapsed = 0:0:09:32 / Tue Apr 16 17:03:04 2019
GPGPU-Sim uArch: Shader 0 finished CTA #4 (111625,202726), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(111626,202726)
GPGPU-Sim uArch: cycles simulated: 314726  inst.: 11798280 (ipc=32.0) sim_rate=20590 (inst/sec) elapsed = 0:0:09:33 / Tue Apr 16 17:03:05 2019
GPGPU-Sim uArch: Shader 10 finished CTA #4 (112143,202726), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(112144,202726)
GPGPU-Sim uArch: cycles simulated: 315226  inst.: 11815994 (ipc=32.0) sim_rate=20585 (inst/sec) elapsed = 0:0:09:34 / Tue Apr 16 17:03:06 2019
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(143,0,0) tid=(149,0,0)
GPGPU-Sim uArch: cycles simulated: 315726  inst.: 11829821 (ipc=32.0) sim_rate=20573 (inst/sec) elapsed = 0:0:09:35 / Tue Apr 16 17:03:07 2019
GPGPU-Sim uArch: cycles simulated: 316226  inst.: 11841399 (ipc=32.0) sim_rate=20557 (inst/sec) elapsed = 0:0:09:36 / Tue Apr 16 17:03:08 2019
GPGPU-Sim uArch: cycles simulated: 316726  inst.: 11856558 (ipc=32.0) sim_rate=20548 (inst/sec) elapsed = 0:0:09:37 / Tue Apr 16 17:03:09 2019
GPGPU-Sim uArch: Shader 11 finished CTA #5 (114142,202726), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(114143,202726)
GPGPU-Sim uArch: cycles simulated: 317726  inst.: 11885777 (ipc=31.9) sim_rate=20563 (inst/sec) elapsed = 0:0:09:38 / Tue Apr 16 17:03:10 2019
GPGPU-Sim uArch: cycles simulated: 318226  inst.: 11901865 (ipc=31.9) sim_rate=20555 (inst/sec) elapsed = 0:0:09:39 / Tue Apr 16 17:03:11 2019
GPGPU-Sim uArch: cycles simulated: 318726  inst.: 11916448 (ipc=31.9) sim_rate=20474 (inst/sec) elapsed = 0:0:09:42 / Tue Apr 16 17:03:14 2019
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(120,0,0) tid=(57,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (116262,202726), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(116263,202726)
GPGPU-Sim uArch: cycles simulated: 319226  inst.: 11932890 (ipc=31.9) sim_rate=20468 (inst/sec) elapsed = 0:0:09:43 / Tue Apr 16 17:03:15 2019
GPGPU-Sim uArch: Shader 8 finished CTA #5 (116671,202726), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(116672,202726)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (117322,202726), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(117323,202726)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (117344,202726), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(117345,202726)
GPGPU-Sim uArch: cycles simulated: 320226  inst.: 11968101 (ipc=32.0) sim_rate=20493 (inst/sec) elapsed = 0:0:09:44 / Tue Apr 16 17:03:16 2019
GPGPU-Sim uArch: Shader 13 finished CTA #5 (117531,202726), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(117532,202726)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (117635,202726), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(117636,202726)
GPGPU-Sim uArch: cycles simulated: 320726  inst.: 11986106 (ipc=32.0) sim_rate=20489 (inst/sec) elapsed = 0:0:09:45 / Tue Apr 16 17:03:17 2019
GPGPU-Sim uArch: Shader 12 finished CTA #5 (118036,202726), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(118037,202726)
GPGPU-Sim uArch: cycles simulated: 321226  inst.: 12006246 (ipc=32.0) sim_rate=20488 (inst/sec) elapsed = 0:0:09:46 / Tue Apr 16 17:03:18 2019
GPGPU-Sim uArch: Shader 6 finished CTA #5 (118546,202726), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(118547,202726)
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(126,0,0) tid=(248,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (118796,202726), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(118797,202726)
GPGPU-Sim uArch: cycles simulated: 321726  inst.: 12025954 (ipc=32.0) sim_rate=20487 (inst/sec) elapsed = 0:0:09:47 / Tue Apr 16 17:03:19 2019
GPGPU-Sim uArch: cycles simulated: 322226  inst.: 12045859 (ipc=32.1) sim_rate=20486 (inst/sec) elapsed = 0:0:09:48 / Tue Apr 16 17:03:20 2019
GPGPU-Sim uArch: Shader 2 finished CTA #5 (119551,202726), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(119552,202726)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (119817,202726), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(119818,202726)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (119857,202726), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(119858,202726)
GPGPU-Sim uArch: cycles simulated: 323226  inst.: 12079167 (ipc=32.1) sim_rate=20507 (inst/sec) elapsed = 0:0:09:49 / Tue Apr 16 17:03:21 2019
GPGPU-Sim uArch: cycles simulated: 323726  inst.: 12090718 (ipc=32.0) sim_rate=20492 (inst/sec) elapsed = 0:0:09:50 / Tue Apr 16 17:03:22 2019
GPGPU-Sim uArch: cycles simulated: 324226  inst.: 12104308 (ipc=32.0) sim_rate=20481 (inst/sec) elapsed = 0:0:09:51 / Tue Apr 16 17:03:23 2019
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(159,0,0) tid=(216,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (121559,202726), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(121560,202726)
GPGPU-Sim uArch: cycles simulated: 324726  inst.: 12119455 (ipc=32.0) sim_rate=20472 (inst/sec) elapsed = 0:0:09:52 / Tue Apr 16 17:03:24 2019
GPGPU-Sim uArch: cycles simulated: 325226  inst.: 12130014 (ipc=32.0) sim_rate=20455 (inst/sec) elapsed = 0:0:09:53 / Tue Apr 16 17:03:25 2019
GPGPU-Sim uArch: Shader 3 finished CTA #5 (122645,202726), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(122646,202726)
GPGPU-Sim uArch: cycles simulated: 326226  inst.: 12162727 (ipc=32.0) sim_rate=20475 (inst/sec) elapsed = 0:0:09:54 / Tue Apr 16 17:03:26 2019
GPGPU-Sim uArch: cycles simulated: 326726  inst.: 12179218 (ipc=32.0) sim_rate=20469 (inst/sec) elapsed = 0:0:09:55 / Tue Apr 16 17:03:27 2019
GPGPU-Sim uArch: cycles simulated: 327226  inst.: 12192174 (ipc=32.0) sim_rate=20456 (inst/sec) elapsed = 0:0:09:56 / Tue Apr 16 17:03:28 2019
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(144,0,0) tid=(126,0,0)
GPGPU-Sim uArch: cycles simulated: 327726  inst.: 12204208 (ipc=31.9) sim_rate=20442 (inst/sec) elapsed = 0:0:09:57 / Tue Apr 16 17:03:29 2019
GPGPU-Sim uArch: cycles simulated: 328226  inst.: 12216422 (ipc=31.9) sim_rate=20428 (inst/sec) elapsed = 0:0:09:58 / Tue Apr 16 17:03:30 2019
GPGPU-Sim uArch: Shader 14 finished CTA #0 (125826,202726), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(125827,202726)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (126320,202726), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(126321,202726)
GPGPU-Sim uArch: cycles simulated: 329226  inst.: 12247935 (ipc=31.9) sim_rate=20447 (inst/sec) elapsed = 0:0:09:59 / Tue Apr 16 17:03:31 2019
GPGPU-Sim uArch: Shader 1 finished CTA #0 (126895,202726), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(126896,202726)
GPGPU-Sim uArch: cycles simulated: 329726  inst.: 12263647 (ipc=31.9) sim_rate=20439 (inst/sec) elapsed = 0:0:10:00 / Tue Apr 16 17:03:32 2019
GPGPU-Sim uArch: cycles simulated: 330226  inst.: 12276563 (ipc=31.9) sim_rate=20426 (inst/sec) elapsed = 0:0:10:01 / Tue Apr 16 17:03:33 2019
GPGPU-Sim uArch: Shader 9 finished CTA #0 (127981,202726), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(127982,202726)
GPGPU-Sim uArch: cycles simulated: 330726  inst.: 12293198 (ipc=31.9) sim_rate=20420 (inst/sec) elapsed = 0:0:10:02 / Tue Apr 16 17:03:34 2019
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(116,0,0) tid=(46,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (128401,202726), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(128402,202726)
GPGPU-Sim uArch: cycles simulated: 331226  inst.: 12310715 (ipc=31.9) sim_rate=20415 (inst/sec) elapsed = 0:0:10:03 / Tue Apr 16 17:03:35 2019
GPGPU-Sim uArch: cycles simulated: 331726  inst.: 12324877 (ipc=31.9) sim_rate=20371 (inst/sec) elapsed = 0:0:10:05 / Tue Apr 16 17:03:37 2019
GPGPU-Sim uArch: Shader 11 finished CTA #0 (129116,202726), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(129117,202726)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (129303,202726), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(129304,202726)
GPGPU-Sim uArch: cycles simulated: 332226  inst.: 12343033 (ipc=31.9) sim_rate=20334 (inst/sec) elapsed = 0:0:10:07 / Tue Apr 16 17:03:39 2019
GPGPU-Sim uArch: cycles simulated: 332726  inst.: 12356724 (ipc=31.9) sim_rate=20323 (inst/sec) elapsed = 0:0:10:08 / Tue Apr 16 17:03:40 2019
GPGPU-Sim uArch: Shader 5 finished CTA #0 (130313,202726), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(130314,202726)
GPGPU-Sim uArch: cycles simulated: 333726  inst.: 12388351 (ipc=31.9) sim_rate=20342 (inst/sec) elapsed = 0:0:10:09 / Tue Apr 16 17:03:41 2019
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(125,0,0) tid=(39,0,0)
GPGPU-Sim uArch: cycles simulated: 334226  inst.: 12401372 (ipc=31.8) sim_rate=20330 (inst/sec) elapsed = 0:0:10:10 / Tue Apr 16 17:03:42 2019
GPGPU-Sim uArch: Shader 7 finished CTA #0 (131668,202726), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(131669,202726)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (131970,202726), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(131971,202726)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (132015,202726), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(132016,202726)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (132227,202726), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(132228,202726)
GPGPU-Sim uArch: cycles simulated: 335226  inst.: 12430493 (ipc=31.8) sim_rate=20344 (inst/sec) elapsed = 0:0:10:11 / Tue Apr 16 17:03:43 2019
GPGPU-Sim uArch: Shader 12 finished CTA #0 (133033,202726), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(133034,202726)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (133143,202726), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(133144,202726)
GPGPU-Sim uArch: cycles simulated: 336226  inst.: 12461622 (ipc=31.8) sim_rate=20362 (inst/sec) elapsed = 0:0:10:12 / Tue Apr 16 17:03:44 2019
GPGPU-Sim uArch: Shader 10 finished CTA #0 (133555,202726), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(133556,202726)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (133811,202726), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(133812,202726)
GPGPU-Sim uArch: cycles simulated: 336726  inst.: 12476676 (ipc=31.8) sim_rate=20353 (inst/sec) elapsed = 0:0:10:13 / Tue Apr 16 17:03:45 2019
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(185,0,0) tid=(151,0,0)
GPGPU-Sim uArch: cycles simulated: 337226  inst.: 12491427 (ipc=31.8) sim_rate=20344 (inst/sec) elapsed = 0:0:10:14 / Tue Apr 16 17:03:46 2019
GPGPU-Sim uArch: Shader 6 finished CTA #0 (134705,202726), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(134706,202726)
GPGPU-Sim uArch: cycles simulated: 337726  inst.: 12508222 (ipc=31.8) sim_rate=20338 (inst/sec) elapsed = 0:0:10:15 / Tue Apr 16 17:03:47 2019
GPGPU-Sim uArch: Shader 4 finished CTA #1 (135229,202726), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(135230,202726)
GPGPU-Sim uArch: cycles simulated: 338726  inst.: 12542801 (ipc=31.8) sim_rate=20361 (inst/sec) elapsed = 0:0:10:16 / Tue Apr 16 17:03:48 2019
GPGPU-Sim uArch: Shader 9 finished CTA #1 (136329,202726), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(136330,202726)
GPGPU-Sim uArch: cycles simulated: 339226  inst.: 12560514 (ipc=31.8) sim_rate=20324 (inst/sec) elapsed = 0:0:10:18 / Tue Apr 16 17:03:50 2019
GPGPU-Sim uArch: Shader 2 finished CTA #1 (136717,202726), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(136718,202726)
GPGPU-Sim uArch: cycles simulated: 339726  inst.: 12578097 (ipc=31.9) sim_rate=20287 (inst/sec) elapsed = 0:0:10:20 / Tue Apr 16 17:03:52 2019
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(114,0,0) tid=(246,0,0)
GPGPU-Sim uArch: cycles simulated: 340226  inst.: 12591536 (ipc=31.8) sim_rate=20276 (inst/sec) elapsed = 0:0:10:21 / Tue Apr 16 17:03:53 2019
GPGPU-Sim uArch: cycles simulated: 340726  inst.: 12603993 (ipc=31.8) sim_rate=20263 (inst/sec) elapsed = 0:0:10:22 / Tue Apr 16 17:03:54 2019
GPGPU-Sim uArch: Shader 13 finished CTA #1 (138469,202726), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(138470,202726)
GPGPU-Sim uArch: cycles simulated: 341226  inst.: 12617562 (ipc=31.8) sim_rate=20252 (inst/sec) elapsed = 0:0:10:23 / Tue Apr 16 17:03:55 2019
GPGPU-Sim uArch: Shader 6 finished CTA #1 (138901,202726), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(138902,202726)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (138967,202726), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(138968,202726)
GPGPU-Sim uArch: cycles simulated: 341726  inst.: 12630585 (ipc=31.8) sim_rate=20241 (inst/sec) elapsed = 0:0:10:24 / Tue Apr 16 17:03:56 2019
GPGPU-Sim uArch: Shader 5 finished CTA #1 (139186,202726), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(139187,202726)
GPGPU-Sim uArch: cycles simulated: 342226  inst.: 12646118 (ipc=31.8) sim_rate=20233 (inst/sec) elapsed = 0:0:10:25 / Tue Apr 16 17:03:57 2019
GPGPU-Sim uArch: Shader 8 finished CTA #1 (139527,202726), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(139528,202726)
GPGPU-Sim uArch: cycles simulated: 342726  inst.: 12662142 (ipc=31.8) sim_rate=20227 (inst/sec) elapsed = 0:0:10:26 / Tue Apr 16 17:03:58 2019
GPGPU-Sim uArch: Shader 1 finished CTA #1 (140316,202726), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(140317,202726)
GPGPU-Sim uArch: cycles simulated: 343226  inst.: 12679561 (ipc=31.8) sim_rate=20190 (inst/sec) elapsed = 0:0:10:28 / Tue Apr 16 17:04:00 2019
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(189,0,0) tid=(8,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (140615,202726), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(140616,202726)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (140864,202726), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(140865,202726)
GPGPU-Sim uArch: cycles simulated: 343726  inst.: 12696881 (ipc=31.8) sim_rate=20185 (inst/sec) elapsed = 0:0:10:29 / Tue Apr 16 17:04:01 2019
GPGPU-Sim uArch: cycles simulated: 344226  inst.: 12713263 (ipc=31.8) sim_rate=20179 (inst/sec) elapsed = 0:0:10:30 / Tue Apr 16 17:04:02 2019
GPGPU-Sim uArch: Shader 14 finished CTA #2 (141899,202726), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(141900,202726)
GPGPU-Sim uArch: cycles simulated: 344726  inst.: 12730591 (ipc=31.8) sim_rate=20175 (inst/sec) elapsed = 0:0:10:31 / Tue Apr 16 17:04:03 2019
GPGPU-Sim uArch: cycles simulated: 345226  inst.: 12745784 (ipc=31.8) sim_rate=20167 (inst/sec) elapsed = 0:0:10:32 / Tue Apr 16 17:04:04 2019
GPGPU-Sim uArch: Shader 10 finished CTA #1 (142587,202726), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(142588,202726)
GPGPU-Sim uArch: cycles simulated: 345726  inst.: 12763340 (ipc=31.8) sim_rate=20163 (inst/sec) elapsed = 0:0:10:33 / Tue Apr 16 17:04:05 2019
GPGPU-Sim uArch: Shader 7 finished CTA #1 (143329,202726), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(143330,202726)
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(208,0,0) tid=(142,0,0)
GPGPU-Sim uArch: cycles simulated: 346226  inst.: 12775822 (ipc=31.8) sim_rate=20151 (inst/sec) elapsed = 0:0:10:34 / Tue Apr 16 17:04:06 2019
GPGPU-Sim uArch: Shader 4 finished CTA #2 (143791,202726), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(143792,202726)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (143983,202726), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(143984,202726)
GPGPU-Sim uArch: cycles simulated: 346726  inst.: 12791750 (ipc=31.8) sim_rate=20144 (inst/sec) elapsed = 0:0:10:35 / Tue Apr 16 17:04:07 2019
GPGPU-Sim uArch: Shader 1 finished CTA #2 (144373,202726), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(144374,202726)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (144764,202726), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(144765,202726)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (144803,202726), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(144804,202726)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (144962,202726), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(144963,202726)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (144980,202726), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(144981,202726)
GPGPU-Sim uArch: cycles simulated: 347726  inst.: 12822451 (ipc=31.8) sim_rate=20161 (inst/sec) elapsed = 0:0:10:36 / Tue Apr 16 17:04:08 2019
GPGPU-Sim uArch: Shader 2 finished CTA #2 (145355,202726), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(145356,202726)
GPGPU-Sim uArch: cycles simulated: 348226  inst.: 12841046 (ipc=31.8) sim_rate=20158 (inst/sec) elapsed = 0:0:10:37 / Tue Apr 16 17:04:09 2019
GPGPU-Sim uArch: Shader 11 finished CTA #2 (145640,202726), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(145641,202726)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (145658,202726), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(145659,202726)
GPGPU-Sim uArch: cycles simulated: 348726  inst.: 12861708 (ipc=31.8) sim_rate=20096 (inst/sec) elapsed = 0:0:10:40 / Tue Apr 16 17:04:12 2019
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(203,0,0) tid=(143,0,0)
GPGPU-Sim uArch: cycles simulated: 349226  inst.: 12879519 (ipc=31.8) sim_rate=20092 (inst/sec) elapsed = 0:0:10:41 / Tue Apr 16 17:04:13 2019
GPGPU-Sim uArch: cycles simulated: 349726  inst.: 12892226 (ipc=31.8) sim_rate=20081 (inst/sec) elapsed = 0:0:10:42 / Tue Apr 16 17:04:14 2019
GPGPU-Sim uArch: cycles simulated: 350226  inst.: 12906225 (ipc=31.8) sim_rate=20071 (inst/sec) elapsed = 0:0:10:43 / Tue Apr 16 17:04:15 2019
GPGPU-Sim uArch: Shader 7 finished CTA #2 (147798,202726), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(147799,202726)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (147949,202726), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(147950,202726)
GPGPU-Sim uArch: cycles simulated: 350726  inst.: 12921825 (ipc=31.8) sim_rate=20064 (inst/sec) elapsed = 0:0:10:44 / Tue Apr 16 17:04:16 2019
GPGPU-Sim uArch: Shader 10 finished CTA #2 (148419,202726), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(148420,202726)
GPGPU-Sim uArch: cycles simulated: 351726  inst.: 12954372 (ipc=31.8) sim_rate=20084 (inst/sec) elapsed = 0:0:10:45 / Tue Apr 16 17:04:17 2019
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(218,0,0) tid=(200,0,0)
GPGPU-Sim uArch: cycles simulated: 352226  inst.: 12968523 (ipc=31.8) sim_rate=20075 (inst/sec) elapsed = 0:0:10:46 / Tue Apr 16 17:04:18 2019
GPGPU-Sim uArch: cycles simulated: 352726  inst.: 12983488 (ipc=31.8) sim_rate=20067 (inst/sec) elapsed = 0:0:10:47 / Tue Apr 16 17:04:19 2019
GPGPU-Sim uArch: Shader 12 finished CTA #3 (150198,202726), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(150199,202726)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (150440,202726), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(150441,202726)
GPGPU-Sim uArch: cycles simulated: 353226  inst.: 12999874 (ipc=31.8) sim_rate=20061 (inst/sec) elapsed = 0:0:10:48 / Tue Apr 16 17:04:20 2019
GPGPU-Sim uArch: Shader 3 finished CTA #2 (150786,202726), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(150787,202726)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (150977,202726), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(150978,202726)
GPGPU-Sim uArch: cycles simulated: 353726  inst.: 13016305 (ipc=31.8) sim_rate=20055 (inst/sec) elapsed = 0:0:10:49 / Tue Apr 16 17:04:21 2019
GPGPU-Sim uArch: Shader 4 finished CTA #3 (151389,202726), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(151390,202726)
GPGPU-Sim uArch: cycles simulated: 354226  inst.: 13033594 (ipc=31.8) sim_rate=20051 (inst/sec) elapsed = 0:0:10:50 / Tue Apr 16 17:04:22 2019
GPGPU-Sim uArch: Shader 5 finished CTA #3 (151586,202726), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(151587,202726)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (151634,202726), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(151635,202726)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (151866,202726), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(151867,202726)
GPGPU-Sim uArch: cycles simulated: 354726  inst.: 13060061 (ipc=31.9) sim_rate=20030 (inst/sec) elapsed = 0:0:10:52 / Tue Apr 16 17:04:24 2019
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(171,0,0) tid=(103,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (152227,202726), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(152228,202726)
GPGPU-Sim uArch: cycles simulated: 355226  inst.: 13075568 (ipc=31.9) sim_rate=20023 (inst/sec) elapsed = 0:0:10:53 / Tue Apr 16 17:04:25 2019
GPGPU-Sim uArch: Shader 14 finished CTA #3 (152671,202726), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(152672,202726)
GPGPU-Sim uArch: cycles simulated: 355726  inst.: 13091853 (ipc=31.9) sim_rate=20018 (inst/sec) elapsed = 0:0:10:54 / Tue Apr 16 17:04:26 2019
GPGPU-Sim uArch: Shader 8 finished CTA #3 (153126,202726), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(153127,202726)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (153185,202726), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(153186,202726)
GPGPU-Sim uArch: cycles simulated: 356226  inst.: 13111204 (ipc=31.9) sim_rate=20017 (inst/sec) elapsed = 0:0:10:55 / Tue Apr 16 17:04:27 2019
GPGPU-Sim uArch: Shader 1 finished CTA #3 (153538,202726), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(153539,202726)
GPGPU-Sim uArch: cycles simulated: 356726  inst.: 13128409 (ipc=31.9) sim_rate=20012 (inst/sec) elapsed = 0:0:10:56 / Tue Apr 16 17:04:28 2019
GPGPU-Sim uArch: Shader 7 finished CTA #3 (154066,202726), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(154067,202726)
GPGPU-Sim uArch: cycles simulated: 357226  inst.: 13146375 (ipc=31.9) sim_rate=20009 (inst/sec) elapsed = 0:0:10:57 / Tue Apr 16 17:04:29 2019
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(212,0,0) tid=(145,0,0)
GPGPU-Sim uArch: cycles simulated: 357726  inst.: 13158186 (ipc=31.9) sim_rate=19997 (inst/sec) elapsed = 0:0:10:58 / Tue Apr 16 17:04:30 2019
GPGPU-Sim uArch: cycles simulated: 358226  inst.: 13173495 (ipc=31.9) sim_rate=19990 (inst/sec) elapsed = 0:0:10:59 / Tue Apr 16 17:04:31 2019
GPGPU-Sim uArch: Shader 10 finished CTA #3 (155977,202726), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(155978,202726)
GPGPU-Sim uArch: cycles simulated: 359226  inst.: 13202252 (ipc=31.9) sim_rate=19973 (inst/sec) elapsed = 0:0:11:01 / Tue Apr 16 17:04:33 2019
GPGPU-Sim uArch: Shader 14 finished CTA #4 (156540,202726), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(156541,202726)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (157294,202726), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(157295,202726)
GPGPU-Sim uArch: cycles simulated: 360226  inst.: 13237931 (ipc=31.9) sim_rate=19996 (inst/sec) elapsed = 0:0:11:02 / Tue Apr 16 17:04:34 2019
GPGPU-Sim uArch: Shader 1 finished CTA #4 (157712,202726), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(157713,202726)
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(202,0,0) tid=(40,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (157981,202726), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(157982,202726)
GPGPU-Sim uArch: cycles simulated: 360726  inst.: 13256502 (ipc=31.9) sim_rate=19994 (inst/sec) elapsed = 0:0:11:03 / Tue Apr 16 17:04:35 2019
GPGPU-Sim uArch: Shader 4 finished CTA #4 (158228,202726), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(158229,202726)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (158394,202726), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(158395,202726)
GPGPU-Sim uArch: cycles simulated: 361226  inst.: 13275581 (ipc=31.9) sim_rate=19963 (inst/sec) elapsed = 0:0:11:05 / Tue Apr 16 17:04:37 2019
GPGPU-Sim uArch: Shader 5 finished CTA #4 (158754,202726), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(158755,202726)
GPGPU-Sim uArch: cycles simulated: 361726  inst.: 13293120 (ipc=31.9) sim_rate=19929 (inst/sec) elapsed = 0:0:11:07 / Tue Apr 16 17:04:39 2019
GPGPU-Sim uArch: Shader 10 finished CTA #4 (159064,202726), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(159065,202726)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (159369,202726), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(159370,202726)
GPGPU-Sim uArch: cycles simulated: 362226  inst.: 13310082 (ipc=32.0) sim_rate=19895 (inst/sec) elapsed = 0:0:11:09 / Tue Apr 16 17:04:41 2019
GPGPU-Sim uArch: Shader 14 finished CTA #5 (159831,202726), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(159832,202726)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (159891,202726), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(159892,202726)
GPGPU-Sim uArch: cycles simulated: 362726  inst.: 13326097 (ipc=32.0) sim_rate=19889 (inst/sec) elapsed = 0:0:11:10 / Tue Apr 16 17:04:42 2019
GPGPU-Sim uArch: Shader 3 finished CTA #4 (160473,202726), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(160474,202726)
GPGPU-Sim uArch: cycles simulated: 363226  inst.: 13340296 (ipc=31.9) sim_rate=19851 (inst/sec) elapsed = 0:0:11:12 / Tue Apr 16 17:04:44 2019
GPGPU-Sim uArch: Shader 11 finished CTA #4 (160546,202726), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(160547,202726)
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(186,0,0) tid=(239,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (160636,202726), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(160637,202726)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (160806,202726), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(160807,202726)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (160834,202726), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(160835,202726)
GPGPU-Sim uArch: cycles simulated: 363726  inst.: 13365646 (ipc=32.0) sim_rate=19859 (inst/sec) elapsed = 0:0:11:13 / Tue Apr 16 17:04:45 2019
GPGPU-Sim uArch: Shader 13 finished CTA #5 (161304,202726), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(161305,202726)
GPGPU-Sim uArch: cycles simulated: 364226  inst.: 13385381 (ipc=32.0) sim_rate=19859 (inst/sec) elapsed = 0:0:11:14 / Tue Apr 16 17:04:46 2019
GPGPU-Sim uArch: Shader 2 finished CTA #5 (161827,202726), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (161894,202726), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 364726  inst.: 13396056 (ipc=32.0) sim_rate=19846 (inst/sec) elapsed = 0:0:11:15 / Tue Apr 16 17:04:47 2019
GPGPU-Sim uArch: Shader 8 finished CTA #5 (162377,202726), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (162392,202726), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (162664,202726), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (162954,202726), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 365726  inst.: 13423695 (ipc=32.0) sim_rate=19857 (inst/sec) elapsed = 0:0:11:16 / Tue Apr 16 17:04:48 2019
GPGPU-Sim uArch: Shader 4 finished CTA #5 (163146,202726), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 366226  inst.: 13434213 (ipc=31.9) sim_rate=19843 (inst/sec) elapsed = 0:0:11:17 / Tue Apr 16 17:04:49 2019
GPGPU-Sim uArch: Shader 12 finished CTA #5 (163562,202726), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (163614,202726), 5 CTAs running
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(242,0,0) tid=(81,0,0)
GPGPU-Sim uArch: cycles simulated: 366726  inst.: 13444635 (ipc=31.9) sim_rate=19829 (inst/sec) elapsed = 0:0:11:18 / Tue Apr 16 17:04:50 2019
GPGPU-Sim uArch: Shader 9 finished CTA #5 (164186,202726), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 367226  inst.: 13457915 (ipc=31.9) sim_rate=19820 (inst/sec) elapsed = 0:0:11:19 / Tue Apr 16 17:04:51 2019
GPGPU-Sim uArch: Shader 11 finished CTA #5 (164689,202726), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (164698,202726), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 367726  inst.: 13473764 (ipc=31.9) sim_rate=19785 (inst/sec) elapsed = 0:0:11:21 / Tue Apr 16 17:04:53 2019
GPGPU-Sim uArch: cycles simulated: 368226  inst.: 13486488 (ipc=31.9) sim_rate=19774 (inst/sec) elapsed = 0:0:11:22 / Tue Apr 16 17:04:54 2019
GPGPU-Sim uArch: Shader 1 finished CTA #5 (165609,202726), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 368726  inst.: 13499068 (ipc=31.8) sim_rate=19764 (inst/sec) elapsed = 0:0:11:23 / Tue Apr 16 17:04:55 2019
GPGPU-Sim uArch: Shader 8 finished CTA #0 (166122,202726), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (166193,202726), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (166220,202726), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 369226  inst.: 13511978 (ipc=31.8) sim_rate=19754 (inst/sec) elapsed = 0:0:11:24 / Tue Apr 16 17:04:56 2019
GPGPU-Sim uArch: Shader 12 finished CTA #0 (166702,202726), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (166865,202726), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (166941,202726), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 369726  inst.: 13523773 (ipc=31.8) sim_rate=19742 (inst/sec) elapsed = 0:0:11:25 / Tue Apr 16 17:04:57 2019
GPGPU-Sim uArch: Shader 7 finished CTA #0 (167019,202726), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (167257,202726), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (167284,202726), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 370226  inst.: 13537647 (ipc=31.8) sim_rate=19734 (inst/sec) elapsed = 0:0:11:26 / Tue Apr 16 17:04:58 2019
GPGPU-Sim uArch: Shader 11 finished CTA #0 (167524,202726), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (167544,202726), 4 CTAs running
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(220,0,0) tid=(57,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (167651,202726), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (167694,202726), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (167707,202726), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (167809,202726), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (167873,202726), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (168041,202726), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (168046,202726), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (168069,202726), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (168188,202726), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (168459,202726), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 371226  inst.: 13559755 (ipc=31.7) sim_rate=19737 (inst/sec) elapsed = 0:0:11:27 / Tue Apr 16 17:04:59 2019
GPGPU-Sim uArch: Shader 4 finished CTA #1 (168577,202726), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (168830,202726), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (169179,202726), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (169465,202726), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 372226  inst.: 13584695 (ipc=31.7) sim_rate=19745 (inst/sec) elapsed = 0:0:11:28 / Tue Apr 16 17:05:00 2019
GPGPU-Sim uArch: Shader 1 finished CTA #1 (169521,202726), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (169596,202726), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (169771,202726), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (169868,202726), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (169918,202726), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (169945,202726), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 372726  inst.: 13596233 (ipc=31.7) sim_rate=19704 (inst/sec) elapsed = 0:0:11:30 / Tue Apr 16 17:05:02 2019
GPGPU-Sim uArch: Shader 9 finished CTA #3 (170020,202726), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (170030,202726), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (170039,202726), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (170071,202726), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (170386,202726), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (170407,202726), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (170452,202726), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (170492,202726), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 373226  inst.: 13606592 (ipc=31.6) sim_rate=19691 (inst/sec) elapsed = 0:0:11:31 / Tue Apr 16 17:05:03 2019
GPGPU-Sim uArch: Shader 5 finished CTA #1 (170551,202726), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (170645,202726), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (170676,202726), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (170684,202726), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #2 (170793,202726), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (170887,202726), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (170889,202726), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (170900,202726), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 373726  inst.: 13614412 (ipc=31.6) sim_rate=19674 (inst/sec) elapsed = 0:0:11:32 / Tue Apr 16 17:05:04 2019
GPGPU-Sim uArch: Shader 1 finished CTA #3 (171096,202726), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (171171,202726), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (171192,202726), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (171248,202726), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (171259,202726), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (171273,202726), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (171280,202726), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (171288,202726), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (171373,202726), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (171376,202726), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (171382,202726), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (171442,202726), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (171450,202726), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (171451,202726), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (171559,202726), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #4 (171565,202726), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (171623,202726), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (171635,202726), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (171779,202726), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (171830,202726), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (171885,202726), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #4 (172114,202726), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #4 (172139,202726), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #4 (172151,202726), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (172396,202726), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (172530,202726), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (172656,202726), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (172682,202726), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #4 (173643,202726), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (173784,202726), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 13.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 173785
gpu_sim_insn = 5413504
gpu_ipc =      31.1506
gpu_tot_sim_cycle = 376511
gpu_tot_sim_insn = 13627054
gpu_tot_ipc =      36.1930
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 260346
gpu_stall_icnt2sh    = 1048079
gpu_total_sim_rate=19692

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 790103
	L1I_total_cache_misses = 992
	L1I_total_cache_miss_rate = 0.0013
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6682
L1D_cache:
	L1D_cache_core[0]: Access = 78265, Miss = 38341, Miss_rate = 0.490, Pending_hits = 1133, Reservation_fails = 249360
	L1D_cache_core[1]: Access = 76468, Miss = 37426, Miss_rate = 0.489, Pending_hits = 1079, Reservation_fails = 247934
	L1D_cache_core[2]: Access = 78556, Miss = 38972, Miss_rate = 0.496, Pending_hits = 1066, Reservation_fails = 250232
	L1D_cache_core[3]: Access = 77776, Miss = 38177, Miss_rate = 0.491, Pending_hits = 1101, Reservation_fails = 250857
	L1D_cache_core[4]: Access = 78342, Miss = 38365, Miss_rate = 0.490, Pending_hits = 1157, Reservation_fails = 249815
	L1D_cache_core[5]: Access = 78607, Miss = 38437, Miss_rate = 0.489, Pending_hits = 1196, Reservation_fails = 250660
	L1D_cache_core[6]: Access = 76611, Miss = 37638, Miss_rate = 0.491, Pending_hits = 1090, Reservation_fails = 246405
	L1D_cache_core[7]: Access = 75260, Miss = 36986, Miss_rate = 0.491, Pending_hits = 1121, Reservation_fails = 243610
	L1D_cache_core[8]: Access = 75633, Miss = 37166, Miss_rate = 0.491, Pending_hits = 1103, Reservation_fails = 242598
	L1D_cache_core[9]: Access = 77146, Miss = 37914, Miss_rate = 0.491, Pending_hits = 1182, Reservation_fails = 247524
	L1D_cache_core[10]: Access = 81265, Miss = 40053, Miss_rate = 0.493, Pending_hits = 1188, Reservation_fails = 253061
	L1D_cache_core[11]: Access = 78520, Miss = 38457, Miss_rate = 0.490, Pending_hits = 1159, Reservation_fails = 248221
	L1D_cache_core[12]: Access = 77009, Miss = 37740, Miss_rate = 0.490, Pending_hits = 1069, Reservation_fails = 250234
	L1D_cache_core[13]: Access = 80215, Miss = 39274, Miss_rate = 0.490, Pending_hits = 1142, Reservation_fails = 251336
	L1D_cache_core[14]: Access = 75715, Miss = 37227, Miss_rate = 0.492, Pending_hits = 1051, Reservation_fails = 245314
	L1D_total_cache_accesses = 1165388
	L1D_total_cache_misses = 572173
	L1D_total_cache_miss_rate = 0.4910
	L1D_total_cache_pending_hits = 16837
	L1D_total_cache_reservation_fails = 3727161
	L1D_cache_data_port_util = 0.107
	L1D_cache_fill_port_util = 0.031
L1C_cache:
	L1C_total_cache_accesses = 117235
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0041
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 571099
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16643
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 167576
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1367603
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 116755
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5279
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 194
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 404597
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2359558
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 789111
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 992
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6682
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2156, 1923, 2399, 2297, 2111, 1976, 2237, 2339, 2189, 2245, 1880, 2021, 2371, 2490, 2158, 1898, 1831, 2246, 2146, 2243, 2167, 2236, 2454, 1892, 1960, 1868, 2178, 1976, 1979, 2142, 1963, 1906, 1890, 1832, 2399, 1831, 2483, 2670, 1917, 1978, 1409, 1864, 1816, 1802, 1735, 1810, 1359, 1737, 
gpgpu_n_tot_thrd_icount = 46769888
gpgpu_n_tot_w_icount = 1461559
gpgpu_n_stall_shd_mem = 4534604
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 167576
gpgpu_n_mem_write_global = 410070
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1829419
gpgpu_n_store_insn = 668599
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1336648
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4531193
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7766527	W0_Idle:539920	W0_Scoreboard:1019732	W1:349830	W2:166026	W3:106983	W4:77303	W5:59812	W6:53022	W7:48321	W8:42796	W9:41546	W10:36441	W11:33727	W12:29831	W13:28080	W14:23886	W15:19821	W16:16890	W17:15014	W18:13687	W19:13348	W20:12358	W21:11764	W22:12235	W23:13493	W24:13088	W25:11568	W26:9621	W27:8774	W28:4654	W29:2404	W30:730	W31:134	W32:184372
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1340608 {8:167576,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16423792 {40:409802,72:74,136:194,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 22790336 {136:167576,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3280560 {8:410070,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 228 
maxdqlatency = 0 
maxmflatency = 1154 
averagemflatency = 332 
max_icnt2mem_latency = 785 
max_icnt2sh_latency = 376244 
mrq_lat_table:29057 	3650 	1098 	2020 	3568 	601 	296 	129 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	160537 	378334 	38780 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	13926 	4331 	32928 	276778 	144954 	104060 	744 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	27456 	67925 	66213 	5964 	33 	0 	0 	2 	9 	35 	924 	10548 	30724 	90074 	182913 	94841 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	75 	678 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        30        37        36        35        32        34        32        32        27        30        31        32        34        33        34 
dram[1]:        34        36        28        32        31        29        33        31        30        30        31        29        33        33        39        39 
dram[2]:        36        39        35        34        32        20        32        32        32        32        26        22        32        33        38        39 
dram[3]:        32        32        23        25        33        25        30        30        30        30        29        24        32        32        32        41 
dram[4]:        32        30        33        32        26        32        32        33        32        32        28        29        32        33        32        32 
dram[5]:        35        31        30        28        32        30        31        35        31        31        31        31        32        32        32        32 
maximum service time to same row:
dram[0]:     32373     40550     30149     53693     52482     44309     51672     52184     30697     40407     48811     40497     47263     43543     41850     41986 
dram[1]:     44328     45534     39759     53043     52065     54603     46902     52036     31041     70761     44683     55080     51259     51234     57163     60032 
dram[2]:     43257     31296     53218     53048     52053     36703     48601     51806     60440     26685     47419     42592     42277     42641     53861     64990 
dram[3]:     38606     27609     40899     36776     41515     54100     39350     47797     28131     63413     24052     49444     48965     50944     40750     57519 
dram[4]:     37503     38021     44922     52619     48677     51031     50790     64247     44722     34985     36195     36600     45793     42598     41157     40641 
dram[5]:     39525     31069     53715     56050     62739     31656     39997     64053     53400     34880     41416     57055     48535     48616     55734     58316 
average row accesses per activate:
dram[0]:  3.954129  4.136364  4.129310  3.934959  4.534654  4.704082  5.279570  4.567307  4.495327  5.244681  4.505882  4.518072  5.482759  5.982456  8.837838  8.736842 
dram[1]:  5.370370  6.092105  4.510204  4.977273  3.790323  3.747967  5.150537  4.600000  4.725490  4.050848  5.319445  4.883117  4.611111  5.377049  8.871795  9.216216 
dram[2]:  4.561224  4.323810  5.134831  4.515790  5.120879  4.281818  5.281250  5.662791  4.345133  4.330435  4.771084  4.260870  6.415094  6.720000  9.351352  9.400000 
dram[3]:  4.326733  4.589474  4.892473  4.106194  4.652632  4.450980  5.093750  4.208696  4.345455  4.845361  3.971429  4.136842  6.693878  6.056604  7.953488  9.194445 
dram[4]:  5.861111  5.791667  5.057471  3.792793  4.400000  5.609756  5.148936  5.078652  5.795181  5.677778  6.344262  5.347826  5.818182  6.075472 10.548388  9.718750 
dram[5]:  4.064220  4.168224  4.115385  3.883929  4.509804  4.200000  6.118421  5.743902  4.694445  3.932773  5.181818  4.851852  4.777778  5.946429  7.465117  6.957447 
average row locality = 40419/8121 = 4.977097
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       353       363       385       392       381       377       427       411       417       423       355       353       314       330       327       331 
dram[1]:       355       370       365       365       389       382       420       440       432       421       357       347       325       324       346       341 
dram[2]:       366       369       378       354       383       389       424       422       429       438       368       368       337       329       345       329 
dram[3]:       354       351       372       375       359       375       422       415       422       420       380       364       320       319       342       331 
dram[4]:       351       351       364       357       380       380       417       395       425       438       364       346       313       315       327       311 
dram[5]:       368       361       360       362       378       386       406       411       438       420       372       367       333       327       320       327 
total reads: 35637
bank skew: 440/311 = 1.41
chip skew: 6028/5834 = 1.03
number of total write accesses:
dram[0]:        78        92        94        92        77        84        64        64        64        70        28        22         4        11         0         1 
dram[1]:        80        93        77        73        81        79        59        66        50        57        26        29         7         4         0         0 
dram[2]:        81        85        79        75        83        82        83        65        62        60        28        24         3         7         1         0 
dram[3]:        83        85        83        89        83        79        67        69        56        50        37        29         8         2         0         0 
dram[4]:        71        66        76        64        82        80        67        57        56        73        23        23         7         7         0         0 
dram[5]:        75        85        68        73        82        76        59        60        69        48        27        26        11         6         1         0 
total reads: 4782
min_bank_accesses = 0!
chip skew: 845/752 = 1.12
average mf latency per bank:
dram[0]:       2148      2029      2337      2335      2592      2393      2384      2409      2173      2125      6979      7392     10683      9952      8106      7985
dram[1]:       2143      2081      2620      2626      2496      2588      2445      2456      2281      2244      6898      7565     10167     10621      7654      7851
dram[2]:       2180      2083      2466      2600      2548      2448      2319      2320      2266      2187      6795      7324      9929     10026      7690      8116
dram[3]:       2218      2107      2467      2470      2555      2548      2424      2471      2276      2278      6383      7130     10354     10308      7822      8065
dram[4]:       2801      2324      3243      2681      3201      2537      3177      2558      2914      2067     50775      7634     14009     10406     10681      8620
dram[5]:       2063      2174      2637      2730      2481      2490      2402      2436      2098      2321      6933      7301     10022     10106      8180      8084
maximum mf latency per bank:
dram[0]:        948       785       882       777       795       945       848       804       782       995       867       893       799       774       843       981
dram[1]:        780       812       801       760       795      1071       862       839       984       804       892       787       765       781       832       893
dram[2]:        773       788       857       762       812       985       816       887       990       843       897       898       833       789       903       924
dram[3]:        877       847       837      1039       800       852       874       850       915       897       796       843       872       857       821      1016
dram[4]:       1029       850       920       859      1024       794      1060       782      1154       825      1009       798      1060       849      1016       839
dram[5]:        858       968       753       891       994       885       872       839       852       794       876       899       799       907       860       897

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=496990 n_nop=481149 n_act=1413 n_pre=1397 n_req=6784 n_rd=11878 n_write=1153 bw_util=0.05244
n_activity=97609 dram_eff=0.267
bk0: 706a 491528i bk1: 726a 491277i bk2: 770a 490817i bk3: 784a 490651i bk4: 762a 491148i bk5: 754a 491034i bk6: 854a 491130i bk7: 822a 490582i bk8: 834a 491186i bk9: 846a 491049i bk10: 710a 492254i bk11: 706a 492301i bk12: 628a 493430i bk13: 660a 493080i bk14: 654a 493864i bk15: 662a 493498i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0913519
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=496990 n_nop=481253 n_act=1371 n_pre=1355 n_req=6760 n_rd=11958 n_write=1053 bw_util=0.05236
n_activity=95510 dram_eff=0.2725
bk0: 710a 492189i bk1: 740a 491846i bk2: 730a 491543i bk3: 730a 491922i bk4: 778a 490635i bk5: 764a 490080i bk6: 840a 491223i bk7: 880a 490321i bk8: 864a 491236i bk9: 842a 490772i bk10: 714a 492597i bk11: 694a 492450i bk12: 650a 493128i bk13: 648a 493366i bk14: 692a 494040i bk15: 682a 494229i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0664319
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=496990 n_nop=481164 n_act=1348 n_pre=1332 n_req=6846 n_rd=12056 n_write=1090 bw_util=0.0529
n_activity=96791 dram_eff=0.2716
bk0: 732a 491662i bk1: 738a 491613i bk2: 756a 491674i bk3: 708a 491523i bk4: 766a 491232i bk5: 778a 490749i bk6: 848a 490780i bk7: 844a 491020i bk8: 858a 490875i bk9: 876a 490450i bk10: 736a 492086i bk11: 736a 491862i bk12: 674a 492996i bk13: 658a 493161i bk14: 690a 493674i bk15: 658a 494001i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0979597
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=496990 n_nop=481253 n_act=1398 n_pre=1382 n_req=6741 n_rd=11842 n_write=1115 bw_util=0.05214
n_activity=98135 dram_eff=0.2641
bk0: 708a 491713i bk1: 702a 491754i bk2: 744a 491410i bk3: 750a 490810i bk4: 718a 491375i bk5: 750a 491303i bk6: 844a 491189i bk7: 830a 490650i bk8: 844a 491110i bk9: 840a 491442i bk10: 760a 491777i bk11: 728a 491875i bk12: 640a 493563i bk13: 638a 493518i bk14: 684a 493811i bk15: 662a 494355i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.064782
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=496990 n_nop=481961 n_act=1186 n_pre=1170 n_req=6586 n_rd=11668 n_write=1005 bw_util=0.051
n_activity=95719 dram_eff=0.2648
bk0: 702a 492807i bk1: 702a 492723i bk2: 728a 492064i bk3: 714a 491564i bk4: 760a 491374i bk5: 760a 491749i bk6: 834a 490741i bk7: 790a 491570i bk8: 850a 491718i bk9: 876a 491243i bk10: 728a 492832i bk11: 692a 492748i bk12: 626a 493357i bk13: 630a 493286i bk14: 654a 493929i bk15: 622a 494018i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0858307
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=496990 n_nop=481290 n_act=1405 n_pre=1389 n_req=6702 n_rd=11872 n_write=1034 bw_util=0.05194
n_activity=96763 dram_eff=0.2668
bk0: 736a 491642i bk1: 722a 491101i bk2: 720a 491536i bk3: 724a 491166i bk4: 756a 491324i bk5: 772a 491045i bk6: 812a 491775i bk7: 822a 491563i bk8: 876a 490767i bk9: 840a 491130i bk10: 744a 492302i bk11: 734a 492450i bk12: 666a 492782i bk13: 654a 493290i bk14: 640a 493737i bk15: 654a 493647i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0717519

========= L2 cache stats =========
L2_cache_bank[0]: Access = 44538, Miss = 2959, Miss_rate = 0.066, Pending_hits = 9, Reservation_fails = 254
L2_cache_bank[1]: Access = 44803, Miss = 2980, Miss_rate = 0.067, Pending_hits = 5, Reservation_fails = 305
L2_cache_bank[2]: Access = 44712, Miss = 2989, Miss_rate = 0.067, Pending_hits = 14, Reservation_fails = 115
L2_cache_bank[3]: Access = 45761, Miss = 2990, Miss_rate = 0.065, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[4]: Access = 44722, Miss = 3030, Miss_rate = 0.068, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[5]: Access = 44670, Miss = 2998, Miss_rate = 0.067, Pending_hits = 6, Reservation_fails = 559
L2_cache_bank[6]: Access = 44763, Miss = 2971, Miss_rate = 0.066, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[7]: Access = 44895, Miss = 2950, Miss_rate = 0.066, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 84064, Miss = 2941, Miss_rate = 0.035, Pending_hits = 5, Reservation_fails = 212
L2_cache_bank[9]: Access = 44928, Miss = 2893, Miss_rate = 0.064, Pending_hits = 7, Reservation_fails = 517
L2_cache_bank[10]: Access = 44882, Miss = 2975, Miss_rate = 0.066, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[11]: Access = 44983, Miss = 2961, Miss_rate = 0.066, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 577721
L2_total_cache_misses = 35637
L2_total_cache_miss_rate = 0.0617
L2_total_cache_pending_hits = 82
L2_total_cache_reservation_fails = 1962
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 134985
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32574
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1620
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 406956
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 56
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3058
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 231
L2_cache_data_port_util = 0.211
L2_cache_fill_port_util = 0.032

icnt_total_pkts_mem_to_simt=1248295
icnt_total_pkts_simt_to_mem=988447
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 63.6683
	minimum = 6
	maximum = 683
Network latency average = 35.487
	minimum = 6
	maximum = 513
Slowest packet = 620160
Flit latency average = 29.6524
	minimum = 6
	maximum = 512
Slowest flit = 2182928
Fragmentation average = 0.0519865
	minimum = 0
	maximum = 380
Injected packet rate average = 0.114709
	minimum = 0.101591 (at node 8)
	maximum = 0.209385 (at node 23)
Accepted packet rate average = 0.114709
	minimum = 0.101591 (at node 8)
	maximum = 0.209385 (at node 23)
Injected flit rate average = 0.235322
	minimum = 0.16643 (at node 8)
	maximum = 0.392071 (at node 23)
Accepted flit rate average= 0.235322
	minimum = 0.192099 (at node 20)
	maximum = 0.373237 (at node 23)
Injected packet length average = 2.05147
Accepted packet length average = 2.05147
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 32.8643 (6 samples)
	minimum = 6 (6 samples)
	maximum = 284.167 (6 samples)
Network latency average = 20.3673 (6 samples)
	minimum = 6 (6 samples)
	maximum = 230 (6 samples)
Flit latency average = 17.7926 (6 samples)
	minimum = 6 (6 samples)
	maximum = 227.833 (6 samples)
Fragmentation average = 0.0152467 (6 samples)
	minimum = 0 (6 samples)
	maximum = 137.833 (6 samples)
Injected packet rate average = 0.0594432 (6 samples)
	minimum = 0.0475169 (6 samples)
	maximum = 0.136983 (6 samples)
Accepted packet rate average = 0.0594432 (6 samples)
	minimum = 0.0475169 (6 samples)
	maximum = 0.136983 (6 samples)
Injected flit rate average = 0.118037 (6 samples)
	minimum = 0.0795666 (6 samples)
	maximum = 0.224903 (6 samples)
Accepted flit rate average = 0.118037 (6 samples)
	minimum = 0.0910269 (6 samples)
	maximum = 0.259759 (6 samples)
Injected packet size average = 1.98571 (6 samples)
Accepted packet size average = 1.98571 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 11 min, 32 sec (692 sec)
gpgpu_simulation_rate = 19692 (inst/sec)
gpgpu_simulation_rate = 544 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x404fc4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,376511)
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,376511)
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,376511)
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,376511)
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,376511)
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,376511)
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,376511)
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,376511)
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,376511)
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,376511)
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,376511)
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,376511)
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,376511)
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,376511)
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,376511)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,376511)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,376511)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,376511)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,376511)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,376511)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,376511)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,376511)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,376511)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,376511)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,376511)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,376511)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,376511)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,376511)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,376511)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,376511)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,376511)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,376511)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,376511)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,376511)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,376511)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,376511)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,376511)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,376511)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,376511)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,376511)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,376511)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,376511)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,376511)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,376511)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,376511)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,376511)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,376511)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,376511)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,376511)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,376511)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,376511)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,376511)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,376511)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,376511)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,376511)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,376511)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,376511)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,376511)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,376511)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,376511)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,376511)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,376511)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,376511)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,376511)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,376511)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,376511)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,376511)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,376511)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,376511)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,376511)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,376511)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,376511)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,376511)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,376511)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,376511)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,376511)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,376511)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,376511)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,376511)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,376511)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,376511)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,376511)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,376511)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,376511)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,376511)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,376511)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,376511)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,376511)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,376511)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,376511)
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(8,0,0) tid=(250,0,0)
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(11,0,0) tid=(218,0,0)
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(80,0,0) tid=(218,0,0)
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(59,0,0) tid=(229,0,0)
GPGPU-Sim uArch: cycles simulated: 377011  inst.: 13931854 (ipc=609.6) sim_rate=20045 (inst/sec) elapsed = 0:0:11:35 / Tue Apr 16 17:05:07 2019
GPGPU-Sim uArch: cycles simulated: 377511  inst.: 13947258 (ipc=320.2) sim_rate=20039 (inst/sec) elapsed = 0:0:11:36 / Tue Apr 16 17:05:08 2019
GPGPU-Sim uArch: cycles simulated: 378511  inst.: 13964051 (ipc=168.5) sim_rate=20034 (inst/sec) elapsed = 0:0:11:37 / Tue Apr 16 17:05:09 2019
GPGPU-Sim uArch: cycles simulated: 379011  inst.: 13973822 (ipc=138.7) sim_rate=20019 (inst/sec) elapsed = 0:0:11:38 / Tue Apr 16 17:05:10 2019
GPGPU-Sim uArch: cycles simulated: 379511  inst.: 13986794 (ipc=119.9) sim_rate=20009 (inst/sec) elapsed = 0:0:11:39 / Tue Apr 16 17:05:11 2019
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(4,0,0) tid=(235,0,0)
GPGPU-Sim uArch: cycles simulated: 380511  inst.: 14014668 (ipc=96.9) sim_rate=20020 (inst/sec) elapsed = 0:0:11:40 / Tue Apr 16 17:05:12 2019
GPGPU-Sim uArch: cycles simulated: 381011  inst.: 14028702 (ipc=89.3) sim_rate=20012 (inst/sec) elapsed = 0:0:11:41 / Tue Apr 16 17:05:13 2019
GPGPU-Sim uArch: cycles simulated: 381511  inst.: 14044862 (ipc=83.6) sim_rate=20006 (inst/sec) elapsed = 0:0:11:42 / Tue Apr 16 17:05:14 2019
GPGPU-Sim uArch: Shader 5 finished CTA #0 (5036,376511), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(5037,376511)
GPGPU-Sim uArch: cycles simulated: 382011  inst.: 14058941 (ipc=78.5) sim_rate=19998 (inst/sec) elapsed = 0:0:11:43 / Tue Apr 16 17:05:15 2019
GPGPU-Sim uArch: Shader 13 finished CTA #0 (5671,376511), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(5672,376511)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (6013,376511), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(6014,376511)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (6469,376511), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(6470,376511)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (6478,376511), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(6479,376511)
GPGPU-Sim uArch: cycles simulated: 383011  inst.: 14094625 (ipc=71.9) sim_rate=19992 (inst/sec) elapsed = 0:0:11:45 / Tue Apr 16 17:05:17 2019
GPGPU-Sim uArch: Shader 14 finished CTA #0 (6577,376511), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(6578,376511)
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(56,0,0) tid=(160,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (6806,376511), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(6807,376511)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (6999,376511), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(7000,376511)
GPGPU-Sim uArch: cycles simulated: 383511  inst.: 14116073 (ipc=69.9) sim_rate=19966 (inst/sec) elapsed = 0:0:11:47 / Tue Apr 16 17:05:19 2019
GPGPU-Sim uArch: Shader 5 finished CTA #1 (7099,376511), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(7100,376511)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (7189,376511), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(7190,376511)
GPGPU-Sim uArch: cycles simulated: 384011  inst.: 14135482 (ipc=67.8) sim_rate=19965 (inst/sec) elapsed = 0:0:11:48 / Tue Apr 16 17:05:20 2019
GPGPU-Sim uArch: Shader 9 finished CTA #0 (7539,376511), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(7540,376511)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (7716,376511), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(7717,376511)
GPGPU-Sim uArch: cycles simulated: 384511  inst.: 14155863 (ipc=66.1) sim_rate=19965 (inst/sec) elapsed = 0:0:11:49 / Tue Apr 16 17:05:21 2019
GPGPU-Sim uArch: Shader 8 finished CTA #0 (8041,376511), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(8042,376511)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (8043,376511), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(8044,376511)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8086,376511), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(8087,376511)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (8209,376511), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(8210,376511)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (8233,376511), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(8234,376511)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (8290,376511), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(8291,376511)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (8377,376511), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(8378,376511)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (8460,376511), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(8461,376511)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (8461,376511), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(8462,376511)
GPGPU-Sim uArch: cycles simulated: 385011  inst.: 14186629 (ipc=65.8) sim_rate=19981 (inst/sec) elapsed = 0:0:11:50 / Tue Apr 16 17:05:22 2019
GPGPU-Sim uArch: Shader 1 finished CTA #1 (8617,376511), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(8618,376511)
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(108,0,0) tid=(247,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (8834,376511), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(8835,376511)
GPGPU-Sim uArch: cycles simulated: 385511  inst.: 14212089 (ipc=65.0) sim_rate=19988 (inst/sec) elapsed = 0:0:11:51 / Tue Apr 16 17:05:23 2019
GPGPU-Sim uArch: Shader 12 finished CTA #1 (9016,376511), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(9017,376511)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (9260,376511), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(9261,376511)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (9385,376511), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(9386,376511)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (9535,376511), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(9536,376511)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (9646,376511), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(9647,376511)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (9653,376511), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(9654,376511)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (9695,376511), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(9696,376511)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (9716,376511), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(9717,376511)
GPGPU-Sim uArch: cycles simulated: 386511  inst.: 14272651 (ipc=64.6) sim_rate=20045 (inst/sec) elapsed = 0:0:11:52 / Tue Apr 16 17:05:24 2019
GPGPU-Sim uArch: Shader 4 finished CTA #1 (10046,376511), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(10047,376511)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (10097,376511), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(10098,376511)
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(69,0,0) tid=(78,0,0)
GPGPU-Sim uArch: cycles simulated: 387011  inst.: 14310072 (ipc=65.0) sim_rate=20042 (inst/sec) elapsed = 0:0:11:54 / Tue Apr 16 17:05:26 2019
GPGPU-Sim uArch: Shader 7 finished CTA #3 (10774,376511), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(10775,376511)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (11370,376511), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(11371,376511)
GPGPU-Sim uArch: cycles simulated: 388011  inst.: 14361796 (ipc=63.9) sim_rate=20086 (inst/sec) elapsed = 0:0:11:55 / Tue Apr 16 17:05:27 2019
GPGPU-Sim uArch: Shader 14 finished CTA #3 (11542,376511), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(11543,376511)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (11605,376511), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(11606,376511)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (11640,376511), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(11641,376511)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (11723,376511), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(11724,376511)
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(80,0,0) tid=(180,0,0)
GPGPU-Sim uArch: cycles simulated: 388511  inst.: 14393431 (ipc=63.9) sim_rate=20102 (inst/sec) elapsed = 0:0:11:56 / Tue Apr 16 17:05:28 2019
GPGPU-Sim uArch: Shader 14 finished CTA #5 (12008,376511), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(12009,376511)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (12041,376511), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(12042,376511)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (12153,376511), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(12154,376511)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (12236,376511), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(12237,376511)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (12258,376511), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(12259,376511)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (12260,376511), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(12261,376511)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (12431,376511), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(12432,376511)
GPGPU-Sim uArch: cycles simulated: 389011  inst.: 14433167 (ipc=64.5) sim_rate=20129 (inst/sec) elapsed = 0:0:11:57 / Tue Apr 16 17:05:29 2019
GPGPU-Sim uArch: Shader 8 finished CTA #3 (12504,376511), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(12505,376511)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (12528,376511), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(12529,376511)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (12569,376511), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(12570,376511)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (12587,376511), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(12588,376511)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (12634,376511), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(12635,376511)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (12645,376511), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(12646,376511)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (12685,376511), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(12686,376511)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (12691,376511), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (12691,376511), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(12692,376511)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(12692,376511)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (12859,376511), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(12860,376511)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (12909,376511), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(12910,376511)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (12934,376511), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(12935,376511)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (12947,376511), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(12948,376511)
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(146,0,0) tid=(17,0,0)
GPGPU-Sim uArch: cycles simulated: 389511  inst.: 14488599 (ipc=66.3) sim_rate=20123 (inst/sec) elapsed = 0:0:12:00 / Tue Apr 16 17:05:32 2019
GPGPU-Sim uArch: Shader 3 finished CTA #1 (13004,376511), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(13005,376511)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (13010,376511), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(13011,376511)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (13015,376511), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(13016,376511)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (13050,376511), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(13051,376511)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (13060,376511), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(13061,376511)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (13090,376511), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(13091,376511)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (13195,376511), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(13196,376511)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (13252,376511), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (13252,376511), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(13253,376511)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(13253,376511)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (13253,376511), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(13254,376511)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (13310,376511), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(13311,376511)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (13312,376511), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(13313,376511)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (13437,376511), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(13438,376511)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (13448,376511), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(13449,376511)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (13459,376511), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(13460,376511)
GPGPU-Sim uArch: cycles simulated: 390011  inst.: 14554519 (ipc=68.7) sim_rate=20186 (inst/sec) elapsed = 0:0:12:01 / Tue Apr 16 17:05:33 2019
GPGPU-Sim uArch: Shader 13 finished CTA #1 (13529,376511), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(13530,376511)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (13607,376511), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(13608,376511)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (13622,376511), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(13623,376511)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (13632,376511), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(13633,376511)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (13661,376511), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(13662,376511)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (13663,376511), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(13664,376511)
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(167,0,0) tid=(215,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (13704,376511), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(13705,376511)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (13732,376511), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(13733,376511)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (13748,376511), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(13749,376511)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (13784,376511), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(13785,376511)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (13822,376511), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(13823,376511)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (13827,376511), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(13828,376511)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (13921,376511), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(13922,376511)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (13961,376511), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(13962,376511)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (13970,376511), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(13971,376511)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (13973,376511), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(13974,376511)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (13986,376511), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(13987,376511)
GPGPU-Sim uArch: cycles simulated: 390511  inst.: 14617076 (ipc=70.7) sim_rate=20245 (inst/sec) elapsed = 0:0:12:02 / Tue Apr 16 17:05:34 2019
GPGPU-Sim uArch: Shader 4 finished CTA #4 (14045,376511), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(14046,376511)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (14101,376511), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(14102,376511)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (14106,376511), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(14107,376511)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (14111,376511), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(14112,376511)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (14136,376511), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(14137,376511)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (14178,376511), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(14179,376511)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (14230,376511), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(14231,376511)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (14233,376511), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (14233,376511), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(14234,376511)
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(14234,376511)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (14254,376511), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(14255,376511)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (14275,376511), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(14276,376511)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (14285,376511), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(14286,376511)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (14295,376511), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(14296,376511)
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(193,0,0) tid=(12,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (14368,376511), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(14369,376511)
GPGPU-Sim uArch: cycles simulated: 391011  inst.: 14689707 (ipc=73.3) sim_rate=20317 (inst/sec) elapsed = 0:0:12:03 / Tue Apr 16 17:05:35 2019
GPGPU-Sim uArch: Shader 1 finished CTA #5 (14558,376511), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(14559,376511)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (14567,376511), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(14568,376511)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (14662,376511), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(14663,376511)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (14697,376511), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(14698,376511)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (14712,376511), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(14713,376511)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (14715,376511), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(14716,376511)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (14745,376511), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(14746,376511)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (14746,376511), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(14747,376511)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (14813,376511), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(14814,376511)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (14815,376511), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(14816,376511)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (14827,376511), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(14828,376511)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (14840,376511), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(14841,376511)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (14863,376511), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(14864,376511)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (14874,376511), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(14875,376511)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (14885,376511), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(14886,376511)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (14903,376511), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(14904,376511)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (14929,376511), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(14930,376511)
GPGPU-Sim uArch: cycles simulated: 391511  inst.: 14756994 (ipc=75.3) sim_rate=20382 (inst/sec) elapsed = 0:0:12:04 / Tue Apr 16 17:05:36 2019
GPGPU-Sim uArch: Shader 2 finished CTA #3 (15026,376511), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(15027,376511)
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(155,0,0) tid=(190,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (15083,376511), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(15084,376511)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (15096,376511), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(15097,376511)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (15099,376511), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(15100,376511)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (15241,376511), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(15242,376511)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (15251,376511), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(15252,376511)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (15288,376511), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(15289,376511)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (15314,376511), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(15315,376511)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (15319,376511), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(15320,376511)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (15339,376511), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(15340,376511)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (15390,376511), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(15391,376511)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (15426,376511), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(15427,376511)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (15429,376511), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(15430,376511)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (15434,376511), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(15435,376511)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (15489,376511), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(15490,376511)
GPGPU-Sim uArch: cycles simulated: 392011  inst.: 14820524 (ipc=77.0) sim_rate=20442 (inst/sec) elapsed = 0:0:12:05 / Tue Apr 16 17:05:37 2019
GPGPU-Sim uArch: Shader 10 finished CTA #2 (15515,376511), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(15516,376511)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (15526,376511), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(15527,376511)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (15529,376511), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(15530,376511)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (15533,376511), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(15534,376511)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (15559,376511), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(15560,376511)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (15614,376511), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(15615,376511)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (15692,376511), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(15693,376511)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (15703,376511), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(15704,376511)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (15732,376511), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(15733,376511)
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(223,0,0) tid=(211,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (15803,376511), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(15804,376511)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (15814,376511), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(15815,376511)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (15817,376511), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(15818,376511)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (15827,376511), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(15828,376511)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (15882,376511), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(15883,376511)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (15903,376511), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(15904,376511)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (15917,376511), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(15918,376511)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (15965,376511), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(15966,376511)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (15988,376511), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(15989,376511)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (15989,376511), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(15990,376511)
GPGPU-Sim uArch: cycles simulated: 392511  inst.: 14893911 (ipc=79.2) sim_rate=20515 (inst/sec) elapsed = 0:0:12:06 / Tue Apr 16 17:05:38 2019
GPGPU-Sim uArch: Shader 4 finished CTA #3 (16025,376511), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(16026,376511)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (16038,376511), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(16039,376511)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (16040,376511), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(16041,376511)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (16048,376511), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(16049,376511)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (16120,376511), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(16121,376511)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (16169,376511), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(16170,376511)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (16173,376511), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(16174,376511)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (16220,376511), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(16221,376511)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (16254,376511), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(16255,376511)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (16284,376511), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(16285,376511)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (16291,376511), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (16297,376511), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (16314,376511), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (16339,376511), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (16357,376511), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (16360,376511), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (16377,376511), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (16383,376511), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (16387,376511), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (16421,376511), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (16439,376511), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (16447,376511), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (16452,376511), 4 CTAs running
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(250,0,0) tid=(117,0,0)
GPGPU-Sim uArch: cycles simulated: 393011  inst.: 14953882 (ipc=80.4) sim_rate=20569 (inst/sec) elapsed = 0:0:12:07 / Tue Apr 16 17:05:39 2019
GPGPU-Sim uArch: Shader 8 finished CTA #1 (16518,376511), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (16534,376511), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (16553,376511), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (16567,376511), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (16584,376511), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (16609,376511), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (16735,376511), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (16763,376511), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (16804,376511), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (16807,376511), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (16813,376511), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (16847,376511), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (16855,376511), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (16860,376511), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (16885,376511), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (16967,376511), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (16983,376511), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (16986,376511), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (16987,376511), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 393511  inst.: 14966237 (ipc=78.8) sim_rate=20558 (inst/sec) elapsed = 0:0:12:08 / Tue Apr 16 17:05:40 2019
GPGPU-Sim uArch: Shader 5 finished CTA #4 (17003,376511), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (17015,376511), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (17017,376511), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (17049,376511), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (17084,376511), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (17107,376511), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (17109,376511), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (17122,376511), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (17143,376511), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (17151,376511), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (17175,376511), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (17246,376511), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (17259,376511), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (17287,376511), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (17293,376511), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (17296,376511), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (17299,376511), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (17318,376511), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (17325,376511), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (17345,376511), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (17353,376511), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (17355,376511), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (17364,376511), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (17405,376511), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (17433,376511), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (17464,376511), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (17480,376511), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (17502,376511), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (17551,376511), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #2 (17578,376511), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (17599,376511), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (17639,376511), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (17646,376511), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (17676,376511), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (17694,376511), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (17697,376511), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (17700,376511), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (17720,376511), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (17758,376511), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (17762,376511), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (17770,376511), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (17781,376511), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #5 (17787,376511), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (17794,376511), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (17815,376511), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (17846,376511), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (17902,376511), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (17925,376511), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (17956,376511), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (17973,376511), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 394511  inst.: 14974816 (ipc=74.9) sim_rate=20541 (inst/sec) elapsed = 0:0:12:09 / Tue Apr 16 17:05:41 2019
GPGPU-Sim uArch: Shader 3 finished CTA #5 (18014,376511), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #4 (18042,376511), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #5 (18081,376511), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (18163,376511), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #4 (18171,376511), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (18244,376511), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #4 (18450,376511), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #4 (18605,376511), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 0.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 18606
gpu_sim_insn = 1348220
gpu_ipc =      72.4616
gpu_tot_sim_cycle = 395117
gpu_tot_sim_insn = 14975274
gpu_tot_ipc =      37.9009
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 301952
gpu_stall_icnt2sh    = 1158708
gpu_total_sim_rate=20542

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 896038
	L1I_total_cache_misses = 992
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6682
L1D_cache:
	L1D_cache_core[0]: Access = 82571, Miss = 39695, Miss_rate = 0.481, Pending_hits = 1291, Reservation_fails = 257507
	L1D_cache_core[1]: Access = 80823, Miss = 38840, Miss_rate = 0.481, Pending_hits = 1246, Reservation_fails = 256325
	L1D_cache_core[2]: Access = 82819, Miss = 40382, Miss_rate = 0.488, Pending_hits = 1251, Reservation_fails = 258006
	L1D_cache_core[3]: Access = 81804, Miss = 39573, Miss_rate = 0.484, Pending_hits = 1269, Reservation_fails = 258510
	L1D_cache_core[4]: Access = 82441, Miss = 39675, Miss_rate = 0.481, Pending_hits = 1317, Reservation_fails = 257590
	L1D_cache_core[5]: Access = 83227, Miss = 39947, Miss_rate = 0.480, Pending_hits = 1378, Reservation_fails = 257902
	L1D_cache_core[6]: Access = 80947, Miss = 39013, Miss_rate = 0.482, Pending_hits = 1276, Reservation_fails = 254503
	L1D_cache_core[7]: Access = 79524, Miss = 38417, Miss_rate = 0.483, Pending_hits = 1269, Reservation_fails = 251949
	L1D_cache_core[8]: Access = 80158, Miss = 38604, Miss_rate = 0.482, Pending_hits = 1293, Reservation_fails = 250677
	L1D_cache_core[9]: Access = 81547, Miss = 39350, Miss_rate = 0.483, Pending_hits = 1340, Reservation_fails = 256180
	L1D_cache_core[10]: Access = 85447, Miss = 41418, Miss_rate = 0.485, Pending_hits = 1353, Reservation_fails = 260963
	L1D_cache_core[11]: Access = 82646, Miss = 39834, Miss_rate = 0.482, Pending_hits = 1312, Reservation_fails = 256951
	L1D_cache_core[12]: Access = 81398, Miss = 39136, Miss_rate = 0.481, Pending_hits = 1247, Reservation_fails = 258481
	L1D_cache_core[13]: Access = 84605, Miss = 40694, Miss_rate = 0.481, Pending_hits = 1329, Reservation_fails = 258941
	L1D_cache_core[14]: Access = 80145, Miss = 38681, Miss_rate = 0.483, Pending_hits = 1216, Reservation_fails = 252616
	L1D_total_cache_accesses = 1230102
	L1D_total_cache_misses = 593259
	L1D_total_cache_miss_rate = 0.4823
	L1D_total_cache_pending_hits = 19387
	L1D_total_cache_reservation_fails = 3847101
	L1D_cache_data_port_util = 0.109
	L1D_cache_fill_port_util = 0.033
L1C_cache:
	L1C_total_cache_accesses = 126515
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0038
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 611242
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19136
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 185612
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1485204
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 126035
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6214
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 251
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 407647
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2361897
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 895046
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 992
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6682
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2456, 2127, 2844, 2507, 2384, 2343, 2609, 2486, 2404, 2364, 2161, 2225, 2630, 2705, 2379, 2256, 2057, 2555, 2380, 2587, 2512, 2580, 2664, 2162, 2107, 2160, 2484, 2150, 2263, 2316, 2156, 2239, 2317, 2113, 2702, 2019, 2624, 3047, 2176, 2174, 1635, 2090, 2020, 1921, 1887, 2003, 1552, 1911, 
gpgpu_n_tot_thrd_icount = 52514112
gpgpu_n_tot_w_icount = 1641066
gpgpu_n_stall_shd_mem = 4688360
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 185612
gpgpu_n_mem_write_global = 414112
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1967996
gpgpu_n_store_insn = 681312
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1485917
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4684949
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8000475	W0_Idle:547836	W0_Scoreboard:1137309	W1:414048	W2:192758	W3:123133	W4:89000	W5:68964	W6:58676	W7:52584	W8:45655	W9:43370	W10:37597	W11:34675	W12:30464	W13:28601	W14:24478	W15:20339	W16:17585	W17:15143	W18:14002	W19:13507	W20:12555	W21:11909	W22:12350	W23:13534	W24:13099	W25:11568	W26:9632	W27:8826	W28:4654	W29:2404	W30:730	W31:134	W32:215092
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1484896 {8:185612,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16585472 {40:413844,72:74,136:194,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 25243232 {136:185612,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3312896 {8:414112,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 471 
maxdqlatency = 0 
maxmflatency = 1154 
averagemflatency = 332 
max_icnt2mem_latency = 832 
max_icnt2sh_latency = 393528 
mrq_lat_table:34468 	4016 	1425 	2459 	4506 	1125 	685 	251 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	166877 	390729 	42122 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	23675 	5635 	34883 	280892 	147950 	105989 	775 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	29228 	77866 	72328 	6172 	33 	0 	0 	2 	9 	35 	924 	10548 	30724 	90074 	182913 	98883 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	88 	703 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        30        37        36        35        32        34        32        32        27        30        31        32        34        33        34 
dram[1]:        34        36        28        32        31        29        33        31        30        30        31        29        33        33        39        39 
dram[2]:        36        39        35        34        32        20        32        32        32        32        26        22        32        33        38        39 
dram[3]:        32        32        23        25        33        25        30        30        30        30        29        24        32        32        32        41 
dram[4]:        32        30        33        32        26        32        32        33        32        32        28        29        32        33        32        32 
dram[5]:        35        31        30        28        32        30        31        35        31        31        31        31        32        32        32        32 
maximum service time to same row:
dram[0]:     32373     40550     30149     53693     52482     44309     51672     52184     30697     40407     48811     40497     47263     43543     41850     41986 
dram[1]:     44328     45534     39759     53043     52065     54603     46902     52036     31041     70761     44683     55080     51259     51234     57163     60032 
dram[2]:     43257     31296     53218     53048     52053     36703     48601     51806     60440     26685     47419     42592     42277     42641     53861     64990 
dram[3]:     38606     27609     40899     36776     41515     54100     39350     47797     28131     63413     24052     49444     48965     50944     40750     57519 
dram[4]:     37503     38021     44922     52619     48677     51031     50790     64247     44722     34985     36195     36600     45793     42598     41157     40641 
dram[5]:     39525     31069     53715     56050     62739     31656     39997     64053     53400     34880     41416     57055     48535     48616     55734     58316 
average row accesses per activate:
dram[0]:  3.815385  3.970588  3.823129  3.684211  4.256000  4.745454  5.194690  4.559055  4.291971  5.034188  3.817460  3.669173  4.205883  4.591837  7.345455  7.557693 
dram[1]:  4.761468  5.435644  4.039370  4.702703  3.641892  3.698630  5.091743  4.407407  3.873333  3.660256  4.490741  4.267241  4.083333  4.617021  7.740741  9.714286 
dram[2]:  4.093023  4.145161  4.508333  4.080000  4.990566  4.172932  5.155172  5.774510  3.986486  4.314286  4.237288  3.602837  4.787234  5.129412  8.612245  6.879310 
dram[3]:  3.948148  4.120000  4.366667  3.919708  4.393162  4.420168  4.776859  4.064286  3.930556  4.195489  3.714286  3.521127  4.795699  4.736264  6.661290  8.888889 
dram[4]:  4.990196  5.216495  4.435897  3.472603  4.224000  5.095238  5.087719  4.736842  5.453704  5.410714  4.784314  4.552381  4.691489  4.909091 10.050000 10.351352 
dram[5]:  3.969466  3.962963  3.768116  3.503356  4.317073  4.153846  6.054348  5.514852  4.294964  3.466258  4.000000  3.864662  4.216981  4.932584  8.062500  7.314815 
average row locality = 48949/10791 = 4.536095
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       406       428       444       447       440       433       512       501       498       497       435       445       407       425       403       391 
dram[1]:       419       440       419       421       449       452       485       521       507       492       440       442       419       414       418       408 
dram[2]:       427       415       440       418       443       462       501       508       504       515       457       461       431       415       420       398 
dram[3]:       430       413       424       434       423       434       497       491       487       483       466       451       425       409       413       400 
dram[4]:       417       419       422       423       439       446       498       469       504       507       443       434       417       408       402       383 
dram[5]:       429       430       424       425       442       457       484       481       507       491       462       463       423       418       386       395 
total reads: 42701
bank skew: 521/383 = 1.36
chip skew: 7215/7031 = 1.03
number of total write accesses:
dram[0]:        90       112       118       113        92        89        75        78        90        92        46        43        22        25         1         2 
dram[1]:       100       109        94       101        90        88        70        74        74        79        45        53        22        20         0         0 
dram[2]:       101        99       101        92        86        93        97        81        86        89        43        47        19        21         2         1 
dram[3]:       103       102       100       103        91        92        81        78        79        75        54        49        21        22         0         0 
dram[4]:        92        87        97        84        89        89        82        71        85        99        45        44        24        24         0         0 
dram[5]:        91       105        96        97        89        83        73        76        90        74        50        51        24        21         1         0 
total reads: 6248
min_bank_accesses = 0!
chip skew: 1088/1012 = 1.08
average mf latency per bank:
dram[0]:       1922      1770      2049      2076      2275      2166      2056      2046      1843      1842      5714      5846      8204      7811      7147      7351
dram[1]:       1856      1819      2311      2258      2222      2265      2160      2148      1955      1939      5599      5908      7921      8309      6966      7230
dram[2]:       1902      1883      2148      2247      2292      2131      2023      1981      1947      1862      5535      5808      7783      8036      6938      7346
dram[3]:       1879      1836      2192      2189      2246      2253      2101      2153      1971      1963      5245      5749      7856      7967      6990      7295
dram[4]:       2398      1988      2814      2286      2856      2238      2722      2204      2446      1800     40801      6075     10525      8091      9475      7705
dram[5]:       1811      1882      2234      2346      2197      2179      2071      2120      1838      1982      5571      5753      7999      7998      7436      7379
maximum mf latency per bank:
dram[0]:        948       807       882       794       795       945       848       868       782       995       867       938       799       900       843       981
dram[1]:        798       812       801       760       795      1071       862       839       984       804       892       818       769       781       832       893
dram[2]:        888       788       857       765       812       985       816       887       990       843       897       898       833       789       903       924
dram[3]:        877       847       837      1039       800       852       874       850       915       897       796       843       872       942       821      1016
dram[4]:       1029       850       920       859      1024       794      1060       782      1154       870      1009       798      1060       849      1016       839
dram[5]:        858       968       938       891       994       885       902       839       852       795      1037       919       853       907       860       897

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=521549 n_nop=502016 n_act=1860 n_pre=1844 n_req=8200 n_rd=14224 n_write=1605 bw_util=0.0607
n_activity=113312 dram_eff=0.2794
bk0: 812a 514541i bk1: 856a 514100i bk2: 888a 512827i bk3: 894a 512851i bk4: 880a 514209i bk5: 866a 514442i bk6: 1024a 513556i bk7: 1002a 512438i bk8: 996a 513211i bk9: 994a 513029i bk10: 870a 514391i bk11: 890a 514082i bk12: 814a 514931i bk13: 850a 515199i bk14: 806a 516943i bk15: 782a 516743i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.14608
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=521549 n_nop=502147 n_act=1814 n_pre=1798 n_req=8165 n_rd=14292 n_write=1498 bw_util=0.06055
n_activity=111043 dram_eff=0.2844
bk0: 838a 515190i bk1: 880a 514779i bk2: 838a 514561i bk3: 842a 514641i bk4: 898a 513488i bk5: 904a 513155i bk6: 970a 514336i bk7: 1042a 513076i bk8: 1014a 513266i bk9: 984a 513114i bk10: 880a 515167i bk11: 884a 514772i bk12: 838a 515455i bk13: 828a 515825i bk14: 836a 517483i bk15: 816a 517853i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0949959
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=521549 n_nop=502006 n_act=1788 n_pre=1772 n_req=8273 n_rd=14430 n_write=1553 bw_util=0.06129
n_activity=112225 dram_eff=0.2848
bk0: 854a 514128i bk1: 830a 515186i bk2: 880a 514263i bk3: 836a 513953i bk4: 886a 514355i bk5: 924a 513381i bk6: 1002a 513490i bk7: 1016a 513603i bk8: 1008a 512793i bk9: 1030a 512380i bk10: 914a 514669i bk11: 922a 513930i bk12: 862a 515003i bk13: 830a 515515i bk14: 840a 517048i bk15: 796a 516987i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.148513
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=521549 n_nop=502125 n_act=1864 n_pre=1848 n_req=8130 n_rd=14160 n_write=1552 bw_util=0.06025
n_activity=114463 dram_eff=0.2745
bk0: 860a 514242i bk1: 826a 514772i bk2: 848a 514420i bk3: 868a 514011i bk4: 846a 514703i bk5: 868a 514554i bk6: 994a 513865i bk7: 982a 513676i bk8: 974a 513834i bk9: 966a 514138i bk10: 932a 514421i bk11: 902a 514323i bk12: 850a 515876i bk13: 818a 515705i bk14: 826a 517253i bk15: 800a 518132i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0847706
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=521549 n_nop=502789 n_act=1606 n_pre=1590 n_req=8043 n_rd=14062 n_write=1502 bw_util=0.05968
n_activity=111141 dram_eff=0.2801
bk0: 834a 515257i bk1: 838a 514718i bk2: 844a 514607i bk3: 846a 514271i bk4: 878a 514794i bk5: 892a 514346i bk6: 996a 512991i bk7: 938a 513518i bk8: 1008a 513722i bk9: 1014a 513559i bk10: 886a 514547i bk11: 868a 515119i bk12: 834a 515017i bk13: 816a 515211i bk14: 804a 517455i bk15: 766a 517612i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.153144
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=521549 n_nop=502102 n_act=1859 n_pre=1843 n_req=8138 n_rd=14234 n_write=1511 bw_util=0.06038
n_activity=112421 dram_eff=0.2801
bk0: 858a 514802i bk1: 860a 513817i bk2: 848a 513829i bk3: 850a 513696i bk4: 884a 514706i bk5: 914a 514040i bk6: 968a 514716i bk7: 962a 514422i bk8: 1014a 513206i bk9: 982a 513187i bk10: 924a 514352i bk11: 926a 514364i bk12: 846a 515141i bk13: 836a 515919i bk14: 772a 517499i bk15: 790a 517238i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.103733

========= L2 cache stats =========
L2_cache_bank[0]: Access = 46300, Miss = 3545, Miss_rate = 0.077, Pending_hits = 10, Reservation_fails = 297
L2_cache_bank[1]: Access = 46633, Miss = 3567, Miss_rate = 0.076, Pending_hits = 5, Reservation_fails = 522
L2_cache_bank[2]: Access = 46474, Miss = 3556, Miss_rate = 0.077, Pending_hits = 15, Reservation_fails = 115
L2_cache_bank[3]: Access = 47592, Miss = 3590, Miss_rate = 0.075, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[4]: Access = 46524, Miss = 3623, Miss_rate = 0.078, Pending_hits = 7, Reservation_fails = 96
L2_cache_bank[5]: Access = 46523, Miss = 3592, Miss_rate = 0.077, Pending_hits = 6, Reservation_fails = 636
L2_cache_bank[6]: Access = 46549, Miss = 3565, Miss_rate = 0.077, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[7]: Access = 46714, Miss = 3515, Miss_rate = 0.075, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 86172, Miss = 3542, Miss_rate = 0.041, Pending_hits = 5, Reservation_fails = 469
L2_cache_bank[9]: Access = 46778, Miss = 3489, Miss_rate = 0.075, Pending_hits = 7, Reservation_fails = 760
L2_cache_bank[10]: Access = 46689, Miss = 3557, Miss_rate = 0.076, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[11]: Access = 46851, Miss = 3560, Miss_rate = 0.076, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 599799
L2_total_cache_misses = 42701
L2_total_cache_miss_rate = 0.0712
L2_total_cache_pending_hits = 86
L2_total_cache_reservation_fails = 2895
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 146114
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 39479
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2552
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 410837
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3217
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 231
L2_cache_data_port_util = 0.213
L2_cache_fill_port_util = 0.036

icnt_total_pkts_mem_to_simt=1342517
icnt_total_pkts_simt_to_mem=1014567
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 39.9862
	minimum = 6
	maximum = 520
Network latency average = 26.9956
	minimum = 6
	maximum = 497
Slowest packet = 1176582
Flit latency average = 19.0467
	minimum = 6
	maximum = 497
Slowest flit = 2292808
Fragmentation average = 0.0389755
	minimum = 0
	maximum = 217
Injected packet rate average = 0.0878968
	minimum = 0.0734709 (at node 4)
	maximum = 0.113297 (at node 23)
Accepted packet rate average = 0.0878968
	minimum = 0.0734709 (at node 4)
	maximum = 0.113297 (at node 23)
Injected flit rate average = 0.239552
	minimum = 0.0865312 (at node 4)
	maximum = 0.433839 (at node 26)
Accepted flit rate average= 0.239552
	minimum = 0.110609 (at node 15)
	maximum = 0.36327 (at node 5)
Injected packet length average = 2.72538
Accepted packet length average = 2.72538
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 33.8817 (7 samples)
	minimum = 6 (7 samples)
	maximum = 317.857 (7 samples)
Network latency average = 21.3142 (7 samples)
	minimum = 6 (7 samples)
	maximum = 268.143 (7 samples)
Flit latency average = 17.9717 (7 samples)
	minimum = 6 (7 samples)
	maximum = 266.286 (7 samples)
Fragmentation average = 0.0186365 (7 samples)
	minimum = 0 (7 samples)
	maximum = 149.143 (7 samples)
Injected packet rate average = 0.063508 (7 samples)
	minimum = 0.0512247 (7 samples)
	maximum = 0.133599 (7 samples)
Accepted packet rate average = 0.063508 (7 samples)
	minimum = 0.0512247 (7 samples)
	maximum = 0.133599 (7 samples)
Injected flit rate average = 0.135396 (7 samples)
	minimum = 0.0805616 (7 samples)
	maximum = 0.254751 (7 samples)
Accepted flit rate average = 0.135396 (7 samples)
	minimum = 0.0938245 (7 samples)
	maximum = 0.274546 (7 samples)
Injected packet size average = 2.13195 (7 samples)
Accepted packet size average = 2.13195 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim API: Stream Manager State


gpgpu_simulation_time = 0 days, 0 hrs, 12 min, 9 sec (729 sec)
gpgpu_simulation_rate = 20542 (inst/sec)
gpgpu_simulation_rate = 541 (cycle/sec)
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x404fc4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,395117)
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,395117)
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,395117)
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,395117)
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,395117)
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,395117)
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,395117)
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,395117)
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,395117)
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,395117)
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,395117)
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,395117)
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,395117)
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,395117)
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,395117)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,395117)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,395117)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,395117)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,395117)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,395117)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,395117)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,395117)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,395117)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,395117)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,395117)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,395117)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,395117)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,395117)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,395117)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,395117)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,395117)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,395117)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,395117)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,395117)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,395117)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,395117)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,395117)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,395117)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,395117)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,395117)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,395117)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,395117)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,395117)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,395117)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,395117)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,395117)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,395117)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,395117)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,395117)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,395117)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,395117)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,395117)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,395117)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,395117)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,395117)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,395117)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,395117)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,395117)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,395117)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,395117)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,395117)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,395117)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,395117)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,395117)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,395117)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,395117)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,395117)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,395117)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,395117)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,395117)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,395117)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,395117)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,395117)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,395117)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,395117)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,395117)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,395117)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,395117)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,395117)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,395117)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,395117)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,395117)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,395117)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,395117)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,395117)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,395117)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,395117)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,395117)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,395117)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,395117)
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(4,0,0) tid=(102,0,0)
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(21,0,0) tid=(134,0,0)
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(33,0,0) tid=(197,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (373,395117), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(374,395117)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (398,395117), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(399,395117)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (486,395117), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(487,395117)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (488,395117), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(489,395117)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (492,395117), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(493,395117)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (495,395117), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(496,395117)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (497,395117), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (497,395117), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(498,395117)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(498,395117)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (498,395117), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(499,395117)
GPGPU-Sim uArch: cycles simulated: 395617  inst.: 15259276 (ipc=568.0) sim_rate=20817 (inst/sec) elapsed = 0:0:12:13 / Tue Apr 16 17:05:45 2019
GPGPU-Sim uArch: Shader 6 finished CTA #0 (503,395117), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(504,395117)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (516,395117), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(517,395117)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (517,395117), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(518,395117)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (520,395117), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(521,395117)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (528,395117), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(529,395117)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (534,395117), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(535,395117)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (538,395117), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(539,395117)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (539,395117), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(540,395117)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (544,395117), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(545,395117)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (547,395117), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(548,395117)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (549,395117), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(550,395117)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (554,395117), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (554,395117), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(555,395117)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(555,395117)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (555,395117), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(556,395117)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (557,395117), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(558,395117)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (560,395117), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(561,395117)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (561,395117), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (561,395117), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (561,395117), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(562,395117)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(562,395117)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(563,395117)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (570,395117), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(571,395117)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (572,395117), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (572,395117), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (572,395117), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(573,395117)
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(573,395117)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(574,395117)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (574,395117), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(575,395117)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (578,395117), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (578,395117), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (578,395117), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(579,395117)
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(579,395117)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(580,395117)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (585,395117), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(586,395117)
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(108,0,0) tid=(87,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (596,395117), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(597,395117)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (602,395117), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (602,395117), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(603,395117)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(603,395117)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (613,395117), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(614,395117)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (619,395117), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(620,395117)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (620,395117), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(621,395117)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (645,395117), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(646,395117)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (674,395117), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(675,395117)
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(131,0,0) tid=(208,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (770,395117), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(771,395117)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (779,395117), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(780,395117)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (796,395117), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(797,395117)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (807,395117), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (807,395117), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(808,395117)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(808,395117)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (830,395117), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(831,395117)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (840,395117), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(841,395117)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (844,395117), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(845,395117)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (851,395117), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(852,395117)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (853,395117), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(854,395117)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (856,395117), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(857,395117)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (859,395117), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(860,395117)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (860,395117), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(861,395117)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (865,395117), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(866,395117)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (875,395117), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(876,395117)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (886,395117), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(887,395117)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (892,395117), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(893,395117)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (896,395117), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(897,395117)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (898,395117), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(899,395117)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (902,395117), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(903,395117)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (909,395117), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(910,395117)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (910,395117), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(911,395117)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (913,395117), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(914,395117)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (922,395117), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(923,395117)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (923,395117), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(924,395117)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (925,395117), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(926,395117)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (927,395117), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(928,395117)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (933,395117), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(934,395117)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (934,395117), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(935,395117)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (943,395117), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(944,395117)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (948,395117), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(949,395117)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (955,395117), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(956,395117)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (963,395117), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(964,395117)
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(161,0,0) tid=(120,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (978,395117), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(979,395117)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (981,395117), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(982,395117)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (985,395117), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(986,395117)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (993,395117), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(994,395117)
GPGPU-Sim uArch: cycles simulated: 396117  inst.: 15524779 (ipc=549.5) sim_rate=21122 (inst/sec) elapsed = 0:0:12:15 / Tue Apr 16 17:05:47 2019
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1009,395117), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1010,395117)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1015,395117), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1016,395117)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1021,395117), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1022,395117)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1034,395117), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1035,395117)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1035,395117), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1036,395117)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1039,395117), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1040,395117)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1043,395117), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1044,395117)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1077,395117), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1078,395117)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1085,395117), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1085,395117), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1086,395117)
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1086,395117)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1095,395117), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1096,395117)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1105,395117), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1106,395117)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1115,395117), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1116,395117)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1123,395117), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1124,395117)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1126,395117), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1127,395117)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1128,395117), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1129,395117)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1129,395117), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1130,395117)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1132,395117), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1133,395117)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1148,395117), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1149,395117)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1150,395117), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1151,395117)
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(179,0,0) tid=(114,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1152,395117), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1153,395117)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1155,395117), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(1156,395117)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1167,395117), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1168,395117)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1168,395117), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1169,395117)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1182,395117), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1183,395117)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1187,395117), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1188,395117)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1192,395117), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1193,395117)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1197,395117), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1198,395117)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1203,395117), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1204,395117)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1205,395117), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1206,395117)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1208,395117), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1209,395117)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1216,395117), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1217,395117)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1221,395117), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1222,395117)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1232,395117), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1233,395117)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1234,395117), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1235,395117)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1235,395117), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1236,395117)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1245,395117), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1246,395117)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1248,395117), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1249,395117)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1254,395117), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1255,395117)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1256,395117), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1257,395117)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1263,395117), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1263,395117), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1264,395117)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1264,395117)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1276,395117), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1277,395117)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1287,395117), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1288,395117)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1297,395117), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1298,395117)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1302,395117), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1303,395117)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1304,395117), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1305,395117)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1308,395117), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1309,395117)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1310,395117), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1311,395117)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1312,395117), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1313,395117)
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(214,0,0) tid=(247,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1318,395117), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1319,395117)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1327,395117), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1328,395117)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1344,395117), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1345,395117)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1345,395117), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1346,395117)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1357,395117), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1358,395117)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1366,395117), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1367,395117)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1367,395117), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1368,395117)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1380,395117), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1381,395117)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1381,395117), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1382,395117)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1387,395117), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1387,395117), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1388,395117)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1388,395117)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1390,395117), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1391,395117)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1394,395117), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1395,395117)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1405,395117), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1406,395117)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1412,395117), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1413,395117)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1424,395117), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1425,395117)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1433,395117), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1434,395117)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1436,395117), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1437,395117)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1443,395117), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1444,395117)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1460,395117), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1461,395117)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1463,395117), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1464,395117)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1464,395117), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1465,395117)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1466,395117), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1467,395117)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1477,395117), 5 CTAs running
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(241,0,0) tid=(23,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1477,395117), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(1478,395117)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1478,395117)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1478,395117), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1479,395117)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1484,395117), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1485,395117)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1485,395117), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1486,395117)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1490,395117), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1491,395117)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1492,395117), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1493,395117)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1494,395117), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1495,395117)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1495,395117), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1495,395117), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1496,395117)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1496,395117)
GPGPU-Sim uArch: cycles simulated: 396617  inst.: 15797265 (ipc=548.0) sim_rate=21434 (inst/sec) elapsed = 0:0:12:17 / Tue Apr 16 17:05:49 2019
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1506,395117), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1507,395117)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1519,395117), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1523,395117), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1527,395117), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1533,395117), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1548,395117), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1559,395117), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1559,395117), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1569,395117), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1571,395117), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1579,395117), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1584,395117), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1585,395117), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1590,395117), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1590,395117), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1594,395117), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1595,395117), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1596,395117), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1599,395117), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1609,395117), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1610,395117), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1625,395117), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1631,395117), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1632,395117), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1636,395117), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1636,395117), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1636,395117), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1637,395117), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1642,395117), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1642,395117), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1644,395117), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1652,395117), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1652,395117), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1661,395117), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1664,395117), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1665,395117), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1670,395117), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1671,395117), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1671,395117), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1672,395117), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1686,395117), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1693,395117), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1697,395117), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1701,395117), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1701,395117), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1716,395117), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1719,395117), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1721,395117), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1721,395117), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1728,395117), 1 CTAs running
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(238,0,0) tid=(174,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1734,395117), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1738,395117), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1742,395117), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1758,395117), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1758,395117), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1760,395117), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1761,395117), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1762,395117), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1764,395117), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1773,395117), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1784,395117), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1794,395117), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1798,395117), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1811,395117), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1818,395117), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1821,395117), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1829,395117), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1848,395117), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1855,395117), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1883,395117), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1887,395117), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1941,395117), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1943,395117), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1956,395117), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1963,395117), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 397117  inst.: 15898392 (ipc=461.6) sim_rate=21542 (inst/sec) elapsed = 0:0:12:18 / Tue Apr 16 17:05:50 2019
GPGPU-Sim uArch: Shader 13 finished CTA #4 (2010,395117), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (2028,395117), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (2037,395117), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (2064,395117), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2088,395117), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (2090,395117), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2100,395117), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #4 (2169,395117), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (2238,395117), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #5 (2272,395117), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #5 (2283,395117), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #5 (2290,395117), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #5 (2378,395117), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #5 (2437,395117), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #5 (2446,395117), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #4 (2704,395117), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 2.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 2705
gpu_sim_insn = 923953
gpu_ipc =     341.5723
gpu_tot_sim_cycle = 397822
gpu_tot_sim_insn = 15899227
gpu_tot_ipc =      39.9657
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 301952
gpu_stall_icnt2sh    = 1159062
gpu_total_sim_rate=21543

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 918117
	L1I_total_cache_misses = 992
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6682
L1D_cache:
	L1D_cache_core[0]: Access = 82781, Miss = 39759, Miss_rate = 0.480, Pending_hits = 1381, Reservation_fails = 257507
	L1D_cache_core[1]: Access = 81041, Miss = 38907, Miss_rate = 0.480, Pending_hits = 1336, Reservation_fails = 256325
	L1D_cache_core[2]: Access = 83081, Miss = 40460, Miss_rate = 0.487, Pending_hits = 1353, Reservation_fails = 258006
	L1D_cache_core[3]: Access = 82036, Miss = 39646, Miss_rate = 0.483, Pending_hits = 1377, Reservation_fails = 258510
	L1D_cache_core[4]: Access = 82699, Miss = 39751, Miss_rate = 0.481, Pending_hits = 1419, Reservation_fails = 257590
	L1D_cache_core[5]: Access = 83461, Miss = 40016, Miss_rate = 0.479, Pending_hits = 1492, Reservation_fails = 257902
	L1D_cache_core[6]: Access = 81143, Miss = 39068, Miss_rate = 0.481, Pending_hits = 1396, Reservation_fails = 254503
	L1D_cache_core[7]: Access = 79744, Miss = 38477, Miss_rate = 0.483, Pending_hits = 1377, Reservation_fails = 251949
	L1D_cache_core[8]: Access = 80402, Miss = 38686, Miss_rate = 0.481, Pending_hits = 1389, Reservation_fails = 250677
	L1D_cache_core[9]: Access = 81751, Miss = 39408, Miss_rate = 0.482, Pending_hits = 1448, Reservation_fails = 256180
	L1D_cache_core[10]: Access = 85675, Miss = 41486, Miss_rate = 0.484, Pending_hits = 1461, Reservation_fails = 260963
	L1D_cache_core[11]: Access = 82830, Miss = 39883, Miss_rate = 0.482, Pending_hits = 1414, Reservation_fails = 256951
	L1D_cache_core[12]: Access = 81575, Miss = 39185, Miss_rate = 0.480, Pending_hits = 1337, Reservation_fails = 258481
	L1D_cache_core[13]: Access = 84825, Miss = 40753, Miss_rate = 0.480, Pending_hits = 1419, Reservation_fails = 258941
	L1D_cache_core[14]: Access = 80369, Miss = 38738, Miss_rate = 0.482, Pending_hits = 1324, Reservation_fails = 252616
	L1D_total_cache_accesses = 1233413
	L1D_total_cache_misses = 594223
	L1D_total_cache_miss_rate = 0.4818
	L1D_total_cache_pending_hits = 20923
	L1D_total_cache_reservation_fails = 3847101
	L1D_cache_data_port_util = 0.109
	L1D_cache_fill_port_util = 0.033
L1C_cache:
	L1C_total_cache_accesses = 130905
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0037
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 611934
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20672
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 186499
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1485204
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 130425
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6333
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 251
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 407724
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2361897
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 917125
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 992
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6682
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2531, 2202, 2919, 2582, 2459, 2418, 2684, 2561, 2434, 2394, 2232, 2255, 2660, 2735, 2409, 2286, 2132, 2630, 2455, 2662, 2587, 2655, 2739, 2237, 2122, 2175, 2499, 2165, 2278, 2405, 2171, 2339, 2332, 2180, 2717, 2075, 2639, 3062, 2191, 2252, 1650, 2105, 2035, 1936, 1902, 2018, 1652, 1926, 
gpgpu_n_tot_thrd_icount = 53700704
gpgpu_n_tot_w_icount = 1678147
gpgpu_n_stall_shd_mem = 4688413
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 186499
gpgpu_n_mem_write_global = 414308
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2034610
gpgpu_n_store_insn = 681520
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1617301
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4685002
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8001335	W0_Idle:553361	W0_Scoreboard:1158547	W1:420009	W2:193158	W3:123133	W4:89000	W5:68964	W6:58676	W7:52584	W8:45655	W9:43370	W10:37597	W11:34675	W12:30464	W13:28601	W14:24478	W15:20339	W16:17585	W17:15143	W18:14002	W19:13507	W20:12555	W21:11909	W22:12350	W23:13534	W24:13099	W25:11568	W26:9632	W27:8826	W28:4654	W29:2404	W30:730	W31:134	W32:245812
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1491992 {8:186499,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16593312 {40:414040,72:74,136:194,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 25363864 {136:186499,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3314464 {8:414308,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 471 
maxdqlatency = 0 
maxmflatency = 1154 
averagemflatency = 332 
max_icnt2mem_latency = 832 
max_icnt2sh_latency = 397070 
mrq_lat_table:34546 	4024 	1429 	2467 	4541 	1140 	685 	251 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	167821 	390868 	42122 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	24753 	5640 	34883 	280892 	147950 	105989 	775 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	29860 	78117 	72332 	6172 	33 	0 	0 	2 	9 	35 	924 	10548 	30724 	90074 	182913 	99079 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	93 	703 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        30        37        36        35        32        34        32        32        27        30        31        32        34        33        34 
dram[1]:        34        36        28        32        31        29        33        31        30        30        31        29        33        33        39        39 
dram[2]:        36        39        35        34        32        20        32        32        32        32        26        22        32        33        38        39 
dram[3]:        32        32        23        25        33        25        30        30        30        30        29        24        32        32        32        41 
dram[4]:        32        30        33        32        26        32        32        33        32        32        28        29        32        33        32        32 
dram[5]:        35        31        30        28        32        30        31        35        31        31        31        31        32        32        32        32 
maximum service time to same row:
dram[0]:     32373     40550     30149     53693     52482     44309     51672     52184     30697     40407     48811     40497     47263     43543     41850     41986 
dram[1]:     44328     45534     39759     53043     52065     54603     46902     52036     31041     70761     44683     55080     51259     51234     57163     60032 
dram[2]:     43257     31296     53218     53048     52053     36703     48601     51806     60440     26685     47419     42592     42277     42641     53861     64990 
dram[3]:     38606     27609     40899     36776     41515     54100     39350     47797     28131     63413     24052     49444     48965     50944     40750     57519 
dram[4]:     37503     38021     44922     52619     48677     51031     50790     64247     44722     34985     36195     36600     45793     42598     41157     40641 
dram[5]:     39525     31069     53715     56050     62739     31656     39997     64053     53400     34880     41416     57055     48535     48616     55734     58316 
average row accesses per activate:
dram[0]:  3.815385  3.970588  3.810811  3.666667  4.230159  4.678571  5.194690  4.559055  4.291971  5.034188  3.804688  3.708955  4.205883  4.591837  7.345455  7.557693 
dram[1]:  4.761468  5.435644  4.039370  4.669643  3.641892  3.698630  5.091743  4.407407  3.854305  3.660256  4.504587  4.324786  4.083333  4.617021  7.740741  9.714286 
dram[2]:  4.093023  4.145161  4.479339  4.055555  4.990566  4.172932  5.119658  5.774510  3.973154  4.290780  4.271186  3.640845  4.787234  5.129412  8.612245  6.779661 
dram[3]:  3.926471  4.120000  4.366667  3.905797  4.393162  4.420168  4.745902  4.042553  3.910345  4.171642  3.720280  3.548611  4.755319  4.736264  6.661290  8.717391 
dram[4]:  4.990196  5.216495  4.435897  3.455782  4.224000  5.095238  5.052174  4.704348  5.412844  5.410714  4.691589  4.594340  4.691489  4.865169 10.050000 10.105263 
dram[5]:  3.969466  3.962963  3.768116  3.503356  4.317073  4.153846  5.946808  5.470588  4.294964  3.466258  4.054264  3.917910  4.216981  4.932584  8.062500  7.218182 
average row locality = 49097/10841 = 4.528826
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       406       428       444       447       441       435       512       501       498       497       441       454       407       425       403       391 
dram[1]:       419       440       419       422       449       452       485       521       508       492       446       453       419       414       418       408 
dram[2]:       427       415       440       418       443       462       502       508       506       516       461       470       431       415       420       399 
dram[3]:       431       413       424       434       423       434       498       492       488       484       477       462       426       409       413       401 
dram[4]:       417       419       422       424       439       446       499       470       505       507       456       443       417       409       402       384 
dram[5]:       429       430       424       425       442       457       486       482       507       491       473       474       423       418       386       397 
total reads: 42840
bank skew: 521/384 = 1.36
chip skew: 7233/7059 = 1.02
number of total write accesses:
dram[0]:        90       112       120       114        92        89        75        78        90        92        46        43        22        25         1         2 
dram[1]:       100       109        94       101        90        88        70        74        74        79        45        53        22        20         0         0 
dram[2]:       101        99       102        93        86        93        97        81        86        89        43        47        19        21         2         1 
dram[3]:       103       102       100       105        91        92        81        78        79        75        55        49        21        22         0         0 
dram[4]:        92        87        97        84        89        89        82        71        85        99        46        44        24        24         0         0 
dram[5]:        91       105        96        97        89        83        73        76        90        74        50        51        24        21         1         0 
total reads: 6257
min_bank_accesses = 0!
chip skew: 1091/1013 = 1.08
average mf latency per bank:
dram[0]:       1922      1770      2042      2072      2271      2159      2056      2046      1844      1842      5655      5753      8216      7823      7153      7356
dram[1]:       1858      1819      2311      2254      2222      2265      2160      2148      1953      1941      5542      5793      7931      8321      6972      7234
dram[2]:       1902      1883      2144      2242      2292      2132      2020      1981      1941      1860      5500      5719      7794      8048      6943      7333
dram[3]:       1876      1837      2192      2181      2246      2253      2098      2150      1969      1960      5137      5639      7852      7977      6993      7284
dram[4]:       2398      1989      2815      2282      2856      2239      2719      2201      2443      1800     39677      5976     10537      8086      9478      7691
dram[5]:       1811      1882      2234      2346      2197      2179      2065      2117      1839      1984      5468      5645      8009      8011      7441      7350
maximum mf latency per bank:
dram[0]:        948       807       882       794       795       945       848       868       782       995       867       938       799       900       843       981
dram[1]:        798       812       801       760       795      1071       862       839       984       804       892       818       769       781       832       893
dram[2]:        888       788       857       765       812       985       816       887       990       843       897       898       833       789       903       924
dram[3]:        877       847       837      1039       800       852       874       850       915       897       796       843       872       942       821      1016
dram[4]:       1029       850       920       859      1024       794      1060       782      1154       870      1009       798      1060       849      1016       839
dram[5]:        858       968       938       891       994       885       902       839       852       795      1037       919       853       907       860       897

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=525119 n_nop=505528 n_act=1868 n_pre=1852 n_req=8221 n_rd=14260 n_write=1611 bw_util=0.06045
n_activity=113627 dram_eff=0.2794
bk0: 812a 518112i bk1: 856a 517673i bk2: 888a 516329i bk3: 894a 516384i bk4: 882a 517751i bk5: 870a 517952i bk6: 1024a 517121i bk7: 1002a 516006i bk8: 996a 516781i bk9: 994a 516602i bk10: 882a 517880i bk11: 908a 517532i bk12: 814a 518497i bk13: 850a 518767i bk14: 806a 520514i bk15: 782a 520314i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.145363
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=525119 n_nop=505671 n_act=1818 n_pre=1802 n_req=8184 n_rd=14330 n_write=1498 bw_util=0.06028
n_activity=111305 dram_eff=0.2844
bk0: 838a 518761i bk1: 880a 518350i bk2: 838a 518132i bk3: 844a 518183i bk4: 898a 517057i bk5: 904a 516725i bk6: 970a 517906i bk7: 1042a 516647i bk8: 1016a 516810i bk9: 984a 516685i bk10: 892a 518678i bk11: 906a 518218i bk12: 838a 519021i bk13: 828a 519392i bk14: 836a 521052i bk15: 816a 521423i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0950718
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=525119 n_nop=505522 n_act=1795 n_pre=1779 n_req=8293 n_rd=14466 n_write=1557 bw_util=0.06103
n_activity=112542 dram_eff=0.2847
bk0: 854a 517698i bk1: 830a 518758i bk2: 880a 517777i bk3: 836a 517451i bk4: 886a 517923i bk5: 924a 516951i bk6: 1004a 517031i bk7: 1016a 517172i bk8: 1012a 516328i bk9: 1032a 515920i bk10: 922a 518214i bk11: 940a 517403i bk12: 862a 518571i bk13: 830a 519086i bk14: 840a 520619i bk15: 798a 520530i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.147784
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=525119 n_nop=505605 n_act=1877 n_pre=1861 n_req=8162 n_rd=14218 n_write=1558 bw_util=0.06009
n_activity=114964 dram_eff=0.2745
bk0: 862a 517783i bk1: 826a 518342i bk2: 848a 517991i bk3: 868a 517478i bk4: 846a 518273i bk5: 868a 518126i bk6: 996a 517404i bk7: 984a 517220i bk8: 976a 517370i bk9: 968a 517680i bk10: 954a 517823i bk11: 924a 517734i bk12: 852a 519411i bk13: 818a 519271i bk14: 826a 520820i bk15: 802a 521674i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0848817
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=525119 n_nop=506277 n_act=1618 n_pre=1602 n_req=8072 n_rd=14118 n_write=1504 bw_util=0.0595
n_activity=111661 dram_eff=0.2798
bk0: 834a 518825i bk1: 838a 518288i bk2: 844a 518178i bk3: 848a 517816i bk4: 878a 518366i bk5: 892a 517918i bk6: 998a 516533i bk7: 940a 517057i bk8: 1010a 517266i bk9: 1014a 517130i bk10: 912a 517885i bk11: 886a 518559i bk12: 834a 518580i bk13: 818a 518747i bk14: 804a 521023i bk15: 768a 521153i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.152897
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=525119 n_nop=505606 n_act=1865 n_pre=1849 n_req=8165 n_rd=14288 n_write=1511 bw_util=0.06017
n_activity=112789 dram_eff=0.2802
bk0: 858a 518368i bk1: 860a 517386i bk2: 848a 517398i bk3: 850a 517265i bk4: 884a 518275i bk5: 914a 517612i bk6: 972a 518231i bk7: 964a 517964i bk8: 1014a 516777i bk9: 982a 516760i bk10: 946a 517838i bk11: 948a 517819i bk12: 846a 518708i bk13: 836a 519487i bk14: 772a 521068i bk15: 794a 520775i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.104007

========= L2 cache stats =========
L2_cache_bank[0]: Access = 46390, Miss = 3552, Miss_rate = 0.077, Pending_hits = 10, Reservation_fails = 297
L2_cache_bank[1]: Access = 46726, Miss = 3578, Miss_rate = 0.077, Pending_hits = 5, Reservation_fails = 522
L2_cache_bank[2]: Access = 46564, Miss = 3563, Miss_rate = 0.077, Pending_hits = 15, Reservation_fails = 115
L2_cache_bank[3]: Access = 47681, Miss = 3602, Miss_rate = 0.076, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[4]: Access = 46609, Miss = 3630, Miss_rate = 0.078, Pending_hits = 7, Reservation_fails = 96
L2_cache_bank[5]: Access = 46613, Miss = 3603, Miss_rate = 0.077, Pending_hits = 6, Reservation_fails = 636
L2_cache_bank[6]: Access = 46635, Miss = 3580, Miss_rate = 0.077, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[7]: Access = 46803, Miss = 3529, Miss_rate = 0.075, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 86253, Miss = 3557, Miss_rate = 0.041, Pending_hits = 5, Reservation_fails = 469
L2_cache_bank[9]: Access = 46876, Miss = 3502, Miss_rate = 0.075, Pending_hits = 7, Reservation_fails = 760
L2_cache_bank[10]: Access = 46783, Miss = 3570, Miss_rate = 0.076, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[11]: Access = 46949, Miss = 3574, Miss_rate = 0.076, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 600882
L2_total_cache_misses = 42840
L2_total_cache_miss_rate = 0.0713
L2_total_cache_pending_hits = 86
L2_total_cache_reservation_fails = 2895
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 146862
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 39618
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2552
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 411033
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3217
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 231
L2_cache_data_port_util = 0.212
L2_cache_fill_port_util = 0.036

icnt_total_pkts_mem_to_simt=1347148
icnt_total_pkts_simt_to_mem=1015846
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.18421
	minimum = 6
	maximum = 32
Network latency average = 8.73176
	minimum = 6
	maximum = 27
Slowest packet = 1199953
Flit latency average = 7.39323
	minimum = 6
	maximum = 23
Slowest flit = 2357943
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.029657
	minimum = 0.0203327 (at node 12)
	maximum = 0.0362292 (at node 24)
Accepted packet rate average = 0.029657
	minimum = 0.0203327 (at node 12)
	maximum = 0.0362292 (at node 24)
Injected flit rate average = 0.0809201
	minimum = 0.0236599 (at node 11)
	maximum = 0.156007 (at node 26)
Accepted flit rate average= 0.0809201
	minimum = 0.0347505 (at node 21)
	maximum = 0.137153 (at node 2)
Injected packet length average = 2.72853
Accepted packet length average = 2.72853
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 30.7945 (8 samples)
	minimum = 6 (8 samples)
	maximum = 282.125 (8 samples)
Network latency average = 19.7414 (8 samples)
	minimum = 6 (8 samples)
	maximum = 238 (8 samples)
Flit latency average = 16.6494 (8 samples)
	minimum = 6 (8 samples)
	maximum = 235.875 (8 samples)
Fragmentation average = 0.0163069 (8 samples)
	minimum = 0 (8 samples)
	maximum = 130.5 (8 samples)
Injected packet rate average = 0.0592766 (8 samples)
	minimum = 0.0473632 (8 samples)
	maximum = 0.121428 (8 samples)
Accepted packet rate average = 0.0592766 (8 samples)
	minimum = 0.0473632 (8 samples)
	maximum = 0.121428 (8 samples)
Injected flit rate average = 0.128587 (8 samples)
	minimum = 0.0734489 (8 samples)
	maximum = 0.242408 (8 samples)
Accepted flit rate average = 0.128587 (8 samples)
	minimum = 0.0864402 (8 samples)
	maximum = 0.257372 (8 samples)
Injected packet size average = 2.16926 (8 samples)
Accepted packet size average = 2.16926 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim API: Stream Manager State


gpgpu_simulation_time = 0 days, 0 hrs, 12 min, 18 sec (738 sec)
gpgpu_simulation_rate = 21543 (inst/sec)
gpgpu_simulation_rate = 539 (cycle/sec)
GPGPU-Sim: detected inactive GPU simulation thread
Kernel Executed 8 times
Processing time: 737063.000000 (ms)
Result stored in result.txt
