//! xHCI Register Definitions using tock-registers
//!
//! This module defines xHCI (USB 3.0) Host Controller Interface registers
//! using type-safe tock-registers.

use tock_registers::interfaces::{Readable, Writeable};
use tock_registers::register_bitfields;
use tock_registers::registers::{ReadOnly, ReadWrite};

// ============================================================================
// Capability Register Bitfield Definitions
// ============================================================================

register_bitfields! [
    u32,
    /// Capability Register Length and Interface Version (offset 0x00)
    /// Lower byte is CAPLENGTH, upper word is HCIVERSION
    pub CAPLENGTH_HCIVERSION [
        /// Capability Registers Length
        CAPLENGTH OFFSET(0) NUMBITS(8) [],
        /// Host Controller Interface Version Number
        HCIVERSION OFFSET(16) NUMBITS(16) []
    ],

    /// Structural Parameters 1 (HCSPARAMS1) - offset 0x04
    pub HCSPARAMS1 [
        /// Number of Device Slots
        MAX_SLOTS OFFSET(0) NUMBITS(8) [],
        /// Number of Interrupters
        MAX_INTRS OFFSET(8) NUMBITS(11) [],
        /// Number of Ports
        MAX_PORTS OFFSET(24) NUMBITS(8) []
    ],

    /// Structural Parameters 2 (HCSPARAMS2) - offset 0x08
    pub HCSPARAMS2 [
        /// Isochronous Scheduling Threshold
        IST OFFSET(0) NUMBITS(4) [],
        /// Event Ring Segment Table Max
        ERST_MAX OFFSET(4) NUMBITS(4) [],
        /// Max Scratchpad Buffers (Hi)
        MAX_SCRATCHPAD_HI OFFSET(21) NUMBITS(5) [],
        /// Scratchpad Restore
        SPR OFFSET(26) NUMBITS(1) [],
        /// Max Scratchpad Buffers (Lo)
        MAX_SCRATCHPAD_LO OFFSET(27) NUMBITS(5) []
    ],

    /// Structural Parameters 3 (HCSPARAMS3) - offset 0x0C
    pub HCSPARAMS3 [
        /// U1 Device Exit Latency
        U1_DEVICE_EXIT_LAT OFFSET(0) NUMBITS(8) [],
        /// U2 Device Exit Latency
        U2_DEVICE_EXIT_LAT OFFSET(16) NUMBITS(16) []
    ],

    /// Capability Parameters 1 (HCCPARAMS1) - offset 0x10
    pub HCCPARAMS1 [
        /// 64-bit Addressing Capability
        AC64 OFFSET(0) NUMBITS(1) [],
        /// Bandwidth Negotiation Capability
        BNC OFFSET(1) NUMBITS(1) [],
        /// Context Size (0=32 bytes, 1=64 bytes)
        CSZ OFFSET(2) NUMBITS(1) [],
        /// Port Power Control
        PPC OFFSET(3) NUMBITS(1) [],
        /// Port Indicators
        PIND OFFSET(4) NUMBITS(1) [],
        /// Light HC Reset Capability
        LHRC OFFSET(5) NUMBITS(1) [],
        /// Latency Tolerance Messaging Capability
        LTC OFFSET(6) NUMBITS(1) [],
        /// No Secondary SID Support
        NSS OFFSET(7) NUMBITS(1) [],
        /// Parse All Event Data
        PAE OFFSET(8) NUMBITS(1) [],
        /// Short Packet Capability
        SPC OFFSET(9) NUMBITS(1) [],
        /// Stopped EDTLA Capability
        SEC OFFSET(10) NUMBITS(1) [],
        /// Contiguous Frame ID Capability
        CFC OFFSET(11) NUMBITS(1) [],
        /// Maximum Primary Stream Array Size
        MAX_PSA_SIZE OFFSET(12) NUMBITS(4) [],
        /// xHCI Extended Capabilities Pointer
        XECP OFFSET(16) NUMBITS(16) []
    ],

    /// Doorbell Offset (DBOFF) - offset 0x14
    pub DBOFF [
        /// Doorbell Array Offset
        DOORBELL_OFFSET OFFSET(2) NUMBITS(30) []
    ],

    /// Runtime Register Space Offset (RTSOFF) - offset 0x18
    pub RTSOFF [
        /// Runtime Register Space Offset
        RUNTIME_OFFSET OFFSET(5) NUMBITS(27) []
    ]
];

// ============================================================================
// Operational Register Bitfield Definitions
// ============================================================================

register_bitfields! [
    u32,
    /// USB Command (USBCMD) - op offset 0x00
    pub USBCMD [
        /// Run/Stop
        RS OFFSET(0) NUMBITS(1) [],
        /// Host Controller Reset
        HCRST OFFSET(1) NUMBITS(1) [],
        /// Interrupter Enable
        INTE OFFSET(2) NUMBITS(1) [],
        /// Host System Error Enable
        HSEE OFFSET(3) NUMBITS(1) [],
        /// Light Host Controller Reset
        LHCRST OFFSET(7) NUMBITS(1) [],
        /// Controller Save State
        CSS OFFSET(8) NUMBITS(1) [],
        /// Controller Restore State
        CRS OFFSET(9) NUMBITS(1) [],
        /// Enable Wrap Event
        EWE OFFSET(10) NUMBITS(1) [],
        /// Enable U3 MFINDEX Stop
        EU3S OFFSET(11) NUMBITS(1) [],
        /// CEM Enable
        CME OFFSET(13) NUMBITS(1) []
    ],

    /// USB Status (USBSTS) - op offset 0x04
    pub USBSTS [
        /// Host Controller Halted
        HCH OFFSET(0) NUMBITS(1) [],
        /// Host System Error
        HSE OFFSET(2) NUMBITS(1) [],
        /// Event Interrupt
        EINT OFFSET(3) NUMBITS(1) [],
        /// Port Change Detect
        PCD OFFSET(4) NUMBITS(1) [],
        /// Save State Status
        SSS OFFSET(8) NUMBITS(1) [],
        /// Restore State Status
        RSS OFFSET(9) NUMBITS(1) [],
        /// Save/Restore Error
        SRE OFFSET(10) NUMBITS(1) [],
        /// Controller Not Ready
        CNR OFFSET(11) NUMBITS(1) [],
        /// Host Controller Error
        HCE OFFSET(12) NUMBITS(1) []
    ],

    /// Page Size (PAGESIZE) - op offset 0x08
    pub PAGESIZE [
        /// Page Size
        PAGE_SIZE OFFSET(0) NUMBITS(16) []
    ],

    /// Device Notification Control (DNCTRL) - op offset 0x14
    pub DNCTRL [
        /// Notification Enable
        N0_N15 OFFSET(0) NUMBITS(16) []
    ],

    /// Configure (CONFIG) - op offset 0x38
    pub CONFIG [
        /// Max Device Slots Enabled
        MAX_SLOTS_EN OFFSET(0) NUMBITS(8) [],
        /// U3 Entry Enable
        U3E OFFSET(8) NUMBITS(1) [],
        /// Configuration Information Enable
        CIE OFFSET(9) NUMBITS(1) []
    ],

    /// Port Status and Control (PORTSC) - per port
    pub PORTSC [
        /// Current Connect Status
        CCS OFFSET(0) NUMBITS(1) [],
        /// Port Enabled/Disabled
        PED OFFSET(1) NUMBITS(1) [],
        /// Over-current Active
        OCA OFFSET(3) NUMBITS(1) [],
        /// Port Reset
        PR OFFSET(4) NUMBITS(1) [],
        /// Port Link State
        PLS OFFSET(5) NUMBITS(4) [
            U0 = 0,
            U1 = 1,
            U2 = 2,
            U3 = 3,
            Disabled = 4,
            RxDetect = 5,
            Inactive = 6,
            Polling = 7,
            Recovery = 8,
            HotReset = 9,
            ComplianceMode = 10,
            TestMode = 11,
            Resume = 15
        ],
        /// Port Power
        PP OFFSET(9) NUMBITS(1) [],
        /// Port Speed
        SPEED OFFSET(10) NUMBITS(4) [
            Undefined = 0,
            FullSpeed = 1,
            LowSpeed = 2,
            HighSpeed = 3,
            SuperSpeed = 4,
            SuperSpeedPlus = 5
        ],
        /// Port Indicator Control
        PIC OFFSET(14) NUMBITS(2) [],
        /// Port Link State Write Strobe
        LWS OFFSET(16) NUMBITS(1) [],
        /// Connect Status Change
        CSC OFFSET(17) NUMBITS(1) [],
        /// Port Enabled/Disabled Change
        PEC OFFSET(18) NUMBITS(1) [],
        /// Warm Port Reset Change
        WRC OFFSET(19) NUMBITS(1) [],
        /// Over-current Change
        OCC OFFSET(20) NUMBITS(1) [],
        /// Port Reset Change
        PRC OFFSET(21) NUMBITS(1) [],
        /// Port Link State Change
        PLC OFFSET(22) NUMBITS(1) [],
        /// Port Config Error Change
        CEC OFFSET(23) NUMBITS(1) [],
        /// Cold Attach Status
        CAS OFFSET(24) NUMBITS(1) [],
        /// Wake on Connect Enable
        WCE OFFSET(25) NUMBITS(1) [],
        /// Wake on Disconnect Enable
        WDE OFFSET(26) NUMBITS(1) [],
        /// Wake on Over-current Enable
        WOE OFFSET(27) NUMBITS(1) [],
        /// Device Removable
        DR OFFSET(30) NUMBITS(1) [],
        /// Warm Port Reset
        WPR OFFSET(31) NUMBITS(1) []
    ]
];

// ============================================================================
// Interrupter Register Bitfield Definitions
// ============================================================================

register_bitfields! [
    u32,
    /// Interrupter Management Register (IMAN)
    pub IMAN [
        /// Interrupt Pending (RW1C — write 1 to clear)
        IP OFFSET(0) NUMBITS(1) [],
        /// Interrupt Enable
        IE OFFSET(1) NUMBITS(1) []
    ],

    /// Interrupter Moderation Register (IMOD)
    pub IMOD [
        /// Interrupt Moderation Interval (in 250ns units)
        IMODI OFFSET(0) NUMBITS(16) [],
        /// Interrupt Moderation Counter
        IMODC OFFSET(16) NUMBITS(16) []
    ],

    /// Event Ring Segment Table Size Register (ERSTSZ)
    pub ERSTSZ [
        /// Event Ring Segment Table Size
        SEGMENT_COUNT OFFSET(0) NUMBITS(16) []
    ]
];

// ============================================================================
// xHCI Capability Registers Memory Map
// ============================================================================

/// xHCI Capability Registers (variable length, minimum 0x20 bytes)
#[repr(C)]
pub struct XhciCapRegs {
    /// Capability Register Length and Interface Version
    pub caplength_hciversion: ReadOnly<u32, CAPLENGTH_HCIVERSION::Register>,
    /// Structural Parameters 1
    pub hcsparams1: ReadOnly<u32, HCSPARAMS1::Register>,
    /// Structural Parameters 2
    pub hcsparams2: ReadOnly<u32, HCSPARAMS2::Register>,
    /// Structural Parameters 3
    pub hcsparams3: ReadOnly<u32, HCSPARAMS3::Register>,
    /// Capability Parameters 1
    pub hccparams1: ReadOnly<u32, HCCPARAMS1::Register>,
    /// Doorbell Offset
    pub dboff: ReadOnly<u32, DBOFF::Register>,
    /// Runtime Register Space Offset
    pub rtsoff: ReadOnly<u32, RTSOFF::Register>,
    /// Capability Parameters 2 (xHCI 1.1+)
    pub hccparams2: ReadOnly<u32>,
}

/// xHCI Operational Registers
///
/// 64-bit registers (CRCR, DCBAAP) are split into lo/hi halves because many
/// xHCI controllers on PCIe do NOT support atomic 64-bit MMIO writes.
#[repr(C)]
pub struct XhciOpRegs {
    /// USB Command
    pub usbcmd: ReadWrite<u32, USBCMD::Register>,
    /// USB Status
    pub usbsts: ReadWrite<u32, USBSTS::Register>,
    /// Page Size
    pub pagesize: ReadOnly<u32, PAGESIZE::Register>,
    /// Reserved
    _reserved0: [u32; 2],
    /// Device Notification Control
    pub dnctrl: ReadWrite<u32, DNCTRL::Register>,
    /// Command Ring Control — low 32 bits (offset 0x18)
    pub crcr_lo: ReadWrite<u32>,
    /// Command Ring Control — high 32 bits (offset 0x1C)
    pub crcr_hi: ReadWrite<u32>,
    /// Reserved
    _reserved1: [u32; 4],
    /// Device Context Base Address Array Pointer — low 32 bits (offset 0x30)
    pub dcbaap_lo: ReadWrite<u32>,
    /// Device Context Base Address Array Pointer — high 32 bits (offset 0x34)
    pub dcbaap_hi: ReadWrite<u32>,
    /// Configure
    pub config: ReadWrite<u32, CONFIG::Register>,
}

/// xHCI Port Register Set (one per port, 0x10 bytes each)
#[repr(C)]
pub struct XhciPortRegs {
    /// Port Status and Control
    pub portsc: ReadWrite<u32, PORTSC::Register>,
    /// Port Power Management Status and Control
    pub portpmsc: ReadWrite<u32>,
    /// Port Link Info
    pub portli: ReadOnly<u32>,
    /// Port Hardware LPM Control
    pub porthlpmc: ReadWrite<u32>,
}

/// xHCI Interrupter Register Set (0x20 bytes per interrupter)
///
/// 64-bit registers (ERSTBA, ERDP) are split into lo/hi halves because many
/// xHCI controllers on PCIe do NOT support atomic 64-bit MMIO writes.
#[repr(C)]
pub struct XhciInterrupterRegs {
    /// Interrupter Management
    pub iman: ReadWrite<u32, IMAN::Register>,
    /// Interrupter Moderation
    pub imod: ReadWrite<u32, IMOD::Register>,
    /// Event Ring Segment Table Size
    pub erstsz: ReadWrite<u32, ERSTSZ::Register>,
    /// Reserved
    _reserved: u32,
    /// Event Ring Segment Table Base Address — low 32 bits
    pub erstba_lo: ReadWrite<u32>,
    /// Event Ring Segment Table Base Address — high 32 bits
    pub erstba_hi: ReadWrite<u32>,
    /// Event Ring Dequeue Pointer — low 32 bits
    pub erdp_lo: ReadWrite<u32>,
    /// Event Ring Dequeue Pointer — high 32 bits
    pub erdp_hi: ReadWrite<u32>,
}

/// xHCI Runtime Registers
///
/// The runtime register space starts with MFINDEX at offset 0x00,
/// followed by interrupter register sets starting at offset 0x20.
#[repr(C)]
pub struct XhciRuntimeRegs {
    /// Microframe Index
    pub mfindex: ReadOnly<u32>,
    /// Reserved padding (0x04..0x20)
    _reserved: [u32; 7],
    /// Interrupter 0 register set (at offset 0x20)
    pub ir0: XhciInterrupterRegs,
}

impl XhciOpRegs {
    /// Write 64-bit CRCR as two 32-bit halves (lo first, then hi).
    #[inline]
    pub fn write_crcr(&self, value: u64) {
        self.crcr_lo.set(value as u32);
        self.crcr_hi.set((value >> 32) as u32);
    }

    /// Read 64-bit CRCR as two 32-bit halves (lo first, then hi).
    #[inline]
    pub fn read_crcr(&self) -> u64 {
        let lo = self.crcr_lo.get() as u64;
        let hi = self.crcr_hi.get() as u64;
        lo | (hi << 32)
    }

    /// Write 64-bit DCBAAP as two 32-bit halves (lo first, then hi).
    #[inline]
    pub fn write_dcbaap(&self, value: u64) {
        self.dcbaap_lo.set(value as u32);
        self.dcbaap_hi.set((value >> 32) as u32);
    }
}

impl XhciInterrupterRegs {
    /// Write 64-bit ERSTBA as two 32-bit halves (lo first, then hi).
    #[inline]
    pub fn write_erstba(&self, value: u64) {
        self.erstba_lo.set(value as u32);
        self.erstba_hi.set((value >> 32) as u32);
    }

    /// Write 64-bit ERDP as two 32-bit halves (lo first, then hi).
    #[inline]
    pub fn write_erdp(&self, value: u64) {
        self.erdp_lo.set(value as u32);
        self.erdp_hi.set((value >> 32) as u32);
    }
}

// ============================================================================
// TRB Type Constants
// ============================================================================

/// Normal TRB
pub const TRB_TYPE_NORMAL: u32 = 1;
/// Setup Stage TRB
pub const TRB_TYPE_SETUP: u32 = 2;
/// Data Stage TRB
pub const TRB_TYPE_DATA: u32 = 3;
/// Status Stage TRB
pub const TRB_TYPE_STATUS: u32 = 4;
/// Isoch TRB
pub const TRB_TYPE_ISOCH: u32 = 5;
/// Link TRB
pub const TRB_TYPE_LINK: u32 = 6;
/// Event Data TRB
pub const TRB_TYPE_EVENT_DATA: u32 = 7;
/// No Op TRB
pub const TRB_TYPE_NOOP: u32 = 8;
/// Enable Slot Command
pub const TRB_TYPE_ENABLE_SLOT: u32 = 9;
/// Disable Slot Command
pub const TRB_TYPE_DISABLE_SLOT: u32 = 10;
/// Address Device Command
pub const TRB_TYPE_ADDRESS_DEVICE: u32 = 11;
/// Configure Endpoint Command
pub const TRB_TYPE_CONFIGURE_ENDPOINT: u32 = 12;
/// Evaluate Context Command
pub const TRB_TYPE_EVALUATE_CONTEXT: u32 = 13;
/// Reset Endpoint Command
pub const TRB_TYPE_RESET_ENDPOINT: u32 = 14;
/// Stop Endpoint Command
pub const TRB_TYPE_STOP_ENDPOINT: u32 = 15;
/// Set TR Dequeue Pointer Command
pub const TRB_TYPE_SET_TR_DEQUEUE: u32 = 16;
/// Reset Device Command
pub const TRB_TYPE_RESET_DEVICE: u32 = 17;
/// Transfer Event
pub const TRB_TYPE_TRANSFER_EVENT: u32 = 32;
/// Command Completion Event
pub const TRB_TYPE_COMMAND_COMPLETION: u32 = 33;
/// Port Status Change Event
pub const TRB_TYPE_PORT_STATUS_CHANGE: u32 = 34;
/// Host Controller Event
pub const TRB_TYPE_HOST_CONTROLLER: u32 = 37;

// ============================================================================
// TRB Completion Codes
// ============================================================================

/// Success
pub const TRB_CC_SUCCESS: u32 = 1;
/// Data Buffer Error
pub const TRB_CC_DATA_BUFFER_ERROR: u32 = 2;
/// Babble Detected Error
pub const TRB_CC_BABBLE_DETECTED: u32 = 3;
/// USB Transaction Error
pub const TRB_CC_USB_TRANSACTION_ERROR: u32 = 4;
/// TRB Error
pub const TRB_CC_TRB_ERROR: u32 = 5;
/// Stall Error
pub const TRB_CC_STALL_ERROR: u32 = 6;
/// Resource Error
pub const TRB_CC_RESOURCE_ERROR: u32 = 7;
/// Bandwidth Error
pub const TRB_CC_BANDWIDTH_ERROR: u32 = 8;
/// No Slots Available
pub const TRB_CC_NO_SLOTS: u32 = 9;
/// Invalid Stream Type
pub const TRB_CC_INVALID_STREAM_TYPE: u32 = 10;
/// Slot Not Enabled
pub const TRB_CC_SLOT_NOT_ENABLED: u32 = 11;
/// Endpoint Not Enabled
pub const TRB_CC_EP_NOT_ENABLED: u32 = 12;
/// Short Packet
pub const TRB_CC_SHORT_PACKET: u32 = 13;
/// Ring Underrun
pub const TRB_CC_RING_UNDERRUN: u32 = 14;
/// Ring Overrun
pub const TRB_CC_RING_OVERRUN: u32 = 15;
/// VF Event Ring Full Error
pub const TRB_CC_VF_EVENT_RING_FULL: u32 = 16;
/// Parameter Error
pub const TRB_CC_PARAMETER_ERROR: u32 = 17;
/// Bandwidth Overrun Error
pub const TRB_CC_BW_OVERRUN: u32 = 18;
/// Context State Error
pub const TRB_CC_CONTEXT_STATE_ERROR: u32 = 19;
/// No Ping Response Error
pub const TRB_CC_NO_PING_RESPONSE: u32 = 20;
/// Event Ring Full Error
pub const TRB_CC_EVENT_RING_FULL: u32 = 21;
/// Incompatible Device Error
pub const TRB_CC_INCOMPATIBLE_DEVICE: u32 = 22;
/// Missed Service Error
pub const TRB_CC_MISSED_SERVICE: u32 = 23;
/// Command Ring Stopped
pub const TRB_CC_COMMAND_RING_STOPPED: u32 = 24;
/// Command Aborted
pub const TRB_CC_COMMAND_ABORTED: u32 = 25;
/// Stopped
pub const TRB_CC_STOPPED: u32 = 26;
/// Stopped - Length Invalid
pub const TRB_CC_STOPPED_LENGTH_INVALID: u32 = 27;
/// Stopped - Short Packet
pub const TRB_CC_STOPPED_SHORT_PACKET: u32 = 28;

/// Convert completion code to string for debugging
pub fn trb_cc_name(cc: u32) -> &'static str {
    match cc {
        TRB_CC_SUCCESS => "SUCCESS",
        TRB_CC_DATA_BUFFER_ERROR => "DATA_BUFFER_ERROR",
        TRB_CC_BABBLE_DETECTED => "BABBLE_DETECTED",
        TRB_CC_USB_TRANSACTION_ERROR => "USB_TRANSACTION_ERROR",
        TRB_CC_TRB_ERROR => "TRB_ERROR",
        TRB_CC_STALL_ERROR => "STALL_ERROR",
        TRB_CC_RESOURCE_ERROR => "RESOURCE_ERROR",
        TRB_CC_BANDWIDTH_ERROR => "BANDWIDTH_ERROR",
        TRB_CC_NO_SLOTS => "NO_SLOTS",
        TRB_CC_INVALID_STREAM_TYPE => "INVALID_STREAM_TYPE",
        TRB_CC_SLOT_NOT_ENABLED => "SLOT_NOT_ENABLED",
        TRB_CC_EP_NOT_ENABLED => "EP_NOT_ENABLED",
        TRB_CC_SHORT_PACKET => "SHORT_PACKET",
        TRB_CC_RING_UNDERRUN => "RING_UNDERRUN",
        TRB_CC_RING_OVERRUN => "RING_OVERRUN",
        TRB_CC_VF_EVENT_RING_FULL => "VF_EVENT_RING_FULL",
        TRB_CC_PARAMETER_ERROR => "PARAMETER_ERROR",
        TRB_CC_BW_OVERRUN => "BW_OVERRUN",
        TRB_CC_CONTEXT_STATE_ERROR => "CONTEXT_STATE_ERROR",
        TRB_CC_NO_PING_RESPONSE => "NO_PING_RESPONSE",
        TRB_CC_EVENT_RING_FULL => "EVENT_RING_FULL",
        TRB_CC_INCOMPATIBLE_DEVICE => "INCOMPATIBLE_DEVICE",
        TRB_CC_MISSED_SERVICE => "MISSED_SERVICE",
        TRB_CC_COMMAND_RING_STOPPED => "COMMAND_RING_STOPPED",
        TRB_CC_COMMAND_ABORTED => "COMMAND_ABORTED",
        TRB_CC_STOPPED => "STOPPED",
        TRB_CC_STOPPED_LENGTH_INVALID => "STOPPED_LENGTH_INVALID",
        TRB_CC_STOPPED_SHORT_PACKET => "STOPPED_SHORT_PACKET",
        _ => "UNKNOWN",
    }
}

// ============================================================================
// Port Status Change Bits (for clearing)
// ============================================================================

/// All status change bits that can be cleared by writing 1
/// CSC(17), PEC(18), WRC(19), OCC(20), PRC(21), PLC(22), CEC(23)
pub const PORTSC_CHANGE_MASK: u32 =
    (1 << 17) | (1 << 18) | (1 << 19) | (1 << 20) | (1 << 21) | (1 << 22) | (1 << 23);

/// Read/Write bits that should be preserved when writing to PORTSC
/// PP(9), PIC(14:15), WCE(25), WDE(26), WOE(27)
/// Note: PED(1) is RW1C, PR(4) is RW1S, WPR(31) is RW1S - don't preserve these!
/// Note: LWS(16) is intentionally excluded - setting it triggers a link state
/// write strobe which would cause unintended link state changes. Only set LWS
/// when deliberately changing the Port Link State (PLS) field.
pub const PORTSC_RW_MASK: u32 = (1 << 9) | (3 << 14) | (1 << 25) | (1 << 26) | (1 << 27);
