IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.07   0.41   0.17    0.60      45 M     51 M    0.10    0.25    0.07    0.07     4088     6189        9     66
   1    1     0.05   0.60   0.09    0.60     982 K   2489 K    0.61    0.17    0.00    0.00      280       86       13     63
   2    0     0.05   0.89   0.06    0.60    1414 K   3490 K    0.59    0.17    0.00    0.01      280        4        6     65
   3    1     0.22   0.56   0.38    0.85      16 M     24 M    0.33    0.75    0.01    0.01      728       36     2633     62
   4    0     0.08   0.44   0.18    0.60      46 M     50 M    0.09    0.26    0.06    0.06     4424       66     6033     66
   5    1     0.13   1.13   0.11    0.60    3712 K   7788 K    0.52    0.18    0.00    0.01      280       65        8     63
   6    0     0.02   0.56   0.04    0.60     437 K   1389 K    0.69    0.11    0.00    0.01      224        8        8     66
   7    1     0.05   0.44   0.12    0.60      18 M     24 M    0.22    0.47    0.03    0.04      896      918        1     62
   8    0     0.06   0.87   0.06    0.60    1341 K   3166 K    0.58    0.37    0.00    0.01      224       85        8     65
   9    1     0.08   0.98   0.08    0.60    3538 K   6026 K    0.41    0.13    0.00    0.01      336       60       10     62
  10    0     0.03   0.16   0.20    0.60      87 M     93 M    0.07    0.15    0.28    0.30     8960     9530        1     65
  11    1     0.00   0.27   0.00    0.60      49 K     66 K    0.25    0.06    0.03    0.04        0        0        4     62
  12    0     0.04   0.76   0.06    0.60    3419 K   4780 K    0.28    0.06    0.01    0.01      224        4        3     66
  13    1     0.06   0.44   0.14    0.60      20 M     26 M    0.22    0.45    0.03    0.04     1008     1017      166     62
  14    0     0.12   0.66   0.19    0.60      10 M     11 M    0.08    0.20    0.01    0.01      448     2220       35     66
  15    1     0.01   0.35   0.04    0.61     776 K   1605 K    0.52    0.08    0.01    0.01       56        4        6     61
  16    0     0.03   0.13   0.22    0.65      83 M     90 M    0.07    0.14    0.28    0.30     9408        4     9513     65
  17    1     0.08   0.29   0.27    0.72      74 M     81 M    0.09    0.17    0.09    0.10    10304       67     5775     62
  18    0     0.03   0.19   0.14    0.60      44 M     48 M    0.10    0.12    0.16    0.18      280        3       25     66
  19    1     0.14   0.89   0.16    0.60    3646 K   6771 K    0.46    0.32    0.00    0.00        0       24        1     62
  20    0     0.17   0.46   0.37    0.83      53 M     59 M    0.10    0.20    0.03    0.04     2800      125     2413     66
  21    1     0.08   0.17   0.49    0.98     123 M    140 M    0.12    0.17    0.15    0.17    11312     2488     6206     62
  22    0     0.04   0.34   0.13    0.60      41 M     45 M    0.10    0.22    0.09    0.10     3136     4731       17     67
  23    1     0.20   0.59   0.33    0.78      16 M     22 M    0.27    0.75    0.01    0.01      392       24      218     63
  24    0     0.02   0.52   0.04    0.60    1438 K   1780 K    0.19    0.06    0.01    0.01      168      156        7     67
  25    1     0.08   0.36   0.22    0.65      72 M     80 M    0.10    0.16    0.09    0.10     5096     5865        4     62
  26    0     0.05   0.81   0.07    0.60    1649 K   3402 K    0.52    0.37    0.00    0.01      112       17        8     66
  27    1     0.09   0.51   0.17    0.60      36 M     44 M    0.18    0.24    0.04    0.05     1288     1179       15     63
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.06   0.43   0.14    0.64     422 M    468 M    0.10    0.19    0.05    0.06    34776    23142    18086     59
 SKT    1     0.09   0.49   0.19    0.72     391 M    469 M    0.17    0.36    0.03    0.04    31976    11833    15060     55
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.07   0.46   0.16    0.69     813 M    938 M    0.13    0.28    0.04    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   20 G ; Active cycles:   45 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 23.61 %

 C1 core residency: 62.92 %; C3 core residency: 8.05 %; C6 core residency: 5.43 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.46 => corresponds to 11.56 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.07 => corresponds to 1.87 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       19 G     19 G   |   20%    20%   
 SKT    1       38 G     38 G   |   40%    40%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  117 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    26.16    34.82     247.06      44.76         124.45
 SKT   1    33.31    34.91     264.30      47.93         123.41
---------------------------------------------------------------------------------------------------------------
       *    59.48    69.73     511.36      92.69         123.95
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.13   0.45   0.29    0.73      54 M     62 M    0.13    0.26    0.04    0.05     5432        7     7075     66
   1    1     0.02   0.48   0.04    0.60     536 K   1755 K    0.69    0.11    0.00    0.01      336       45       22     63
   2    0     0.07   0.71   0.09    0.60    4569 K   4930 K    0.07    0.28    0.01    0.01      224       29      258     65
   3    1     0.08   0.47   0.17    0.60      15 M     23 M    0.33    0.53    0.02    0.03      952      657        0     63
   4    0     0.10   0.44   0.24    0.67      53 M     61 M    0.13    0.24    0.05    0.06     5152     6959       68     65
   5    1     0.10   0.99   0.10    0.60    2183 K   5513 K    0.60    0.39    0.00    0.01      168       25        6     63
   6    0     0.08   0.82   0.09    0.60    1541 K   4304 K    0.64    0.42    0.00    0.01       56        4       16     65
   7    1     0.07   0.45   0.16    0.60      21 M     26 M    0.21    0.47    0.03    0.04      952       51      820     62
   8    0     0.09   0.84   0.11    0.60    4281 K   6256 K    0.32    0.40    0.00    0.01      224      144       18     65
   9    1     0.09   0.79   0.11    0.61    5513 K   5998 K    0.08    0.29    0.01    0.01      112        8        1     62
  10    0     0.32   0.74   0.43    0.90      58 M     72 M    0.19    0.23    0.02    0.02     6160     8355        8     64
  11    1     0.01   0.29   0.03    0.60     463 K   1406 K    0.67    0.03    0.01    0.02        0        2      715     61
  12    0     0.07   0.90   0.08    0.60    3542 K   4669 K    0.24    0.31    0.00    0.01       56        3       11     65
  13    1     0.07   0.30   0.24    0.68      30 M     41 M    0.26    0.47    0.04    0.06    12096        3      704     62
  14    0     0.08   0.84   0.09    0.60    4008 K   4941 K    0.19    0.23    0.01    0.01      224     1327       27     66
  15    1     0.01   0.42   0.03    0.60     920 K   1653 K    0.44    0.11    0.01    0.01       56       11        8     61
  16    0     0.07   0.24   0.27    0.72      99 M    108 M    0.08    0.17    0.15    0.17    11816        3    14595     65
  17    1     0.11   0.50   0.21    0.63      25 M     31 M    0.20    0.45    0.02    0.03     1120       62      869     62
  18    0     0.04   0.36   0.11    0.60      32 M     36 M    0.11    0.24    0.08    0.09     2576     4680        1     65
  19    1     0.02   0.61   0.04    0.60     311 K   1069 K    0.71    0.11    0.00    0.00       56        7        1     62
  20    0     0.11   0.33   0.34    0.81      97 M    112 M    0.13    0.16    0.09    0.10       56       71       73     65
  21    1     0.10   0.19   0.54    1.07     109 M    128 M    0.15    0.25    0.11    0.13    14672     6742     3198     62
  22    0     0.06   0.43   0.13    0.60      33 M     37 M    0.10    0.26    0.06    0.07     3080     4341       46     66
  23    1     0.05   0.48   0.11    0.60      12 M     15 M    0.20    0.53    0.02    0.03      560        0      443     63
  24    0     0.02   0.58   0.04    0.60    2100 K   2195 K    0.04    0.05    0.01    0.01      112       13        8     66
  25    1     0.05   0.34   0.15    0.60      26 M     33 M    0.21    0.33    0.05    0.07      336      149       15     63
  26    0     0.03   0.51   0.06    0.61    2098 K   2229 K    0.06    0.06    0.01    0.01      112       14       10     66
  27    1     0.05   0.35   0.15    0.60      25 M     32 M    0.22    0.34    0.05    0.06      224        7       15     63
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.09   0.53   0.17    0.71     452 M    521 M    0.13    0.22    0.04    0.04    35280    25950    22214     58
 SKT    1     0.06   0.40   0.15    0.69     276 M    350 M    0.21    0.38    0.03    0.04    31640     7769     6817     55
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.07   0.47   0.16    0.70     729 M    871 M    0.16    0.29    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   20 G ; Active cycles:   44 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 22.67 %

 C1 core residency: 74.62 %; C3 core residency: 2.50 %; C6 core residency: 0.21 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.47 => corresponds to 11.76 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.07 => corresponds to 1.87 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       21 G     21 G   |   21%    21%   
 SKT    1       41 G     41 G   |   43%    43%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  125 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    32.79    44.31     258.20      48.75         113.68
 SKT   1    20.13    21.04     255.86      41.77         132.54
---------------------------------------------------------------------------------------------------------------
       *    52.92    65.35     514.06      90.53         120.75
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.08   0.37   0.22    0.67      68 M     76 M    0.10    0.16    0.08    0.09      224     3958       14     66
   1    1     0.06   0.83   0.07    0.60    1379 K   4014 K    0.66    0.40    0.00    0.01      224       48      163     63
   2    0     0.13   1.14   0.11    0.60    3494 K   7695 K    0.55    0.27    0.00    0.01      280        2        5     65
   3    1     0.07   0.44   0.16    0.60      19 M     27 M    0.27    0.46    0.03    0.04      112      819        4     62
   4    0     0.07   0.42   0.18    0.60      50 M     56 M    0.11    0.25    0.07    0.08     7560     7364        7     66
   5    1     0.01   0.29   0.03    0.60     589 K   1731 K    0.66    0.04    0.01    0.02      112        3        4     63
   6    0     0.02   0.56   0.04    0.61     615 K   1506 K    0.59    0.11    0.00    0.01      168       10        7     66
   7    1     0.09   0.57   0.16    0.60      21 M     28 M    0.24    0.44    0.02    0.03      448     1013      734     62
   8    0     0.04   0.85   0.04    0.61    3386 K   4034 K    0.16    0.07    0.01    0.01      168       13        1     65
   9    1     0.10   0.92   0.11    0.60    3002 K   6357 K    0.53    0.33    0.00    0.01      112       32        2     62
  10    0     0.04   0.23   0.18    0.64      66 M     73 M    0.10    0.16    0.16    0.18      224     3926        0     64
  11    1     0.00   0.26   0.00    0.60      40 K     73 K    0.46    0.10    0.02    0.03       56        0        3     62
  12    0     0.07   0.65   0.10    0.60    1033 K   2353 K    0.56    0.15    0.00    0.00        0        2       23     65
  13    1     0.11   0.36   0.31    0.77      70 M     79 M    0.11    0.22    0.06    0.07    12096        9     4252     61
  14    0     0.01   0.25   0.04    0.61     152 K   1733 K    0.91    0.03    0.00    0.02        0       28        2     66
  15    1     0.02   0.57   0.04    0.60    1568 K   1717 K    0.09    0.13    0.01    0.01       56       46       58     61
  16    0     0.21   0.44   0.46    0.93     101 M    108 M    0.07    0.32    0.05    0.05    20608        9    18353     65
  17    1     0.09   0.58   0.16    0.60      18 M     25 M    0.28    0.50    0.02    0.03      672      588       13     62
  18    0     0.11   0.34   0.32    0.78      72 M     82 M    0.13    0.17    0.07    0.08        0      325       29     65
  19    1     0.02   0.55   0.03    0.60     261 K   1099 K    0.76    0.08    0.00    0.01      168        5        1     62
  20    0     0.03   0.21   0.13    0.60      34 M     39 M    0.13    0.16    0.13    0.15     4928        9     2736     65
  21    1     0.15   0.23   0.68    1.20     122 M    138 M    0.12    0.16    0.08    0.09     8736     4108     3611     61
  22    0     0.06   0.23   0.25    0.68      72 M     80 M    0.09    0.14    0.13    0.14      336       46       33     66
  23    1     0.02   0.17   0.15    0.60      65 M     70 M    0.06    0.14    0.26    0.28     3584     3675        4     63
  24    0     0.01   0.29   0.04    0.60     659 K   1938 K    0.66    0.04    0.01    0.02        0        3        3     67
  25    1     0.08   0.39   0.21    0.63      66 M     74 M    0.11    0.16    0.08    0.09     4312     3559        1     62
  26    0     0.02   0.47   0.05    0.61    1783 K   2066 K    0.14    0.07    0.01    0.01      168        8        7     66
  27    1     0.19   0.79   0.24    0.65      30 M     38 M    0.21    0.23    0.02    0.02      896      608        5     62
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.06   0.41   0.15    0.70     478 M    539 M    0.11    0.20    0.05    0.06    34664    15703    21220     58
 SKT    1     0.07   0.44   0.17    0.74     422 M    497 M    0.15    0.25    0.04    0.05    31584    14513     8855     55
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.07   0.43   0.16    0.72     900 M   1037 M    0.13    0.23    0.05    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   19 G ; Active cycles:   45 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 22.44 %

 C1 core residency: 63.10 %; C3 core residency: 5.38 %; C6 core residency: 9.09 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.43 => corresponds to 10.63 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.07 => corresponds to 1.71 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       21 G     21 G   |   22%    22%   
 SKT    1       34 G     34 G   |   35%    35%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  111 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    25.40    22.83     248.23      41.59         126.52
 SKT   1    40.89    46.68     265.40      52.37         120.41
---------------------------------------------------------------------------------------------------------------
       *    66.29    69.51     513.63      93.95         123.67
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.07   0.26   0.27    0.73      86 M     95 M    0.10    0.15    0.12    0.13     3640     4639       13     66
   1    1     0.07   0.80   0.08    0.60    1437 K   4055 K    0.65    0.39    0.00    0.01      168       68       83     62
   2    0     0.02   0.46   0.04    0.61    1378 K   1860 K    0.26    0.07    0.01    0.01      168        1        7     65
   3    1     0.05   0.22   0.24    0.67      78 M     85 M    0.08    0.15    0.15    0.16     4536      115     7010     62
   4    0     0.12   0.48   0.25    0.68      50 M     56 M    0.10    0.26    0.04    0.05     3920      161     6031     66
   5    1     0.05   0.79   0.06    0.60    3267 K   3814 K    0.14    0.22    0.01    0.01      336       66        6     63
   6    0     0.03   0.66   0.04    0.60     901 K   1607 K    0.44    0.12    0.00    0.01        0       12       12     66
   7    1     0.14   0.64   0.23    0.65      21 M     28 M    0.24    0.48    0.02    0.02     1176       76      803     61
   8    0     0.03   0.77   0.05    0.60    3095 K   3859 K    0.20    0.07    0.01    0.01      224       34        1     66
   9    1     0.06   0.81   0.08    0.61    1811 K   3808 K    0.52    0.40    0.00    0.01       56       33        1     61
  10    0     0.03   0.20   0.13    0.60      48 M     53 M    0.10    0.13    0.18    0.20     4480      573        0     65
  11    1     0.01   0.32   0.03    0.60     551 K   1507 K    0.63    0.03    0.01    0.01       56        3        7     61
  12    0     0.00   0.21   0.01    0.60      53 K    393 K    0.86    0.14    0.00    0.01        0        0        1     67
  13    1     0.04   0.19   0.20    0.60      82 M     88 M    0.07    0.15    0.21    0.23     6048     8052       11     61
  14    0     0.06   0.86   0.07    0.60    3736 K   4870 K    0.23    0.23    0.01    0.01       56      112       26     66
  15    1     0.07   0.78   0.10    0.60    2133 K   4566 K    0.53    0.45    0.00    0.01      112       58       44     61
  16    0     0.03   0.13   0.20    0.61      80 M     85 M    0.06    0.14    0.32    0.34     8736        6     7846     66
  17    1     0.09   0.54   0.16    0.61      31 M     36 M    0.16    0.36    0.03    0.04     7728     2456      288     62
  18    0     0.04   0.24   0.16    0.60      51 M     56 M    0.09    0.15    0.13    0.15     2352      287     2469     66
  19    1     0.00   0.22   0.01    0.60      75 K    445 K    0.83    0.10    0.00    0.02      112        0        2     62
  20    0     0.09   0.48   0.19    0.61      53 M     58 M    0.08    0.22    0.06    0.06     5376       25     6490     66
  21    1     0.11   0.23   0.46    0.94      84 M    102 M    0.18    0.27    0.08    0.10     2632     1201     3612     62
  22    0     0.18   0.68   0.26    0.71      51 M     59 M    0.13    0.21    0.03    0.03     4816       24     6113     67
  23    1     0.12   0.38   0.31    0.77      80 M     90 M    0.11    0.15    0.07    0.07     5376       47     7479     63
  24    0     0.00   0.22   0.01    0.60     215 K    499 K    0.57    0.09    0.01    0.02        0        9        2     68
  25    1     0.06   0.42   0.14    0.60      21 M     28 M    0.23    0.43    0.04    0.05      672     1082        2     62
  26    0     0.02   0.51   0.04    0.60    1411 K   1731 K    0.18    0.07    0.01    0.01      112       10       11     67
  27    1     0.11   0.55   0.19    0.61      18 M     26 M    0.30    0.50    0.02    0.03     1288     1185        4     63
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.05   0.41   0.12    0.65     433 M    480 M    0.10    0.18    0.06    0.07    33880     5893    29021     59
 SKT    1     0.07   0.43   0.16    0.68     428 M    505 M    0.15    0.27    0.04    0.05    30296    14442    19352     55
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.42   0.14    0.67     862 M    986 M    0.13    0.23    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired:   17 G ; Active cycles:   40 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 21.55 %

 C1 core residency: 60.44 %; C3 core residency: 4.06 %; C6 core residency: 13.95 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.42 => corresponds to 10.57 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.52 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       23 G     23 G   |   24%    24%   
 SKT    1       39 G     39 G   |   40%    40%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  126 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    28.17    31.36     242.42      44.43         127.70
 SKT   1    34.77    39.37     263.09      49.64         126.51
---------------------------------------------------------------------------------------------------------------
       *    62.94    70.73     505.51      94.08         127.12
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.04   0.24   0.18    0.61      71 M     76 M    0.07    0.14    0.16    0.18     6776     5989       13     66
   1    1     0.02   0.57   0.04    0.60     612 K   1728 K    0.65    0.15    0.00    0.01      224       50       14     63
   2    0     0.13   0.79   0.17    0.60    3613 K   9296 K    0.61    0.36    0.00    0.01      336       54      191     65
   3    1     0.24   0.66   0.36    0.82      13 M     26 M    0.48    0.70    0.01    0.01      728      310        0     62
   4    0     0.10   0.59   0.16    0.60      38 M     42 M    0.09    0.34    0.04    0.04     2856     4545        8     66
   5    1     0.06   0.87   0.06    0.60    1008 K   3439 K    0.71    0.38    0.00    0.01       56        9        2     63
   6    0     0.03   0.66   0.04    0.60     708 K   1576 K    0.55    0.15    0.00    0.01       56       11        9     66
   7    1     0.06   0.46   0.12    0.60      18 M     23 M    0.23    0.46    0.03    0.04     1176      692        2     62
   8    0     0.03   0.88   0.04    0.60     934 K   2333 K    0.60    0.11    0.00    0.01      280       14        1     65
   9    1     0.10   0.74   0.14    0.60    5739 K   6683 K    0.14    0.13    0.01    0.01      392       83       86     62
  10    0     0.21   0.49   0.43    0.90      84 M     90 M    0.07    0.36    0.04    0.04     7616       77    14103     64
  11    1     0.16   0.87   0.18    0.60    4945 K     11 M    0.56    0.34    0.00    0.01        0      128       80     61
  12    0     0.10   0.70   0.14    0.60    3761 K   5325 K    0.29    0.33    0.00    0.01        0       65       96     65
  13    1     0.10   0.35   0.29    0.76      69 M     78 M    0.12    0.19    0.07    0.08     8176       23     4686     61
  14    0     0.01   0.33   0.02    0.60     116 K    952 K    0.88    0.05    0.00    0.01       56       21        4     66
  15    1     0.00   0.27   0.01    0.60     215 K    408 K    0.47    0.10    0.01    0.01       56        2        2     61
  16    0     0.21   0.54   0.39    0.85      74 M     86 M    0.14    0.35    0.04    0.04     6216    12256        6     65
  17    1     0.02   0.15   0.15    0.60      69 M     73 M    0.06    0.15    0.31    0.33     6608     4369        2     62
  18    0     0.09   0.57   0.15    0.60      37 M     42 M    0.11    0.25    0.04    0.05     1624     3031        5     65
  19    1     0.06   0.66   0.09    0.60     932 K   2331 K    0.60    0.13    0.00    0.00      168       46        0     62
  20    0     0.08   0.33   0.24    0.68      66 M     74 M    0.10    0.16    0.08    0.09     3416      127     3713     66
  21    1     0.18   0.29   0.62    1.20      82 M     97 M    0.15    0.25    0.05    0.05     4928      268     4249     61
  22    0     0.02   0.14   0.17    0.60      65 M     69 M    0.06    0.14    0.26    0.28     4536       23     4241     66
  23    1     0.05   0.31   0.17    0.60      41 M     49 M    0.16    0.31    0.08    0.09      840     1262        2     63
  24    0     0.06   0.74   0.08    0.60    4881 K   5609 K    0.13    0.10    0.01    0.01       56       47       16     67
  25    1     0.02   0.16   0.15    0.60      65 M     70 M    0.06    0.14    0.27    0.29     4144     3485        0     63
  26    0     0.00   0.20   0.01    0.60     173 K    428 K    0.60    0.10    0.01    0.02      112       18        1     66
  27    1     0.03   0.15   0.17    0.60      65 M     69 M    0.06    0.14    0.26    0.28     4088       27     3664     63
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.08   0.50   0.16    0.69     451 M    507 M    0.11    0.26    0.04    0.05    33936    26278    22407     59
 SKT    1     0.08   0.43   0.18    0.73     439 M    514 M    0.14    0.28    0.04    0.05    31584    10754    12788     55
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.08   0.46   0.17    0.71     891 M   1022 M    0.13    0.27    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   22 G ; Active cycles:   47 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 23.97 %

 C1 core residency: 56.49 %; C3 core residency: 2.67 %; C6 core residency: 16.87 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.46 => corresponds to 11.54 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.08 => corresponds to 1.97 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       22 G     22 G   |   23%    23%   
 SKT    1       37 G     37 G   |   39%    39%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  120 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    34.22    32.67     248.71      45.58         121.93
 SKT   1    31.58    37.77     263.10      48.26         126.39
---------------------------------------------------------------------------------------------------------------
       *    65.79    70.44     511.81      93.84         124.13
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.09   0.28   0.33    0.80      78 M     86 M    0.09    0.17    0.08    0.09      280      863       22     66
   1    1     0.13   0.99   0.13    0.60    2808 K   7343 K    0.62    0.44    0.00    0.01      448       70        9     63
   2    0     0.03   0.58   0.06    0.60    2714 K   2879 K    0.06    0.11    0.01    0.01      112       36       25     65
   3    1     0.10   0.39   0.25    0.69      52 M     61 M    0.15    0.25    0.05    0.06     7056     3037       10     62
   4    0     0.05   0.22   0.21    0.61      74 M     82 M    0.10    0.17    0.16    0.18     8960     8852        7     66
   5    1     0.00   0.31   0.00    0.60      71 K    121 K    0.41    0.07    0.02    0.03       56       10        6     63
   6    0     0.08   0.68   0.12    0.60    5158 K   5928 K    0.13    0.21    0.01    0.01      112       29       23     65
   7    1     0.21   0.63   0.33    0.78      14 M     20 M    0.29    0.77    0.01    0.01     1064        6      192     62
   8    0     0.06   0.89   0.06    0.60    1182 K   3387 K    0.65    0.42    0.00    0.01      336       39        9     65
   9    1     0.02   0.50   0.04    0.60    1341 K   1842 K    0.27    0.06    0.01    0.01      112        5        4     62
  10    0     0.07   0.46   0.14    0.60      41 M     44 M    0.06    0.27    0.06    0.07     4256        5     4829     64
  11    1     0.13   0.83   0.16    0.60    1649 K   7989 K    0.79    0.39    0.00    0.01      168       29       14     61
  12    0     0.07   0.80   0.09    0.60    1249 K   3784 K    0.67    0.46    0.00    0.01      168       12       14     66
  13    1     0.14   0.53   0.26    0.70      11 M     30 M    0.61    0.50    0.01    0.02      168       10        1     61
  14    0     0.02   0.57   0.03    0.60     395 K   1270 K    0.69    0.11    0.00    0.01        0       57        7     66
  15    1     0.08   0.78   0.10    0.60    1985 K   4675 K    0.58    0.42    0.00    0.01      336       44       20     61
  16    0     0.06   0.47   0.14    0.60      37 M     42 M    0.11    0.28    0.06    0.07     3472     3949        2     66
  17    1     0.18   0.57   0.31    0.75      10 M     21 M    0.52    0.76    0.01    0.01      224       77        1     61
  18    0     0.12   0.53   0.22    0.64      49 M     54 M    0.09    0.31    0.04    0.05     4984     6687       30     66
  19    1     0.02   0.58   0.04    0.60     460 K   1313 K    0.65    0.13    0.00    0.01      168       20        3     62
  20    0     0.06   0.42   0.15    0.60      48 M     51 M    0.06    0.25    0.08    0.08     7056       18     7898     66
  21    1     0.21   0.45   0.47    0.94      30 M     45 M    0.34    0.56    0.01    0.02     2072       26     1838     62
  22    0     0.10   0.48   0.20    0.62      50 M     56 M    0.11    0.25    0.05    0.06     4872     6269        7     66
  23    1     0.25   0.89   0.28    0.73      17 M     28 M    0.40    0.49    0.01    0.01      448      488        2     63
  24    0     0.08   0.86   0.10    0.61    3251 K   4335 K    0.25    0.33    0.00    0.01       56        1       15     67
  25    1     0.12   0.39   0.30    0.75      32 M     46 M    0.31    0.44    0.03    0.04     8904     1039        1     62
  26    0     0.15   0.59   0.25    0.68      12 M     13 M    0.05    0.18    0.01    0.01      336      182       49     65
  27    1     0.06   0.30   0.20    0.61      34 M     44 M    0.23    0.42    0.06    0.07     8960      744        3     62
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.07   0.49   0.15    0.64     407 M    454 M    0.10    0.24    0.04    0.04    35000    26999    12937     59
 SKT    1     0.12   0.57   0.20    0.72     211 M    322 M    0.34    0.53    0.01    0.02    30184     5605     2104     55
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.10   0.54   0.18    0.69     619 M    776 M    0.20    0.39    0.02    0.03     N/A     N/A     N/A      N/A

 Instructions retired:   26 G ; Active cycles:   49 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 25.83 %

 C1 core residency: 70.33 %; C3 core residency: 0.48 %; C6 core residency: 3.36 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.54 => corresponds to 13.46 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.10 => corresponds to 2.39 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       13 G     13 G   |   14%    14%   
 SKT    1       30 G     30 G   |   31%    31%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   87 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    18.73    25.63     246.39      41.20         117.57
 SKT   1    24.42    37.81     264.00      47.27         117.59
---------------------------------------------------------------------------------------------------------------
       *    43.16    63.44     510.39      88.47         117.57
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.08   0.42   0.20    0.61      54 M     60 M    0.10    0.27    0.06    0.07     4144     7965       13     67
   1    1     0.02   0.52   0.04    0.60     527 K   1824 K    0.71    0.12    0.00    0.01      392       41       17     63
   2    0     0.00   0.21   0.01    0.60     203 K    444 K    0.54    0.09    0.01    0.02        0        0        1     65
   3    1     0.12   0.59   0.20    0.62      17 M     25 M    0.32    0.54    0.01    0.02     1624      583        1     63
   4    0     0.13   0.48   0.27    0.71      53 M     62 M    0.14    0.26    0.04    0.05     3976      210    11892     66
   5    1     0.17   0.92   0.18    0.60    2386 K   9372 K    0.75    0.37    0.00    0.01      392      116        1     63
   6    0     0.08   0.80   0.10    0.60    1665 K   4812 K    0.65    0.41    0.00    0.01      112        9       16     65
   7    1     0.18   0.51   0.35    0.80    6569 K     20 M    0.68    0.78    0.00    0.01     9352      128       11     62
   8    0     0.05   0.72   0.07    0.60    2938 K   4121 K    0.29    0.22    0.01    0.01      336       91        9     66
   9    1     0.02   0.42   0.04    0.61    1201 K   2019 K    0.41    0.06    0.01    0.01      112        4      149     62
  10    0     0.04   0.17   0.25    0.68     101 M    110 M    0.08    0.15    0.24    0.26     8848    13854        0     64
  11    1     0.00   0.13   0.01    0.60     128 K    358 K    0.64    0.08    0.01    0.03        0        1        6     62
  12    0     0.02   0.63   0.03    0.60     429 K   1064 K    0.60    0.15    0.00    0.00      112        7        7     66
  13    1     0.05   0.36   0.14    0.60      22 M     29 M    0.23    0.42    0.04    0.06     1064      961        9     62
  14    0     0.04   0.99   0.04    0.60    1278 K   2347 K    0.46    0.12    0.00    0.01      336       53        8     66
  15    1     0.00   0.22   0.01    0.60     157 K    393 K    0.60    0.11    0.01    0.02        0        1        0     61
  16    0     0.11   0.54   0.20    0.62      53 M     60 M    0.12    0.25    0.05    0.06     3584     7446        7     66
  17    1     0.10   0.49   0.20    0.62      27 M     33 M    0.19    0.41    0.03    0.03     2240     4547     1112     62
  18    0     0.06   0.35   0.18    0.60      67 M     72 M    0.07    0.14    0.11    0.12     4200     4191        4     66
  19    1     0.03   0.66   0.04    0.60     426 K   1095 K    0.61    0.12    0.00    0.00        0        7        1     62
  20    0     0.03   0.19   0.16    0.60      66 M     71 M    0.07    0.14    0.22    0.24     4200     4007       17     66
  21    1     0.12   0.31   0.38    0.85      64 M     78 M    0.18    0.27    0.06    0.07     6832       36     2867     62
  22    0     0.02   0.17   0.15    0.60      66 M     70 M    0.06    0.14    0.27    0.28     4144     3905        0     67
  23    1     0.23   0.79   0.29    0.73      29 M     46 M    0.36    0.33    0.01    0.02      280        8        3     63
  24    0     0.06   0.87   0.07    0.60    1657 K   4345 K    0.62    0.26    0.00    0.01       56        1        5     67
  25    1     0.03   0.17   0.15    0.60      65 M     69 M    0.06    0.15    0.26    0.28     7448     3675        1     63
  26    0     0.06   0.77   0.07    0.60    5151 K   5720 K    0.10    0.09    0.01    0.01       56       38       24     66
  27    1     0.09   0.61   0.14    0.60      12 M     21 M    0.40    0.45    0.01    0.02      392       41        1     63
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.06   0.44   0.13    0.63     477 M    531 M    0.10    0.19    0.06    0.07    34104    41777    12003     59
 SKT    1     0.08   0.52   0.16    0.68     251 M    341 M    0.26    0.41    0.02    0.03    30128    10149     4179     55
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.07   0.48   0.14    0.66     728 M    873 M    0.17    0.29    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   19 G ; Active cycles:   39 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 21.60 %

 C1 core residency: 56.67 %; C3 core residency: 2.35 %; C6 core residency: 19.39 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.48 => corresponds to 12.12 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.07 => corresponds to 1.72 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       13 G     13 G   |   14%    14%   
 SKT    1       31 G     31 G   |   33%    33%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   91 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    35.76    36.41     241.94      47.06         110.07
 SKT   1    16.44    26.36     251.00      42.32         119.75
---------------------------------------------------------------------------------------------------------------
       *    52.20    62.77     492.94      89.38         113.36
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.08   0.41   0.20    0.61      51 M     55 M    0.08    0.24    0.06    0.07     4200      486     6648     67
   1    1     0.06   0.82   0.07    0.60    1301 K   3903 K    0.67    0.40    0.00    0.01      280       46       13     63
   2    0     0.00   0.21   0.01    0.60     193 K    426 K    0.55    0.11    0.01    0.02       56        0        1     65
   3    1     0.06   0.42   0.13    0.60      19 M     25 M    0.23    0.46    0.04    0.05     1624     1001        2     63
   4    0     0.08   0.28   0.29    0.74      83 M     90 M    0.08    0.13    0.10    0.11    10584       82     7885     66
   5    1     0.00   0.23   0.01    0.60     149 K    308 K    0.51    0.08    0.01    0.03       56        6        1     63
   6    0     0.04   0.83   0.05    0.60    2071 K   3025 K    0.32    0.10    0.00    0.01       56       14        3     66
   7    1     0.06   0.26   0.24    0.67      70 M     77 M    0.08    0.17    0.11    0.12    10248       53     5507     63
   8    0     0.07   0.96   0.07    0.60    2016 K   4479 K    0.55    0.13    0.00    0.01      280       29        5     66
   9    1     0.06   0.85   0.07    0.60    1404 K   3682 K    0.62    0.42    0.00    0.01        0        7        2     62
  10    0     0.03   0.18   0.19    0.60      83 M     89 M    0.07    0.14    0.25    0.27     8288     8041        2     65
  11    1     0.00   0.34   0.00    0.60      35 K     60 K    0.41    0.13    0.01    0.02       56        0        1     62
  12    0     0.07   0.81   0.09    0.60    1338 K   3618 K    0.63    0.51    0.00    0.01       56       28       16     66
  13    1     0.06   0.43   0.14    0.60      20 M     25 M    0.23    0.46    0.03    0.04      448      675        1     62
  14    0     0.00   0.31   0.01    0.60     118 K    342 K    0.65    0.11    0.00    0.01        0        9        1     66
  15    1     0.22   1.11   0.20    0.61      10 M     14 M    0.29    0.26    0.00    0.01        0      168       35     61
  16    0     0.05   0.39   0.14    0.60      47 M     52 M    0.09    0.24    0.09    0.09     4312     6356        0     66
  17    1     0.07   0.31   0.24    0.68      79 M     86 M    0.08    0.17    0.11    0.12    10976     8436      704     62
  18    0     0.03   0.21   0.15    0.60      60 M     65 M    0.08    0.14    0.19    0.21     2576     1896       22     66
  19    1     0.02   0.54   0.03    0.60     323 K   1197 K    0.73    0.09    0.00    0.01      112        5        1     63
  20    0     0.02   0.13   0.15    0.60      58 M     61 M    0.06    0.14    0.29    0.31     3416        5     2493     66
  21    1     0.18   0.39   0.46    0.94      80 M     97 M    0.18    0.27    0.05    0.06     2744     3089     1701     62
  22    0     0.13   0.46   0.28    0.73      67 M     73 M    0.09    0.21    0.05    0.06      112       58      162     66
  23    1     0.02   0.16   0.13    0.60      59 M     63 M    0.06    0.14    0.28    0.30     1456     1738        1     64
  24    0     0.02   0.50   0.04    0.61    1378 K   1784 K    0.23    0.05    0.01    0.01       56        7        6     66
  25    1     0.03   0.19   0.17    0.60      60 M     65 M    0.07    0.14    0.19    0.20     1792       32     1799     63
  26    0     0.05   0.71   0.06    0.61    4055 K   5291 K    0.23    0.07    0.01    0.01      224      199     2222     66
  27    1     0.02   0.14   0.15    0.60      58 M     62 M    0.06    0.14    0.28    0.30     2072       26     1729     63
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.05   0.40   0.12    0.64     461 M    507 M    0.09    0.18    0.07    0.07    34216    17210    19466     59
 SKT    1     0.06   0.42   0.15    0.67     463 M    529 M    0.12    0.23    0.05    0.06    31864    15282    11497     55
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.41   0.13    0.66     925 M   1036 M    0.11    0.20    0.06    0.07     N/A     N/A     N/A      N/A

 Instructions retired:   15 G ; Active cycles:   37 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 20.41 %

 C1 core residency: 50.26 %; C3 core residency: 4.25 %; C6 core residency: 25.08 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.41 => corresponds to 10.27 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.38 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       22 G     22 G   |   23%    23%   
 SKT    1       38 G     38 G   |   39%    39%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  122 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    33.82    31.48     241.35      45.38         126.92
 SKT   1    34.19    36.48     252.45      48.41         128.81
---------------------------------------------------------------------------------------------------------------
       *    68.01    67.95     493.79      93.79         127.87
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.06   0.35   0.16    0.60      53 M     59 M    0.10    0.21    0.09    0.10     4424     7032       17     66
   1    1     0.01   0.28   0.02    0.60     401 K   1040 K    0.61    0.10    0.01    0.02      560       24       20     63
   2    0     0.09   0.93   0.09    0.60    4540 K   6042 K    0.25    0.26    0.01    0.01      392        3      139     65
   3    1     0.12   0.60   0.19    0.61      19 M     26 M    0.24    0.51    0.02    0.02     1344      110      607     63
   4    0     0.12   0.54   0.22    0.64      52 M     61 M    0.14    0.24    0.04    0.05     5096     7455        6     66
   5    1     0.01   0.30   0.03    0.60     483 K   1616 K    0.70    0.05    0.00    0.02       56        6        0     63
   6    0     0.03   0.67   0.05    0.60     673 K   1411 K    0.52    0.13    0.00    0.00      112       15       11     65
   7    1     0.06   0.29   0.22    0.64      33 M     45 M    0.25    0.45    0.05    0.07     7224     1446        0     62
   8    0     0.06   0.88   0.07    0.60    1191 K   3285 K    0.64    0.40    0.00    0.01      280       72       10     65
   9    1     0.08   0.89   0.09    0.60    2511 K   4824 K    0.48    0.37    0.00    0.01      112       10        0     62
  10    0     0.10   0.51   0.20    0.62      54 M     59 M    0.09    0.27    0.05    0.06     4536     7207        8     64
  11    1     0.01   0.26   0.03    0.60     403 K   1485 K    0.73    0.03    0.01    0.02        0        2       61     61
  12    0     0.07   0.75   0.09    0.60    3898 K   4569 K    0.15    0.26    0.01    0.01        0        7       13     66
  13    1     0.07   0.40   0.16    0.60      26 M     31 M    0.17    0.41    0.04    0.05      616       18     1174     62
  14    0     0.05   0.75   0.07    0.60    3238 K   3974 K    0.19    0.26    0.01    0.01       56      227      141     66
  15    1     0.05   1.02   0.05    0.60    1036 K   2115 K    0.51    0.32    0.00    0.00      168        3        8     62
  16    0     0.09   0.30   0.29    0.73     101 M    111 M    0.09    0.15    0.12    0.13     9744    13407        1     65
  17    1     0.05   0.35   0.15    0.60      26 M     31 M    0.17    0.40    0.05    0.06     2744       87     1256     62
  18    0     0.07   0.45   0.15    0.60      36 M     41 M    0.14    0.17    0.05    0.06     2520       17     2194     65
  19    1     0.02   0.64   0.04    0.60     520 K   1174 K    0.56    0.11    0.00    0.00      112       22        0     63
  20    0     0.02   0.16   0.15    0.60      67 M     71 M    0.06    0.14    0.27    0.29     4144     4124        0     66
  21    1     0.09   0.29   0.32    0.78      98 M    108 M    0.09    0.15    0.11    0.12     5712     5372        0     63
  22    0     0.08   0.34   0.23    0.66      69 M     74 M    0.07    0.13    0.09    0.09     3136       24     5077     66
  23    1     0.02   0.14   0.16    0.60      65 M     69 M    0.06    0.14    0.28    0.29     4648        1     3750     64
  24    0     0.02   0.41   0.04    0.60    1056 K   1804 K    0.41    0.05    0.01    0.01       56        5        5     67
  25    1     0.06   0.32   0.18    0.60      67 M     72 M    0.07    0.15    0.12    0.13     3528     3523        0     63
  26    0     0.01   0.39   0.04    0.60    1029 K   1810 K    0.43    0.05    0.01    0.01       56        4        6     66
  27    1     0.02   0.14   0.17    0.60      65 M     69 M    0.06    0.14    0.28    0.29     3360       54     3533     63
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.06   0.47   0.13    0.63     451 M    504 M    0.11    0.19    0.05    0.06    34552    39599     7628     58
 SKT    1     0.05   0.37   0.13    0.63     407 M    465 M    0.13    0.26    0.06    0.07    30184    10678    10409     56
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.05   0.42   0.13    0.63     858 M    970 M    0.12    0.23    0.06    0.06     N/A     N/A     N/A      N/A

 Instructions retired:   15 G ; Active cycles:   36 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 20.63 %

 C1 core residency: 62.44 %; C3 core residency: 3.67 %; C6 core residency: 13.26 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.42 => corresponds to 10.48 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.05 => corresponds to 1.36 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       18 G     18 G   |   19%    18%   
 SKT    1       39 G     39 G   |   40%    40%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  116 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    39.05    44.18     253.35      49.87         116.40
 SKT   1    24.03    25.44     248.52      43.13         128.53
---------------------------------------------------------------------------------------------------------------
       *    63.07    69.62     501.87      93.00         122.15
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.09   0.45   0.20    0.61      58 M     65 M    0.11    0.18    0.06    0.07     1904     1576       15     66
   1    1     0.01   0.53   0.02    0.60     417 K   1096 K    0.62    0.11    0.00    0.01      112       32       15     63
   2    0     0.04   0.83   0.05    0.60    3447 K   4173 K    0.17    0.07    0.01    0.01      280       75       69     65
   3    1     0.09   0.48   0.20    0.61      49 M     59 M    0.16    0.22    0.05    0.06      336       70        4     63
   4    0     0.07   0.21   0.36    0.83     105 M    116 M    0.09    0.14    0.14    0.16     8288       69     6270     65
   5    1     0.00   0.14   0.01    0.60     134 K    381 K    0.65    0.08    0.01    0.03      112        0        2     64
   6    0     0.06   0.84   0.07    0.61    4125 K   5003 K    0.18    0.10    0.01    0.01      336       28       11     65
   7    1     0.07   0.45   0.15    0.60      14 M     21 M    0.32    0.56    0.02    0.03      616      303        5     62
   8    0     0.19   1.22   0.16    0.60    4284 K     11 M    0.62    0.25    0.00    0.01      112        2        5     65
   9    1     0.02   0.49   0.04    0.60    1397 K   1889 K    0.26    0.07    0.01    0.01       56        5        0     62
  10    0     0.04   0.24   0.17    0.60      57 M     64 M    0.11    0.15    0.14    0.16     2576     1580        4     64
  11    1     0.04   0.88   0.04    0.60    2915 K   3624 K    0.20    0.18    0.01    0.01        0       44        0     62
  12    0     0.02   0.55   0.03    0.60     374 K   1124 K    0.67    0.10    0.00    0.01      168        3        9     66
  13    1     0.24   0.78   0.31    0.77      30 M     41 M    0.26    0.36    0.01    0.02      504      553        0     62
  14    0     0.00   0.21   0.02    0.60     126 K    696 K    0.82    0.08    0.00    0.02       56        8        2     66
  15    1     0.00   0.21   0.01    0.60     152 K    379 K    0.60    0.10    0.01    0.02       56        1        0     61
  16    0     0.04   0.25   0.17    0.60      55 M     62 M    0.11    0.15    0.13    0.15     2800     1569        1     66
  17    1     0.03   0.13   0.20    0.61      62 M     67 M    0.08    0.24    0.25    0.27    15736       12     1451     62
  18    0     0.02   0.13   0.15    0.60      58 M     62 M    0.06    0.14    0.29    0.31     6496        7     2581     67
  19    1     0.08   0.80   0.10    0.61    1169 K   4486 K    0.74    0.38    0.00    0.01      168       19        2     63
  20    0     0.06   0.32   0.19    0.60      60 M     64 M    0.07    0.14    0.10    0.11     5880        3     1966     67
  21    1     0.10   0.23   0.45    0.95     109 M    121 M    0.10    0.14    0.11    0.12     6272       22     3243     63
  22    0     0.02   0.14   0.15    0.60      59 M     63 M    0.06    0.13    0.27    0.29     5376       12     1847     67
  23    1     0.07   0.35   0.19    0.61      56 M     61 M    0.09    0.17    0.08    0.09     2520       21     1114     64
  24    0     0.06   0.77   0.08    0.60    5754 K   6185 K    0.07    0.10    0.01    0.01        0        0       30     67
  25    1     0.02   0.16   0.14    0.60      58 M     62 M    0.06    0.14    0.27    0.29     2128     1285        1     63
  26    0     0.00   0.20   0.02    0.60     234 K    556 K    0.58    0.09    0.01    0.02       56        4        2     67
  27    1     0.03   0.20   0.17    0.60      60 M     65 M    0.08    0.14    0.17    0.19     2576       12     1547     63
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.05   0.40   0.13    0.64     473 M    528 M    0.11    0.15    0.07    0.07    34328     4936    12812     58
 SKT    1     0.06   0.40   0.14    0.68     448 M    513 M    0.13    0.22    0.06    0.06    31192     2379     7384     55
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.05   0.40   0.14    0.66     921 M   1041 M    0.12    0.19    0.06    0.07     N/A     N/A     N/A      N/A

 Instructions retired:   15 G ; Active cycles:   38 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 20.76 %

 C1 core residency: 47.33 %; C3 core residency: 4.26 %; C6 core residency: 27.65 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.40 => corresponds to 9.95 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.05 => corresponds to 1.37 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       23 G     23 G   |   24%    24%   
 SKT    1       40 G     40 G   |   41%    41%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  128 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    35.08    33.05     243.81      45.85         132.16
 SKT   1    33.79    35.68     253.50      47.92         133.53
---------------------------------------------------------------------------------------------------------------
       *    68.87    68.73     497.30      93.77         132.82
