# compile vhdl design source files
vhdl xil_defaultlib  "../../../VGA_controller.srcs/sources_1/new/VGA_controller.vhd"
vhdl xil_defaultlib  "../../../VGA_controller.srcs/sim_1/new/tb_VGA_controller.vhd"

# Do not sort compile order
nosort
