-- ==============================================================
-- Generated by Vitis HLS v2024.1.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Infeasi_Res_S2_scale_and_twoNormSquared_Scaled is
port (
    m_axi_gmem8_AWVALID : OUT STD_LOGIC;
    m_axi_gmem8_AWREADY : IN STD_LOGIC;
    m_axi_gmem8_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem8_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem8_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem8_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem8_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem8_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem8_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem8_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem8_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem8_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem8_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem8_WVALID : OUT STD_LOGIC;
    m_axi_gmem8_WREADY : IN STD_LOGIC;
    m_axi_gmem8_WDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
    m_axi_gmem8_WSTRB : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem8_WLAST : OUT STD_LOGIC;
    m_axi_gmem8_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem8_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem8_ARVALID : OUT STD_LOGIC;
    m_axi_gmem8_ARREADY : IN STD_LOGIC;
    m_axi_gmem8_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem8_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem8_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem8_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem8_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem8_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem8_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem8_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem8_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem8_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem8_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem8_RVALID : IN STD_LOGIC;
    m_axi_gmem8_RREADY : OUT STD_LOGIC;
    m_axi_gmem8_RDATA : IN STD_LOGIC_VECTOR (511 downto 0);
    m_axi_gmem8_RLAST : IN STD_LOGIC;
    m_axi_gmem8_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem8_RFIFONUM : IN STD_LOGIC_VECTOR (12 downto 0);
    m_axi_gmem8_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem8_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem8_BVALID : IN STD_LOGIC;
    m_axi_gmem8_BREADY : OUT STD_LOGIC;
    m_axi_gmem8_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem8_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem8_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    rowScale : IN STD_LOGIC_VECTOR (63 downto 0);
    primalInfeasBound_fifo_dout : IN STD_LOGIC_VECTOR (511 downto 0);
    primalInfeasBound_fifo_empty_n : IN STD_LOGIC;
    primalInfeasBound_fifo_read : OUT STD_LOGIC;
    pConstrResSq : OUT STD_LOGIC_VECTOR (63 downto 0);
    n : IN STD_LOGIC_VECTOR (31 downto 0);
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    rowScale_ap_vld : IN STD_LOGIC;
    n_ap_vld : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    primalInfeasBound_fifo_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    primalInfeasBound_fifo_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    pConstrResSq_ap_vld : OUT STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC );
end;


architecture behav of Infeasi_Res_S2_scale_and_twoNormSquared_Scaled is 
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv512_lc_1 : STD_LOGIC_VECTOR (511 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

attribute shreg_extract : string;
    signal loadDDR_data_24_U0_ap_start : STD_LOGIC;
    signal loadDDR_data_24_U0_ap_done : STD_LOGIC;
    signal loadDDR_data_24_U0_ap_continue : STD_LOGIC;
    signal loadDDR_data_24_U0_ap_idle : STD_LOGIC;
    signal loadDDR_data_24_U0_ap_ready : STD_LOGIC;
    signal loadDDR_data_24_U0_start_out : STD_LOGIC;
    signal loadDDR_data_24_U0_start_write : STD_LOGIC;
    signal loadDDR_data_24_U0_m_axi_gmem8_AWVALID : STD_LOGIC;
    signal loadDDR_data_24_U0_m_axi_gmem8_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal loadDDR_data_24_U0_m_axi_gmem8_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal loadDDR_data_24_U0_m_axi_gmem8_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal loadDDR_data_24_U0_m_axi_gmem8_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal loadDDR_data_24_U0_m_axi_gmem8_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal loadDDR_data_24_U0_m_axi_gmem8_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal loadDDR_data_24_U0_m_axi_gmem8_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal loadDDR_data_24_U0_m_axi_gmem8_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal loadDDR_data_24_U0_m_axi_gmem8_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal loadDDR_data_24_U0_m_axi_gmem8_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal loadDDR_data_24_U0_m_axi_gmem8_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal loadDDR_data_24_U0_m_axi_gmem8_WVALID : STD_LOGIC;
    signal loadDDR_data_24_U0_m_axi_gmem8_WDATA : STD_LOGIC_VECTOR (511 downto 0);
    signal loadDDR_data_24_U0_m_axi_gmem8_WSTRB : STD_LOGIC_VECTOR (63 downto 0);
    signal loadDDR_data_24_U0_m_axi_gmem8_WLAST : STD_LOGIC;
    signal loadDDR_data_24_U0_m_axi_gmem8_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal loadDDR_data_24_U0_m_axi_gmem8_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal loadDDR_data_24_U0_m_axi_gmem8_ARVALID : STD_LOGIC;
    signal loadDDR_data_24_U0_m_axi_gmem8_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal loadDDR_data_24_U0_m_axi_gmem8_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal loadDDR_data_24_U0_m_axi_gmem8_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal loadDDR_data_24_U0_m_axi_gmem8_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal loadDDR_data_24_U0_m_axi_gmem8_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal loadDDR_data_24_U0_m_axi_gmem8_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal loadDDR_data_24_U0_m_axi_gmem8_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal loadDDR_data_24_U0_m_axi_gmem8_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal loadDDR_data_24_U0_m_axi_gmem8_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal loadDDR_data_24_U0_m_axi_gmem8_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal loadDDR_data_24_U0_m_axi_gmem8_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal loadDDR_data_24_U0_m_axi_gmem8_RREADY : STD_LOGIC;
    signal loadDDR_data_24_U0_m_axi_gmem8_BREADY : STD_LOGIC;
    signal loadDDR_data_24_U0_rowScale_fifo_din : STD_LOGIC_VECTOR (511 downto 0);
    signal loadDDR_data_24_U0_rowScale_fifo_write : STD_LOGIC;
    signal loadDDR_data_24_U0_n_c1_din : STD_LOGIC_VECTOR (31 downto 0);
    signal loadDDR_data_24_U0_n_c1_write : STD_LOGIC;
    signal edot_11_U0_ap_start : STD_LOGIC;
    signal edot_11_U0_ap_done : STD_LOGIC;
    signal edot_11_U0_ap_continue : STD_LOGIC;
    signal edot_11_U0_ap_idle : STD_LOGIC;
    signal edot_11_U0_ap_ready : STD_LOGIC;
    signal edot_11_U0_start_out : STD_LOGIC;
    signal edot_11_U0_start_write : STD_LOGIC;
    signal edot_11_U0_primalInfeasBound_fifo_read : STD_LOGIC;
    signal edot_11_U0_rowScale_fifo_read : STD_LOGIC;
    signal edot_11_U0_temp_din : STD_LOGIC_VECTOR (511 downto 0);
    signal edot_11_U0_temp_write : STD_LOGIC;
    signal edot_11_U0_n_read : STD_LOGIC;
    signal edot_11_U0_n_c_din : STD_LOGIC_VECTOR (31 downto 0);
    signal edot_11_U0_n_c_write : STD_LOGIC;
    signal twoNormSquared_U0_ap_start : STD_LOGIC;
    signal twoNormSquared_U0_ap_done : STD_LOGIC;
    signal twoNormSquared_U0_ap_continue : STD_LOGIC;
    signal twoNormSquared_U0_ap_idle : STD_LOGIC;
    signal twoNormSquared_U0_ap_ready : STD_LOGIC;
    signal twoNormSquared_U0_temp_read : STD_LOGIC;
    signal twoNormSquared_U0_n_read : STD_LOGIC;
    signal twoNormSquared_U0_res : STD_LOGIC_VECTOR (63 downto 0);
    signal twoNormSquared_U0_res_ap_vld : STD_LOGIC;
    signal rowScale_fifo_full_n : STD_LOGIC;
    signal rowScale_fifo_dout : STD_LOGIC_VECTOR (511 downto 0);
    signal rowScale_fifo_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal rowScale_fifo_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal rowScale_fifo_empty_n : STD_LOGIC;
    signal n_c1_full_n : STD_LOGIC;
    signal n_c1_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal n_c1_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal n_c1_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal n_c1_empty_n : STD_LOGIC;
    signal temp_full_n : STD_LOGIC;
    signal temp_dout : STD_LOGIC_VECTOR (511 downto 0);
    signal temp_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal temp_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal temp_empty_n : STD_LOGIC;
    signal n_c_full_n : STD_LOGIC;
    signal n_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal n_c_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal n_c_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal n_c_empty_n : STD_LOGIC;
    signal start_for_edot_11_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_edot_11_U0_full_n : STD_LOGIC;
    signal start_for_edot_11_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_edot_11_U0_empty_n : STD_LOGIC;
    signal start_for_twoNormSquared_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_twoNormSquared_U0_full_n : STD_LOGIC;
    signal start_for_twoNormSquared_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_twoNormSquared_U0_empty_n : STD_LOGIC;

    component Infeasi_Res_S2_loadDDR_data_24 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        m_axi_gmem8_AWVALID : OUT STD_LOGIC;
        m_axi_gmem8_AWREADY : IN STD_LOGIC;
        m_axi_gmem8_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem8_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem8_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem8_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem8_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem8_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem8_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem8_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem8_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem8_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem8_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem8_WVALID : OUT STD_LOGIC;
        m_axi_gmem8_WREADY : IN STD_LOGIC;
        m_axi_gmem8_WDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
        m_axi_gmem8_WSTRB : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem8_WLAST : OUT STD_LOGIC;
        m_axi_gmem8_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem8_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem8_ARVALID : OUT STD_LOGIC;
        m_axi_gmem8_ARREADY : IN STD_LOGIC;
        m_axi_gmem8_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem8_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem8_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem8_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem8_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem8_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem8_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem8_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem8_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem8_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem8_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem8_RVALID : IN STD_LOGIC;
        m_axi_gmem8_RREADY : OUT STD_LOGIC;
        m_axi_gmem8_RDATA : IN STD_LOGIC_VECTOR (511 downto 0);
        m_axi_gmem8_RLAST : IN STD_LOGIC;
        m_axi_gmem8_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem8_RFIFONUM : IN STD_LOGIC_VECTOR (12 downto 0);
        m_axi_gmem8_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem8_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem8_BVALID : IN STD_LOGIC;
        m_axi_gmem8_BREADY : OUT STD_LOGIC;
        m_axi_gmem8_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem8_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem8_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        mem : IN STD_LOGIC_VECTOR (63 downto 0);
        rowScale_fifo_din : OUT STD_LOGIC_VECTOR (511 downto 0);
        rowScale_fifo_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        rowScale_fifo_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        rowScale_fifo_full_n : IN STD_LOGIC;
        rowScale_fifo_write : OUT STD_LOGIC;
        len : IN STD_LOGIC_VECTOR (31 downto 0);
        n_c1_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        n_c1_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        n_c1_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        n_c1_full_n : IN STD_LOGIC;
        n_c1_write : OUT STD_LOGIC );
    end component;


    component Infeasi_Res_S2_edot_11 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        primalInfeasBound_fifo_dout : IN STD_LOGIC_VECTOR (511 downto 0);
        primalInfeasBound_fifo_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        primalInfeasBound_fifo_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        primalInfeasBound_fifo_empty_n : IN STD_LOGIC;
        primalInfeasBound_fifo_read : OUT STD_LOGIC;
        rowScale_fifo_dout : IN STD_LOGIC_VECTOR (511 downto 0);
        rowScale_fifo_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        rowScale_fifo_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        rowScale_fifo_empty_n : IN STD_LOGIC;
        rowScale_fifo_read : OUT STD_LOGIC;
        temp_din : OUT STD_LOGIC_VECTOR (511 downto 0);
        temp_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        temp_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        temp_full_n : IN STD_LOGIC;
        temp_write : OUT STD_LOGIC;
        n_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        n_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        n_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        n_empty_n : IN STD_LOGIC;
        n_read : OUT STD_LOGIC;
        n_c_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        n_c_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        n_c_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        n_c_full_n : IN STD_LOGIC;
        n_c_write : OUT STD_LOGIC );
    end component;


    component Infeasi_Res_S2_twoNormSquared IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        temp_dout : IN STD_LOGIC_VECTOR (511 downto 0);
        temp_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        temp_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        temp_empty_n : IN STD_LOGIC;
        temp_read : OUT STD_LOGIC;
        n_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        n_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        n_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        n_empty_n : IN STD_LOGIC;
        n_read : OUT STD_LOGIC;
        res : OUT STD_LOGIC_VECTOR (63 downto 0);
        res_ap_vld : OUT STD_LOGIC );
    end component;


    component Infeasi_Res_S2_fifo_w512_d3_S_x0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (511 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (511 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component Infeasi_Res_S2_fifo_w32_d2_S_x0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (31 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (31 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component Infeasi_Res_S2_start_for_edot_11_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component Infeasi_Res_S2_start_for_twoNormSquared_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;



begin
    loadDDR_data_24_U0 : component Infeasi_Res_S2_loadDDR_data_24
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => loadDDR_data_24_U0_ap_start,
        start_full_n => start_for_edot_11_U0_full_n,
        ap_done => loadDDR_data_24_U0_ap_done,
        ap_continue => loadDDR_data_24_U0_ap_continue,
        ap_idle => loadDDR_data_24_U0_ap_idle,
        ap_ready => loadDDR_data_24_U0_ap_ready,
        start_out => loadDDR_data_24_U0_start_out,
        start_write => loadDDR_data_24_U0_start_write,
        m_axi_gmem8_AWVALID => loadDDR_data_24_U0_m_axi_gmem8_AWVALID,
        m_axi_gmem8_AWREADY => ap_const_logic_0,
        m_axi_gmem8_AWADDR => loadDDR_data_24_U0_m_axi_gmem8_AWADDR,
        m_axi_gmem8_AWID => loadDDR_data_24_U0_m_axi_gmem8_AWID,
        m_axi_gmem8_AWLEN => loadDDR_data_24_U0_m_axi_gmem8_AWLEN,
        m_axi_gmem8_AWSIZE => loadDDR_data_24_U0_m_axi_gmem8_AWSIZE,
        m_axi_gmem8_AWBURST => loadDDR_data_24_U0_m_axi_gmem8_AWBURST,
        m_axi_gmem8_AWLOCK => loadDDR_data_24_U0_m_axi_gmem8_AWLOCK,
        m_axi_gmem8_AWCACHE => loadDDR_data_24_U0_m_axi_gmem8_AWCACHE,
        m_axi_gmem8_AWPROT => loadDDR_data_24_U0_m_axi_gmem8_AWPROT,
        m_axi_gmem8_AWQOS => loadDDR_data_24_U0_m_axi_gmem8_AWQOS,
        m_axi_gmem8_AWREGION => loadDDR_data_24_U0_m_axi_gmem8_AWREGION,
        m_axi_gmem8_AWUSER => loadDDR_data_24_U0_m_axi_gmem8_AWUSER,
        m_axi_gmem8_WVALID => loadDDR_data_24_U0_m_axi_gmem8_WVALID,
        m_axi_gmem8_WREADY => ap_const_logic_0,
        m_axi_gmem8_WDATA => loadDDR_data_24_U0_m_axi_gmem8_WDATA,
        m_axi_gmem8_WSTRB => loadDDR_data_24_U0_m_axi_gmem8_WSTRB,
        m_axi_gmem8_WLAST => loadDDR_data_24_U0_m_axi_gmem8_WLAST,
        m_axi_gmem8_WID => loadDDR_data_24_U0_m_axi_gmem8_WID,
        m_axi_gmem8_WUSER => loadDDR_data_24_U0_m_axi_gmem8_WUSER,
        m_axi_gmem8_ARVALID => loadDDR_data_24_U0_m_axi_gmem8_ARVALID,
        m_axi_gmem8_ARREADY => m_axi_gmem8_ARREADY,
        m_axi_gmem8_ARADDR => loadDDR_data_24_U0_m_axi_gmem8_ARADDR,
        m_axi_gmem8_ARID => loadDDR_data_24_U0_m_axi_gmem8_ARID,
        m_axi_gmem8_ARLEN => loadDDR_data_24_U0_m_axi_gmem8_ARLEN,
        m_axi_gmem8_ARSIZE => loadDDR_data_24_U0_m_axi_gmem8_ARSIZE,
        m_axi_gmem8_ARBURST => loadDDR_data_24_U0_m_axi_gmem8_ARBURST,
        m_axi_gmem8_ARLOCK => loadDDR_data_24_U0_m_axi_gmem8_ARLOCK,
        m_axi_gmem8_ARCACHE => loadDDR_data_24_U0_m_axi_gmem8_ARCACHE,
        m_axi_gmem8_ARPROT => loadDDR_data_24_U0_m_axi_gmem8_ARPROT,
        m_axi_gmem8_ARQOS => loadDDR_data_24_U0_m_axi_gmem8_ARQOS,
        m_axi_gmem8_ARREGION => loadDDR_data_24_U0_m_axi_gmem8_ARREGION,
        m_axi_gmem8_ARUSER => loadDDR_data_24_U0_m_axi_gmem8_ARUSER,
        m_axi_gmem8_RVALID => m_axi_gmem8_RVALID,
        m_axi_gmem8_RREADY => loadDDR_data_24_U0_m_axi_gmem8_RREADY,
        m_axi_gmem8_RDATA => m_axi_gmem8_RDATA,
        m_axi_gmem8_RLAST => m_axi_gmem8_RLAST,
        m_axi_gmem8_RID => m_axi_gmem8_RID,
        m_axi_gmem8_RFIFONUM => m_axi_gmem8_RFIFONUM,
        m_axi_gmem8_RUSER => m_axi_gmem8_RUSER,
        m_axi_gmem8_RRESP => m_axi_gmem8_RRESP,
        m_axi_gmem8_BVALID => ap_const_logic_0,
        m_axi_gmem8_BREADY => loadDDR_data_24_U0_m_axi_gmem8_BREADY,
        m_axi_gmem8_BRESP => ap_const_lv2_0,
        m_axi_gmem8_BID => ap_const_lv1_0,
        m_axi_gmem8_BUSER => ap_const_lv1_0,
        mem => rowScale,
        rowScale_fifo_din => loadDDR_data_24_U0_rowScale_fifo_din,
        rowScale_fifo_num_data_valid => rowScale_fifo_num_data_valid,
        rowScale_fifo_fifo_cap => rowScale_fifo_fifo_cap,
        rowScale_fifo_full_n => rowScale_fifo_full_n,
        rowScale_fifo_write => loadDDR_data_24_U0_rowScale_fifo_write,
        len => n,
        n_c1_din => loadDDR_data_24_U0_n_c1_din,
        n_c1_num_data_valid => n_c1_num_data_valid,
        n_c1_fifo_cap => n_c1_fifo_cap,
        n_c1_full_n => n_c1_full_n,
        n_c1_write => loadDDR_data_24_U0_n_c1_write);

    edot_11_U0 : component Infeasi_Res_S2_edot_11
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => edot_11_U0_ap_start,
        start_full_n => start_for_twoNormSquared_U0_full_n,
        ap_done => edot_11_U0_ap_done,
        ap_continue => edot_11_U0_ap_continue,
        ap_idle => edot_11_U0_ap_idle,
        ap_ready => edot_11_U0_ap_ready,
        start_out => edot_11_U0_start_out,
        start_write => edot_11_U0_start_write,
        primalInfeasBound_fifo_dout => primalInfeasBound_fifo_dout,
        primalInfeasBound_fifo_num_data_valid => primalInfeasBound_fifo_num_data_valid,
        primalInfeasBound_fifo_fifo_cap => primalInfeasBound_fifo_fifo_cap,
        primalInfeasBound_fifo_empty_n => primalInfeasBound_fifo_empty_n,
        primalInfeasBound_fifo_read => edot_11_U0_primalInfeasBound_fifo_read,
        rowScale_fifo_dout => rowScale_fifo_dout,
        rowScale_fifo_num_data_valid => rowScale_fifo_num_data_valid,
        rowScale_fifo_fifo_cap => rowScale_fifo_fifo_cap,
        rowScale_fifo_empty_n => rowScale_fifo_empty_n,
        rowScale_fifo_read => edot_11_U0_rowScale_fifo_read,
        temp_din => edot_11_U0_temp_din,
        temp_num_data_valid => temp_num_data_valid,
        temp_fifo_cap => temp_fifo_cap,
        temp_full_n => temp_full_n,
        temp_write => edot_11_U0_temp_write,
        n_dout => n_c1_dout,
        n_num_data_valid => n_c1_num_data_valid,
        n_fifo_cap => n_c1_fifo_cap,
        n_empty_n => n_c1_empty_n,
        n_read => edot_11_U0_n_read,
        n_c_din => edot_11_U0_n_c_din,
        n_c_num_data_valid => n_c_num_data_valid,
        n_c_fifo_cap => n_c_fifo_cap,
        n_c_full_n => n_c_full_n,
        n_c_write => edot_11_U0_n_c_write);

    twoNormSquared_U0 : component Infeasi_Res_S2_twoNormSquared
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => twoNormSquared_U0_ap_start,
        ap_done => twoNormSquared_U0_ap_done,
        ap_continue => twoNormSquared_U0_ap_continue,
        ap_idle => twoNormSquared_U0_ap_idle,
        ap_ready => twoNormSquared_U0_ap_ready,
        temp_dout => temp_dout,
        temp_num_data_valid => temp_num_data_valid,
        temp_fifo_cap => temp_fifo_cap,
        temp_empty_n => temp_empty_n,
        temp_read => twoNormSquared_U0_temp_read,
        n_dout => n_c_dout,
        n_num_data_valid => n_c_num_data_valid,
        n_fifo_cap => n_c_fifo_cap,
        n_empty_n => n_c_empty_n,
        n_read => twoNormSquared_U0_n_read,
        res => twoNormSquared_U0_res,
        res_ap_vld => twoNormSquared_U0_res_ap_vld);

    rowScale_fifo_U : component Infeasi_Res_S2_fifo_w512_d3_S_x0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => loadDDR_data_24_U0_rowScale_fifo_din,
        if_full_n => rowScale_fifo_full_n,
        if_write => loadDDR_data_24_U0_rowScale_fifo_write,
        if_dout => rowScale_fifo_dout,
        if_num_data_valid => rowScale_fifo_num_data_valid,
        if_fifo_cap => rowScale_fifo_fifo_cap,
        if_empty_n => rowScale_fifo_empty_n,
        if_read => edot_11_U0_rowScale_fifo_read);

    n_c1_U : component Infeasi_Res_S2_fifo_w32_d2_S_x0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => loadDDR_data_24_U0_n_c1_din,
        if_full_n => n_c1_full_n,
        if_write => loadDDR_data_24_U0_n_c1_write,
        if_dout => n_c1_dout,
        if_num_data_valid => n_c1_num_data_valid,
        if_fifo_cap => n_c1_fifo_cap,
        if_empty_n => n_c1_empty_n,
        if_read => edot_11_U0_n_read);

    temp_U : component Infeasi_Res_S2_fifo_w512_d3_S_x0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => edot_11_U0_temp_din,
        if_full_n => temp_full_n,
        if_write => edot_11_U0_temp_write,
        if_dout => temp_dout,
        if_num_data_valid => temp_num_data_valid,
        if_fifo_cap => temp_fifo_cap,
        if_empty_n => temp_empty_n,
        if_read => twoNormSquared_U0_temp_read);

    n_c_U : component Infeasi_Res_S2_fifo_w32_d2_S_x0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => edot_11_U0_n_c_din,
        if_full_n => n_c_full_n,
        if_write => edot_11_U0_n_c_write,
        if_dout => n_c_dout,
        if_num_data_valid => n_c_num_data_valid,
        if_fifo_cap => n_c_fifo_cap,
        if_empty_n => n_c_empty_n,
        if_read => twoNormSquared_U0_n_read);

    start_for_edot_11_U0_U : component Infeasi_Res_S2_start_for_edot_11_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_edot_11_U0_din,
        if_full_n => start_for_edot_11_U0_full_n,
        if_write => loadDDR_data_24_U0_start_write,
        if_dout => start_for_edot_11_U0_dout,
        if_empty_n => start_for_edot_11_U0_empty_n,
        if_read => edot_11_U0_ap_ready);

    start_for_twoNormSquared_U0_U : component Infeasi_Res_S2_start_for_twoNormSquared_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_twoNormSquared_U0_din,
        if_full_n => start_for_twoNormSquared_U0_full_n,
        if_write => edot_11_U0_start_write,
        if_dout => start_for_twoNormSquared_U0_dout,
        if_empty_n => start_for_twoNormSquared_U0_empty_n,
        if_read => twoNormSquared_U0_ap_ready);




    ap_done <= twoNormSquared_U0_ap_done;
    ap_idle <= (twoNormSquared_U0_ap_idle and loadDDR_data_24_U0_ap_idle and edot_11_U0_ap_idle);
    ap_ready <= loadDDR_data_24_U0_ap_ready;
    edot_11_U0_ap_continue <= ap_const_logic_1;
    edot_11_U0_ap_start <= start_for_edot_11_U0_empty_n;
    loadDDR_data_24_U0_ap_continue <= ap_const_logic_1;
    loadDDR_data_24_U0_ap_start <= ap_start;
    m_axi_gmem8_ARADDR <= loadDDR_data_24_U0_m_axi_gmem8_ARADDR;
    m_axi_gmem8_ARBURST <= loadDDR_data_24_U0_m_axi_gmem8_ARBURST;
    m_axi_gmem8_ARCACHE <= loadDDR_data_24_U0_m_axi_gmem8_ARCACHE;
    m_axi_gmem8_ARID <= loadDDR_data_24_U0_m_axi_gmem8_ARID;
    m_axi_gmem8_ARLEN <= loadDDR_data_24_U0_m_axi_gmem8_ARLEN;
    m_axi_gmem8_ARLOCK <= loadDDR_data_24_U0_m_axi_gmem8_ARLOCK;
    m_axi_gmem8_ARPROT <= loadDDR_data_24_U0_m_axi_gmem8_ARPROT;
    m_axi_gmem8_ARQOS <= loadDDR_data_24_U0_m_axi_gmem8_ARQOS;
    m_axi_gmem8_ARREGION <= loadDDR_data_24_U0_m_axi_gmem8_ARREGION;
    m_axi_gmem8_ARSIZE <= loadDDR_data_24_U0_m_axi_gmem8_ARSIZE;
    m_axi_gmem8_ARUSER <= loadDDR_data_24_U0_m_axi_gmem8_ARUSER;
    m_axi_gmem8_ARVALID <= loadDDR_data_24_U0_m_axi_gmem8_ARVALID;
    m_axi_gmem8_AWADDR <= ap_const_lv64_0;
    m_axi_gmem8_AWBURST <= ap_const_lv2_0;
    m_axi_gmem8_AWCACHE <= ap_const_lv4_0;
    m_axi_gmem8_AWID <= ap_const_lv1_0;
    m_axi_gmem8_AWLEN <= ap_const_lv32_0;
    m_axi_gmem8_AWLOCK <= ap_const_lv2_0;
    m_axi_gmem8_AWPROT <= ap_const_lv3_0;
    m_axi_gmem8_AWQOS <= ap_const_lv4_0;
    m_axi_gmem8_AWREGION <= ap_const_lv4_0;
    m_axi_gmem8_AWSIZE <= ap_const_lv3_0;
    m_axi_gmem8_AWUSER <= ap_const_lv1_0;
    m_axi_gmem8_AWVALID <= ap_const_logic_0;
    m_axi_gmem8_BREADY <= ap_const_logic_0;
    m_axi_gmem8_RREADY <= loadDDR_data_24_U0_m_axi_gmem8_RREADY;
    m_axi_gmem8_WDATA <= ap_const_lv512_lc_1;
    m_axi_gmem8_WID <= ap_const_lv1_0;
    m_axi_gmem8_WLAST <= ap_const_logic_0;
    m_axi_gmem8_WSTRB <= ap_const_lv64_0;
    m_axi_gmem8_WUSER <= ap_const_lv1_0;
    m_axi_gmem8_WVALID <= ap_const_logic_0;
    pConstrResSq <= twoNormSquared_U0_res;
    pConstrResSq_ap_vld <= twoNormSquared_U0_res_ap_vld;
    primalInfeasBound_fifo_read <= edot_11_U0_primalInfeasBound_fifo_read;
    start_for_edot_11_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_twoNormSquared_U0_din <= (0=>ap_const_logic_1, others=>'-');
    twoNormSquared_U0_ap_continue <= ap_continue;
    twoNormSquared_U0_ap_start <= start_for_twoNormSquared_U0_empty_n;
end behav;
