(PCB PcbMemory_2
 (parser
  (host_cad ARES)
  (host_version 8.10 SP0)
 )
 (resolution mm 100000)
 (unit mm)
 (structure
  (boundary (rect pcb -146.83020 -13.76080 -86.57360 108.77460))
  (boundary (path signal 0.20320 -146.70320 -13.63380 -86.70060 -13.63380 -86.70060 108.64760
   -146.70320 108.64760 -146.70320 -13.63380))
  (flip_style mirror_first)
  (layer TOP (type signal) (direction horizontal))
  (layer I1 (type signal) (direction off))
  (layer I2 (type signal) (direction off))
  (layer I3 (type signal) (direction off))
  (layer I4 (type signal) (direction off))
  (layer I5 (type signal) (direction off))
  (layer I6 (type signal) (direction off))
  (layer I7 (type signal) (direction off))
  (layer I8 (type signal) (direction off))
  (layer I9 (type signal) (direction off))
  (layer I10 (type signal) (direction off))
  (layer I11 (type signal) (direction off))
  (layer I12 (type signal) (direction off))
  (layer I13 (type signal) (direction off))
  (layer I14 (type signal) (direction off))
  (layer BOT (type signal) (direction vertical))
  (grid via  0.63500)
  (grid wire 0.63500)
  (control
   (via_at_smd off)
   (off_grid on)
  )
  (via
   $VIA#0_SIGNAL
   (spare
    $VIA#0_POWER
    PS9
   )
  )
  (rule
   (width 0.25400)
   (clearance 0.38100)
   (clearance 0.38100 (type wire_via))
   (clearance 0.38100 (type wire_smd))
   (clearance 0.38100 (type wire_pin))
   (clearance 0.38100 (type wire_wire))
   (clearance 0.25400 (type via_pin))
   (clearance 0.25400 (type via_via))
   (clearance 0.25400 (type via_smd))
  )
 )
 (placement
  (component "MYCONSIL-40_J1" (place J1 -142.52880 89.63740 front -90))
  (component "MYCONSIL-6_EX1" (place EX1 -142.49400 104.92740 front -90))
  (component "SOIC127P1210X305-28N_RAM" (place RAM -114.88420 91.71140 front 90))
  (component DIL14_U2_OR (place U2_OR -117.67820 14.93520 front 0))
  (component DIL14_U3_NOT (place U3_NOT -117.62740 2.51460 front 0))
  (component CAP10_C_RAM_DECAP (place C_RAM_DECAP -123.67260 102.13219 front -180))
  (component CAP10_C_ROM_DECAP (place C_ROM_DECAP -122.83440 73.75495 front -180))
  (component "CONN-SIL3_JP_RAM" (place JP_RAM -93.09100 104.82580 front -180))
  (component "CONN-SIL3_JP_ROM" (place JP_ROM -93.11640 100.20300 front -180))
  (component "MYCONSIL-6_EXPANSION 1-6" (place "EXPANSION 1-6" -138.40460 104.90200 front -90
  ))
  (component "MYCONSIL-6_SPARE 1-5" (place "SPARE 1-5" -138.22681 3.22580 front -90
  ))
  (component DIL14_U1_AND (place U1_AND -117.60200 -9.65200 front 0))
  (component DIL14_U4_FF (place U4_FF -117.65280 27.96540 front 0))
  (component RES40_R_WEROM (place R_WEROM -127.38274 68.39174 front -90))
  (component "SIL-100-02_J-SETROMWR" (place "J-SETROMWR" -128.67640 -6.17220 front -270
  ))
  (component RES40_R1 (place R1 -95.70720 16.07820 front -270))
  (component LED_D1 (place D1 -91.18599 20.63750 front -270))
  (component "CONN-SIL2_J_DATABIT_SEL" (place J_DATABIT_SEL -129.36220 20.72640 front -270
  ))
  (component "ARDUINO-SIL8_J_DATA" (place J_DATA -138.17600 23.57120 front -90))
  (component 0429498_VCC_SW (place VCC_SW -94.81820 84.32800 front 0))
  (component 0429498_WE_ROM_SW (place WE_ROM_SW -94.94520 60.52820 front 0))
  (component "CONN-SIL2_J_VCC_PROG" (place J_VCC_PROG -94.91980 76.37780 front -90))
  (component RES40_R_ENROM (place R_ENROM -131.62280 68.40220 front -90))
  (component "CONN-SIL4_J_PROG" (place J_PROG -95.02140 52.60340 front -90))
  (component "SOIC127P1210X305-28N_ROM" (place ROM -114.70640 62.73800 front -270))
 )
 (library
  (image "MYCONSIL-40_J1" (side front)
   (outline (rect TOP -2.69240 -2.64160 101.34600 3.91160))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS0 (rotate 0) 1 2.54000 0.00000)
   (pin PS0 (rotate 0) 2 5.08000 0.00000)
   (pin PS0 (rotate 0) 3 7.62000 0.00000)
   (pin PS0 (rotate 0) 4 10.16000 0.00000)
   (pin PS0 (rotate 0) 5 12.70000 0.00000)
   (pin PS0 (rotate 0) 6 15.24000 0.00000)
   (pin PS0 (rotate 0) 7 17.78000 0.00000)
   (pin PS0 (rotate 0) 8 20.32000 0.00000)
   (pin PS0 (rotate 0) 9 22.86000 0.00000)
   (pin PS0 (rotate 0) 10 25.40000 0.02540)
   (pin PS0 (rotate 0) 11 27.94000 0.02540)
   (pin PS0 (rotate 0) 12 30.48000 0.02540)
   (pin PS0 (rotate 0) 13 33.02000 0.02540)
   (pin PS0 (rotate 0) 14 35.56000 0.02540)
   (pin PS0 (rotate 0) 15 38.10000 0.02540)
   (pin PS0 (rotate 0) 16 40.64000 0.02540)
   (pin PS0 (rotate 0) 17 43.18000 0.02540)
   (pin PS0 (rotate 0) 18 45.72000 0.02540)
   (pin PS0 (rotate 0) 19 48.26000 0.02540)
   (pin PS0 (rotate 0) 20 50.82540 0.05080)
   (pin PS0 (rotate 0) 21 53.36540 0.05080)
   (pin PS0 (rotate 0) 22 55.90540 0.05080)
   (pin PS0 (rotate 0) 23 58.44540 0.05080)
   (pin PS0 (rotate 0) 24 60.98540 0.05080)
   (pin PS0 (rotate 0) 25 63.52540 0.05080)
   (pin PS0 (rotate 0) 26 66.06540 0.05080)
   (pin PS0 (rotate 0) 27 68.60540 0.05080)
   (pin PS0 (rotate 0) 28 71.14540 0.05080)
   (pin PS0 (rotate 0) 29 73.68540 0.05080)
   (pin PS0 (rotate 0) 30 76.22540 0.07620)
   (pin PS0 (rotate 0) 31 78.76540 0.07620)
   (pin PS0 (rotate 0) 32 81.30540 0.07620)
   (pin PS0 (rotate 0) 33 83.84540 0.07620)
   (pin PS0 (rotate 0) 34 86.38540 0.07620)
   (pin PS0 (rotate 0) 35 88.92540 0.07620)
   (pin PS0 (rotate 0) 36 91.46540 0.07620)
   (pin PS0 (rotate 0) 37 94.00540 0.07620)
   (pin PS0 (rotate 0) 38 96.54540 0.07620)
   (pin PS0 (rotate 0) 39 99.08540 0.07620)
  )
  (image "MYCONSIL-6_EX1" (side front)
   (outline (rect TOP -2.64160 -2.64160 15.20160 3.91160))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS0 (rotate 0) 1 2.54000 0.00000)
   (pin PS0 (rotate 0) 2 5.08000 0.00000)
   (pin PS0 (rotate 0) 3 7.62000 0.00000)
   (pin PS0 (rotate 0) 4 10.16000 0.00000)
   (pin PS0 (rotate 0) 5 12.70000 0.00000)
  )
  (image "SOIC127P1210X305-28N_RAM" (side front)
   (outline (rect TOP -7.00500 -9.58500 7.00500 9.58500))
   (pin PS1 (rotate 0) 0 -5.58000 8.25500)
   (pin PS1 (rotate 0) 1 -5.58000 6.98500)
   (pin PS1 (rotate 0) 2 -5.58000 5.71500)
   (pin PS1 (rotate 0) 3 -5.58000 4.44500)
   (pin PS1 (rotate 0) 4 -5.58000 3.17500)
   (pin PS1 (rotate 0) 5 -5.58000 1.90500)
   (pin PS1 (rotate 0) 6 -5.58000 0.63500)
   (pin PS1 (rotate 0) 7 -5.58000 -0.63500)
   (pin PS1 (rotate 0) 8 -5.58000 -1.90500)
   (pin PS1 (rotate 0) 9 -5.58000 -3.17500)
   (pin PS1 (rotate 0) 10 -5.58000 -4.44500)
   (pin PS1 (rotate 0) 11 -5.58000 -5.71500)
   (pin PS1 (rotate 0) 12 -5.58000 -6.98500)
   (pin PS1 (rotate 0) 13 -5.58000 -8.25500)
   (pin PS1 (rotate 0) 14 5.58000 -8.25500)
   (pin PS1 (rotate 0) 15 5.58000 -6.98500)
   (pin PS1 (rotate 0) 16 5.58000 -5.71500)
   (pin PS1 (rotate 0) 17 5.58000 -4.44500)
   (pin PS1 (rotate 0) 18 5.58000 -3.17500)
   (pin PS1 (rotate 0) 19 5.58000 -1.90500)
   (pin PS1 (rotate 0) 20 5.58000 -0.63500)
   (pin PS1 (rotate 0) 21 5.58000 0.63500)
   (pin PS1 (rotate 0) 22 5.58000 1.90500)
   (pin PS1 (rotate 0) 23 5.58000 3.17500)
   (pin PS1 (rotate 0) 24 5.58000 4.44500)
   (pin PS1 (rotate 0) 25 5.58000 5.71500)
   (pin PS1 (rotate 0) 26 5.58000 6.98500)
   (pin PS1 (rotate 0) 27 5.58000 8.25500)
  )
  (image DIL14_U2_OR (side front)
   (outline (rect TOP -1.37160 -0.63500 16.61160 8.25500))
   (pin PS2 (rotate 0) 0 0.00000 0.00000)
   (pin PS3 (rotate 0) 1 2.54000 0.00000)
   (pin PS3 (rotate 0) 2 5.08000 0.00000)
   (pin PS3 (rotate 0) 3 7.62000 0.00000)
   (pin PS3 (rotate 0) 4 10.16000 0.00000)
   (pin PS3 (rotate 0) 5 12.70000 0.00000)
   (pin PS3 (rotate 0) 6 15.24000 0.00000)
   (pin PS3 (rotate 0) 7 15.24000 7.62000)
   (pin PS3 (rotate 0) 8 12.70000 7.62000)
   (pin PS3 (rotate 0) 9 10.16000 7.62000)
   (pin PS3 (rotate 0) 10 7.62000 7.62000)
   (pin PS3 (rotate 0) 11 5.08000 7.62000)
   (pin PS3 (rotate 0) 12 2.54000 7.62000)
   (pin PS3 (rotate 0) 13 0.00000 7.62000)
  )
  (image DIL14_U3_NOT (side front)
   (outline (rect TOP -1.37160 -0.63500 16.61160 8.25500))
   (pin PS2 (rotate 0) 0 0.00000 0.00000)
   (pin PS3 (rotate 0) 1 2.54000 0.00000)
   (pin PS3 (rotate 0) 2 5.08000 0.00000)
   (pin PS3 (rotate 0) 3 7.62000 0.00000)
   (pin PS3 (rotate 0) 4 10.16000 0.00000)
   (pin PS3 (rotate 0) 5 12.70000 0.00000)
   (pin PS3 (rotate 0) 6 15.24000 0.00000)
   (pin PS3 (rotate 0) 7 15.24000 7.62000)
   (pin PS3 (rotate 0) 8 12.70000 7.62000)
   (pin PS3 (rotate 0) 9 10.16000 7.62000)
   (pin PS3 (rotate 0) 10 7.62000 7.62000)
   (pin PS3 (rotate 0) 11 5.08000 7.62000)
   (pin PS3 (rotate 0) 12 2.54000 7.62000)
   (pin PS3 (rotate 0) 13 0.00000 7.62000)
  )
  (image CAP10_C_RAM_DECAP (side front)
   (outline (rect TOP -1.37160 -1.37160 3.91160 1.37160))
   (pin PS4 (rotate 0) 0 0.00000 0.00000)
   (pin PS4 (rotate 0) 1 2.54000 0.00000)
  )
  (image CAP10_C_ROM_DECAP (side front)
   (outline (rect TOP -1.37160 -1.37160 3.91160 1.37160))
   (pin PS4 (rotate 0) 0 0.00000 0.00000)
   (pin PS4 (rotate 0) 1 2.54000 0.00000)
  )
  (image "CONN-SIL3_JP_RAM" (side front)
   (outline (rect TOP -1.37160 -1.37160 6.45160 1.37160))
   (pin PS5 (rotate 0) 0 0.00000 0.00000)
   (pin PS5 (rotate 0) 1 2.54000 0.00000)
   (pin PS5 (rotate 0) 2 5.08000 0.00000)
  )
  (image "CONN-SIL3_JP_ROM" (side front)
   (outline (rect TOP -1.37160 -1.37160 6.45160 1.37160))
   (pin PS5 (rotate 0) 0 0.00000 0.00000)
   (pin PS5 (rotate 0) 1 2.54000 0.00000)
   (pin PS5 (rotate 0) 2 5.08000 0.00000)
  )
  (image "MYCONSIL-6_EXPANSION 1-6" (side front)
   (outline (rect TOP -2.64160 -2.64160 15.20160 3.91160))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS0 (rotate 0) 1 2.54000 0.00000)
   (pin PS0 (rotate 0) 2 5.08000 0.00000)
   (pin PS0 (rotate 0) 3 7.62000 0.00000)
   (pin PS0 (rotate 0) 4 10.16000 0.00000)
   (pin PS0 (rotate 0) 5 12.70000 0.00000)
  )
  (image "MYCONSIL-6_SPARE 1-5" (side front)
   (outline (rect TOP -2.64160 -2.64160 15.20160 3.91160))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS0 (rotate 0) 1 2.54000 0.00000)
   (pin PS0 (rotate 0) 2 5.08000 0.00000)
   (pin PS0 (rotate 0) 3 7.62000 0.00000)
   (pin PS0 (rotate 0) 4 10.16000 0.00000)
   (pin PS0 (rotate 0) 5 12.70000 0.00000)
  )
  (image DIL14_U1_AND (side front)
   (outline (rect TOP -1.37160 -0.63500 16.61160 8.25500))
   (pin PS2 (rotate 0) 0 0.00000 0.00000)
   (pin PS3 (rotate 0) 1 2.54000 0.00000)
   (pin PS3 (rotate 0) 2 5.08000 0.00000)
   (pin PS3 (rotate 0) 3 7.62000 0.00000)
   (pin PS3 (rotate 0) 4 10.16000 0.00000)
   (pin PS3 (rotate 0) 5 12.70000 0.00000)
   (pin PS3 (rotate 0) 6 15.24000 0.00000)
   (pin PS3 (rotate 0) 7 15.24000 7.62000)
   (pin PS3 (rotate 0) 8 12.70000 7.62000)
   (pin PS3 (rotate 0) 9 10.16000 7.62000)
   (pin PS3 (rotate 0) 10 7.62000 7.62000)
   (pin PS3 (rotate 0) 11 5.08000 7.62000)
   (pin PS3 (rotate 0) 12 2.54000 7.62000)
   (pin PS3 (rotate 0) 13 0.00000 7.62000)
  )
  (image DIL14_U4_FF (side front)
   (outline (rect TOP -1.37160 -0.63500 16.61160 8.25500))
   (pin PS2 (rotate 0) 0 0.00000 0.00000)
   (pin PS3 (rotate 0) 1 2.54000 0.00000)
   (pin PS3 (rotate 0) 2 5.08000 0.00000)
   (pin PS3 (rotate 0) 3 7.62000 0.00000)
   (pin PS3 (rotate 0) 4 10.16000 0.00000)
   (pin PS3 (rotate 0) 5 12.70000 0.00000)
   (pin PS3 (rotate 0) 6 15.24000 0.00000)
   (pin PS3 (rotate 0) 7 15.24000 7.62000)
   (pin PS3 (rotate 0) 8 12.70000 7.62000)
   (pin PS3 (rotate 0) 9 10.16000 7.62000)
   (pin PS3 (rotate 0) 10 7.62000 7.62000)
   (pin PS3 (rotate 0) 11 5.08000 7.62000)
   (pin PS3 (rotate 0) 12 2.54000 7.62000)
   (pin PS3 (rotate 0) 13 0.00000 7.62000)
  )
  (image RES40_R_WEROM (side front)
   (outline (rect TOP -0.88900 -0.88900 11.04900 0.88900))
   (pin PS4 (rotate 0) 0 0.00000 0.00000)
   (pin PS4 (rotate 0) 1 10.16000 0.00000)
  )
  (image "SIL-100-02_J-SETROMWR" (side front)
   (outline (rect TOP -2.64160 -2.64160 5.18160 3.91160))
   (pin PS6 (rotate 0) 0 0.00000 0.00000)
   (pin PS6 (rotate 0) 1 2.54000 0.00000)
  )
  (image RES40_R1 (side front)
   (outline (rect TOP -0.88900 -0.88900 11.04900 0.88900))
   (pin PS4 (rotate 0) 0 0.00000 0.00000)
   (pin PS4 (rotate 0) 1 10.16000 0.00000)
  )
  (image LED_D1 (side front)
   (outline (rect TOP -2.00660 -2.64160 3.91160 3.27660))
   (pin PS5 (rotate 0) 0 0.00000 0.00000)
   (pin PS5 (rotate 0) 1 2.54000 0.00000)
  )
  (image "CONN-SIL2_J_DATABIT_SEL" (side front)
   (outline (rect TOP -1.37160 -1.37160 3.91160 1.37160))
   (pin PS5 (rotate 0) 0 0.00000 0.00000)
   (pin PS5 (rotate 0) 1 2.54000 0.00000)
  )
  (image "ARDUINO-SIL8_J_DATA" (side front)
   (outline (rect TOP -1.37160 -2.00660 19.15160 2.00660))
   (pin PS7 (rotate 0) 0 0.00000 0.00000)
   (pin PS7 (rotate 0) 1 2.54000 0.00000)
   (pin PS7 (rotate 0) 2 5.08000 0.00000)
   (pin PS7 (rotate 0) 3 7.62000 0.00000)
   (pin PS7 (rotate 0) 4 10.16000 0.00000)
   (pin PS7 (rotate 0) 5 12.70000 0.00000)
   (pin PS7 (rotate 0) 6 15.24000 0.00000)
   (pin PS7 (rotate 0) 7 17.78000 0.00000)
  )
  (image 0429498_VCC_SW (side front)
   (outline (rect TOP -3.59000 -3.59000 4.35000 8.67000))
   (pin PS8 (rotate 0) 0 0.00000 0.00000)
   (pin PS8 (rotate 0) 1 0.00000 2.54000)
   (pin PS8 (rotate 0) 2 0.00000 5.08000)
  )
  (image 0429498_WE_ROM_SW (side front)
   (outline (rect TOP -3.59000 -3.59000 4.35000 8.67000))
   (pin PS8 (rotate 0) 0 0.00000 0.00000)
   (pin PS8 (rotate 0) 1 0.00000 2.54000)
   (pin PS8 (rotate 0) 2 0.00000 5.08000)
  )
  (image "CONN-SIL2_J_VCC_PROG" (side front)
   (outline (rect TOP -1.37160 -1.37160 3.91160 1.37160))
   (pin PS5 (rotate 0) 0 0.00000 0.00000)
   (pin PS5 (rotate 0) 1 2.54000 0.00000)
  )
  (image RES40_R_ENROM (side front)
   (outline (rect TOP -0.88900 -0.88900 11.04900 0.88900))
   (pin PS4 (rotate 0) 0 0.00000 0.00000)
   (pin PS4 (rotate 0) 1 10.16000 0.00000)
  )
  (image "CONN-SIL4_J_PROG" (side front)
   (outline (rect TOP -1.37160 -1.37160 8.99160 1.37160))
   (pin PS5 (rotate 0) 0 0.00000 0.00000)
   (pin PS5 (rotate 0) 1 2.54000 0.00000)
   (pin PS5 (rotate 0) 2 5.08000 0.00000)
   (pin PS5 (rotate 0) 3 7.62000 0.00000)
  )
  (image "SOIC127P1210X305-28N_ROM" (side front)
   (outline (rect TOP -7.00500 -9.58500 7.00500 9.58500))
   (pin PS1 (rotate 0) 0 -5.58000 8.25500)
   (pin PS1 (rotate 0) 1 -5.58000 6.98500)
   (pin PS1 (rotate 0) 2 -5.58000 5.71500)
   (pin PS1 (rotate 0) 3 -5.58000 4.44500)
   (pin PS1 (rotate 0) 4 -5.58000 3.17500)
   (pin PS1 (rotate 0) 5 -5.58000 1.90500)
   (pin PS1 (rotate 0) 6 -5.58000 0.63500)
   (pin PS1 (rotate 0) 7 -5.58000 -0.63500)
   (pin PS1 (rotate 0) 8 -5.58000 -1.90500)
   (pin PS1 (rotate 0) 9 -5.58000 -3.17500)
   (pin PS1 (rotate 0) 10 -5.58000 -4.44500)
   (pin PS1 (rotate 0) 11 -5.58000 -5.71500)
   (pin PS1 (rotate 0) 12 -5.58000 -6.98500)
   (pin PS1 (rotate 0) 13 -5.58000 -8.25500)
   (pin PS1 (rotate 0) 14 5.58000 -8.25500)
   (pin PS1 (rotate 0) 15 5.58000 -6.98500)
   (pin PS1 (rotate 0) 16 5.58000 -5.71500)
   (pin PS1 (rotate 0) 17 5.58000 -4.44500)
   (pin PS1 (rotate 0) 18 5.58000 -3.17500)
   (pin PS1 (rotate 0) 19 5.58000 -1.90500)
   (pin PS1 (rotate 0) 20 5.58000 -0.63500)
   (pin PS1 (rotate 0) 21 5.58000 0.63500)
   (pin PS1 (rotate 0) 22 5.58000 1.90500)
   (pin PS1 (rotate 0) 23 5.58000 3.17500)
   (pin PS1 (rotate 0) 24 5.58000 4.44500)
   (pin PS1 (rotate 0) 25 5.58000 5.71500)
   (pin PS1 (rotate 0) 26 5.58000 6.98500)
   (pin PS1 (rotate 0) 27 5.58000 8.25500)
  )
  (padstack PS0 (absolute on)
   (shape (rect TOP -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I1 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I2 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I3 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I4 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I5 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I6 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I7 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I8 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I9 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I10 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I11 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I12 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I13 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I14 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect BOT -0.76200 -1.27000 0.76200 1.27000))
  )
  (padstack PS1 (absolute on) (shape (rect TOP -1.15000 -0.35000 1.15000 0.35000)))
  (padstack PS2 (absolute on)
   (shape (rect TOP -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I1 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I2 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I3 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I4 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I5 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I6 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I7 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I8 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I9 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I10 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I11 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I12 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I13 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I14 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect BOT -0.63500 -0.63500 0.63500 0.63500))
  )
  (padstack PS3 (absolute on)
   (shape (circle TOP 1.27000 0 0))
   (shape (circle I1 1.27000 0 0))
   (shape (circle I2 1.27000 0 0))
   (shape (circle I3 1.27000 0 0))
   (shape (circle I4 1.27000 0 0))
   (shape (circle I5 1.27000 0 0))
   (shape (circle I6 1.27000 0 0))
   (shape (circle I7 1.27000 0 0))
   (shape (circle I8 1.27000 0 0))
   (shape (circle I9 1.27000 0 0))
   (shape (circle I10 1.27000 0 0))
   (shape (circle I11 1.27000 0 0))
   (shape (circle I12 1.27000 0 0))
   (shape (circle I13 1.27000 0 0))
   (shape (circle I14 1.27000 0 0))
   (shape (circle BOT 1.27000 0 0))
  )
  (padstack PS4 (absolute on)
   (shape (circle TOP 1.77800 0 0))
   (shape (circle I1 1.77800 0 0))
   (shape (circle I2 1.77800 0 0))
   (shape (circle I3 1.77800 0 0))
   (shape (circle I4 1.77800 0 0))
   (shape (circle I5 1.77800 0 0))
   (shape (circle I6 1.77800 0 0))
   (shape (circle I7 1.77800 0 0))
   (shape (circle I8 1.77800 0 0))
   (shape (circle I9 1.77800 0 0))
   (shape (circle I10 1.77800 0 0))
   (shape (circle I11 1.77800 0 0))
   (shape (circle I12 1.77800 0 0))
   (shape (circle I13 1.77800 0 0))
   (shape (circle I14 1.77800 0 0))
   (shape (circle BOT 1.77800 0 0))
  )
  (padstack PS5 (absolute on)
   (shape (rect TOP -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I1 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I2 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I3 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I4 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I5 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I6 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I7 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I8 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I9 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I10 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I11 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I12 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I13 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I14 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect BOT -1.01600 -1.01600 1.01600 1.01600))
  )
  (padstack PS6 (absolute on)
   (shape (circle TOP 2.03200 0 0))
   (shape (circle I1 2.03200 0 0))
   (shape (circle I2 2.03200 0 0))
   (shape (circle I3 2.03200 0 0))
   (shape (circle I4 2.03200 0 0))
   (shape (circle I5 2.03200 0 0))
   (shape (circle I6 2.03200 0 0))
   (shape (circle I7 2.03200 0 0))
   (shape (circle I8 2.03200 0 0))
   (shape (circle I9 2.03200 0 0))
   (shape (circle I10 2.03200 0 0))
   (shape (circle I11 2.03200 0 0))
   (shape (circle I12 2.03200 0 0))
   (shape (circle I13 2.03200 0 0))
   (shape (circle I14 2.03200 0 0))
   (shape (circle BOT 2.03200 0 0))
  )
  (padstack PS7 (absolute on)
   (shape (rect TOP -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I1 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I2 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I3 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I4 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I5 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I6 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I7 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I8 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I9 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I10 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I11 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I12 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I13 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I14 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect BOT -0.76200 -1.27000 0.76200 1.27000))
  )
  (padstack PS8 (absolute on)
   (shape (circle TOP 1.64000 0 0))
   (shape (circle I1 1.64000 0 0))
   (shape (circle I2 1.64000 0 0))
   (shape (circle I3 1.64000 0 0))
   (shape (circle I4 1.64000 0 0))
   (shape (circle I5 1.64000 0 0))
   (shape (circle I6 1.64000 0 0))
   (shape (circle I7 1.64000 0 0))
   (shape (circle I8 1.64000 0 0))
   (shape (circle I9 1.64000 0 0))
   (shape (circle I10 1.64000 0 0))
   (shape (circle I11 1.64000 0 0))
   (shape (circle I12 1.64000 0 0))
   (shape (circle I13 1.64000 0 0))
   (shape (circle I14 1.64000 0 0))
   (shape (circle BOT 1.64000 0 0))
  )
  (padstack PS9 (absolute on)
   (shape (circle TOP 0.76200 0 0))
   (shape (circle I1 0.76200 0 0))
   (shape (circle I2 0.76200 0 0))
   (shape (circle I3 0.76200 0 0))
   (shape (circle I4 0.76200 0 0))
   (shape (circle I5 0.76200 0 0))
   (shape (circle I6 0.76200 0 0))
   (shape (circle I7 0.76200 0 0))
   (shape (circle I8 0.76200 0 0))
   (shape (circle I9 0.76200 0 0))
   (shape (circle I10 0.76200 0 0))
   (shape (circle I11 0.76200 0 0))
   (shape (circle I12 0.76200 0 0))
   (shape (circle I13 0.76200 0 0))
   (shape (circle I14 0.76200 0 0))
   (shape (circle BOT 0.76200 0 0))
  )
  (padstack $VIA#0_SIGNAL (absolute on)
   (shape (circle TOP 0.76200 0 0))
   (shape (circle I1 0.76200 0 0))
   (shape (circle I2 0.76200 0 0))
   (shape (circle I3 0.76200 0 0))
   (shape (circle I4 0.76200 0 0))
   (shape (circle I5 0.76200 0 0))
   (shape (circle I6 0.76200 0 0))
   (shape (circle I7 0.76200 0 0))
   (shape (circle I8 0.76200 0 0))
   (shape (circle I9 0.76200 0 0))
   (shape (circle I10 0.76200 0 0))
   (shape (circle I11 0.76200 0 0))
   (shape (circle I12 0.76200 0 0))
   (shape (circle I13 0.76200 0 0))
   (shape (circle I14 0.76200 0 0))
   (shape (circle BOT 0.76200 0 0))
  )
  (padstack $VIA#0_POWER (absolute on)
   (shape (circle TOP 0.76200 0 0))
   (shape (circle I1 0.76200 0 0))
   (shape (circle I2 0.76200 0 0))
   (shape (circle I3 0.76200 0 0))
   (shape (circle I4 0.76200 0 0))
   (shape (circle I5 0.76200 0 0))
   (shape (circle I6 0.76200 0 0))
   (shape (circle I7 0.76200 0 0))
   (shape (circle I8 0.76200 0 0))
   (shape (circle I9 0.76200 0 0))
   (shape (circle I10 0.76200 0 0))
   (shape (circle I11 0.76200 0 0))
   (shape (circle I12 0.76200 0 0))
   (shape (circle I13 0.76200 0 0))
   (shape (circle I14 0.76200 0 0))
   (shape (circle BOT 0.76200 0 0))
  )
 )
 (network
  (net "#00142"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U3_NOT-3 U1_AND-0)
  )
  (net "#00143"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U1_AND-1 U4_FF-4 R1-0)
  )
  (net "#00144"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U3_NOT-4 U1_AND-2)
  )
  (net "#00153"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U4_FF-1 J_DATABIT_SEL-0 J_DATABIT_SEL-1)
  )
  (net "#00154"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U3_NOT-11 U4_FF-2)
  )
  (net "#00165"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins R1-1 D1-0)
  )
  (net "$A15"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U2_OR-4 U3_NOT-1)
  )
  (net "$HIGHER"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U2_OR-5 JP_RAM-2 JP_ROM-2)
  )
  (net "$INT"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-21)
  )
  (net "$IORQ"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-25)
  )
  (net "$LOWER"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U2_OR-2 JP_RAM-0 JP_ROM-0)
  )
  (net "$M1"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-18)
  )
  (net "$MREQ"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-22 U2_OR-0 U2_OR-3)
  )
  (net "$RAMEN"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins RAM-19 JP_RAM-1)
  )
  (net "$RD"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-24 RAM-21 J_PROG-2 ROM-21)
  )
  (net "$RESET"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-19)
  )
  (net "$ROMEN"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins JP_ROM-1 R_ENROM-1 J_PROG-1 ROM-19)
  )
  (net "$WE_PRG"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins WE_ROM_SW-0 J_PROG-0)
  )
  (net "$WE_ROM"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins R_WEROM-1 WE_ROM_SW-1 ROM-26)
  )
  (net "$WE_ROM1"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U3_NOT-5 WE_ROM_SW-2)
  )
  (net "$WR"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-23 RAM-26 U3_NOT-2)
  )
  (net "A0"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-15 RAM-9 ROM-9)
  )
  (net "A1"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-14 RAM-8 ROM-8)
  )
  (net "A10"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-5 RAM-20 ROM-20)
  )
  (net "A11"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-4 RAM-22 ROM-22)
  )
  (net "A12"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-3 RAM-1 ROM-1)
  )
  (net "A13"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-2 RAM-25 ROM-25)
  )
  (net "A14"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-1 RAM-0 ROM-0)
  )
  (net "A15"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-0 U2_OR-1 U3_NOT-0)
  )
  (net "A2"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-13 RAM-7 ROM-7)
  )
  (net "A3"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-12 RAM-6 ROM-6)
  )
  (net "A4"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-11 RAM-5 ROM-5)
  )
  (net "A5"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-10 RAM-4 ROM-4)
  )
  (net "A6"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-9 RAM-3 ROM-3)
  )
  (net "A7"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-8 RAM-2 ROM-2)
  )
  (net "A8"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-7 RAM-24 ROM-24)
  )
  (net "A9"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-6 RAM-23 ROM-23)
  )
  (net "CLOCK"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-20)
  )
  (net "D0"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-26 RAM-10 J_DATA-0 ROM-10)
  )
  (net "D1"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-27 RAM-11 J_DATA-1 ROM-11)
  )
  (net "D2"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-28 RAM-12 J_DATA-2 ROM-12)
  )
  (net "D3"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-29 RAM-14 J_DATA-3 ROM-14)
  )
  (net "D4"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-30 RAM-15 J_DATA-4 ROM-15)
  )
  (net "D5"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-31 RAM-16 J_DATA-5 ROM-16)
  )
  (net "D6"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-32 RAM-17 J_DATA-6 ROM-17)
  )
  (net "D7"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-33 RAM-18 J_DATA-7 ROM-18)
  )
  (net "EXT1"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EX1-0 "EXPANSION 1-6"-0)
  )
  (net "EXT2"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EX1-1 "EXPANSION 1-6"-1)
  )
  (net "EXT3"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EX1-2 "EXPANSION 1-6"-2)
  )
  (net "EXT4"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EX1-3 "EXPANSION 1-6"-3)
  )
  (net "EXT5"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EX1-4 "EXPANSION 1-6"-4)
  )
  (net "EXT6"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EX1-5 "EXPANSION 1-6"-5)
  )
  (net "GND"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_POWER
    )
   )
    (pins J1-16 J1-34 RAM-13 U2_OR-6 U3_NOT-6 C_RAM_DECAP-1 C_ROM_DECAP-1 "SPARE 1-5"-0
    U1_AND-6 U4_FF-6 D1-1 J_VCC_PROG-1 ROM-13)
  )
  (net "SET_ROM_WR"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U3_NOT-12 "J-SETROMWR"-0 "J-SETROMWR"-1)
  )
  (net "SP1"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-35 "SPARE 1-5"-1)
  )
  (net "SP2"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-36 "SPARE 1-5"-2)
  )
  (net "SP3"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-37 "SPARE 1-5"-3)
  )
  (net "SP4"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-38 "SPARE 1-5"-4)
  )
  (net "SP5"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-39 "SPARE 1-5"-5)
  )
  (net "VCC/VDD"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_POWER
    )
   )
    (pins J1-17 RAM-27 U2_OR-13 U3_NOT-13 C_RAM_DECAP-0 U1_AND-13 U4_FF-0 U4_FF-3 U4_FF-13
    VCC_SW-2)
  )
  (net "VCC_PRG"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins VCC_SW-0 J_VCC_PROG-0)
  )
  (net "VCC_ROM"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins C_ROM_DECAP-0 R_WEROM-0 VCC_SW-1 R_ENROM-0 ROM-27)
  )
  (class POWER
   "GND"
   "VCC/VDD"
   (rule
    (width 0.50800)
    (clearance 0.38100)
    (clearance 0.38100 (type wire_via))
    (clearance 0.38100 (type wire_smd))
    (clearance 0.38100 (type wire_pin))
    (clearance 0.38100 (type wire_wire))
    (clearance 0.25400 (type via_pin))
    (clearance 0.25400 (type via_via))
    (clearance 0.25400 (type via_smd))
   )
  )
  (class SIGNAL
   "#00142"
   "#00143"
   "#00144"
   "#00153"
   "#00154"
   "#00165"
   "$A15"
   "$HIGHER"
   "$INT"
   "$IORQ"
   "$LOWER"
   "$M1"
   "$MREQ"
   "$RAMEN"
   "$RD"
   "$RESET"
   "$ROMEN"
   "$WE_PRG"
   "$WE_ROM"
   "$WE_ROM1"
   "$WR"
   "A0"
   "A1"
   "A10"
   "A11"
   "A12"
   "A13"
   "A14"
   "A15"
   "A2"
   "A3"
   "A4"
   "A5"
   "A6"
   "A7"
   "A8"
   "A9"
   "CLOCK"
   "D0"
   "D1"
   "D2"
   "D3"
   "D4"
   "D5"
   "D6"
   "D7"
   "EXT1"
   "EXT2"
   "EXT3"
   "EXT4"
   "EXT5"
   "EXT6"
   "SET_ROM_WR"
   "SP1"
   "SP2"
   "SP3"
   "SP4"
   "SP5"
   "VCC_PRG"
   "VCC_ROM"
   "{NC}"
   "{VOID}"
   (rule
    (width 0.38100)
    (clearance 0.38100)
    (clearance 0.38100 (type wire_via))
    (clearance 0.38100 (type wire_smd))
    (clearance 0.38100 (type wire_pin))
    (clearance 0.38100 (type wire_wire))
    (clearance 0.25400 (type via_pin))
    (clearance 0.25400 (type via_via))
    (clearance 0.25400 (type via_smd))
   )
  )
 )
 (wiring
  (wire (path TOP 0.38100 -115.34140 57.15800 -115.34139 57.15800) (net "A3"))
  (wire (path TOP 0.38100 -116.61140 57.15800 -116.61139 57.15800) (net "A4"))
  (wire (path TOP 0.38100 -117.88140 57.15800 -117.88139 57.15800) (net "A5"))
  (wire (path TOP 0.38100 -119.15140 57.15800 -119.15139 57.15800) (net "A6"))
  (wire (path TOP 0.38100 -120.42140 57.15800 -120.42139 57.15800) (net "A7"))
   (wire (path TOP 0.38100 -142.49400 104.92740 -142.49400 104.90200 -138.40460 104.90200
  ) (net "EXT1") (type protect))
   (wire (path TOP 0.38100 -142.49400 102.38740 -142.49400 102.36200 -138.40460 102.36200
  ) (net "EXT2") (type protect))
   (wire (path TOP 0.38100 -142.49400 99.84740 -142.49400 99.82200 -138.40460 99.82200
  ) (net "EXT3") (type protect))
   (wire (path TOP 0.38100 -142.49400 97.30740 -142.49400 97.28200 -138.40460 97.28200
  ) (net "EXT4") (type protect))
   (wire (path TOP 0.38100 -142.49400 94.76740 -142.49400 94.74200 -138.40460 94.74200
  ) (net "EXT5") (type protect))
   (wire (path BOT 0.38100 -110.00740 2.51460 -110.00740 1.29540 -111.27740 0.02540 -116.28119 0.02540
    -116.28119 -6.55319 -117.60200 -7.87400 -117.60200 -9.65200) (net "#00142") (type protect)
  )
   (wire (path BOT 0.38100 -107.46740 2.51460 -107.46740 0.63500 -106.17200 -0.66040
    -106.17200 -3.30200 -109.01680 -6.14680 -111.37900 -6.14680 -112.49660 -7.26440 -112.49660 -9.62660
   -112.52200 -9.65200) (net "#00144") (type protect))
   (wire (path BOT 0.38100 -93.09100 104.82580 -93.09100 100.22840 -93.11640 100.20300
  ) (net "$LOWER"))
   (wire (path BOT 0.38100 -98.47580 72.99960 -98.47580 74.26960) (net "$ROMEN") (type protect)
  )
   (wire (path BOT 0.38100 -95.65640 100.20300 -95.55480 100.30460 -95.65640 100.08347
  ) (net "$ROMEN") (type protect))
   (wire (path BOT 0.50800 -102.38740 0.63500 -100.96500 -0.78740 -100.96500 -8.25500
   -102.36200 -9.65200) (net "GND"))
   (wire (path BOT 0.50800 -104.77500 0.63500 -105.41000 0.63500) (net "GND") (type protect)
  )
   (wire (path BOT 0.50800 -102.38740 0.63500 -104.77500 0.63500) (net "GND") (type protect)
  )
   (wire (path BOT 0.50800 -102.38740 2.51460 -102.38740 0.63500) (net "GND") (type protect)
  )
   (wire (path BOT 0.38100 -128.67640 -6.17220 -128.67640 -3.63220) (net "SET_ROM_WR")
  )
  (via PS9 -114.93500 16.51000 (net "A15"))
 )
)
