{
    "code": "```verilog\n[BEGIN]\nmodule TopModule (\n    input logic clk,                // Clock signal, positive edge-triggered\n    input logic in,                 // Serial input data stream, 1 bit\n    input logic reset,              // Active-high synchronous reset, 1 bit\n    output logic [7:0] out_byte,    // Output data byte, 8 bits\n    output logic done               // Output flag indicating byte reception completion, 1 bit\n);\n\n    // State definitions\n    typedef enum logic [1:0] {\n        IDLE    = 2'b00,\n        START   = 2'b01,\n        RECEIVE = 2'b10,\n        STOP    = 2'b11\n    } state_t;\n\n    state_t current_state, next_state;\n    logic [2:0] bit_counter;  // Counter for received bits\n    logic [7:0] shift_reg;    // Shift register for received data\n\n    // Synchronous reset and state transition logic\n    always @(posedge clk) begin\n        if (reset) begin\n            current_state <= IDLE; // Reset FSM to IDLE state\n            out_byte <= 8'b0;      // Set out_byte to zero\n            done <= 1'b0;          // De-assert done\n            bit_counter <= 3'b0;    // Reset bit counter\n            shift_reg <= 8'b0;      // Clear shift register\n        end else begin\n            current_state <= next_state;\n        end\n    end\n\n    // Next state logic and output logic\n    always @(*) begin\n        // Default values\n        next_state = current_state;\n        done = 1'b0; // Default done value\n\n        case (current_state)\n            IDLE: begin\n                if (in == 1'b0) begin // Detect start bit\n                    next_state = START;\n                end\n            end\n            START: begin\n                next_state = RECEIVE; // Transition to RECEIVE after start bit\n                bit_counter = 3'b0;    // Reset bit counter\n            end\n            RECEIVE: begin\n                shift_reg[bit_counter] = in; // Shift in data bits\n                if (bit_counter == 3'b111) begin\n                    next_state = STOP;\n                end else begin\n                    bit_counter = bit_counter + 1;\n                end\n            end\n            STOP: begin\n                if (in == 1'b1) begin // Validate stop bit\n                    out_byte = shift_reg;\n                    done = 1'b1;\n                    next_state = IDLE;\n                end\n            end\n            default: begin\n                next_state = IDLE; // Default state\n            end\n        endcase\n    end\n\nendmodule\n[DONE]\n```",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "S"
    },
    "iterations": [
        {
            "iteration": 0,
            "code": "module TopModule (\n    input logic clk,                // Clock signal, positive edge-triggered\n    input logic in,                 // Serial input data stream, 1 bit\n    input logic reset,              // Active-high synchronous reset, 1 bit\n    output logic [7:0] out_byte,    // Output data byte, 8 bits\n    output logic done               // Output flag indicating byte reception completion, 1 bit\n);\n    \n    // State definitions\n    typedef enum logic [1:0] {\n        IDLE    = 2'b00,\n        START   = 2'b01,\n        RECEIVE = 2'b10,\n        STOP    = 2'b11\n    } state_t;\n\n    state_t current_state, next_state;\n    logic [2:0] bit_counter;  // Counter for received bits\n    logic [7:0] shift_reg;    // Shift register for received data\n\n    // Synchronous reset and state transition logic\n    always @(posedge clk) begin\n        if (reset) begin\n            current_state <= IDLE; // Reset FSM to IDLE state\n            out_byte <= 8'b0;      // Set out_byte to zero\n            done <= 1'b0;          // De-assert done\n            bit_counter <= 3'b0;    // Reset bit counter\n            shift_reg <= 8'b0;      // Clear shift register\n        end else begin\n            current_state <= next_state;\n        end\n    end\n\n    // Next state logic and output logic\n    always @(*) begin\n        case (current_state)\n            IDLE: begin\n                done = 1'b0;\n                if (in == 1'b0) begin // Detect start bit\n                    next_state = START;\n                end else begin\n                    next_state = IDLE;\n                end\n            end\n            START: begin\n                next_state = RECEIVE; // Transition to RECEIVE after start bit\n                bit_counter = 3'b0;    // Reset bit counter\n            end\n            RECEIVE: begin\n                shift_reg[bit_counter] = in; // Shift in data bits\n                if (bit_counter == 3'b111) begin\n                    next_state = STOP;\n                end else begin\n                    bit_counter = bit_counter + 1;\n                    next_state = RECEIVE;\n                end\n            end\n            STOP: begin\n                if (in == 1'b1) begin // Validate stop bit\n                    out_byte = shift_reg;\n                    done = 1'b1;\n                    next_state = IDLE;\n                end else begin\n                    done = 1'b0;\n                    next_state = STOP; // Wait for idle line\n                end\n            end\n            default: begin\n                next_state = IDLE; // Default state\n            end\n        endcase\n    end\n\nendmodule",
            "issues": [
                "Use 'logic' type instead of 'wire' or 'reg'",
                "Testbench error: Compilation failed: /var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp5c5i40j6_tb.sv:15: error: port ``data'' is not a port of dut.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp5c5i40j6_tb.sv:56: error: Unable to bind wire/reg/memory `xxxxxxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp5c5i40j6_tb.sv:56: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp5c5i40j6_tb.sv:79: error: Unable to bind wire/reg/memory `xxxxxxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp5c5i40j6_tb.sv:79: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp5c5i40j6_tb.sv:102: error: Unable to bind wire/reg/memory `xxxxxxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp5c5i40j6_tb.sv:102: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp5c5i40j6_tb.sv:125: error: Unable to bind wire/reg/memory `xxxxxxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp5c5i40j6_tb.sv:125: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp5c5i40j6_tb.sv:148: error: Unable to bind wire/reg/memory `xxxxxxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp5c5i40j6_tb.sv:148: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp5c5i40j6_tb.sv:171: error: Unable to bind wire/reg/memory `xxxxxxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp5c5i40j6_tb.sv:171: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp5c5i40j6_tb.sv:194: error: Unable to bind wire/reg/memory `xxxxxxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp5c5i40j6_tb.sv:194: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp5c5i40j6_tb.sv:217: error: Unable to bind wire/reg/memory `xxxxxxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp5c5i40j6_tb.sv:217: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp5c5i40j6_tb.sv:240: error: Unable to bind wire/reg/memory `xxxxxxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp5c5i40j6_tb.sv:240: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp5c5i40j6_tb.sv:263: error: Unable to bind wire/reg/memory `xxxxxxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp5c5i40j6_tb.sv:263: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp5c5i40j6_tb.sv:286: error: Unable to bind wire/reg/memory `xxxxxxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp5c5i40j6_tb.sv:286: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp5c5i40j6_tb.sv:309: error: Unable to bind wire/reg/memory `xxxxxxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp5c5i40j6_tb.sv:309: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp5c5i40j6_tb.sv:355: error: Unable to bind wire/reg/memory `xxxxxxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp5c5i40j6_tb.sv:355: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp5c5i40j6_tb.sv:378: error: Unable to bind wire/reg/memory `xxxxxxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp5c5i40j6_tb.sv:378: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp5c5i40j6_tb.sv:401: error: Unable to bind wire/reg/memory `xxxxxxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp5c5i40j6_tb.sv:401: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp5c5i40j6_tb.sv:424: error: Unable to bind wire/reg/memory `xxxxxxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp5c5i40j6_tb.sv:424: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp5c5i40j6_tb.sv:447: error: Unable to bind wire/reg/memory `xxxxxxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp5c5i40j6_tb.sv:447: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp5c5i40j6_tb.sv:470: error: Unable to bind wire/reg/memory `xxxxxxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp5c5i40j6_tb.sv:470: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp5c5i40j6_tb.sv:493: error: Unable to bind wire/reg/memory `xxxxxxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp5c5i40j6_tb.sv:493: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp5c5i40j6_tb.sv:516: error: Unable to bind wire/reg/memory `xxxxxxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp5c5i40j6_tb.sv:516: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp5c5i40j6_tb.sv:562: error: Unable to bind wire/reg/memory `xxxxxxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp5c5i40j6_tb.sv:562: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp5c5i40j6_tb.sv:585: error: Unable to bind wire/reg/memory `xxxxxxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp5c5i40j6_tb.sv:585: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp5c5i40j6_tb.sv:608: error: Unable to bind wire/reg/memory `xxxxxxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp5c5i40j6_tb.sv:608: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp5c5i40j6_tb.sv:723: error: Unable to bind wire/reg/memory `xxxxxxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp5c5i40j6_tb.sv:723: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp5c5i40j6_tb.sv:746: error: Unable to bind wire/reg/memory `xxxxxxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp5c5i40j6_tb.sv:746: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp5c5i40j6_tb.sv:769: error: Unable to bind wire/reg/memory `xxxxxxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp5c5i40j6_tb.sv:769: error: Unable to elaborate condition expression.\n53 error(s) during elaboration.\n"
            ]
        },
        {
            "iteration": 1,
            "code": "[BEGIN]\nmodule TopModule (\n    input logic clk,                // Clock signal, positive edge-triggered\n    input logic in,                 // Serial input data stream, 1 bit\n    input logic reset,              // Active-high synchronous reset, 1 bit\n    output logic [7:0] out_byte,    // Output data byte, 8 bits\n    output logic done               // Output flag indicating byte reception completion, 1 bit\n);\n    \n    // State definitions\n    typedef enum logic [1:0] {\n        IDLE    = 2'b00,\n        START   = 2'b01,\n        RECEIVE = 2'b10,\n        STOP    = 2'b11\n    } state_t;\n\n    state_t current_state, next_state;\n    logic [2:0] bit_counter;  // Counter for received bits\n    logic [7:0] shift_reg;    // Shift register for received data\n\n    // Synchronous reset and state transition logic\n    always @(posedge clk) begin\n        if (reset) begin\n            current_state <= IDLE; // Reset FSM to IDLE state\n            out_byte <= 8'b0;      // Set out_byte to zero\n            done <= 1'b0;          // De-assert done\n            bit_counter <= 3'b0;    // Reset bit counter\n            shift_reg <= 8'b0;      // Clear shift register\n        end else begin\n            current_state <= next_state;\n        end\n    end\n\n    // Next state logic and output logic\n    always @(*) begin\n        // Default values\n        next_state = current_state;\n        done = 1'b0; // Default done value\n\n        case (current_state)\n            IDLE: begin\n                if (in == 1'b0) begin // Detect start bit\n                    next_state = START;\n                end\n            end\n            START: begin\n                next_state = RECEIVE; // Transition to RECEIVE after start bit\n                bit_counter = 3'b0;    // Reset bit counter\n            end\n            RECEIVE: begin\n                shift_reg[bit_counter] = in; // Shift in data bits\n                if (bit_counter == 3'b111) begin\n                    next_state = STOP;\n                end else begin\n                    bit_counter = bit_counter + 1;\n                end\n            end\n            STOP: begin\n                if (in == 1'b1) begin // Validate stop bit\n                    out_byte = shift_reg;\n                    done = 1'b1;\n                    next_state = IDLE;\n                end\n            end\n            default: begin\n                next_state = IDLE; // Default state\n            end\n        endcase\n    end\n\nendmodule\n[DONE]",
            "issues": [
                "Use 'logic' type instead of 'wire' or 'reg'",
                "Testbench error: Compilation failed: /var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpo10k2lot_tb.sv:15: error: port ``data'' is not a port of dut.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpo10k2lot_tb.sv:56: error: Unable to bind wire/reg/memory `xxxxxxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpo10k2lot_tb.sv:56: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpo10k2lot_tb.sv:79: error: Unable to bind wire/reg/memory `xxxxxxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpo10k2lot_tb.sv:79: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpo10k2lot_tb.sv:102: error: Unable to bind wire/reg/memory `xxxxxxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpo10k2lot_tb.sv:102: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpo10k2lot_tb.sv:125: error: Unable to bind wire/reg/memory `xxxxxxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpo10k2lot_tb.sv:125: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpo10k2lot_tb.sv:148: error: Unable to bind wire/reg/memory `xxxxxxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpo10k2lot_tb.sv:148: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpo10k2lot_tb.sv:171: error: Unable to bind wire/reg/memory `xxxxxxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpo10k2lot_tb.sv:171: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpo10k2lot_tb.sv:194: error: Unable to bind wire/reg/memory `xxxxxxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpo10k2lot_tb.sv:194: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpo10k2lot_tb.sv:217: error: Unable to bind wire/reg/memory `xxxxxxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpo10k2lot_tb.sv:217: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpo10k2lot_tb.sv:240: error: Unable to bind wire/reg/memory `xxxxxxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpo10k2lot_tb.sv:240: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpo10k2lot_tb.sv:263: error: Unable to bind wire/reg/memory `xxxxxxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpo10k2lot_tb.sv:263: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpo10k2lot_tb.sv:286: error: Unable to bind wire/reg/memory `xxxxxxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpo10k2lot_tb.sv:286: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpo10k2lot_tb.sv:309: error: Unable to bind wire/reg/memory `xxxxxxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpo10k2lot_tb.sv:309: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpo10k2lot_tb.sv:355: error: Unable to bind wire/reg/memory `xxxxxxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpo10k2lot_tb.sv:355: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpo10k2lot_tb.sv:378: error: Unable to bind wire/reg/memory `xxxxxxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpo10k2lot_tb.sv:378: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpo10k2lot_tb.sv:401: error: Unable to bind wire/reg/memory `xxxxxxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpo10k2lot_tb.sv:401: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpo10k2lot_tb.sv:424: error: Unable to bind wire/reg/memory `xxxxxxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpo10k2lot_tb.sv:424: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpo10k2lot_tb.sv:447: error: Unable to bind wire/reg/memory `xxxxxxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpo10k2lot_tb.sv:447: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpo10k2lot_tb.sv:470: error: Unable to bind wire/reg/memory `xxxxxxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpo10k2lot_tb.sv:470: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpo10k2lot_tb.sv:493: error: Unable to bind wire/reg/memory `xxxxxxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpo10k2lot_tb.sv:493: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpo10k2lot_tb.sv:516: error: Unable to bind wire/reg/memory `xxxxxxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpo10k2lot_tb.sv:516: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpo10k2lot_tb.sv:562: error: Unable to bind wire/reg/memory `xxxxxxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpo10k2lot_tb.sv:562: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpo10k2lot_tb.sv:585: error: Unable to bind wire/reg/memory `xxxxxxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpo10k2lot_tb.sv:585: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpo10k2lot_tb.sv:608: error: Unable to bind wire/reg/memory `xxxxxxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpo10k2lot_tb.sv:608: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpo10k2lot_tb.sv:723: error: Unable to bind wire/reg/memory `xxxxxxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpo10k2lot_tb.sv:723: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpo10k2lot_tb.sv:746: error: Unable to bind wire/reg/memory `xxxxxxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpo10k2lot_tb.sv:746: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpo10k2lot_tb.sv:769: error: Unable to bind wire/reg/memory `xxxxxxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpo10k2lot_tb.sv:769: error: Unable to elaborate condition expression.\n53 error(s) during elaboration.\n"
            ]
        },
        {
            "iteration": 2,
            "code": "```verilog\n[BEGIN]\nmodule TopModule (\n    input logic clk,                // Clock signal, positive edge-triggered\n    input logic in,                 // Serial input data stream, 1 bit\n    input logic reset,              // Active-high synchronous reset, 1 bit\n    output logic [7:0] out_byte,    // Output data byte, 8 bits\n    output logic done               // Output flag indicating byte reception completion, 1 bit\n);\n\n    // State definitions\n    typedef enum logic [1:0] {\n        IDLE    = 2'b00,\n        START   = 2'b01,\n        RECEIVE = 2'b10,\n        STOP    = 2'b11\n    } state_t;\n\n    state_t current_state, next_state;\n    logic [2:0] bit_counter;  // Counter for received bits\n    logic [7:0] shift_reg;    // Shift register for received data\n\n    // Synchronous reset and state transition logic\n    always @(posedge clk) begin\n        if (reset) begin\n            current_state <= IDLE; // Reset FSM to IDLE state\n            out_byte <= 8'b0;      // Set out_byte to zero\n            done <= 1'b0;          // De-assert done\n            bit_counter <= 3'b0;    // Reset bit counter\n            shift_reg <= 8'b0;      // Clear shift register\n        end else begin\n            current_state <= next_state;\n        end\n    end\n\n    // Next state logic and output logic\n    always @(*) begin\n        // Default values\n        next_state = current_state;\n        done = 1'b0; // Default done value\n\n        case (current_state)\n            IDLE: begin\n                if (in == 1'b0) begin // Detect start bit\n                    next_state = START;\n                end\n            end\n            START: begin\n                next_state = RECEIVE; // Transition to RECEIVE after start bit\n                bit_counter = 3'b0;    // Reset bit counter\n            end\n            RECEIVE: begin\n                shift_reg[bit_counter] = in; // Shift in data bits\n                if (bit_counter == 3'b111) begin\n                    next_state = STOP;\n                end else begin\n                    bit_counter = bit_counter + 1;\n                end\n            end\n            STOP: begin\n                if (in == 1'b1) begin // Validate stop bit\n                    out_byte = shift_reg;\n                    done = 1'b1;\n                    next_state = IDLE;\n                end\n            end\n            default: begin\n                next_state = IDLE; // Default state\n            end\n        endcase\n    end\n\nendmodule\n[DONE]\n```",
            "issues": [
                "Use 'logic' type instead of 'wire' or 'reg'",
                "Testbench error: Compilation failed: /var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpzmuqejjy_tb.sv:15: error: port ``data'' is not a port of dut.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpzmuqejjy_tb.sv:56: error: Unable to bind wire/reg/memory `xxxxxxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpzmuqejjy_tb.sv:56: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpzmuqejjy_tb.sv:79: error: Unable to bind wire/reg/memory `xxxxxxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpzmuqejjy_tb.sv:79: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpzmuqejjy_tb.sv:102: error: Unable to bind wire/reg/memory `xxxxxxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpzmuqejjy_tb.sv:102: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpzmuqejjy_tb.sv:125: error: Unable to bind wire/reg/memory `xxxxxxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpzmuqejjy_tb.sv:125: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpzmuqejjy_tb.sv:148: error: Unable to bind wire/reg/memory `xxxxxxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpzmuqejjy_tb.sv:148: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpzmuqejjy_tb.sv:171: error: Unable to bind wire/reg/memory `xxxxxxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpzmuqejjy_tb.sv:171: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpzmuqejjy_tb.sv:194: error: Unable to bind wire/reg/memory `xxxxxxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpzmuqejjy_tb.sv:194: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpzmuqejjy_tb.sv:217: error: Unable to bind wire/reg/memory `xxxxxxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpzmuqejjy_tb.sv:217: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpzmuqejjy_tb.sv:240: error: Unable to bind wire/reg/memory `xxxxxxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpzmuqejjy_tb.sv:240: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpzmuqejjy_tb.sv:263: error: Unable to bind wire/reg/memory `xxxxxxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpzmuqejjy_tb.sv:263: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpzmuqejjy_tb.sv:286: error: Unable to bind wire/reg/memory `xxxxxxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpzmuqejjy_tb.sv:286: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpzmuqejjy_tb.sv:309: error: Unable to bind wire/reg/memory `xxxxxxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpzmuqejjy_tb.sv:309: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpzmuqejjy_tb.sv:355: error: Unable to bind wire/reg/memory `xxxxxxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpzmuqejjy_tb.sv:355: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpzmuqejjy_tb.sv:378: error: Unable to bind wire/reg/memory `xxxxxxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpzmuqejjy_tb.sv:378: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpzmuqejjy_tb.sv:401: error: Unable to bind wire/reg/memory `xxxxxxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpzmuqejjy_tb.sv:401: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpzmuqejjy_tb.sv:424: error: Unable to bind wire/reg/memory `xxxxxxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpzmuqejjy_tb.sv:424: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpzmuqejjy_tb.sv:447: error: Unable to bind wire/reg/memory `xxxxxxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpzmuqejjy_tb.sv:447: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpzmuqejjy_tb.sv:470: error: Unable to bind wire/reg/memory `xxxxxxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpzmuqejjy_tb.sv:470: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpzmuqejjy_tb.sv:493: error: Unable to bind wire/reg/memory `xxxxxxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpzmuqejjy_tb.sv:493: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpzmuqejjy_tb.sv:516: error: Unable to bind wire/reg/memory `xxxxxxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpzmuqejjy_tb.sv:516: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpzmuqejjy_tb.sv:562: error: Unable to bind wire/reg/memory `xxxxxxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpzmuqejjy_tb.sv:562: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpzmuqejjy_tb.sv:585: error: Unable to bind wire/reg/memory `xxxxxxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpzmuqejjy_tb.sv:585: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpzmuqejjy_tb.sv:608: error: Unable to bind wire/reg/memory `xxxxxxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpzmuqejjy_tb.sv:608: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpzmuqejjy_tb.sv:723: error: Unable to bind wire/reg/memory `xxxxxxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpzmuqejjy_tb.sv:723: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpzmuqejjy_tb.sv:746: error: Unable to bind wire/reg/memory `xxxxxxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpzmuqejjy_tb.sv:746: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpzmuqejjy_tb.sv:769: error: Unable to bind wire/reg/memory `xxxxxxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpzmuqejjy_tb.sv:769: error: Unable to elaborate condition expression.\n53 error(s) during elaboration.\n"
            ]
        }
    ],
    "refinement_count": 2,
    "remaining_issues": [
        "Use 'logic' type instead of 'wire' or 'reg'",
        "Testbench error: Compilation failed: /var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpzmuqejjy_tb.sv:15: error: port ``data'' is not a port of dut.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpzmuqejjy_tb.sv:56: error: Unable to bind wire/reg/memory `xxxxxxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpzmuqejjy_tb.sv:56: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpzmuqejjy_tb.sv:79: error: Unable to bind wire/reg/memory `xxxxxxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpzmuqejjy_tb.sv:79: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpzmuqejjy_tb.sv:102: error: Unable to bind wire/reg/memory `xxxxxxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpzmuqejjy_tb.sv:102: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpzmuqejjy_tb.sv:125: error: Unable to bind wire/reg/memory `xxxxxxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpzmuqejjy_tb.sv:125: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpzmuqejjy_tb.sv:148: error: Unable to bind wire/reg/memory `xxxxxxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpzmuqejjy_tb.sv:148: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpzmuqejjy_tb.sv:171: error: Unable to bind wire/reg/memory `xxxxxxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpzmuqejjy_tb.sv:171: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpzmuqejjy_tb.sv:194: error: Unable to bind wire/reg/memory `xxxxxxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpzmuqejjy_tb.sv:194: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpzmuqejjy_tb.sv:217: error: Unable to bind wire/reg/memory `xxxxxxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpzmuqejjy_tb.sv:217: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpzmuqejjy_tb.sv:240: error: Unable to bind wire/reg/memory `xxxxxxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpzmuqejjy_tb.sv:240: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpzmuqejjy_tb.sv:263: error: Unable to bind wire/reg/memory `xxxxxxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpzmuqejjy_tb.sv:263: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpzmuqejjy_tb.sv:286: error: Unable to bind wire/reg/memory `xxxxxxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpzmuqejjy_tb.sv:286: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpzmuqejjy_tb.sv:309: error: Unable to bind wire/reg/memory `xxxxxxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpzmuqejjy_tb.sv:309: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpzmuqejjy_tb.sv:355: error: Unable to bind wire/reg/memory `xxxxxxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpzmuqejjy_tb.sv:355: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpzmuqejjy_tb.sv:378: error: Unable to bind wire/reg/memory `xxxxxxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpzmuqejjy_tb.sv:378: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpzmuqejjy_tb.sv:401: error: Unable to bind wire/reg/memory `xxxxxxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpzmuqejjy_tb.sv:401: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpzmuqejjy_tb.sv:424: error: Unable to bind wire/reg/memory `xxxxxxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpzmuqejjy_tb.sv:424: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpzmuqejjy_tb.sv:447: error: Unable to bind wire/reg/memory `xxxxxxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpzmuqejjy_tb.sv:447: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpzmuqejjy_tb.sv:470: error: Unable to bind wire/reg/memory `xxxxxxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpzmuqejjy_tb.sv:470: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpzmuqejjy_tb.sv:493: error: Unable to bind wire/reg/memory `xxxxxxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpzmuqejjy_tb.sv:493: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpzmuqejjy_tb.sv:516: error: Unable to bind wire/reg/memory `xxxxxxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpzmuqejjy_tb.sv:516: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpzmuqejjy_tb.sv:562: error: Unable to bind wire/reg/memory `xxxxxxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpzmuqejjy_tb.sv:562: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpzmuqejjy_tb.sv:585: error: Unable to bind wire/reg/memory `xxxxxxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpzmuqejjy_tb.sv:585: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpzmuqejjy_tb.sv:608: error: Unable to bind wire/reg/memory `xxxxxxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpzmuqejjy_tb.sv:608: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpzmuqejjy_tb.sv:723: error: Unable to bind wire/reg/memory `xxxxxxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpzmuqejjy_tb.sv:723: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpzmuqejjy_tb.sv:746: error: Unable to bind wire/reg/memory `xxxxxxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpzmuqejjy_tb.sv:746: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpzmuqejjy_tb.sv:769: error: Unable to bind wire/reg/memory `xxxxxxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmpzmuqejjy_tb.sv:769: error: Unable to elaborate condition expression.\n53 error(s) during elaboration.\n"
    ],
    "testbench_results": {}
}