#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Jun 24 16:17:03 2024
# Process ID: 23704
# Current directory: D:/homework_space/FPGA/CPU8bit/cpu
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3104 D:\homework_space\FPGA\CPU8bit\cpu\cpu.xpr
# Log file: D:/homework_space/FPGA/CPU8bit/cpu/vivado.log
# Journal file: D:/homework_space/FPGA/CPU8bit/cpu\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/homework_space/FPGA/CPU8bit/cpu/cpu.xpr
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v
update_compile_order -fileset sim_1
add_files -norecurse D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v
update_compile_order -fileset sources_1
launch_simulation
source sim_biu.tcl
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top sim_decoder [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source sim_decoder.tcl
close_sim
launch_simulation
source sim_decoder.tcl
close_sim
launch_simulation
source sim_decoder.tcl
close_sim
launch_simulation
source sim_decoder.tcl
close_sim
launch_simulation
source sim_decoder.tcl
close_sim
launch_simulation
source sim_decoder.tcl
close_sim
launch_simulation
source sim_decoder.tcl
close_sim
launch_simulation
source sim_decoder.tcl
close_sim
launch_simulation
source sim_decoder.tcl
close_sim
launch_simulation
source sim_decoder.tcl
close_sim
launch_simulation
source sim_decoder.tcl
close_sim
launch_simulation
source sim_decoder.tcl
close_sim
launch_simulation
source sim_decoder.tcl
close_sim
launch_simulation
source sim_decoder.tcl
close_sim
launch_simulation
source sim_decoder.tcl
close_sim
launch_simulation
source sim_decoder.tcl
close_sim
launch_simulation
source sim_decoder.tcl
close_sim
launch_simulation
source sim_decoder.tcl
close_sim
launch_simulation
source sim_decoder.tcl
close_sim
launch_simulation
source sim_decoder.tcl
close_sim
launch_simulation
source sim_decoder.tcl
close_sim
launch_simulation
source sim_decoder.tcl
close_sim
launch_simulation
source sim_decoder.tcl
close_sim
launch_simulation
source sim_decoder.tcl
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top sim_decoder [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
close_sim
launch_simulation
source sim_decoder.tcl
close_sim
launch_simulation
source sim_decoder.tcl
close_sim
launch_simulation
source sim_decoder.tcl
close_sim
launch_simulation
close_project
open_project D:/homework_space/FPGA/CPU8bit/cpu/cpu.xpr
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
source sim_decoder.tcl
close_sim
launch_simulation
source sim_decoder.tcl
close_sim
launch_simulation
source sim_decoder.tcl
close_sim
launch_simulation
source sim_decoder.tcl
close_sim
launch_simulation
source sim_decoder.tcl
close_sim
launch_simulation
source sim_decoder.tcl
close_sim
launch_simulation
source sim_decoder.tcl
close_sim
launch_simulation
source sim_decoder.tcl
close_sim
launch_simulation
source sim_decoder.tcl
close_sim
launch_simulation
source sim_decoder.tcl
close_sim
launch_simulation
source sim_decoder.tcl
close_sim
launch_simulation
source sim_decoder.tcl
close_sim
launch_simulation
source sim_decoder.tcl
close_sim
launch_simulation
source sim_decoder.tcl
close_sim
launch_simulation
source sim_decoder.tcl
close_sim
launch_simulation
source sim_decoder.tcl
close_sim
launch_simulation
source sim_decoder.tcl
close_sim
launch_simulation
source sim_decoder.tcl
close_sim
launch_simulation
source sim_decoder.tcl
close_sim
launch_simulation
source sim_decoder.tcl
close_sim
launch_simulation
source sim_decoder.tcl
add_bp {D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v} 27
remove_bps -file {D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v} -line 27
add_bp {D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v} 27
remove_bps -file {D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v} -line 27
close_sim
launch_simulation
source sim_decoder.tcl
close_sim
launch_simulation
launch_simulation
launch_simulation
source sim_decoder.tcl
close_sim
launch_simulation
source sim_decoder.tcl
close_sim
launch_simulation
source sim_decoder.tcl
close_sim
launch_simulation
source sim_decoder.tcl
close_sim
launch_simulation
source sim_decoder.tcl
close_sim
launch_simulation
source sim_decoder.tcl
close_sim
launch_simulation
source sim_decoder.tcl
close_sim
launch_simulation
source sim_decoder.tcl
close_sim
launch_simulation
source sim_decoder.tcl
close_sim
launch_simulation
source sim_decoder.tcl
close_sim
launch_simulation
source sim_decoder.tcl
close_sim
launch_simulation
source sim_decoder.tcl
close_sim
launch_simulation
source sim_decoder.tcl
close_sim
launch_simulation
source sim_decoder.tcl
close_sim
launch_simulation
source sim_decoder.tcl
close_sim
launch_simulation
source sim_decoder.tcl
close_sim
launch_simulation
source sim_decoder.tcl
close_sim
launch_simulation
source sim_decoder.tcl
close_sim
launch_simulation
source sim_decoder.tcl
close_sim
launch_simulation
source sim_decoder.tcl
close_sim
launch_simulation
source sim_decoder.tcl
close_sim
launch_simulation
source sim_decoder.tcl
close_sim
launch_simulation
source sim_decoder.tcl
close_sim
launch_simulation
source sim_decoder.tcl
close_sim
launch_simulation
source sim_decoder.tcl
close_sim
launch_simulation
source sim_decoder.tcl
close_sim
launch_simulation
source sim_decoder.tcl
close_sim
launch_simulation
source sim_decoder.tcl
close_sim
launch_simulation
source sim_decoder.tcl
close_sim
launch_simulation
source sim_decoder.tcl
close_sim
launch_simulation
source sim_decoder.tcl
close_sim
launch_simulation
source sim_decoder.tcl
close_sim
launch_simulation
source sim_decoder.tcl
close_sim
launch_simulation
source sim_decoder.tcl
close_sim
launch_simulation
close_project
open_project D:/homework_space/FPGA/CPU8bit/cpu/cpu.xpr
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
source sim_decoder.tcl
close_sim
launch_simulation
source sim_decoder.tcl
close_sim
launch_simulation
source sim_decoder.tcl
close_sim
launch_simulation
source sim_decoder.tcl
close_sim
launch_simulation
source sim_decoder.tcl
close_sim
launch_simulation
source sim_decoder.tcl
close_sim
launch_simulation
source sim_decoder.tcl
close_sim
launch_simulation
source sim_decoder.tcl
close_sim
launch_simulation
source sim_decoder.tcl
close_sim
launch_simulation
source sim_decoder.tcl
close_sim
launch_simulation
source sim_decoder.tcl
close_sim
launch_simulation
source sim_decoder.tcl
close_sim
launch_simulation
source sim_decoder.tcl
close_sim
launch_simulation
source sim_decoder.tcl
close_sim
launch_simulation
source sim_decoder.tcl
close_sim
launch_simulation
source sim_decoder.tcl
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
close_sim
launch_simulation
source sim_decoder.tcl
set_property -name {xsim.simulate.runtime} -value {10000ns} -objects [get_filesets sim_1]
close_sim
launch_simulation
source sim_decoder.tcl
close_sim
launch_simulation
source sim_decoder.tcl
close_sim
launch_simulation
source sim_decoder.tcl
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
launch_simulation
source sim_decoder.tcl
close_sim
launch_simulation
source sim_decoder.tcl
close_sim
launch_simulation
source sim_decoder.tcl
close_sim
launch_simulation
source sim_decoder.tcl
close_sim
launch_simulation
source sim_decoder.tcl
close_sim
launch_simulation
source sim_decoder.tcl
close_sim
launch_simulation
source sim_decoder.tcl
close_sim
launch_simulation
source sim_decoder.tcl
close_sim
launch_simulation
source sim_decoder.tcl
close_sim
launch_simulation
source sim_decoder.tcl
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
add_files -norecurse D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/top.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
add_files -norecurse {D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/cpu_main.v D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/register.v D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/memory.v D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/ALU.v D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/BIU.v D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/top.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_cpu.v
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top sim_cpu [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source sim_cpu.tcl
close_sim
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top sim_decoder [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source sim_decoder.tcl
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top sim_cpu [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source sim_cpu.tcl
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
launch_simulation
source sim_cpu.tcl
close_sim
launch_simulation
source sim_cpu.tcl
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top sim_decoder [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source sim_decoder.tcl
update_compile_order -fileset sources_1
current_sim simulation_119
update_compile_order -fileset sources_1
current_sim simulation_120
close_sim
launch_simulation
source sim_decoder.tcl
current_sim simulation_119
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top sim_biu [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
launch_simulation
update_compile_order -fileset sim_1
launch_simulation
source sim_biu.tcl
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top sim_cpu [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
current_sim simulation_119
close_sim
launch_simulation
launch_simulation
source sim_cpu.tcl
close_sim
launch_simulation
source sim_cpu.tcl
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
launch_simulation
current_sim simulation_122
launch_simulation
source sim_cpu.tcl
close_sim
current_sim simulation_122
close_sim
close_sim
