#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "F:\iverilog\lib\ivl\system.vpi";
:vpi_module "F:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "F:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "F:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "F:\iverilog\lib\ivl\va_math.vpi";
S_00000233d3944520 .scope module, "cpu_tb" "cpu_tb" 2 3;
 .timescale 0 0;
L_00000233d3941e90/d .functor BUFZ 32, L_00000233d39d2ad0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000233d3941e90 .delay 32 (2,2,2) L_00000233d3941e90/d;
v00000233d39d3070_0 .var "CLK", 0 0;
v00000233d39d1950_0 .net "INSTRUCTION", 31 0, L_00000233d3941e90;  1 drivers
v00000233d39d2670_0 .net "PC", 31 0, v00000233d39cebc0_0;  1 drivers
v00000233d39d2a30_0 .var "RESET", 0 0;
v00000233d39d19f0_0 .net *"_ivl_0", 31 0, L_00000233d39d2ad0;  1 drivers
v00000233d39d2df0 .array "instr_mem", 0 255, 31 0;
L_00000233d39d2ad0 .array/port v00000233d39d2df0, v00000233d39cebc0_0;
S_00000233d395ca50 .scope module, "CPU" "cpu" 2 9, 3 8 0, S_00000233d3944520;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 32 "INSTRUCTION";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "RESET";
v00000233d39d1f90_0 .net "ALUIN", 7 0, v00000233d39ce260_0;  1 drivers
v00000233d39d18b0_0 .net "ALUOP", 2 0, v00000233d39cf160_0;  1 drivers
v00000233d39d2350_0 .net "ALURESULT", 7 0, v00000233d3972c80_0;  1 drivers
v00000233d39d34d0_0 .net "CLK", 0 0, v00000233d39d3070_0;  1 drivers
v00000233d39d27b0_0 .net "COMPOUT", 7 0, L_00000233d39d2170;  1 drivers
v00000233d39d2850_0 .net "COMPSELECT", 0 0, v00000233d39cfac0_0;  1 drivers
v00000233d39d2d50_0 .net "IMMEDIATESELECT", 0 0, v00000233d39cf200_0;  1 drivers
v00000233d39d3250_0 .net "INSTRUCTION", 31 0, L_00000233d3941e90;  alias, 1 drivers
v00000233d39d36b0_0 .net "MUX1", 7 0, v00000233d39cfc00_0;  1 drivers
v00000233d39d3750_0 .net "PC", 31 0, v00000233d39cebc0_0;  alias, 1 drivers
v00000233d39d1db0_0 .net "REGOUT1", 7 0, L_00000233d3941870;  1 drivers
v00000233d39d2fd0_0 .net "REGOUT2", 7 0, L_00000233d3941f70;  1 drivers
v00000233d39d1bd0_0 .net "RESET", 0 0, v00000233d39d2a30_0;  1 drivers
v00000233d39d2030_0 .net "WRITEENABLE", 0 0, v00000233d39ceb20_0;  1 drivers
L_00000233d39d1d10 .part L_00000233d3941e90, 24, 8;
L_00000233d39d20d0 .part L_00000233d3941e90, 16, 3;
L_00000233d39d2cb0 .part L_00000233d3941e90, 8, 3;
L_00000233d39d28f0 .part L_00000233d3941e90, 0, 3;
L_00000233d39d1e50 .part L_00000233d3941e90, 0, 8;
S_00000233d395cbe0 .scope module, "Alu" "alu" 3 28, 4 21 0, S_00000233d395ca50;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
    .port_info 3 /INPUT 3 "SELECT";
v00000233d39cfde0_0 .net "DATA1", 7 0, L_00000233d3941870;  alias, 1 drivers
v00000233d39cfe80_0 .net "DATA2", 7 0, v00000233d39ce260_0;  alias, 1 drivers
v00000233d39ce4e0_0 .net "RESULT", 7 0, v00000233d3972c80_0;  alias, 1 drivers
v00000233d39ce300_0 .net "SELECT", 0 2, v00000233d39cf160_0;  alias, 1 drivers
v00000233d39ce120_0 .net "add_result", 7 0, L_00000233d39d2710;  1 drivers
v00000233d39ce800_0 .net "and_result", 7 0, L_00000233d3941b80;  1 drivers
v00000233d39cea80_0 .net "forward_result", 7 0, L_00000233d3941a30;  1 drivers
v00000233d39cfb60_0 .net "or_result", 7 0, L_00000233d3942210;  1 drivers
S_00000233d3955c20 .scope module, "alu_add" "ALU_ADD" 4 39, 4 72 0, S_00000233d395cbe0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
v00000233d3972d20_0 .net "DATA1", 7 0, L_00000233d3941870;  alias, 1 drivers
v00000233d39726e0_0 .net "DATA2", 7 0, v00000233d39ce260_0;  alias, 1 drivers
v00000233d3972640_0 .net "RESULT", 7 0, L_00000233d39d2710;  alias, 1 drivers
L_00000233d39d2710 .delay 8 (2,2,2) L_00000233d39d2710/d;
L_00000233d39d2710/d .arith/sum 8, L_00000233d3941870, v00000233d39ce260_0;
S_00000233d3955db0 .scope module, "alu_and" "ALU_AND" 4 40, 4 90 0, S_00000233d395cbe0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
L_00000233d3941b80/d .functor AND 8, L_00000233d3941870, v00000233d39ce260_0, C4<11111111>, C4<11111111>;
L_00000233d3941b80 .delay 8 (1,1,1) L_00000233d3941b80/d;
v00000233d3972500_0 .net "DATA1", 7 0, L_00000233d3941870;  alias, 1 drivers
v00000233d3972a00_0 .net "DATA2", 7 0, v00000233d39ce260_0;  alias, 1 drivers
v00000233d3972be0_0 .net "RESULT", 7 0, L_00000233d3941b80;  alias, 1 drivers
S_00000233d395cf80 .scope module, "alu_forward" "ALU_FORWARD" 4 38, 4 55 0, S_00000233d395cbe0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA2";
    .port_info 1 /OUTPUT 8 "RESULT";
L_00000233d3941a30/d .functor BUFZ 8, v00000233d39ce260_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000233d3941a30 .delay 8 (1,1,1) L_00000233d3941a30/d;
v00000233d3972dc0_0 .net "DATA2", 7 0, v00000233d39ce260_0;  alias, 1 drivers
v00000233d3972780_0 .net "RESULT", 7 0, L_00000233d3941a30;  alias, 1 drivers
S_00000233d395d110 .scope module, "alu_or" "ALU_OR" 4 41, 4 108 0, S_00000233d395cbe0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
L_00000233d3942210/d .functor OR 8, L_00000233d3941870, v00000233d39ce260_0, C4<00000000>, C4<00000000>;
L_00000233d3942210 .delay 8 (1,1,1) L_00000233d3942210/d;
v00000233d3972960_0 .net "DATA1", 7 0, L_00000233d3941870;  alias, 1 drivers
v00000233d3972f00_0 .net "DATA2", 7 0, v00000233d39ce260_0;  alias, 1 drivers
v00000233d3972aa0_0 .net "RESULT", 7 0, L_00000233d3942210;  alias, 1 drivers
S_00000233d39627e0 .scope module, "mux" "MUX" 4 46, 4 127 0, S_00000233d395cbe0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "forward_result";
    .port_info 1 /INPUT 8 "add_result";
    .port_info 2 /INPUT 8 "and_result";
    .port_info 3 /INPUT 8 "or_result";
    .port_info 4 /OUTPUT 8 "RESULT";
    .port_info 5 /INPUT 3 "SELECT";
v00000233d3972c80_0 .var "RESULT", 7 0;
v00000233d39725a0_0 .net "SELECT", 2 0, v00000233d39cf160_0;  alias, 1 drivers
v00000233d3972320_0 .net "add_result", 7 0, L_00000233d39d2710;  alias, 1 drivers
v00000233d3972460_0 .net "and_result", 7 0, L_00000233d3941b80;  alias, 1 drivers
v00000233d39ced00_0 .net "forward_result", 7 0, L_00000233d3941a30;  alias, 1 drivers
v00000233d39ce760_0 .net "or_result", 7 0, L_00000233d3942210;  alias, 1 drivers
E_00000233d393e690/0 .event anyedge, v00000233d39725a0_0, v00000233d3972aa0_0, v00000233d3972be0_0, v00000233d3972640_0;
E_00000233d393e690/1 .event anyedge, v00000233d3972780_0;
E_00000233d393e690 .event/or E_00000233d393e690/0, E_00000233d393e690/1;
S_00000233d3962970 .scope module, "Control_Unit" "control_unit" 3 21, 5 1 0, S_00000233d395ca50;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "OPCODE";
    .port_info 1 /OUTPUT 1 "WRITEENABLE";
    .port_info 2 /OUTPUT 1 "COMP_SELECT";
    .port_info 3 /OUTPUT 1 "IMMEDIATE_SELECT";
    .port_info 4 /OUTPUT 3 "ALUOP";
v00000233d39cf160_0 .var "ALUOP", 2 0;
v00000233d39cfac0_0 .var "COMP_SELECT", 0 0;
v00000233d39cf200_0 .var "IMMEDIATE_SELECT", 0 0;
v00000233d39ce8a0_0 .net "OPCODE", 7 0, L_00000233d39d1d10;  1 drivers
v00000233d39ceb20_0 .var "WRITEENABLE", 0 0;
E_00000233d393e710 .event anyedge, v00000233d39ce8a0_0;
S_00000233d395fb70 .scope module, "Mux1" "mux" 3 25, 6 11 0, S_00000233d395ca50;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /INPUT 1 "SELECT";
    .port_info 3 /OUTPUT 8 "OUTPUT";
v00000233d39ce940_0 .net "DATA1", 7 0, L_00000233d3941f70;  alias, 1 drivers
v00000233d39cf2a0_0 .net "DATA2", 7 0, L_00000233d39d2170;  alias, 1 drivers
v00000233d39cfc00_0 .var "OUTPUT", 7 0;
v00000233d39cf340_0 .net "SELECT", 0 0, v00000233d39cfac0_0;  alias, 1 drivers
E_00000233d393e2d0 .event anyedge, v00000233d39cfac0_0;
S_00000233d395fd00 .scope module, "Mux2" "mux" 3 26, 6 11 0, S_00000233d395ca50;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /INPUT 1 "SELECT";
    .port_info 3 /OUTPUT 8 "OUTPUT";
v00000233d39cf3e0_0 .net "DATA1", 7 0, v00000233d39cfc00_0;  alias, 1 drivers
v00000233d39cfca0_0 .net "DATA2", 7 0, L_00000233d39d1e50;  1 drivers
v00000233d39ce260_0 .var "OUTPUT", 7 0;
v00000233d39cfd40_0 .net "SELECT", 0 0, v00000233d39cf200_0;  alias, 1 drivers
E_00000233d393e1d0 .event anyedge, v00000233d39cf200_0;
S_00000233d3956560 .scope module, "Pc" "pc" 3 20, 7 1 0, S_00000233d395ca50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "RESET";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /OUTPUT 32 "PC";
v00000233d39ce6c0_0 .net "CLK", 0 0, v00000233d39d3070_0;  alias, 1 drivers
v00000233d39cebc0_0 .var "PC", 31 0;
v00000233d39cec60_0 .var "PC_NEXT", 31 0;
v00000233d39cf480_0 .net "RESET", 0 0, v00000233d39d2a30_0;  alias, 1 drivers
v00000233d39ceda0_0 .net "adder_out", 31 0, L_00000233d39d2b70;  1 drivers
E_00000233d393e050 .event posedge, v00000233d39ce6c0_0;
E_00000233d393ed50 .event anyedge, v00000233d39ce080_0;
S_00000233d39566f0 .scope module, "pc_adder" "pc_add" 7 9, 7 28 0, S_00000233d3956560;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC";
    .port_info 1 /OUTPUT 32 "adder_out";
v00000233d39cff20_0 .net "PC", 31 0, v00000233d39cebc0_0;  alias, 1 drivers
L_00000233d3a00088 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000233d39ce9e0_0 .net/2u *"_ivl_0", 31 0, L_00000233d3a00088;  1 drivers
v00000233d39ce080_0 .net "adder_out", 31 0, L_00000233d39d2b70;  alias, 1 drivers
L_00000233d39d2b70 .delay 32 (1,1,1) L_00000233d39d2b70/d;
L_00000233d39d2b70/d .arith/sum 32, v00000233d39cebc0_0, L_00000233d3a00088;
S_00000233d394b120 .scope module, "Reg_File" "reg_file" 3 22, 8 20 0, S_00000233d395ca50;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN";
    .port_info 1 /OUTPUT 8 "OUT1";
    .port_info 2 /OUTPUT 8 "OUT2";
    .port_info 3 /INPUT 3 "INADDRESS";
    .port_info 4 /INPUT 3 "OUT1ADDRESS";
    .port_info 5 /INPUT 3 "OUT2ADDRESS";
    .port_info 6 /INPUT 1 "WRITE";
    .port_info 7 /INPUT 1 "CLK";
    .port_info 8 /INPUT 1 "RESET";
L_00000233d3941870/d .functor BUFZ 8, L_00000233d39d2490, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000233d3941870 .delay 8 (2,2,2) L_00000233d3941870/d;
L_00000233d3941f70/d .functor BUFZ 8, L_00000233d39d2530, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000233d3941f70 .delay 8 (2,2,2) L_00000233d3941f70/d;
v00000233d39ce440_0 .net "CLK", 0 0, v00000233d39d3070_0;  alias, 1 drivers
v00000233d39cf700_0 .net "IN", 7 0, v00000233d3972c80_0;  alias, 1 drivers
v00000233d39cfa20_0 .net "INADDRESS", 2 0, L_00000233d39d20d0;  1 drivers
v00000233d39cee40_0 .net "OUT1", 7 0, L_00000233d3941870;  alias, 1 drivers
v00000233d39ceee0_0 .net "OUT1ADDRESS", 2 0, L_00000233d39d2cb0;  1 drivers
v00000233d39ce580_0 .net "OUT2", 7 0, L_00000233d3941f70;  alias, 1 drivers
v00000233d39cf520_0 .net "OUT2ADDRESS", 2 0, L_00000233d39d28f0;  1 drivers
v00000233d39ce620_0 .net "RESET", 0 0, v00000233d39d2a30_0;  alias, 1 drivers
v00000233d39cf7a0_0 .net "WRITE", 0 0, v00000233d39ceb20_0;  alias, 1 drivers
v00000233d39cef80_0 .net *"_ivl_0", 7 0, L_00000233d39d2490;  1 drivers
v00000233d39cf840_0 .net *"_ivl_10", 4 0, L_00000233d39d22b0;  1 drivers
L_00000233d3a00118 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000233d39cf020_0 .net *"_ivl_13", 1 0, L_00000233d3a00118;  1 drivers
v00000233d39cf0c0_0 .net *"_ivl_2", 4 0, L_00000233d39d1a90;  1 drivers
L_00000233d3a000d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000233d39cf5c0_0 .net *"_ivl_5", 1 0, L_00000233d3a000d0;  1 drivers
v00000233d39cf660_0 .net *"_ivl_8", 7 0, L_00000233d39d2530;  1 drivers
v00000233d39cf8e0 .array "registers", 0 7, 7 0;
L_00000233d39d2490 .array/port v00000233d39cf8e0, L_00000233d39d1a90;
L_00000233d39d1a90 .concat [ 3 2 0 0], L_00000233d39d2cb0, L_00000233d3a000d0;
L_00000233d39d2530 .array/port v00000233d39cf8e0, L_00000233d39d22b0;
L_00000233d39d22b0 .concat [ 3 2 0 0], L_00000233d39d28f0, L_00000233d3a00118;
S_00000233d394b2b0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 8 61, 8 61 0, S_00000233d394b120;
 .timescale 0 0;
v00000233d39ce1c0_0 .var/i "i", 31 0;
S_00000233d3948fa0 .scope module, "Two_Comp" "two_comp" 3 23, 6 1 0, S_00000233d395ca50;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA";
    .port_info 1 /OUTPUT 8 "OUT";
L_00000233d3942130 .functor NOT 8, L_00000233d3941f70, C4<00000000>, C4<00000000>, C4<00000000>;
v00000233d39cf980_0 .net "DATA", 7 0, L_00000233d3941f70;  alias, 1 drivers
v00000233d39d2990_0 .net "OUT", 7 0, L_00000233d39d2170;  alias, 1 drivers
v00000233d39d1b30_0 .net *"_ivl_0", 7 0, L_00000233d3942130;  1 drivers
L_00000233d3a00160 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v00000233d39d1c70_0 .net/2u *"_ivl_2", 7 0, L_00000233d3a00160;  1 drivers
L_00000233d39d2170 .delay 8 (1,1,1) L_00000233d39d2170/d;
L_00000233d39d2170/d .arith/sum 8, L_00000233d3942130, L_00000233d3a00160;
    .scope S_00000233d3956560;
T_0 ;
    %delay 1, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000233d39cebc0_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_00000233d3956560;
T_1 ;
    %wait E_00000233d393ed50;
    %load/vec4 v00000233d39ceda0_0;
    %store/vec4 v00000233d39cec60_0, 0, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000233d3956560;
T_2 ;
    %wait E_00000233d393e050;
    %delay 1, 0;
    %load/vec4 v00000233d39cec60_0;
    %store/vec4 v00000233d39cebc0_0, 0, 32;
    %jmp T_2;
    .thread T_2;
    .scope S_00000233d3962970;
T_3 ;
    %wait E_00000233d393e710;
    %delay 1, 0;
    %load/vec4 v00000233d39ce8a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %jmp T_3.6;
T_3.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000233d39ceb20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000233d39cfac0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000233d39cf200_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000233d39cf160_0, 0, 3;
    %jmp T_3.6;
T_3.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000233d39ceb20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000233d39cfac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000233d39cf200_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000233d39cf160_0, 0, 3;
    %jmp T_3.6;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000233d39ceb20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000233d39cfac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000233d39cf200_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000233d39cf160_0, 0, 3;
    %jmp T_3.6;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000233d39ceb20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000233d39cfac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000233d39cf200_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000233d39cf160_0, 0, 3;
    %jmp T_3.6;
T_3.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000233d39ceb20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000233d39cfac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000233d39cf200_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000233d39cf160_0, 0, 3;
    %jmp T_3.6;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000233d39ceb20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000233d39cfac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000233d39cf200_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00000233d39cf160_0, 0, 3;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000233d394b120;
T_4 ;
    %wait E_00000233d393e050;
    %load/vec4 v00000233d39cf7a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v00000233d39ce620_0;
    %inv;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %delay 1, 0;
    %load/vec4 v00000233d39cf700_0;
    %load/vec4 v00000233d39cfa20_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v00000233d39cf8e0, 4, 0;
T_4.0 ;
    %load/vec4 v00000233d39ce620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.3, 8;
    %delay 1, 0;
    %fork t_1, S_00000233d394b2b0;
    %jmp t_0;
    .scope S_00000233d394b2b0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000233d39ce1c0_0, 0, 32;
T_4.5 ;
    %load/vec4 v00000233d39ce1c0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_4.6, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v00000233d39ce1c0_0;
    %store/vec4a v00000233d39cf8e0, 4, 0;
    %load/vec4 v00000233d39ce1c0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000233d39ce1c0_0, 0, 32;
    %jmp T_4.5;
T_4.6 ;
    %end;
    .scope S_00000233d394b120;
t_0 %join;
T_4.3 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000233d395fb70;
T_5 ;
    %wait E_00000233d393e2d0;
    %load/vec4 v00000233d39cf340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v00000233d39cf2a0_0;
    %store/vec4 v00000233d39cfc00_0, 0, 8;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000233d39ce940_0;
    %store/vec4 v00000233d39cfc00_0, 0, 8;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_00000233d395fd00;
T_6 ;
    %wait E_00000233d393e1d0;
    %load/vec4 v00000233d39cfd40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v00000233d39cfca0_0;
    %store/vec4 v00000233d39ce260_0, 0, 8;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v00000233d39cf3e0_0;
    %store/vec4 v00000233d39ce260_0, 0, 8;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000233d39627e0;
T_7 ;
    %wait E_00000233d393e690;
    %load/vec4 v00000233d39725a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000233d3972c80_0, 0, 8;
    %jmp T_7.5;
T_7.0 ;
    %load/vec4 v00000233d39ced00_0;
    %store/vec4 v00000233d3972c80_0, 0, 8;
    %jmp T_7.5;
T_7.1 ;
    %load/vec4 v00000233d3972320_0;
    %store/vec4 v00000233d3972c80_0, 0, 8;
    %jmp T_7.5;
T_7.2 ;
    %load/vec4 v00000233d3972460_0;
    %store/vec4 v00000233d3972c80_0, 0, 8;
    %jmp T_7.5;
T_7.3 ;
    %load/vec4 v00000233d39ce760_0;
    %store/vec4 v00000233d3972c80_0, 0, 8;
    %jmp T_7.5;
T_7.5 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000233d3944520;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000233d39d3070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000233d39d2a30_0, 0, 1;
    %vpi_call 2 18 "$monitor", $time, " %b %b %b %b", v00000233d39d2670_0, v00000233d39d1950_0, v00000233d39d3070_0, v00000233d39d2a30_0 {0 0 0};
    %vpi_call 2 20 "$dumpfile", "cpu_tb.vcd" {0 0 0};
    %vpi_call 2 21 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000233d3944520 {0 0 0};
    %delay 40, 0;
    %vpi_call 2 23 "$finish" {0 0 0};
    %end;
    .thread T_8;
    .scope S_00000233d3944520;
T_9 ;
    %pushi/vec4 16843522, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000233d39d2df0, 4, 0;
    %pushi/vec4 131075, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000233d39d2df0, 4, 0;
    %pushi/vec4 65538, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000233d39d2df0, 4, 0;
    %end;
    .thread T_9;
    .scope S_00000233d3944520;
T_10 ;
    %delay 4, 0;
    %load/vec4 v00000233d39d3070_0;
    %inv;
    %store/vec4 v00000233d39d3070_0, 0, 1;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "cpu_tb.v";
    "./cpu.v";
    "./alu.v";
    "./control_unit.v";
    "./modules.v";
    "./pc.v";
    "./reg_file.v";
