// Seed: 1002778610
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_6 = id_2, id_7;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input uwire id_0,
    input wire id_1,
    output supply0 id_2,
    output logic id_3,
    input wire id_4,
    output wand id_5,
    output supply0 id_6,
    input tri0 id_7,
    input wor id_8,
    output uwire id_9,
    output supply1 id_10
);
  wire id_12;
  wand id_13;
  wire id_14;
  assign id_13 = 1;
  module_0 modCall_1 (
      id_13,
      id_13,
      id_13,
      id_13,
      id_14
  );
  always id_3 <= #id_12 id_1 & id_1;
endmodule
