

================================================================
== Vitis HLS Report for 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s'
================================================================
* Date:           Sat Oct  4 16:25:37 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintexuplus
* Target device:  xcku5p-ffvb676-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.304 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+------+--------+---------+
    |  Latency (cycles) |  Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max   |  min |   max  |   Type  |
    +---------+---------+-----------+----------+------+--------+---------+
    |     4097|   415745|  20.485 us|  2.079 ms|  4097|  415745|       no|
    +---------+---------+-----------+----------+------+--------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |                                                                                   |                                                                        |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |                                      Instance                                     |                                 Module                                 |   min   |   max   |    min    |    max   | min | max |   Type  |
        +-----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_310  |compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s  |        2|      404|  10.000 ns|  2.020 us|    2|  404|       no|
        +-----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadInputHeight_ReadInputWidth  |     4096|   415744|   4 ~ 406|          -|          -|  1024|        no|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      41|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|   800|   17448|   24715|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      65|    -|
|Register         |        -|     -|      33|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|   800|   17481|   24821|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      960|  1824|  433920|  216960|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    43|       4|      11|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+-----+-------+-------+-----+
    |                                      Instance                                     |                                 Module                                 | BRAM_18K| DSP |   FF  |  LUT  | URAM|
    +-----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+-----+-------+-------+-----+
    |grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_310  |compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s  |        0|  800|  17448|  24715|    0|
    +-----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+-----+-------+-------+-----+
    |Total                                                                              |                                                                        |        0|  800|  17448|  24715|    0|
    +-----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+-----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln24_fu_448_p2   |         +|   0|  0|  18|          11|           1|
    |ap_block_state2      |       and|   0|  0|   2|           1|           1|
    |icmp_ln24_fu_442_p2  |      icmp|   0|  0|  19|          11|          12|
    |ap_block_state1      |        or|   0|  0|   2|           1|           1|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  41|          24|          15|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  20|          4|    1|          4|
    |ap_done                |   9|          2|    1|          2|
    |indvar_flatten_fu_180  |   9|          2|   11|         22|
    |input_1_TDATA_blk_n    |   9|          2|    1|          2|
    |layer2_out_write       |   9|          2|    1|          2|
    |real_start             |   9|          2|    1|          2|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  65|         14|   16|         34|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                              Name                                              | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                                       |   3|   0|    3|          0|
    |ap_done_reg                                                                                     |   1|   0|    1|          0|
    |grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s_fu_310_ap_start_reg  |   1|   0|    1|          0|
    |indvar_flatten_fu_180                                                                           |  11|   0|   11|          0|
    |input_1_read_reg_569                                                                            |  16|   0|   16|          0|
    |start_once_reg                                                                                  |   1|   0|    1|          0|
    +------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                           |  33|   0|   33|          0|
    +------------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |                              Source Object                             |    C Type    |
+---------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2>|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2>|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2>|  return value|
|start_full_n               |   in|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2>|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2>|  return value|
|ap_continue                |   in|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2>|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2>|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2>|  return value|
|start_out                  |  out|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2>|  return value|
|start_write                |  out|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2>|  return value|
|input_1_TDATA              |   in|   16|        axis|                                                                 input_1|       pointer|
|input_1_TVALID             |   in|    1|        axis|                                                                 input_1|       pointer|
|input_1_TREADY             |  out|    1|        axis|                                                                 input_1|       pointer|
|layer2_out_din             |  out|  320|     ap_fifo|                                                              layer2_out|       pointer|
|layer2_out_num_data_valid  |   in|    9|     ap_fifo|                                                              layer2_out|       pointer|
|layer2_out_fifo_cap        |   in|    9|     ap_fifo|                                                              layer2_out|       pointer|
|layer2_out_full_n          |   in|    1|     ap_fifo|                                                              layer2_out|       pointer|
|layer2_out_write           |  out|    1|     ap_fifo|                                                              layer2_out|       pointer|
|w2_Addr_A                  |  out|   32|        bram|                                                                      w2|         array|
|w2_EN_A                    |  out|    1|        bram|                                                                      w2|         array|
|w2_WEN_A                   |  out|    2|        bram|                                                                      w2|         array|
|w2_Din_A                   |  out|   16|        bram|                                                                      w2|         array|
|w2_Dout_A                  |   in|   16|        bram|                                                                      w2|         array|
|w2_Addr_B                  |  out|   32|        bram|                                                                      w2|         array|
|w2_EN_B                    |  out|    1|        bram|                                                                      w2|         array|
|w2_WEN_B                   |  out|    2|        bram|                                                                      w2|         array|
|w2_Din_B                   |  out|   16|        bram|                                                                      w2|         array|
|w2_Dout_B                  |   in|   16|        bram|                                                                      w2|         array|
|b2_0                       |   in|   16|     ap_none|                                                                    b2_0|       pointer|
|b2_1                       |   in|   16|     ap_none|                                                                    b2_1|       pointer|
|b2_2                       |   in|   16|     ap_none|                                                                    b2_2|       pointer|
|b2_3                       |   in|   16|     ap_none|                                                                    b2_3|       pointer|
|b2_4                       |   in|   16|     ap_none|                                                                    b2_4|       pointer|
|b2_5                       |   in|   16|     ap_none|                                                                    b2_5|       pointer|
|b2_6                       |   in|   16|     ap_none|                                                                    b2_6|       pointer|
|b2_7                       |   in|   16|     ap_none|                                                                    b2_7|       pointer|
|b2_8                       |   in|   16|     ap_none|                                                                    b2_8|       pointer|
|b2_9                       |   in|   16|     ap_none|                                                                    b2_9|       pointer|
|b2_10                      |   in|   16|     ap_none|                                                                   b2_10|       pointer|
|b2_11                      |   in|   16|     ap_none|                                                                   b2_11|       pointer|
|b2_12                      |   in|   16|     ap_none|                                                                   b2_12|       pointer|
|b2_13                      |   in|   16|     ap_none|                                                                   b2_13|       pointer|
|b2_14                      |   in|   16|     ap_none|                                                                   b2_14|       pointer|
|b2_15                      |   in|   16|     ap_none|                                                                   b2_15|       pointer|
|b2_16                      |   in|   16|     ap_none|                                                                   b2_16|       pointer|
|b2_17                      |   in|   16|     ap_none|                                                                   b2_17|       pointer|
|b2_18                      |   in|   16|     ap_none|                                                                   b2_18|       pointer|
|b2_19                      |   in|   16|     ap_none|                                                                   b2_19|       pointer|
+---------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+

