library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity test_logic_mod is
    Port ( a,b : in  STD_logic_vector(3 downto 0);
           c : in  STD_LOGIC;
           s : in  STD_LOGIC_vector(4 downto 0);
           y : out  STD_LOGIC_vector(3 downto 0));
end test_logic_mod;

architecture Behavioral of test_logic_mod is
begin
	process(a,b,c,s)
	begin
	if(c='0') then
	 case s is
			when "00100"=> y <= a and b;
			when "00101"=> y <= a or b;
			when "00110"=> y <= a xor b;
			when "00111"=> y <= not a;
			when others=>  y<= "0000";
			end case;
	 else y<= "0000";
	 end if;
end process;
end Behavioral;
