"""
Module for generating VHDL code for described architectures.
"""

import io
import warnings
from pathlib import Path
from typing import TYPE_CHECKING

import apytypes as apy

from b_asic.code_printer.printer import CODE, WLS, Printer
from b_asic.code_printer.util import bin_str, time_bin_str
from b_asic.code_printer.vhdl import (
    common,
    memory_storage,
    processing_element,
    register_storage,
    top_level,
)
from b_asic.code_printer.vhdl.util import signed_type
from b_asic.data_type import DataType, NumRepresentation, _VhdlDataType
from b_asic.quantization import OverflowMode, QuantizationMode
from b_asic.special_operations import Output

if TYPE_CHECKING:
    from b_asic.architecture import Architecture, Memory, ProcessingElement


class VhdlPrinter(Printer):
    """
    Generate VHDL source files for an :class:`~b_asic.architecture.Architecture`.

    Parameters
    ----------
    dt : :class:`~b_asic.data_type.DataType`
        Data type configuration used for generated VHDL.
    vhdl_2008 : bool, default: False
        Enable VHDL-2008 specific output where applicable.
    """

    _dt: _VhdlDataType

    CUSTOM_PRINTER_PREFIX = "_vhdl"

    def __init__(
        self,
        dt: DataType,
        vhdl_2008: bool = False,
    ) -> None:
        self._vhdl_2008 = vhdl_2008
        self._fp_backend = ""
        self._register_split: tuple[int, int] | None = None
        self._pe_control_cycle: dict[str, dict[str, int]] = {}
        super().__init__(dt=dt)

    def set_data_type(self, dt: DataType) -> None:
        base = {k: v for k, v in dt.__dict__.items() if k != "vhdl_2008"}
        self._dt = _VhdlDataType(**base, vhdl_2008=self._vhdl_2008)

    def print(
        self,
        arch: "Architecture",
        *,
        path: str | Path = Path(),
        vhdl_ls: bool = False,
        **kwargs,
    ) -> None:
        r"""
        Write VHDL files for an :class:`~b_asic.architecture.Architecture`.

        Parameters
        ----------
        arch : :class:`~b_asic.architecture.Architecture`
            Architecture instance to generate code for.
        path : str | Path, optional
            Output directory. Defaults to the current directory.
        vhdl_ls : bool, default ``False``
            Also write a ``vhdl_ls.toml`` configuration file for the VHDL
            Language Server alongside the generated VHDL files.
        **kwargs
            Optional VHDL code-generation settings. For info, see Notes.

        Notes
        -----
        Recognised keyword arguments, grouped by the component they affect:

        **Top-level / architecture**

            io_registers : :class:`bool`, default ``False``
                Insert registers on all top-level I/O ports.
            multiplexer_control_registered : :class:`bool`, default ``False``
                Register multiplexer control signals in generated top-level.
            enable_pin : :class:`bool`, default ``True``
                Whether to include an enable pin on the top-level entity.

        **Processing elements**

            **fp_backend** : :class:`str` or :class:`dict`\[:class:`str`, :class:`str`]
                Floating-point IP backend to use. Pass a string to apply
                the same backend to every PE, or a ``{entity_name: backend}``
                dict to select on a per-PE basis.
            **pe_registers** : :class:`dict`\[:class:`str`, :class:`tuple`\[:class:`int`, :class:`int`]]
                Register split ``(pre, post)`` inserted around the operator of a PE.
                Keys are either the PE entity name or the PE type name.
            **control_cycle** : :class:`dict`
                Clock cycle inside an operation at which each control signal becomes
                available.
            **pipeline_pe_control** : :class:`bool`, default ``False``
                Register PE control signals after generation.

        **Memories (RAM)**

            **output_sync** : :class:`bool`, default ``True``
                Place output registers after memory read.
            **external_schedule_counter** : :class:`bool`, default ``True``
                Use an external schedule counter signal.
            **std_logic_vector** : :class:`bool`, default ``False``
                Use ``std_logic_vector`` data instead of ``signed``/``unsigned``.
            **pipeline_mem_control** : :class:`bool`, default ``False``
                Register memory control signals after generation.

        **Memories (register-based)**

            **external_schedule_counter** : :class:`bool`, default ``True``
                Use an external schedule counter signal.
            **std_logic_vector** : :class:`bool`, default ``False``
                Use ``std_logic_vector`` data.
        """
        dir_path = Path(path)
        dir_path.mkdir(parents=True, exist_ok=True)

        if self.is_complex:
            with (dir_path / "types.vhdl").open("w") as f:
                common.write(f, 0, self.print_types(), end="")

        for pe in arch.processing_elements:
            with (dir_path / f"{pe.entity_name}.vhdl").open("w") as f:
                common.write(f, 0, self.print_ProcessingElement(pe, **kwargs))

        for mem in arch.memories:
            with (dir_path / f"{mem.entity_name}.vhdl").open("w") as f:
                common.write(f, 0, self.print_Memory(mem, **kwargs))

        with (dir_path / f"{arch.entity_name}.vhdl").open("w") as f:
            common.write(f, 0, self.print_Architecture(arch, **kwargs))

        if vhdl_ls:
            self.print_vhdl_ls_toml(arch, path=dir_path)

    def get_compile_order(self, arch: "Architecture") -> list[str]:
        """
        Return the file names for the VHDL code describing the provided architecture.

        Parameters
        ----------
        arch
            Architecture instance used to determine the compile order of the generated VHDL files.
        """
        order = []
        order.extend(["types.vhdl"] if self.is_complex else [])
        order.extend(f"{mem.entity_name}.vhdl" for mem in arch.memories)
        order.extend(f"{pe.entity_name}.vhdl" for pe in arch.processing_elements)
        order.append(f"{arch.entity_name}.vhdl")
        return order

    def print_vhdl_ls_toml(
        self,
        arch: "Architecture",
        *,
        path: str | Path = Path(),
        lib_name: str = "lib",
    ) -> None:
        """
        Write a ``vhdl_ls.toml`` configuration file for the VHDL Language Server.

        Parameters
        ----------
        arch : :class:`~b_asic.architecture.Architecture`
            Architecture instance used to determine the file list.
        path : str | Path, optional
            Output directory (same directory where VHDL files were written).
            Defaults to the current directory.
        lib_name : str, optional
            Library name used in the toml file. Defaults to ``"lib"``.
        """
        dir_path = Path(path)
        standard = "2008" if self._vhdl_2008 else "1993"
        files = self.get_compile_order(arch)

        lines = [
            f'standard = "{standard}"',
            "",
            "[libraries]",
            f"{lib_name}.files = [",
        ]
        lines.extend(f"    '{fname}'," for fname in files)
        lines.append("]")

        with (dir_path / "vhdl_ls.toml").open("w") as f:
            f.write("\n".join(lines) + "\n")

    def print_types(self) -> str:
        f = io.StringIO()
        common.b_asic_preamble(f)
        common.ieee_header(f, fixed_pkg=self.vhdl_2008)

        common.write(f, 0, "package types is")
        common.write(f, 1, "type complex is record")
        common.write(f, 2, f"re : {self.scalar_type_str};")
        common.write(f, 2, f"im : {self.scalar_type_str};")
        common.write(f, 1, "end record;")
        common.write(f, 0, "end package types;")

        return f.getvalue()

    def print_Architecture(self, arch: "Architecture", **kwargs) -> str | None:
        io_registers = bool(kwargs.get("io_registers", False))
        multiplexer_control_registered = bool(
            kwargs.get("multiplexer_control_registered", False)
        )
        enable_pin = bool(kwargs.get("enable_pin", True))
        f = io.StringIO()
        common.b_asic_preamble(f)
        common.ieee_header(f, fixed_pkg=self.vhdl_2008)
        if self.is_complex:
            common.package_header(f, "types")

        top_level.entity(f, arch, self._dt, enable_pin=enable_pin)
        top_level.architecture(
            f,
            arch,
            self._dt,
            io_registers,
            multiplexer_control_registered,
            enable_pin=enable_pin,
        )
        return f.getvalue()

    def print_Memory(self, mem: "Memory", **kwargs) -> str | None:
        f = io.StringIO()
        common.b_asic_preamble(f)
        common.ieee_header(f, fixed_pkg=self.vhdl_2008)
        if self.is_complex:
            common.package_header(f, "types")

        if mem._memory_type == "RAM":
            # Extract known kwargs for memory_storage, pass through others
            memory_kwargs = {
                "output_sync": kwargs.get("output_sync", True),
                "external_schedule_counter": kwargs.get(
                    "external_schedule_counter", True
                ),
                "std_logic_vector": kwargs.get("std_logic_vector", False),
                "pipeline_control_signals": kwargs.get("pipeline_mem_control", False),
            }

            memory_storage.entity(
                f,
                mem,
                self._dt,
                external_schedule_counter=memory_kwargs["external_schedule_counter"],
                std_logic_vector=memory_kwargs["std_logic_vector"],
            )
            memory_storage.architecture(f, mem, self._dt, **memory_kwargs)
        elif mem._memory_type == "register":
            if mem._forward_backward_table is None:
                raise ValueError(
                    "Memory assignment must be performed before generating register-based code. "
                    "Call memory.assign() first."
                )
            register_kwargs = {
                "std_logic_vector": kwargs.get("std_logic_vector", False),
                "pipeline_control_signals": kwargs.get("pipeline_mem_control", False),
            }
            register_storage.entity(
                f,
                mem,
                self._dt,
                std_logic_vector=register_kwargs["std_logic_vector"],
            )
            register_storage.architecture(
                f, mem._forward_backward_table, mem, self._dt, **register_kwargs
            )
        else:
            raise ValueError(f"Unknown memory type: {mem._memory_type}")

        return f.getvalue()

    def print_ProcessingElement(self, pe: "ProcessingElement", **kwargs) -> str | None:
        # Check if a custom floating-point IP backend is specified for this PE
        fp_backend = kwargs.get("fp_backend", "")
        if isinstance(fp_backend, dict):
            fp_backend = fp_backend.get(pe.entity_name, "")
        self._fp_backend = str(fp_backend).lower()

        # Check if a per-PE register split is specified via pe_registers
        pe_registers: dict[str, tuple[int, int]] = kwargs.get("pe_registers", {})
        self._register_split = self._resolve_pe_registers(pe, pe_registers)

        # Optional absolute per-control availability cycle.
        self._pe_control_cycle = dict(kwargs.get("control_cycle", {}))

        # Optional design-level flag to register PE control signals.
        pipeline_pe_control_signals = bool(kwargs.get("pipeline_pe_control", False))

        # Generate and return VHDL code for the PE
        f = io.StringIO()
        common.b_asic_preamble(f)
        common.ieee_header(f, fixed_pkg=self.vhdl_2008)
        if self.is_complex:
            common.package_header(f, "types")
        processing_element.entity(f, pe, self._dt)
        core_code = self.print_operation(pe)
        pe_control_cycle = self._resolve_control_cycle(pe, self._pe_control_cycle)
        processing_element.architecture(
            f,
            pe,
            self._dt,
            core_code,
            register_split=self._register_split,
            control_cycle=pe_control_cycle,
            pipeline_control_signals=pipeline_pe_control_signals,
        )
        return f.getvalue()

    def print_default(self) -> tuple[str, str]:
        return [self._dt.wl], ("", "")

    def _resolve_pe_registers(
        self,
        pe: "ProcessingElement",
        pe_registers: dict[str, tuple[int, int]],
    ) -> "tuple[int, int]":
        # Extract register split for this PE, entity-name takes prio over type-name
        split: tuple[int, int] | None = None
        matched_key: str | None = None
        if pe.entity_name in pe_registers:
            split = pe_registers[pe.entity_name]
            matched_key = pe.entity_name
        else:
            for key, val in pe_registers.items():
                if key == pe._type_name:
                    split = val
                    matched_key = key
                    break

        if split is None:
            # Default to latency-based register insertion
            latency = pe._latency
            return (latency - 1, 1) if latency > 0 else (0, 0)

        n_in, n_out = split
        # Sanity check the provided split values
        if (
            not isinstance(n_in, int)
            or not isinstance(n_out, int)
            or n_in < 0
            or n_out < 0
        ):
            raise ValueError(
                f"pe_registers[{matched_key!r}] must be a tuple of two non-negative "
                f"integers (n_in, n_out), got {split!r}"
            )
        latency = pe._latency
        total = n_in + n_out
        if total > latency:
            raise ValueError(
                f"pe_registers[{matched_key!r}] requests {total} register(s) "
                f"({n_in} input + {n_out} output) but the operation latency of "
                f"{pe.entity_name!r} is only {latency}."
            )
        if total < latency:
            warnings.warn(
                f"pe_registers[{matched_key!r}] requests {total} register(s) "
                f"({n_in} input + {n_out} output) which is less than the operation "
                f"latency of {pe.entity_name!r} ({latency}). ",
                UserWarning,
                stacklevel=4,
            )
        return n_in, n_out

    def _resolve_control_cycle(
        self,
        pe: "ProcessingElement",
        control_cycle: dict[str, dict[str, int]],
    ) -> dict[str, int]:
        """
        Resolve per-control absolute availability cycles for one PE.

        Cycle is absolute in PE-local timing and must be within [0, pe._latency].
        """
        pe_cycle: dict[str, int] | None = None
        matched_key: str | None = None

        if pe.entity_name in control_cycle:
            pe_cycle = control_cycle[pe.entity_name]
            matched_key = pe.entity_name
        else:
            for key, val in control_cycle.items():
                if key == pe._type_name:
                    pe_cycle = val
                    matched_key = key
                    break

        if pe_cycle is None:
            return {}

        if not isinstance(pe_cycle, dict):
            raise ValueError(
                f"control_cycle[{matched_key!r}] must be a mapping from control name "
                f"to integer cycle, got {pe_cycle!r}"
            )

        resolved: dict[str, int] = {}
        for ctrl_name, cycle in pe_cycle.items():
            if ctrl_name not in pe.control_table:
                raise ValueError(
                    f"Unknown control name {ctrl_name!r} in control_cycle[{matched_key!r}] "
                    f"for processing element {pe.entity_name!r}."
                )
            if not isinstance(cycle, int) or isinstance(cycle, bool):
                raise ValueError(
                    f"control_cycle[{matched_key!r}][{ctrl_name!r}] must be an integer, "
                    f"got {cycle!r}"
                )
            if cycle < 0 or cycle > pe._latency:
                raise ValueError(
                    f"control_cycle[{matched_key!r}][{ctrl_name!r}] must be within "
                    f"[0, {pe._latency}] for processing element {pe.entity_name!r}, "
                    f"got {cycle}."
                )
            resolved[ctrl_name] = cycle

        return resolved

    # ------------------------------
    # Fixed-point operation printers
    # ------------------------------

    def print_Input_fixed_point_real(self, pe: "ProcessingElement") -> tuple[str, str]:
        declarations, code = io.StringIO(), io.StringIO()
        common.signal_declaration(declarations, "res_arith_0", self._dt.type_str)
        common.write(
            code, 1, f"res_arith_0 <= resize({self.type_name}(p_0_in), {self.bits});"
        )
        return [self._dt.wl], (declarations.getvalue(), code.getvalue())

    def print_Input_fixed_point_complex(
        self, pe: "ProcessingElement"
    ) -> tuple[str, str]:
        declarations, code = io.StringIO(), io.StringIO()
        common.signal_declaration(
            declarations,
            "res_arith_0_re, res_arith_0_im",
            self.get_scalar_type(self.bits),
        )
        common.write(
            code, 1, f"res_arith_0_re <= resize(signed(p_0_in_re), {self.bits});"
        )
        common.write(
            code, 1, f"res_arith_0_im <= resize(signed(p_0_in_im), {self.bits});"
        )
        return [self._dt.wl], (declarations.getvalue(), code.getvalue())

    def print_Output_fixed_point_real(self, pe: "ProcessingElement") -> tuple[str, str]:
        declarations, code = io.StringIO(), io.StringIO()
        common.signal_declaration(declarations, "res_arith_0", self._dt.type_str)
        common.write(code, 1, "res_arith_0 <= op_0;")
        common.write(code, 1, "p_0_out <= std_logic_vector(res_overflow_0);")
        wls = [(self._dt.wl[0], self._dt.wl[1])]
        return wls, (declarations.getvalue(), code.getvalue())

    def print_Output_fixed_point_complex(
        self, pe: "ProcessingElement"
    ) -> tuple[str, str]:
        declarations, code = io.StringIO(), io.StringIO()
        common.signal_declaration(
            declarations,
            "res_arith_0_re, res_arith_0_im",
            self.get_scalar_type(self.bits),
        )
        common.write(code, 1, "res_arith_0_re <= op_0.re;")
        common.write(code, 1, "res_arith_0_im <= op_0.im;")
        common.write(code, 1, "p_0_out_re <= std_logic_vector(res_overflow_0.re);")
        common.write(code, 1, "p_0_out_im <= std_logic_vector(res_overflow_0.im);")
        wls = [(self._dt.wl[0], self._dt.wl[1])]
        return wls, (declarations.getvalue(), code.getvalue())

    def print_DontCare(self, pe: "ProcessingElement") -> tuple[str, str]:
        declarations, code = io.StringIO(), io.StringIO()
        common.signal_declaration(declarations, "res_arith_0", self._dt.type_str)
        common.write(code, 1, f"res_arith_0 <= {self._dt.dontcare_str};")
        wls = [(self._dt.wl[0], self._dt.wl[1])]
        return wls, (declarations.getvalue(), code.getvalue())

    def print_Addition_fixed_point_real(
        self, pe: "ProcessingElement"
    ) -> tuple[str, str]:
        declarations, code = io.StringIO(), io.StringIO()

        common.signal_declaration(declarations, "tmp_res", signed_type(self.bits + 1))
        common.signal_declaration(
            declarations, "res_arith_0", signed_type(self.bits + 1)
        )

        common.write(
            code,
            1,
            "tmp_res <= resize(op_0, op_0'length + 1) + resize(op_1, op_1'length + 1);",
        )
        common.write(
            code,
            1,
            "res_arith_0 <= shift_right(tmp_res, to_integer(shift_output));",
        )

        wls = [(self.int_bits + 1, self.frac_bits)]
        return wls, (declarations.getvalue(), code.getvalue())

    def print_AddSub_fixed_point_real(self, pe: "ProcessingElement") -> tuple[str, str]:
        declarations, code = io.StringIO(), io.StringIO()

        common.signal_declaration(
            declarations, "op_b", f"{self.type_name}({self.bits} downto 0)"
        )
        common.signal_declaration(
            declarations, "tmp_res", f"{self.type_name}({self.bits + 1} downto 0)"
        )
        common.signal_declaration(
            declarations, "tmp_res_shifted", f"{self.type_name}({self.bits} downto 0)"
        )
        common.signal_declaration(
            declarations, "res_arith_0", f"{self.type_name}({self.bits} downto 0)"
        )

        common.write(
            code,
            1,
            f"op_b <= resize(op_1, {self.bits + 1}) when is_add = '1' else not resize(op_1, {self.bits + 1});",
        )
        common.write(code, 1, "tmp_res <= (op_0 & '1') + (op_b & not is_add);")
        common.write(code, 1, f"tmp_res_shifted <= tmp_res({self.bits + 1} downto 1);")
        common.write(
            code,
            1,
            "res_arith_0 <= shift_right(tmp_res_shifted, to_integer(shift_output));",
        )

        wls = [(self.int_bits + 1, self.frac_bits)]
        return wls, (declarations.getvalue(), code.getvalue())

    def print_AddSub_fixed_point_complex(
        self, pe: "ProcessingElement"
    ) -> tuple[str, str]:
        declarations, code = io.StringIO(), io.StringIO()

        for part in "re", "im":
            common.signal_declaration(
                declarations,
                f"{part}_op_b",
                f"{self.scalar_type_name}({self.bits} downto 0)",
            )
            common.signal_declaration(
                declarations,
                f"{part}_tmp_res",
                f"{self.scalar_type_name}({self.bits + 1} downto 0)",
            )
            common.signal_declaration(
                declarations,
                f"{part}_tmp_res_shifted",
                f"{self.scalar_type_name}({self.bits} downto 0)",
            )
            common.signal_declaration(
                declarations,
                f"res_arith_0_{part}",
                f"{self.scalar_type_name}({self.bits} downto 0)",
            )

            common.write(
                code,
                1,
                f"{part}_op_b <= resize(op_1.{part}, {self.bits + 1}) when is_add = '1' else not resize(op_1.{part}, {self.bits + 1});",
            )
            common.write(
                code,
                1,
                f"{part}_tmp_res <= (op_0.{part} & '1') + ({part}_op_b & not is_add);",
            )
            common.write(
                code,
                1,
                f"{part}_tmp_res_shifted <= {part}_tmp_res({self.bits + 1} downto 1);",
            )
            common.write(
                code,
                1,
                f"res_arith_0_{part} <= shift_right({part}_tmp_res_shifted, to_integer(shift_output));",
            )
        wls = [(self.int_bits + 1, self.frac_bits)]
        return wls, (declarations.getvalue(), code.getvalue())

    def print_ShiftAddSub_fixed_point_real(
        self, pe: "ProcessingElement"
    ) -> tuple[str, str]:
        declarations, code = io.StringIO(), io.StringIO()
        common.signal_declaration(
            declarations, "op_a", f"{self.type_name}({self.bits} downto 0)"
        )
        common.signal_declaration(
            declarations, "op_b", f"{self.type_name}({self.bits} downto 0)"
        )
        common.signal_declaration(
            declarations, "tmp_res", f"{self.type_name}({self.bits + 1} downto 0)"
        )
        common.signal_declaration(
            declarations, "res_arith_0", f"{self.type_name}({self.bits} downto 0)"
        )
        common.write(code, 1, f"op_a <= resize(op_0, {self.bits + 1});")
        common.write(
            code,
            1,
            f"op_b <= resize(op_1, {self.bits + 1}) when is_add = '1' else not resize(op_1, {self.bits + 1});",
        )

        shift_entry = pe.control_table["shift"]
        shift_output_entry = pe.control_table["shift_output"]

        if shift_entry.is_static:
            shift_val = int(shift_entry.get_static_value())
            common.write(
                code,
                1,
                f"tmp_res <= (op_a & '1') + (shift_right(op_b, {shift_val}) & not is_add);",
            )
        else:
            common.signal_declaration(
                declarations, "shifted_op_b", f"{self.type_name}({self.bits} downto 0)"
            )
            unique_shifts = sorted({int(v) for v in shift_entry.values.values()})
            common.write(code, 1, "with shift select", start="\n")
            common.write(code, 2, "shifted_op_b <=")
            for sv in unique_shifts:
                common.write(
                    code,
                    3,
                    f'shift_right(op_b, {sv}) when b"{bin_str(sv, shift_entry.bits)}",',
                )
            common.write(code, 3, "(others => '-') when others;", end="\n\n")
            common.write(
                code,
                1,
                "tmp_res <= (op_a & '1') + (shifted_op_b & not is_add);",
            )

        n_in, n_out = self._register_split
        reg_before_shift_output = n_out >= 1
        if reg_before_shift_output:
            self._register_split = (n_in, n_out - 1)
            self._pe_control_cycle.setdefault(pe.entity_name, {}).setdefault(
                "shift_output", n_in + 1
            )
            common.signal_declaration(
                declarations,
                "tmp_res_shifted_comb",
                f"{self.type_name}({self.bits} downto 0)",
            )
            common.signal_declaration(
                declarations,
                "tmp_res_shifted",
                f"{self.type_name}({self.bits} downto 0)",
                default_value="(others => '0')",
            )
            common.write(
                code, 1, f"tmp_res_shifted_comb <= tmp_res({self.bits + 1} downto 1);"
            )
            common.synchronous_process_prologue(code)
            common.write(code, 3, "if en = '1' then")
            common.write(code, 4, "tmp_res_shifted <= tmp_res_shifted_comb;")
            common.write(code, 3, "end if;")
            common.synchronous_process_epilogue(code)
        else:
            common.signal_declaration(
                declarations,
                "tmp_res_shifted",
                f"{self.type_name}({self.bits} downto 0)",
            )
            common.write(
                code, 1, f"tmp_res_shifted <= tmp_res({self.bits + 1} downto 1);"
            )

        if shift_output_entry.is_static:
            so_val = int(shift_output_entry.get_static_value())
            common.write(
                code, 1, f"res_arith_0 <= shift_right(tmp_res_shifted, {so_val});"
            )
        else:
            unique_so = sorted({int(v) for v in shift_output_entry.values.values()})
            common.write(code, 1, "with shift_output select", start="\n")
            common.write(code, 2, "res_arith_0 <=")
            for sv in unique_so:
                common.write(
                    code,
                    3,
                    f'shift_right(tmp_res_shifted, {sv}) when b"{bin_str(sv, shift_output_entry.bits)}",',
                )
            common.write(code, 3, "(others => '-') when others;", end="\n\n")

        wls = [(self.int_bits + 1, self.frac_bits)]
        return wls, (declarations.getvalue(), code.getvalue())

    def print_ShiftAddSub_fixed_point_complex(
        self, pe: "ProcessingElement"
    ) -> tuple[str, str]:
        declarations, code = io.StringIO(), io.StringIO()
        for part in "re", "im":
            common.signal_declaration(
                declarations,
                f"op_a_{part}, op_b_{part}",
                f"{self.scalar_type_name}({self.bits} downto 0)",
            )
            common.signal_declaration(
                declarations,
                f"tmp_res_{part}",
                f"{self.scalar_type_name}({self.bits + 1} downto 0)",
            )
            common.signal_declaration(declarations, f"cin_{part}", "std_logic")

        common.signal_declaration(
            declarations,
            "res_arith_0_re, res_arith_0_im",
            f"{self.scalar_type_name}({self.bits} downto 0)",
        )
        # declare a select signal
        common.signal_declaration(declarations, "sel", "std_logic_vector(1 downto 0)")
        # assign the select signal
        common.write(code, 1, "sel <= mul_j & is_add;")
        # op_a_re and op_a_im
        common.write(
            code, 1, f"op_a_re <= resize(op_0.re, {self.bits + 1});", start="\n"
        )
        common.write(
            code, 1, f"op_a_im <= resize(op_0.im, {self.bits + 1});", end="\n\n"
        )
        # op_b_re
        common.write(code, 1, "with sel select")
        common.write(code, 2, "op_b_re <=")
        common.write(code, 2, f'not resize(op_1.re, {self.bits + 1}) when "00",')
        common.write(code, 2, f'resize(op_1.re, {self.bits + 1}) when "01",')
        common.write(code, 2, f'resize(op_1.im, {self.bits + 1}) when "10",')
        common.write(code, 2, f'not resize(op_1.im, {self.bits + 1}) when "11",')
        common.write(code, 2, "(others => '-') when others;", end="\n\n")
        # op_b_im
        common.write(code, 1, "with sel select")
        common.write(code, 2, "op_b_im <=")
        common.write(code, 2, f'not resize(op_1.im, {self.bits + 1}) when "00",')
        common.write(code, 2, f'resize(op_1.im, {self.bits + 1}) when "01",')
        common.write(code, 2, f'not resize(op_1.re, {self.bits + 1}) when "10",')
        common.write(code, 2, f'resize(op_1.re, {self.bits + 1}) when "11",')
        common.write(code, 2, "(others => '-') when others;", end="\n\n")
        # cin_re
        common.write(code, 1, "with sel select")
        common.write(code, 2, "cin_re <=")
        common.write(code, 2, "'1' when \"00\",")
        common.write(code, 2, "'0' when \"01\",")
        common.write(code, 2, "'0' when \"10\",")
        common.write(code, 2, "'1' when \"11\",")
        common.write(code, 2, "'-' when others;", end="\n\n")
        # cin_im
        common.write(code, 1, "with sel select")
        common.write(code, 2, "cin_im <=")
        common.write(code, 2, "'1' when \"00\",")
        common.write(code, 2, "'0' when \"01\",")
        common.write(code, 2, "'1' when \"10\",")
        common.write(code, 2, "'0' when \"11\",")
        common.write(code, 2, "'-' when others;", end="\n\n")

        shift_entry = pe.control_table["shift"]
        shift_output_entry = pe.control_table["shift_output"]

        if shift_entry.is_static:
            shift_val = int(shift_entry.get_static_value())
            for part in "re", "im":
                common.write(
                    code,
                    1,
                    f"tmp_res_{part} <= (op_a_{part} & '1') + (shift_right(op_b_{part}, {shift_val}) & cin_{part});",
                )
        else:
            unique_shifts = sorted({int(v) for v in shift_entry.values.values()})
            for part in "re", "im":
                common.signal_declaration(
                    declarations,
                    f"shifted_op_b_{part}",
                    f"{self.scalar_type_name}({self.bits} downto 0)",
                )
            for part in "re", "im":
                common.write(code, 1, "with shift select", start="\n")
                common.write(code, 2, f"shifted_op_b_{part} <=")
                for sv in unique_shifts:
                    common.write(
                        code,
                        3,
                        f'shift_right(op_b_{part}, {sv}) when b"{bin_str(sv, shift_entry.bits)}",',
                    )
                common.write(code, 3, "(others => '-') when others;", end="\n\n")
            for part in "re", "im":
                common.write(
                    code,
                    1,
                    f"tmp_res_{part} <= (op_a_{part} & '1') + (shifted_op_b_{part} & cin_{part});",
                )

        n_in, n_out = self._register_split
        reg_before_shift_output = n_out >= 1
        if reg_before_shift_output:
            self._register_split = (n_in, n_out - 1)
            self._pe_control_cycle.setdefault(pe.entity_name, {}).setdefault(
                "shift_output", n_in + 1
            )
            for part in "re", "im":
                common.signal_declaration(
                    declarations,
                    f"{part}_tmp_res_shifted_comb",
                    f"{self.scalar_type_name}({self.bits} downto 0)",
                )
                common.signal_declaration(
                    declarations,
                    f"{part}_tmp_res_shifted",
                    f"{self.scalar_type_name}({self.bits} downto 0)",
                    default_value="(others => '0')",
                )
            for part in "re", "im":
                common.write(
                    code,
                    1,
                    f"{part}_tmp_res_shifted_comb <= tmp_res_{part}({self.bits + 1} downto 1);",
                )
            common.synchronous_process_prologue(code)
            common.write(code, 3, "if en = '1' then")
            for part in "re", "im":
                common.write(
                    code, 4, f"{part}_tmp_res_shifted <= {part}_tmp_res_shifted_comb;"
                )
            common.write(code, 3, "end if;")
            common.synchronous_process_epilogue(code)
        else:
            for part in "re", "im":
                common.signal_declaration(
                    declarations,
                    f"{part}_tmp_res_shifted",
                    f"{self.scalar_type_name}({self.bits} downto 0)",
                )
            for part in "re", "im":
                common.write(
                    code,
                    1,
                    f"{part}_tmp_res_shifted <= tmp_res_{part}({self.bits + 1} downto 1);",
                )

        if shift_output_entry.is_static:
            so_val = int(shift_output_entry.get_static_value())
            for part in "re", "im":
                common.write(
                    code,
                    1,
                    f"res_arith_0_{part} <= shift_right({part}_tmp_res_shifted, {so_val});",
                )
        else:
            unique_so = sorted({int(v) for v in shift_output_entry.values.values()})
            for part in "re", "im":
                common.write(code, 1, "with shift_output select", start="\n")
                common.write(code, 2, f"res_arith_0_{part} <=")
                for sv in unique_so:
                    common.write(
                        code,
                        3,
                        f'shift_right({part}_tmp_res_shifted, {sv}) when b"{bin_str(sv, shift_output_entry.bits)}",',
                    )
                common.write(code, 3, "(others => '-') when others;", end="\n\n")

        wls = [(self.int_bits + 1, self.frac_bits)]
        return wls, (declarations.getvalue(), code.getvalue())

    def print_ConstantMultiplication_fixed_point_real(
        self, pe: "ProcessingElement"
    ) -> tuple[str, str]:
        value = pe.control_table["value"]
        extend_value = self._dt.is_signed and not value.is_signed
        coeff_bits = value.bits + (1 if extend_value else 0)
        res_bits = self.bits + coeff_bits
        declarations, code = io.StringIO(), io.StringIO()

        result_is_signed = self._dt.is_signed or value.is_signed
        res_type = (
            signed_type(res_bits)
            if result_is_signed
            else f"{self.type_name}({res_bits - 1} downto 0)"
        )

        common.signal_declaration(
            declarations,
            "res_arith_0",
            res_type,
        )

        if extend_value:
            common.write(code, 1, "res_arith_0 <= op_0 * signed('0' & value);")
        else:
            common.write(code, 1, "res_arith_0 <= op_0 * value;")

        wls = [
            (
                self.int_bits + value.wl[0] + (1 if extend_value else 0),
                self.frac_bits + value.wl[1],
            )
        ]
        return wls, (declarations.getvalue(), code.getvalue())

    def print_ConstantMultiplication_fixed_point_complex(
        self, pe: "ProcessingElement"
    ) -> tuple[str, str]:
        declarations, code = io.StringIO(), io.StringIO()

        is_real = any(
            p.operation.value.imag == 0 and p.operation.value.real != 0
            for p in pe.collection
        )
        is_imag = any(
            p.operation.value.real == 0 and p.operation.value.imag != 0
            for p in pe.collection
        )
        is_complex = any(
            p.operation.value.real != 0 and p.operation.value.imag != 0
            for p in pe.collection
        )

        control_table = pe.control_table
        if "value" in control_table:
            real_entry = control_table["value"]
            imag_entry = 0
        else:
            real_entry = pe.control_table["value_real"]
            imag_entry = pe.control_table["value_imag"]

        extend_real = self._dt.is_signed and not real_entry.is_signed
        extend_imag = (
            imag_entry != 0 and self._dt.is_signed and not imag_entry.is_signed
        )

        real_coeff_bits = real_entry.bits + (1 if extend_real else 0)
        imag_coeff_bits = (imag_entry.bits if imag_entry != 0 else 0) + (
            1 if extend_imag else 0
        )

        res_bits = self.bits + max(real_coeff_bits, imag_coeff_bits)

        result_is_signed = (
            self._dt.is_signed
            or real_entry.is_signed
            or (imag_entry != 0 and imag_entry.is_signed)
        )
        res_type = (
            signed_type(res_bits)
            if result_is_signed
            else f"{self.scalar_type_name}({res_bits - 1} downto 0)"
        )

        common.signal_declaration(declarations, "a, b", self.scalar_type_str)

        if pe._latency > 2 and not is_complex and is_real and is_imag:
            # Handle a special case where pipelining is done in the middle
            common.write(code, 1, f"a <= p_0_in_reg_{pe._latency - 3}.re;")
            common.write(code, 1, f"b <= p_0_in_reg_{pe._latency - 3}.im;")
        else:
            common.write(code, 1, "a <= op_0.re;")
            common.write(code, 1, "b <= op_0.im;")

        def mul_statement(
            res: str, op: str, value: str, extend: bool, value_entry
        ) -> None:
            if extend:
                # Check if value is a single bit std_logic
                if isinstance(value_entry, int) or (
                    hasattr(value_entry, "bits") and value_entry.bits == 1
                ):
                    common.write(
                        code, 1, f"{res} <= {op} * signed(unsigned'('0', {value}));"
                    )
                else:
                    common.write(code, 1, f"{res} <= {op} * signed('0' & {value});")
            else:
                common.write(code, 1, f"{res} <= {op} * {value};")

        # Multiplication logic
        if is_complex:
            common.signal_declaration(declarations, "ac, bc, ad, bd", res_type)
            common.signal_declaration(
                declarations, "res_arith_0_re, res_arith_0_im", res_type
            )

            mul_statement("ac", "a", "value_real", extend_real, real_entry)
            mul_statement("bc", "b", "value_real", extend_real, real_entry)
            mul_statement("ad", "a", "value_imag", extend_imag, imag_entry)
            mul_statement("bd", "b", "value_imag", extend_imag, imag_entry)

            common.write(code, 1, "res_arith_0_re <= ac - bd;")
            common.write(code, 1, "res_arith_0_im <= ad + bc;")

        else:
            common.signal_declaration(
                declarations, "res_arith_0_re, res_arith_0_im", res_type
            )

            if is_real and not is_imag:
                mul_statement("res_arith_0_re", "a", "value", extend_real, real_entry)
                mul_statement("res_arith_0_im", "b", "value", extend_real, real_entry)

            elif is_imag and not is_real:
                # (a + jb) * (j*c) = -bc + j*ac
                common.signal_declaration(declarations, "tmp_re, tmp_im", res_type)
                mul_statement("tmp_re", "b", "value_imag", extend_imag, imag_entry)
                mul_statement("tmp_im", "a", "value_imag", extend_imag, imag_entry)
                common.write(code, 1, "res_arith_0_re <= -tmp_re;")
                common.write(code, 1, "res_arith_0_im <= tmp_im;")

            elif is_real and is_imag:
                value_real_str = (
                    "signed(value_real)" if not real_entry.is_signed else "value_real"
                )
                value_imag_str = (
                    "signed(value_imag)" if not imag_entry.is_signed else "value_imag"
                )

                max_coeff_bits = max(real_coeff_bits, imag_coeff_bits)
                mul_res_type = signed_type(self.bits + max_coeff_bits)

                # op_a signals should be sized to data width, op_b to coefficient width
                common.signal_declaration(
                    declarations,
                    "op_a_re, op_a_re_reg, op_a_im, op_a_im_reg",
                    self.scalar_type_str,
                )
                common.signal_declaration(
                    declarations,
                    "op_b_re, op_b_re_reg, op_b_im, op_b_im_reg",
                    signed_type(max_coeff_bits),
                )
                common.signal_declaration(declarations, "res_re, res_im", mul_res_type)
                common.signal_declaration(declarations, "is_real", "std_logic")
                common.write(code, 1, "is_real <= '1' when value_imag = 0 else '0';")

                common.write(
                    code,
                    1,
                    "op_a_re <= resize(a, op_a_re'length) when is_real = '1' else resize(-b, op_a_re'length);",
                )
                common.write(
                    code,
                    1,
                    f"op_b_re <= resize({value_real_str}, op_b_re'length) when is_real = '1' else resize({value_imag_str}, op_b_re'length);",
                )
                common.write(
                    code,
                    1,
                    "op_a_im <= resize(b, op_a_im'length) when is_real = '1' else resize(a, op_a_im'length);",
                )
                common.write(
                    code,
                    1,
                    f"op_b_im <= resize({value_real_str}, op_b_im'length) when is_real = '1' else resize({value_imag_str}, op_b_im'length);",
                )

                if pe._latency > 2:
                    common.write(code, 1, "res_re <= op_a_re_reg * op_b_re_reg;")
                    common.write(code, 1, "res_im <= op_a_im_reg * op_b_im_reg;")
                else:
                    common.write(code, 1, "res_re <= op_a_re * op_b_re;")
                    common.write(code, 1, "res_im <= op_a_im * op_b_im;")

                common.write(code, 1, "res_arith_0_re <= res_re;")
                common.write(code, 1, "res_arith_0_im <= res_im;")

                if pe._latency > 2:
                    common.synchronous_process_prologue(code)
                    common.write(code, 3, "op_a_re_reg <= op_a_re;")
                    common.write(code, 3, "op_b_re_reg <= op_b_re;")
                    common.write(code, 3, "op_a_im_reg <= op_a_im;")
                    common.write(code, 3, "op_b_im_reg <= op_b_im;")
                    common.synchronous_process_epilogue(code)

        max_coeff_wl = max(real_entry.wl[0], imag_entry.wl[0] if imag_entry != 0 else 0)
        max_frac_wl = max(real_entry.wl[1], imag_entry.wl[1] if imag_entry != 0 else 0)

        wls = [
            (
                self.int_bits + max_coeff_wl + (1 if extend_real or extend_imag else 0),
                self.frac_bits + max_frac_wl,
            )
        ]

        return wls, (declarations.getvalue(), code.getvalue())

    def print_MADS_fixed_point_real(self, pe: "ProcessingElement") -> tuple[WLS, CODE]:
        declarations, code = io.StringIO(), io.StringIO()

        mul_res_bits = 2 * self.bits
        common.signal_declaration(
            declarations,
            "mul_res",
            f"{self.type_name}({mul_res_bits - 1} downto 0)",
        )
        common.signal_declaration(declarations, "mul_res_quant", self.type_str)
        common.signal_declaration(
            declarations, "op_b", f"{self.type_name}({mul_res_bits} downto 0)"
        )
        common.signal_declaration(
            declarations, "tmp_res", f"{self.type_name}({mul_res_bits + 1} downto 0)"
        )
        common.signal_declaration(
            declarations, "add_res", f"{self.type_name}({mul_res_bits} downto 0)"
        )
        common.signal_declaration(declarations, "res_arith_0", self.type_str)

        common.write(code, 1, "mul_res <= op_1 * op_2;")
        common.write(
            code,
            1,
            f"mul_res_quant <= resize(mul_res, {self.bits});",
        )
        common.write(
            code,
            1,
            f"op_b <= resize(mul_res, {mul_res_bits + 1}) when is_add = '1' else not resize(mul_res, {mul_res_bits + 1});",
        )
        common.write(code, 1, "tmp_res <= (op_0 & '1') + (op_b & not is_add);")
        common.write(code, 1, f"add_res <= tmp_res({mul_res_bits + 1} downto 1);")
        common.write(
            code,
            1,
            "res_arith_0 <= resize(add_res, res_arith_0'length) when do_addsub = '1' else mul_res_quant;",
        )

        wls = [self._dt.wl]
        return wls, (declarations.getvalue(), code.getvalue())

    def print_SymmetricTwoportAdaptor_fixed_point_real(
        self, pe: "ProcessingElement"
    ) -> tuple[str, str]:
        declarations, code = io.StringIO(), io.StringIO()

        value_entry = pe.control_table["value"]
        value_int_bits = value_entry.wl[0]
        value_frac_bits = value_entry.wl[1]
        value_bits = value_int_bits + value_frac_bits

        u0_type = f"{self.type_name}({self.bits} downto 0)"
        mul_res_type = f"{self.type_name}({self.bits + value_bits - 1} downto 0)"

        n_in, n_out = self._register_split
        pipeline_after_mul = n_in >= 2
        pipeline_after_add = n_in >= 3
        pipeline_after_sub = n_in >= 4
        n_consumed = (
            int(pipeline_after_mul) + int(pipeline_after_add) + int(pipeline_after_sub)
        )
        if n_consumed:
            self._register_split = (n_in - n_consumed, n_out)

        if pipeline_after_sub:
            self._pe_control_cycle.setdefault(pe.entity_name, {}).setdefault("value", 2)

        add_res_type = f"{self.type_name}({self.bits + value_bits} downto 0)"

        # Declare combinatorial intermediate signals
        common.signal_declaration(declarations, "u0", u0_type)
        common.signal_declaration(declarations, "mul_res", mul_res_type)
        if pipeline_after_add:
            common.signal_declaration(declarations, "res_arith_0_comb", add_res_type)
            common.signal_declaration(declarations, "res_arith_1_comb", add_res_type)
            common.signal_declaration(
                declarations,
                "res_arith_0",
                add_res_type,
                default_value=self._dt.init_val,
            )
            common.signal_declaration(
                declarations,
                "res_arith_1",
                add_res_type,
                default_value=self._dt.init_val,
            )
        else:
            common.signal_declaration(declarations, "res_arith_0", add_res_type)
            common.signal_declaration(declarations, "res_arith_1", add_res_type)

        # Declare pipeline-register signals
        if pipeline_after_sub:
            common.signal_declaration(
                declarations, "u0_p", u0_type, default_value=self._dt.init_val
            )
            common.signal_declaration(
                declarations,
                "op_0_p",
                self._dt.type_str,
                default_value=self._dt.init_val,
            )
            common.signal_declaration(
                declarations,
                "op_1_p",
                self._dt.type_str,
                default_value=self._dt.init_val,
            )
        if pipeline_after_mul:
            common.signal_declaration(
                declarations, "mul_res_p", mul_res_type, default_value=self._dt.init_val
            )
            if pipeline_after_sub:
                common.signal_declaration(
                    declarations,
                    "op_0_pp",
                    self._dt.type_str,
                    default_value=self._dt.init_val,
                )
                common.signal_declaration(
                    declarations,
                    "op_1_pp",
                    self._dt.type_str,
                    default_value=self._dt.init_val,
                )
            else:
                common.signal_declaration(
                    declarations,
                    "op_0_p",
                    self._dt.type_str,
                    default_value=self._dt.init_val,
                )
                common.signal_declaration(
                    declarations,
                    "op_1_p",
                    self._dt.type_str,
                    default_value=self._dt.init_val,
                )

        # Stage 1: u0 = op_1 - op_0 (combinatorial)
        common.write(
            code,
            1,
            f"u0 <= resize(op_1, {self._dt.bits + 1}) - resize(op_0, {self._dt.bits + 1});",
        )

        if pipeline_after_sub:
            common.synchronous_process_prologue(code)
            common.write(code, 3, "if en = '1' then")
            common.write(code, 4, "u0_p <= u0;")
            common.write(code, 4, "op_0_p <= op_0;")
            common.write(code, 4, "op_1_p <= op_1;")
            common.write(code, 3, "end if;")
            common.synchronous_process_epilogue(code)
            u0_mul_src = "u0_p"
        else:
            u0_mul_src = "u0"

        # Stage 2: multiply (combinatorial)
        common.write(
            code, 1, f"mul_res <= resize({u0_mul_src} * value, mul_res'length);"
        )

        if pipeline_after_mul:
            op_in0 = "op_0_p" if pipeline_after_sub else "op_0"
            op_in1 = "op_1_p" if pipeline_after_sub else "op_1"
            op_out0 = "op_0_pp" if pipeline_after_sub else "op_0_p"
            op_out1 = "op_1_pp" if pipeline_after_sub else "op_1_p"
            common.synchronous_process_prologue(code)
            common.write(code, 3, "if en = '1' then")
            common.write(code, 4, "mul_res_p <= mul_res;")
            common.write(code, 4, f"{op_out0} <= {op_in0};")
            common.write(code, 4, f"{op_out1} <= {op_in1};")
            common.write(code, 3, "end if;")
            common.synchronous_process_epilogue(code)
            mul_src = "mul_res_p"
            op0_src, op1_src = op_out0, op_out1
        else:
            mul_src = "mul_res"
            op0_src = "op_0_p" if pipeline_after_sub else "op_0"
            op1_src = "op_1_p" if pipeline_after_sub else "op_1"

        # Stage 3: add (combinatorial)
        zero = "0"
        add_out1 = "res_arith_1_comb" if pipeline_after_add else "res_arith_1"
        add_out0 = "res_arith_0_comb" if pipeline_after_add else "res_arith_0"
        common.write(
            code,
            1,
            f"{add_out1} <= (resize({op0_src}, {op0_src}'length + {value_int_bits + 1}) & \"{zero * value_frac_bits}\") + resize({mul_src}, res_arith_0'length);",
        )
        common.write(
            code,
            1,
            f"{add_out0} <= (resize({op1_src}, {op1_src}'length + {value_int_bits + 1}) & \"{zero * value_frac_bits}\") + resize({mul_src}, res_arith_1'length);",
        )

        if pipeline_after_add:
            common.synchronous_process_prologue(code)
            common.write(code, 3, "if en = '1' then")
            common.write(code, 4, "res_arith_0 <= res_arith_0_comb;")
            common.write(code, 4, "res_arith_1 <= res_arith_1_comb;")
            common.write(code, 3, "end if;")
            common.synchronous_process_epilogue(code)

        wls = [
            (self._dt.wl[0] + 2, self._dt.wl[1] + value_frac_bits),
            (self._dt.wl[0] + 2, self._dt.wl[1] + value_frac_bits),
        ]
        return wls, (declarations.getvalue(), code.getvalue())

    def print_Reciprocal_fixed_point_real(
        self, pe: "ProcessingElement"
    ) -> tuple[WLS, CODE]:
        declarations, code = io.StringIO(), io.StringIO()
        tmp_res_bits = self.int_bits + 2 * self.frac_bits
        res_bits = self.int_bits + 2 * self.frac_bits

        common.signal_declaration(declarations, "unity", signed_type(tmp_res_bits))
        common.signal_declaration(declarations, "a", self.type_str)
        common.signal_declaration(declarations, "tmp_res", signed_type(tmp_res_bits))
        common.signal_declaration(declarations, "res_arith_0", signed_type(res_bits))

        common.write(code, 1, "a <= op_0;")
        common.write(
            code,
            1,
            f"unity <= to_signed({2 ** (2 * self.frac_bits)}, {tmp_res_bits});",
        )
        common.write(code, 1, "tmp_res <= unity / a when a /= 0 else (others => '0');")
        common.write(
            code,
            1,
            f"res_arith_0 <= shift_left(resize(tmp_res, {res_bits}), {self.frac_bits});",
        )

        wls = [(self.int_bits, 2 * self.frac_bits)]
        return wls, (declarations.getvalue(), code.getvalue())

    # ------------------------------------------------------------------
    # Floating-point operations
    # ------------------------------------------------------------------
    def print_Input_floating_point_real(
        self, pe: "ProcessingElement"
    ) -> tuple[WLS, CODE]:
        declarations, code = io.StringIO(), io.StringIO()
        common.signal_declaration(declarations, "res_arith_0", self._dt.type_str)
        if self._vhdl_2008:
            common.write(
                code,
                1,
                "res_arith_0 <= to_float(p_0_in, res_arith_0'high, -res_arith_0'low);",
            )
        else:
            common.write(code, 1, "res_arith_0 <= p_0_in;")
        return [self._dt.wl], (declarations.getvalue(), code.getvalue())

    def print_Output_floating_point_real(
        self, pe: "ProcessingElement"
    ) -> tuple[WLS, CODE]:
        declarations, code = io.StringIO(), io.StringIO()
        common.signal_declaration(declarations, "res_arith_0", self._dt.type_str)
        common.write(code, 1, "res_arith_0 <= op_0;")
        if self._vhdl_2008:
            common.write(code, 1, "p_0_out <= to_slv(res_overflow_0);")
        else:
            common.write(code, 1, "p_0_out <= res_overflow_0;")
        return [self._dt.wl], (declarations.getvalue(), code.getvalue())

    def print_Constant_floating_point_real(
        self, pe: "ProcessingElement"
    ) -> tuple[WLS, CODE]:
        declarations, code = io.StringIO(), io.StringIO()
        common.signal_declaration(declarations, "res_arith_0", self._dt.type_str)

        def fp_literal(value: float | int) -> str:
            fp_val = apy.fp(
                float(value), exp_bits=self.exp_bits, man_bits=self.man_bits
            )
            bit_pat = fp_val.to_bits()
            slv_val = f'b"{bin_str(bit_pat, self.bits)}"'
            if self._vhdl_2008:
                return f"to_float({slv_val}, res_arith_0'high, -res_arith_0'low)"
            return slv_val

        values_by_time = {
            proc.start_time: proc.operation.value.real
            if isinstance(proc.operation.value, complex)
            else proc.operation.value
            for proc in pe.processes
        }
        sorted_values = sorted(values_by_time.items())

        if len(set(values_by_time.values())) == 1:
            common.write(code, 1, f"res_arith_0 <= {fp_literal(sorted_values[0][1])};")
        else:
            common.write(code, 1, "with schedule_cnt select")
            common.write(code, 2, "res_arith_0 <=")
            for time, value in sorted_values:
                common.write(
                    code,
                    3,
                    f'{fp_literal(value)} when "{time_bin_str(time, pe.schedule_time)}",',
                )
            common.write(
                code,
                3,
                f"{fp_literal(sorted_values[0][1])} when others;",
                end="\n\n",
            )

        return [self._dt.wl], (declarations.getvalue(), code.getvalue())

    def print_Addition_floating_point_real(
        self, pe: "ProcessingElement"
    ) -> tuple[WLS, CODE]:
        if self._fp_backend != "amd":
            return self.print_default()
        return self._amd_fp_backend("u_fp_add")

    def print_AddSub_floating_point_real(
        self, pe: "ProcessingElement"
    ) -> tuple[WLS, CODE]:
        if self._fp_backend != "amd":
            return self.print_default()
        return self._amd_fp_backend(
            "u_fp_addsub",
            component_name="fp_addsub",
            operation_signal='"0000000" & not is_add',
        )

    def print_Multiplication_floating_point_real(
        self, pe: "ProcessingElement"
    ) -> tuple[WLS, CODE]:
        if self._fp_backend != "amd":
            return self.print_default()
        return self._amd_fp_backend("u_fp_mul", component_name="fp_mul")

    def print_Reciprocal_floating_point_real(
        self, pe: "ProcessingElement"
    ) -> tuple[WLS, CODE]:
        if self._fp_backend != "amd":
            return self.print_default()
        return self._amd_fp_backend(
            "u_fp_rec", component_name="fp_rec", two_inputs=False
        )

    def print_ReciprocalSquareRoot_floating_point_real(
        self, pe: "ProcessingElement"
    ) -> tuple[WLS, CODE]:
        if self._fp_backend != "amd":
            return self.print_default()
        # Real-valued operation using AMD Floating-point IP
        return self._amd_fp_backend(
            "u_fp_recsqrt", component_name="fp_recsqrt", two_inputs=False
        )

    def print_ReciprocalSquareRoot_floating_point_complex(
        self, pe: "ProcessingElement"
    ) -> tuple[WLS, CODE]:
        if self._fp_backend != "amd":
            return self.print_default()
        if not pe._process_collection.collection[0].real_valued:
            return self.print_default()
        # Real-valued operation using AMD Floating-point IP
        return self._amd_fp_backend(
            "u_fp_recsqrt", component_name="fp_recsqrt", two_inputs=False
        )

    def print_Negation_floating_point_real(
        self, pe: "ProcessingElement"
    ) -> tuple[WLS, CODE]:
        declarations, code = io.StringIO(), io.StringIO()
        common.signal_declaration(declarations, "res_arith_0", self._slv_type_str)
        common.write(
            code,
            1,
            f"res_arith_0 <= (not op_0({self.bits - 1})) & op_0({self.bits - 2} downto 0);",
        )
        return [self._dt.wl], (declarations.getvalue(), code.getvalue())

    def print_SquareRoot_floating_point_real(
        self, pe: "ProcessingElement"
    ) -> tuple[WLS, CODE]:
        if self._fp_backend != "amd":
            return self.print_default()
        return self._amd_fp_backend(
            "u_fp_sqrt", component_name="fp_sqrt", two_inputs=False
        )

    def print_Absolute_floating_point_real(
        self, pe: "ProcessingElement"
    ) -> tuple[WLS, CODE]:
        declarations, code = io.StringIO(), io.StringIO()
        common.signal_declaration(declarations, "res_arith_0", self._slv_type_str)
        common.write(
            code,
            1,
            f"res_arith_0 <= '0' & op_0({self.bits - 2} downto 0);",
        )
        return [self._dt.wl], (declarations.getvalue(), code.getvalue())

    def print_Sign_floating_point_real(
        self, pe: "ProcessingElement"
    ) -> tuple[WLS, CODE]:
        declarations, code = io.StringIO(), io.StringIO()
        common.signal_declaration(declarations, "res_arith_0", self._slv_type_str)
        common.write(
            code,
            1,
            f"res_arith_0 <= op_0({self.bits - 1}) & '0' & ({self.exp_bits - 2} downto 0 => '1') & ({self.man_bits - 1} downto 0 => '0');",
        )
        return [self._dt.wl], (declarations.getvalue(), code.getvalue())

    def print_MADS_floating_point_real(
        self, pe: "ProcessingElement"
    ) -> tuple[WLS, CODE]:
        if self._fp_backend != "amd":
            return self.print_default()
        # check when inputs arrive and use the appropriate topology
        op = pe.processes[0].operation
        in_offsets = op.input_latency_offsets
        delta = in_offsets[0] - min(in_offsets[1], in_offsets[2])
        if delta > 0:
            return self._amd_fp_mads_chained_backend()
        elif delta == 0:
            return self._amd_fp_mads_fma()
        else:
            raise NotImplementedError(
                "MADS where a arrives before b and c is not supported with AMD FP backend."
            )

    def _amd_fp_backend(
        self,
        label: str,
        *,
        component_name: str = "floating_point_0",
        two_inputs: bool = True,
        operation_signal: str | None = None,
    ) -> "tuple[WLS, CODE]":
        declarations, code = io.StringIO(), io.StringIO()
        # Component declaration
        common.write(declarations, 1, f"component {component_name}")
        common.write(declarations, 2, "port (")
        common.write(declarations, 3, "aclk : in std_logic;")
        common.write(declarations, 3, f"s_axis_a_tdata : in {self._slv_type_str};")
        common.write(declarations, 3, "s_axis_a_tvalid : in std_logic;")
        if two_inputs:
            common.write(declarations, 3, f"s_axis_b_tdata : in {self._slv_type_str};")
            common.write(declarations, 3, "s_axis_b_tvalid : in std_logic;")
        if operation_signal is not None:
            common.write(
                declarations,
                3,
                "s_axis_operation_tdata : in std_logic_vector(7 downto 0);",
            )
            common.write(declarations, 3, "s_axis_operation_tvalid : in std_logic;")
        common.write(
            declarations, 3, f"m_axis_result_tdata : out {self._slv_type_str};"
        )
        common.write(declarations, 3, "m_axis_result_tvalid : out std_logic")
        common.write(declarations, 2, ");")
        common.write(declarations, 1, f"end component {component_name};")
        common.signal_declaration(declarations, "res_arith_0", self._slv_type_str)
        common.signal_declaration(declarations, "fp_result_tvalid", "std_logic")
        if operation_signal is not None:
            common.signal_declaration(
                declarations, "fp_operation", "std_logic_vector(7 downto 0)"
            )

        def slv(sig: str) -> str:
            return f"to_slv({sig})" if self._vhdl_2008 else sig

        # Component instantiation
        if operation_signal is not None:
            common.write(code, 1, f"fp_operation <= {operation_signal};")
        common.write(code, 1, f"{label} : {component_name}")
        common.write(code, 2, "port map (")
        common.write(code, 3, "aclk => clk,")
        common.write(code, 3, f"s_axis_a_tdata => {slv('op_0')},")
        common.write(code, 3, "s_axis_a_tvalid => en,")
        if two_inputs:
            common.write(code, 3, f"s_axis_b_tdata => {slv('op_1')},")
            common.write(code, 3, "s_axis_b_tvalid => en,")
        if operation_signal is not None:
            common.write(code, 3, "s_axis_operation_tdata => fp_operation,")
            common.write(code, 3, "s_axis_operation_tvalid => en,")
        common.write(code, 3, "m_axis_result_tdata => res_arith_0,")
        common.write(code, 3, "m_axis_result_tvalid => fp_result_tvalid")
        common.write(code, 2, ");")

        return [self._dt.wl], (declarations.getvalue(), code.getvalue())

    def _amd_fp_mads_fma(self) -> "tuple[WLS, CODE]":
        declarations, code = io.StringIO(), io.StringIO()
        # For MADS with FMA, we should place one pipeline stage at the inputs of the FMA
        # Due to some combinatorial logic for swapping inputs
        n_in, n_out = self._register_split
        self._register_split = (n_in - 1, n_out) if n_in > 0 else (0, n_out)

        def slv(sig: str) -> str:
            return f"to_slv({sig})" if self._vhdl_2008 else sig

        # Component declaration
        common.write(declarations, 1, "component fp_fma")
        common.write(declarations, 2, "port (")
        common.write(declarations, 3, "aclk : in std_logic;")
        common.write(declarations, 3, f"s_axis_a_tdata : in {self._slv_type_str};")
        common.write(declarations, 3, "s_axis_a_tvalid : in std_logic;")
        common.write(declarations, 3, f"s_axis_b_tdata : in {self._slv_type_str};")
        common.write(declarations, 3, "s_axis_b_tvalid : in std_logic;")
        common.write(declarations, 3, f"s_axis_c_tdata : in {self._slv_type_str};")
        common.write(declarations, 3, "s_axis_c_tvalid : in std_logic;")
        common.write(
            declarations, 3, "s_axis_operation_tdata : in std_logic_vector(7 downto 0);"
        )
        common.write(declarations, 3, "s_axis_operation_tvalid : in std_logic;")
        common.write(
            declarations, 3, f"m_axis_result_tdata : out {self._slv_type_str};"
        )
        common.write(declarations, 3, "m_axis_result_tvalid : out std_logic")
        common.write(declarations, 2, ");")
        common.write(declarations, 1, "end component fp_fma;")

        common.signal_declaration(declarations, "res_arith_0", self._slv_type_str)
        common.signal_declaration(declarations, "fp_result_tvalid", "std_logic")
        common.signal_declaration(declarations, "fp_fma_c_comb", self._slv_type_str)
        common.signal_declaration(declarations, "fp_fma_a_comb", self._slv_type_str)
        common.signal_declaration(declarations, "fp_fma_b_comb", self._slv_type_str)
        common.signal_declaration(
            declarations, "fp_fma_operation_comb", "std_logic_vector(7 downto 0)"
        )

        bits = self._dt.bits

        # FMA
        common.write(
            code,
            1,
            f"fp_fma_c_comb <= (others => '0') when do_addsub = '0' else {slv('op_0')};",
        )
        common.write(
            code,
            1,
            f"fp_fma_a_comb <= (op_1({bits - 1}) xor (not is_add)) & op_1({bits - 2} downto 0);",
        )
        common.write(code, 1, f"fp_fma_b_comb <= {slv('op_2')};")
        common.write(code, 1, 'fp_fma_operation <= "00000000";')

        # Shift chain output declarations
        common.signal_declaration(declarations, "fp_fma_c_in", self._slv_type_str)
        common.signal_declaration(declarations, "fp_fma_a_in", self._slv_type_str)
        common.signal_declaration(declarations, "fp_fma_b_in", self._slv_type_str)
        common.signal_declaration(
            declarations, "fp_fma_operation", "std_logic_vector(7 downto 0)"
        )

        # Build registers / Shift chain
        if n_in == 0:
            common.write(code, 1, "fp_fma_c_in <= fp_fma_c_comb;")
            common.write(code, 1, "fp_fma_a_in <= fp_fma_a_comb;")
            common.write(code, 1, "fp_fma_b_in <= fp_fma_b_comb;")
        else:
            common.signal_declaration(declarations, "fp_fma_c_reg", self._slv_type_str)
            common.signal_declaration(declarations, "fp_fma_a_reg", self._slv_type_str)
            common.signal_declaration(declarations, "fp_fma_b_reg", self._slv_type_str)

            common.synchronous_process_prologue(code)
            common.write(code, 3, "if en = '1' then")
            common.write(code, 4, "fp_fma_c_reg <= fp_fma_c_comb;")
            common.write(code, 4, "fp_fma_a_reg <= fp_fma_a_comb;")
            common.write(code, 4, "fp_fma_b_reg <= fp_fma_b_comb;")
            common.write(code, 3, "end if;")
            common.synchronous_process_epilogue(code)

            common.write(code, 1, "fp_fma_c_in <= fp_fma_c_reg;")
            common.write(code, 1, "fp_fma_a_in <= fp_fma_a_reg;")
            common.write(code, 1, "fp_fma_b_in <= fp_fma_b_reg;")

        common.write(code, 1, "u_fp_fma : fp_fma")
        common.write(code, 2, "port map (")
        common.write(code, 3, "aclk => clk,")
        common.write(code, 3, "s_axis_a_tdata => fp_fma_a_in,")
        common.write(code, 3, "s_axis_a_tvalid => en,")
        common.write(code, 3, "s_axis_b_tdata => fp_fma_b_in,")
        common.write(code, 3, "s_axis_b_tvalid => en,")
        common.write(code, 3, "s_axis_c_tdata => fp_fma_c_in,")
        common.write(code, 3, "s_axis_c_tvalid => en,")
        common.write(code, 3, "s_axis_operation_tdata => fp_fma_operation,")
        common.write(code, 3, "s_axis_operation_tvalid => en,")
        common.write(code, 3, "m_axis_result_tdata => res_arith_0,")
        common.write(code, 3, "m_axis_result_tvalid => fp_result_tvalid")
        common.write(code, 2, ");")

        return [self._dt.wl], (declarations.getvalue(), code.getvalue())

    def _amd_fp_mads_chained_backend(self) -> "tuple[WLS, CODE]":
        """
        Chained fp_mul + fp_addsub for MADS.

        Used when in0 (a) has a positive latency offset.
        """
        declarations, code = io.StringIO(), io.StringIO()

        def slv(sig: str) -> str:
            return f"to_slv({sig})" if self._vhdl_2008 else sig

        # --- fp_mul component ---
        common.write(declarations, 1, "component fp_mul")
        common.write(declarations, 2, "port (")
        common.write(declarations, 3, "aclk : in std_logic;")
        common.write(declarations, 3, f"s_axis_a_tdata : in {self._slv_type_str};")
        common.write(declarations, 3, "s_axis_a_tvalid : in std_logic;")
        common.write(declarations, 3, f"s_axis_b_tdata : in {self._slv_type_str};")
        common.write(declarations, 3, "s_axis_b_tvalid : in std_logic;")
        common.write(
            declarations, 3, f"m_axis_result_tdata : out {self._slv_type_str};"
        )
        common.write(declarations, 3, "m_axis_result_tvalid : out std_logic")
        common.write(declarations, 2, ");")
        common.write(declarations, 1, "end component fp_mul;")

        # --- fp_addsub component ---
        common.write(declarations, 1, "component fp_addsub")
        common.write(declarations, 2, "port (")
        common.write(declarations, 3, "aclk : in std_logic;")
        common.write(declarations, 3, f"s_axis_a_tdata : in {self._slv_type_str};")
        common.write(declarations, 3, "s_axis_a_tvalid : in std_logic;")
        common.write(declarations, 3, f"s_axis_b_tdata : in {self._slv_type_str};")
        common.write(declarations, 3, "s_axis_b_tvalid : in std_logic;")
        common.write(
            declarations,
            3,
            "s_axis_operation_tdata : in std_logic_vector(7 downto 0);",
        )
        common.write(declarations, 3, "s_axis_operation_tvalid : in std_logic;")
        common.write(
            declarations, 3, f"m_axis_result_tdata : out {self._slv_type_str};"
        )
        common.write(declarations, 3, "m_axis_result_tvalid : out std_logic")
        common.write(declarations, 2, ");")
        common.write(declarations, 1, "end component fp_addsub;")

        # Signal declarations
        common.signal_declaration(declarations, "mul_result", self._slv_type_str)
        common.signal_declaration(declarations, "mul_result_tvalid_unused", "std_logic")
        common.signal_declaration(declarations, "res_arith_0", self._slv_type_str)
        common.signal_declaration(declarations, "fp_result_tvalid", "std_logic")
        common.signal_declaration(declarations, "addsub_a", self._slv_type_str)
        common.signal_declaration(
            declarations, "addsub_op", "std_logic_vector(7 downto 0)"
        )

        # Pipeline signals
        common.signal_declaration(declarations, "mul_result_in", self._slv_type_str)

        # Multiplier
        common.write(code, 1, "u_fp_mul : fp_mul")
        common.write(code, 2, "port map (")
        common.write(code, 3, "aclk => clk,")
        common.write(code, 3, f"s_axis_a_tdata => {slv('op_1')},")
        common.write(code, 3, "s_axis_a_tvalid => en,")
        common.write(code, 3, f"s_axis_b_tdata => {slv('op_2')},")
        common.write(code, 3, "s_axis_b_tvalid => en,")
        common.write(code, 3, "m_axis_result_tdata => mul_result,")
        common.write(code, 3, "m_axis_result_tvalid => mul_result_tvalid_unused")
        common.write(code, 2, ");")

        # Addsub
        common.write(
            code,
            1,
            f"addsub_a <= (others => '0') when do_addsub = '0' else {slv('op_0')};",
        )
        common.write(code, 1, 'addsub_op <= "0000000" & (not is_add and do_addsub);')

        # Unconditional pipeline stage for mul_result
        common.signal_declaration(declarations, "mul_result_reg", self._slv_type_str)

        common.synchronous_process_prologue(code)
        common.write(code, 3, "if en = '1' then")
        common.write(code, 4, "mul_result_reg <= mul_result;")
        common.write(code, 3, "end if;")
        common.synchronous_process_epilogue(code)

        common.write(code, 1, "mul_result_in <= mul_result_reg;")

        # Addsub
        common.write(code, 1, "u_fp_addsub : fp_addsub")
        common.write(code, 2, "port map (")
        common.write(code, 3, "aclk => clk,")
        common.write(code, 3, "s_axis_a_tdata => addsub_a,")
        common.write(code, 3, "s_axis_a_tvalid => en,")
        common.write(code, 3, "s_axis_b_tdata => mul_result_in,")
        common.write(code, 3, "s_axis_b_tvalid => en,")
        common.write(code, 3, "s_axis_operation_tdata => addsub_op,")
        common.write(code, 3, "s_axis_operation_tvalid => en,")
        common.write(code, 3, "m_axis_result_tdata => res_arith_0,")
        common.write(code, 3, "m_axis_result_tvalid => fp_result_tvalid")
        common.write(code, 2, ");")

        return [self._dt.wl], (declarations.getvalue(), code.getvalue())

    # ------------------------------------------------------------------
    # Casting (quantization and overflow handling)
    # ------------------------------------------------------------------

    def print_cast(
        self, wl: tuple[int, int], port_number: int, pe: "ProcessingElement"
    ) -> CODE:
        """Generate quantization and overflow code for a single output signal."""
        wl_out, quant_code = self._print_quantization_signal(wl, port_number, pe)
        overflow_code = self._print_overflow_signal(wl_out, port_number, pe)
        return tuple(q + o for q, o in zip(quant_code, overflow_code, strict=True))

    def _print_quantization_signal(
        self, wl: tuple[int, int], port_number: int, pe: "ProcessingElement"
    ) -> tuple[tuple[int, int], CODE]:
        """Handle quantization for a single output signal."""
        declarations, code = io.StringIO(), io.StringIO()

        # Check if this is an Output operation to use output_wl
        is_output = pe is not None and any(
            isinstance(p.operation, Output) for p in pe.collection
        )
        target_wl = self._dt.output_wl if is_output else self._dt.wl
        parts = ("_re", "_im") if self.is_complex else ("",)

        bits_in = (
            wl[0]
            + wl[1]
            + (1 if self._dt.num_repr == NumRepresentation.FLOATING_POINT else 0)
        )
        frac_diff = wl[1] - target_wl[1]
        new_high = bits_in - 1
        new_low = frac_diff
        # Declare output signals
        if self.is_complex:
            common.signal_declaration(
                declarations,
                f"res_quant_{port_number}_re, res_quant_{port_number}_im",
                f"{self.scalar_type_name}({new_high - new_low} downto 0)",
            )
        else:
            common.signal_declaration(
                declarations,
                f"res_quant_{port_number}",
                f"{self.type_name}({new_high - new_low} downto 0)",
            )

        # Mode-specific assignments
        if frac_diff > 0:
            if self._dt.quantization_mode == QuantizationMode.TRUNCATION:
                # Truncation: throw away excess LSBs
                for part in parts:
                    common.write(
                        code,
                        1,
                        f"res_quant_{port_number}{part} <= res_arith_{port_number}{part}({new_high} downto {new_low});",
                    )
                wl_out = (wl[0], wl[1] - frac_diff)
            elif self._dt.quantization_mode == QuantizationMode.MAGNITUDE_TRUNCATION:
                # Magnitude truncation: round towards zero by adding the sign bit to the LSB.
                for part in parts:
                    common.write(
                        code,
                        1,
                        f"res_quant_{port_number}{part} <= res_arith_{port_number}{part}({new_high} downto {new_low})"
                        f" + (to_signed(0, {new_high - new_low}) & res_arith_{port_number}{part}({bits_in - 1}));",
                    )
                wl_out = (wl[0], wl[1] - frac_diff)
            elif (
                self._dt.quantization_mode
                == QuantizationMode.UNBIASED_MAGNITUDE_TRUNCATION
            ):
                # Unbiased magnitude truncation: round towards zero by adding the sign bit to the right of the LSB,
                # but only when discarded bits are non-zero.
                type_name = self.scalar_type_name if self.is_complex else self.type_name
                for part in parts:
                    common.signal_declaration(
                        declarations,
                        f"mag_trunc_sticky_{port_number}{part}",
                        "std_logic",
                    )
                    common.signal_declaration(
                        declarations,
                        f"mag_trunc_tmp_{port_number}{part}",
                        f"{type_name}({bits_in - new_low} downto 0)",
                    )
                    common.write(
                        code,
                        1,
                        f"mag_trunc_sticky_{port_number}{part} <= '1' when res_arith_{port_number}{part}({new_low - 1} downto 0) /= 0 else '0';",
                    )
                    common.write(
                        code,
                        1,
                        f"mag_trunc_tmp_{port_number}{part} <="
                        f" (res_arith_{port_number}{part}({bits_in - 1} downto {new_low}) & mag_trunc_sticky_{port_number}{part})"
                        f" + (to_signed(0, {bits_in - new_low}) & res_arith_{port_number}{part}({bits_in - 1}));",
                    )
                    common.write(
                        code,
                        1,
                        f"res_quant_{port_number}{part} <= mag_trunc_tmp_{port_number}{part}({bits_in - new_low} downto 1);",
                    )
                wl_out = (wl[0], wl[1] - frac_diff)
            else:
                raise NotImplementedError(
                    f"Quantization mode {self._dt.quantization_mode.name} not implemented for VHDL"
                )
        else:
            # No fractional bits to remove, just pass through
            for part in parts:
                common.write(
                    code,
                    1,
                    f"res_quant_{port_number}{part} <= res_arith_{port_number}{part}({new_high} downto {new_low});",
                )
            wl_out = (wl[0], wl[1])
        return wl_out, (declarations.getvalue(), code.getvalue())

    def _print_overflow_signal(
        self, wl: tuple[int, int], port_number: int, pe: "ProcessingElement"
    ) -> CODE:
        """Handle overflow for a single output signal."""
        declarations, code = io.StringIO(), io.StringIO()

        # Check if this is an Output operation to use output_wl
        is_output = pe is not None and any(
            isinstance(p.operation, Output) for p in pe.collection
        )
        target_bits = self._dt.output_bits if is_output else self._dt.bits

        parts = ("_re", "_im") if self.is_complex else ("",)

        # Declare output signals
        if self.is_complex:
            common.signal_declaration(
                declarations,
                f"res_overflow_{port_number}_re, res_overflow_{port_number}_im",
                f"{self.get_scalar_type(target_bits)}",
            )
            common.signal_declaration(
                declarations, f"res_overflow_{port_number}", self.type_str
            )
        else:
            common.signal_declaration(
                declarations,
                f"res_overflow_{port_number}",
                f"{self.type_name}({target_bits - 1} downto 0)",
            )

        # Mode-specific assignments
        if self._dt.overflow_mode == OverflowMode.WRAPPING:
            # Wrapping: throw away excess MSBs
            for part in parts:
                common.write(
                    code,
                    1,
                    f"res_overflow_{port_number}{part} <= res_quant_{port_number}{part}({target_bits - 1} downto 0);",
                )
        elif self._dt.overflow_mode == OverflowMode.SATURATION:
            # Saturation: check guard bits for overflow
            quant_bits = wl[0] + wl[1]
            guard_bits = quant_bits - target_bits

            for part in parts:
                if guard_bits > 0:
                    # Check if guard bits match the sign bit of target value
                    # If all is fine, throw away guard bits
                    # Otherwise, set to max or min value based on sign
                    sign_bit_pos = target_bits - 1
                    guard_high = quant_bits - 1
                    guard_low = target_bits

                    if self._dt.is_signed:
                        # For signed: overflow if guard bits != sign bit (MSB of target).
                        # Intermediate std_logic flags ensure 'X' inputs propagate
                        # correctly: when flags are 'X', = '1' evaluates false so the
                        # output falls through to res_quant which is also 'X'.
                        max_val = 2 ** (target_bits - 1) - 1
                        min_val = -(2 ** (target_bits - 1))
                        pos_flag = f"pos_overflow_{port_number}{part}"
                        neg_flag = f"neg_overflow_{port_number}{part}"
                        common.signal_declaration(
                            declarations, f"{pos_flag}, {neg_flag}", "std_logic"
                        )
                        overflow_cond = (
                            f"res_quant_{port_number}{part}({guard_high} downto {guard_low}) /= "
                            f"({guard_bits - 1} downto 0 => res_quant_{port_number}{part}({sign_bit_pos}))"
                        )
                        common.write(
                            code,
                            1,
                            f"{pos_flag} <= '1' when {overflow_cond} and "
                            f"res_quant_{port_number}{part}({guard_high}) = '0' else '0';",
                        )
                        common.write(
                            code,
                            1,
                            f"{neg_flag} <= '1' when {overflow_cond} and "
                            f"res_quant_{port_number}{part}({guard_high}) = '1' else '0';",
                        )
                        common.write(
                            code,
                            1,
                            f"res_overflow_{port_number}{part} <= "
                            f"to_signed({max_val}, {target_bits}) when {pos_flag} = '1' else "
                            f"to_signed({min_val}, {target_bits}) when {neg_flag} = '1' else "
                            f"res_quant_{port_number}{part}({target_bits - 1} downto 0);",
                        )
                    else:
                        # For unsigned: overflow if any guard bit is 1
                        zeros = "0" * guard_bits
                        max_val = 2**target_bits - 1
                        common.write(
                            code,
                            1,
                            f"res_overflow_{port_number}{part} <= "
                            f"to_unsigned({max_val}, {target_bits}) when res_quant_{port_number}{part}({guard_high} downto {guard_low}) /= "
                            f'"{zeros}" else '
                            f"res_quant_{port_number}{part}({target_bits - 1} downto 0);",
                        )
                else:
                    # No guard bits, just pass through
                    common.write(
                        code,
                        1,
                        f"res_overflow_{port_number}{part} <= res_quant_{port_number}{part}({target_bits - 1} downto 0);",
                    )
        else:
            raise NotImplementedError(
                f"Overflow mode {self._dt.overflow_mode.name} not implemented for VHDL"
            )
        if self.is_complex:
            # Combine real and imaginary parts into output signal with type complex
            common.write(
                code,
                1,
                f"res_overflow_{port_number} <= (re => res_overflow_{port_number}_re, im => res_overflow_{port_number}_im);",
            )
        return declarations.getvalue(), code.getvalue()

    def get_scalar_type(self, bits: int) -> str:
        return f"{self.scalar_type_name}({bits - 1} downto 0)"

    @property
    def scalar_type_str(self) -> str:
        return self._dt.scalar_type_str

    @property
    def vhdl_2008(self) -> bool:
        return self._dt.vhdl_2008

    @property
    def output_bits(self) -> int:
        return self._dt.output_bits

    @property
    def type_name(self):
        return self._dt.type_str.split("(")[0]

    @property
    def scalar_type_name(self) -> str:
        if self.is_complex:
            return self._dt.scalar_type_str.split("(")[0]
        return self._dt.scalar_type_str
