{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698725711159 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698725711175 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 30 22:15:10 2023 " "Processing started: Mon Oct 30 22:15:10 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698725711175 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698725711175 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vga -c vga " "Command: quartus_map --read_settings_files=on --write_settings_files=off vga -c vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698725711175 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1698725712403 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1698725712403 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "tbird_fsm.v(32) " "Verilog HDL information at tbird_fsm.v(32): always construct contains both blocking and non-blocking assignments" {  } { { "tbird_fsm.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/tbird_fsm.v" 32 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1698725729979 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "H h tbird_fsm.v(17) " "Verilog HDL Declaration information at tbird_fsm.v(17): object \"H\" differs only in case from object \"h\" in the same scope" {  } { { "tbird_fsm.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/tbird_fsm.v" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1698725729981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tbird_fsm.v 2 2 " "Found 2 design units, including 2 entities, in source file tbird_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 tbird_fsm " "Found entity 1: tbird_fsm" {  } { { "tbird_fsm.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/tbird_fsm.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698725729994 ""} { "Info" "ISGN_ENTITY_NAME" "2 flip_flop " "Found entity 2: flip_flop" {  } { { "tbird_fsm.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/tbird_fsm.v" 67 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698725729994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698725729994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.v 1 1 " "Found 1 design units, including 1 entities, in source file vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/vga.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698725729994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698725729994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_tb " "Found entity 1: vga_tb" {  } { { "vga_tb.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/vga_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698725730006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698725730006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file bit_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 bit_gen " "Found entity 1: bit_gen" {  } { { "bit_gen.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/bit_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698725730006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698725730006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_control.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_control " "Found entity 1: vga_control" {  } { { "vga_control.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/vga_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698725730021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698725730021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit_gen2.v 1 1 " "Found 1 design units, including 1 entities, in source file bit_gen2.v" { { "Info" "ISGN_ENTITY_NAME" "1 bit_gen2 " "Found entity 1: bit_gen2" {  } { { "bit_gen2.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/bit_gen2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698725730021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698725730021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_2.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_2 " "Found entity 1: vga_2" {  } { { "vga_2.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/vga_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698725730036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698725730036 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_25MHz vga_tb.v(14) " "Verilog HDL Implicit Net warning at vga_tb.v(14): created implicit net for \"clk_25MHz\"" {  } { { "vga_tb.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/vga_tb.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698725730036 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "vga_control vga_control.v(9) " "Verilog HDL Parameter Declaration warning at vga_control.v(9): Parameter Declaration in module \"vga_control\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "vga_control.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/vga_control.v" 9 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698725730036 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "vga_control vga_control.v(10) " "Verilog HDL Parameter Declaration warning at vga_control.v(10): Parameter Declaration in module \"vga_control\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "vga_control.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/vga_control.v" 10 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698725730036 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "vga_control vga_control.v(11) " "Verilog HDL Parameter Declaration warning at vga_control.v(11): Parameter Declaration in module \"vga_control\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "vga_control.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/vga_control.v" 11 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698725730036 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "vga_control vga_control.v(12) " "Verilog HDL Parameter Declaration warning at vga_control.v(12): Parameter Declaration in module \"vga_control\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "vga_control.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/vga_control.v" 12 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698725730036 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "vga_control vga_control.v(13) " "Verilog HDL Parameter Declaration warning at vga_control.v(13): Parameter Declaration in module \"vga_control\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "vga_control.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/vga_control.v" 13 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698725730036 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "vga_control vga_control.v(16) " "Verilog HDL Parameter Declaration warning at vga_control.v(16): Parameter Declaration in module \"vga_control\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "vga_control.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/vga_control.v" 16 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698725730036 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "vga_control vga_control.v(17) " "Verilog HDL Parameter Declaration warning at vga_control.v(17): Parameter Declaration in module \"vga_control\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "vga_control.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/vga_control.v" 17 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698725730036 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "vga_control vga_control.v(18) " "Verilog HDL Parameter Declaration warning at vga_control.v(18): Parameter Declaration in module \"vga_control\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "vga_control.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/vga_control.v" 18 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698725730036 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "vga_control vga_control.v(19) " "Verilog HDL Parameter Declaration warning at vga_control.v(19): Parameter Declaration in module \"vga_control\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "vga_control.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/vga_control.v" 19 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698725730036 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "vga_control vga_control.v(20) " "Verilog HDL Parameter Declaration warning at vga_control.v(20): Parameter Declaration in module \"vga_control\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "vga_control.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/vga_control.v" 20 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698725730036 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "bit_gen bit_gen.v(7) " "Verilog HDL Parameter Declaration warning at bit_gen.v(7): Parameter Declaration in module \"bit_gen\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "bit_gen.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/bit_gen.v" 7 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698725730036 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "bit_gen bit_gen.v(8) " "Verilog HDL Parameter Declaration warning at bit_gen.v(8): Parameter Declaration in module \"bit_gen\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "bit_gen.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/bit_gen.v" 8 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698725730036 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "bit_gen2 bit_gen2.v(8) " "Verilog HDL Parameter Declaration warning at bit_gen2.v(8): Parameter Declaration in module \"bit_gen2\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "bit_gen2.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/bit_gen2.v" 8 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698725730036 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "bit_gen2 bit_gen2.v(9) " "Verilog HDL Parameter Declaration warning at bit_gen2.v(9): Parameter Declaration in module \"bit_gen2\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "bit_gen2.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/bit_gen2.v" 9 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698725730036 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "bit_gen2 bit_gen2.v(12) " "Verilog HDL Parameter Declaration warning at bit_gen2.v(12): Parameter Declaration in module \"bit_gen2\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "bit_gen2.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/bit_gen2.v" 12 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698725730036 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "bit_gen2 bit_gen2.v(13) " "Verilog HDL Parameter Declaration warning at bit_gen2.v(13): Parameter Declaration in module \"bit_gen2\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "bit_gen2.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/bit_gen2.v" 13 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698725730036 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "bit_gen2 bit_gen2.v(14) " "Verilog HDL Parameter Declaration warning at bit_gen2.v(14): Parameter Declaration in module \"bit_gen2\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "bit_gen2.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/bit_gen2.v" 14 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698725730036 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "bit_gen2 bit_gen2.v(15) " "Verilog HDL Parameter Declaration warning at bit_gen2.v(15): Parameter Declaration in module \"bit_gen2\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "bit_gen2.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/bit_gen2.v" 15 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698725730036 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "bit_gen2 bit_gen2.v(16) " "Verilog HDL Parameter Declaration warning at bit_gen2.v(16): Parameter Declaration in module \"bit_gen2\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "bit_gen2.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/bit_gen2.v" 16 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698725730036 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "bit_gen2 bit_gen2.v(17) " "Verilog HDL Parameter Declaration warning at bit_gen2.v(17): Parameter Declaration in module \"bit_gen2\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "bit_gen2.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/bit_gen2.v" 17 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698725730036 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "bit_gen2 bit_gen2.v(18) " "Verilog HDL Parameter Declaration warning at bit_gen2.v(18): Parameter Declaration in module \"bit_gen2\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "bit_gen2.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/bit_gen2.v" 18 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698725730036 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "bit_gen2 bit_gen2.v(19) " "Verilog HDL Parameter Declaration warning at bit_gen2.v(19): Parameter Declaration in module \"bit_gen2\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "bit_gen2.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/bit_gen2.v" 19 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698725730036 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "bit_gen2 bit_gen2.v(20) " "Verilog HDL Parameter Declaration warning at bit_gen2.v(20): Parameter Declaration in module \"bit_gen2\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "bit_gen2.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/bit_gen2.v" 20 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698725730036 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "bit_gen2 bit_gen2.v(21) " "Verilog HDL Parameter Declaration warning at bit_gen2.v(21): Parameter Declaration in module \"bit_gen2\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "bit_gen2.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/bit_gen2.v" 21 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698725730036 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "bit_gen2 bit_gen2.v(22) " "Verilog HDL Parameter Declaration warning at bit_gen2.v(22): Parameter Declaration in module \"bit_gen2\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "bit_gen2.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/bit_gen2.v" 22 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698725730036 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "bit_gen2 bit_gen2.v(23) " "Verilog HDL Parameter Declaration warning at bit_gen2.v(23): Parameter Declaration in module \"bit_gen2\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "bit_gen2.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/bit_gen2.v" 23 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698725730036 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vga_2 " "Elaborating entity \"vga_2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1698725730132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_control vga_control:controller " "Elaborating entity \"vga_control\" for hierarchy \"vga_control:controller\"" {  } { { "vga_2.v" "controller" { Text "C:/intelFPGA_lite/18.1/VGA/vga_2.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698725730148 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_control.v(40) " "Verilog HDL assignment warning at vga_control.v(40): truncated value with size 32 to match size of target (10)" {  } { { "vga_control.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/vga_control.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698725730148 "|vga_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_control.v(42) " "Verilog HDL assignment warning at vga_control.v(42): truncated value with size 32 to match size of target (10)" {  } { { "vga_control.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/vga_control.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698725730148 "|vga_control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "h_bright vga_control.v(47) " "Verilog HDL Always Construct warning at vga_control.v(47): inferring latch(es) for variable \"h_bright\", which holds its previous value in one or more paths through the always construct" {  } { { "vga_control.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/vga_control.v" 47 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1698725730148 "|vga_control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "h_sync vga_control.v(47) " "Verilog HDL Always Construct warning at vga_control.v(47): inferring latch(es) for variable \"h_sync\", which holds its previous value in one or more paths through the always construct" {  } { { "vga_control.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/vga_control.v" 47 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1698725730148 "|vga_control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "v_bright vga_control.v(59) " "Verilog HDL Always Construct warning at vga_control.v(59): inferring latch(es) for variable \"v_bright\", which holds its previous value in one or more paths through the always construct" {  } { { "vga_control.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/vga_control.v" 59 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1698725730148 "|vga_control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "v_sync vga_control.v(59) " "Verilog HDL Always Construct warning at vga_control.v(59): inferring latch(es) for variable \"v_sync\", which holds its previous value in one or more paths through the always construct" {  } { { "vga_control.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/vga_control.v" 59 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1698725730148 "|vga_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_sync vga_control.v(66) " "Inferred latch for \"v_sync\" at vga_control.v(66)" {  } { { "vga_control.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/vga_control.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698725730148 "|vga_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_bright vga_control.v(66) " "Inferred latch for \"v_bright\" at vga_control.v(66)" {  } { { "vga_control.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/vga_control.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698725730148 "|vga_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h_sync vga_control.v(54) " "Inferred latch for \"h_sync\" at vga_control.v(54)" {  } { { "vga_control.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/vga_control.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698725730148 "|vga_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h_bright vga_control.v(54) " "Inferred latch for \"h_bright\" at vga_control.v(54)" {  } { { "vga_control.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/vga_control.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698725730148 "|vga_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit_gen2 bit_gen2:bits " "Elaborating entity \"bit_gen2\" for hierarchy \"bit_gen2:bits\"" {  } { { "vga_2.v" "bits" { Text "C:/intelFPGA_lite/18.1/VGA/vga_2.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698725730163 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "bit_gen2.v(37) " "Verilog HDL Case Statement warning at bit_gen2.v(37): incomplete case statement has no default case item" {  } { { "bit_gen2.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/bit_gen2.v" 37 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1698725730166 "|vga_2|bit_gen2:bits"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "red_out bit_gen2.v(28) " "Verilog HDL Always Construct warning at bit_gen2.v(28): inferring latch(es) for variable \"red_out\", which holds its previous value in one or more paths through the always construct" {  } { { "bit_gen2.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/bit_gen2.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1698725730166 "|vga_2|bit_gen2:bits"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "green_out bit_gen2.v(28) " "Verilog HDL Always Construct warning at bit_gen2.v(28): inferring latch(es) for variable \"green_out\", which holds its previous value in one or more paths through the always construct" {  } { { "bit_gen2.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/bit_gen2.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1698725730166 "|vga_2|bit_gen2:bits"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "blue_out bit_gen2.v(28) " "Verilog HDL Always Construct warning at bit_gen2.v(28): inferring latch(es) for variable \"blue_out\", which holds its previous value in one or more paths through the always construct" {  } { { "bit_gen2.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/bit_gen2.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1698725730166 "|vga_2|bit_gen2:bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_out\[0\] bit_gen2.v(37) " "Inferred latch for \"blue_out\[0\]\" at bit_gen2.v(37)" {  } { { "bit_gen2.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/bit_gen2.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698725730166 "|vga_2|bit_gen2:bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_out\[1\] bit_gen2.v(37) " "Inferred latch for \"blue_out\[1\]\" at bit_gen2.v(37)" {  } { { "bit_gen2.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/bit_gen2.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698725730166 "|vga_2|bit_gen2:bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_out\[2\] bit_gen2.v(37) " "Inferred latch for \"blue_out\[2\]\" at bit_gen2.v(37)" {  } { { "bit_gen2.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/bit_gen2.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698725730166 "|vga_2|bit_gen2:bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_out\[3\] bit_gen2.v(37) " "Inferred latch for \"blue_out\[3\]\" at bit_gen2.v(37)" {  } { { "bit_gen2.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/bit_gen2.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698725730166 "|vga_2|bit_gen2:bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_out\[4\] bit_gen2.v(37) " "Inferred latch for \"blue_out\[4\]\" at bit_gen2.v(37)" {  } { { "bit_gen2.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/bit_gen2.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698725730166 "|vga_2|bit_gen2:bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_out\[5\] bit_gen2.v(37) " "Inferred latch for \"blue_out\[5\]\" at bit_gen2.v(37)" {  } { { "bit_gen2.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/bit_gen2.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698725730166 "|vga_2|bit_gen2:bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_out\[6\] bit_gen2.v(37) " "Inferred latch for \"blue_out\[6\]\" at bit_gen2.v(37)" {  } { { "bit_gen2.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/bit_gen2.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698725730166 "|vga_2|bit_gen2:bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_out\[7\] bit_gen2.v(37) " "Inferred latch for \"blue_out\[7\]\" at bit_gen2.v(37)" {  } { { "bit_gen2.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/bit_gen2.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698725730166 "|vga_2|bit_gen2:bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_out\[0\] bit_gen2.v(37) " "Inferred latch for \"green_out\[0\]\" at bit_gen2.v(37)" {  } { { "bit_gen2.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/bit_gen2.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698725730166 "|vga_2|bit_gen2:bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_out\[1\] bit_gen2.v(37) " "Inferred latch for \"green_out\[1\]\" at bit_gen2.v(37)" {  } { { "bit_gen2.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/bit_gen2.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698725730166 "|vga_2|bit_gen2:bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_out\[2\] bit_gen2.v(37) " "Inferred latch for \"green_out\[2\]\" at bit_gen2.v(37)" {  } { { "bit_gen2.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/bit_gen2.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698725730166 "|vga_2|bit_gen2:bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_out\[3\] bit_gen2.v(37) " "Inferred latch for \"green_out\[3\]\" at bit_gen2.v(37)" {  } { { "bit_gen2.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/bit_gen2.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698725730166 "|vga_2|bit_gen2:bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_out\[4\] bit_gen2.v(37) " "Inferred latch for \"green_out\[4\]\" at bit_gen2.v(37)" {  } { { "bit_gen2.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/bit_gen2.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698725730166 "|vga_2|bit_gen2:bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_out\[5\] bit_gen2.v(37) " "Inferred latch for \"green_out\[5\]\" at bit_gen2.v(37)" {  } { { "bit_gen2.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/bit_gen2.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698725730166 "|vga_2|bit_gen2:bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_out\[6\] bit_gen2.v(37) " "Inferred latch for \"green_out\[6\]\" at bit_gen2.v(37)" {  } { { "bit_gen2.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/bit_gen2.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698725730166 "|vga_2|bit_gen2:bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_out\[7\] bit_gen2.v(37) " "Inferred latch for \"green_out\[7\]\" at bit_gen2.v(37)" {  } { { "bit_gen2.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/bit_gen2.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698725730166 "|vga_2|bit_gen2:bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_out\[0\] bit_gen2.v(37) " "Inferred latch for \"red_out\[0\]\" at bit_gen2.v(37)" {  } { { "bit_gen2.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/bit_gen2.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698725730166 "|vga_2|bit_gen2:bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_out\[1\] bit_gen2.v(37) " "Inferred latch for \"red_out\[1\]\" at bit_gen2.v(37)" {  } { { "bit_gen2.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/bit_gen2.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698725730166 "|vga_2|bit_gen2:bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_out\[2\] bit_gen2.v(37) " "Inferred latch for \"red_out\[2\]\" at bit_gen2.v(37)" {  } { { "bit_gen2.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/bit_gen2.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698725730166 "|vga_2|bit_gen2:bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_out\[3\] bit_gen2.v(37) " "Inferred latch for \"red_out\[3\]\" at bit_gen2.v(37)" {  } { { "bit_gen2.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/bit_gen2.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698725730166 "|vga_2|bit_gen2:bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_out\[4\] bit_gen2.v(37) " "Inferred latch for \"red_out\[4\]\" at bit_gen2.v(37)" {  } { { "bit_gen2.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/bit_gen2.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698725730166 "|vga_2|bit_gen2:bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_out\[5\] bit_gen2.v(37) " "Inferred latch for \"red_out\[5\]\" at bit_gen2.v(37)" {  } { { "bit_gen2.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/bit_gen2.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698725730166 "|vga_2|bit_gen2:bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_out\[6\] bit_gen2.v(37) " "Inferred latch for \"red_out\[6\]\" at bit_gen2.v(37)" {  } { { "bit_gen2.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/bit_gen2.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698725730166 "|vga_2|bit_gen2:bits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_out\[7\] bit_gen2.v(37) " "Inferred latch for \"red_out\[7\]\" at bit_gen2.v(37)" {  } { { "bit_gen2.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/bit_gen2.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698725730166 "|vga_2|bit_gen2:bits"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tbird_fsm tbird_fsm:tb " "Elaborating entity \"tbird_fsm\" for hierarchy \"tbird_fsm:tb\"" {  } { { "vga_2.v" "tb" { Text "C:/intelFPGA_lite/18.1/VGA/vga_2.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698725730166 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 tbird_fsm.v(42) " "Verilog HDL assignment warning at tbird_fsm.v(42): truncated value with size 32 to match size of target (25)" {  } { { "tbird_fsm.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/tbird_fsm.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698725730166 "|vga_2|tbird_fsm:tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flip_flop tbird_fsm:tb\|flip_flop:ff " "Elaborating entity \"flip_flop\" for hierarchy \"tbird_fsm:tb\|flip_flop:ff\"" {  } { { "tbird_fsm.v" "ff" { Text "C:/intelFPGA_lite/18.1/VGA/tbird_fsm.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698725730179 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "bit_gen2:bits\|red_out\[7\] bit_gen2:bits\|red_out\[0\] " "Duplicate LATCH primitive \"bit_gen2:bits\|red_out\[7\]\" merged with LATCH primitive \"bit_gen2:bits\|red_out\[0\]\"" {  } { { "bit_gen2.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/bit_gen2.v" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1698725731326 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "bit_gen2:bits\|red_out\[6\] bit_gen2:bits\|red_out\[0\] " "Duplicate LATCH primitive \"bit_gen2:bits\|red_out\[6\]\" merged with LATCH primitive \"bit_gen2:bits\|red_out\[0\]\"" {  } { { "bit_gen2.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/bit_gen2.v" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1698725731326 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "bit_gen2:bits\|red_out\[5\] bit_gen2:bits\|red_out\[0\] " "Duplicate LATCH primitive \"bit_gen2:bits\|red_out\[5\]\" merged with LATCH primitive \"bit_gen2:bits\|red_out\[0\]\"" {  } { { "bit_gen2.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/bit_gen2.v" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1698725731326 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "bit_gen2:bits\|red_out\[4\] bit_gen2:bits\|red_out\[0\] " "Duplicate LATCH primitive \"bit_gen2:bits\|red_out\[4\]\" merged with LATCH primitive \"bit_gen2:bits\|red_out\[0\]\"" {  } { { "bit_gen2.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/bit_gen2.v" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1698725731326 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "bit_gen2:bits\|red_out\[3\] bit_gen2:bits\|red_out\[0\] " "Duplicate LATCH primitive \"bit_gen2:bits\|red_out\[3\]\" merged with LATCH primitive \"bit_gen2:bits\|red_out\[0\]\"" {  } { { "bit_gen2.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/bit_gen2.v" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1698725731326 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "bit_gen2:bits\|red_out\[2\] bit_gen2:bits\|red_out\[0\] " "Duplicate LATCH primitive \"bit_gen2:bits\|red_out\[2\]\" merged with LATCH primitive \"bit_gen2:bits\|red_out\[0\]\"" {  } { { "bit_gen2.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/bit_gen2.v" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1698725731326 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "bit_gen2:bits\|red_out\[1\] bit_gen2:bits\|red_out\[0\] " "Duplicate LATCH primitive \"bit_gen2:bits\|red_out\[1\]\" merged with LATCH primitive \"bit_gen2:bits\|red_out\[0\]\"" {  } { { "bit_gen2.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/bit_gen2.v" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1698725731326 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "bit_gen2:bits\|green_out\[7\] bit_gen2:bits\|green_out\[0\] " "Duplicate LATCH primitive \"bit_gen2:bits\|green_out\[7\]\" merged with LATCH primitive \"bit_gen2:bits\|green_out\[0\]\"" {  } { { "bit_gen2.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/bit_gen2.v" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1698725731326 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "bit_gen2:bits\|green_out\[6\] bit_gen2:bits\|green_out\[0\] " "Duplicate LATCH primitive \"bit_gen2:bits\|green_out\[6\]\" merged with LATCH primitive \"bit_gen2:bits\|green_out\[0\]\"" {  } { { "bit_gen2.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/bit_gen2.v" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1698725731326 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "bit_gen2:bits\|green_out\[5\] bit_gen2:bits\|green_out\[0\] " "Duplicate LATCH primitive \"bit_gen2:bits\|green_out\[5\]\" merged with LATCH primitive \"bit_gen2:bits\|green_out\[0\]\"" {  } { { "bit_gen2.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/bit_gen2.v" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1698725731326 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "bit_gen2:bits\|green_out\[4\] bit_gen2:bits\|green_out\[0\] " "Duplicate LATCH primitive \"bit_gen2:bits\|green_out\[4\]\" merged with LATCH primitive \"bit_gen2:bits\|green_out\[0\]\"" {  } { { "bit_gen2.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/bit_gen2.v" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1698725731326 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "bit_gen2:bits\|green_out\[3\] bit_gen2:bits\|green_out\[0\] " "Duplicate LATCH primitive \"bit_gen2:bits\|green_out\[3\]\" merged with LATCH primitive \"bit_gen2:bits\|green_out\[0\]\"" {  } { { "bit_gen2.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/bit_gen2.v" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1698725731326 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "bit_gen2:bits\|green_out\[2\] bit_gen2:bits\|green_out\[0\] " "Duplicate LATCH primitive \"bit_gen2:bits\|green_out\[2\]\" merged with LATCH primitive \"bit_gen2:bits\|green_out\[0\]\"" {  } { { "bit_gen2.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/bit_gen2.v" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1698725731326 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "bit_gen2:bits\|green_out\[1\] bit_gen2:bits\|green_out\[0\] " "Duplicate LATCH primitive \"bit_gen2:bits\|green_out\[1\]\" merged with LATCH primitive \"bit_gen2:bits\|green_out\[0\]\"" {  } { { "bit_gen2.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/bit_gen2.v" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1698725731326 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "bit_gen2:bits\|blue_out\[7\] bit_gen2:bits\|blue_out\[0\] " "Duplicate LATCH primitive \"bit_gen2:bits\|blue_out\[7\]\" merged with LATCH primitive \"bit_gen2:bits\|blue_out\[0\]\"" {  } { { "bit_gen2.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/bit_gen2.v" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1698725731326 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "bit_gen2:bits\|blue_out\[6\] bit_gen2:bits\|blue_out\[0\] " "Duplicate LATCH primitive \"bit_gen2:bits\|blue_out\[6\]\" merged with LATCH primitive \"bit_gen2:bits\|blue_out\[0\]\"" {  } { { "bit_gen2.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/bit_gen2.v" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1698725731326 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "bit_gen2:bits\|blue_out\[5\] bit_gen2:bits\|blue_out\[0\] " "Duplicate LATCH primitive \"bit_gen2:bits\|blue_out\[5\]\" merged with LATCH primitive \"bit_gen2:bits\|blue_out\[0\]\"" {  } { { "bit_gen2.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/bit_gen2.v" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1698725731326 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "bit_gen2:bits\|blue_out\[4\] bit_gen2:bits\|blue_out\[0\] " "Duplicate LATCH primitive \"bit_gen2:bits\|blue_out\[4\]\" merged with LATCH primitive \"bit_gen2:bits\|blue_out\[0\]\"" {  } { { "bit_gen2.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/bit_gen2.v" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1698725731326 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "bit_gen2:bits\|blue_out\[3\] bit_gen2:bits\|blue_out\[0\] " "Duplicate LATCH primitive \"bit_gen2:bits\|blue_out\[3\]\" merged with LATCH primitive \"bit_gen2:bits\|blue_out\[0\]\"" {  } { { "bit_gen2.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/bit_gen2.v" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1698725731326 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "bit_gen2:bits\|blue_out\[2\] bit_gen2:bits\|blue_out\[0\] " "Duplicate LATCH primitive \"bit_gen2:bits\|blue_out\[2\]\" merged with LATCH primitive \"bit_gen2:bits\|blue_out\[0\]\"" {  } { { "bit_gen2.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/bit_gen2.v" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1698725731326 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "bit_gen2:bits\|blue_out\[1\] bit_gen2:bits\|blue_out\[0\] " "Duplicate LATCH primitive \"bit_gen2:bits\|blue_out\[1\]\" merged with LATCH primitive \"bit_gen2:bits\|blue_out\[0\]\"" {  } { { "bit_gen2.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/bit_gen2.v" 37 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1698725731326 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1698725731326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_control:controller\|h_sync " "Latch vga_control:controller\|h_sync has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_control:controller\|h_count\[7\] " "Ports D and ENA on the latch are fed by the same signal vga_control:controller\|h_count\[7\]" {  } { { "vga_control.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/vga_control.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698725731326 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE vga_control:controller\|h_count\[7\] " "Ports ENA and PRE on the latch are fed by the same signal vga_control:controller\|h_count\[7\]" {  } { { "vga_control.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/vga_control.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698725731326 ""}  } { { "vga_control.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/vga_control.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698725731326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_control:controller\|v_sync " "Latch vga_control:controller\|v_sync has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_control:controller\|v_count\[4\] " "Ports D and ENA on the latch are fed by the same signal vga_control:controller\|v_count\[4\]" {  } { { "vga_control.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/vga_control.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698725731326 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE vga_control:controller\|v_count\[4\] " "Ports ENA and PRE on the latch are fed by the same signal vga_control:controller\|v_count\[4\]" {  } { { "vga_control.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/vga_control.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698725731326 ""}  } { { "vga_control.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/vga_control.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698725731326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit_gen2:bits\|red_out\[0\] " "Latch bit_gen2:bits\|red_out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tbird_fsm:tb\|flip_flop:ff\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal tbird_fsm:tb\|flip_flop:ff\|q\[0\]" {  } { { "tbird_fsm.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/tbird_fsm.v" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698725731326 ""}  } { { "bit_gen2.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/bit_gen2.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698725731326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit_gen2:bits\|green_out\[0\] " "Latch bit_gen2:bits\|green_out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tbird_fsm:tb\|flip_flop:ff\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal tbird_fsm:tb\|flip_flop:ff\|q\[0\]" {  } { { "tbird_fsm.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/tbird_fsm.v" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698725731326 ""}  } { { "bit_gen2.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/bit_gen2.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698725731326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bit_gen2:bits\|blue_out\[0\] " "Latch bit_gen2:bits\|blue_out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tbird_fsm:tb\|flip_flop:ff\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal tbird_fsm:tb\|flip_flop:ff\|q\[0\]" {  } { { "tbird_fsm.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/tbird_fsm.v" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698725731326 ""}  } { { "bit_gen2.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/bit_gen2.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698725731326 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sync_n GND " "Pin \"sync_n\" is stuck at GND" {  } { { "vga_2.v" "" { Text "C:/intelFPGA_lite/18.1/VGA/vga_2.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698725731515 "|vga_2|sync_n"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1698725731515 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1698725731696 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/VGA/output_files/vga.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/VGA/output_files/vga.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698725732333 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1698725732591 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698725732591 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "238 " "Implemented 238 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1698725732739 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1698725732739 ""} { "Info" "ICUT_CUT_TM_LCELLS" "204 " "Implemented 204 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1698725732739 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1698725732739 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 53 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 53 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4901 " "Peak virtual memory: 4901 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698725732761 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 30 22:15:32 2023 " "Processing ended: Mon Oct 30 22:15:32 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698725732761 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698725732761 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698725732761 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1698725732761 ""}
