weight_structural_correctness: 0.70
weight_topology_terms: 0.20
weight_safety: 0.10

structural_correctness_guidance: "Netlist structure matches a PMOS-input folded cascode with a two-diode PMOS side and a cascoded PMOS tail (single-ended output; diode-connected PMOS ladder; PMOS tail + PMOS tail cascode feeding the pair; folded NMOS branches)."
topology_patterns_any: "folded cascode; two-diode; diode-connected; tail cascode; PMOS tail; single-ended; single end"
topology_min_any: 3
safety_anti_patterns: "high-swing; fully differential; two-stage"

hallucination_penalty: 0.15
min_pass: 0.70
answer_key_SPICE: |
  
  M1 N004 vinn N006 VDD PMOS l=0.18u w=4u
  M2 N004 vinp N005 VDD PMOS l=0.18u w=4u
  M3 VDD vb1 N002 VDD PMOS l=0.18u w=4u
  M4 VDD N001 N001 VDD PMOS l=0.18u w=4u
  M5 VDD N001 N003 VDD PMOS l=0.18u w=4u
  M6 N001 vb4 vb4 VDD PMOS l=0.18u w=4u
  M7 N003 vb4 vout VDD PMOS l=0.18u w=4u
  M8 vout vb3 N005 0 NMOS l=0.18u w=2u
  M9 N005 vb2 0 0 NMOS l=0.18u w=2u
  M10 vb4 vb3 N006 0 NMOS l=0.18u w=2u
  M11 N006 vb2 0 0 NMOS l=0.18u w=2u
  VDD VDD 0 1.8
  Cload vout 0 1p
  M12 N002 vb5 N004 VDD PMOS l=0.18u w=4u
answer_key_CASIR: |
  {
    "ir_version": 1,
    "format": "casir-json-1",
    "level": "EL",
    "meta": {"tool": "cascode-0.2.0", "when": "2025-10-09T00:00:00Z"},
  
    "nets": [
      {"id": "VDD",    "domain": "supply",    "rail": "VDD"},
      {"id": "GND",    "domain": "ground",    "rail": "GND"},
      {"id": "vinp",   "domain": "electrical"},
      {"id": "vinn",   "domain": "electrical"},
      {"id": "vout",   "domain": "electrical"},
      {"id": "Nt0",    "domain": "electrical"},
      {"id": "Nt1",    "domain": "electrical"},
      {"id": "Np1",    "domain": "electrical"},
      {"id": "Np2",    "domain": "electrical"},
      {"id": "NpBias", "domain": "electrical"},
      {"id": "Nn",     "domain": "electrical"},
      {"id": "vb1",    "domain": "bias"},
      {"id": "vb2",    "domain": "bias"},
      {"id": "vb3",    "domain": "bias"},
      {"id": "vb4",    "domain": "bias"},
      {"id": "vb5",    "domain": "bias"}
    ],
  
    "bundles": [
      {"id": "IN", "type": "Diff", "fields": {"p": "vinp", "n": "vinn"}}
    ],
  
    "motifs": [
      {
        "id": "ptail",
        "type": "TailCurrentSourcePMOS",
        "ports": {"out": "Nt0", "gate": "vb1", "vdd": "VDD"},
        "impl": {"char_ref": "lib.motifs/tail_pmos@1.0"}
      },
      {
        "id": "ptailcas",
        "type": "PMOSCascode",
        "ports": {"in": "Nt0", "out": "Nt1", "bias": "vb3", "vdd": "VDD"},
        "impl": {"char_ref": "lib.motifs/pmos_cascode@1.0"}
      },
      {
        "id": "dp",
        "type": "DiffPairPMOS",
        "traits": ["AmplifierStage"],
        "ports": {"in_p": "vinp", "in_n": "vinn", "tail": "Nt1", "vdd": "VDD"},
        "impl": {"char_ref": "lib.motifs/diff_pair_pmos@1.0"}
      },
      {
        "id": "p_d1",
        "type": "PMOSDiode",
        "ports": {"node": "Np1", "vdd": "VDD"},
        "impl": {"char_ref": "lib.motifs/pmos_diode@1.0"}
      },
      {
        "id": "p_d2",
        "type": "PMOSDiode",
        "ports": {"node": "Np2", "vdd": "VDD"},
        "impl": {"char_ref": "lib.motifs/pmos_diode@1.0"}
      },
      {
        "id": "p_cas",
        "type": "PMOSCascodeElement",
        "ports": {"out": "vout", "gate": "vb4", "src": "Np2"},
        "impl": {"char_ref": "lib.motifs/pmos_cascode_element@1.0"}
      },
      {
        "id": "load_top",
        "type": "ActiveLoad",
        "traits": ["LoadDevice"],
        "ports": {"node": "NpBias", "bias": "vb5", "vref": "VDD"},
        "params": {"polarity": "PMOS"},
        "impl": {"char_ref": "lib.motifs/active_load@1.0"}
      },
      {
        "id": "n_up",
        "type": "NMOSCascode",
        "ports": {"in": "Nn", "out": "vout", "bias": "vb2", "gnd": "GND"},
        "impl": {"char_ref": "lib.motifs/nmos_cascode@1.0"}
      },
      {
        "id": "n_src",
        "type": "TailCurrentSourceNMOS",
        "ports": {"out": "Nn", "gate": "vb2", "gnd": "GND"},
        "impl": {"char_ref": "lib.motifs/tail_nmos@1.0"}
      },
      {
        "id": "Cload",
        "type": "Cap",
        "ports": {"p": "vout", "n": "GND"},
        "params": {"C": {"value": 1.0e-12, "unit": "F"}}
      }
    ],
  
    "constraints": {
      "numeric": [
        {"id": "c_gain", "kind": "ineq", "lhs": {"metric": "gain_db"}, "op": ">=", "rhs": {"value": 60, "unit": "dB"}, "scope": {"node": "vout"}}
      ],
      "tech": [{"id": "t_lmin", "kind": "limit", "on": "*", "rule": "L>=", "value": 1.8e-7, "unit": "m"}]
    },
  
    "harness": {
      "supplies": [{"net": "VDD", "value": 1.8, "unit": "V"}],
      "loads": [{"node": "vout", "C": 1.0e-12, "unit": "F"}],
      "sources": [{"bundle": "IN", "Z": 50.0, "unit": "Ohm"}],
      "pvt": {"corners": ["TT@27C"]}
    },
  
    "benches": ["AC_OpenLoop"],
    "provenance": {"sources": [{"file": "templates/ota/ota012/netlist.cas", "span": {"from": 1, "to": 19}}]}
  }
answer_key_CASCODE: |
  package analog.ota; import lib.motifs.*;
  class OTAFolded_SE_PMOSIn_2DiodeTailCas implements Amplifier {
    supply VDD=1.8V; ground GND;
    port in_p vinp, in_n vinn; port out vout;
    bias vb1, vb2, vb3, vb4, vb5;
    use {
      ptail    = new TailCurrentSourcePMOS() { out=Nt0; gate=vb1; vdd=VDD; };
      ptailcas = new PMOSCascode(in=Nt0, out=Nt1) { bias=vb3; vdd=VDD; };
      dp       = new DiffPairPMOS(vinp, vinn) { tail=Nt1; vdd=VDD; };
      p_d1  = new PMOSDiode(node=Np1, vdd=VDD);
      p_d2  = new PMOSDiode(node=Np2, vdd=VDD);
      p_cas = new PMOSCascodeElement(out=vout, gate=vb4, src=Np2);
      load_top = new ActiveLoad(polarity=PMOS) { node<-NpBias; bias<-vb5; vref<-VDD; };
      n_up  = new NMOSCascode(in=Nn, out=vout) { bias=vb2; gnd=GND; };
      n_src = new TailCurrentSourceNMOS() { out=Nn; gate=vb2; gnd=GND; };
      C(vout, GND, 1pF);
    }
  }
