// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
// Version: 2022.1.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Bert_layer_Layer_norm_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        v124_address0,
        v124_ce0,
        v124_q0,
        v235_address0,
        v235_ce0,
        v235_q0,
        v236_address0,
        v236_ce0,
        v236_q0,
        v237_address0,
        v237_ce0,
        v237_we0,
        v237_d0,
        grp_fu_702_p_din0,
        grp_fu_702_p_dout0,
        grp_fu_702_p_ce,
        grp_fu_705_p_din0,
        grp_fu_705_p_dout0,
        grp_fu_705_p_ce,
        grp_fu_708_p_din0,
        grp_fu_708_p_din1,
        grp_fu_708_p_dout0,
        grp_fu_708_p_ce,
        grp_fu_712_p_din0,
        grp_fu_712_p_din1,
        grp_fu_712_p_opcode,
        grp_fu_712_p_dout0,
        grp_fu_712_p_ce,
        grp_fu_690_p_din0,
        grp_fu_690_p_din1,
        grp_fu_690_p_opcode,
        grp_fu_690_p_dout0,
        grp_fu_690_p_ce,
        grp_fu_694_p_din0,
        grp_fu_694_p_din1,
        grp_fu_694_p_dout0,
        grp_fu_694_p_ce,
        grp_fu_698_p_din0,
        grp_fu_698_p_din1,
        grp_fu_698_p_dout0,
        grp_fu_698_p_ce,
        grp_fu_716_p_din0,
        grp_fu_716_p_din1,
        grp_fu_716_p_opcode,
        grp_fu_716_p_dout0,
        grp_fu_716_p_ce
);

parameter    ap_ST_fsm_state1 = 36'd1;
parameter    ap_ST_fsm_state2 = 36'd2;
parameter    ap_ST_fsm_state3 = 36'd4;
parameter    ap_ST_fsm_state4 = 36'd8;
parameter    ap_ST_fsm_state5 = 36'd16;
parameter    ap_ST_fsm_state6 = 36'd32;
parameter    ap_ST_fsm_state7 = 36'd64;
parameter    ap_ST_fsm_state8 = 36'd128;
parameter    ap_ST_fsm_state9 = 36'd256;
parameter    ap_ST_fsm_state10 = 36'd512;
parameter    ap_ST_fsm_state11 = 36'd1024;
parameter    ap_ST_fsm_state12 = 36'd2048;
parameter    ap_ST_fsm_state13 = 36'd4096;
parameter    ap_ST_fsm_state14 = 36'd8192;
parameter    ap_ST_fsm_state15 = 36'd16384;
parameter    ap_ST_fsm_state16 = 36'd32768;
parameter    ap_ST_fsm_state17 = 36'd65536;
parameter    ap_ST_fsm_state18 = 36'd131072;
parameter    ap_ST_fsm_state19 = 36'd262144;
parameter    ap_ST_fsm_state20 = 36'd524288;
parameter    ap_ST_fsm_state21 = 36'd1048576;
parameter    ap_ST_fsm_state22 = 36'd2097152;
parameter    ap_ST_fsm_state23 = 36'd4194304;
parameter    ap_ST_fsm_state24 = 36'd8388608;
parameter    ap_ST_fsm_state25 = 36'd16777216;
parameter    ap_ST_fsm_state26 = 36'd33554432;
parameter    ap_ST_fsm_state27 = 36'd67108864;
parameter    ap_ST_fsm_state28 = 36'd134217728;
parameter    ap_ST_fsm_state29 = 36'd268435456;
parameter    ap_ST_fsm_state30 = 36'd536870912;
parameter    ap_ST_fsm_state31 = 36'd1073741824;
parameter    ap_ST_fsm_state32 = 36'd2147483648;
parameter    ap_ST_fsm_state33 = 36'd4294967296;
parameter    ap_ST_fsm_state34 = 36'd8589934592;
parameter    ap_ST_fsm_state35 = 36'd17179869184;
parameter    ap_ST_fsm_state36 = 36'd34359738368;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [13:0] v124_address0;
output   v124_ce0;
input  [31:0] v124_q0;
output  [9:0] v235_address0;
output   v235_ce0;
input  [31:0] v235_q0;
output  [9:0] v236_address0;
output   v236_ce0;
input  [31:0] v236_q0;
output  [13:0] v237_address0;
output   v237_ce0;
output   v237_we0;
output  [31:0] v237_d0;
output  [63:0] grp_fu_702_p_din0;
input  [31:0] grp_fu_702_p_dout0;
output   grp_fu_702_p_ce;
output  [31:0] grp_fu_705_p_din0;
input  [63:0] grp_fu_705_p_dout0;
output   grp_fu_705_p_ce;
output  [31:0] grp_fu_708_p_din0;
output  [31:0] grp_fu_708_p_din1;
input  [31:0] grp_fu_708_p_dout0;
output   grp_fu_708_p_ce;
output  [63:0] grp_fu_712_p_din0;
output  [63:0] grp_fu_712_p_din1;
output  [1:0] grp_fu_712_p_opcode;
input  [63:0] grp_fu_712_p_dout0;
output   grp_fu_712_p_ce;
output  [31:0] grp_fu_690_p_din0;
output  [31:0] grp_fu_690_p_din1;
output  [1:0] grp_fu_690_p_opcode;
input  [31:0] grp_fu_690_p_dout0;
output   grp_fu_690_p_ce;
output  [31:0] grp_fu_694_p_din0;
output  [31:0] grp_fu_694_p_din1;
input  [31:0] grp_fu_694_p_dout0;
output   grp_fu_694_p_ce;
output  [31:0] grp_fu_698_p_din0;
output  [31:0] grp_fu_698_p_din1;
input  [31:0] grp_fu_698_p_dout0;
output   grp_fu_698_p_ce;
output  [31:0] grp_fu_716_p_din0;
output  [31:0] grp_fu_716_p_din1;
output  [1:0] grp_fu_716_p_opcode;
input  [31:0] grp_fu_716_p_dout0;
output   grp_fu_716_p_ce;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[13:0] v124_address0;
reg v124_ce0;

(* fsm_encoding = "none" *) reg   [35:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [31:0] mean_q0;
reg   [31:0] reg_180;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state8;
reg   [3:0] i7_1_reg_305;
wire    ap_CS_fsm_state3;
wire   [0:0] icmp_ln277_fu_194_p2;
wire   [31:0] mean2_q0;
reg   [31:0] mean2_load_reg_332;
wire   [13:0] sub_ln280_fu_240_p2;
reg   [13:0] sub_ln280_reg_337;
wire    ap_CS_fsm_state5;
reg   [3:0] i8_1_reg_342;
wire    ap_CS_fsm_state7;
wire   [0:0] icmp_ln302_fu_250_p2;
wire   [31:0] var_q0;
reg   [63:0] conv_reg_366;
wire    ap_CS_fsm_state9;
reg   [63:0] add3_reg_371;
wire    ap_CS_fsm_state16;
reg   [31:0] v_reg_376;
wire    ap_CS_fsm_state18;
reg   [31:0] v1_reg_381;
wire    ap_CS_fsm_state34;
wire   [13:0] sub_ln306_fu_291_p2;
reg   [13:0] sub_ln306_reg_386;
wire    ap_CS_fsm_state35;
reg   [3:0] mean_address0;
reg    mean_ce0;
reg    mean_we0;
reg   [31:0] mean_d0;
reg   [3:0] mean2_address0;
reg    mean2_ce0;
reg    mean2_we0;
reg   [31:0] mean2_d0;
reg   [3:0] var_address0;
reg    var_ce0;
reg    var_we0;
wire    grp_Layer_norm_1_Pipeline_VITIS_LOOP_269_1_fu_123_ap_start;
wire    grp_Layer_norm_1_Pipeline_VITIS_LOOP_269_1_fu_123_ap_done;
wire    grp_Layer_norm_1_Pipeline_VITIS_LOOP_269_1_fu_123_ap_idle;
wire    grp_Layer_norm_1_Pipeline_VITIS_LOOP_269_1_fu_123_ap_ready;
wire   [3:0] grp_Layer_norm_1_Pipeline_VITIS_LOOP_269_1_fu_123_mean_address0;
wire    grp_Layer_norm_1_Pipeline_VITIS_LOOP_269_1_fu_123_mean_ce0;
wire    grp_Layer_norm_1_Pipeline_VITIS_LOOP_269_1_fu_123_mean_we0;
wire   [31:0] grp_Layer_norm_1_Pipeline_VITIS_LOOP_269_1_fu_123_mean_d0;
wire    grp_Layer_norm_1_Pipeline_VITIS_LOOP_273_2_fu_129_ap_start;
wire    grp_Layer_norm_1_Pipeline_VITIS_LOOP_273_2_fu_129_ap_done;
wire    grp_Layer_norm_1_Pipeline_VITIS_LOOP_273_2_fu_129_ap_idle;
wire    grp_Layer_norm_1_Pipeline_VITIS_LOOP_273_2_fu_129_ap_ready;
wire   [3:0] grp_Layer_norm_1_Pipeline_VITIS_LOOP_273_2_fu_129_mean2_address0;
wire    grp_Layer_norm_1_Pipeline_VITIS_LOOP_273_2_fu_129_mean2_ce0;
wire    grp_Layer_norm_1_Pipeline_VITIS_LOOP_273_2_fu_129_mean2_we0;
wire   [31:0] grp_Layer_norm_1_Pipeline_VITIS_LOOP_273_2_fu_129_mean2_d0;
wire    grp_Layer_norm_1_Pipeline_l_j10_fu_135_ap_start;
wire    grp_Layer_norm_1_Pipeline_l_j10_fu_135_ap_done;
wire    grp_Layer_norm_1_Pipeline_l_j10_fu_135_ap_idle;
wire    grp_Layer_norm_1_Pipeline_l_j10_fu_135_ap_ready;
wire   [3:0] grp_Layer_norm_1_Pipeline_l_j10_fu_135_var_address0;
wire    grp_Layer_norm_1_Pipeline_l_j10_fu_135_var_ce0;
wire    grp_Layer_norm_1_Pipeline_l_j10_fu_135_var_we0;
wire   [31:0] grp_Layer_norm_1_Pipeline_l_j10_fu_135_var_d0;
wire   [3:0] grp_Layer_norm_1_Pipeline_l_j10_fu_135_mean2_address0;
wire    grp_Layer_norm_1_Pipeline_l_j10_fu_135_mean2_ce0;
wire    grp_Layer_norm_1_Pipeline_l_j10_fu_135_mean2_we0;
wire   [31:0] grp_Layer_norm_1_Pipeline_l_j10_fu_135_mean2_d0;
wire   [3:0] grp_Layer_norm_1_Pipeline_l_j10_fu_135_mean_address0;
wire    grp_Layer_norm_1_Pipeline_l_j10_fu_135_mean_ce0;
wire    grp_Layer_norm_1_Pipeline_l_j10_fu_135_mean_we0;
wire   [31:0] grp_Layer_norm_1_Pipeline_l_j10_fu_135_mean_d0;
wire   [13:0] grp_Layer_norm_1_Pipeline_l_j10_fu_135_v124_address0;
wire    grp_Layer_norm_1_Pipeline_l_j10_fu_135_v124_ce0;
wire   [31:0] grp_Layer_norm_1_Pipeline_l_j10_fu_135_grp_fu_391_p_din0;
wire   [31:0] grp_Layer_norm_1_Pipeline_l_j10_fu_135_grp_fu_391_p_din1;
wire   [1:0] grp_Layer_norm_1_Pipeline_l_j10_fu_135_grp_fu_391_p_opcode;
wire    grp_Layer_norm_1_Pipeline_l_j10_fu_135_grp_fu_391_p_ce;
wire   [31:0] grp_Layer_norm_1_Pipeline_l_j10_fu_135_grp_fu_395_p_din0;
wire   [31:0] grp_Layer_norm_1_Pipeline_l_j10_fu_135_grp_fu_395_p_din1;
wire    grp_Layer_norm_1_Pipeline_l_j10_fu_135_grp_fu_395_p_ce;
wire   [31:0] grp_Layer_norm_1_Pipeline_l_j10_fu_135_grp_fu_399_p_din0;
wire   [31:0] grp_Layer_norm_1_Pipeline_l_j10_fu_135_grp_fu_399_p_din1;
wire    grp_Layer_norm_1_Pipeline_l_j10_fu_135_grp_fu_399_p_ce;
wire    grp_Layer_norm_1_Pipeline_l_j11_fu_148_ap_start;
wire    grp_Layer_norm_1_Pipeline_l_j11_fu_148_ap_done;
wire    grp_Layer_norm_1_Pipeline_l_j11_fu_148_ap_idle;
wire    grp_Layer_norm_1_Pipeline_l_j11_fu_148_ap_ready;
wire   [13:0] grp_Layer_norm_1_Pipeline_l_j11_fu_148_v124_address0;
wire    grp_Layer_norm_1_Pipeline_l_j11_fu_148_v124_ce0;
wire   [13:0] grp_Layer_norm_1_Pipeline_l_j11_fu_148_v237_address0;
wire    grp_Layer_norm_1_Pipeline_l_j11_fu_148_v237_ce0;
wire    grp_Layer_norm_1_Pipeline_l_j11_fu_148_v237_we0;
wire   [31:0] grp_Layer_norm_1_Pipeline_l_j11_fu_148_v237_d0;
wire   [9:0] grp_Layer_norm_1_Pipeline_l_j11_fu_148_v235_address0;
wire    grp_Layer_norm_1_Pipeline_l_j11_fu_148_v235_ce0;
wire   [9:0] grp_Layer_norm_1_Pipeline_l_j11_fu_148_v236_address0;
wire    grp_Layer_norm_1_Pipeline_l_j11_fu_148_v236_ce0;
wire   [31:0] grp_Layer_norm_1_Pipeline_l_j11_fu_148_grp_fu_391_p_din0;
wire   [31:0] grp_Layer_norm_1_Pipeline_l_j11_fu_148_grp_fu_391_p_din1;
wire   [0:0] grp_Layer_norm_1_Pipeline_l_j11_fu_148_grp_fu_391_p_opcode;
wire    grp_Layer_norm_1_Pipeline_l_j11_fu_148_grp_fu_391_p_ce;
wire   [31:0] grp_Layer_norm_1_Pipeline_l_j11_fu_148_grp_fu_403_p_din0;
wire   [31:0] grp_Layer_norm_1_Pipeline_l_j11_fu_148_grp_fu_403_p_din1;
wire   [1:0] grp_Layer_norm_1_Pipeline_l_j11_fu_148_grp_fu_403_p_opcode;
wire    grp_Layer_norm_1_Pipeline_l_j11_fu_148_grp_fu_403_p_ce;
wire   [31:0] grp_Layer_norm_1_Pipeline_l_j11_fu_148_grp_fu_395_p_din0;
wire   [31:0] grp_Layer_norm_1_Pipeline_l_j11_fu_148_grp_fu_395_p_din1;
wire    grp_Layer_norm_1_Pipeline_l_j11_fu_148_grp_fu_395_p_ce;
wire   [31:0] grp_Layer_norm_1_Pipeline_l_j11_fu_148_grp_fu_399_p_din0;
wire   [31:0] grp_Layer_norm_1_Pipeline_l_j11_fu_148_grp_fu_399_p_din1;
wire    grp_Layer_norm_1_Pipeline_l_j11_fu_148_grp_fu_399_p_ce;
reg    grp_Layer_norm_1_Pipeline_VITIS_LOOP_269_1_fu_123_ap_start_reg;
wire    ap_CS_fsm_state2;
reg    grp_Layer_norm_1_Pipeline_VITIS_LOOP_273_2_fu_129_ap_start_reg;
reg    grp_Layer_norm_1_Pipeline_l_j10_fu_135_ap_start_reg;
wire    ap_CS_fsm_state6;
reg    grp_Layer_norm_1_Pipeline_l_j11_fu_148_ap_start_reg;
wire    ap_CS_fsm_state36;
wire   [63:0] zext_ln277_fu_206_p1;
wire   [63:0] zext_ln302_fu_262_p1;
reg   [3:0] i7_fu_60;
wire   [3:0] add_ln277_fu_200_p2;
reg   [3:0] i8_fu_76;
wire   [3:0] add_ln302_fu_256_p2;
wire    ap_CS_fsm_state10;
wire   [11:0] tmp_s_fu_229_p3;
wire   [13:0] tmp_fu_222_p3;
wire   [13:0] zext_ln280_fu_236_p1;
wire   [11:0] tmp_34_fu_280_p3;
wire   [13:0] tmp_33_fu_273_p3;
wire   [13:0] zext_ln306_fu_287_p1;
reg   [31:0] grp_fu_391_p0;
reg   [31:0] grp_fu_391_p1;
reg   [1:0] grp_fu_391_opcode;
reg    grp_fu_391_ce;
reg   [31:0] grp_fu_395_p0;
reg   [31:0] grp_fu_395_p1;
reg    grp_fu_395_ce;
reg   [31:0] grp_fu_399_p0;
reg   [31:0] grp_fu_399_p1;
reg    grp_fu_399_ce;
reg    grp_fu_403_ce;
reg   [35:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_block_state2_on_subcall_done;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
wire    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
reg    ap_ST_fsm_state36_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 36'd1;
#0 grp_Layer_norm_1_Pipeline_VITIS_LOOP_269_1_fu_123_ap_start_reg = 1'b0;
#0 grp_Layer_norm_1_Pipeline_VITIS_LOOP_273_2_fu_129_ap_start_reg = 1'b0;
#0 grp_Layer_norm_1_Pipeline_l_j10_fu_135_ap_start_reg = 1'b0;
#0 grp_Layer_norm_1_Pipeline_l_j11_fu_148_ap_start_reg = 1'b0;
end

Bert_layer_Self_attention_inp_sumRow_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 12 ),
    .AddressWidth( 4 ))
mean_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(mean_address0),
    .ce0(mean_ce0),
    .we0(mean_we0),
    .d0(mean_d0),
    .q0(mean_q0)
);

Bert_layer_Self_attention_inp_sumRow_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 12 ),
    .AddressWidth( 4 ))
mean2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(mean2_address0),
    .ce0(mean2_ce0),
    .we0(mean2_we0),
    .d0(mean2_d0),
    .q0(mean2_q0)
);

Bert_layer_Self_attention_inp_sumRow_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 12 ),
    .AddressWidth( 4 ))
var_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(var_address0),
    .ce0(var_ce0),
    .we0(var_we0),
    .d0(grp_Layer_norm_1_Pipeline_l_j10_fu_135_var_d0),
    .q0(var_q0)
);

Bert_layer_Layer_norm_1_Pipeline_VITIS_LOOP_269_1 grp_Layer_norm_1_Pipeline_VITIS_LOOP_269_1_fu_123(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_Layer_norm_1_Pipeline_VITIS_LOOP_269_1_fu_123_ap_start),
    .ap_done(grp_Layer_norm_1_Pipeline_VITIS_LOOP_269_1_fu_123_ap_done),
    .ap_idle(grp_Layer_norm_1_Pipeline_VITIS_LOOP_269_1_fu_123_ap_idle),
    .ap_ready(grp_Layer_norm_1_Pipeline_VITIS_LOOP_269_1_fu_123_ap_ready),
    .mean_address0(grp_Layer_norm_1_Pipeline_VITIS_LOOP_269_1_fu_123_mean_address0),
    .mean_ce0(grp_Layer_norm_1_Pipeline_VITIS_LOOP_269_1_fu_123_mean_ce0),
    .mean_we0(grp_Layer_norm_1_Pipeline_VITIS_LOOP_269_1_fu_123_mean_we0),
    .mean_d0(grp_Layer_norm_1_Pipeline_VITIS_LOOP_269_1_fu_123_mean_d0)
);

Bert_layer_Layer_norm_1_Pipeline_VITIS_LOOP_273_2 grp_Layer_norm_1_Pipeline_VITIS_LOOP_273_2_fu_129(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_Layer_norm_1_Pipeline_VITIS_LOOP_273_2_fu_129_ap_start),
    .ap_done(grp_Layer_norm_1_Pipeline_VITIS_LOOP_273_2_fu_129_ap_done),
    .ap_idle(grp_Layer_norm_1_Pipeline_VITIS_LOOP_273_2_fu_129_ap_idle),
    .ap_ready(grp_Layer_norm_1_Pipeline_VITIS_LOOP_273_2_fu_129_ap_ready),
    .mean2_address0(grp_Layer_norm_1_Pipeline_VITIS_LOOP_273_2_fu_129_mean2_address0),
    .mean2_ce0(grp_Layer_norm_1_Pipeline_VITIS_LOOP_273_2_fu_129_mean2_ce0),
    .mean2_we0(grp_Layer_norm_1_Pipeline_VITIS_LOOP_273_2_fu_129_mean2_we0),
    .mean2_d0(grp_Layer_norm_1_Pipeline_VITIS_LOOP_273_2_fu_129_mean2_d0)
);

Bert_layer_Layer_norm_1_Pipeline_l_j10 grp_Layer_norm_1_Pipeline_l_j10_fu_135(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_Layer_norm_1_Pipeline_l_j10_fu_135_ap_start),
    .ap_done(grp_Layer_norm_1_Pipeline_l_j10_fu_135_ap_done),
    .ap_idle(grp_Layer_norm_1_Pipeline_l_j10_fu_135_ap_idle),
    .ap_ready(grp_Layer_norm_1_Pipeline_l_j10_fu_135_ap_ready),
    .mean2_load(mean2_load_reg_332),
    .mean_load(reg_180),
    .var_address0(grp_Layer_norm_1_Pipeline_l_j10_fu_135_var_address0),
    .var_ce0(grp_Layer_norm_1_Pipeline_l_j10_fu_135_var_ce0),
    .var_we0(grp_Layer_norm_1_Pipeline_l_j10_fu_135_var_we0),
    .var_d0(grp_Layer_norm_1_Pipeline_l_j10_fu_135_var_d0),
    .zext_ln277(i7_1_reg_305),
    .mean2_address0(grp_Layer_norm_1_Pipeline_l_j10_fu_135_mean2_address0),
    .mean2_ce0(grp_Layer_norm_1_Pipeline_l_j10_fu_135_mean2_ce0),
    .mean2_we0(grp_Layer_norm_1_Pipeline_l_j10_fu_135_mean2_we0),
    .mean2_d0(grp_Layer_norm_1_Pipeline_l_j10_fu_135_mean2_d0),
    .mean_address0(grp_Layer_norm_1_Pipeline_l_j10_fu_135_mean_address0),
    .mean_ce0(grp_Layer_norm_1_Pipeline_l_j10_fu_135_mean_ce0),
    .mean_we0(grp_Layer_norm_1_Pipeline_l_j10_fu_135_mean_we0),
    .mean_d0(grp_Layer_norm_1_Pipeline_l_j10_fu_135_mean_d0),
    .sub_ln280(sub_ln280_reg_337),
    .v124_address0(grp_Layer_norm_1_Pipeline_l_j10_fu_135_v124_address0),
    .v124_ce0(grp_Layer_norm_1_Pipeline_l_j10_fu_135_v124_ce0),
    .v124_q0(v124_q0),
    .grp_fu_391_p_din0(grp_Layer_norm_1_Pipeline_l_j10_fu_135_grp_fu_391_p_din0),
    .grp_fu_391_p_din1(grp_Layer_norm_1_Pipeline_l_j10_fu_135_grp_fu_391_p_din1),
    .grp_fu_391_p_opcode(grp_Layer_norm_1_Pipeline_l_j10_fu_135_grp_fu_391_p_opcode),
    .grp_fu_391_p_dout0(grp_fu_690_p_dout0),
    .grp_fu_391_p_ce(grp_Layer_norm_1_Pipeline_l_j10_fu_135_grp_fu_391_p_ce),
    .grp_fu_395_p_din0(grp_Layer_norm_1_Pipeline_l_j10_fu_135_grp_fu_395_p_din0),
    .grp_fu_395_p_din1(grp_Layer_norm_1_Pipeline_l_j10_fu_135_grp_fu_395_p_din1),
    .grp_fu_395_p_dout0(grp_fu_694_p_dout0),
    .grp_fu_395_p_ce(grp_Layer_norm_1_Pipeline_l_j10_fu_135_grp_fu_395_p_ce),
    .grp_fu_399_p_din0(grp_Layer_norm_1_Pipeline_l_j10_fu_135_grp_fu_399_p_din0),
    .grp_fu_399_p_din1(grp_Layer_norm_1_Pipeline_l_j10_fu_135_grp_fu_399_p_din1),
    .grp_fu_399_p_dout0(grp_fu_698_p_dout0),
    .grp_fu_399_p_ce(grp_Layer_norm_1_Pipeline_l_j10_fu_135_grp_fu_399_p_ce)
);

Bert_layer_Layer_norm_1_Pipeline_l_j11 grp_Layer_norm_1_Pipeline_l_j11_fu_148(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_Layer_norm_1_Pipeline_l_j11_fu_148_ap_start),
    .ap_done(grp_Layer_norm_1_Pipeline_l_j11_fu_148_ap_done),
    .ap_idle(grp_Layer_norm_1_Pipeline_l_j11_fu_148_ap_idle),
    .ap_ready(grp_Layer_norm_1_Pipeline_l_j11_fu_148_ap_ready),
    .sub_ln306(sub_ln306_reg_386),
    .v124_address0(grp_Layer_norm_1_Pipeline_l_j11_fu_148_v124_address0),
    .v124_ce0(grp_Layer_norm_1_Pipeline_l_j11_fu_148_v124_ce0),
    .v124_q0(v124_q0),
    .v237_address0(grp_Layer_norm_1_Pipeline_l_j11_fu_148_v237_address0),
    .v237_ce0(grp_Layer_norm_1_Pipeline_l_j11_fu_148_v237_ce0),
    .v237_we0(grp_Layer_norm_1_Pipeline_l_j11_fu_148_v237_we0),
    .v237_d0(grp_Layer_norm_1_Pipeline_l_j11_fu_148_v237_d0),
    .v235_address0(grp_Layer_norm_1_Pipeline_l_j11_fu_148_v235_address0),
    .v235_ce0(grp_Layer_norm_1_Pipeline_l_j11_fu_148_v235_ce0),
    .v235_q0(v235_q0),
    .v154(reg_180),
    .v159(v1_reg_381),
    .v236_address0(grp_Layer_norm_1_Pipeline_l_j11_fu_148_v236_address0),
    .v236_ce0(grp_Layer_norm_1_Pipeline_l_j11_fu_148_v236_ce0),
    .v236_q0(v236_q0),
    .grp_fu_391_p_din0(grp_Layer_norm_1_Pipeline_l_j11_fu_148_grp_fu_391_p_din0),
    .grp_fu_391_p_din1(grp_Layer_norm_1_Pipeline_l_j11_fu_148_grp_fu_391_p_din1),
    .grp_fu_391_p_opcode(grp_Layer_norm_1_Pipeline_l_j11_fu_148_grp_fu_391_p_opcode),
    .grp_fu_391_p_dout0(grp_fu_690_p_dout0),
    .grp_fu_391_p_ce(grp_Layer_norm_1_Pipeline_l_j11_fu_148_grp_fu_391_p_ce),
    .grp_fu_403_p_din0(grp_Layer_norm_1_Pipeline_l_j11_fu_148_grp_fu_403_p_din0),
    .grp_fu_403_p_din1(grp_Layer_norm_1_Pipeline_l_j11_fu_148_grp_fu_403_p_din1),
    .grp_fu_403_p_opcode(grp_Layer_norm_1_Pipeline_l_j11_fu_148_grp_fu_403_p_opcode),
    .grp_fu_403_p_dout0(grp_fu_716_p_dout0),
    .grp_fu_403_p_ce(grp_Layer_norm_1_Pipeline_l_j11_fu_148_grp_fu_403_p_ce),
    .grp_fu_395_p_din0(grp_Layer_norm_1_Pipeline_l_j11_fu_148_grp_fu_395_p_din0),
    .grp_fu_395_p_din1(grp_Layer_norm_1_Pipeline_l_j11_fu_148_grp_fu_395_p_din1),
    .grp_fu_395_p_dout0(grp_fu_694_p_dout0),
    .grp_fu_395_p_ce(grp_Layer_norm_1_Pipeline_l_j11_fu_148_grp_fu_395_p_ce),
    .grp_fu_399_p_din0(grp_Layer_norm_1_Pipeline_l_j11_fu_148_grp_fu_399_p_din0),
    .grp_fu_399_p_din1(grp_Layer_norm_1_Pipeline_l_j11_fu_148_grp_fu_399_p_din1),
    .grp_fu_399_p_dout0(grp_fu_698_p_dout0),
    .grp_fu_399_p_ce(grp_Layer_norm_1_Pipeline_l_j11_fu_148_grp_fu_399_p_ce)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_Layer_norm_1_Pipeline_VITIS_LOOP_269_1_fu_123_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_Layer_norm_1_Pipeline_VITIS_LOOP_269_1_fu_123_ap_start_reg <= 1'b1;
        end else if ((grp_Layer_norm_1_Pipeline_VITIS_LOOP_269_1_fu_123_ap_ready == 1'b1)) begin
            grp_Layer_norm_1_Pipeline_VITIS_LOOP_269_1_fu_123_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_Layer_norm_1_Pipeline_VITIS_LOOP_273_2_fu_129_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_Layer_norm_1_Pipeline_VITIS_LOOP_273_2_fu_129_ap_start_reg <= 1'b1;
        end else if ((grp_Layer_norm_1_Pipeline_VITIS_LOOP_273_2_fu_129_ap_ready == 1'b1)) begin
            grp_Layer_norm_1_Pipeline_VITIS_LOOP_273_2_fu_129_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_Layer_norm_1_Pipeline_l_j10_fu_135_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state5)) begin
            grp_Layer_norm_1_Pipeline_l_j10_fu_135_ap_start_reg <= 1'b1;
        end else if ((grp_Layer_norm_1_Pipeline_l_j10_fu_135_ap_ready == 1'b1)) begin
            grp_Layer_norm_1_Pipeline_l_j10_fu_135_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_Layer_norm_1_Pipeline_l_j11_fu_148_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state35)) begin
            grp_Layer_norm_1_Pipeline_l_j11_fu_148_ap_start_reg <= 1'b1;
        end else if ((grp_Layer_norm_1_Pipeline_l_j11_fu_148_ap_ready == 1'b1)) begin
            grp_Layer_norm_1_Pipeline_l_j11_fu_148_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        i7_fu_60 <= 4'd0;
    end else if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln277_fu_194_p2 == 1'd0))) begin
        i7_fu_60 <= add_ln277_fu_200_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln277_fu_194_p2 == 1'd1))) begin
        i8_fu_76 <= 4'd0;
    end else if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln302_fu_250_p2 == 1'd0))) begin
        i8_fu_76 <= add_ln302_fu_256_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        add3_reg_371 <= grp_fu_712_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        conv_reg_366 <= grp_fu_705_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        i7_1_reg_305 <= i7_fu_60;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        i8_1_reg_342 <= i8_fu_76;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        mean2_load_reg_332 <= mean2_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state4))) begin
        reg_180 <= mean_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        sub_ln280_reg_337[13 : 8] <= sub_ln280_fu_240_p2[13 : 8];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        sub_ln306_reg_386[13 : 8] <= sub_ln306_fu_291_p2[13 : 8];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        v1_reg_381 <= grp_fu_708_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        v_reg_376 <= grp_fu_702_p_dout0;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state2_on_subcall_done)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

assign ap_ST_fsm_state32_blk = 1'b0;

assign ap_ST_fsm_state33_blk = 1'b0;

assign ap_ST_fsm_state34_blk = 1'b0;

assign ap_ST_fsm_state35_blk = 1'b0;

always @ (*) begin
    if ((grp_Layer_norm_1_Pipeline_l_j11_fu_148_ap_done == 1'b0)) begin
        ap_ST_fsm_state36_blk = 1'b1;
    end else begin
        ap_ST_fsm_state36_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if ((grp_Layer_norm_1_Pipeline_l_j10_fu_135_ap_done == 1'b0)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) | ((1'b1 == ap_CS_fsm_state7) & (icmp_ln302_fu_250_p2 == 1'd1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln302_fu_250_p2 == 1'd1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_fu_391_ce = grp_Layer_norm_1_Pipeline_l_j11_fu_148_grp_fu_391_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_391_ce = grp_Layer_norm_1_Pipeline_l_j10_fu_135_grp_fu_391_p_ce;
    end else begin
        grp_fu_391_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_fu_391_opcode = grp_Layer_norm_1_Pipeline_l_j11_fu_148_grp_fu_391_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_391_opcode = grp_Layer_norm_1_Pipeline_l_j10_fu_135_grp_fu_391_p_opcode;
    end else begin
        grp_fu_391_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_fu_391_p0 = grp_Layer_norm_1_Pipeline_l_j11_fu_148_grp_fu_391_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_391_p0 = grp_Layer_norm_1_Pipeline_l_j10_fu_135_grp_fu_391_p_din0;
    end else begin
        grp_fu_391_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_fu_391_p1 = grp_Layer_norm_1_Pipeline_l_j11_fu_148_grp_fu_391_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_391_p1 = grp_Layer_norm_1_Pipeline_l_j10_fu_135_grp_fu_391_p_din1;
    end else begin
        grp_fu_391_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_fu_395_ce = grp_Layer_norm_1_Pipeline_l_j11_fu_148_grp_fu_395_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_395_ce = grp_Layer_norm_1_Pipeline_l_j10_fu_135_grp_fu_395_p_ce;
    end else begin
        grp_fu_395_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_fu_395_p0 = grp_Layer_norm_1_Pipeline_l_j11_fu_148_grp_fu_395_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_395_p0 = grp_Layer_norm_1_Pipeline_l_j10_fu_135_grp_fu_395_p_din0;
    end else begin
        grp_fu_395_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_fu_395_p1 = grp_Layer_norm_1_Pipeline_l_j11_fu_148_grp_fu_395_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_395_p1 = grp_Layer_norm_1_Pipeline_l_j10_fu_135_grp_fu_395_p_din1;
    end else begin
        grp_fu_395_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_fu_399_ce = grp_Layer_norm_1_Pipeline_l_j11_fu_148_grp_fu_399_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_399_ce = grp_Layer_norm_1_Pipeline_l_j10_fu_135_grp_fu_399_p_ce;
    end else begin
        grp_fu_399_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_fu_399_p0 = grp_Layer_norm_1_Pipeline_l_j11_fu_148_grp_fu_399_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_399_p0 = grp_Layer_norm_1_Pipeline_l_j10_fu_135_grp_fu_399_p_din0;
    end else begin
        grp_fu_399_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_fu_399_p1 = grp_Layer_norm_1_Pipeline_l_j11_fu_148_grp_fu_399_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_399_p1 = grp_Layer_norm_1_Pipeline_l_j10_fu_135_grp_fu_399_p_din1;
    end else begin
        grp_fu_399_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_fu_403_ce = grp_Layer_norm_1_Pipeline_l_j11_fu_148_grp_fu_403_p_ce;
    end else begin
        grp_fu_403_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        mean2_address0 = zext_ln277_fu_206_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        mean2_address0 = grp_Layer_norm_1_Pipeline_l_j10_fu_135_mean2_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        mean2_address0 = grp_Layer_norm_1_Pipeline_VITIS_LOOP_273_2_fu_129_mean2_address0;
    end else begin
        mean2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        mean2_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        mean2_ce0 = grp_Layer_norm_1_Pipeline_l_j10_fu_135_mean2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        mean2_ce0 = grp_Layer_norm_1_Pipeline_VITIS_LOOP_273_2_fu_129_mean2_ce0;
    end else begin
        mean2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        mean2_d0 = grp_Layer_norm_1_Pipeline_l_j10_fu_135_mean2_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        mean2_d0 = grp_Layer_norm_1_Pipeline_VITIS_LOOP_273_2_fu_129_mean2_d0;
    end else begin
        mean2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        mean2_we0 = grp_Layer_norm_1_Pipeline_l_j10_fu_135_mean2_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        mean2_we0 = grp_Layer_norm_1_Pipeline_VITIS_LOOP_273_2_fu_129_mean2_we0;
    end else begin
        mean2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        mean_address0 = zext_ln302_fu_262_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        mean_address0 = zext_ln277_fu_206_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        mean_address0 = grp_Layer_norm_1_Pipeline_l_j10_fu_135_mean_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        mean_address0 = grp_Layer_norm_1_Pipeline_VITIS_LOOP_269_1_fu_123_mean_address0;
    end else begin
        mean_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state7))) begin
        mean_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        mean_ce0 = grp_Layer_norm_1_Pipeline_l_j10_fu_135_mean_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        mean_ce0 = grp_Layer_norm_1_Pipeline_VITIS_LOOP_269_1_fu_123_mean_ce0;
    end else begin
        mean_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        mean_d0 = grp_Layer_norm_1_Pipeline_l_j10_fu_135_mean_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        mean_d0 = grp_Layer_norm_1_Pipeline_VITIS_LOOP_269_1_fu_123_mean_d0;
    end else begin
        mean_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        mean_we0 = grp_Layer_norm_1_Pipeline_l_j10_fu_135_mean_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        mean_we0 = grp_Layer_norm_1_Pipeline_VITIS_LOOP_269_1_fu_123_mean_we0;
    end else begin
        mean_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        v124_address0 = grp_Layer_norm_1_Pipeline_l_j11_fu_148_v124_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        v124_address0 = grp_Layer_norm_1_Pipeline_l_j10_fu_135_v124_address0;
    end else begin
        v124_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        v124_ce0 = grp_Layer_norm_1_Pipeline_l_j11_fu_148_v124_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        v124_ce0 = grp_Layer_norm_1_Pipeline_l_j10_fu_135_v124_ce0;
    end else begin
        v124_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        var_address0 = zext_ln302_fu_262_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        var_address0 = grp_Layer_norm_1_Pipeline_l_j10_fu_135_var_address0;
    end else begin
        var_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        var_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        var_ce0 = grp_Layer_norm_1_Pipeline_l_j10_fu_135_var_ce0;
    end else begin
        var_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        var_we0 = grp_Layer_norm_1_Pipeline_l_j10_fu_135_var_we0;
    end else begin
        var_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b0 == ap_block_state2_on_subcall_done) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln277_fu_194_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((grp_Layer_norm_1_Pipeline_l_j10_fu_135_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln302_fu_250_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            if (((grp_Layer_norm_1_Pipeline_l_j11_fu_148_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state36))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state36;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln277_fu_200_p2 = (i7_fu_60 + 4'd1);

assign add_ln302_fu_256_p2 = (i8_fu_76 + 4'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state2_on_subcall_done = ((grp_Layer_norm_1_Pipeline_VITIS_LOOP_273_2_fu_129_ap_done == 1'b0) | (grp_Layer_norm_1_Pipeline_VITIS_LOOP_269_1_fu_123_ap_done == 1'b0));
end

assign grp_Layer_norm_1_Pipeline_VITIS_LOOP_269_1_fu_123_ap_start = grp_Layer_norm_1_Pipeline_VITIS_LOOP_269_1_fu_123_ap_start_reg;

assign grp_Layer_norm_1_Pipeline_VITIS_LOOP_273_2_fu_129_ap_start = grp_Layer_norm_1_Pipeline_VITIS_LOOP_273_2_fu_129_ap_start_reg;

assign grp_Layer_norm_1_Pipeline_l_j10_fu_135_ap_start = grp_Layer_norm_1_Pipeline_l_j10_fu_135_ap_start_reg;

assign grp_Layer_norm_1_Pipeline_l_j11_fu_148_ap_start = grp_Layer_norm_1_Pipeline_l_j11_fu_148_ap_start_reg;

assign grp_fu_690_p_ce = grp_fu_391_ce;

assign grp_fu_690_p_din0 = grp_fu_391_p0;

assign grp_fu_690_p_din1 = grp_fu_391_p1;

assign grp_fu_690_p_opcode = grp_fu_391_opcode;

assign grp_fu_694_p_ce = grp_fu_395_ce;

assign grp_fu_694_p_din0 = grp_fu_395_p0;

assign grp_fu_694_p_din1 = grp_fu_395_p1;

assign grp_fu_698_p_ce = grp_fu_399_ce;

assign grp_fu_698_p_din0 = grp_fu_399_p0;

assign grp_fu_698_p_din1 = grp_fu_399_p1;

assign grp_fu_702_p_ce = 1'b1;

assign grp_fu_702_p_din0 = add3_reg_371;

assign grp_fu_705_p_ce = 1'b1;

assign grp_fu_705_p_din0 = var_q0;

assign grp_fu_708_p_ce = 1'b1;

assign grp_fu_708_p_din0 = 32'd0;

assign grp_fu_708_p_din1 = v_reg_376;

assign grp_fu_712_p_ce = 1'b1;

assign grp_fu_712_p_din0 = conv_reg_366;

assign grp_fu_712_p_din1 = 64'd4532020583610935537;

assign grp_fu_712_p_opcode = 2'd0;

assign grp_fu_716_p_ce = grp_fu_403_ce;

assign grp_fu_716_p_din0 = grp_Layer_norm_1_Pipeline_l_j11_fu_148_grp_fu_403_p_din0;

assign grp_fu_716_p_din1 = grp_Layer_norm_1_Pipeline_l_j11_fu_148_grp_fu_403_p_din1;

assign grp_fu_716_p_opcode = 2'd0;

assign icmp_ln277_fu_194_p2 = ((i7_fu_60 == 4'd12) ? 1'b1 : 1'b0);

assign icmp_ln302_fu_250_p2 = ((i8_fu_76 == 4'd12) ? 1'b1 : 1'b0);

assign sub_ln280_fu_240_p2 = (tmp_fu_222_p3 - zext_ln280_fu_236_p1);

assign sub_ln306_fu_291_p2 = (tmp_33_fu_273_p3 - zext_ln306_fu_287_p1);

assign tmp_33_fu_273_p3 = {{i8_1_reg_342}, {10'd0}};

assign tmp_34_fu_280_p3 = {{i8_1_reg_342}, {8'd0}};

assign tmp_fu_222_p3 = {{i7_1_reg_305}, {10'd0}};

assign tmp_s_fu_229_p3 = {{i7_1_reg_305}, {8'd0}};

assign v235_address0 = grp_Layer_norm_1_Pipeline_l_j11_fu_148_v235_address0;

assign v235_ce0 = grp_Layer_norm_1_Pipeline_l_j11_fu_148_v235_ce0;

assign v236_address0 = grp_Layer_norm_1_Pipeline_l_j11_fu_148_v236_address0;

assign v236_ce0 = grp_Layer_norm_1_Pipeline_l_j11_fu_148_v236_ce0;

assign v237_address0 = grp_Layer_norm_1_Pipeline_l_j11_fu_148_v237_address0;

assign v237_ce0 = grp_Layer_norm_1_Pipeline_l_j11_fu_148_v237_ce0;

assign v237_d0 = grp_Layer_norm_1_Pipeline_l_j11_fu_148_v237_d0;

assign v237_we0 = grp_Layer_norm_1_Pipeline_l_j11_fu_148_v237_we0;

assign zext_ln277_fu_206_p1 = i7_fu_60;

assign zext_ln280_fu_236_p1 = tmp_s_fu_229_p3;

assign zext_ln302_fu_262_p1 = i8_fu_76;

assign zext_ln306_fu_287_p1 = tmp_34_fu_280_p3;

always @ (posedge ap_clk) begin
    sub_ln280_reg_337[7:0] <= 8'b00000000;
    sub_ln306_reg_386[7:0] <= 8'b00000000;
end

endmodule //Bert_layer_Layer_norm_1
