[{"DBLP title": "An Optimized GIB Routing Architecture with Bent Wires for FPGA.", "DBLP authors": ["Kaichuang Shi", "Xuegong Zhou", "Hao Zhou", "Lingli Wang"], "year": 2023, "doi": "https://doi.org/10.1145/3519599", "OA papers": [{"PaperId": "https://openalex.org/W4220769335", "PaperTitle": "An Optimized GIB Routing Architecture with Bent Wires for FPGA", "Year": 2022, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Fudan University": 4.0}, "Authors": ["Kaichuang Shi", "Xuegong Zhou", "Hao Zhou", "Lingli Wang"]}]}, {"DBLP title": "Jitter-based Adaptive True Random Number Generation Circuits for FPGAs in the Cloud.", "DBLP authors": ["Xiang Li", "Peter Stanwicks", "George Provelengios", "Russell Tessier", "Daniel E. Holcomb"], "year": 2023, "doi": "https://doi.org/10.1145/3487554", "OA papers": [{"PaperId": "https://openalex.org/W4294599620", "PaperTitle": "Jitter-based Adaptive True Random Number Generation Circuits for FPGAs in the Cloud", "Year": 2022, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"University of Massachusetts Amherst": 5.0}, "Authors": ["Xiang Li", "Peter Stanwicks", "George Provelengios", "Russell Tessier", "Daniel Holcomb"]}]}, {"DBLP title": "Remarn: A Reconfigurable Multi-threaded Multi-core Accelerator for Recurrent Neural Networks.", "DBLP authors": ["Zhiqiang Que", "Hiroki Nakahara", "Hongxiang Fan", "He Li", "Jiuxi Meng", "Kuen Hung Tsoi", "Xinyu Niu", "Eriko Nurvitadhi", "Wayne Luk"], "year": 2023, "doi": "https://doi.org/10.1145/3534969", "OA papers": [{"PaperId": "https://openalex.org/W4280577395", "PaperTitle": "Remarn: A Reconfigurable Multi-threaded Multi-core Accelerator for Recurrent Neural Networks", "Year": 2022, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Imperial College London": 4.0, "Tokyo Institute of Technology": 1.0, "University of Cambridge": 1.0, "Intel (United States)": 1.0}, "Authors": ["Zhiqiang Que", "Hiroki Nakahara", "Hongxiang Fan", "He Li", "Jiuxi Meng", "Kuen Hung Tsoi", "Xinyu Niu", "Eriko Nurvitadhi", "Wayne Luk"]}]}, {"DBLP title": "A High-Throughput, Resource-Efficient Implementation of the RoCEv2 Remote DMA Protocol and its Application.", "DBLP authors": ["Niklas Schelten", "Fritjof Steinert", "Justin Knapheide", "Anton Schulte", "Benno Stabernack"], "year": 2023, "doi": "https://doi.org/10.1145/3543176", "OA papers": [{"PaperId": "https://openalex.org/W4312190975", "PaperTitle": "A High-Throughput, Resource-Efficient Implementation of the RoCEv2 Remote DMA Protocol and its Application", "Year": 2022, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Fraunhofer Institute for Telecommunications, Heinrich Hertz Institute": 3.5, "University of Potsdam": 1.5}, "Authors": ["Niklas Schelten", "Fritjof Steinert", "Justin Knapheide", "Anton Schulte", "Benno Stabernack"]}]}, {"DBLP title": "Cross-VM Covert- and Side-Channel Attacks in Cloud FPGAs.", "DBLP authors": ["Ilias Giechaskiel", "Shanquan Tian", "Jakub Szefer"], "year": 2023, "doi": "https://doi.org/10.1145/3534972", "OA papers": [{"PaperId": "https://openalex.org/W4280590166", "PaperTitle": "Cross-VM Covert- and Side-Channel Attacks in Cloud FPGAs", "Year": 2022, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Yale University": 2.0}, "Authors": ["Ilias Giechaskiel", "Shanquan Tian", "Jakub Szefer"]}]}, {"DBLP title": "Advantages of a Statistical Estimation Approach for Clock Frequency Estimation of Heterogeneous and Irregular CGRAs.", "DBLP authors": ["Dennis Leander Wolf", "Christoph Spang", "Daniel Diener", "Christian Hochberger"], "year": 2023, "doi": "https://doi.org/10.1145/3531062", "OA papers": [{"PaperId": "https://openalex.org/W4224731124", "PaperTitle": "Advantages of a Statistical Estimation Approach for Clock Frequency Estimation of Heterogeneous and Irregular CGRAs", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Technical University of Darmstadt": 3.5, "Embedded Systems (United States)": 0.5}, "Authors": ["Dennis Leander Wolf", "Christoph Spang", "Daniel Diener", "Christian Hochberger"]}]}, {"DBLP title": "Streaming Overlay Architecture for Lightweight LSTM Computation on FPGA SoCs.", "DBLP authors": ["Lenos Ioannou", "Suhaib A. Fahmy"], "year": 2023, "doi": "https://doi.org/10.1145/3543069", "OA papers": [{"PaperId": "https://openalex.org/W4283219803", "PaperTitle": "Streaming Overlay Architecture for Lightweight LSTM Computation on FPGA SoCs", "Year": 2022, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Warwick": 1.0, "King Abdullah University of Science and Technology": 1.0}, "Authors": ["Lenos Ioannou", "Suhaib A. Fahmy"]}]}, {"DBLP title": "A Scalable Systolic Accelerator for Estimation of the Spectral Correlation Density Function and Its FPGA Implementation.", "DBLP authors": ["Xiangwei Li", "Douglas L. Maskell", "Carol Jingyi Li", "Philip H. W. Leong", "David Boland"], "year": 2023, "doi": "https://doi.org/10.1145/3546181", "OA papers": [{"PaperId": "https://openalex.org/W4283798585", "PaperTitle": "A Scalable Systolic Accelerator for Estimation of the Spectral Correlation Density Function and Its FPGA Implementation", "Year": 2022, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Nanyang Technological University": 2.0, "University of Sydney": 3.0}, "Authors": ["Xiangwei Li", "Douglas L. Maskell", "Carol Jingyi Li", "P.H.W. Leong", "Peter Athanas"]}]}, {"DBLP title": "LW-GCN: A Lightweight FPGA-based Graph Convolutional Network Accelerator.", "DBLP authors": ["Zhuofu Tao", "Chen Wu", "Yuan Liang", "Kun Wang", "Lei He"], "year": 2023, "doi": "https://doi.org/10.1145/3550075", "OA papers": [{"PaperId": "https://openalex.org/W4226439885", "PaperTitle": "LW-GCN: A Lightweight FPGA-based Graph Convolutional Network Accelerator", "Year": 2022, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"University of California, Los Angeles": 5.0}, "Authors": ["Zhuofu Tao", "C.-L. Wu", "Yuan Liang", "Kun Wang", "Le He"]}]}, {"DBLP title": "Voltage Sensor Implementations for Remote Power Attacks on FPGAs.", "DBLP authors": ["Shayan Moini", "Aleksa Deric", "Xiang Li", "George Provelengios", "Wayne P. Burleson", "Russell Tessier", "Daniel E. Holcomb"], "year": 2023, "doi": "https://doi.org/10.1145/3555048", "OA papers": [{"PaperId": "https://openalex.org/W4290648676", "PaperTitle": "Voltage Sensor Implementations for Remote Power Attacks on FPGAs", "Year": 2022, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"University of Massachusetts Amherst": 7.0}, "Authors": ["Shayan Moini", "Aleksa Deric", "Xiang Li", "George Provelengios", "Wayne Burleson", "Russell Tessier", "Daniel Holcomb"]}]}, {"DBLP title": "FPGA-based Acceleration of Time Series Similarity Prediction: From Cloud to Edge.", "DBLP authors": ["Amin Kalantar", "Zachary Zimmerman", "Philip Brisk"], "year": 2023, "doi": "https://doi.org/10.1145/3555810", "OA papers": [{"PaperId": "https://openalex.org/W4291142686", "PaperTitle": "FPGA-based Acceleration of Time Series Similarity Prediction: From Cloud to Edge", "Year": 2022, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of California, Riverside": 2.0, "Google (United States)": 1.0}, "Authors": ["Amin Kalantar", "Zachary Zimmerman", "Philip Brisk"]}]}, {"DBLP title": "Efficient Design of Low Bitwidth Convolutional Neural Networks on FPGA with Optimized Dot Product Units.", "DBLP authors": ["M\u00e1rio P. V\u00e9stias", "Rui Policarpo Duarte", "Jos\u00e9 T. de Sousa", "Hor\u00e1cio C. Neto"], "year": 2023, "doi": "https://doi.org/10.1145/3546182", "OA papers": [{"PaperId": "https://openalex.org/W4283801046", "PaperTitle": "Efficient Design of Low Bitwidth Convolutional Neural Networks on FPGA with Optimized Dot Product Units", "Year": 2022, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento": 2.5, "Instituto Polit\u00e9cnico de Lisboa": 0.5, "University of Lisbon": 1.0}, "Authors": ["M\u00e1rio V\u00e9stias", "Rui Policarpo Duarte", "Jos\u00e9 T. de Sousa", "Hor\u00e1cio C. Neto"]}]}, {"DBLP title": "Data and Computation Reuse in CNNs Using Memristor TCAMs.", "DBLP authors": ["Rafael F\u00e3o de Moura", "Jo\u00e3o Paulo Cardoso de Lima", "Luigi Carro"], "year": 2023, "doi": "https://doi.org/10.1145/3549536", "OA papers": [{"PaperId": "https://openalex.org/W4286001379", "PaperTitle": "Data and Computation Reuse in CNNs Using Memristor TCAMs", "Year": 2022, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Universidade Federal do Rio Grande do Sul": 3.0}, "Authors": ["Rafael F\u00e3o de Moura", "Jo\u00e3o Paulo C. de Lima", "Luigi Carro"]}]}, {"DBLP title": "A Scalable Many-core Overlay Architecture on an HBM2-enabled Multi-Die FPGA.", "DBLP authors": ["Riadh Ben Abdelhamid", "Yoshiki Yamaguchi", "Taisuke Boku"], "year": 2023, "doi": "https://doi.org/10.1145/3547657", "OA papers": [{"PaperId": "https://openalex.org/W4286001193", "PaperTitle": "A Scalable Many-core Overlay Architecture on an HBM2-enabled Multi-Die FPGA", "Year": 2022, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Tsukuba": 3.0}, "Authors": ["Riadh Ben Abdelhamid", "Yoshiki Yamaguchi", "Taisuke Boku"]}]}, {"DBLP title": "Near-memory Computing on FPGAs with 3D-stacked Memories: Applications, Architectures, and Optimizations.", "DBLP authors": ["Veronia Iskandar", "Mohamed A. Abd El Ghany", "Diana G\u00f6hringer"], "year": 2023, "doi": "https://doi.org/10.1145/3547658", "OA papers": [{"PaperId": "https://openalex.org/W4285730081", "PaperTitle": "Near-memory Computing on FPGAs with 3D-stacked Memories: Applications, Architectures, and Optimizations", "Year": 2022, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"TU Dresden": 2.0, "German University in Cairo": 0.5, "Technical University of Darmstadt": 0.5}, "Authors": ["Veronia Iskandar", "Mohamed A. Abd El Ghany", "Diana G\u00f6hringer"]}]}, {"DBLP title": "Efficient Compilation and Mapping of Fixed Function Combinational Logic onto Digital Signal Processors Targeting Neural Network Inference and Utilizing High-level Synthesis.", "DBLP authors": ["Soheil Nazar Shahsavani", "Arash Fayyazi", "Mahdi Nazemi", "Massoud Pedram"], "year": 2023, "doi": "https://doi.org/10.1145/3559543", "OA papers": [{"PaperId": "https://openalex.org/W4293089346", "PaperTitle": "Efficient Compilation and Mapping of Fixed Function Combinational Logic onto Digital Signal Processors Targeting Neural Network Inference and Utilizing High-level Synthesis", "Year": 2022, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Southern California": 4.0}, "Authors": ["Soheil Nazar Shahsavani", "Arash Fayyazi", "Mahdi Nazemi", "Massoud Pedram"]}]}, {"DBLP title": "FPGA Acceleration of Probabilistic Sentential Decision Diagrams with High-level Synthesis.", "DBLP authors": ["Young Kyu Choi", "Carlos Santillana", "Yujia Shen", "Adnan Darwiche", "Jason Cong"], "year": 2023, "doi": "https://doi.org/10.1145/3561514", "OA papers": [{"PaperId": "https://openalex.org/W4294733180", "PaperTitle": "FPGA Acceleration of Probabilistic Sentential Decision Diagrams with High-level Synthesis", "Year": 2022, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Inha University": 0.5, "University of California, Los Angeles": 4.5}, "Authors": ["Young Choi", "Carlos Santillana", "Yujia Shen", "Adnan Darwiche", "Jason Cong"]}]}, {"DBLP title": "Hardware-accelerated Real-time Drift-awareness for Robust Deep Learning on Wireless RF Data.", "DBLP authors": ["Chanaka Ganewattha", "Zaheer Khan", "Janne Lehtom\u00e4ki", "Matti Latva-aho"], "year": 2023, "doi": "https://doi.org/10.1145/3563394", "OA papers": [{"PaperId": "https://openalex.org/W4295292882", "PaperTitle": "Hardware-accelerated Real-time Drift-awareness for Robust Deep Learning on Wireless RF Data", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Oulu": 4.0}, "Authors": ["Chanaka Ganewattha", "Zaheer Khan", "Janne Lehtom\u00e4ki", "Matti Latva\u2010aho"]}]}, {"DBLP title": "A Survey on FPGA Cybersecurity Design Strategies.", "DBLP authors": ["Alexandre Proulx", "Jean-Yves Chouinard", "Paul Fortier", "Amine Miled"], "year": 2023, "doi": "https://doi.org/10.1145/3561515", "OA papers": [{"PaperId": "https://openalex.org/W4295943008", "PaperTitle": "A Survey on FPGA Cybersecurity Design Strategies", "Year": 2022, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Universit\u00e9 Laval": 4.0}, "Authors": ["Alexandre Proulx", "Jean\u2010Yves Chouinard", "Paul Fortier", "Amine Miled"]}]}, {"DBLP title": "Automatic Creation of High-bandwidth Memory Architectures from Domain-specific Languages: The Case of Computational Fluid Dynamics.", "DBLP authors": ["Stephanie Soldavini", "Karl F. A. Friebel", "Mattia Tibaldi", "Gerald Hempel", "Jer\u00f3nimo Castrill\u00f3n", "Christian Pilato"], "year": 2023, "doi": "https://doi.org/10.1145/3563553", "OA papers": [{"PaperId": "https://openalex.org/W4296131215", "PaperTitle": "Automatic Creation of High-bandwidth Memory Architectures from Domain-specific Languages: The Case of Computational Fluid Dynamics", "Year": 2022, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Politecnico di Milano": 3.0, "TU Dresden": 3.0}, "Authors": ["Stephanie Soldavini", "Karl F. A. Friebel", "Mattia Tibaldi", "Gerald Hempel", "Jer\u00f3nimo Castrill\u00f3n", "Christian Pilato"]}]}, {"DBLP title": "Hardware Optimizations of Fruit-80 Stream Cipher: Smaller than Grain.", "DBLP authors": ["Gangqiang Yang", "Zhengyuan Shi", "Cheng Chen", "Hailiang Xiong", "Fudong Li", "Honggang Hu", "Zhiguo Wan"], "year": 2023, "doi": "https://doi.org/10.1145/3569455", "OA papers": [{"PaperId": "https://openalex.org/W4307203669", "PaperTitle": "Hardware Optimizations of Fruit-80 Stream Cipher: Smaller than Grain", "Year": 2022, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Shandong University": 4.0, "University of Alberta": 1.0, "University of Science and Technology of China": 1.0, "Zhejiang Lab": 1.0}, "Authors": ["Gangqiang Yang", "Zhengyuan Shi", "Cheng Chen", "Hailiang Xiong", "Fudong Li", "Honggang Hu", "Zhiguo Wan"]}]}, {"DBLP title": "FlexCNN: An End-to-end Framework for Composing CNN Accelerators on FPGA.", "DBLP authors": ["Suhail Basalama", "Atefeh Sohrabizadeh", "Jie Wang", "Licheng Guo", "Jason Cong"], "year": 2023, "doi": "https://doi.org/10.1145/3570928", "OA papers": [{"PaperId": "https://openalex.org/W4312037452", "PaperTitle": "FlexCNN: An End-to-end Framework for Composing CNN Accelerators on FPGA", "Year": 2022, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"University of California, Los Angeles": 5.0}, "Authors": ["Suhail Basalama", "Atefeh Sohrabizadeh", "Jie Wang", "Licheng Guo", "Jason Cong"]}]}, {"DBLP title": "Multi-FPGA Designs and Scaling of HPC Challenge Benchmarks via MPI and Circuit-switched Inter-FPGA Networks.", "DBLP authors": ["Marius Meyer", "Tobias Kenter", "Christian Plessl"], "year": 2023, "doi": "https://doi.org/10.1145/3576200", "OA papers": [{"PaperId": "https://openalex.org/W4313894250", "PaperTitle": "Multi-FPGA Designs and Scaling of HPC Challenge Benchmarks via MPI and Circuit-switched Inter-FPGA Networks", "Year": 2023, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Paderborn University": 3.0}, "Authors": ["Marius Meyer", "Tobias Kenter", "Christian Plessl"]}]}, {"DBLP title": "VCSN: Virtual Circuit-Switching Network for Flexible and Simple-to-Operate Communication in HPC FPGA Cluster.", "DBLP authors": ["Tomohiro Ueno", "Kentaro Sano"], "year": 2023, "doi": "https://doi.org/10.1145/3579848", "OA papers": [{"PaperId": "https://openalex.org/W4315977508", "PaperTitle": "VCSN: Virtual Circuit-Switching Network for Flexible and Simple-to-Operate Communication in HPC FPGA Cluster", "Year": 2023, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"RIKEN Center for Computational Science": 2.0}, "Authors": ["Tomohiro Ueno", "Kentaro Sano"]}]}, {"DBLP title": "Improving Energy Efficiency of CGRAs with Low-Overhead Fine-Grained Power Domains.", "DBLP authors": ["Ankita Nayak", "Keyi Zhang", "Rajsekhar Setaluri", "Alex Carsello", "Makai Mann", "Christopher Torng", "Stephen Richardson", "Rick Bahr", "Pat Hanrahan", "Mark Horowitz", "Priyanka Raina"], "year": 2023, "doi": "https://doi.org/10.1145/3558394", "OA papers": [{"PaperId": "https://openalex.org/W4293367110", "PaperTitle": "Improving Energy Efficiency of CGRAs with Low-Overhead Fine-Grained Power Domains", "Year": 2022, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Stanford University": 11.0}, "Authors": ["Ankita Nayak", "Keyi Zhang", "Rajsekhar Setaluri", "Alex Carsello", "Makai Mann", "Christopher Torng", "Stephen Richardson", "Rick Bahr", "Pat Hanrahan", "Mark Horowitz", "Priyanka Raina"]}]}, {"DBLP title": "Adaptive Selection and Clustering of Partial Reconfiguration Modules for Modern FPGA Design Flow.", "DBLP authors": ["Kang Zhao", "Yuchun Ma", "Ruining He", "Jixing Zhang", "Ning Xu", "Jinian Bian"], "year": 2023, "doi": "https://doi.org/10.1145/3567427", "OA papers": [{"PaperId": "https://openalex.org/W4303986854", "PaperTitle": "Adaptive Selection and Clustering of Partial Reconfiguration Modules for Modern FPGA Design Flow", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Beijing University of Posts and Telecommunications": 1.0, "Tsinghua University": 3.0, "Wuhan University": 2.0}, "Authors": ["Kang Zhao", "Yuchun Ma", "Ruining He", "J.G. Zhang", "Ning Xu", "Jinian Bian"]}]}, {"DBLP title": "SASA: A Scalable and Automatic Stencil Acceleration Framework for Optimized Hybrid Spatial and Temporal Parallelism on HBM-based FPGAs.", "DBLP authors": ["Xingyu Tian", "Zhifan Ye", "Alec Lu", "Licheng Guo", "Yuze Chi", "Zhenman Fang"], "year": 2023, "doi": "https://doi.org/10.1145/3572547", "OA papers": [{"PaperId": "https://openalex.org/W4318618048", "PaperTitle": "SASA: A Scalable and Automatic Stencil Acceleration Framework for Optimized Hybrid Spatial and Temporal Parallelism on HBM-based FPGAs", "Year": 2023, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Simon Fraser University": 3.0, "University of Science and Technology of China": 1.0, "University of California, Los Angeles": 2.0}, "Authors": ["Xingyu Tian", "Zhifan Ye", "Alec Lu", "Licheng Guo", "Yuze Chi", "Zhenman Fang"]}]}, {"DBLP title": "Deterministic Approach for Range-enhanced Reconfigurable Packet Classification Engine.", "DBLP authors": ["Dhayalakumar M", "Sk. Noor Mahammad"], "year": 2023, "doi": "https://doi.org/10.1145/3586577", "OA papers": [{"PaperId": "https://openalex.org/W4323074779", "PaperTitle": "Deterministic Approach for Range-enhanced Reconfigurable Packet Classification Engine", "Year": 2023, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Indian Institute of Information Technology, Design and Manufacturing, Kancheepuram": 2.0}, "Authors": ["M Dhayalakumar", "Noor Mahammad Sk"]}]}, {"DBLP title": "Toward Software-like Debugging for FPGAs via Checkpointing and Transaction-based Co-Simulation.", "DBLP authors": ["Sameh Attia", "Vaughn Betz"], "year": 2023, "doi": "https://doi.org/10.1145/3552521", "OA papers": [{"PaperId": "https://openalex.org/W4289315837", "PaperTitle": "Toward Software-like Debugging for FPGAs via Checkpointing and Transaction-based Co-Simulation", "Year": 2022, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Toronto": 2.0}, "Authors": ["Sameh Attia", "Vaughn Betz"]}]}, {"DBLP title": "QiCells: A Modular RFSoC-based Approach to Interface Superconducting Quantum Bits.", "DBLP authors": ["Richard Gebauer", "Nick Karcher", "Mehmed G\u00fcler", "Oliver Sander"], "year": 2023, "doi": "https://doi.org/10.1145/3571820", "OA papers": [{"PaperId": "https://openalex.org/W4312218763", "PaperTitle": "QiCells: A Modular RFSoC-based Approach to Interface Superconducting Quantum Bits", "Year": 2022, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Karlsruhe Institute of Technology": 4.0}, "Authors": ["Richard Gebauer", "Nick Karcher", "Mehmed G\u00fcler", "Oliver Sander"]}]}, {"DBLP title": "Algorithm-hardware Co-optimization for Energy-efficient Drone Detection on Resource-constrained FPGA.", "DBLP authors": ["Han-Sok Suh", "Jian Meng", "Ty Nguyen", "Vijay Kumar", "Yu Cao", "Jae-Sun Seo"], "year": 2023, "doi": "https://doi.org/10.1145/3583074", "OA papers": [{"PaperId": "https://openalex.org/W4320891764", "PaperTitle": "Algorithm-hardware Co-optimization for Energy-efficient Drone Detection on Resource-constrained FPGA", "Year": 2023, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Arizona State University": 4.0, "University of Pennsylvania": 2.0}, "Authors": ["Han-Sok Suh", "Jian Meng", "Ty Nguyen", "Vijay Kumar", "Yu Cao", "Jae-sun Seo"]}]}, {"DBLP title": "ZyPR: End-to-end Build Tool and Runtime Manager for Partial Reconfiguration of FPGA SoCs at the Edge.", "DBLP authors": ["Alex R. Bucknall", "Suhaib A. Fahmy"], "year": 2023, "doi": "https://doi.org/10.1145/3585521", "OA papers": [{"PaperId": "https://openalex.org/W4322496341", "PaperTitle": "ZyPR: End-to-end Build Tool and Runtime Manager for Partial Reconfiguration of FPGA SoCs at the Edge", "Year": 2023, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Warwick": 1.0, "King Abdullah University of Science and Technology": 1.0}, "Authors": ["Alex R. Bucknall", "Suhaib A. Fahmy"]}]}, {"DBLP title": "A Survey of Processing Systems for Phylogenetics and Population Genetics.", "DBLP authors": ["Reinout Corts", "Nikolaos Alachiotis"], "year": 2023, "doi": "https://doi.org/10.1145/3588033", "OA papers": [{"PaperId": "https://openalex.org/W4327590773", "PaperTitle": "A Survey of Processing Systems for Phylogenetics and Population Genetics", "Year": 2023, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Twente": 2.0}, "Authors": ["Reinout Corts", "Nikolaos Alachiotis"]}]}, {"DBLP title": "NeuroHSMD: Neuromorphic Hybrid Spiking Motion Detector.", "DBLP authors": ["Pedro Machado", "Jo\u00e3o Filipe Ferreira", "Andreas Oikonomou", "T. M. McGinnity"], "year": 2023, "doi": "https://doi.org/10.1145/3588318", "OA papers": [{"PaperId": "https://openalex.org/W4327742760", "PaperTitle": "NeuroHSMD: Neuromorphic Hybrid Spiking Motion Detector", "Year": 2023, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Nottingham Trent University": 3.0, "University of Ulster": 0.5, "Intelligent Systems Research (United States)": 0.5}, "Authors": ["Pedro Machado", "Jo\u00e3o Filipe Ferreira", "Andreas Oikonomou", "T.M. McGinnity"]}]}, {"DBLP title": "Stream Aggregation with Compressed Sliding Windows.", "DBLP authors": ["Prajith Ramakrishnan Geethakumari", "Ioannis Sourdis"], "year": 2023, "doi": "https://doi.org/10.1145/3590774", "OA papers": [{"PaperId": "https://openalex.org/W4362610202", "PaperTitle": "Stream Aggregation with Compressed Sliding Windows", "Year": 2023, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Chalmers University of Technology": 2.0}, "Authors": ["Prajith Ramakrishnan Geethakumari", "Ioannis Sourdis"]}]}, {"DBLP title": "NAPOLY: A Non-deterministic Automata Processor OverLaY.", "DBLP authors": ["Rasha Karakchi", "Jason D. Bakos"], "year": 2023, "doi": "https://doi.org/10.1145/3593586", "OA papers": [{"PaperId": "https://openalex.org/W4366825874", "PaperTitle": "NAPOLY: A Non-deterministic Automata Processor OverLaY", "Year": 2023, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of South Carolina": 2.0}, "Authors": ["Rasha Karakchi", "Jason D. Bakos"]}]}, {"DBLP title": "An Empirical Approach to Enhance Performance for Scalable CORDIC-Based Deep Neural Networks.", "DBLP authors": ["Gopal Raut", "Saurabh Karkun", "Santosh Kumar Vishvakarma"], "year": 2023, "doi": "https://doi.org/10.1145/3596220", "OA papers": [{"PaperId": "https://openalex.org/W4375861680", "PaperTitle": "An Empirical Approach to Enhance Performance for Scalable CORDIC-Based Deep Neural Networks", "Year": 2023, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Indian Institute of Technology Indore": 3.0}, "Authors": ["Gopal Raut", "Saurabh Karkun", "Santosh Kumar Vishvakarma"]}]}, {"DBLP title": "Fixed-point FPGA Implementation of the FFT Accumulation Method for Real-time Cyclostationary Analysis.", "DBLP authors": ["Carol Jingyi Li", "Xiangwei Li", "Binglei Lou", "Craig T. Jin", "David Boland", "Philip H. W. Leong"], "year": 2023, "doi": "https://doi.org/10.1145/3567429", "OA papers": [{"PaperId": "https://openalex.org/W4303984403", "PaperTitle": "Fixed-point FPGA Implementation of the FFT Accumulation Method for Real-time Cyclostationary Analysis", "Year": 2022, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Sydney": 5.0, "Nanyang Technological University": 1.0}, "Authors": ["Carol Jingyi Li", "Xiangwei Li", "Binglei Lou", "Craig Jin", "Peter Athanas", "P.H.W. Leong"]}]}, {"DBLP title": "fSEAD: A Composable FPGA-based Streaming Ensemble Anomaly Detection Library.", "DBLP authors": ["Binglei Lou", "David Boland", "Philip H. W. Leong"], "year": 2023, "doi": "https://doi.org/10.1145/3568992", "OA papers": [{"PaperId": "https://openalex.org/W4306873730", "PaperTitle": "fSEAD: A Composable FPGA-based Streaming Ensemble Anomaly Detection Library", "Year": 2022, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Sydney": 3.0}, "Authors": ["Binglei Lou", "Peter Athanas", "P.H.W. Leong"]}]}, {"DBLP title": "Design Space Exploration of Galois and Fibonacci Configuration Based on Espresso Stream Cipher.", "DBLP authors": ["Zhengyuan Shi", "Cheng Chen", "Gangqiang Yang", "Hailiang Xiong", "Fudong Li", "Honggang Hu", "Zhiguo Wan"], "year": 2023, "doi": "https://doi.org/10.1145/3567428", "OA papers": [{"PaperId": "https://openalex.org/W4303647666", "PaperTitle": "Design Space Exploration of Galois and Fibonacci Configuration Based on Espresso Stream Cipher", "Year": 2022, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Shandong University": 4.0, "University of Alberta": 1.0, "University of Science and Technology of China": 1.0, "Zhejiang Lab": 1.0}, "Authors": ["Zhengyuan Shi", "Cheng Chen", "Gangqiang Yang", "Hailiang Xiong", "Fudong Li", "Honggang Hu", "Zhiguo Wan"]}]}, {"DBLP title": "High-performance and Configurable SW/HW Co-design of Post-quantum Signature CRYSTALS-Dilithium.", "DBLP authors": ["Gaoyu Mao", "Donglong Chen", "Guangyan Li", "Wangchen Dai", "Abdurrashid Ibrahim Sanka", "\u00c7etin Kaya Ko\u00e7", "Ray C. C. Cheung"], "year": 2023, "doi": "https://doi.org/10.1145/3569456", "OA papers": [{"PaperId": "https://openalex.org/W4307380322", "PaperTitle": "High-performance and Configurable SW/HW Co-design of Post-quantum Signature CRYSTALS-Dilithium", "Year": 2022, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Zhejiang Lab": 1.5, "City University of Hong Kong": 3.5, "United International College": 1.0, "I\u011fd\u0131r \u00dcniversitesi": 0.5, "University of California, Santa Barbara": 0.5}, "Authors": ["Gaoyu Mao", "Donglong Chen", "Guangyan Li", "Wangchen Dai", "Abdurrashid Ibrahim Sanka", "\u00c7etin Kaya Ko\u00e7", "Ray C. C. Cheung"]}]}, {"DBLP title": "FPGA Implementation of Compact Hardware Accelerators for Ring-Binary-LWE-based Post-quantum Cryptography.", "DBLP authors": ["Pengzhou He", "Tianyou Bao", "Jiafeng Xie", "Moeness G. Amin"], "year": 2023, "doi": "https://doi.org/10.1145/3569457", "OA papers": [{"PaperId": "https://openalex.org/W4307640781", "PaperTitle": "FPGA Implementation of Compact Hardware Accelerators for Ring-Binary-LWE-based Post-quantum Cryptography", "Year": 2022, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Villanova University": 4.0}, "Authors": ["Pengzhou He", "Tianyou Bao", "Jiafeng Xie", "Moeness G. Amin"]}]}, {"DBLP title": "AutoScaleDSE: A Scalable Design Space Exploration Engine for High-Level Synthesis.", "DBLP authors": ["HyeGang Jun", "Hanchen Ye", "Hyunmin Jeong", "Deming Chen"], "year": 2023, "doi": "https://doi.org/10.1145/3572959", "OA papers": [{"PaperId": "https://openalex.org/W4320891761", "PaperTitle": "AutoScaleDSE: A Scalable Design Space Exploration Engine for High-Level Synthesis", "Year": 2023, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Illinois Urbana-Champaign": 4.0}, "Authors": ["Hyegang Jun", "Hanchen Ye", "Hyunmin Jeong", "Deming Chen"]}]}, {"DBLP title": "ADAS: A High Computational Utilization Dynamic Reconfigurable Hardware Accelerator for Super Resolution.", "DBLP authors": ["Liang Chang", "Xin Zhao", "Jun Zhou"], "year": 2023, "doi": "https://doi.org/10.1145/3570927", "OA papers": [{"PaperId": "https://openalex.org/W4308391987", "PaperTitle": "ADAS: <u>A</u> High Computational Utilization <u>D</u> ynamic Reconfigurable Hardware <u>A</u> ccelerator for <u>S</u> uper Resolution", "Year": 2022, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Electronic Science and Technology of China": 3.0}, "Authors": ["Liang Chang", "Xin Zhao", "Jun Zhou"]}]}, {"DBLP title": "Increasing the Robustness of TERO-TRNGs Against Process Variation.", "DBLP authors": ["Christian Skubich", "Peter Reichel", "Marc Reichenbach"], "year": 2023, "doi": "https://doi.org/10.1145/3597418", "OA papers": [{"PaperId": "https://openalex.org/W4377821031", "PaperTitle": "Increasing the Robustness of TERO-TRNGs Against Process Variation", "Year": 2023, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Fraunhofer Institute for Integrated Circuits": 2.0, "Brandenburg University of Technology Cottbus-Senftenberg": 1.0}, "Authors": ["Christian Skubich", "Peter Reichel", "Marc Reichenbach"]}]}, {"DBLP title": "BLOOP: Boolean Satisfiability-based Optimized Loop Pipelining.", "DBLP authors": ["Nicolai Fiege", "Peter Zipf"], "year": 2023, "doi": "https://doi.org/10.1145/3599972", "OA papers": [{"PaperId": "https://openalex.org/W4381281730", "PaperTitle": "BLOOP: Boolean Satisfiability-based Optimized Loop Pipelining", "Year": 2023, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Kassel": 2.0}, "Authors": ["Nicolai Fiege", "Peter Zipf"]}]}, {"DBLP title": "CoMeFa: Deploying Compute-in-Memory on FPGAs for Deep Learning Acceleration.", "DBLP authors": ["Aman Arora", "Atharva Bhamburkar", "Aatman Borda", "Tanmay Anand", "Rishabh Sehgal", "Bagus Hanindhito", "Pierre-Emmanuel Gaillardon", "Jaydeep Kulkarni", "Lizy K. John"], "year": 2023, "doi": "https://doi.org/10.1145/3603504", "OA papers": [{"PaperId": "https://openalex.org/W4379388660", "PaperTitle": "CoMeFa: Deploying Compute-in-Memory on FPGAs for Deep Learning Acceleration", "Year": 2023, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"The University of Texas at Austin": 5.0, "Birla Institute of Technology and Science, Pilani": 3.0, "University of Utah": 1.0}, "Authors": ["Aman Arora", "Atharva Rahul Bhamburkar", "Aatman Borda", "Tanmay Anand", "Rishabh Sehgal", "Bagus Hanindhito", "Pierre\u2010Emmanuel Gaillardon", "Jaydeep P. Kulkarni", "Lizy K. John"]}]}, {"DBLP title": "Topgun: An ECC Accelerator for Private Set Intersection.", "DBLP authors": ["Guiming Wu", "Qianwen He", "Jiali Jiang", "Zhenxiang Zhang", "Yuan Zhao", "Yinchao Zou", "Jie Zhang", "Changzheng Wei", "Ying Yan", "Hui Zhang"], "year": 2023, "doi": "https://doi.org/10.1145/3603114", "OA papers": [{"PaperId": "https://openalex.org/W4384201201", "PaperTitle": "Topgun: An ECC Accelerator for Private Set Intersection", "Year": 2023, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Alibaba Group (China)": 4.0}, "Authors": ["Guiming Wu", "Qianwen He", "Jiali Jiang", "Zhenxiang Zhang", "Yuan Zhao", "Yinchao Zou", "Jie Zhang", "Changzheng Wei", "Ying Yan", "Hui Zhang"]}]}, {"DBLP title": "An FPGA Accelerator for Genome Variant Calling.", "DBLP authors": ["Tiancheng Xu", "Scott Rixner", "Alan L. Cox"], "year": 2023, "doi": "https://doi.org/10.1145/3595297", "OA papers": [{"PaperId": "https://openalex.org/W4377245027", "PaperTitle": "An FPGA Accelerator for Genome Variant Calling", "Year": 2023, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Rice University": 3.0}, "Authors": ["Tiancheng Xu", "Scott Rixner", "Alan L. Cox"]}]}, {"DBLP title": "Resource Sharing in Dataflow Circuits.", "DBLP authors": ["Lana Josipovic", "Axel Marmet", "Andrea Guerrieri", "Paolo Ienne"], "year": 2023, "doi": "https://doi.org/10.1145/3597614", "OA papers": [{"PaperId": "https://openalex.org/W4379160785", "PaperTitle": "Resource Sharing in Dataflow Circuits", "Year": 2023, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"ETH Zurich": 1.0, "\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 3.0}, "Authors": ["Lana Josipovi\u0107", "Axel Marmet", "Andrea Guerrieri", "Paolo Ienne"]}]}, {"DBLP title": "Parallelising Control Flow in Dynamic-scheduling High-level Synthesis.", "DBLP authors": ["Jianyi Cheng", "Lana Josipovic", "John Wickerson", "George A. Constantinides"], "year": 2023, "doi": "https://doi.org/10.1145/3599973", "OA papers": [{"PaperId": "https://openalex.org/W4378835952", "PaperTitle": "Parallelising Control Flow in Dynamic-scheduling High-level Synthesis", "Year": 2023, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Imperial College London": 3.0, "ETH Zurich": 1.0}, "Authors": ["Jianyi Cheng", "Lana Josipovi\u0107", "John Wickerson", "George A. Constantinides"]}]}, {"DBLP title": "Logic Shrinkage: Learned Connectivity Sparsification for LUT-Based Neural Networks.", "DBLP authors": ["Erwei Wang", "Marie Auffret", "Georgios-Ilias Stavrou", "Peter Y. K. Cheung", "George A. Constantinides", "Mohamed S. Abdelfattah", "James J. Davis"], "year": 2023, "doi": "https://doi.org/10.1145/3583075", "OA papers": [{"PaperId": "https://openalex.org/W4319965883", "PaperTitle": "Logic Shrinkage: Learned Connectivity Sparsification for LUT-Based Neural Networks", "Year": 2023, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Advanced Micro Devices (United Kingdom)": 1.0, "Imperial College London": 5.0, "Cornell University": 1.0}, "Authors": ["Erwei Wang", "Marie Auffret", "Georgios-Ilias Stavrou", "Peter Y. K. Cheung", "George A. Constantinides", "Mohamed S. Abdelfattah", "James J. Davis"]}]}, {"DBLP title": "A Reconfigurable Architecture for Real-time Event-based Multi-Object Tracking.", "DBLP authors": ["Yizhao Gao", "Song Wang", "Hayden Kwok-Hay So"], "year": 2023, "doi": "https://doi.org/10.1145/3593587", "OA papers": [{"PaperId": "https://openalex.org/W4366774363", "PaperTitle": "A Reconfigurable Architecture for Real-time Event-based Multi-Object Tracking", "Year": 2023, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Hong Kong": 3.0}, "Authors": ["Yizhao Gao", "Song Wang", "Hayden Kwok\u2010Hay So"]}]}, {"DBLP title": "RapidStream 2.0: Automated Parallel Implementation of Latency-Insensitive FPGA Designs Through Partial Reconfiguration.", "DBLP authors": ["Licheng Guo", "Pongstorn Maidee", "Yun Zhou", "Chris Lavin", "Eddie Hung", "Wuxi Li", "Jason Lau", "Weikang Qiao", "Yuze Chi", "Linghao Song", "Yuanlong Xiao", "Alireza Kaviani", "Zhiru Zhang", "Jason Cong"], "year": 2023, "doi": "https://doi.org/10.1145/3593025", "OA papers": [{"PaperId": "https://openalex.org/W4367050909", "PaperTitle": "RapidStream 2.0: Automated Parallel Implementation of Latency\u2013Insensitive FPGA Designs Through Partial Reconfiguration", "Year": 2023, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of California, Los Angeles": 6.0, "Advanced Micro Devices (United States)": 5.0, "Ghent University Hospital": 1.0, "California University of Pennsylvania": 1.0, "Cornell University": 1.0}, "Authors": ["Licheng Guo", "Pongstorn Maidee", "Yun Zhou", "Christopher Lavin", "Eddie Hung", "Wuxi Li", "Jason Lau", "Weikang Qiao", "Yuze Chi", "Linghao Song", "Yuanlong Xiao", "Alireza Kaviani", "Zhiru Zhang", "Jason Cong"]}]}, {"DBLP title": "FPGA-based Deep Learning Inference Accelerators: Where Are We Standing?", "DBLP authors": ["Anouar Nechi", "Lukas Groth", "Saleh Mulhem", "Farhad Merchant", "Rainer Buchty", "Mladen Berekovic"], "year": 2023, "doi": "https://doi.org/10.1145/3613963", "OA papers": [{"PaperId": "https://openalex.org/W4386422402", "PaperTitle": "FPGA-based Deep Learning Inference Accelerators: Where Are We Standing?", "Year": 2023, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of L\u00fcbeck": 5.0, "RWTH Aachen University": 0.5, "Newcastle University": 0.5}, "Authors": ["Anouar Nechi", "Lukas Groth", "Saleh Mulhem", "Farhad Merchant", "Rainer Buchty", "Mladen Berekovi\u0107"]}]}, {"DBLP title": "Constraint-Aware Multi-Technique Approximate High-Level Synthesis for FPGAs.", "DBLP authors": ["Marcos T. Leipnitz", "Gabriel L. Nazar"], "year": 2023, "doi": "https://doi.org/10.1145/3624481", "OA papers": [{"PaperId": "https://openalex.org/W4386710186", "PaperTitle": "Constraint-Aware Multi-Technique Approximate High-Level Synthesis for FPGAs", "Year": 2023, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Universidade Federal do Rio Grande do Sul": 2.0}, "Authors": ["Marcos T. Leipnitz", "Gabriel L. Nazar"]}]}, {"DBLP title": "CHIP-KNNv2: A Configurable and High-Performance K-Nearest Neighbors Accelerator on HBM-based FPGAs.", "DBLP authors": ["Kenneth Liu", "Alec Lu", "Kartik Samtani", "Zhenman Fang", "Licheng Guo"], "year": 2023, "doi": "https://doi.org/10.1145/3616873", "OA papers": [{"PaperId": "https://openalex.org/W4386710522", "PaperTitle": "CHIP-KNNv2: A <u>C</u> onfigurable and <u>Hi</u> gh- <u>P</u> erformance <u>K</u> - <u>N</u> earest <u>N</u> eighbors Accelerator on HBM-based FPGAs", "Year": 2023, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Simon Fraser University": 4.0, "University of California, Los Angeles": 1.0}, "Authors": ["Kenneth Liu", "Alec Lu", "Kartik Samtani", "Zhenman Fang", "Licheng Guo"]}]}, {"DBLP title": "TAPA: A Scalable Task-parallel Dataflow Programming Framework for Modern FPGAs with Co-optimization of HLS and Physical Design.", "DBLP authors": ["Licheng Guo", "Yuze Chi", "Jason Lau", "Linghao Song", "Xingyu Tian", "Moazin Khatti", "Weikang Qiao", "Jie Wang", "Ecenur Ustun", "Zhenman Fang", "Zhiru Zhang", "Jason Cong"], "year": 2023, "doi": "https://doi.org/10.1145/3609335", "OA papers": [{"PaperId": "https://openalex.org/W4386830976", "PaperTitle": "TAPA: A Scalable Task-parallel Dataflow Programming Framework for Modern FPGAs with Co-optimization of HLS and Physical Design", "Year": 2023, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of California, Los Angeles": 7.0, "Simon Fraser University": 3.0, "Cornell University": 2.0}, "Authors": ["Licheng Guo", "Yuze Chi", "Jason Lau", "Linghao Song", "Xingyu Tian", "Moazin Khatti", "Weikang Qiao", "Jie Wang", "Ecenur Ustun", "Zhenman Fang", "Zhiru Zhang", "Jason Cong"]}]}, {"DBLP title": "High-efficiency TRNG Design Based on Multi-bit Dual-ring Oscillator.", "DBLP authors": ["Yingchun Lu", "Yun Yang", "Rong Hu", "Huaguo Liang", "Maoxiang Yi", "Zhengfeng Huang", "Yuanming Ma", "Tian Chen", "Liang Yao"], "year": 2023, "doi": "https://doi.org/10.1145/3624991", "OA papers": [{"PaperId": "https://openalex.org/W4386928861", "PaperTitle": "High-efficiency TRNG Design Based on Multi-bit Dual-ring Oscillator", "Year": 2023, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Hefei University of Technology": 8.0, "Anhui University": 1.0}, "Authors": ["Yingchun Lu", "Yun-Qing Yang", "Rong Hu", "Huaguo Liang", "Maoxiang Yi", "Zhengfeng Huang", "Yuanming Ma", "Tian Chen", "Liang Yao"]}]}]