|Toplevel
ram_clk => sdram_control:ram_ctrl.clk
ram_clk => RDREQ~reg0.CLK
ram_clk => delay4.CLK
ram_clk => delay3.CLK
ram_clk => delay2.CLK
ram_clk => delay1.CLK
ram_clk => RAM_RD_CMD.CLK
ram_clk => R_FIFO_WE.CLK
ram_clk => RAM_WR_CMD.CLK
ram_clk => WRREQ~reg0.CLK
START_RD => ST_RD.IN1
START_WR => ST_WR.IN1
BUSY << sdram_control:ram_ctrl.BUSY
READ_WD[0] << sdram_control:ram_ctrl.RD_DATA[0]
READ_WD[1] << sdram_control:ram_ctrl.RD_DATA[1]
READ_WD[2] << sdram_control:ram_ctrl.RD_DATA[2]
READ_WD[3] << sdram_control:ram_ctrl.RD_DATA[3]
READ_WD[4] << sdram_control:ram_ctrl.RD_DATA[4]
READ_WD[5] << sdram_control:ram_ctrl.RD_DATA[5]
READ_WD[6] << sdram_control:ram_ctrl.RD_DATA[6]
READ_WD[7] << sdram_control:ram_ctrl.RD_DATA[7]
READ_WD[8] << sdram_control:ram_ctrl.RD_DATA[8]
READ_WD[9] << sdram_control:ram_ctrl.RD_DATA[9]
READ_WD[10] << sdram_control:ram_ctrl.RD_DATA[10]
READ_WD[11] << sdram_control:ram_ctrl.RD_DATA[11]
READ_WD[12] << sdram_control:ram_ctrl.RD_DATA[12]
READ_WD[13] << sdram_control:ram_ctrl.RD_DATA[13]
READ_WD[14] << sdram_control:ram_ctrl.RD_DATA[14]
READ_WD[15] << sdram_control:ram_ctrl.RD_DATA[15]
RDREQ << RDREQ~reg0.DB_MAX_OUTPUT_PORT_TYPE
WRITE_WD[0] => sdram_control:ram_ctrl.WR_DATA[0]
WRITE_WD[1] => sdram_control:ram_ctrl.WR_DATA[1]
WRITE_WD[2] => sdram_control:ram_ctrl.WR_DATA[2]
WRITE_WD[3] => sdram_control:ram_ctrl.WR_DATA[3]
WRITE_WD[4] => sdram_control:ram_ctrl.WR_DATA[4]
WRITE_WD[5] => sdram_control:ram_ctrl.WR_DATA[5]
WRITE_WD[6] => sdram_control:ram_ctrl.WR_DATA[6]
WRITE_WD[7] => sdram_control:ram_ctrl.WR_DATA[7]
WRITE_WD[8] => sdram_control:ram_ctrl.WR_DATA[8]
WRITE_WD[9] => sdram_control:ram_ctrl.WR_DATA[9]
WRITE_WD[10] => sdram_control:ram_ctrl.WR_DATA[10]
WRITE_WD[11] => sdram_control:ram_ctrl.WR_DATA[11]
WRITE_WD[12] => sdram_control:ram_ctrl.WR_DATA[12]
WRITE_WD[13] => sdram_control:ram_ctrl.WR_DATA[13]
WRITE_WD[14] => sdram_control:ram_ctrl.WR_DATA[14]
WRITE_WD[15] => sdram_control:ram_ctrl.WR_DATA[15]
WRREQ << WRREQ~reg0.DB_MAX_OUTPUT_PORT_TYPE
DRAM_DQ[0] <> sdram_control:ram_ctrl.DRAM_DQ[0]
DRAM_DQ[1] <> sdram_control:ram_ctrl.DRAM_DQ[1]
DRAM_DQ[2] <> sdram_control:ram_ctrl.DRAM_DQ[2]
DRAM_DQ[3] <> sdram_control:ram_ctrl.DRAM_DQ[3]
DRAM_DQ[4] <> sdram_control:ram_ctrl.DRAM_DQ[4]
DRAM_DQ[5] <> sdram_control:ram_ctrl.DRAM_DQ[5]
DRAM_DQ[6] <> sdram_control:ram_ctrl.DRAM_DQ[6]
DRAM_DQ[7] <> sdram_control:ram_ctrl.DRAM_DQ[7]
DRAM_DQ[8] <> sdram_control:ram_ctrl.DRAM_DQ[8]
DRAM_DQ[9] <> sdram_control:ram_ctrl.DRAM_DQ[9]
DRAM_DQ[10] <> sdram_control:ram_ctrl.DRAM_DQ[10]
DRAM_DQ[11] <> sdram_control:ram_ctrl.DRAM_DQ[11]
DRAM_DQ[12] <> sdram_control:ram_ctrl.DRAM_DQ[12]
DRAM_DQ[13] <> sdram_control:ram_ctrl.DRAM_DQ[13]
DRAM_DQ[14] <> sdram_control:ram_ctrl.DRAM_DQ[14]
DRAM_DQ[15] <> sdram_control:ram_ctrl.DRAM_DQ[15]
DRAM_ADDR[0] << sdram_control:ram_ctrl.DRAM_ADDR[0]
DRAM_ADDR[1] << sdram_control:ram_ctrl.DRAM_ADDR[1]
DRAM_ADDR[2] << sdram_control:ram_ctrl.DRAM_ADDR[2]
DRAM_ADDR[3] << sdram_control:ram_ctrl.DRAM_ADDR[3]
DRAM_ADDR[4] << sdram_control:ram_ctrl.DRAM_ADDR[4]
DRAM_ADDR[5] << sdram_control:ram_ctrl.DRAM_ADDR[5]
DRAM_ADDR[6] << sdram_control:ram_ctrl.DRAM_ADDR[6]
DRAM_ADDR[7] << sdram_control:ram_ctrl.DRAM_ADDR[7]
DRAM_ADDR[8] << sdram_control:ram_ctrl.DRAM_ADDR[8]
DRAM_ADDR[9] << sdram_control:ram_ctrl.DRAM_ADDR[9]
DRAM_ADDR[10] << sdram_control:ram_ctrl.DRAM_ADDR[10]
DRAM_ADDR[11] << sdram_control:ram_ctrl.DRAM_ADDR[11]
DRAM_ADDR[12] << sdram_control:ram_ctrl.DRAM_ADDR[12]
DRAM_BA[0] << sdram_control:ram_ctrl.DRAM_BA[0]
DRAM_BA[1] << sdram_control:ram_ctrl.DRAM_BA[1]
DRAM_CLK << sdram_control:ram_ctrl.DRAM_CLK
DRAM_CKE << sdram_control:ram_ctrl.DRAM_CKE
DRAM_LDQM << sdram_control:ram_ctrl.DRAM_LDQM
DRAM_UDQM << sdram_control:ram_ctrl.DRAM_UDQM
DRAM_WE_N << sdram_control:ram_ctrl.DRAM_WE_N
DRAM_CAS_N << sdram_control:ram_ctrl.DRAM_CAS_N
DRAM_RAS_N << sdram_control:ram_ctrl.DRAM_RAS_N
DRAM_CS_N << sdram_control:ram_ctrl.DRAM_CS_N


|Toplevel|sdram_control:ram_ctrl
clk => DRAM_CLK.DATAIN
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => bank_buff[0].CLK
clk => bank_buff[1].CLK
clk => init_mode_registered.CLK
clk => DRAM_BA[0]~reg0.CLK
clk => DRAM_BA[1]~reg0.CLK
clk => init_refresh_count[0].CLK
clk => init_refresh_count[1].CLK
clk => init_refresh_count[2].CLK
clk => init_precharged.CLK
clk => DRAM_ADDR[0]~reg0.CLK
clk => DRAM_ADDR[1]~reg0.CLK
clk => DRAM_ADDR[2]~reg0.CLK
clk => DRAM_ADDR[3]~reg0.CLK
clk => DRAM_ADDR[4]~reg0.CLK
clk => DRAM_ADDR[5]~reg0.CLK
clk => DRAM_ADDR[6]~reg0.CLK
clk => DRAM_ADDR[7]~reg0.CLK
clk => DRAM_ADDR[8]~reg0.CLK
clk => DRAM_ADDR[9]~reg0.CLK
clk => DRAM_ADDR[10]~reg0.CLK
clk => DRAM_ADDR[11]~reg0.CLK
clk => DRAM_ADDR[12]~reg0.CLK
clk => init_count[0].CLK
clk => init_count[1].CLK
clk => init_count[2].CLK
clk => CURR_CMD.WE_N.CLK
clk => CURR_CMD.CAS_N.CLK
clk => CURR_CMD.RAS_N.CLK
clk => CURR_CMD.CS_N.CLK
clk => DRAM_DQ[0]~reg0.CLK
clk => DRAM_DQ[0]~en.CLK
clk => DRAM_DQ[1]~reg0.CLK
clk => DRAM_DQ[1]~en.CLK
clk => DRAM_DQ[2]~reg0.CLK
clk => DRAM_DQ[2]~en.CLK
clk => DRAM_DQ[3]~reg0.CLK
clk => DRAM_DQ[3]~en.CLK
clk => DRAM_DQ[4]~reg0.CLK
clk => DRAM_DQ[4]~en.CLK
clk => DRAM_DQ[5]~reg0.CLK
clk => DRAM_DQ[5]~en.CLK
clk => DRAM_DQ[6]~reg0.CLK
clk => DRAM_DQ[6]~en.CLK
clk => DRAM_DQ[7]~reg0.CLK
clk => DRAM_DQ[7]~en.CLK
clk => DRAM_DQ[8]~reg0.CLK
clk => DRAM_DQ[8]~en.CLK
clk => DRAM_DQ[9]~reg0.CLK
clk => DRAM_DQ[9]~en.CLK
clk => DRAM_DQ[10]~reg0.CLK
clk => DRAM_DQ[10]~en.CLK
clk => DRAM_DQ[11]~reg0.CLK
clk => DRAM_DQ[11]~en.CLK
clk => DRAM_DQ[12]~reg0.CLK
clk => DRAM_DQ[12]~en.CLK
clk => DRAM_DQ[13]~reg0.CLK
clk => DRAM_DQ[13]~en.CLK
clk => DRAM_DQ[14]~reg0.CLK
clk => DRAM_DQ[14]~en.CLK
clk => DRAM_DQ[15]~reg0.CLK
clk => DRAM_DQ[15]~en.CLK
clk => write_buff2[0].CLK
clk => write_buff2[1].CLK
clk => write_buff2[2].CLK
clk => write_buff2[3].CLK
clk => write_buff2[4].CLK
clk => write_buff2[5].CLK
clk => write_buff2[6].CLK
clk => write_buff2[7].CLK
clk => write_buff2[8].CLK
clk => write_buff2[9].CLK
clk => write_buff2[10].CLK
clk => write_buff2[11].CLK
clk => write_buff2[12].CLK
clk => write_buff2[13].CLK
clk => write_buff2[14].CLK
clk => write_buff2[15].CLK
clk => read_substate~6.DATAIN
clk => write_substate~6.DATAIN
clk => init_substate~5.DATAIN
clk => estado~4.DATAIN
WR_DATA[0] => write_buff2[0].DATAIN
WR_DATA[1] => write_buff2[1].DATAIN
WR_DATA[2] => write_buff2[2].DATAIN
WR_DATA[3] => write_buff2[3].DATAIN
WR_DATA[4] => write_buff2[4].DATAIN
WR_DATA[5] => write_buff2[5].DATAIN
WR_DATA[6] => write_buff2[6].DATAIN
WR_DATA[7] => write_buff2[7].DATAIN
WR_DATA[8] => write_buff2[8].DATAIN
WR_DATA[9] => write_buff2[9].DATAIN
WR_DATA[10] => write_buff2[10].DATAIN
WR_DATA[11] => write_buff2[11].DATAIN
WR_DATA[12] => write_buff2[12].DATAIN
WR_DATA[13] => write_buff2[13].DATAIN
WR_DATA[14] => write_buff2[14].DATAIN
WR_DATA[15] => write_buff2[15].DATAIN
RD_DATA[0] <= RD_DATA[0].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[1] <= RD_DATA[1].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[2] <= RD_DATA[2].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[3] <= RD_DATA[3].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[4] <= RD_DATA[4].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[5] <= RD_DATA[5].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[6] <= RD_DATA[6].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[7] <= RD_DATA[7].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[8] <= RD_DATA[8].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[9] <= RD_DATA[9].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[10] <= RD_DATA[10].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[11] <= RD_DATA[11].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[12] <= RD_DATA[12].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[13] <= RD_DATA[13].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[14] <= RD_DATA[14].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[15] <= RD_DATA[15].DB_MAX_OUTPUT_PORT_TYPE
BUSY <= BUSY.DB_MAX_OUTPUT_PORT_TYPE
WR => CURR_CMD.OUTPUTSELECT
WR => estado.OUTPUTSELECT
WR => Selector36.IN3
RD => estado.DATAA
RD => CURR_CMD.DATAA
ROW_ADDR[0] => Selector50.IN3
ROW_ADDR[1] => Selector49.IN3
ROW_ADDR[2] => Selector48.IN3
ROW_ADDR[3] => Selector47.IN3
ROW_ADDR[4] => Selector46.IN3
ROW_ADDR[5] => Selector45.IN3
ROW_ADDR[6] => Selector44.IN3
ROW_ADDR[7] => Selector43.IN3
ROW_ADDR[8] => Selector42.IN3
ROW_ADDR[9] => Selector41.IN3
ROW_ADDR[10] => Selector40.IN3
ROW_ADDR[11] => Selector39.IN3
ROW_ADDR[12] => Selector38.IN3
ROW_ADDR[13] => Selector52.IN1
ROW_ADDR[13] => bank_buff[0].DATAIN
ROW_ADDR[14] => Selector51.IN1
ROW_ADDR[14] => bank_buff[1].DATAIN
DRAM_DQ[0] <> DRAM_DQ[0]
DRAM_DQ[1] <> DRAM_DQ[1]
DRAM_DQ[2] <> DRAM_DQ[2]
DRAM_DQ[3] <> DRAM_DQ[3]
DRAM_DQ[4] <> DRAM_DQ[4]
DRAM_DQ[5] <> DRAM_DQ[5]
DRAM_DQ[6] <> DRAM_DQ[6]
DRAM_DQ[7] <> DRAM_DQ[7]
DRAM_DQ[8] <> DRAM_DQ[8]
DRAM_DQ[9] <> DRAM_DQ[9]
DRAM_DQ[10] <> DRAM_DQ[10]
DRAM_DQ[11] <> DRAM_DQ[11]
DRAM_DQ[12] <> DRAM_DQ[12]
DRAM_DQ[13] <> DRAM_DQ[13]
DRAM_DQ[14] <> DRAM_DQ[14]
DRAM_DQ[15] <> DRAM_DQ[15]
DRAM_ADDR[0] <= DRAM_ADDR[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[1] <= DRAM_ADDR[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[2] <= DRAM_ADDR[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[3] <= DRAM_ADDR[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[4] <= DRAM_ADDR[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[5] <= DRAM_ADDR[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[6] <= DRAM_ADDR[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[7] <= DRAM_ADDR[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[8] <= DRAM_ADDR[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[9] <= DRAM_ADDR[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[10] <= DRAM_ADDR[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[11] <= DRAM_ADDR[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[12] <= DRAM_ADDR[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DRAM_BA[0] <= DRAM_BA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DRAM_BA[1] <= DRAM_BA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DRAM_CLK <= clk.DB_MAX_OUTPUT_PORT_TYPE
DRAM_CKE <= <VCC>
DRAM_LDQM <= <GND>
DRAM_UDQM <= <GND>
DRAM_WE_N <= CURR_CMD.WE_N.DB_MAX_OUTPUT_PORT_TYPE
DRAM_CAS_N <= CURR_CMD.CAS_N.DB_MAX_OUTPUT_PORT_TYPE
DRAM_RAS_N <= CURR_CMD.RAS_N.DB_MAX_OUTPUT_PORT_TYPE
DRAM_CS_N <= CURR_CMD.CS_N.DB_MAX_OUTPUT_PORT_TYPE


