// Seed: 3213529254
module module_0 (
    inout uwire id_0,
    output wor id_1,
    output supply1 id_2,
    input tri id_3,
    input wor id_4,
    output tri1 id_5,
    output uwire id_6,
    input tri id_7,
    input tri1 id_8,
    output tri1 id_9,
    output tri1 id_10
    , id_22,
    input uwire id_11,
    input tri0 id_12,
    output tri id_13,
    input tri id_14,
    output supply0 id_15,
    input wor id_16,
    input tri0 id_17,
    output tri id_18,
    input wor id_19,
    input tri0 id_20
);
  assign module_1.id_20 = 0;
endmodule
module module_1 (
    input wor id_0,
    input supply0 id_1,
    input tri id_2,
    input supply1 id_3,
    output wor id_4,
    input tri id_5,
    input supply1 id_6,
    input wire id_7,
    input supply0 id_8,
    input wor id_9,
    input tri0 id_10,
    output tri1 id_11,
    output tri0 id_12,
    output wire id_13,
    input supply0 id_14,
    output tri1 id_15,
    input wand id_16,
    output uwire id_17
    , id_26,
    output tri0 id_18,
    input wand id_19,
    input tri0 id_20,
    output wand id_21,
    input wire id_22,
    input wor id_23,
    inout tri0 id_24
);
  logic [7:0][1] id_27 (1'h0);
  integer id_28 = 1;
  module_0 modCall_1 (
      id_24,
      id_13,
      id_4,
      id_1,
      id_6,
      id_21,
      id_13,
      id_20,
      id_5,
      id_18,
      id_17,
      id_23,
      id_3,
      id_11,
      id_9,
      id_17,
      id_7,
      id_1,
      id_21,
      id_2,
      id_0
  );
  assign id_17 = id_14;
endmodule
