/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [22:0] _01_;
  wire celloutsig_0_0z;
  wire [8:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [11:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [2:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [3:0] celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire [3:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire [3:0] celloutsig_0_30z;
  wire [18:0] celloutsig_0_31z;
  wire [10:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_3z;
  wire [24:0] celloutsig_0_41z;
  wire celloutsig_0_43z;
  wire [6:0] celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire [4:0] celloutsig_0_46z;
  wire [3:0] celloutsig_0_4z;
  wire celloutsig_0_6z;
  wire [4:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [12:0] celloutsig_1_0z;
  wire [4:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [8:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [9:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_18z = celloutsig_1_10z[4] ? in_data[104] : celloutsig_1_0z[1];
  assign celloutsig_0_12z = ~(celloutsig_0_10z[3] & in_data[84]);
  assign celloutsig_0_17z = ~(celloutsig_0_0z & _00_);
  assign celloutsig_0_36z = celloutsig_0_12z ^ celloutsig_0_30z[1];
  assign celloutsig_1_7z = celloutsig_1_2z ^ celloutsig_1_6z;
  assign celloutsig_0_3z = ~(in_data[12] ^ celloutsig_0_1z);
  assign celloutsig_0_43z = ~(celloutsig_0_35z ^ celloutsig_0_11z);
  assign celloutsig_0_25z = ~(celloutsig_0_14z[1] ^ celloutsig_0_20z);
  reg [22:0] _10_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _10_ <= 23'h000000;
    else _10_ <= { in_data[32:30], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z };
  assign { _01_[22:6], _00_, _01_[4:0] } = _10_;
  assign celloutsig_1_1z = celloutsig_1_0z[8:0] & celloutsig_1_0z[11:3];
  assign celloutsig_0_24z = _01_[20:17] / { 1'h1, celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_2z };
  assign celloutsig_0_19z = in_data[93:76] > { _01_[4], celloutsig_0_1z, celloutsig_0_18z[2], celloutsig_0_18z[2], celloutsig_0_18z[0], celloutsig_0_18z[2], celloutsig_0_18z[2], celloutsig_0_18z[0], celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_33z = { celloutsig_0_24z[2:0], celloutsig_0_27z } <= { celloutsig_0_14z[9:7], celloutsig_0_13z };
  assign celloutsig_1_4z = { in_data[127:122], celloutsig_1_1z } <= { in_data[162:159], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_9z = { celloutsig_1_0z[9:5], celloutsig_1_2z } <= celloutsig_1_1z[5:0];
  assign celloutsig_0_16z = { in_data[31:27], celloutsig_0_7z } <= { celloutsig_0_14z[6:3], celloutsig_0_2z, celloutsig_0_7z };
  assign celloutsig_0_20z = { _01_[20:13], celloutsig_0_9z } <= { celloutsig_0_10z[8:3], celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_19z };
  assign celloutsig_0_26z = { _01_[14], celloutsig_0_20z, celloutsig_0_4z } <= { celloutsig_0_10z[7:3], celloutsig_0_2z };
  assign celloutsig_0_13z = ! { in_data[55:52], celloutsig_0_8z };
  assign celloutsig_0_23z = ! { celloutsig_0_18z[2], celloutsig_0_18z[0], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_17z, celloutsig_0_9z };
  assign celloutsig_0_45z = celloutsig_0_36z & ~(celloutsig_0_19z);
  assign celloutsig_0_8z = celloutsig_0_0z & ~(_01_[6]);
  assign celloutsig_0_9z = celloutsig_0_8z & ~(celloutsig_0_4z[3]);
  assign celloutsig_0_1z = in_data[44] & ~(celloutsig_0_0z);
  assign celloutsig_0_41z = { celloutsig_0_14z[6:5], _01_[22:6], _00_, _01_[4:0] } % { 1'h1, in_data[64:63], celloutsig_0_13z, celloutsig_0_25z, celloutsig_0_21z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_32z, celloutsig_0_25z, celloutsig_0_33z, celloutsig_0_25z };
  assign celloutsig_0_4z = in_data[28:25] % { 1'h1, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_5z = in_data[166:157] % { 1'h1, celloutsig_1_0z[4:0], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_4z };
  assign celloutsig_0_44z = { celloutsig_0_43z, celloutsig_0_23z, celloutsig_0_34z, celloutsig_0_11z, celloutsig_0_27z, celloutsig_0_8z, celloutsig_0_2z } % { 1'h1, celloutsig_0_41z[5:2], celloutsig_0_19z, celloutsig_0_19z };
  assign celloutsig_0_31z = { in_data[94:85], celloutsig_0_27z, celloutsig_0_15z, celloutsig_0_25z, celloutsig_0_3z, celloutsig_0_20z, celloutsig_0_6z, celloutsig_0_18z[2], celloutsig_0_18z[2], celloutsig_0_18z[0] } % { 1'h1, celloutsig_0_20z, celloutsig_0_15z, celloutsig_0_27z, celloutsig_0_26z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_25z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_15z, celloutsig_0_12z, celloutsig_0_18z[2], celloutsig_0_18z[2], in_data[0] };
  assign celloutsig_1_2z = in_data[186:179] != celloutsig_1_1z[8:1];
  assign celloutsig_0_11z = { celloutsig_0_7z[4:2], celloutsig_0_0z } != _01_[9:6];
  assign celloutsig_0_21z = - { celloutsig_0_10z[8:7], celloutsig_0_11z, celloutsig_0_20z };
  assign celloutsig_1_3z = celloutsig_1_1z[8] & in_data[118];
  assign celloutsig_1_6z = celloutsig_1_1z[0] & celloutsig_1_3z;
  assign celloutsig_0_15z = celloutsig_0_3z & celloutsig_0_10z[4];
  assign celloutsig_0_2z = celloutsig_0_1z & celloutsig_0_0z;
  assign celloutsig_0_28z = celloutsig_0_12z & celloutsig_0_11z;
  assign celloutsig_0_34z = ~^ { celloutsig_0_32z[4:0], celloutsig_0_30z };
  assign celloutsig_0_35z = ^ { celloutsig_0_31z[17:0], celloutsig_0_11z };
  assign celloutsig_0_46z = { celloutsig_0_44z[0], celloutsig_0_33z, celloutsig_0_28z, celloutsig_0_28z, celloutsig_0_16z } << { celloutsig_0_26z, celloutsig_0_27z, celloutsig_0_34z, celloutsig_0_25z, celloutsig_0_33z };
  assign celloutsig_0_10z = _01_[21:13] << _01_[21:13];
  assign celloutsig_0_32z = { _01_[17:8], celloutsig_0_2z } << { celloutsig_0_13z, celloutsig_0_1z, celloutsig_0_30z, celloutsig_0_24z, celloutsig_0_25z };
  assign celloutsig_1_0z = in_data[166:154] - in_data[117:105];
  assign celloutsig_1_10z = { celloutsig_1_5z[4], celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_2z } - { in_data[126:124], celloutsig_1_3z, celloutsig_1_9z };
  assign celloutsig_0_30z = in_data[67:64] - { celloutsig_0_15z, celloutsig_0_27z, celloutsig_0_17z, celloutsig_0_2z };
  assign celloutsig_0_7z = in_data[18:14] ~^ _01_[20:16];
  assign celloutsig_0_14z = { in_data[29:19], celloutsig_0_8z } ~^ { celloutsig_0_7z[4:2], celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_12z };
  assign celloutsig_0_0z = ~((in_data[58] & in_data[57]) | in_data[83]);
  assign celloutsig_1_11z = ~((celloutsig_1_2z & celloutsig_1_10z[2]) | celloutsig_1_6z);
  assign celloutsig_1_19z = ~((celloutsig_1_0z[2] & celloutsig_1_11z) | celloutsig_1_11z);
  assign celloutsig_0_6z = ~((in_data[44] & celloutsig_0_0z) | celloutsig_0_3z);
  assign celloutsig_0_27z = ~((celloutsig_0_2z & celloutsig_0_3z) | celloutsig_0_16z);
  assign { celloutsig_0_18z[0], celloutsig_0_18z[2] } = ~ { celloutsig_0_16z, celloutsig_0_1z };
  assign _01_[5] = _00_;
  assign celloutsig_0_18z[1] = celloutsig_0_18z[2];
  assign { out_data[128], out_data[96], out_data[32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_45z, celloutsig_0_46z };
endmodule
