|Z80-processor-CPU
IOxSEL => DATAxDIR.IN0
~CPUxRD => ~CPUxRD.IN1
~DMAxIEI1 => DATAxDIR.IN0
~CPUxM1 => s0.IN0
~CPUxIORQ => ~CPUxIORQ.IN1
~DMAxIEO2 => ~IM2xIEO_temp.IN0
~FPxLATCH => ~FPxLATCHxRD.IN1
~FPxLATCH => FPxLATCHxWR.IN0
~CPUxWR => ~CPUxWR.IN1
CPU-A2 => CPU-A2.IN2
~CSxMAP => ~CSxMAP.IN2
CPU-A14 => CPU-A14.IN1
mA14 => mA14.IN1
CPU-A15 => CPU-A15.IN1
mA15 => mA15.IN1
CPU-A1 => s2.IN0
CPU-A1 => ~CSxI2C_temp.IN0
~INTxI2C => INT-I2C.IN0
~A => ~CSxI2CxWR.DATAIN
WSxMEMRD => WSxMEMRD.IN1
WSxIORD => WSxIORD.IN1
WSxMEMWR => WSxMEMWR.IN1
WSxIOWR => WSxIOWR.IN1
~CPUxMREQ => ~CPUxMREQ.IN1
~CPUxRFSH => READY.IN0
CPU-D0 => CPU-D0.IN1
~EIRQ7 => ~EIRQ7.IN1
~EIRQ6 => ~EIRQ6.IN1
~EIRQ0 => ~EIRQ0.IN1
~EIRQ1 => ~EIRQ1.IN1
~EIRQ2 => ~EIRQ2.IN1
~EIRQ3 => ~EIRQ3.IN1
~EIRQ5 => ~EIRQ5.IN1
~EIRQ4 => ~EIRQ4.IN1
CLK => CLK.IN1
~CPUxRESET => RESET.IN0
~CPUxRESET => s6.IN0
DATAxDIR <= DATAxDIR.DB_MAX_OUTPUT_PORT_TYPE
~IM2xEN <= ~IM2xEN.DB_MAX_OUTPUT_PORT_TYPE
~FPxLATCHxRD <= ~FPxLATCHxRD.DB_MAX_OUTPUT_PORT_TYPE
FPxLATCHxWR <= FPxLATCHxWR.DB_MAX_OUTPUT_PORT_TYPE
~IM2xIEO <= ~IM2xIEO_temp.DB_MAX_OUTPUT_PORT_TYPE
SEL-A14 <= 74157:74157_i1.Y1
SEL-A15 <= 74157:74157_i1.Y2
~CSxI2C <= ~CSxI2C_temp.DB_MAX_OUTPUT_PORT_TYPE
INT-I2C <= INT-I2C.DB_MAX_OUTPUT_PORT_TYPE
~CSxI2CxWR <= ~A.DB_MAX_OUTPUT_PORT_TYPE
~AxPRIME <= ~AxPRIME.DB_MAX_OUTPUT_PORT_TYPE
READY <= READY.DB_MAX_OUTPUT_PORT_TYPE
~PAGExEN <= ~PAGExEN.DB_MAX_OUTPUT_PORT_TYPE
~PAGExWR <= 74139:74139_i0.~1Y0
~IM2xS2 <= 74148:74148_i3.A2
~IM2xS1 <= 74148:74148_i3.A1
~IM2xS0 <= 74148:74148_i3.A0
~IM2xINT <= 74148:74148_i3.GS
1WS <= 74164:74164_i4.Q0
2WS <= 74164:74164_i4.Q1
3WS <= 74164:74164_i4.Q2
4WS <= 74164:74164_i4.Q3
5WS <= 74164:74164_i4.Q4
6WS <= 74164:74164_i4.Q5
7WS <= 74164:74164_i4.Q6
8WS <= 74164:74164_i4.Q7
RESET <= RESET.DB_MAX_OUTPUT_PORT_TYPE


|Z80-processor-CPU|74139:74139_i0
1A => s0[0].IN1
1B => s0[1].IN1
~1G => ~1G.IN1
2A => s1[0].IN1
2B => s1[1].IN1
~2G => ~2G.IN1
VCC => ~NO_FANOUT~
GND => ~NO_FANOUT~
~1Y0 <= Demux2:Demux2_i0.out_0
~1Y1 <= Demux2:Demux2_i0.out_1
~1Y2 <= Demux2:Demux2_i0.out_2
~1Y3 <= Demux2:Demux2_i0.out_3
~2Y0 <= Demux2:Demux2_i1.out_0
~2Y1 <= Demux2:Demux2_i1.out_1
~2Y2 <= Demux2:Demux2_i1.out_2
~2Y3 <= Demux2:Demux2_i1.out_3


|Z80-processor-CPU|74139:74139_i0|Demux2:Demux2_i0
out_0 <= out_0.DB_MAX_OUTPUT_PORT_TYPE
out_1 <= out_1.DB_MAX_OUTPUT_PORT_TYPE
out_2 <= out_2.DB_MAX_OUTPUT_PORT_TYPE
out_3 <= out_3.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => Equal0.IN3
sel[0] => Equal1.IN3
sel[0] => Equal2.IN3
sel[0] => Equal3.IN3
sel[1] => Equal0.IN2
sel[1] => Equal1.IN2
sel[1] => Equal2.IN2
sel[1] => Equal3.IN2
in => out_0.DATAB
in => out_1.DATAB
in => out_2.DATAB
in => out_3.DATAB


|Z80-processor-CPU|74139:74139_i0|Demux2:Demux2_i1
out_0 <= out_0.DB_MAX_OUTPUT_PORT_TYPE
out_1 <= out_1.DB_MAX_OUTPUT_PORT_TYPE
out_2 <= out_2.DB_MAX_OUTPUT_PORT_TYPE
out_3 <= out_3.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => Equal0.IN3
sel[0] => Equal1.IN3
sel[0] => Equal2.IN3
sel[0] => Equal3.IN3
sel[1] => Equal0.IN2
sel[1] => Equal1.IN2
sel[1] => Equal2.IN2
sel[1] => Equal3.IN2
in => out_0.DATAB
in => out_1.DATAB
in => out_2.DATAB
in => out_3.DATAB


|Z80-processor-CPU|74157:74157_i1
S => S.IN1
A1 => s0[0].IN1
A2 => s0[1].IN1
A3 => s0[2].IN1
A4 => s0[3].IN1
B1 => s1[0].IN1
B2 => s1[1].IN1
B3 => s1[2].IN1
B4 => s1[3].IN1
G => G.IN1
VCC => ~NO_FANOUT~
GND => ~NO_FANOUT~
Y1 <= Mux_2x1_NBits:Mux_2x1_NBits_i1.out
Y2 <= Mux_2x1_NBits:Mux_2x1_NBits_i1.out
Y3 <= Mux_2x1_NBits:Mux_2x1_NBits_i1.out
Y4 <= Mux_2x1_NBits:Mux_2x1_NBits_i1.out


|Z80-processor-CPU|74157:74157_i1|Mux_2x1_NBits:Mux_2x1_NBits_i0
sel[0] => Decoder0.IN0
in_0[0] => out.DATAA
in_0[1] => out.DATAA
in_0[2] => out.DATAA
in_0[3] => out.DATAA
in_1[0] => out.DATAB
in_1[1] => out.DATAB
in_1[2] => out.DATAB
in_1[3] => out.DATAB
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE


|Z80-processor-CPU|74157:74157_i1|Mux_2x1_NBits:Mux_2x1_NBits_i1
sel[0] => Decoder0.IN0
in_0[0] => out.DATAA
in_0[1] => out.DATAA
in_0[2] => out.DATAA
in_0[3] => out.DATAA
in_1[0] => out.DATAB
in_1[1] => out.DATAB
in_1[2] => out.DATAB
in_1[3] => out.DATAB
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE


|Z80-processor-CPU|74153:74153_i2
A => s0[0].IN2
B => s0[1].IN2
2G => 2Y.IN0
2C0 => 2C0.IN1
2C1 => 2C1.IN1
2C2 => 2C2.IN1
2C3 => 2C3.IN1
1G => 1Y.IN0
1C0 => 1C0.IN1
1C1 => 1C1.IN1
1C2 => 1C2.IN1
1C3 => 1C3.IN1
VCC => ~NO_FANOUT~
GND => ~NO_FANOUT~
2Y <= 2Y.DB_MAX_OUTPUT_PORT_TYPE
1Y <= 1Y.DB_MAX_OUTPUT_PORT_TYPE


|Z80-processor-CPU|74153:74153_i2|Mux_4x1:Mux_4x1_i0
sel[0] => Mux0.IN1
sel[1] => Mux0.IN0
in_0 => Mux0.IN2
in_1 => Mux0.IN3
in_2 => Mux0.IN4
in_3 => Mux0.IN5
out <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Z80-processor-CPU|74153:74153_i2|Mux_4x1:Mux_4x1_i1
sel[0] => Mux0.IN1
sel[1] => Mux0.IN0
in_0 => Mux0.IN2
in_1 => Mux0.IN3
in_2 => Mux0.IN4
in_3 => Mux0.IN5
out <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Z80-processor-CPU|74148:74148_i3
EI => A2.IN1
EI => GS.IN1
EI => A1.IN1
EI => A0.IN1
EI => E0.IN1
0 => GS.IN0
0 => E0.IN0
1 => GS.IN1
1 => A0.IN0
1 => E0.IN0
2 => GS.IN1
2 => s2.IN0
2 => A1.IN0
3 => GS.IN1
3 => A1.IN1
3 => A0.IN1
3 => A0.IN0
3 => E0.IN0
4 => A2.IN0
4 => GS.IN1
4 => s0.IN0
5 => A2.IN1
5 => GS.IN1
5 => s1.IN0
5 => A0.IN1
5 => A0.IN1
5 => A0.IN0
6 => A2.IN1
6 => GS.IN1
6 => s3.IN0
6 => A1.IN1
6 => A1.IN0
6 => A1.IN0
7 => A2.IN1
7 => GS.IN1
7 => A1.IN1
7 => A1.IN1
7 => A1.IN1
7 => A0.IN1
7 => A0.IN1
7 => A0.IN1
7 => A0.IN0
7 => E0.IN0
VCC => ~NO_FANOUT~
GND => ~NO_FANOUT~
A2 <= A2.DB_MAX_OUTPUT_PORT_TYPE
A1 <= A1.DB_MAX_OUTPUT_PORT_TYPE
A0 <= A0.DB_MAX_OUTPUT_PORT_TYPE
GS <= GS.DB_MAX_OUTPUT_PORT_TYPE
E0 <= E0.DB_MAX_OUTPUT_PORT_TYPE


|Z80-processor-CPU|74164:74164_i4
CP => CP.IN8
DSA => s0.IN0
DSB => s0.IN1
~MR => s1.IN0
VCC => ~NO_FANOUT~
GND => ~NO_FANOUT~
Q0 <= Q0_temp.DB_MAX_OUTPUT_PORT_TYPE
Q1 <= Q1_temp.DB_MAX_OUTPUT_PORT_TYPE
Q2 <= Q2_temp.DB_MAX_OUTPUT_PORT_TYPE
Q3 <= Q3_temp.DB_MAX_OUTPUT_PORT_TYPE
Q4 <= Q4_temp.DB_MAX_OUTPUT_PORT_TYPE
Q5 <= Q5_temp.DB_MAX_OUTPUT_PORT_TYPE
Q6 <= Q6_temp.DB_MAX_OUTPUT_PORT_TYPE
Q7 <= DIG_D_FF_AS_1bit:DIG_D_FF_AS_1bit_i7.Q


|Z80-processor-CPU|74164:74164_i4|DIG_D_FF_AS_1bit:DIG_D_FF_AS_1bit_i0
Set => state.IN0
Set => state.PRESET
D => state.DATAIN
C => state.CLK
Clr => state.IN1
Q <= state.DB_MAX_OUTPUT_PORT_TYPE
~Q <= ~Q.DB_MAX_OUTPUT_PORT_TYPE


|Z80-processor-CPU|74164:74164_i4|DIG_D_FF_AS_1bit:DIG_D_FF_AS_1bit_i1
Set => state.IN0
Set => state.PRESET
D => state.DATAIN
C => state.CLK
Clr => state.IN1
Q <= state.DB_MAX_OUTPUT_PORT_TYPE
~Q <= ~Q.DB_MAX_OUTPUT_PORT_TYPE


|Z80-processor-CPU|74164:74164_i4|DIG_D_FF_AS_1bit:DIG_D_FF_AS_1bit_i2
Set => state.IN0
Set => state.PRESET
D => state.DATAIN
C => state.CLK
Clr => state.IN1
Q <= state.DB_MAX_OUTPUT_PORT_TYPE
~Q <= ~Q.DB_MAX_OUTPUT_PORT_TYPE


|Z80-processor-CPU|74164:74164_i4|DIG_D_FF_AS_1bit:DIG_D_FF_AS_1bit_i3
Set => state.IN0
Set => state.PRESET
D => state.DATAIN
C => state.CLK
Clr => state.IN1
Q <= state.DB_MAX_OUTPUT_PORT_TYPE
~Q <= ~Q.DB_MAX_OUTPUT_PORT_TYPE


|Z80-processor-CPU|74164:74164_i4|DIG_D_FF_AS_1bit:DIG_D_FF_AS_1bit_i4
Set => state.IN0
Set => state.PRESET
D => state.DATAIN
C => state.CLK
Clr => state.IN1
Q <= state.DB_MAX_OUTPUT_PORT_TYPE
~Q <= ~Q.DB_MAX_OUTPUT_PORT_TYPE


|Z80-processor-CPU|74164:74164_i4|DIG_D_FF_AS_1bit:DIG_D_FF_AS_1bit_i5
Set => state.IN0
Set => state.PRESET
D => state.DATAIN
C => state.CLK
Clr => state.IN1
Q <= state.DB_MAX_OUTPUT_PORT_TYPE
~Q <= ~Q.DB_MAX_OUTPUT_PORT_TYPE


|Z80-processor-CPU|74164:74164_i4|DIG_D_FF_AS_1bit:DIG_D_FF_AS_1bit_i6
Set => state.IN0
Set => state.PRESET
D => state.DATAIN
C => state.CLK
Clr => state.IN1
Q <= state.DB_MAX_OUTPUT_PORT_TYPE
~Q <= ~Q.DB_MAX_OUTPUT_PORT_TYPE


|Z80-processor-CPU|74164:74164_i4|DIG_D_FF_AS_1bit:DIG_D_FF_AS_1bit_i7
Set => state.IN0
Set => state.PRESET
D => state.DATAIN
C => state.CLK
Clr => state.IN1
Q <= state.DB_MAX_OUTPUT_PORT_TYPE
~Q <= ~Q.DB_MAX_OUTPUT_PORT_TYPE


|Z80-processor-CPU|DIG_D_FF_AS_1bit:DIG_D_FF_AS_1bit_i5
Set => state.IN0
Set => state.PRESET
D => state.DATAIN
C => state.CLK
Clr => state.IN1
Q <= state.DB_MAX_OUTPUT_PORT_TYPE
~Q <= ~Q.DB_MAX_OUTPUT_PORT_TYPE


