 ** Message System Log
 ** Database: 
 ** Date:   Tue Dec 18 15:26:49 2007


****************
Macro Parameters
****************

Name                            : SoftFIFO160x32
Family                          : PA
Output Format                   : VHDL
Type                            : SOFTFIFO
Write Enable                    : Active Low
Read Clock                      : Rising
Write Clock                     : Rising
Reset                           : Active Low
Read Enable                     : Active Low
Write Depth                     : 160
Write Width                     : 32
Read Depth                      : 160
Read Width                      : 32
Almost Full                     : 110
Almost Empty                    : 50
Clocks                          : Independent Read and Write Clocks
AEFlag                          : Static
AFFlag                          : Static
Read Pipe Mode1                 : No Pipe
Prevent Read When Empty         : Yes
Prevent Write When Full         : Yes
Write Acknowledge               : No
Data Valid                      : No
Overflow                        : No
Underflow                       : No
Read Data Count                 : No
Write Data Count                : No
Standalone Controller           : True
Initialize RAM                  : False
Portname DataIn                 :
Portname DataOut                :
Portname AE Port                : AEVAL
Portname AF Port                : AFVAL
Portname Write En               : WE
Portname Read En                : RE
Portname WClock                 : WCLOCK
Portname RClock                 : RCLOCK
Portname AE Flag                : AEMPTY
Portname AF Flag                : AFULL
Portname Full Flag              : FULL
Portname Empty Flag             : EMPTY
Portname Reset                  : RESET
Portname Write Acknowledge      : WACK
Portname Data Valid             : DVLD
Portname Overflow               : OVERFLOW
Portname Underflow              : UNDERFLOW
Portname Read Count             : RDCNT
Portname Write Count            : WRCNT
Portname Memory Write Address   : MEMWADDR
Portname Memory Read Address    : MEMRADDR
Portname Memory Write Enable    : MEMWE
Portname Memory Read Enable     : MEMRE
Portname Clock                  :

Written VHDL netlist to
C:/FrontEnd/Annalisa/work/vx1392/smartgen\SoftFIFO160x32\SoftFIFO160x32.vhd.

 ** Log Ended:   Tue Dec 18 15:26:49 2007

