<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Dashboard</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.colResizable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    }  });
  $("table").colResizable({    liveDrag:true,
    fixed:false,
    draggingClass:"dragging"
  });
});
</script>
</head>
<body><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Dashboard</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-center">
Date: Mon Aug 15 20:34:26 2022
<br clear=all>
User: mhassan
<br clear=all>
Version: S-2021.09-SP2<br clear=all>
Command line: urg -report assets -dir results/BOOT/config_ss_boot_test.vdb/ results/DMA/bcpu_bfm_dma_base_test.vdb/ results/DMA/bcpu_bfm_dma_CHANNEL_ABORT_test.vdb/ results/DMA/bcpu_bfm_dma_DST_DEC_ERR_IntStat_test.vdb/ results/DMA/bcpu_bfm_dma_Memory2Memory_Multi_Block_Data_Transfer_test.vdb/ results/DMA/bcpu_bfm_dma_Memory2Memory_Single_Block_Data_Transfer_test.vdb/ results/DMA/bcpu_bfm_dma_MemToPeripheral_test.vdb/ results/DMA/bcpu_bfm_dma_Peripheral2Memory_Single_Block_Data_Transfer_SRC_test.vdb/ results/DMA/bcpu_bfm_dma_PeripheralToMemory_test.vdb/ results/DMA/bcpu_bfm_dma_SLVIF_CommonReg_RD2WO_ERR_Int_Mask_test.vdb/ results/DMA/bcpu_bfm_dma_SLVIF_CommonReg_RD2WO_ERR_IntStat_test.vdb/ results/DMA/bcpu_bfm_dma_SLVIF_CommonReg_UndfnSpc_ERR_IntStat_test.vdb/ results/DMA/bcpu_bfm_dma_SLVIF_CommonReg_WR2RO_ERR_Int_Mask_test.vdb/ results/DMA/bcpu_bfm_dma_SpiToMemory_test.vdb/ results/DMA/bcpu_bfm_dma_SramBanks_test.vdb/ results/DMA/bcpu_bfm_dma_SramIntraBankFixedBurst_test.vdb/ results/DMA/bcpu_bfm_dma_SramIntraBank_test.vdb/ results/DMA/bcpu_bfm_dma_SRC_DEC_ERR_IntStat_test.vdb/ results/DMA/bcpu_bfm_dma_test.vdb/ results/DMA/bcpu_bfm_dma_TFR_DONE_Int_Mask_test.vdb/ results/FCB/bcpu_bfm_fcb_nochksum_test.vdb/ results/FCB/bcpu_bfm_fcb_plc_test.vdb/ results/FCB/bcpu_bfm_fcb_prechksum_test.vdb/ results/GPIO/acpu_bfm_gpio_test.vdb/ results/GPIO/bcpu_bfm_gpio_test.vdb/ results/GPT/acpu_bfm_gpt_test.vdb/ results/GPT/bcpu_bfm_gpt_test.vdb/ results/I2C/acpu_bfm_i2c_test.vdb/ results/I2C/bcpu_bfm_i2c_master_multi_rx_without_dma_test.vdb/ results/I2C/bcpu_bfm_i2c_master_rx_without_dma_test.vdb/ results/I2C/bcpu_bfm_i2c_master_tx_without_dma_test.vdb/ results/I2C/bcpu_bfm_i2c_reset_state_test.vdb/ results/I2C/bcpu_bfm_i2c_rw_inverting_bits_test.vdb/ results/I2C/bcpu_bfm_i2c_slv_rx_without_dma_test.vdb/ results/I2C/bcpu_bfm_i2c_slv_tx_without_dma_test.vdb/ results/I2C/bcpu_bfm_i2c_test.vdb/ results/PCB/bcpu_bfm_pcb_a_inc_test.vdb/ results/PCB/bcpu_bfm_pcb_bit_bash_test.vdb/ results/PCB/bcpu_bfm_pcb_en_test.vdb/ results/PCB/bcpu_bfm_pcb_parity_test.vdb/ results/PCB/bcpu_bfm_pcb_s_inc_test.vdb/ results/PCB/bcpu_bfm_pcb_split_test.vdb/ results/SCU/acpu_bfm_scu_test.vdb/ results/SCU/bcpu_bfm_scu_test.vdb/ results/SPI/acpu_bfm_spi_test.vdb/ results/SPI/bcpu_bfm_spi_as_slv_reg_mode_test.vdb/ results/SPI/bcpu_bfm_spi_DualModeWrite_via_dma_test.vdb/ results/SPI/bcpu_bfm_spi_fcb_test.vdb/ results/SPI/bcpu_bfm_spi_m_ahb_mem_rd_test.vdb/ results/SPI/bcpu_bfm_spi_m_rd_test.vdb/ results/SPI/bcpu_bfm_spi_m_wr_test.vdb/ results/SPI/bcpu_bfm_spi_QuadModeWrite_via_dma_test.vdb/ results/SPI/bcpu_bfm_spi_SingleModeRead_via_dma_hwhs_test.vdb/ results/SPI/bcpu_bfm_spi_SingleModeWrite_via_dma_test.vdb/ results/SPI/bcpu_bfm_spi_test.vdb/ results/SPI/bcpu_bfm_spi_write_via_dma_hwhs_test.vdb/ results/SRAM/acpu_bfm_sram_test.vdb/ results/SRAM/bcpu_bfm_sram_test.vdb/ results/UART0/acpu_bfm_uart0_test.vdb/ results/UART0/bcpu_bfm_uart0_clk_gating_test.vdb/ results/UART0/bcpu_bfm_uart0_directed_test.vdb/ results/UART0/bcpu_bfm_uart0_loopback_test.vdb/ results/UART0/bcpu_bfm_uart0_reset_test.vdb/ results/UART0/bcpu_bfm_uart0_rx_vip_tx_test.vdb/ results/UART0/bcpu_bfm_uart0_test.vdb/ results/UART0/bcpu_bfm_uart0_tx_test.vdb/ results/UART1/acpu_bfm_uart1_test.vdb/ results/UART1/bcpu_bfm_uart1_clk_gating_test.vdb/ results/UART1/bcpu_bfm_uart1_loopback_test.vdb/ results/UART1/bcpu_bfm_uart1_reset_test.vdb/ results/UART1/bcpu_bfm_uart1_rx_vip_tx_test.vdb/ results/UART1/bcpu_bfm_uart1_test.vdb/ results/UART1/bcpu_bfm_uart1_tx_test.vdb/ results/UART1/bcpu_bfm_uart1_vip_txrx_test.vdb/ results/USB/bcpu_usb_por_test.vdb/ results/USB/bcpu_usb_rd_wr_test.vdb/ results/USB/bcpu_usb_sw_reset_test.vdb/ results/WDT/simv.vdb/ -full64 -elfile tb_src/usr_envs/DMA/dma_exclusion.el tb_src/usr_envs/I2C/only_interface.el tb_src/usr_envs/UART0/Uart0_top_exclusion.el tb_src/usr_envs/UART1/Uart1_top_exclusion.el tb_src/usr_envs/SPI/toggle_cov_ports_only.el tb_src/usr_envs/FCB/toggle_cov_fcb.el 
<br clear=all>
Number of tests: 83<br clear=all>
<hr>
<b>Total Coverage Summary</b>&nbsp;<br clear=all>
<table align=left>
<tr class="sortablehead">
<td nowrap width=65>SCORE</td><td nowrap width=65>LINE</td><td nowrap width=65>COND</td><td nowrap width=65>TOGGLE</td><td nowrap width=65>FSM</td><td nowrap width=65>BRANCH</td><td nowrap width=65>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 31.68</td>
<td class="s5 cl rt"> 53.09</td>
<td class="s3 cl rt"> 39.99</td>
<td class="s0 cl rt">  9.82</td>
<td class="s0 cl rt">  4.60</td>
<td class="s4 cl rt"> 44.12</td>
<td class="s3 cl rt"> 38.46</td>
</tr></table><br clear=all>
<hr>
<b>Hierarchical coverage data for top-level instances</b>&nbsp;<br clear=all>
<table align=left>
<tr class="sortablehead">
<td nowrap width=65>SCORE</td><td nowrap width=65>LINE</td><td nowrap width=65>COND</td><td nowrap width=65>TOGGLE</td><td nowrap width=65>FSM</td><td nowrap width=65>BRANCH</td><td nowrap width=65>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 31.68</td>
<td class="s5 cl rt"> 53.09</td>
<td class="s3 cl rt"> 39.99</td>
<td class="s0 cl rt">  9.82</td>
<td class="s0 cl rt">  4.60</td>
<td class="s4 cl rt"> 44.12</td>
<td class="s3 cl rt"> 38.46</td>
<td class="wordwrap"><a href="mod1157.html#inst_tag_158173" >config_ss_tb</a></td>
</tr></table><br clear=all>
<hr>
<b>Total Module Definition Coverage Summary</b>&nbsp;<br clear=all>
<table align=left>
<tr class="sortablehead">
<td nowrap width=65>SCORE</td><td nowrap width=65>LINE</td><td nowrap width=65>COND</td><td nowrap width=65>TOGGLE</td><td nowrap width=65>FSM</td><td nowrap width=65>BRANCH</td><td nowrap width=65>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 25.58</td>
<td class="s5 cl rt"> 50.83</td>
<td class="s3 cl rt"> 33.78</td>
<td class="s1 cl rt"> 10.63</td>
<td class="s0 cl rt">  3.70</td>
<td class="s4 cl rt"> 41.66</td>
<td class="s1 cl rt"> 12.90</td>
</tr></table></div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
