INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 17:25:02 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.050ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/stq_addr_4_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.845ns period=5.690ns})
  Destination:            lsq1/handshake_lsq_lsq1_core/ldq_data_4_q_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.845ns period=5.690ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.690ns  (clk rise@5.690ns - clk rise@0.000ns)
  Data Path Delay:        5.386ns  (logic 1.211ns (22.485%)  route 4.175ns (77.515%))
  Logic Levels:           11  (CARRY4=4 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 6.173 - 5.690 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2197, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X54Y142        FDRE                                         r  lsq1/handshake_lsq_lsq1_core/stq_addr_4_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y142        FDRE (Prop_fdre_C_Q)         0.254     0.762 r  lsq1/handshake_lsq_lsq1_core/stq_addr_4_q_reg[1]/Q
                         net (fo=13, routed)          0.776     1.538    lsq1/handshake_lsq_lsq1_core/stq_addr_4_q[1]
    SLICE_X58Y138        LUT6 (Prop_lut6_I4_O)        0.043     1.581 r  lsq1/handshake_lsq_lsq1_core/hist_loadEn_INST_0_i_314/O
                         net (fo=1, routed)           0.000     1.581    lsq1/handshake_lsq_lsq1_core/hist_loadEn_INST_0_i_314_n_0
    SLICE_X58Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     1.819 r  lsq1/handshake_lsq_lsq1_core/hist_loadEn_INST_0_i_116/CO[3]
                         net (fo=7, routed)           0.629     2.448    lsq1/handshake_lsq_lsq1_core/p_5_in547_in
    SLICE_X61Y139        LUT5 (Prop_lut5_I2_O)        0.043     2.491 r  lsq1/handshake_lsq_lsq1_core/ldq_data_4_q[31]_i_53/O
                         net (fo=1, routed)           0.000     2.491    lsq1/handshake_lsq_lsq1_core/ldq_data_4_q[31]_i_53_n_0
    SLICE_X61Y139        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187     2.678 r  lsq1/handshake_lsq_lsq1_core/ldq_data_4_q_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     2.678    lsq1/handshake_lsq_lsq1_core/ldq_data_4_q_reg[31]_i_21_n_0
    SLICE_X61Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.727 r  lsq1/handshake_lsq_lsq1_core/ldq_data_4_q_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000     2.727    lsq1/handshake_lsq_lsq1_core/ldq_data_4_q_reg[31]_i_16_n_0
    SLICE_X61Y141        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.107     2.834 f  lsq1/handshake_lsq_lsq1_core/ldq_data_4_q_reg[31]_i_20/O[2]
                         net (fo=1, routed)           0.243     3.078    lsq1/handshake_lsq_lsq1_core/TEMP_82_double_out1[14]
    SLICE_X60Y142        LUT6 (Prop_lut6_I1_O)        0.118     3.196 r  lsq1/handshake_lsq_lsq1_core/ldq_data_4_q[31]_i_10/O
                         net (fo=33, routed)          0.401     3.597    lsq1/handshake_lsq_lsq1_core/bypass_idx_oh_4_9
    SLICE_X60Y147        LUT6 (Prop_lut6_I0_O)        0.043     3.640 r  lsq1/handshake_lsq_lsq1_core/ldq_issue_4_q_i_13/O
                         net (fo=1, routed)           0.246     3.886    lsq1/handshake_lsq_lsq1_core/bypass_en_vec_4[9]
    SLICE_X59Y147        LUT6 (Prop_lut6_I5_O)        0.043     3.929 r  lsq1/handshake_lsq_lsq1_core/ldq_issue_4_q_i_5/O
                         net (fo=1, routed)           0.518     4.447    lsq1/handshake_lsq_lsq1_core/ldq_issue_4_q_i_5_n_0
    SLICE_X58Y147        LUT6 (Prop_lut6_I2_O)        0.043     4.490 r  lsq1/handshake_lsq_lsq1_core/ldq_issue_4_q_i_2/O
                         net (fo=2, routed)           0.406     4.896    lsq1/handshake_lsq_lsq1_core/p_294_in
    SLICE_X49Y148        LUT6 (Prop_lut6_I0_O)        0.043     4.939 r  lsq1/handshake_lsq_lsq1_core/ldq_data_4_q[31]_i_1/O
                         net (fo=33, routed)          0.955     5.894    lsq1/handshake_lsq_lsq1_core/p_43_in
    SLICE_X23Y169        FDRE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_data_4_q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.690     5.690 r  
                                                      0.000     5.690 r  clk (IN)
                         net (fo=2197, unset)         0.483     6.173    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X23Y169        FDRE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_data_4_q_reg[7]/C
                         clock pessimism              0.000     6.173    
                         clock uncertainty           -0.035     6.137    
    SLICE_X23Y169        FDRE (Setup_fdre_C_CE)      -0.194     5.943    lsq1/handshake_lsq_lsq1_core/ldq_data_4_q_reg[7]
  -------------------------------------------------------------------
                         required time                          5.943    
                         arrival time                          -5.894    
  -------------------------------------------------------------------
                         slack                                  0.050    




