# TCL File Generated by Component Editor 14.0
# Fri Aug 01 14:37:11 EDT 2014
# DO NOT MODIFY


# 
# accel_to_mem_bridge "accel_to_mem_bridge" v1.0
#  2014.08.01.14:37:11
# 
# 

# 
# request TCL package from ACDS 14.0
# 
package require -exact qsys 14.0


# 
# module accel_to_mem_bridge
# 
set_module_property DESCRIPTION ""
set_module_property NAME accel_to_mem_bridge
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME accel_to_mem_bridge
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL avm_mem_accel_bridge
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file accel_to_mem_bridge.v VERILOG PATH accel_to_mem_bridge.v


# 
# parameters
# 


# 
# display items
# 


# 
# connection point accel
# 
add_interface accel avalon end
set_interface_property accel addressUnits WORDS
set_interface_property accel associatedClock clock
set_interface_property accel associatedReset reset
set_interface_property accel bitsPerSymbol 8
set_interface_property accel burstOnBurstBoundariesOnly false
set_interface_property accel burstcountUnits WORDS
set_interface_property accel explicitAddressSpan 0
set_interface_property accel holdTime 0
set_interface_property accel linewrapBursts false
set_interface_property accel maximumPendingReadTransactions 0
set_interface_property accel maximumPendingWriteTransactions 0
set_interface_property accel readLatency 0
set_interface_property accel readWaitStates 0
set_interface_property accel readWaitTime 0
set_interface_property accel setupTime 0
set_interface_property accel timingUnits Cycles
set_interface_property accel writeWaitTime 0
set_interface_property accel ENABLED true
set_interface_property accel EXPORT_OF ""
set_interface_property accel PORT_NAME_MAP ""
set_interface_property accel CMSIS_SVD_VARIABLES ""
set_interface_property accel SVD_ADDRESS_GROUP ""

add_interface_port accel avs_accel_writedata writedata Input 128
add_interface_port accel avs_accel_address address Input 1
add_interface_port accel avs_accel_write write Input 1
add_interface_port accel avs_accel_read read Input 1
add_interface_port accel avs_accel_readdata readdata Output 128
add_interface_port accel avs_accel_waitrequest waitrequest Output 1
set_interface_assignment accel embeddedsw.configuration.isFlash 0
set_interface_assignment accel embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment accel embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment accel embeddedsw.configuration.isPrintableDevice 0


# 
# connection point clock
# 
add_interface clock clock end
set_interface_property clock clockRate 0
set_interface_property clock ENABLED true
set_interface_property clock EXPORT_OF ""
set_interface_property clock PORT_NAME_MAP ""
set_interface_property clock CMSIS_SVD_VARIABLES ""
set_interface_property clock SVD_ADDRESS_GROUP ""

add_interface_port clock clk clk Input 1


# 
# connection point reset
# 
add_interface reset reset end
set_interface_property reset associatedClock clock
set_interface_property reset synchronousEdges DEASSERT
set_interface_property reset ENABLED true
set_interface_property reset EXPORT_OF ""
set_interface_property reset PORT_NAME_MAP ""
set_interface_property reset CMSIS_SVD_VARIABLES ""
set_interface_property reset SVD_ADDRESS_GROUP ""

add_interface_port reset reset reset Input 1


# 
# connection point mem
# 
add_interface mem avalon start
set_interface_property mem addressUnits SYMBOLS
set_interface_property mem associatedClock clock
set_interface_property mem associatedReset reset
set_interface_property mem bitsPerSymbol 8
set_interface_property mem burstOnBurstBoundariesOnly false
set_interface_property mem burstcountUnits WORDS
set_interface_property mem doStreamReads false
set_interface_property mem doStreamWrites false
set_interface_property mem holdTime 0
set_interface_property mem linewrapBursts false
set_interface_property mem maximumPendingReadTransactions 0
set_interface_property mem maximumPendingWriteTransactions 0
set_interface_property mem readLatency 0
set_interface_property mem readWaitTime 1
set_interface_property mem setupTime 0
set_interface_property mem timingUnits Cycles
set_interface_property mem writeWaitTime 0
set_interface_property mem ENABLED true
set_interface_property mem EXPORT_OF ""
set_interface_property mem PORT_NAME_MAP ""
set_interface_property mem CMSIS_SVD_VARIABLES ""
set_interface_property mem SVD_ADDRESS_GROUP ""

add_interface_port mem avm_mem_waitrequest waitrequest Input 1
add_interface_port mem avm_mem_address address Output 32
add_interface_port mem avm_mem_readdata readdata Input 64
add_interface_port mem avm_mem_read read Output 1
add_interface_port mem avm_mem_write write Output 1
add_interface_port mem avm_mem_writedata writedata Output 64
add_interface_port mem avm_mem_byteenable byteenable Output 8

