@verdi rc file Version 1.0
[General]
VerdiVersion = Verdi3_I-2014.03
[KeyNote]
Line1 = Automatic Backup 0
[TestBench]
ConstrViewShow = 0
InherViewShow = 0
FSDBMsgShow = 0
AnnotationShow = 0
[hb]
postSimFile = /home/zhou/work/arm_soc/systems/cortex_m0_mcu/rtl_sim/tb_cmsdk_mcu.fsdb
syncTime = 0
viewport = 65 24 1851 903 606 450 352 1849
activeNode = "tb_cmsdk_mcu"
activeScope = "tb_cmsdk_mcu"
activeFile = "../verilog/tb_cmsdk_mcu.v"
interactiveMode = False
viewType = Source
simulatorMode = False
sourceBeginLine = 110
baMode = False
srcLineNum = True
syncSignal = False
traceMode = Hierarchical
showTraceInSchema = True
paMode = False
funcMode = False
traceCrossHier = True
DnDtraceCrossHierOnly = True
traceIncTopPort = False
leadingZero = False
signalPane = False
Scope1 = "tb_cmsdk_mcu"
Scope2 = "tb_cmsdk_mcu.u_cmsdk_uart_capture"
Scope3 = "tb_cmsdk_mcu.u_cmsdk_clkreset"
Scope4 = "cmsdk_ahb_downsizer64"
Scope5 = "tb_cmsdk_mcu.u_cmsdk_mcu"
Scope6 = "cmsdk_ahb_to_ahb_sync"
rangeSelection = 44 49 4 1 1 1
sdfCheckUndef = FALSE
[hb.sourceTab.1]
scope = tb_cmsdk_mcu
File = /home/zhou/work/arm_soc/systems/cortex_m0_mcu/verilog/tb_cmsdk_mcu.v
Line = 111
[imp.design1]
dbEnum =  oh
invokeDir = /home/zhou/work/arm_soc/systems/cortex_m0_mcu/rtl_sim
design = DebussyLib
hostCommand = hostCommand +v2k -sverilog -full64 -f ../verilog/filelist.f
[nMemoryManager]
FsdbFile = /home/zhou/work/arm_soc/systems/cortex_m0_mcu/rtl_sim/tb_cmsdk_mcu.fsdb
UserActionNum = 0
nMemWindowNum = 0
[wave.0]
viewPort = 0 30 1851 257 100 65
SessionFile = /home/zhou/work/arm_soc/systems/cortex_m0_mcu/rtl_sim/verdiLog/novas_autosave.ses.wave.0
displayGrid = FALSE
hierarchicalName = FALSE
snap = TRUE
displayLeadingZeros = FALSE
fixDelta = FALSE
displayCursorMarker = FALSE
autoUpdate = FALSE
highlightGlitchs = FALSE
waveformSync = FALSE
displayErrors = TRUE
displayMsgSymbols = TRUE
showMsgDescriptions = TRUE
autoFit = FALSE
displayDeltaY = FALSE
centerCursor = FALSE
