// Seed: 2163403151
`define pp_0 0
`timescale 1ps / 1ps
module module_0;
  assign id_0 = id_0;
  reg id_1;
  always @(1 or id_1 - 1) id_1 <= 1;
  type_3(
      id_0, 1, (1)
  );
  initial begin
    id_0 <= id_0;
    id_1 <= id_1;
    id_1 <= "";
  end
endmodule
