
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.125420                       # Number of seconds simulated
sim_ticks                                125420432585                       # Number of ticks simulated
final_tick                               1267055768216                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  93939                       # Simulator instruction rate (inst/s)
host_op_rate                                   121009                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3383389                       # Simulator tick rate (ticks/s)
host_mem_usage                               16908044                       # Number of bytes of host memory used
host_seconds                                 37069.47                       # Real time elapsed on the host
sim_insts                                  3482277359                       # Number of instructions simulated
sim_ops                                    4485735480                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1686784                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1826560                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2560                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       690688                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4209664                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2560                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5632                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1212032                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1212032                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        13178                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        14270                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           20                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         5396                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 32888                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            9469                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 9469                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        14288                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     13449037                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        10206                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     14563496                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        20411                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      5506981                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                33564419                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        14288                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        10206                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        20411                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              44905                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           9663752                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                9663752                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           9663752                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        14288                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     13449037                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        10206                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     14563496                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        20411                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      5506981                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               43228172                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               150564746                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        22313300                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19552661                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1742076                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     11042852                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        10774038                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         1553124                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        54292                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    117665691                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             124010413                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           22313300                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     12327162                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25236983                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5698144                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       1947810                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         13411484                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1096583                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    148796386                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.948131                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.317342                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       123559403     83.04%     83.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1272257      0.86%     83.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2328927      1.57%     85.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1947566      1.31%     86.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3566362      2.40%     89.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         3860535      2.59%     91.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          844714      0.57%     92.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          663761      0.45%     92.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        10752861      7.23%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    148796386                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.148197                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.823635                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       116747708                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3058124                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25024573                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        25250                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3940723                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2400997                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5181                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     139981401                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1308                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3940723                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       117215825                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1437673                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       785083                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         24570109                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       846966                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     139001053                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            4                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         89687                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       511810                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    184612229                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    630693652                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    630693652                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896166                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        35716013                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        19854                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9933                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2679561                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     23133339                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4492780                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        82063                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1000343                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         137381886                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19855                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        129051393                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       103774                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     22826507                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     49006760                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           11                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    148796386                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.867302                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.478328                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     95078056     63.90%     63.90% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     21889166     14.71%     78.61% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     10976938      7.38%     85.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7201450      4.84%     90.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7509644      5.05%     95.87% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3881055      2.61%     98.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1742758      1.17%     99.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       434950      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        82369      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    148796386                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         322899     59.70%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        137293     25.38%     85.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        80674     14.92%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    101886490     78.95%     78.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1082071      0.84%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     21613359     16.75%     96.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4459552      3.46%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     129051393                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.857116                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             540866                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.004191                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    407543807                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    160228547                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    126129971                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     129592259                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       241156                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      4203268                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           69                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          299                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       139425                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3940723                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         946358                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        51542                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    137401741                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        50023                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     23133339                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4492780                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9933                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         33931                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          181                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          299                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       839571                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1038269                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1877840                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    127665367                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     21279765                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1386021                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            25739129                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19664306                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4459364                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.847910                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             126242834                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            126129971                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         72846657                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        172990815                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.837713                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.421101                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000006                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611589                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     23791044                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1746835                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    144855663                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.784309                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.660238                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    102648377     70.86%     70.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     16387897     11.31%     82.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     11837289      8.17%     90.35% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2645793      1.83%     92.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3013475      2.08%     94.25% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1069569      0.74%     94.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      4457203      3.08%     98.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       901708      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1894352      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    144855663                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000006                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611589                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789106                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179499                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      1894352                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           280363944                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          278746105                       # The number of ROB writes
system.switch_cpus0.timesIdled                  40172                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1768360                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000006                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611589                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000006                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.505647                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.505647                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.664166                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.664166                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       590557361                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      165715413                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      146783109                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               150564746                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        24367377                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     20072335                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2032104                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9911559                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9117223                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2560597                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        91752                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    109865912                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             134678986                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           24367377                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11677820                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             28590328                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6594658                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5138110                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12727767                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1654109                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    148123369                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.107406                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.549092                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       119533041     80.70%     80.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2922544      1.97%     82.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2485055      1.68%     84.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2504258      1.69%     86.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2383270      1.61%     87.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1180097      0.80%     88.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          820704      0.55%     89.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2085713      1.41%     90.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        14208687      9.59%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    148123369                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.161840                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.894492                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       108631024                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6630545                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         28223839                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       115760                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4522197                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3917369                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         6822                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     162427274                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        54072                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4522197                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       109172478                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        4026048                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1382267                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         27787562                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1232813                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     160912294                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         1982                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        420075                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       657706                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents        22624                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    225056149                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    750055390                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    750055390                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    176791859                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        48264278                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        34883                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        18060                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4007533                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     16015218                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8334291                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       327006                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1776100                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         156858653                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34882                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        146397320                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       112699                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     26551346                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     60147309                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         1234                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    148123369                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.988347                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.584539                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     87781824     59.26%     59.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     24936770     16.84%     76.10% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12572873      8.49%     84.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8234851      5.56%     90.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7248448      4.89%     95.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2851158      1.92%     96.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3222491      2.18%     99.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      1173909      0.79%     99.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       101045      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    148123369                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        1025642     74.51%     74.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     74.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     74.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     74.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     74.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     74.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     74.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     74.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     74.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     74.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     74.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     74.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     74.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     74.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     74.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     74.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     74.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     74.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     74.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     74.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     74.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     74.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     74.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     74.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     74.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     74.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     74.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     74.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        164536     11.95%     86.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       186405     13.54%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    120841346     82.54%     82.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2114924      1.44%     83.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     83.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     83.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     83.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     83.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     83.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     83.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     83.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     83.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     83.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     83.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     83.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     83.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     83.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     83.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     83.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     83.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     83.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16823      0.01%     84.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     15147405     10.35%     94.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8276822      5.65%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     146397320                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.972321                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1376583                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009403                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    442407291                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    183445597                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    142072194                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     147773903                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       213088                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3135517                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1412                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          730                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       165559                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          643                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4522197                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        3307581                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       262979                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    156893535                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      1219076                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     16015218                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8334291                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        18058                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        209580                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents        13871                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          730                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1210271                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1141628                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2351899                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    143903840                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     14885725                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2493480                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            23160826                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20281220                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           8275101                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.955761                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             142079232                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            142072194                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         85732142                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        232454305                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.943595                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.368813                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    105132144                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    128691181                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     28211112                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        33648                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2058246                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    143601172                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.896171                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.712468                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     92005915     64.07%     64.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     23642941     16.46%     80.53% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11357631      7.91%     88.44% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5061549      3.52%     91.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3953248      2.75%     94.72% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1620820      1.13%     95.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1642761      1.14%     96.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1155783      0.80%     97.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3160524      2.20%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    143601172                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    105132144                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     128691181                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              21048430                       # Number of memory references committed
system.switch_cpus1.commit.loads             12879698                       # Number of loads committed
system.switch_cpus1.commit.membars              16824                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18469270                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        115784635                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2533991                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3160524                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           297342941                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          318327100                       # The number of ROB writes
system.switch_cpus1.timesIdled                  59253                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2441377                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          105132144                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            128691181                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    105132144                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.432148                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.432148                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.698252                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.698252                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       650442332                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      195963230                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      153446174                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         33648                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               150564746                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        25313911                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     20738953                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2150148                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     10384940                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        10019228                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2592112                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        99039                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    112483028                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             135939174                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           25313911                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     12611340                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             29449920                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6416640                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       3837525                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         13157305                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1679514                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    150018371                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.108485                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.533076                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       120568451     80.37%     80.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2374693      1.58%     81.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4044305      2.70%     84.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2343264      1.56%     86.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1840639      1.23%     87.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1619315      1.08%     88.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          993226      0.66%     89.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2494345      1.66%     90.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13740133      9.16%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    150018371                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.168126                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.902862                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       111773992                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5093379                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         28826189                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        77326                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4247473                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4146463                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          428                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     163805334                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         2400                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4247473                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       112339335                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         645019                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      3481924                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         28319705                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       984904                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     162689407                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            6                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        100414                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       569718                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    229672756                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    756887036                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    756887036                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    184068715                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        45604037                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        36586                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        18322                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2865660                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     15097449                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7735301                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        80753                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1809154                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         157357421                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        36586                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        147804071                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        93700                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     23272967                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     51510205                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           58                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    150018371                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.985240                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.546361                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     89686245     59.78%     59.78% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     23143933     15.43%     75.21% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12520637      8.35%     83.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      9248837      6.17%     89.72% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      9011352      6.01%     95.73% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3340347      2.23%     97.96% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2534954      1.69%     99.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       341042      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       191024      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    150018371                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         132122     28.09%     28.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             8      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        175793     37.38%     65.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       162394     34.53%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    124736753     84.39%     84.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2004949      1.36%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        18264      0.01%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13337873      9.02%     94.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7706232      5.21%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     147804071                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.981665                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             470317                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.003182                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    446190530                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    180667362                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    144661154                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     148274388                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       304945                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3121153                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           27                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          392                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       125323                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            9                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4247473                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         431086                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        58089                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    157394007                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       820319                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     15097449                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7735301                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        18322                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         47033                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            2                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          392                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1240397                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1137171                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2377568                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    145505400                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13005849                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2298671                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20711776                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20587270                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7705927                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.966398                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             144661279                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            144661154                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         85528444                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        236814638                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.960790                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.361162                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    107049181                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    131949870                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     25444415                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        36528                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2168045                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    145770897                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.905187                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.714241                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     92423834     63.40%     63.40% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     25697923     17.63%     81.03% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     10057005      6.90%     87.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5296343      3.63%     91.56% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4498720      3.09%     94.65% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2171046      1.49%     96.14% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1015732      0.70%     96.84% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1577946      1.08%     97.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3032348      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    145770897                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    107049181                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     131949870                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19586274                       # Number of memory references committed
system.switch_cpus2.commit.loads             11976296                       # Number of loads committed
system.switch_cpus2.commit.membars              18264                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          19138371                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        118789433                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2726696                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3032348                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           300132834                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          319037846                       # The number of ROB writes
system.switch_cpus2.timesIdled                  25249                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 546375                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          107049181                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            131949870                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    107049181                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.406501                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.406501                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.710984                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.710984                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       654415070                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      201933977                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      153007167                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         36528                       # number of misc regfile writes
system.l2.replacements                          32888                       # number of replacements
system.l2.tagsinuse                      32767.893889                       # Cycle average of tags in use
system.l2.total_refs                          1159735                       # Total number of references to valid blocks.
system.l2.sampled_refs                          65656                       # Sample count of references to valid blocks.
system.l2.avg_refs                          17.663808                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           605.581711                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     10.704418                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   5827.901209                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      6.643908                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   6657.378262                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     13.900784                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   2363.823551                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           6361.141009                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           7666.291862                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           3254.527177                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.018481                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000327                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.177853                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000203                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.203167                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000424                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.072138                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.194127                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.233957                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.099320                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999997                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        36341                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        88217                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        30079                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  154637                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            38691                       # number of Writeback hits
system.l2.Writeback_hits::total                 38691                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        36341                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        88217                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        30079                       # number of demand (read+write) hits
system.l2.demand_hits::total                   154637                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        36341                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        88217                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        30079                       # number of overall hits
system.l2.overall_hits::total                  154637                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        13178                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        14270                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           20                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         5376                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 32868                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus2.data           20                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  20                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        13178                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        14270                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           20                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         5396                       # number of demand (read+write) misses
system.l2.demand_misses::total                  32888                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        13178                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        14270                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           20                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         5396                       # number of overall misses
system.l2.overall_misses::total                 32888                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      3143695                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   2744279564                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      1863991                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   3046697968                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      3837309                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   1176776906                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      6976599433                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data      3835123                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       3835123                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      3143695                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   2744279564                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      1863991                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   3046697968                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      3837309                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   1180612029                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       6980434556                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      3143695                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   2744279564                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      1863991                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   3046697968                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      3837309                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   1180612029                       # number of overall miss cycles
system.l2.overall_miss_latency::total      6980434556                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        49519                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data       102487                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           20                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        35455                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              187505                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        38691                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             38691                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           20                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                20                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        49519                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data       102487                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           20                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        35475                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               187525                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        49519                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data       102487                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           20                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        35475                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              187525                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.266120                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.139237                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.151629                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.175291                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.266120                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.139237                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.152107                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.175379                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.266120                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.139237                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.152107                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.175379                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 224549.642857                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 208247.045379                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 186399.100000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 213503.711843                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 191865.450000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 218894.513765                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 212261.148625                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 191756.150000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 191756.150000                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 224549.642857                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 208247.045379                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 186399.100000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 213503.711843                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 191865.450000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 218793.926798                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 212248.679032                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 224549.642857                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 208247.045379                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 186399.100000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 213503.711843                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 191865.450000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 218793.926798                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 212248.679032                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 9469                       # number of writebacks
system.l2.writebacks::total                      9469                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        13178                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        14270                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           20                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         5376                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            32868                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data           20                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             20                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        13178                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        14270                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           20                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         5396                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             32888                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        13178                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        14270                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           20                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         5396                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            32888                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      2329332                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   1976361785                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1280319                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   2215746518                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      2672673                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    863648828                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   5062039455                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data      2671698                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      2671698                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      2329332                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   1976361785                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1280319                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   2215746518                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      2672673                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    866320526                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   5064711153                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      2329332                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   1976361785                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1280319                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   2215746518                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      2672673                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    866320526                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   5064711153                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.266120                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.139237                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.151629                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.175291                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.266120                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.139237                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.152107                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.175379                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.266120                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.139237                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.152107                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.175379                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 166380.857143                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 149974.334876                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 128031.900000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 155273.056622                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 133633.650000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 160648.963542                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 154011.179719                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 133584.900000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 133584.900000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 166380.857143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 149974.334876                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 128031.900000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 155273.056622                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 133633.650000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 160548.651964                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 153998.757997                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 166380.857143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 149974.334876                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 128031.900000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 155273.056622                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 133633.650000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 160548.651964                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 153998.757997                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               540.990170                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1013443581                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1873278.338262                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.990170                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022420                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.866971                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     13411467                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13411467                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     13411467                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13411467                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     13411467                       # number of overall hits
system.cpu0.icache.overall_hits::total       13411467                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           17                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           17                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           17                       # number of overall misses
system.cpu0.icache.overall_misses::total           17                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      4030670                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      4030670                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      4030670                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      4030670                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      4030670                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      4030670                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     13411484                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13411484                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     13411484                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13411484                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     13411484                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13411484                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 237098.235294                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 237098.235294                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 237098.235294                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 237098.235294                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 237098.235294                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 237098.235294                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3260295                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3260295                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3260295                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3260295                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3260295                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3260295                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 232878.214286                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 232878.214286                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 232878.214286                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 232878.214286                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 232878.214286                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 232878.214286                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49519                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               245034932                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49775                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4922.851472                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.323745                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.676255                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.825483                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.174517                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     19252169                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       19252169                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9933                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9933                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     23585661                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        23585661                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     23585661                       # number of overall hits
system.cpu0.dcache.overall_hits::total       23585661                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       183021                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       183021                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       183021                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        183021                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       183021                       # number of overall misses
system.cpu0.dcache.overall_misses::total       183021                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  22324306475                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  22324306475                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  22324306475                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  22324306475                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  22324306475                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  22324306475                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     19435190                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     19435190                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9933                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9933                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     23768682                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     23768682                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     23768682                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     23768682                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009417                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009417                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007700                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007700                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007700                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007700                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 121976.748433                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 121976.748433                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 121976.748433                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 121976.748433                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 121976.748433                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 121976.748433                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        10860                       # number of writebacks
system.cpu0.dcache.writebacks::total            10860                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       133502                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       133502                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       133502                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       133502                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       133502                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       133502                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49519                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49519                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49519                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49519                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49519                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49519                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   5233503474                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   5233503474                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   5233503474                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   5233503474                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   5233503474                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   5233503474                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002548                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002548                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002083                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002083                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002083                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002083                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 105686.776268                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 105686.776268                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 105686.776268                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 105686.776268                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 105686.776268                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 105686.776268                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               549.915221                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1094897806                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1990723.283636                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst     9.915221                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          540                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.015890                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.865385                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.881274                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12727755                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12727755                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12727755                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12727755                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12727755                       # number of overall hits
system.cpu1.icache.overall_hits::total       12727755                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           12                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           12                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           12                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            12                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           12                       # number of overall misses
system.cpu1.icache.overall_misses::total           12                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2322182                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2322182                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2322182                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2322182                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2322182                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2322182                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12727767                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12727767                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12727767                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12727767                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12727767                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12727767                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 193515.166667                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 193515.166667                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 193515.166667                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 193515.166667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 193515.166667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 193515.166667                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           10                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           10                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           10                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1946991                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1946991                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1946991                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1946991                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1946991                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1946991                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 194699.100000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 194699.100000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 194699.100000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 194699.100000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 194699.100000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 194699.100000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                102487                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               205363668                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                102743                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               1998.809340                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   234.453952                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    21.546048                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.915836                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.084164                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     11579701                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       11579701                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      8134905                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       8134905                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17732                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17732                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16824                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16824                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     19714606                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        19714606                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     19714606                       # number of overall hits
system.cpu1.dcache.overall_hits::total       19714606                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       421945                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       421945                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           60                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           60                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       422005                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        422005                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       422005                       # number of overall misses
system.cpu1.dcache.overall_misses::total       422005                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  40692885536                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  40692885536                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      7074158                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      7074158                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  40699959694                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  40699959694                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  40699959694                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  40699959694                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     12001646                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     12001646                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      8134965                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      8134965                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17732                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17732                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16824                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16824                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     20136611                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     20136611                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     20136611                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     20136611                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.035157                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.035157                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000007                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000007                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.020957                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.020957                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.020957                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.020957                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 96441.208063                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 96441.208063                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 117902.633333                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 117902.633333                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 96444.259414                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 96444.259414                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 96444.259414                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 96444.259414                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        19395                       # number of writebacks
system.cpu1.dcache.writebacks::total            19395                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       319458                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       319458                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           60                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           60                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       319518                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       319518                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       319518                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       319518                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data       102487                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       102487                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data       102487                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       102487                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data       102487                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       102487                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   9044949717                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   9044949717                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   9044949717                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   9044949717                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   9044949717                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   9044949717                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.008539                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.008539                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.005090                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.005090                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.005090                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.005090                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 88254.605140                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 88254.605140                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 88254.605140                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 88254.605140                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 88254.605140                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 88254.605140                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               463.463750                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1101098571                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   466                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2362872.469957                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    17.463750                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.027987                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.742730                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     13157284                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       13157284                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     13157284                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        13157284                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     13157284                       # number of overall hits
system.cpu2.icache.overall_hits::total       13157284                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           21                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           21                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           21                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            21                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           21                       # number of overall misses
system.cpu2.icache.overall_misses::total           21                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      4335279                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4335279                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      4335279                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4335279                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      4335279                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4335279                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     13157305                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     13157305                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     13157305                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     13157305                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     13157305                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     13157305                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 206441.857143                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 206441.857143                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 206441.857143                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 206441.857143                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 206441.857143                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 206441.857143                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            1                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            1                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           20                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           20                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           20                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           20                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           20                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           20                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      4013963                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      4013963                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      4013963                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      4013963                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      4013963                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      4013963                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 200698.150000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 200698.150000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 200698.150000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 200698.150000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 200698.150000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 200698.150000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 35475                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               176896335                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 35731                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4950.780415                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.162977                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.837023                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.902980                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.097020                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9701083                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9701083                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7573018                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7573018                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        18301                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        18301                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        18264                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        18264                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17274101                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17274101                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17274101                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17274101                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        90518                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        90518                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          162                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          162                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        90680                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         90680                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        90680                       # number of overall misses
system.cpu2.dcache.overall_misses::total        90680                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   8811885485                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   8811885485                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     31881610                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     31881610                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   8843767095                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   8843767095                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   8843767095                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   8843767095                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9791601                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9791601                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7573180                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7573180                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        18301                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        18301                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        18264                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        18264                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17364781                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17364781                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17364781                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17364781                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009244                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009244                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000021                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000021                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005222                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005222                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005222                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005222                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 97349.538048                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 97349.538048                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 196800.061728                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 196800.061728                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 97527.206606                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 97527.206606                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 97527.206606                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 97527.206606                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       263977                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets       263977                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         8436                       # number of writebacks
system.cpu2.dcache.writebacks::total             8436                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        55063                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        55063                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          142                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          142                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        55205                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        55205                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        55205                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        55205                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        35455                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        35455                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           20                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           20                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        35475                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        35475                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        35475                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        35475                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   3189208192                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   3189208192                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      4055713                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      4055713                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   3193263905                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   3193263905                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   3193263905                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   3193263905                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003621                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003621                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002043                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002043                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002043                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002043                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 89950.872712                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 89950.872712                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 202785.650000                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 202785.650000                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 90014.486399                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 90014.486399                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 90014.486399                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 90014.486399                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
