/* SPDX-License-Identifier: GPL-2.0
 *
 * Copyright 2016-2017 HabanaLabs, Ltd.
 * All Rights Reserved.
 *
 */

/************************************
 ** This is an auto-generated file **
 **       DO NOT EDIT BELOW        **
 ************************************/

#ifndef ASIC_REG_TPC7_CFG_H_
#define ASIC_REG_TPC7_CFG_H_

/*
 *****************************************
 *   TPC7_CFG (Prototype: TPC)
 *****************************************
 */

#define mmTPC7_CFG_KERNEL_TENSOR_0_BASE_ADDR_LOW                     0xFC6400
/* TPC7_CFG_KERNEL_TENSOR_0_BASE_ADDR_LOW */
#define TPC7_CFG_KERNEL_TENSOR_0_BASE_ADDR_LOW_V_SHIFT               0
#define TPC7_CFG_KERNEL_TENSOR_0_BASE_ADDR_LOW_V_MASK                0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_0_BASE_ADDR_HIGH                    0xFC6404
/* TPC7_CFG_KERNEL_TENSOR_0_BASE_ADDR_HIGH */
#define TPC7_CFG_KERNEL_TENSOR_0_BASE_ADDR_HIGH_V_SHIFT              0
#define TPC7_CFG_KERNEL_TENSOR_0_BASE_ADDR_HIGH_V_MASK               0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_0_PADDING_VALUE                     0xFC6408
/* TPC7_CFG_KERNEL_TENSOR_0_PADDING_VALUE */
#define TPC7_CFG_KERNEL_TENSOR_0_PADDING_VALUE_V_SHIFT               0
#define TPC7_CFG_KERNEL_TENSOR_0_PADDING_VALUE_V_MASK                0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_0_TENSOR_CONFIG                     0xFC640C
/* TPC7_CFG_KERNEL_TENSOR_0_TENSOR_CONFIG */
#define TPC7_CFG_KERNEL_TENSOR_0_TENSOR_CONFIG_DATA_TYPE_SHIFT       0
#define TPC7_CFG_KERNEL_TENSOR_0_TENSOR_CONFIG_DATA_TYPE_MASK        0x3
#define TPC7_CFG_KERNEL_TENSOR_0_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT  8
#define TPC7_CFG_KERNEL_TENSOR_0_TENSOR_CONFIG_VALID_DIM_MASK_MASK   0x1F00
#define TPC7_CFG_KERNEL_TENSOR_0_TENSOR_CONFIG_LAST_DIM_SHIFT        16
#define TPC7_CFG_KERNEL_TENSOR_0_TENSOR_CONFIG_LAST_DIM_MASK         0x70000

#define mmTPC7_CFG_KERNEL_TENSOR_0_DIM_0_SIZE                        0xFC6410
/* TPC7_CFG_KERNEL_TENSOR_0_DIM_0_SIZE */
#define TPC7_CFG_KERNEL_TENSOR_0_DIM_0_SIZE_V_SHIFT                  0
#define TPC7_CFG_KERNEL_TENSOR_0_DIM_0_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_0_DIM_0_STRIDE                      0xFC6414
/* TPC7_CFG_KERNEL_TENSOR_0_DIM_0_STRIDE */
#define TPC7_CFG_KERNEL_TENSOR_0_DIM_0_STRIDE_V_SHIFT                0
#define TPC7_CFG_KERNEL_TENSOR_0_DIM_0_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_0_DIM_0_BASE_OFFSET                 0xFC6418
/* TPC7_CFG_KERNEL_TENSOR_0_DIM_0_BASE_OFFSET */
#define TPC7_CFG_KERNEL_TENSOR_0_DIM_0_BASE_OFFSET_V_SHIFT           0
#define TPC7_CFG_KERNEL_TENSOR_0_DIM_0_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_0_DIM_1_SIZE                        0xFC641C
/* TPC7_CFG_KERNEL_TENSOR_0_DIM_1_SIZE */
#define TPC7_CFG_KERNEL_TENSOR_0_DIM_1_SIZE_V_SHIFT                  0
#define TPC7_CFG_KERNEL_TENSOR_0_DIM_1_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_0_DIM_1_STRIDE                      0xFC6420
/* TPC7_CFG_KERNEL_TENSOR_0_DIM_1_STRIDE */
#define TPC7_CFG_KERNEL_TENSOR_0_DIM_1_STRIDE_V_SHIFT                0
#define TPC7_CFG_KERNEL_TENSOR_0_DIM_1_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_0_DIM_1_BASE_OFFSET                 0xFC6424
/* TPC7_CFG_KERNEL_TENSOR_0_DIM_1_BASE_OFFSET */
#define TPC7_CFG_KERNEL_TENSOR_0_DIM_1_BASE_OFFSET_V_SHIFT           0
#define TPC7_CFG_KERNEL_TENSOR_0_DIM_1_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_0_DIM_2_SIZE                        0xFC6428
/* TPC7_CFG_KERNEL_TENSOR_0_DIM_2_SIZE */
#define TPC7_CFG_KERNEL_TENSOR_0_DIM_2_SIZE_V_SHIFT                  0
#define TPC7_CFG_KERNEL_TENSOR_0_DIM_2_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_0_DIM_2_STRIDE                      0xFC642C
/* TPC7_CFG_KERNEL_TENSOR_0_DIM_2_STRIDE */
#define TPC7_CFG_KERNEL_TENSOR_0_DIM_2_STRIDE_V_SHIFT                0
#define TPC7_CFG_KERNEL_TENSOR_0_DIM_2_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_0_DIM_2_BASE_OFFSET                 0xFC6430
/* TPC7_CFG_KERNEL_TENSOR_0_DIM_2_BASE_OFFSET */
#define TPC7_CFG_KERNEL_TENSOR_0_DIM_2_BASE_OFFSET_V_SHIFT           0
#define TPC7_CFG_KERNEL_TENSOR_0_DIM_2_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_0_DIM_3_SIZE                        0xFC6434
/* TPC7_CFG_KERNEL_TENSOR_0_DIM_3_SIZE */
#define TPC7_CFG_KERNEL_TENSOR_0_DIM_3_SIZE_V_SHIFT                  0
#define TPC7_CFG_KERNEL_TENSOR_0_DIM_3_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_0_DIM_3_STRIDE                      0xFC6438
/* TPC7_CFG_KERNEL_TENSOR_0_DIM_3_STRIDE */
#define TPC7_CFG_KERNEL_TENSOR_0_DIM_3_STRIDE_V_SHIFT                0
#define TPC7_CFG_KERNEL_TENSOR_0_DIM_3_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_0_DIM_3_BASE_OFFSET                 0xFC643C
/* TPC7_CFG_KERNEL_TENSOR_0_DIM_3_BASE_OFFSET */
#define TPC7_CFG_KERNEL_TENSOR_0_DIM_3_BASE_OFFSET_V_SHIFT           0
#define TPC7_CFG_KERNEL_TENSOR_0_DIM_3_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_0_DIM_4_SIZE                        0xFC6440
/* TPC7_CFG_KERNEL_TENSOR_0_DIM_4_SIZE */
#define TPC7_CFG_KERNEL_TENSOR_0_DIM_4_SIZE_V_SHIFT                  0
#define TPC7_CFG_KERNEL_TENSOR_0_DIM_4_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_0_DIM_4_STRIDE                      0xFC6444
/* TPC7_CFG_KERNEL_TENSOR_0_DIM_4_STRIDE */
#define TPC7_CFG_KERNEL_TENSOR_0_DIM_4_STRIDE_V_SHIFT                0
#define TPC7_CFG_KERNEL_TENSOR_0_DIM_4_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_0_DIM_4_BASE_OFFSET                 0xFC6448
/* TPC7_CFG_KERNEL_TENSOR_0_DIM_4_BASE_OFFSET */
#define TPC7_CFG_KERNEL_TENSOR_0_DIM_4_BASE_OFFSET_V_SHIFT           0
#define TPC7_CFG_KERNEL_TENSOR_0_DIM_4_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_1_BASE_ADDR_LOW                     0xFC644C
/* TPC7_CFG_KERNEL_TENSOR_1_BASE_ADDR_LOW */
#define TPC7_CFG_KERNEL_TENSOR_1_BASE_ADDR_LOW_V_SHIFT               0
#define TPC7_CFG_KERNEL_TENSOR_1_BASE_ADDR_LOW_V_MASK                0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_1_BASE_ADDR_HIGH                    0xFC6450
/* TPC7_CFG_KERNEL_TENSOR_1_BASE_ADDR_HIGH */
#define TPC7_CFG_KERNEL_TENSOR_1_BASE_ADDR_HIGH_V_SHIFT              0
#define TPC7_CFG_KERNEL_TENSOR_1_BASE_ADDR_HIGH_V_MASK               0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_1_PADDING_VALUE                     0xFC6454
/* TPC7_CFG_KERNEL_TENSOR_1_PADDING_VALUE */
#define TPC7_CFG_KERNEL_TENSOR_1_PADDING_VALUE_V_SHIFT               0
#define TPC7_CFG_KERNEL_TENSOR_1_PADDING_VALUE_V_MASK                0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_1_TENSOR_CONFIG                     0xFC6458
/* TPC7_CFG_KERNEL_TENSOR_1_TENSOR_CONFIG */
#define TPC7_CFG_KERNEL_TENSOR_1_TENSOR_CONFIG_DATA_TYPE_SHIFT       0
#define TPC7_CFG_KERNEL_TENSOR_1_TENSOR_CONFIG_DATA_TYPE_MASK        0x3
#define TPC7_CFG_KERNEL_TENSOR_1_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT  8
#define TPC7_CFG_KERNEL_TENSOR_1_TENSOR_CONFIG_VALID_DIM_MASK_MASK   0x1F00
#define TPC7_CFG_KERNEL_TENSOR_1_TENSOR_CONFIG_LAST_DIM_SHIFT        16
#define TPC7_CFG_KERNEL_TENSOR_1_TENSOR_CONFIG_LAST_DIM_MASK         0x70000

#define mmTPC7_CFG_KERNEL_TENSOR_1_DIM_0_SIZE                        0xFC645C
/* TPC7_CFG_KERNEL_TENSOR_1_DIM_0_SIZE */
#define TPC7_CFG_KERNEL_TENSOR_1_DIM_0_SIZE_V_SHIFT                  0
#define TPC7_CFG_KERNEL_TENSOR_1_DIM_0_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_1_DIM_0_STRIDE                      0xFC6460
/* TPC7_CFG_KERNEL_TENSOR_1_DIM_0_STRIDE */
#define TPC7_CFG_KERNEL_TENSOR_1_DIM_0_STRIDE_V_SHIFT                0
#define TPC7_CFG_KERNEL_TENSOR_1_DIM_0_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_1_DIM_0_BASE_OFFSET                 0xFC6464
/* TPC7_CFG_KERNEL_TENSOR_1_DIM_0_BASE_OFFSET */
#define TPC7_CFG_KERNEL_TENSOR_1_DIM_0_BASE_OFFSET_V_SHIFT           0
#define TPC7_CFG_KERNEL_TENSOR_1_DIM_0_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_1_DIM_1_SIZE                        0xFC6468
/* TPC7_CFG_KERNEL_TENSOR_1_DIM_1_SIZE */
#define TPC7_CFG_KERNEL_TENSOR_1_DIM_1_SIZE_V_SHIFT                  0
#define TPC7_CFG_KERNEL_TENSOR_1_DIM_1_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_1_DIM_1_STRIDE                      0xFC646C
/* TPC7_CFG_KERNEL_TENSOR_1_DIM_1_STRIDE */
#define TPC7_CFG_KERNEL_TENSOR_1_DIM_1_STRIDE_V_SHIFT                0
#define TPC7_CFG_KERNEL_TENSOR_1_DIM_1_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_1_DIM_1_BASE_OFFSET                 0xFC6470
/* TPC7_CFG_KERNEL_TENSOR_1_DIM_1_BASE_OFFSET */
#define TPC7_CFG_KERNEL_TENSOR_1_DIM_1_BASE_OFFSET_V_SHIFT           0
#define TPC7_CFG_KERNEL_TENSOR_1_DIM_1_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_1_DIM_2_SIZE                        0xFC6474
/* TPC7_CFG_KERNEL_TENSOR_1_DIM_2_SIZE */
#define TPC7_CFG_KERNEL_TENSOR_1_DIM_2_SIZE_V_SHIFT                  0
#define TPC7_CFG_KERNEL_TENSOR_1_DIM_2_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_1_DIM_2_STRIDE                      0xFC6478
/* TPC7_CFG_KERNEL_TENSOR_1_DIM_2_STRIDE */
#define TPC7_CFG_KERNEL_TENSOR_1_DIM_2_STRIDE_V_SHIFT                0
#define TPC7_CFG_KERNEL_TENSOR_1_DIM_2_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_1_DIM_2_BASE_OFFSET                 0xFC647C
/* TPC7_CFG_KERNEL_TENSOR_1_DIM_2_BASE_OFFSET */
#define TPC7_CFG_KERNEL_TENSOR_1_DIM_2_BASE_OFFSET_V_SHIFT           0
#define TPC7_CFG_KERNEL_TENSOR_1_DIM_2_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_1_DIM_3_SIZE                        0xFC6480
/* TPC7_CFG_KERNEL_TENSOR_1_DIM_3_SIZE */
#define TPC7_CFG_KERNEL_TENSOR_1_DIM_3_SIZE_V_SHIFT                  0
#define TPC7_CFG_KERNEL_TENSOR_1_DIM_3_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_1_DIM_3_STRIDE                      0xFC6484
/* TPC7_CFG_KERNEL_TENSOR_1_DIM_3_STRIDE */
#define TPC7_CFG_KERNEL_TENSOR_1_DIM_3_STRIDE_V_SHIFT                0
#define TPC7_CFG_KERNEL_TENSOR_1_DIM_3_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_1_DIM_3_BASE_OFFSET                 0xFC6488
/* TPC7_CFG_KERNEL_TENSOR_1_DIM_3_BASE_OFFSET */
#define TPC7_CFG_KERNEL_TENSOR_1_DIM_3_BASE_OFFSET_V_SHIFT           0
#define TPC7_CFG_KERNEL_TENSOR_1_DIM_3_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_1_DIM_4_SIZE                        0xFC648C
/* TPC7_CFG_KERNEL_TENSOR_1_DIM_4_SIZE */
#define TPC7_CFG_KERNEL_TENSOR_1_DIM_4_SIZE_V_SHIFT                  0
#define TPC7_CFG_KERNEL_TENSOR_1_DIM_4_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_1_DIM_4_STRIDE                      0xFC6490
/* TPC7_CFG_KERNEL_TENSOR_1_DIM_4_STRIDE */
#define TPC7_CFG_KERNEL_TENSOR_1_DIM_4_STRIDE_V_SHIFT                0
#define TPC7_CFG_KERNEL_TENSOR_1_DIM_4_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_1_DIM_4_BASE_OFFSET                 0xFC6494
/* TPC7_CFG_KERNEL_TENSOR_1_DIM_4_BASE_OFFSET */
#define TPC7_CFG_KERNEL_TENSOR_1_DIM_4_BASE_OFFSET_V_SHIFT           0
#define TPC7_CFG_KERNEL_TENSOR_1_DIM_4_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_2_BASE_ADDR_LOW                     0xFC6498
/* TPC7_CFG_KERNEL_TENSOR_2_BASE_ADDR_LOW */
#define TPC7_CFG_KERNEL_TENSOR_2_BASE_ADDR_LOW_V_SHIFT               0
#define TPC7_CFG_KERNEL_TENSOR_2_BASE_ADDR_LOW_V_MASK                0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_2_BASE_ADDR_HIGH                    0xFC649C
/* TPC7_CFG_KERNEL_TENSOR_2_BASE_ADDR_HIGH */
#define TPC7_CFG_KERNEL_TENSOR_2_BASE_ADDR_HIGH_V_SHIFT              0
#define TPC7_CFG_KERNEL_TENSOR_2_BASE_ADDR_HIGH_V_MASK               0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_2_PADDING_VALUE                     0xFC64A0
/* TPC7_CFG_KERNEL_TENSOR_2_PADDING_VALUE */
#define TPC7_CFG_KERNEL_TENSOR_2_PADDING_VALUE_V_SHIFT               0
#define TPC7_CFG_KERNEL_TENSOR_2_PADDING_VALUE_V_MASK                0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_2_TENSOR_CONFIG                     0xFC64A4
/* TPC7_CFG_KERNEL_TENSOR_2_TENSOR_CONFIG */
#define TPC7_CFG_KERNEL_TENSOR_2_TENSOR_CONFIG_DATA_TYPE_SHIFT       0
#define TPC7_CFG_KERNEL_TENSOR_2_TENSOR_CONFIG_DATA_TYPE_MASK        0x3
#define TPC7_CFG_KERNEL_TENSOR_2_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT  8
#define TPC7_CFG_KERNEL_TENSOR_2_TENSOR_CONFIG_VALID_DIM_MASK_MASK   0x1F00
#define TPC7_CFG_KERNEL_TENSOR_2_TENSOR_CONFIG_LAST_DIM_SHIFT        16
#define TPC7_CFG_KERNEL_TENSOR_2_TENSOR_CONFIG_LAST_DIM_MASK         0x70000

#define mmTPC7_CFG_KERNEL_TENSOR_2_DIM_0_SIZE                        0xFC64A8
/* TPC7_CFG_KERNEL_TENSOR_2_DIM_0_SIZE */
#define TPC7_CFG_KERNEL_TENSOR_2_DIM_0_SIZE_V_SHIFT                  0
#define TPC7_CFG_KERNEL_TENSOR_2_DIM_0_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_2_DIM_0_STRIDE                      0xFC64AC
/* TPC7_CFG_KERNEL_TENSOR_2_DIM_0_STRIDE */
#define TPC7_CFG_KERNEL_TENSOR_2_DIM_0_STRIDE_V_SHIFT                0
#define TPC7_CFG_KERNEL_TENSOR_2_DIM_0_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_2_DIM_0_BASE_OFFSET                 0xFC64B0
/* TPC7_CFG_KERNEL_TENSOR_2_DIM_0_BASE_OFFSET */
#define TPC7_CFG_KERNEL_TENSOR_2_DIM_0_BASE_OFFSET_V_SHIFT           0
#define TPC7_CFG_KERNEL_TENSOR_2_DIM_0_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_2_DIM_1_SIZE                        0xFC64B4
/* TPC7_CFG_KERNEL_TENSOR_2_DIM_1_SIZE */
#define TPC7_CFG_KERNEL_TENSOR_2_DIM_1_SIZE_V_SHIFT                  0
#define TPC7_CFG_KERNEL_TENSOR_2_DIM_1_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_2_DIM_1_STRIDE                      0xFC64B8
/* TPC7_CFG_KERNEL_TENSOR_2_DIM_1_STRIDE */
#define TPC7_CFG_KERNEL_TENSOR_2_DIM_1_STRIDE_V_SHIFT                0
#define TPC7_CFG_KERNEL_TENSOR_2_DIM_1_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_2_DIM_1_BASE_OFFSET                 0xFC64BC
/* TPC7_CFG_KERNEL_TENSOR_2_DIM_1_BASE_OFFSET */
#define TPC7_CFG_KERNEL_TENSOR_2_DIM_1_BASE_OFFSET_V_SHIFT           0
#define TPC7_CFG_KERNEL_TENSOR_2_DIM_1_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_2_DIM_2_SIZE                        0xFC64C0
/* TPC7_CFG_KERNEL_TENSOR_2_DIM_2_SIZE */
#define TPC7_CFG_KERNEL_TENSOR_2_DIM_2_SIZE_V_SHIFT                  0
#define TPC7_CFG_KERNEL_TENSOR_2_DIM_2_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_2_DIM_2_STRIDE                      0xFC64C4
/* TPC7_CFG_KERNEL_TENSOR_2_DIM_2_STRIDE */
#define TPC7_CFG_KERNEL_TENSOR_2_DIM_2_STRIDE_V_SHIFT                0
#define TPC7_CFG_KERNEL_TENSOR_2_DIM_2_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_2_DIM_2_BASE_OFFSET                 0xFC64C8
/* TPC7_CFG_KERNEL_TENSOR_2_DIM_2_BASE_OFFSET */
#define TPC7_CFG_KERNEL_TENSOR_2_DIM_2_BASE_OFFSET_V_SHIFT           0
#define TPC7_CFG_KERNEL_TENSOR_2_DIM_2_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_2_DIM_3_SIZE                        0xFC64CC
/* TPC7_CFG_KERNEL_TENSOR_2_DIM_3_SIZE */
#define TPC7_CFG_KERNEL_TENSOR_2_DIM_3_SIZE_V_SHIFT                  0
#define TPC7_CFG_KERNEL_TENSOR_2_DIM_3_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_2_DIM_3_STRIDE                      0xFC64D0
/* TPC7_CFG_KERNEL_TENSOR_2_DIM_3_STRIDE */
#define TPC7_CFG_KERNEL_TENSOR_2_DIM_3_STRIDE_V_SHIFT                0
#define TPC7_CFG_KERNEL_TENSOR_2_DIM_3_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_2_DIM_3_BASE_OFFSET                 0xFC64D4
/* TPC7_CFG_KERNEL_TENSOR_2_DIM_3_BASE_OFFSET */
#define TPC7_CFG_KERNEL_TENSOR_2_DIM_3_BASE_OFFSET_V_SHIFT           0
#define TPC7_CFG_KERNEL_TENSOR_2_DIM_3_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_2_DIM_4_SIZE                        0xFC64D8
/* TPC7_CFG_KERNEL_TENSOR_2_DIM_4_SIZE */
#define TPC7_CFG_KERNEL_TENSOR_2_DIM_4_SIZE_V_SHIFT                  0
#define TPC7_CFG_KERNEL_TENSOR_2_DIM_4_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_2_DIM_4_STRIDE                      0xFC64DC
/* TPC7_CFG_KERNEL_TENSOR_2_DIM_4_STRIDE */
#define TPC7_CFG_KERNEL_TENSOR_2_DIM_4_STRIDE_V_SHIFT                0
#define TPC7_CFG_KERNEL_TENSOR_2_DIM_4_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_2_DIM_4_BASE_OFFSET                 0xFC64E0
/* TPC7_CFG_KERNEL_TENSOR_2_DIM_4_BASE_OFFSET */
#define TPC7_CFG_KERNEL_TENSOR_2_DIM_4_BASE_OFFSET_V_SHIFT           0
#define TPC7_CFG_KERNEL_TENSOR_2_DIM_4_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_3_BASE_ADDR_LOW                     0xFC64E4
/* TPC7_CFG_KERNEL_TENSOR_3_BASE_ADDR_LOW */
#define TPC7_CFG_KERNEL_TENSOR_3_BASE_ADDR_LOW_V_SHIFT               0
#define TPC7_CFG_KERNEL_TENSOR_3_BASE_ADDR_LOW_V_MASK                0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_3_BASE_ADDR_HIGH                    0xFC64E8
/* TPC7_CFG_KERNEL_TENSOR_3_BASE_ADDR_HIGH */
#define TPC7_CFG_KERNEL_TENSOR_3_BASE_ADDR_HIGH_V_SHIFT              0
#define TPC7_CFG_KERNEL_TENSOR_3_BASE_ADDR_HIGH_V_MASK               0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_3_PADDING_VALUE                     0xFC64EC
/* TPC7_CFG_KERNEL_TENSOR_3_PADDING_VALUE */
#define TPC7_CFG_KERNEL_TENSOR_3_PADDING_VALUE_V_SHIFT               0
#define TPC7_CFG_KERNEL_TENSOR_3_PADDING_VALUE_V_MASK                0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_3_TENSOR_CONFIG                     0xFC64F0
/* TPC7_CFG_KERNEL_TENSOR_3_TENSOR_CONFIG */
#define TPC7_CFG_KERNEL_TENSOR_3_TENSOR_CONFIG_DATA_TYPE_SHIFT       0
#define TPC7_CFG_KERNEL_TENSOR_3_TENSOR_CONFIG_DATA_TYPE_MASK        0x3
#define TPC7_CFG_KERNEL_TENSOR_3_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT  8
#define TPC7_CFG_KERNEL_TENSOR_3_TENSOR_CONFIG_VALID_DIM_MASK_MASK   0x1F00
#define TPC7_CFG_KERNEL_TENSOR_3_TENSOR_CONFIG_LAST_DIM_SHIFT        16
#define TPC7_CFG_KERNEL_TENSOR_3_TENSOR_CONFIG_LAST_DIM_MASK         0x70000

#define mmTPC7_CFG_KERNEL_TENSOR_3_DIM_0_SIZE                        0xFC64F4
/* TPC7_CFG_KERNEL_TENSOR_3_DIM_0_SIZE */
#define TPC7_CFG_KERNEL_TENSOR_3_DIM_0_SIZE_V_SHIFT                  0
#define TPC7_CFG_KERNEL_TENSOR_3_DIM_0_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_3_DIM_0_STRIDE                      0xFC64F8
/* TPC7_CFG_KERNEL_TENSOR_3_DIM_0_STRIDE */
#define TPC7_CFG_KERNEL_TENSOR_3_DIM_0_STRIDE_V_SHIFT                0
#define TPC7_CFG_KERNEL_TENSOR_3_DIM_0_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_3_DIM_0_BASE_OFFSET                 0xFC64FC
/* TPC7_CFG_KERNEL_TENSOR_3_DIM_0_BASE_OFFSET */
#define TPC7_CFG_KERNEL_TENSOR_3_DIM_0_BASE_OFFSET_V_SHIFT           0
#define TPC7_CFG_KERNEL_TENSOR_3_DIM_0_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_3_DIM_1_SIZE                        0xFC6500
/* TPC7_CFG_KERNEL_TENSOR_3_DIM_1_SIZE */
#define TPC7_CFG_KERNEL_TENSOR_3_DIM_1_SIZE_V_SHIFT                  0
#define TPC7_CFG_KERNEL_TENSOR_3_DIM_1_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_3_DIM_1_STRIDE                      0xFC6504
/* TPC7_CFG_KERNEL_TENSOR_3_DIM_1_STRIDE */
#define TPC7_CFG_KERNEL_TENSOR_3_DIM_1_STRIDE_V_SHIFT                0
#define TPC7_CFG_KERNEL_TENSOR_3_DIM_1_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_3_DIM_1_BASE_OFFSET                 0xFC6508
/* TPC7_CFG_KERNEL_TENSOR_3_DIM_1_BASE_OFFSET */
#define TPC7_CFG_KERNEL_TENSOR_3_DIM_1_BASE_OFFSET_V_SHIFT           0
#define TPC7_CFG_KERNEL_TENSOR_3_DIM_1_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_3_DIM_2_SIZE                        0xFC650C
/* TPC7_CFG_KERNEL_TENSOR_3_DIM_2_SIZE */
#define TPC7_CFG_KERNEL_TENSOR_3_DIM_2_SIZE_V_SHIFT                  0
#define TPC7_CFG_KERNEL_TENSOR_3_DIM_2_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_3_DIM_2_STRIDE                      0xFC6510
/* TPC7_CFG_KERNEL_TENSOR_3_DIM_2_STRIDE */
#define TPC7_CFG_KERNEL_TENSOR_3_DIM_2_STRIDE_V_SHIFT                0
#define TPC7_CFG_KERNEL_TENSOR_3_DIM_2_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_3_DIM_2_BASE_OFFSET                 0xFC6514
/* TPC7_CFG_KERNEL_TENSOR_3_DIM_2_BASE_OFFSET */
#define TPC7_CFG_KERNEL_TENSOR_3_DIM_2_BASE_OFFSET_V_SHIFT           0
#define TPC7_CFG_KERNEL_TENSOR_3_DIM_2_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_3_DIM_3_SIZE                        0xFC6518
/* TPC7_CFG_KERNEL_TENSOR_3_DIM_3_SIZE */
#define TPC7_CFG_KERNEL_TENSOR_3_DIM_3_SIZE_V_SHIFT                  0
#define TPC7_CFG_KERNEL_TENSOR_3_DIM_3_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_3_DIM_3_STRIDE                      0xFC651C
/* TPC7_CFG_KERNEL_TENSOR_3_DIM_3_STRIDE */
#define TPC7_CFG_KERNEL_TENSOR_3_DIM_3_STRIDE_V_SHIFT                0
#define TPC7_CFG_KERNEL_TENSOR_3_DIM_3_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_3_DIM_3_BASE_OFFSET                 0xFC6520
/* TPC7_CFG_KERNEL_TENSOR_3_DIM_3_BASE_OFFSET */
#define TPC7_CFG_KERNEL_TENSOR_3_DIM_3_BASE_OFFSET_V_SHIFT           0
#define TPC7_CFG_KERNEL_TENSOR_3_DIM_3_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_3_DIM_4_SIZE                        0xFC6524
/* TPC7_CFG_KERNEL_TENSOR_3_DIM_4_SIZE */
#define TPC7_CFG_KERNEL_TENSOR_3_DIM_4_SIZE_V_SHIFT                  0
#define TPC7_CFG_KERNEL_TENSOR_3_DIM_4_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_3_DIM_4_STRIDE                      0xFC6528
/* TPC7_CFG_KERNEL_TENSOR_3_DIM_4_STRIDE */
#define TPC7_CFG_KERNEL_TENSOR_3_DIM_4_STRIDE_V_SHIFT                0
#define TPC7_CFG_KERNEL_TENSOR_3_DIM_4_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_3_DIM_4_BASE_OFFSET                 0xFC652C
/* TPC7_CFG_KERNEL_TENSOR_3_DIM_4_BASE_OFFSET */
#define TPC7_CFG_KERNEL_TENSOR_3_DIM_4_BASE_OFFSET_V_SHIFT           0
#define TPC7_CFG_KERNEL_TENSOR_3_DIM_4_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_4_BASE_ADDR_LOW                     0xFC6530
/* TPC7_CFG_KERNEL_TENSOR_4_BASE_ADDR_LOW */
#define TPC7_CFG_KERNEL_TENSOR_4_BASE_ADDR_LOW_V_SHIFT               0
#define TPC7_CFG_KERNEL_TENSOR_4_BASE_ADDR_LOW_V_MASK                0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_4_BASE_ADDR_HIGH                    0xFC6534
/* TPC7_CFG_KERNEL_TENSOR_4_BASE_ADDR_HIGH */
#define TPC7_CFG_KERNEL_TENSOR_4_BASE_ADDR_HIGH_V_SHIFT              0
#define TPC7_CFG_KERNEL_TENSOR_4_BASE_ADDR_HIGH_V_MASK               0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_4_PADDING_VALUE                     0xFC6538
/* TPC7_CFG_KERNEL_TENSOR_4_PADDING_VALUE */
#define TPC7_CFG_KERNEL_TENSOR_4_PADDING_VALUE_V_SHIFT               0
#define TPC7_CFG_KERNEL_TENSOR_4_PADDING_VALUE_V_MASK                0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_4_TENSOR_CONFIG                     0xFC653C
/* TPC7_CFG_KERNEL_TENSOR_4_TENSOR_CONFIG */
#define TPC7_CFG_KERNEL_TENSOR_4_TENSOR_CONFIG_DATA_TYPE_SHIFT       0
#define TPC7_CFG_KERNEL_TENSOR_4_TENSOR_CONFIG_DATA_TYPE_MASK        0x3
#define TPC7_CFG_KERNEL_TENSOR_4_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT  8
#define TPC7_CFG_KERNEL_TENSOR_4_TENSOR_CONFIG_VALID_DIM_MASK_MASK   0x1F00
#define TPC7_CFG_KERNEL_TENSOR_4_TENSOR_CONFIG_LAST_DIM_SHIFT        16
#define TPC7_CFG_KERNEL_TENSOR_4_TENSOR_CONFIG_LAST_DIM_MASK         0x70000

#define mmTPC7_CFG_KERNEL_TENSOR_4_DIM_0_SIZE                        0xFC6540
/* TPC7_CFG_KERNEL_TENSOR_4_DIM_0_SIZE */
#define TPC7_CFG_KERNEL_TENSOR_4_DIM_0_SIZE_V_SHIFT                  0
#define TPC7_CFG_KERNEL_TENSOR_4_DIM_0_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_4_DIM_0_STRIDE                      0xFC6544
/* TPC7_CFG_KERNEL_TENSOR_4_DIM_0_STRIDE */
#define TPC7_CFG_KERNEL_TENSOR_4_DIM_0_STRIDE_V_SHIFT                0
#define TPC7_CFG_KERNEL_TENSOR_4_DIM_0_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_4_DIM_0_BASE_OFFSET                 0xFC6548
/* TPC7_CFG_KERNEL_TENSOR_4_DIM_0_BASE_OFFSET */
#define TPC7_CFG_KERNEL_TENSOR_4_DIM_0_BASE_OFFSET_V_SHIFT           0
#define TPC7_CFG_KERNEL_TENSOR_4_DIM_0_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_4_DIM_1_SIZE                        0xFC654C
/* TPC7_CFG_KERNEL_TENSOR_4_DIM_1_SIZE */
#define TPC7_CFG_KERNEL_TENSOR_4_DIM_1_SIZE_V_SHIFT                  0
#define TPC7_CFG_KERNEL_TENSOR_4_DIM_1_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_4_DIM_1_STRIDE                      0xFC6550
/* TPC7_CFG_KERNEL_TENSOR_4_DIM_1_STRIDE */
#define TPC7_CFG_KERNEL_TENSOR_4_DIM_1_STRIDE_V_SHIFT                0
#define TPC7_CFG_KERNEL_TENSOR_4_DIM_1_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_4_DIM_1_BASE_OFFSET                 0xFC6554
/* TPC7_CFG_KERNEL_TENSOR_4_DIM_1_BASE_OFFSET */
#define TPC7_CFG_KERNEL_TENSOR_4_DIM_1_BASE_OFFSET_V_SHIFT           0
#define TPC7_CFG_KERNEL_TENSOR_4_DIM_1_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_4_DIM_2_SIZE                        0xFC6558
/* TPC7_CFG_KERNEL_TENSOR_4_DIM_2_SIZE */
#define TPC7_CFG_KERNEL_TENSOR_4_DIM_2_SIZE_V_SHIFT                  0
#define TPC7_CFG_KERNEL_TENSOR_4_DIM_2_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_4_DIM_2_STRIDE                      0xFC655C
/* TPC7_CFG_KERNEL_TENSOR_4_DIM_2_STRIDE */
#define TPC7_CFG_KERNEL_TENSOR_4_DIM_2_STRIDE_V_SHIFT                0
#define TPC7_CFG_KERNEL_TENSOR_4_DIM_2_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_4_DIM_2_BASE_OFFSET                 0xFC6560
/* TPC7_CFG_KERNEL_TENSOR_4_DIM_2_BASE_OFFSET */
#define TPC7_CFG_KERNEL_TENSOR_4_DIM_2_BASE_OFFSET_V_SHIFT           0
#define TPC7_CFG_KERNEL_TENSOR_4_DIM_2_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_4_DIM_3_SIZE                        0xFC6564
/* TPC7_CFG_KERNEL_TENSOR_4_DIM_3_SIZE */
#define TPC7_CFG_KERNEL_TENSOR_4_DIM_3_SIZE_V_SHIFT                  0
#define TPC7_CFG_KERNEL_TENSOR_4_DIM_3_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_4_DIM_3_STRIDE                      0xFC6568
/* TPC7_CFG_KERNEL_TENSOR_4_DIM_3_STRIDE */
#define TPC7_CFG_KERNEL_TENSOR_4_DIM_3_STRIDE_V_SHIFT                0
#define TPC7_CFG_KERNEL_TENSOR_4_DIM_3_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_4_DIM_3_BASE_OFFSET                 0xFC656C
/* TPC7_CFG_KERNEL_TENSOR_4_DIM_3_BASE_OFFSET */
#define TPC7_CFG_KERNEL_TENSOR_4_DIM_3_BASE_OFFSET_V_SHIFT           0
#define TPC7_CFG_KERNEL_TENSOR_4_DIM_3_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_4_DIM_4_SIZE                        0xFC6570
/* TPC7_CFG_KERNEL_TENSOR_4_DIM_4_SIZE */
#define TPC7_CFG_KERNEL_TENSOR_4_DIM_4_SIZE_V_SHIFT                  0
#define TPC7_CFG_KERNEL_TENSOR_4_DIM_4_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_4_DIM_4_STRIDE                      0xFC6574
/* TPC7_CFG_KERNEL_TENSOR_4_DIM_4_STRIDE */
#define TPC7_CFG_KERNEL_TENSOR_4_DIM_4_STRIDE_V_SHIFT                0
#define TPC7_CFG_KERNEL_TENSOR_4_DIM_4_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_4_DIM_4_BASE_OFFSET                 0xFC6578
/* TPC7_CFG_KERNEL_TENSOR_4_DIM_4_BASE_OFFSET */
#define TPC7_CFG_KERNEL_TENSOR_4_DIM_4_BASE_OFFSET_V_SHIFT           0
#define TPC7_CFG_KERNEL_TENSOR_4_DIM_4_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_5_BASE_ADDR_LOW                     0xFC657C
/* TPC7_CFG_KERNEL_TENSOR_5_BASE_ADDR_LOW */
#define TPC7_CFG_KERNEL_TENSOR_5_BASE_ADDR_LOW_V_SHIFT               0
#define TPC7_CFG_KERNEL_TENSOR_5_BASE_ADDR_LOW_V_MASK                0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_5_BASE_ADDR_HIGH                    0xFC6580
/* TPC7_CFG_KERNEL_TENSOR_5_BASE_ADDR_HIGH */
#define TPC7_CFG_KERNEL_TENSOR_5_BASE_ADDR_HIGH_V_SHIFT              0
#define TPC7_CFG_KERNEL_TENSOR_5_BASE_ADDR_HIGH_V_MASK               0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_5_PADDING_VALUE                     0xFC6584
/* TPC7_CFG_KERNEL_TENSOR_5_PADDING_VALUE */
#define TPC7_CFG_KERNEL_TENSOR_5_PADDING_VALUE_V_SHIFT               0
#define TPC7_CFG_KERNEL_TENSOR_5_PADDING_VALUE_V_MASK                0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_5_TENSOR_CONFIG                     0xFC6588
/* TPC7_CFG_KERNEL_TENSOR_5_TENSOR_CONFIG */
#define TPC7_CFG_KERNEL_TENSOR_5_TENSOR_CONFIG_DATA_TYPE_SHIFT       0
#define TPC7_CFG_KERNEL_TENSOR_5_TENSOR_CONFIG_DATA_TYPE_MASK        0x3
#define TPC7_CFG_KERNEL_TENSOR_5_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT  8
#define TPC7_CFG_KERNEL_TENSOR_5_TENSOR_CONFIG_VALID_DIM_MASK_MASK   0x1F00
#define TPC7_CFG_KERNEL_TENSOR_5_TENSOR_CONFIG_LAST_DIM_SHIFT        16
#define TPC7_CFG_KERNEL_TENSOR_5_TENSOR_CONFIG_LAST_DIM_MASK         0x70000

#define mmTPC7_CFG_KERNEL_TENSOR_5_DIM_0_SIZE                        0xFC658C
/* TPC7_CFG_KERNEL_TENSOR_5_DIM_0_SIZE */
#define TPC7_CFG_KERNEL_TENSOR_5_DIM_0_SIZE_V_SHIFT                  0
#define TPC7_CFG_KERNEL_TENSOR_5_DIM_0_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_5_DIM_0_STRIDE                      0xFC6590
/* TPC7_CFG_KERNEL_TENSOR_5_DIM_0_STRIDE */
#define TPC7_CFG_KERNEL_TENSOR_5_DIM_0_STRIDE_V_SHIFT                0
#define TPC7_CFG_KERNEL_TENSOR_5_DIM_0_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_5_DIM_0_BASE_OFFSET                 0xFC6594
/* TPC7_CFG_KERNEL_TENSOR_5_DIM_0_BASE_OFFSET */
#define TPC7_CFG_KERNEL_TENSOR_5_DIM_0_BASE_OFFSET_V_SHIFT           0
#define TPC7_CFG_KERNEL_TENSOR_5_DIM_0_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_5_DIM_1_SIZE                        0xFC6598
/* TPC7_CFG_KERNEL_TENSOR_5_DIM_1_SIZE */
#define TPC7_CFG_KERNEL_TENSOR_5_DIM_1_SIZE_V_SHIFT                  0
#define TPC7_CFG_KERNEL_TENSOR_5_DIM_1_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_5_DIM_1_STRIDE                      0xFC659C
/* TPC7_CFG_KERNEL_TENSOR_5_DIM_1_STRIDE */
#define TPC7_CFG_KERNEL_TENSOR_5_DIM_1_STRIDE_V_SHIFT                0
#define TPC7_CFG_KERNEL_TENSOR_5_DIM_1_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_5_DIM_1_BASE_OFFSET                 0xFC65A0
/* TPC7_CFG_KERNEL_TENSOR_5_DIM_1_BASE_OFFSET */
#define TPC7_CFG_KERNEL_TENSOR_5_DIM_1_BASE_OFFSET_V_SHIFT           0
#define TPC7_CFG_KERNEL_TENSOR_5_DIM_1_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_5_DIM_2_SIZE                        0xFC65A4
/* TPC7_CFG_KERNEL_TENSOR_5_DIM_2_SIZE */
#define TPC7_CFG_KERNEL_TENSOR_5_DIM_2_SIZE_V_SHIFT                  0
#define TPC7_CFG_KERNEL_TENSOR_5_DIM_2_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_5_DIM_2_STRIDE                      0xFC65A8
/* TPC7_CFG_KERNEL_TENSOR_5_DIM_2_STRIDE */
#define TPC7_CFG_KERNEL_TENSOR_5_DIM_2_STRIDE_V_SHIFT                0
#define TPC7_CFG_KERNEL_TENSOR_5_DIM_2_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_5_DIM_2_BASE_OFFSET                 0xFC65AC
/* TPC7_CFG_KERNEL_TENSOR_5_DIM_2_BASE_OFFSET */
#define TPC7_CFG_KERNEL_TENSOR_5_DIM_2_BASE_OFFSET_V_SHIFT           0
#define TPC7_CFG_KERNEL_TENSOR_5_DIM_2_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_5_DIM_3_SIZE                        0xFC65B0
/* TPC7_CFG_KERNEL_TENSOR_5_DIM_3_SIZE */
#define TPC7_CFG_KERNEL_TENSOR_5_DIM_3_SIZE_V_SHIFT                  0
#define TPC7_CFG_KERNEL_TENSOR_5_DIM_3_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_5_DIM_3_STRIDE                      0xFC65B4
/* TPC7_CFG_KERNEL_TENSOR_5_DIM_3_STRIDE */
#define TPC7_CFG_KERNEL_TENSOR_5_DIM_3_STRIDE_V_SHIFT                0
#define TPC7_CFG_KERNEL_TENSOR_5_DIM_3_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_5_DIM_3_BASE_OFFSET                 0xFC65B8
/* TPC7_CFG_KERNEL_TENSOR_5_DIM_3_BASE_OFFSET */
#define TPC7_CFG_KERNEL_TENSOR_5_DIM_3_BASE_OFFSET_V_SHIFT           0
#define TPC7_CFG_KERNEL_TENSOR_5_DIM_3_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_5_DIM_4_SIZE                        0xFC65BC
/* TPC7_CFG_KERNEL_TENSOR_5_DIM_4_SIZE */
#define TPC7_CFG_KERNEL_TENSOR_5_DIM_4_SIZE_V_SHIFT                  0
#define TPC7_CFG_KERNEL_TENSOR_5_DIM_4_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_5_DIM_4_STRIDE                      0xFC65C0
/* TPC7_CFG_KERNEL_TENSOR_5_DIM_4_STRIDE */
#define TPC7_CFG_KERNEL_TENSOR_5_DIM_4_STRIDE_V_SHIFT                0
#define TPC7_CFG_KERNEL_TENSOR_5_DIM_4_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_5_DIM_4_BASE_OFFSET                 0xFC65C4
/* TPC7_CFG_KERNEL_TENSOR_5_DIM_4_BASE_OFFSET */
#define TPC7_CFG_KERNEL_TENSOR_5_DIM_4_BASE_OFFSET_V_SHIFT           0
#define TPC7_CFG_KERNEL_TENSOR_5_DIM_4_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_6_BASE_ADDR_LOW                     0xFC65C8
/* TPC7_CFG_KERNEL_TENSOR_6_BASE_ADDR_LOW */
#define TPC7_CFG_KERNEL_TENSOR_6_BASE_ADDR_LOW_V_SHIFT               0
#define TPC7_CFG_KERNEL_TENSOR_6_BASE_ADDR_LOW_V_MASK                0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_6_BASE_ADDR_HIGH                    0xFC65CC
/* TPC7_CFG_KERNEL_TENSOR_6_BASE_ADDR_HIGH */
#define TPC7_CFG_KERNEL_TENSOR_6_BASE_ADDR_HIGH_V_SHIFT              0
#define TPC7_CFG_KERNEL_TENSOR_6_BASE_ADDR_HIGH_V_MASK               0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_6_PADDING_VALUE                     0xFC65D0
/* TPC7_CFG_KERNEL_TENSOR_6_PADDING_VALUE */
#define TPC7_CFG_KERNEL_TENSOR_6_PADDING_VALUE_V_SHIFT               0
#define TPC7_CFG_KERNEL_TENSOR_6_PADDING_VALUE_V_MASK                0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_6_TENSOR_CONFIG                     0xFC65D4
/* TPC7_CFG_KERNEL_TENSOR_6_TENSOR_CONFIG */
#define TPC7_CFG_KERNEL_TENSOR_6_TENSOR_CONFIG_DATA_TYPE_SHIFT       0
#define TPC7_CFG_KERNEL_TENSOR_6_TENSOR_CONFIG_DATA_TYPE_MASK        0x3
#define TPC7_CFG_KERNEL_TENSOR_6_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT  8
#define TPC7_CFG_KERNEL_TENSOR_6_TENSOR_CONFIG_VALID_DIM_MASK_MASK   0x1F00
#define TPC7_CFG_KERNEL_TENSOR_6_TENSOR_CONFIG_LAST_DIM_SHIFT        16
#define TPC7_CFG_KERNEL_TENSOR_6_TENSOR_CONFIG_LAST_DIM_MASK         0x70000

#define mmTPC7_CFG_KERNEL_TENSOR_6_DIM_0_SIZE                        0xFC65D8
/* TPC7_CFG_KERNEL_TENSOR_6_DIM_0_SIZE */
#define TPC7_CFG_KERNEL_TENSOR_6_DIM_0_SIZE_V_SHIFT                  0
#define TPC7_CFG_KERNEL_TENSOR_6_DIM_0_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_6_DIM_0_STRIDE                      0xFC65DC
/* TPC7_CFG_KERNEL_TENSOR_6_DIM_0_STRIDE */
#define TPC7_CFG_KERNEL_TENSOR_6_DIM_0_STRIDE_V_SHIFT                0
#define TPC7_CFG_KERNEL_TENSOR_6_DIM_0_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_6_DIM_0_BASE_OFFSET                 0xFC65E0
/* TPC7_CFG_KERNEL_TENSOR_6_DIM_0_BASE_OFFSET */
#define TPC7_CFG_KERNEL_TENSOR_6_DIM_0_BASE_OFFSET_V_SHIFT           0
#define TPC7_CFG_KERNEL_TENSOR_6_DIM_0_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_6_DIM_1_SIZE                        0xFC65E4
/* TPC7_CFG_KERNEL_TENSOR_6_DIM_1_SIZE */
#define TPC7_CFG_KERNEL_TENSOR_6_DIM_1_SIZE_V_SHIFT                  0
#define TPC7_CFG_KERNEL_TENSOR_6_DIM_1_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_6_DIM_1_STRIDE                      0xFC65E8
/* TPC7_CFG_KERNEL_TENSOR_6_DIM_1_STRIDE */
#define TPC7_CFG_KERNEL_TENSOR_6_DIM_1_STRIDE_V_SHIFT                0
#define TPC7_CFG_KERNEL_TENSOR_6_DIM_1_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_6_DIM_1_BASE_OFFSET                 0xFC65EC
/* TPC7_CFG_KERNEL_TENSOR_6_DIM_1_BASE_OFFSET */
#define TPC7_CFG_KERNEL_TENSOR_6_DIM_1_BASE_OFFSET_V_SHIFT           0
#define TPC7_CFG_KERNEL_TENSOR_6_DIM_1_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_6_DIM_2_SIZE                        0xFC65F0
/* TPC7_CFG_KERNEL_TENSOR_6_DIM_2_SIZE */
#define TPC7_CFG_KERNEL_TENSOR_6_DIM_2_SIZE_V_SHIFT                  0
#define TPC7_CFG_KERNEL_TENSOR_6_DIM_2_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_6_DIM_2_STRIDE                      0xFC65F4
/* TPC7_CFG_KERNEL_TENSOR_6_DIM_2_STRIDE */
#define TPC7_CFG_KERNEL_TENSOR_6_DIM_2_STRIDE_V_SHIFT                0
#define TPC7_CFG_KERNEL_TENSOR_6_DIM_2_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_6_DIM_2_BASE_OFFSET                 0xFC65F8
/* TPC7_CFG_KERNEL_TENSOR_6_DIM_2_BASE_OFFSET */
#define TPC7_CFG_KERNEL_TENSOR_6_DIM_2_BASE_OFFSET_V_SHIFT           0
#define TPC7_CFG_KERNEL_TENSOR_6_DIM_2_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_6_DIM_3_SIZE                        0xFC65FC
/* TPC7_CFG_KERNEL_TENSOR_6_DIM_3_SIZE */
#define TPC7_CFG_KERNEL_TENSOR_6_DIM_3_SIZE_V_SHIFT                  0
#define TPC7_CFG_KERNEL_TENSOR_6_DIM_3_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_6_DIM_3_STRIDE                      0xFC6600
/* TPC7_CFG_KERNEL_TENSOR_6_DIM_3_STRIDE */
#define TPC7_CFG_KERNEL_TENSOR_6_DIM_3_STRIDE_V_SHIFT                0
#define TPC7_CFG_KERNEL_TENSOR_6_DIM_3_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_6_DIM_3_BASE_OFFSET                 0xFC6604
/* TPC7_CFG_KERNEL_TENSOR_6_DIM_3_BASE_OFFSET */
#define TPC7_CFG_KERNEL_TENSOR_6_DIM_3_BASE_OFFSET_V_SHIFT           0
#define TPC7_CFG_KERNEL_TENSOR_6_DIM_3_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_6_DIM_4_SIZE                        0xFC6608
/* TPC7_CFG_KERNEL_TENSOR_6_DIM_4_SIZE */
#define TPC7_CFG_KERNEL_TENSOR_6_DIM_4_SIZE_V_SHIFT                  0
#define TPC7_CFG_KERNEL_TENSOR_6_DIM_4_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_6_DIM_4_STRIDE                      0xFC660C
/* TPC7_CFG_KERNEL_TENSOR_6_DIM_4_STRIDE */
#define TPC7_CFG_KERNEL_TENSOR_6_DIM_4_STRIDE_V_SHIFT                0
#define TPC7_CFG_KERNEL_TENSOR_6_DIM_4_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_6_DIM_4_BASE_OFFSET                 0xFC6610
/* TPC7_CFG_KERNEL_TENSOR_6_DIM_4_BASE_OFFSET */
#define TPC7_CFG_KERNEL_TENSOR_6_DIM_4_BASE_OFFSET_V_SHIFT           0
#define TPC7_CFG_KERNEL_TENSOR_6_DIM_4_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_7_BASE_ADDR_LOW                     0xFC6614
/* TPC7_CFG_KERNEL_TENSOR_7_BASE_ADDR_LOW */
#define TPC7_CFG_KERNEL_TENSOR_7_BASE_ADDR_LOW_V_SHIFT               0
#define TPC7_CFG_KERNEL_TENSOR_7_BASE_ADDR_LOW_V_MASK                0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_7_BASE_ADDR_HIGH                    0xFC6618
/* TPC7_CFG_KERNEL_TENSOR_7_BASE_ADDR_HIGH */
#define TPC7_CFG_KERNEL_TENSOR_7_BASE_ADDR_HIGH_V_SHIFT              0
#define TPC7_CFG_KERNEL_TENSOR_7_BASE_ADDR_HIGH_V_MASK               0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_7_PADDING_VALUE                     0xFC661C
/* TPC7_CFG_KERNEL_TENSOR_7_PADDING_VALUE */
#define TPC7_CFG_KERNEL_TENSOR_7_PADDING_VALUE_V_SHIFT               0
#define TPC7_CFG_KERNEL_TENSOR_7_PADDING_VALUE_V_MASK                0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_7_TENSOR_CONFIG                     0xFC6620
/* TPC7_CFG_KERNEL_TENSOR_7_TENSOR_CONFIG */
#define TPC7_CFG_KERNEL_TENSOR_7_TENSOR_CONFIG_DATA_TYPE_SHIFT       0
#define TPC7_CFG_KERNEL_TENSOR_7_TENSOR_CONFIG_DATA_TYPE_MASK        0x3
#define TPC7_CFG_KERNEL_TENSOR_7_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT  8
#define TPC7_CFG_KERNEL_TENSOR_7_TENSOR_CONFIG_VALID_DIM_MASK_MASK   0x1F00
#define TPC7_CFG_KERNEL_TENSOR_7_TENSOR_CONFIG_LAST_DIM_SHIFT        16
#define TPC7_CFG_KERNEL_TENSOR_7_TENSOR_CONFIG_LAST_DIM_MASK         0x70000

#define mmTPC7_CFG_KERNEL_TENSOR_7_DIM_0_SIZE                        0xFC6624
/* TPC7_CFG_KERNEL_TENSOR_7_DIM_0_SIZE */
#define TPC7_CFG_KERNEL_TENSOR_7_DIM_0_SIZE_V_SHIFT                  0
#define TPC7_CFG_KERNEL_TENSOR_7_DIM_0_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_7_DIM_0_STRIDE                      0xFC6628
/* TPC7_CFG_KERNEL_TENSOR_7_DIM_0_STRIDE */
#define TPC7_CFG_KERNEL_TENSOR_7_DIM_0_STRIDE_V_SHIFT                0
#define TPC7_CFG_KERNEL_TENSOR_7_DIM_0_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_7_DIM_0_BASE_OFFSET                 0xFC662C
/* TPC7_CFG_KERNEL_TENSOR_7_DIM_0_BASE_OFFSET */
#define TPC7_CFG_KERNEL_TENSOR_7_DIM_0_BASE_OFFSET_V_SHIFT           0
#define TPC7_CFG_KERNEL_TENSOR_7_DIM_0_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_7_DIM_1_SIZE                        0xFC6630
/* TPC7_CFG_KERNEL_TENSOR_7_DIM_1_SIZE */
#define TPC7_CFG_KERNEL_TENSOR_7_DIM_1_SIZE_V_SHIFT                  0
#define TPC7_CFG_KERNEL_TENSOR_7_DIM_1_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_7_DIM_1_STRIDE                      0xFC6634
/* TPC7_CFG_KERNEL_TENSOR_7_DIM_1_STRIDE */
#define TPC7_CFG_KERNEL_TENSOR_7_DIM_1_STRIDE_V_SHIFT                0
#define TPC7_CFG_KERNEL_TENSOR_7_DIM_1_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_7_DIM_1_BASE_OFFSET                 0xFC6638
/* TPC7_CFG_KERNEL_TENSOR_7_DIM_1_BASE_OFFSET */
#define TPC7_CFG_KERNEL_TENSOR_7_DIM_1_BASE_OFFSET_V_SHIFT           0
#define TPC7_CFG_KERNEL_TENSOR_7_DIM_1_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_7_DIM_2_SIZE                        0xFC663C
/* TPC7_CFG_KERNEL_TENSOR_7_DIM_2_SIZE */
#define TPC7_CFG_KERNEL_TENSOR_7_DIM_2_SIZE_V_SHIFT                  0
#define TPC7_CFG_KERNEL_TENSOR_7_DIM_2_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_7_DIM_2_STRIDE                      0xFC6640
/* TPC7_CFG_KERNEL_TENSOR_7_DIM_2_STRIDE */
#define TPC7_CFG_KERNEL_TENSOR_7_DIM_2_STRIDE_V_SHIFT                0
#define TPC7_CFG_KERNEL_TENSOR_7_DIM_2_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_7_DIM_2_BASE_OFFSET                 0xFC6644
/* TPC7_CFG_KERNEL_TENSOR_7_DIM_2_BASE_OFFSET */
#define TPC7_CFG_KERNEL_TENSOR_7_DIM_2_BASE_OFFSET_V_SHIFT           0
#define TPC7_CFG_KERNEL_TENSOR_7_DIM_2_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_7_DIM_3_SIZE                        0xFC6648
/* TPC7_CFG_KERNEL_TENSOR_7_DIM_3_SIZE */
#define TPC7_CFG_KERNEL_TENSOR_7_DIM_3_SIZE_V_SHIFT                  0
#define TPC7_CFG_KERNEL_TENSOR_7_DIM_3_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_7_DIM_3_STRIDE                      0xFC664C
/* TPC7_CFG_KERNEL_TENSOR_7_DIM_3_STRIDE */
#define TPC7_CFG_KERNEL_TENSOR_7_DIM_3_STRIDE_V_SHIFT                0
#define TPC7_CFG_KERNEL_TENSOR_7_DIM_3_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_7_DIM_3_BASE_OFFSET                 0xFC6650
/* TPC7_CFG_KERNEL_TENSOR_7_DIM_3_BASE_OFFSET */
#define TPC7_CFG_KERNEL_TENSOR_7_DIM_3_BASE_OFFSET_V_SHIFT           0
#define TPC7_CFG_KERNEL_TENSOR_7_DIM_3_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_7_DIM_4_SIZE                        0xFC6654
/* TPC7_CFG_KERNEL_TENSOR_7_DIM_4_SIZE */
#define TPC7_CFG_KERNEL_TENSOR_7_DIM_4_SIZE_V_SHIFT                  0
#define TPC7_CFG_KERNEL_TENSOR_7_DIM_4_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_7_DIM_4_STRIDE                      0xFC6658
/* TPC7_CFG_KERNEL_TENSOR_7_DIM_4_STRIDE */
#define TPC7_CFG_KERNEL_TENSOR_7_DIM_4_STRIDE_V_SHIFT                0
#define TPC7_CFG_KERNEL_TENSOR_7_DIM_4_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TENSOR_7_DIM_4_BASE_OFFSET                 0xFC665C
/* TPC7_CFG_KERNEL_TENSOR_7_DIM_4_BASE_OFFSET */
#define TPC7_CFG_KERNEL_TENSOR_7_DIM_4_BASE_OFFSET_V_SHIFT           0
#define TPC7_CFG_KERNEL_TENSOR_7_DIM_4_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_KERNEL_BASE_ADDRESS_LOW                    0xFC6660
/* TPC7_CFG_KERNEL_KERNEL_BASE_ADDRESS_LOW */
#define TPC7_CFG_KERNEL_KERNEL_BASE_ADDRESS_LOW_V_SHIFT              0
#define TPC7_CFG_KERNEL_KERNEL_BASE_ADDRESS_LOW_V_MASK               0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_KERNEL_BASE_ADDRESS_HIGH                   0xFC6664
/* TPC7_CFG_KERNEL_KERNEL_BASE_ADDRESS_HIGH */
#define TPC7_CFG_KERNEL_KERNEL_BASE_ADDRESS_HIGH_V_SHIFT             0
#define TPC7_CFG_KERNEL_KERNEL_BASE_ADDRESS_HIGH_V_MASK              0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TID_BASE_DIM_0                             0xFC6668
/* TPC7_CFG_KERNEL_TID_BASE_DIM_0 */
#define TPC7_CFG_KERNEL_TID_BASE_DIM_0_V_SHIFT                       0
#define TPC7_CFG_KERNEL_TID_BASE_DIM_0_V_MASK                        0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TID_SIZE_DIM_0                             0xFC666C
/* TPC7_CFG_KERNEL_TID_SIZE_DIM_0 */
#define TPC7_CFG_KERNEL_TID_SIZE_DIM_0_V_SHIFT                       0
#define TPC7_CFG_KERNEL_TID_SIZE_DIM_0_V_MASK                        0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TID_BASE_DIM_1                             0xFC6670
/* TPC7_CFG_KERNEL_TID_BASE_DIM_1 */
#define TPC7_CFG_KERNEL_TID_BASE_DIM_1_V_SHIFT                       0
#define TPC7_CFG_KERNEL_TID_BASE_DIM_1_V_MASK                        0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TID_SIZE_DIM_1                             0xFC6674
/* TPC7_CFG_KERNEL_TID_SIZE_DIM_1 */
#define TPC7_CFG_KERNEL_TID_SIZE_DIM_1_V_SHIFT                       0
#define TPC7_CFG_KERNEL_TID_SIZE_DIM_1_V_MASK                        0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TID_BASE_DIM_2                             0xFC6678
/* TPC7_CFG_KERNEL_TID_BASE_DIM_2 */
#define TPC7_CFG_KERNEL_TID_BASE_DIM_2_V_SHIFT                       0
#define TPC7_CFG_KERNEL_TID_BASE_DIM_2_V_MASK                        0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TID_SIZE_DIM_2                             0xFC667C
/* TPC7_CFG_KERNEL_TID_SIZE_DIM_2 */
#define TPC7_CFG_KERNEL_TID_SIZE_DIM_2_V_SHIFT                       0
#define TPC7_CFG_KERNEL_TID_SIZE_DIM_2_V_MASK                        0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TID_BASE_DIM_3                             0xFC6680
/* TPC7_CFG_KERNEL_TID_BASE_DIM_3 */
#define TPC7_CFG_KERNEL_TID_BASE_DIM_3_V_SHIFT                       0
#define TPC7_CFG_KERNEL_TID_BASE_DIM_3_V_MASK                        0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TID_SIZE_DIM_3                             0xFC6684
/* TPC7_CFG_KERNEL_TID_SIZE_DIM_3 */
#define TPC7_CFG_KERNEL_TID_SIZE_DIM_3_V_SHIFT                       0
#define TPC7_CFG_KERNEL_TID_SIZE_DIM_3_V_MASK                        0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TID_BASE_DIM_4                             0xFC6688
/* TPC7_CFG_KERNEL_TID_BASE_DIM_4 */
#define TPC7_CFG_KERNEL_TID_BASE_DIM_4_V_SHIFT                       0
#define TPC7_CFG_KERNEL_TID_BASE_DIM_4_V_MASK                        0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_TID_SIZE_DIM_4                             0xFC668C
/* TPC7_CFG_KERNEL_TID_SIZE_DIM_4 */
#define TPC7_CFG_KERNEL_TID_SIZE_DIM_4_V_SHIFT                       0
#define TPC7_CFG_KERNEL_TID_SIZE_DIM_4_V_MASK                        0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_SRF_0                                      0xFC6690

#define mmTPC7_CFG_KERNEL_SRF_1                                      0xFC6694

#define mmTPC7_CFG_KERNEL_SRF_2                                      0xFC6698

#define mmTPC7_CFG_KERNEL_SRF_3                                      0xFC669C

#define mmTPC7_CFG_KERNEL_SRF_4                                      0xFC66A0

#define mmTPC7_CFG_KERNEL_SRF_5                                      0xFC66A4

#define mmTPC7_CFG_KERNEL_SRF_6                                      0xFC66A8

#define mmTPC7_CFG_KERNEL_SRF_7                                      0xFC66AC

#define mmTPC7_CFG_KERNEL_SRF_8                                      0xFC66B0

#define mmTPC7_CFG_KERNEL_SRF_9                                      0xFC66B4

#define mmTPC7_CFG_KERNEL_SRF_10                                     0xFC66B8

#define mmTPC7_CFG_KERNEL_SRF_11                                     0xFC66BC

#define mmTPC7_CFG_KERNEL_SRF_12                                     0xFC66C0

#define mmTPC7_CFG_KERNEL_SRF_13                                     0xFC66C4

#define mmTPC7_CFG_KERNEL_SRF_14                                     0xFC66C8

#define mmTPC7_CFG_KERNEL_SRF_15                                     0xFC66CC

#define mmTPC7_CFG_KERNEL_SRF_16                                     0xFC66D0

#define mmTPC7_CFG_KERNEL_SRF_17                                     0xFC66D4

#define mmTPC7_CFG_KERNEL_SRF_18                                     0xFC66D8

#define mmTPC7_CFG_KERNEL_SRF_19                                     0xFC66DC

#define mmTPC7_CFG_KERNEL_SRF_20                                     0xFC66E0

#define mmTPC7_CFG_KERNEL_SRF_21                                     0xFC66E4

#define mmTPC7_CFG_KERNEL_SRF_22                                     0xFC66E8

#define mmTPC7_CFG_KERNEL_SRF_23                                     0xFC66EC

#define mmTPC7_CFG_KERNEL_SRF_24                                     0xFC66F0

#define mmTPC7_CFG_KERNEL_SRF_25                                     0xFC66F4

#define mmTPC7_CFG_KERNEL_SRF_26                                     0xFC66F8

#define mmTPC7_CFG_KERNEL_SRF_27                                     0xFC66FC

#define mmTPC7_CFG_KERNEL_SRF_28                                     0xFC6700

#define mmTPC7_CFG_KERNEL_SRF_29                                     0xFC6704

#define mmTPC7_CFG_KERNEL_SRF_30                                     0xFC6708

#define mmTPC7_CFG_KERNEL_SRF_31                                     0xFC670C
/* TPC7_CFG_KERNEL_SRF */
#define TPC7_CFG_KERNEL_SRF_V_SHIFT                                  0
#define TPC7_CFG_KERNEL_SRF_V_MASK                                   0xFFFFFFFF

#define mmTPC7_CFG_KERNEL_KERNEL_CONFIG                              0xFC6710
/* TPC7_CFG_KERNEL_KERNEL_CONFIG */
#define TPC7_CFG_KERNEL_KERNEL_CONFIG_SMALL_VLM_SHIFT                0
#define TPC7_CFG_KERNEL_KERNEL_CONFIG_SMALL_VLM_MASK                 0x1
#define TPC7_CFG_KERNEL_KERNEL_CONFIG_ASO_EVICT_L0_SHIFT             1
#define TPC7_CFG_KERNEL_KERNEL_CONFIG_ASO_EVICT_L0_MASK              0x2
#define TPC7_CFG_KERNEL_KERNEL_CONFIG_NUM_VALID_SRFS_SHIFT           8
#define TPC7_CFG_KERNEL_KERNEL_CONFIG_NUM_VALID_SRFS_MASK            0x3F00

#define mmTPC7_CFG_KERNEL_SYNC_OBJECT_MESSAGE                        0xFC6714
/* TPC7_CFG_KERNEL_SYNC_OBJECT_MESSAGE */
#define TPC7_CFG_KERNEL_SYNC_OBJECT_MESSAGE_SO_WRITE_VALUE_SHIFT     0
#define TPC7_CFG_KERNEL_SYNC_OBJECT_MESSAGE_SO_WRITE_VALUE_MASK      0xFFFF
#define TPC7_CFG_KERNEL_SYNC_OBJECT_MESSAGE_SO_ADDRESS_OFFSET_SHIFT  16
#define TPC7_CFG_KERNEL_SYNC_OBJECT_MESSAGE_SO_ADDRESS_OFFSET_MASK   0x7FFF0000
#define TPC7_CFG_KERNEL_SYNC_OBJECT_MESSAGE_SO_OPERATION_SHIFT       31
#define TPC7_CFG_KERNEL_SYNC_OBJECT_MESSAGE_SO_OPERATION_MASK        0x80000000

#define mmTPC7_CFG_RESERVED_DESC_END                                 0xFC6738
/* TPC7_CFG_RESERVED_DESC_END */
#define TPC7_CFG_RESERVED_DESC_END_V_SHIFT                           0
#define TPC7_CFG_RESERVED_DESC_END_V_MASK                            0xFFFFFFFF

#define mmTPC7_CFG_ROUND_CSR                                         0xFC67FC
/* TPC7_CFG_ROUND_CSR */
#define TPC7_CFG_ROUND_CSR_MODE_SHIFT                                0
#define TPC7_CFG_ROUND_CSR_MODE_MASK                                 0x7

#define mmTPC7_CFG_TBUF_BASE_ADDR_LOW                                0xFC6800
/* TPC7_CFG_TBUF_BASE_ADDR_LOW */
#define TPC7_CFG_TBUF_BASE_ADDR_LOW_V_SHIFT                          0
#define TPC7_CFG_TBUF_BASE_ADDR_LOW_V_MASK                           0xFFFFFFFF

#define mmTPC7_CFG_TBUF_BASE_ADDR_HIGH                               0xFC6804
/* TPC7_CFG_TBUF_BASE_ADDR_HIGH */
#define TPC7_CFG_TBUF_BASE_ADDR_HIGH_V_SHIFT                         0
#define TPC7_CFG_TBUF_BASE_ADDR_HIGH_V_MASK                          0xFFFFFFFF

#define mmTPC7_CFG_SEMAPHORE                                         0xFC6808
/* TPC7_CFG_SEMAPHORE */
#define TPC7_CFG_SEMAPHORE_V_SHIFT                                   0
#define TPC7_CFG_SEMAPHORE_V_MASK                                    0xFFFFFFFF

#define mmTPC7_CFG_VFLAGS                                            0xFC680C
/* TPC7_CFG_VFLAGS */
#define TPC7_CFG_VFLAGS_V_SHIFT                                      0
#define TPC7_CFG_VFLAGS_V_MASK                                       0xF

#define mmTPC7_CFG_SFLAGS                                            0xFC6810
/* TPC7_CFG_SFLAGS */
#define TPC7_CFG_SFLAGS_V_SHIFT                                      0
#define TPC7_CFG_SFLAGS_V_MASK                                       0xF

#define mmTPC7_CFG_LFSR_POLYNOM                                      0xFC6818
/* TPC7_CFG_LFSR_POLYNOM */
#define TPC7_CFG_LFSR_POLYNOM_V_SHIFT                                0
#define TPC7_CFG_LFSR_POLYNOM_V_MASK                                 0xFFFFFFFF

#define mmTPC7_CFG_STATUS                                            0xFC681C
/* TPC7_CFG_STATUS */
#define TPC7_CFG_STATUS_SCALAR_PIPE_EMPTY_SHIFT                      1
#define TPC7_CFG_STATUS_SCALAR_PIPE_EMPTY_MASK                       0x2
#define TPC7_CFG_STATUS_VECTOR_PIPE_EMPTY_SHIFT                      2
#define TPC7_CFG_STATUS_VECTOR_PIPE_EMPTY_MASK                       0x4
#define TPC7_CFG_STATUS_IQ_EMPTY_SHIFT                               3
#define TPC7_CFG_STATUS_IQ_EMPTY_MASK                                0x8
#define TPC7_CFG_STATUS_NO_INFLIGH_MEM_ACCESSES_SHIFT                4
#define TPC7_CFG_STATUS_NO_INFLIGH_MEM_ACCESSES_MASK                 0x10

#define mmTPC7_CFG_CFG_BASE_ADDRESS_HIGH                             0xFC6820
/* TPC7_CFG_CFG_BASE_ADDRESS_HIGH */
#define TPC7_CFG_CFG_BASE_ADDRESS_HIGH_V_SHIFT                       0
#define TPC7_CFG_CFG_BASE_ADDRESS_HIGH_V_MASK                        0xFFFFFFFF

#define mmTPC7_CFG_CFG_SUBTRACT_VALUE                                0xFC6824
/* TPC7_CFG_CFG_SUBTRACT_VALUE */
#define TPC7_CFG_CFG_SUBTRACT_VALUE_V_SHIFT                          0
#define TPC7_CFG_CFG_SUBTRACT_VALUE_V_MASK                           0xFFFFFFFF

#define mmTPC7_CFG_SM_BASE_ADDRESS_LOW                               0xFC6828
/* TPC7_CFG_SM_BASE_ADDRESS_LOW */
#define TPC7_CFG_SM_BASE_ADDRESS_LOW_V_SHIFT                         0
#define TPC7_CFG_SM_BASE_ADDRESS_LOW_V_MASK                          0xFFFFFFFF

#define mmTPC7_CFG_SM_BASE_ADDRESS_HIGH                              0xFC682C
/* TPC7_CFG_SM_BASE_ADDRESS_HIGH */
#define TPC7_CFG_SM_BASE_ADDRESS_HIGH_V_SHIFT                        0
#define TPC7_CFG_SM_BASE_ADDRESS_HIGH_V_MASK                         0xFFFFFFFF

#define mmTPC7_CFG_TPC_CMD                                           0xFC6830
/* TPC7_CFG_TPC_CMD */
#define TPC7_CFG_TPC_CMD_ICACHE_INVALIDATE_SHIFT                     0
#define TPC7_CFG_TPC_CMD_ICACHE_INVALIDATE_MASK                      0x1
#define TPC7_CFG_TPC_CMD_DCACHE_INVALIDATE_SHIFT                     1
#define TPC7_CFG_TPC_CMD_DCACHE_INVALIDATE_MASK                      0x2
#define TPC7_CFG_TPC_CMD_LCACHE_INVALIDATE_SHIFT                     2
#define TPC7_CFG_TPC_CMD_LCACHE_INVALIDATE_MASK                      0x4
#define TPC7_CFG_TPC_CMD_TCACHE_INVALIDATE_SHIFT                     3
#define TPC7_CFG_TPC_CMD_TCACHE_INVALIDATE_MASK                      0x8
#define TPC7_CFG_TPC_CMD_ICACHE_PREFETCH_64KB_SHIFT                  4
#define TPC7_CFG_TPC_CMD_ICACHE_PREFETCH_64KB_MASK                   0x10
#define TPC7_CFG_TPC_CMD_ICACHE_PREFETCH_32KB_SHIFT                  5
#define TPC7_CFG_TPC_CMD_ICACHE_PREFETCH_32KB_MASK                   0x20
#define TPC7_CFG_TPC_CMD_QMAN_STOP_SHIFT                             6
#define TPC7_CFG_TPC_CMD_QMAN_STOP_MASK                              0x40

#define mmTPC7_CFG_TPC_EXECUTE                                       0xFC6838
/* TPC7_CFG_TPC_EXECUTE */
#define TPC7_CFG_TPC_EXECUTE_V_SHIFT                                 0
#define TPC7_CFG_TPC_EXECUTE_V_MASK                                  0x1

#define mmTPC7_CFG_TPC_STALL                                         0xFC683C
/* TPC7_CFG_TPC_STALL */
#define TPC7_CFG_TPC_STALL_V_SHIFT                                   0
#define TPC7_CFG_TPC_STALL_V_MASK                                    0x1

#define mmTPC7_CFG_ICACHE_BASE_ADDERESS_LOW                          0xFC6840
/* TPC7_CFG_ICACHE_BASE_ADDERESS_LOW */
#define TPC7_CFG_ICACHE_BASE_ADDERESS_LOW_V_SHIFT                    0
#define TPC7_CFG_ICACHE_BASE_ADDERESS_LOW_V_MASK                     0xFFFFFFFF

#define mmTPC7_CFG_ICACHE_BASE_ADDERESS_HIGH                         0xFC6844
/* TPC7_CFG_ICACHE_BASE_ADDERESS_HIGH */
#define TPC7_CFG_ICACHE_BASE_ADDERESS_HIGH_V_SHIFT                   0
#define TPC7_CFG_ICACHE_BASE_ADDERESS_HIGH_V_MASK                    0xFFFFFFFF

#define mmTPC7_CFG_MSS_CONFIG                                        0xFC6854
/* TPC7_CFG_MSS_CONFIG */
#define TPC7_CFG_MSS_CONFIG_AWCACHE_SHIFT                            0
#define TPC7_CFG_MSS_CONFIG_AWCACHE_MASK                             0xF
#define TPC7_CFG_MSS_CONFIG_ARCACHE_SHIFT                            4
#define TPC7_CFG_MSS_CONFIG_ARCACHE_MASK                             0xF0
#define TPC7_CFG_MSS_CONFIG_ICACHE_FETCH_LINE_NUM_SHIFT              8
#define TPC7_CFG_MSS_CONFIG_ICACHE_FETCH_LINE_NUM_MASK               0x300
#define TPC7_CFG_MSS_CONFIG_EXPOSED_PIPE_DIS_SHIFT                   10
#define TPC7_CFG_MSS_CONFIG_EXPOSED_PIPE_DIS_MASK                    0x400

#define mmTPC7_CFG_TPC_INTR_CAUSE                                    0xFC6858
/* TPC7_CFG_TPC_INTR_CAUSE */
#define TPC7_CFG_TPC_INTR_CAUSE_CAUSE_SHIFT                          0
#define TPC7_CFG_TPC_INTR_CAUSE_CAUSE_MASK                           0xFFFFFFFF

#define mmTPC7_CFG_TPC_INTR_MASK                                     0xFC685C
/* TPC7_CFG_TPC_INTR_MASK */
#define TPC7_CFG_TPC_INTR_MASK_MASK_SHIFT                            0
#define TPC7_CFG_TPC_INTR_MASK_MASK_MASK                             0xFFFFFFFF

#define mmTPC7_CFG_TSB_CONFIG                                        0xFC6860
/* TPC7_CFG_TSB_CONFIG */
#define TPC7_CFG_TSB_CONFIG_TSB_AGU_MAX_CREDIT_SHIFT                 0
#define TPC7_CFG_TSB_CONFIG_TSB_AGU_MAX_CREDIT_MASK                  0x1F
#define TPC7_CFG_TSB_CONFIG_TSB_EU_MAX_CREDIT_SHIFT                  5
#define TPC7_CFG_TSB_CONFIG_TSB_EU_MAX_CREDIT_MASK                   0x3E0
#define TPC7_CFG_TSB_CONFIG_MAX_OUTSTANDING_SHIFT                    10
#define TPC7_CFG_TSB_CONFIG_MAX_OUTSTANDING_MASK                     0xFFC00
#define TPC7_CFG_TSB_CONFIG_MAX_SIZE_SHIFT                           20
#define TPC7_CFG_TSB_CONFIG_MAX_SIZE_MASK                            0x3FF00000

#define mmTPC7_CFG_QM_TENSOR_0_BASE_ADDR_LOW                         0xFC6A00
/* TPC7_CFG_QM_TENSOR_0_BASE_ADDR_LOW */
#define TPC7_CFG_QM_TENSOR_0_BASE_ADDR_LOW_V_SHIFT                   0
#define TPC7_CFG_QM_TENSOR_0_BASE_ADDR_LOW_V_MASK                    0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_0_BASE_ADDR_HIGH                        0xFC6A04
/* TPC7_CFG_QM_TENSOR_0_BASE_ADDR_HIGH */
#define TPC7_CFG_QM_TENSOR_0_BASE_ADDR_HIGH_V_SHIFT                  0
#define TPC7_CFG_QM_TENSOR_0_BASE_ADDR_HIGH_V_MASK                   0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_0_PADDING_VALUE                         0xFC6A08
/* TPC7_CFG_QM_TENSOR_0_PADDING_VALUE */
#define TPC7_CFG_QM_TENSOR_0_PADDING_VALUE_V_SHIFT                   0
#define TPC7_CFG_QM_TENSOR_0_PADDING_VALUE_V_MASK                    0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_0_TENSOR_CONFIG                         0xFC6A0C
/* TPC7_CFG_QM_TENSOR_0_TENSOR_CONFIG */
#define TPC7_CFG_QM_TENSOR_0_TENSOR_CONFIG_DATA_TYPE_SHIFT           0
#define TPC7_CFG_QM_TENSOR_0_TENSOR_CONFIG_DATA_TYPE_MASK            0x3
#define TPC7_CFG_QM_TENSOR_0_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT      8
#define TPC7_CFG_QM_TENSOR_0_TENSOR_CONFIG_VALID_DIM_MASK_MASK       0x1F00
#define TPC7_CFG_QM_TENSOR_0_TENSOR_CONFIG_LAST_DIM_SHIFT            16
#define TPC7_CFG_QM_TENSOR_0_TENSOR_CONFIG_LAST_DIM_MASK             0x70000

#define mmTPC7_CFG_QM_TENSOR_0_DIM_0_SIZE                            0xFC6A10
/* TPC7_CFG_QM_TENSOR_0_DIM_0_SIZE */
#define TPC7_CFG_QM_TENSOR_0_DIM_0_SIZE_V_SHIFT                      0
#define TPC7_CFG_QM_TENSOR_0_DIM_0_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_0_DIM_0_STRIDE                          0xFC6A14
/* TPC7_CFG_QM_TENSOR_0_DIM_0_STRIDE */
#define TPC7_CFG_QM_TENSOR_0_DIM_0_STRIDE_V_SHIFT                    0
#define TPC7_CFG_QM_TENSOR_0_DIM_0_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_0_DIM_0_BASE_OFFSET                     0xFC6A18
/* TPC7_CFG_QM_TENSOR_0_DIM_0_BASE_OFFSET */
#define TPC7_CFG_QM_TENSOR_0_DIM_0_BASE_OFFSET_V_SHIFT               0
#define TPC7_CFG_QM_TENSOR_0_DIM_0_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_0_DIM_1_SIZE                            0xFC6A1C
/* TPC7_CFG_QM_TENSOR_0_DIM_1_SIZE */
#define TPC7_CFG_QM_TENSOR_0_DIM_1_SIZE_V_SHIFT                      0
#define TPC7_CFG_QM_TENSOR_0_DIM_1_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_0_DIM_1_STRIDE                          0xFC6A20
/* TPC7_CFG_QM_TENSOR_0_DIM_1_STRIDE */
#define TPC7_CFG_QM_TENSOR_0_DIM_1_STRIDE_V_SHIFT                    0
#define TPC7_CFG_QM_TENSOR_0_DIM_1_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_0_DIM_1_BASE_OFFSET                     0xFC6A24
/* TPC7_CFG_QM_TENSOR_0_DIM_1_BASE_OFFSET */
#define TPC7_CFG_QM_TENSOR_0_DIM_1_BASE_OFFSET_V_SHIFT               0
#define TPC7_CFG_QM_TENSOR_0_DIM_1_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_0_DIM_2_SIZE                            0xFC6A28
/* TPC7_CFG_QM_TENSOR_0_DIM_2_SIZE */
#define TPC7_CFG_QM_TENSOR_0_DIM_2_SIZE_V_SHIFT                      0
#define TPC7_CFG_QM_TENSOR_0_DIM_2_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_0_DIM_2_STRIDE                          0xFC6A2C
/* TPC7_CFG_QM_TENSOR_0_DIM_2_STRIDE */
#define TPC7_CFG_QM_TENSOR_0_DIM_2_STRIDE_V_SHIFT                    0
#define TPC7_CFG_QM_TENSOR_0_DIM_2_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_0_DIM_2_BASE_OFFSET                     0xFC6A30
/* TPC7_CFG_QM_TENSOR_0_DIM_2_BASE_OFFSET */
#define TPC7_CFG_QM_TENSOR_0_DIM_2_BASE_OFFSET_V_SHIFT               0
#define TPC7_CFG_QM_TENSOR_0_DIM_2_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_0_DIM_3_SIZE                            0xFC6A34
/* TPC7_CFG_QM_TENSOR_0_DIM_3_SIZE */
#define TPC7_CFG_QM_TENSOR_0_DIM_3_SIZE_V_SHIFT                      0
#define TPC7_CFG_QM_TENSOR_0_DIM_3_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_0_DIM_3_STRIDE                          0xFC6A38
/* TPC7_CFG_QM_TENSOR_0_DIM_3_STRIDE */
#define TPC7_CFG_QM_TENSOR_0_DIM_3_STRIDE_V_SHIFT                    0
#define TPC7_CFG_QM_TENSOR_0_DIM_3_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_0_DIM_3_BASE_OFFSET                     0xFC6A3C
/* TPC7_CFG_QM_TENSOR_0_DIM_3_BASE_OFFSET */
#define TPC7_CFG_QM_TENSOR_0_DIM_3_BASE_OFFSET_V_SHIFT               0
#define TPC7_CFG_QM_TENSOR_0_DIM_3_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_0_DIM_4_SIZE                            0xFC6A40
/* TPC7_CFG_QM_TENSOR_0_DIM_4_SIZE */
#define TPC7_CFG_QM_TENSOR_0_DIM_4_SIZE_V_SHIFT                      0
#define TPC7_CFG_QM_TENSOR_0_DIM_4_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_0_DIM_4_STRIDE                          0xFC6A44
/* TPC7_CFG_QM_TENSOR_0_DIM_4_STRIDE */
#define TPC7_CFG_QM_TENSOR_0_DIM_4_STRIDE_V_SHIFT                    0
#define TPC7_CFG_QM_TENSOR_0_DIM_4_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_0_DIM_4_BASE_OFFSET                     0xFC6A48
/* TPC7_CFG_QM_TENSOR_0_DIM_4_BASE_OFFSET */
#define TPC7_CFG_QM_TENSOR_0_DIM_4_BASE_OFFSET_V_SHIFT               0
#define TPC7_CFG_QM_TENSOR_0_DIM_4_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_1_BASE_ADDR_LOW                         0xFC6A4C
/* TPC7_CFG_QM_TENSOR_1_BASE_ADDR_LOW */
#define TPC7_CFG_QM_TENSOR_1_BASE_ADDR_LOW_V_SHIFT                   0
#define TPC7_CFG_QM_TENSOR_1_BASE_ADDR_LOW_V_MASK                    0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_1_BASE_ADDR_HIGH                        0xFC6A50
/* TPC7_CFG_QM_TENSOR_1_BASE_ADDR_HIGH */
#define TPC7_CFG_QM_TENSOR_1_BASE_ADDR_HIGH_V_SHIFT                  0
#define TPC7_CFG_QM_TENSOR_1_BASE_ADDR_HIGH_V_MASK                   0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_1_PADDING_VALUE                         0xFC6A54
/* TPC7_CFG_QM_TENSOR_1_PADDING_VALUE */
#define TPC7_CFG_QM_TENSOR_1_PADDING_VALUE_V_SHIFT                   0
#define TPC7_CFG_QM_TENSOR_1_PADDING_VALUE_V_MASK                    0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_1_TENSOR_CONFIG                         0xFC6A58
/* TPC7_CFG_QM_TENSOR_1_TENSOR_CONFIG */
#define TPC7_CFG_QM_TENSOR_1_TENSOR_CONFIG_DATA_TYPE_SHIFT           0
#define TPC7_CFG_QM_TENSOR_1_TENSOR_CONFIG_DATA_TYPE_MASK            0x3
#define TPC7_CFG_QM_TENSOR_1_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT      8
#define TPC7_CFG_QM_TENSOR_1_TENSOR_CONFIG_VALID_DIM_MASK_MASK       0x1F00
#define TPC7_CFG_QM_TENSOR_1_TENSOR_CONFIG_LAST_DIM_SHIFT            16
#define TPC7_CFG_QM_TENSOR_1_TENSOR_CONFIG_LAST_DIM_MASK             0x70000

#define mmTPC7_CFG_QM_TENSOR_1_DIM_0_SIZE                            0xFC6A5C
/* TPC7_CFG_QM_TENSOR_1_DIM_0_SIZE */
#define TPC7_CFG_QM_TENSOR_1_DIM_0_SIZE_V_SHIFT                      0
#define TPC7_CFG_QM_TENSOR_1_DIM_0_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_1_DIM_0_STRIDE                          0xFC6A60
/* TPC7_CFG_QM_TENSOR_1_DIM_0_STRIDE */
#define TPC7_CFG_QM_TENSOR_1_DIM_0_STRIDE_V_SHIFT                    0
#define TPC7_CFG_QM_TENSOR_1_DIM_0_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_1_DIM_0_BASE_OFFSET                     0xFC6A64
/* TPC7_CFG_QM_TENSOR_1_DIM_0_BASE_OFFSET */
#define TPC7_CFG_QM_TENSOR_1_DIM_0_BASE_OFFSET_V_SHIFT               0
#define TPC7_CFG_QM_TENSOR_1_DIM_0_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_1_DIM_1_SIZE                            0xFC6A68
/* TPC7_CFG_QM_TENSOR_1_DIM_1_SIZE */
#define TPC7_CFG_QM_TENSOR_1_DIM_1_SIZE_V_SHIFT                      0
#define TPC7_CFG_QM_TENSOR_1_DIM_1_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_1_DIM_1_STRIDE                          0xFC6A6C
/* TPC7_CFG_QM_TENSOR_1_DIM_1_STRIDE */
#define TPC7_CFG_QM_TENSOR_1_DIM_1_STRIDE_V_SHIFT                    0
#define TPC7_CFG_QM_TENSOR_1_DIM_1_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_1_DIM_1_BASE_OFFSET                     0xFC6A70
/* TPC7_CFG_QM_TENSOR_1_DIM_1_BASE_OFFSET */
#define TPC7_CFG_QM_TENSOR_1_DIM_1_BASE_OFFSET_V_SHIFT               0
#define TPC7_CFG_QM_TENSOR_1_DIM_1_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_1_DIM_2_SIZE                            0xFC6A74
/* TPC7_CFG_QM_TENSOR_1_DIM_2_SIZE */
#define TPC7_CFG_QM_TENSOR_1_DIM_2_SIZE_V_SHIFT                      0
#define TPC7_CFG_QM_TENSOR_1_DIM_2_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_1_DIM_2_STRIDE                          0xFC6A78
/* TPC7_CFG_QM_TENSOR_1_DIM_2_STRIDE */
#define TPC7_CFG_QM_TENSOR_1_DIM_2_STRIDE_V_SHIFT                    0
#define TPC7_CFG_QM_TENSOR_1_DIM_2_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_1_DIM_2_BASE_OFFSET                     0xFC6A7C
/* TPC7_CFG_QM_TENSOR_1_DIM_2_BASE_OFFSET */
#define TPC7_CFG_QM_TENSOR_1_DIM_2_BASE_OFFSET_V_SHIFT               0
#define TPC7_CFG_QM_TENSOR_1_DIM_2_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_1_DIM_3_SIZE                            0xFC6A80
/* TPC7_CFG_QM_TENSOR_1_DIM_3_SIZE */
#define TPC7_CFG_QM_TENSOR_1_DIM_3_SIZE_V_SHIFT                      0
#define TPC7_CFG_QM_TENSOR_1_DIM_3_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_1_DIM_3_STRIDE                          0xFC6A84
/* TPC7_CFG_QM_TENSOR_1_DIM_3_STRIDE */
#define TPC7_CFG_QM_TENSOR_1_DIM_3_STRIDE_V_SHIFT                    0
#define TPC7_CFG_QM_TENSOR_1_DIM_3_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_1_DIM_3_BASE_OFFSET                     0xFC6A88
/* TPC7_CFG_QM_TENSOR_1_DIM_3_BASE_OFFSET */
#define TPC7_CFG_QM_TENSOR_1_DIM_3_BASE_OFFSET_V_SHIFT               0
#define TPC7_CFG_QM_TENSOR_1_DIM_3_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_1_DIM_4_SIZE                            0xFC6A8C
/* TPC7_CFG_QM_TENSOR_1_DIM_4_SIZE */
#define TPC7_CFG_QM_TENSOR_1_DIM_4_SIZE_V_SHIFT                      0
#define TPC7_CFG_QM_TENSOR_1_DIM_4_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_1_DIM_4_STRIDE                          0xFC6A90
/* TPC7_CFG_QM_TENSOR_1_DIM_4_STRIDE */
#define TPC7_CFG_QM_TENSOR_1_DIM_4_STRIDE_V_SHIFT                    0
#define TPC7_CFG_QM_TENSOR_1_DIM_4_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_1_DIM_4_BASE_OFFSET                     0xFC6A94
/* TPC7_CFG_QM_TENSOR_1_DIM_4_BASE_OFFSET */
#define TPC7_CFG_QM_TENSOR_1_DIM_4_BASE_OFFSET_V_SHIFT               0
#define TPC7_CFG_QM_TENSOR_1_DIM_4_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_2_BASE_ADDR_LOW                         0xFC6A98
/* TPC7_CFG_QM_TENSOR_2_BASE_ADDR_LOW */
#define TPC7_CFG_QM_TENSOR_2_BASE_ADDR_LOW_V_SHIFT                   0
#define TPC7_CFG_QM_TENSOR_2_BASE_ADDR_LOW_V_MASK                    0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_2_BASE_ADDR_HIGH                        0xFC6A9C
/* TPC7_CFG_QM_TENSOR_2_BASE_ADDR_HIGH */
#define TPC7_CFG_QM_TENSOR_2_BASE_ADDR_HIGH_V_SHIFT                  0
#define TPC7_CFG_QM_TENSOR_2_BASE_ADDR_HIGH_V_MASK                   0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_2_PADDING_VALUE                         0xFC6AA0
/* TPC7_CFG_QM_TENSOR_2_PADDING_VALUE */
#define TPC7_CFG_QM_TENSOR_2_PADDING_VALUE_V_SHIFT                   0
#define TPC7_CFG_QM_TENSOR_2_PADDING_VALUE_V_MASK                    0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_2_TENSOR_CONFIG                         0xFC6AA4
/* TPC7_CFG_QM_TENSOR_2_TENSOR_CONFIG */
#define TPC7_CFG_QM_TENSOR_2_TENSOR_CONFIG_DATA_TYPE_SHIFT           0
#define TPC7_CFG_QM_TENSOR_2_TENSOR_CONFIG_DATA_TYPE_MASK            0x3
#define TPC7_CFG_QM_TENSOR_2_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT      8
#define TPC7_CFG_QM_TENSOR_2_TENSOR_CONFIG_VALID_DIM_MASK_MASK       0x1F00
#define TPC7_CFG_QM_TENSOR_2_TENSOR_CONFIG_LAST_DIM_SHIFT            16
#define TPC7_CFG_QM_TENSOR_2_TENSOR_CONFIG_LAST_DIM_MASK             0x70000

#define mmTPC7_CFG_QM_TENSOR_2_DIM_0_SIZE                            0xFC6AA8
/* TPC7_CFG_QM_TENSOR_2_DIM_0_SIZE */
#define TPC7_CFG_QM_TENSOR_2_DIM_0_SIZE_V_SHIFT                      0
#define TPC7_CFG_QM_TENSOR_2_DIM_0_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_2_DIM_0_STRIDE                          0xFC6AAC
/* TPC7_CFG_QM_TENSOR_2_DIM_0_STRIDE */
#define TPC7_CFG_QM_TENSOR_2_DIM_0_STRIDE_V_SHIFT                    0
#define TPC7_CFG_QM_TENSOR_2_DIM_0_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_2_DIM_0_BASE_OFFSET                     0xFC6AB0
/* TPC7_CFG_QM_TENSOR_2_DIM_0_BASE_OFFSET */
#define TPC7_CFG_QM_TENSOR_2_DIM_0_BASE_OFFSET_V_SHIFT               0
#define TPC7_CFG_QM_TENSOR_2_DIM_0_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_2_DIM_1_SIZE                            0xFC6AB4
/* TPC7_CFG_QM_TENSOR_2_DIM_1_SIZE */
#define TPC7_CFG_QM_TENSOR_2_DIM_1_SIZE_V_SHIFT                      0
#define TPC7_CFG_QM_TENSOR_2_DIM_1_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_2_DIM_1_STRIDE                          0xFC6AB8
/* TPC7_CFG_QM_TENSOR_2_DIM_1_STRIDE */
#define TPC7_CFG_QM_TENSOR_2_DIM_1_STRIDE_V_SHIFT                    0
#define TPC7_CFG_QM_TENSOR_2_DIM_1_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_2_DIM_1_BASE_OFFSET                     0xFC6ABC
/* TPC7_CFG_QM_TENSOR_2_DIM_1_BASE_OFFSET */
#define TPC7_CFG_QM_TENSOR_2_DIM_1_BASE_OFFSET_V_SHIFT               0
#define TPC7_CFG_QM_TENSOR_2_DIM_1_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_2_DIM_2_SIZE                            0xFC6AC0
/* TPC7_CFG_QM_TENSOR_2_DIM_2_SIZE */
#define TPC7_CFG_QM_TENSOR_2_DIM_2_SIZE_V_SHIFT                      0
#define TPC7_CFG_QM_TENSOR_2_DIM_2_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_2_DIM_2_STRIDE                          0xFC6AC4
/* TPC7_CFG_QM_TENSOR_2_DIM_2_STRIDE */
#define TPC7_CFG_QM_TENSOR_2_DIM_2_STRIDE_V_SHIFT                    0
#define TPC7_CFG_QM_TENSOR_2_DIM_2_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_2_DIM_2_BASE_OFFSET                     0xFC6AC8
/* TPC7_CFG_QM_TENSOR_2_DIM_2_BASE_OFFSET */
#define TPC7_CFG_QM_TENSOR_2_DIM_2_BASE_OFFSET_V_SHIFT               0
#define TPC7_CFG_QM_TENSOR_2_DIM_2_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_2_DIM_3_SIZE                            0xFC6ACC
/* TPC7_CFG_QM_TENSOR_2_DIM_3_SIZE */
#define TPC7_CFG_QM_TENSOR_2_DIM_3_SIZE_V_SHIFT                      0
#define TPC7_CFG_QM_TENSOR_2_DIM_3_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_2_DIM_3_STRIDE                          0xFC6AD0
/* TPC7_CFG_QM_TENSOR_2_DIM_3_STRIDE */
#define TPC7_CFG_QM_TENSOR_2_DIM_3_STRIDE_V_SHIFT                    0
#define TPC7_CFG_QM_TENSOR_2_DIM_3_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_2_DIM_3_BASE_OFFSET                     0xFC6AD4
/* TPC7_CFG_QM_TENSOR_2_DIM_3_BASE_OFFSET */
#define TPC7_CFG_QM_TENSOR_2_DIM_3_BASE_OFFSET_V_SHIFT               0
#define TPC7_CFG_QM_TENSOR_2_DIM_3_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_2_DIM_4_SIZE                            0xFC6AD8
/* TPC7_CFG_QM_TENSOR_2_DIM_4_SIZE */
#define TPC7_CFG_QM_TENSOR_2_DIM_4_SIZE_V_SHIFT                      0
#define TPC7_CFG_QM_TENSOR_2_DIM_4_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_2_DIM_4_STRIDE                          0xFC6ADC
/* TPC7_CFG_QM_TENSOR_2_DIM_4_STRIDE */
#define TPC7_CFG_QM_TENSOR_2_DIM_4_STRIDE_V_SHIFT                    0
#define TPC7_CFG_QM_TENSOR_2_DIM_4_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_2_DIM_4_BASE_OFFSET                     0xFC6AE0
/* TPC7_CFG_QM_TENSOR_2_DIM_4_BASE_OFFSET */
#define TPC7_CFG_QM_TENSOR_2_DIM_4_BASE_OFFSET_V_SHIFT               0
#define TPC7_CFG_QM_TENSOR_2_DIM_4_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_3_BASE_ADDR_LOW                         0xFC6AE4
/* TPC7_CFG_QM_TENSOR_3_BASE_ADDR_LOW */
#define TPC7_CFG_QM_TENSOR_3_BASE_ADDR_LOW_V_SHIFT                   0
#define TPC7_CFG_QM_TENSOR_3_BASE_ADDR_LOW_V_MASK                    0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_3_BASE_ADDR_HIGH                        0xFC6AE8
/* TPC7_CFG_QM_TENSOR_3_BASE_ADDR_HIGH */
#define TPC7_CFG_QM_TENSOR_3_BASE_ADDR_HIGH_V_SHIFT                  0
#define TPC7_CFG_QM_TENSOR_3_BASE_ADDR_HIGH_V_MASK                   0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_3_PADDING_VALUE                         0xFC6AEC
/* TPC7_CFG_QM_TENSOR_3_PADDING_VALUE */
#define TPC7_CFG_QM_TENSOR_3_PADDING_VALUE_V_SHIFT                   0
#define TPC7_CFG_QM_TENSOR_3_PADDING_VALUE_V_MASK                    0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_3_TENSOR_CONFIG                         0xFC6AF0
/* TPC7_CFG_QM_TENSOR_3_TENSOR_CONFIG */
#define TPC7_CFG_QM_TENSOR_3_TENSOR_CONFIG_DATA_TYPE_SHIFT           0
#define TPC7_CFG_QM_TENSOR_3_TENSOR_CONFIG_DATA_TYPE_MASK            0x3
#define TPC7_CFG_QM_TENSOR_3_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT      8
#define TPC7_CFG_QM_TENSOR_3_TENSOR_CONFIG_VALID_DIM_MASK_MASK       0x1F00
#define TPC7_CFG_QM_TENSOR_3_TENSOR_CONFIG_LAST_DIM_SHIFT            16
#define TPC7_CFG_QM_TENSOR_3_TENSOR_CONFIG_LAST_DIM_MASK             0x70000

#define mmTPC7_CFG_QM_TENSOR_3_DIM_0_SIZE                            0xFC6AF4
/* TPC7_CFG_QM_TENSOR_3_DIM_0_SIZE */
#define TPC7_CFG_QM_TENSOR_3_DIM_0_SIZE_V_SHIFT                      0
#define TPC7_CFG_QM_TENSOR_3_DIM_0_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_3_DIM_0_STRIDE                          0xFC6AF8
/* TPC7_CFG_QM_TENSOR_3_DIM_0_STRIDE */
#define TPC7_CFG_QM_TENSOR_3_DIM_0_STRIDE_V_SHIFT                    0
#define TPC7_CFG_QM_TENSOR_3_DIM_0_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_3_DIM_0_BASE_OFFSET                     0xFC6AFC
/* TPC7_CFG_QM_TENSOR_3_DIM_0_BASE_OFFSET */
#define TPC7_CFG_QM_TENSOR_3_DIM_0_BASE_OFFSET_V_SHIFT               0
#define TPC7_CFG_QM_TENSOR_3_DIM_0_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_3_DIM_1_SIZE                            0xFC6B00
/* TPC7_CFG_QM_TENSOR_3_DIM_1_SIZE */
#define TPC7_CFG_QM_TENSOR_3_DIM_1_SIZE_V_SHIFT                      0
#define TPC7_CFG_QM_TENSOR_3_DIM_1_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_3_DIM_1_STRIDE                          0xFC6B04
/* TPC7_CFG_QM_TENSOR_3_DIM_1_STRIDE */
#define TPC7_CFG_QM_TENSOR_3_DIM_1_STRIDE_V_SHIFT                    0
#define TPC7_CFG_QM_TENSOR_3_DIM_1_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_3_DIM_1_BASE_OFFSET                     0xFC6B08
/* TPC7_CFG_QM_TENSOR_3_DIM_1_BASE_OFFSET */
#define TPC7_CFG_QM_TENSOR_3_DIM_1_BASE_OFFSET_V_SHIFT               0
#define TPC7_CFG_QM_TENSOR_3_DIM_1_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_3_DIM_2_SIZE                            0xFC6B0C
/* TPC7_CFG_QM_TENSOR_3_DIM_2_SIZE */
#define TPC7_CFG_QM_TENSOR_3_DIM_2_SIZE_V_SHIFT                      0
#define TPC7_CFG_QM_TENSOR_3_DIM_2_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_3_DIM_2_STRIDE                          0xFC6B10
/* TPC7_CFG_QM_TENSOR_3_DIM_2_STRIDE */
#define TPC7_CFG_QM_TENSOR_3_DIM_2_STRIDE_V_SHIFT                    0
#define TPC7_CFG_QM_TENSOR_3_DIM_2_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_3_DIM_2_BASE_OFFSET                     0xFC6B14
/* TPC7_CFG_QM_TENSOR_3_DIM_2_BASE_OFFSET */
#define TPC7_CFG_QM_TENSOR_3_DIM_2_BASE_OFFSET_V_SHIFT               0
#define TPC7_CFG_QM_TENSOR_3_DIM_2_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_3_DIM_3_SIZE                            0xFC6B18
/* TPC7_CFG_QM_TENSOR_3_DIM_3_SIZE */
#define TPC7_CFG_QM_TENSOR_3_DIM_3_SIZE_V_SHIFT                      0
#define TPC7_CFG_QM_TENSOR_3_DIM_3_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_3_DIM_3_STRIDE                          0xFC6B1C
/* TPC7_CFG_QM_TENSOR_3_DIM_3_STRIDE */
#define TPC7_CFG_QM_TENSOR_3_DIM_3_STRIDE_V_SHIFT                    0
#define TPC7_CFG_QM_TENSOR_3_DIM_3_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_3_DIM_3_BASE_OFFSET                     0xFC6B20
/* TPC7_CFG_QM_TENSOR_3_DIM_3_BASE_OFFSET */
#define TPC7_CFG_QM_TENSOR_3_DIM_3_BASE_OFFSET_V_SHIFT               0
#define TPC7_CFG_QM_TENSOR_3_DIM_3_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_3_DIM_4_SIZE                            0xFC6B24
/* TPC7_CFG_QM_TENSOR_3_DIM_4_SIZE */
#define TPC7_CFG_QM_TENSOR_3_DIM_4_SIZE_V_SHIFT                      0
#define TPC7_CFG_QM_TENSOR_3_DIM_4_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_3_DIM_4_STRIDE                          0xFC6B28
/* TPC7_CFG_QM_TENSOR_3_DIM_4_STRIDE */
#define TPC7_CFG_QM_TENSOR_3_DIM_4_STRIDE_V_SHIFT                    0
#define TPC7_CFG_QM_TENSOR_3_DIM_4_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_3_DIM_4_BASE_OFFSET                     0xFC6B2C
/* TPC7_CFG_QM_TENSOR_3_DIM_4_BASE_OFFSET */
#define TPC7_CFG_QM_TENSOR_3_DIM_4_BASE_OFFSET_V_SHIFT               0
#define TPC7_CFG_QM_TENSOR_3_DIM_4_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_4_BASE_ADDR_LOW                         0xFC6B30
/* TPC7_CFG_QM_TENSOR_4_BASE_ADDR_LOW */
#define TPC7_CFG_QM_TENSOR_4_BASE_ADDR_LOW_V_SHIFT                   0
#define TPC7_CFG_QM_TENSOR_4_BASE_ADDR_LOW_V_MASK                    0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_4_BASE_ADDR_HIGH                        0xFC6B34
/* TPC7_CFG_QM_TENSOR_4_BASE_ADDR_HIGH */
#define TPC7_CFG_QM_TENSOR_4_BASE_ADDR_HIGH_V_SHIFT                  0
#define TPC7_CFG_QM_TENSOR_4_BASE_ADDR_HIGH_V_MASK                   0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_4_PADDING_VALUE                         0xFC6B38
/* TPC7_CFG_QM_TENSOR_4_PADDING_VALUE */
#define TPC7_CFG_QM_TENSOR_4_PADDING_VALUE_V_SHIFT                   0
#define TPC7_CFG_QM_TENSOR_4_PADDING_VALUE_V_MASK                    0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_4_TENSOR_CONFIG                         0xFC6B3C
/* TPC7_CFG_QM_TENSOR_4_TENSOR_CONFIG */
#define TPC7_CFG_QM_TENSOR_4_TENSOR_CONFIG_DATA_TYPE_SHIFT           0
#define TPC7_CFG_QM_TENSOR_4_TENSOR_CONFIG_DATA_TYPE_MASK            0x3
#define TPC7_CFG_QM_TENSOR_4_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT      8
#define TPC7_CFG_QM_TENSOR_4_TENSOR_CONFIG_VALID_DIM_MASK_MASK       0x1F00
#define TPC7_CFG_QM_TENSOR_4_TENSOR_CONFIG_LAST_DIM_SHIFT            16
#define TPC7_CFG_QM_TENSOR_4_TENSOR_CONFIG_LAST_DIM_MASK             0x70000

#define mmTPC7_CFG_QM_TENSOR_4_DIM_0_SIZE                            0xFC6B40
/* TPC7_CFG_QM_TENSOR_4_DIM_0_SIZE */
#define TPC7_CFG_QM_TENSOR_4_DIM_0_SIZE_V_SHIFT                      0
#define TPC7_CFG_QM_TENSOR_4_DIM_0_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_4_DIM_0_STRIDE                          0xFC6B44
/* TPC7_CFG_QM_TENSOR_4_DIM_0_STRIDE */
#define TPC7_CFG_QM_TENSOR_4_DIM_0_STRIDE_V_SHIFT                    0
#define TPC7_CFG_QM_TENSOR_4_DIM_0_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_4_DIM_0_BASE_OFFSET                     0xFC6B48
/* TPC7_CFG_QM_TENSOR_4_DIM_0_BASE_OFFSET */
#define TPC7_CFG_QM_TENSOR_4_DIM_0_BASE_OFFSET_V_SHIFT               0
#define TPC7_CFG_QM_TENSOR_4_DIM_0_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_4_DIM_1_SIZE                            0xFC6B4C
/* TPC7_CFG_QM_TENSOR_4_DIM_1_SIZE */
#define TPC7_CFG_QM_TENSOR_4_DIM_1_SIZE_V_SHIFT                      0
#define TPC7_CFG_QM_TENSOR_4_DIM_1_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_4_DIM_1_STRIDE                          0xFC6B50
/* TPC7_CFG_QM_TENSOR_4_DIM_1_STRIDE */
#define TPC7_CFG_QM_TENSOR_4_DIM_1_STRIDE_V_SHIFT                    0
#define TPC7_CFG_QM_TENSOR_4_DIM_1_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_4_DIM_1_BASE_OFFSET                     0xFC6B54
/* TPC7_CFG_QM_TENSOR_4_DIM_1_BASE_OFFSET */
#define TPC7_CFG_QM_TENSOR_4_DIM_1_BASE_OFFSET_V_SHIFT               0
#define TPC7_CFG_QM_TENSOR_4_DIM_1_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_4_DIM_2_SIZE                            0xFC6B58
/* TPC7_CFG_QM_TENSOR_4_DIM_2_SIZE */
#define TPC7_CFG_QM_TENSOR_4_DIM_2_SIZE_V_SHIFT                      0
#define TPC7_CFG_QM_TENSOR_4_DIM_2_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_4_DIM_2_STRIDE                          0xFC6B5C
/* TPC7_CFG_QM_TENSOR_4_DIM_2_STRIDE */
#define TPC7_CFG_QM_TENSOR_4_DIM_2_STRIDE_V_SHIFT                    0
#define TPC7_CFG_QM_TENSOR_4_DIM_2_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_4_DIM_2_BASE_OFFSET                     0xFC6B60
/* TPC7_CFG_QM_TENSOR_4_DIM_2_BASE_OFFSET */
#define TPC7_CFG_QM_TENSOR_4_DIM_2_BASE_OFFSET_V_SHIFT               0
#define TPC7_CFG_QM_TENSOR_4_DIM_2_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_4_DIM_3_SIZE                            0xFC6B64
/* TPC7_CFG_QM_TENSOR_4_DIM_3_SIZE */
#define TPC7_CFG_QM_TENSOR_4_DIM_3_SIZE_V_SHIFT                      0
#define TPC7_CFG_QM_TENSOR_4_DIM_3_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_4_DIM_3_STRIDE                          0xFC6B68
/* TPC7_CFG_QM_TENSOR_4_DIM_3_STRIDE */
#define TPC7_CFG_QM_TENSOR_4_DIM_3_STRIDE_V_SHIFT                    0
#define TPC7_CFG_QM_TENSOR_4_DIM_3_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_4_DIM_3_BASE_OFFSET                     0xFC6B6C
/* TPC7_CFG_QM_TENSOR_4_DIM_3_BASE_OFFSET */
#define TPC7_CFG_QM_TENSOR_4_DIM_3_BASE_OFFSET_V_SHIFT               0
#define TPC7_CFG_QM_TENSOR_4_DIM_3_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_4_DIM_4_SIZE                            0xFC6B70
/* TPC7_CFG_QM_TENSOR_4_DIM_4_SIZE */
#define TPC7_CFG_QM_TENSOR_4_DIM_4_SIZE_V_SHIFT                      0
#define TPC7_CFG_QM_TENSOR_4_DIM_4_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_4_DIM_4_STRIDE                          0xFC6B74
/* TPC7_CFG_QM_TENSOR_4_DIM_4_STRIDE */
#define TPC7_CFG_QM_TENSOR_4_DIM_4_STRIDE_V_SHIFT                    0
#define TPC7_CFG_QM_TENSOR_4_DIM_4_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_4_DIM_4_BASE_OFFSET                     0xFC6B78
/* TPC7_CFG_QM_TENSOR_4_DIM_4_BASE_OFFSET */
#define TPC7_CFG_QM_TENSOR_4_DIM_4_BASE_OFFSET_V_SHIFT               0
#define TPC7_CFG_QM_TENSOR_4_DIM_4_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_5_BASE_ADDR_LOW                         0xFC6B7C
/* TPC7_CFG_QM_TENSOR_5_BASE_ADDR_LOW */
#define TPC7_CFG_QM_TENSOR_5_BASE_ADDR_LOW_V_SHIFT                   0
#define TPC7_CFG_QM_TENSOR_5_BASE_ADDR_LOW_V_MASK                    0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_5_BASE_ADDR_HIGH                        0xFC6B80
/* TPC7_CFG_QM_TENSOR_5_BASE_ADDR_HIGH */
#define TPC7_CFG_QM_TENSOR_5_BASE_ADDR_HIGH_V_SHIFT                  0
#define TPC7_CFG_QM_TENSOR_5_BASE_ADDR_HIGH_V_MASK                   0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_5_PADDING_VALUE                         0xFC6B84
/* TPC7_CFG_QM_TENSOR_5_PADDING_VALUE */
#define TPC7_CFG_QM_TENSOR_5_PADDING_VALUE_V_SHIFT                   0
#define TPC7_CFG_QM_TENSOR_5_PADDING_VALUE_V_MASK                    0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_5_TENSOR_CONFIG                         0xFC6B88
/* TPC7_CFG_QM_TENSOR_5_TENSOR_CONFIG */
#define TPC7_CFG_QM_TENSOR_5_TENSOR_CONFIG_DATA_TYPE_SHIFT           0
#define TPC7_CFG_QM_TENSOR_5_TENSOR_CONFIG_DATA_TYPE_MASK            0x3
#define TPC7_CFG_QM_TENSOR_5_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT      8
#define TPC7_CFG_QM_TENSOR_5_TENSOR_CONFIG_VALID_DIM_MASK_MASK       0x1F00
#define TPC7_CFG_QM_TENSOR_5_TENSOR_CONFIG_LAST_DIM_SHIFT            16
#define TPC7_CFG_QM_TENSOR_5_TENSOR_CONFIG_LAST_DIM_MASK             0x70000

#define mmTPC7_CFG_QM_TENSOR_5_DIM_0_SIZE                            0xFC6B8C
/* TPC7_CFG_QM_TENSOR_5_DIM_0_SIZE */
#define TPC7_CFG_QM_TENSOR_5_DIM_0_SIZE_V_SHIFT                      0
#define TPC7_CFG_QM_TENSOR_5_DIM_0_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_5_DIM_0_STRIDE                          0xFC6B90
/* TPC7_CFG_QM_TENSOR_5_DIM_0_STRIDE */
#define TPC7_CFG_QM_TENSOR_5_DIM_0_STRIDE_V_SHIFT                    0
#define TPC7_CFG_QM_TENSOR_5_DIM_0_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_5_DIM_0_BASE_OFFSET                     0xFC6B94
/* TPC7_CFG_QM_TENSOR_5_DIM_0_BASE_OFFSET */
#define TPC7_CFG_QM_TENSOR_5_DIM_0_BASE_OFFSET_V_SHIFT               0
#define TPC7_CFG_QM_TENSOR_5_DIM_0_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_5_DIM_1_SIZE                            0xFC6B98
/* TPC7_CFG_QM_TENSOR_5_DIM_1_SIZE */
#define TPC7_CFG_QM_TENSOR_5_DIM_1_SIZE_V_SHIFT                      0
#define TPC7_CFG_QM_TENSOR_5_DIM_1_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_5_DIM_1_STRIDE                          0xFC6B9C
/* TPC7_CFG_QM_TENSOR_5_DIM_1_STRIDE */
#define TPC7_CFG_QM_TENSOR_5_DIM_1_STRIDE_V_SHIFT                    0
#define TPC7_CFG_QM_TENSOR_5_DIM_1_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_5_DIM_1_BASE_OFFSET                     0xFC6BA0
/* TPC7_CFG_QM_TENSOR_5_DIM_1_BASE_OFFSET */
#define TPC7_CFG_QM_TENSOR_5_DIM_1_BASE_OFFSET_V_SHIFT               0
#define TPC7_CFG_QM_TENSOR_5_DIM_1_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_5_DIM_2_SIZE                            0xFC6BA4
/* TPC7_CFG_QM_TENSOR_5_DIM_2_SIZE */
#define TPC7_CFG_QM_TENSOR_5_DIM_2_SIZE_V_SHIFT                      0
#define TPC7_CFG_QM_TENSOR_5_DIM_2_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_5_DIM_2_STRIDE                          0xFC6BA8
/* TPC7_CFG_QM_TENSOR_5_DIM_2_STRIDE */
#define TPC7_CFG_QM_TENSOR_5_DIM_2_STRIDE_V_SHIFT                    0
#define TPC7_CFG_QM_TENSOR_5_DIM_2_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_5_DIM_2_BASE_OFFSET                     0xFC6BAC
/* TPC7_CFG_QM_TENSOR_5_DIM_2_BASE_OFFSET */
#define TPC7_CFG_QM_TENSOR_5_DIM_2_BASE_OFFSET_V_SHIFT               0
#define TPC7_CFG_QM_TENSOR_5_DIM_2_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_5_DIM_3_SIZE                            0xFC6BB0
/* TPC7_CFG_QM_TENSOR_5_DIM_3_SIZE */
#define TPC7_CFG_QM_TENSOR_5_DIM_3_SIZE_V_SHIFT                      0
#define TPC7_CFG_QM_TENSOR_5_DIM_3_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_5_DIM_3_STRIDE                          0xFC6BB4
/* TPC7_CFG_QM_TENSOR_5_DIM_3_STRIDE */
#define TPC7_CFG_QM_TENSOR_5_DIM_3_STRIDE_V_SHIFT                    0
#define TPC7_CFG_QM_TENSOR_5_DIM_3_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_5_DIM_3_BASE_OFFSET                     0xFC6BB8
/* TPC7_CFG_QM_TENSOR_5_DIM_3_BASE_OFFSET */
#define TPC7_CFG_QM_TENSOR_5_DIM_3_BASE_OFFSET_V_SHIFT               0
#define TPC7_CFG_QM_TENSOR_5_DIM_3_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_5_DIM_4_SIZE                            0xFC6BBC
/* TPC7_CFG_QM_TENSOR_5_DIM_4_SIZE */
#define TPC7_CFG_QM_TENSOR_5_DIM_4_SIZE_V_SHIFT                      0
#define TPC7_CFG_QM_TENSOR_5_DIM_4_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_5_DIM_4_STRIDE                          0xFC6BC0
/* TPC7_CFG_QM_TENSOR_5_DIM_4_STRIDE */
#define TPC7_CFG_QM_TENSOR_5_DIM_4_STRIDE_V_SHIFT                    0
#define TPC7_CFG_QM_TENSOR_5_DIM_4_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_5_DIM_4_BASE_OFFSET                     0xFC6BC4
/* TPC7_CFG_QM_TENSOR_5_DIM_4_BASE_OFFSET */
#define TPC7_CFG_QM_TENSOR_5_DIM_4_BASE_OFFSET_V_SHIFT               0
#define TPC7_CFG_QM_TENSOR_5_DIM_4_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_6_BASE_ADDR_LOW                         0xFC6BC8
/* TPC7_CFG_QM_TENSOR_6_BASE_ADDR_LOW */
#define TPC7_CFG_QM_TENSOR_6_BASE_ADDR_LOW_V_SHIFT                   0
#define TPC7_CFG_QM_TENSOR_6_BASE_ADDR_LOW_V_MASK                    0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_6_BASE_ADDR_HIGH                        0xFC6BCC
/* TPC7_CFG_QM_TENSOR_6_BASE_ADDR_HIGH */
#define TPC7_CFG_QM_TENSOR_6_BASE_ADDR_HIGH_V_SHIFT                  0
#define TPC7_CFG_QM_TENSOR_6_BASE_ADDR_HIGH_V_MASK                   0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_6_PADDING_VALUE                         0xFC6BD0
/* TPC7_CFG_QM_TENSOR_6_PADDING_VALUE */
#define TPC7_CFG_QM_TENSOR_6_PADDING_VALUE_V_SHIFT                   0
#define TPC7_CFG_QM_TENSOR_6_PADDING_VALUE_V_MASK                    0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_6_TENSOR_CONFIG                         0xFC6BD4
/* TPC7_CFG_QM_TENSOR_6_TENSOR_CONFIG */
#define TPC7_CFG_QM_TENSOR_6_TENSOR_CONFIG_DATA_TYPE_SHIFT           0
#define TPC7_CFG_QM_TENSOR_6_TENSOR_CONFIG_DATA_TYPE_MASK            0x3
#define TPC7_CFG_QM_TENSOR_6_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT      8
#define TPC7_CFG_QM_TENSOR_6_TENSOR_CONFIG_VALID_DIM_MASK_MASK       0x1F00
#define TPC7_CFG_QM_TENSOR_6_TENSOR_CONFIG_LAST_DIM_SHIFT            16
#define TPC7_CFG_QM_TENSOR_6_TENSOR_CONFIG_LAST_DIM_MASK             0x70000

#define mmTPC7_CFG_QM_TENSOR_6_DIM_0_SIZE                            0xFC6BD8
/* TPC7_CFG_QM_TENSOR_6_DIM_0_SIZE */
#define TPC7_CFG_QM_TENSOR_6_DIM_0_SIZE_V_SHIFT                      0
#define TPC7_CFG_QM_TENSOR_6_DIM_0_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_6_DIM_0_STRIDE                          0xFC6BDC
/* TPC7_CFG_QM_TENSOR_6_DIM_0_STRIDE */
#define TPC7_CFG_QM_TENSOR_6_DIM_0_STRIDE_V_SHIFT                    0
#define TPC7_CFG_QM_TENSOR_6_DIM_0_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_6_DIM_0_BASE_OFFSET                     0xFC6BE0
/* TPC7_CFG_QM_TENSOR_6_DIM_0_BASE_OFFSET */
#define TPC7_CFG_QM_TENSOR_6_DIM_0_BASE_OFFSET_V_SHIFT               0
#define TPC7_CFG_QM_TENSOR_6_DIM_0_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_6_DIM_1_SIZE                            0xFC6BE4
/* TPC7_CFG_QM_TENSOR_6_DIM_1_SIZE */
#define TPC7_CFG_QM_TENSOR_6_DIM_1_SIZE_V_SHIFT                      0
#define TPC7_CFG_QM_TENSOR_6_DIM_1_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_6_DIM_1_STRIDE                          0xFC6BE8
/* TPC7_CFG_QM_TENSOR_6_DIM_1_STRIDE */
#define TPC7_CFG_QM_TENSOR_6_DIM_1_STRIDE_V_SHIFT                    0
#define TPC7_CFG_QM_TENSOR_6_DIM_1_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_6_DIM_1_BASE_OFFSET                     0xFC6BEC
/* TPC7_CFG_QM_TENSOR_6_DIM_1_BASE_OFFSET */
#define TPC7_CFG_QM_TENSOR_6_DIM_1_BASE_OFFSET_V_SHIFT               0
#define TPC7_CFG_QM_TENSOR_6_DIM_1_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_6_DIM_2_SIZE                            0xFC6BF0
/* TPC7_CFG_QM_TENSOR_6_DIM_2_SIZE */
#define TPC7_CFG_QM_TENSOR_6_DIM_2_SIZE_V_SHIFT                      0
#define TPC7_CFG_QM_TENSOR_6_DIM_2_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_6_DIM_2_STRIDE                          0xFC6BF4
/* TPC7_CFG_QM_TENSOR_6_DIM_2_STRIDE */
#define TPC7_CFG_QM_TENSOR_6_DIM_2_STRIDE_V_SHIFT                    0
#define TPC7_CFG_QM_TENSOR_6_DIM_2_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_6_DIM_2_BASE_OFFSET                     0xFC6BF8
/* TPC7_CFG_QM_TENSOR_6_DIM_2_BASE_OFFSET */
#define TPC7_CFG_QM_TENSOR_6_DIM_2_BASE_OFFSET_V_SHIFT               0
#define TPC7_CFG_QM_TENSOR_6_DIM_2_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_6_DIM_3_SIZE                            0xFC6BFC
/* TPC7_CFG_QM_TENSOR_6_DIM_3_SIZE */
#define TPC7_CFG_QM_TENSOR_6_DIM_3_SIZE_V_SHIFT                      0
#define TPC7_CFG_QM_TENSOR_6_DIM_3_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_6_DIM_3_STRIDE                          0xFC6C00
/* TPC7_CFG_QM_TENSOR_6_DIM_3_STRIDE */
#define TPC7_CFG_QM_TENSOR_6_DIM_3_STRIDE_V_SHIFT                    0
#define TPC7_CFG_QM_TENSOR_6_DIM_3_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_6_DIM_3_BASE_OFFSET                     0xFC6C04
/* TPC7_CFG_QM_TENSOR_6_DIM_3_BASE_OFFSET */
#define TPC7_CFG_QM_TENSOR_6_DIM_3_BASE_OFFSET_V_SHIFT               0
#define TPC7_CFG_QM_TENSOR_6_DIM_3_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_6_DIM_4_SIZE                            0xFC6C08
/* TPC7_CFG_QM_TENSOR_6_DIM_4_SIZE */
#define TPC7_CFG_QM_TENSOR_6_DIM_4_SIZE_V_SHIFT                      0
#define TPC7_CFG_QM_TENSOR_6_DIM_4_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_6_DIM_4_STRIDE                          0xFC6C0C
/* TPC7_CFG_QM_TENSOR_6_DIM_4_STRIDE */
#define TPC7_CFG_QM_TENSOR_6_DIM_4_STRIDE_V_SHIFT                    0
#define TPC7_CFG_QM_TENSOR_6_DIM_4_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_6_DIM_4_BASE_OFFSET                     0xFC6C10
/* TPC7_CFG_QM_TENSOR_6_DIM_4_BASE_OFFSET */
#define TPC7_CFG_QM_TENSOR_6_DIM_4_BASE_OFFSET_V_SHIFT               0
#define TPC7_CFG_QM_TENSOR_6_DIM_4_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_7_BASE_ADDR_LOW                         0xFC6C14
/* TPC7_CFG_QM_TENSOR_7_BASE_ADDR_LOW */
#define TPC7_CFG_QM_TENSOR_7_BASE_ADDR_LOW_V_SHIFT                   0
#define TPC7_CFG_QM_TENSOR_7_BASE_ADDR_LOW_V_MASK                    0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_7_BASE_ADDR_HIGH                        0xFC6C18
/* TPC7_CFG_QM_TENSOR_7_BASE_ADDR_HIGH */
#define TPC7_CFG_QM_TENSOR_7_BASE_ADDR_HIGH_V_SHIFT                  0
#define TPC7_CFG_QM_TENSOR_7_BASE_ADDR_HIGH_V_MASK                   0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_7_PADDING_VALUE                         0xFC6C1C
/* TPC7_CFG_QM_TENSOR_7_PADDING_VALUE */
#define TPC7_CFG_QM_TENSOR_7_PADDING_VALUE_V_SHIFT                   0
#define TPC7_CFG_QM_TENSOR_7_PADDING_VALUE_V_MASK                    0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_7_TENSOR_CONFIG                         0xFC6C20
/* TPC7_CFG_QM_TENSOR_7_TENSOR_CONFIG */
#define TPC7_CFG_QM_TENSOR_7_TENSOR_CONFIG_DATA_TYPE_SHIFT           0
#define TPC7_CFG_QM_TENSOR_7_TENSOR_CONFIG_DATA_TYPE_MASK            0x3
#define TPC7_CFG_QM_TENSOR_7_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT      8
#define TPC7_CFG_QM_TENSOR_7_TENSOR_CONFIG_VALID_DIM_MASK_MASK       0x1F00
#define TPC7_CFG_QM_TENSOR_7_TENSOR_CONFIG_LAST_DIM_SHIFT            16
#define TPC7_CFG_QM_TENSOR_7_TENSOR_CONFIG_LAST_DIM_MASK             0x70000

#define mmTPC7_CFG_QM_TENSOR_7_DIM_0_SIZE                            0xFC6C24
/* TPC7_CFG_QM_TENSOR_7_DIM_0_SIZE */
#define TPC7_CFG_QM_TENSOR_7_DIM_0_SIZE_V_SHIFT                      0
#define TPC7_CFG_QM_TENSOR_7_DIM_0_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_7_DIM_0_STRIDE                          0xFC6C28
/* TPC7_CFG_QM_TENSOR_7_DIM_0_STRIDE */
#define TPC7_CFG_QM_TENSOR_7_DIM_0_STRIDE_V_SHIFT                    0
#define TPC7_CFG_QM_TENSOR_7_DIM_0_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_7_DIM_0_BASE_OFFSET                     0xFC6C2C
/* TPC7_CFG_QM_TENSOR_7_DIM_0_BASE_OFFSET */
#define TPC7_CFG_QM_TENSOR_7_DIM_0_BASE_OFFSET_V_SHIFT               0
#define TPC7_CFG_QM_TENSOR_7_DIM_0_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_7_DIM_1_SIZE                            0xFC6C30
/* TPC7_CFG_QM_TENSOR_7_DIM_1_SIZE */
#define TPC7_CFG_QM_TENSOR_7_DIM_1_SIZE_V_SHIFT                      0
#define TPC7_CFG_QM_TENSOR_7_DIM_1_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_7_DIM_1_STRIDE                          0xFC6C34
/* TPC7_CFG_QM_TENSOR_7_DIM_1_STRIDE */
#define TPC7_CFG_QM_TENSOR_7_DIM_1_STRIDE_V_SHIFT                    0
#define TPC7_CFG_QM_TENSOR_7_DIM_1_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_7_DIM_1_BASE_OFFSET                     0xFC6C38
/* TPC7_CFG_QM_TENSOR_7_DIM_1_BASE_OFFSET */
#define TPC7_CFG_QM_TENSOR_7_DIM_1_BASE_OFFSET_V_SHIFT               0
#define TPC7_CFG_QM_TENSOR_7_DIM_1_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_7_DIM_2_SIZE                            0xFC6C3C
/* TPC7_CFG_QM_TENSOR_7_DIM_2_SIZE */
#define TPC7_CFG_QM_TENSOR_7_DIM_2_SIZE_V_SHIFT                      0
#define TPC7_CFG_QM_TENSOR_7_DIM_2_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_7_DIM_2_STRIDE                          0xFC6C40
/* TPC7_CFG_QM_TENSOR_7_DIM_2_STRIDE */
#define TPC7_CFG_QM_TENSOR_7_DIM_2_STRIDE_V_SHIFT                    0
#define TPC7_CFG_QM_TENSOR_7_DIM_2_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_7_DIM_2_BASE_OFFSET                     0xFC6C44
/* TPC7_CFG_QM_TENSOR_7_DIM_2_BASE_OFFSET */
#define TPC7_CFG_QM_TENSOR_7_DIM_2_BASE_OFFSET_V_SHIFT               0
#define TPC7_CFG_QM_TENSOR_7_DIM_2_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_7_DIM_3_SIZE                            0xFC6C48
/* TPC7_CFG_QM_TENSOR_7_DIM_3_SIZE */
#define TPC7_CFG_QM_TENSOR_7_DIM_3_SIZE_V_SHIFT                      0
#define TPC7_CFG_QM_TENSOR_7_DIM_3_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_7_DIM_3_STRIDE                          0xFC6C4C
/* TPC7_CFG_QM_TENSOR_7_DIM_3_STRIDE */
#define TPC7_CFG_QM_TENSOR_7_DIM_3_STRIDE_V_SHIFT                    0
#define TPC7_CFG_QM_TENSOR_7_DIM_3_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_7_DIM_3_BASE_OFFSET                     0xFC6C50
/* TPC7_CFG_QM_TENSOR_7_DIM_3_BASE_OFFSET */
#define TPC7_CFG_QM_TENSOR_7_DIM_3_BASE_OFFSET_V_SHIFT               0
#define TPC7_CFG_QM_TENSOR_7_DIM_3_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_7_DIM_4_SIZE                            0xFC6C54
/* TPC7_CFG_QM_TENSOR_7_DIM_4_SIZE */
#define TPC7_CFG_QM_TENSOR_7_DIM_4_SIZE_V_SHIFT                      0
#define TPC7_CFG_QM_TENSOR_7_DIM_4_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_7_DIM_4_STRIDE                          0xFC6C58
/* TPC7_CFG_QM_TENSOR_7_DIM_4_STRIDE */
#define TPC7_CFG_QM_TENSOR_7_DIM_4_STRIDE_V_SHIFT                    0
#define TPC7_CFG_QM_TENSOR_7_DIM_4_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC7_CFG_QM_TENSOR_7_DIM_4_BASE_OFFSET                     0xFC6C5C
/* TPC7_CFG_QM_TENSOR_7_DIM_4_BASE_OFFSET */
#define TPC7_CFG_QM_TENSOR_7_DIM_4_BASE_OFFSET_V_SHIFT               0
#define TPC7_CFG_QM_TENSOR_7_DIM_4_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC7_CFG_QM_KERNEL_BASE_ADDRESS_LOW                        0xFC6C60
/* TPC7_CFG_QM_KERNEL_BASE_ADDRESS_LOW */
#define TPC7_CFG_QM_KERNEL_BASE_ADDRESS_LOW_V_SHIFT                  0
#define TPC7_CFG_QM_KERNEL_BASE_ADDRESS_LOW_V_MASK                   0xFFFFFFFF

#define mmTPC7_CFG_QM_KERNEL_BASE_ADDRESS_HIGH                       0xFC6C64
/* TPC7_CFG_QM_KERNEL_BASE_ADDRESS_HIGH */
#define TPC7_CFG_QM_KERNEL_BASE_ADDRESS_HIGH_V_SHIFT                 0
#define TPC7_CFG_QM_KERNEL_BASE_ADDRESS_HIGH_V_MASK                  0xFFFFFFFF

#define mmTPC7_CFG_QM_TID_BASE_DIM_0                                 0xFC6C68
/* TPC7_CFG_QM_TID_BASE_DIM_0 */
#define TPC7_CFG_QM_TID_BASE_DIM_0_V_SHIFT                           0
#define TPC7_CFG_QM_TID_BASE_DIM_0_V_MASK                            0xFFFFFFFF

#define mmTPC7_CFG_QM_TID_SIZE_DIM_0                                 0xFC6C6C
/* TPC7_CFG_QM_TID_SIZE_DIM_0 */
#define TPC7_CFG_QM_TID_SIZE_DIM_0_V_SHIFT                           0
#define TPC7_CFG_QM_TID_SIZE_DIM_0_V_MASK                            0xFFFFFFFF

#define mmTPC7_CFG_QM_TID_BASE_DIM_1                                 0xFC6C70
/* TPC7_CFG_QM_TID_BASE_DIM_1 */
#define TPC7_CFG_QM_TID_BASE_DIM_1_V_SHIFT                           0
#define TPC7_CFG_QM_TID_BASE_DIM_1_V_MASK                            0xFFFFFFFF

#define mmTPC7_CFG_QM_TID_SIZE_DIM_1                                 0xFC6C74
/* TPC7_CFG_QM_TID_SIZE_DIM_1 */
#define TPC7_CFG_QM_TID_SIZE_DIM_1_V_SHIFT                           0
#define TPC7_CFG_QM_TID_SIZE_DIM_1_V_MASK                            0xFFFFFFFF

#define mmTPC7_CFG_QM_TID_BASE_DIM_2                                 0xFC6C78
/* TPC7_CFG_QM_TID_BASE_DIM_2 */
#define TPC7_CFG_QM_TID_BASE_DIM_2_V_SHIFT                           0
#define TPC7_CFG_QM_TID_BASE_DIM_2_V_MASK                            0xFFFFFFFF

#define mmTPC7_CFG_QM_TID_SIZE_DIM_2                                 0xFC6C7C
/* TPC7_CFG_QM_TID_SIZE_DIM_2 */
#define TPC7_CFG_QM_TID_SIZE_DIM_2_V_SHIFT                           0
#define TPC7_CFG_QM_TID_SIZE_DIM_2_V_MASK                            0xFFFFFFFF

#define mmTPC7_CFG_QM_TID_BASE_DIM_3                                 0xFC6C80
/* TPC7_CFG_QM_TID_BASE_DIM_3 */
#define TPC7_CFG_QM_TID_BASE_DIM_3_V_SHIFT                           0
#define TPC7_CFG_QM_TID_BASE_DIM_3_V_MASK                            0xFFFFFFFF

#define mmTPC7_CFG_QM_TID_SIZE_DIM_3                                 0xFC6C84
/* TPC7_CFG_QM_TID_SIZE_DIM_3 */
#define TPC7_CFG_QM_TID_SIZE_DIM_3_V_SHIFT                           0
#define TPC7_CFG_QM_TID_SIZE_DIM_3_V_MASK                            0xFFFFFFFF

#define mmTPC7_CFG_QM_TID_BASE_DIM_4                                 0xFC6C88
/* TPC7_CFG_QM_TID_BASE_DIM_4 */
#define TPC7_CFG_QM_TID_BASE_DIM_4_V_SHIFT                           0
#define TPC7_CFG_QM_TID_BASE_DIM_4_V_MASK                            0xFFFFFFFF

#define mmTPC7_CFG_QM_TID_SIZE_DIM_4                                 0xFC6C8C
/* TPC7_CFG_QM_TID_SIZE_DIM_4 */
#define TPC7_CFG_QM_TID_SIZE_DIM_4_V_SHIFT                           0
#define TPC7_CFG_QM_TID_SIZE_DIM_4_V_MASK                            0xFFFFFFFF

#define mmTPC7_CFG_QM_SRF_0                                          0xFC6C90

#define mmTPC7_CFG_QM_SRF_1                                          0xFC6C94

#define mmTPC7_CFG_QM_SRF_2                                          0xFC6C98

#define mmTPC7_CFG_QM_SRF_3                                          0xFC6C9C

#define mmTPC7_CFG_QM_SRF_4                                          0xFC6CA0

#define mmTPC7_CFG_QM_SRF_5                                          0xFC6CA4

#define mmTPC7_CFG_QM_SRF_6                                          0xFC6CA8

#define mmTPC7_CFG_QM_SRF_7                                          0xFC6CAC

#define mmTPC7_CFG_QM_SRF_8                                          0xFC6CB0

#define mmTPC7_CFG_QM_SRF_9                                          0xFC6CB4

#define mmTPC7_CFG_QM_SRF_10                                         0xFC6CB8

#define mmTPC7_CFG_QM_SRF_11                                         0xFC6CBC

#define mmTPC7_CFG_QM_SRF_12                                         0xFC6CC0

#define mmTPC7_CFG_QM_SRF_13                                         0xFC6CC4

#define mmTPC7_CFG_QM_SRF_14                                         0xFC6CC8

#define mmTPC7_CFG_QM_SRF_15                                         0xFC6CCC

#define mmTPC7_CFG_QM_SRF_16                                         0xFC6CD0

#define mmTPC7_CFG_QM_SRF_17                                         0xFC6CD4

#define mmTPC7_CFG_QM_SRF_18                                         0xFC6CD8

#define mmTPC7_CFG_QM_SRF_19                                         0xFC6CDC

#define mmTPC7_CFG_QM_SRF_20                                         0xFC6CE0

#define mmTPC7_CFG_QM_SRF_21                                         0xFC6CE4

#define mmTPC7_CFG_QM_SRF_22                                         0xFC6CE8

#define mmTPC7_CFG_QM_SRF_23                                         0xFC6CEC

#define mmTPC7_CFG_QM_SRF_24                                         0xFC6CF0

#define mmTPC7_CFG_QM_SRF_25                                         0xFC6CF4

#define mmTPC7_CFG_QM_SRF_26                                         0xFC6CF8

#define mmTPC7_CFG_QM_SRF_27                                         0xFC6CFC

#define mmTPC7_CFG_QM_SRF_28                                         0xFC6D00

#define mmTPC7_CFG_QM_SRF_29                                         0xFC6D04

#define mmTPC7_CFG_QM_SRF_30                                         0xFC6D08

#define mmTPC7_CFG_QM_SRF_31                                         0xFC6D0C
/* TPC7_CFG_QM_SRF */
#define TPC7_CFG_QM_SRF_V_SHIFT                                      0
#define TPC7_CFG_QM_SRF_V_MASK                                       0xFFFFFFFF

#define mmTPC7_CFG_QM_KERNEL_CONFIG                                  0xFC6D10
/* TPC7_CFG_QM_KERNEL_CONFIG */
#define TPC7_CFG_QM_KERNEL_CONFIG_SMALL_VLM_SHIFT                    0
#define TPC7_CFG_QM_KERNEL_CONFIG_SMALL_VLM_MASK                     0x1
#define TPC7_CFG_QM_KERNEL_CONFIG_ASO_EVICT_L0_SHIFT                 1
#define TPC7_CFG_QM_KERNEL_CONFIG_ASO_EVICT_L0_MASK                  0x2
#define TPC7_CFG_QM_KERNEL_CONFIG_NUM_VALID_SRFS_SHIFT               8
#define TPC7_CFG_QM_KERNEL_CONFIG_NUM_VALID_SRFS_MASK                0x3F00

#define mmTPC7_CFG_QM_SYNC_OBJECT_MESSAGE                            0xFC6D14
/* TPC7_CFG_QM_SYNC_OBJECT_MESSAGE */
#define TPC7_CFG_QM_SYNC_OBJECT_MESSAGE_SO_WRITE_VALUE_SHIFT         0
#define TPC7_CFG_QM_SYNC_OBJECT_MESSAGE_SO_WRITE_VALUE_MASK          0xFFFF
#define TPC7_CFG_QM_SYNC_OBJECT_MESSAGE_SO_ADDRESS_OFFSET_SHIFT      16
#define TPC7_CFG_QM_SYNC_OBJECT_MESSAGE_SO_ADDRESS_OFFSET_MASK       0x7FFF0000
#define TPC7_CFG_QM_SYNC_OBJECT_MESSAGE_SO_OPERATION_SHIFT           31
#define TPC7_CFG_QM_SYNC_OBJECT_MESSAGE_SO_OPERATION_MASK            0x80000000

#define mmTPC7_CFG_ARUSER                                            0xFC6D18
/* TPC7_CFG_ARUSER */
#define TPC7_CFG_ARUSER_ASID_SHIFT                                   0
#define TPC7_CFG_ARUSER_ASID_MASK                                    0x3FF
#define TPC7_CFG_ARUSER_MMBP_SHIFT                                   10
#define TPC7_CFG_ARUSER_MMBP_MASK                                    0x400
#define TPC7_CFG_ARUSER_V_SHIFT                                      11
#define TPC7_CFG_ARUSER_V_MASK                                       0xFFFFF800

#define mmTPC7_CFG_AWUSER                                            0xFC6D1C
/* TPC7_CFG_AWUSER */
#define TPC7_CFG_AWUSER_ASID_SHIFT                                   0
#define TPC7_CFG_AWUSER_ASID_MASK                                    0x3FF
#define TPC7_CFG_AWUSER_MMBP_SHIFT                                   10
#define TPC7_CFG_AWUSER_MMBP_MASK                                    0x400
#define TPC7_CFG_AWUSER_V_SHIFT                                      11
#define TPC7_CFG_AWUSER_V_MASK                                       0xFFFFF800

#define mmTPC7_CFG_FUNC_MBIST_CNTRL                                  0xFC6E00
/* TPC7_CFG_FUNC_MBIST_CNTRL */
#define TPC7_CFG_FUNC_MBIST_CNTRL_MBIST_START_SHIFT                  0
#define TPC7_CFG_FUNC_MBIST_CNTRL_MBIST_START_MASK                   0x1
#define TPC7_CFG_FUNC_MBIST_CNTRL_MBIST_DONE_SHIFT                   1
#define TPC7_CFG_FUNC_MBIST_CNTRL_MBIST_DONE_MASK                    0x2
#define TPC7_CFG_FUNC_MBIST_CNTRL_MBIST_ACTIVE_SHIFT                 2
#define TPC7_CFG_FUNC_MBIST_CNTRL_MBIST_ACTIVE_MASK                  0x4
#define TPC7_CFG_FUNC_MBIST_CNTRL_MBIST_FAILED_SHIFT                 16
#define TPC7_CFG_FUNC_MBIST_CNTRL_MBIST_FAILED_MASK                  0x3FF0000

#define mmTPC7_CFG_FUNC_MBIST_PAT                                    0xFC6E04
/* TPC7_CFG_FUNC_MBIST_PAT */
#define TPC7_CFG_FUNC_MBIST_PAT_MBIST_PATTERN0_EVEN_SHIFT            0
#define TPC7_CFG_FUNC_MBIST_PAT_MBIST_PATTERN0_EVEN_MASK             0x3
#define TPC7_CFG_FUNC_MBIST_PAT_MBIST_PATTERN0_ODD_SHIFT             2
#define TPC7_CFG_FUNC_MBIST_PAT_MBIST_PATTERN0_ODD_MASK              0xC
#define TPC7_CFG_FUNC_MBIST_PAT_MBIST_PATTERN1_EVEN_SHIFT            4
#define TPC7_CFG_FUNC_MBIST_PAT_MBIST_PATTERN1_EVEN_MASK             0x30
#define TPC7_CFG_FUNC_MBIST_PAT_MBIST_PATTERN1_ODD_SHIFT             6
#define TPC7_CFG_FUNC_MBIST_PAT_MBIST_PATTERN1_ODD_MASK              0xC0
#define TPC7_CFG_FUNC_MBIST_PAT_MBIST_PATTERN2_EVEN_SHIFT            8
#define TPC7_CFG_FUNC_MBIST_PAT_MBIST_PATTERN2_EVEN_MASK             0x300
#define TPC7_CFG_FUNC_MBIST_PAT_MBIST_PATTERN2_ODD_SHIFT             10
#define TPC7_CFG_FUNC_MBIST_PAT_MBIST_PATTERN2_ODD_MASK              0xC00

#define mmTPC7_CFG_FUNC_MBIST_MEM_0                                  0xFC6E08

#define mmTPC7_CFG_FUNC_MBIST_MEM_1                                  0xFC6E0C

#define mmTPC7_CFG_FUNC_MBIST_MEM_2                                  0xFC6E10

#define mmTPC7_CFG_FUNC_MBIST_MEM_3                                  0xFC6E14

#define mmTPC7_CFG_FUNC_MBIST_MEM_4                                  0xFC6E18

#define mmTPC7_CFG_FUNC_MBIST_MEM_5                                  0xFC6E1C

#define mmTPC7_CFG_FUNC_MBIST_MEM_6                                  0xFC6E20

#define mmTPC7_CFG_FUNC_MBIST_MEM_7                                  0xFC6E24

#define mmTPC7_CFG_FUNC_MBIST_MEM_8                                  0xFC6E28

#define mmTPC7_CFG_FUNC_MBIST_MEM_9                                  0xFC6E2C
/* TPC7_CFG_FUNC_MBIST_MEM */
#define TPC7_CFG_FUNC_MBIST_MEM_MAX_ADDR_SHIFT                       0
#define TPC7_CFG_FUNC_MBIST_MEM_MAX_ADDR_MASK                        0x7FF
#define TPC7_CFG_FUNC_MBIST_MEM_PATTERN_EN_SHIFT                     12
#define TPC7_CFG_FUNC_MBIST_MEM_PATTERN_EN_MASK                      0x7000
#define TPC7_CFG_FUNC_MBIST_MEM_LAST_FAILED_ADDR_SHIFT               16
#define TPC7_CFG_FUNC_MBIST_MEM_LAST_FAILED_ADDR_MASK                0x7FF0000
#define TPC7_CFG_FUNC_MBIST_MEM_LAST_FAILED_PATTERN_SHIFT            28
#define TPC7_CFG_FUNC_MBIST_MEM_LAST_FAILED_PATTERN_MASK             0x70000000

#endif /* ASIC_REG_TPC7_CFG_H_ */

