

================================================================
== Vivado HLS Report for 'Stream2Mem'
================================================================
* Date:           Tue Jul  7 16:25:09 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        CIFAR10
* Solution:       sol1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.375|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   23|   23|   23|   23|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   17|   17|         3|          1|          1|    16|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	5  / (tmp)
	3  / (!tmp)
3 --> 
	4  / true
4 --> 
	2  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.37>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%out_V_offset_read = call i61 @_ssdm_op_Read.ap_auto.i61(i61 %out_V_offset)"   --->   Operation 10 'read' 'out_V_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%out_V_offset_cast1 = zext i61 %out_V_offset_read to i64"   --->   Operation 11 'zext' 'out_V_offset_cast1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%out_V_addr = getelementptr i64* %out_V, i64 %out_V_offset_cast1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/dma.h:63]   --->   Operation 12 'getelementptr' 'out_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %out_V, [6 x i8]* @p_str59, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 256, [8 x i8]* @p_str60, [6 x i8]* @p_str61, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (4.37ns)   --->   "%out_V_addr_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i64P(i64* %out_V_addr, i32 16)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/dma.h:71]   --->   Operation 15 'writereq' 'out_V_addr_wr_req' <Predicate = true> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1 : Operation 16 [1/1] (1.76ns)   --->   "br label %1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/dma.h:68]   --->   Operation 16 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.78>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%i = phi i5 [ 0, %0 ], [ %i_6, %2 ]"   --->   Operation 17 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.36ns)   --->   "%tmp = icmp eq i5 %i, -16" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/dma.h:68]   --->   Operation 18 'icmp' 'tmp' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 19 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.78ns)   --->   "%i_6 = add i5 %i, 1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/dma.h:68]   --->   Operation 20 'add' 'i_6' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "br i1 %tmp, label %3, label %2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/dma.h:68]   --->   Operation 21 'br' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.18>
ST_3 : Operation 22 [1/1] (2.18ns)   --->   "%tmp_V = call i64 @_ssdm_op_Read.ap_fifo.volatile.i64P(i64* %in_V_V)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/dma.h:70]   --->   Operation 22 'read' 'tmp_V' <Predicate = (!tmp)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>

State 4 <SV = 3> <Delay = 4.37>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str63)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/dma.h:68]   --->   Operation 23 'specregionbegin' 'tmp_s' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/dma.h:69]   --->   Operation 24 'specpipeline' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (4.37ns)   --->   "call void @_ssdm_op_Write.m_axi.i64P(i64* %out_V_addr, i64 %tmp_V, i8 -1)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/dma.h:71]   --->   Operation 25 'write' <Predicate = (!tmp)> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%empty_1217 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str63, i32 %tmp_s)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/dma.h:72]   --->   Operation 26 'specregionend' 'empty_1217' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "br label %1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/dma.h:68]   --->   Operation 27 'br' <Predicate = (!tmp)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 4.37>
ST_5 : Operation 28 [5/5] (4.37ns)   --->   "%out_V_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_V_addr)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/dma.h:71]   --->   Operation 28 'writeresp' 'out_V_addr_wr_resp' <Predicate = true> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 3> <Delay = 4.37>
ST_6 : Operation 29 [4/5] (4.37ns)   --->   "%out_V_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_V_addr)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/dma.h:71]   --->   Operation 29 'writeresp' 'out_V_addr_wr_resp' <Predicate = true> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 4> <Delay = 4.37>
ST_7 : Operation 30 [3/5] (4.37ns)   --->   "%out_V_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_V_addr)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/dma.h:71]   --->   Operation 30 'writeresp' 'out_V_addr_wr_resp' <Predicate = true> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 5> <Delay = 4.37>
ST_8 : Operation 31 [2/5] (4.37ns)   --->   "%out_V_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_V_addr)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/dma.h:71]   --->   Operation 31 'writeresp' 'out_V_addr_wr_resp' <Predicate = true> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 6> <Delay = 4.37>
ST_9 : Operation 32 [1/5] (4.37ns)   --->   "%out_V_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_V_addr)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/dma.h:71]   --->   Operation 32 'writeresp' 'out_V_addr_wr_resp' <Predicate = true> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 33 [1/1] (0.00ns)   --->   "ret void" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/dma.h:73]   --->   Operation 33 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ out_V_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
out_V_offset_read  (read             ) [ 0000000000]
out_V_offset_cast1 (zext             ) [ 0000000000]
out_V_addr         (getelementptr    ) [ 0011111111]
StgValue_13        (specinterface    ) [ 0000000000]
StgValue_14        (specinterface    ) [ 0000000000]
out_V_addr_wr_req  (writereq         ) [ 0000000000]
StgValue_16        (br               ) [ 0111100000]
i                  (phi              ) [ 0010000000]
tmp                (icmp             ) [ 0011100000]
empty              (speclooptripcount) [ 0000000000]
i_6                (add              ) [ 0111100000]
StgValue_21        (br               ) [ 0000000000]
tmp_V              (read             ) [ 0010100000]
tmp_s              (specregionbegin  ) [ 0000000000]
StgValue_24        (specpipeline     ) [ 0000000000]
StgValue_25        (write            ) [ 0000000000]
empty_1217         (specregionend    ) [ 0000000000]
StgValue_27        (br               ) [ 0111100000]
out_V_addr_wr_resp (writeresp        ) [ 0000000000]
StgValue_33        (ret              ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_V_offset">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_offset"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i61"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str59"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str60"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str61"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i64P"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i64P"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str63"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i64P"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i64P"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="out_V_offset_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="61" slack="0"/>
<pin id="60" dir="0" index="1" bw="61" slack="0"/>
<pin id="61" dir="1" index="2" bw="61" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_V_offset_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="grp_writeresp_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="0" index="1" bw="64" slack="0"/>
<pin id="67" dir="0" index="2" bw="6" slack="0"/>
<pin id="68" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="out_V_addr_wr_req/1 out_V_addr_wr_resp/5 "/>
</bind>
</comp>

<comp id="71" class="1004" name="tmp_V_read_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="64" slack="0"/>
<pin id="73" dir="0" index="1" bw="64" slack="0"/>
<pin id="74" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/3 "/>
</bind>
</comp>

<comp id="77" class="1004" name="StgValue_25_write_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="0" slack="0"/>
<pin id="79" dir="0" index="1" bw="64" slack="3"/>
<pin id="80" dir="0" index="2" bw="64" slack="1"/>
<pin id="81" dir="0" index="3" bw="1" slack="0"/>
<pin id="82" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_25/4 "/>
</bind>
</comp>

<comp id="86" class="1005" name="i_reg_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="5" slack="1"/>
<pin id="88" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="90" class="1004" name="i_phi_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="1"/>
<pin id="92" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="93" dir="0" index="2" bw="5" slack="0"/>
<pin id="94" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="95" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="97" class="1004" name="out_V_offset_cast1_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="61" slack="0"/>
<pin id="99" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="out_V_offset_cast1/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="out_V_addr_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="64" slack="0"/>
<pin id="103" dir="0" index="1" bw="61" slack="0"/>
<pin id="104" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_V_addr/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="tmp_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="5" slack="0"/>
<pin id="110" dir="0" index="1" bw="5" slack="0"/>
<pin id="111" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="i_6_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="5" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_6/2 "/>
</bind>
</comp>

<comp id="120" class="1005" name="out_V_addr_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="64" slack="2"/>
<pin id="122" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="out_V_addr "/>
</bind>
</comp>

<comp id="126" class="1005" name="tmp_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="1"/>
<pin id="128" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="130" class="1005" name="i_6_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="5" slack="0"/>
<pin id="132" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_6 "/>
</bind>
</comp>

<comp id="135" class="1005" name="tmp_V_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="64" slack="1"/>
<pin id="137" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="62"><net_src comp="6" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="4" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="69"><net_src comp="28" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="18" pin="0"/><net_sink comp="64" pin=2"/></net>

<net id="75"><net_src comp="40" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="76"><net_src comp="0" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="83"><net_src comp="50" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="84"><net_src comp="52" pin="0"/><net_sink comp="77" pin=3"/></net>

<net id="85"><net_src comp="56" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="89"><net_src comp="30" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="96"><net_src comp="86" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="100"><net_src comp="58" pin="2"/><net_sink comp="97" pin=0"/></net>

<net id="105"><net_src comp="2" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="106"><net_src comp="97" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="107"><net_src comp="101" pin="2"/><net_sink comp="64" pin=1"/></net>

<net id="112"><net_src comp="90" pin="4"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="32" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="90" pin="4"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="38" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="123"><net_src comp="101" pin="2"/><net_sink comp="120" pin=0"/></net>

<net id="124"><net_src comp="120" pin="1"/><net_sink comp="77" pin=1"/></net>

<net id="125"><net_src comp="120" pin="1"/><net_sink comp="64" pin=1"/></net>

<net id="129"><net_src comp="108" pin="2"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="114" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="134"><net_src comp="130" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="138"><net_src comp="71" pin="2"/><net_sink comp="135" pin=0"/></net>

<net id="139"><net_src comp="135" pin="1"/><net_sink comp="77" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V | {1 4 5 6 7 8 9 }
 - Input state : 
	Port: Stream2Mem : in_V_V | {3 }
	Port: Stream2Mem : out_V_offset | {1 }
  - Chain level:
	State 1
		out_V_addr : 1
		out_V_addr_wr_req : 2
	State 2
		tmp : 1
		i_6 : 1
		StgValue_21 : 2
	State 3
	State 4
		empty_1217 : 1
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|    add   |          i_6_fu_114          |    0    |    15   |
|----------|------------------------------|---------|---------|
|   icmp   |          tmp_fu_108          |    0    |    11   |
|----------|------------------------------|---------|---------|
|   read   | out_V_offset_read_read_fu_58 |    0    |    0    |
|          |       tmp_V_read_fu_71       |    0    |    0    |
|----------|------------------------------|---------|---------|
| writeresp|      grp_writeresp_fu_64     |    0    |    0    |
|----------|------------------------------|---------|---------|
|   write  |    StgValue_25_write_fu_77   |    0    |    0    |
|----------|------------------------------|---------|---------|
|   zext   |   out_V_offset_cast1_fu_97   |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |    26   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|    i_6_reg_130   |    5   |
|     i_reg_86     |    5   |
|out_V_addr_reg_120|   64   |
|   tmp_V_reg_135  |   64   |
|    tmp_reg_126   |    1   |
+------------------+--------+
|       Total      |   139  |
+------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_64 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_64 |  p1  |   2  |  64  |   128  ||    9    |
|---------------------|------|------|------|--------||---------||---------|
|        Total        |      |      |      |   130  ||  3.538  ||    9    |
|---------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   26   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |    9   |
|  Register |    -   |   139  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   139  |   35   |
+-----------+--------+--------+--------+
