# FULL-ADDER
FULL ADDER THROUGH VERILOG
