$date
	Sun Oct 23 07:05:13 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#254467
b10001 !
1"
#254470
b10001 &
b10001 %
1$
#254471
0"
#254474
b110100 &
b110100 %
#254478
b11010 &
b11010 %
#254482
b1101 &
b1101 %
#254486
b101000 &
b101000 %
#254490
b10100 &
b10100 %
#254494
b1010 &
b1010 %
#254498
b101 &
b101 %
#254502
b10000 &
b10000 %
#254506
b1000 &
b1000 %
#254510
b100 &
b100 %
#254514
b10 &
b10 %
#254518
b1 &
1#
b1 %
#254522
b0 &
b0 %
0#
0$
#1194034
b1010 &
b1010 %
1$
b1010 !
1"
#1194035
0"
#1194038
b101 &
b101 %
#1194042
b10000 &
b10000 %
#1194046
b1000 &
b1000 %
#1194050
b100 &
b100 %
#1194054
b10 &
b10 %
#1194058
b1 &
b1 %
1#
#1194062
b0 &
0#
b0 %
0$
#2188711
b1 !
1"
#2188714
b1 &
b1 %
1$
#2188715
0"
#2188718
1#
#2188722
b0 &
b0 %
0#
0$
#4500012
