Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/bryanhe/AVR-Processor/src/AVR/ALU_TEST_isim_beh.exe -prj /home/bryanhe/AVR-Processor/src/AVR/ALU_TEST_beh.prj work.ALU_TEST 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "/home/bryanhe/AVR-Processor/src/AVR/opcodes.vhd" into library opcodes
Parsing VHDL file "/home/bryanhe/AVR-Processor/src/AVR/ALUCommands.vhd" into library ALUCommands
Parsing VHDL file "/home/bryanhe/AVR-Processor/src/AVR/ALUStatus.vhd" into library work
Parsing VHDL file "/home/bryanhe/AVR-Processor/src/AVR/ALUShiftBlock.vhd" into library work
Parsing VHDL file "/home/bryanhe/AVR-Processor/src/AVR/ALUMulBlock.vhd" into library work
Parsing VHDL file "/home/bryanhe/AVR-Processor/src/AVR/ALUFBlock.vhd" into library work
Parsing VHDL file "/home/bryanhe/AVR-Processor/src/AVR/ALUAddBlock.vhd" into library work
Parsing VHDL file "/home/bryanhe/AVR-Processor/src/AVR/AVRControl.vhd" into library work
Parsing VHDL file "/home/bryanhe/AVR-Processor/src/AVR/ALU.vhd" into library work
Parsing VHDL file "/home/bryanhe/AVR-Processor/src/AVR/ALUTest.vhd" into library work
ERROR:HDLCompiler:439 - "/home/bryanhe/AVR-Processor/src/AVR/ALUTest.vhd" Line 102: Formal port regstatus of mode inout cannot be associated with actual port statreg of mode out
ERROR:HDLCompiler:101 - "/home/bryanhe/AVR-Processor/src/AVR/ALUTest.vhd" Line 102: statreg with mode 'out' cannot be read
ERROR:HDLCompiler:854 - "/home/bryanhe/AVR-Processor/src/AVR/ALUTest.vhd" Line 59: Unit <structural> ignored due to previous errors.
VHDL file /home/bryanhe/AVR-Processor/src/AVR/ALUTest.vhd ignored due to errors
